<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/reg_gpio.h 文件参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8a23370bd962f2be3cb202251f8a0865.html">MM32F327x</a></li><li class="navelem"><a class="el" href="dir_558e241ee7368c5b8b9a34748b15bdf8.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">类</a> &#124;
<a href="#define-members">宏定义</a>  </div>
  <div class="headertitle"><div class="title">reg_gpio.h 文件参考</div></div>
</div><!--header-->
<div class="contents">

<p>THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  
<a href="#details">更多...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="types_8h_source.html">types.h</a>&quot;</code><br />
</div>
<p><a href="reg__gpio_8h_source.html">浏览源代码.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
类</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Registers Structure Definition  <a href="struct_g_p_i_o___type_def.html#details">更多...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ad7723846cc5db8e43a44d78cf21f6efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020000)</td></tr>
<tr class="memdesc:ad7723846cc5db8e43a44d78cf21f6efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Base Address Definition  <a href="reg__gpio_8h.html#ad7723846cc5db8e43a44d78cf21f6efa">更多...</a><br /></td></tr>
<tr class="separator:ad7723846cc5db8e43a44d78cf21f6efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac944a89eb789000ece920c0f89cb6a68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020400)</td></tr>
<tr class="memdesc:ac944a89eb789000ece920c0f89cb6a68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40040400  <a href="reg__gpio_8h.html#ac944a89eb789000ece920c0f89cb6a68">更多...</a><br /></td></tr>
<tr class="separator:ac944a89eb789000ece920c0f89cb6a68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26f267dc35338eef219544c51f1e6b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020800)</td></tr>
<tr class="memdesc:a26f267dc35338eef219544c51f1e6b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40040800  <a href="reg__gpio_8h.html#a26f267dc35338eef219544c51f1e6b3f">更多...</a><br /></td></tr>
<tr class="separator:a26f267dc35338eef219544c51f1e6b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a93ab27129f04064089616910c296ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020C00)</td></tr>
<tr class="memdesc:a1a93ab27129f04064089616910c296ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40040C00  <a href="reg__gpio_8h.html#a1a93ab27129f04064089616910c296ec">更多...</a><br /></td></tr>
<tr class="separator:a1a93ab27129f04064089616910c296ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab487b1983d936c4fee3e9e88b95aad9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021000)</td></tr>
<tr class="memdesc:ab487b1983d936c4fee3e9e88b95aad9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40041000  <a href="reg__gpio_8h.html#ab487b1983d936c4fee3e9e88b95aad9d">更多...</a><br /></td></tr>
<tr class="separator:ab487b1983d936c4fee3e9e88b95aad9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f9a3f4223a1a784af464a114978d26e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021400)</td></tr>
<tr class="memdesc:a7f9a3f4223a1a784af464a114978d26e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40041400  <a href="reg__gpio_8h.html#a7f9a3f4223a1a784af464a114978d26e">更多...</a><br /></td></tr>
<tr class="separator:a7f9a3f4223a1a784af464a114978d26e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021800)</td></tr>
<tr class="memdesc:a5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40041800  <a href="reg__gpio_8h.html#a5d8ca4020f2e8c00bde974e8e7c13cfe">更多...</a><br /></td></tr>
<tr class="separator:a5d8ca4020f2e8c00bde974e8e7c13cfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee4716389f3a1c727495375b76645608"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aee4716389f3a1c727495375b76645608">GPIOH_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021C00)</td></tr>
<tr class="memdesc:aee4716389f3a1c727495375b76645608"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40041C00  <a href="reg__gpio_8h.html#aee4716389f3a1c727495375b76645608">更多...</a><br /></td></tr>
<tr class="separator:aee4716389f3a1c727495375b76645608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac485358099728ddae050db37924dd6b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac485358099728ddae050db37924dd6b7">GPIOA</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td></tr>
<tr class="memdesc:ac485358099728ddae050db37924dd6b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO type pointer Definition  <a href="reg__gpio_8h.html#ac485358099728ddae050db37924dd6b7">更多...</a><br /></td></tr>
<tr class="separator:ac485358099728ddae050db37924dd6b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b66ac73be4c836db878a42e1fea3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a68b66ac73be4c836db878a42e1fea3cd">GPIOB</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td></tr>
<tr class="separator:a68b66ac73be4c836db878a42e1fea3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dca03332d620196ba943bc2346eaa08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2dca03332d620196ba943bc2346eaa08">GPIOC</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td></tr>
<tr class="separator:a2dca03332d620196ba943bc2346eaa08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7580b1a929ea9df59725ba9c18eba6ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7580b1a929ea9df59725ba9c18eba6ac">GPIOD</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td></tr>
<tr class="separator:a7580b1a929ea9df59725ba9c18eba6ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae04bdb5e8acc47cab1d0532e6b0d0763">GPIOE</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td></tr>
<tr class="separator:ae04bdb5e8acc47cab1d0532e6b0d0763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43c3022dede7c9db7a58d3c3409dbc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a43c3022dede7c9db7a58d3c3409dbc8d">GPIOF</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td></tr>
<tr class="separator:a43c3022dede7c9db7a58d3c3409dbc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02a2a23a32f9b02166a8c64012842414"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a02a2a23a32f9b02166a8c64012842414">GPIOG</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td></tr>
<tr class="separator:a02a2a23a32f9b02166a8c64012842414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeacbb43ae86c879945afe98c679b285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adeacbb43ae86c879945afe98c679b285">GPIOH</a>&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#aee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td></tr>
<tr class="separator:adeacbb43ae86c879945afe98c679b285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0421ef8e04f09f90c67112fb7b0ac5c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0421ef8e04f09f90c67112fb7b0ac5c9">GPIO_CNF_MODE_AIN</a>&#160;&#160;&#160;0x00UL</td></tr>
<tr class="memdesc:a0421ef8e04f09f90c67112fb7b0ac5c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO Common Register Bit Definition  <a href="reg__gpio_8h.html#a0421ef8e04f09f90c67112fb7b0ac5c9">更多...</a><br /></td></tr>
<tr class="separator:a0421ef8e04f09f90c67112fb7b0ac5c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae600738f342e06ca748db3eeff3d6667"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae600738f342e06ca748db3eeff3d6667">GPIO_CNF_MODE_FLOATING</a>&#160;&#160;&#160;0x04UL</td></tr>
<tr class="separator:ae600738f342e06ca748db3eeff3d6667"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e1b3daa3fd47e37a8b5654b915959c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad4e1b3daa3fd47e37a8b5654b915959c">GPIO_CNF_MODE_INPUPD</a>&#160;&#160;&#160;0x08UL</td></tr>
<tr class="separator:ad4e1b3daa3fd47e37a8b5654b915959c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a607984c80cc3164fbe508be56aa9f451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a607984c80cc3164fbe508be56aa9f451">GPIO_CNF_MODE_INRESEVED</a>&#160;&#160;&#160;0x0CUL</td></tr>
<tr class="separator:a607984c80cc3164fbe508be56aa9f451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2890dbd6f43f5ae96e6e2abefe50a7e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2890dbd6f43f5ae96e6e2abefe50a7e1">GPIO_CNF_MODE_OUT_PP</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:a2890dbd6f43f5ae96e6e2abefe50a7e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac70548e5a5862cef21314fc1ff2c95f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac70548e5a5862cef21314fc1ff2c95f7">GPIO_CNF_MODE_OUT_OD</a>&#160;&#160;&#160;0x05UL</td></tr>
<tr class="separator:ac70548e5a5862cef21314fc1ff2c95f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba4cc7b57f5091d722cc73b85cea66b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aba4cc7b57f5091d722cc73b85cea66b8">GPIO_CNF_MODE_AF_PP</a>&#160;&#160;&#160;0x09UL</td></tr>
<tr class="separator:aba4cc7b57f5091d722cc73b85cea66b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6edba865ced25e650366ae265be1ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#acf6edba865ced25e650366ae265be1ec">GPIO_CNF_MODE_AF_OD</a>&#160;&#160;&#160;0x0DUL</td></tr>
<tr class="separator:acf6edba865ced25e650366ae265be1ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e9ea3a302d9dcd167a14a14778cf00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a23e9ea3a302d9dcd167a14a14778cf00">GPIO_CNF_MODE_50MHZ_OUT_PP</a>&#160;&#160;&#160;0x01UL</td></tr>
<tr class="separator:a23e9ea3a302d9dcd167a14a14778cf00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2fb89874deacacf0193687566546577"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac2fb89874deacacf0193687566546577">GPIO_CNF_MODE_50MHZ_OUT_OD</a>&#160;&#160;&#160;0x05UL</td></tr>
<tr class="separator:ac2fb89874deacacf0193687566546577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac7d46d875f34cfa2aca156a5cf6d48b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aac7d46d875f34cfa2aca156a5cf6d48b">GPIO_CNF_MODE_50MHZ_AF_PP</a>&#160;&#160;&#160;0x09UL</td></tr>
<tr class="separator:aac7d46d875f34cfa2aca156a5cf6d48b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac59980974c35541cdcbe3b2d3984a0b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac59980974c35541cdcbe3b2d3984a0b5">GPIO_CNF_MODE_50MHZ_AF_OD</a>&#160;&#160;&#160;0x0DUL</td></tr>
<tr class="separator:ac59980974c35541cdcbe3b2d3984a0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd49fc2a79b695033b8b9dd904250ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd49fc2a79b695033b8b9dd904250ded">GPIO_CNF_MODE_20MHZ_OUT_PP</a>&#160;&#160;&#160;0x02UL</td></tr>
<tr class="separator:afd49fc2a79b695033b8b9dd904250ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d44f8e2312a46bac13ee530df0f6887"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7d44f8e2312a46bac13ee530df0f6887">GPIO_CNF_MODE_20MHZ_OUT_OD</a>&#160;&#160;&#160;0x06UL</td></tr>
<tr class="separator:a7d44f8e2312a46bac13ee530df0f6887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f13b1d8460ae9296793a655090c2b6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2f13b1d8460ae9296793a655090c2b6a">GPIO_CNF_MODE_20MHZ_AF_PP</a>&#160;&#160;&#160;0x0AUL</td></tr>
<tr class="separator:a2f13b1d8460ae9296793a655090c2b6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff747a57f6c289a6aa5eae555872185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8ff747a57f6c289a6aa5eae555872185">GPIO_CNF_MODE_20MHZ_AF_OD</a>&#160;&#160;&#160;0x0EUL</td></tr>
<tr class="separator:a8ff747a57f6c289a6aa5eae555872185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a013da5b2bcc7997b9edc2f66c39d6984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a013da5b2bcc7997b9edc2f66c39d6984">GPIO_CNF_MODE_10MHZ_OUT_PP</a>&#160;&#160;&#160;0x03UL</td></tr>
<tr class="separator:a013da5b2bcc7997b9edc2f66c39d6984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3082e6a0ba419a20316c70022bcff23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae3082e6a0ba419a20316c70022bcff23">GPIO_CNF_MODE_10MHZ_OUT_OD</a>&#160;&#160;&#160;0x07UL</td></tr>
<tr class="separator:ae3082e6a0ba419a20316c70022bcff23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fb30e5cbc8da1351fee180a3532dd94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8fb30e5cbc8da1351fee180a3532dd94">GPIO_CNF_MODE_10MHZ_AF_PP</a>&#160;&#160;&#160;0x0BUL</td></tr>
<tr class="separator:a8fb30e5cbc8da1351fee180a3532dd94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a512d699c2adf0866e7c12b34c19eb342"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a512d699c2adf0866e7c12b34c19eb342">GPIO_CNF_MODE_10MHZ_AF_OD</a>&#160;&#160;&#160;0x0FUL</td></tr>
<tr class="separator:a512d699c2adf0866e7c12b34c19eb342"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3f0dad232283db87029e6ab5ddb1000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad3f0dad232283db87029e6ab5ddb1000">GPIO_CNF_MODE_MASK</a>&#160;&#160;&#160;0x0FUL</td></tr>
<tr class="separator:ad3f0dad232283db87029e6ab5ddb1000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e68d2a1e363152977a3111041dda6dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3e68d2a1e363152977a3111041dda6dc">GPIO_CRL_CNF_MODE_0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a3e68d2a1e363152977a3111041dda6dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44db7a6239fbf673b8b669c6f632b1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a44db7a6239fbf673b8b669c6f632b1d9">GPIO_CRL_CNF_MODE_1_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a44db7a6239fbf673b8b669c6f632b1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad80d9968cb70223d390a00c746ff5bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aad80d9968cb70223d390a00c746ff5bb">GPIO_CRL_CNF_MODE_2_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:aad80d9968cb70223d390a00c746ff5bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87971d7b1635ce60fbb394b68cd8cefc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a87971d7b1635ce60fbb394b68cd8cefc">GPIO_CRL_CNF_MODE_3_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a87971d7b1635ce60fbb394b68cd8cefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcf1cafda656d7fc9abcce0cce8ae8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abcf1cafda656d7fc9abcce0cce8ae8a9">GPIO_CRL_CNF_MODE_4_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:abcf1cafda656d7fc9abcce0cce8ae8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acda900e925c87e18d29fb2705e13b112"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#acda900e925c87e18d29fb2705e13b112">GPIO_CRL_CNF_MODE_5_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:acda900e925c87e18d29fb2705e13b112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5518fb2db857e46b31865d1ca2738099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5518fb2db857e46b31865d1ca2738099">GPIO_CRL_CNF_MODE_6_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a5518fb2db857e46b31865d1ca2738099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae551c52652a863f32dc9683317c030e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae551c52652a863f32dc9683317c030e7">GPIO_CRL_CNF_MODE_7_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:ae551c52652a863f32dc9683317c030e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29528a7f30e4e45f256e739bfe1232a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a29528a7f30e4e45f256e739bfe1232a8">GPIO_CRH_CNF_MODE_8_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a29528a7f30e4e45f256e739bfe1232a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae9e6581a3ab789d2b424e1f65cac5a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aae9e6581a3ab789d2b424e1f65cac5a8">GPIO_CRH_CNF_MODE_9_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aae9e6581a3ab789d2b424e1f65cac5a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcd1fe982ed0a61e5ffd2c06732cc78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afcd1fe982ed0a61e5ffd2c06732cc78a">GPIO_CRH_CNF_MODE_10_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:afcd1fe982ed0a61e5ffd2c06732cc78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7228a2c9601309ad35fca1733c2671"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9f7228a2c9601309ad35fca1733c2671">GPIO_CRH_CNF_MODE_11_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a9f7228a2c9601309ad35fca1733c2671"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9486ce0536c2c88f68da1a685f5bbaea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9486ce0536c2c88f68da1a685f5bbaea">GPIO_CRH_CNF_MODE_12_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a9486ce0536c2c88f68da1a685f5bbaea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92f69979d8e9f8f6ba7fa01ba30954ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a92f69979d8e9f8f6ba7fa01ba30954ef">GPIO_CRH_CNF_MODE_13_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a92f69979d8e9f8f6ba7fa01ba30954ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3c80404b45226965e3d1d6bf6c67e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c3c80404b45226965e3d1d6bf6c67e8">GPIO_CRH_CNF_MODE_14_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a2c3c80404b45226965e3d1d6bf6c67e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef591f49189337c08026f17df69016b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aef591f49189337c08026f17df69016b3">GPIO_CRH_CNF_MODE_15_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:aef591f49189337c08026f17df69016b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a423aaaebb1846603eaf2b91f7d2b9fa1">GPIO_CRL_MODE</a>&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x33333333)</td></tr>
<tr class="memdesc:a423aaaebb1846603eaf2b91f7d2b9fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_CRL Register Bit Definition  <a href="reg__gpio_8h.html#a423aaaebb1846603eaf2b91f7d2b9fa1">更多...</a><br /></td></tr>
<tr class="separator:a423aaaebb1846603eaf2b91f7d2b9fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c2cdb76079824904fe4d02aee982b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a0c2cdb76079824904fe4d02aee982b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cdd3f5cad389fbe7c96458fb115035b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2cdd3f5cad389fbe7c96458fb115035b">GPIO_CRL_MODE0</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td></tr>
<tr class="memdesc:a2cdd3f5cad389fbe7c96458fb115035b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE0[1:0] bits (portx mode bits, pin 0)  <a href="reg__gpio_8h.html#a2cdd3f5cad389fbe7c96458fb115035b">更多...</a><br /></td></tr>
<tr class="separator:a2cdd3f5cad389fbe7c96458fb115035b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1facefbe58e0198f424d1e4487af72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1facefbe58e0198f424d1e4487af72f6">GPIO_CRL_MODE0_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td></tr>
<tr class="memdesc:a1facefbe58e0198f424d1e4487af72f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a1facefbe58e0198f424d1e4487af72f6">更多...</a><br /></td></tr>
<tr class="separator:a1facefbe58e0198f424d1e4487af72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e03107c8dbdeb512d612bb52d88014e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8e03107c8dbdeb512d612bb52d88014e">GPIO_CRL_MODE0_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td></tr>
<tr class="memdesc:a8e03107c8dbdeb512d612bb52d88014e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a8e03107c8dbdeb512d612bb52d88014e">更多...</a><br /></td></tr>
<tr class="separator:a8e03107c8dbdeb512d612bb52d88014e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c1023ff3b3957c8e5d1f6755e311cac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a2c1023ff3b3957c8e5d1f6755e311cac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c66290c450d7078597125c0e127903"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a58c66290c450d7078597125c0e127903">GPIO_CRL_CNF0</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td></tr>
<tr class="memdesc:a58c66290c450d7078597125c0e127903"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF0[1:0] bits (portx configuration bits, pin 0)  <a href="reg__gpio_8h.html#a58c66290c450d7078597125c0e127903">更多...</a><br /></td></tr>
<tr class="separator:a58c66290c450d7078597125c0e127903"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf8a6e162d564a0f69b580d417acae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0bf8a6e162d564a0f69b580d417acae8">GPIO_CRL_CNF0_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td></tr>
<tr class="memdesc:a0bf8a6e162d564a0f69b580d417acae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a0bf8a6e162d564a0f69b580d417acae8">更多...</a><br /></td></tr>
<tr class="separator:a0bf8a6e162d564a0f69b580d417acae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5291190c37de6ae57e06e8586a393a59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5291190c37de6ae57e06e8586a393a59">GPIO_CRL_CNF0_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td></tr>
<tr class="memdesc:a5291190c37de6ae57e06e8586a393a59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a5291190c37de6ae57e06e8586a393a59">更多...</a><br /></td></tr>
<tr class="separator:a5291190c37de6ae57e06e8586a393a59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a59e4ac2c24ed4ebec2e8ea4b6fb0e246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3ba5b9f5ed5a0ed429893f9cf0425328">GPIO_CRL_MODE1</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td></tr>
<tr class="memdesc:a3ba5b9f5ed5a0ed429893f9cf0425328"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE1[1:0] bits (portx mode bits, pin 1)  <a href="reg__gpio_8h.html#a3ba5b9f5ed5a0ed429893f9cf0425328">更多...</a><br /></td></tr>
<tr class="separator:a3ba5b9f5ed5a0ed429893f9cf0425328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58972b411ad8d1f9ac4de980bde84d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae58972b411ad8d1f9ac4de980bde84d6">GPIO_CRL_MODE1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td></tr>
<tr class="memdesc:ae58972b411ad8d1f9ac4de980bde84d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ae58972b411ad8d1f9ac4de980bde84d6">更多...</a><br /></td></tr>
<tr class="separator:ae58972b411ad8d1f9ac4de980bde84d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321825c44a1d436fa483fdf363791ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a321825c44a1d436fa483fdf363791ebc">GPIO_CRL_MODE1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td></tr>
<tr class="memdesc:a321825c44a1d436fa483fdf363791ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a321825c44a1d436fa483fdf363791ebc">更多...</a><br /></td></tr>
<tr class="separator:a321825c44a1d436fa483fdf363791ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b37b00c4239d9c3506e5ae0cf49f133"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a8b37b00c4239d9c3506e5ae0cf49f133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9ca2d3a0f7587608aba569acde3317b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af9ca2d3a0f7587608aba569acde3317b">GPIO_CRL_CNF1</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td></tr>
<tr class="memdesc:af9ca2d3a0f7587608aba569acde3317b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF1[1:0] bits (portx configuration bits, pin 1)  <a href="reg__gpio_8h.html#af9ca2d3a0f7587608aba569acde3317b">更多...</a><br /></td></tr>
<tr class="separator:af9ca2d3a0f7587608aba569acde3317b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a3173c39ee01b0389024f8612469cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7a3173c39ee01b0389024f8612469cf2">GPIO_CRL_CNF1_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td></tr>
<tr class="memdesc:a7a3173c39ee01b0389024f8612469cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a7a3173c39ee01b0389024f8612469cf2">更多...</a><br /></td></tr>
<tr class="separator:a7a3173c39ee01b0389024f8612469cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32d35220984bf84c5eaae064e3defc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a32d35220984bf84c5eaae064e3defc3a">GPIO_CRL_CNF1_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td></tr>
<tr class="memdesc:a32d35220984bf84c5eaae064e3defc3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a32d35220984bf84c5eaae064e3defc3a">更多...</a><br /></td></tr>
<tr class="separator:a32d35220984bf84c5eaae064e3defc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b07051af15de89ebc819b00f3c5bc3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a8b07051af15de89ebc819b00f3c5bc3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a97a6c37c1f5fc8e89ae2cb017c4f545b">GPIO_CRL_MODE2</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td></tr>
<tr class="memdesc:a97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE2[1:0] bits (portx mode bits, pin 2)  <a href="reg__gpio_8h.html#a97a6c37c1f5fc8e89ae2cb017c4f545b">更多...</a><br /></td></tr>
<tr class="separator:a97a6c37c1f5fc8e89ae2cb017c4f545b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1acdc817f1d3a0ceedbe13f4ce625a2d">GPIO_CRL_MODE2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td></tr>
<tr class="memdesc:a1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a1acdc817f1d3a0ceedbe13f4ce625a2d">更多...</a><br /></td></tr>
<tr class="separator:a1acdc817f1d3a0ceedbe13f4ce625a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5ed274efc4fbcb5a6b9e733fc23f6343">GPIO_CRL_MODE2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td></tr>
<tr class="memdesc:a5ed274efc4fbcb5a6b9e733fc23f6343"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a5ed274efc4fbcb5a6b9e733fc23f6343">更多...</a><br /></td></tr>
<tr class="separator:a5ed274efc4fbcb5a6b9e733fc23f6343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a279db2350cd0f9618c296a5999c6b41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a279db2350cd0f9618c296a5999c6b41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63db6056280880a85b6103195d6d43ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a63db6056280880a85b6103195d6d43ac">GPIO_CRL_CNF2</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td></tr>
<tr class="memdesc:a63db6056280880a85b6103195d6d43ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF2[1:0] bits (portx configuration bits, pin 2)  <a href="reg__gpio_8h.html#a63db6056280880a85b6103195d6d43ac">更多...</a><br /></td></tr>
<tr class="separator:a63db6056280880a85b6103195d6d43ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad5a2a2770e852c94f4b75c4ca0e6a89e">GPIO_CRL_CNF2_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td></tr>
<tr class="memdesc:ad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ad5a2a2770e852c94f4b75c4ca0e6a89e">更多...</a><br /></td></tr>
<tr class="separator:ad5a2a2770e852c94f4b75c4ca0e6a89e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7c1604bc9d187e8d339385b6be7c05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aae7c1604bc9d187e8d339385b6be7c05">GPIO_CRL_CNF2_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td></tr>
<tr class="memdesc:aae7c1604bc9d187e8d339385b6be7c05"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#aae7c1604bc9d187e8d339385b6be7c05">更多...</a><br /></td></tr>
<tr class="separator:aae7c1604bc9d187e8d339385b6be7c05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebe301f6be3d3d42979decb111504f43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:aebe301f6be3d3d42979decb111504f43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac4f6e7d1dcc681e79e3ec70f3c13dff7">GPIO_CRL_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td></tr>
<tr class="memdesc:ac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE3[1:0] bits (portx mode bits, pin 3)  <a href="reg__gpio_8h.html#ac4f6e7d1dcc681e79e3ec70f3c13dff7">更多...</a><br /></td></tr>
<tr class="separator:ac4f6e7d1dcc681e79e3ec70f3c13dff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7894b794fc3568954dcd0bf4ce97f291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7894b794fc3568954dcd0bf4ce97f291">GPIO_CRL_MODE3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td></tr>
<tr class="memdesc:a7894b794fc3568954dcd0bf4ce97f291"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a7894b794fc3568954dcd0bf4ce97f291">更多...</a><br /></td></tr>
<tr class="separator:a7894b794fc3568954dcd0bf4ce97f291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2e0d4d691512704d52c9a4d94921a37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae2e0d4d691512704d52c9a4d94921a37">GPIO_CRL_MODE3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td></tr>
<tr class="memdesc:ae2e0d4d691512704d52c9a4d94921a37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#ae2e0d4d691512704d52c9a4d94921a37">更多...</a><br /></td></tr>
<tr class="separator:ae2e0d4d691512704d52c9a4d94921a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a0258c6a9c9f7c35b76f82bf4d29859bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b201ed339a417f4a6b16c75ad473ff2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5b201ed339a417f4a6b16c75ad473ff2">GPIO_CRL_CNF3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td></tr>
<tr class="memdesc:a5b201ed339a417f4a6b16c75ad473ff2"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF3[1:0] bits (portx configuration bits, pin 3)  <a href="reg__gpio_8h.html#a5b201ed339a417f4a6b16c75ad473ff2">更多...</a><br /></td></tr>
<tr class="separator:a5b201ed339a417f4a6b16c75ad473ff2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8ee38d349593c64ca11c3b901289fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab8ee38d349593c64ca11c3b901289fd6">GPIO_CRL_CNF3_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td></tr>
<tr class="memdesc:ab8ee38d349593c64ca11c3b901289fd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ab8ee38d349593c64ca11c3b901289fd6">更多...</a><br /></td></tr>
<tr class="separator:ab8ee38d349593c64ca11c3b901289fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc2aa63cf9d1e41e90e83686efac0be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3fc2aa63cf9d1e41e90e83686efac0be">GPIO_CRL_CNF3_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td></tr>
<tr class="memdesc:a3fc2aa63cf9d1e41e90e83686efac0be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a3fc2aa63cf9d1e41e90e83686efac0be">更多...</a><br /></td></tr>
<tr class="separator:a3fc2aa63cf9d1e41e90e83686efac0be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:af266ff9fe40b04dbab1ca2a6b0ed3abf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88c0d876b6305cbf60ec6b3add96658b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a88c0d876b6305cbf60ec6b3add96658b">GPIO_CRL_MODE4</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td></tr>
<tr class="memdesc:a88c0d876b6305cbf60ec6b3add96658b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE4[1:0] bits (portx mode bits, pin 4)  <a href="reg__gpio_8h.html#a88c0d876b6305cbf60ec6b3add96658b">更多...</a><br /></td></tr>
<tr class="separator:a88c0d876b6305cbf60ec6b3add96658b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae110cd4ac6cc9ad00eec9089ab08a43e">GPIO_CRL_MODE4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td></tr>
<tr class="memdesc:ae110cd4ac6cc9ad00eec9089ab08a43e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ae110cd4ac6cc9ad00eec9089ab08a43e">更多...</a><br /></td></tr>
<tr class="separator:ae110cd4ac6cc9ad00eec9089ab08a43e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78534f019846a3c2a541c346798a480b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a78534f019846a3c2a541c346798a480b">GPIO_CRL_MODE4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td></tr>
<tr class="memdesc:a78534f019846a3c2a541c346798a480b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a78534f019846a3c2a541c346798a480b">更多...</a><br /></td></tr>
<tr class="separator:a78534f019846a3c2a541c346798a480b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad334975489a6bb83104563438bcf26c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:ad334975489a6bb83104563438bcf26c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ae25542ecc928b5be2efa02cb65a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad2ae25542ecc928b5be2efa02cb65a7d">GPIO_CRL_CNF4</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td></tr>
<tr class="memdesc:ad2ae25542ecc928b5be2efa02cb65a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF4[1:0] bits (portx configuration bits, pin 4)  <a href="reg__gpio_8h.html#ad2ae25542ecc928b5be2efa02cb65a7d">更多...</a><br /></td></tr>
<tr class="separator:ad2ae25542ecc928b5be2efa02cb65a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8e19f954197c54c587df29aad5047e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7c8e19f954197c54c587df29aad5047e">GPIO_CRL_CNF4_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td></tr>
<tr class="memdesc:a7c8e19f954197c54c587df29aad5047e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a7c8e19f954197c54c587df29aad5047e">更多...</a><br /></td></tr>
<tr class="separator:a7c8e19f954197c54c587df29aad5047e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cabe5a2a5ee896d7abf4471d48b4591"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6cabe5a2a5ee896d7abf4471d48b4591">GPIO_CRL_CNF4_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td></tr>
<tr class="memdesc:a6cabe5a2a5ee896d7abf4471d48b4591"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a6cabe5a2a5ee896d7abf4471d48b4591">更多...</a><br /></td></tr>
<tr class="separator:a6cabe5a2a5ee896d7abf4471d48b4591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affb8599a54f96bd55e6c4210bdcf0cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:affb8599a54f96bd55e6c4210bdcf0cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6baa7197a06e539323e0d551a19500d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6baa7197a06e539323e0d551a19500d9">GPIO_CRL_MODE5</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td></tr>
<tr class="memdesc:a6baa7197a06e539323e0d551a19500d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE5[1:0] bits (portx mode bits, pin 5)  <a href="reg__gpio_8h.html#a6baa7197a06e539323e0d551a19500d9">更多...</a><br /></td></tr>
<tr class="separator:a6baa7197a06e539323e0d551a19500d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4264ac5999e94bb3807ea2078fa2b7a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4264ac5999e94bb3807ea2078fa2b7a6">GPIO_CRL_MODE5_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td></tr>
<tr class="memdesc:a4264ac5999e94bb3807ea2078fa2b7a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a4264ac5999e94bb3807ea2078fa2b7a6">更多...</a><br /></td></tr>
<tr class="separator:a4264ac5999e94bb3807ea2078fa2b7a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13de7f1f4a2b6db8afc28785e30d32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a13de7f1f4a2b6db8afc28785e30d32c7">GPIO_CRL_MODE5_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td></tr>
<tr class="memdesc:a13de7f1f4a2b6db8afc28785e30d32c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a13de7f1f4a2b6db8afc28785e30d32c7">更多...</a><br /></td></tr>
<tr class="separator:a13de7f1f4a2b6db8afc28785e30d32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d9a014580ab919b44cde8c63d0d0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:ad3d9a014580ab919b44cde8c63d0d0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36bc3cc93deb6d6223f5868e73b70115"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a36bc3cc93deb6d6223f5868e73b70115">GPIO_CRL_CNF5</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td></tr>
<tr class="memdesc:a36bc3cc93deb6d6223f5868e73b70115"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF5[1:0] bits (portx configuration bits, pin 5)  <a href="reg__gpio_8h.html#a36bc3cc93deb6d6223f5868e73b70115">更多...</a><br /></td></tr>
<tr class="separator:a36bc3cc93deb6d6223f5868e73b70115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5aa19ce2af8682762cccaa141ec2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad5aa19ce2af8682762cccaa141ec2949">GPIO_CRL_CNF5_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td></tr>
<tr class="memdesc:ad5aa19ce2af8682762cccaa141ec2949"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ad5aa19ce2af8682762cccaa141ec2949">更多...</a><br /></td></tr>
<tr class="separator:ad5aa19ce2af8682762cccaa141ec2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adae9d028c9c08feab521de69344ef2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adae9d028c9c08feab521de69344ef2bb">GPIO_CRL_CNF5_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td></tr>
<tr class="memdesc:adae9d028c9c08feab521de69344ef2bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#adae9d028c9c08feab521de69344ef2bb">更多...</a><br /></td></tr>
<tr class="separator:adae9d028c9c08feab521de69344ef2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e3d971cad6b91738e4ae4b73643bf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a49e3d971cad6b91738e4ae4b73643bf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b353c5507b6cc8575a89a4f445dafd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b353c5507b6cc8575a89a4f445dafd6">GPIO_CRL_MODE6</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td></tr>
<tr class="memdesc:a4b353c5507b6cc8575a89a4f445dafd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE6[1:0] bits (portx mode bits, pin 6)  <a href="reg__gpio_8h.html#a4b353c5507b6cc8575a89a4f445dafd6">更多...</a><br /></td></tr>
<tr class="separator:a4b353c5507b6cc8575a89a4f445dafd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aeda9df54fcfbcb8ee978785b08b0b0e6">GPIO_CRL_MODE6_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td></tr>
<tr class="memdesc:aeda9df54fcfbcb8ee978785b08b0b0e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#aeda9df54fcfbcb8ee978785b08b0b0e6">更多...</a><br /></td></tr>
<tr class="separator:aeda9df54fcfbcb8ee978785b08b0b0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9c5ba2cfc5febb76210d8cc10a815cd0">GPIO_CRL_MODE6_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td></tr>
<tr class="memdesc:a9c5ba2cfc5febb76210d8cc10a815cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a9c5ba2cfc5febb76210d8cc10a815cd0">更多...</a><br /></td></tr>
<tr class="separator:a9c5ba2cfc5febb76210d8cc10a815cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4576e7aea301aa23b82723989eb42ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a4576e7aea301aa23b82723989eb42ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab14aa5957aba048d58b8eecf7afd331a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab14aa5957aba048d58b8eecf7afd331a">GPIO_CRL_CNF6</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td></tr>
<tr class="memdesc:ab14aa5957aba048d58b8eecf7afd331a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF6[1:0] bits (portx configuration bits, pin 6)  <a href="reg__gpio_8h.html#ab14aa5957aba048d58b8eecf7afd331a">更多...</a><br /></td></tr>
<tr class="separator:ab14aa5957aba048d58b8eecf7afd331a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a363316a6d179a6b19f7742e6e976f30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a363316a6d179a6b19f7742e6e976f30c">GPIO_CRL_CNF6_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td></tr>
<tr class="memdesc:a363316a6d179a6b19f7742e6e976f30c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a363316a6d179a6b19f7742e6e976f30c">更多...</a><br /></td></tr>
<tr class="separator:a363316a6d179a6b19f7742e6e976f30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b03c0d4a3e05113f0e9315bffd522f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0b03c0d4a3e05113f0e9315bffd522f6">GPIO_CRL_CNF6_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td></tr>
<tr class="memdesc:a0b03c0d4a3e05113f0e9315bffd522f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a0b03c0d4a3e05113f0e9315bffd522f6">更多...</a><br /></td></tr>
<tr class="separator:a0b03c0d4a3e05113f0e9315bffd522f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1caaa08dc8614db22854d0c888e2c32f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a1caaa08dc8614db22854d0c888e2c32f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9050a4d57b9ed8190d730a98bdf4d3f1">GPIO_CRL_MODE7</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td></tr>
<tr class="memdesc:a9050a4d57b9ed8190d730a98bdf4d3f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE7[1:0] bits (portx mode bits, pin 7)  <a href="reg__gpio_8h.html#a9050a4d57b9ed8190d730a98bdf4d3f1">更多...</a><br /></td></tr>
<tr class="separator:a9050a4d57b9ed8190d730a98bdf4d3f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441dd58c2652fdd2787c827165a7f052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a441dd58c2652fdd2787c827165a7f052">GPIO_CRL_MODE7_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td></tr>
<tr class="memdesc:a441dd58c2652fdd2787c827165a7f052"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a441dd58c2652fdd2787c827165a7f052">更多...</a><br /></td></tr>
<tr class="separator:a441dd58c2652fdd2787c827165a7f052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae043168c37d4a1c133a9da8cdd94080e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae043168c37d4a1c133a9da8cdd94080e">GPIO_CRL_MODE7_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td></tr>
<tr class="memdesc:ae043168c37d4a1c133a9da8cdd94080e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#ae043168c37d4a1c133a9da8cdd94080e">更多...</a><br /></td></tr>
<tr class="separator:ae043168c37d4a1c133a9da8cdd94080e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514a34338c5a54555ca6f0a032002997"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="separator:a514a34338c5a54555ca6f0a032002997"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ce116816638e3ef36b5a94e2fad38dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7ce116816638e3ef36b5a94e2fad38dd">GPIO_CRL_CNF7</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td></tr>
<tr class="memdesc:a7ce116816638e3ef36b5a94e2fad38dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF7[1:0] bits (portx configuration bits, pin 7)  <a href="reg__gpio_8h.html#a7ce116816638e3ef36b5a94e2fad38dd">更多...</a><br /></td></tr>
<tr class="separator:a7ce116816638e3ef36b5a94e2fad38dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9a0556440a284e54f5d6f94e4fabed6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab9a0556440a284e54f5d6f94e4fabed6">GPIO_CRL_CNF7_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td></tr>
<tr class="memdesc:ab9a0556440a284e54f5d6f94e4fabed6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ab9a0556440a284e54f5d6f94e4fabed6">更多...</a><br /></td></tr>
<tr class="separator:ab9a0556440a284e54f5d6f94e4fabed6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb42794f5eb4dfef4df5bb9e73275347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abb42794f5eb4dfef4df5bb9e73275347">GPIO_CRL_CNF7_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td></tr>
<tr class="memdesc:abb42794f5eb4dfef4df5bb9e73275347"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#abb42794f5eb4dfef4df5bb9e73275347">更多...</a><br /></td></tr>
<tr class="separator:abb42794f5eb4dfef4df5bb9e73275347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac114257ba9f8d812b8a18da30e4b9e07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac114257ba9f8d812b8a18da30e4b9e07">GPIO_CRH_MODE</a>&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x33333333)</td></tr>
<tr class="memdesc:ac114257ba9f8d812b8a18da30e4b9e07"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_CRH Register Bit Definition  <a href="reg__gpio_8h.html#ac114257ba9f8d812b8a18da30e4b9e07">更多...</a><br /></td></tr>
<tr class="separator:ac114257ba9f8d812b8a18da30e4b9e07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23e705901757c31193f326157e1c981f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a23e705901757c31193f326157e1c981f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989e5974697fe08359d1bcd9f76624a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a989e5974697fe08359d1bcd9f76624a1">GPIO_CRH_MODE8</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td></tr>
<tr class="memdesc:a989e5974697fe08359d1bcd9f76624a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE8[1:0] bits (portx mode bits, pin 0)  <a href="reg__gpio_8h.html#a989e5974697fe08359d1bcd9f76624a1">更多...</a><br /></td></tr>
<tr class="separator:a989e5974697fe08359d1bcd9f76624a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52b1bd12a10cafb51a9e4090f2826b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a52b1bd12a10cafb51a9e4090f2826b78">GPIO_CRH_MODE8_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td></tr>
<tr class="memdesc:a52b1bd12a10cafb51a9e4090f2826b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a52b1bd12a10cafb51a9e4090f2826b78">更多...</a><br /></td></tr>
<tr class="separator:a52b1bd12a10cafb51a9e4090f2826b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3756f19dcfb0be9f377d1335b716d8b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3756f19dcfb0be9f377d1335b716d8b6">GPIO_CRH_MODE8_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td></tr>
<tr class="memdesc:a3756f19dcfb0be9f377d1335b716d8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a3756f19dcfb0be9f377d1335b716d8b6">更多...</a><br /></td></tr>
<tr class="separator:a3756f19dcfb0be9f377d1335b716d8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1e96ceeb203f51d0b60f2de36ec647d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aa1e96ceeb203f51d0b60f2de36ec647d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace87ab29a8ba8aa75ed31f2482d93a16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ace87ab29a8ba8aa75ed31f2482d93a16">GPIO_CRH_CNF8</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td></tr>
<tr class="memdesc:ace87ab29a8ba8aa75ed31f2482d93a16"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF8[1:0] bits (portx configuration bits, pin 0)  <a href="reg__gpio_8h.html#ace87ab29a8ba8aa75ed31f2482d93a16">更多...</a><br /></td></tr>
<tr class="separator:ace87ab29a8ba8aa75ed31f2482d93a16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f35602ac8a9be36425faf6d68ecafb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a76f35602ac8a9be36425faf6d68ecafb">GPIO_CRH_CNF8_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td></tr>
<tr class="memdesc:a76f35602ac8a9be36425faf6d68ecafb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a76f35602ac8a9be36425faf6d68ecafb">更多...</a><br /></td></tr>
<tr class="separator:a76f35602ac8a9be36425faf6d68ecafb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e200a5a3b500ef22782e2a6267a2a63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5e200a5a3b500ef22782e2a6267a2a63">GPIO_CRH_CNF8_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td></tr>
<tr class="memdesc:a5e200a5a3b500ef22782e2a6267a2a63"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a5e200a5a3b500ef22782e2a6267a2a63">更多...</a><br /></td></tr>
<tr class="separator:a5e200a5a3b500ef22782e2a6267a2a63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94ad98d04512b99f2ae54ccbb77b17f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a94ad98d04512b99f2ae54ccbb77b17f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950066b5b6fc68f7373bbcdd70ed28e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a950066b5b6fc68f7373bbcdd70ed28e1">GPIO_CRH_MODE9</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td></tr>
<tr class="memdesc:a950066b5b6fc68f7373bbcdd70ed28e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE9[1:0] bits (portx mode bits, pin 1)  <a href="reg__gpio_8h.html#a950066b5b6fc68f7373bbcdd70ed28e1">更多...</a><br /></td></tr>
<tr class="separator:a950066b5b6fc68f7373bbcdd70ed28e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9bd8c2c6db28e9905cb7a9b8798e7b56">GPIO_CRH_MODE9_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td></tr>
<tr class="memdesc:a9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a9bd8c2c6db28e9905cb7a9b8798e7b56">更多...</a><br /></td></tr>
<tr class="separator:a9bd8c2c6db28e9905cb7a9b8798e7b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ea120b509cb127a36ccd5658b1f88b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7ea120b509cb127a36ccd5658b1f88b1">GPIO_CRH_MODE9_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td></tr>
<tr class="memdesc:a7ea120b509cb127a36ccd5658b1f88b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a7ea120b509cb127a36ccd5658b1f88b1">更多...</a><br /></td></tr>
<tr class="separator:a7ea120b509cb127a36ccd5658b1f88b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd6041565cce32a17503390a767ff683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:afd6041565cce32a17503390a767ff683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1884160084a2e83912cdd1ef9ee8378"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa1884160084a2e83912cdd1ef9ee8378">GPIO_CRH_CNF9</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td></tr>
<tr class="memdesc:aa1884160084a2e83912cdd1ef9ee8378"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF9[1:0] bits (portx configuration bits, pin 1)  <a href="reg__gpio_8h.html#aa1884160084a2e83912cdd1ef9ee8378">更多...</a><br /></td></tr>
<tr class="separator:aa1884160084a2e83912cdd1ef9ee8378"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8152db5db71a40d79ae2a01cc826f9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac8152db5db71a40d79ae2a01cc826f9d">GPIO_CRH_CNF9_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td></tr>
<tr class="memdesc:ac8152db5db71a40d79ae2a01cc826f9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ac8152db5db71a40d79ae2a01cc826f9d">更多...</a><br /></td></tr>
<tr class="separator:ac8152db5db71a40d79ae2a01cc826f9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db7c6d54edcef8a714417c426966ad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4db7c6d54edcef8a714417c426966ad0">GPIO_CRH_CNF9_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td></tr>
<tr class="memdesc:a4db7c6d54edcef8a714417c426966ad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a4db7c6d54edcef8a714417c426966ad0">更多...</a><br /></td></tr>
<tr class="separator:a4db7c6d54edcef8a714417c426966ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8714cc0bdccf712dfe488924baacd684"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a8714cc0bdccf712dfe488924baacd684"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1ac3791e8f42fa3d53d9d0f122feb76b">GPIO_CRH_MODE10</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td></tr>
<tr class="memdesc:a1ac3791e8f42fa3d53d9d0f122feb76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE10[1:0] bits (portx mode bits, pin 2)  <a href="reg__gpio_8h.html#a1ac3791e8f42fa3d53d9d0f122feb76b">更多...</a><br /></td></tr>
<tr class="separator:a1ac3791e8f42fa3d53d9d0f122feb76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ffaef25716156e25dc268af778969a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad0ffaef25716156e25dc268af778969a">GPIO_CRH_MODE10_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td></tr>
<tr class="memdesc:ad0ffaef25716156e25dc268af778969a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ad0ffaef25716156e25dc268af778969a">更多...</a><br /></td></tr>
<tr class="separator:ad0ffaef25716156e25dc268af778969a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a331c724df71676215d0090c9123628cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a331c724df71676215d0090c9123628cd">GPIO_CRH_MODE10_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td></tr>
<tr class="memdesc:a331c724df71676215d0090c9123628cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a331c724df71676215d0090c9123628cd">更多...</a><br /></td></tr>
<tr class="separator:a331c724df71676215d0090c9123628cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a577ba81f4242e6fda8b29ec37161fe02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a577ba81f4242e6fda8b29ec37161fe02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd9d14adc37b5e47c9c62f2ad7f5d800">GPIO_CRH_CNF10</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td></tr>
<tr class="memdesc:afd9d14adc37b5e47c9c62f2ad7f5d800"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF10[1:0] bits (portx configuration bits, pin 2)  <a href="reg__gpio_8h.html#afd9d14adc37b5e47c9c62f2ad7f5d800">更多...</a><br /></td></tr>
<tr class="separator:afd9d14adc37b5e47c9c62f2ad7f5d800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36572f76f92f081a7353689019c560fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a36572f76f92f081a7353689019c560fb">GPIO_CRH_CNF10_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td></tr>
<tr class="memdesc:a36572f76f92f081a7353689019c560fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a36572f76f92f081a7353689019c560fb">更多...</a><br /></td></tr>
<tr class="separator:a36572f76f92f081a7353689019c560fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1878a0c7076953418f89ef3986eefa4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1878a0c7076953418f89ef3986eefa4a">GPIO_CRH_CNF10_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td></tr>
<tr class="memdesc:a1878a0c7076953418f89ef3986eefa4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a1878a0c7076953418f89ef3986eefa4a">更多...</a><br /></td></tr>
<tr class="separator:a1878a0c7076953418f89ef3986eefa4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4102d498421da1033d9ba03afcd66bf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a4102d498421da1033d9ba03afcd66bf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae99de91066740ee08d4a1f1e5bd3ee69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae99de91066740ee08d4a1f1e5bd3ee69">GPIO_CRH_MODE11</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td></tr>
<tr class="memdesc:ae99de91066740ee08d4a1f1e5bd3ee69"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE11[1:0] bits (portx mode bits, pin 3)  <a href="reg__gpio_8h.html#ae99de91066740ee08d4a1f1e5bd3ee69">更多...</a><br /></td></tr>
<tr class="separator:ae99de91066740ee08d4a1f1e5bd3ee69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5933c89958d25223e8b88b00a4dc522a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5933c89958d25223e8b88b00a4dc522a">GPIO_CRH_MODE11_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td></tr>
<tr class="memdesc:a5933c89958d25223e8b88b00a4dc522a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a5933c89958d25223e8b88b00a4dc522a">更多...</a><br /></td></tr>
<tr class="separator:a5933c89958d25223e8b88b00a4dc522a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a6803a7c23e649416cb25942e0d113"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a52a6803a7c23e649416cb25942e0d113">GPIO_CRH_MODE11_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td></tr>
<tr class="memdesc:a52a6803a7c23e649416cb25942e0d113"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a52a6803a7c23e649416cb25942e0d113">更多...</a><br /></td></tr>
<tr class="separator:a52a6803a7c23e649416cb25942e0d113"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47ac5dd17fa5953f49ae2055036dbf08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a47ac5dd17fa5953f49ae2055036dbf08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdda3fcbd9a508bdfc2133bca746a563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afdda3fcbd9a508bdfc2133bca746a563">GPIO_CRH_CNF11</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td></tr>
<tr class="memdesc:afdda3fcbd9a508bdfc2133bca746a563"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF11[1:0] bits (portx configuration bits, pin 3)  <a href="reg__gpio_8h.html#afdda3fcbd9a508bdfc2133bca746a563">更多...</a><br /></td></tr>
<tr class="separator:afdda3fcbd9a508bdfc2133bca746a563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b4db43bf530fbc40071bc55afdb8a12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b4db43bf530fbc40071bc55afdb8a12">GPIO_CRH_CNF11_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td></tr>
<tr class="memdesc:a4b4db43bf530fbc40071bc55afdb8a12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a4b4db43bf530fbc40071bc55afdb8a12">更多...</a><br /></td></tr>
<tr class="separator:a4b4db43bf530fbc40071bc55afdb8a12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a611063f86356e4bb141166e9714d09a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a611063f86356e4bb141166e9714d09a6">GPIO_CRH_CNF11_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td></tr>
<tr class="memdesc:a611063f86356e4bb141166e9714d09a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a611063f86356e4bb141166e9714d09a6">更多...</a><br /></td></tr>
<tr class="separator:a611063f86356e4bb141166e9714d09a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13852ef39e9358eef74e0b0b066eae3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a13852ef39e9358eef74e0b0b066eae3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9282af7b7fa56285cc805784ba0126dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9282af7b7fa56285cc805784ba0126dd">GPIO_CRH_MODE12</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td></tr>
<tr class="memdesc:a9282af7b7fa56285cc805784ba0126dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE12[1:0] bits (portx mode bits, pin 4)  <a href="reg__gpio_8h.html#a9282af7b7fa56285cc805784ba0126dd">更多...</a><br /></td></tr>
<tr class="separator:a9282af7b7fa56285cc805784ba0126dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a20adb71ffdd8dad9f2ae2b1e42b4809c">GPIO_CRH_MODE12_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td></tr>
<tr class="memdesc:a20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a20adb71ffdd8dad9f2ae2b1e42b4809c">更多...</a><br /></td></tr>
<tr class="separator:a20adb71ffdd8dad9f2ae2b1e42b4809c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6fd15ab3ae38aa1ad96c6361c5c24531">GPIO_CRH_MODE12_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td></tr>
<tr class="memdesc:a6fd15ab3ae38aa1ad96c6361c5c24531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a6fd15ab3ae38aa1ad96c6361c5c24531">更多...</a><br /></td></tr>
<tr class="separator:a6fd15ab3ae38aa1ad96c6361c5c24531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d68d4d435433fb15712d48134f9b1fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a6d68d4d435433fb15712d48134f9b1fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7df966bbe464e265539646deca04f936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7df966bbe464e265539646deca04f936">GPIO_CRH_CNF12</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td></tr>
<tr class="memdesc:a7df966bbe464e265539646deca04f936"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF12[1:0] bits (portx configuration bits, pin 4)  <a href="reg__gpio_8h.html#a7df966bbe464e265539646deca04f936">更多...</a><br /></td></tr>
<tr class="separator:a7df966bbe464e265539646deca04f936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa088520031f81f5d31377a438154160b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa088520031f81f5d31377a438154160b">GPIO_CRH_CNF12_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td></tr>
<tr class="memdesc:aa088520031f81f5d31377a438154160b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#aa088520031f81f5d31377a438154160b">更多...</a><br /></td></tr>
<tr class="separator:aa088520031f81f5d31377a438154160b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96f2bdaf714b96bb2ff0fca5828ad328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a96f2bdaf714b96bb2ff0fca5828ad328">GPIO_CRH_CNF12_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td></tr>
<tr class="memdesc:a96f2bdaf714b96bb2ff0fca5828ad328"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a96f2bdaf714b96bb2ff0fca5828ad328">更多...</a><br /></td></tr>
<tr class="separator:a96f2bdaf714b96bb2ff0fca5828ad328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0627122351a88372782d779f95f11b02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a0627122351a88372782d779f95f11b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b20c047a004488b23e24d581935146c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b20c047a004488b23e24d581935146c">GPIO_CRH_MODE13</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td></tr>
<tr class="memdesc:a4b20c047a004488b23e24d581935146c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE13[1:0] bits (portx mode bits, pin 5)  <a href="reg__gpio_8h.html#a4b20c047a004488b23e24d581935146c">更多...</a><br /></td></tr>
<tr class="separator:a4b20c047a004488b23e24d581935146c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcd514c53d9095c26b47e5206b734c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abcd514c53d9095c26b47e5206b734c24">GPIO_CRH_MODE13_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td></tr>
<tr class="memdesc:abcd514c53d9095c26b47e5206b734c24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#abcd514c53d9095c26b47e5206b734c24">更多...</a><br /></td></tr>
<tr class="separator:abcd514c53d9095c26b47e5206b734c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8a07c5b52a5caa565c8eb8988c2f5b9c">GPIO_CRH_MODE13_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td></tr>
<tr class="memdesc:a8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a8a07c5b52a5caa565c8eb8988c2f5b9c">更多...</a><br /></td></tr>
<tr class="separator:a8a07c5b52a5caa565c8eb8988c2f5b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa14a749593f7c983e604991e48c60022"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:aa14a749593f7c983e604991e48c60022"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf717ae90411d43f184214af6ba48c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aeaf717ae90411d43f184214af6ba48c1">GPIO_CRH_CNF13</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td></tr>
<tr class="memdesc:aeaf717ae90411d43f184214af6ba48c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF13[1:0] bits (portx configuration bits, pin 5)  <a href="reg__gpio_8h.html#aeaf717ae90411d43f184214af6ba48c1">更多...</a><br /></td></tr>
<tr class="separator:aeaf717ae90411d43f184214af6ba48c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4f7c84833863dc528f4ebfdf2033ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd4f7c84833863dc528f4ebfdf2033ee">GPIO_CRH_CNF13_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td></tr>
<tr class="memdesc:afd4f7c84833863dc528f4ebfdf2033ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#afd4f7c84833863dc528f4ebfdf2033ee">更多...</a><br /></td></tr>
<tr class="separator:afd4f7c84833863dc528f4ebfdf2033ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4087c56a3b179f61cb2bb207236bbc0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4087c56a3b179f61cb2bb207236bbc0e">GPIO_CRH_CNF13_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td></tr>
<tr class="memdesc:a4087c56a3b179f61cb2bb207236bbc0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a4087c56a3b179f61cb2bb207236bbc0e">更多...</a><br /></td></tr>
<tr class="separator:a4087c56a3b179f61cb2bb207236bbc0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f6d532577521dc9e28f49b6974e987a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a7f6d532577521dc9e28f49b6974e987a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167bc46193971870fa4f3717f04e8299"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a167bc46193971870fa4f3717f04e8299">GPIO_CRH_MODE14</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td></tr>
<tr class="memdesc:a167bc46193971870fa4f3717f04e8299"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE14[1:0] bits (portx mode bits, pin 6)  <a href="reg__gpio_8h.html#a167bc46193971870fa4f3717f04e8299">更多...</a><br /></td></tr>
<tr class="separator:a167bc46193971870fa4f3717f04e8299"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac343dc334e140a60b4e46332c733336b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac343dc334e140a60b4e46332c733336b">GPIO_CRH_MODE14_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td></tr>
<tr class="memdesc:ac343dc334e140a60b4e46332c733336b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#ac343dc334e140a60b4e46332c733336b">更多...</a><br /></td></tr>
<tr class="separator:ac343dc334e140a60b4e46332c733336b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15154111d901547358f87c767958e3a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a15154111d901547358f87c767958e3a2">GPIO_CRH_MODE14_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td></tr>
<tr class="memdesc:a15154111d901547358f87c767958e3a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a15154111d901547358f87c767958e3a2">更多...</a><br /></td></tr>
<tr class="separator:a15154111d901547358f87c767958e3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd51521ddf07ac350598a241f1229fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a1cd51521ddf07ac350598a241f1229fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a675b06b78f03c59517257ed709d0714a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a675b06b78f03c59517257ed709d0714a">GPIO_CRH_CNF14</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td></tr>
<tr class="memdesc:a675b06b78f03c59517257ed709d0714a"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF14[1:0] bits (portx configuration bits, pin 6)  <a href="reg__gpio_8h.html#a675b06b78f03c59517257ed709d0714a">更多...</a><br /></td></tr>
<tr class="separator:a675b06b78f03c59517257ed709d0714a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9c3bc0232af0e0ae1e4146320048109"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa9c3bc0232af0e0ae1e4146320048109">GPIO_CRH_CNF14_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td></tr>
<tr class="memdesc:aa9c3bc0232af0e0ae1e4146320048109"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#aa9c3bc0232af0e0ae1e4146320048109">更多...</a><br /></td></tr>
<tr class="separator:aa9c3bc0232af0e0ae1e4146320048109"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39b7deb9a6f017ac1f554dae003c3d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a39b7deb9a6f017ac1f554dae003c3d6b">GPIO_CRH_CNF14_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td></tr>
<tr class="memdesc:a39b7deb9a6f017ac1f554dae003c3d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#a39b7deb9a6f017ac1f554dae003c3d6b">更多...</a><br /></td></tr>
<tr class="separator:a39b7deb9a6f017ac1f554dae003c3d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e81b268ccdb977ebf34164286ff4c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a0e81b268ccdb977ebf34164286ff4c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa7713e0cfe0e94c8435e4a537e77f14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afa7713e0cfe0e94c8435e4a537e77f14">GPIO_CRH_MODE15</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td></tr>
<tr class="memdesc:afa7713e0cfe0e94c8435e4a537e77f14"><td class="mdescLeft">&#160;</td><td class="mdescRight">MODE15[1:0] bits (portx mode bits, pin 7)  <a href="reg__gpio_8h.html#afa7713e0cfe0e94c8435e4a537e77f14">更多...</a><br /></td></tr>
<tr class="separator:afa7713e0cfe0e94c8435e4a537e77f14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f79bf2c41499678dcba5a72eb4183e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0f79bf2c41499678dcba5a72eb4183e1">GPIO_CRH_MODE15_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td></tr>
<tr class="memdesc:a0f79bf2c41499678dcba5a72eb4183e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a0f79bf2c41499678dcba5a72eb4183e1">更多...</a><br /></td></tr>
<tr class="separator:a0f79bf2c41499678dcba5a72eb4183e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebad3a6ac2874e7cd38cba27369da7d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aebad3a6ac2874e7cd38cba27369da7d8">GPIO_CRH_MODE15_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td></tr>
<tr class="memdesc:aebad3a6ac2874e7cd38cba27369da7d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#aebad3a6ac2874e7cd38cba27369da7d8">更多...</a><br /></td></tr>
<tr class="separator:aebad3a6ac2874e7cd38cba27369da7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d59cc62782c8ddea559afa82c47d426"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="separator:a0d59cc62782c8ddea559afa82c47d426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778bedf9e530d780496a427f3f7239a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a778bedf9e530d780496a427f3f7239a9">GPIO_CRH_CNF15</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td></tr>
<tr class="memdesc:a778bedf9e530d780496a427f3f7239a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">CNF15[1:0] bits (portx configuration bits, pin 7)  <a href="reg__gpio_8h.html#a778bedf9e530d780496a427f3f7239a9">更多...</a><br /></td></tr>
<tr class="separator:a778bedf9e530d780496a427f3f7239a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f6ebf102a5788df027573b13a6438c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a76f6ebf102a5788df027573b13a6438c">GPIO_CRH_CNF15_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td></tr>
<tr class="memdesc:a76f6ebf102a5788df027573b13a6438c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 0  <a href="reg__gpio_8h.html#a76f6ebf102a5788df027573b13a6438c">更多...</a><br /></td></tr>
<tr class="separator:a76f6ebf102a5788df027573b13a6438c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd696e9e854d83886aa713bcad9fcf8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd696e9e854d83886aa713bcad9fcf8d">GPIO_CRH_CNF15_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td></tr>
<tr class="memdesc:afd696e9e854d83886aa713bcad9fcf8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit 1  <a href="reg__gpio_8h.html#afd696e9e854d83886aa713bcad9fcf8d">更多...</a><br /></td></tr>
<tr class="separator:afd696e9e854d83886aa713bcad9fcf8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0763f28b5540954e84e8e5861eeb96b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0763f28b5540954e84e8e5861eeb96b8">GPIO_IDR_DATA_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a0763f28b5540954e84e8e5861eeb96b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_IDR Register Bit Definition  <a href="reg__gpio_8h.html#a0763f28b5540954e84e8e5861eeb96b8">更多...</a><br /></td></tr>
<tr class="separator:a0763f28b5540954e84e8e5861eeb96b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cecb1a527904ae981db9f9e34e8d160"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4cecb1a527904ae981db9f9e34e8d160">GPIO_IDR_DATA</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0763f28b5540954e84e8e5861eeb96b8">GPIO_IDR_DATA_Pos</a>)</td></tr>
<tr class="memdesc:a4cecb1a527904ae981db9f9e34e8d160"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port input data /////////////////////////////////////////////////////////////////////////////  <a href="reg__gpio_8h.html#a4cecb1a527904ae981db9f9e34e8d160">更多...</a><br /></td></tr>
<tr class="separator:a4cecb1a527904ae981db9f9e34e8d160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c3239eb25d3104f88d5659445cf5e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4c3239eb25d3104f88d5659445cf5e46">GPIO_IDR_IDR0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a4c3239eb25d3104f88d5659445cf5e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7a850e3aa5c1543380ef3ac4136cc11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac7a850e3aa5c1543380ef3ac4136cc11">GPIO_IDR_IDR0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4c3239eb25d3104f88d5659445cf5e46">GPIO_IDR_IDR0_Pos</a>)</td></tr>
<tr class="memdesc:ac7a850e3aa5c1543380ef3ac4136cc11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 0  <a href="reg__gpio_8h.html#ac7a850e3aa5c1543380ef3ac4136cc11">更多...</a><br /></td></tr>
<tr class="separator:ac7a850e3aa5c1543380ef3ac4136cc11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa63dfb70c22924dbe605ba323add0b59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa63dfb70c22924dbe605ba323add0b59">GPIO_IDR_IDR1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa63dfb70c22924dbe605ba323add0b59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8fd128cd05bfd794c8cdcde0881019"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aba8fd128cd05bfd794c8cdcde0881019">GPIO_IDR_IDR1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa63dfb70c22924dbe605ba323add0b59">GPIO_IDR_IDR1_Pos</a>)</td></tr>
<tr class="memdesc:aba8fd128cd05bfd794c8cdcde0881019"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 1  <a href="reg__gpio_8h.html#aba8fd128cd05bfd794c8cdcde0881019">更多...</a><br /></td></tr>
<tr class="separator:aba8fd128cd05bfd794c8cdcde0881019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b78f1a12c95c710782eae3316ab918a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2b78f1a12c95c710782eae3316ab918a">GPIO_IDR_IDR2_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a2b78f1a12c95c710782eae3316ab918a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae9784fabf7bbd2ebdb5f7e2630234fb4">GPIO_IDR_IDR2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2b78f1a12c95c710782eae3316ab918a">GPIO_IDR_IDR2_Pos</a>)</td></tr>
<tr class="memdesc:ae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 2  <a href="reg__gpio_8h.html#ae9784fabf7bbd2ebdb5f7e2630234fb4">更多...</a><br /></td></tr>
<tr class="separator:ae9784fabf7bbd2ebdb5f7e2630234fb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae8c0f4403b9e282c4c044a70688f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aae8c0f4403b9e282c4c044a70688f2a2">GPIO_IDR_IDR3_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aae8c0f4403b9e282c4c044a70688f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a6d373ac7af05410cfbc4d35d996ca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0a6d373ac7af05410cfbc4d35d996ca8">GPIO_IDR_IDR3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aae8c0f4403b9e282c4c044a70688f2a2">GPIO_IDR_IDR3_Pos</a>)</td></tr>
<tr class="memdesc:a0a6d373ac7af05410cfbc4d35d996ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 3  <a href="reg__gpio_8h.html#a0a6d373ac7af05410cfbc4d35d996ca8">更多...</a><br /></td></tr>
<tr class="separator:a0a6d373ac7af05410cfbc4d35d996ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd89fb77f5518ce75d16ba75dea9fda1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#acd89fb77f5518ce75d16ba75dea9fda1">GPIO_IDR_IDR4_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:acd89fb77f5518ce75d16ba75dea9fda1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a478dccec7de2abcbd927ed6923ef32c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a478dccec7de2abcbd927ed6923ef32c7">GPIO_IDR_IDR4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#acd89fb77f5518ce75d16ba75dea9fda1">GPIO_IDR_IDR4_Pos</a>)</td></tr>
<tr class="memdesc:a478dccec7de2abcbd927ed6923ef32c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 4  <a href="reg__gpio_8h.html#a478dccec7de2abcbd927ed6923ef32c7">更多...</a><br /></td></tr>
<tr class="separator:a478dccec7de2abcbd927ed6923ef32c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a270333f2849c1e723685faa96a049647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a270333f2849c1e723685faa96a049647">GPIO_IDR_IDR5_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a270333f2849c1e723685faa96a049647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac20a373bc5a5869e3ce5c87a26cc5c26">GPIO_IDR_IDR5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a270333f2849c1e723685faa96a049647">GPIO_IDR_IDR5_Pos</a>)</td></tr>
<tr class="memdesc:ac20a373bc5a5869e3ce5c87a26cc5c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 5  <a href="reg__gpio_8h.html#ac20a373bc5a5869e3ce5c87a26cc5c26">更多...</a><br /></td></tr>
<tr class="separator:ac20a373bc5a5869e3ce5c87a26cc5c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9ae1acc3e52f84101439459ae33f96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae9ae1acc3e52f84101439459ae33f96c">GPIO_IDR_IDR6_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:ae9ae1acc3e52f84101439459ae33f96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c647c0fa98de3db7abe16149e56b912"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9c647c0fa98de3db7abe16149e56b912">GPIO_IDR_IDR6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae9ae1acc3e52f84101439459ae33f96c">GPIO_IDR_IDR6_Pos</a>)</td></tr>
<tr class="memdesc:a9c647c0fa98de3db7abe16149e56b912"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 6  <a href="reg__gpio_8h.html#a9c647c0fa98de3db7abe16149e56b912">更多...</a><br /></td></tr>
<tr class="separator:a9c647c0fa98de3db7abe16149e56b912"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c84b9bcbedad779deb80ed3af3edb33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1c84b9bcbedad779deb80ed3af3edb33">GPIO_IDR_IDR7_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a1c84b9bcbedad779deb80ed3af3edb33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21781c5e4e74462c4d48b0619f3735f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a21781c5e4e74462c4d48b0619f3735f2">GPIO_IDR_IDR7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1c84b9bcbedad779deb80ed3af3edb33">GPIO_IDR_IDR7_Pos</a>)</td></tr>
<tr class="memdesc:a21781c5e4e74462c4d48b0619f3735f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 7  <a href="reg__gpio_8h.html#a21781c5e4e74462c4d48b0619f3735f2">更多...</a><br /></td></tr>
<tr class="separator:a21781c5e4e74462c4d48b0619f3735f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ea0ae76b389defc3ee572a5767569f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a65ea0ae76b389defc3ee572a5767569f">GPIO_IDR_IDR8_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a65ea0ae76b389defc3ee572a5767569f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae6cd32d3b32f70f4d0e7a7635fb22969">GPIO_IDR_IDR8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a65ea0ae76b389defc3ee572a5767569f">GPIO_IDR_IDR8_Pos</a>)</td></tr>
<tr class="memdesc:ae6cd32d3b32f70f4d0e7a7635fb22969"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 8  <a href="reg__gpio_8h.html#ae6cd32d3b32f70f4d0e7a7635fb22969">更多...</a><br /></td></tr>
<tr class="separator:ae6cd32d3b32f70f4d0e7a7635fb22969"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ca5f116e77b0736255106ce28c6a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a01ca5f116e77b0736255106ce28c6a22">GPIO_IDR_IDR9_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:a01ca5f116e77b0736255106ce28c6a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c804c5fca2b891e63c691872c440253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c804c5fca2b891e63c691872c440253">GPIO_IDR_IDR9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a01ca5f116e77b0736255106ce28c6a22">GPIO_IDR_IDR9_Pos</a>)</td></tr>
<tr class="memdesc:a2c804c5fca2b891e63c691872c440253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 9  <a href="reg__gpio_8h.html#a2c804c5fca2b891e63c691872c440253">更多...</a><br /></td></tr>
<tr class="separator:a2c804c5fca2b891e63c691872c440253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4e2b8c930a3c7fa5a031e301cdfb6f93">GPIO_IDR_IDR10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a4e2b8c930a3c7fa5a031e301cdfb6f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d58438899588f2a4eeeb7d1f9607d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa7d58438899588f2a4eeeb7d1f9607d9">GPIO_IDR_IDR10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4e2b8c930a3c7fa5a031e301cdfb6f93">GPIO_IDR_IDR10_Pos</a>)</td></tr>
<tr class="memdesc:aa7d58438899588f2a4eeeb7d1f9607d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 10  <a href="reg__gpio_8h.html#aa7d58438899588f2a4eeeb7d1f9607d9">更多...</a><br /></td></tr>
<tr class="separator:aa7d58438899588f2a4eeeb7d1f9607d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8199a32c78ca227dac23ff99bf85b80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa8199a32c78ca227dac23ff99bf85b80">GPIO_IDR_IDR11_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:aa8199a32c78ca227dac23ff99bf85b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b8c6e2fcd0bf5b5284008e1b4d72fb8">GPIO_IDR_IDR11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa8199a32c78ca227dac23ff99bf85b80">GPIO_IDR_IDR11_Pos</a>)</td></tr>
<tr class="memdesc:a4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 11  <a href="reg__gpio_8h.html#a4b8c6e2fcd0bf5b5284008e1b4d72fb8">更多...</a><br /></td></tr>
<tr class="separator:a4b8c6e2fcd0bf5b5284008e1b4d72fb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2e0d6fcd1abc5e1a5ceb42423aae4a5d">GPIO_IDR_IDR12_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a2e0d6fcd1abc5e1a5ceb42423aae4a5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56777a4d0c73a16970b2b7d7ca7dda18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a56777a4d0c73a16970b2b7d7ca7dda18">GPIO_IDR_IDR12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2e0d6fcd1abc5e1a5ceb42423aae4a5d">GPIO_IDR_IDR12_Pos</a>)</td></tr>
<tr class="memdesc:a56777a4d0c73a16970b2b7d7ca7dda18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 12  <a href="reg__gpio_8h.html#a56777a4d0c73a16970b2b7d7ca7dda18">更多...</a><br /></td></tr>
<tr class="separator:a56777a4d0c73a16970b2b7d7ca7dda18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad97afd9fa1857a9c23de33ec9e630c1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad97afd9fa1857a9c23de33ec9e630c1b">GPIO_IDR_IDR13_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:ad97afd9fa1857a9c23de33ec9e630c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45d488afaf42e3a447b274f73486ad00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a45d488afaf42e3a447b274f73486ad00">GPIO_IDR_IDR13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad97afd9fa1857a9c23de33ec9e630c1b">GPIO_IDR_IDR13_Pos</a>)</td></tr>
<tr class="memdesc:a45d488afaf42e3a447b274f73486ad00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 13  <a href="reg__gpio_8h.html#a45d488afaf42e3a447b274f73486ad00">更多...</a><br /></td></tr>
<tr class="separator:a45d488afaf42e3a447b274f73486ad00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f588f01081b724d02aa9364dbf9af6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3f588f01081b724d02aa9364dbf9af6f">GPIO_IDR_IDR14_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a3f588f01081b724d02aa9364dbf9af6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a811118b05ed3aff70264813823a69851"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a811118b05ed3aff70264813823a69851">GPIO_IDR_IDR14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3f588f01081b724d02aa9364dbf9af6f">GPIO_IDR_IDR14_Pos</a>)</td></tr>
<tr class="memdesc:a811118b05ed3aff70264813823a69851"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 14  <a href="reg__gpio_8h.html#a811118b05ed3aff70264813823a69851">更多...</a><br /></td></tr>
<tr class="separator:a811118b05ed3aff70264813823a69851"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67e057b1c6fb9e0463d2009cb37ef93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae67e057b1c6fb9e0463d2009cb37ef93">GPIO_IDR_IDR15_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:ae67e057b1c6fb9e0463d2009cb37ef93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abccccbeaa1672daedf0837b60dfd5b45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abccccbeaa1672daedf0837b60dfd5b45">GPIO_IDR_IDR15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae67e057b1c6fb9e0463d2009cb37ef93">GPIO_IDR_IDR15_Pos</a>)</td></tr>
<tr class="memdesc:abccccbeaa1672daedf0837b60dfd5b45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 15 /////////////////////////////////////////////////////////////////////////////  <a href="reg__gpio_8h.html#abccccbeaa1672daedf0837b60dfd5b45">更多...</a><br /></td></tr>
<tr class="separator:abccccbeaa1672daedf0837b60dfd5b45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ccd2b54b6e3028408644be451c38b4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8ccd2b54b6e3028408644be451c38b4c">GPIO_ODR_DATA_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a8ccd2b54b6e3028408644be451c38b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf0a02d9b0c03125f1e2a2a4d2df9f17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aaf0a02d9b0c03125f1e2a2a4d2df9f17">GPIO_ODR_DATA</a>&#160;&#160;&#160;(0xFFFF &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8ccd2b54b6e3028408644be451c38b4c">GPIO_ODR_DATA_Pos</a>)</td></tr>
<tr class="memdesc:aaf0a02d9b0c03125f1e2a2a4d2df9f17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port output data /////////////////////////////////////////////////////////////////////////////  <a href="reg__gpio_8h.html#aaf0a02d9b0c03125f1e2a2a4d2df9f17">更多...</a><br /></td></tr>
<tr class="separator:aaf0a02d9b0c03125f1e2a2a4d2df9f17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a461b6f5c91a26ac4b4e63c68a27e8b56">GPIO_ODR_ODR0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a461b6f5c91a26ac4b4e63c68a27e8b56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fdb4b0764d21e748916ea683a9c2d51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3fdb4b0764d21e748916ea683a9c2d51">GPIO_ODR_ODR0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a461b6f5c91a26ac4b4e63c68a27e8b56">GPIO_ODR_ODR0_Pos</a>)</td></tr>
<tr class="memdesc:a3fdb4b0764d21e748916ea683a9c2d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 0  <a href="reg__gpio_8h.html#a3fdb4b0764d21e748916ea683a9c2d51">更多...</a><br /></td></tr>
<tr class="separator:a3fdb4b0764d21e748916ea683a9c2d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb9c78a5507aa8850949db13312a4db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abdb9c78a5507aa8850949db13312a4db">GPIO_ODR_ODR1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:abdb9c78a5507aa8850949db13312a4db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a410ccbcd45e0c2a52f4785bf931f447e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a410ccbcd45e0c2a52f4785bf931f447e">GPIO_ODR_ODR1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#abdb9c78a5507aa8850949db13312a4db">GPIO_ODR_ODR1_Pos</a>)</td></tr>
<tr class="memdesc:a410ccbcd45e0c2a52f4785bf931f447e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 1  <a href="reg__gpio_8h.html#a410ccbcd45e0c2a52f4785bf931f447e">更多...</a><br /></td></tr>
<tr class="separator:a410ccbcd45e0c2a52f4785bf931f447e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b32629f98fb5eedc93d4144a085f820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5b32629f98fb5eedc93d4144a085f820">GPIO_ODR_ODR2_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a5b32629f98fb5eedc93d4144a085f820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7065029983e1d4b3e5d29c39c806fcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa7065029983e1d4b3e5d29c39c806fcb">GPIO_ODR_ODR2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5b32629f98fb5eedc93d4144a085f820">GPIO_ODR_ODR2_Pos</a>)</td></tr>
<tr class="memdesc:aa7065029983e1d4b3e5d29c39c806fcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 2  <a href="reg__gpio_8h.html#aa7065029983e1d4b3e5d29c39c806fcb">更多...</a><br /></td></tr>
<tr class="separator:aa7065029983e1d4b3e5d29c39c806fcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9e940f7994596b11602321da3f8204"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aea9e940f7994596b11602321da3f8204">GPIO_ODR_ODR3_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aea9e940f7994596b11602321da3f8204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae76bac33647c09342ce6aa992546f7a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae76bac33647c09342ce6aa992546f7a2">GPIO_ODR_ODR3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aea9e940f7994596b11602321da3f8204">GPIO_ODR_ODR3_Pos</a>)</td></tr>
<tr class="memdesc:ae76bac33647c09342ce6aa992546f7a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 3  <a href="reg__gpio_8h.html#ae76bac33647c09342ce6aa992546f7a2">更多...</a><br /></td></tr>
<tr class="separator:ae76bac33647c09342ce6aa992546f7a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b1996439c3edefe689a4f0a32ec9428"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1b1996439c3edefe689a4f0a32ec9428">GPIO_ODR_ODR4_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a1b1996439c3edefe689a4f0a32ec9428"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa23bde84b70b480e5348394cee5d8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afa23bde84b70b480e5348394cee5d8f2">GPIO_ODR_ODR4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1b1996439c3edefe689a4f0a32ec9428">GPIO_ODR_ODR4_Pos</a>)</td></tr>
<tr class="memdesc:afa23bde84b70b480e5348394cee5d8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 4  <a href="reg__gpio_8h.html#afa23bde84b70b480e5348394cee5d8f2">更多...</a><br /></td></tr>
<tr class="separator:afa23bde84b70b480e5348394cee5d8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59f8756dc089d738b58f7f6214060c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a59f8756dc089d738b58f7f6214060c18">GPIO_ODR_ODR5_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a59f8756dc089d738b58f7f6214060c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3a874859723b3e8fe7ce1a68afa9afd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad3a874859723b3e8fe7ce1a68afa9afd">GPIO_ODR_ODR5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59f8756dc089d738b58f7f6214060c18">GPIO_ODR_ODR5_Pos</a>)</td></tr>
<tr class="memdesc:ad3a874859723b3e8fe7ce1a68afa9afd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 5  <a href="reg__gpio_8h.html#ad3a874859723b3e8fe7ce1a68afa9afd">更多...</a><br /></td></tr>
<tr class="separator:ad3a874859723b3e8fe7ce1a68afa9afd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace312c6e7cedf0df2f3509a84de19694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ace312c6e7cedf0df2f3509a84de19694">GPIO_ODR_ODR6_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:ace312c6e7cedf0df2f3509a84de19694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a00ae0b0c4bc32f9b21b1bc1cea174230">GPIO_ODR_ODR6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ace312c6e7cedf0df2f3509a84de19694">GPIO_ODR_ODR6_Pos</a>)</td></tr>
<tr class="memdesc:a00ae0b0c4bc32f9b21b1bc1cea174230"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 6  <a href="reg__gpio_8h.html#a00ae0b0c4bc32f9b21b1bc1cea174230">更多...</a><br /></td></tr>
<tr class="separator:a00ae0b0c4bc32f9b21b1bc1cea174230"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc95ab6ce99d4e9fd879a09863cde2e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abc95ab6ce99d4e9fd879a09863cde2e3">GPIO_ODR_ODR7_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:abc95ab6ce99d4e9fd879a09863cde2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12b634cee6d6e10f6cf464e28e164b3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a12b634cee6d6e10f6cf464e28e164b3c">GPIO_ODR_ODR7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#abc95ab6ce99d4e9fd879a09863cde2e3">GPIO_ODR_ODR7_Pos</a>)</td></tr>
<tr class="memdesc:a12b634cee6d6e10f6cf464e28e164b3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 7  <a href="reg__gpio_8h.html#a12b634cee6d6e10f6cf464e28e164b3c">更多...</a><br /></td></tr>
<tr class="separator:a12b634cee6d6e10f6cf464e28e164b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2d6a9696ebdf54afb9a1ebfb3f34696a">GPIO_ODR_ODR8_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a2d6a9696ebdf54afb9a1ebfb3f34696a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9280b6d2fc7b12bd6fe91e82b9feb377">GPIO_ODR_ODR8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2d6a9696ebdf54afb9a1ebfb3f34696a">GPIO_ODR_ODR8_Pos</a>)</td></tr>
<tr class="memdesc:a9280b6d2fc7b12bd6fe91e82b9feb377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 8  <a href="reg__gpio_8h.html#a9280b6d2fc7b12bd6fe91e82b9feb377">更多...</a><br /></td></tr>
<tr class="separator:a9280b6d2fc7b12bd6fe91e82b9feb377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a16bb6d33fe73ae20ea8b0a7fa16a0707">GPIO_ODR_ODR9_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:a16bb6d33fe73ae20ea8b0a7fa16a0707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ec739eff617930cb7c60ef7aab6ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2ec739eff617930cb7c60ef7aab6ba58">GPIO_ODR_ODR9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a16bb6d33fe73ae20ea8b0a7fa16a0707">GPIO_ODR_ODR9_Pos</a>)</td></tr>
<tr class="memdesc:a2ec739eff617930cb7c60ef7aab6ba58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 9  <a href="reg__gpio_8h.html#a2ec739eff617930cb7c60ef7aab6ba58">更多...</a><br /></td></tr>
<tr class="separator:a2ec739eff617930cb7c60ef7aab6ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2da85dd7962123bef4ef1c930ff78102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2da85dd7962123bef4ef1c930ff78102">GPIO_ODR_ODR10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a2da85dd7962123bef4ef1c930ff78102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab32f8a517f25bcae7b60330523ff878a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab32f8a517f25bcae7b60330523ff878a">GPIO_ODR_ODR10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2da85dd7962123bef4ef1c930ff78102">GPIO_ODR_ODR10_Pos</a>)</td></tr>
<tr class="memdesc:ab32f8a517f25bcae7b60330523ff878a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 10  <a href="reg__gpio_8h.html#ab32f8a517f25bcae7b60330523ff878a">更多...</a><br /></td></tr>
<tr class="separator:ab32f8a517f25bcae7b60330523ff878a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9a23da62957562c5ba47ef2aa489355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad9a23da62957562c5ba47ef2aa489355">GPIO_ODR_ODR11_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:ad9a23da62957562c5ba47ef2aa489355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3133087355e6c2f73db21065f74b8254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3133087355e6c2f73db21065f74b8254">GPIO_ODR_ODR11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad9a23da62957562c5ba47ef2aa489355">GPIO_ODR_ODR11_Pos</a>)</td></tr>
<tr class="memdesc:a3133087355e6c2f73db21065f74b8254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 11  <a href="reg__gpio_8h.html#a3133087355e6c2f73db21065f74b8254">更多...</a><br /></td></tr>
<tr class="separator:a3133087355e6c2f73db21065f74b8254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af18fd498ee9644e499df7ca9710641f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af18fd498ee9644e499df7ca9710641f7">GPIO_ODR_ODR12_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:af18fd498ee9644e499df7ca9710641f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af62ec1e54fb8b76bd2f31aa4c32852f0">GPIO_ODR_ODR12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af18fd498ee9644e499df7ca9710641f7">GPIO_ODR_ODR12_Pos</a>)</td></tr>
<tr class="memdesc:af62ec1e54fb8b76bd2f31aa4c32852f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 12  <a href="reg__gpio_8h.html#af62ec1e54fb8b76bd2f31aa4c32852f0">更多...</a><br /></td></tr>
<tr class="separator:af62ec1e54fb8b76bd2f31aa4c32852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a83e19c59bdcc41bc6b75e1ccfd7f07df">GPIO_ODR_ODR13_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a83e19c59bdcc41bc6b75e1ccfd7f07df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae15416db0d5f54d03e101d7a84bafd0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae15416db0d5f54d03e101d7a84bafd0d">GPIO_ODR_ODR13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a83e19c59bdcc41bc6b75e1ccfd7f07df">GPIO_ODR_ODR13_Pos</a>)</td></tr>
<tr class="memdesc:ae15416db0d5f54d03e101d7a84bafd0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 13  <a href="reg__gpio_8h.html#ae15416db0d5f54d03e101d7a84bafd0d">更多...</a><br /></td></tr>
<tr class="separator:ae15416db0d5f54d03e101d7a84bafd0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca83eafd197ccfc6ec85757f439a85b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aca83eafd197ccfc6ec85757f439a85b4">GPIO_ODR_ODR14_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:aca83eafd197ccfc6ec85757f439a85b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93c550f614a85b6f7889559010c4f0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a93c550f614a85b6f7889559010c4f0b3">GPIO_ODR_ODR14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aca83eafd197ccfc6ec85757f439a85b4">GPIO_ODR_ODR14_Pos</a>)</td></tr>
<tr class="memdesc:a93c550f614a85b6f7889559010c4f0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 14  <a href="reg__gpio_8h.html#a93c550f614a85b6f7889559010c4f0b3">更多...</a><br /></td></tr>
<tr class="separator:a93c550f614a85b6f7889559010c4f0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a43a33cea5a7f8b3eb8260d17e23b9f7e">GPIO_ODR_ODR15_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a43a33cea5a7f8b3eb8260d17e23b9f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af788434fb27537f1a3f508b1cedbfbab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af788434fb27537f1a3f508b1cedbfbab">GPIO_ODR_ODR15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a43a33cea5a7f8b3eb8260d17e23b9f7e">GPIO_ODR_ODR15_Pos</a>)</td></tr>
<tr class="memdesc:af788434fb27537f1a3f508b1cedbfbab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 15  <a href="reg__gpio_8h.html#af788434fb27537f1a3f508b1cedbfbab">更多...</a><br /></td></tr>
<tr class="separator:af788434fb27537f1a3f508b1cedbfbab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ff4c4bddcc0f6cda509b3746668830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae0ff4c4bddcc0f6cda509b3746668830">GPIO_BSRR_BS_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:ae0ff4c4bddcc0f6cda509b3746668830"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_BRR Register Bit Definition  <a href="reg__gpio_8h.html#ae0ff4c4bddcc0f6cda509b3746668830">更多...</a><br /></td></tr>
<tr class="separator:ae0ff4c4bddcc0f6cda509b3746668830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8907bab25e0f65a5ae1b4fddb86619e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8907bab25e0f65a5ae1b4fddb86619e7">GPIO_BSRR_BS</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0ff4c4bddcc0f6cda509b3746668830">GPIO_BSRR_BS_Pos</a>)</td></tr>
<tr class="memdesc:a8907bab25e0f65a5ae1b4fddb86619e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset /////////////////////////////////////////////////////////////////////////////  <a href="reg__gpio_8h.html#a8907bab25e0f65a5ae1b4fddb86619e7">更多...</a><br /></td></tr>
<tr class="separator:a8907bab25e0f65a5ae1b4fddb86619e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a409d8650af1aa0e1958cc1ed2f96acda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a409d8650af1aa0e1958cc1ed2f96acda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bdfbe2a618de42c420de923b2f8507d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4bdfbe2a618de42c420de923b2f8507d">GPIO_BSRR_BS0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>)</td></tr>
<tr class="memdesc:a4bdfbe2a618de42c420de923b2f8507d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 0  <a href="reg__gpio_8h.html#a4bdfbe2a618de42c420de923b2f8507d">更多...</a><br /></td></tr>
<tr class="separator:a4bdfbe2a618de42c420de923b2f8507d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7457f610b20ffdd73c97d90724ed4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7457f610b20ffdd73c97d90724ed4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316604d9223fee0c0591b58bd42b5f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a316604d9223fee0c0591b58bd42b5f51">GPIO_BSRR_BS1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>)</td></tr>
<tr class="memdesc:a316604d9223fee0c0591b58bd42b5f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 1  <a href="reg__gpio_8h.html#a316604d9223fee0c0591b58bd42b5f51">更多...</a><br /></td></tr>
<tr class="separator:a316604d9223fee0c0591b58bd42b5f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af1acce0c96a515284b6f8bd12b8436"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3af1acce0c96a515284b6f8bd12b8436"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc89617a25217236b94eec1fd93891cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#acc89617a25217236b94eec1fd93891cb">GPIO_BSRR_BS2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>)</td></tr>
<tr class="memdesc:acc89617a25217236b94eec1fd93891cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 2  <a href="reg__gpio_8h.html#acc89617a25217236b94eec1fd93891cb">更多...</a><br /></td></tr>
<tr class="separator:acc89617a25217236b94eec1fd93891cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0837604e1baac4b8b86fc3e660b17ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ac0837604e1baac4b8b86fc3e660b17ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a79e5ac9ace2d797ecfcc3d633c7ca52f">GPIO_BSRR_BS3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>)</td></tr>
<tr class="memdesc:a79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 3  <a href="reg__gpio_8h.html#a79e5ac9ace2d797ecfcc3d633c7ca52f">更多...</a><br /></td></tr>
<tr class="separator:a79e5ac9ace2d797ecfcc3d633c7ca52f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae421b6676ce8b2865cbb6e15fc45d495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ae421b6676ce8b2865cbb6e15fc45d495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692f3966c5260fd55f3bb09829f69e75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a692f3966c5260fd55f3bb09829f69e75">GPIO_BSRR_BS4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>)</td></tr>
<tr class="memdesc:a692f3966c5260fd55f3bb09829f69e75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 4  <a href="reg__gpio_8h.html#a692f3966c5260fd55f3bb09829f69e75">更多...</a><br /></td></tr>
<tr class="separator:a692f3966c5260fd55f3bb09829f69e75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad686100d76807920229b49d233cbd96d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ad686100d76807920229b49d233cbd96d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea824455e136eee60ec17f42dabab0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5ea824455e136eee60ec17f42dabab0b">GPIO_BSRR_BS5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>)</td></tr>
<tr class="memdesc:a5ea824455e136eee60ec17f42dabab0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 5  <a href="reg__gpio_8h.html#a5ea824455e136eee60ec17f42dabab0b">更多...</a><br /></td></tr>
<tr class="separator:a5ea824455e136eee60ec17f42dabab0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91f4268de41bba2e411879d3fa900af7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a91f4268de41bba2e411879d3fa900af7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b3333e39824fde00bc36b181de3929"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a69b3333e39824fde00bc36b181de3929">GPIO_BSRR_BS6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>)</td></tr>
<tr class="memdesc:a69b3333e39824fde00bc36b181de3929"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 6  <a href="reg__gpio_8h.html#a69b3333e39824fde00bc36b181de3929">更多...</a><br /></td></tr>
<tr class="separator:a69b3333e39824fde00bc36b181de3929"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1dd4ddac06be768bb7727bcb657081"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a6d1dd4ddac06be768bb7727bcb657081"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9836771d1c021b9b7350fd3c3d544b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af9836771d1c021b9b7350fd3c3d544b0">GPIO_BSRR_BS7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>)</td></tr>
<tr class="memdesc:af9836771d1c021b9b7350fd3c3d544b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 7  <a href="reg__gpio_8h.html#af9836771d1c021b9b7350fd3c3d544b0">更多...</a><br /></td></tr>
<tr class="separator:af9836771d1c021b9b7350fd3c3d544b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a595b5fd07dcafd23fd6ed6e23cb43b5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c295b6482aa91ef51198e570166f60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c295b6482aa91ef51198e570166f60f">GPIO_BSRR_BS8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>)</td></tr>
<tr class="memdesc:a2c295b6482aa91ef51198e570166f60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 8  <a href="reg__gpio_8h.html#a2c295b6482aa91ef51198e570166f60f">更多...</a><br /></td></tr>
<tr class="separator:a2c295b6482aa91ef51198e570166f60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab415c303400428fa585419e57aa2513d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:ab415c303400428fa585419e57aa2513d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49258fbb201ec8e332b248bbd0370b07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a49258fbb201ec8e332b248bbd0370b07">GPIO_BSRR_BS9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>)</td></tr>
<tr class="memdesc:a49258fbb201ec8e332b248bbd0370b07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 9  <a href="reg__gpio_8h.html#a49258fbb201ec8e332b248bbd0370b07">更多...</a><br /></td></tr>
<tr class="separator:a49258fbb201ec8e332b248bbd0370b07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af85195c9fb5642687151366b0f363441"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:af85195c9fb5642687151366b0f363441"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbe42933da56edaa62f89d6fb5093b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adbe42933da56edaa62f89d6fb5093b32">GPIO_BSRR_BS10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>)</td></tr>
<tr class="memdesc:adbe42933da56edaa62f89d6fb5093b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 10  <a href="reg__gpio_8h.html#adbe42933da56edaa62f89d6fb5093b32">更多...</a><br /></td></tr>
<tr class="separator:adbe42933da56edaa62f89d6fb5093b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f79cf6b45de75813ed9d2af64f0d91b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a7f79cf6b45de75813ed9d2af64f0d91b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71b06aba868da67827335c823cde772c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a71b06aba868da67827335c823cde772c">GPIO_BSRR_BS11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>)</td></tr>
<tr class="memdesc:a71b06aba868da67827335c823cde772c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 11  <a href="reg__gpio_8h.html#a71b06aba868da67827335c823cde772c">更多...</a><br /></td></tr>
<tr class="separator:a71b06aba868da67827335c823cde772c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4302c8e25dd2711d37262b73865f3c19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a4302c8e25dd2711d37262b73865f3c19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34dec3bc91096fccb3339f2d6d181846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a34dec3bc91096fccb3339f2d6d181846">GPIO_BSRR_BS12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>)</td></tr>
<tr class="memdesc:a34dec3bc91096fccb3339f2d6d181846"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 12  <a href="reg__gpio_8h.html#a34dec3bc91096fccb3339f2d6d181846">更多...</a><br /></td></tr>
<tr class="separator:a34dec3bc91096fccb3339f2d6d181846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fe11d923932261f904c089da78e7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a5fe11d923932261f904c089da78e7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1ea853befe5a2a238f0e0fe5d6c41b9c">GPIO_BSRR_BS13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>)</td></tr>
<tr class="memdesc:a1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 13  <a href="reg__gpio_8h.html#a1ea853befe5a2a238f0e0fe5d6c41b9c">更多...</a><br /></td></tr>
<tr class="separator:a1ea853befe5a2a238f0e0fe5d6c41b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c86de2a9b2e7394040a65bf114131bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a7c86de2a9b2e7394040a65bf114131bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e32d8f8af43a171ed1a4c7eb202d17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a24e32d8f8af43a171ed1a4c7eb202d17">GPIO_BSRR_BS14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>)</td></tr>
<tr class="memdesc:a24e32d8f8af43a171ed1a4c7eb202d17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 14  <a href="reg__gpio_8h.html#a24e32d8f8af43a171ed1a4c7eb202d17">更多...</a><br /></td></tr>
<tr class="separator:a24e32d8f8af43a171ed1a4c7eb202d17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae93dccdbf7e8ef41da1b847975cf0eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:ae93dccdbf7e8ef41da1b847975cf0eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8427fb5c9074e51fbf27480a6a65a80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad8427fb5c9074e51fbf27480a6a65a80">GPIO_BSRR_BS15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>)</td></tr>
<tr class="memdesc:ad8427fb5c9074e51fbf27480a6a65a80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 15  <a href="reg__gpio_8h.html#ad8427fb5c9074e51fbf27480a6a65a80">更多...</a><br /></td></tr>
<tr class="separator:ad8427fb5c9074e51fbf27480a6a65a80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b9e4440bb44a4ab919e9a0171af788b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a9b9e4440bb44a4ab919e9a0171af788b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44316fb208a551d63550ab435a65faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a44316fb208a551d63550ab435a65faaf">GPIO_BSRR_BR0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>)</td></tr>
<tr class="memdesc:a44316fb208a551d63550ab435a65faaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 0  <a href="reg__gpio_8h.html#a44316fb208a551d63550ab435a65faaf">更多...</a><br /></td></tr>
<tr class="separator:a44316fb208a551d63550ab435a65faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a075d239db694cea8f30c70534ddf7be9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:a075d239db694cea8f30c70534ddf7be9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a855ce6a1019d453bd1fbe9f61b5531b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a855ce6a1019d453bd1fbe9f61b5531b8">GPIO_BSRR_BR1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>)</td></tr>
<tr class="memdesc:a855ce6a1019d453bd1fbe9f61b5531b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 1  <a href="reg__gpio_8h.html#a855ce6a1019d453bd1fbe9f61b5531b8">更多...</a><br /></td></tr>
<tr class="separator:a855ce6a1019d453bd1fbe9f61b5531b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c5825e38ef02071bf0d888ab636d241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a2c5825e38ef02071bf0d888ab636d241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7ac2103861a8ab0c8c8fed5e3bf7db0a">GPIO_BSRR_BR2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>)</td></tr>
<tr class="memdesc:a7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 2  <a href="reg__gpio_8h.html#a7ac2103861a8ab0c8c8fed5e3bf7db0a">更多...</a><br /></td></tr>
<tr class="separator:a7ac2103861a8ab0c8c8fed5e3bf7db0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ef6b53609ca5d188a6916d8574d6030"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>&#160;&#160;&#160;(19)</td></tr>
<tr class="separator:a1ef6b53609ca5d188a6916d8574d6030"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af256a26094e33026f7f575f04d0e05c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af256a26094e33026f7f575f04d0e05c9">GPIO_BSRR_BR3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>)</td></tr>
<tr class="memdesc:af256a26094e33026f7f575f04d0e05c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 3  <a href="reg__gpio_8h.html#af256a26094e33026f7f575f04d0e05c9">更多...</a><br /></td></tr>
<tr class="separator:af256a26094e33026f7f575f04d0e05c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a71bbd49dad3b3dcd6ecb60b0fb1fa8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac84f66118397bb661ad9edfdd50432f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac84f66118397bb661ad9edfdd50432f0">GPIO_BSRR_BR4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>)</td></tr>
<tr class="memdesc:ac84f66118397bb661ad9edfdd50432f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 4  <a href="reg__gpio_8h.html#ac84f66118397bb661ad9edfdd50432f0">更多...</a><br /></td></tr>
<tr class="separator:ac84f66118397bb661ad9edfdd50432f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa565b7acd495e70be1b68204ef2910db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:aa565b7acd495e70be1b68204ef2910db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09a777f006ef68641e80110f20117a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a09a777f006ef68641e80110f20117a8d">GPIO_BSRR_BR5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>)</td></tr>
<tr class="memdesc:a09a777f006ef68641e80110f20117a8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 5  <a href="reg__gpio_8h.html#a09a777f006ef68641e80110f20117a8d">更多...</a><br /></td></tr>
<tr class="separator:a09a777f006ef68641e80110f20117a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afce8dd4c2ed3764a234fc40ad192ae03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:afce8dd4c2ed3764a234fc40ad192ae03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8695c8bfcc32bda2806805339db1e8ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8695c8bfcc32bda2806805339db1e8ce">GPIO_BSRR_BR6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>)</td></tr>
<tr class="memdesc:a8695c8bfcc32bda2806805339db1e8ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 6  <a href="reg__gpio_8h.html#a8695c8bfcc32bda2806805339db1e8ce">更多...</a><br /></td></tr>
<tr class="separator:a8695c8bfcc32bda2806805339db1e8ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34e114c3d131dbb2abc05837b9c20fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>&#160;&#160;&#160;(23)</td></tr>
<tr class="separator:a34e114c3d131dbb2abc05837b9c20fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba577e8f2650976f219ad7ad93244f8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aba577e8f2650976f219ad7ad93244f8a">GPIO_BSRR_BR7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>)</td></tr>
<tr class="memdesc:aba577e8f2650976f219ad7ad93244f8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 7  <a href="reg__gpio_8h.html#aba577e8f2650976f219ad7ad93244f8a">更多...</a><br /></td></tr>
<tr class="separator:aba577e8f2650976f219ad7ad93244f8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adebc6e8a656a3adbff46f398b5bcb3d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:adebc6e8a656a3adbff46f398b5bcb3d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedbc146cc7659d51bc5f472d3a405ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aaedbc146cc7659d51bc5f472d3a405ee">GPIO_BSRR_BR8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>)</td></tr>
<tr class="memdesc:aaedbc146cc7659d51bc5f472d3a405ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 8  <a href="reg__gpio_8h.html#aaedbc146cc7659d51bc5f472d3a405ee">更多...</a><br /></td></tr>
<tr class="separator:aaedbc146cc7659d51bc5f472d3a405ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13d98b977fc86581e566299bd363176d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>&#160;&#160;&#160;(25)</td></tr>
<tr class="separator:a13d98b977fc86581e566299bd363176d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3e0c779115c59cb98e021ede5605df3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa3e0c779115c59cb98e021ede5605df3">GPIO_BSRR_BR9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>)</td></tr>
<tr class="memdesc:aa3e0c779115c59cb98e021ede5605df3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 9  <a href="reg__gpio_8h.html#aa3e0c779115c59cb98e021ede5605df3">更多...</a><br /></td></tr>
<tr class="separator:aa3e0c779115c59cb98e021ede5605df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a968f494c3928ba28bfa7c87da5f2cbaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a968f494c3928ba28bfa7c87da5f2cbaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98581ac23be9f4fa003686d2ea523a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a98581ac23be9f4fa003686d2ea523a81">GPIO_BSRR_BR10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>)</td></tr>
<tr class="memdesc:a98581ac23be9f4fa003686d2ea523a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 10  <a href="reg__gpio_8h.html#a98581ac23be9f4fa003686d2ea523a81">更多...</a><br /></td></tr>
<tr class="separator:a98581ac23be9f4fa003686d2ea523a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b421b338b145649e8937806472a59c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>&#160;&#160;&#160;(27)</td></tr>
<tr class="separator:a8b421b338b145649e8937806472a59c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acedacd6c3e840a8172269cac3dbb550b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#acedacd6c3e840a8172269cac3dbb550b">GPIO_BSRR_BR11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>)</td></tr>
<tr class="memdesc:acedacd6c3e840a8172269cac3dbb550b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 11  <a href="reg__gpio_8h.html#acedacd6c3e840a8172269cac3dbb550b">更多...</a><br /></td></tr>
<tr class="separator:acedacd6c3e840a8172269cac3dbb550b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79f141572b1c065dcabbc7ddfe4092f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a79f141572b1c065dcabbc7ddfe4092f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4622e78de418b59cd4199928801b6958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4622e78de418b59cd4199928801b6958">GPIO_BSRR_BR12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>)</td></tr>
<tr class="memdesc:a4622e78de418b59cd4199928801b6958"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 12  <a href="reg__gpio_8h.html#a4622e78de418b59cd4199928801b6958">更多...</a><br /></td></tr>
<tr class="separator:a4622e78de418b59cd4199928801b6958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a07a77a4bb0457b13abfee48ed3e39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>&#160;&#160;&#160;(29)</td></tr>
<tr class="separator:a53a07a77a4bb0457b13abfee48ed3e39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292c1d0172620e0454ccc36f91f0c6ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a292c1d0172620e0454ccc36f91f0c6ea">GPIO_BSRR_BR13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>)</td></tr>
<tr class="memdesc:a292c1d0172620e0454ccc36f91f0c6ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 13  <a href="reg__gpio_8h.html#a292c1d0172620e0454ccc36f91f0c6ea">更多...</a><br /></td></tr>
<tr class="separator:a292c1d0172620e0454ccc36f91f0c6ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e6b3f0c1a866cd39319f28cacbb768e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="separator:a1e6b3f0c1a866cd39319f28cacbb768e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32477ac5ab4f5c7257ca332bb691b7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a32477ac5ab4f5c7257ca332bb691b7cf">GPIO_BSRR_BR14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>)</td></tr>
<tr class="memdesc:a32477ac5ab4f5c7257ca332bb691b7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 14  <a href="reg__gpio_8h.html#a32477ac5ab4f5c7257ca332bb691b7cf">更多...</a><br /></td></tr>
<tr class="separator:a32477ac5ab4f5c7257ca332bb691b7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30d885f9a72889c6f1070b6da4d4d782"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>&#160;&#160;&#160;(31)</td></tr>
<tr class="separator:a30d885f9a72889c6f1070b6da4d4d782"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3c6d612adeaae9b26d0ea4af74ffe1cd">GPIO_BSRR_BR15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>)</td></tr>
<tr class="memdesc:a3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset bit 15  <a href="reg__gpio_8h.html#a3c6d612adeaae9b26d0ea4af74ffe1cd">更多...</a><br /></td></tr>
<tr class="separator:a3c6d612adeaae9b26d0ea4af74ffe1cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d8030c7ce982bcaf4c1cefb651b1c85"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5d8030c7ce982bcaf4c1cefb651b1c85">GPIO_BRR_BR_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a5d8030c7ce982bcaf4c1cefb651b1c85"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_BRR Register Bit Definition  <a href="reg__gpio_8h.html#a5d8030c7ce982bcaf4c1cefb651b1c85">更多...</a><br /></td></tr>
<tr class="separator:a5d8030c7ce982bcaf4c1cefb651b1c85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cee5b4a7baa8fc599f4af9d73c1ef75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4cee5b4a7baa8fc599f4af9d73c1ef75">GPIO_BRR_BR</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5d8030c7ce982bcaf4c1cefb651b1c85">GPIO_BRR_BR_Pos</a>)</td></tr>
<tr class="memdesc:a4cee5b4a7baa8fc599f4af9d73c1ef75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Reset  <a href="reg__gpio_8h.html#a4cee5b4a7baa8fc599f4af9d73c1ef75">更多...</a><br /></td></tr>
<tr class="separator:a4cee5b4a7baa8fc599f4af9d73c1ef75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:aa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_BRR Register Bit Definition  <a href="reg__gpio_8h.html#aa4adfe8c79c3cf7e0fb7e8714ae15adf">更多...</a><br /></td></tr>
<tr class="separator:aa4adfe8c79c3cf7e0fb7e8714ae15adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8acd11feb4223a7ca438effb3d926fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad8acd11feb4223a7ca438effb3d926fc">GPIO_BRR_BR0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>)</td></tr>
<tr class="memdesc:ad8acd11feb4223a7ca438effb3d926fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 0  <a href="reg__gpio_8h.html#ad8acd11feb4223a7ca438effb3d926fc">更多...</a><br /></td></tr>
<tr class="separator:ad8acd11feb4223a7ca438effb3d926fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a483e475a913145601000fc57ef63afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a483e475a913145601000fc57ef63afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68f94e96c502467ad528983494cb6645"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a68f94e96c502467ad528983494cb6645">GPIO_BRR_BR1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>)</td></tr>
<tr class="memdesc:a68f94e96c502467ad528983494cb6645"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 1  <a href="reg__gpio_8h.html#a68f94e96c502467ad528983494cb6645">更多...</a><br /></td></tr>
<tr class="separator:a68f94e96c502467ad528983494cb6645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb13164bb973d1a4591ca626903e66b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:adb13164bb973d1a4591ca626903e66b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeebe4dddede0f14e00885b70c09bbd09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aeebe4dddede0f14e00885b70c09bbd09">GPIO_BRR_BR2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>)</td></tr>
<tr class="memdesc:aeebe4dddede0f14e00885b70c09bbd09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 2  <a href="reg__gpio_8h.html#aeebe4dddede0f14e00885b70c09bbd09">更多...</a><br /></td></tr>
<tr class="separator:aeebe4dddede0f14e00885b70c09bbd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac814288cc968b01d3e7ee1b6d340a8dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ac814288cc968b01d3e7ee1b6d340a8dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a95b3047fcdfe9269f5a94b6412ec6a3c">GPIO_BRR_BR3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>)</td></tr>
<tr class="memdesc:a95b3047fcdfe9269f5a94b6412ec6a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 3  <a href="reg__gpio_8h.html#a95b3047fcdfe9269f5a94b6412ec6a3c">更多...</a><br /></td></tr>
<tr class="separator:a95b3047fcdfe9269f5a94b6412ec6a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ac9f7fabe9e3187ac070c2ed6e4ae7725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fc7d79f0103f892f8c3a87d8038525a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8fc7d79f0103f892f8c3a87d8038525a">GPIO_BRR_BR4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>)</td></tr>
<tr class="memdesc:a8fc7d79f0103f892f8c3a87d8038525a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 4  <a href="reg__gpio_8h.html#a8fc7d79f0103f892f8c3a87d8038525a">更多...</a><br /></td></tr>
<tr class="separator:a8fc7d79f0103f892f8c3a87d8038525a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b24f01f67db366ff6adf86f5f940669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a6b24f01f67db366ff6adf86f5f940669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6cc7663eaa1496185041af93b4ff808b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6cc7663eaa1496185041af93b4ff808b">GPIO_BRR_BR5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>)</td></tr>
<tr class="memdesc:a6cc7663eaa1496185041af93b4ff808b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 5  <a href="reg__gpio_8h.html#a6cc7663eaa1496185041af93b4ff808b">更多...</a><br /></td></tr>
<tr class="separator:a6cc7663eaa1496185041af93b4ff808b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a22e8aaa7e05c2f824d6fc1ae83f04913"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afa84d5cb9d0a0a945389ad0fef07eb2a">GPIO_BRR_BR6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>)</td></tr>
<tr class="memdesc:afa84d5cb9d0a0a945389ad0fef07eb2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 6  <a href="reg__gpio_8h.html#afa84d5cb9d0a0a945389ad0fef07eb2a">更多...</a><br /></td></tr>
<tr class="separator:afa84d5cb9d0a0a945389ad0fef07eb2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a321d9cc2bc9fd4601694780ac4fcc7f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5110afe1f5bda4fde7983b447ce162c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5110afe1f5bda4fde7983b447ce162c4">GPIO_BRR_BR7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>)</td></tr>
<tr class="memdesc:a5110afe1f5bda4fde7983b447ce162c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 7  <a href="reg__gpio_8h.html#a5110afe1f5bda4fde7983b447ce162c4">更多...</a><br /></td></tr>
<tr class="separator:a5110afe1f5bda4fde7983b447ce162c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af45a746e5bb2a1c132093a2844d22683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:af45a746e5bb2a1c132093a2844d22683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1560a3457fcec47c6f1871cf225557e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae1560a3457fcec47c6f1871cf225557e">GPIO_BRR_BR8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>)</td></tr>
<tr class="memdesc:ae1560a3457fcec47c6f1871cf225557e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 8  <a href="reg__gpio_8h.html#ae1560a3457fcec47c6f1871cf225557e">更多...</a><br /></td></tr>
<tr class="separator:ae1560a3457fcec47c6f1871cf225557e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84ae3878f9088d349453430a79e26810"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:a84ae3878f9088d349453430a79e26810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248ac798aa8fdd42573fa6ff4762ba58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a248ac798aa8fdd42573fa6ff4762ba58">GPIO_BRR_BR9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>)</td></tr>
<tr class="memdesc:a248ac798aa8fdd42573fa6ff4762ba58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 9  <a href="reg__gpio_8h.html#a248ac798aa8fdd42573fa6ff4762ba58">更多...</a><br /></td></tr>
<tr class="separator:a248ac798aa8fdd42573fa6ff4762ba58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08c89c18c00e1747d1392245f4fdeb19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a08c89c18c00e1747d1392245f4fdeb19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8fe20398333e9f7e5c247e0bcfcd1d31">GPIO_BRR_BR10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>)</td></tr>
<tr class="memdesc:a8fe20398333e9f7e5c247e0bcfcd1d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 10  <a href="reg__gpio_8h.html#a8fe20398333e9f7e5c247e0bcfcd1d31">更多...</a><br /></td></tr>
<tr class="separator:a8fe20398333e9f7e5c247e0bcfcd1d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a92027f04f25fd1b7ec7ad660052b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a3a92027f04f25fd1b7ec7ad660052b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65c4bf495800254168edce220f12294"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac65c4bf495800254168edce220f12294">GPIO_BRR_BR11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>)</td></tr>
<tr class="memdesc:ac65c4bf495800254168edce220f12294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 11  <a href="reg__gpio_8h.html#ac65c4bf495800254168edce220f12294">更多...</a><br /></td></tr>
<tr class="separator:ac65c4bf495800254168edce220f12294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a372754b6a71cbf3d09b959b2eef5fa7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a372754b6a71cbf3d09b959b2eef5fa7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a443c4943581f7590d706b183fb47250e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a443c4943581f7590d706b183fb47250e">GPIO_BRR_BR12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>)</td></tr>
<tr class="memdesc:a443c4943581f7590d706b183fb47250e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 12  <a href="reg__gpio_8h.html#a443c4943581f7590d706b183fb47250e">更多...</a><br /></td></tr>
<tr class="separator:a443c4943581f7590d706b183fb47250e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a2dd4f25b9a855fb50ddc394a2384ccf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41f1e586a459fe54089921daed6b99cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a41f1e586a459fe54089921daed6b99cc">GPIO_BRR_BR13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>)</td></tr>
<tr class="memdesc:a41f1e586a459fe54089921daed6b99cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 13  <a href="reg__gpio_8h.html#a41f1e586a459fe54089921daed6b99cc">更多...</a><br /></td></tr>
<tr class="separator:a41f1e586a459fe54089921daed6b99cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10e2ac4dac68a55a7c574736a2964312"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a10e2ac4dac68a55a7c574736a2964312"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a77aa07922b7541f1e1c936a6651713"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4a77aa07922b7541f1e1c936a6651713">GPIO_BRR_BR14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>)</td></tr>
<tr class="memdesc:a4a77aa07922b7541f1e1c936a6651713"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 14  <a href="reg__gpio_8h.html#a4a77aa07922b7541f1e1c936a6651713">更多...</a><br /></td></tr>
<tr class="separator:a4a77aa07922b7541f1e1c936a6651713"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d13b2c8e758203e32008267734f961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a7d13b2c8e758203e32008267734f961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2ab1e0d0902e871836ae13d70c566df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab2ab1e0d0902e871836ae13d70c566df">GPIO_BRR_BR15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>)</td></tr>
<tr class="memdesc:ab2ab1e0d0902e871836ae13d70c566df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 15  <a href="reg__gpio_8h.html#ab2ab1e0d0902e871836ae13d70c566df">更多...</a><br /></td></tr>
<tr class="separator:ab2ab1e0d0902e871836ae13d70c566df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a61a8ec43bff846c410167633b9ea70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6a61a8ec43bff846c410167633b9ea70">GPIO_LCKR_LCK_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a6a61a8ec43bff846c410167633b9ea70"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_LCKR Register Bit Definition  <a href="reg__gpio_8h.html#a6a61a8ec43bff846c410167633b9ea70">更多...</a><br /></td></tr>
<tr class="separator:a6a61a8ec43bff846c410167633b9ea70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab351c904eaa5d5cbfccbe2bd2279b534"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab351c904eaa5d5cbfccbe2bd2279b534">GPIO_LCKR_LCK</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6a61a8ec43bff846c410167633b9ea70">GPIO_LCKR_LCK_Pos</a>)</td></tr>
<tr class="memdesc:ab351c904eaa5d5cbfccbe2bd2279b534"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Lock  <a href="reg__gpio_8h.html#ab351c904eaa5d5cbfccbe2bd2279b534">更多...</a><br /></td></tr>
<tr class="separator:ab351c904eaa5d5cbfccbe2bd2279b534"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40eb2db1c2df544774f41995d029565d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a40eb2db1c2df544774f41995d029565d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afa2a83bf31ef76ee3857c7cb0a90c4d9">GPIO_LCKR_LCKK</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td></tr>
<tr class="memdesc:afa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Lock key  <a href="reg__gpio_8h.html#afa2a83bf31ef76ee3857c7cb0a90c4d9">更多...</a><br /></td></tr>
<tr class="separator:afa2a83bf31ef76ee3857c7cb0a90c4d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a97048a23afc262b30fc9d0a4cb65bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a9a97048a23afc262b30fc9d0a4cb65bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_LCKR Register Bit Definition  <a href="reg__gpio_8h.html#a9a97048a23afc262b30fc9d0a4cb65bc">更多...</a><br /></td></tr>
<tr class="separator:a9a97048a23afc262b30fc9d0a4cb65bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6ae6b6d787a6af758bfde54b6ae934f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af6ae6b6d787a6af758bfde54b6ae934f">GPIO_LCKR_LCK0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td></tr>
<tr class="memdesc:af6ae6b6d787a6af758bfde54b6ae934f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 0  <a href="reg__gpio_8h.html#af6ae6b6d787a6af758bfde54b6ae934f">更多...</a><br /></td></tr>
<tr class="separator:af6ae6b6d787a6af758bfde54b6ae934f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94100a3d7d43a5b8718aea76e31279a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a94100a3d7d43a5b8718aea76e31279a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627d088ded79e6da761eaa880582372a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a627d088ded79e6da761eaa880582372a">GPIO_LCKR_LCK1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td></tr>
<tr class="memdesc:a627d088ded79e6da761eaa880582372a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 1  <a href="reg__gpio_8h.html#a627d088ded79e6da761eaa880582372a">更多...</a><br /></td></tr>
<tr class="separator:a627d088ded79e6da761eaa880582372a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96d48b0834c3898e74309980020f88a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a96d48b0834c3898e74309980020f88a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac5a17a7348d45dbe2b2ea41a0908d7de">GPIO_LCKR_LCK2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td></tr>
<tr class="memdesc:ac5a17a7348d45dbe2b2ea41a0908d7de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 2  <a href="reg__gpio_8h.html#ac5a17a7348d45dbe2b2ea41a0908d7de">更多...</a><br /></td></tr>
<tr class="separator:ac5a17a7348d45dbe2b2ea41a0908d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a348f1d0358ea70f6a7dc2a00a1c519bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1597c1b50d32ed0229c38811656ba402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1597c1b50d32ed0229c38811656ba402">GPIO_LCKR_LCK3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td></tr>
<tr class="memdesc:a1597c1b50d32ed0229c38811656ba402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 3  <a href="reg__gpio_8h.html#a1597c1b50d32ed0229c38811656ba402">更多...</a><br /></td></tr>
<tr class="separator:a1597c1b50d32ed0229c38811656ba402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fd29e0757ed2bc8e3935d17960b68df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a9fd29e0757ed2bc8e3935d17960b68df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a723577475747d2405d86b1ab28767cb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a723577475747d2405d86b1ab28767cb5">GPIO_LCKR_LCK4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td></tr>
<tr class="memdesc:a723577475747d2405d86b1ab28767cb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 4  <a href="reg__gpio_8h.html#a723577475747d2405d86b1ab28767cb5">更多...</a><br /></td></tr>
<tr class="separator:a723577475747d2405d86b1ab28767cb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f73a37145ff6709a20081d329900c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a07f73a37145ff6709a20081d329900c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2446bfe50cbd04617496c30eda6c18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7c2446bfe50cbd04617496c30eda6c18">GPIO_LCKR_LCK5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td></tr>
<tr class="memdesc:a7c2446bfe50cbd04617496c30eda6c18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 5  <a href="reg__gpio_8h.html#a7c2446bfe50cbd04617496c30eda6c18">更多...</a><br /></td></tr>
<tr class="separator:a7c2446bfe50cbd04617496c30eda6c18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a456193c04a296b05ad87aa0f8e51c144"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a456193c04a296b05ad87aa0f8e51c144"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a606249f4cc3ac14cf8133b76f3c7edd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a606249f4cc3ac14cf8133b76f3c7edd7">GPIO_LCKR_LCK6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td></tr>
<tr class="memdesc:a606249f4cc3ac14cf8133b76f3c7edd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 6  <a href="reg__gpio_8h.html#a606249f4cc3ac14cf8133b76f3c7edd7">更多...</a><br /></td></tr>
<tr class="separator:a606249f4cc3ac14cf8133b76f3c7edd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9c741b163a1b1e23b05432f866544f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:af9c741b163a1b1e23b05432f866544f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af998da536594af780718084cee0d22a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af998da536594af780718084cee0d22a4">GPIO_LCKR_LCK7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td></tr>
<tr class="memdesc:af998da536594af780718084cee0d22a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 7  <a href="reg__gpio_8h.html#af998da536594af780718084cee0d22a4">更多...</a><br /></td></tr>
<tr class="separator:af998da536594af780718084cee0d22a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9a02f2ef3023a1c82f04391fcb79859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ae9a02f2ef3023a1c82f04391fcb79859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab00a81afcf4d92f6f5644724803b7404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab00a81afcf4d92f6f5644724803b7404">GPIO_LCKR_LCK8</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td></tr>
<tr class="memdesc:ab00a81afcf4d92f6f5644724803b7404"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 8  <a href="reg__gpio_8h.html#ab00a81afcf4d92f6f5644724803b7404">更多...</a><br /></td></tr>
<tr class="separator:ab00a81afcf4d92f6f5644724803b7404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821f9dc79420f84e79fe2697addf1d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:a821f9dc79420f84e79fe2697addf1d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9aa0442c88bc17eaf07c55dd84910ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab9aa0442c88bc17eaf07c55dd84910ea">GPIO_LCKR_LCK9</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td></tr>
<tr class="memdesc:ab9aa0442c88bc17eaf07c55dd84910ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 9  <a href="reg__gpio_8h.html#ab9aa0442c88bc17eaf07c55dd84910ea">更多...</a><br /></td></tr>
<tr class="separator:ab9aa0442c88bc17eaf07c55dd84910ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eeb57953118508685e74055da9d6348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a8eeb57953118508685e74055da9d6348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae055f5848967c7929f47e848b2ed812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aae055f5848967c7929f47e848b2ed812">GPIO_LCKR_LCK10</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td></tr>
<tr class="memdesc:aae055f5848967c7929f47e848b2ed812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 10  <a href="reg__gpio_8h.html#aae055f5848967c7929f47e848b2ed812">更多...</a><br /></td></tr>
<tr class="separator:aae055f5848967c7929f47e848b2ed812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a19305a39f7bd02815a39c998c34216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a4a19305a39f7bd02815a39c998c34216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de971426a1248621733a9b78ef552ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4de971426a1248621733a9b78ef552ab">GPIO_LCKR_LCK11</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td></tr>
<tr class="memdesc:a4de971426a1248621733a9b78ef552ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 11  <a href="reg__gpio_8h.html#a4de971426a1248621733a9b78ef552ab">更多...</a><br /></td></tr>
<tr class="separator:a4de971426a1248621733a9b78ef552ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81e8901ea395cd0a1b56c4118670fa0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a81e8901ea395cd0a1b56c4118670fa0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38e8685790aea3fb09194683d1f58508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a38e8685790aea3fb09194683d1f58508">GPIO_LCKR_LCK12</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td></tr>
<tr class="memdesc:a38e8685790aea3fb09194683d1f58508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 12  <a href="reg__gpio_8h.html#a38e8685790aea3fb09194683d1f58508">更多...</a><br /></td></tr>
<tr class="separator:a38e8685790aea3fb09194683d1f58508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5dd0ccab863e23880863f0d431fdee11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a5dd0ccab863e23880863f0d431fdee11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0279fa554731160a9115c21d95312a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae0279fa554731160a9115c21d95312a5">GPIO_LCKR_LCK13</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td></tr>
<tr class="memdesc:ae0279fa554731160a9115c21d95312a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 13  <a href="reg__gpio_8h.html#ae0279fa554731160a9115c21d95312a5">更多...</a><br /></td></tr>
<tr class="separator:ae0279fa554731160a9115c21d95312a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5686e00f4e40771a31eb18d88e1ca1e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a5686e00f4e40771a31eb18d88e1ca1e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf290cecb54b6b68ac42a544b87dcee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8bf290cecb54b6b68ac42a544b87dcee">GPIO_LCKR_LCK14</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td></tr>
<tr class="memdesc:a8bf290cecb54b6b68ac42a544b87dcee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 14  <a href="reg__gpio_8h.html#a8bf290cecb54b6b68ac42a544b87dcee">更多...</a><br /></td></tr>
<tr class="separator:a8bf290cecb54b6b68ac42a544b87dcee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a5ba6d99e256f344ea2d8a4ba9278a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c3114c8cd603d8aee022d0b426bf04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a47c3114c8cd603d8aee022d0b426bf04">GPIO_LCKR_LCK15</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td></tr>
<tr class="memdesc:a47c3114c8cd603d8aee022d0b426bf04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Portx Set bit 15  <a href="reg__gpio_8h.html#a47c3114c8cd603d8aee022d0b426bf04">更多...</a><br /></td></tr>
<tr class="separator:a47c3114c8cd603d8aee022d0b426bf04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb2c7f694ac374eab94bb4b034ff5d6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:aeb2c7f694ac374eab94bb4b034ff5d6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_DCR Register Bit Definition  <a href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">更多...</a><br /></td></tr>
<tr class="separator:aeb2c7f694ac374eab94bb4b034ff5d6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445c7f6d3b305767c9d357af09ffae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a445c7f6d3b305767c9d357af09ffae09">GPIO_DCR_PX0</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td></tr>
<tr class="memdesc:a445c7f6d3b305767c9d357af09ffae09"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX0[1:0] bits (pinx configuration bits, pin 0)  <a href="reg__gpio_8h.html#a445c7f6d3b305767c9d357af09ffae09">更多...</a><br /></td></tr>
<tr class="separator:a445c7f6d3b305767c9d357af09ffae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa19a83517092a8e5c07d55c842021c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afa19a83517092a8e5c07d55c842021c0">GPIO_DCR_PX0_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td></tr>
<tr class="memdesc:afa19a83517092a8e5c07d55c842021c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#afa19a83517092a8e5c07d55c842021c0">更多...</a><br /></td></tr>
<tr class="separator:afa19a83517092a8e5c07d55c842021c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea34deae8097c152a25fbd619dccc9c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aea34deae8097c152a25fbd619dccc9c9">GPIO_DCR_PX0_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td></tr>
<tr class="memdesc:aea34deae8097c152a25fbd619dccc9c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#aea34deae8097c152a25fbd619dccc9c9">更多...</a><br /></td></tr>
<tr class="separator:aea34deae8097c152a25fbd619dccc9c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2c872c6cd624956724c8603ff7e82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2d2c872c6cd624956724c8603ff7e82c">GPIO_DCR_PX0_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td></tr>
<tr class="memdesc:a2d2c872c6cd624956724c8603ff7e82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a2d2c872c6cd624956724c8603ff7e82c">更多...</a><br /></td></tr>
<tr class="separator:a2d2c872c6cd624956724c8603ff7e82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e59d89666bb80b6a5262431bd772d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3e59d89666bb80b6a5262431bd772d3e">GPIO_DCR_PX0_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td></tr>
<tr class="memdesc:a3e59d89666bb80b6a5262431bd772d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a3e59d89666bb80b6a5262431bd772d3e">更多...</a><br /></td></tr>
<tr class="separator:a3e59d89666bb80b6a5262431bd772d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e6e7d1aa36b8512488b1622dd324be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ae0e6e7d1aa36b8512488b1622dd324be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12998786c1e10f49f37a9ab7c3394f0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a12998786c1e10f49f37a9ab7c3394f0c">GPIO_DCR_PX1</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td></tr>
<tr class="memdesc:a12998786c1e10f49f37a9ab7c3394f0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX1[1:0] bits (pinx configuration bits, pin 1)  <a href="reg__gpio_8h.html#a12998786c1e10f49f37a9ab7c3394f0c">更多...</a><br /></td></tr>
<tr class="separator:a12998786c1e10f49f37a9ab7c3394f0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cd9b2bdb669df6eba71674f79d54fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac5cd9b2bdb669df6eba71674f79d54fc">GPIO_DCR_PX1_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td></tr>
<tr class="memdesc:ac5cd9b2bdb669df6eba71674f79d54fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#ac5cd9b2bdb669df6eba71674f79d54fc">更多...</a><br /></td></tr>
<tr class="separator:ac5cd9b2bdb669df6eba71674f79d54fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1fe47752e1544562e03db69ea98d056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab1fe47752e1544562e03db69ea98d056">GPIO_DCR_PX1_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td></tr>
<tr class="memdesc:ab1fe47752e1544562e03db69ea98d056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#ab1fe47752e1544562e03db69ea98d056">更多...</a><br /></td></tr>
<tr class="separator:ab1fe47752e1544562e03db69ea98d056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c21d83998774e39c9224b99f68cc984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9c21d83998774e39c9224b99f68cc984">GPIO_DCR_PX1_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td></tr>
<tr class="memdesc:a9c21d83998774e39c9224b99f68cc984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a9c21d83998774e39c9224b99f68cc984">更多...</a><br /></td></tr>
<tr class="separator:a9c21d83998774e39c9224b99f68cc984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4588bef2950c379fe769bd6e21443447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4588bef2950c379fe769bd6e21443447">GPIO_DCR_PX1_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td></tr>
<tr class="memdesc:a4588bef2950c379fe769bd6e21443447"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a4588bef2950c379fe769bd6e21443447">更多...</a><br /></td></tr>
<tr class="separator:a4588bef2950c379fe769bd6e21443447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa64e7733f65df3085fb30f37b68ab6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa64e7733f65df3085fb30f37b68ab6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a821dc36b31d6719bde0c389d6321b572"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a821dc36b31d6719bde0c389d6321b572">GPIO_DCR_PX2</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td></tr>
<tr class="memdesc:a821dc36b31d6719bde0c389d6321b572"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX2[1:0] bits (pinx configuration bits, pin 2)  <a href="reg__gpio_8h.html#a821dc36b31d6719bde0c389d6321b572">更多...</a><br /></td></tr>
<tr class="separator:a821dc36b31d6719bde0c389d6321b572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afac223d7e7449953b5fadc94be31d0d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afac223d7e7449953b5fadc94be31d0d8">GPIO_DCR_PX2_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td></tr>
<tr class="memdesc:afac223d7e7449953b5fadc94be31d0d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#afac223d7e7449953b5fadc94be31d0d8">更多...</a><br /></td></tr>
<tr class="separator:afac223d7e7449953b5fadc94be31d0d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63fe7be66ffe6b03f5b365215d4af757"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a63fe7be66ffe6b03f5b365215d4af757">GPIO_DCR_PX2_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td></tr>
<tr class="memdesc:a63fe7be66ffe6b03f5b365215d4af757"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a63fe7be66ffe6b03f5b365215d4af757">更多...</a><br /></td></tr>
<tr class="separator:a63fe7be66ffe6b03f5b365215d4af757"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b5981562d993eaf1a94d3070ade65b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a20b5981562d993eaf1a94d3070ade65b">GPIO_DCR_PX2_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td></tr>
<tr class="memdesc:a20b5981562d993eaf1a94d3070ade65b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a20b5981562d993eaf1a94d3070ade65b">更多...</a><br /></td></tr>
<tr class="separator:a20b5981562d993eaf1a94d3070ade65b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bcb996f55f85430a81e19142b90afcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0bcb996f55f85430a81e19142b90afcd">GPIO_DCR_PX2_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td></tr>
<tr class="memdesc:a0bcb996f55f85430a81e19142b90afcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a0bcb996f55f85430a81e19142b90afcd">更多...</a><br /></td></tr>
<tr class="separator:a0bcb996f55f85430a81e19142b90afcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ab18741e6e2209b263e6d01071c970f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a2ab18741e6e2209b263e6d01071c970f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4cc7c083fabffa72011ea4acbd143b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab4cc7c083fabffa72011ea4acbd143b3">GPIO_DCR_PX3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td></tr>
<tr class="memdesc:ab4cc7c083fabffa72011ea4acbd143b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX3[1:0] bits (pinx configuration bits, pin 3)  <a href="reg__gpio_8h.html#ab4cc7c083fabffa72011ea4acbd143b3">更多...</a><br /></td></tr>
<tr class="separator:ab4cc7c083fabffa72011ea4acbd143b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65c99f255a253f4122ee8df4d64df2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab65c99f255a253f4122ee8df4d64df2a">GPIO_DCR_PX3_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td></tr>
<tr class="memdesc:ab65c99f255a253f4122ee8df4d64df2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#ab65c99f255a253f4122ee8df4d64df2a">更多...</a><br /></td></tr>
<tr class="separator:ab65c99f255a253f4122ee8df4d64df2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe56986d05e81bb2409b9a31391f6465"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afe56986d05e81bb2409b9a31391f6465">GPIO_DCR_PX3_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td></tr>
<tr class="memdesc:afe56986d05e81bb2409b9a31391f6465"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#afe56986d05e81bb2409b9a31391f6465">更多...</a><br /></td></tr>
<tr class="separator:afe56986d05e81bb2409b9a31391f6465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96894f239fc2d5c26fc284a15a69f2b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a96894f239fc2d5c26fc284a15a69f2b7">GPIO_DCR_PX3_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td></tr>
<tr class="memdesc:a96894f239fc2d5c26fc284a15a69f2b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a96894f239fc2d5c26fc284a15a69f2b7">更多...</a><br /></td></tr>
<tr class="separator:a96894f239fc2d5c26fc284a15a69f2b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a744dd47881961de9df099fb96416a255"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a744dd47881961de9df099fb96416a255">GPIO_DCR_PX3_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td></tr>
<tr class="memdesc:a744dd47881961de9df099fb96416a255"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a744dd47881961de9df099fb96416a255">更多...</a><br /></td></tr>
<tr class="separator:a744dd47881961de9df099fb96416a255"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef195359179115347ebe1924093e43f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:aef195359179115347ebe1924093e43f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a465335987d3725586e6fee98258a4ceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a465335987d3725586e6fee98258a4ceb">GPIO_DCR_PX4</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td></tr>
<tr class="memdesc:a465335987d3725586e6fee98258a4ceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX4[1:0] bits (pinx configuration bits, pin 4)  <a href="reg__gpio_8h.html#a465335987d3725586e6fee98258a4ceb">更多...</a><br /></td></tr>
<tr class="separator:a465335987d3725586e6fee98258a4ceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1df9668d21500928f4d1491854a5a7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af1df9668d21500928f4d1491854a5a7d">GPIO_DCR_PX4_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td></tr>
<tr class="memdesc:af1df9668d21500928f4d1491854a5a7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#af1df9668d21500928f4d1491854a5a7d">更多...</a><br /></td></tr>
<tr class="separator:af1df9668d21500928f4d1491854a5a7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70da9faffb983c3db83223145fe97702"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a70da9faffb983c3db83223145fe97702">GPIO_DCR_PX4_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td></tr>
<tr class="memdesc:a70da9faffb983c3db83223145fe97702"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a70da9faffb983c3db83223145fe97702">更多...</a><br /></td></tr>
<tr class="separator:a70da9faffb983c3db83223145fe97702"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5be677a2aff2dacaa27f0bf8645ef14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5be677a2aff2dacaa27f0bf8645ef14d">GPIO_DCR_PX4_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td></tr>
<tr class="memdesc:a5be677a2aff2dacaa27f0bf8645ef14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a5be677a2aff2dacaa27f0bf8645ef14d">更多...</a><br /></td></tr>
<tr class="separator:a5be677a2aff2dacaa27f0bf8645ef14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4583b370ac0f5a93dd5e7b1f36cd613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab4583b370ac0f5a93dd5e7b1f36cd613">GPIO_DCR_PX4_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td></tr>
<tr class="memdesc:ab4583b370ac0f5a93dd5e7b1f36cd613"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#ab4583b370ac0f5a93dd5e7b1f36cd613">更多...</a><br /></td></tr>
<tr class="separator:ab4583b370ac0f5a93dd5e7b1f36cd613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238155bb7cf9d77f4b625493112122a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a238155bb7cf9d77f4b625493112122a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c04216b0fb99b5353ab25d49604007b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9c04216b0fb99b5353ab25d49604007b">GPIO_DCR_PX5</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td></tr>
<tr class="memdesc:a9c04216b0fb99b5353ab25d49604007b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX5[1:0] bits (pinx configuration bits, pin 5)  <a href="reg__gpio_8h.html#a9c04216b0fb99b5353ab25d49604007b">更多...</a><br /></td></tr>
<tr class="separator:a9c04216b0fb99b5353ab25d49604007b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a0c371ed43c16608cc14b3a59ef60ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2a0c371ed43c16608cc14b3a59ef60ad">GPIO_DCR_PX5_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td></tr>
<tr class="memdesc:a2a0c371ed43c16608cc14b3a59ef60ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a2a0c371ed43c16608cc14b3a59ef60ad">更多...</a><br /></td></tr>
<tr class="separator:a2a0c371ed43c16608cc14b3a59ef60ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a210df377ab83f09a3953e08279090a0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a210df377ab83f09a3953e08279090a0c">GPIO_DCR_PX5_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td></tr>
<tr class="memdesc:a210df377ab83f09a3953e08279090a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a210df377ab83f09a3953e08279090a0c">更多...</a><br /></td></tr>
<tr class="separator:a210df377ab83f09a3953e08279090a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab12d9e4a17f94ec19dfcb1500af41fe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ab12d9e4a17f94ec19dfcb1500af41fe9">GPIO_DCR_PX5_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td></tr>
<tr class="memdesc:ab12d9e4a17f94ec19dfcb1500af41fe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#ab12d9e4a17f94ec19dfcb1500af41fe9">更多...</a><br /></td></tr>
<tr class="separator:ab12d9e4a17f94ec19dfcb1500af41fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdcfbaacbde7d2854612ffc1718f77ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afdcfbaacbde7d2854612ffc1718f77ec">GPIO_DCR_PX5_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td></tr>
<tr class="memdesc:afdcfbaacbde7d2854612ffc1718f77ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#afdcfbaacbde7d2854612ffc1718f77ec">更多...</a><br /></td></tr>
<tr class="separator:afdcfbaacbde7d2854612ffc1718f77ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92ef85b1b6e2b26bbb64e82ede9fc996"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a92ef85b1b6e2b26bbb64e82ede9fc996"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5741caf22dc79160352872ea065cd323"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5741caf22dc79160352872ea065cd323">GPIO_DCR_PX6</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td></tr>
<tr class="memdesc:a5741caf22dc79160352872ea065cd323"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX6[1:0] bits (pinx configuration bits, pin 6)  <a href="reg__gpio_8h.html#a5741caf22dc79160352872ea065cd323">更多...</a><br /></td></tr>
<tr class="separator:a5741caf22dc79160352872ea065cd323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac815bdb07d723fb44361e3a185353868"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac815bdb07d723fb44361e3a185353868">GPIO_DCR_PX6_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td></tr>
<tr class="memdesc:ac815bdb07d723fb44361e3a185353868"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#ac815bdb07d723fb44361e3a185353868">更多...</a><br /></td></tr>
<tr class="separator:ac815bdb07d723fb44361e3a185353868"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada4d56c6605adf28a431d34aed99e61b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ada4d56c6605adf28a431d34aed99e61b">GPIO_DCR_PX6_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td></tr>
<tr class="memdesc:ada4d56c6605adf28a431d34aed99e61b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#ada4d56c6605adf28a431d34aed99e61b">更多...</a><br /></td></tr>
<tr class="separator:ada4d56c6605adf28a431d34aed99e61b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64868da99dca1a22a96d7571195fb431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a64868da99dca1a22a96d7571195fb431">GPIO_DCR_PX6_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td></tr>
<tr class="memdesc:a64868da99dca1a22a96d7571195fb431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a64868da99dca1a22a96d7571195fb431">更多...</a><br /></td></tr>
<tr class="separator:a64868da99dca1a22a96d7571195fb431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75506b6c41802265cedd6efce741a4e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a75506b6c41802265cedd6efce741a4e8">GPIO_DCR_PX6_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td></tr>
<tr class="memdesc:a75506b6c41802265cedd6efce741a4e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a75506b6c41802265cedd6efce741a4e8">更多...</a><br /></td></tr>
<tr class="separator:a75506b6c41802265cedd6efce741a4e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba365f48e1a70b01ac8161709839cff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:aba365f48e1a70b01ac8161709839cff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68b9acb94445a37bc408a157d1a47f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a68b9acb94445a37bc408a157d1a47f1c">GPIO_DCR_PX7</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td></tr>
<tr class="memdesc:a68b9acb94445a37bc408a157d1a47f1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX7[1:0] bits (pinx configuration bits, pin 7)  <a href="reg__gpio_8h.html#a68b9acb94445a37bc408a157d1a47f1c">更多...</a><br /></td></tr>
<tr class="separator:a68b9acb94445a37bc408a157d1a47f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f5031c1458daf552e77b32c6b2adb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7f5031c1458daf552e77b32c6b2adb1f">GPIO_DCR_PX7_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td></tr>
<tr class="memdesc:a7f5031c1458daf552e77b32c6b2adb1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a7f5031c1458daf552e77b32c6b2adb1f">更多...</a><br /></td></tr>
<tr class="separator:a7f5031c1458daf552e77b32c6b2adb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9133f7a002a4e40a51558b35f17ea3c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9133f7a002a4e40a51558b35f17ea3c7">GPIO_DCR_PX7_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td></tr>
<tr class="memdesc:a9133f7a002a4e40a51558b35f17ea3c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a9133f7a002a4e40a51558b35f17ea3c7">更多...</a><br /></td></tr>
<tr class="separator:a9133f7a002a4e40a51558b35f17ea3c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78718705fa335e3dc18f14a64f05d3e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a78718705fa335e3dc18f14a64f05d3e0">GPIO_DCR_PX7_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td></tr>
<tr class="memdesc:a78718705fa335e3dc18f14a64f05d3e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a78718705fa335e3dc18f14a64f05d3e0">更多...</a><br /></td></tr>
<tr class="separator:a78718705fa335e3dc18f14a64f05d3e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba04360a182c5fddfba9b824dbe81735"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aba04360a182c5fddfba9b824dbe81735">GPIO_DCR_PX7_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td></tr>
<tr class="memdesc:aba04360a182c5fddfba9b824dbe81735"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#aba04360a182c5fddfba9b824dbe81735">更多...</a><br /></td></tr>
<tr class="separator:aba04360a182c5fddfba9b824dbe81735"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf1475670ad1427b154e74cb53c8f7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:adf1475670ad1427b154e74cb53c8f7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a890546d29285402a60944134ede3d926"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a890546d29285402a60944134ede3d926">GPIO_DCR_PX8</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td></tr>
<tr class="memdesc:a890546d29285402a60944134ede3d926"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX8[1:0] bits (pinx configuration bits, pin 8)  <a href="reg__gpio_8h.html#a890546d29285402a60944134ede3d926">更多...</a><br /></td></tr>
<tr class="separator:a890546d29285402a60944134ede3d926"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ba6212fcc1406382a45fa94da526b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a28ba6212fcc1406382a45fa94da526b9">GPIO_DCR_PX8_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td></tr>
<tr class="memdesc:a28ba6212fcc1406382a45fa94da526b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a28ba6212fcc1406382a45fa94da526b9">更多...</a><br /></td></tr>
<tr class="separator:a28ba6212fcc1406382a45fa94da526b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f5d9e892da56a636e4a2837dbd1d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a76f5d9e892da56a636e4a2837dbd1d06">GPIO_DCR_PX8_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td></tr>
<tr class="memdesc:a76f5d9e892da56a636e4a2837dbd1d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a76f5d9e892da56a636e4a2837dbd1d06">更多...</a><br /></td></tr>
<tr class="separator:a76f5d9e892da56a636e4a2837dbd1d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13b27086e81083be09465835623d20eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a13b27086e81083be09465835623d20eb">GPIO_DCR_PX8_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td></tr>
<tr class="memdesc:a13b27086e81083be09465835623d20eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a13b27086e81083be09465835623d20eb">更多...</a><br /></td></tr>
<tr class="separator:a13b27086e81083be09465835623d20eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae50768d91a1ad65396c2243bc4d547f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae50768d91a1ad65396c2243bc4d547f8">GPIO_DCR_PX8_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td></tr>
<tr class="memdesc:ae50768d91a1ad65396c2243bc4d547f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#ae50768d91a1ad65396c2243bc4d547f8">更多...</a><br /></td></tr>
<tr class="separator:ae50768d91a1ad65396c2243bc4d547f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd405452ddc782814655946d39d37a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:afd405452ddc782814655946d39d37a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80ae81f0b83708306dc497303e562798"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a80ae81f0b83708306dc497303e562798">GPIO_DCR_PX9</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td></tr>
<tr class="memdesc:a80ae81f0b83708306dc497303e562798"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX9[1:0] bits (pinx configuration bits, pin 9)  <a href="reg__gpio_8h.html#a80ae81f0b83708306dc497303e562798">更多...</a><br /></td></tr>
<tr class="separator:a80ae81f0b83708306dc497303e562798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b7d8f0432cd9b40c616e23466520f6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b7d8f0432cd9b40c616e23466520f6e">GPIO_DCR_PX9_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td></tr>
<tr class="memdesc:a4b7d8f0432cd9b40c616e23466520f6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a4b7d8f0432cd9b40c616e23466520f6e">更多...</a><br /></td></tr>
<tr class="separator:a4b7d8f0432cd9b40c616e23466520f6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87417181b0c1cd23ff8e4d76d7345595"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a87417181b0c1cd23ff8e4d76d7345595">GPIO_DCR_PX9_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td></tr>
<tr class="memdesc:a87417181b0c1cd23ff8e4d76d7345595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a87417181b0c1cd23ff8e4d76d7345595">更多...</a><br /></td></tr>
<tr class="separator:a87417181b0c1cd23ff8e4d76d7345595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7cdb44d1e31b76f658f1485e125a670"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac7cdb44d1e31b76f658f1485e125a670">GPIO_DCR_PX9_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td></tr>
<tr class="memdesc:ac7cdb44d1e31b76f658f1485e125a670"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#ac7cdb44d1e31b76f658f1485e125a670">更多...</a><br /></td></tr>
<tr class="separator:ac7cdb44d1e31b76f658f1485e125a670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5907600f6e0c7387b033ede654f6292d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5907600f6e0c7387b033ede654f6292d">GPIO_DCR_PX9_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td></tr>
<tr class="memdesc:a5907600f6e0c7387b033ede654f6292d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a5907600f6e0c7387b033ede654f6292d">更多...</a><br /></td></tr>
<tr class="separator:a5907600f6e0c7387b033ede654f6292d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a9c922980eca3351c7c8c81e93973fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a9a9c922980eca3351c7c8c81e93973fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa07f796883a4ac754c90e64cbd3b335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aaa07f796883a4ac754c90e64cbd3b335">GPIO_DCR_PX10</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td></tr>
<tr class="memdesc:aaa07f796883a4ac754c90e64cbd3b335"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX10[1:0] bits (pinx configuration bits, pin 10)  <a href="reg__gpio_8h.html#aaa07f796883a4ac754c90e64cbd3b335">更多...</a><br /></td></tr>
<tr class="separator:aaa07f796883a4ac754c90e64cbd3b335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad64dac78beea92cb3080dffc90b06c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad64dac78beea92cb3080dffc90b06c6c">GPIO_DCR_PX10_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td></tr>
<tr class="memdesc:ad64dac78beea92cb3080dffc90b06c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#ad64dac78beea92cb3080dffc90b06c6c">更多...</a><br /></td></tr>
<tr class="separator:ad64dac78beea92cb3080dffc90b06c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44e9c5e564fdf176da28f599eae626bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a44e9c5e564fdf176da28f599eae626bd">GPIO_DCR_PX10_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td></tr>
<tr class="memdesc:a44e9c5e564fdf176da28f599eae626bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a44e9c5e564fdf176da28f599eae626bd">更多...</a><br /></td></tr>
<tr class="separator:a44e9c5e564fdf176da28f599eae626bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551235685c4cd3cb1baad187ddb40227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a551235685c4cd3cb1baad187ddb40227">GPIO_DCR_PX10_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td></tr>
<tr class="memdesc:a551235685c4cd3cb1baad187ddb40227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a551235685c4cd3cb1baad187ddb40227">更多...</a><br /></td></tr>
<tr class="separator:a551235685c4cd3cb1baad187ddb40227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74aa6f1acb35b6ec6e3e2ea271a7220b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a74aa6f1acb35b6ec6e3e2ea271a7220b">GPIO_DCR_PX10_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td></tr>
<tr class="memdesc:a74aa6f1acb35b6ec6e3e2ea271a7220b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a74aa6f1acb35b6ec6e3e2ea271a7220b">更多...</a><br /></td></tr>
<tr class="separator:a74aa6f1acb35b6ec6e3e2ea271a7220b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9bd3b00f4c85780957ebc0be25d4426d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:a9bd3b00f4c85780957ebc0be25d4426d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a6f28a948cd2dbceb9c031533a7b389"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7a6f28a948cd2dbceb9c031533a7b389">GPIO_DCR_PX11</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td></tr>
<tr class="memdesc:a7a6f28a948cd2dbceb9c031533a7b389"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX11[1:0] bits (pinx configuration bits, pin 11)  <a href="reg__gpio_8h.html#a7a6f28a948cd2dbceb9c031533a7b389">更多...</a><br /></td></tr>
<tr class="separator:a7a6f28a948cd2dbceb9c031533a7b389"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bea5f897039a8745c8a2c7e63b1a3e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5bea5f897039a8745c8a2c7e63b1a3e1">GPIO_DCR_PX11_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td></tr>
<tr class="memdesc:a5bea5f897039a8745c8a2c7e63b1a3e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a5bea5f897039a8745c8a2c7e63b1a3e1">更多...</a><br /></td></tr>
<tr class="separator:a5bea5f897039a8745c8a2c7e63b1a3e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef331c43a698364bd59cd970f7d2cad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0ef331c43a698364bd59cd970f7d2cad">GPIO_DCR_PX11_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td></tr>
<tr class="memdesc:a0ef331c43a698364bd59cd970f7d2cad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a0ef331c43a698364bd59cd970f7d2cad">更多...</a><br /></td></tr>
<tr class="separator:a0ef331c43a698364bd59cd970f7d2cad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ead09b80d34d2f63e0c5014a82343f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3ead09b80d34d2f63e0c5014a82343f2">GPIO_DCR_PX11_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td></tr>
<tr class="memdesc:a3ead09b80d34d2f63e0c5014a82343f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a3ead09b80d34d2f63e0c5014a82343f2">更多...</a><br /></td></tr>
<tr class="separator:a3ead09b80d34d2f63e0c5014a82343f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a16dd19c5e0e16c063cb91869d498c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9a16dd19c5e0e16c063cb91869d498c4">GPIO_DCR_PX11_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td></tr>
<tr class="memdesc:a9a16dd19c5e0e16c063cb91869d498c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a9a16dd19c5e0e16c063cb91869d498c4">更多...</a><br /></td></tr>
<tr class="separator:a9a16dd19c5e0e16c063cb91869d498c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fe7e10fc64574a58d0a6cd6df79a18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a1fe7e10fc64574a58d0a6cd6df79a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fbd298bdbc7632efa8dfc7c1239152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad8fbd298bdbc7632efa8dfc7c1239152">GPIO_DCR_PX12</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td></tr>
<tr class="memdesc:ad8fbd298bdbc7632efa8dfc7c1239152"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX12[1:0] bits (pinx configuration bits, pin 12)  <a href="reg__gpio_8h.html#ad8fbd298bdbc7632efa8dfc7c1239152">更多...</a><br /></td></tr>
<tr class="separator:ad8fbd298bdbc7632efa8dfc7c1239152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0379d99660a8a1494abda2929ff85837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0379d99660a8a1494abda2929ff85837">GPIO_DCR_PX12_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td></tr>
<tr class="memdesc:a0379d99660a8a1494abda2929ff85837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a0379d99660a8a1494abda2929ff85837">更多...</a><br /></td></tr>
<tr class="separator:a0379d99660a8a1494abda2929ff85837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc300e18394a57aff8d94ebf50bfc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0dc300e18394a57aff8d94ebf50bfc02">GPIO_DCR_PX12_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td></tr>
<tr class="memdesc:a0dc300e18394a57aff8d94ebf50bfc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a0dc300e18394a57aff8d94ebf50bfc02">更多...</a><br /></td></tr>
<tr class="separator:a0dc300e18394a57aff8d94ebf50bfc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad03291568d8a24e363ba92f4dfc62bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ad03291568d8a24e363ba92f4dfc62bd7">GPIO_DCR_PX12_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td></tr>
<tr class="memdesc:ad03291568d8a24e363ba92f4dfc62bd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#ad03291568d8a24e363ba92f4dfc62bd7">更多...</a><br /></td></tr>
<tr class="separator:ad03291568d8a24e363ba92f4dfc62bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a326e1b1086069c86ea18192fcc66c76e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a326e1b1086069c86ea18192fcc66c76e">GPIO_DCR_PX12_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td></tr>
<tr class="memdesc:a326e1b1086069c86ea18192fcc66c76e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a326e1b1086069c86ea18192fcc66c76e">更多...</a><br /></td></tr>
<tr class="separator:a326e1b1086069c86ea18192fcc66c76e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a069aea74051fb360e7e218e1edaf9b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a069aea74051fb360e7e218e1edaf9b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22dc06de46e14b667261aaef3b4db42e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a22dc06de46e14b667261aaef3b4db42e">GPIO_DCR_PX13</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td></tr>
<tr class="memdesc:a22dc06de46e14b667261aaef3b4db42e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX13[1:0] bits (pinx configuration bits, pin 13)  <a href="reg__gpio_8h.html#a22dc06de46e14b667261aaef3b4db42e">更多...</a><br /></td></tr>
<tr class="separator:a22dc06de46e14b667261aaef3b4db42e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d2de4280164c4d1e5885e1e7173212c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9d2de4280164c4d1e5885e1e7173212c">GPIO_DCR_PX13_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td></tr>
<tr class="memdesc:a9d2de4280164c4d1e5885e1e7173212c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a9d2de4280164c4d1e5885e1e7173212c">更多...</a><br /></td></tr>
<tr class="separator:a9d2de4280164c4d1e5885e1e7173212c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73c4b13da81c050fd350d83ff0fe31c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a73c4b13da81c050fd350d83ff0fe31c6">GPIO_DCR_PX13_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td></tr>
<tr class="memdesc:a73c4b13da81c050fd350d83ff0fe31c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a73c4b13da81c050fd350d83ff0fe31c6">更多...</a><br /></td></tr>
<tr class="separator:a73c4b13da81c050fd350d83ff0fe31c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7505a4f2944fded03230a34f17e5646c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7505a4f2944fded03230a34f17e5646c">GPIO_DCR_PX13_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td></tr>
<tr class="memdesc:a7505a4f2944fded03230a34f17e5646c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a7505a4f2944fded03230a34f17e5646c">更多...</a><br /></td></tr>
<tr class="separator:a7505a4f2944fded03230a34f17e5646c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bfacc68dfba3e385ef97747f399b006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0bfacc68dfba3e385ef97747f399b006">GPIO_DCR_PX13_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td></tr>
<tr class="memdesc:a0bfacc68dfba3e385ef97747f399b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a0bfacc68dfba3e385ef97747f399b006">更多...</a><br /></td></tr>
<tr class="separator:a0bfacc68dfba3e385ef97747f399b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a182ff6e9e7b8ca6d9986689dac153d91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a182ff6e9e7b8ca6d9986689dac153d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ce1957214e8264c982e63d3046a852"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af5ce1957214e8264c982e63d3046a852">GPIO_DCR_PX14</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td></tr>
<tr class="memdesc:af5ce1957214e8264c982e63d3046a852"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX14[1:0] bits (pinx configuration bits, pin 14)  <a href="reg__gpio_8h.html#af5ce1957214e8264c982e63d3046a852">更多...</a><br /></td></tr>
<tr class="separator:af5ce1957214e8264c982e63d3046a852"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77daac313b52fee48809ca3c0335ca82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a77daac313b52fee48809ca3c0335ca82">GPIO_DCR_PX14_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td></tr>
<tr class="memdesc:a77daac313b52fee48809ca3c0335ca82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a77daac313b52fee48809ca3c0335ca82">更多...</a><br /></td></tr>
<tr class="separator:a77daac313b52fee48809ca3c0335ca82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a759eea0ed259771a18dd8a2364b475bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a759eea0ed259771a18dd8a2364b475bc">GPIO_DCR_PX14_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td></tr>
<tr class="memdesc:a759eea0ed259771a18dd8a2364b475bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a759eea0ed259771a18dd8a2364b475bc">更多...</a><br /></td></tr>
<tr class="separator:a759eea0ed259771a18dd8a2364b475bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d98912556f30c62a80782319a05d1e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6d98912556f30c62a80782319a05d1e2">GPIO_DCR_PX14_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td></tr>
<tr class="memdesc:a6d98912556f30c62a80782319a05d1e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a6d98912556f30c62a80782319a05d1e2">更多...</a><br /></td></tr>
<tr class="separator:a6d98912556f30c62a80782319a05d1e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3206a4d7b90f8b4dd6d01cbb1523f674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3206a4d7b90f8b4dd6d01cbb1523f674">GPIO_DCR_PX14_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td></tr>
<tr class="memdesc:a3206a4d7b90f8b4dd6d01cbb1523f674"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#a3206a4d7b90f8b4dd6d01cbb1523f674">更多...</a><br /></td></tr>
<tr class="separator:a3206a4d7b90f8b4dd6d01cbb1523f674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e4259e5db7201b58d31be8a17009c63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>&#160;&#160;&#160;(30)</td></tr>
<tr class="separator:a8e4259e5db7201b58d31be8a17009c63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e60a5ddead34d7659a335808ead4642"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a7e60a5ddead34d7659a335808ead4642">GPIO_DCR_PX15</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td></tr>
<tr class="memdesc:a7e60a5ddead34d7659a335808ead4642"><td class="mdescLeft">&#160;</td><td class="mdescRight">PX15[1:0] bits (pinx configuration bits, pin 15)  <a href="reg__gpio_8h.html#a7e60a5ddead34d7659a335808ead4642">更多...</a><br /></td></tr>
<tr class="separator:a7e60a5ddead34d7659a335808ead4642"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1d83acf4c00698e0afdf57cb417b29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8b1d83acf4c00698e0afdf57cb417b29">GPIO_DCR_PX15_MODE0</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td></tr>
<tr class="memdesc:a8b1d83acf4c00698e0afdf57cb417b29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a8b1d83acf4c00698e0afdf57cb417b29">更多...</a><br /></td></tr>
<tr class="separator:a8b1d83acf4c00698e0afdf57cb417b29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d916081be63dbcdcc40430efc50a32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a61d916081be63dbcdcc40430efc50a32">GPIO_DCR_PX15_MODE1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td></tr>
<tr class="memdesc:a61d916081be63dbcdcc40430efc50a32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a61d916081be63dbcdcc40430efc50a32">更多...</a><br /></td></tr>
<tr class="separator:a61d916081be63dbcdcc40430efc50a32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96100c34d4763e234763bd387a344f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a96100c34d4763e234763bd387a344f1b">GPIO_DCR_PX15_MODE2</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td></tr>
<tr class="memdesc:a96100c34d4763e234763bd387a344f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a96100c34d4763e234763bd387a344f1b">更多...</a><br /></td></tr>
<tr class="separator:a96100c34d4763e234763bd387a344f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c412c7d4c0f556aca1e8bb70ebfb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a13c412c7d4c0f556aca1e8bb70ebfb4d">GPIO_DCR_PX15_MODE3</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td></tr>
<tr class="memdesc:a13c412c7d4c0f556aca1e8bb70ebfb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3 /////////////////////////////////////////////////////////////////////////////  <a href="reg__gpio_8h.html#a13c412c7d4c0f556aca1e8bb70ebfb4d">更多...</a><br /></td></tr>
<tr class="separator:a13c412c7d4c0f556aca1e8bb70ebfb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3569510111fd82f80d5ec8d8796e5334"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3569510111fd82f80d5ec8d8796e5334">GPIO_AFRL_AFR0_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a3569510111fd82f80d5ec8d8796e5334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcff5635a6bfbfe9ed65f79429874f4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#afcff5635a6bfbfe9ed65f79429874f4a">GPIO_AFRL_AFR0</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3569510111fd82f80d5ec8d8796e5334">GPIO_AFRL_AFR0_Pos</a>)</td></tr>
<tr class="memdesc:afcff5635a6bfbfe9ed65f79429874f4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 0 of portx  <a href="reg__gpio_8h.html#afcff5635a6bfbfe9ed65f79429874f4a">更多...</a><br /></td></tr>
<tr class="separator:afcff5635a6bfbfe9ed65f79429874f4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fbcfadbee7cfe386df8cbc74eb4b920"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3fbcfadbee7cfe386df8cbc74eb4b920">GPIO_AFRL_AFR1_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3fbcfadbee7cfe386df8cbc74eb4b920"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06b7fbbf908c4b9a7049aa8755f20fd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a06b7fbbf908c4b9a7049aa8755f20fd0">GPIO_AFRL_AFR1</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3fbcfadbee7cfe386df8cbc74eb4b920">GPIO_AFRL_AFR1_Pos</a>)</td></tr>
<tr class="memdesc:a06b7fbbf908c4b9a7049aa8755f20fd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 1 of portx  <a href="reg__gpio_8h.html#a06b7fbbf908c4b9a7049aa8755f20fd0">更多...</a><br /></td></tr>
<tr class="separator:a06b7fbbf908c4b9a7049aa8755f20fd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4c41e8a7b6f1b755fd91aa6955a355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aae4c41e8a7b6f1b755fd91aa6955a355">GPIO_AFRL_AFR2_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:aae4c41e8a7b6f1b755fd91aa6955a355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b40b8fdc72a949df546a51bbe3e08e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a70b40b8fdc72a949df546a51bbe3e08e">GPIO_AFRL_AFR2</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#aae4c41e8a7b6f1b755fd91aa6955a355">GPIO_AFRL_AFR2_Pos</a>)</td></tr>
<tr class="memdesc:a70b40b8fdc72a949df546a51bbe3e08e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 2 of portx  <a href="reg__gpio_8h.html#a70b40b8fdc72a949df546a51bbe3e08e">更多...</a><br /></td></tr>
<tr class="separator:a70b40b8fdc72a949df546a51bbe3e08e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2332a752df1ad983ece4356889617772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2332a752df1ad983ece4356889617772">GPIO_AFRL_AFR3_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a2332a752df1ad983ece4356889617772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49bb4336aa65ad6d4442c7662ed503f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a49bb4336aa65ad6d4442c7662ed503f3">GPIO_AFRL_AFR3</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2332a752df1ad983ece4356889617772">GPIO_AFRL_AFR3_Pos</a>)</td></tr>
<tr class="memdesc:a49bb4336aa65ad6d4442c7662ed503f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 3 of portx  <a href="reg__gpio_8h.html#a49bb4336aa65ad6d4442c7662ed503f3">更多...</a><br /></td></tr>
<tr class="separator:a49bb4336aa65ad6d4442c7662ed503f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d3d4eaad3b2f9de58aa93645f76a807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6d3d4eaad3b2f9de58aa93645f76a807">GPIO_AFRL_AFR4_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a6d3d4eaad3b2f9de58aa93645f76a807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2d980e10b2305e1100c15139169e5e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aa2d980e10b2305e1100c15139169e5e9">GPIO_AFRL_AFR4</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d3d4eaad3b2f9de58aa93645f76a807">GPIO_AFRL_AFR4_Pos</a>)</td></tr>
<tr class="memdesc:aa2d980e10b2305e1100c15139169e5e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 4 of portx  <a href="reg__gpio_8h.html#aa2d980e10b2305e1100c15139169e5e9">更多...</a><br /></td></tr>
<tr class="separator:aa2d980e10b2305e1100c15139169e5e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf6c105dbd995050eebcc7663c8c9564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#aaf6c105dbd995050eebcc7663c8c9564">GPIO_AFRL_AFR5_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:aaf6c105dbd995050eebcc7663c8c9564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f2fe5a8636609b247bf276337e7e29d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2f2fe5a8636609b247bf276337e7e29d">GPIO_AFRL_AFR5</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#aaf6c105dbd995050eebcc7663c8c9564">GPIO_AFRL_AFR5_Pos</a>)</td></tr>
<tr class="memdesc:a2f2fe5a8636609b247bf276337e7e29d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 5 of portx  <a href="reg__gpio_8h.html#a2f2fe5a8636609b247bf276337e7e29d">更多...</a><br /></td></tr>
<tr class="separator:a2f2fe5a8636609b247bf276337e7e29d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f708f3e7fcae98cafa7dc3d10e8cbd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a3f708f3e7fcae98cafa7dc3d10e8cbd7">GPIO_AFRL_AFR6_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a3f708f3e7fcae98cafa7dc3d10e8cbd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f607433f0452044d299c06d7d37aabe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9f607433f0452044d299c06d7d37aabe">GPIO_AFRL_AFR6</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3f708f3e7fcae98cafa7dc3d10e8cbd7">GPIO_AFRL_AFR6_Pos</a>)</td></tr>
<tr class="memdesc:a9f607433f0452044d299c06d7d37aabe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 6 of portx  <a href="reg__gpio_8h.html#a9f607433f0452044d299c06d7d37aabe">更多...</a><br /></td></tr>
<tr class="separator:a9f607433f0452044d299c06d7d37aabe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a760aff79e70b000009a8a22fecb737f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a760aff79e70b000009a8a22fecb737f9">GPIO_AFRL_AFR7_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a760aff79e70b000009a8a22fecb737f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a021aab5af564c53d2ae3b2a6d83b3cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a021aab5af564c53d2ae3b2a6d83b3cc8">GPIO_AFRL_AFR7</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a760aff79e70b000009a8a22fecb737f9">GPIO_AFRL_AFR7_Pos</a>)</td></tr>
<tr class="memdesc:a021aab5af564c53d2ae3b2a6d83b3cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 7 of portx  <a href="reg__gpio_8h.html#a021aab5af564c53d2ae3b2a6d83b3cc8">更多...</a><br /></td></tr>
<tr class="separator:a021aab5af564c53d2ae3b2a6d83b3cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a298add99f62ba8ea507a4d1a5c7fb548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a298add99f62ba8ea507a4d1a5c7fb548">GPIO_AFRH_AFR8_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a298add99f62ba8ea507a4d1a5c7fb548"><td class="mdescLeft">&#160;</td><td class="mdescRight">GPIO_AFRH Register Bit Definition  <a href="reg__gpio_8h.html#a298add99f62ba8ea507a4d1a5c7fb548">更多...</a><br /></td></tr>
<tr class="separator:a298add99f62ba8ea507a4d1a5c7fb548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc52e8540cfd9dee3566ffb71b157b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#abcc52e8540cfd9dee3566ffb71b157b4">GPIO_AFRH_AFR8</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a298add99f62ba8ea507a4d1a5c7fb548">GPIO_AFRH_AFR8_Pos</a>)</td></tr>
<tr class="memdesc:abcc52e8540cfd9dee3566ffb71b157b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 8 of portx  <a href="reg__gpio_8h.html#abcc52e8540cfd9dee3566ffb71b157b4">更多...</a><br /></td></tr>
<tr class="separator:abcc52e8540cfd9dee3566ffb71b157b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c4a9f595996861a3b048a256cca1b19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9c4a9f595996861a3b048a256cca1b19">GPIO_AFRH_AFR9_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a9c4a9f595996861a3b048a256cca1b19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8201a86f04e8bbf48a0350564cf88f18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8201a86f04e8bbf48a0350564cf88f18">GPIO_AFRH_AFR9</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9c4a9f595996861a3b048a256cca1b19">GPIO_AFRH_AFR9_Pos</a>)</td></tr>
<tr class="memdesc:a8201a86f04e8bbf48a0350564cf88f18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 9 of portx  <a href="reg__gpio_8h.html#a8201a86f04e8bbf48a0350564cf88f18">更多...</a><br /></td></tr>
<tr class="separator:a8201a86f04e8bbf48a0350564cf88f18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2620d9eefda61ca557f0d752e8cb11f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2620d9eefda61ca557f0d752e8cb11f3">GPIO_AFRH_AFR10_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a2620d9eefda61ca557f0d752e8cb11f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d95137cc765f4a143975b1a71a3044c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4d95137cc765f4a143975b1a71a3044c">GPIO_AFRH_AFR10</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2620d9eefda61ca557f0d752e8cb11f3">GPIO_AFRH_AFR10_Pos</a>)</td></tr>
<tr class="memdesc:a4d95137cc765f4a143975b1a71a3044c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 10 of portx  <a href="reg__gpio_8h.html#a4d95137cc765f4a143975b1a71a3044c">更多...</a><br /></td></tr>
<tr class="separator:a4d95137cc765f4a143975b1a71a3044c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0de316c79a91aa517717714f5043ebd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#af0de316c79a91aa517717714f5043ebd">GPIO_AFRH_AFR11_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:af0de316c79a91aa517717714f5043ebd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a403118db111fb39638e455b6078c62e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a403118db111fb39638e455b6078c62e4">GPIO_AFRH_AFR11</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#af0de316c79a91aa517717714f5043ebd">GPIO_AFRH_AFR11_Pos</a>)</td></tr>
<tr class="memdesc:a403118db111fb39638e455b6078c62e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 11 of portx  <a href="reg__gpio_8h.html#a403118db111fb39638e455b6078c62e4">更多...</a><br /></td></tr>
<tr class="separator:a403118db111fb39638e455b6078c62e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f55754b98edb6c4e48331c25ca05f1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6f55754b98edb6c4e48331c25ca05f1c">GPIO_AFRH_AFR12_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a6f55754b98edb6c4e48331c25ca05f1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c711977e28b7b953fa9c8f5c144924b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c711977e28b7b953fa9c8f5c144924b">GPIO_AFRH_AFR12</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6f55754b98edb6c4e48331c25ca05f1c">GPIO_AFRH_AFR12_Pos</a>)</td></tr>
<tr class="memdesc:a2c711977e28b7b953fa9c8f5c144924b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 12 of portx  <a href="reg__gpio_8h.html#a2c711977e28b7b953fa9c8f5c144924b">更多...</a><br /></td></tr>
<tr class="separator:a2c711977e28b7b953fa9c8f5c144924b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c4f726eeabcd33c817ec06af36a0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a53c4f726eeabcd33c817ec06af36a0cc">GPIO_AFRH_AFR13_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a53c4f726eeabcd33c817ec06af36a0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04e26c60b7e350a9745b809cb9e57dec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a04e26c60b7e350a9745b809cb9e57dec">GPIO_AFRH_AFR13</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a53c4f726eeabcd33c817ec06af36a0cc">GPIO_AFRH_AFR13_Pos</a>)</td></tr>
<tr class="memdesc:a04e26c60b7e350a9745b809cb9e57dec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 13 of portx  <a href="reg__gpio_8h.html#a04e26c60b7e350a9745b809cb9e57dec">更多...</a><br /></td></tr>
<tr class="separator:a04e26c60b7e350a9745b809cb9e57dec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0055a6015c6e09f394ba8f8a8ee76749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0055a6015c6e09f394ba8f8a8ee76749">GPIO_AFRH_AFR14_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a0055a6015c6e09f394ba8f8a8ee76749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2673f68ac5702e8bdd1e113303d8eadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2673f68ac5702e8bdd1e113303d8eadc">GPIO_AFRH_AFR14</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0055a6015c6e09f394ba8f8a8ee76749">GPIO_AFRH_AFR14_Pos</a>)</td></tr>
<tr class="memdesc:a2673f68ac5702e8bdd1e113303d8eadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 14 of portx  <a href="reg__gpio_8h.html#a2673f68ac5702e8bdd1e113303d8eadc">更多...</a><br /></td></tr>
<tr class="separator:a2673f68ac5702e8bdd1e113303d8eadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1814fe6f7cba87aea3a0e9eb8395e35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a1814fe6f7cba87aea3a0e9eb8395e35d">GPIO_AFRH_AFR15_Pos</a>&#160;&#160;&#160;(28)</td></tr>
<tr class="separator:a1814fe6f7cba87aea3a0e9eb8395e35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac54466da17864034977eac37025f286d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac54466da17864034977eac37025f286d">GPIO_AFRH_AFR15</a>&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1814fe6f7cba87aea3a0e9eb8395e35d">GPIO_AFRH_AFR15_Pos</a>)</td></tr>
<tr class="memdesc:ac54466da17864034977eac37025f286d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiplexing function selection for bit 15 of portx  <a href="reg__gpio_8h.html#ac54466da17864034977eac37025f286d">更多...</a><br /></td></tr>
<tr class="separator:ac54466da17864034977eac37025f286d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f73bbd510c5a00238728ea58ad515d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a5f73bbd510c5a00238728ea58ad515d7">GPIO_AF_MODEMASK</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a5f73bbd510c5a00238728ea58ad515d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a5f73bbd510c5a00238728ea58ad515d7">更多...</a><br /></td></tr>
<tr class="separator:a5f73bbd510c5a00238728ea58ad515d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9103c64cbe40d141c2cc722db7c66b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a9103c64cbe40d141c2cc722db7c66b94">GPIO_AF_MODE0</a>&#160;&#160;&#160;(0x00U)</td></tr>
<tr class="memdesc:a9103c64cbe40d141c2cc722db7c66b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 0  <a href="reg__gpio_8h.html#a9103c64cbe40d141c2cc722db7c66b94">更多...</a><br /></td></tr>
<tr class="separator:a9103c64cbe40d141c2cc722db7c66b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d1d90b848e1571fd6bacb23ba4aab2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a6d1d90b848e1571fd6bacb23ba4aab2a">GPIO_AF_MODE1</a>&#160;&#160;&#160;(0x01U)</td></tr>
<tr class="memdesc:a6d1d90b848e1571fd6bacb23ba4aab2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 1  <a href="reg__gpio_8h.html#a6d1d90b848e1571fd6bacb23ba4aab2a">更多...</a><br /></td></tr>
<tr class="separator:a6d1d90b848e1571fd6bacb23ba4aab2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48813c163fced1fa15d9af3c1ab332e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a48813c163fced1fa15d9af3c1ab332e5">GPIO_AF_MODE2</a>&#160;&#160;&#160;(0x02U)</td></tr>
<tr class="memdesc:a48813c163fced1fa15d9af3c1ab332e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 2  <a href="reg__gpio_8h.html#a48813c163fced1fa15d9af3c1ab332e5">更多...</a><br /></td></tr>
<tr class="separator:a48813c163fced1fa15d9af3c1ab332e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade56c9301c5a559f108620f9a72b238e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ade56c9301c5a559f108620f9a72b238e">GPIO_AF_MODE3</a>&#160;&#160;&#160;(0x03U)</td></tr>
<tr class="memdesc:ade56c9301c5a559f108620f9a72b238e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 3  <a href="reg__gpio_8h.html#ade56c9301c5a559f108620f9a72b238e">更多...</a><br /></td></tr>
<tr class="separator:ade56c9301c5a559f108620f9a72b238e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42912e6654a45e3035d6791f9820a6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ae42912e6654a45e3035d6791f9820a6f">GPIO_AF_MODE4</a>&#160;&#160;&#160;(0x04U)</td></tr>
<tr class="memdesc:ae42912e6654a45e3035d6791f9820a6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 4  <a href="reg__gpio_8h.html#ae42912e6654a45e3035d6791f9820a6f">更多...</a><br /></td></tr>
<tr class="separator:ae42912e6654a45e3035d6791f9820a6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14e6e295506720af75853f482d91d96e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a14e6e295506720af75853f482d91d96e">GPIO_AF_MODE5</a>&#160;&#160;&#160;(0x05U)</td></tr>
<tr class="memdesc:a14e6e295506720af75853f482d91d96e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 5  <a href="reg__gpio_8h.html#a14e6e295506720af75853f482d91d96e">更多...</a><br /></td></tr>
<tr class="separator:a14e6e295506720af75853f482d91d96e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac98de51af6ce0217d32426763941b5ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac98de51af6ce0217d32426763941b5ae">GPIO_AF_MODE6</a>&#160;&#160;&#160;(0x06U)</td></tr>
<tr class="memdesc:ac98de51af6ce0217d32426763941b5ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 6  <a href="reg__gpio_8h.html#ac98de51af6ce0217d32426763941b5ae">更多...</a><br /></td></tr>
<tr class="separator:ac98de51af6ce0217d32426763941b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b27152d4e7e9d1a379e6120167882e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0b27152d4e7e9d1a379e6120167882e8">GPIO_AF_MODE7</a>&#160;&#160;&#160;(0x07U)</td></tr>
<tr class="memdesc:a0b27152d4e7e9d1a379e6120167882e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 7  <a href="reg__gpio_8h.html#a0b27152d4e7e9d1a379e6120167882e8">更多...</a><br /></td></tr>
<tr class="separator:a0b27152d4e7e9d1a379e6120167882e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a0055f944be80dfa3dcb7d526fd3f0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0a0055f944be80dfa3dcb7d526fd3f0b">GPIO_AF_MODE8</a>&#160;&#160;&#160;(0x08U)</td></tr>
<tr class="memdesc:a0a0055f944be80dfa3dcb7d526fd3f0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 8  <a href="reg__gpio_8h.html#a0a0055f944be80dfa3dcb7d526fd3f0b">更多...</a><br /></td></tr>
<tr class="separator:a0a0055f944be80dfa3dcb7d526fd3f0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4a819d2b1005fc1a57c9525411d0103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#ac4a819d2b1005fc1a57c9525411d0103">GPIO_AF_MODE9</a>&#160;&#160;&#160;(0x09U)</td></tr>
<tr class="memdesc:ac4a819d2b1005fc1a57c9525411d0103"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 9  <a href="reg__gpio_8h.html#ac4a819d2b1005fc1a57c9525411d0103">更多...</a><br /></td></tr>
<tr class="separator:ac4a819d2b1005fc1a57c9525411d0103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e2fdeca6f12659a7f458b4d28e76c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4e2fdeca6f12659a7f458b4d28e76c6c">GPIO_AF_MODE10</a>&#160;&#160;&#160;(0x0AU)</td></tr>
<tr class="memdesc:a4e2fdeca6f12659a7f458b4d28e76c6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 10  <a href="reg__gpio_8h.html#a4e2fdeca6f12659a7f458b4d28e76c6c">更多...</a><br /></td></tr>
<tr class="separator:a4e2fdeca6f12659a7f458b4d28e76c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ef70e023a2b8ad6e1eeaa28b4d7854d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a0ef70e023a2b8ad6e1eeaa28b4d7854d">GPIO_AF_MODE11</a>&#160;&#160;&#160;(0x0BU)</td></tr>
<tr class="memdesc:a0ef70e023a2b8ad6e1eeaa28b4d7854d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 11  <a href="reg__gpio_8h.html#a0ef70e023a2b8ad6e1eeaa28b4d7854d">更多...</a><br /></td></tr>
<tr class="separator:a0ef70e023a2b8ad6e1eeaa28b4d7854d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c25d42b70c031c0bc985d1d0f723316"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a2c25d42b70c031c0bc985d1d0f723316">GPIO_AF_MODE12</a>&#160;&#160;&#160;(0x0CU)</td></tr>
<tr class="memdesc:a2c25d42b70c031c0bc985d1d0f723316"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 12  <a href="reg__gpio_8h.html#a2c25d42b70c031c0bc985d1d0f723316">更多...</a><br /></td></tr>
<tr class="separator:a2c25d42b70c031c0bc985d1d0f723316"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b6b31dd0ad75f448fe8a256e8921402"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a4b6b31dd0ad75f448fe8a256e8921402">GPIO_AF_MODE13</a>&#160;&#160;&#160;(0x0DU)</td></tr>
<tr class="memdesc:a4b6b31dd0ad75f448fe8a256e8921402"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 13  <a href="reg__gpio_8h.html#a4b6b31dd0ad75f448fe8a256e8921402">更多...</a><br /></td></tr>
<tr class="separator:a4b6b31dd0ad75f448fe8a256e8921402"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111aaad4cb56d8838da9b327e8d09807"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a111aaad4cb56d8838da9b327e8d09807">GPIO_AF_MODE14</a>&#160;&#160;&#160;(0x0EU)</td></tr>
<tr class="memdesc:a111aaad4cb56d8838da9b327e8d09807"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 14  <a href="reg__gpio_8h.html#a111aaad4cb56d8838da9b327e8d09807">更多...</a><br /></td></tr>
<tr class="separator:a111aaad4cb56d8838da9b327e8d09807"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f4cd10b4f857e3c2e8640eae3f7e23d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__gpio_8h.html#a8f4cd10b4f857e3c2e8640eae3f7e23d">GPIO_AF_MODE15</a>&#160;&#160;&#160;(0x0FU)</td></tr>
<tr class="memdesc:a8f4cd10b4f857e3c2e8640eae3f7e23d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode = 15  <a href="reg__gpio_8h.html#a8f4cd10b4f857e3c2e8640eae3f7e23d">更多...</a><br /></td></tr>
<tr class="separator:a8f4cd10b4f857e3c2e8640eae3f7e23d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. </p>
<dl class="section author"><dt>作者</dt><dd>AE TEAM </dd></dl>
<dl class="section attention"><dt>注意</dt><dd></dd></dl>
<p>THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.</p>
<h2><center> COPYRIGHT MINDMOTION </center></h2>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 中定义.</p>
</div><h2 class="groupheader">宏定义说明</h2>
<a id="a9103c64cbe40d141c2cc722db7c66b94" name="a9103c64cbe40d141c2cc722db7c66b94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9103c64cbe40d141c2cc722db7c66b94">&#9670;&#160;</a></span>GPIO_AF_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE0&#160;&#160;&#160;(0x00U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00678">678</a> 行定义.</p>

</div>
</div>
<a id="a6d1d90b848e1571fd6bacb23ba4aab2a" name="a6d1d90b848e1571fd6bacb23ba4aab2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1d90b848e1571fd6bacb23ba4aab2a">&#9670;&#160;</a></span>GPIO_AF_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE1&#160;&#160;&#160;(0x01U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00679">679</a> 行定义.</p>

</div>
</div>
<a id="a4e2fdeca6f12659a7f458b4d28e76c6c" name="a4e2fdeca6f12659a7f458b4d28e76c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2fdeca6f12659a7f458b4d28e76c6c">&#9670;&#160;</a></span>GPIO_AF_MODE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE10&#160;&#160;&#160;(0x0AU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00688">688</a> 行定义.</p>

</div>
</div>
<a id="a0ef70e023a2b8ad6e1eeaa28b4d7854d" name="a0ef70e023a2b8ad6e1eeaa28b4d7854d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef70e023a2b8ad6e1eeaa28b4d7854d">&#9670;&#160;</a></span>GPIO_AF_MODE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE11&#160;&#160;&#160;(0x0BU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00689">689</a> 行定义.</p>

</div>
</div>
<a id="a2c25d42b70c031c0bc985d1d0f723316" name="a2c25d42b70c031c0bc985d1d0f723316"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c25d42b70c031c0bc985d1d0f723316">&#9670;&#160;</a></span>GPIO_AF_MODE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE12&#160;&#160;&#160;(0x0CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00690">690</a> 行定义.</p>

</div>
</div>
<a id="a4b6b31dd0ad75f448fe8a256e8921402" name="a4b6b31dd0ad75f448fe8a256e8921402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b6b31dd0ad75f448fe8a256e8921402">&#9670;&#160;</a></span>GPIO_AF_MODE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE13&#160;&#160;&#160;(0x0DU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00691">691</a> 行定义.</p>

</div>
</div>
<a id="a111aaad4cb56d8838da9b327e8d09807" name="a111aaad4cb56d8838da9b327e8d09807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a111aaad4cb56d8838da9b327e8d09807">&#9670;&#160;</a></span>GPIO_AF_MODE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE14&#160;&#160;&#160;(0x0EU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00692">692</a> 行定义.</p>

</div>
</div>
<a id="a8f4cd10b4f857e3c2e8640eae3f7e23d" name="a8f4cd10b4f857e3c2e8640eae3f7e23d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f4cd10b4f857e3c2e8640eae3f7e23d">&#9670;&#160;</a></span>GPIO_AF_MODE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE15&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00693">693</a> 行定义.</p>

</div>
</div>
<a id="a48813c163fced1fa15d9af3c1ab332e5" name="a48813c163fced1fa15d9af3c1ab332e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a48813c163fced1fa15d9af3c1ab332e5">&#9670;&#160;</a></span>GPIO_AF_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE2&#160;&#160;&#160;(0x02U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00680">680</a> 行定义.</p>

</div>
</div>
<a id="ade56c9301c5a559f108620f9a72b238e" name="ade56c9301c5a559f108620f9a72b238e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade56c9301c5a559f108620f9a72b238e">&#9670;&#160;</a></span>GPIO_AF_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE3&#160;&#160;&#160;(0x03U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00681">681</a> 行定义.</p>

</div>
</div>
<a id="ae42912e6654a45e3035d6791f9820a6f" name="ae42912e6654a45e3035d6791f9820a6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae42912e6654a45e3035d6791f9820a6f">&#9670;&#160;</a></span>GPIO_AF_MODE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE4&#160;&#160;&#160;(0x04U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00682">682</a> 行定义.</p>

</div>
</div>
<a id="a14e6e295506720af75853f482d91d96e" name="a14e6e295506720af75853f482d91d96e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14e6e295506720af75853f482d91d96e">&#9670;&#160;</a></span>GPIO_AF_MODE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE5&#160;&#160;&#160;(0x05U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00683">683</a> 行定义.</p>

</div>
</div>
<a id="ac98de51af6ce0217d32426763941b5ae" name="ac98de51af6ce0217d32426763941b5ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac98de51af6ce0217d32426763941b5ae">&#9670;&#160;</a></span>GPIO_AF_MODE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE6&#160;&#160;&#160;(0x06U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00684">684</a> 行定义.</p>

</div>
</div>
<a id="a0b27152d4e7e9d1a379e6120167882e8" name="a0b27152d4e7e9d1a379e6120167882e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b27152d4e7e9d1a379e6120167882e8">&#9670;&#160;</a></span>GPIO_AF_MODE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE7&#160;&#160;&#160;(0x07U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00685">685</a> 行定义.</p>

</div>
</div>
<a id="a0a0055f944be80dfa3dcb7d526fd3f0b" name="a0a0055f944be80dfa3dcb7d526fd3f0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a0055f944be80dfa3dcb7d526fd3f0b">&#9670;&#160;</a></span>GPIO_AF_MODE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE8&#160;&#160;&#160;(0x08U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00686">686</a> 行定义.</p>

</div>
</div>
<a id="ac4a819d2b1005fc1a57c9525411d0103" name="ac4a819d2b1005fc1a57c9525411d0103"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4a819d2b1005fc1a57c9525411d0103">&#9670;&#160;</a></span>GPIO_AF_MODE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODE9&#160;&#160;&#160;(0x09U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00687">687</a> 行定义.</p>

</div>
</div>
<a id="a5f73bbd510c5a00238728ea58ad515d7" name="a5f73bbd510c5a00238728ea58ad515d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f73bbd510c5a00238728ea58ad515d7">&#9670;&#160;</a></span>GPIO_AF_MODEMASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AF_MODEMASK&#160;&#160;&#160;(0x0FU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00677">677</a> 行定义.</p>

</div>
</div>
<a id="a4d95137cc765f4a143975b1a71a3044c" name="a4d95137cc765f4a143975b1a71a3044c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d95137cc765f4a143975b1a71a3044c">&#9670;&#160;</a></span>GPIO_AFRH_AFR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR10&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2620d9eefda61ca557f0d752e8cb11f3">GPIO_AFRH_AFR10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 10 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00666">666</a> 行定义.</p>

</div>
</div>
<a id="a2620d9eefda61ca557f0d752e8cb11f3" name="a2620d9eefda61ca557f0d752e8cb11f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2620d9eefda61ca557f0d752e8cb11f3">&#9670;&#160;</a></span>GPIO_AFRH_AFR10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR10_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00665">665</a> 行定义.</p>

</div>
</div>
<a id="a403118db111fb39638e455b6078c62e4" name="a403118db111fb39638e455b6078c62e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a403118db111fb39638e455b6078c62e4">&#9670;&#160;</a></span>GPIO_AFRH_AFR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR11&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#af0de316c79a91aa517717714f5043ebd">GPIO_AFRH_AFR11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 11 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00668">668</a> 行定义.</p>

</div>
</div>
<a id="af0de316c79a91aa517717714f5043ebd" name="af0de316c79a91aa517717714f5043ebd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af0de316c79a91aa517717714f5043ebd">&#9670;&#160;</a></span>GPIO_AFRH_AFR11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR11_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00667">667</a> 行定义.</p>

</div>
</div>
<a id="a2c711977e28b7b953fa9c8f5c144924b" name="a2c711977e28b7b953fa9c8f5c144924b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c711977e28b7b953fa9c8f5c144924b">&#9670;&#160;</a></span>GPIO_AFRH_AFR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR12&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6f55754b98edb6c4e48331c25ca05f1c">GPIO_AFRH_AFR12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 12 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00670">670</a> 行定义.</p>

</div>
</div>
<a id="a6f55754b98edb6c4e48331c25ca05f1c" name="a6f55754b98edb6c4e48331c25ca05f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f55754b98edb6c4e48331c25ca05f1c">&#9670;&#160;</a></span>GPIO_AFRH_AFR12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR12_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00669">669</a> 行定义.</p>

</div>
</div>
<a id="a04e26c60b7e350a9745b809cb9e57dec" name="a04e26c60b7e350a9745b809cb9e57dec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04e26c60b7e350a9745b809cb9e57dec">&#9670;&#160;</a></span>GPIO_AFRH_AFR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR13&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a53c4f726eeabcd33c817ec06af36a0cc">GPIO_AFRH_AFR13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 13 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00672">672</a> 行定义.</p>

</div>
</div>
<a id="a53c4f726eeabcd33c817ec06af36a0cc" name="a53c4f726eeabcd33c817ec06af36a0cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c4f726eeabcd33c817ec06af36a0cc">&#9670;&#160;</a></span>GPIO_AFRH_AFR13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR13_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00671">671</a> 行定义.</p>

</div>
</div>
<a id="a2673f68ac5702e8bdd1e113303d8eadc" name="a2673f68ac5702e8bdd1e113303d8eadc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2673f68ac5702e8bdd1e113303d8eadc">&#9670;&#160;</a></span>GPIO_AFRH_AFR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR14&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0055a6015c6e09f394ba8f8a8ee76749">GPIO_AFRH_AFR14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 14 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00674">674</a> 行定义.</p>

</div>
</div>
<a id="a0055a6015c6e09f394ba8f8a8ee76749" name="a0055a6015c6e09f394ba8f8a8ee76749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0055a6015c6e09f394ba8f8a8ee76749">&#9670;&#160;</a></span>GPIO_AFRH_AFR14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR14_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00673">673</a> 行定义.</p>

</div>
</div>
<a id="ac54466da17864034977eac37025f286d" name="ac54466da17864034977eac37025f286d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac54466da17864034977eac37025f286d">&#9670;&#160;</a></span>GPIO_AFRH_AFR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR15&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1814fe6f7cba87aea3a0e9eb8395e35d">GPIO_AFRH_AFR15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 15 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00676">676</a> 行定义.</p>

</div>
</div>
<a id="a1814fe6f7cba87aea3a0e9eb8395e35d" name="a1814fe6f7cba87aea3a0e9eb8395e35d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1814fe6f7cba87aea3a0e9eb8395e35d">&#9670;&#160;</a></span>GPIO_AFRH_AFR15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR15_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00675">675</a> 行定义.</p>

</div>
</div>
<a id="abcc52e8540cfd9dee3566ffb71b157b4" name="abcc52e8540cfd9dee3566ffb71b157b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcc52e8540cfd9dee3566ffb71b157b4">&#9670;&#160;</a></span>GPIO_AFRH_AFR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR8&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a298add99f62ba8ea507a4d1a5c7fb548">GPIO_AFRH_AFR8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 8 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00662">662</a> 行定义.</p>

</div>
</div>
<a id="a298add99f62ba8ea507a4d1a5c7fb548" name="a298add99f62ba8ea507a4d1a5c7fb548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a298add99f62ba8ea507a4d1a5c7fb548">&#9670;&#160;</a></span>GPIO_AFRH_AFR8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR8_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_AFRH Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00661">661</a> 行定义.</p>

</div>
</div>
<a id="a8201a86f04e8bbf48a0350564cf88f18" name="a8201a86f04e8bbf48a0350564cf88f18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8201a86f04e8bbf48a0350564cf88f18">&#9670;&#160;</a></span>GPIO_AFRH_AFR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR9&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9c4a9f595996861a3b048a256cca1b19">GPIO_AFRH_AFR9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 9 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00664">664</a> 行定义.</p>

</div>
</div>
<a id="a9c4a9f595996861a3b048a256cca1b19" name="a9c4a9f595996861a3b048a256cca1b19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c4a9f595996861a3b048a256cca1b19">&#9670;&#160;</a></span>GPIO_AFRH_AFR9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRH_AFR9_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00663">663</a> 行定义.</p>

</div>
</div>
<a id="afcff5635a6bfbfe9ed65f79429874f4a" name="afcff5635a6bfbfe9ed65f79429874f4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcff5635a6bfbfe9ed65f79429874f4a">&#9670;&#160;</a></span>GPIO_AFRL_AFR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR0&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3569510111fd82f80d5ec8d8796e5334">GPIO_AFRL_AFR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 0 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00642">642</a> 行定义.</p>

</div>
</div>
<a id="a3569510111fd82f80d5ec8d8796e5334" name="a3569510111fd82f80d5ec8d8796e5334"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3569510111fd82f80d5ec8d8796e5334">&#9670;&#160;</a></span>GPIO_AFRL_AFR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00641">641</a> 行定义.</p>

</div>
</div>
<a id="a06b7fbbf908c4b9a7049aa8755f20fd0" name="a06b7fbbf908c4b9a7049aa8755f20fd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06b7fbbf908c4b9a7049aa8755f20fd0">&#9670;&#160;</a></span>GPIO_AFRL_AFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR1&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3fbcfadbee7cfe386df8cbc74eb4b920">GPIO_AFRL_AFR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 1 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00644">644</a> 行定义.</p>

</div>
</div>
<a id="a3fbcfadbee7cfe386df8cbc74eb4b920" name="a3fbcfadbee7cfe386df8cbc74eb4b920"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fbcfadbee7cfe386df8cbc74eb4b920">&#9670;&#160;</a></span>GPIO_AFRL_AFR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR1_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00643">643</a> 行定义.</p>

</div>
</div>
<a id="a70b40b8fdc72a949df546a51bbe3e08e" name="a70b40b8fdc72a949df546a51bbe3e08e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b40b8fdc72a949df546a51bbe3e08e">&#9670;&#160;</a></span>GPIO_AFRL_AFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR2&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#aae4c41e8a7b6f1b755fd91aa6955a355">GPIO_AFRL_AFR2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 2 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00646">646</a> 行定义.</p>

</div>
</div>
<a id="aae4c41e8a7b6f1b755fd91aa6955a355" name="aae4c41e8a7b6f1b755fd91aa6955a355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4c41e8a7b6f1b755fd91aa6955a355">&#9670;&#160;</a></span>GPIO_AFRL_AFR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR2_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00645">645</a> 行定义.</p>

</div>
</div>
<a id="a49bb4336aa65ad6d4442c7662ed503f3" name="a49bb4336aa65ad6d4442c7662ed503f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49bb4336aa65ad6d4442c7662ed503f3">&#9670;&#160;</a></span>GPIO_AFRL_AFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR3&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2332a752df1ad983ece4356889617772">GPIO_AFRL_AFR3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 3 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00648">648</a> 行定义.</p>

</div>
</div>
<a id="a2332a752df1ad983ece4356889617772" name="a2332a752df1ad983ece4356889617772"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2332a752df1ad983ece4356889617772">&#9670;&#160;</a></span>GPIO_AFRL_AFR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR3_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00647">647</a> 行定义.</p>

</div>
</div>
<a id="aa2d980e10b2305e1100c15139169e5e9" name="aa2d980e10b2305e1100c15139169e5e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2d980e10b2305e1100c15139169e5e9">&#9670;&#160;</a></span>GPIO_AFRL_AFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR4&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d3d4eaad3b2f9de58aa93645f76a807">GPIO_AFRL_AFR4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 4 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00650">650</a> 行定义.</p>

</div>
</div>
<a id="a6d3d4eaad3b2f9de58aa93645f76a807" name="a6d3d4eaad3b2f9de58aa93645f76a807"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d3d4eaad3b2f9de58aa93645f76a807">&#9670;&#160;</a></span>GPIO_AFRL_AFR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR4_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00649">649</a> 行定义.</p>

</div>
</div>
<a id="a2f2fe5a8636609b247bf276337e7e29d" name="a2f2fe5a8636609b247bf276337e7e29d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f2fe5a8636609b247bf276337e7e29d">&#9670;&#160;</a></span>GPIO_AFRL_AFR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR5&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#aaf6c105dbd995050eebcc7663c8c9564">GPIO_AFRL_AFR5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 5 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00652">652</a> 行定义.</p>

</div>
</div>
<a id="aaf6c105dbd995050eebcc7663c8c9564" name="aaf6c105dbd995050eebcc7663c8c9564"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf6c105dbd995050eebcc7663c8c9564">&#9670;&#160;</a></span>GPIO_AFRL_AFR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR5_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00651">651</a> 行定义.</p>

</div>
</div>
<a id="a9f607433f0452044d299c06d7d37aabe" name="a9f607433f0452044d299c06d7d37aabe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f607433f0452044d299c06d7d37aabe">&#9670;&#160;</a></span>GPIO_AFRL_AFR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR6&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3f708f3e7fcae98cafa7dc3d10e8cbd7">GPIO_AFRL_AFR6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 6 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00654">654</a> 行定义.</p>

</div>
</div>
<a id="a3f708f3e7fcae98cafa7dc3d10e8cbd7" name="a3f708f3e7fcae98cafa7dc3d10e8cbd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f708f3e7fcae98cafa7dc3d10e8cbd7">&#9670;&#160;</a></span>GPIO_AFRL_AFR6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR6_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00653">653</a> 行定义.</p>

</div>
</div>
<a id="a021aab5af564c53d2ae3b2a6d83b3cc8" name="a021aab5af564c53d2ae3b2a6d83b3cc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a021aab5af564c53d2ae3b2a6d83b3cc8">&#9670;&#160;</a></span>GPIO_AFRL_AFR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR7&#160;&#160;&#160;(0x0FU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a760aff79e70b000009a8a22fecb737f9">GPIO_AFRL_AFR7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multiplexing function selection for bit 7 of portx </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00656">656</a> 行定义.</p>

</div>
</div>
<a id="a760aff79e70b000009a8a22fecb737f9" name="a760aff79e70b000009a8a22fecb737f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a760aff79e70b000009a8a22fecb737f9">&#9670;&#160;</a></span>GPIO_AFRL_AFR7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_AFRL_AFR7_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00655">655</a> 行定义.</p>

</div>
</div>
<a id="a4cee5b4a7baa8fc599f4af9d73c1ef75" name="a4cee5b4a7baa8fc599f4af9d73c1ef75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cee5b4a7baa8fc599f4af9d73c1ef75">&#9670;&#160;</a></span>GPIO_BRR_BR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5d8030c7ce982bcaf4c1cefb651b1c85">GPIO_BRR_BR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00448">448</a> 行定义.</p>

</div>
</div>
<a id="ad8acd11feb4223a7ca438effb3d926fc" name="ad8acd11feb4223a7ca438effb3d926fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8acd11feb4223a7ca438effb3d926fc">&#9670;&#160;</a></span>GPIO_BRR_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa4adfe8c79c3cf7e0fb7e8714ae15adf">GPIO_BRR_BR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00454">454</a> 行定义.</p>

</div>
</div>
<a id="aa4adfe8c79c3cf7e0fb7e8714ae15adf" name="aa4adfe8c79c3cf7e0fb7e8714ae15adf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4adfe8c79c3cf7e0fb7e8714ae15adf">&#9670;&#160;</a></span>GPIO_BRR_BR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_BRR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00453">453</a> 行定义.</p>

</div>
</div>
<a id="a68f94e96c502467ad528983494cb6645" name="a68f94e96c502467ad528983494cb6645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68f94e96c502467ad528983494cb6645">&#9670;&#160;</a></span>GPIO_BRR_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a483e475a913145601000fc57ef63afcd">GPIO_BRR_BR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00456">456</a> 行定义.</p>

</div>
</div>
<a id="a8fe20398333e9f7e5c247e0bcfcd1d31" name="a8fe20398333e9f7e5c247e0bcfcd1d31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fe20398333e9f7e5c247e0bcfcd1d31">&#9670;&#160;</a></span>GPIO_BRR_BR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a08c89c18c00e1747d1392245f4fdeb19">GPIO_BRR_BR10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00474">474</a> 行定义.</p>

</div>
</div>
<a id="a08c89c18c00e1747d1392245f4fdeb19" name="a08c89c18c00e1747d1392245f4fdeb19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08c89c18c00e1747d1392245f4fdeb19">&#9670;&#160;</a></span>GPIO_BRR_BR10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00473">473</a> 行定义.</p>

</div>
</div>
<a id="ac65c4bf495800254168edce220f12294" name="ac65c4bf495800254168edce220f12294"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac65c4bf495800254168edce220f12294">&#9670;&#160;</a></span>GPIO_BRR_BR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3a92027f04f25fd1b7ec7ad660052b42">GPIO_BRR_BR11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00476">476</a> 行定义.</p>

</div>
</div>
<a id="a3a92027f04f25fd1b7ec7ad660052b42" name="a3a92027f04f25fd1b7ec7ad660052b42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a92027f04f25fd1b7ec7ad660052b42">&#9670;&#160;</a></span>GPIO_BRR_BR11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR11_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00475">475</a> 行定义.</p>

</div>
</div>
<a id="a443c4943581f7590d706b183fb47250e" name="a443c4943581f7590d706b183fb47250e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a443c4943581f7590d706b183fb47250e">&#9670;&#160;</a></span>GPIO_BRR_BR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a372754b6a71cbf3d09b959b2eef5fa7f">GPIO_BRR_BR12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00478">478</a> 行定义.</p>

</div>
</div>
<a id="a372754b6a71cbf3d09b959b2eef5fa7f" name="a372754b6a71cbf3d09b959b2eef5fa7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a372754b6a71cbf3d09b959b2eef5fa7f">&#9670;&#160;</a></span>GPIO_BRR_BR12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR12_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00477">477</a> 行定义.</p>

</div>
</div>
<a id="a41f1e586a459fe54089921daed6b99cc" name="a41f1e586a459fe54089921daed6b99cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41f1e586a459fe54089921daed6b99cc">&#9670;&#160;</a></span>GPIO_BRR_BR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2dd4f25b9a855fb50ddc394a2384ccf2">GPIO_BRR_BR13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00480">480</a> 行定义.</p>

</div>
</div>
<a id="a2dd4f25b9a855fb50ddc394a2384ccf2" name="a2dd4f25b9a855fb50ddc394a2384ccf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dd4f25b9a855fb50ddc394a2384ccf2">&#9670;&#160;</a></span>GPIO_BRR_BR13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR13_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00479">479</a> 行定义.</p>

</div>
</div>
<a id="a4a77aa07922b7541f1e1c936a6651713" name="a4a77aa07922b7541f1e1c936a6651713"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a77aa07922b7541f1e1c936a6651713">&#9670;&#160;</a></span>GPIO_BRR_BR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a10e2ac4dac68a55a7c574736a2964312">GPIO_BRR_BR14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00482">482</a> 行定义.</p>

</div>
</div>
<a id="a10e2ac4dac68a55a7c574736a2964312" name="a10e2ac4dac68a55a7c574736a2964312"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10e2ac4dac68a55a7c574736a2964312">&#9670;&#160;</a></span>GPIO_BRR_BR14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR14_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00481">481</a> 行定义.</p>

</div>
</div>
<a id="ab2ab1e0d0902e871836ae13d70c566df" name="ab2ab1e0d0902e871836ae13d70c566df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2ab1e0d0902e871836ae13d70c566df">&#9670;&#160;</a></span>GPIO_BRR_BR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7d13b2c8e758203e32008267734f961f">GPIO_BRR_BR15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00484">484</a> 行定义.</p>

</div>
</div>
<a id="a7d13b2c8e758203e32008267734f961f" name="a7d13b2c8e758203e32008267734f961f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d13b2c8e758203e32008267734f961f">&#9670;&#160;</a></span>GPIO_BRR_BR15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR15_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00483">483</a> 行定义.</p>

</div>
</div>
<a id="a483e475a913145601000fc57ef63afcd" name="a483e475a913145601000fc57ef63afcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a483e475a913145601000fc57ef63afcd">&#9670;&#160;</a></span>GPIO_BRR_BR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00455">455</a> 行定义.</p>

</div>
</div>
<a id="aeebe4dddede0f14e00885b70c09bbd09" name="aeebe4dddede0f14e00885b70c09bbd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeebe4dddede0f14e00885b70c09bbd09">&#9670;&#160;</a></span>GPIO_BRR_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adb13164bb973d1a4591ca626903e66b7">GPIO_BRR_BR2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00458">458</a> 行定义.</p>

</div>
</div>
<a id="adb13164bb973d1a4591ca626903e66b7" name="adb13164bb973d1a4591ca626903e66b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb13164bb973d1a4591ca626903e66b7">&#9670;&#160;</a></span>GPIO_BRR_BR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR2_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00457">457</a> 行定义.</p>

</div>
</div>
<a id="a95b3047fcdfe9269f5a94b6412ec6a3c" name="a95b3047fcdfe9269f5a94b6412ec6a3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a95b3047fcdfe9269f5a94b6412ec6a3c">&#9670;&#160;</a></span>GPIO_BRR_BR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac814288cc968b01d3e7ee1b6d340a8dd">GPIO_BRR_BR3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00460">460</a> 行定义.</p>

</div>
</div>
<a id="ac814288cc968b01d3e7ee1b6d340a8dd" name="ac814288cc968b01d3e7ee1b6d340a8dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac814288cc968b01d3e7ee1b6d340a8dd">&#9670;&#160;</a></span>GPIO_BRR_BR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR3_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00459">459</a> 行定义.</p>

</div>
</div>
<a id="a8fc7d79f0103f892f8c3a87d8038525a" name="a8fc7d79f0103f892f8c3a87d8038525a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fc7d79f0103f892f8c3a87d8038525a">&#9670;&#160;</a></span>GPIO_BRR_BR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac9f7fabe9e3187ac070c2ed6e4ae7725">GPIO_BRR_BR4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00462">462</a> 行定义.</p>

</div>
</div>
<a id="ac9f7fabe9e3187ac070c2ed6e4ae7725" name="ac9f7fabe9e3187ac070c2ed6e4ae7725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac9f7fabe9e3187ac070c2ed6e4ae7725">&#9670;&#160;</a></span>GPIO_BRR_BR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR4_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00461">461</a> 行定义.</p>

</div>
</div>
<a id="a6cc7663eaa1496185041af93b4ff808b" name="a6cc7663eaa1496185041af93b4ff808b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cc7663eaa1496185041af93b4ff808b">&#9670;&#160;</a></span>GPIO_BRR_BR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6b24f01f67db366ff6adf86f5f940669">GPIO_BRR_BR5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00464">464</a> 行定义.</p>

</div>
</div>
<a id="a6b24f01f67db366ff6adf86f5f940669" name="a6b24f01f67db366ff6adf86f5f940669"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b24f01f67db366ff6adf86f5f940669">&#9670;&#160;</a></span>GPIO_BRR_BR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR5_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00463">463</a> 行定义.</p>

</div>
</div>
<a id="afa84d5cb9d0a0a945389ad0fef07eb2a" name="afa84d5cb9d0a0a945389ad0fef07eb2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa84d5cb9d0a0a945389ad0fef07eb2a">&#9670;&#160;</a></span>GPIO_BRR_BR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a22e8aaa7e05c2f824d6fc1ae83f04913">GPIO_BRR_BR6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00466">466</a> 行定义.</p>

</div>
</div>
<a id="a22e8aaa7e05c2f824d6fc1ae83f04913" name="a22e8aaa7e05c2f824d6fc1ae83f04913"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22e8aaa7e05c2f824d6fc1ae83f04913">&#9670;&#160;</a></span>GPIO_BRR_BR6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR6_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00465">465</a> 行定义.</p>

</div>
</div>
<a id="a5110afe1f5bda4fde7983b447ce162c4" name="a5110afe1f5bda4fde7983b447ce162c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5110afe1f5bda4fde7983b447ce162c4">&#9670;&#160;</a></span>GPIO_BRR_BR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a321d9cc2bc9fd4601694780ac4fcc7f6">GPIO_BRR_BR7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00468">468</a> 行定义.</p>

</div>
</div>
<a id="a321d9cc2bc9fd4601694780ac4fcc7f6" name="a321d9cc2bc9fd4601694780ac4fcc7f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321d9cc2bc9fd4601694780ac4fcc7f6">&#9670;&#160;</a></span>GPIO_BRR_BR7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR7_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00467">467</a> 行定义.</p>

</div>
</div>
<a id="ae1560a3457fcec47c6f1871cf225557e" name="ae1560a3457fcec47c6f1871cf225557e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1560a3457fcec47c6f1871cf225557e">&#9670;&#160;</a></span>GPIO_BRR_BR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af45a746e5bb2a1c132093a2844d22683">GPIO_BRR_BR8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00470">470</a> 行定义.</p>

</div>
</div>
<a id="af45a746e5bb2a1c132093a2844d22683" name="af45a746e5bb2a1c132093a2844d22683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af45a746e5bb2a1c132093a2844d22683">&#9670;&#160;</a></span>GPIO_BRR_BR8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR8_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00469">469</a> 行定义.</p>

</div>
</div>
<a id="a248ac798aa8fdd42573fa6ff4762ba58" name="a248ac798aa8fdd42573fa6ff4762ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248ac798aa8fdd42573fa6ff4762ba58">&#9670;&#160;</a></span>GPIO_BRR_BR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a84ae3878f9088d349453430a79e26810">GPIO_BRR_BR9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00472">472</a> 行定义.</p>

</div>
</div>
<a id="a84ae3878f9088d349453430a79e26810" name="a84ae3878f9088d349453430a79e26810"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a84ae3878f9088d349453430a79e26810">&#9670;&#160;</a></span>GPIO_BRR_BR9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR9_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00471">471</a> 行定义.</p>

</div>
</div>
<a id="a5d8030c7ce982bcaf4c1cefb651b1c85" name="a5d8030c7ce982bcaf4c1cefb651b1c85"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8030c7ce982bcaf4c1cefb651b1c85">&#9670;&#160;</a></span>GPIO_BRR_BR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BRR_BR_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_BRR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00447">447</a> 行定义.</p>

</div>
</div>
<a id="a44316fb208a551d63550ab435a65faaf" name="a44316fb208a551d63550ab435a65faaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44316fb208a551d63550ab435a65faaf">&#9670;&#160;</a></span>GPIO_BSRR_BR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9b9e4440bb44a4ab919e9a0171af788b">GPIO_BSRR_BR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00412">412</a> 行定义.</p>

</div>
</div>
<a id="a9b9e4440bb44a4ab919e9a0171af788b" name="a9b9e4440bb44a4ab919e9a0171af788b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b9e4440bb44a4ab919e9a0171af788b">&#9670;&#160;</a></span>GPIO_BSRR_BR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR0_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00411">411</a> 行定义.</p>

</div>
</div>
<a id="a855ce6a1019d453bd1fbe9f61b5531b8" name="a855ce6a1019d453bd1fbe9f61b5531b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a855ce6a1019d453bd1fbe9f61b5531b8">&#9670;&#160;</a></span>GPIO_BSRR_BR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a075d239db694cea8f30c70534ddf7be9">GPIO_BSRR_BR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00414">414</a> 行定义.</p>

</div>
</div>
<a id="a98581ac23be9f4fa003686d2ea523a81" name="a98581ac23be9f4fa003686d2ea523a81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98581ac23be9f4fa003686d2ea523a81">&#9670;&#160;</a></span>GPIO_BSRR_BR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a968f494c3928ba28bfa7c87da5f2cbaa">GPIO_BSRR_BR10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00432">432</a> 行定义.</p>

</div>
</div>
<a id="a968f494c3928ba28bfa7c87da5f2cbaa" name="a968f494c3928ba28bfa7c87da5f2cbaa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a968f494c3928ba28bfa7c87da5f2cbaa">&#9670;&#160;</a></span>GPIO_BSRR_BR10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR10_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00431">431</a> 行定义.</p>

</div>
</div>
<a id="acedacd6c3e840a8172269cac3dbb550b" name="acedacd6c3e840a8172269cac3dbb550b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acedacd6c3e840a8172269cac3dbb550b">&#9670;&#160;</a></span>GPIO_BSRR_BR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b421b338b145649e8937806472a59c6">GPIO_BSRR_BR11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00434">434</a> 行定义.</p>

</div>
</div>
<a id="a8b421b338b145649e8937806472a59c6" name="a8b421b338b145649e8937806472a59c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b421b338b145649e8937806472a59c6">&#9670;&#160;</a></span>GPIO_BSRR_BR11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR11_Pos&#160;&#160;&#160;(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00433">433</a> 行定义.</p>

</div>
</div>
<a id="a4622e78de418b59cd4199928801b6958" name="a4622e78de418b59cd4199928801b6958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4622e78de418b59cd4199928801b6958">&#9670;&#160;</a></span>GPIO_BSRR_BR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a79f141572b1c065dcabbc7ddfe4092f2">GPIO_BSRR_BR12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00436">436</a> 行定义.</p>

</div>
</div>
<a id="a79f141572b1c065dcabbc7ddfe4092f2" name="a79f141572b1c065dcabbc7ddfe4092f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79f141572b1c065dcabbc7ddfe4092f2">&#9670;&#160;</a></span>GPIO_BSRR_BR12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR12_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00435">435</a> 行定义.</p>

</div>
</div>
<a id="a292c1d0172620e0454ccc36f91f0c6ea" name="a292c1d0172620e0454ccc36f91f0c6ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a292c1d0172620e0454ccc36f91f0c6ea">&#9670;&#160;</a></span>GPIO_BSRR_BR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a53a07a77a4bb0457b13abfee48ed3e39">GPIO_BSRR_BR13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00438">438</a> 行定义.</p>

</div>
</div>
<a id="a53a07a77a4bb0457b13abfee48ed3e39" name="a53a07a77a4bb0457b13abfee48ed3e39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53a07a77a4bb0457b13abfee48ed3e39">&#9670;&#160;</a></span>GPIO_BSRR_BR13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR13_Pos&#160;&#160;&#160;(29)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00437">437</a> 行定义.</p>

</div>
</div>
<a id="a32477ac5ab4f5c7257ca332bb691b7cf" name="a32477ac5ab4f5c7257ca332bb691b7cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32477ac5ab4f5c7257ca332bb691b7cf">&#9670;&#160;</a></span>GPIO_BSRR_BR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1e6b3f0c1a866cd39319f28cacbb768e">GPIO_BSRR_BR14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00440">440</a> 行定义.</p>

</div>
</div>
<a id="a1e6b3f0c1a866cd39319f28cacbb768e" name="a1e6b3f0c1a866cd39319f28cacbb768e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e6b3f0c1a866cd39319f28cacbb768e">&#9670;&#160;</a></span>GPIO_BSRR_BR14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR14_Pos&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00439">439</a> 行定义.</p>

</div>
</div>
<a id="a3c6d612adeaae9b26d0ea4af74ffe1cd" name="a3c6d612adeaae9b26d0ea4af74ffe1cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c6d612adeaae9b26d0ea4af74ffe1cd">&#9670;&#160;</a></span>GPIO_BSRR_BR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a30d885f9a72889c6f1070b6da4d4d782">GPIO_BSRR_BR15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00442">442</a> 行定义.</p>

</div>
</div>
<a id="a30d885f9a72889c6f1070b6da4d4d782" name="a30d885f9a72889c6f1070b6da4d4d782"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30d885f9a72889c6f1070b6da4d4d782">&#9670;&#160;</a></span>GPIO_BSRR_BR15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR15_Pos&#160;&#160;&#160;(31)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00441">441</a> 行定义.</p>

</div>
</div>
<a id="a075d239db694cea8f30c70534ddf7be9" name="a075d239db694cea8f30c70534ddf7be9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a075d239db694cea8f30c70534ddf7be9">&#9670;&#160;</a></span>GPIO_BSRR_BR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR1_Pos&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00413">413</a> 行定义.</p>

</div>
</div>
<a id="a7ac2103861a8ab0c8c8fed5e3bf7db0a" name="a7ac2103861a8ab0c8c8fed5e3bf7db0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ac2103861a8ab0c8c8fed5e3bf7db0a">&#9670;&#160;</a></span>GPIO_BSRR_BR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c5825e38ef02071bf0d888ab636d241">GPIO_BSRR_BR2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00416">416</a> 行定义.</p>

</div>
</div>
<a id="a2c5825e38ef02071bf0d888ab636d241" name="a2c5825e38ef02071bf0d888ab636d241"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c5825e38ef02071bf0d888ab636d241">&#9670;&#160;</a></span>GPIO_BSRR_BR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR2_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00415">415</a> 行定义.</p>

</div>
</div>
<a id="af256a26094e33026f7f575f04d0e05c9" name="af256a26094e33026f7f575f04d0e05c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af256a26094e33026f7f575f04d0e05c9">&#9670;&#160;</a></span>GPIO_BSRR_BR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1ef6b53609ca5d188a6916d8574d6030">GPIO_BSRR_BR3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00418">418</a> 行定义.</p>

</div>
</div>
<a id="a1ef6b53609ca5d188a6916d8574d6030" name="a1ef6b53609ca5d188a6916d8574d6030"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ef6b53609ca5d188a6916d8574d6030">&#9670;&#160;</a></span>GPIO_BSRR_BR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR3_Pos&#160;&#160;&#160;(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00417">417</a> 行定义.</p>

</div>
</div>
<a id="ac84f66118397bb661ad9edfdd50432f0" name="ac84f66118397bb661ad9edfdd50432f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac84f66118397bb661ad9edfdd50432f0">&#9670;&#160;</a></span>GPIO_BSRR_BR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a71bbd49dad3b3dcd6ecb60b0fb1fa8eb">GPIO_BSRR_BR4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00420">420</a> 行定义.</p>

</div>
</div>
<a id="a71bbd49dad3b3dcd6ecb60b0fb1fa8eb" name="a71bbd49dad3b3dcd6ecb60b0fb1fa8eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71bbd49dad3b3dcd6ecb60b0fb1fa8eb">&#9670;&#160;</a></span>GPIO_BSRR_BR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR4_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00419">419</a> 行定义.</p>

</div>
</div>
<a id="a09a777f006ef68641e80110f20117a8d" name="a09a777f006ef68641e80110f20117a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a09a777f006ef68641e80110f20117a8d">&#9670;&#160;</a></span>GPIO_BSRR_BR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa565b7acd495e70be1b68204ef2910db">GPIO_BSRR_BR5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00422">422</a> 行定义.</p>

</div>
</div>
<a id="aa565b7acd495e70be1b68204ef2910db" name="aa565b7acd495e70be1b68204ef2910db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa565b7acd495e70be1b68204ef2910db">&#9670;&#160;</a></span>GPIO_BSRR_BR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR5_Pos&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00421">421</a> 行定义.</p>

</div>
</div>
<a id="a8695c8bfcc32bda2806805339db1e8ce" name="a8695c8bfcc32bda2806805339db1e8ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8695c8bfcc32bda2806805339db1e8ce">&#9670;&#160;</a></span>GPIO_BSRR_BR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afce8dd4c2ed3764a234fc40ad192ae03">GPIO_BSRR_BR6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00424">424</a> 行定义.</p>

</div>
</div>
<a id="afce8dd4c2ed3764a234fc40ad192ae03" name="afce8dd4c2ed3764a234fc40ad192ae03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afce8dd4c2ed3764a234fc40ad192ae03">&#9670;&#160;</a></span>GPIO_BSRR_BR6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR6_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00423">423</a> 行定义.</p>

</div>
</div>
<a id="aba577e8f2650976f219ad7ad93244f8a" name="aba577e8f2650976f219ad7ad93244f8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba577e8f2650976f219ad7ad93244f8a">&#9670;&#160;</a></span>GPIO_BSRR_BR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a34e114c3d131dbb2abc05837b9c20fff">GPIO_BSRR_BR7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00426">426</a> 行定义.</p>

</div>
</div>
<a id="a34e114c3d131dbb2abc05837b9c20fff" name="a34e114c3d131dbb2abc05837b9c20fff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34e114c3d131dbb2abc05837b9c20fff">&#9670;&#160;</a></span>GPIO_BSRR_BR7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR7_Pos&#160;&#160;&#160;(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00425">425</a> 行定义.</p>

</div>
</div>
<a id="aaedbc146cc7659d51bc5f472d3a405ee" name="aaedbc146cc7659d51bc5f472d3a405ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaedbc146cc7659d51bc5f472d3a405ee">&#9670;&#160;</a></span>GPIO_BSRR_BR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adebc6e8a656a3adbff46f398b5bcb3d4">GPIO_BSRR_BR8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00428">428</a> 行定义.</p>

</div>
</div>
<a id="adebc6e8a656a3adbff46f398b5bcb3d4" name="adebc6e8a656a3adbff46f398b5bcb3d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adebc6e8a656a3adbff46f398b5bcb3d4">&#9670;&#160;</a></span>GPIO_BSRR_BR8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR8_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00427">427</a> 行定义.</p>

</div>
</div>
<a id="aa3e0c779115c59cb98e021ede5605df3" name="aa3e0c779115c59cb98e021ede5605df3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3e0c779115c59cb98e021ede5605df3">&#9670;&#160;</a></span>GPIO_BSRR_BR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13d98b977fc86581e566299bd363176d">GPIO_BSRR_BR9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00430">430</a> 行定义.</p>

</div>
</div>
<a id="a13d98b977fc86581e566299bd363176d" name="a13d98b977fc86581e566299bd363176d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13d98b977fc86581e566299bd363176d">&#9670;&#160;</a></span>GPIO_BSRR_BR9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BR9_Pos&#160;&#160;&#160;(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00429">429</a> 行定义.</p>

</div>
</div>
<a id="a8907bab25e0f65a5ae1b4fddb86619e7" name="a8907bab25e0f65a5ae1b4fddb86619e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8907bab25e0f65a5ae1b4fddb86619e7">&#9670;&#160;</a></span>GPIO_BSRR_BS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0ff4c4bddcc0f6cda509b3746668830">GPIO_BSRR_BS_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Reset ///////////////////////////////////////////////////////////////////////////// </p>
<p >GPIO_BSRR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00377">377</a> 行定义.</p>

</div>
</div>
<a id="a4bdfbe2a618de42c420de923b2f8507d" name="a4bdfbe2a618de42c420de923b2f8507d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4bdfbe2a618de42c420de923b2f8507d">&#9670;&#160;</a></span>GPIO_BSRR_BS0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a409d8650af1aa0e1958cc1ed2f96acda">GPIO_BSRR_BS0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00379">379</a> 行定义.</p>

</div>
</div>
<a id="a409d8650af1aa0e1958cc1ed2f96acda" name="a409d8650af1aa0e1958cc1ed2f96acda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a409d8650af1aa0e1958cc1ed2f96acda">&#9670;&#160;</a></span>GPIO_BSRR_BS0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00378">378</a> 行定义.</p>

</div>
</div>
<a id="a316604d9223fee0c0591b58bd42b5f51" name="a316604d9223fee0c0591b58bd42b5f51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316604d9223fee0c0591b58bd42b5f51">&#9670;&#160;</a></span>GPIO_BSRR_BS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7457f610b20ffdd73c97d90724ed4d4e">GPIO_BSRR_BS1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00381">381</a> 行定义.</p>

</div>
</div>
<a id="adbe42933da56edaa62f89d6fb5093b32" name="adbe42933da56edaa62f89d6fb5093b32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbe42933da56edaa62f89d6fb5093b32">&#9670;&#160;</a></span>GPIO_BSRR_BS10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af85195c9fb5642687151366b0f363441">GPIO_BSRR_BS10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00399">399</a> 行定义.</p>

</div>
</div>
<a id="af85195c9fb5642687151366b0f363441" name="af85195c9fb5642687151366b0f363441"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af85195c9fb5642687151366b0f363441">&#9670;&#160;</a></span>GPIO_BSRR_BS10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00398">398</a> 行定义.</p>

</div>
</div>
<a id="a71b06aba868da67827335c823cde772c" name="a71b06aba868da67827335c823cde772c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a71b06aba868da67827335c823cde772c">&#9670;&#160;</a></span>GPIO_BSRR_BS11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f79cf6b45de75813ed9d2af64f0d91b">GPIO_BSRR_BS11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00401">401</a> 行定义.</p>

</div>
</div>
<a id="a7f79cf6b45de75813ed9d2af64f0d91b" name="a7f79cf6b45de75813ed9d2af64f0d91b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f79cf6b45de75813ed9d2af64f0d91b">&#9670;&#160;</a></span>GPIO_BSRR_BS11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS11_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00400">400</a> 行定义.</p>

</div>
</div>
<a id="a34dec3bc91096fccb3339f2d6d181846" name="a34dec3bc91096fccb3339f2d6d181846"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34dec3bc91096fccb3339f2d6d181846">&#9670;&#160;</a></span>GPIO_BSRR_BS12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4302c8e25dd2711d37262b73865f3c19">GPIO_BSRR_BS12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00403">403</a> 行定义.</p>

</div>
</div>
<a id="a4302c8e25dd2711d37262b73865f3c19" name="a4302c8e25dd2711d37262b73865f3c19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4302c8e25dd2711d37262b73865f3c19">&#9670;&#160;</a></span>GPIO_BSRR_BS12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS12_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00402">402</a> 行定义.</p>

</div>
</div>
<a id="a1ea853befe5a2a238f0e0fe5d6c41b9c" name="a1ea853befe5a2a238f0e0fe5d6c41b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ea853befe5a2a238f0e0fe5d6c41b9c">&#9670;&#160;</a></span>GPIO_BSRR_BS13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5fe11d923932261f904c089da78e7ebc">GPIO_BSRR_BS13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00405">405</a> 行定义.</p>

</div>
</div>
<a id="a5fe11d923932261f904c089da78e7ebc" name="a5fe11d923932261f904c089da78e7ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5fe11d923932261f904c089da78e7ebc">&#9670;&#160;</a></span>GPIO_BSRR_BS13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS13_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00404">404</a> 行定义.</p>

</div>
</div>
<a id="a24e32d8f8af43a171ed1a4c7eb202d17" name="a24e32d8f8af43a171ed1a4c7eb202d17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e32d8f8af43a171ed1a4c7eb202d17">&#9670;&#160;</a></span>GPIO_BSRR_BS14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7c86de2a9b2e7394040a65bf114131bc">GPIO_BSRR_BS14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00407">407</a> 行定义.</p>

</div>
</div>
<a id="a7c86de2a9b2e7394040a65bf114131bc" name="a7c86de2a9b2e7394040a65bf114131bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c86de2a9b2e7394040a65bf114131bc">&#9670;&#160;</a></span>GPIO_BSRR_BS14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS14_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00406">406</a> 行定义.</p>

</div>
</div>
<a id="ad8427fb5c9074e51fbf27480a6a65a80" name="ad8427fb5c9074e51fbf27480a6a65a80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8427fb5c9074e51fbf27480a6a65a80">&#9670;&#160;</a></span>GPIO_BSRR_BS15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae93dccdbf7e8ef41da1b847975cf0eac">GPIO_BSRR_BS15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00409">409</a> 行定义.</p>

</div>
</div>
<a id="ae93dccdbf7e8ef41da1b847975cf0eac" name="ae93dccdbf7e8ef41da1b847975cf0eac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae93dccdbf7e8ef41da1b847975cf0eac">&#9670;&#160;</a></span>GPIO_BSRR_BS15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS15_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00408">408</a> 行定义.</p>

</div>
</div>
<a id="a7457f610b20ffdd73c97d90724ed4d4e" name="a7457f610b20ffdd73c97d90724ed4d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7457f610b20ffdd73c97d90724ed4d4e">&#9670;&#160;</a></span>GPIO_BSRR_BS1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00380">380</a> 行定义.</p>

</div>
</div>
<a id="acc89617a25217236b94eec1fd93891cb" name="acc89617a25217236b94eec1fd93891cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc89617a25217236b94eec1fd93891cb">&#9670;&#160;</a></span>GPIO_BSRR_BS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3af1acce0c96a515284b6f8bd12b8436">GPIO_BSRR_BS2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00383">383</a> 行定义.</p>

</div>
</div>
<a id="a3af1acce0c96a515284b6f8bd12b8436" name="a3af1acce0c96a515284b6f8bd12b8436"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3af1acce0c96a515284b6f8bd12b8436">&#9670;&#160;</a></span>GPIO_BSRR_BS2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS2_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00382">382</a> 行定义.</p>

</div>
</div>
<a id="a79e5ac9ace2d797ecfcc3d633c7ca52f" name="a79e5ac9ace2d797ecfcc3d633c7ca52f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a79e5ac9ace2d797ecfcc3d633c7ca52f">&#9670;&#160;</a></span>GPIO_BSRR_BS3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ac0837604e1baac4b8b86fc3e660b17ad">GPIO_BSRR_BS3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00385">385</a> 行定义.</p>

</div>
</div>
<a id="ac0837604e1baac4b8b86fc3e660b17ad" name="ac0837604e1baac4b8b86fc3e660b17ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0837604e1baac4b8b86fc3e660b17ad">&#9670;&#160;</a></span>GPIO_BSRR_BS3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS3_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00384">384</a> 行定义.</p>

</div>
</div>
<a id="a692f3966c5260fd55f3bb09829f69e75" name="a692f3966c5260fd55f3bb09829f69e75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a692f3966c5260fd55f3bb09829f69e75">&#9670;&#160;</a></span>GPIO_BSRR_BS4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae421b6676ce8b2865cbb6e15fc45d495">GPIO_BSRR_BS4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00387">387</a> 行定义.</p>

</div>
</div>
<a id="ae421b6676ce8b2865cbb6e15fc45d495" name="ae421b6676ce8b2865cbb6e15fc45d495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae421b6676ce8b2865cbb6e15fc45d495">&#9670;&#160;</a></span>GPIO_BSRR_BS4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS4_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00386">386</a> 行定义.</p>

</div>
</div>
<a id="a5ea824455e136eee60ec17f42dabab0b" name="a5ea824455e136eee60ec17f42dabab0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea824455e136eee60ec17f42dabab0b">&#9670;&#160;</a></span>GPIO_BSRR_BS5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad686100d76807920229b49d233cbd96d">GPIO_BSRR_BS5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00389">389</a> 行定义.</p>

</div>
</div>
<a id="ad686100d76807920229b49d233cbd96d" name="ad686100d76807920229b49d233cbd96d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad686100d76807920229b49d233cbd96d">&#9670;&#160;</a></span>GPIO_BSRR_BS5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS5_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00388">388</a> 行定义.</p>

</div>
</div>
<a id="a69b3333e39824fde00bc36b181de3929" name="a69b3333e39824fde00bc36b181de3929"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a69b3333e39824fde00bc36b181de3929">&#9670;&#160;</a></span>GPIO_BSRR_BS6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a91f4268de41bba2e411879d3fa900af7">GPIO_BSRR_BS6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00391">391</a> 行定义.</p>

</div>
</div>
<a id="a91f4268de41bba2e411879d3fa900af7" name="a91f4268de41bba2e411879d3fa900af7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91f4268de41bba2e411879d3fa900af7">&#9670;&#160;</a></span>GPIO_BSRR_BS6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS6_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00390">390</a> 行定义.</p>

</div>
</div>
<a id="af9836771d1c021b9b7350fd3c3d544b0" name="af9836771d1c021b9b7350fd3c3d544b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9836771d1c021b9b7350fd3c3d544b0">&#9670;&#160;</a></span>GPIO_BSRR_BS7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d1dd4ddac06be768bb7727bcb657081">GPIO_BSRR_BS7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00393">393</a> 行定义.</p>

</div>
</div>
<a id="a6d1dd4ddac06be768bb7727bcb657081" name="a6d1dd4ddac06be768bb7727bcb657081"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d1dd4ddac06be768bb7727bcb657081">&#9670;&#160;</a></span>GPIO_BSRR_BS7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS7_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00392">392</a> 行定义.</p>

</div>
</div>
<a id="a2c295b6482aa91ef51198e570166f60f" name="a2c295b6482aa91ef51198e570166f60f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c295b6482aa91ef51198e570166f60f">&#9670;&#160;</a></span>GPIO_BSRR_BS8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a595b5fd07dcafd23fd6ed6e23cb43b5a">GPIO_BSRR_BS8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00395">395</a> 行定义.</p>

</div>
</div>
<a id="a595b5fd07dcafd23fd6ed6e23cb43b5a" name="a595b5fd07dcafd23fd6ed6e23cb43b5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a595b5fd07dcafd23fd6ed6e23cb43b5a">&#9670;&#160;</a></span>GPIO_BSRR_BS8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS8_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00394">394</a> 行定义.</p>

</div>
</div>
<a id="a49258fbb201ec8e332b248bbd0370b07" name="a49258fbb201ec8e332b248bbd0370b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49258fbb201ec8e332b248bbd0370b07">&#9670;&#160;</a></span>GPIO_BSRR_BS9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ab415c303400428fa585419e57aa2513d">GPIO_BSRR_BS9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00397">397</a> 行定义.</p>

</div>
</div>
<a id="ab415c303400428fa585419e57aa2513d" name="ab415c303400428fa585419e57aa2513d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab415c303400428fa585419e57aa2513d">&#9670;&#160;</a></span>GPIO_BSRR_BS9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS9_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00396">396</a> 行定义.</p>

</div>
</div>
<a id="ae0ff4c4bddcc0f6cda509b3746668830" name="ae0ff4c4bddcc0f6cda509b3746668830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0ff4c4bddcc0f6cda509b3746668830">&#9670;&#160;</a></span>GPIO_BSRR_BS_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BSRR_BS_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_BRR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00373">373</a> 行定义.</p>

</div>
</div>
<a id="a512d699c2adf0866e7c12b34c19eb342" name="a512d699c2adf0866e7c12b34c19eb342"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a512d699c2adf0866e7c12b34c19eb342">&#9670;&#160;</a></span>GPIO_CNF_MODE_10MHZ_AF_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_10MHZ_AF_OD&#160;&#160;&#160;0x0FUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00113">113</a> 行定义.</p>

</div>
</div>
<a id="a8fb30e5cbc8da1351fee180a3532dd94" name="a8fb30e5cbc8da1351fee180a3532dd94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8fb30e5cbc8da1351fee180a3532dd94">&#9670;&#160;</a></span>GPIO_CNF_MODE_10MHZ_AF_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_10MHZ_AF_PP&#160;&#160;&#160;0x0BUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00112">112</a> 行定义.</p>

</div>
</div>
<a id="ae3082e6a0ba419a20316c70022bcff23" name="ae3082e6a0ba419a20316c70022bcff23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3082e6a0ba419a20316c70022bcff23">&#9670;&#160;</a></span>GPIO_CNF_MODE_10MHZ_OUT_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_10MHZ_OUT_OD&#160;&#160;&#160;0x07UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00111">111</a> 行定义.</p>

</div>
</div>
<a id="a013da5b2bcc7997b9edc2f66c39d6984" name="a013da5b2bcc7997b9edc2f66c39d6984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a013da5b2bcc7997b9edc2f66c39d6984">&#9670;&#160;</a></span>GPIO_CNF_MODE_10MHZ_OUT_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_10MHZ_OUT_PP&#160;&#160;&#160;0x03UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00110">110</a> 行定义.</p>

</div>
</div>
<a id="a8ff747a57f6c289a6aa5eae555872185" name="a8ff747a57f6c289a6aa5eae555872185"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ff747a57f6c289a6aa5eae555872185">&#9670;&#160;</a></span>GPIO_CNF_MODE_20MHZ_AF_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_20MHZ_AF_OD&#160;&#160;&#160;0x0EUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00109">109</a> 行定义.</p>

</div>
</div>
<a id="a2f13b1d8460ae9296793a655090c2b6a" name="a2f13b1d8460ae9296793a655090c2b6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f13b1d8460ae9296793a655090c2b6a">&#9670;&#160;</a></span>GPIO_CNF_MODE_20MHZ_AF_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_20MHZ_AF_PP&#160;&#160;&#160;0x0AUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00108">108</a> 行定义.</p>

</div>
</div>
<a id="a7d44f8e2312a46bac13ee530df0f6887" name="a7d44f8e2312a46bac13ee530df0f6887"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d44f8e2312a46bac13ee530df0f6887">&#9670;&#160;</a></span>GPIO_CNF_MODE_20MHZ_OUT_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_20MHZ_OUT_OD&#160;&#160;&#160;0x06UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00107">107</a> 行定义.</p>

</div>
</div>
<a id="afd49fc2a79b695033b8b9dd904250ded" name="afd49fc2a79b695033b8b9dd904250ded"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd49fc2a79b695033b8b9dd904250ded">&#9670;&#160;</a></span>GPIO_CNF_MODE_20MHZ_OUT_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_20MHZ_OUT_PP&#160;&#160;&#160;0x02UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00106">106</a> 行定义.</p>

</div>
</div>
<a id="ac59980974c35541cdcbe3b2d3984a0b5" name="ac59980974c35541cdcbe3b2d3984a0b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac59980974c35541cdcbe3b2d3984a0b5">&#9670;&#160;</a></span>GPIO_CNF_MODE_50MHZ_AF_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_50MHZ_AF_OD&#160;&#160;&#160;0x0DUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00105">105</a> 行定义.</p>

</div>
</div>
<a id="aac7d46d875f34cfa2aca156a5cf6d48b" name="aac7d46d875f34cfa2aca156a5cf6d48b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac7d46d875f34cfa2aca156a5cf6d48b">&#9670;&#160;</a></span>GPIO_CNF_MODE_50MHZ_AF_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_50MHZ_AF_PP&#160;&#160;&#160;0x09UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00104">104</a> 行定义.</p>

</div>
</div>
<a id="ac2fb89874deacacf0193687566546577" name="ac2fb89874deacacf0193687566546577"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2fb89874deacacf0193687566546577">&#9670;&#160;</a></span>GPIO_CNF_MODE_50MHZ_OUT_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_50MHZ_OUT_OD&#160;&#160;&#160;0x05UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00103">103</a> 行定义.</p>

</div>
</div>
<a id="a23e9ea3a302d9dcd167a14a14778cf00" name="a23e9ea3a302d9dcd167a14a14778cf00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e9ea3a302d9dcd167a14a14778cf00">&#9670;&#160;</a></span>GPIO_CNF_MODE_50MHZ_OUT_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_50MHZ_OUT_PP&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00102">102</a> 行定义.</p>

</div>
</div>
<a id="acf6edba865ced25e650366ae265be1ec" name="acf6edba865ced25e650366ae265be1ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6edba865ced25e650366ae265be1ec">&#9670;&#160;</a></span>GPIO_CNF_MODE_AF_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_AF_OD&#160;&#160;&#160;0x0DUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00101">101</a> 行定义.</p>

</div>
</div>
<a id="aba4cc7b57f5091d722cc73b85cea66b8" name="aba4cc7b57f5091d722cc73b85cea66b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba4cc7b57f5091d722cc73b85cea66b8">&#9670;&#160;</a></span>GPIO_CNF_MODE_AF_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_AF_PP&#160;&#160;&#160;0x09UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00100">100</a> 行定义.</p>

</div>
</div>
<a id="a0421ef8e04f09f90c67112fb7b0ac5c9" name="a0421ef8e04f09f90c67112fb7b0ac5c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0421ef8e04f09f90c67112fb7b0ac5c9">&#9670;&#160;</a></span>GPIO_CNF_MODE_AIN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_AIN&#160;&#160;&#160;0x00UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Common Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00094">94</a> 行定义.</p>

</div>
</div>
<a id="ae600738f342e06ca748db3eeff3d6667" name="ae600738f342e06ca748db3eeff3d6667"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae600738f342e06ca748db3eeff3d6667">&#9670;&#160;</a></span>GPIO_CNF_MODE_FLOATING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_FLOATING&#160;&#160;&#160;0x04UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00095">95</a> 行定义.</p>

</div>
</div>
<a id="ad4e1b3daa3fd47e37a8b5654b915959c" name="ad4e1b3daa3fd47e37a8b5654b915959c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e1b3daa3fd47e37a8b5654b915959c">&#9670;&#160;</a></span>GPIO_CNF_MODE_INPUPD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_INPUPD&#160;&#160;&#160;0x08UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00096">96</a> 行定义.</p>

</div>
</div>
<a id="a607984c80cc3164fbe508be56aa9f451" name="a607984c80cc3164fbe508be56aa9f451"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a607984c80cc3164fbe508be56aa9f451">&#9670;&#160;</a></span>GPIO_CNF_MODE_INRESEVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_INRESEVED&#160;&#160;&#160;0x0CUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="ad3f0dad232283db87029e6ab5ddb1000" name="ad3f0dad232283db87029e6ab5ddb1000"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3f0dad232283db87029e6ab5ddb1000">&#9670;&#160;</a></span>GPIO_CNF_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_MASK&#160;&#160;&#160;0x0FUL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00114">114</a> 行定义.</p>

</div>
</div>
<a id="ac70548e5a5862cef21314fc1ff2c95f7" name="ac70548e5a5862cef21314fc1ff2c95f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac70548e5a5862cef21314fc1ff2c95f7">&#9670;&#160;</a></span>GPIO_CNF_MODE_OUT_OD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_OUT_OD&#160;&#160;&#160;0x05UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00099">99</a> 行定义.</p>

</div>
</div>
<a id="a2890dbd6f43f5ae96e6e2abefe50a7e1" name="a2890dbd6f43f5ae96e6e2abefe50a7e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2890dbd6f43f5ae96e6e2abefe50a7e1">&#9670;&#160;</a></span>GPIO_CNF_MODE_OUT_PP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CNF_MODE_OUT_PP&#160;&#160;&#160;0x01UL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00098">98</a> 行定义.</p>

</div>
</div>
<a id="afd9d14adc37b5e47c9c62f2ad7f5d800" name="afd9d14adc37b5e47c9c62f2ad7f5d800"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd9d14adc37b5e47c9c62f2ad7f5d800">&#9670;&#160;</a></span>GPIO_CRH_CNF10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF10[1:0] bits (portx configuration bits, pin 2) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00245">245</a> 行定义.</p>

</div>
</div>
<a id="a36572f76f92f081a7353689019c560fb" name="a36572f76f92f081a7353689019c560fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36572f76f92f081a7353689019c560fb">&#9670;&#160;</a></span>GPIO_CRH_CNF10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00246">246</a> 行定义.</p>

</div>
</div>
<a id="a1878a0c7076953418f89ef3986eefa4a" name="a1878a0c7076953418f89ef3986eefa4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1878a0c7076953418f89ef3986eefa4a">&#9670;&#160;</a></span>GPIO_CRH_CNF10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a577ba81f4242e6fda8b29ec37161fe02">GPIO_CRH_CNF10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00247">247</a> 行定义.</p>

</div>
</div>
<a id="a577ba81f4242e6fda8b29ec37161fe02" name="a577ba81f4242e6fda8b29ec37161fe02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a577ba81f4242e6fda8b29ec37161fe02">&#9670;&#160;</a></span>GPIO_CRH_CNF10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00244">244</a> 行定义.</p>

</div>
</div>
<a id="afdda3fcbd9a508bdfc2133bca746a563" name="afdda3fcbd9a508bdfc2133bca746a563"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdda3fcbd9a508bdfc2133bca746a563">&#9670;&#160;</a></span>GPIO_CRH_CNF11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF11[1:0] bits (portx configuration bits, pin 3) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00253">253</a> 行定义.</p>

</div>
</div>
<a id="a4b4db43bf530fbc40071bc55afdb8a12" name="a4b4db43bf530fbc40071bc55afdb8a12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b4db43bf530fbc40071bc55afdb8a12">&#9670;&#160;</a></span>GPIO_CRH_CNF11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00254">254</a> 行定义.</p>

</div>
</div>
<a id="a611063f86356e4bb141166e9714d09a6" name="a611063f86356e4bb141166e9714d09a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a611063f86356e4bb141166e9714d09a6">&#9670;&#160;</a></span>GPIO_CRH_CNF11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a47ac5dd17fa5953f49ae2055036dbf08">GPIO_CRH_CNF11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00255">255</a> 行定义.</p>

</div>
</div>
<a id="a47ac5dd17fa5953f49ae2055036dbf08" name="a47ac5dd17fa5953f49ae2055036dbf08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47ac5dd17fa5953f49ae2055036dbf08">&#9670;&#160;</a></span>GPIO_CRH_CNF11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF11_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00252">252</a> 行定义.</p>

</div>
</div>
<a id="a7df966bbe464e265539646deca04f936" name="a7df966bbe464e265539646deca04f936"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7df966bbe464e265539646deca04f936">&#9670;&#160;</a></span>GPIO_CRH_CNF12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF12[1:0] bits (portx configuration bits, pin 4) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00261">261</a> 行定义.</p>

</div>
</div>
<a id="aa088520031f81f5d31377a438154160b" name="aa088520031f81f5d31377a438154160b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa088520031f81f5d31377a438154160b">&#9670;&#160;</a></span>GPIO_CRH_CNF12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00262">262</a> 行定义.</p>

</div>
</div>
<a id="a96f2bdaf714b96bb2ff0fca5828ad328" name="a96f2bdaf714b96bb2ff0fca5828ad328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96f2bdaf714b96bb2ff0fca5828ad328">&#9670;&#160;</a></span>GPIO_CRH_CNF12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6d68d4d435433fb15712d48134f9b1fd">GPIO_CRH_CNF12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00263">263</a> 行定义.</p>

</div>
</div>
<a id="a6d68d4d435433fb15712d48134f9b1fd" name="a6d68d4d435433fb15712d48134f9b1fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d68d4d435433fb15712d48134f9b1fd">&#9670;&#160;</a></span>GPIO_CRH_CNF12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF12_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00260">260</a> 行定义.</p>

</div>
</div>
<a id="aeaf717ae90411d43f184214af6ba48c1" name="aeaf717ae90411d43f184214af6ba48c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeaf717ae90411d43f184214af6ba48c1">&#9670;&#160;</a></span>GPIO_CRH_CNF13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF13[1:0] bits (portx configuration bits, pin 5) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00269">269</a> 行定义.</p>

</div>
</div>
<a id="afd4f7c84833863dc528f4ebfdf2033ee" name="afd4f7c84833863dc528f4ebfdf2033ee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd4f7c84833863dc528f4ebfdf2033ee">&#9670;&#160;</a></span>GPIO_CRH_CNF13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00270">270</a> 行定义.</p>

</div>
</div>
<a id="a4087c56a3b179f61cb2bb207236bbc0e" name="a4087c56a3b179f61cb2bb207236bbc0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4087c56a3b179f61cb2bb207236bbc0e">&#9670;&#160;</a></span>GPIO_CRH_CNF13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa14a749593f7c983e604991e48c60022">GPIO_CRH_CNF13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00271">271</a> 行定义.</p>

</div>
</div>
<a id="aa14a749593f7c983e604991e48c60022" name="aa14a749593f7c983e604991e48c60022"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa14a749593f7c983e604991e48c60022">&#9670;&#160;</a></span>GPIO_CRH_CNF13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF13_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00268">268</a> 行定义.</p>

</div>
</div>
<a id="a675b06b78f03c59517257ed709d0714a" name="a675b06b78f03c59517257ed709d0714a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a675b06b78f03c59517257ed709d0714a">&#9670;&#160;</a></span>GPIO_CRH_CNF14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF14[1:0] bits (portx configuration bits, pin 6) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00277">277</a> 行定义.</p>

</div>
</div>
<a id="aa9c3bc0232af0e0ae1e4146320048109" name="aa9c3bc0232af0e0ae1e4146320048109"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9c3bc0232af0e0ae1e4146320048109">&#9670;&#160;</a></span>GPIO_CRH_CNF14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00278">278</a> 行定义.</p>

</div>
</div>
<a id="a39b7deb9a6f017ac1f554dae003c3d6b" name="a39b7deb9a6f017ac1f554dae003c3d6b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a39b7deb9a6f017ac1f554dae003c3d6b">&#9670;&#160;</a></span>GPIO_CRH_CNF14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1cd51521ddf07ac350598a241f1229fc">GPIO_CRH_CNF14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00279">279</a> 行定义.</p>

</div>
</div>
<a id="a1cd51521ddf07ac350598a241f1229fc" name="a1cd51521ddf07ac350598a241f1229fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cd51521ddf07ac350598a241f1229fc">&#9670;&#160;</a></span>GPIO_CRH_CNF14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF14_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00276">276</a> 行定义.</p>

</div>
</div>
<a id="a778bedf9e530d780496a427f3f7239a9" name="a778bedf9e530d780496a427f3f7239a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a778bedf9e530d780496a427f3f7239a9">&#9670;&#160;</a></span>GPIO_CRH_CNF15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF15[1:0] bits (portx configuration bits, pin 7) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00285">285</a> 行定义.</p>

</div>
</div>
<a id="a76f6ebf102a5788df027573b13a6438c" name="a76f6ebf102a5788df027573b13a6438c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f6ebf102a5788df027573b13a6438c">&#9670;&#160;</a></span>GPIO_CRH_CNF15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00286">286</a> 行定义.</p>

</div>
</div>
<a id="afd696e9e854d83886aa713bcad9fcf8d" name="afd696e9e854d83886aa713bcad9fcf8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd696e9e854d83886aa713bcad9fcf8d">&#9670;&#160;</a></span>GPIO_CRH_CNF15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0d59cc62782c8ddea559afa82c47d426">GPIO_CRH_CNF15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00287">287</a> 行定义.</p>

</div>
</div>
<a id="a0d59cc62782c8ddea559afa82c47d426" name="a0d59cc62782c8ddea559afa82c47d426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d59cc62782c8ddea559afa82c47d426">&#9670;&#160;</a></span>GPIO_CRH_CNF15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF15_Pos&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00284">284</a> 行定义.</p>

</div>
</div>
<a id="ace87ab29a8ba8aa75ed31f2482d93a16" name="ace87ab29a8ba8aa75ed31f2482d93a16"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace87ab29a8ba8aa75ed31f2482d93a16">&#9670;&#160;</a></span>GPIO_CRH_CNF8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF8[1:0] bits (portx configuration bits, pin 0) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00229">229</a> 行定义.</p>

</div>
</div>
<a id="a76f35602ac8a9be36425faf6d68ecafb" name="a76f35602ac8a9be36425faf6d68ecafb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f35602ac8a9be36425faf6d68ecafb">&#9670;&#160;</a></span>GPIO_CRH_CNF8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00230">230</a> 行定义.</p>

</div>
</div>
<a id="a5e200a5a3b500ef22782e2a6267a2a63" name="a5e200a5a3b500ef22782e2a6267a2a63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e200a5a3b500ef22782e2a6267a2a63">&#9670;&#160;</a></span>GPIO_CRH_CNF8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa1e96ceeb203f51d0b60f2de36ec647d">GPIO_CRH_CNF8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00231">231</a> 行定义.</p>

</div>
</div>
<a id="aa1e96ceeb203f51d0b60f2de36ec647d" name="aa1e96ceeb203f51d0b60f2de36ec647d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1e96ceeb203f51d0b60f2de36ec647d">&#9670;&#160;</a></span>GPIO_CRH_CNF8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF8_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00228">228</a> 行定义.</p>

</div>
</div>
<a id="aa1884160084a2e83912cdd1ef9ee8378" name="aa1884160084a2e83912cdd1ef9ee8378"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1884160084a2e83912cdd1ef9ee8378">&#9670;&#160;</a></span>GPIO_CRH_CNF9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF9[1:0] bits (portx configuration bits, pin 1) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00237">237</a> 行定义.</p>

</div>
</div>
<a id="ac8152db5db71a40d79ae2a01cc826f9d" name="ac8152db5db71a40d79ae2a01cc826f9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac8152db5db71a40d79ae2a01cc826f9d">&#9670;&#160;</a></span>GPIO_CRH_CNF9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00238">238</a> 行定义.</p>

</div>
</div>
<a id="a4db7c6d54edcef8a714417c426966ad0" name="a4db7c6d54edcef8a714417c426966ad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db7c6d54edcef8a714417c426966ad0">&#9670;&#160;</a></span>GPIO_CRH_CNF9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd6041565cce32a17503390a767ff683">GPIO_CRH_CNF9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00239">239</a> 行定义.</p>

</div>
</div>
<a id="afd6041565cce32a17503390a767ff683" name="afd6041565cce32a17503390a767ff683"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd6041565cce32a17503390a767ff683">&#9670;&#160;</a></span>GPIO_CRH_CNF9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF9_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00236">236</a> 行定义.</p>

</div>
</div>
<a id="afcd1fe982ed0a61e5ffd2c06732cc78a" name="afcd1fe982ed0a61e5ffd2c06732cc78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afcd1fe982ed0a61e5ffd2c06732cc78a">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_10_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00126">126</a> 行定义.</p>

</div>
</div>
<a id="a9f7228a2c9601309ad35fca1733c2671" name="a9f7228a2c9601309ad35fca1733c2671"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7228a2c9601309ad35fca1733c2671">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_11_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00127">127</a> 行定义.</p>

</div>
</div>
<a id="a9486ce0536c2c88f68da1a685f5bbaea" name="a9486ce0536c2c88f68da1a685f5bbaea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9486ce0536c2c88f68da1a685f5bbaea">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_12_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00128">128</a> 行定义.</p>

</div>
</div>
<a id="a92f69979d8e9f8f6ba7fa01ba30954ef" name="a92f69979d8e9f8f6ba7fa01ba30954ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92f69979d8e9f8f6ba7fa01ba30954ef">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_13_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00129">129</a> 行定义.</p>

</div>
</div>
<a id="a2c3c80404b45226965e3d1d6bf6c67e8" name="a2c3c80404b45226965e3d1d6bf6c67e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3c80404b45226965e3d1d6bf6c67e8">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_14_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00130">130</a> 行定义.</p>

</div>
</div>
<a id="aef591f49189337c08026f17df69016b3" name="aef591f49189337c08026f17df69016b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef591f49189337c08026f17df69016b3">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_15_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00131">131</a> 行定义.</p>

</div>
</div>
<a id="a29528a7f30e4e45f256e739bfe1232a8" name="a29528a7f30e4e45f256e739bfe1232a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29528a7f30e4e45f256e739bfe1232a8">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_8_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00124">124</a> 行定义.</p>

</div>
</div>
<a id="aae9e6581a3ab789d2b424e1f65cac5a8" name="aae9e6581a3ab789d2b424e1f65cac5a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae9e6581a3ab789d2b424e1f65cac5a8">&#9670;&#160;</a></span>GPIO_CRH_CNF_MODE_9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_CNF_MODE_9_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00125">125</a> 行定义.</p>

</div>
</div>
<a id="ac114257ba9f8d812b8a18da30e4b9e07" name="ac114257ba9f8d812b8a18da30e4b9e07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac114257ba9f8d812b8a18da30e4b9e07">&#9670;&#160;</a></span>GPIO_CRH_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x33333333)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_CRH Register Bit Definition </p>
<p >Port x mode bits </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00222">222</a> 行定义.</p>

</div>
</div>
<a id="a1ac3791e8f42fa3d53d9d0f122feb76b" name="a1ac3791e8f42fa3d53d9d0f122feb76b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ac3791e8f42fa3d53d9d0f122feb76b">&#9670;&#160;</a></span>GPIO_CRH_MODE10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE10[1:0] bits (portx mode bits, pin 2) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00241">241</a> 行定义.</p>

</div>
</div>
<a id="ad0ffaef25716156e25dc268af778969a" name="ad0ffaef25716156e25dc268af778969a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0ffaef25716156e25dc268af778969a">&#9670;&#160;</a></span>GPIO_CRH_MODE10_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00242">242</a> 行定义.</p>

</div>
</div>
<a id="a331c724df71676215d0090c9123628cd" name="a331c724df71676215d0090c9123628cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a331c724df71676215d0090c9123628cd">&#9670;&#160;</a></span>GPIO_CRH_MODE10_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8714cc0bdccf712dfe488924baacd684">GPIO_CRH_MODE10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00243">243</a> 行定义.</p>

</div>
</div>
<a id="a8714cc0bdccf712dfe488924baacd684" name="a8714cc0bdccf712dfe488924baacd684"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8714cc0bdccf712dfe488924baacd684">&#9670;&#160;</a></span>GPIO_CRH_MODE10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE10_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00240">240</a> 行定义.</p>

</div>
</div>
<a id="ae99de91066740ee08d4a1f1e5bd3ee69" name="ae99de91066740ee08d4a1f1e5bd3ee69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae99de91066740ee08d4a1f1e5bd3ee69">&#9670;&#160;</a></span>GPIO_CRH_MODE11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE11[1:0] bits (portx mode bits, pin 3) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00249">249</a> 行定义.</p>

</div>
</div>
<a id="a5933c89958d25223e8b88b00a4dc522a" name="a5933c89958d25223e8b88b00a4dc522a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5933c89958d25223e8b88b00a4dc522a">&#9670;&#160;</a></span>GPIO_CRH_MODE11_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00250">250</a> 行定义.</p>

</div>
</div>
<a id="a52a6803a7c23e649416cb25942e0d113" name="a52a6803a7c23e649416cb25942e0d113"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a6803a7c23e649416cb25942e0d113">&#9670;&#160;</a></span>GPIO_CRH_MODE11_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4102d498421da1033d9ba03afcd66bf1">GPIO_CRH_MODE11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00251">251</a> 行定义.</p>

</div>
</div>
<a id="a4102d498421da1033d9ba03afcd66bf1" name="a4102d498421da1033d9ba03afcd66bf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4102d498421da1033d9ba03afcd66bf1">&#9670;&#160;</a></span>GPIO_CRH_MODE11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE11_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00248">248</a> 行定义.</p>

</div>
</div>
<a id="a9282af7b7fa56285cc805784ba0126dd" name="a9282af7b7fa56285cc805784ba0126dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9282af7b7fa56285cc805784ba0126dd">&#9670;&#160;</a></span>GPIO_CRH_MODE12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE12[1:0] bits (portx mode bits, pin 4) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00257">257</a> 行定义.</p>

</div>
</div>
<a id="a20adb71ffdd8dad9f2ae2b1e42b4809c" name="a20adb71ffdd8dad9f2ae2b1e42b4809c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20adb71ffdd8dad9f2ae2b1e42b4809c">&#9670;&#160;</a></span>GPIO_CRH_MODE12_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00258">258</a> 行定义.</p>

</div>
</div>
<a id="a6fd15ab3ae38aa1ad96c6361c5c24531" name="a6fd15ab3ae38aa1ad96c6361c5c24531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fd15ab3ae38aa1ad96c6361c5c24531">&#9670;&#160;</a></span>GPIO_CRH_MODE12_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a13852ef39e9358eef74e0b0b066eae3b">GPIO_CRH_MODE12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00259">259</a> 行定义.</p>

</div>
</div>
<a id="a13852ef39e9358eef74e0b0b066eae3b" name="a13852ef39e9358eef74e0b0b066eae3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13852ef39e9358eef74e0b0b066eae3b">&#9670;&#160;</a></span>GPIO_CRH_MODE12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE12_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00256">256</a> 行定义.</p>

</div>
</div>
<a id="a4b20c047a004488b23e24d581935146c" name="a4b20c047a004488b23e24d581935146c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b20c047a004488b23e24d581935146c">&#9670;&#160;</a></span>GPIO_CRH_MODE13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE13[1:0] bits (portx mode bits, pin 5) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00265">265</a> 行定义.</p>

</div>
</div>
<a id="abcd514c53d9095c26b47e5206b734c24" name="abcd514c53d9095c26b47e5206b734c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcd514c53d9095c26b47e5206b734c24">&#9670;&#160;</a></span>GPIO_CRH_MODE13_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00266">266</a> 行定义.</p>

</div>
</div>
<a id="a8a07c5b52a5caa565c8eb8988c2f5b9c" name="a8a07c5b52a5caa565c8eb8988c2f5b9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a07c5b52a5caa565c8eb8988c2f5b9c">&#9670;&#160;</a></span>GPIO_CRH_MODE13_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0627122351a88372782d779f95f11b02">GPIO_CRH_MODE13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00267">267</a> 行定义.</p>

</div>
</div>
<a id="a0627122351a88372782d779f95f11b02" name="a0627122351a88372782d779f95f11b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0627122351a88372782d779f95f11b02">&#9670;&#160;</a></span>GPIO_CRH_MODE13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE13_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00264">264</a> 行定义.</p>

</div>
</div>
<a id="a167bc46193971870fa4f3717f04e8299" name="a167bc46193971870fa4f3717f04e8299"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a167bc46193971870fa4f3717f04e8299">&#9670;&#160;</a></span>GPIO_CRH_MODE14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE14[1:0] bits (portx mode bits, pin 6) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00273">273</a> 行定义.</p>

</div>
</div>
<a id="ac343dc334e140a60b4e46332c733336b" name="ac343dc334e140a60b4e46332c733336b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac343dc334e140a60b4e46332c733336b">&#9670;&#160;</a></span>GPIO_CRH_MODE14_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00274">274</a> 行定义.</p>

</div>
</div>
<a id="a15154111d901547358f87c767958e3a2" name="a15154111d901547358f87c767958e3a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15154111d901547358f87c767958e3a2">&#9670;&#160;</a></span>GPIO_CRH_MODE14_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a7f6d532577521dc9e28f49b6974e987a">GPIO_CRH_MODE14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00275">275</a> 行定义.</p>

</div>
</div>
<a id="a7f6d532577521dc9e28f49b6974e987a" name="a7f6d532577521dc9e28f49b6974e987a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f6d532577521dc9e28f49b6974e987a">&#9670;&#160;</a></span>GPIO_CRH_MODE14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE14_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00272">272</a> 行定义.</p>

</div>
</div>
<a id="afa7713e0cfe0e94c8435e4a537e77f14" name="afa7713e0cfe0e94c8435e4a537e77f14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa7713e0cfe0e94c8435e4a537e77f14">&#9670;&#160;</a></span>GPIO_CRH_MODE15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE15[1:0] bits (portx mode bits, pin 7) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00281">281</a> 行定义.</p>

</div>
</div>
<a id="a0f79bf2c41499678dcba5a72eb4183e1" name="a0f79bf2c41499678dcba5a72eb4183e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f79bf2c41499678dcba5a72eb4183e1">&#9670;&#160;</a></span>GPIO_CRH_MODE15_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00282">282</a> 行定义.</p>

</div>
</div>
<a id="aebad3a6ac2874e7cd38cba27369da7d8" name="aebad3a6ac2874e7cd38cba27369da7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebad3a6ac2874e7cd38cba27369da7d8">&#9670;&#160;</a></span>GPIO_CRH_MODE15_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0e81b268ccdb977ebf34164286ff4c56">GPIO_CRH_MODE15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00283">283</a> 行定义.</p>

</div>
</div>
<a id="a0e81b268ccdb977ebf34164286ff4c56" name="a0e81b268ccdb977ebf34164286ff4c56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0e81b268ccdb977ebf34164286ff4c56">&#9670;&#160;</a></span>GPIO_CRH_MODE15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE15_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00280">280</a> 行定义.</p>

</div>
</div>
<a id="a989e5974697fe08359d1bcd9f76624a1" name="a989e5974697fe08359d1bcd9f76624a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989e5974697fe08359d1bcd9f76624a1">&#9670;&#160;</a></span>GPIO_CRH_MODE8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE8[1:0] bits (portx mode bits, pin 0) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00225">225</a> 行定义.</p>

</div>
</div>
<a id="a52b1bd12a10cafb51a9e4090f2826b78" name="a52b1bd12a10cafb51a9e4090f2826b78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52b1bd12a10cafb51a9e4090f2826b78">&#9670;&#160;</a></span>GPIO_CRH_MODE8_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00226">226</a> 行定义.</p>

</div>
</div>
<a id="a3756f19dcfb0be9f377d1335b716d8b6" name="a3756f19dcfb0be9f377d1335b716d8b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3756f19dcfb0be9f377d1335b716d8b6">&#9670;&#160;</a></span>GPIO_CRH_MODE8_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a23e705901757c31193f326157e1c981f">GPIO_CRH_MODE8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00227">227</a> 行定义.</p>

</div>
</div>
<a id="a23e705901757c31193f326157e1c981f" name="a23e705901757c31193f326157e1c981f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23e705901757c31193f326157e1c981f">&#9670;&#160;</a></span>GPIO_CRH_MODE8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE8_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00224">224</a> 行定义.</p>

</div>
</div>
<a id="a950066b5b6fc68f7373bbcdd70ed28e1" name="a950066b5b6fc68f7373bbcdd70ed28e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950066b5b6fc68f7373bbcdd70ed28e1">&#9670;&#160;</a></span>GPIO_CRH_MODE9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE9[1:0] bits (portx mode bits, pin 1) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00233">233</a> 行定义.</p>

</div>
</div>
<a id="a9bd8c2c6db28e9905cb7a9b8798e7b56" name="a9bd8c2c6db28e9905cb7a9b8798e7b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd8c2c6db28e9905cb7a9b8798e7b56">&#9670;&#160;</a></span>GPIO_CRH_MODE9_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00234">234</a> 行定义.</p>

</div>
</div>
<a id="a7ea120b509cb127a36ccd5658b1f88b1" name="a7ea120b509cb127a36ccd5658b1f88b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ea120b509cb127a36ccd5658b1f88b1">&#9670;&#160;</a></span>GPIO_CRH_MODE9_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94ad98d04512b99f2ae54ccbb77b17f3">GPIO_CRH_MODE9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00235">235</a> 行定义.</p>

</div>
</div>
<a id="a94ad98d04512b99f2ae54ccbb77b17f3" name="a94ad98d04512b99f2ae54ccbb77b17f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94ad98d04512b99f2ae54ccbb77b17f3">&#9670;&#160;</a></span>GPIO_CRH_MODE9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRH_MODE9_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00232">232</a> 行定义.</p>

</div>
</div>
<a id="a58c66290c450d7078597125c0e127903" name="a58c66290c450d7078597125c0e127903"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c66290c450d7078597125c0e127903">&#9670;&#160;</a></span>GPIO_CRL_CNF0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF0[1:0] bits (portx configuration bits, pin 0) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00144">144</a> 行定义.</p>

</div>
</div>
<a id="a0bf8a6e162d564a0f69b580d417acae8" name="a0bf8a6e162d564a0f69b580d417acae8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bf8a6e162d564a0f69b580d417acae8">&#9670;&#160;</a></span>GPIO_CRL_CNF0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00145">145</a> 行定义.</p>

</div>
</div>
<a id="a5291190c37de6ae57e06e8586a393a59" name="a5291190c37de6ae57e06e8586a393a59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5291190c37de6ae57e06e8586a393a59">&#9670;&#160;</a></span>GPIO_CRL_CNF0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2c1023ff3b3957c8e5d1f6755e311cac">GPIO_CRL_CNF0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00146">146</a> 行定义.</p>

</div>
</div>
<a id="a2c1023ff3b3957c8e5d1f6755e311cac" name="a2c1023ff3b3957c8e5d1f6755e311cac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c1023ff3b3957c8e5d1f6755e311cac">&#9670;&#160;</a></span>GPIO_CRL_CNF0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF0_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00143">143</a> 行定义.</p>

</div>
</div>
<a id="af9ca2d3a0f7587608aba569acde3317b" name="af9ca2d3a0f7587608aba569acde3317b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9ca2d3a0f7587608aba569acde3317b">&#9670;&#160;</a></span>GPIO_CRL_CNF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF1[1:0] bits (portx configuration bits, pin 1) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00154">154</a> 行定义.</p>

</div>
</div>
<a id="a7a3173c39ee01b0389024f8612469cf2" name="a7a3173c39ee01b0389024f8612469cf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a3173c39ee01b0389024f8612469cf2">&#9670;&#160;</a></span>GPIO_CRL_CNF1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00155">155</a> 行定义.</p>

</div>
</div>
<a id="a32d35220984bf84c5eaae064e3defc3a" name="a32d35220984bf84c5eaae064e3defc3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a32d35220984bf84c5eaae064e3defc3a">&#9670;&#160;</a></span>GPIO_CRL_CNF1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b37b00c4239d9c3506e5ae0cf49f133">GPIO_CRL_CNF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00156">156</a> 行定义.</p>

</div>
</div>
<a id="a8b37b00c4239d9c3506e5ae0cf49f133" name="a8b37b00c4239d9c3506e5ae0cf49f133"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b37b00c4239d9c3506e5ae0cf49f133">&#9670;&#160;</a></span>GPIO_CRL_CNF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF1_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00153">153</a> 行定义.</p>

</div>
</div>
<a id="a63db6056280880a85b6103195d6d43ac" name="a63db6056280880a85b6103195d6d43ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63db6056280880a85b6103195d6d43ac">&#9670;&#160;</a></span>GPIO_CRL_CNF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF2[1:0] bits (portx configuration bits, pin 2) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00164">164</a> 行定义.</p>

</div>
</div>
<a id="ad5a2a2770e852c94f4b75c4ca0e6a89e" name="ad5a2a2770e852c94f4b75c4ca0e6a89e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5a2a2770e852c94f4b75c4ca0e6a89e">&#9670;&#160;</a></span>GPIO_CRL_CNF2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00165">165</a> 行定义.</p>

</div>
</div>
<a id="aae7c1604bc9d187e8d339385b6be7c05" name="aae7c1604bc9d187e8d339385b6be7c05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7c1604bc9d187e8d339385b6be7c05">&#9670;&#160;</a></span>GPIO_CRL_CNF2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a279db2350cd0f9618c296a5999c6b41d">GPIO_CRL_CNF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00166">166</a> 行定义.</p>

</div>
</div>
<a id="a279db2350cd0f9618c296a5999c6b41d" name="a279db2350cd0f9618c296a5999c6b41d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a279db2350cd0f9618c296a5999c6b41d">&#9670;&#160;</a></span>GPIO_CRL_CNF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF2_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00163">163</a> 行定义.</p>

</div>
</div>
<a id="a5b201ed339a417f4a6b16c75ad473ff2" name="a5b201ed339a417f4a6b16c75ad473ff2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b201ed339a417f4a6b16c75ad473ff2">&#9670;&#160;</a></span>GPIO_CRL_CNF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF3[1:0] bits (portx configuration bits, pin 3) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00174">174</a> 行定义.</p>

</div>
</div>
<a id="ab8ee38d349593c64ca11c3b901289fd6" name="ab8ee38d349593c64ca11c3b901289fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8ee38d349593c64ca11c3b901289fd6">&#9670;&#160;</a></span>GPIO_CRL_CNF3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00175">175</a> 行定义.</p>

</div>
</div>
<a id="a3fc2aa63cf9d1e41e90e83686efac0be" name="a3fc2aa63cf9d1e41e90e83686efac0be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fc2aa63cf9d1e41e90e83686efac0be">&#9670;&#160;</a></span>GPIO_CRL_CNF3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0258c6a9c9f7c35b76f82bf4d29859bb">GPIO_CRL_CNF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00176">176</a> 行定义.</p>

</div>
</div>
<a id="a0258c6a9c9f7c35b76f82bf4d29859bb" name="a0258c6a9c9f7c35b76f82bf4d29859bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0258c6a9c9f7c35b76f82bf4d29859bb">&#9670;&#160;</a></span>GPIO_CRL_CNF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF3_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00173">173</a> 行定义.</p>

</div>
</div>
<a id="ad2ae25542ecc928b5be2efa02cb65a7d" name="ad2ae25542ecc928b5be2efa02cb65a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2ae25542ecc928b5be2efa02cb65a7d">&#9670;&#160;</a></span>GPIO_CRL_CNF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF4[1:0] bits (portx configuration bits, pin 4) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00185">185</a> 行定义.</p>

</div>
</div>
<a id="a7c8e19f954197c54c587df29aad5047e" name="a7c8e19f954197c54c587df29aad5047e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c8e19f954197c54c587df29aad5047e">&#9670;&#160;</a></span>GPIO_CRL_CNF4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00186">186</a> 行定义.</p>

</div>
</div>
<a id="a6cabe5a2a5ee896d7abf4471d48b4591" name="a6cabe5a2a5ee896d7abf4471d48b4591"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6cabe5a2a5ee896d7abf4471d48b4591">&#9670;&#160;</a></span>GPIO_CRL_CNF4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad334975489a6bb83104563438bcf26c3">GPIO_CRL_CNF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00187">187</a> 行定义.</p>

</div>
</div>
<a id="ad334975489a6bb83104563438bcf26c3" name="ad334975489a6bb83104563438bcf26c3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad334975489a6bb83104563438bcf26c3">&#9670;&#160;</a></span>GPIO_CRL_CNF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF4_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00184">184</a> 行定义.</p>

</div>
</div>
<a id="a36bc3cc93deb6d6223f5868e73b70115" name="a36bc3cc93deb6d6223f5868e73b70115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a36bc3cc93deb6d6223f5868e73b70115">&#9670;&#160;</a></span>GPIO_CRL_CNF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF5[1:0] bits (portx configuration bits, pin 5) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00195">195</a> 行定义.</p>

</div>
</div>
<a id="ad5aa19ce2af8682762cccaa141ec2949" name="ad5aa19ce2af8682762cccaa141ec2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad5aa19ce2af8682762cccaa141ec2949">&#9670;&#160;</a></span>GPIO_CRL_CNF5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00196">196</a> 行定义.</p>

</div>
</div>
<a id="adae9d028c9c08feab521de69344ef2bb" name="adae9d028c9c08feab521de69344ef2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adae9d028c9c08feab521de69344ef2bb">&#9670;&#160;</a></span>GPIO_CRL_CNF5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad3d9a014580ab919b44cde8c63d0d0b6">GPIO_CRL_CNF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00197">197</a> 行定义.</p>

</div>
</div>
<a id="ad3d9a014580ab919b44cde8c63d0d0b6" name="ad3d9a014580ab919b44cde8c63d0d0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3d9a014580ab919b44cde8c63d0d0b6">&#9670;&#160;</a></span>GPIO_CRL_CNF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF5_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00194">194</a> 行定义.</p>

</div>
</div>
<a id="ab14aa5957aba048d58b8eecf7afd331a" name="ab14aa5957aba048d58b8eecf7afd331a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14aa5957aba048d58b8eecf7afd331a">&#9670;&#160;</a></span>GPIO_CRL_CNF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF6[1:0] bits (portx configuration bits, pin 6) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00205">205</a> 行定义.</p>

</div>
</div>
<a id="a363316a6d179a6b19f7742e6e976f30c" name="a363316a6d179a6b19f7742e6e976f30c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a363316a6d179a6b19f7742e6e976f30c">&#9670;&#160;</a></span>GPIO_CRL_CNF6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00206">206</a> 行定义.</p>

</div>
</div>
<a id="a0b03c0d4a3e05113f0e9315bffd522f6" name="a0b03c0d4a3e05113f0e9315bffd522f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b03c0d4a3e05113f0e9315bffd522f6">&#9670;&#160;</a></span>GPIO_CRL_CNF6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4576e7aea301aa23b82723989eb42ad6">GPIO_CRL_CNF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00207">207</a> 行定义.</p>

</div>
</div>
<a id="a4576e7aea301aa23b82723989eb42ad6" name="a4576e7aea301aa23b82723989eb42ad6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4576e7aea301aa23b82723989eb42ad6">&#9670;&#160;</a></span>GPIO_CRL_CNF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF6_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00204">204</a> 行定义.</p>

</div>
</div>
<a id="a7ce116816638e3ef36b5a94e2fad38dd" name="a7ce116816638e3ef36b5a94e2fad38dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ce116816638e3ef36b5a94e2fad38dd">&#9670;&#160;</a></span>GPIO_CRL_CNF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CNF7[1:0] bits (portx configuration bits, pin 7) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00215">215</a> 行定义.</p>

</div>
</div>
<a id="ab9a0556440a284e54f5d6f94e4fabed6" name="ab9a0556440a284e54f5d6f94e4fabed6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9a0556440a284e54f5d6f94e4fabed6">&#9670;&#160;</a></span>GPIO_CRL_CNF7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00216">216</a> 行定义.</p>

</div>
</div>
<a id="abb42794f5eb4dfef4df5bb9e73275347" name="abb42794f5eb4dfef4df5bb9e73275347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb42794f5eb4dfef4df5bb9e73275347">&#9670;&#160;</a></span>GPIO_CRL_CNF7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a514a34338c5a54555ca6f0a032002997">GPIO_CRL_CNF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00217">217</a> 行定义.</p>

</div>
</div>
<a id="a514a34338c5a54555ca6f0a032002997" name="a514a34338c5a54555ca6f0a032002997"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a514a34338c5a54555ca6f0a032002997">&#9670;&#160;</a></span>GPIO_CRL_CNF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF7_Pos&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00214">214</a> 行定义.</p>

</div>
</div>
<a id="a3e68d2a1e363152977a3111041dda6dc" name="a3e68d2a1e363152977a3111041dda6dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e68d2a1e363152977a3111041dda6dc">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00116">116</a> 行定义.</p>

</div>
</div>
<a id="a44db7a6239fbf673b8b669c6f632b1d9" name="a44db7a6239fbf673b8b669c6f632b1d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44db7a6239fbf673b8b669c6f632b1d9">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_1_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00117">117</a> 行定义.</p>

</div>
</div>
<a id="aad80d9968cb70223d390a00c746ff5bb" name="aad80d9968cb70223d390a00c746ff5bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad80d9968cb70223d390a00c746ff5bb">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_2_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00118">118</a> 行定义.</p>

</div>
</div>
<a id="a87971d7b1635ce60fbb394b68cd8cefc" name="a87971d7b1635ce60fbb394b68cd8cefc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87971d7b1635ce60fbb394b68cd8cefc">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_3_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00119">119</a> 行定义.</p>

</div>
</div>
<a id="abcf1cafda656d7fc9abcce0cce8ae8a9" name="abcf1cafda656d7fc9abcce0cce8ae8a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcf1cafda656d7fc9abcce0cce8ae8a9">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_4_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00120">120</a> 行定义.</p>

</div>
</div>
<a id="acda900e925c87e18d29fb2705e13b112" name="acda900e925c87e18d29fb2705e13b112"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acda900e925c87e18d29fb2705e13b112">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_5_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00121">121</a> 行定义.</p>

</div>
</div>
<a id="a5518fb2db857e46b31865d1ca2738099" name="a5518fb2db857e46b31865d1ca2738099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5518fb2db857e46b31865d1ca2738099">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_6_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00122">122</a> 行定义.</p>

</div>
</div>
<a id="ae551c52652a863f32dc9683317c030e7" name="ae551c52652a863f32dc9683317c030e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae551c52652a863f32dc9683317c030e7">&#9670;&#160;</a></span>GPIO_CRL_CNF_MODE_7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_CNF_MODE_7_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00123">123</a> 行定义.</p>

</div>
</div>
<a id="a423aaaebb1846603eaf2b91f7d2b9fa1" name="a423aaaebb1846603eaf2b91f7d2b9fa1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a423aaaebb1846603eaf2b91f7d2b9fa1">&#9670;&#160;</a></span>GPIO_CRL_MODE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE&#160;&#160;&#160;((<a class="el" href="types_8h.html#a10e94b422ef0c20dcdec20d31a1f5049">u32</a>)0x33333333)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_CRL Register Bit Definition </p>
<p >Port x mode bits </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00136">136</a> 行定义.</p>

</div>
</div>
<a id="a2cdd3f5cad389fbe7c96458fb115035b" name="a2cdd3f5cad389fbe7c96458fb115035b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2cdd3f5cad389fbe7c96458fb115035b">&#9670;&#160;</a></span>GPIO_CRL_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE0[1:0] bits (portx mode bits, pin 0) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00139">139</a> 行定义.</p>

</div>
</div>
<a id="a1facefbe58e0198f424d1e4487af72f6" name="a1facefbe58e0198f424d1e4487af72f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1facefbe58e0198f424d1e4487af72f6">&#9670;&#160;</a></span>GPIO_CRL_MODE0_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00140">140</a> 行定义.</p>

</div>
</div>
<a id="a8e03107c8dbdeb512d612bb52d88014e" name="a8e03107c8dbdeb512d612bb52d88014e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e03107c8dbdeb512d612bb52d88014e">&#9670;&#160;</a></span>GPIO_CRL_MODE0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0c2cdb76079824904fe4d02aee982b07">GPIO_CRL_MODE0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00141">141</a> 行定义.</p>

</div>
</div>
<a id="a0c2cdb76079824904fe4d02aee982b07" name="a0c2cdb76079824904fe4d02aee982b07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0c2cdb76079824904fe4d02aee982b07">&#9670;&#160;</a></span>GPIO_CRL_MODE0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00138">138</a> 行定义.</p>

</div>
</div>
<a id="a3ba5b9f5ed5a0ed429893f9cf0425328" name="a3ba5b9f5ed5a0ed429893f9cf0425328"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ba5b9f5ed5a0ed429893f9cf0425328">&#9670;&#160;</a></span>GPIO_CRL_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE1[1:0] bits (portx mode bits, pin 1) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00149">149</a> 行定义.</p>

</div>
</div>
<a id="ae58972b411ad8d1f9ac4de980bde84d6" name="ae58972b411ad8d1f9ac4de980bde84d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae58972b411ad8d1f9ac4de980bde84d6">&#9670;&#160;</a></span>GPIO_CRL_MODE1_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00150">150</a> 行定义.</p>

</div>
</div>
<a id="a321825c44a1d436fa483fdf363791ebc" name="a321825c44a1d436fa483fdf363791ebc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a321825c44a1d436fa483fdf363791ebc">&#9670;&#160;</a></span>GPIO_CRL_MODE1_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">GPIO_CRL_MODE1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00151">151</a> 行定义.</p>

</div>
</div>
<a id="a59e4ac2c24ed4ebec2e8ea4b6fb0e246" name="a59e4ac2c24ed4ebec2e8ea4b6fb0e246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59e4ac2c24ed4ebec2e8ea4b6fb0e246">&#9670;&#160;</a></span>GPIO_CRL_MODE1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE1_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00148">148</a> 行定义.</p>

</div>
</div>
<a id="a97a6c37c1f5fc8e89ae2cb017c4f545b" name="a97a6c37c1f5fc8e89ae2cb017c4f545b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97a6c37c1f5fc8e89ae2cb017c4f545b">&#9670;&#160;</a></span>GPIO_CRL_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE2[1:0] bits (portx mode bits, pin 2) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00159">159</a> 行定义.</p>

</div>
</div>
<a id="a1acdc817f1d3a0ceedbe13f4ce625a2d" name="a1acdc817f1d3a0ceedbe13f4ce625a2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1acdc817f1d3a0ceedbe13f4ce625a2d">&#9670;&#160;</a></span>GPIO_CRL_MODE2_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00160">160</a> 行定义.</p>

</div>
</div>
<a id="a5ed274efc4fbcb5a6b9e733fc23f6343" name="a5ed274efc4fbcb5a6b9e733fc23f6343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ed274efc4fbcb5a6b9e733fc23f6343">&#9670;&#160;</a></span>GPIO_CRL_MODE2_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8b07051af15de89ebc819b00f3c5bc3a">GPIO_CRL_MODE2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00161">161</a> 行定义.</p>

</div>
</div>
<a id="a8b07051af15de89ebc819b00f3c5bc3a" name="a8b07051af15de89ebc819b00f3c5bc3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b07051af15de89ebc819b00f3c5bc3a">&#9670;&#160;</a></span>GPIO_CRL_MODE2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE2_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00158">158</a> 行定义.</p>

</div>
</div>
<a id="ac4f6e7d1dcc681e79e3ec70f3c13dff7" name="ac4f6e7d1dcc681e79e3ec70f3c13dff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4f6e7d1dcc681e79e3ec70f3c13dff7">&#9670;&#160;</a></span>GPIO_CRL_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE3[1:0] bits (portx mode bits, pin 3) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00169">169</a> 行定义.</p>

</div>
</div>
<a id="a7894b794fc3568954dcd0bf4ce97f291" name="a7894b794fc3568954dcd0bf4ce97f291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7894b794fc3568954dcd0bf4ce97f291">&#9670;&#160;</a></span>GPIO_CRL_MODE3_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00170">170</a> 行定义.</p>

</div>
</div>
<a id="ae2e0d4d691512704d52c9a4d94921a37" name="ae2e0d4d691512704d52c9a4d94921a37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae2e0d4d691512704d52c9a4d94921a37">&#9670;&#160;</a></span>GPIO_CRL_MODE3_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aebe301f6be3d3d42979decb111504f43">GPIO_CRL_MODE3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00171">171</a> 行定义.</p>

</div>
</div>
<a id="aebe301f6be3d3d42979decb111504f43" name="aebe301f6be3d3d42979decb111504f43"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebe301f6be3d3d42979decb111504f43">&#9670;&#160;</a></span>GPIO_CRL_MODE3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE3_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00168">168</a> 行定义.</p>

</div>
</div>
<a id="a88c0d876b6305cbf60ec6b3add96658b" name="a88c0d876b6305cbf60ec6b3add96658b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a88c0d876b6305cbf60ec6b3add96658b">&#9670;&#160;</a></span>GPIO_CRL_MODE4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE4[1:0] bits (portx mode bits, pin 4) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00180">180</a> 行定义.</p>

</div>
</div>
<a id="ae110cd4ac6cc9ad00eec9089ab08a43e" name="ae110cd4ac6cc9ad00eec9089ab08a43e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae110cd4ac6cc9ad00eec9089ab08a43e">&#9670;&#160;</a></span>GPIO_CRL_MODE4_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00181">181</a> 行定义.</p>

</div>
</div>
<a id="a78534f019846a3c2a541c346798a480b" name="a78534f019846a3c2a541c346798a480b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78534f019846a3c2a541c346798a480b">&#9670;&#160;</a></span>GPIO_CRL_MODE4_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af266ff9fe40b04dbab1ca2a6b0ed3abf">GPIO_CRL_MODE4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00182">182</a> 行定义.</p>

</div>
</div>
<a id="af266ff9fe40b04dbab1ca2a6b0ed3abf" name="af266ff9fe40b04dbab1ca2a6b0ed3abf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af266ff9fe40b04dbab1ca2a6b0ed3abf">&#9670;&#160;</a></span>GPIO_CRL_MODE4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE4_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00179">179</a> 行定义.</p>

</div>
</div>
<a id="a6baa7197a06e539323e0d551a19500d9" name="a6baa7197a06e539323e0d551a19500d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6baa7197a06e539323e0d551a19500d9">&#9670;&#160;</a></span>GPIO_CRL_MODE5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE5[1:0] bits (portx mode bits, pin 5) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00190">190</a> 行定义.</p>

</div>
</div>
<a id="a4264ac5999e94bb3807ea2078fa2b7a6" name="a4264ac5999e94bb3807ea2078fa2b7a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4264ac5999e94bb3807ea2078fa2b7a6">&#9670;&#160;</a></span>GPIO_CRL_MODE5_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00191">191</a> 行定义.</p>

</div>
</div>
<a id="a13de7f1f4a2b6db8afc28785e30d32c7" name="a13de7f1f4a2b6db8afc28785e30d32c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13de7f1f4a2b6db8afc28785e30d32c7">&#9670;&#160;</a></span>GPIO_CRL_MODE5_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#affb8599a54f96bd55e6c4210bdcf0cc5">GPIO_CRL_MODE5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00192">192</a> 行定义.</p>

</div>
</div>
<a id="affb8599a54f96bd55e6c4210bdcf0cc5" name="affb8599a54f96bd55e6c4210bdcf0cc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#affb8599a54f96bd55e6c4210bdcf0cc5">&#9670;&#160;</a></span>GPIO_CRL_MODE5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE5_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00189">189</a> 行定义.</p>

</div>
</div>
<a id="a4b353c5507b6cc8575a89a4f445dafd6" name="a4b353c5507b6cc8575a89a4f445dafd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b353c5507b6cc8575a89a4f445dafd6">&#9670;&#160;</a></span>GPIO_CRL_MODE6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE6[1:0] bits (portx mode bits, pin 6) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00200">200</a> 行定义.</p>

</div>
</div>
<a id="aeda9df54fcfbcb8ee978785b08b0b0e6" name="aeda9df54fcfbcb8ee978785b08b0b0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeda9df54fcfbcb8ee978785b08b0b0e6">&#9670;&#160;</a></span>GPIO_CRL_MODE6_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00201">201</a> 行定义.</p>

</div>
</div>
<a id="a9c5ba2cfc5febb76210d8cc10a815cd0" name="a9c5ba2cfc5febb76210d8cc10a815cd0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c5ba2cfc5febb76210d8cc10a815cd0">&#9670;&#160;</a></span>GPIO_CRL_MODE6_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a49e3d971cad6b91738e4ae4b73643bf5">GPIO_CRL_MODE6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00202">202</a> 行定义.</p>

</div>
</div>
<a id="a49e3d971cad6b91738e4ae4b73643bf5" name="a49e3d971cad6b91738e4ae4b73643bf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e3d971cad6b91738e4ae4b73643bf5">&#9670;&#160;</a></span>GPIO_CRL_MODE6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE6_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00199">199</a> 行定义.</p>

</div>
</div>
<a id="a9050a4d57b9ed8190d730a98bdf4d3f1" name="a9050a4d57b9ed8190d730a98bdf4d3f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9050a4d57b9ed8190d730a98bdf4d3f1">&#9670;&#160;</a></span>GPIO_CRL_MODE7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MODE7[1:0] bits (portx mode bits, pin 7) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00210">210</a> 行定义.</p>

</div>
</div>
<a id="a441dd58c2652fdd2787c827165a7f052" name="a441dd58c2652fdd2787c827165a7f052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a441dd58c2652fdd2787c827165a7f052">&#9670;&#160;</a></span>GPIO_CRL_MODE7_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00211">211</a> 行定义.</p>

</div>
</div>
<a id="ae043168c37d4a1c133a9da8cdd94080e" name="ae043168c37d4a1c133a9da8cdd94080e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae043168c37d4a1c133a9da8cdd94080e">&#9670;&#160;</a></span>GPIO_CRL_MODE7_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1caaa08dc8614db22854d0c888e2c32f">GPIO_CRL_MODE7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00212">212</a> 行定义.</p>

</div>
</div>
<a id="a1caaa08dc8614db22854d0c888e2c32f" name="a1caaa08dc8614db22854d0c888e2c32f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1caaa08dc8614db22854d0c888e2c32f">&#9670;&#160;</a></span>GPIO_CRL_MODE7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_CRL_MODE7_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00209">209</a> 行定义.</p>

</div>
</div>
<a id="a445c7f6d3b305767c9d357af09ffae09" name="a445c7f6d3b305767c9d357af09ffae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445c7f6d3b305767c9d357af09ffae09">&#9670;&#160;</a></span>GPIO_DCR_PX0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX0[1:0] bits (pinx configuration bits, pin 0) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00534">534</a> 行定义.</p>

</div>
</div>
<a id="afa19a83517092a8e5c07d55c842021c0" name="afa19a83517092a8e5c07d55c842021c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa19a83517092a8e5c07d55c842021c0">&#9670;&#160;</a></span>GPIO_DCR_PX0_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00535">535</a> 行定义.</p>

</div>
</div>
<a id="aea34deae8097c152a25fbd619dccc9c9" name="aea34deae8097c152a25fbd619dccc9c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea34deae8097c152a25fbd619dccc9c9">&#9670;&#160;</a></span>GPIO_DCR_PX0_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00536">536</a> 行定义.</p>

</div>
</div>
<a id="a2d2c872c6cd624956724c8603ff7e82c" name="a2d2c872c6cd624956724c8603ff7e82c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2c872c6cd624956724c8603ff7e82c">&#9670;&#160;</a></span>GPIO_DCR_PX0_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00537">537</a> 行定义.</p>

</div>
</div>
<a id="a3e59d89666bb80b6a5262431bd772d3e" name="a3e59d89666bb80b6a5262431bd772d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e59d89666bb80b6a5262431bd772d3e">&#9670;&#160;</a></span>GPIO_DCR_PX0_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aeb2c7f694ac374eab94bb4b034ff5d6d">GPIO_DCR_PX0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00538">538</a> 行定义.</p>

</div>
</div>
<a id="aeb2c7f694ac374eab94bb4b034ff5d6d" name="aeb2c7f694ac374eab94bb4b034ff5d6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb2c7f694ac374eab94bb4b034ff5d6d">&#9670;&#160;</a></span>GPIO_DCR_PX0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_DCR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00533">533</a> 行定义.</p>

</div>
</div>
<a id="a12998786c1e10f49f37a9ab7c3394f0c" name="a12998786c1e10f49f37a9ab7c3394f0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12998786c1e10f49f37a9ab7c3394f0c">&#9670;&#160;</a></span>GPIO_DCR_PX1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX1[1:0] bits (pinx configuration bits, pin 1) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00540">540</a> 行定义.</p>

</div>
</div>
<a id="aaa07f796883a4ac754c90e64cbd3b335" name="aaa07f796883a4ac754c90e64cbd3b335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa07f796883a4ac754c90e64cbd3b335">&#9670;&#160;</a></span>GPIO_DCR_PX10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX10[1:0] bits (pinx configuration bits, pin 10) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00601">601</a> 行定义.</p>

</div>
</div>
<a id="ad64dac78beea92cb3080dffc90b06c6c" name="ad64dac78beea92cb3080dffc90b06c6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad64dac78beea92cb3080dffc90b06c6c">&#9670;&#160;</a></span>GPIO_DCR_PX10_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00602">602</a> 行定义.</p>

</div>
</div>
<a id="a44e9c5e564fdf176da28f599eae626bd" name="a44e9c5e564fdf176da28f599eae626bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44e9c5e564fdf176da28f599eae626bd">&#9670;&#160;</a></span>GPIO_DCR_PX10_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00603">603</a> 行定义.</p>

</div>
</div>
<a id="a551235685c4cd3cb1baad187ddb40227" name="a551235685c4cd3cb1baad187ddb40227"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a551235685c4cd3cb1baad187ddb40227">&#9670;&#160;</a></span>GPIO_DCR_PX10_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00604">604</a> 行定义.</p>

</div>
</div>
<a id="a74aa6f1acb35b6ec6e3e2ea271a7220b" name="a74aa6f1acb35b6ec6e3e2ea271a7220b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74aa6f1acb35b6ec6e3e2ea271a7220b">&#9670;&#160;</a></span>GPIO_DCR_PX10_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a9c922980eca3351c7c8c81e93973fb">GPIO_DCR_PX10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00605">605</a> 行定义.</p>

</div>
</div>
<a id="a9a9c922980eca3351c7c8c81e93973fb" name="a9a9c922980eca3351c7c8c81e93973fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a9c922980eca3351c7c8c81e93973fb">&#9670;&#160;</a></span>GPIO_DCR_PX10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX10_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00600">600</a> 行定义.</p>

</div>
</div>
<a id="a7a6f28a948cd2dbceb9c031533a7b389" name="a7a6f28a948cd2dbceb9c031533a7b389"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a6f28a948cd2dbceb9c031533a7b389">&#9670;&#160;</a></span>GPIO_DCR_PX11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX11[1:0] bits (pinx configuration bits, pin 11) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00608">608</a> 行定义.</p>

</div>
</div>
<a id="a5bea5f897039a8745c8a2c7e63b1a3e1" name="a5bea5f897039a8745c8a2c7e63b1a3e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bea5f897039a8745c8a2c7e63b1a3e1">&#9670;&#160;</a></span>GPIO_DCR_PX11_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00609">609</a> 行定义.</p>

</div>
</div>
<a id="a0ef331c43a698364bd59cd970f7d2cad" name="a0ef331c43a698364bd59cd970f7d2cad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ef331c43a698364bd59cd970f7d2cad">&#9670;&#160;</a></span>GPIO_DCR_PX11_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00610">610</a> 行定义.</p>

</div>
</div>
<a id="a3ead09b80d34d2f63e0c5014a82343f2" name="a3ead09b80d34d2f63e0c5014a82343f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ead09b80d34d2f63e0c5014a82343f2">&#9670;&#160;</a></span>GPIO_DCR_PX11_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00611">611</a> 行定义.</p>

</div>
</div>
<a id="a9a16dd19c5e0e16c063cb91869d498c4" name="a9a16dd19c5e0e16c063cb91869d498c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a16dd19c5e0e16c063cb91869d498c4">&#9670;&#160;</a></span>GPIO_DCR_PX11_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9bd3b00f4c85780957ebc0be25d4426d">GPIO_DCR_PX11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00612">612</a> 行定义.</p>

</div>
</div>
<a id="a9bd3b00f4c85780957ebc0be25d4426d" name="a9bd3b00f4c85780957ebc0be25d4426d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9bd3b00f4c85780957ebc0be25d4426d">&#9670;&#160;</a></span>GPIO_DCR_PX11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX11_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00607">607</a> 行定义.</p>

</div>
</div>
<a id="ad8fbd298bdbc7632efa8dfc7c1239152" name="ad8fbd298bdbc7632efa8dfc7c1239152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8fbd298bdbc7632efa8dfc7c1239152">&#9670;&#160;</a></span>GPIO_DCR_PX12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX12[1:0] bits (pinx configuration bits, pin 12) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00614">614</a> 行定义.</p>

</div>
</div>
<a id="a0379d99660a8a1494abda2929ff85837" name="a0379d99660a8a1494abda2929ff85837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0379d99660a8a1494abda2929ff85837">&#9670;&#160;</a></span>GPIO_DCR_PX12_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00615">615</a> 行定义.</p>

</div>
</div>
<a id="a0dc300e18394a57aff8d94ebf50bfc02" name="a0dc300e18394a57aff8d94ebf50bfc02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dc300e18394a57aff8d94ebf50bfc02">&#9670;&#160;</a></span>GPIO_DCR_PX12_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00616">616</a> 行定义.</p>

</div>
</div>
<a id="ad03291568d8a24e363ba92f4dfc62bd7" name="ad03291568d8a24e363ba92f4dfc62bd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad03291568d8a24e363ba92f4dfc62bd7">&#9670;&#160;</a></span>GPIO_DCR_PX12_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00617">617</a> 行定义.</p>

</div>
</div>
<a id="a326e1b1086069c86ea18192fcc66c76e" name="a326e1b1086069c86ea18192fcc66c76e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a326e1b1086069c86ea18192fcc66c76e">&#9670;&#160;</a></span>GPIO_DCR_PX12_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1fe7e10fc64574a58d0a6cd6df79a18b">GPIO_DCR_PX12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00618">618</a> 行定义.</p>

</div>
</div>
<a id="a1fe7e10fc64574a58d0a6cd6df79a18b" name="a1fe7e10fc64574a58d0a6cd6df79a18b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1fe7e10fc64574a58d0a6cd6df79a18b">&#9670;&#160;</a></span>GPIO_DCR_PX12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX12_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00613">613</a> 行定义.</p>

</div>
</div>
<a id="a22dc06de46e14b667261aaef3b4db42e" name="a22dc06de46e14b667261aaef3b4db42e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22dc06de46e14b667261aaef3b4db42e">&#9670;&#160;</a></span>GPIO_DCR_PX13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX13[1:0] bits (pinx configuration bits, pin 13) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00620">620</a> 行定义.</p>

</div>
</div>
<a id="a9d2de4280164c4d1e5885e1e7173212c" name="a9d2de4280164c4d1e5885e1e7173212c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d2de4280164c4d1e5885e1e7173212c">&#9670;&#160;</a></span>GPIO_DCR_PX13_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00621">621</a> 行定义.</p>

</div>
</div>
<a id="a73c4b13da81c050fd350d83ff0fe31c6" name="a73c4b13da81c050fd350d83ff0fe31c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73c4b13da81c050fd350d83ff0fe31c6">&#9670;&#160;</a></span>GPIO_DCR_PX13_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00622">622</a> 行定义.</p>

</div>
</div>
<a id="a7505a4f2944fded03230a34f17e5646c" name="a7505a4f2944fded03230a34f17e5646c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7505a4f2944fded03230a34f17e5646c">&#9670;&#160;</a></span>GPIO_DCR_PX13_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00623">623</a> 行定义.</p>

</div>
</div>
<a id="a0bfacc68dfba3e385ef97747f399b006" name="a0bfacc68dfba3e385ef97747f399b006"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bfacc68dfba3e385ef97747f399b006">&#9670;&#160;</a></span>GPIO_DCR_PX13_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a069aea74051fb360e7e218e1edaf9b14">GPIO_DCR_PX13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00624">624</a> 行定义.</p>

</div>
</div>
<a id="a069aea74051fb360e7e218e1edaf9b14" name="a069aea74051fb360e7e218e1edaf9b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a069aea74051fb360e7e218e1edaf9b14">&#9670;&#160;</a></span>GPIO_DCR_PX13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX13_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00619">619</a> 行定义.</p>

</div>
</div>
<a id="af5ce1957214e8264c982e63d3046a852" name="af5ce1957214e8264c982e63d3046a852"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5ce1957214e8264c982e63d3046a852">&#9670;&#160;</a></span>GPIO_DCR_PX14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX14[1:0] bits (pinx configuration bits, pin 14) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00627">627</a> 行定义.</p>

</div>
</div>
<a id="a77daac313b52fee48809ca3c0335ca82" name="a77daac313b52fee48809ca3c0335ca82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a77daac313b52fee48809ca3c0335ca82">&#9670;&#160;</a></span>GPIO_DCR_PX14_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00628">628</a> 行定义.</p>

</div>
</div>
<a id="a759eea0ed259771a18dd8a2364b475bc" name="a759eea0ed259771a18dd8a2364b475bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a759eea0ed259771a18dd8a2364b475bc">&#9670;&#160;</a></span>GPIO_DCR_PX14_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00629">629</a> 行定义.</p>

</div>
</div>
<a id="a6d98912556f30c62a80782319a05d1e2" name="a6d98912556f30c62a80782319a05d1e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d98912556f30c62a80782319a05d1e2">&#9670;&#160;</a></span>GPIO_DCR_PX14_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00630">630</a> 行定义.</p>

</div>
</div>
<a id="a3206a4d7b90f8b4dd6d01cbb1523f674" name="a3206a4d7b90f8b4dd6d01cbb1523f674"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3206a4d7b90f8b4dd6d01cbb1523f674">&#9670;&#160;</a></span>GPIO_DCR_PX14_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a182ff6e9e7b8ca6d9986689dac153d91">GPIO_DCR_PX14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00631">631</a> 行定义.</p>

</div>
</div>
<a id="a182ff6e9e7b8ca6d9986689dac153d91" name="a182ff6e9e7b8ca6d9986689dac153d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a182ff6e9e7b8ca6d9986689dac153d91">&#9670;&#160;</a></span>GPIO_DCR_PX14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX14_Pos&#160;&#160;&#160;(28)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00626">626</a> 行定义.</p>

</div>
</div>
<a id="a7e60a5ddead34d7659a335808ead4642" name="a7e60a5ddead34d7659a335808ead4642"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e60a5ddead34d7659a335808ead4642">&#9670;&#160;</a></span>GPIO_DCR_PX15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX15[1:0] bits (pinx configuration bits, pin 15) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00633">633</a> 行定义.</p>

</div>
</div>
<a id="a8b1d83acf4c00698e0afdf57cb417b29" name="a8b1d83acf4c00698e0afdf57cb417b29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1d83acf4c00698e0afdf57cb417b29">&#9670;&#160;</a></span>GPIO_DCR_PX15_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00634">634</a> 行定义.</p>

</div>
</div>
<a id="a61d916081be63dbcdcc40430efc50a32" name="a61d916081be63dbcdcc40430efc50a32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d916081be63dbcdcc40430efc50a32">&#9670;&#160;</a></span>GPIO_DCR_PX15_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00635">635</a> 行定义.</p>

</div>
</div>
<a id="a96100c34d4763e234763bd387a344f1b" name="a96100c34d4763e234763bd387a344f1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96100c34d4763e234763bd387a344f1b">&#9670;&#160;</a></span>GPIO_DCR_PX15_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00636">636</a> 行定义.</p>

</div>
</div>
<a id="a13c412c7d4c0f556aca1e8bb70ebfb4d" name="a13c412c7d4c0f556aca1e8bb70ebfb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13c412c7d4c0f556aca1e8bb70ebfb4d">&#9670;&#160;</a></span>GPIO_DCR_PX15_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8e4259e5db7201b58d31be8a17009c63">GPIO_DCR_PX15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 ///////////////////////////////////////////////////////////////////////////// </p>
<p >GPIO_AFRL Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00640">640</a> 行定义.</p>

</div>
</div>
<a id="a8e4259e5db7201b58d31be8a17009c63" name="a8e4259e5db7201b58d31be8a17009c63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e4259e5db7201b58d31be8a17009c63">&#9670;&#160;</a></span>GPIO_DCR_PX15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX15_Pos&#160;&#160;&#160;(30)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00632">632</a> 行定义.</p>

</div>
</div>
<a id="ac5cd9b2bdb669df6eba71674f79d54fc" name="ac5cd9b2bdb669df6eba71674f79d54fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5cd9b2bdb669df6eba71674f79d54fc">&#9670;&#160;</a></span>GPIO_DCR_PX1_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00541">541</a> 行定义.</p>

</div>
</div>
<a id="ab1fe47752e1544562e03db69ea98d056" name="ab1fe47752e1544562e03db69ea98d056"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1fe47752e1544562e03db69ea98d056">&#9670;&#160;</a></span>GPIO_DCR_PX1_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00542">542</a> 行定义.</p>

</div>
</div>
<a id="a9c21d83998774e39c9224b99f68cc984" name="a9c21d83998774e39c9224b99f68cc984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c21d83998774e39c9224b99f68cc984">&#9670;&#160;</a></span>GPIO_DCR_PX1_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00543">543</a> 行定义.</p>

</div>
</div>
<a id="a4588bef2950c379fe769bd6e21443447" name="a4588bef2950c379fe769bd6e21443447"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4588bef2950c379fe769bd6e21443447">&#9670;&#160;</a></span>GPIO_DCR_PX1_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae0e6e7d1aa36b8512488b1622dd324be">GPIO_DCR_PX1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00544">544</a> 行定义.</p>

</div>
</div>
<a id="ae0e6e7d1aa36b8512488b1622dd324be" name="ae0e6e7d1aa36b8512488b1622dd324be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e6e7d1aa36b8512488b1622dd324be">&#9670;&#160;</a></span>GPIO_DCR_PX1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX1_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00539">539</a> 行定义.</p>

</div>
</div>
<a id="a821dc36b31d6719bde0c389d6321b572" name="a821dc36b31d6719bde0c389d6321b572"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821dc36b31d6719bde0c389d6321b572">&#9670;&#160;</a></span>GPIO_DCR_PX2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX2[1:0] bits (pinx configuration bits, pin 2) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00546">546</a> 行定义.</p>

</div>
</div>
<a id="afac223d7e7449953b5fadc94be31d0d8" name="afac223d7e7449953b5fadc94be31d0d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afac223d7e7449953b5fadc94be31d0d8">&#9670;&#160;</a></span>GPIO_DCR_PX2_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00547">547</a> 行定义.</p>

</div>
</div>
<a id="a63fe7be66ffe6b03f5b365215d4af757" name="a63fe7be66ffe6b03f5b365215d4af757"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a63fe7be66ffe6b03f5b365215d4af757">&#9670;&#160;</a></span>GPIO_DCR_PX2_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00548">548</a> 行定义.</p>

</div>
</div>
<a id="a20b5981562d993eaf1a94d3070ade65b" name="a20b5981562d993eaf1a94d3070ade65b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20b5981562d993eaf1a94d3070ade65b">&#9670;&#160;</a></span>GPIO_DCR_PX2_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00549">549</a> 行定义.</p>

</div>
</div>
<a id="a0bcb996f55f85430a81e19142b90afcd" name="a0bcb996f55f85430a81e19142b90afcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0bcb996f55f85430a81e19142b90afcd">&#9670;&#160;</a></span>GPIO_DCR_PX2_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa64e7733f65df3085fb30f37b68ab6f3">GPIO_DCR_PX2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00550">550</a> 行定义.</p>

</div>
</div>
<a id="aa64e7733f65df3085fb30f37b68ab6f3" name="aa64e7733f65df3085fb30f37b68ab6f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa64e7733f65df3085fb30f37b68ab6f3">&#9670;&#160;</a></span>GPIO_DCR_PX2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX2_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00545">545</a> 行定义.</p>

</div>
</div>
<a id="ab4cc7c083fabffa72011ea4acbd143b3" name="ab4cc7c083fabffa72011ea4acbd143b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4cc7c083fabffa72011ea4acbd143b3">&#9670;&#160;</a></span>GPIO_DCR_PX3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX3[1:0] bits (pinx configuration bits, pin 3) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00552">552</a> 行定义.</p>

</div>
</div>
<a id="ab65c99f255a253f4122ee8df4d64df2a" name="ab65c99f255a253f4122ee8df4d64df2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65c99f255a253f4122ee8df4d64df2a">&#9670;&#160;</a></span>GPIO_DCR_PX3_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00553">553</a> 行定义.</p>

</div>
</div>
<a id="afe56986d05e81bb2409b9a31391f6465" name="afe56986d05e81bb2409b9a31391f6465"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe56986d05e81bb2409b9a31391f6465">&#9670;&#160;</a></span>GPIO_DCR_PX3_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00554">554</a> 行定义.</p>

</div>
</div>
<a id="a96894f239fc2d5c26fc284a15a69f2b7" name="a96894f239fc2d5c26fc284a15a69f2b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96894f239fc2d5c26fc284a15a69f2b7">&#9670;&#160;</a></span>GPIO_DCR_PX3_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00555">555</a> 行定义.</p>

</div>
</div>
<a id="a744dd47881961de9df099fb96416a255" name="a744dd47881961de9df099fb96416a255"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a744dd47881961de9df099fb96416a255">&#9670;&#160;</a></span>GPIO_DCR_PX3_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2ab18741e6e2209b263e6d01071c970f">GPIO_DCR_PX3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00556">556</a> 行定义.</p>

</div>
</div>
<a id="a2ab18741e6e2209b263e6d01071c970f" name="a2ab18741e6e2209b263e6d01071c970f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ab18741e6e2209b263e6d01071c970f">&#9670;&#160;</a></span>GPIO_DCR_PX3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX3_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00551">551</a> 行定义.</p>

</div>
</div>
<a id="a465335987d3725586e6fee98258a4ceb" name="a465335987d3725586e6fee98258a4ceb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a465335987d3725586e6fee98258a4ceb">&#9670;&#160;</a></span>GPIO_DCR_PX4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX4[1:0] bits (pinx configuration bits, pin 4) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00559">559</a> 行定义.</p>

</div>
</div>
<a id="af1df9668d21500928f4d1491854a5a7d" name="af1df9668d21500928f4d1491854a5a7d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1df9668d21500928f4d1491854a5a7d">&#9670;&#160;</a></span>GPIO_DCR_PX4_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00560">560</a> 行定义.</p>

</div>
</div>
<a id="a70da9faffb983c3db83223145fe97702" name="a70da9faffb983c3db83223145fe97702"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70da9faffb983c3db83223145fe97702">&#9670;&#160;</a></span>GPIO_DCR_PX4_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00561">561</a> 行定义.</p>

</div>
</div>
<a id="a5be677a2aff2dacaa27f0bf8645ef14d" name="a5be677a2aff2dacaa27f0bf8645ef14d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5be677a2aff2dacaa27f0bf8645ef14d">&#9670;&#160;</a></span>GPIO_DCR_PX4_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00562">562</a> 行定义.</p>

</div>
</div>
<a id="ab4583b370ac0f5a93dd5e7b1f36cd613" name="ab4583b370ac0f5a93dd5e7b1f36cd613"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab4583b370ac0f5a93dd5e7b1f36cd613">&#9670;&#160;</a></span>GPIO_DCR_PX4_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aef195359179115347ebe1924093e43f9">GPIO_DCR_PX4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00563">563</a> 行定义.</p>

</div>
</div>
<a id="aef195359179115347ebe1924093e43f9" name="aef195359179115347ebe1924093e43f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aef195359179115347ebe1924093e43f9">&#9670;&#160;</a></span>GPIO_DCR_PX4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX4_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00558">558</a> 行定义.</p>

</div>
</div>
<a id="a9c04216b0fb99b5353ab25d49604007b" name="a9c04216b0fb99b5353ab25d49604007b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c04216b0fb99b5353ab25d49604007b">&#9670;&#160;</a></span>GPIO_DCR_PX5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX5[1:0] bits (pinx configuration bits, pin 5) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00566">566</a> 行定义.</p>

</div>
</div>
<a id="a2a0c371ed43c16608cc14b3a59ef60ad" name="a2a0c371ed43c16608cc14b3a59ef60ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2a0c371ed43c16608cc14b3a59ef60ad">&#9670;&#160;</a></span>GPIO_DCR_PX5_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00567">567</a> 行定义.</p>

</div>
</div>
<a id="a210df377ab83f09a3953e08279090a0c" name="a210df377ab83f09a3953e08279090a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a210df377ab83f09a3953e08279090a0c">&#9670;&#160;</a></span>GPIO_DCR_PX5_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00568">568</a> 行定义.</p>

</div>
</div>
<a id="ab12d9e4a17f94ec19dfcb1500af41fe9" name="ab12d9e4a17f94ec19dfcb1500af41fe9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab12d9e4a17f94ec19dfcb1500af41fe9">&#9670;&#160;</a></span>GPIO_DCR_PX5_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00569">569</a> 行定义.</p>

</div>
</div>
<a id="afdcfbaacbde7d2854612ffc1718f77ec" name="afdcfbaacbde7d2854612ffc1718f77ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afdcfbaacbde7d2854612ffc1718f77ec">&#9670;&#160;</a></span>GPIO_DCR_PX5_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a238155bb7cf9d77f4b625493112122a7">GPIO_DCR_PX5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00570">570</a> 行定义.</p>

</div>
</div>
<a id="a238155bb7cf9d77f4b625493112122a7" name="a238155bb7cf9d77f4b625493112122a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a238155bb7cf9d77f4b625493112122a7">&#9670;&#160;</a></span>GPIO_DCR_PX5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX5_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00565">565</a> 行定义.</p>

</div>
</div>
<a id="a5741caf22dc79160352872ea065cd323" name="a5741caf22dc79160352872ea065cd323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5741caf22dc79160352872ea065cd323">&#9670;&#160;</a></span>GPIO_DCR_PX6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX6[1:0] bits (pinx configuration bits, pin 6) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00573">573</a> 行定义.</p>

</div>
</div>
<a id="ac815bdb07d723fb44361e3a185353868" name="ac815bdb07d723fb44361e3a185353868"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac815bdb07d723fb44361e3a185353868">&#9670;&#160;</a></span>GPIO_DCR_PX6_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00574">574</a> 行定义.</p>

</div>
</div>
<a id="ada4d56c6605adf28a431d34aed99e61b" name="ada4d56c6605adf28a431d34aed99e61b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada4d56c6605adf28a431d34aed99e61b">&#9670;&#160;</a></span>GPIO_DCR_PX6_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00575">575</a> 行定义.</p>

</div>
</div>
<a id="a64868da99dca1a22a96d7571195fb431" name="a64868da99dca1a22a96d7571195fb431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a64868da99dca1a22a96d7571195fb431">&#9670;&#160;</a></span>GPIO_DCR_PX6_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00576">576</a> 行定义.</p>

</div>
</div>
<a id="a75506b6c41802265cedd6efce741a4e8" name="a75506b6c41802265cedd6efce741a4e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75506b6c41802265cedd6efce741a4e8">&#9670;&#160;</a></span>GPIO_DCR_PX6_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a92ef85b1b6e2b26bbb64e82ede9fc996">GPIO_DCR_PX6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00577">577</a> 行定义.</p>

</div>
</div>
<a id="a92ef85b1b6e2b26bbb64e82ede9fc996" name="a92ef85b1b6e2b26bbb64e82ede9fc996"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92ef85b1b6e2b26bbb64e82ede9fc996">&#9670;&#160;</a></span>GPIO_DCR_PX6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX6_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00572">572</a> 行定义.</p>

</div>
</div>
<a id="a68b9acb94445a37bc408a157d1a47f1c" name="a68b9acb94445a37bc408a157d1a47f1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b9acb94445a37bc408a157d1a47f1c">&#9670;&#160;</a></span>GPIO_DCR_PX7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX7[1:0] bits (pinx configuration bits, pin 7) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00580">580</a> 行定义.</p>

</div>
</div>
<a id="a7f5031c1458daf552e77b32c6b2adb1f" name="a7f5031c1458daf552e77b32c6b2adb1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f5031c1458daf552e77b32c6b2adb1f">&#9670;&#160;</a></span>GPIO_DCR_PX7_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00581">581</a> 行定义.</p>

</div>
</div>
<a id="a9133f7a002a4e40a51558b35f17ea3c7" name="a9133f7a002a4e40a51558b35f17ea3c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9133f7a002a4e40a51558b35f17ea3c7">&#9670;&#160;</a></span>GPIO_DCR_PX7_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00582">582</a> 行定义.</p>

</div>
</div>
<a id="a78718705fa335e3dc18f14a64f05d3e0" name="a78718705fa335e3dc18f14a64f05d3e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78718705fa335e3dc18f14a64f05d3e0">&#9670;&#160;</a></span>GPIO_DCR_PX7_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00583">583</a> 行定义.</p>

</div>
</div>
<a id="aba04360a182c5fddfba9b824dbe81735" name="aba04360a182c5fddfba9b824dbe81735"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba04360a182c5fddfba9b824dbe81735">&#9670;&#160;</a></span>GPIO_DCR_PX7_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aba365f48e1a70b01ac8161709839cff5">GPIO_DCR_PX7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00584">584</a> 行定义.</p>

</div>
</div>
<a id="aba365f48e1a70b01ac8161709839cff5" name="aba365f48e1a70b01ac8161709839cff5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba365f48e1a70b01ac8161709839cff5">&#9670;&#160;</a></span>GPIO_DCR_PX7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX7_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00579">579</a> 行定义.</p>

</div>
</div>
<a id="a890546d29285402a60944134ede3d926" name="a890546d29285402a60944134ede3d926"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a890546d29285402a60944134ede3d926">&#9670;&#160;</a></span>GPIO_DCR_PX8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX8[1:0] bits (pinx configuration bits, pin 8) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00587">587</a> 行定义.</p>

</div>
</div>
<a id="a28ba6212fcc1406382a45fa94da526b9" name="a28ba6212fcc1406382a45fa94da526b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28ba6212fcc1406382a45fa94da526b9">&#9670;&#160;</a></span>GPIO_DCR_PX8_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00588">588</a> 行定义.</p>

</div>
</div>
<a id="a76f5d9e892da56a636e4a2837dbd1d06" name="a76f5d9e892da56a636e4a2837dbd1d06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76f5d9e892da56a636e4a2837dbd1d06">&#9670;&#160;</a></span>GPIO_DCR_PX8_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00589">589</a> 行定义.</p>

</div>
</div>
<a id="a13b27086e81083be09465835623d20eb" name="a13b27086e81083be09465835623d20eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13b27086e81083be09465835623d20eb">&#9670;&#160;</a></span>GPIO_DCR_PX8_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00590">590</a> 行定义.</p>

</div>
</div>
<a id="ae50768d91a1ad65396c2243bc4d547f8" name="ae50768d91a1ad65396c2243bc4d547f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae50768d91a1ad65396c2243bc4d547f8">&#9670;&#160;</a></span>GPIO_DCR_PX8_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#adf1475670ad1427b154e74cb53c8f7b5">GPIO_DCR_PX8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00591">591</a> 行定义.</p>

</div>
</div>
<a id="adf1475670ad1427b154e74cb53c8f7b5" name="adf1475670ad1427b154e74cb53c8f7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf1475670ad1427b154e74cb53c8f7b5">&#9670;&#160;</a></span>GPIO_DCR_PX8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX8_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00586">586</a> 行定义.</p>

</div>
</div>
<a id="a80ae81f0b83708306dc497303e562798" name="a80ae81f0b83708306dc497303e562798"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80ae81f0b83708306dc497303e562798">&#9670;&#160;</a></span>GPIO_DCR_PX9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PX9[1:0] bits (pinx configuration bits, pin 9) </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00594">594</a> 行定义.</p>

</div>
</div>
<a id="a4b7d8f0432cd9b40c616e23466520f6e" name="a4b7d8f0432cd9b40c616e23466520f6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b7d8f0432cd9b40c616e23466520f6e">&#9670;&#160;</a></span>GPIO_DCR_PX9_MODE0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9_MODE0&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00595">595</a> 行定义.</p>

</div>
</div>
<a id="a87417181b0c1cd23ff8e4d76d7345595" name="a87417181b0c1cd23ff8e4d76d7345595"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87417181b0c1cd23ff8e4d76d7345595">&#9670;&#160;</a></span>GPIO_DCR_PX9_MODE1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9_MODE1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00596">596</a> 行定义.</p>

</div>
</div>
<a id="ac7cdb44d1e31b76f658f1485e125a670" name="ac7cdb44d1e31b76f658f1485e125a670"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7cdb44d1e31b76f658f1485e125a670">&#9670;&#160;</a></span>GPIO_DCR_PX9_MODE2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9_MODE2&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00597">597</a> 行定义.</p>

</div>
</div>
<a id="a5907600f6e0c7387b033ede654f6292d" name="a5907600f6e0c7387b033ede654f6292d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5907600f6e0c7387b033ede654f6292d">&#9670;&#160;</a></span>GPIO_DCR_PX9_MODE3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9_MODE3&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__gpio_8h.html#afd405452ddc782814655946d39d37a98">GPIO_DCR_PX9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Mode = 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00598">598</a> 行定义.</p>

</div>
</div>
<a id="afd405452ddc782814655946d39d37a98" name="afd405452ddc782814655946d39d37a98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd405452ddc782814655946d39d37a98">&#9670;&#160;</a></span>GPIO_DCR_PX9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_DCR_PX9_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00593">593</a> 行定义.</p>

</div>
</div>
<a id="a4cecb1a527904ae981db9f9e34e8d160" name="a4cecb1a527904ae981db9f9e34e8d160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4cecb1a527904ae981db9f9e34e8d160">&#9670;&#160;</a></span>GPIO_IDR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_DATA&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a0763f28b5540954e84e8e5861eeb96b8">GPIO_IDR_DATA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port input data ///////////////////////////////////////////////////////////////////////////// </p>
<p >GPIO_IDR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00296">296</a> 行定义.</p>

</div>
</div>
<a id="a0763f28b5540954e84e8e5861eeb96b8" name="a0763f28b5540954e84e8e5861eeb96b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0763f28b5540954e84e8e5861eeb96b8">&#9670;&#160;</a></span>GPIO_IDR_DATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_DATA_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_IDR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00292">292</a> 行定义.</p>

</div>
</div>
<a id="ac7a850e3aa5c1543380ef3ac4136cc11" name="ac7a850e3aa5c1543380ef3ac4136cc11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac7a850e3aa5c1543380ef3ac4136cc11">&#9670;&#160;</a></span>GPIO_IDR_IDR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4c3239eb25d3104f88d5659445cf5e46">GPIO_IDR_IDR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00298">298</a> 行定义.</p>

</div>
</div>
<a id="a4c3239eb25d3104f88d5659445cf5e46" name="a4c3239eb25d3104f88d5659445cf5e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c3239eb25d3104f88d5659445cf5e46">&#9670;&#160;</a></span>GPIO_IDR_IDR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00297">297</a> 行定义.</p>

</div>
</div>
<a id="aba8fd128cd05bfd794c8cdcde0881019" name="aba8fd128cd05bfd794c8cdcde0881019"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8fd128cd05bfd794c8cdcde0881019">&#9670;&#160;</a></span>GPIO_IDR_IDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa63dfb70c22924dbe605ba323add0b59">GPIO_IDR_IDR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00300">300</a> 行定义.</p>

</div>
</div>
<a id="aa7d58438899588f2a4eeeb7d1f9607d9" name="aa7d58438899588f2a4eeeb7d1f9607d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d58438899588f2a4eeeb7d1f9607d9">&#9670;&#160;</a></span>GPIO_IDR_IDR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4e2b8c930a3c7fa5a031e301cdfb6f93">GPIO_IDR_IDR10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00318">318</a> 行定义.</p>

</div>
</div>
<a id="a4e2b8c930a3c7fa5a031e301cdfb6f93" name="a4e2b8c930a3c7fa5a031e301cdfb6f93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e2b8c930a3c7fa5a031e301cdfb6f93">&#9670;&#160;</a></span>GPIO_IDR_IDR10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00317">317</a> 行定义.</p>

</div>
</div>
<a id="a4b8c6e2fcd0bf5b5284008e1b4d72fb8" name="a4b8c6e2fcd0bf5b5284008e1b4d72fb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b8c6e2fcd0bf5b5284008e1b4d72fb8">&#9670;&#160;</a></span>GPIO_IDR_IDR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aa8199a32c78ca227dac23ff99bf85b80">GPIO_IDR_IDR11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00320">320</a> 行定义.</p>

</div>
</div>
<a id="aa8199a32c78ca227dac23ff99bf85b80" name="aa8199a32c78ca227dac23ff99bf85b80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa8199a32c78ca227dac23ff99bf85b80">&#9670;&#160;</a></span>GPIO_IDR_IDR11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR11_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00319">319</a> 行定义.</p>

</div>
</div>
<a id="a56777a4d0c73a16970b2b7d7ca7dda18" name="a56777a4d0c73a16970b2b7d7ca7dda18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56777a4d0c73a16970b2b7d7ca7dda18">&#9670;&#160;</a></span>GPIO_IDR_IDR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2e0d6fcd1abc5e1a5ceb42423aae4a5d">GPIO_IDR_IDR12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00322">322</a> 行定义.</p>

</div>
</div>
<a id="a2e0d6fcd1abc5e1a5ceb42423aae4a5d" name="a2e0d6fcd1abc5e1a5ceb42423aae4a5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e0d6fcd1abc5e1a5ceb42423aae4a5d">&#9670;&#160;</a></span>GPIO_IDR_IDR12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR12_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00321">321</a> 行定义.</p>

</div>
</div>
<a id="a45d488afaf42e3a447b274f73486ad00" name="a45d488afaf42e3a447b274f73486ad00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45d488afaf42e3a447b274f73486ad00">&#9670;&#160;</a></span>GPIO_IDR_IDR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad97afd9fa1857a9c23de33ec9e630c1b">GPIO_IDR_IDR13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00324">324</a> 行定义.</p>

</div>
</div>
<a id="ad97afd9fa1857a9c23de33ec9e630c1b" name="ad97afd9fa1857a9c23de33ec9e630c1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad97afd9fa1857a9c23de33ec9e630c1b">&#9670;&#160;</a></span>GPIO_IDR_IDR13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR13_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00323">323</a> 行定义.</p>

</div>
</div>
<a id="a811118b05ed3aff70264813823a69851" name="a811118b05ed3aff70264813823a69851"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a811118b05ed3aff70264813823a69851">&#9670;&#160;</a></span>GPIO_IDR_IDR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a3f588f01081b724d02aa9364dbf9af6f">GPIO_IDR_IDR14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00326">326</a> 行定义.</p>

</div>
</div>
<a id="a3f588f01081b724d02aa9364dbf9af6f" name="a3f588f01081b724d02aa9364dbf9af6f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3f588f01081b724d02aa9364dbf9af6f">&#9670;&#160;</a></span>GPIO_IDR_IDR14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR14_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00325">325</a> 行定义.</p>

</div>
</div>
<a id="abccccbeaa1672daedf0837b60dfd5b45" name="abccccbeaa1672daedf0837b60dfd5b45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abccccbeaa1672daedf0837b60dfd5b45">&#9670;&#160;</a></span>GPIO_IDR_IDR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae67e057b1c6fb9e0463d2009cb37ef93">GPIO_IDR_IDR15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 15 ///////////////////////////////////////////////////////////////////////////// </p>
<p >GPIO_ODR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00331">331</a> 行定义.</p>

</div>
</div>
<a id="ae67e057b1c6fb9e0463d2009cb37ef93" name="ae67e057b1c6fb9e0463d2009cb37ef93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67e057b1c6fb9e0463d2009cb37ef93">&#9670;&#160;</a></span>GPIO_IDR_IDR15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR15_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00327">327</a> 行定义.</p>

</div>
</div>
<a id="aa63dfb70c22924dbe605ba323add0b59" name="aa63dfb70c22924dbe605ba323add0b59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa63dfb70c22924dbe605ba323add0b59">&#9670;&#160;</a></span>GPIO_IDR_IDR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00299">299</a> 行定义.</p>

</div>
</div>
<a id="ae9784fabf7bbd2ebdb5f7e2630234fb4" name="ae9784fabf7bbd2ebdb5f7e2630234fb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9784fabf7bbd2ebdb5f7e2630234fb4">&#9670;&#160;</a></span>GPIO_IDR_IDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2b78f1a12c95c710782eae3316ab918a">GPIO_IDR_IDR2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00302">302</a> 行定义.</p>

</div>
</div>
<a id="a2b78f1a12c95c710782eae3316ab918a" name="a2b78f1a12c95c710782eae3316ab918a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b78f1a12c95c710782eae3316ab918a">&#9670;&#160;</a></span>GPIO_IDR_IDR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR2_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00301">301</a> 行定义.</p>

</div>
</div>
<a id="a0a6d373ac7af05410cfbc4d35d996ca8" name="a0a6d373ac7af05410cfbc4d35d996ca8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0a6d373ac7af05410cfbc4d35d996ca8">&#9670;&#160;</a></span>GPIO_IDR_IDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aae8c0f4403b9e282c4c044a70688f2a2">GPIO_IDR_IDR3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00304">304</a> 行定义.</p>

</div>
</div>
<a id="aae8c0f4403b9e282c4c044a70688f2a2" name="aae8c0f4403b9e282c4c044a70688f2a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae8c0f4403b9e282c4c044a70688f2a2">&#9670;&#160;</a></span>GPIO_IDR_IDR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR3_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00303">303</a> 行定义.</p>

</div>
</div>
<a id="a478dccec7de2abcbd927ed6923ef32c7" name="a478dccec7de2abcbd927ed6923ef32c7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a478dccec7de2abcbd927ed6923ef32c7">&#9670;&#160;</a></span>GPIO_IDR_IDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#acd89fb77f5518ce75d16ba75dea9fda1">GPIO_IDR_IDR4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00306">306</a> 行定义.</p>

</div>
</div>
<a id="acd89fb77f5518ce75d16ba75dea9fda1" name="acd89fb77f5518ce75d16ba75dea9fda1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd89fb77f5518ce75d16ba75dea9fda1">&#9670;&#160;</a></span>GPIO_IDR_IDR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR4_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00305">305</a> 行定义.</p>

</div>
</div>
<a id="ac20a373bc5a5869e3ce5c87a26cc5c26" name="ac20a373bc5a5869e3ce5c87a26cc5c26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac20a373bc5a5869e3ce5c87a26cc5c26">&#9670;&#160;</a></span>GPIO_IDR_IDR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a270333f2849c1e723685faa96a049647">GPIO_IDR_IDR5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00308">308</a> 行定义.</p>

</div>
</div>
<a id="a270333f2849c1e723685faa96a049647" name="a270333f2849c1e723685faa96a049647"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a270333f2849c1e723685faa96a049647">&#9670;&#160;</a></span>GPIO_IDR_IDR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR5_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00307">307</a> 行定义.</p>

</div>
</div>
<a id="a9c647c0fa98de3db7abe16149e56b912" name="a9c647c0fa98de3db7abe16149e56b912"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c647c0fa98de3db7abe16149e56b912">&#9670;&#160;</a></span>GPIO_IDR_IDR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae9ae1acc3e52f84101439459ae33f96c">GPIO_IDR_IDR6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00310">310</a> 行定义.</p>

</div>
</div>
<a id="ae9ae1acc3e52f84101439459ae33f96c" name="ae9ae1acc3e52f84101439459ae33f96c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9ae1acc3e52f84101439459ae33f96c">&#9670;&#160;</a></span>GPIO_IDR_IDR6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR6_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00309">309</a> 行定义.</p>

</div>
</div>
<a id="a21781c5e4e74462c4d48b0619f3735f2" name="a21781c5e4e74462c4d48b0619f3735f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21781c5e4e74462c4d48b0619f3735f2">&#9670;&#160;</a></span>GPIO_IDR_IDR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1c84b9bcbedad779deb80ed3af3edb33">GPIO_IDR_IDR7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00312">312</a> 行定义.</p>

</div>
</div>
<a id="a1c84b9bcbedad779deb80ed3af3edb33" name="a1c84b9bcbedad779deb80ed3af3edb33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c84b9bcbedad779deb80ed3af3edb33">&#9670;&#160;</a></span>GPIO_IDR_IDR7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR7_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00311">311</a> 行定义.</p>

</div>
</div>
<a id="ae6cd32d3b32f70f4d0e7a7635fb22969" name="ae6cd32d3b32f70f4d0e7a7635fb22969"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6cd32d3b32f70f4d0e7a7635fb22969">&#9670;&#160;</a></span>GPIO_IDR_IDR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a65ea0ae76b389defc3ee572a5767569f">GPIO_IDR_IDR8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00314">314</a> 行定义.</p>

</div>
</div>
<a id="a65ea0ae76b389defc3ee572a5767569f" name="a65ea0ae76b389defc3ee572a5767569f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ea0ae76b389defc3ee572a5767569f">&#9670;&#160;</a></span>GPIO_IDR_IDR8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR8_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00313">313</a> 行定义.</p>

</div>
</div>
<a id="a2c804c5fca2b891e63c691872c440253" name="a2c804c5fca2b891e63c691872c440253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c804c5fca2b891e63c691872c440253">&#9670;&#160;</a></span>GPIO_IDR_IDR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a01ca5f116e77b0736255106ce28c6a22">GPIO_IDR_IDR9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00316">316</a> 行定义.</p>

</div>
</div>
<a id="a01ca5f116e77b0736255106ce28c6a22" name="a01ca5f116e77b0736255106ce28c6a22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01ca5f116e77b0736255106ce28c6a22">&#9670;&#160;</a></span>GPIO_IDR_IDR9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_IDR_IDR9_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00315">315</a> 行定义.</p>

</div>
</div>
<a id="ab351c904eaa5d5cbfccbe2bd2279b534" name="ab351c904eaa5d5cbfccbe2bd2279b534"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab351c904eaa5d5cbfccbe2bd2279b534">&#9670;&#160;</a></span>GPIO_LCKR_LCK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__gpio_8h.html#a6a61a8ec43bff846c410167633b9ea70">GPIO_LCKR_LCK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Lock </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00490">490</a> 行定义.</p>

</div>
</div>
<a id="af6ae6b6d787a6af758bfde54b6ae934f" name="af6ae6b6d787a6af758bfde54b6ae934f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6ae6b6d787a6af758bfde54b6ae934f">&#9670;&#160;</a></span>GPIO_LCKR_LCK0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9a97048a23afc262b30fc9d0a4cb65bc">GPIO_LCKR_LCK0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00498">498</a> 行定义.</p>

</div>
</div>
<a id="a9a97048a23afc262b30fc9d0a4cb65bc" name="a9a97048a23afc262b30fc9d0a4cb65bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a97048a23afc262b30fc9d0a4cb65bc">&#9670;&#160;</a></span>GPIO_LCKR_LCK0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_LCKR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00497">497</a> 行定义.</p>

</div>
</div>
<a id="a627d088ded79e6da761eaa880582372a" name="a627d088ded79e6da761eaa880582372a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627d088ded79e6da761eaa880582372a">&#9670;&#160;</a></span>GPIO_LCKR_LCK1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a94100a3d7d43a5b8718aea76e31279a7">GPIO_LCKR_LCK1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00500">500</a> 行定义.</p>

</div>
</div>
<a id="aae055f5848967c7929f47e848b2ed812" name="aae055f5848967c7929f47e848b2ed812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae055f5848967c7929f47e848b2ed812">&#9670;&#160;</a></span>GPIO_LCKR_LCK10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8eeb57953118508685e74055da9d6348">GPIO_LCKR_LCK10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00518">518</a> 行定义.</p>

</div>
</div>
<a id="a8eeb57953118508685e74055da9d6348" name="a8eeb57953118508685e74055da9d6348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eeb57953118508685e74055da9d6348">&#9670;&#160;</a></span>GPIO_LCKR_LCK10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00517">517</a> 行定义.</p>

</div>
</div>
<a id="a4de971426a1248621733a9b78ef552ab" name="a4de971426a1248621733a9b78ef552ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de971426a1248621733a9b78ef552ab">&#9670;&#160;</a></span>GPIO_LCKR_LCK11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a4a19305a39f7bd02815a39c998c34216">GPIO_LCKR_LCK11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00520">520</a> 行定义.</p>

</div>
</div>
<a id="a4a19305a39f7bd02815a39c998c34216" name="a4a19305a39f7bd02815a39c998c34216"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a19305a39f7bd02815a39c998c34216">&#9670;&#160;</a></span>GPIO_LCKR_LCK11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK11_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00519">519</a> 行定义.</p>

</div>
</div>
<a id="a38e8685790aea3fb09194683d1f58508" name="a38e8685790aea3fb09194683d1f58508"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38e8685790aea3fb09194683d1f58508">&#9670;&#160;</a></span>GPIO_LCKR_LCK12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a81e8901ea395cd0a1b56c4118670fa0e">GPIO_LCKR_LCK12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00522">522</a> 行定义.</p>

</div>
</div>
<a id="a81e8901ea395cd0a1b56c4118670fa0e" name="a81e8901ea395cd0a1b56c4118670fa0e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81e8901ea395cd0a1b56c4118670fa0e">&#9670;&#160;</a></span>GPIO_LCKR_LCK12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK12_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00521">521</a> 行定义.</p>

</div>
</div>
<a id="ae0279fa554731160a9115c21d95312a5" name="ae0279fa554731160a9115c21d95312a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0279fa554731160a9115c21d95312a5">&#9670;&#160;</a></span>GPIO_LCKR_LCK13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5dd0ccab863e23880863f0d431fdee11">GPIO_LCKR_LCK13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00524">524</a> 行定义.</p>

</div>
</div>
<a id="a5dd0ccab863e23880863f0d431fdee11" name="a5dd0ccab863e23880863f0d431fdee11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5dd0ccab863e23880863f0d431fdee11">&#9670;&#160;</a></span>GPIO_LCKR_LCK13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK13_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00523">523</a> 行定义.</p>

</div>
</div>
<a id="a8bf290cecb54b6b68ac42a544b87dcee" name="a8bf290cecb54b6b68ac42a544b87dcee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8bf290cecb54b6b68ac42a544b87dcee">&#9670;&#160;</a></span>GPIO_LCKR_LCK14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5686e00f4e40771a31eb18d88e1ca1e9">GPIO_LCKR_LCK14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00526">526</a> 行定义.</p>

</div>
</div>
<a id="a5686e00f4e40771a31eb18d88e1ca1e9" name="a5686e00f4e40771a31eb18d88e1ca1e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5686e00f4e40771a31eb18d88e1ca1e9">&#9670;&#160;</a></span>GPIO_LCKR_LCK14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK14_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00525">525</a> 行定义.</p>

</div>
</div>
<a id="a47c3114c8cd603d8aee022d0b426bf04" name="a47c3114c8cd603d8aee022d0b426bf04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c3114c8cd603d8aee022d0b426bf04">&#9670;&#160;</a></span>GPIO_LCKR_LCK15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5ba6d99e256f344ea2d8a4ba9278a0e3">GPIO_LCKR_LCK15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00528">528</a> 行定义.</p>

</div>
</div>
<a id="a5ba6d99e256f344ea2d8a4ba9278a0e3" name="a5ba6d99e256f344ea2d8a4ba9278a0e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ba6d99e256f344ea2d8a4ba9278a0e3">&#9670;&#160;</a></span>GPIO_LCKR_LCK15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK15_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00527">527</a> 行定义.</p>

</div>
</div>
<a id="a94100a3d7d43a5b8718aea76e31279a7" name="a94100a3d7d43a5b8718aea76e31279a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94100a3d7d43a5b8718aea76e31279a7">&#9670;&#160;</a></span>GPIO_LCKR_LCK1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00499">499</a> 行定义.</p>

</div>
</div>
<a id="ac5a17a7348d45dbe2b2ea41a0908d7de" name="ac5a17a7348d45dbe2b2ea41a0908d7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac5a17a7348d45dbe2b2ea41a0908d7de">&#9670;&#160;</a></span>GPIO_LCKR_LCK2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a96d48b0834c3898e74309980020f88a3">GPIO_LCKR_LCK2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00502">502</a> 行定义.</p>

</div>
</div>
<a id="a96d48b0834c3898e74309980020f88a3" name="a96d48b0834c3898e74309980020f88a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96d48b0834c3898e74309980020f88a3">&#9670;&#160;</a></span>GPIO_LCKR_LCK2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK2_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00501">501</a> 行定义.</p>

</div>
</div>
<a id="a1597c1b50d32ed0229c38811656ba402" name="a1597c1b50d32ed0229c38811656ba402"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1597c1b50d32ed0229c38811656ba402">&#9670;&#160;</a></span>GPIO_LCKR_LCK3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a348f1d0358ea70f6a7dc2a00a1c519bf">GPIO_LCKR_LCK3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00504">504</a> 行定义.</p>

</div>
</div>
<a id="a348f1d0358ea70f6a7dc2a00a1c519bf" name="a348f1d0358ea70f6a7dc2a00a1c519bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a348f1d0358ea70f6a7dc2a00a1c519bf">&#9670;&#160;</a></span>GPIO_LCKR_LCK3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK3_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00503">503</a> 行定义.</p>

</div>
</div>
<a id="a723577475747d2405d86b1ab28767cb5" name="a723577475747d2405d86b1ab28767cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a723577475747d2405d86b1ab28767cb5">&#9670;&#160;</a></span>GPIO_LCKR_LCK4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a9fd29e0757ed2bc8e3935d17960b68df">GPIO_LCKR_LCK4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00506">506</a> 行定义.</p>

</div>
</div>
<a id="a9fd29e0757ed2bc8e3935d17960b68df" name="a9fd29e0757ed2bc8e3935d17960b68df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fd29e0757ed2bc8e3935d17960b68df">&#9670;&#160;</a></span>GPIO_LCKR_LCK4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK4_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00505">505</a> 行定义.</p>

</div>
</div>
<a id="a7c2446bfe50cbd04617496c30eda6c18" name="a7c2446bfe50cbd04617496c30eda6c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2446bfe50cbd04617496c30eda6c18">&#9670;&#160;</a></span>GPIO_LCKR_LCK5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a07f73a37145ff6709a20081d329900c2">GPIO_LCKR_LCK5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00508">508</a> 行定义.</p>

</div>
</div>
<a id="a07f73a37145ff6709a20081d329900c2" name="a07f73a37145ff6709a20081d329900c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f73a37145ff6709a20081d329900c2">&#9670;&#160;</a></span>GPIO_LCKR_LCK5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK5_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00507">507</a> 行定义.</p>

</div>
</div>
<a id="a606249f4cc3ac14cf8133b76f3c7edd7" name="a606249f4cc3ac14cf8133b76f3c7edd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a606249f4cc3ac14cf8133b76f3c7edd7">&#9670;&#160;</a></span>GPIO_LCKR_LCK6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a456193c04a296b05ad87aa0f8e51c144">GPIO_LCKR_LCK6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00510">510</a> 行定义.</p>

</div>
</div>
<a id="a456193c04a296b05ad87aa0f8e51c144" name="a456193c04a296b05ad87aa0f8e51c144"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a456193c04a296b05ad87aa0f8e51c144">&#9670;&#160;</a></span>GPIO_LCKR_LCK6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK6_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00509">509</a> 行定义.</p>

</div>
</div>
<a id="af998da536594af780718084cee0d22a4" name="af998da536594af780718084cee0d22a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af998da536594af780718084cee0d22a4">&#9670;&#160;</a></span>GPIO_LCKR_LCK7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af9c741b163a1b1e23b05432f866544f4">GPIO_LCKR_LCK7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00512">512</a> 行定义.</p>

</div>
</div>
<a id="af9c741b163a1b1e23b05432f866544f4" name="af9c741b163a1b1e23b05432f866544f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9c741b163a1b1e23b05432f866544f4">&#9670;&#160;</a></span>GPIO_LCKR_LCK7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK7_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00511">511</a> 行定义.</p>

</div>
</div>
<a id="ab00a81afcf4d92f6f5644724803b7404" name="ab00a81afcf4d92f6f5644724803b7404"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab00a81afcf4d92f6f5644724803b7404">&#9670;&#160;</a></span>GPIO_LCKR_LCK8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ae9a02f2ef3023a1c82f04391fcb79859">GPIO_LCKR_LCK8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00514">514</a> 行定义.</p>

</div>
</div>
<a id="ae9a02f2ef3023a1c82f04391fcb79859" name="ae9a02f2ef3023a1c82f04391fcb79859"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9a02f2ef3023a1c82f04391fcb79859">&#9670;&#160;</a></span>GPIO_LCKR_LCK8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK8_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00513">513</a> 行定义.</p>

</div>
</div>
<a id="ab9aa0442c88bc17eaf07c55dd84910ea" name="ab9aa0442c88bc17eaf07c55dd84910ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9aa0442c88bc17eaf07c55dd84910ea">&#9670;&#160;</a></span>GPIO_LCKR_LCK9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a821f9dc79420f84e79fe2697addf1d42">GPIO_LCKR_LCK9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00516">516</a> 行定义.</p>

</div>
</div>
<a id="a821f9dc79420f84e79fe2697addf1d42" name="a821f9dc79420f84e79fe2697addf1d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a821f9dc79420f84e79fe2697addf1d42">&#9670;&#160;</a></span>GPIO_LCKR_LCK9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK9_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00515">515</a> 行定义.</p>

</div>
</div>
<a id="a6a61a8ec43bff846c410167633b9ea70" name="a6a61a8ec43bff846c410167633b9ea70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a61a8ec43bff846c410167633b9ea70">&#9670;&#160;</a></span>GPIO_LCKR_LCK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCK_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO_LCKR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00489">489</a> 行定义.</p>

</div>
</div>
<a id="afa2a83bf31ef76ee3857c7cb0a90c4d9" name="afa2a83bf31ef76ee3857c7cb0a90c4d9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa2a83bf31ef76ee3857c7cb0a90c4d9">&#9670;&#160;</a></span>GPIO_LCKR_LCKK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCKK&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a40eb2db1c2df544774f41995d029565d">GPIO_LCKR_LCKK_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Lock key </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00492">492</a> 行定义.</p>

</div>
</div>
<a id="a40eb2db1c2df544774f41995d029565d" name="a40eb2db1c2df544774f41995d029565d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40eb2db1c2df544774f41995d029565d">&#9670;&#160;</a></span>GPIO_LCKR_LCKK_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_LCKR_LCKK_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00491">491</a> 行定义.</p>

</div>
</div>
<a id="aaf0a02d9b0c03125f1e2a2a4d2df9f17" name="aaf0a02d9b0c03125f1e2a2a4d2df9f17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf0a02d9b0c03125f1e2a2a4d2df9f17">&#9670;&#160;</a></span>GPIO_ODR_DATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_DATA&#160;&#160;&#160;(0xFFFF &lt;&lt; <a class="el" href="reg__gpio_8h.html#a8ccd2b54b6e3028408644be451c38b4c">GPIO_ODR_DATA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Port output data ///////////////////////////////////////////////////////////////////////////// </p>
<p >GPIO_ODR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00336">336</a> 行定义.</p>

</div>
</div>
<a id="a8ccd2b54b6e3028408644be451c38b4c" name="a8ccd2b54b6e3028408644be451c38b4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ccd2b54b6e3028408644be451c38b4c">&#9670;&#160;</a></span>GPIO_ODR_DATA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_DATA_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00332">332</a> 行定义.</p>

</div>
</div>
<a id="a3fdb4b0764d21e748916ea683a9c2d51" name="a3fdb4b0764d21e748916ea683a9c2d51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3fdb4b0764d21e748916ea683a9c2d51">&#9670;&#160;</a></span>GPIO_ODR_ODR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a461b6f5c91a26ac4b4e63c68a27e8b56">GPIO_ODR_ODR0_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 0 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00338">338</a> 行定义.</p>

</div>
</div>
<a id="a461b6f5c91a26ac4b4e63c68a27e8b56" name="a461b6f5c91a26ac4b4e63c68a27e8b56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a461b6f5c91a26ac4b4e63c68a27e8b56">&#9670;&#160;</a></span>GPIO_ODR_ODR0_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR0_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00337">337</a> 行定义.</p>

</div>
</div>
<a id="a410ccbcd45e0c2a52f4785bf931f447e" name="a410ccbcd45e0c2a52f4785bf931f447e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a410ccbcd45e0c2a52f4785bf931f447e">&#9670;&#160;</a></span>GPIO_ODR_ODR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#abdb9c78a5507aa8850949db13312a4db">GPIO_ODR_ODR1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 1 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00340">340</a> 行定义.</p>

</div>
</div>
<a id="ab32f8a517f25bcae7b60330523ff878a" name="ab32f8a517f25bcae7b60330523ff878a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab32f8a517f25bcae7b60330523ff878a">&#9670;&#160;</a></span>GPIO_ODR_ODR10</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR10&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2da85dd7962123bef4ef1c930ff78102">GPIO_ODR_ODR10_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 10 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00358">358</a> 行定义.</p>

</div>
</div>
<a id="a2da85dd7962123bef4ef1c930ff78102" name="a2da85dd7962123bef4ef1c930ff78102"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2da85dd7962123bef4ef1c930ff78102">&#9670;&#160;</a></span>GPIO_ODR_ODR10_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR10_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00357">357</a> 行定义.</p>

</div>
</div>
<a id="a3133087355e6c2f73db21065f74b8254" name="a3133087355e6c2f73db21065f74b8254"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3133087355e6c2f73db21065f74b8254">&#9670;&#160;</a></span>GPIO_ODR_ODR11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR11&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ad9a23da62957562c5ba47ef2aa489355">GPIO_ODR_ODR11_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 11 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00360">360</a> 行定义.</p>

</div>
</div>
<a id="ad9a23da62957562c5ba47ef2aa489355" name="ad9a23da62957562c5ba47ef2aa489355"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9a23da62957562c5ba47ef2aa489355">&#9670;&#160;</a></span>GPIO_ODR_ODR11_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR11_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00359">359</a> 行定义.</p>

</div>
</div>
<a id="af62ec1e54fb8b76bd2f31aa4c32852f0" name="af62ec1e54fb8b76bd2f31aa4c32852f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af62ec1e54fb8b76bd2f31aa4c32852f0">&#9670;&#160;</a></span>GPIO_ODR_ODR12</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR12&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#af18fd498ee9644e499df7ca9710641f7">GPIO_ODR_ODR12_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 12 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00362">362</a> 行定义.</p>

</div>
</div>
<a id="af18fd498ee9644e499df7ca9710641f7" name="af18fd498ee9644e499df7ca9710641f7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af18fd498ee9644e499df7ca9710641f7">&#9670;&#160;</a></span>GPIO_ODR_ODR12_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR12_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00361">361</a> 行定义.</p>

</div>
</div>
<a id="ae15416db0d5f54d03e101d7a84bafd0d" name="ae15416db0d5f54d03e101d7a84bafd0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae15416db0d5f54d03e101d7a84bafd0d">&#9670;&#160;</a></span>GPIO_ODR_ODR13</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR13&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a83e19c59bdcc41bc6b75e1ccfd7f07df">GPIO_ODR_ODR13_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 13 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00364">364</a> 行定义.</p>

</div>
</div>
<a id="a83e19c59bdcc41bc6b75e1ccfd7f07df" name="a83e19c59bdcc41bc6b75e1ccfd7f07df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83e19c59bdcc41bc6b75e1ccfd7f07df">&#9670;&#160;</a></span>GPIO_ODR_ODR13_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR13_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00363">363</a> 行定义.</p>

</div>
</div>
<a id="a93c550f614a85b6f7889559010c4f0b3" name="a93c550f614a85b6f7889559010c4f0b3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93c550f614a85b6f7889559010c4f0b3">&#9670;&#160;</a></span>GPIO_ODR_ODR14</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR14&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aca83eafd197ccfc6ec85757f439a85b4">GPIO_ODR_ODR14_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 14 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00366">366</a> 行定义.</p>

</div>
</div>
<a id="aca83eafd197ccfc6ec85757f439a85b4" name="aca83eafd197ccfc6ec85757f439a85b4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aca83eafd197ccfc6ec85757f439a85b4">&#9670;&#160;</a></span>GPIO_ODR_ODR14_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR14_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00365">365</a> 行定义.</p>

</div>
</div>
<a id="af788434fb27537f1a3f508b1cedbfbab" name="af788434fb27537f1a3f508b1cedbfbab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af788434fb27537f1a3f508b1cedbfbab">&#9670;&#160;</a></span>GPIO_ODR_ODR15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR15&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a43a33cea5a7f8b3eb8260d17e23b9f7e">GPIO_ODR_ODR15_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 15 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00368">368</a> 行定义.</p>

</div>
</div>
<a id="a43a33cea5a7f8b3eb8260d17e23b9f7e" name="a43a33cea5a7f8b3eb8260d17e23b9f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43a33cea5a7f8b3eb8260d17e23b9f7e">&#9670;&#160;</a></span>GPIO_ODR_ODR15_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR15_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00367">367</a> 行定义.</p>

</div>
</div>
<a id="abdb9c78a5507aa8850949db13312a4db" name="abdb9c78a5507aa8850949db13312a4db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdb9c78a5507aa8850949db13312a4db">&#9670;&#160;</a></span>GPIO_ODR_ODR1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00339">339</a> 行定义.</p>

</div>
</div>
<a id="aa7065029983e1d4b3e5d29c39c806fcb" name="aa7065029983e1d4b3e5d29c39c806fcb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7065029983e1d4b3e5d29c39c806fcb">&#9670;&#160;</a></span>GPIO_ODR_ODR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a5b32629f98fb5eedc93d4144a085f820">GPIO_ODR_ODR2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 2 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00342">342</a> 行定义.</p>

</div>
</div>
<a id="a5b32629f98fb5eedc93d4144a085f820" name="a5b32629f98fb5eedc93d4144a085f820"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b32629f98fb5eedc93d4144a085f820">&#9670;&#160;</a></span>GPIO_ODR_ODR2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR2_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00341">341</a> 行定义.</p>

</div>
</div>
<a id="ae76bac33647c09342ce6aa992546f7a2" name="ae76bac33647c09342ce6aa992546f7a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae76bac33647c09342ce6aa992546f7a2">&#9670;&#160;</a></span>GPIO_ODR_ODR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#aea9e940f7994596b11602321da3f8204">GPIO_ODR_ODR3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 3 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00344">344</a> 行定义.</p>

</div>
</div>
<a id="aea9e940f7994596b11602321da3f8204" name="aea9e940f7994596b11602321da3f8204"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9e940f7994596b11602321da3f8204">&#9670;&#160;</a></span>GPIO_ODR_ODR3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR3_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00343">343</a> 行定义.</p>

</div>
</div>
<a id="afa23bde84b70b480e5348394cee5d8f2" name="afa23bde84b70b480e5348394cee5d8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa23bde84b70b480e5348394cee5d8f2">&#9670;&#160;</a></span>GPIO_ODR_ODR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a1b1996439c3edefe689a4f0a32ec9428">GPIO_ODR_ODR4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 4 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00346">346</a> 行定义.</p>

</div>
</div>
<a id="a1b1996439c3edefe689a4f0a32ec9428" name="a1b1996439c3edefe689a4f0a32ec9428"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b1996439c3edefe689a4f0a32ec9428">&#9670;&#160;</a></span>GPIO_ODR_ODR4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR4_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00345">345</a> 行定义.</p>

</div>
</div>
<a id="ad3a874859723b3e8fe7ce1a68afa9afd" name="ad3a874859723b3e8fe7ce1a68afa9afd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3a874859723b3e8fe7ce1a68afa9afd">&#9670;&#160;</a></span>GPIO_ODR_ODR5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a59f8756dc089d738b58f7f6214060c18">GPIO_ODR_ODR5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 5 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00348">348</a> 行定义.</p>

</div>
</div>
<a id="a59f8756dc089d738b58f7f6214060c18" name="a59f8756dc089d738b58f7f6214060c18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59f8756dc089d738b58f7f6214060c18">&#9670;&#160;</a></span>GPIO_ODR_ODR5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR5_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00347">347</a> 行定义.</p>

</div>
</div>
<a id="a00ae0b0c4bc32f9b21b1bc1cea174230" name="a00ae0b0c4bc32f9b21b1bc1cea174230"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00ae0b0c4bc32f9b21b1bc1cea174230">&#9670;&#160;</a></span>GPIO_ODR_ODR6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#ace312c6e7cedf0df2f3509a84de19694">GPIO_ODR_ODR6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 6 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00350">350</a> 行定义.</p>

</div>
</div>
<a id="ace312c6e7cedf0df2f3509a84de19694" name="ace312c6e7cedf0df2f3509a84de19694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace312c6e7cedf0df2f3509a84de19694">&#9670;&#160;</a></span>GPIO_ODR_ODR6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR6_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00349">349</a> 行定义.</p>

</div>
</div>
<a id="a12b634cee6d6e10f6cf464e28e164b3c" name="a12b634cee6d6e10f6cf464e28e164b3c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12b634cee6d6e10f6cf464e28e164b3c">&#9670;&#160;</a></span>GPIO_ODR_ODR7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#abc95ab6ce99d4e9fd879a09863cde2e3">GPIO_ODR_ODR7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 7 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00352">352</a> 行定义.</p>

</div>
</div>
<a id="abc95ab6ce99d4e9fd879a09863cde2e3" name="abc95ab6ce99d4e9fd879a09863cde2e3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc95ab6ce99d4e9fd879a09863cde2e3">&#9670;&#160;</a></span>GPIO_ODR_ODR7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR7_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00351">351</a> 行定义.</p>

</div>
</div>
<a id="a9280b6d2fc7b12bd6fe91e82b9feb377" name="a9280b6d2fc7b12bd6fe91e82b9feb377"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9280b6d2fc7b12bd6fe91e82b9feb377">&#9670;&#160;</a></span>GPIO_ODR_ODR8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR8&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a2d6a9696ebdf54afb9a1ebfb3f34696a">GPIO_ODR_ODR8_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 8 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00354">354</a> 行定义.</p>

</div>
</div>
<a id="a2d6a9696ebdf54afb9a1ebfb3f34696a" name="a2d6a9696ebdf54afb9a1ebfb3f34696a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d6a9696ebdf54afb9a1ebfb3f34696a">&#9670;&#160;</a></span>GPIO_ODR_ODR8_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR8_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00353">353</a> 行定义.</p>

</div>
</div>
<a id="a2ec739eff617930cb7c60ef7aab6ba58" name="a2ec739eff617930cb7c60ef7aab6ba58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ec739eff617930cb7c60ef7aab6ba58">&#9670;&#160;</a></span>GPIO_ODR_ODR9</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR9&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__gpio_8h.html#a16bb6d33fe73ae20ea8b0a7fa16a0707">GPIO_ODR_ODR9_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Portx Set bit 9 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00356">356</a> 行定义.</p>

</div>
</div>
<a id="a16bb6d33fe73ae20ea8b0a7fa16a0707" name="a16bb6d33fe73ae20ea8b0a7fa16a0707"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16bb6d33fe73ae20ea8b0a7fa16a0707">&#9670;&#160;</a></span>GPIO_ODR_ODR9_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_ODR_ODR9_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00355">355</a> 行定义.</p>

</div>
</div>
<a id="ac485358099728ddae050db37924dd6b7" name="ac485358099728ddae050db37924dd6b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac485358099728ddae050db37924dd6b7">&#9670;&#160;</a></span>GPIOA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ad7723846cc5db8e43a44d78cf21f6efa">GPIOA_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO type pointer Definition </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00077">77</a> 行定义.</p>

</div>
</div>
<a id="ad7723846cc5db8e43a44d78cf21f6efa" name="ad7723846cc5db8e43a44d78cf21f6efa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7723846cc5db8e43a44d78cf21f6efa">&#9670;&#160;</a></span>GPIOA_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOA_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>GPIO Base Address Definition </p>
<p >Base Address: 0x40040000 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00048">48</a> 行定义.</p>

</div>
</div>
<a id="a68b66ac73be4c836db878a42e1fea3cd" name="a68b66ac73be4c836db878a42e1fea3cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68b66ac73be4c836db878a42e1fea3cd">&#9670;&#160;</a></span>GPIOB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ac944a89eb789000ece920c0f89cb6a68">GPIOB_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00078">78</a> 行定义.</p>

</div>
</div>
<a id="ac944a89eb789000ece920c0f89cb6a68" name="ac944a89eb789000ece920c0f89cb6a68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac944a89eb789000ece920c0f89cb6a68">&#9670;&#160;</a></span>GPIOB_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOB_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40040400 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00049">49</a> 行定义.</p>

</div>
</div>
<a id="a2dca03332d620196ba943bc2346eaa08" name="a2dca03332d620196ba943bc2346eaa08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dca03332d620196ba943bc2346eaa08">&#9670;&#160;</a></span>GPIOC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a26f267dc35338eef219544c51f1e6b3f">GPIOC_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00079">79</a> 行定义.</p>

</div>
</div>
<a id="a26f267dc35338eef219544c51f1e6b3f" name="a26f267dc35338eef219544c51f1e6b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26f267dc35338eef219544c51f1e6b3f">&#9670;&#160;</a></span>GPIOC_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOC_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40040800 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00050">50</a> 行定义.</p>

</div>
</div>
<a id="a7580b1a929ea9df59725ba9c18eba6ac" name="a7580b1a929ea9df59725ba9c18eba6ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7580b1a929ea9df59725ba9c18eba6ac">&#9670;&#160;</a></span>GPIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a1a93ab27129f04064089616910c296ec">GPIOD_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00080">80</a> 行定义.</p>

</div>
</div>
<a id="a1a93ab27129f04064089616910c296ec" name="a1a93ab27129f04064089616910c296ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a93ab27129f04064089616910c296ec">&#9670;&#160;</a></span>GPIOD_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOD_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0020C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40040C00 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00051">51</a> 行定义.</p>

</div>
</div>
<a id="ae04bdb5e8acc47cab1d0532e6b0d0763" name="ae04bdb5e8acc47cab1d0532e6b0d0763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04bdb5e8acc47cab1d0532e6b0d0763">&#9670;&#160;</a></span>GPIOE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#ab487b1983d936c4fee3e9e88b95aad9d">GPIOE_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00081">81</a> 行定义.</p>

</div>
</div>
<a id="ab487b1983d936c4fee3e9e88b95aad9d" name="ab487b1983d936c4fee3e9e88b95aad9d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab487b1983d936c4fee3e9e88b95aad9d">&#9670;&#160;</a></span>GPIOE_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOE_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40041000 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00052">52</a> 行定义.</p>

</div>
</div>
<a id="a43c3022dede7c9db7a58d3c3409dbc8d" name="a43c3022dede7c9db7a58d3c3409dbc8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43c3022dede7c9db7a58d3c3409dbc8d">&#9670;&#160;</a></span>GPIOF</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a7f9a3f4223a1a784af464a114978d26e">GPIOF_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00082">82</a> 行定义.</p>

</div>
</div>
<a id="a7f9a3f4223a1a784af464a114978d26e" name="a7f9a3f4223a1a784af464a114978d26e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f9a3f4223a1a784af464a114978d26e">&#9670;&#160;</a></span>GPIOF_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOF_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40041400 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00053">53</a> 行定义.</p>

</div>
</div>
<a id="a02a2a23a32f9b02166a8c64012842414" name="a02a2a23a32f9b02166a8c64012842414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02a2a23a32f9b02166a8c64012842414">&#9670;&#160;</a></span>GPIOG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#a5d8ca4020f2e8c00bde974e8e7c13cfe">GPIOG_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00083">83</a> 行定义.</p>

</div>
</div>
<a id="a5d8ca4020f2e8c00bde974e8e7c13cfe" name="a5d8ca4020f2e8c00bde974e8e7c13cfe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d8ca4020f2e8c00bde974e8e7c13cfe">&#9670;&#160;</a></span>GPIOG_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOG_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021800)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40041800 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00054">54</a> 行定义.</p>

</div>
</div>
<a id="adeacbb43ae86c879945afe98c679b285" name="adeacbb43ae86c879945afe98c679b285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adeacbb43ae86c879945afe98c679b285">&#9670;&#160;</a></span>GPIOH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH&#160;&#160;&#160;((<a class="el" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>*) <a class="el" href="reg__gpio_8h.html#aee4716389f3a1c727495375b76645608">GPIOH_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00084">84</a> 行定义.</p>

</div>
</div>
<a id="aee4716389f3a1c727495375b76645608" name="aee4716389f3a1c727495375b76645608"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee4716389f3a1c727495375b76645608">&#9670;&#160;</a></span>GPIOH_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIOH_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0021C00)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40041C00 </p>

<p class="definition">在文件 <a class="el" href="reg__gpio_8h_source.html">reg_gpio.h</a> 第 <a class="el" href="reg__gpio_8h_source.html#l00055">55</a> 行定义.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
