Info: Starting: Create simulation model
Info: qsys-generate C:\Users\Zaet\Desktop\18.1\Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\Zaet\Desktop\18.1\Demonstrations\ControlPanel\Quartus\DE1_SoC_QSYS\simulation --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Quartus/DE1_SoC_QSYS.qsys
Progress: Reading input file
Progress: Adding alt_vip_cl_scl_0 [alt_vip_cl_scl 18.1]
Progress: Parameterizing module alt_vip_cl_scl_0
Progress: Adding alt_vip_clip_0 [alt_vip_clip 13.1]
Progress: Parameterizing module alt_vip_clip_0
Progress: Adding alt_vip_cpr_0 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_0
Progress: Adding alt_vip_cpr_1 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_1
Progress: Adding alt_vip_cpr_2 [alt_vip_cpr 13.1]
Progress: Parameterizing module alt_vip_cpr_2
Progress: Adding alt_vip_crs_0 [alt_vip_crs 13.1]
Progress: Parameterizing module alt_vip_crs_0
Progress: Adding alt_vip_csc_0 [alt_vip_csc 13.1]
Warning: alt_vip_csc_0: Component type alt_vip_csc is not in the library
Progress: Parameterizing module alt_vip_csc_0
Progress: Adding alt_vip_cti_0 [alt_vip_cti 14.0]
Progress: Parameterizing module alt_vip_cti_0
Progress: Adding alt_vip_dil_0 [alt_vip_dil 13.1]
Progress: Parameterizing module alt_vip_dil_0
Progress: Adding alt_vip_itc_0 [alt_vip_itc 14.0]
Progress: Parameterizing module alt_vip_itc_0
Progress: Adding alt_vip_mix_0 [alt_vip_mix 13.1]
Progress: Parameterizing module alt_vip_mix_0
Progress: Adding alt_vip_vfb_0 [alt_vip_vfb 13.1]
Progress: Parameterizing module alt_vip_vfb_0
Progress: Adding alt_vip_vfr_0 [alt_vip_vfr 14.0]
Progress: Parameterizing module alt_vip_vfr_0
Progress: Adding audio [AUDIO_IF 1.0]
Progress: Parameterizing module audio
Progress: Adding clk_50 [clock_source 18.1]
Progress: Parameterizing module clk_50
Progress: Adding clock_crossing_io_slow [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module clock_crossing_io_slow
Progress: Adding cpu [altera_nios2_gen2 18.1]
Progress: Parameterizing module cpu
Progress: Adding hps_0 [altera_hps 18.1]
Progress: Parameterizing module hps_0
Progress: Adding i2c_scl [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_scl
Progress: Adding i2c_sda [altera_avalon_pio 18.1]
Progress: Parameterizing module i2c_sda
Progress: Adding ir_rx [TERASIC_IR_RX_FIFO 1.0]
Progress: Parameterizing module ir_rx
Progress: Adding jtag_uart [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module jtag_uart
Progress: Adding key [altera_avalon_pio 18.1]
Progress: Parameterizing module key
Progress: Adding ledr [altera_avalon_pio 18.1]
Progress: Parameterizing module ledr
Progress: Adding mm_clock_crossing_bridge_1 [altera_avalon_mm_clock_crossing_bridge 18.1]
Progress: Parameterizing module mm_clock_crossing_bridge_1
Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module onchip_memory2
Progress: Adding pll_audio [altera_pll 18.1]
Progress: Parameterizing module pll_audio
Progress: Adding pll_sys [altera_pll 18.1]
Progress: Parameterizing module pll_sys
Progress: Adding sdram [altera_avalon_new_sdram_controller 18.1]
Progress: Parameterizing module sdram
Progress: Adding seg7 [SEG7_IF 1.0]
Progress: Parameterizing module seg7
Progress: Adding spi_0 [altera_avalon_spi 18.1]
Progress: Parameterizing module spi_0
Progress: Adding sw [altera_avalon_pio 18.1]
Progress: Parameterizing module sw
Progress: Adding sysid [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module sysid
Progress: Adding td_reset_n [altera_avalon_pio 18.1]
Progress: Parameterizing module td_reset_n
Progress: Adding td_status [altera_avalon_pio 18.1]
Progress: Parameterizing module td_status
Progress: Adding timer [altera_avalon_timer 18.1]
Progress: Parameterizing module timer
Progress: Adding timer_stamp [altera_avalon_timer 18.1]
Progress: Parameterizing module timer_stamp
Progress: Adding uart [altera_avalon_uart 18.1]
Progress: Parameterizing module uart
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Error: DE1_SoC_QSYS.alt_vip_cl_scl_0: User packet pass through cannot be supported for video with no blanking
Info: DE1_SoC_QSYS.alt_vip_cl_scl_0: Vertical coefficient parameters (number of phases, precison parameters, etc.) will be used for the shared coefficients
Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Passthrough of user packets is not supported when the support for no blanking is enabled
Error: DE1_SoC_QSYS.alt_vip_cl_scl_0.scheduler: Runtime control must be enabled when no blanking is enabled
Info: DE1_SoC_QSYS.alt_vip_clip_0: The Clipper will no longer be available after 14.1, please upgrade to Clipper II.
Info: DE1_SoC_QSYS.alt_vip_cpr_0: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: DE1_SoC_QSYS.alt_vip_cpr_1: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: DE1_SoC_QSYS.alt_vip_cpr_2: The Color Plane Sequencer will no longer be available after 16.1, Color Plane Sequencer II will be rolled out in or before 17.0.
Info: DE1_SoC_QSYS.alt_vip_crs_0: The chroma resampler will no longer be available after 16.1, Chroma Resampler II will be rolled out in 16.1.
Error: DE1_SoC_QSYS.alt_vip_csc_0: Component alt_vip_csc 13.1 not found or could not be instantiated
Info: DE1_SoC_QSYS.alt_vip_dil_0: The Deinterlacer will no longer be available after 16.1, Deinterlacer II will replace it in or before 17.0.
Info: DE1_SoC_QSYS.alt_vip_mix_0: The Alpha-blending Mixer will no longer be available after 16.1, please upgrade to Mixer II.
Info: DE1_SoC_QSYS.alt_vip_vfb_0: The Frame Buffer will no longer be available after 16.1, please upgrade to Frame Buffer II.
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: The module properties SIMULATION_MODEL_IN_VERILOG and SIMULATION_MODEL_IN_VHDL can not both be set when using the SIMULATION file property: src_hdl/alt_vipvfr131_vfr.v, src_hdl/alt_vipvfr131_vfr_controller.v, src_hdl/alt_vipvfr131_vfr_control_packet_encoder.v, src_hdl/alt_vipvfr131_prc.v, src_hdl/alt_vipvfr131_prc_core.v, src_hdl/alt_vipvfr131_prc_read_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_package.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_master.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_unpack_data.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_avalon_mm_slave.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_stream_output.v, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_pulling_width_adapter.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_general_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_fifo_usedw_calculator.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_gray_clock_crosser.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_std_logic_vector_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_one_bit_delay.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_logic_fifo.vhd, C:/intelfpga/18.1/ip/altera/frame_reader/common_hdl/alt_vipvfr131_common_ram_fifo.vhd
Info: DE1_SoC_QSYS.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: DE1_SoC_QSYS.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: DE1_SoC_QSYS.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: DE1_SoC_QSYS.hps_0: "QSPI clock frequency" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz
Warning: DE1_SoC_QSYS.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Info: DE1_SoC_QSYS.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: DE1_SoC_QSYS.key: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.pll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_audio: Able to implement PLL with user settings
Info: DE1_SoC_QSYS.pll_sys: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: DE1_SoC_QSYS.pll_sys: Able to implement PLL with user settings
Info: DE1_SoC_QSYS.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: DE1_SoC_QSYS.sw: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: DE1_SoC_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: DE1_SoC_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Info: DE1_SoC_QSYS.td_status: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Warning: DE1_SoC_QSYS.alt_vip_cti_0: Interrupt sender alt_vip_cti_0.status_update_irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.alt_vip_vfr_0: Interrupt sender alt_vip_vfr_0.interrupt_sender is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.ir_rx: Interrupt sender ir_rx.interrupt_sender is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.key: Interrupt sender key.irq is not connected to an interrupt receiver
Warning: DE1_SoC_QSYS.sw: Interrupt sender sw.irq is not connected to an interrupt receiver
Info: DE1_SoC_QSYS: Generating DE1_SoC_QSYS "DE1_SoC_QSYS" for SIM_VERILOG
Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi.
Info: Interconnect is inserted between master alt_vip_vfr_0.avalon_master and slave hps_0.f2h_axi_slave because they have different clock source.
Info: Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src0 and cmd_mux_002.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src1 and cmd_mux_003.sink1
Info: Inserting clock-crossing logic between cmd_demux_002.src2 and cmd_mux_010.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src3 and cmd_mux_011.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src5 and cmd_mux_013.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src6 and cmd_mux_014.sink0
Info: Inserting clock-crossing logic between cmd_demux_002.src7 and cmd_mux_015.sink0
Info: Inserting clock-crossing logic between cmd_demux_003.src0 and cmd_mux_002.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src1 and cmd_mux_003.sink2
Info: Inserting clock-crossing logic between cmd_demux_003.src2 and cmd_mux_010.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src3 and cmd_mux_011.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src5 and cmd_mux_013.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src6 and cmd_mux_014.sink1
Info: Inserting clock-crossing logic between cmd_demux_003.src7 and cmd_mux_015.sink1
Info: Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info: Inserting clock-crossing logic between rsp_demux_002.src1 and rsp_mux_002.sink0
Info: Inserting clock-crossing logic between rsp_demux_002.src2 and rsp_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src1 and rsp_mux_002.sink1
Info: Inserting clock-crossing logic between rsp_demux_003.src2 and rsp_mux_003.sink1
Info: Inserting clock-crossing logic between rsp_demux_010.src0 and rsp_mux_002.sink2
Info: Inserting clock-crossing logic between rsp_demux_010.src1 and rsp_mux_003.sink2
Info: Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux_002.sink3
Info: Inserting clock-crossing logic between rsp_demux_011.src1 and rsp_mux_003.sink3
Info: Inserting clock-crossing logic between rsp_demux_013.src0 and rsp_mux_002.sink5
Info: Inserting clock-crossing logic between rsp_demux_013.src1 and rsp_mux_003.sink5
Info: Inserting clock-crossing logic between rsp_demux_014.src0 and rsp_mux_002.sink6
Info: Inserting clock-crossing logic between rsp_demux_014.src1 and rsp_mux_003.sink6
Info: Inserting clock-crossing logic between rsp_demux_015.src0 and rsp_mux_002.sink7
Info: Inserting clock-crossing logic between rsp_demux_015.src1 and rsp_mux_003.sink7
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has writedata signal 32 bit wide, but the slave is 16 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has address signal 9 bit wide, but the slave is 3 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.
Info: Interconnect is inserted between master mm_clock_crossing_bridge_1.m0 and slave spi_0.spi_control_port because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide.
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender
Info: avalon_st_adapter: Inserting data_format_adapter: data_format_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_0
Info: avalon_st_adapter: Inserting timing_adapter: timing_adapter_1
Error: avalon_st_adapter.data_format_adapter_0: Both Input and Output Symbols Per beat cannot be equal to 0.
Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero.
Error: avalon_st_adapter.data_format_adapter_0: Symbols Per Beat must be non-zero.
Error: avalon_st_adapter.data_format_adapter_0: Port out_data is not fully defined after elaboration
Error: avalon_st_adapter.data_format_adapter_0: "Data Symbols Per Beat" (outSymbolsPerBeat) 0 is out of range: 1-32
Error: avalon_st_adapter.data_format_adapter_0.out: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: avalon_st_adapter.data_format_adapter_0.out: Signal out_data[-1] of type data must have width [1-8192]
Error: avalon_st_adapter.data_format_adapter_0.out: "Symbols per beat  " (symbolsPerBeat) 0 is out of range: 1-512
Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Input interface (-1) is less than bits per symbol(8) * symbols per beat(-1).
Error: avalon_st_adapter.timing_adapter_1: Bit width of data port for Output interface (-1) is less than bits per symbol(8) * symbols per beat(-1).
Error: avalon_st_adapter.timing_adapter_1: Port in_data is not fully defined after elaboration
Error: avalon_st_adapter.timing_adapter_1: Port out_data is not fully defined after elaboration
Error: avalon_st_adapter.timing_adapter_1: "Data Symbols Per Beat" (inSymbolsPerBeat) -1 is out of range: 1-512
Error: avalon_st_adapter.timing_adapter_1.in: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: avalon_st_adapter.timing_adapter_1.in: Signal in_data[-1] of type data must have width [1-8192]
Error: avalon_st_adapter.timing_adapter_1.in: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Error: avalon_st_adapter.timing_adapter_1.out: data width (-1) must be a multiple of bitsPerSymbol (8)
Warning: avalon_st_adapter.timing_adapter_1.out: Signal out_data[-1] of type data must have width [1-8192]
Error: avalon_st_adapter.timing_adapter_1.out: "Symbols per beat  " (symbolsPerBeat) -1 is out of range: 1-512
Error: avalon_st_adapter: Port out_0_data is not fully defined after elaboration
Error: avalon_st_adapter_001: divide by zero     while executing "expr $inDataWidth_value / $inBitsPerSymbol_value"     invoked from within "set inSymbolsPerBeat_value          [expr $inDataWidth_value / $inBitsPerSymbol_value]"     (procedure "read_parameters_value" line 35)     invoked from within "read_parameters_value"     (procedure "composed" line 7)     invoked from within "composed"
Warning: avalon_st_adapter_001: This module has no ports or interfaces
Error: null
