{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1399255202118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Full Version " "Version 12.1 Build 177 11/07/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1399255202120 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May  4 22:00:01 2014 " "Processing started: Sun May  4 22:00:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1399255202120 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1399255202120 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c internal_stage_dixed " "Command: quartus_map --read_settings_files=on --write_settings_files=off FinalProject -c internal_stage_dixed" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1399255202121 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1399255202304 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "utility.sv(22) " "Verilog HDL warning at utility.sv(22): extended using \"x\" or \"z\"" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "" 0 -1 1399255202535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/utility.sv 9 9 " "Found 9 design units, including 9 entities, in source file src/utility.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4to1cool " "Found entity 2: mux4to1cool" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "3 mux32to1 " "Found entity 3: mux32to1" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "4 demux " "Found entity 4: demux" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "5 register " "Found entity 5: register" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "6 incrementor " "Found entity 6: incrementor" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "7 HEXtoSevenSegment " "Found entity 7: HEXtoSevenSegment" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "8 SevenSegmentDigit " "Found entity 8: SevenSegmentDigit" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""} { "Info" "ISGN_ENTITY_NAME" "9 SevenSegmentControl " "Found entity 9: SevenSegmentControl" {  } { { "src/utility.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/utility.sv" 175 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1399255202538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/internal_stage_fixed.sv 3 3 " "Found 3 design units, including 3 entities, in source file src/internal_stage_fixed.sv" { { "Info" "ISGN_ENTITY_NAME" "1 internal_stage_fixed_FSM " "Found entity 1: internal_stage_fixed_FSM" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202541 ""} { "Info" "ISGN_ENTITY_NAME" "2 internal_branch_stage_fixed " "Found entity 2: internal_branch_stage_fixed" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202541 ""} { "Info" "ISGN_ENTITY_NAME" "3 internal_leaf_stage_fixed " "Found entity 3: internal_leaf_stage_fixed" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1399255202541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1399255202541 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadFlags internal_stage_fixed.sv(67) " "Verilog HDL Implicit Net warning at internal_stage_fixed.sv(67): created implicit net for \"loadFlags\"" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1399255202542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrFlags internal_stage_fixed.sv(67) " "Verilog HDL Implicit Net warning at internal_stage_fixed.sv(67): created implicit net for \"clrFlags\"" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1399255202542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "loadFlags internal_stage_fixed.sv(127) " "Verilog HDL Implicit Net warning at internal_stage_fixed.sv(127): created implicit net for \"loadFlags\"" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1399255202542 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clrFlags internal_stage_fixed.sv(127) " "Verilog HDL Implicit Net warning at internal_stage_fixed.sv(127): created implicit net for \"clrFlags\"" {  } { { "src/internal_stage_fixed.sv" "" { Text "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/src/internal_stage_fixed.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1399255202542 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "internal_stage_dixed " "Top-level design entity \"internal_stage_dixed\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "" 0 -1 1399255202621 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/output_files/internal_stage_dixed.map.smsg " "Generated suppressed messages file /afs/ece.cmu.edu/usr/vrkrishn/Private/class/15418/FinalProject/output_files/internal_stage_dixed.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1399255202661 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "312 " "Peak virtual memory: 312 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1399255202716 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May  4 22:00:02 2014 " "Processing ended: Sun May  4 22:00:02 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1399255202716 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1399255202716 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1399255202716 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1399255202716 ""}
