

================================================================
== Vivado HLS Report for 'merge_Loop_Write_Mat'
================================================================
* Date:           Wed Mar 18 11:36:33 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        WeedD
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 50.00 ns | 7.268 ns |   6.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    57602|    57602| 2.880 ms | 2.880 ms |  57602|  57602|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |                          |         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |         Instance         |  Module |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------+---------+---------+---------+----------+----------+-----+-----+----------+
        |call_ln341_write_1_fu_63  |write_1  |        0|        0|   0 ns   |   0 ns   |    1|    1| function |
        +--------------------------+---------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Write_Mat_Loop_L  |    57600|    57600|         2|          1|          1|  57600|    yes   |
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     50|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       1|     11|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      24|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      25|    142|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+---------+---------+-------+---+----+-----+
    |         Instance         |  Module | BRAM_18K| DSP48E| FF| LUT| URAM|
    +--------------------------+---------+---------+-------+---+----+-----+
    |call_ln341_write_1_fu_63  |write_1  |        0|      0|  1|  11|    0|
    +--------------------------+---------+---------+-------+---+----+-----+
    |Total                     |         |        0|      0|  1|  11|    0|
    +--------------------------+---------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |                 Variable Name                 | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln333_fu_77_p2                             |     +    |      0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001_ignoreCallOp17       |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1_ignore_call4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln333_fu_71_p2                            |   icmp   |      0|  0|  13|          16|          14|
    |ap_block_state1                                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1               |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                                  |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1                        |    xor   |      0|  0|   2|           2|           1|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                          |          |      0|  0|  50|          40|          23|
    +-----------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |indvar_flatten_reg_52    |   9|          2|   16|         32|
    |p_dst_data_V_blk_n       |   9|          2|    1|          2|
    |p_dst_data_V_write       |   9|          2|    1|          2|
    |p_out_V_V_blk_n          |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|   22|         47|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |   3|   0|    3|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |call_ln341_write_1_fu_63_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln333_reg_83                      |   1|   0|    1|          0|
    |indvar_flatten_reg_52                  |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |  24|   0|   24|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+---------------------+-----+-----+------------+----------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_start             |  in |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_done              | out |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_continue          |  in |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_idle              | out |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|ap_ready             | out |    1| ap_ctrl_hs | merge_Loop_Write_Mat | return value |
|p_out_V_V_dout       |  in |   24|   ap_fifo  |       p_out_V_V      |    pointer   |
|p_out_V_V_empty_n    |  in |    1|   ap_fifo  |       p_out_V_V      |    pointer   |
|p_out_V_V_read       | out |    1|   ap_fifo  |       p_out_V_V      |    pointer   |
|p_dst_data_V_din     | out |   24|   ap_fifo  |     p_dst_data_V     |    pointer   |
|p_dst_data_V_full_n  |  in |    1|   ap_fifo  |     p_dst_data_V     |    pointer   |
|p_dst_data_V_write   | out |    1|   ap_fifo  |     p_dst_data_V     |    pointer   |
+---------------------+-----+-----+------------+----------------------+--------------+

