\doxysection{/home/gijs/\+Documents/\+STM32/\+VGA/\+Core/\+Inc/stm32f4xx\+\_\+tim.h File Reference}
\hypertarget{stm32f4xx__tim_8h}{}\label{stm32f4xx__tim_8h}\index{/home/gijs/Documents/STM32/VGA/Core/Inc/stm32f4xx\_tim.h@{/home/gijs/Documents/STM32/VGA/Core/Inc/stm32f4xx\_tim.h}}


This file contains all the functions prototypes for the TIM firmware library.  


{\ttfamily \#include "{}stm32f4xx.\+h"{}}\newline
Include dependency graph for stm32f4xx\+\_\+tim.\+h\+:
% FIG 0
This graph shows which files directly or indirectly include this file\+:
% FIG 1
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structTIM__TimeBaseInitTypeDef}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Time Base Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Output Compare Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__ICInitTypeDef}{TIM\+\_\+\+ICInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em TIM Input Capture Init structure definition ~\newline
 \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{structTIM__BDTRInitTypeDef}{TIM\+\_\+\+BDTRInit\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em BDTR structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga71710da28a59c007a1d2ddee18a5ffcc}{IS\+\_\+\+TIM\+\_\+\+ALL\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga1abea04e3837b7683d8e8dc33441677f}{IS\+\_\+\+TIM\+\_\+\+LIST1\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga3c489ac3294f0d8f2ec097da909bc8e0}{IS\+\_\+\+TIM\+\_\+\+LIST2\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga2d80541c542755ac3f2aca078bd98adb}{IS\+\_\+\+TIM\+\_\+\+LIST3\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga9c2699fd3d0c0901f8ac706c3d2dfe10}{IS\+\_\+\+TIM\+\_\+\+LIST4\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga90232c3966a578fbd9be2b228f225cb4}{IS\+\_\+\+TIM\+\_\+\+LIST5\+\_\+\+PERIPH}}(PERIPH)
\item 
\#define \mbox{\hyperlink{group__TIM__Exported__constants_ga9449f429a84af2291f431b990361e639}{IS\+\_\+\+TIM\+\_\+\+LIST6\+\_\+\+PERIPH}}(TIMx)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Timing}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Active}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Inactive}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+Toggle}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+PWM1}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+OCMode\+\_\+\+PWM2}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga93d898976e236c135bfd02a0c213c8ec}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__and__PWM__modes_ga45f530dd241d3b0787b5c2d62cd1b98f}{IS\+\_\+\+TIM\+\_\+\+OCM}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+OPMode\+\_\+\+Single}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+OPMode\+\_\+\+Repetitive}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__One__Pulse__Mode_ga3f4a4305b4feacb4322eb4a358e54637}{IS\+\_\+\+TIM\+\_\+\+OPM\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+Channel\+\_\+4}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group__TIM__Channel_gae9721e3731e5fd983c83a9c1d32ef03d}{IS\+\_\+\+TIM\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group__TIM__Channel_gacbf272b7a14f63b38bdbf18577835dce}{IS\+\_\+\+TIM\+\_\+\+PWMI\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define \mbox{\hyperlink{group__TIM__Channel_ga6f44459b7dfc4138bbc2c3795311c48c}{IS\+\_\+\+TIM\+\_\+\+COMPLEMENTARY\+\_\+\+CHANNEL}}(CHANNEL)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV2}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+CKD\+\_\+\+DIV4}~((uint16\+\_\+t)0x0200)
\item 
\#define \mbox{\hyperlink{group__TIM__Clock__Division__CKD_ga9298ec9ad2d578a4c54e6c0dd4c03946}{IS\+\_\+\+TIM\+\_\+\+CKD\+\_\+\+DIV}}(DIV)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Up}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Down}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned1}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned2}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Counter\+Mode\+\_\+\+Center\+Aligned3}~((uint16\+\_\+t)0x0060)
\item 
\#define \mbox{\hyperlink{group__TIM__Counter__Mode_ga9543fec190793e800d5d1b1b853636f5}{IS\+\_\+\+TIM\+\_\+\+COUNTER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+OCPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Polarity_ga1c2ee68d587d4f48d935c82fe4c3fe1e}{IS\+\_\+\+TIM\+\_\+\+OC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPolarity\+\_\+\+High}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+OCNPolarity\+\_\+\+Low}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__N__Polarity_gad7385dee1d2b6ce0daf23ceaac4439cd}{IS\+\_\+\+TIM\+\_\+\+OCN\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+State\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+State\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__State_ga5848617f830d2de688eaff50ed279679}{IS\+\_\+\+TIM\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+NState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Output\+NState\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__N__State_ga81e27a982d9707f699451f30314c4274}{IS\+\_\+\+TIM\+\_\+\+OUTPUTN\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+Enable}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Capture__Compare__State_ga5b7461e8c9c25f6fa082118c95b02ba1}{IS\+\_\+\+TIM\+\_\+\+CCX}}(CCX)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+CCx\+N\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Capture__Compare__N__State_gad5a9f961e44c8d7c24066ac37ec79cbc}{IS\+\_\+\+TIM\+\_\+\+CCXN}}(CCXN)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+\_\+\+Enable}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Break__Input__enable__disable_ga29dd5484bdc69a467387bd8059b69f0e}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+Polarity\+\_\+\+Low}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Break\+Polarity\+\_\+\+High}~((uint16\+\_\+t)0x2000)
\item 
\#define \mbox{\hyperlink{group__TIM__Break__Polarity_gaa29e33e74c5ff10972357ddd3f47f078}{IS\+\_\+\+TIM\+\_\+\+BREAK\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+Automatic\+Output\+\_\+\+Enable}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries TIM\+\_\+\+Automatic\+Output\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__AOE__Bit__Set__Reset_gaabce6b8865d80929bf69c6c3c7780846}{IS\+\_\+\+TIM\+\_\+\+AUTOMATIC\+\_\+\+OUTPUT\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+1}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+2}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+LOCKLevel\+\_\+3}~((uint16\+\_\+t)0x0300)
\item 
\#define \mbox{\hyperlink{group__TIM__Lock__level_gacf5e70717f6d13af301331bb043f5d48}{IS\+\_\+\+TIM\+\_\+\+LOCK\+\_\+\+LEVEL}}(LEVEL)
\item 
\#define {\bfseries TIM\+\_\+\+OSSIState\+\_\+\+Enable}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+OSSIState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__OSSI__Off__State__Selection__for__Idle__mode__state_gad24fc8836152903b408239284cecfab1}{IS\+\_\+\+TIM\+\_\+\+OSSI\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OSSRState\+\_\+\+Enable}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+OSSRState\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__OSSR__Off__State__Selection__for__Run__mode__state_ga48b4f15f6346e28087edbb9af2ba4f63}{IS\+\_\+\+TIM\+\_\+\+OSSR\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+OCIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Idle__State_ga69c62dcc15f9d39108b19b64205d689e}{IS\+\_\+\+TIM\+\_\+\+OCIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCNIdle\+State\+\_\+\+Set}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+OCNIdle\+State\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__N__Idle__State_ga0987091d1d03ba2db065efb66eff3951}{IS\+\_\+\+TIM\+\_\+\+OCNIDLE\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Rising}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Falling}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+ICPolarity\+\_\+\+Both\+Edge}~((uint16\+\_\+t)0x000A)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Polarity_ga6aff2fe442fd9662a0bb8731134cda89}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga3d38876044457b7faefe951d367ac8c3}{TIM\+\_\+\+ICSelection\+\_\+\+Direct\+TI}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga2289b684133ac0b81ddfcd860d01b144}{TIM\+\_\+\+ICSelection\+\_\+\+Indirect\+TI}}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga2cd464e97ffd6ea3208ec65672f9a373}{TIM\+\_\+\+ICSelection\+\_\+\+TRC}}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Selection_ga623d8592109f4702829ae7fc3806bcb8}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga8acb44abe3147d883685c1f9f1ce410e}{TIM\+\_\+\+ICPSC\+\_\+\+DIV1}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga1d8a7b66add914e2ddd910d2d700978f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV2}}~((uint16\+\_\+t)0x0004)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_gaf5a675046430fa0f0c95b0dac612828f}{TIM\+\_\+\+ICPSC\+\_\+\+DIV4}}~((uint16\+\_\+t)0x0008)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga5086cb03c89a5c67b199d20b605f00cb}{TIM\+\_\+\+ICPSC\+\_\+\+DIV8}}~((uint16\+\_\+t)0x000C)
\item 
\#define \mbox{\hyperlink{group__TIM__Input__Capture__Prescaler_ga91d219d7a210eb0a4bb49d72bda6b321}{IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+IT\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IT}(IT)~((((IT) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((IT) != 0x0000))
\item 
\#define \mbox{\hyperlink{group__TIM__interrupt__sources_ga38e9d740c8d4ed8fcaced73816c124e6}{IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+IT}}(IT)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR1}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CR2}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SMCR}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DIER}~((uint16\+\_\+t)0x0003)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+SR}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+EGR}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR1}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCMR2}~((uint16\+\_\+t)0x0007)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCER}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CNT}~((uint16\+\_\+t)0x0009)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+PSC}~((uint16\+\_\+t)0x000A)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+ARR}~((uint16\+\_\+t)0x000B)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+RCR}~((uint16\+\_\+t)0x000C)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR1}~((uint16\+\_\+t)0x000D)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR2}~((uint16\+\_\+t)0x000E)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR3}~((uint16\+\_\+t)0x000F)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+CCR4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+BDTR}~((uint16\+\_\+t)0x0011)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+DCR}~((uint16\+\_\+t)0x0012)
\item 
\#define {\bfseries TIM\+\_\+\+DMABase\+\_\+\+OR}~((uint16\+\_\+t)0x0013)
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Base__address_gaf565551f2619b1368fed7ef1ba7414de}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+BASE}}(BASE)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers}~((uint16\+\_\+t)0x0300)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers}~((uint16\+\_\+t)0x0500)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers}~((uint16\+\_\+t)0x0600)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers}~((uint16\+\_\+t)0x0700)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers}~((uint16\+\_\+t)0x0900)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers}~((uint16\+\_\+t)0x0\+A00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers}~((uint16\+\_\+t)0x0\+B00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers}~((uint16\+\_\+t)0x0\+D00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers}~((uint16\+\_\+t)0x0\+E00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers}~((uint16\+\_\+t)0x0\+F00)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers}~((uint16\+\_\+t)0x1100)
\item 
\#define \mbox{\hyperlink{group__TIM__DMA__Burst__Length_gafd09cf0887b01a15101ba7dd6e2b4ba7}{IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+LENGTH}}(LENGTH)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Update}~((uint16\+\_\+t)0x0100)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC1}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC2}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC3}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+CC4}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+COM}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries TIM\+\_\+\+DMA\+\_\+\+Trigger}~((uint16\+\_\+t)0x4000)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+DMA\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x80\+FF) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+OFF}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV2}~((uint16\+\_\+t)0x1000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV4}~((uint16\+\_\+t)0x2000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPSC\+\_\+\+DIV8}~((uint16\+\_\+t)0x3000)
\item 
\#define \mbox{\hyperlink{group__TIM__External__Trigger__Prescaler_ga615587e6aae397d9fe8166004e7324f2}{IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+PRESCALER}}(PRESCALER)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR0}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR1}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR2}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ITR3}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+F\+\_\+\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI1\+FP1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+TI2\+FP2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TS\+\_\+\+ETRF}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group__TIM__Internal__Trigger__Selection_ga36e47cf625c695a368a68280e950dfbc}{IS\+\_\+\+TIM\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define \mbox{\hyperlink{group__TIM__Internal__Trigger__Selection_ga1ce6c387021e2fdaf3fa3d7cd3eae962}{IS\+\_\+\+TIM\+\_\+\+INTERNAL\+\_\+\+TRIGGER\+\_\+\+SELECTION}}(SELECTION)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI2}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TIx\+External\+CLK1\+Source\+\_\+\+TI1\+ED}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Inverted}~((uint16\+\_\+t)0x8000)
\item 
\#define {\bfseries TIM\+\_\+\+Ext\+TRGPolarity\+\_\+\+Non\+Inverted}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__External__Trigger__Polarity_ga489ea1fed28375dec49cf1b8dfac47ca}{IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+POLARITY}}(POLARITY)
\item 
\#define {\bfseries TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Update}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+PSCReload\+Mode\+\_\+\+Immediate}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group__TIM__Prescaler__Reload__Mode_ga156317fc6b2c1f6f2e1da9dfa555ecf4}{IS\+\_\+\+TIM\+\_\+\+PRESCALER\+\_\+\+RELOAD}}(RELOAD)
\item 
\#define {\bfseries TIM\+\_\+\+Forced\+Action\+\_\+\+Active}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+Forced\+Action\+\_\+\+In\+Active}~((uint16\+\_\+t)0x0040)
\item 
\#define \mbox{\hyperlink{group__TIM__Forced__Action_gaa2cb16f281d32c95ab974dc5157bfa63}{IS\+\_\+\+TIM\+\_\+\+FORCED\+\_\+\+ACTION}}(ACTION)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI1}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI2}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+Encoder\+Mode\+\_\+\+TI12}~((uint16\+\_\+t)0x0003)
\item 
\#define \mbox{\hyperlink{group__TIM__Encoder__Mode_ga9dd5baa6b2a44e0f25068a650cbfdd1b}{IS\+\_\+\+TIM\+\_\+\+ENCODER\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+Event\+Source\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+EVENT\+\_\+\+SOURCE}(SOURCE)~((((SOURCE) \& (uint16\+\_\+t)0x\+FF00) == 0x0000) \&\& ((SOURCE) != 0x0000))
\item 
\#define \mbox{\hyperlink{group__TIM__Update__Source_ga32c67bc3f8211a2c7b44ee9fe1523875}{TIM\+\_\+\+Update\+Source\+\_\+\+Global}}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Update__Source_ga6f50423cdb011137ae8cd303ccd2080c}{TIM\+\_\+\+Update\+Source\+\_\+\+Regular}}~((uint16\+\_\+t)0x0001)
\item 
\#define \mbox{\hyperlink{group__TIM__Update__Source_ga7c916798d8f5f4a828afadceb5d38a95}{IS\+\_\+\+TIM\+\_\+\+UPDATE\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries TIM\+\_\+\+OCPreload\+\_\+\+Enable}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+OCPreload\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Preload__State_ga48cc07c5e87b5fd7549b7668f1598ab5}{IS\+\_\+\+TIM\+\_\+\+OCPRELOAD\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCFast\+\_\+\+Enable}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+OCFast\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Fast__State_ga65ad85cb4ba48660e8f519a1f6c298d2}{IS\+\_\+\+TIM\+\_\+\+OCFAST\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+OCClear\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+OCClear\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Output__Compare__Clear__State_ga5297586b42da9263ac4f767c83202fed}{IS\+\_\+\+TIM\+\_\+\+OCCLEAR\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Reset}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Enable}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+Update}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC1}~((uint16\+\_\+t)0x0030)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC1\+Ref}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC2\+Ref}~((uint16\+\_\+t)0x0050)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC3\+Ref}~((uint16\+\_\+t)0x0060)
\item 
\#define {\bfseries TIM\+\_\+\+TRGOSource\+\_\+\+OC4\+Ref}~((uint16\+\_\+t)0x0070)
\item 
\#define \mbox{\hyperlink{group__TIM__Trigger__Output__Source_gadf4e4e0422bd9c108b184884781d2d46}{IS\+\_\+\+TIM\+\_\+\+TRGO\+\_\+\+SOURCE}}(SOURCE)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Reset}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Gated}~((uint16\+\_\+t)0x0005)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+Trigger}~((uint16\+\_\+t)0x0006)
\item 
\#define {\bfseries TIM\+\_\+\+Slave\+Mode\+\_\+\+External1}~((uint16\+\_\+t)0x0007)
\item 
\#define \mbox{\hyperlink{group__TIM__Slave__Mode_ga7f0e666bc968c56df7f1f6c2465c89fb}{IS\+\_\+\+TIM\+\_\+\+SLAVE\+\_\+\+MODE}}(MODE)
\item 
\#define {\bfseries TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Enable}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+Master\+Slave\+Mode\+\_\+\+Disable}~((uint16\+\_\+t)0x0000)
\item 
\#define \mbox{\hyperlink{group__TIM__Master__Slave__Mode_ga53146701cf287a0eca43b9232dffac60}{IS\+\_\+\+TIM\+\_\+\+MSM\+\_\+\+STATE}}(STATE)
\item 
\#define {\bfseries TIM2\+\_\+\+TIM8\+\_\+\+TRGO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM2\+\_\+\+ETH\+\_\+\+PTP}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM2\+\_\+\+USBFS\+\_\+\+SOF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM2\+\_\+\+USBHS\+\_\+\+SOF}~((uint16\+\_\+t)0x0\+C00)
\item 
\#define {\bfseries TIM5\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM5\+\_\+\+LSI}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM5\+\_\+\+LSE}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM5\+\_\+\+RTC}~((uint16\+\_\+t)0x00\+C0)
\item 
\#define {\bfseries TIM11\+\_\+\+GPIO}~((uint16\+\_\+t)0x0000)
\item 
\#define {\bfseries TIM11\+\_\+\+HSE}~((uint16\+\_\+t)0x0002)
\item 
\#define \mbox{\hyperlink{group__TIM__Remap_ga7faab73212e996d8b49555d3ad5be965}{IS\+\_\+\+TIM\+\_\+\+REMAP}}(TIM\+\_\+\+REMAP)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Update}~((uint16\+\_\+t)0x0001)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1}~((uint16\+\_\+t)0x0002)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2}~((uint16\+\_\+t)0x0004)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3}~((uint16\+\_\+t)0x0008)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4}~((uint16\+\_\+t)0x0010)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+COM}~((uint16\+\_\+t)0x0020)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Trigger}~((uint16\+\_\+t)0x0040)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+Break}~((uint16\+\_\+t)0x0080)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC1\+OF}~((uint16\+\_\+t)0x0200)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC2\+OF}~((uint16\+\_\+t)0x0400)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC3\+OF}~((uint16\+\_\+t)0x0800)
\item 
\#define {\bfseries TIM\+\_\+\+FLAG\+\_\+\+CC4\+OF}~((uint16\+\_\+t)0x1000)
\item 
\#define \mbox{\hyperlink{group__TIM__Flags_ga6406de8131ae53ee29740c3e8627b098}{IS\+\_\+\+TIM\+\_\+\+GET\+\_\+\+FLAG}}(FLAG)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+IC\+\_\+\+FILTER}(ICFILTER)~((ICFILTER) $<$= 0xF)
\item 
\#define {\bfseries IS\+\_\+\+TIM\+\_\+\+EXT\+\_\+\+FILTER}(EXTFILTER)~((EXTFILTER) $<$= 0xF)
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Byte}~TIM\+\_\+\+DMABurst\+Length\+\_\+1\+Transfer
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+2\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+3\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+4\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+5\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+6\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+7\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+8\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+9\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+10\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+11\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+12\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+13\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+14\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+15\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+16\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+17\+Transfers
\item 
\#define {\bfseries TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Bytes}~TIM\+\_\+\+DMABurst\+Length\+\_\+18\+Transfers
\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries TIM\+\_\+\+De\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
void {\bfseries TIM\+\_\+\+Time\+Base\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__TimeBaseInitTypeDef}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+Time\+Base\+Init\+Struct)
\item 
void {\bfseries TIM\+\_\+\+Time\+Base\+Struct\+Init} (\mbox{\hyperlink{structTIM__TimeBaseInitTypeDef}{TIM\+\_\+\+Time\+Base\+Init\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+Time\+Base\+Init\+Struct)
\item 
void {\bfseries TIM\+\_\+\+Prescaler\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t Prescaler, uint16\+\_\+t TIM\+\_\+\+PSCReload\+Mode)
\item 
void {\bfseries TIM\+\_\+\+Counter\+Mode\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Counter\+Mode)
\item 
void {\bfseries TIM\+\_\+\+Set\+Counter} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Counter)
\item 
void {\bfseries TIM\+\_\+\+Set\+Autoreload} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Autoreload)
\item 
uint32\+\_\+t {\bfseries TIM\+\_\+\+Get\+Counter} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
uint16\+\_\+t {\bfseries TIM\+\_\+\+Get\+Prescaler} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
void {\bfseries TIM\+\_\+\+Update\+Disable\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Update\+Request\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Update\+Source)
\item 
void {\bfseries TIM\+\_\+\+ARRPreload\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Select\+One\+Pulse\+Mode} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OPMode)
\item 
void {\bfseries TIM\+\_\+\+Set\+Clock\+Division} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+CKD)
\item 
void {\bfseries TIM\+\_\+\+Cmd} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+OC1\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+OC2\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+OC3\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+OC4\+Init} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+OCStruct\+Init} (\mbox{\hyperlink{structTIM__OCInitTypeDef}{TIM\+\_\+\+OCInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+OCInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+Select\+OCxM} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+OCMode)
\item 
void {\bfseries TIM\+\_\+\+Set\+Compare1} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare1)
\item 
void {\bfseries TIM\+\_\+\+Set\+Compare2} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare2)
\item 
void {\bfseries TIM\+\_\+\+Set\+Compare3} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare3)
\item 
void {\bfseries TIM\+\_\+\+Set\+Compare4} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint32\+\_\+t Compare4)
\item 
void {\bfseries TIM\+\_\+\+Forced\+OC1\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\item 
void {\bfseries TIM\+\_\+\+Forced\+OC2\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\item 
void {\bfseries TIM\+\_\+\+Forced\+OC3\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\item 
void {\bfseries TIM\+\_\+\+Forced\+OC4\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Forced\+Action)
\item 
void {\bfseries TIM\+\_\+\+OC1\+Preload\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\item 
void {\bfseries TIM\+\_\+\+OC2\+Preload\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\item 
void {\bfseries TIM\+\_\+\+OC3\+Preload\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\item 
void {\bfseries TIM\+\_\+\+OC4\+Preload\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPreload)
\item 
void {\bfseries TIM\+\_\+\+OC1\+Fast\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\item 
void {\bfseries TIM\+\_\+\+OC2\+Fast\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\item 
void {\bfseries TIM\+\_\+\+OC3\+Fast\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\item 
void {\bfseries TIM\+\_\+\+OC4\+Fast\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCFast)
\item 
void {\bfseries TIM\+\_\+\+Clear\+OC1\+Ref} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\item 
void {\bfseries TIM\+\_\+\+Clear\+OC2\+Ref} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\item 
void {\bfseries TIM\+\_\+\+Clear\+OC3\+Ref} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\item 
void {\bfseries TIM\+\_\+\+Clear\+OC4\+Ref} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCClear)
\item 
void {\bfseries TIM\+\_\+\+OC1\+Polarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC1\+NPolarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC2\+Polarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC2\+NPolarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC3\+Polarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC3\+NPolarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCNPolarity)
\item 
void {\bfseries TIM\+\_\+\+OC4\+Polarity\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+OCPolarity)
\item 
void {\bfseries TIM\+\_\+\+CCx\+Cmd} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCx)
\item 
void {\bfseries TIM\+\_\+\+CCx\+NCmd} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Channel, uint16\+\_\+t TIM\+\_\+\+CCxN)
\item 
void {\bfseries TIM\+\_\+\+ICInit} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__ICInitTypeDef}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+ICStruct\+Init} (\mbox{\hyperlink{structTIM__ICInitTypeDef}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+PWMIConfig} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__ICInitTypeDef}{TIM\+\_\+\+ICInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+ICInit\+Struct)
\item 
uint32\+\_\+t {\bfseries TIM\+\_\+\+Get\+Capture1} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
uint32\+\_\+t {\bfseries TIM\+\_\+\+Get\+Capture2} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
uint32\+\_\+t {\bfseries TIM\+\_\+\+Get\+Capture3} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
uint32\+\_\+t {\bfseries TIM\+\_\+\+Get\+Capture4} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
void {\bfseries TIM\+\_\+\+Set\+IC1\+Prescaler} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\item 
void {\bfseries TIM\+\_\+\+Set\+IC2\+Prescaler} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\item 
void {\bfseries TIM\+\_\+\+Set\+IC3\+Prescaler} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\item 
void {\bfseries TIM\+\_\+\+Set\+IC4\+Prescaler} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+ICPSC)
\item 
void {\bfseries TIM\+\_\+\+BDTRConfig} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, \mbox{\hyperlink{structTIM__BDTRInitTypeDef}{TIM\+\_\+\+BDTRInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+BDTRInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+BDTRStruct\+Init} (\mbox{\hyperlink{structTIM__BDTRInitTypeDef}{TIM\+\_\+\+BDTRInit\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIM\+\_\+\+BDTRInit\+Struct)
\item 
void {\bfseries TIM\+\_\+\+Ctrl\+PWMOutputs} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Select\+COM} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+CCPreload\+Control} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+ITConfig} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Generate\+Event} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Event\+Source)
\item 
Flag\+Status {\bfseries TIM\+\_\+\+Get\+Flag\+Status} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\item 
void {\bfseries TIM\+\_\+\+Clear\+Flag} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+FLAG)
\item 
ITStatus {\bfseries TIM\+\_\+\+Get\+ITStatus} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\item 
void {\bfseries TIM\+\_\+\+Clear\+ITPending\+Bit} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+IT)
\item 
void {\bfseries TIM\+\_\+\+DMAConfig} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+DMABase, uint16\+\_\+t TIM\+\_\+\+DMABurst\+Length)
\item 
void {\bfseries TIM\+\_\+\+DMACmd} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+DMASource, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Select\+CCDMA} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Internal\+Clock\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx)
\item 
void {\bfseries TIM\+\_\+\+ITRx\+External\+Clock\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\item 
void {\bfseries TIM\+\_\+\+TIx\+External\+Clock\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+TIx\+External\+CLKSource, uint16\+\_\+t TIM\+\_\+\+ICPolarity, uint16\+\_\+t ICFilter)
\item 
void {\bfseries TIM\+\_\+\+ETRClock\+Mode1\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\item 
void {\bfseries TIM\+\_\+\+ETRClock\+Mode2\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\item 
void {\bfseries TIM\+\_\+\+Select\+Input\+Trigger} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Input\+Trigger\+Source)
\item 
void {\bfseries TIM\+\_\+\+Select\+Output\+Trigger} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+TRGOSource)
\item 
void {\bfseries TIM\+\_\+\+Select\+Slave\+Mode} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Slave\+Mode)
\item 
void {\bfseries TIM\+\_\+\+Select\+Master\+Slave\+Mode} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Master\+Slave\+Mode)
\item 
void {\bfseries TIM\+\_\+\+ETRConfig} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPrescaler, uint16\+\_\+t TIM\+\_\+\+Ext\+TRGPolarity, uint16\+\_\+t Ext\+TRGFilter)
\item 
void {\bfseries TIM\+\_\+\+Encoder\+Interface\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Encoder\+Mode, uint16\+\_\+t TIM\+\_\+\+IC1\+Polarity, uint16\+\_\+t TIM\+\_\+\+IC2\+Polarity)
\item 
void {\bfseries TIM\+\_\+\+Select\+Hall\+Sensor} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, Functional\+State New\+State)
\item 
void {\bfseries TIM\+\_\+\+Remap\+Config} (\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \texorpdfstring{$\ast$}{*}TIMx, uint16\+\_\+t TIM\+\_\+\+Remap)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
This file contains all the functions prototypes for the TIM firmware library. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyVersion}{Version}
V1.\+0.\+0 
\end{DoxyVersion}
\begin{DoxyDate}{Date}
30-\/September-\/2011 
\end{DoxyDate}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE CONTENT OF SUCH FIRMWARE AND/\+OR THE USE MADE BY CUSTOMERS OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.

\doxysubsubsection*{\begin{center}\copyright{} COPYRIGHT 2011 STMicroelectronics\end{center} }