

================================================================
== Vivado HLS Report for 'filter'
================================================================
* Date:           Tue Aug  3 12:44:31 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        huffman_encoding_core_build
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.705 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      259|      259| 2.590 us | 2.590 us |  259|  259|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      257|      257|         3|          1|          1|   256|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%t_V = alloca i32"   --->   Operation 6 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.76ns)   --->   "store i32 0, i32* %t_V" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 7 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %0" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i9 [ 0, %entry ], [ %i, %hls_label_0_end ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.66ns)   --->   "%icmp_ln10 = icmp eq i9 %i_0_i, -256" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 10 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 11 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.82ns)   --->   "%i = add i9 %i_0_i, 1" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.exit, label %hls_label_0_begin" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i9 %i_0_i to i64" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 14 'zext' 'zext_ln12' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%in_frequency_V_addr = getelementptr [256 x i32]* %in_frequency_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 15 'getelementptr' 'in_frequency_V_addr' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 16 [2/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 16 'load' 'in_frequency_V_load' <Predicate = (!icmp_ln10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 17 [1/2] (3.25ns)   --->   "%in_frequency_V_load = load i32* %in_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 17 'load' 'in_frequency_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 18 [1/1] (2.47ns)   --->   "%icmp_ln883 = icmp eq i32 %in_frequency_V_load, 0" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 18 'icmp' 'icmp_ln883' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %icmp_ln883, label %hls_label_0_end, label %1" [./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%t_V_load = load i32* %t_V" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:21]   --->   Operation 20 'load' 't_V_load' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln544 = zext i32 %t_V_load to i64" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 21 'zext' 'zext_ln544' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%out_frequency_V_addr = getelementptr [256 x i32]* %out_frequency_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 22 'getelementptr' 'out_frequency_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (3.25ns)   --->   "store i32 %in_frequency_V_load, i32* %out_frequency_V_addr, align 4" [./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21]   --->   Operation 23 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%in_value_V_addr = getelementptr [256 x i32]* %in_value_V, i64 0, i64 %zext_ln12" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 24 'getelementptr' 'in_value_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_3 : Operation 25 [2/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 25 'load' 'in_value_V_load' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 26 [1/1] (2.55ns)   --->   "%j_V = add i32 %t_V_load, 1" [./hls-src/huffman_filter.cpp:15->./hls-src/huffman_encoding.cpp:21]   --->   Operation 26 'add' 'j_V' <Predicate = (!icmp_ln883)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (1.76ns)   --->   "store i32 %j_V, i32* %t_V" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:21]   --->   Operation 27 'store' <Predicate = (!icmp_ln883)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str159)" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 28 'specregionbegin' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str58) nounwind" [./hls-src/huffman_filter.cpp:11->./hls-src/huffman_encoding.cpp:21]   --->   Operation 29 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (3.25ns)   --->   "%in_value_V_load = load i32* %in_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 30 'load' 'in_value_V_load' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%out_value_V_addr = getelementptr [256 x i32]* %out_value_V, i64 0, i64 %zext_ln544" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 31 'getelementptr' 'out_value_V_addr' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (3.25ns)   --->   "store i32 %in_value_V_load, i32* %out_value_V_addr, align 4" [./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21]   --->   Operation 32 'store' <Predicate = (!icmp_ln883)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [./hls-src/huffman_filter.cpp:16->./hls-src/huffman_encoding.cpp:21]   --->   Operation 33 'br' <Predicate = (!icmp_ln883)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str159, i32 %tmp_i)" [./hls-src/huffman_filter.cpp:17->./hls-src/huffman_encoding.cpp:21]   --->   Operation 34 'specregionend' 'empty' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br label %0" [./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21]   --->   Operation 35 'br' <Predicate = (!icmp_ln10)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 3.63>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i32* %t_V" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 36 'load' 't_V_load_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i32* %n_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str51, i32 0, i32 0, [1 x i8]* @p_str52, [1 x i8]* @p_str53, [1 x i8]* @p_str54, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str55, [11 x i8]* @ScalarProp_str)"   --->   Operation 37 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %n_out, i32 %t_V_load_1)" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 38 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [./hls-src/huffman_encoding.cpp:21]   --->   Operation 39 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	'alloca' operation ('t.V') [6]  (0 ns)
	'store' operation ('store_ln10', ./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21) of constant 0 on local variable 't.V' [7]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./hls-src/huffman_filter.cpp:10->./hls-src/huffman_encoding.cpp:21) [10]  (0 ns)
	'getelementptr' operation ('in_frequency_V_addr', ./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21) [19]  (0 ns)
	'load' operation ('in_frequency_V_load', ./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21) on array 'in_frequency_V' [20]  (3.25 ns)

 <State 3>: 6.71ns
The critical path consists of the following:
	'load' operation ('in_frequency_V_load', ./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21) on array 'in_frequency_V' [20]  (3.25 ns)
	'store' operation ('store_ln13', ./hls-src/huffman_filter.cpp:13->./hls-src/huffman_encoding.cpp:21) of variable 'in_frequency_V_load', ./hls-src/huffman_filter.cpp:12->./hls-src/huffman_encoding.cpp:21 on array 'out_frequency_V' [27]  (3.25 ns)
	blocking operation 0.197 ns on control path)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('in_value_V_load', ./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21) on array 'in_value_V' [29]  (3.25 ns)
	'store' operation ('store_ln14', ./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21) of variable 'in_value_V_load', ./hls-src/huffman_filter.cpp:14->./hls-src/huffman_encoding.cpp:21 on array 'out_value_V' [31]  (3.25 ns)

 <State 5>: 3.63ns
The critical path consists of the following:
	'load' operation ('t_V_load_1', ./hls-src/huffman_encoding.cpp:21) on local variable 't.V' [39]  (0 ns)
	fifo write on port 'n_out' (./hls-src/huffman_encoding.cpp:21) [41]  (3.63 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
