{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496804379052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496804379056 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 09:59:38 2017 " "Processing started: Wed Jun 07 09:59:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496804379056 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496804379056 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496804379056 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496804379354 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(54) " "Verilog HDL information at snake.v(54): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 54 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(93) " "Verilog HDL information at snake.v(93): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 93 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(131) " "Verilog HDL information at snake.v(131): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 131 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(184) " "Verilog HDL information at snake.v(184): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 184 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(189) " "Verilog HDL information at snake.v(189): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "snake.v(191) " "Verilog HDL information at snake.v(191): always construct contains both blocking and non-blocking assignments" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 191 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "update UPDATE snake.v(34) " "Verilog HDL Declaration information at snake.v(34): object \"update\" differs only in case from object \"UPDATE\" in the same scope" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496804387535 ""}
{ "Warning" "WSGN_SEARCH_FILE" "snake.v 8 8 " "Using design file snake.v, which is not specified as a design file for the current project, but contains definitions for 8 design units and 8 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Snake " "Found entity 1: Snake" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_reduce " "Found entity 2: clk_reduce" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "3 VGA_gen " "Found entity 3: VGA_gen" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "4 appleLocation " "Found entity 4: appleLocation" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "5 randomGrid " "Found entity 5: randomGrid" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 309 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "6 updateClk " "Found entity 6: updateClk" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "7 led7seg " "Found entity 7: led7seg" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""} { "Info" "ISGN_ENTITY_NAME" "8 BCDcounter " "Found entity 8: BCDcounter" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 382 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496804387537 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1496804387537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snake " "Elaborating entity \"Snake\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496804387539 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "maxSize snake.v(35) " "Verilog HDL or VHDL warning at snake.v(35): object \"maxSize\" assigned a value but never read" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 35 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496804387541 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 2 snake.v(127) " "Verilog HDL assignment warning at snake.v(127): truncated value with size 4 to match size of target (2)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387543 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "temp snake.v(100) " "Verilog HDL Always Construct warning at snake.v(100): inferring latch(es) for variable \"temp\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496804387543 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control snake.v(100) " "Verilog HDL Always Construct warning at snake.v(100): inferring latch(es) for variable \"control\", which holds its previous value in one or more paths through the always construct" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1496804387543 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(144) " "Verilog HDL assignment warning at snake.v(144): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387608 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(145) " "Verilog HDL assignment warning at snake.v(145): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387608 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(146) " "Verilog HDL assignment warning at snake.v(146): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387608 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(147) " "Verilog HDL assignment warning at snake.v(147): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387608 "|Snake"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 snake.v(185) " "Verilog HDL assignment warning at snake.v(185): truncated value with size 32 to match size of target (7)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804387696 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[0\] snake.v(100) " "Inferred latch for \"control\[0\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[1\] snake.v(100) " "Inferred latch for \"control\[1\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[2\] snake.v(100) " "Inferred latch for \"control\[2\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control\[3\] snake.v(100) " "Inferred latch for \"control\[3\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] snake.v(100) " "Inferred latch for \"temp\[0\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] snake.v(100) " "Inferred latch for \"temp\[1\]\" at snake.v(100)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1496804387873 "|Snake"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_reduce clk_reduce:reduce1 " "Elaborating entity \"clk_reduce\" for hierarchy \"clk_reduce:reduce1\"" {  } { { "snake.v" "reduce1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_gen VGA_gen:gen1 " "Elaborating entity \"VGA_gen\" for hierarchy \"VGA_gen:gen1\"" {  } { { "snake.v" "gen1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388194 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(251) " "Verilog HDL assignment warning at snake.v(251): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388195 "|Snake|VGA_gen:gen1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(262) " "Verilog HDL assignment warning at snake.v(262): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388195 "|Snake|VGA_gen:gen1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "randomGrid randomGrid:rand1 " "Elaborating entity \"randomGrid\" for hierarchy \"randomGrid:rand1\"" {  } { { "snake.v" "rand1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(316) " "Verilog HDL assignment warning at snake.v(316): truncated value with size 32 to match size of target (6)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388209 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 snake.v(318) " "Verilog HDL assignment warning at snake.v(318): truncated value with size 32 to match size of target (6)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388209 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 snake.v(326) " "Verilog HDL assignment warning at snake.v(326): truncated value with size 32 to match size of target (10)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388210 "|Snake|randomGrid:rand1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 snake.v(336) " "Verilog HDL assignment warning at snake.v(336): truncated value with size 32 to match size of target (9)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388210 "|Snake|randomGrid:rand1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updateClk updateClk:UPDATE " "Elaborating entity \"updateClk\" for hierarchy \"updateClk:UPDATE\"" {  } { { "snake.v" "UPDATE" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 snake.v(350) " "Verilog HDL assignment warning at snake.v(350): truncated value with size 32 to match size of target (22)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388223 "|Snake|updateClk:UPDATE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led7seg led7seg:LED1 " "Elaborating entity \"led7seg\" for hierarchy \"led7seg:LED1\"" {  } { { "snake.v" "LED1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDcounter BCDcounter:C1 " "Elaborating entity \"BCDcounter\" for hierarchy \"BCDcounter:C1\"" {  } { { "snake.v" "C1" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496804388248 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(393) " "Verilog HDL assignment warning at snake.v(393): truncated value with size 32 to match size of target (4)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388249 "|Snake|BCDcounter:C1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 snake.v(398) " "Verilog HDL assignment warning at snake.v(398): truncated value with size 32 to match size of target (4)" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496804388249 "|Snake|BCDcounter:C1"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control\[1\] " "Latch control\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp\[1\] " "Ports D and ENA on the latch are fed by the same signal temp\[1\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804393088 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804393088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "control\[0\] " "Latch control\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA temp\[0\] " "Ports D and ENA on the latch are fed by the same signal temp\[0\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804393088 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804393088 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[1\] " "Latch temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA direction\[3\] " "Ports D and ENA on the latch are fed by the same signal direction\[3\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804393089 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804393089 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "temp\[0\] " "Latch temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA direction\[2\] " "Ports D and ENA on the latch are fed by the same signal direction\[2\]" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1496804393089 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 100 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1496804393089 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1496804399525 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496804404771 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.map.smsg " "Generated suppressed messages file C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496804404990 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496804405660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804405660 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KB_clk " "No output dependent on input pin \"KB_clk\"" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804406144 "|Snake|KB_clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "data " "No output dependent on input pin \"data\"" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496804406144 "|Snake|data"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1496804406144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10325 " "Implemented 10325 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496804406145 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496804406145 ""} { "Info" "ICUT_CUT_TM_LCELLS" "10275 " "Implemented 10275 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496804406145 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496804406145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "799 " "Peak virtual memory: 799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496804406192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 10:00:06 2017 " "Processing ended: Wed Jun 07 10:00:06 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496804406192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496804406192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496804406192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496804406192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496804408280 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496804408286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 10:00:08 2017 " "Processing started: Wed Jun 07 10:00:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496804408286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496804408286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Snake -c Snake " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496804408286 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496804408366 ""}
{ "Info" "0" "" "Project  = Snake" {  } {  } 0 0 "Project  = Snake" 0 0 "Fitter" 0 0 1496804408367 ""}
{ "Info" "0" "" "Revision = Snake" {  } {  } 0 0 "Revision = Snake" 0 0 "Fitter" 0 0 1496804408367 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1496804408556 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Snake EP4CGX150DF31C7 " "Selected device EP4CGX150DF31C7 for design \"Snake\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496804408627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496804408688 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496804408688 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496804409161 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1496804409167 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7 " "Device EP4CGX150DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496804409325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX150DF31I7AD " "Device EP4CGX150DF31I7AD is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496804409325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31C7 " "Device EP4CGX110DF31C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496804409325 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX110DF31I7 " "Device EP4CGX110DF31I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1496804409325 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1496804409325 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ AE7 " "Pin ~ALTERA_NCEO~ is reserved at location AE7" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20830 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496804409347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A3 " "Pin ~ALTERA_DATA0~ is reserved at location A3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20832 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496804409347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ G9 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location G9" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20834 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496804409347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ B4 " "Pin ~ALTERA_NCSO~ is reserved at location B4" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20836 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496804409347 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ B3 " "Pin ~ALTERA_DCLK~ is reserved at location B3" {  } { { "d:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20838 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1496804409347 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1496804409347 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1496804409353 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 50 " "No exact pin location assignment(s) for 2 pins of 50 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1496804412667 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1496804413901 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Snake.sdc " "Synopsys Design Constraints File file not found: 'Snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1496804413910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1496804413910 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: dataa  to: combout " "Cell: Mux5~9  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804413962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datac  to: combout " "Cell: Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804413962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: datab  to: combout " "Cell: Mux6~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804413962 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: datac  to: combout " "Cell: Mux6~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804413962 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1496804413962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1496804414006 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1496804414007 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1496804414008 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "master_clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p)) " "Automatically promoted node master_clk~input (placed in PIN AJ16 (CLKIO14, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G28 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G28" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20822 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496804414704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "updateClk:UPDATE\|update  " "Automatically promoted node updateClk:UPDATE\|update " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "updateClk:UPDATE\|update~0 " "Destination node updateClk:UPDATE\|update~0" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 345 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20581 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 345 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 108 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496804414704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_reduce:reduce1\|VGA_clk  " "Automatically promoted node clk_reduce:reduce1\|VGA_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_clk~output " "Destination node DAC_clk~output" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20780 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 214 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 168 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496804414704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "good_collision  " "Automatically promoted node good_collision " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "good_collision~0 " "Destination node good_collision~0" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 17935 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "appleX~1 " "Destination node appleX~1" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20554 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "appleX\[1\]~2 " "Destination node appleX\[1\]~2" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20556 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "appleX~7 " "Destination node appleX~7" {  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20568 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1496804414704 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 23 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 2725 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496804414704 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mux5~9  " "Automatically promoted node Mux5~9 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1496804414705 ""}  } { { "snake.v" "" { Text "C:/Users/Xfoodz/Downloads/Snake Project/Snake/snake.v" 102 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 0 { 0 ""} 0 20751 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1496804414705 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496804416365 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496804416374 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1496804416375 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496804416385 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496804416398 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496804416412 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496804416412 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496804416420 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496804416810 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1496804416818 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496804416818 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 2.5V 2 0 0 " "Number of I/O pins in group: 2 (unused VREF, 2.5V VCCIO, 2 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1496804416835 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1496804416835 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1496804416835 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL1 does not use undetermined 0 0 " "I/O bank number QL1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 81 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3B does not use undetermined 0 2 " "I/O bank number 3B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 0 2 " "I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 81 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  81 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 5 61 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  61 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 69 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 28 52 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 28 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 14 67 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 14 total pin(s) used --  67 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8B does not use undetermined 0 2 " "I/O bank number 8B does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1496804416839 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1496804416839 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1496804416839 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496804418543 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1496804418564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496804426088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496804431171 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496804431271 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496804472045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:41 " "Fitter placement operations ending: elapsed time is 00:00:41" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496804472045 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496804473967 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X59_Y46 X69_Y56 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56" {  } { { "loc" "" { Generic "C:/Users/Xfoodz/Downloads/Snake Project/Snake/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X59_Y46 to location X69_Y56"} { { 12 { 0 ""} 59 46 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496804486715 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496804486715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:25 " "Fitter routing operations ending: elapsed time is 00:00:25" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496804503412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496804503414 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496804503414 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 10.50 " "Total time spent on timing analysis during the Fitter is 10.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1496804503621 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496804503758 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496804505125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496804505209 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496804506549 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496804508697 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.fit.smsg " "Generated suppressed messages file C:/Users/Xfoodz/Downloads/Snake Project/Snake/Snake.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496804511394 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1438 " "Peak virtual memory: 1438 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496804512737 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 10:01:52 2017 " "Processing ended: Wed Jun 07 10:01:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496804512737 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496804512737 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:45 " "Total CPU time (on all processors): 00:01:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496804512737 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496804512737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496804514740 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496804514745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 10:01:54 2017 " "Processing started: Wed Jun 07 10:01:54 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496804514745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496804514745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Snake -c Snake " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496804514745 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1496804519635 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496804519778 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "719 " "Peak virtual memory: 719 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496804521640 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 10:02:01 2017 " "Processing ended: Wed Jun 07 10:02:01 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496804521640 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496804521640 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496804521640 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496804521640 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496804522275 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496804523752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496804523759 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 07 10:02:03 2017 " "Processing started: Wed Jun 07 10:02:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496804523759 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496804523759 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Snake -c Snake " "Command: quartus_sta Snake -c Snake" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496804523759 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1496804523850 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1496804524121 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496804524184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496804524184 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1496804524751 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Snake.sdc " "Synopsys Design Constraints File file not found: 'Snake.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1496804524888 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1496804524888 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_reduce:reduce1\|VGA_clk clk_reduce:reduce1\|VGA_clk " "create_clock -period 1.000 -name clk_reduce:reduce1\|VGA_clk clk_reduce:reduce1\|VGA_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name master_clk master_clk " "create_clock -period 1.000 -name master_clk master_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name updateClk:UPDATE\|update updateClk:UPDATE\|update " "create_clock -period 1.000 -name updateClk:UPDATE\|update updateClk:UPDATE\|update" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name direction\[0\] direction\[0\] " "create_clock -period 1.000 -name direction\[0\] direction\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name good_collision good_collision " "create_clock -period 1.000 -name good_collision good_collision" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1496804524908 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datab  to: combout " "Cell: Mux5~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datac  to: combout " "Cell: Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: dataa  to: combout " "Cell: Mux6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525275 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: datad  to: combout " "Cell: Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525275 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496804525275 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1496804525297 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525299 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1496804525301 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1496804525321 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496804525731 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496804525731 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -29.533 " "Worst-case setup slack is -29.533" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -29.533            -681.834 clk_reduce:reduce1\|VGA_clk  " "  -29.533            -681.834 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.244           -8187.412 updateClk:UPDATE\|update  " "   -7.244           -8187.412 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.795             -19.468 direction\[0\]  " "   -5.795             -19.468 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232             -46.425 master_clk  " "   -3.232             -46.425 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.100              -4.746 good_collision  " "   -1.100              -4.746 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804525743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.391 " "Worst-case hold slack is 0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 clk_reduce:reduce1\|VGA_clk  " "    0.391               0.000 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 good_collision  " "    0.392               0.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 master_clk  " "    0.429               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 updateClk:UPDATE\|update  " "    0.439               0.000 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 direction\[0\]  " "    0.463               0.000 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804525806 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804525812 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804525821 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 master_clk  " "   -3.000             -39.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -11.643 direction\[0\]  " "   -3.000             -11.643 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500           -3238.500 updateClk:UPDATE\|update  " "   -1.500           -3238.500 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500            -199.500 clk_reduce:reduce1\|VGA_clk  " "   -1.500            -199.500 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -12.000 good_collision  " "   -1.500             -12.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804525829 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1496804526641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1496804526678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1496804528211 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datab  to: combout " "Cell: Mux5~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datac  to: combout " "Cell: Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: dataa  to: combout " "Cell: Mux6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528527 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: datad  to: combout " "Cell: Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528527 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496804528527 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496804528633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496804528633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -27.274 " "Worst-case setup slack is -27.274" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -27.274            -613.775 clk_reduce:reduce1\|VGA_clk  " "  -27.274            -613.775 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.492           -7238.246 updateClk:UPDATE\|update  " "   -6.492           -7238.246 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.076             -17.795 direction\[0\]  " "   -5.076             -17.795 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.881             -39.781 master_clk  " "   -2.881             -39.781 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909              -3.634 good_collision  " "   -0.909              -3.634 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804528642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 good_collision  " "    0.344               0.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk_reduce:reduce1\|VGA_clk  " "    0.347               0.000 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 master_clk  " "    0.386               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.395               0.000 updateClk:UPDATE\|update  " "    0.395               0.000 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 direction\[0\]  " "    0.423               0.000 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804528700 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804528709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804528718 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.000 master_clk  " "   -3.000             -39.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -9.401 direction\[0\]  " "   -3.000              -9.401 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500           -3238.500 updateClk:UPDATE\|update  " "   -1.500           -3238.500 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500            -199.500 clk_reduce:reduce1\|VGA_clk  " "   -1.500            -199.500 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.500             -12.000 good_collision  " "   -1.500             -12.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804528729 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1496804529501 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datab  to: combout " "Cell: Mux5~9  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux5~9  from: datac  to: combout " "Cell: Mux5~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: dataa  to: combout " "Cell: Mux6~7  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529836 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Mux6~7  from: datad  to: combout " "Cell: Mux6~7  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529836 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496804529836 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529837 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496804529888 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496804529888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.976 " "Worst-case setup slack is -13.976" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.976            -295.492 clk_reduce:reduce1\|VGA_clk  " "  -13.976            -295.492 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.026           -3117.428 updateClk:UPDATE\|update  " "   -4.026           -3117.428 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.298              -9.387 direction\[0\]  " "   -3.298              -9.387 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.076             -10.662 master_clk  " "   -1.076             -10.662 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.018              -0.054 good_collision  " "   -0.018              -0.054 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804529903 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.004 " "Worst-case hold slack is 0.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 clk_reduce:reduce1\|VGA_clk  " "    0.004               0.000 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.101               0.000 master_clk  " "    0.101               0.000 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.159               0.000 direction\[0\]  " "    0.159               0.000 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 good_collision  " "    0.175               0.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.191               0.000 updateClk:UPDATE\|update  " "    0.191               0.000 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804529970 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804529984 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1496804529997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.440 master_clk  " "   -3.000             -27.440 master_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -10.663 direction\[0\]  " "   -3.000             -10.663 direction\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -2159.000 updateClk:UPDATE\|update  " "   -1.000           -2159.000 updateClk:UPDATE\|update " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000            -133.000 clk_reduce:reduce1\|VGA_clk  " "   -1.000            -133.000 clk_reduce:reduce1\|VGA_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -8.000 good_collision  " "   -1.000              -8.000 good_collision " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496804530013 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496804531466 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496804531470 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "882 " "Peak virtual memory: 882 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496804531712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 07 10:02:11 2017 " "Processing ended: Wed Jun 07 10:02:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496804531712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496804531712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496804531712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496804531712 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 43 s " "Quartus II Full Compilation was successful. 0 errors, 43 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496804532480 ""}
