<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='421' ll='423' type='ArrayRef&lt;llvm::Record *&gt; llvm::CodeGenRegisterClass::getOrder(unsigned int No = 0) const'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='1225' u='c' c='_ZN12_GLOBAL__N_114AsmMatcherInfo20buildRegisterClassesERN4llvm15SmallPtrSetImplIPNS1_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='1225' u='c' c='_ZN12_GLOBAL__N_114AsmMatcherInfo20buildRegisterClassesERN4llvm15SmallPtrSetImplIPNS1_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='1301' u='c' c='_ZN12_GLOBAL__N_114AsmMatcherInfo20buildRegisterClassesERN4llvm15SmallPtrSetImplIPNS1_6RecordEEE'/>
<use f='llvm/llvm/utils/TableGen/AsmMatcherEmitter.cpp' l='1302' u='c' c='_ZN12_GLOBAL__N_114AsmMatcherInfo20buildRegisterClassesERN4llvm15SmallPtrSetImplIPNS1_6RecordEEE'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='418'>// Returns an ordered list of class members.
    // The order of registers is the same as in the .td file.
    // No = 0 is the default allocation order, No = 1 is the first alternative.</doc>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1038' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1079' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter9runMCDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1222' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1372' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1385' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
