// CS-215 Lab 01 Task 2: OR Gate Template
`timescale 1ns/1ps

module dut (
  input  wire a,
  input  wire b,
  output wire y
);

  // TODO: Implement OR gate
  // Hint: Use continuous assignment (assign) with the Boolean OR operator (|)
  assign y = a | b;
endmodule
