#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov  4 12:26:01 2022
# Process ID: 16200
# Current directory: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11932 C:\Users\kools\OneDrive\Documents\GitHub\Digital_Logic_Design_ECE316\Lab_5\Lab5.1\Lab_5.xpr
# Log file: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/vivado.log
# Journal file: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/constrs_1/new/constraint3.xdc
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RCA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_RCA_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.sim/sim_1/behav/xsim'
"xelab -wto cdb1763ed5f248e6b211aec22a94afad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RCA_behav xil_defaultlib.tb_RCA xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto cdb1763ed5f248e6b211aec22a94afad --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_RCA_behav xil_defaultlib.tb_RCA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_RCA_behav -key {Behavioral:sim_1:Functional:tb_RCA} -tclbatch {tb_RCA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_RCA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_RCA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1203.121 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: RCA_4bits
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1374.027 ; gain = 170.906
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RCA_4bits' [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/RCA_4bits.v:3]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/full_adder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (1#1) [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/full_adder.v:3]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/RCA_4bits.v:21]
INFO: [Synth 8-6157] synthesizing module 'register_logic' [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/register_logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'register_logic' (2#1) [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/register_logic.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RCA_4bits' (3#1) [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/sources_1/new/RCA_4bits.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.496 ; gain = 219.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.496 ; gain = 219.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1422.496 ; gain = 219.375
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1422.496 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/constrs_1/new/constraint3.xdc]
Finished Parsing XDC File [C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.srcs/constrs_1/new/constraint3.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1519.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1546.109 ; gain = 342.988
10 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1546.109 ; gain = 342.988
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/synth_1

launch_runs synth_1 -jobs 6
[Fri Nov  4 12:38:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Fri Nov  4 12:39:07 2022] Launched impl_1...
Run output will be captured here: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Fri Nov  4 12:39:55 2022] Launched impl_1...
Run output will be captured here: C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 13 2020-20:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1561.746 ; gain = 2.684
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183736459A
set_property PROGRAM.FILE {C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/impl_1/RCA_4bits.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/kools/OneDrive/Documents/GitHub/Digital_Logic_Design_ECE316/Lab_5/Lab5.1/Lab_5.runs/impl_1/RCA_4bits.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov  4 12:42:28 2022...
