{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1462243913877 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1462243913877 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 02 19:51:53 2016 " "Processing started: Mon May 02 19:51:53 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1462243913877 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1462243913877 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off mARM -c msystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1462243913877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1462243914577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system-rtl " "Found design unit 1: arm4u_system-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915469 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system " "Found entity 1: arm4u_system" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_ram0_s1_translator-rtl " "Found design unit 1: arm4u_system_ram0_s1_translator-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915473 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_ram0_s1_translator " "Found entity 1: arm4u_system_ram0_s1_translator" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_uart0_s1_translator-rtl " "Found design unit 1: arm4u_system_uart0_s1_translator-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915477 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_uart0_s1_translator " "Found entity 1: arm4u_system_uart0_s1_translator" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_jtag_uart0_avalon_jtag_slave_translator-rtl " "Found design unit 1: arm4u_system_jtag_uart0_avalon_jtag_slave_translator-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915482 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_jtag_uart0_avalon_jtag_slave_translator " "Found entity 1: arm4u_system_jtag_uart0_avalon_jtag_slave_translator" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_arm4u_inst_translator-rtl " "Found design unit 1: arm4u_system_arm4u_inst_translator-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915486 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_arm4u_inst_translator " "Found entity 1: arm4u_system_arm4u_inst_translator" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_arm4u_data_translator-rtl " "Found design unit 1: arm4u_system_arm4u_data_translator-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915490 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_arm4u_data_translator " "Found entity 1: arm4u_system_arm4u_data_translator" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915494 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent " "Found entity 1: arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent-rtl " "Found design unit 1: arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent-rtl" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915498 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent " "Found entity 1: arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_irq_mapper " "Found entity 1: arm4u_system_irq_mapper" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915507 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_rsp_xbar_mux_001 " "Found entity 1: arm4u_system_rsp_xbar_mux_001" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_rsp_xbar_demux " "Found entity 1: arm4u_system_rsp_xbar_demux" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_cmd_xbar_mux " "Found entity 1: arm4u_system_cmd_xbar_mux" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_cmd_xbar_demux_001 " "Found entity 1: arm4u_system_cmd_xbar_demux_001" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_cmd_xbar_demux " "Found entity 1: arm4u_system_cmd_xbar_demux" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm4u_system_id_router_001.sv(48) " "Verilog HDL Declaration information at arm4u_system_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915561 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel arm4u_system_id_router_001.sv(53) " "HDL info at arm4u_system_id_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915561 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm4u_system_id_router_001.sv(49) " "Verilog HDL Declaration information at arm4u_system_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915562 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel arm4u_system_id_router_001.sv(54) " "HDL info at arm4u_system_id_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_id_router_001_default_decode " "Found entity 1: arm4u_system_id_router_001_default_decode" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915563 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_id_router_001 " "Found entity 2: arm4u_system_id_router_001" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915563 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm4u_system_id_router.sv(48) " "Verilog HDL Declaration information at arm4u_system_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915566 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel arm4u_system_id_router.sv(53) " "HDL info at arm4u_system_id_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915566 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm4u_system_id_router.sv(49) " "Verilog HDL Declaration information at arm4u_system_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915566 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel arm4u_system_id_router.sv(54) " "HDL info at arm4u_system_id_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_id_router_default_decode " "Found entity 1: arm4u_system_id_router_default_decode" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915567 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_id_router " "Found entity 2: arm4u_system_id_router" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915567 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm4u_system_addr_router_001.sv(48) " "Verilog HDL Declaration information at arm4u_system_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915570 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel arm4u_system_addr_router_001.sv(53) " "HDL info at arm4u_system_addr_router_001.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915570 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm4u_system_addr_router_001.sv(49) " "Verilog HDL Declaration information at arm4u_system_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915571 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel arm4u_system_addr_router_001.sv(54) " "HDL info at arm4u_system_addr_router_001.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_addr_router_001_default_decode " "Found entity 1: arm4u_system_addr_router_001_default_decode" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915572 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_addr_router_001 " "Found entity 2: arm4u_system_addr_router_001" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915572 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel arm4u_system_addr_router.sv(48) " "Verilog HDL Declaration information at arm4u_system_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915576 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_wr_channel arm4u_system_addr_router.sv(53) " "HDL info at arm4u_system_addr_router.sv(53): see declaration for object \"default_wr_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 53 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915576 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel arm4u_system_addr_router.sv(49) " "Verilog HDL Declaration information at arm4u_system_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 0 0 "Quartus II" 0 -1 1462243915576 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "default_rd_channel arm4u_system_addr_router.sv(54) " "HDL info at arm4u_system_addr_router.sv(54): see declaration for object \"default_rd_channel\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 54 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243915576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_addr_router_default_decode " "Found entity 1: arm4u_system_addr_router_default_decode" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915577 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_addr_router " "Found entity 2: arm4u_system_addr_router" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915598 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/cpu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/cpu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm_types.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/arm_types.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/barrelshift.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/barrelshift.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/cache.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/cache.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/decode.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/decode.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/execute.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/execute.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/fetch.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/fetch.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/forwarding.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/forwarding.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/memory.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/memory.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/register_file.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/register_file.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/writeback.vhd 0 0 " "Found 0 design units, including 0 entities, in source file soc/arm4u_system/synthesis/submodules/writeback.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_uart0_tx " "Found entity 1: arm4u_system_uart0_tx" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_uart0_rx_stimulus_source " "Found entity 2: arm4u_system_uart0_rx_stimulus_source" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""} { "Info" "ISGN_ENTITY_NAME" "3 arm4u_system_uart0_rx " "Found entity 3: arm4u_system_uart0_rx" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""} { "Info" "ISGN_ENTITY_NAME" "4 arm4u_system_uart0_regs " "Found entity 4: arm4u_system_uart0_regs" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 544 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""} { "Info" "ISGN_ENTITY_NAME" "5 arm4u_system_uart0 " "Found entity 5: arm4u_system_uart0" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v 5 5 " "Found 5 design units, including 5 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_jtag_uart0_sim_scfifo_w " "Found entity 1: arm4u_system_jtag_uart0_sim_scfifo_w" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""} { "Info" "ISGN_ENTITY_NAME" "2 arm4u_system_jtag_uart0_scfifo_w " "Found entity 2: arm4u_system_jtag_uart0_scfifo_w" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""} { "Info" "ISGN_ENTITY_NAME" "3 arm4u_system_jtag_uart0_sim_scfifo_r " "Found entity 3: arm4u_system_jtag_uart0_sim_scfifo_r" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""} { "Info" "ISGN_ENTITY_NAME" "4 arm4u_system_jtag_uart0_scfifo_r " "Found entity 4: arm4u_system_jtag_uart0_scfifo_r" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""} { "Info" "ISGN_ENTITY_NAME" "5 arm4u_system_jtag_uart0 " "Found entity 5: arm4u_system_jtag_uart0" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" { { "Info" "ISGN_ENTITY_NAME" "1 arm4u_system_ram0 " "Found entity 1: arm4u_system_ram0" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc/arm4u_sys_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc/arm4u_sys_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arm4u_SoC_basic-Structure " "Found design unit 1: arm4u_SoC_basic-Structure" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915694 ""} { "Info" "ISGN_ENTITY_NAME" "1 arm4u_SoC_basic " "Found entity 1: arm4u_SoC_basic" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243915694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243915694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "arm4u_SoC_basic " "Elaborating entity \"arm4u_SoC_basic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1462243917211 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MAIN_RST arm4u_sys_top.vhd(83) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(83): object \"MAIN_RST\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 83 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MAIN_RST_N arm4u_sys_top.vhd(84) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(84): object \"MAIN_RST_N\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "XMEM_CLK arm4u_sys_top.vhd(85) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(85): object \"XMEM_CLK\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "XMEMD_CLK arm4u_sys_top.vhd(86) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(86): object \"XMEMD_CLK\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CPU_RST arm4u_sys_top.vhd(87) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(87): object \"CPU_RST\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CLK_LOCK arm4u_sys_top.vhd(88) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(88): object \"CLK_LOCK\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 88 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "CLK_DIV arm4u_sys_top.vhd(89) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(89): object \"CLK_DIV\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 89 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "MAIN_CLK arm4u_sys_top.vhd(90) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(90): object \"MAIN_CLK\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 90 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917212 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SAVE_RST arm4u_sys_top.vhd(91) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(91): object \"SAVE_RST\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917213 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "STORM_IRQ arm4u_sys_top.vhd(92) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(92): object \"STORM_IRQ\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917213 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "STORM_FIQ arm4u_sys_top.vhd(93) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(93): object \"STORM_FIQ\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 93 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917213 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SYS_CTRL_O arm4u_sys_top.vhd(94) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(94): object \"SYS_CTRL_O\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 94 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917213 "|arm4u_SoC_basic"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "SYS_CTRL_I arm4u_sys_top.vhd(95) " "Verilog HDL or VHDL information at arm4u_sys_top.vhd(95): object \"SYS_CTRL_I\" declared but not used" {  } { { "soc/arm4u_sys_top.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 95 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243917213 "|arm4u_SoC_basic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system arm4u_system:u0 " "Elaborating entity \"arm4u_system\" for hierarchy \"arm4u_system:u0\"" {  } { { "soc/arm4u_sys_top.vhd" "u0" { Text "D:/arm4u-soc2/soc/arm4u_sys_top.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243917217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_ram0 arm4u_system:u0\|arm4u_system_ram0:ram0 " "Elaborating entity \"arm4u_system_ram0\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "ram0" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" "the_altsyncram" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243918777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram " "Instantiated megafunction \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file hello-mem.hex " "Parameter \"init_file\" = \"hello-mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=RAM0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 2048 " "Parameter \"maximum_depth\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918778 ""}  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462243918778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eof1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eof1 " "Found entity 1: altsyncram_eof1" {  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_eof1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243918896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243918896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eof1 arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated " "Elaborating entity \"altsyncram_eof1\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243918899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u8e2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u8e2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u8e2 " "Found entity 1: altsyncram_u8e2" {  } { { "db/altsyncram_u8e2.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_u8e2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243919043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243919043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u8e2 arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|altsyncram_u8e2:altsyncram1 " "Elaborating entity \"altsyncram_u8e2\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|altsyncram_u8e2:altsyncram1\"" {  } { { "db/altsyncram_eof1.tdf" "altsyncram1" { Text "D:/arm4u-soc2/db/altsyncram_eof1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919046 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1024 D:/arm4u-soc2/hello-mem.hex " "Memory depth (2048) in the design file differs from memory depth (1024) in the Memory Initialization File \"D:/arm4u-soc2/hello-mem.hex\" -- setting initial value for remaining addresses to 0" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_ram0.v" 66 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1462243919097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eof1.tdf" "mgl_prim2" { Text "D:/arm4u-soc2/db/altsyncram_eof1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_eof1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 00000000000000000000000000000000 " "Parameter \"CVALUE\" = \"00000000000000000000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011312 " "Parameter \"NODE_NAME\" = \"1380011312\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 2048 " "Parameter \"NUMWORDS\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 6 " "Parameter \"SHIFT_COUNT_BITS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 32 " "Parameter \"WIDTH_WORD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 11 " "Parameter \"WIDTHAD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919496 ""}  } { { "db/altsyncram_eof1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_eof1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462243919496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0:ram0\|altsyncram:the_altsyncram\|altsyncram_eof1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_jtag_uart0 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0 " "Elaborating entity \"arm4u_system_jtag_uart0\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "jtag_uart0" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_jtag_uart0_scfifo_w arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w " "Elaborating entity \"arm4u_system_jtag_uart0_scfifo_w\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "the_arm4u_system_jtag_uart0_scfifo_w" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "wfifo" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919667 ""}  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462243919667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ar21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ar21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ar21 " "Found entity 1: scfifo_ar21" {  } { { "db/scfifo_ar21.tdf" "" { Text "D:/arm4u-soc2/db/scfifo_ar21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243919777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243919777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ar21 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated " "Elaborating entity \"scfifo_ar21\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_h131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_h131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_h131 " "Found entity 1: a_dpfifo_h131" {  } { { "db/a_dpfifo_h131.tdf" "" { Text "D:/arm4u-soc2/db/a_dpfifo_h131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243919797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243919797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_h131 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo " "Elaborating entity \"a_dpfifo_h131\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\"" {  } { { "db/scfifo_ar21.tdf" "dpfifo" { Text "D:/arm4u-soc2/db/scfifo_ar21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/arm4u-soc2/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243919816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243919816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_h131.tdf" "fifo_state" { Text "D:/arm4u-soc2/db/a_dpfifo_h131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4n7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4n7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4n7 " "Found entity 1: cntr_4n7" {  } { { "db/cntr_4n7.tdf" "" { Text "D:/arm4u-soc2/db/cntr_4n7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243919932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243919932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4n7 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw " "Elaborating entity \"cntr_4n7\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_4n7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/arm4u-soc2/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243919935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_el21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_el21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_el21 " "Found entity 1: dpram_el21" {  } { { "db/dpram_el21.tdf" "" { Text "D:/arm4u-soc2/db/dpram_el21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243920049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243920049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_el21 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram " "Elaborating entity \"dpram_el21\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\"" {  } { { "db/a_dpfifo_h131.tdf" "FIFOram" { Text "D:/arm4u-soc2/db/a_dpfifo_h131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i1m1 " "Found entity 1: altsyncram_i1m1" {  } { { "db/altsyncram_i1m1.tdf" "" { Text "D:/arm4u-soc2/db/altsyncram_i1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243920165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243920165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_i1m1 arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1 " "Elaborating entity \"altsyncram_i1m1\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|dpram_el21:FIFOram\|altsyncram_i1m1:altsyncram1\"" {  } { { "db/dpram_el21.tdf" "altsyncram1" { Text "D:/arm4u-soc2/db/dpram_el21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/arm4u-soc2/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1462243920282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1462243920282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_w:the_arm4u_system_jtag_uart0_scfifo_w\|scfifo:wfifo\|scfifo_ar21:auto_generated\|a_dpfifo_h131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_h131.tdf" "rd_ptr_count" { Text "D:/arm4u-soc2/db/a_dpfifo_h131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_jtag_uart0_scfifo_r arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r " "Elaborating entity \"arm4u_system_jtag_uart0_scfifo_r\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|arm4u_system_jtag_uart0_scfifo_r:the_arm4u_system_jtag_uart0_scfifo_r\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "the_arm4u_system_jtag_uart0_scfifo_r" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "arm4u_system_jtag_uart0_alt_jtag_atlantic" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243920579 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic " "Instantiated megafunction \"arm4u_system:u0\|arm4u_system_jtag_uart0:jtag_uart0\|alt_jtag_atlantic:arm4u_system_jtag_uart0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920579 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920579 ""}  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_jtag_uart0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462243920579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0 arm4u_system:u0\|arm4u_system_uart0:uart0 " "Elaborating entity \"arm4u_system_uart0\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "uart0" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0_tx arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx " "Elaborating entity \"arm4u_system_uart0_tx\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_tx:the_arm4u_system_uart0_tx\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "the_arm4u_system_uart0_tx" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0_rx arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx " "Elaborating entity \"arm4u_system_uart0_rx\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "the_arm4u_system_uart0_rx" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0_rx_stimulus_source arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|arm4u_system_uart0_rx_stimulus_source:the_arm4u_system_uart0_rx_stimulus_source " "Elaborating entity \"arm4u_system_uart0_rx_stimulus_source\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|arm4u_system_uart0_rx_stimulus_source:the_arm4u_system_uart0_rx_stimulus_source\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "the_arm4u_system_uart0_rx_stimulus_source" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "the_altera_std_synchronizer" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920631 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 371 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1462243920661 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_rx:the_arm4u_system_uart0_rx\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920661 ""}  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 371 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1462243920661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0_regs arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs " "Elaborating entity \"arm4u_system_uart0_regs\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0:uart0\|arm4u_system_uart0_regs:the_arm4u_system_uart0_regs\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" "the_arm4u_system_uart0_regs" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_uart0.v" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_arm4u_inst_translator arm4u_system:u0\|arm4u_system_arm4u_inst_translator:arm4u_inst_translator " "Elaborating entity \"arm4u_system_arm4u_inst_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_inst_translator:arm4u_inst_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "arm4u_inst_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920685 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_beginbursttransfer arm4u_system_arm4u_inst_translator.vhd(55) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(55): object \"av_beginbursttransfer\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920687 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_begintransfer arm4u_system_arm4u_inst_translator.vhd(56) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(56): object \"av_begintransfer\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 56 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920688 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_byteenable arm4u_system_arm4u_inst_translator.vhd(57) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(57): object \"av_byteenable\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 57 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920688 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_chipselect arm4u_system_arm4u_inst_translator.vhd(58) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(58): object \"av_chipselect\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920689 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_clken arm4u_system_arm4u_inst_translator.vhd(59) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(59): object \"av_clken\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920689 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_debugaccess arm4u_system_arm4u_inst_translator.vhd(60) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(60): object \"av_debugaccess\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920689 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_lock arm4u_system_arm4u_inst_translator.vhd(61) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(61): object \"av_lock\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920689 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response arm4u_system_arm4u_inst_translator.vhd(62) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920697 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_write arm4u_system_arm4u_inst_translator.vhd(63) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(63): object \"av_write\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920697 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writedata arm4u_system_arm4u_inst_translator.vhd(64) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(64): object \"av_writedata\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 64 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920698 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponserequest arm4u_system_arm4u_inst_translator.vhd(65) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(65): object \"av_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920698 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid arm4u_system_arm4u_inst_translator.vhd(66) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920698 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken arm4u_system_arm4u_inst_translator.vhd(67) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920698 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_response arm4u_system_arm4u_inst_translator.vhd(68) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(68): object \"uav_response\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920699 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest arm4u_system_arm4u_inst_translator.vhd(69) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920699 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_writeresponsevalid arm4u_system_arm4u_inst_translator.vhd(70) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator.vhd(70): object \"uav_writeresponsevalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920699 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_byteenable arm4u_system_arm4u_inst_translator.vhd(57) " "input port \"av_byteenable\" at arm4u_system_arm4u_inst_translator.vhd(57) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 57 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920705 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writedata arm4u_system_arm4u_inst_translator.vhd(64) " "input port \"av_writedata\" at arm4u_system_arm4u_inst_translator.vhd(64) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 64 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920706 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response arm4u_system_arm4u_inst_translator.vhd(68) " "input port \"uav_response\" at arm4u_system_arm4u_inst_translator.vhd(68) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 68 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920706 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer arm4u_system_arm4u_inst_translator.vhd(55) " "input port \"av_beginbursttransfer\" at arm4u_system_arm4u_inst_translator.vhd(55) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 55 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920706 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer arm4u_system_arm4u_inst_translator.vhd(56) " "input port \"av_begintransfer\" at arm4u_system_arm4u_inst_translator.vhd(56) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 56 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920706 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect arm4u_system_arm4u_inst_translator.vhd(58) " "input port \"av_chipselect\" at arm4u_system_arm4u_inst_translator.vhd(58) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920706 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_clken arm4u_system_arm4u_inst_translator.vhd(59) " "input port \"av_clken\" at arm4u_system_arm4u_inst_translator.vhd(59) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 59 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_debugaccess arm4u_system_arm4u_inst_translator.vhd(60) " "input port \"av_debugaccess\" at arm4u_system_arm4u_inst_translator.vhd(60) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 60 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_lock arm4u_system_arm4u_inst_translator.vhd(61) " "input port \"av_lock\" at arm4u_system_arm4u_inst_translator.vhd(61) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 61 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_write arm4u_system_arm4u_inst_translator.vhd(63) " "input port \"av_write\" at arm4u_system_arm4u_inst_translator.vhd(63) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 63 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest arm4u_system_arm4u_inst_translator.vhd(65) " "input port \"av_writeresponserequest\" at arm4u_system_arm4u_inst_translator.vhd(65) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 65 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid arm4u_system_arm4u_inst_translator.vhd(70) " "input port \"uav_writeresponsevalid\" at arm4u_system_arm4u_inst_translator.vhd(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920707 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arm4u_system:u0\|arm4u_system_arm4u_inst_translator:arm4u_inst_translator\|altera_merlin_master_translator:arm4u_inst_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_inst_translator:arm4u_inst_translator\|altera_merlin_master_translator:arm4u_inst_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" "arm4u_inst_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920732 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(105) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(105): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 105 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920735 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920735 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(117) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(117): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 117 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(118) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(118): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 118 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(285) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(285): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 285 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(287) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(287): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 287 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(299) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(299): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 299 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(301) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(301): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 301 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(327) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(327): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 327 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(194) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(194): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 194 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(237) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(237): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 237 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920736 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(239) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(239): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 239 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(264) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(264): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 264 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(272) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(272): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 272 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(284) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(284): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 284 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(295): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(298) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(298): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 298 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(326) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(326): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 326 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(347) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(347): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 347 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920737 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(368) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(368): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 368 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(372) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(372): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 372 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(411) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(411): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 411 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(451) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(451): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 451 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(76) " "input port \"uav_response\" at altera_merlin_master_translator.sv(76) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 76 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(78) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(78) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920738 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_write altera_merlin_master_translator.sv(81) " "input port \"av_write\" at altera_merlin_master_translator.sv(81) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920739 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(87) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(87) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920739 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(88) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(88) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 88 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920739 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(90) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(90) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920739 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest altera_merlin_master_translator.sv(98) " "input port \"av_writeresponserequest\" at altera_merlin_master_translator.sv(98) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920739 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator:arm4u_inst_translator|altera_merlin_master_translator:arm4u_inst_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_arm4u_data_translator arm4u_system:u0\|arm4u_system_arm4u_data_translator:arm4u_data_translator " "Elaborating entity \"arm4u_system_arm4u_data_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_data_translator:arm4u_data_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "arm4u_data_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920745 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_beginbursttransfer arm4u_system_arm4u_data_translator.vhd(58) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(58): object \"av_beginbursttransfer\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 58 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920748 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_begintransfer arm4u_system_arm4u_data_translator.vhd(59) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(59): object \"av_begintransfer\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920748 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_chipselect arm4u_system_arm4u_data_translator.vhd(60) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(60): object \"av_chipselect\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 60 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920748 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_clken arm4u_system_arm4u_data_translator.vhd(61) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(61): object \"av_clken\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 61 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920748 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_debugaccess arm4u_system_arm4u_data_translator.vhd(62) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(62): object \"av_debugaccess\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 62 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920748 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_lock arm4u_system_arm4u_data_translator.vhd(63) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(63): object \"av_lock\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 63 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920749 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response arm4u_system_arm4u_data_translator.vhd(64) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920749 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponserequest arm4u_system_arm4u_data_translator.vhd(65) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(65): object \"av_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920749 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid arm4u_system_arm4u_data_translator.vhd(66) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920749 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken arm4u_system_arm4u_data_translator.vhd(67) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920749 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_response arm4u_system_arm4u_data_translator.vhd(68) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(68): object \"uav_response\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 68 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920750 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest arm4u_system_arm4u_data_translator.vhd(69) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920750 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_writeresponsevalid arm4u_system_arm4u_data_translator.vhd(70) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator.vhd(70): object \"uav_writeresponsevalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920750 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response arm4u_system_arm4u_data_translator.vhd(68) " "input port \"uav_response\" at arm4u_system_arm4u_data_translator.vhd(68) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 68 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920758 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer arm4u_system_arm4u_data_translator.vhd(58) " "input port \"av_beginbursttransfer\" at arm4u_system_arm4u_data_translator.vhd(58) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 58 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer arm4u_system_arm4u_data_translator.vhd(59) " "input port \"av_begintransfer\" at arm4u_system_arm4u_data_translator.vhd(59) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 59 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect arm4u_system_arm4u_data_translator.vhd(60) " "input port \"av_chipselect\" at arm4u_system_arm4u_data_translator.vhd(60) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 60 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_clken arm4u_system_arm4u_data_translator.vhd(61) " "input port \"av_clken\" at arm4u_system_arm4u_data_translator.vhd(61) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 61 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_debugaccess arm4u_system_arm4u_data_translator.vhd(62) " "input port \"av_debugaccess\" at arm4u_system_arm4u_data_translator.vhd(62) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 62 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_lock arm4u_system_arm4u_data_translator.vhd(63) " "input port \"av_lock\" at arm4u_system_arm4u_data_translator.vhd(63) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 63 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920759 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest arm4u_system_arm4u_data_translator.vhd(65) " "input port \"av_writeresponserequest\" at arm4u_system_arm4u_data_translator.vhd(65) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 65 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920760 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid arm4u_system_arm4u_data_translator.vhd(70) " "input port \"uav_writeresponsevalid\" at arm4u_system_arm4u_data_translator.vhd(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920760 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator arm4u_system:u0\|arm4u_system_arm4u_data_translator:arm4u_data_translator\|altera_merlin_master_translator:arm4u_data_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_data_translator:arm4u_data_translator\|altera_merlin_master_translator:arm4u_data_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" "arm4u_data_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920834 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(105) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(105): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 105 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920837 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(106) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(106): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 106 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(117) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(117): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 117 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(118) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(118): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 118 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(285) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(285): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 285 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(287) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(287): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 287 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(299) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(299): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 299 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920838 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(301) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(301): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 301 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(327) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(327): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 327 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(194) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(194): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 194 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(237) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(237): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 237 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(239) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(239): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 239 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(264) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(264): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 264 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920839 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_master_translator.sv(272) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_master_translator.sv(272): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 272 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(284) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(284): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 284 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(295) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(295): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 295 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(298) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(298): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 298 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_translator.sv(326) " "Verilog HDL Assignment information at altera_merlin_master_translator.sv(326): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 326 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(347) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(347): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 347 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(368) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(368): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 368 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(372) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(372): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 372 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(411) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(411): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 411 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920840 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_translator.sv(451) " "Verilog HDL conditional expression warning at altera_merlin_master_translator.sv(451): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 451 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920841 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_response altera_merlin_master_translator.sv(76) " "input port \"uav_response\" at altera_merlin_master_translator.sv(76) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 76 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920841 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponsevalid altera_merlin_master_translator.sv(78) " "input port \"uav_writeresponsevalid\" at altera_merlin_master_translator.sv(78) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 78 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920841 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_begintransfer altera_merlin_master_translator.sv(87) " "input port \"av_begintransfer\" at altera_merlin_master_translator.sv(87) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920841 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_beginbursttransfer altera_merlin_master_translator.sv(88) " "input port \"av_beginbursttransfer\" at altera_merlin_master_translator.sv(88) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 88 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920841 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_chipselect altera_merlin_master_translator.sv(90) " "input port \"av_chipselect\" at altera_merlin_master_translator.sv(90) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920842 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest altera_merlin_master_translator.sv(98) " "input port \"av_writeresponserequest\" at altera_merlin_master_translator.sv(98) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_translator.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920842 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator:arm4u_data_translator|altera_merlin_master_translator:arm4u_data_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_ram0_s1_translator arm4u_system:u0\|arm4u_system_ram0_s1_translator:ram0_s1_translator " "Elaborating entity \"arm4u_system_ram0_s1_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0_s1_translator:ram0_s1_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "ram0_s1_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920847 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer arm4u_system_ram0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920849 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer arm4u_system_ram0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920850 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount arm4u_system_ram0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920850 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess arm4u_system_ram0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920850 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock arm4u_system_ram0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920850 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable arm4u_system_ram0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920851 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read arm4u_system_ram0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920851 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_readdatavalid arm4u_system_ram0_s1_translator.vhd(65) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(65): object \"av_readdatavalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920851 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_response arm4u_system_ram0_s1_translator.vhd(66) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(66): object \"av_response\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920851 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_waitrequest arm4u_system_ram0_s1_translator.vhd(67) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(67): object \"av_waitrequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920851 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable arm4u_system_ram0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920852 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest arm4u_system_ram0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920852 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponsevalid arm4u_system_ram0_s1_translator.vhd(70) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(70): object \"av_writeresponsevalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920852 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_clken arm4u_system_ram0_s1_translator.vhd(71) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(71): object \"uav_clken\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920852 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response arm4u_system_ram0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920852 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_writeresponserequest arm4u_system_ram0_s1_translator.vhd(73) " "Verilog HDL or VHDL information at arm4u_system_ram0_s1_translator.vhd(73): object \"uav_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243920853 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid arm4u_system_ram0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at arm4u_system_ram0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243920853 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response arm4u_system_ram0_s1_translator.vhd(66) " "input port \"av_response\" at arm4u_system_ram0_s1_translator.vhd(66) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 66 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid arm4u_system_ram0_s1_translator.vhd(65) " "input port \"av_readdatavalid\" at arm4u_system_ram0_s1_translator.vhd(65) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 65 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest arm4u_system_ram0_s1_translator.vhd(67) " "input port \"av_waitrequest\" at arm4u_system_ram0_s1_translator.vhd(67) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponsevalid arm4u_system_ram0_s1_translator.vhd(70) " "input port \"av_writeresponsevalid\" at arm4u_system_ram0_s1_translator.vhd(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken arm4u_system_ram0_s1_translator.vhd(71) " "input port \"uav_clken\" at arm4u_system_ram0_s1_translator.vhd(71) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 71 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponserequest arm4u_system_ram0_s1_translator.vhd(73) " "input port \"uav_writeresponserequest\" at arm4u_system_ram0_s1_translator.vhd(73) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 73 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243920861 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arm4u_system:u0\|arm4u_system_ram0_s1_translator:ram0_s1_translator\|altera_merlin_slave_translator:ram0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_ram0_s1_translator:ram0_s1_translator\|altera_merlin_slave_translator:ram0_s1_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" "ram0_s1_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_ram0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243920888 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(160) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(160): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 160 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920890 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(161) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(161): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 161 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920890 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(298) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(298): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 298 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920891 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(361) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(361): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 361 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920891 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(180) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(180): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 180 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243920896 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(312) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(312): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 312 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921039 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(332) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(332): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 332 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921040 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921040 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(393) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(393): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 393 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921041 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[33..13\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[33..13\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921046 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921046 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(128) " "input port \"av_response\" at altera_merlin_slave_translator.sv(128) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 128 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921046 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(97) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(97) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921046 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(125) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(125) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 125 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921046 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(126) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921047 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_ram0_s1_translator:ram0_s1_translator|altera_merlin_slave_translator:ram0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_uart0_s1_translator arm4u_system:u0\|arm4u_system_uart0_s1_translator:uart0_s1_translator " "Elaborating entity \"arm4u_system_uart0_s1_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0_s1_translator:uart0_s1_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "uart0_s1_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921071 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer arm4u_system_uart0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921075 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount arm4u_system_uart0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(59): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921075 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable arm4u_system_uart0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(60): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921075 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken arm4u_system_uart0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(61): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921075 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess arm4u_system_uart0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(62): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921076 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock arm4u_system_uart0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(63): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921076 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable arm4u_system_uart0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(64): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921076 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_readdatavalid arm4u_system_uart0_s1_translator.vhd(65) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(65): object \"av_readdatavalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 65 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921076 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_response arm4u_system_uart0_s1_translator.vhd(66) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(66): object \"av_response\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921077 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_waitrequest arm4u_system_uart0_s1_translator.vhd(67) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(67): object \"av_waitrequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921077 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable arm4u_system_uart0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921077 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest arm4u_system_uart0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921077 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponsevalid arm4u_system_uart0_s1_translator.vhd(70) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(70): object \"av_writeresponsevalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921077 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_clken arm4u_system_uart0_s1_translator.vhd(71) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(71): object \"uav_clken\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921078 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response arm4u_system_uart0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921078 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_writeresponserequest arm4u_system_uart0_s1_translator.vhd(73) " "Verilog HDL or VHDL information at arm4u_system_uart0_s1_translator.vhd(73): object \"uav_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921078 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid arm4u_system_uart0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at arm4u_system_uart0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921078 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response arm4u_system_uart0_s1_translator.vhd(66) " "input port \"av_response\" at arm4u_system_uart0_s1_translator.vhd(66) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 66 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921083 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid arm4u_system_uart0_s1_translator.vhd(65) " "input port \"av_readdatavalid\" at arm4u_system_uart0_s1_translator.vhd(65) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 65 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921083 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest arm4u_system_uart0_s1_translator.vhd(67) " "input port \"av_waitrequest\" at arm4u_system_uart0_s1_translator.vhd(67) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921083 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponsevalid arm4u_system_uart0_s1_translator.vhd(70) " "input port \"av_writeresponsevalid\" at arm4u_system_uart0_s1_translator.vhd(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921083 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken arm4u_system_uart0_s1_translator.vhd(71) " "input port \"uav_clken\" at arm4u_system_uart0_s1_translator.vhd(71) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 71 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921083 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponserequest arm4u_system_uart0_s1_translator.vhd(73) " "input port \"uav_writeresponserequest\" at arm4u_system_uart0_s1_translator.vhd(73) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 73 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921084 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arm4u_system:u0\|arm4u_system_uart0_s1_translator:uart0_s1_translator\|altera_merlin_slave_translator:uart0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_uart0_s1_translator:uart0_s1_translator\|altera_merlin_slave_translator:uart0_s1_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" "uart0_s1_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_uart0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921109 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(160) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(160): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 160 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921111 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(161) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(161): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 161 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921111 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(298) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(298): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 298 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(361) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(361): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 361 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(180) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(180): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 180 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(312) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(312): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 312 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 16 altera_merlin_slave_translator.sv(365) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(365): truncated unsized constant literal with size 32 to size 16 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 365 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(393) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(393): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 393 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(448) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(448): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 448 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[33..5\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[33..5\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921112 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writedata\[31..16\] altera_merlin_slave_translator.sv(90) " "input port \"uav_writedata\[31..16\]\" at altera_merlin_slave_translator.sv(90) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 90 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(94) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(94) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(128) " "input port \"av_response\" at altera_merlin_slave_translator.sv(128) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 128 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(97) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(97) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(125) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(125) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 125 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_waitrequest altera_merlin_slave_translator.sv(126) " "input port \"av_waitrequest\" at altera_merlin_slave_translator.sv(126) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 126 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921113 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_uart0_s1_translator:uart0_s1_translator|altera_merlin_slave_translator:uart0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_jtag_uart0_avalon_jtag_slave_translator arm4u_system:u0\|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator " "Elaborating entity \"arm4u_system_jtag_uart0_avalon_jtag_slave_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "jtag_uart0_avalon_jtag_slave_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921119 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921121 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921122 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921122 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921122 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921123 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921123 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921123 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921123 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_readdatavalid arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(66) " "Verilog HDL or VHDL information at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(66): object \"av_readdatavalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 66 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921123 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_response arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(67) " "Verilog HDL or VHDL information at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(67): object \"av_response\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 67 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921124 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921124 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921124 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponsevalid arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(70) " "Verilog HDL or VHDL information at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(70): object \"av_writeresponsevalid\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 70 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921124 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_clken arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(71) " "Verilog HDL or VHDL information at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(71): object \"uav_clken\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 71 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921125 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921125 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "uav_writeresponserequest arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(73) " "Verilog HDL or VHDL information at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(73): object \"uav_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 73 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921125 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921125 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(67) " "input port \"av_response\" at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(67) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 67 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921131 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(66) " "input port \"av_readdatavalid\" at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(66) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 66 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921131 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponsevalid arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(70) " "input port \"av_writeresponsevalid\" at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921131 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(71) " "input port \"uav_clken\" at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(71) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 71 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921131 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_writeresponserequest arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(73) " "input port \"uav_writeresponserequest\" at arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd(73) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 73 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921131 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator arm4u_system:u0\|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"arm4u_system:u0\|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" "jtag_uart0_avalon_jtag_slave_translator" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_jtag_uart0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921154 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(160) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(160): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 160 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(161) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(161): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 161 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(298) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(298): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 298 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(361) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(361): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 361 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(180) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(180): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 180 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_slave_translator.sv(312) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_slave_translator.sv(312): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 312 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(348) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(348): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 348 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_translator.sv(393) " "Verilog HDL conditional expression warning at altera_merlin_slave_translator.sv(393): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 393 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921157 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_slave_translator.sv(448) " "Verilog HDL Assignment information at altera_merlin_slave_translator.sv(448): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 448 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[33..3\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[33..3\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_address\[1..0\] altera_merlin_slave_translator.sv(89) " "input port \"uav_address\[1..0\]\" at altera_merlin_slave_translator.sv(89) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 89 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_byteenable\[3..1\] altera_merlin_slave_translator.sv(94) " "input port \"uav_byteenable\[3..1\]\" at altera_merlin_slave_translator.sv(94) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 94 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_response altera_merlin_slave_translator.sv(128) " "input port \"av_response\" at altera_merlin_slave_translator.sv(128) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 128 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input uav_clken altera_merlin_slave_translator.sv(97) " "input port \"uav_clken\" at altera_merlin_slave_translator.sv(97) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 97 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_readdatavalid altera_merlin_slave_translator.sv(125) " "input port \"av_readdatavalid\" at altera_merlin_slave_translator.sv(125) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_translator.sv" 125 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921158 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_jtag_uart0_avalon_jtag_slave_translator:jtag_uart0_avalon_jtag_slave_translator|altera_merlin_slave_translator:jtag_uart0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent arm4u_system:u0\|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent " "Elaborating entity \"arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "arm4u_inst_translator_avalon_universal_master_0_agent" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1759 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921164 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921167 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponserequest arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(87) " "Verilog HDL or VHDL information at arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(87): object \"av_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921168 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921168 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(87) " "input port \"av_writeresponserequest\" at arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd(87) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921176 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arm4u_system:u0\|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" "arm4u_inst_translator_avalon_universal_master_0_agent" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921202 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_master_agent.sv(43) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(43): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 43 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921205 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_W altera_merlin_master_agent.sv(91) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(91): object \"PKT_BYTE_CNT_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921205 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_W altera_merlin_master_agent.sv(92) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(92): object \"PKT_PROTECTION_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921205 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_master_agent.sv(98) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(98): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921205 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(239) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(239): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(242) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(242): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 242 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(286) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(286): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 286 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(287) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(287): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 287 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(288) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(288): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 288 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_agent.sv(303) " "Verilog HDL conditional expression warning at altera_merlin_master_agent.sv(303): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 303 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_address\[1..0\] altera_merlin_master_agent.sv(109) " "input port \"av_address\[1..0\]\" at altera_merlin_master_agent.sv(109) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 109 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[105..73\] altera_merlin_master_agent.sv(137) " "input port \"rp_data\[105..73\]\" at altera_merlin_master_agent.sv(137) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 137 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921206 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[71..32\] altera_merlin_master_agent.sv(137) " "input port \"rp_data\[71..32\]\" at altera_merlin_master_agent.sv(137) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 137 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921207 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_channel altera_merlin_master_agent.sv(138) " "input port \"rp_channel\" at altera_merlin_master_agent.sv(138) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 138 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921207 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_startofpacket altera_merlin_master_agent.sv(139) " "input port \"rp_startofpacket\" at altera_merlin_master_agent.sv(139) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921207 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_endofpacket altera_merlin_master_agent.sv(140) " "input port \"rp_endofpacket\" at altera_merlin_master_agent.sv(140) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921207 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_inst_translator_avalon_universal_master_0_agent:arm4u_inst_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_inst_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent arm4u_system:u0\|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent " "Elaborating entity \"arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "arm4u_data_translator_avalon_universal_master_0_agent" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921214 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(86) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(86): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 86 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921218 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "av_writeresponserequest arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(87) " "Verilog HDL or VHDL information at arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(87): object \"av_writeresponserequest\" declared but not used" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921219 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(88) " "VHDL Signal Declaration warning at arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(88): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1462243921219 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_writeresponserequest arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(87) " "input port \"av_writeresponserequest\" at arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd(87) has no fan-out" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 87 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921228 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent arm4u_system:u0\|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"arm4u_system:u0\|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent\|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" "arm4u_data_translator_avalon_universal_master_0_agent" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent.vhd" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921729 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_master_agent.sv(43) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(43): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 43 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_W altera_merlin_master_agent.sv(91) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(91): object \"PKT_BYTE_CNT_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 91 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_W altera_merlin_master_agent.sv(92) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(92): object \"PKT_PROTECTION_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 92 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_DEST_ID_W altera_merlin_master_agent.sv(98) " "Verilog HDL or VHDL information at altera_merlin_master_agent.sv(98): object \"PKT_DEST_ID_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 98 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(239) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(239): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(242) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(242): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 242 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(286) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(286): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 286 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(287) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(287): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 287 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921733 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_master_agent.sv(288) " "Verilog HDL Assignment information at altera_merlin_master_agent.sv(288): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 288 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_master_agent.sv(303) " "Verilog HDL conditional expression warning at altera_merlin_master_agent.sv(303): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 303 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input av_address\[1..0\] altera_merlin_master_agent.sv(109) " "input port \"av_address\[1..0\]\" at altera_merlin_master_agent.sv(109) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 109 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[105..73\] altera_merlin_master_agent.sv(137) " "input port \"rp_data\[105..73\]\" at altera_merlin_master_agent.sv(137) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 137 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_data\[71..32\] altera_merlin_master_agent.sv(137) " "input port \"rp_data\[71..32\]\" at altera_merlin_master_agent.sv(137) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 137 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_channel altera_merlin_master_agent.sv(138) " "input port \"rp_channel\" at altera_merlin_master_agent.sv(138) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 138 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_startofpacket altera_merlin_master_agent.sv(139) " "input port \"rp_startofpacket\" at altera_merlin_master_agent.sv(139) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rp_endofpacket altera_merlin_master_agent.sv(140) " "input port \"rp_endofpacket\" at altera_merlin_master_agent.sv(140) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_master_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921734 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_arm4u_data_translator_avalon_universal_master_0_agent:arm4u_data_translator_avalon_universal_master_0_agent|altera_merlin_master_agent:arm4u_data_translator_avalon_universal_master_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent arm4u_system:u0\|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"arm4u_system:u0\|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "ram0_s1_translator_avalon_universal_slave_0_agent" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921738 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_slave_agent.sv(37) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(37): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 37 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921742 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "BURST_SIZE_W altera_merlin_slave_agent.sv(81) " "Verilog HDL or VHDL information at altera_merlin_slave_agent.sv(81): object \"BURST_SIZE_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 81 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921742 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(236) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(236): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 236 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(272) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(272): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 272 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(428) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(428): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 428 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_slave_agent.sv(449) " "Verilog HDL conditional expression warning at altera_merlin_slave_agent.sv(449): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 449 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[105..104\] altera_merlin_slave_agent.sv(119) " "input port \"rf_sink_data\[105..104\]\" at altera_merlin_slave_agent.sv(119) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 119 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rf_sink_data\[31..0\] altera_merlin_slave_agent.sv(119) " "input port \"rf_sink_data\[31..0\]\" at altera_merlin_slave_agent.sv(119) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 119 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_data\[99..98\] altera_merlin_slave_agent.sv(139) " "input port \"cp_data\[99..98\]\" at altera_merlin_slave_agent.sv(139) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 139 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input cp_channel altera_merlin_slave_agent.sv(140) " "input port \"cp_channel\" at altera_merlin_slave_agent.sv(140) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 140 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921743 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input rdata_fifo_src_ready altera_merlin_slave_agent.sv(129) " "input port \"rdata_fifo_src_ready\" at altera_merlin_slave_agent.sv(129) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 129 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921744 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor arm4u_system:u0\|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"arm4u_system:u0\|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921748 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_uncompressor.sv(188) " "Verilog HDL conditional expression warning at altera_merlin_burst_uncompressor.sv(188): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 188 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921751 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_uncompressor.sv(189) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_uncompressor.sv(189): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 189 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921751 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_uncompressor.sv(190) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_uncompressor.sv(190): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 190 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921751 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_uncompressor.sv(193) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_uncompressor.sv(193): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 193 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921751 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_uncompressor.sv(239) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_uncompressor.sv(239): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 239 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921751 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_slave_agent:ram0_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo arm4u_system:u0\|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"arm4u_system:u0\|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921755 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(83) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(83): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 83 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921759 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(190) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(190): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 190 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921759 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(617) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(617): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 617 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921759 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(643) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(643): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 643 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(650) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(650): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 650 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(669) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(669): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 669 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_avalon_sc_fifo.v(760) " "Verilog HDL conditional expression warning at altera_avalon_sc_fifo.v(760): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 760 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wr_ptr altera_avalon_sc_fifo.v(109) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(109): object \"wr_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 109 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "rd_ptr altera_avalon_sc_fifo.v(110) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(110): object \"rd_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 110 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_wr_ptr altera_avalon_sc_fifo.v(113) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(113): object \"next_wr_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 113 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_rd_ptr altera_avalon_sc_fifo.v(114) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(114): object \"next_rd_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 114 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_wr_ptr altera_avalon_sc_fifo.v(115) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(115): object \"incremented_wr_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 115 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "incremented_rd_ptr altera_avalon_sc_fifo.v(116) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(116): object \"incremented_rd_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 116 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921760 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "mem_rd_ptr altera_avalon_sc_fifo.v(118) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(118): object \"mem_rd_ptr\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 118 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_empty altera_avalon_sc_fifo.v(124) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(124): object \"next_empty\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "next_full altera_avalon_sc_fifo.v(126) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(126): object \"next_full\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 126 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level altera_avalon_sc_fifo.v(137) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(137): object \"fifo_fill_level\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 137 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_full_threshold altera_avalon_sc_fifo.v(141) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(141): object \"almost_full_threshold\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "almost_empty_threshold altera_avalon_sc_fifo.v(142) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(142): object \"almost_empty_threshold\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 142 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "cut_through_threshold altera_avalon_sc_fifo.v(143) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(143): object \"cut_through_threshold\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 143 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt altera_avalon_sc_fifo.v(144) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(144): object \"pkt_cnt\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 144 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_r altera_avalon_sc_fifo.v(145) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(145): object \"pkt_cnt_r\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 145 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921761 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_plusone altera_avalon_sc_fifo.v(146) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(146): object \"pkt_cnt_plusone\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 146 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_minusone altera_avalon_sc_fifo.v(147) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(147): object \"pkt_cnt_minusone\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 147 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "drop_on_error_en altera_avalon_sc_fifo.v(148) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(148): object \"drop_on_error_en\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 148 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "error_in_pkt altera_avalon_sc_fifo.v(149) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(149): object \"error_in_pkt\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_has_started altera_avalon_sc_fifo.v(150) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(150): object \"pkt_has_started\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "sop_has_left_fifo altera_avalon_sc_fifo.v(151) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(151): object \"sop_has_left_fifo\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small_r altera_avalon_sc_fifo.v(152) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(152): object \"fifo_too_small_r\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_zero altera_avalon_sc_fifo.v(153) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(153): object \"pkt_cnt_eq_zero\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 153 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_eq_one altera_avalon_sc_fifo.v(154) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(154): object \"pkt_cnt_eq_one\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 154 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921762 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_cnt_changed altera_avalon_sc_fifo.v(155) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(155): object \"pkt_cnt_changed\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 155 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_threshold altera_avalon_sc_fifo.v(157) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(157): object \"wait_for_threshold\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 157 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "pkt_mode altera_avalon_sc_fifo.v(158) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(158): object \"pkt_mode\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 158 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "wait_for_pkt altera_avalon_sc_fifo.v(159) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(159): object \"wait_for_pkt\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 159 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_eop_arrive altera_avalon_sc_fifo.v(161) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(161): object \"in_pkt_eop_arrive\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 161 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_leave altera_avalon_sc_fifo.v(162) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(162): object \"out_pkt_leave\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 162 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_start altera_avalon_sc_fifo.v(163) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(163): object \"in_pkt_start\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 163 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_pkt_error altera_avalon_sc_fifo.v(164) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(164): object \"in_pkt_error\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 164 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_too_small altera_avalon_sc_fifo.v(166) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(166): object \"fifo_too_small\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 166 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_pkt_sop_leave altera_avalon_sc_fifo.v(167) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(167): object \"out_pkt_sop_leave\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 167 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921763 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "max_fifo_size altera_avalon_sc_fifo.v(168) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(168): object \"max_fifo_size\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 168 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "fifo_fill_level_lt_cut_through_threshold altera_avalon_sc_fifo.v(169) " "Verilog HDL or VHDL information at altera_avalon_sc_fifo.v(169): object \"fifo_fill_level_lt_cut_through_threshold\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 169 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(140) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(140): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 140 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(375) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(375): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 375 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(386) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(386): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 386 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(394) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(394): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 394 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(398) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(398): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 398 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_avalon_sc_fifo.v(639) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(639): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 639 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(647) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(647): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 647 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921764 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_avalon_sc_fifo.v(654) " "Verilog HDL Assignment information at altera_avalon_sc_fifo.v(654): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 654 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921765 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "IVRFX_L3_VDB_USING_INITIAL_VALUE" "0 fill_level altera_avalon_sc_fifo.v(138) " "Using initial value '0' for net \"fill_level\" at altera_avalon_sc_fifo.v(138)" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 138 0 0 } }  } 0 10872 "Using initial value '%1!c!' for net \"%2!s!\" at %3!s!" 0 0 "Quartus II" 0 -1 1462243921765 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_empty\[0\] altera_avalon_sc_fifo.v(69) " "input port \"in_empty\[0\]\" at altera_avalon_sc_fifo.v(69) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 69 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921765 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_writedata altera_avalon_sc_fifo.v(86) " "input port \"csr_writedata\" at altera_avalon_sc_fifo.v(86) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 86 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921765 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input csr_write altera_avalon_sc_fifo.v(84) " "input port \"csr_write\" at altera_avalon_sc_fifo.v(84) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_avalon_sc_fifo.v" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921765 "|arm4u_SoC_basic|arm4u_system:u0|altera_avalon_sc_fifo:ram0_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_addr_router arm4u_system:u0\|arm4u_system_addr_router:addr_router " "Elaborating entity \"arm4u_system_addr_router\" for hierarchy \"arm4u_system:u0\|arm4u_system_addr_router:addr_router\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "addr_router" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921790 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H arm4u_system_addr_router.sv(121) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(121): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921790 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L arm4u_system_addr_router.sv(122) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(122): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921790 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_addr_router.sv(123) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(123): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921791 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_addr_router.sv(124) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(124): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921791 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE arm4u_system_addr_router.sv(125) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(125): object \"DECODER_TYPE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921791 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE arm4u_system_addr_router.sv(127) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(127): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921791 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ arm4u_system_addr_router.sv(128) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(128): object \"PKT_TRANS_READ\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921791 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_addr_router.sv(139) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_addr_router.sv(139): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 139 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921792 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PAD0 arm4u_system_addr_router.sv(139) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(139): object \"PAD0\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 139 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921793 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OPTIMIZED_ADDR_H arm4u_system_addr_router.sv(150) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(150): object \"OPTIMIZED_ADDR_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 150 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921796 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG arm4u_system_addr_router.sv(152) " "Verilog HDL or VHDL information at arm4u_system_addr_router.sv(152): object \"RG\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 152 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921797 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 arm4u_system_addr_router.sv(190) " "Verilog HDL Assignment information at arm4u_system_addr_router.sv(190): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 190 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921807 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[95..94\] arm4u_system_addr_router.sv(98) " "input port \"sink_data\[95..94\]\" at arm4u_system_addr_router.sv(98) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921809 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_addr_router.sv(91) " "input port \"clk\" at arm4u_system_addr_router.sv(91) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921809 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_addr_router.sv(92) " "input port \"reset\" at arm4u_system_addr_router.sv(92) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921809 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router:addr_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_addr_router_default_decode arm4u_system:u0\|arm4u_system_addr_router:addr_router\|arm4u_system_addr_router_default_decode:the_default_decode " "Elaborating entity \"arm4u_system_addr_router_default_decode\" for hierarchy \"arm4u_system:u0\|arm4u_system_addr_router:addr_router\|arm4u_system_addr_router_default_decode:the_default_decode\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" "the_default_decode" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_addr_router_001 arm4u_system:u0\|arm4u_system_addr_router_001:addr_router_001 " "Elaborating entity \"arm4u_system_addr_router_001\" for hierarchy \"arm4u_system:u0\|arm4u_system_addr_router_001:addr_router_001\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "addr_router_001" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243921855 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H arm4u_system_addr_router_001.sv(121) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(121): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921855 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L arm4u_system_addr_router_001.sv(122) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(122): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_addr_router_001.sv(123) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(123): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_addr_router_001.sv(124) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(124): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE arm4u_system_addr_router_001.sv(125) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(125): object \"DECODER_TYPE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE arm4u_system_addr_router_001.sv(127) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(127): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ arm4u_system_addr_router_001.sv(128) " "Verilog HDL or VHDL information at arm4u_system_addr_router_001.sv(128): object \"PKT_TRANS_READ\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243921856 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_addr_router_001.sv(139) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_addr_router_001.sv(139): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 139 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921857 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_addr_router_001.sv(140) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_addr_router_001.sv(140): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 140 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921858 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_addr_router_001.sv(141) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_addr_router_001.sv(141): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 141 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243921858 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 arm4u_system_addr_router_001.sv(193) " "Verilog HDL Assignment information at arm4u_system_addr_router_001.sv(193): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 193 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921883 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 arm4u_system_addr_router_001.sv(199) " "Verilog HDL Assignment information at arm4u_system_addr_router_001.sv(199): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 199 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921884 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 arm4u_system_addr_router_001.sv(205) " "Verilog HDL Assignment information at arm4u_system_addr_router_001.sv(205): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 205 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243921884 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink_data\[95..94\] arm4u_system_addr_router_001.sv(98) " "input port \"sink_data\[95..94\]\" at arm4u_system_addr_router_001.sv(98) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 98 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921886 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_addr_router_001.sv(91) " "input port \"clk\" at arm4u_system_addr_router_001.sv(91) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921887 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_addr_router_001.sv(92) " "input port \"reset\" at arm4u_system_addr_router_001.sv(92) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243921887 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_addr_router_001:addr_router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_addr_router_001_default_decode arm4u_system:u0\|arm4u_system_addr_router_001:addr_router_001\|arm4u_system_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"arm4u_system_addr_router_001_default_decode\" for hierarchy \"arm4u_system:u0\|arm4u_system_addr_router_001:addr_router_001\|arm4u_system_addr_router_001_default_decode:the_default_decode\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" "the_default_decode" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_addr_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_id_router arm4u_system:u0\|arm4u_system_id_router:id_router " "Elaborating entity \"arm4u_system_id_router\" for hierarchy \"arm4u_system:u0\|arm4u_system_id_router:id_router\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "id_router" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923183 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H arm4u_system_id_router.sv(121) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(121): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923185 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L arm4u_system_id_router.sv(122) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(122): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923185 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_id_router.sv(123) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(123): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923185 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_id_router.sv(124) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(124): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923185 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE arm4u_system_id_router.sv(125) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(125): object \"DECODER_TYPE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE arm4u_system_id_router.sv(127) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(127): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ arm4u_system_id_router.sv(128) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(128): object \"PKT_TRANS_READ\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OPTIMIZED_ADDR_H arm4u_system_id_router.sv(149) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(149): object \"OPTIMIZED_ADDR_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG arm4u_system_id_router.sv(151) " "Verilog HDL or VHDL information at arm4u_system_id_router.sv(151): object \"RG\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_id_router.sv(91) " "input port \"clk\" at arm4u_system_id_router.sv(91) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_id_router.sv(92) " "input port \"reset\" at arm4u_system_id_router.sv(92) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923186 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router:id_router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_id_router_default_decode arm4u_system:u0\|arm4u_system_id_router:id_router\|arm4u_system_id_router_default_decode:the_default_decode " "Elaborating entity \"arm4u_system_id_router_default_decode\" for hierarchy \"arm4u_system:u0\|arm4u_system_id_router:id_router\|arm4u_system_id_router_default_decode:the_default_decode\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" "the_default_decode" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_id_router_001 arm4u_system:u0\|arm4u_system_id_router_001:id_router_001 " "Elaborating entity \"arm4u_system_id_router_001\" for hierarchy \"arm4u_system:u0\|arm4u_system_id_router_001:id_router_001\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "id_router_001" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923193 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_H arm4u_system_id_router_001.sv(121) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(121): object \"PKT_PROTECTION_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 121 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923195 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_PROTECTION_L arm4u_system_id_router_001.sv(122) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(122): object \"PKT_PROTECTION_L\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 122 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923195 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_id_router_001.sv(123) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(123): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 123 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923195 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_id_router_001.sv(124) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(124): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 124 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923195 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "DECODER_TYPE arm4u_system_id_router_001.sv(125) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(125): object \"DECODER_TYPE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 125 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923195 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_WRITE arm4u_system_id_router_001.sv(127) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(127): object \"PKT_TRANS_WRITE\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ arm4u_system_id_router_001.sv(128) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(128): object \"PKT_TRANS_READ\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 128 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "OPTIMIZED_ADDR_H arm4u_system_id_router_001.sv(149) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(149): object \"OPTIMIZED_ADDR_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 149 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "RG arm4u_system_id_router_001.sv(151) " "Verilog HDL or VHDL information at arm4u_system_id_router_001.sv(151): object \"RG\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 151 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_id_router_001.sv(91) " "input port \"clk\" at arm4u_system_id_router_001.sv(91) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 91 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_id_router_001.sv(92) " "input port \"reset\" at arm4u_system_id_router_001.sv(92) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 92 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923196 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_id_router_001:id_router_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_id_router_001_default_decode arm4u_system:u0\|arm4u_system_id_router_001:id_router_001\|arm4u_system_id_router_001_default_decode:the_default_decode " "Elaborating entity \"arm4u_system_id_router_001_default_decode\" for hierarchy \"arm4u_system:u0\|arm4u_system_id_router_001:id_router_001\|arm4u_system_id_router_001_default_decode:the_default_decode\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" "the_default_decode" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter arm4u_system:u0\|altera_merlin_traffic_limiter:limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"arm4u_system:u0\|altera_merlin_traffic_limiter:limiter\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "limiter" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923209 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_H altera_merlin_traffic_limiter.sv(54) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(54): object \"PKT_BYTE_CNT_H\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 54 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923211 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BYTE_CNT_L altera_merlin_traffic_limiter.sv(55) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(55): object \"PKT_BYTE_CNT_L\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 55 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923211 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_READ altera_merlin_traffic_limiter.sv(59) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(59): object \"PKT_TRANS_READ\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 59 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUMSYMBOLS altera_merlin_traffic_limiter.sv(127) " "Verilog HDL or VHDL information at altera_merlin_traffic_limiter.sv(127): object \"NUMSYMBOLS\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 127 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(163) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(163): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 163 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_traffic_limiter.sv(328) " "Verilog HDL conditional expression warning at altera_merlin_traffic_limiter.sv(328): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 328 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_merlin_traffic_limiter.sv(171) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(171): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 171 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 3 altera_merlin_traffic_limiter.sv(172) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(172): truncated unsized constant literal with size 32 to size 3 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 172 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(173) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(173): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 173 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_traffic_limiter.sv(267) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_traffic_limiter.sv(267): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 267 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_traffic_limiter.sv(269) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_traffic_limiter.sv(269): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 269 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923212 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 2 altera_merlin_traffic_limiter.sv(279) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(279): truncated unsized constant literal with size 32 to size 2 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 279 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923213 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(280) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(280): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 280 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923213 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(341) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(341): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 341 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923213 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_merlin_traffic_limiter.sv(342) " "Verilog HDL Assignment information at altera_merlin_traffic_limiter.sv(342): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 342 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923213 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_traffic_limiter:limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "burst_adapter" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923216 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BURSTWRAP_W altera_merlin_burst_adapter.sv(324) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(324): object \"PKT_BURSTWRAP_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 324 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923218 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_full arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_full\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_full.the_ba" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923223 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_BEGIN_BURST altera_merlin_burst_adapter.sv(471) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(471): object \"PKT_BEGIN_BURST\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 471 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923228 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_addr_reg altera_merlin_burst_adapter.sv(672) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(672): object \"in_addr_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 672 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923228 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_bytecount_reg altera_merlin_burst_adapter.sv(673) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(673): object \"in_bytecount_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 673 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923228 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_compressed_read_reg altera_merlin_burst_adapter.sv(674) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(674): object \"in_compressed_read_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 674 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923228 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_write_reg altera_merlin_burst_adapter.sv(680) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(680): object \"in_write_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 680 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923228 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_valid_reg altera_merlin_burst_adapter.sv(681) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(681): object \"in_valid_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 681 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "in_sop_reg altera_merlin_burst_adapter.sv(682) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(682): object \"in_sop_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 682 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "int_dist_reg altera_merlin_burst_adapter.sv(690) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(690): object \"int_dist_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 690 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_addr2 altera_merlin_burst_adapter.sv(695) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(695): object \"nxt_addr2\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 695 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_byte_remaining altera_merlin_burst_adapter.sv(698) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(698): object \"nxt_byte_remaining\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 698 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "nxt_dist altera_merlin_burst_adapter.sv(699) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(699): object \"nxt_dist\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 699 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "out_eop_reg altera_merlin_burst_adapter.sv(710) " "Verilog HDL or VHDL information at altera_merlin_burst_adapter.sv(710): object \"out_eop_reg\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 710 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter.sv(744) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter.sv(744): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 744 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter.sv(956) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter.sv(956): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 956 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923229 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter.sv(977) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter.sv(977): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 977 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_burst_adapter.sv(979) " "Verilog HDL conditional expression warning at altera_merlin_burst_adapter.sv(979): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter.sv(979) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter.sv(979): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 979 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 1 altera_merlin_burst_adapter.sv(986) " "Verilog HDL assignment warning at altera_merlin_burst_adapter.sv(986): truncated value with size 6 to match size of target (1)" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 986 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter.sv(1266) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter.sv(1266): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1266 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "altera_merlin_burst_adapter.sv(1267) " "Verilog HDL or VHDL arithmetic warning at altera_merlin_burst_adapter.sv(1267): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1267 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input sink0_data\[82\] altera_merlin_burst_adapter.sv(512) " "input port \"sink0_data\[82\]\" at altera_merlin_burst_adapter.sv(512) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 512 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923230 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "align_address_to_size" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923235 ""}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_address_alignment.sv(193) " "Verilog HDL conditional expression warning at altera_merlin_address_alignment.sv(193): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 193 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "write_burst_type altera_merlin_address_alignment.sv(86) " "Verilog HDL or VHDL information at altera_merlin_address_alignment.sv(86): object \"write_burst_type\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_address_alignment.sv(40) " "input port \"clk\" at altera_merlin_address_alignment.sv(40) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 40 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_address_alignment.sv(41) " "input port \"reset\" at altera_merlin_address_alignment.sv(41) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 41 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_valid altera_merlin_address_alignment.sv(44) " "input port \"in_valid\" at altera_merlin_address_alignment.sv(44) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 44 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_sop altera_merlin_address_alignment.sv(46) " "input port \"in_sop\" at altera_merlin_address_alignment.sv(46) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 46 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923237 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input in_eop altera_merlin_address_alignment.sv(47) " "input port \"in_eop\" at altera_merlin_address_alignment.sv(47) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 47 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923238 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input out_ready altera_merlin_address_alignment.sv(53) " "input port \"out_ready\" at altera_merlin_address_alignment.sv(53) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_address_alignment.sv" 53 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923238 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_burstwrap_increment" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "the_min" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 1195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923250 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_burst_adapter.sv(100) " "input port \"clk\" at altera_merlin_burst_adapter.sv(100) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 100 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923251 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_burst_adapter.sv(101) " "input port \"reset\" at altera_merlin_burst_adapter.sv(101) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 101 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923251 "|arm4u_SoC_basic|arm4u_system:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "ab_sub" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"arm4u_system:u0\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "subtract" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller arm4u_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"arm4u_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "rst_controller" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923526 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "NUM_RESET_INPUTS altera_reset_controller.v(31) " "Verilog HDL or VHDL information at altera_reset_controller.v(31): object \"NUM_RESET_INPUTS\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" 31 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923527 "|arm4u_SoC_basic|arm4u_system:u0|altera_reset_controller:rst_controller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer arm4u_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"arm4u_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923532 ""}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 altera_reset_synchronizer.v(63) " "Verilog HDL Assignment information at altera_reset_synchronizer.v(63): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_reset_synchronizer.v" 63 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923533 "|arm4u_SoC_basic|arm4u_system:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_cmd_xbar_demux arm4u_system:u0\|arm4u_system_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"arm4u_system_cmd_xbar_demux\" for hierarchy \"arm4u_system:u0\|arm4u_system_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "cmd_xbar_demux" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923536 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_cmd_xbar_demux.sv(70) " "input port \"clk\" at arm4u_system_cmd_xbar_demux.sv(70) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" 70 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923538 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_demux:cmd_xbar_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_cmd_xbar_demux.sv(74) " "input port \"reset\" at arm4u_system_cmd_xbar_demux.sv(74) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux.sv" 74 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923538 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_demux:cmd_xbar_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_cmd_xbar_demux_001 arm4u_system:u0\|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"arm4u_system_cmd_xbar_demux_001\" for hierarchy \"arm4u_system:u0\|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "cmd_xbar_demux_001" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923541 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_cmd_xbar_demux_001.sv(84) " "input port \"clk\" at arm4u_system_cmd_xbar_demux_001.sv(84) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" 84 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923543 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_cmd_xbar_demux_001.sv(88) " "input port \"reset\" at arm4u_system_cmd_xbar_demux_001.sv(88) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_demux_001.sv" 88 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923543 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_demux_001:cmd_xbar_demux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_cmd_xbar_mux arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"arm4u_system_cmd_xbar_mux\" for hierarchy \"arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "cmd_xbar_mux" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2660 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923546 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_cmd_xbar_mux.sv(78) " "Verilog HDL or VHDL information at arm4u_system_cmd_xbar_mux.sv(78): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 78 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_cmd_xbar_mux.sv(79) " "Verilog HDL or VHDL information at arm4u_system_cmd_xbar_mux.sv(79): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 79 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK arm4u_system_cmd_xbar_mux.sv(80) " "Verilog HDL or VHDL information at arm4u_system_cmd_xbar_mux.sv(80): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 80 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_cmd_xbar_mux.sv(181) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_cmd_xbar_mux.sv(181): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 181 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_cmd_xbar_mux.sv(206) " "Verilog HDL Assignment information at arm4u_system_cmd_xbar_mux.sv(206): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 206 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_cmd_xbar_mux.sv(220) " "Verilog HDL Assignment information at arm4u_system_cmd_xbar_mux.sv(220): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 220 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_cmd_xbar_mux.sv(222) " "Verilog HDL Assignment information at arm4u_system_cmd_xbar_mux.sv(222): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 222 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923549 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" "arb" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923553 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923554 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923554 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923555 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arm4u_system:u0\|arm4u_system_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_rsp_xbar_demux arm4u_system:u0\|arm4u_system_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"arm4u_system_rsp_xbar_demux\" for hierarchy \"arm4u_system:u0\|arm4u_system_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "rsp_xbar_demux" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923567 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_rsp_xbar_demux.sv(77) " "input port \"clk\" at arm4u_system_rsp_xbar_demux.sv(77) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" 77 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923569 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_demux:rsp_xbar_demux"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_rsp_xbar_demux.sv(81) " "input port \"reset\" at arm4u_system_rsp_xbar_demux.sv(81) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_demux.sv" 81 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923569 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_demux:rsp_xbar_demux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_rsp_xbar_mux_001 arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"arm4u_system_rsp_xbar_mux_001\" for hierarchy \"arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "rsp_xbar_mux_001" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923576 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PIPELINE_ARB arm4u_system_rsp_xbar_mux_001.sv(84) " "Verilog HDL or VHDL information at arm4u_system_rsp_xbar_mux_001.sv(84): object \"PIPELINE_ARB\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 84 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923579 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_DATA_W arm4u_system_rsp_xbar_mux_001.sv(85) " "Verilog HDL or VHDL information at arm4u_system_rsp_xbar_mux_001.sv(85): object \"ST_DATA_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 85 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "ST_CHANNEL_W arm4u_system_rsp_xbar_mux_001.sv(86) " "Verilog HDL or VHDL information at arm4u_system_rsp_xbar_mux_001.sv(86): object \"ST_CHANNEL_W\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 86 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "PKT_TRANS_LOCK arm4u_system_rsp_xbar_mux_001.sv(87) " "Verilog HDL or VHDL information at arm4u_system_rsp_xbar_mux_001.sv(87): object \"PKT_TRANS_LOCK\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 87 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Warning" "WVRFX_L3_HDL_POSSIBLE_LOSS_CARRY_BORROW" "arm4u_system_rsp_xbar_mux_001.sv(202) " "Verilog HDL or VHDL arithmetic warning at arm4u_system_rsp_xbar_mux_001.sv(202): loss of carry in addition or borrow in subtraction" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 202 0 0 } }  } 0 10040 "Verilog HDL or VHDL arithmetic warning at %1!s!: loss of carry in addition or borrow in subtraction" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_rsp_xbar_mux_001.sv(255) " "Verilog HDL Assignment information at arm4u_system_rsp_xbar_mux_001.sv(255): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 255 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_rsp_xbar_mux_001.sv(262) " "Verilog HDL Assignment information at arm4u_system_rsp_xbar_mux_001.sv(262): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 262 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "IVRFX_L3_VERI_UNSIZED_LITERAL_TRUNCATED_TO_FIT_WITH_NO_LOSS" "32 1 arm4u_system_rsp_xbar_mux_001.sv(274) " "Verilog HDL Assignment information at arm4u_system_rsp_xbar_mux_001.sv(274): truncated unsized constant literal with size 32 to size 1 with no loss of information" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 274 0 0 } }  } 0 10662 "Verilog HDL Assignment information at %3!s!: truncated unsized constant literal with size %1!d! to size %2!d! with no loss of information" 0 0 "Quartus II" 0 -1 1462243923580 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" "arb" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_rsp_xbar_mux_001.sv" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923584 ""}
{ "Info" "IVRFX_L3_HDL_OBJECT_DECLARED_NOT_USED" "last_grant altera_merlin_arbitrator.sv(141) " "Verilog HDL or VHDL information at altera_merlin_arbitrator.sv(141): object \"last_grant\" declared but not used" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 141 0 0 } }  } 0 10035 "Verilog HDL or VHDL information at %2!s!: object \"%1!s!\" declared but not used" 0 0 "Quartus II" 0 -1 1462243923585 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VERI_WIDE_CONDITION_EXP" "altera_merlin_arbitrator.sv(203) " "Verilog HDL conditional expression warning at altera_merlin_arbitrator.sv(203): expression is wider than one bit" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 0 0 } }  } 0 10269 "Verilog HDL conditional expression warning at %1!s!: expression is wider than one bit" 0 0 "Quartus II" 0 -1 1462243923585 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk altera_merlin_arbitrator.sv(116) " "input port \"clk\" at altera_merlin_arbitrator.sv(116) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 116 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923586 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset altera_merlin_arbitrator.sv(117) " "input port \"reset\" at altera_merlin_arbitrator.sv(117) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 117 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923586 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input increment_top_priority altera_merlin_arbitrator.sv(132) " "input port \"increment_top_priority\" at altera_merlin_arbitrator.sv(132) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 132 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923586 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input save_top_priority altera_merlin_arbitrator.sv(134) " "input port \"save_top_priority\" at altera_merlin_arbitrator.sv(134) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 134 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923586 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001|altera_merlin_arbitrator:arb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"arm4u_system:u0\|arm4u_system_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm4u_system_irq_mapper arm4u_system:u0\|arm4u_system_irq_mapper:irq_mapper " "Elaborating entity \"arm4u_system_irq_mapper\" for hierarchy \"arm4u_system:u0\|arm4u_system_irq_mapper:irq_mapper\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "irq_mapper" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 2774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923596 ""}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input clk arm4u_system_irq_mapper.sv(36) " "input port \"clk\" at arm4u_system_irq_mapper.sv(36) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" 36 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923597 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_irq_mapper:irq_mapper"}
{ "Warning" "WVRFX_L3_VDB_2016_UNCONVERTED" "input reset arm4u_system_irq_mapper.sv(37) " "input port \"reset\" at arm4u_system_irq_mapper.sv(37) has no fan-out" {  } { { "soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" "" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/submodules/arm4u_system_irq_mapper.sv" 37 0 0 } }  } 0 10862 "%1!s! port \"%2!s!\" at %3!s! has no fan-out" 0 0 "Quartus II" 0 -1 1462243923597 "|arm4u_SoC_basic|arm4u_system:u0|arm4u_system_irq_mapper:irq_mapper"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "arm4u arm4u_cpu " "Node instance \"arm4u\" instantiates undefined entity \"arm4u_cpu\"" {  } { { "soc/arm4u_system/synthesis/arm4u_system.vhd" "arm4u" { Text "D:/arm4u-soc2/soc/arm4u_system/synthesis/arm4u_system.vhd" 1402 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1462243923599 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  279 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 279 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "528 " "Peak virtual memory: 528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462243924629 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 02 19:52:04 2016 " "Processing ended: Mon May 02 19:52:04 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462243924629 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462243924629 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462243924629 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462243924629 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 279 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 279 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1462243925365 ""}
