
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
Command: synth_design -top main -part xc7a100tfgg484-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
D:/CS214/CPU/CPU.srcs/sources_1/ip/rom_ip/rom_ip.xci

Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13240 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 345.230 ; gain = 102.910
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main' [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:23]
INFO: [Synth 8-638] synthesizing module 'CXK' [D:/CS214/CPU/CPU.srcs/sources_1/new/CXK.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_ip' [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/clk_ip_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_ip' (1#1) [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/clk_ip_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'CXK' (2#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/CXK.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/CS214/CPU/CPU.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-256] done synthesizing module 'PC' (3#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/PC.v:24]
INFO: [Synth 8-638] synthesizing module 'ROM' [D:/CS214/CPU/CPU.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'rom_ip' [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/rom_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'rom_ip' (4#1) [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/rom_ip_stub.v:6]
WARNING: [Synth 8-350] instance 'inner_rom' of module 'rom_ip' requires 5 connections, but only 3 given [D:/CS214/CPU/CPU.srcs/sources_1/new/ROM.v:30]
INFO: [Synth 8-256] done synthesizing module 'ROM' (5#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/ROM.v:23]
INFO: [Synth 8-638] synthesizing module 'Expander' [D:/CS214/CPU/CPU.srcs/sources_1/new/Expander.v:25]
INFO: [Synth 8-256] done synthesizing module 'Expander' (6#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/Expander.v:25]
INFO: [Synth 8-638] synthesizing module 'CTRL' [D:/CS214/CPU/CPU.srcs/sources_1/new/CTRL.v:75]
INFO: [Synth 8-256] done synthesizing module 'CTRL' (7#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/CTRL.v:75]
INFO: [Synth 8-638] synthesizing module 'ICU' [D:/CS214/CPU/CPU.srcs/sources_1/new/ICU.v:22]
INFO: [Synth 8-256] done synthesizing module 'ICU' (8#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/ICU.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX_5' [D:/CS214/CPU/CPU.srcs/sources_1/new/MUX.v:34]
INFO: [Synth 8-256] done synthesizing module 'MUX_5' (9#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/MUX.v:34]
INFO: [Synth 8-638] synthesizing module 'REG' [D:/CS214/CPU/CPU.srcs/sources_1/new/REG.v:23]
INFO: [Synth 8-226] default block is never used [D:/CS214/CPU/CPU.srcs/sources_1/new/REG.v:52]
INFO: [Synth 8-226] default block is never used [D:/CS214/CPU/CPU.srcs/sources_1/new/REG.v:90]
INFO: [Synth 8-256] done synthesizing module 'REG' (10#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/REG.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX_32' [D:/CS214/CPU/CPU.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-256] done synthesizing module 'MUX_32' (11#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/CS214/CPU/CPU.srcs/sources_1/new/ALU.v:64]
	Parameter SLL bound to: 12'b000000000000 
	Parameter SRL bound to: 12'b000000000010 
	Parameter SLLV bound to: 12'b000000000100 
	Parameter SRLV bound to: 12'b000000000110 
	Parameter SRA bound to: 12'b000000000011 
	Parameter SRAV bound to: 12'b000000000111 
	Parameter MULT bound to: 12'b000000011000 
	Parameter DIV bound to: 12'b000000011010 
	Parameter ADD bound to: 12'b000000100000 
	Parameter ADDU bound to: 12'b000000100001 
	Parameter SUB bound to: 12'b000000100010 
	Parameter SUBU bound to: 12'b000000100011 
	Parameter AND bound to: 12'b000000100100 
	Parameter OR bound to: 12'b000000100101 
	Parameter XOR bound to: 12'b000000100110 
	Parameter NOR bound to: 12'b000000100111 
	Parameter SLT bound to: 12'b000000101010 
	Parameter SLTU bound to: 12'b000000101011 
	Parameter BEQ bound to: 12'b000100xxxxxx 
	Parameter BNE bound to: 12'b000101xxxxxx 
	Parameter ADDI bound to: 12'b001000xxxxxx 
	Parameter ADDIU bound to: 12'b001001xxxxxx 
	Parameter SLTI bound to: 12'b001010xxxxxx 
	Parameter SLTIU bound to: 12'b001011xxxxxx 
	Parameter ANDI bound to: 12'b001100xxxxxx 
	Parameter ORI bound to: 12'b001101xxxxxx 
	Parameter XORI bound to: 12'b001110xxxxxx 
	Parameter LUI bound to: 12'b001111xxxxxx 
	Parameter LW bound to: 12'b100011xxxxxx 
	Parameter SW bound to: 12'b101011xxxxxx 
INFO: [Synth 8-256] done synthesizing module 'ALU' (12#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/ALU.v:64]
INFO: [Synth 8-638] synthesizing module 'SIMD_ALU' [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:23]
WARNING: [Synth 8-350] instance 'inner_alu0' of module 'ALU' requires 7 connections, but only 5 given [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:41]
WARNING: [Synth 8-350] instance 'inner_alu1' of module 'ALU' requires 7 connections, but only 5 given [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:48]
WARNING: [Synth 8-350] instance 'inner_alu2' of module 'ALU' requires 7 connections, but only 5 given [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:55]
WARNING: [Synth 8-350] instance 'inner_alu3' of module 'ALU' requires 7 connections, but only 5 given [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:62]
INFO: [Synth 8-256] done synthesizing module 'SIMD_ALU' (13#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/SIMD_ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'RAM' [D:/CS214/CPU/CPU.srcs/sources_1/new/RAM.v:23]
INFO: [Synth 8-638] synthesizing module 'ram_ip' [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/ram_ip_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'ram_ip' (14#1) [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/ram_ip_stub.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [D:/CS214/CPU/CPU.srcs/sources_1/new/RAM.v:96]
INFO: [Synth 8-256] done synthesizing module 'RAM' (15#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/RAM.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'in_case' does not match port width (3) of module 'RAM' [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:233]
INFO: [Synth 8-638] synthesizing module 'PCctrl' [D:/CS214/CPU/CPU.srcs/sources_1/new/PCctrl.v:24]
INFO: [Synth 8-256] done synthesizing module 'PCctrl' (16#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/PCctrl.v:24]
INFO: [Synth 8-638] synthesizing module 'IO_block' [D:/CS214/CPU/CPU.srcs/sources_1/new/IO_block.v:23]
INFO: [Synth 8-638] synthesizing module 'seg_block' [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:29]
INFO: [Synth 8-226] default block is never used [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:95]
INFO: [Synth 8-226] default block is never used [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:109]
INFO: [Synth 8-226] default block is never used [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:123]
WARNING: [Synth 8-6014] Unused sequential element temp1_reg was removed.  [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:43]
WARNING: [Synth 8-6014] Unused sequential element temp2_reg was removed.  [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:64]
INFO: [Synth 8-256] done synthesizing module 'seg_block' (17#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/seg_block.v:29]
INFO: [Synth 8-638] synthesizing module 'button' [D:/CS214/CPU/CPU.srcs/sources_1/new/button.v:22]
CRITICAL WARNING: [Synth 8-5413] Mix of synchronous and asynchronous control for register keycnt_reg in module button. [D:/CS214/CPU/CPU.srcs/sources_1/new/button.v:31]
INFO: [Synth 8-256] done synthesizing module 'button' (18#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/button.v:22]
INFO: [Synth 8-256] done synthesizing module 'IO_block' (19#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/IO_block.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'board_input_case' does not match port width (3) of module 'IO_block' [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:288]
INFO: [Synth 8-638] synthesizing module 'uart_bmpg_0' [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/uart_bmpg_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'uart_bmpg_0' (20#1) [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/realtime/uart_bmpg_0_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'upg_adr_o' does not match port width (15) of module 'uart_bmpg_0' [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:305]
INFO: [Synth 8-256] done synthesizing module 'main' (21#1) [D:/CS214/CPU/CPU.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[15]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[14]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[13]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[12]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[11]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[10]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[9]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[8]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[7]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[6]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[5]
WARNING: [Synth 8-3331] design IO_block has unconnected port switch_in[4]
WARNING: [Synth 8-3331] design PCctrl has unconnected port expand_imme[31]
WARNING: [Synth 8-3331] design PCctrl has unconnected port expand_imme[30]
WARNING: [Synth 8-3331] design PCctrl has unconnected port mode[1]
WARNING: [Synth 8-3331] design PCctrl has unconnected port mode[0]
WARNING: [Synth 8-3331] design RAM has unconnected port mem_read
WARNING: [Synth 8-3331] design RAM has unconnected port addr[31]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[30]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[29]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[28]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[27]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[26]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[25]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[24]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[23]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[22]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[21]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[20]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[19]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[18]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[17]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[16]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[1]
WARNING: [Synth 8-3331] design RAM has unconnected port addr[0]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[11]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[10]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[9]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[8]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[7]
WARNING: [Synth 8-3331] design SIMD_ALU has unconnected port alu_op[6]
WARNING: [Synth 8-3331] design ROM has unconnected port rst
WARNING: [Synth 8-3331] design ROM has unconnected port addr[31]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[30]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[29]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[28]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[27]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[26]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[25]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[24]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[23]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[22]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[21]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[20]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[19]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[18]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[17]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[16]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[1]
WARNING: [Synth 8-3331] design ROM has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.242 ; gain = 166.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 409.242 ; gain = 166.922
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_block'
Finished Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp4/uart_bmpg_0_in_context.xdc] for cell 'uart_block'
Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp5/ram_ip_in_context.xdc] for cell 'ram/inner_ram'
Finished Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp5/ram_ip_in_context.xdc] for cell 'ram/inner_ram'
Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp6/clk_ip_in_context.xdc] for cell 'clock/inner_clk'
Finished Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp6/clk_ip_in_context.xdc] for cell 'clock/inner_clk'
Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp7/rom_ip_in_context.xdc] for cell 'rom/inner_rom'
Finished Parsing XDC File [D:/CS214/CPU/CPU.runs/synth_1/.Xil/Vivado-24796-DESKTOP-KMJCO78/dcp7/rom_ip_in_context.xdc] for cell 'rom/inner_rom'
Parsing XDC File [D:/CS214/CPU/CPU.srcs/constrs_1/new/empty.xdc]
Finished Parsing XDC File [D:/CS214/CPU/CPU.srcs/constrs_1/new/empty.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/CS214/CPU/CPU.srcs/constrs_1/new/empty.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 807.691 ; gain = 0.000
