$date
	Fri Jul 17 17:00:35 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module controllertest_tb $end
$var wire 1 ! regwrite $end
$var wire 1 " regdst $end
$var wire 2 # pcsrc [1:0] $end
$var wire 1 $ pcen $end
$var wire 1 % memwrite $end
$var wire 1 & memtoreg $end
$var wire 1 ' irwrite $end
$var wire 1 ( iord $end
$var wire 2 ) alusrcb [1:0] $end
$var wire 1 * alusrca $end
$var wire 4 + alucontrol [3:0] $end
$var reg 1 , clk $end
$var reg 6 - funct [5:0] $end
$var reg 6 . op [5:0] $end
$var reg 1 / reset $end
$var reg 1 0 zero $end
$scope module c $end
$var wire 1 , clk $end
$var wire 6 1 funct [5:0] $end
$var wire 6 2 op [5:0] $end
$var wire 1 $ pcen $end
$var wire 1 / reset $end
$var wire 1 0 zero $end
$var wire 1 ! regwrite $end
$var wire 1 " regdst $end
$var wire 1 3 pcwrite $end
$var wire 2 4 pcsrc [1:0] $end
$var wire 1 % memwrite $end
$var wire 1 & memtoreg $end
$var wire 1 ' irwrite $end
$var wire 1 ( iord $end
$var wire 1 5 branch $end
$var wire 2 6 alusrcb [1:0] $end
$var wire 1 * alusrca $end
$var wire 2 7 aluop [1:0] $end
$var wire 4 8 alucontrol [3:0] $end
$scope module ad $end
$var wire 6 9 funct [5:0] $end
$var wire 2 : aluop [1:0] $end
$var reg 4 ; alucontrol [3:0] $end
$upscope $end
$scope module md $end
$var wire 1 , clk $end
$var wire 6 < op [5:0] $end
$var wire 1 / reset $end
$var wire 1 ! regwrite $end
$var wire 1 " regdst $end
$var wire 1 3 pcwrite $end
$var wire 2 = pcsrc [1:0] $end
$var wire 1 % memwrite $end
$var wire 1 & memtoreg $end
$var wire 1 ' irwrite $end
$var wire 1 ( iord $end
$var wire 1 5 branch $end
$var wire 2 > alusrcb [1:0] $end
$var wire 1 * alusrca $end
$var wire 2 ? aluop [1:0] $end
$var reg 15 @ controls [14:0] $end
$var reg 4 A nextstate [3:0] $end
$var reg 4 B state [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$scope module mips $end
$var wire 32 C adr [31:0] $end
$var wire 1 D clk $end
$var wire 6 E funct [5:0] $end
$var wire 6 F op [5:0] $end
$var wire 32 G readdata [31:0] $end
$var wire 1 H reset $end
$var wire 32 I writedata [31:0] $end
$var wire 1 J zero $end
$var wire 1 K regwrite $end
$var wire 1 L regdst $end
$var wire 2 M pcsrc [1:0] $end
$var wire 1 N pcen $end
$var wire 1 O memwrite $end
$var wire 1 P memtoreg $end
$var wire 1 Q irwrite $end
$var wire 1 R iord $end
$var wire 2 S alusrcb [1:0] $end
$var wire 1 T alusrca $end
$var wire 4 U alucontrol [3:0] $end
$scope module c $end
$var wire 1 D clk $end
$var wire 6 V funct [5:0] $end
$var wire 6 W op [5:0] $end
$var wire 1 N pcen $end
$var wire 1 H reset $end
$var wire 1 J zero $end
$var wire 1 K regwrite $end
$var wire 1 L regdst $end
$var wire 1 X pcwrite $end
$var wire 2 Y pcsrc [1:0] $end
$var wire 1 O memwrite $end
$var wire 1 P memtoreg $end
$var wire 1 Q irwrite $end
$var wire 1 R iord $end
$var wire 1 Z branch $end
$var wire 2 [ alusrcb [1:0] $end
$var wire 1 T alusrca $end
$var wire 2 \ aluop [1:0] $end
$var wire 4 ] alucontrol [3:0] $end
$scope module ad $end
$var wire 6 ^ funct [5:0] $end
$var wire 2 _ aluop [1:0] $end
$var reg 4 ` alucontrol [3:0] $end
$upscope $end
$scope module md $end
$var wire 1 D clk $end
$var wire 6 a op [5:0] $end
$var wire 1 H reset $end
$var wire 1 K regwrite $end
$var wire 1 L regdst $end
$var wire 1 X pcwrite $end
$var wire 2 b pcsrc [1:0] $end
$var wire 1 O memwrite $end
$var wire 1 P memtoreg $end
$var wire 1 Q irwrite $end
$var wire 1 R iord $end
$var wire 1 Z branch $end
$var wire 2 c alusrcb [1:0] $end
$var wire 1 T alusrca $end
$var wire 2 d aluop [1:0] $end
$var reg 15 e controls [14:0] $end
$var reg 4 f nextstate [3:0] $end
$var reg 4 g state [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx g
b0 f
bx e
bx d
bx c
bx b
bz a
bx `
bx _
bz ^
bx ]
bx \
bx [
xZ
bx Y
xX
bz W
bz V
bx U
xT
bx S
xR
xQ
xP
xO
xN
bx M
xL
xK
zJ
bz I
zH
bz G
bz F
bz E
zD
bz C
b0 B
b1 A
b101000000010000 @
b0 ?
b1 >
b0 =
bx <
b0 ;
b0 :
bx 9
b0 8
b0 7
b1 6
05
b0 4
13
bx 2
bx 1
x0
1/
bx .
bx -
1,
b0 +
0*
b1 )
0(
1'
0&
0%
1$
b0 #
0"
0!
$end
#1
b100011 .
b100011 2
b100011 <
0/
#5
0,
#10
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b10 A
b1 B
1,
#15
0,
#20
1*
b10 )
b10 6
b10 >
b10000100000 @
b11 A
b10 B
1,
#25
0,
#30
0*
1(
b0 )
b0 6
b0 >
b100000000 @
b100 A
b11 B
1,
#35
0,
#40
1!
0(
1&
b100010000000 @
b0 A
b100 B
1,
#45
0,
#50
1$
13
1'
0!
0&
b1 )
b1 6
b1 >
b101000000010000 @
b1 A
b0 B
1,
#51
b101011 .
b101011 2
b101011 <
#55
0,
#60
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b10 A
b1 B
1,
#65
0,
#70
1*
b10 )
b10 6
b10 >
b10000100000 @
b101 A
b10 B
1,
#75
0,
#80
1%
0*
1(
b0 )
b0 6
b0 >
b10000100000000 @
b0 A
b101 B
1,
#85
0,
#90
1$
13
0%
1'
0(
b1 )
b1 6
b1 >
b101000000010000 @
b1 A
b0 B
1,
#91
b100000 -
b100000 1
b100000 9
b0 .
b0 2
b0 <
#95
0,
#100
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b110 A
b1 B
1,
#105
0,
#110
1*
b0 )
b0 6
b0 >
b10 7
b10 :
b10 ?
b10000000010 @
b111 A
b110 B
1,
#115
0,
#120
1!
0*
1"
b0 7
b0 :
b0 ?
b100001000000 @
b0 A
b111 B
1,
#125
0,
#130
1$
13
1'
0!
0"
b1 )
b1 6
b1 >
b101000000010000 @
b1 A
b0 B
1,
#131
10
bx -
bx 1
bx 9
b100 .
b100 2
b100 <
#135
0,
#140
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b1000 A
b1 B
1,
#145
0,
#150
b10 +
b10 8
b10 ;
1$
1*
15
b0 )
b0 6
b0 >
b1 #
b1 4
b1 =
b1 7
b1 :
b1 ?
b11000000101 @
b0 A
b1000 B
1,
#155
0,
#160
b0 +
b0 8
b0 ;
13
1'
0*
05
b1 )
b1 6
b1 >
b0 #
b0 4
b0 =
b0 7
b0 :
b0 ?
b101000000010000 @
b1 A
b0 B
1,
#161
x0
b1000 .
b1000 2
b1000 <
#165
0,
#170
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b1001 A
b1 B
1,
#175
0,
#180
1*
b10 )
b10 6
b10 >
b10000100000 @
b1010 A
b1001 B
1,
#185
0,
#190
1!
0*
b0 )
b0 6
b0 >
b100000000000 @
b0 A
b1010 B
1,
#195
0,
#200
1$
13
1'
0!
b1 )
b1 6
b1 >
b101000000010000 @
b1 A
b0 B
1,
#201
b10 .
b10 2
b10 <
#205
0,
#210
0$
03
0'
b11 )
b11 6
b11 >
b110000 @
b1011 A
b1 B
1,
#215
0,
#220
1$
13
b0 )
b0 6
b0 >
b10 #
b10 4
b10 =
b100000000001000 @
b0 A
b1011 B
1,
#225
0,
#230
1'
b1 )
b1 6
b1 >
b0 #
b0 4
b0 =
b101000000010000 @
b1 A
b0 B
1,
#231
