

================================================================
== Vivado HLS Report for 'Filter2D_1'
================================================================
* Date:           Fri Jun 22 22:10:06 2018

* Version:        2017.4_AR70530_AR70530 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cvt_colour
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  930659|  930659|  930659|  930659|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |               |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+--------+--------+----------+-----------+-----------+------+----------+
        |- loop_height  |  930658|  930658|      1289|          -|          -|   722|    no    |
        | + loop_width  |    1286|    1286|         6|          1|          1|  1282|    yes   |
        +---------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      4|       -|      -|
|Expression       |        -|      -|       0|    910|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     90|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    111|
|Register         |        0|      -|     501|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      4|     501|   1175|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      1|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+---+----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF| LUT|
    +--------------------------+----------------------+---------+-------+---+----+
    |image_filter_mux_hbi_U29  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U30  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U31  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U32  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U33  |image_filter_mux_hbi  |        0|      0|  0|  15|
    |image_filter_mux_hbi_U34  |image_filter_mux_hbi  |        0|      0|  0|  15|
    +--------------------------+----------------------+---------+-------+---+----+
    |Total                     |                      |        0|      0|  0|  90|
    +--------------------------+----------------------+---------+-------+---+----+

    * DSP48: 
    +--------------------------+----------------------+---------------------+
    |         Instance         |        Module        |      Expression     |
    +--------------------------+----------------------+---------------------+
    |image_filter_ama_jbC_U36  |image_filter_ama_jbC  | (i0 + i1) * i2 + i3 |
    |image_filter_mac_kbM_U37  |image_filter_mac_kbM  |     i0 + i1 * i2    |
    |image_filter_mac_lbW_U38  |image_filter_mac_lbW  |     i0 + i1 * i2    |
    |image_filter_mul_ibs_U35  |image_filter_mul_ibs  |       i0 * i1       |
    +--------------------------+----------------------+---------------------+

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |k_buf_0_val_3_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_4_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    |k_buf_0_val_5_U  |Filter2D_1_k_buf_eOg  |        1|  0|   0|  1280|    8|     1|        10240|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        3|  0|   0|  3840|   24|     3|        30720|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ImagLoc_x_fu_636_p2                |     +    |      0|  0|  19|           2|          12|
    |i_V_fu_320_p2                      |     +    |      0|  0|  17|          10|           1|
    |j_V_fu_614_p2                      |     +    |      0|  0|  18|          11|           1|
    |p_Val2_1_fu_1194_p2                |     +    |      0|  0|  34|          27|          27|
    |p_Val2_3_fu_1238_p2                |     +    |      0|  0|  15|           8|           8|
    |p_Val2_86_2_fu_1142_p2             |     +    |      0|  0|   8|          26|          26|
    |p_assign_14_1_fu_454_p2            |     +    |      0|  0|  18|           3|          11|
    |p_assign_14_2_fu_480_p2            |     +    |      0|  0|  18|           3|          11|
    |tmp2_fu_1133_p2                    |     +    |      0|  0|   8|          26|          26|
    |tmp3_fu_1060_p2                    |     +    |      0|  0|  32|          25|          25|
    |tmp_16_fu_566_p2                   |     +    |      0|  0|  10|           1|           2|
    |tmp_4_fu_372_p2                    |     +    |      0|  0|  18|           2|          11|
    |p_assign_1_fu_444_p2               |     -    |      0|  0|  12|           3|           2|
    |p_assign_3_fu_680_p2               |     -    |      0|  0|  19|           1|          12|
    |p_assign_4_fu_704_p2               |     -    |      0|  0|  19|          12|          12|
    |p_assign_s_fu_416_p2               |     -    |      0|  0|  18|           1|          11|
    |r_V_10_0_1_fu_1000_p2              |     -    |      0|  0|  27|          20|          20|
    |r_V_10_1_2_fu_1039_p2              |     -    |      0|  0|  27|          20|          20|
    |r_V_10_1_fu_1119_p2                |     -    |      0|  0|  27|          20|          20|
    |r_V_10_2_1_fu_1174_p2              |     -    |      0|  0|  27|          20|          20|
    |tmp_38_fu_534_p2                   |     -    |      0|  0|  12|           3|           2|
    |ap_block_state8_pp0_stage0_iter5   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_342                   |    and   |      0|  0|   8|           1|           1|
    |ap_condition_348                   |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op149_read_state5     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op160_read_state5     |    and   |      0|  0|   8|           1|           1|
    |brmerge_i_i_not_i_i_fu_1268_p2     |    and   |      0|  0|   8|           1|           1|
    |or_cond_i424_i_fu_402_p2           |    and   |      0|  0|   8|           1|           1|
    |or_cond_i_fu_757_p2                |    and   |      0|  0|   8|           1|           1|
    |or_cond_i_i_fu_666_p2              |    and   |      0|  0|   8|           1|           1|
    |sel_tmp8_fu_734_p2                 |    and   |      0|  0|   8|           1|           1|
    |Range1_all_zeros_fu_1263_p2        |   icmp   |      0|  0|  11|           5|           1|
    |exitcond388_i_fu_608_p2            |   icmp   |      0|  0|  13|          11|          11|
    |exitcond389_i_fu_314_p2            |   icmp   |      0|  0|  13|          10|          10|
    |icmp1_fu_630_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |icmp_fu_348_p2                     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_22_fu_660_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_23_fu_698_p2                   |   icmp   |      0|  0|  13|          12|          11|
    |tmp_2_fu_354_p2                    |   icmp   |      0|  0|  13|          10|           1|
    |tmp_3_fu_366_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |tmp_601_not_fu_332_p2              |   icmp   |      0|  0|  13|          10|          10|
    |tmp_645_1_fu_360_p2                |   icmp   |      0|  0|  13|          10|           1|
    |tmp_6_fu_396_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_8_fu_438_p2                    |   icmp   |      0|  0|  13|          11|          10|
    |tmp_s_fu_326_p2                    |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   8|           1|           1|
    |ap_block_state5_pp0_stage0_iter2   |    or    |      0|  0|   8|           1|           1|
    |brmerge_fu_752_p2                  |    or    |      0|  0|   8|           1|           1|
    |carry_fu_1257_p2                   |    or    |      0|  0|   8|           1|           1|
    |sel_tmp7_fu_728_p2                 |    or    |      0|  0|   8|           1|           1|
    |col_buf_0_val_0_0_fu_807_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_1_0_fu_826_p3        |  select  |      0|  0|   8|           1|           8|
    |col_buf_0_val_2_0_fu_845_p3        |  select  |      0|  0|   8|           1|           8|
    |p_dst_data_stream_V_din            |  select  |      0|  0|   8|           1|           8|
    |p_p2_i425_i_cast_cast_2_fu_506_p3  |  select  |      0|  0|   2|           1|           2|
    |p_p2_i425_i_fu_422_p3              |  select  |      0|  0|  11|           1|          11|
    |p_p2_i_i_fu_686_p3                 |  select  |      0|  0|  12|           1|          12|
    |sel_tmp_fu_714_p3                  |  select  |      0|  0|  13|           1|          13|
    |src_kernel_win_0_va_6_fu_899_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_7_fu_917_p3    |  select  |      0|  0|   8|           1|           8|
    |src_kernel_win_0_va_8_fu_935_p3    |  select  |      0|  0|   8|           1|           8|
    |tmp_13_fu_552_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_17_fu_582_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_18_fu_590_p3                   |  select  |      0|  0|   2|           1|           2|
    |tmp_5_fu_544_p3                    |  select  |      0|  0|   2|           1|           2|
    |x_fu_740_p3                        |  select  |      0|  0|  13|           1|          13|
    |y_2_fu_514_p3                      |  select  |      0|  0|   2|           1|           2|
    |ap_enable_pp0                      |    xor   |      0|  0|   8|           1|           2|
    |col_assign_6_t_fu_790_p2           |    xor   |      0|  0|   8|           2|           2|
    |not_Result_9_i_i_fu_1251_p2        |    xor   |      0|  0|   8|           1|           2|
    |rev1_fu_654_p2                     |    xor   |      0|  0|   8|           1|           2|
    |rev_fu_390_p2                      |    xor   |      0|  0|   8|           1|           2|
    |row_assign_13_1_t_fu_560_p2        |    xor   |      0|  0|   8|           2|           2|
    |row_assign_13_2_t_fu_598_p2        |    xor   |      0|  0|   8|           2|           2|
    |row_assign_s_fu_522_p2             |    xor   |      0|  0|   8|           2|           2|
    |tmp_1_fu_528_p2                    |    xor   |      0|  0|  10|           2|           3|
    |tmp_26_not_fu_722_p2               |    xor   |      0|  0|   8|           1|           2|
    |tmp_40_fu_572_p2                   |    xor   |      0|  0|   8|           2|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 910|         434|         533|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  27|          5|    1|          5|
    |ap_enable_reg_pp0_iter3    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5    |   9|          2|    1|          2|
    |k_buf_0_val_4_d1           |  15|          3|    8|         24|
    |k_buf_0_val_5_d1           |  15|          3|    8|         24|
    |p_dst_data_stream_V_blk_n  |   9|          2|    1|          2|
    |p_src_data_stream_V_blk_n  |   9|          2|    1|          2|
    |t_V_2_reg_299              |   9|          2|   11|         22|
    |t_V_reg_288                |   9|          2|   10|         20|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 111|         23|   42|        103|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+----+----+-----+-----------+
    |                       Name                      | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                        |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                          |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_brmerge_reg_1469                |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_or_cond_i_i_reg_1455            |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_45_reg_1464                 |   2|   0|    2|          0|
    |ap_reg_pp0_iter3_src_kernel_win_0_va_6_reg_1498  |   8|   0|    8|          0|
    |brmerge_reg_1469                                 |   1|   0|    1|          0|
    |exitcond388_i_reg_1446                           |   1|   0|    1|          0|
    |i_V_reg_1397                                     |  10|   0|   10|          0|
    |icmp_reg_1411                                    |   1|   0|    1|          0|
    |k_buf_0_val_3_addr_reg_1480                      |  11|   0|   11|          0|
    |k_buf_0_val_4_addr_reg_1486                      |  11|   0|   11|          0|
    |k_buf_0_val_5_addr_reg_1492                      |  11|   0|   11|          0|
    |or_cond_i_i_reg_1455                             |   1|   0|    1|          0|
    |or_cond_i_reg_1476                               |   1|   0|    1|          0|
    |p_Val2_1_reg_1548                                |  27|   0|   27|          0|
    |p_Val2_2_reg_1553                                |   8|   0|    8|          0|
    |p_Val2_86_0_2_reg_1538                           |  25|   0|   25|          0|
    |r_V_10_1_1_reg_1516                              |  21|   0|   21|          0|
    |right_border_buf_0_1_fu_196                      |   8|   0|    8|          0|
    |right_border_buf_0_2_fu_200                      |   8|   0|    8|          0|
    |right_border_buf_0_3_fu_204                      |   8|   0|    8|          0|
    |right_border_buf_0_4_fu_208                      |   8|   0|    8|          0|
    |right_border_buf_0_5_fu_212                      |   8|   0|    8|          0|
    |right_border_buf_0_s_fu_192                      |   8|   0|    8|          0|
    |row_assign_13_1_t_reg_1436                       |   2|   0|    2|          0|
    |row_assign_13_2_t_reg_1441                       |   2|   0|    2|          0|
    |row_assign_s_reg_1431                            |   2|   0|    2|          0|
    |src_kernel_win_0_va_12_reg_1532                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_16_reg_1521                  |   8|   0|    8|          0|
    |src_kernel_win_0_va_1_fu_172                     |   8|   0|    8|          0|
    |src_kernel_win_0_va_2_fu_176                     |   8|   0|    8|          0|
    |src_kernel_win_0_va_3_fu_180                     |   8|   0|    8|          0|
    |src_kernel_win_0_va_4_fu_184                     |   8|   0|    8|          0|
    |src_kernel_win_0_va_5_fu_188                     |   8|   0|    8|          0|
    |src_kernel_win_0_va_6_reg_1498                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_7_reg_1504                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_8_reg_1510                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_9_reg_1526                   |   8|   0|    8|          0|
    |src_kernel_win_0_va_fu_168                       |   8|   0|    8|          0|
    |t_V_2_reg_299                                    |  11|   0|   11|          0|
    |t_V_reg_288                                      |  10|   0|   10|          0|
    |tmp3_reg_1543                                    |  25|   0|   25|          0|
    |tmp_2_reg_1416                                   |   1|   0|    1|          0|
    |tmp_35_reg_1563                                  |   5|   0|    5|          0|
    |tmp_3_reg_1424                                   |   1|   0|    1|          0|
    |tmp_45_reg_1464                                  |   2|   0|    2|          0|
    |tmp_48_reg_1558                                  |   1|   0|    1|          0|
    |tmp_601_not_reg_1406                             |   1|   0|    1|          0|
    |tmp_645_1_reg_1420                               |   1|   0|    1|          0|
    |tmp_s_reg_1402                                   |   1|   0|    1|          0|
    |x_reg_1459                                       |  13|   0|   13|          0|
    |exitcond388_i_reg_1446                           |  64|  32|    1|          0|
    |or_cond_i_reg_1476                               |  64|  32|    1|          0|
    +-------------------------------------------------+----+----+-----+-----------+
    |Total                                            | 501|  64|  375|          0|
    +-------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      Filter2D.1     | return value |
|p_src_data_stream_V_dout     |  in |    8|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_empty_n  |  in |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_src_data_stream_V_read     | out |    1|   ap_fifo  | p_src_data_stream_V |    pointer   |
|p_dst_data_stream_V_din      | out |    8|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_full_n   |  in |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
|p_dst_data_stream_V_write    | out |    1|   ap_fifo  | p_dst_data_stream_V |    pointer   |
+-----------------------------+-----+-----+------------+---------------------+--------------+

