Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun Apr 11 13:21:33 2021
| Host         : DESKTOP-9AE4DJD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.151        0.000                      0                26919        0.025        0.000                      0                26919        3.750        0.000                       0                 11217  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.151        0.000                      0                26919        0.025        0.000                      0                26919        3.750        0.000                       0                 11217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 1.944ns (21.334%)  route 7.168ns (78.666%))
  Logic Levels:           12  (LUT4=1 LUT6=11)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.016ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.722     3.016    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X68Y18         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y18         FDRE (Prop_fdre_C_Q)         0.456     3.472 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[23]/Q
                         net (fo=22, routed)          0.935     4.407    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_2[22]
    SLICE_X68Y18         LUT4 (Prop_lut4_I2_O)        0.124     4.531 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1355/O
                         net (fo=5, routed)           0.460     4.991    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1355_n_2
    SLICE_X67Y18         LUT6 (Prop_lut6_I4_O)        0.124     5.115 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3008/O
                         net (fo=1, routed)           0.965     6.080    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_3008_n_2
    SLICE_X68Y18         LUT6 (Prop_lut6_I4_O)        0.124     6.204 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2996/O
                         net (fo=1, routed)           0.586     6.789    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2996_n_2
    SLICE_X73Y16         LUT6 (Prop_lut6_I1_O)        0.124     6.913 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2979/O
                         net (fo=1, routed)           0.427     7.340    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2979_n_2
    SLICE_X75Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.464 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2907/O
                         net (fo=1, routed)           0.297     7.761    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2907_n_2
    SLICE_X77Y15         LUT6 (Prop_lut6_I3_O)        0.124     7.885 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2691/O
                         net (fo=1, routed)           0.296     8.181    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2691_n_2
    SLICE_X77Y13         LUT6 (Prop_lut6_I2_O)        0.124     8.305 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2191/O
                         net (fo=1, routed)           0.711     9.016    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_2191_n_2
    SLICE_X73Y10         LUT6 (Prop_lut6_I3_O)        0.124     9.140 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1366/O
                         net (fo=1, routed)           0.453     9.593    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1366_n_2
    SLICE_X67Y10         LUT6 (Prop_lut6_I2_O)        0.124     9.717 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_579/O
                         net (fo=1, routed)           0.597    10.314    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_579_n_2
    SLICE_X58Y10         LUT6 (Prop_lut6_I2_O)        0.124    10.438 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_206/O
                         net (fo=1, routed)           0.424    10.862    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_206_n_2
    SLICE_X57Y12         LUT6 (Prop_lut6_I2_O)        0.124    10.986 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_62/O
                         net (fo=1, routed)           0.433    11.419    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_62_n_2
    SLICE_X57Y12         LUT6 (Prop_lut6_I3_O)        0.124    11.543 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9/O
                         net (fo=1, routed)           0.585    12.128    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_9_n_2
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.591    12.770    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.999    
                         clock uncertainty           -0.154    12.845    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    12.279    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -12.128    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.774ns  (logic 1.817ns (20.709%)  route 6.957ns (79.291%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.770ns = ( 12.770 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.735     3.029    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X78Y6          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y6          FDRE (Prop_fdre_C_Q)         0.419     3.448 r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/Q
                         net (fo=27, routed)          0.908     4.356    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_2[405]
    SLICE_X76Y6          LUT3 (Prop_lut3_I0_O)        0.296     4.652 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1194/O
                         net (fo=6, routed)           0.594     5.246    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1194_n_2
    SLICE_X78Y6          LUT5 (Prop_lut5_I4_O)        0.124     5.370 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1191/O
                         net (fo=11, routed)          0.648     6.018    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1191_n_2
    SLICE_X80Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.142 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_728/O
                         net (fo=17, routed)          0.838     6.981    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_728_n_2
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.105 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_309/O
                         net (fo=3, routed)           0.937     8.041    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_309_n_2
    SLICE_X71Y13         LUT2 (Prop_lut2_I1_O)        0.150     8.191 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_99/O
                         net (fo=15, routed)          1.053     9.244    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_99_n_2
    SLICE_X67Y15         LUT6 (Prop_lut6_I0_O)        0.332     9.576 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_405/O
                         net (fo=1, routed)           0.756    10.332    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_405_n_2
    SLICE_X61Y11         LUT5 (Prop_lut5_I0_O)        0.124    10.456 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_129/O
                         net (fo=1, routed)           0.598    11.054    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_129_n_2
    SLICE_X58Y11         LUT6 (Prop_lut6_I2_O)        0.124    11.178 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_26/O
                         net (fo=1, routed)           0.625    11.803    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_26_n_2
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.591    12.770    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                         clock pessimism              0.230    12.999    
                         clock uncertainty           -0.154    12.845    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[0])
                                                     -0.737    12.108    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.108    
                         arrival time                         -11.803    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_183_reg_17157_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 2.454ns (26.019%)  route 6.978ns (73.981%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.765     3.059    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      2.454     5.513 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[3]
                         net (fo=257, routed)         6.978    12.491    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[3]
    SLICE_X101Y14        FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_183_reg_17157_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.620    12.799    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X101Y14        FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_183_reg_17157_reg[3]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X101Y14        FDRE (Setup_fdre_C_D)       -0.067    12.808    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_183_reg_17157_reg[3]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -12.491    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.321ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_410_reg_19422_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.198ns  (logic 2.454ns (26.679%)  route 6.744ns (73.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.672ns = ( 12.672 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.767     3.061    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     5.515 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOBDO[1]
                         net (fo=256, routed)         6.744    12.260    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q1[1]
    SLICE_X49Y4          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_410_reg_19422_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.493    12.672    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X49Y4          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_410_reg_19422_reg[1]/C
                         clock pessimism              0.129    12.801    
                         clock uncertainty           -0.154    12.647    
    SLICE_X49Y4          FDRE (Setup_fdre_C_D)       -0.067    12.580    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_410_reg_19422_reg[1]
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_30_reg_15622_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.329ns  (logic 2.454ns (26.304%)  route 6.875ns (73.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.728ns = ( 12.729 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.767     3.061    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.515 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOBDO[7]
                         net (fo=256, routed)         6.875    12.391    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q1[7]
    SLICE_X72Y31         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_30_reg_15622_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.549    12.729    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X72Y31         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_30_reg_15622_reg[7]/C
                         clock pessimism              0.230    12.958    
                         clock uncertainty           -0.154    12.804    
    SLICE_X72Y31         FDRE (Setup_fdre_C_D)       -0.067    12.737    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_30_reg_15622_reg[7]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                         -12.391    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.358ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_174_reg_17062_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.393ns  (logic 2.454ns (26.125%)  route 6.939ns (73.875%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 12.795 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.767     3.061    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.515 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOBDO[7]
                         net (fo=256, routed)         6.939    12.455    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q1[7]
    SLICE_X93Y15         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_174_reg_17062_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.616    12.795    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X93Y15         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_174_reg_17062_reg[7]/C
                         clock pessimism              0.230    13.025    
                         clock uncertainty           -0.154    12.871    
    SLICE_X93Y15         FDRE (Setup_fdre_C_D)       -0.058    12.813    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_174_reg_17062_reg[7]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -12.455    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_136_reg_16682_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.454ns (26.145%)  route 6.932ns (73.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.767     3.061    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.515 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOBDO[7]
                         net (fo=256, routed)         6.932    12.448    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q1[7]
    SLICE_X91Y20         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_136_reg_16682_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.611    12.790    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X91Y20         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_136_reg_16682_reg[7]/C
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X91Y20         FDRE (Setup_fdre_C_D)       -0.047    12.819    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_136_reg_16682_reg[7]
  -------------------------------------------------------------------
                         required time                         12.819    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.372ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_197_reg_17297_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.376ns  (logic 2.454ns (26.172%)  route 6.922ns (73.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 12.799 - 10.000 ) 
    Source Clock Delay      (SCD):    3.059ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.765     3.059    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[5])
                                                      2.454     5.513 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOADO[5]
                         net (fo=257, routed)         6.922    12.436    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q0[5]
    SLICE_X99Y14         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_197_reg_17297_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.620    12.799    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X99Y14         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_197_reg_17297_reg[5]/C
                         clock pessimism              0.230    13.029    
                         clock uncertainty           -0.154    12.875    
    SLICE_X99Y14         FDRE (Setup_fdre_C_D)       -0.067    12.808    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_197_reg_17297_reg[5]
  -------------------------------------------------------------------
                         required time                         12.808    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DIBDI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.706ns  (logic 2.065ns (23.721%)  route 6.641ns (76.279%))
  Logic Levels:           10  (LUT2=1 LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.772ns = ( 12.772 - 10.000 ) 
    Source Clock Delay      (SCD):    3.029ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.735     3.029    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X78Y6          FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y6          FDRE (Prop_fdre_C_Q)         0.419     3.448 f  system_i/ACCEL/hw_conv_0/U0/ap_CS_fsm_reg[406]/Q
                         net (fo=27, routed)          0.908     4.356    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_2[405]
    SLICE_X76Y6          LUT3 (Prop_lut3_I0_O)        0.296     4.652 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1194/O
                         net (fo=6, routed)           0.594     5.246    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1194_n_2
    SLICE_X78Y6          LUT5 (Prop_lut5_I4_O)        0.124     5.370 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1191/O
                         net (fo=11, routed)          0.648     6.018    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1191_n_2
    SLICE_X80Y7          LUT6 (Prop_lut6_I4_O)        0.124     6.142 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_728/O
                         net (fo=17, routed)          0.838     6.981    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_728_n_2
    SLICE_X81Y13         LUT6 (Prop_lut6_I1_O)        0.124     7.105 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_309/O
                         net (fo=3, routed)           0.937     8.041    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_309_n_2
    SLICE_X71Y13         LUT2 (Prop_lut2_I1_O)        0.150     8.191 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_99/O
                         net (fo=15, routed)          0.692     8.884    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_99_n_2
    SLICE_X72Y16         LUT6 (Prop_lut6_I5_O)        0.332     9.216 f  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1903/O
                         net (fo=1, routed)           0.430     9.646    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1903_n_2
    SLICE_X72Y16         LUT6 (Prop_lut6_I4_O)        0.124     9.770 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1132/O
                         net (fo=1, routed)           0.644    10.414    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_1132_n_2
    SLICE_X62Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.538 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_431/O
                         net (fo=1, routed)           0.165    10.703    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_431_n_2
    SLICE_X62Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.827 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_136/O
                         net (fo=1, routed)           0.474    11.300    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_136_n_2
    SLICE_X55Y12         LUT6 (Prop_lut6_I5_O)        0.124    11.424 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_28/O
                         net (fo=1, routed)           0.310    11.734    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg_i_28_n_2
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.593    12.772    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism              0.230    13.001    
                         clock uncertainty           -0.154    12.847    
    RAMB18_X3Y4          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_DIBDI[6])
                                                     -0.737    12.110    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         12.110    
                         arrival time                         -11.735    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_126_reg_16582_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.386ns  (logic 2.454ns (26.145%)  route 6.932ns (73.855%))
  Logic Levels:           0  
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.790ns = ( 12.790 - 10.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.767     3.061    system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ap_clk
    RAMB18_X3Y4          RAMB18E1                                     r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y4          RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     5.515 r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_U/hw_conv_lbuf_0_ram_U/ram_reg/DOBDO[7]
                         net (fo=256, routed)         6.932    12.448    system_i/ACCEL/hw_conv_0/U0/lbuf_0_q1[7]
    SLICE_X90Y20         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_126_reg_16582_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       1.611    12.790    system_i/ACCEL/hw_conv_0/U0/ap_clk
    SLICE_X90Y20         FDRE                                         r  system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_126_reg_16582_reg[7]/C
                         clock pessimism              0.230    13.020    
                         clock uncertainty           -0.154    12.866    
    SLICE_X90Y20         FDRE (Setup_fdre_C_D)       -0.031    12.835    system_i/ACCEL/hw_conv_0/U0/lbuf_0_load_126_reg_16582_reg[7]
  -------------------------------------------------------------------
                         required time                         12.835    
                         arrival time                         -12.448    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.393%)  route 0.182ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.552     0.888    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y65         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[24]/Q
                         net (fo=1, routed)           0.182     1.234    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[24]
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.815     1.181    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.063     1.209    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.393%)  route 0.182ns (52.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.552     0.888    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y65         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[25]/Q
                         net (fo=1, routed)           0.182     1.234    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[25]
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.815     1.181    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.063     1.209    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.807%)  route 0.179ns (52.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.552     0.888    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X42Y65         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y65         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[23]/Q
                         net (fo=1, routed)           0.179     1.231    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[23]
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.815     1.181    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X50Y64         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.052     1.198    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.186ns (38.854%)  route 0.293ns (61.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.577     0.913    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/shandshake_r_reg/Q
                         net (fo=5, routed)           0.293     1.346    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/shandshake_r
    SLICE_X31Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.391 r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/bvalid_i_i_1/O
                         net (fo=1, routed)           0.000     1.391    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0_n_0
    SLICE_X31Y101        FDRE                                         r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.931     1.297    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y101        FDRE                                         r  system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                         clock pessimism             -0.035     1.262    
    SLICE_X31Y101        FDRE (Hold_fdre_C_D)         0.091     1.353    system_i/SYSTEM/PS2PL_AXI/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.359%)  route 0.207ns (52.640%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.565     0.901    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axi_lite_aclk
    SLICE_X33Y49         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_slverr_i_reg/Q
                         net (fo=2, routed)           0.207     1.248    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/p_7_out
    SLICE_X33Y51         LUT2 (Prop_lut2_I0_O)        0.045     1.293 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/dma_slverr_i_1/O
                         net (fo=1, routed)           0.000     1.293    system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_reg_1
    SLICE_X33Y51         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.826     1.192    system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X33Y51         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y51         FDRE (Hold_fdre_C_D)         0.091     1.253    system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/dma_slverr_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.164ns (38.163%)  route 0.266ns (61.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.557     0.893    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X46Y52         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y52         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.266     1.322    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg_1[0]
    SLICE_X42Y47         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.830     1.196    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y47         SRL16E                                       r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4/CLK
                         clock pessimism             -0.030     1.166    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.281    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][31]_srl4
  -------------------------------------------------------------------
                         required time                         -1.281    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.186ns (47.115%)  route 0.209ns (52.885%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.565     0.901    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axi_lite_aclk
    SLICE_X33Y49         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y49         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_decerr_i_reg/Q
                         net (fo=2, routed)           0.209     1.250    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/p_6_out
    SLICE_X33Y50         LUT4 (Prop_lut4_I1_O)        0.045     1.295 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_i_1/O
                         net (fo=1, routed)           0.000     1.295    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_i_1_n_0
    SLICE_X33Y50         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.826     1.192    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/s_axi_lite_aclk
    SLICE_X33Y50         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_reg/C
                         clock pessimism             -0.030     1.162    
    SLICE_X33Y50         FDRE (Hold_fdre_C_D)         0.091     1.253    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/mm2s_error_reg
  -------------------------------------------------------------------
                         required time                         -1.253    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.216ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.583     0.919    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X28Y31         FDRE                                         r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.059 r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][20]/Q
                         net (fo=2, routed)           0.119     1.178    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/w_accum_mesg[0]
    SLICE_X26Y31         SRLC32E                                      r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.850     1.216    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/aclk
    SLICE_X26Y31         SRLC32E                                      r  system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.263     0.953    
    SLICE_X26Y31         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.136    system_i/SYSTEM/PL2PS_AXI/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[100].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.135    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.134%)  route 0.216ns (56.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.558     0.894    system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/s_axi_lite_aclk
    SLICE_X34Y55         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y55         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  system_i/SYSTEM/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GEN_REG_FOR_SMPL.buffer_address_i_reg[9]/Q
                         net (fo=2, routed)           0.216     1.274    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/Q[9]
    SLICE_X32Y48         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.831     1.197    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/s_axi_lite_aclk
    SLICE_X32Y48         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.063     1.230    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[44]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.334%)  route 0.209ns (59.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.556     0.892    system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/s_axi_lite_aclk
    SLICE_X47Y55         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y55         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  system_i/SYSTEM/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data_reg[10]/Q
                         net (fo=1, routed)           0.209     1.241    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[66]_0[10]
    SLICE_X51Y55         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/SYSTEM/PS7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/SYSTEM/PS7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=11218, routed)       0.820     1.186    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_s2mm_aclk
    SLICE_X51Y55         FDRE                                         r  system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.046     1.197    system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/SYSTEM/PS7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y4   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y3   system_i/SYSTEM/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_3/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y37  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y42  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X14Y41  system_i/SYSTEM/PL2PS_AXI/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK



