// Seed: 2698331931
module module_0 (
    input wor id_0,
    input wire id_1,
    output wand id_2,
    output supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    output tri id_9,
    input uwire id_10
    , id_23,
    input uwire id_11,
    input wor id_12,
    input wor id_13,
    output uwire id_14,
    input uwire id_15,
    input uwire id_16,
    input supply0 id_17,
    input tri id_18,
    output wor id_19,
    input tri1 id_20,
    output tri id_21
);
  wire id_24;
  wire id_25, id_26;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    output wor id_2,
    input supply1 id_3
    , id_17,
    output wor id_4,
    input wire id_5,
    input uwire id_6,
    output tri1 id_7,
    input wor id_8#(
        .id_18(id_17),
        .id_19(1'b0 - 1),
        .id_20(id_13.id_19 & 1),
        .id_21(1 & id_13)
    ),
    inout supply0 id_9,
    input tri0 id_10,
    output supply0 id_11,
    input wor id_12,
    input uwire id_13,
    output tri1 id_14,
    output wor id_15
);
  assign id_9 = 1;
  module_0 modCall_1 (
      id_0,
      id_13,
      id_7,
      id_2,
      id_2,
      id_3,
      id_14,
      id_7,
      id_0,
      id_15,
      id_12,
      id_12,
      id_9,
      id_13,
      id_11,
      id_8,
      id_12,
      id_1,
      id_1,
      id_9,
      id_8,
      id_2
  );
  assign modCall_1.type_27 = 0;
  assign id_20[1] = id_10;
  assign id_15 = 1;
  assign id_15 = id_6;
endmodule
