// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcve2_alu.h for the primary calling header

#include "verilated.h"

#include "Vcve2_alu__Syms.h"
#include "Vcve2_alu__Syms.h"
#include "Vcve2_alu___024root.h"

VL_ATTR_COLD void Vcve2_alu___024root___configure_coverage(Vcve2_alu___024root* vlSelf, bool first) {
    if (false && vlSelf) {}  // Prevent unused
    Vcve2_alu__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcve2_alu___024root___configure_coverage\n"); );
    // Body
    if (false && first) {}  // Prevent unused
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[0]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[1]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[2]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[3]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[4]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[5]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[6]), first, "dut_verilog/cve2_alu.sv", 18, 29, ".cve2_alu", "v_toggle/cve2_alu", "operator_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "dut_verilog/cve2_alu.sv", 19, 29, ".cve2_alu", "v_toggle/cve2_alu", "clk_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[8]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[9]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[10]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[11]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[12]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[13]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[14]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[15]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[16]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[17]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[18]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[19]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[20]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[21]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[22]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[23]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[24]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[25]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[26]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[27]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[28]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[29]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[30]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[31]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[32]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[33]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[34]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[35]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[36]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[37]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[38]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[39]), first, "dut_verilog/cve2_alu.sv", 20, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[40]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[41]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[42]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[43]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[44]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[45]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[46]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[47]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[48]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[49]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[50]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[51]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[52]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[53]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[54]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[55]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[56]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[57]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[58]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[59]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[60]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[61]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[62]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[63]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[64]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[65]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[66]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[67]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[68]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[69]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[70]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[71]), first, "dut_verilog/cve2_alu.sv", 21, 29, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[72]), first, "dut_verilog/cve2_alu.sv", 23, 29, ".cve2_alu", "v_toggle/cve2_alu", "instr_first_cycle_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[73]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[74]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[75]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[76]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[77]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[78]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[79]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[80]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[81]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[82]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[83]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[84]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[85]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[86]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[87]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[88]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[89]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[90]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[91]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[92]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[93]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[94]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[95]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[96]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[97]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[98]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[99]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[100]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[101]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[102]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[103]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[104]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[105]), first, "dut_verilog/cve2_alu.sv", 25, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_a_i[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[106]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[107]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[108]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[109]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[110]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[111]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[112]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[113]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[114]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[115]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[116]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[117]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[118]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[119]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[120]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[121]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[122]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[123]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[124]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[125]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[126]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[127]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[128]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[129]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[130]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[131]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[132]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[133]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[134]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[135]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[136]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[137]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[138]), first, "dut_verilog/cve2_alu.sv", 26, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_operand_b_i[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[139]), first, "dut_verilog/cve2_alu.sv", 28, 29, ".cve2_alu", "v_toggle/cve2_alu", "multdiv_sel_i", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[140]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[141]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[142]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[143]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[144]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[145]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[146]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[147]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[148]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[149]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[150]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[151]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[152]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[153]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[154]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[155]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[156]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[157]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[158]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[159]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[160]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[161]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[162]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[163]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[164]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[165]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[166]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[167]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[168]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[169]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[170]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[171]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[0][31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[172]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[173]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[174]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[175]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[176]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[177]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[178]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[179]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[180]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[181]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[182]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[183]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[184]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[185]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[186]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[187]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[188]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[189]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[190]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[191]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[192]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[193]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[194]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[195]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[196]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[197]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[198]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[199]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[200]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[201]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[202]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[203]), first, "dut_verilog/cve2_alu.sv", 30, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_q_i[1][31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[204]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[205]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[206]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[207]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[208]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[209]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[210]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[211]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[212]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[213]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[214]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[215]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[216]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[217]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[218]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[219]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[220]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[221]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[222]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[223]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[224]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[225]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[226]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[227]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[228]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[229]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[230]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[231]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[232]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[233]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[234]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[235]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[0][31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[236]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[237]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[238]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[239]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[240]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[241]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[242]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[243]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[244]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[245]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[246]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[247]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[248]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[249]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[250]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[251]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[252]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[253]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[254]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[255]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[256]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[257]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[258]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[259]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[260]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[261]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[262]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[263]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[264]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[265]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[266]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[267]), first, "dut_verilog/cve2_alu.sv", 31, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_d_o[1][31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 32, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_we_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 32, 29, ".cve2_alu", "v_toggle/cve2_alu", "imd_val_we_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "dut_verilog/cve2_alu.sv", 34, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[301]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[302]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[303]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[304]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[305]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[306]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[307]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[308]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[309]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[310]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[311]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[312]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[313]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[314]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[315]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[316]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[317]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[318]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[319]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[320]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[321]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[322]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[323]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[324]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[325]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[326]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[327]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[328]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[329]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[330]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[331]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[332]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[333]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[334]), first, "dut_verilog/cve2_alu.sv", 35, 29, ".cve2_alu", "v_toggle/cve2_alu", "adder_result_ext_o[33]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[335]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[336]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[337]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[338]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[339]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[340]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[341]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[342]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[343]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[344]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[345]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[346]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[347]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[348]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[349]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[350]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[351]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[352]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[353]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[354]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[355]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[356]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[357]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[358]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[359]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[360]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[361]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[362]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[363]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[364]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[365]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[366]), first, "dut_verilog/cve2_alu.sv", 37, 29, ".cve2_alu", "v_toggle/cve2_alu", "result_o[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[367]), first, "dut_verilog/cve2_alu.sv", 38, 29, ".cve2_alu", "v_toggle/cve2_alu", "comparison_result_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "dut_verilog/cve2_alu.sv", 39, 29, ".cve2_alu", "v_toggle/cve2_alu", "is_equal_result_o", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[7]), first, "dut_verilog/cve2_alu.sv", 43, 8, ".cve2_alu", "v_toggle/cve2_alu", "unused", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[369]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[370]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[371]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[372]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[373]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[374]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[375]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[376]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[377]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[378]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[379]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[380]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[381]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[382]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[383]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[384]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[385]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[386]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[387]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[388]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[389]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[390]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[391]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[392]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[393]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[394]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[395]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[396]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[397]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[398]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[399]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[400]), first, "dut_verilog/cve2_alu.sv", 47, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_a_rev[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[401]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[402]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[403]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[404]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[405]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[406]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[407]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[408]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[409]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[410]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[411]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[412]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[413]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[414]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[415]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[416]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[417]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[418]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[419]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[420]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[421]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[422]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[423]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[424]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[425]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[426]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[427]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[428]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[429]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[430]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[431]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[432]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[433]), first, "dut_verilog/cve2_alu.sv", 48, 16, ".cve2_alu", "v_toggle/cve2_alu", "operand_b_neg[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 59, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_op_a_shift1", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 60, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_op_a_shift2", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 61, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_op_a_shift3", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[434]), first, "dut_verilog/cve2_alu.sv", 62, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_op_b_negate", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[435]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[436]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[437]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[438]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[439]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[440]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[441]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[442]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[443]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[444]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[445]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[446]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[447]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[448]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[449]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[450]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[451]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[452]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[453]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[454]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[455]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[456]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[457]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[458]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[459]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[460]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[461]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[462]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[463]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[464]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[465]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[466]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[467]), first, "dut_verilog/cve2_alu.sv", 63, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_a[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[468]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[469]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[470]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[471]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[472]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[473]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[474]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[475]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[476]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[477]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[478]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[479]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[480]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[481]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[482]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[483]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[484]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[485]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[486]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[487]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[488]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[489]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[490]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[491]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[492]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[493]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[494]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[495]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[496]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[497]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[498]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[499]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[500]), first, "dut_verilog/cve2_alu.sv", 63, 28, ".cve2_alu", "v_toggle/cve2_alu", "adder_in_b[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[269]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[270]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[271]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[272]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[273]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[274]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[275]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[276]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[277]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[278]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[279]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[280]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[281]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[282]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[283]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[284]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[285]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[286]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[287]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[288]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[289]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[290]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[291]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[292]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[293]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[294]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[295]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[296]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[297]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[298]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[299]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[300]), first, "dut_verilog/cve2_alu.sv", 64, 16, ".cve2_alu", "v_toggle/cve2_alu", "adder_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[501]), first, "dut_verilog/cve2_alu.sv", 83, 25, ".cve2_alu", "v_line/cve2_alu", "case", "83");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[502]), first, "dut_verilog/cve2_alu.sv", 86, 19, ".cve2_alu", "v_branch/cve2_alu", "if", "86");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[503]), first, "dut_verilog/cve2_alu.sv", 86, 20, ".cve2_alu", "v_branch/cve2_alu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[504]), first, "dut_verilog/cve2_alu.sv", 86, 17, ".cve2_alu", "v_line/cve2_alu", "case", "86");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[505]), first, "dut_verilog/cve2_alu.sv", 87, 19, ".cve2_alu", "v_branch/cve2_alu", "if", "87");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[506]), first, "dut_verilog/cve2_alu.sv", 87, 20, ".cve2_alu", "v_branch/cve2_alu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[507]), first, "dut_verilog/cve2_alu.sv", 87, 17, ".cve2_alu", "v_line/cve2_alu", "case", "87");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[508]), first, "dut_verilog/cve2_alu.sv", 88, 19, ".cve2_alu", "v_branch/cve2_alu", "if", "88");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[509]), first, "dut_verilog/cve2_alu.sv", 88, 20, ".cve2_alu", "v_branch/cve2_alu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[510]), first, "dut_verilog/cve2_alu.sv", 88, 17, ".cve2_alu", "v_line/cve2_alu", "case", "88");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[511]), first, "dut_verilog/cve2_alu.sv", 90, 7, ".cve2_alu", "v_line/cve2_alu", "case", "90");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[512]), first, "dut_verilog/cve2_alu.sv", 66, 3, ".cve2_alu", "v_line/cve2_alu", "block", "66-71");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[513]), first, "dut_verilog/cve2_alu.sv", 97, 20, ".cve2_alu", "v_line/cve2_alu", "case", "97");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[514]), first, "dut_verilog/cve2_alu.sv", 98, 24, ".cve2_alu", "v_line/cve2_alu", "case", "98");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[515]), first, "dut_verilog/cve2_alu.sv", 99, 24, ".cve2_alu", "v_line/cve2_alu", "case", "99");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[516]), first, "dut_verilog/cve2_alu.sv", 100, 24, ".cve2_alu", "v_line/cve2_alu", "case", "100");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[517]), first, "dut_verilog/cve2_alu.sv", 101, 7, ".cve2_alu", "v_line/cve2_alu", "case", "101");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[518]), first, "dut_verilog/cve2_alu.sv", 95, 3, ".cve2_alu", "v_line/cve2_alu", "block", "95-96");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[519]), first, "dut_verilog/cve2_alu.sv", 109, 20, ".cve2_alu", "v_line/cve2_alu", "case", "109");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[520]), first, "dut_verilog/cve2_alu.sv", 110, 24, ".cve2_alu", "v_line/cve2_alu", "case", "110");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[521]), first, "dut_verilog/cve2_alu.sv", 111, 7, ".cve2_alu", "v_line/cve2_alu", "case", "111");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[522]), first, "dut_verilog/cve2_alu.sv", 107, 3, ".cve2_alu", "v_line/cve2_alu", "block", "107-108");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[368]), first, "dut_verilog/cve2_alu.sv", 126, 9, ".cve2_alu", "v_toggle/cve2_alu", "is_equal", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[523]), first, "dut_verilog/cve2_alu.sv", 127, 9, ".cve2_alu", "v_toggle/cve2_alu", "is_greater_equal", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[524]), first, "dut_verilog/cve2_alu.sv", 128, 9, ".cve2_alu", "v_toggle/cve2_alu", "cmp_signed", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[525]), first, "dut_verilog/cve2_alu.sv", 137, 14, ".cve2_alu", "v_line/cve2_alu", "case", "137");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[526]), first, "dut_verilog/cve2_alu.sv", 139, 7, ".cve2_alu", "v_line/cve2_alu", "case", "139");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[527]), first, "dut_verilog/cve2_alu.sv", 130, 3, ".cve2_alu", "v_line/cve2_alu", "block", "130-131");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[528]), first, "dut_verilog/cve2_alu.sv", 148, 5, ".cve2_alu", "v_branch/cve2_alu", "if", "148-149");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[529]), first, "dut_verilog/cve2_alu.sv", 148, 6, ".cve2_alu", "v_branch/cve2_alu", "else", "150-151");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[530]), first, "dut_verilog/cve2_alu.sv", 147, 3, ".cve2_alu", "v_line/cve2_alu", "block", "147");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[531]), first, "dut_verilog/cve2_alu.sv", 168, 9, ".cve2_alu", "v_toggle/cve2_alu", "cmp_result", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[532]), first, "dut_verilog/cve2_alu.sv", 172, 13, ".cve2_alu", "v_line/cve2_alu", "case", "172");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[533]), first, "dut_verilog/cve2_alu.sv", 173, 13, ".cve2_alu", "v_line/cve2_alu", "case", "173");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[534]), first, "dut_verilog/cve2_alu.sv", 175, 25, ".cve2_alu", "v_line/cve2_alu", "case", "175");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[535]), first, "dut_verilog/cve2_alu.sv", 178, 25, ".cve2_alu", "v_line/cve2_alu", "case", "178");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[536]), first, "dut_verilog/cve2_alu.sv", 180, 7, ".cve2_alu", "v_line/cve2_alu", "case", "180");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[537]), first, "dut_verilog/cve2_alu.sv", 170, 3, ".cve2_alu", "v_line/cve2_alu", "block", "170-171");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[538]), first, "dut_verilog/cve2_alu.sv", 253, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_left", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 254, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_ones", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[539]), first, "dut_verilog/cve2_alu.sv", 255, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_arith", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 256, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_funnel", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 257, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_sbmode", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[540]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[541]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[542]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[543]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[544]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[545]), first, "dut_verilog/cve2_alu.sv", 258, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[546]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[547]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[548]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[549]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[550]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[551]), first, "dut_verilog/cve2_alu.sv", 259, 15, ".cve2_alu", "v_toggle/cve2_alu", "shift_amt_compl[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[552]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[553]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[554]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[555]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[556]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[557]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[558]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[559]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[560]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[561]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[562]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[563]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[564]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[565]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[566]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[567]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[568]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[569]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[570]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[571]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[572]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[573]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[574]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[575]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[576]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[577]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[578]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[579]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[580]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[581]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[582]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[583]), first, "dut_verilog/cve2_alu.sv", 261, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_operand[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[584]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[585]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[586]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[587]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[588]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[589]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[590]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[591]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[592]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[593]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[594]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[595]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[596]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[597]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[598]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[599]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[600]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[601]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[602]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[603]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[604]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[605]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[606]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[607]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[608]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[609]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[610]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[611]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[612]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[613]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[614]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[615]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[616]), first, "dut_verilog/cve2_alu.sv", 262, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext_signed[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[617]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[618]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[619]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[620]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[621]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[622]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[623]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[624]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[625]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[626]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[627]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[628]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[629]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[630]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[631]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[632]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[633]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[634]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[635]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[636]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[637]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[638]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[639]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[640]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[641]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[642]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[643]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[644]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[645]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[646]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[647]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[648]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[649]), first, "dut_verilog/cve2_alu.sv", 263, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_ext[32]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[650]), first, "dut_verilog/cve2_alu.sv", 264, 23, ".cve2_alu", "v_toggle/cve2_alu", "unused_shift_result_ext", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[651]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[652]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[653]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[654]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[655]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[656]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[657]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[658]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[659]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[660]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[661]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[662]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[663]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[664]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[665]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[666]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[667]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[668]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[669]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[670]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[671]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[672]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[673]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[674]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[675]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[676]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[677]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[678]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[679]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[680]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[681]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[682]), first, "dut_verilog/cve2_alu.sv", 265, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[683]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[684]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[685]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[686]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[687]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[688]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[689]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[690]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[691]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[692]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[693]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[694]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[695]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[696]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[697]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[698]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[699]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[700]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[701]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[702]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[703]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[704]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[705]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[706]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[707]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[708]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[709]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[710]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[711]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[712]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[713]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[714]), first, "dut_verilog/cve2_alu.sv", 266, 23, ".cve2_alu", "v_toggle/cve2_alu", "shift_result_rev[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 269, 9, ".cve2_alu", "v_toggle/cve2_alu", "bfp_op", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[715]), first, "dut_verilog/cve2_alu.sv", 270, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_len[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[716]), first, "dut_verilog/cve2_alu.sv", 270, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_len[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[717]), first, "dut_verilog/cve2_alu.sv", 270, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_len[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[718]), first, "dut_verilog/cve2_alu.sv", 270, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_len[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[719]), first, "dut_verilog/cve2_alu.sv", 270, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_len[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[720]), first, "dut_verilog/cve2_alu.sv", 271, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_off[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[721]), first, "dut_verilog/cve2_alu.sv", 271, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_off[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[722]), first, "dut_verilog/cve2_alu.sv", 271, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_off[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[723]), first, "dut_verilog/cve2_alu.sv", 271, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_off[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[724]), first, "dut_verilog/cve2_alu.sv", 271, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_off[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 272, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 273, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_mask_rev[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 274, 16, ".cve2_alu", "v_toggle/cve2_alu", "bfp_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[725]), first, "dut_verilog/cve2_alu.sv", 294, 5, ".cve2_alu", "v_branch/cve2_alu", "if", "294-295");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[726]), first, "dut_verilog/cve2_alu.sv", 294, 6, ".cve2_alu", "v_branch/cve2_alu", "else", "296-299");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[727]), first, "dut_verilog/cve2_alu.sv", 293, 3, ".cve2_alu", "v_line/cve2_alu", "block", "293");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[728]), first, "dut_verilog/cve2_alu.sv", 317, 14, ".cve2_alu", "v_line/cve2_alu", "case", "317");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[729]), first, "dut_verilog/cve2_alu.sv", 318, 14, ".cve2_alu", "v_line/cve2_alu", "case", "318");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[730]), first, "dut_verilog/cve2_alu.sv", 319, 14, ".cve2_alu", "v_line/cve2_alu", "case", "319");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[731]), first, "dut_verilog/cve2_alu.sv", 320, 14, ".cve2_alu", "v_line/cve2_alu", "case", "320");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[732]), first, "dut_verilog/cve2_alu.sv", 321, 14, ".cve2_alu", "v_line/cve2_alu", "case", "321");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[733]), first, "dut_verilog/cve2_alu.sv", 322, 14, ".cve2_alu", "v_line/cve2_alu", "case", "322-323");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[734]), first, "dut_verilog/cve2_alu.sv", 324, 14, ".cve2_alu", "v_line/cve2_alu", "case", "324-325");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[735]), first, "dut_verilog/cve2_alu.sv", 326, 7, ".cve2_alu", "v_line/cve2_alu", "case", "326");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[736]), first, "dut_verilog/cve2_alu.sv", 328, 5, ".cve2_alu", "v_branch/cve2_alu", "if", "328-329");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[737]), first, "dut_verilog/cve2_alu.sv", 328, 6, ".cve2_alu", "v_branch/cve2_alu", "else", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[738]), first, "dut_verilog/cve2_alu.sv", 315, 3, ".cve2_alu", "v_line/cve2_alu", "block", "315-316");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[739]), first, "dut_verilog/cve2_alu.sv", 347, 15, ".cve2_alu", "v_line/cve2_alu", "case", "347");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[740]), first, "dut_verilog/cve2_alu.sv", 348, 21, ".cve2_alu", "v_line/cve2_alu", "case", "348");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[741]), first, "dut_verilog/cve2_alu.sv", 349, 9, ".cve2_alu", "v_line/cve2_alu", "case", "349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[742]), first, "dut_verilog/cve2_alu.sv", 343, 5, ".cve2_alu", "v_branch/cve2_alu", "if", "343-344");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[743]), first, "dut_verilog/cve2_alu.sv", 343, 6, ".cve2_alu", "v_branch/cve2_alu", "else", "345-346");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[744]), first, "dut_verilog/cve2_alu.sv", 360, 5, ".cve2_alu", "v_line/cve2_alu", "block", "360-361");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[745]), first, "dut_verilog/cve2_alu.sv", 340, 3, ".cve2_alu", "v_line/cve2_alu", "block", "340,353-355,357-358,360,364");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[746]), first, "dut_verilog/cve2_alu.sv", 372, 9, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[747]), first, "dut_verilog/cve2_alu.sv", 373, 9, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[748]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[749]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[750]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[751]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[752]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[753]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[754]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[755]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[756]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[757]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[758]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[759]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[760]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[761]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[762]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[763]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[764]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[765]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[766]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[767]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[768]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[769]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[770]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[771]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[772]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[773]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[774]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[775]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[776]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[777]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[778]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[779]), first, "dut_verilog/cve2_alu.sv", 374, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_operand_b[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[780]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[781]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[782]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[783]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[784]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[785]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[786]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[787]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[788]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[789]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[790]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[791]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[792]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[793]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[794]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[795]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[796]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[797]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[798]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[799]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[800]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[801]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[802]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[803]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[804]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[805]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[806]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[807]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[808]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[809]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[810]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[811]), first, "dut_verilog/cve2_alu.sv", 375, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_or_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[812]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[813]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[814]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[815]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[816]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[817]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[818]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[819]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[820]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[821]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[822]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[823]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[824]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[825]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[826]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[827]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[828]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[829]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[830]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[831]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[832]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[833]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[834]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[835]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[836]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[837]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[838]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[839]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[840]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[841]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[842]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[843]), first, "dut_verilog/cve2_alu.sv", 376, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_and_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[844]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[845]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[846]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[847]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[848]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[849]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[850]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[851]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[852]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[853]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[854]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[855]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[856]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[857]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[858]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[859]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[860]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[861]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[862]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[863]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[864]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[865]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[866]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[867]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[868]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[869]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[870]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[871]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[872]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[873]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[874]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[875]), first, "dut_verilog/cve2_alu.sv", 377, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_xor_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[876]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[877]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[878]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[879]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[880]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[881]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[882]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[883]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[884]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[885]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[886]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[887]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[888]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[889]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[890]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[891]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[892]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[893]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[894]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[895]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[896]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[897]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[898]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[899]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[900]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[901]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[902]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[903]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[904]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[905]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[906]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[907]), first, "dut_verilog/cve2_alu.sv", 378, 16, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[908]), first, "dut_verilog/cve2_alu.sv", 380, 9, ".cve2_alu", "v_toggle/cve2_alu", "bwlogic_op_b_negate", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[909]), first, "dut_verilog/cve2_alu.sv", 387, 15, ".cve2_alu", "v_line/cve2_alu", "case", "387");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[910]), first, "dut_verilog/cve2_alu.sv", 388, 15, ".cve2_alu", "v_line/cve2_alu", "case", "388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[911]), first, "dut_verilog/cve2_alu.sv", 389, 7, ".cve2_alu", "v_line/cve2_alu", "case", "389");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[912]), first, "dut_verilog/cve2_alu.sv", 382, 3, ".cve2_alu", "v_line/cve2_alu", "block", "382-383");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[913]), first, "dut_verilog/cve2_alu.sv", 404, 17, ".cve2_alu", "v_line/cve2_alu", "case", "404");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[914]), first, "dut_verilog/cve2_alu.sv", 405, 18, ".cve2_alu", "v_line/cve2_alu", "case", "405");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[915]), first, "dut_verilog/cve2_alu.sv", 406, 7, ".cve2_alu", "v_line/cve2_alu", "case", "406");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[916]), first, "dut_verilog/cve2_alu.sv", 402, 3, ".cve2_alu", "v_line/cve2_alu", "block", "402-403");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 410, 16, ".cve2_alu", "v_toggle/cve2_alu", "bitcnt_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 411, 16, ".cve2_alu", "v_toggle/cve2_alu", "minmax_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 412, 16, ".cve2_alu", "v_toggle/cve2_alu", "pack_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 413, 16, ".cve2_alu", "v_toggle/cve2_alu", "sext_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 414, 16, ".cve2_alu", "v_toggle/cve2_alu", "singlebit_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 415, 16, ".cve2_alu", "v_toggle/cve2_alu", "rev_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 416, 16, ".cve2_alu", "v_toggle/cve2_alu", "shuffle_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 417, 16, ".cve2_alu", "v_toggle/cve2_alu", "xperm_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 418, 16, ".cve2_alu", "v_toggle/cve2_alu", "butterfly_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 419, 16, ".cve2_alu", "v_toggle/cve2_alu", "invbutterfly_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 420, 16, ".cve2_alu", "v_toggle/cve2_alu", "clmul_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[0]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[1]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[2]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[3]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[4]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[5]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[6]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[7]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[8]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[9]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[10]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[11]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[12]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[13]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[14]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[15]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[16]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[17]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[18]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[19]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[20]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[21]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[22]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[23]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[24]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[25]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[26]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[27]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[28]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[29]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[30]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 421, 16, ".cve2_alu", "v_toggle/cve2_alu", "multicycle_result[31]", "");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[917]), first, "dut_verilog/cve2_alu.sv", 1337, 25, ".cve2_alu", "v_line/cve2_alu", "case", "1337");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[918]), first, "dut_verilog/cve2_alu.sv", 1343, 17, ".cve2_alu", "v_line/cve2_alu", "case", "1343");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[919]), first, "dut_verilog/cve2_alu.sv", 1349, 24, ".cve2_alu", "v_line/cve2_alu", "case", "1349");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[920]), first, "dut_verilog/cve2_alu.sv", 1352, 27, ".cve2_alu", "v_line/cve2_alu", "case", "1352");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[921]), first, "dut_verilog/cve2_alu.sv", 1355, 44, ".cve2_alu", "v_line/cve2_alu", "case", "1355");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[922]), first, "dut_verilog/cve2_alu.sv", 1361, 25, ".cve2_alu", "v_line/cve2_alu", "case", "1361");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[923]), first, "dut_verilog/cve2_alu.sv", 1365, 25, ".cve2_alu", "v_line/cve2_alu", "case", "1365");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[924]), first, "dut_verilog/cve2_alu.sv", 1369, 15, ".cve2_alu", "v_line/cve2_alu", "case", "1369");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[925]), first, "dut_verilog/cve2_alu.sv", 1373, 16, ".cve2_alu", "v_line/cve2_alu", "case", "1373");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[926]), first, "dut_verilog/cve2_alu.sv", 1376, 27, ".cve2_alu", "v_line/cve2_alu", "case", "1376");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[927]), first, "dut_verilog/cve2_alu.sv", 1388, 37, ".cve2_alu", "v_line/cve2_alu", "case", "1388");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[928]), first, "dut_verilog/cve2_alu.sv", 1392, 25, ".cve2_alu", "v_line/cve2_alu", "case", "1392");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[929]), first, "dut_verilog/cve2_alu.sv", 1395, 25, ".cve2_alu", "v_line/cve2_alu", "case", "1395");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[930]), first, "dut_verilog/cve2_alu.sv", 1398, 14, ".cve2_alu", "v_line/cve2_alu", "case", "1398");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[931]), first, "dut_verilog/cve2_alu.sv", 1402, 17, ".cve2_alu", "v_line/cve2_alu", "case", "1402");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[932]), first, "dut_verilog/cve2_alu.sv", 1404, 7, ".cve2_alu", "v_line/cve2_alu", "case", "1404");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[933]), first, "dut_verilog/cve2_alu.sv", 1330, 3, ".cve2_alu", "v_line/cve2_alu", "block", "1330-1331,1333");
    vlSelf->__vlCoverInsert(&(vlSymsp->__Vcoverage[268]), first, "dut_verilog/cve2_alu.sv", 1408, 9, ".cve2_alu", "v_toggle/cve2_alu", "unused_shift_amt_compl", "");
}
