library ieee;
use ieee.std_logic_1164.all;
entity topLevel is port(
		sel:				in 	std_logic_vector(2 downto 0); -- Selector de programas
		x0,y0,z0,w0: 	in 	std_logic;
		out1,out2:		out	std_logic;
);
end topLevel

architecture practica of topLevel is
begin
	case sel is
	when "001" => 
		out1<=x0 and y0;
		out2<=x0 and y0;
	end case
	
	
end practica