{
    "code": "```verilog\nmodule TopModule (\n  input logic clk,\n  input logic w,\n  input logic R,\n  input logic E,\n  input logic L,\n  input logic rst,\n  output logic Q\n);\n  always @(posedge clk) begin\n    if (rst) begin\n      Q <= 1'b0;\n    end else if (L) begin\n      Q <= R;\n    end else if (E) begin\n      Q <= w;\n    end\n  end\nendmodule\n```",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "S"
    }
}