# Reading E:/fpga_user/fpga_soft/Modelsim_10.5/tcl/vsim/pref.tcl
# //  ModelSim SE-64 10.5 Feb 13 2016 
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do cmd.do
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt".  Locker is Administrator@HEEYX.
# ** Warning: (vdel-134) Unable to remove locked optimized design "_opt1".  Locker is Administrator@HEEYX.
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim SE-64 vmap 10.5 Lib Mapping Utility 2016.02 Feb 13 2016
# vmap work work 
# Modifying E:/fpga_user/fpga_soft/Modelsim_10.5/win64/../modelsim.ini
# Compiling user design and testbench...
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 04:03:15 on Oct 12,2025
# vlog -reportprogress 300 -sv ../../rtl/spi/simple_spi_master.v 
# -- Compiling module simple_spi_master
# 
# Top level modules:
# 	simple_spi_master
# End time: 04:03:15 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 04:03:15 on Oct 12,2025
# vlog -reportprogress 300 -sv ../../rtl/spi/spi_handler.v 
# -- Compiling module spi_handler
# 
# Top level modules:
# 	spi_handler
# End time: 04:03:15 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim SE-64 vlog 10.5 Compiler 2016.02 Feb 13 2016
# Start time: 04:03:15 on Oct 12,2025
# vlog -reportprogress 300 -sv ../../tb/spi_handler_tb.v 
# -- Compiling module spi_handler_tb
# 
# Top level modules:
# 	spi_handler_tb
# End time: 04:03:15 on Oct 12,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Starting simulation...
# vsim work.spi_handler_tb -voptargs=""+acc"" -t ps 
# Start time: 04:03:15 on Oct 12,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "spi_handler(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "simple_spi_master(fast)".
# Loading sv_std.std
# Loading work.spi_handler_tb(fast)
# Loading work.spi_handler(fast)
# Loading work.simple_spi_master(fast)
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Administrator  Hostname: HEEYX  ProcessID: 34480
#           Attempting to use alternate WLF file "./wlftzae1vq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzae1vq
# === SPI Handler Testbench Start ===
# Testing SPI command format: [write_len, read_len, data...]
# --- TEST 4: Simple SPI (1 byte write, 1 byte read) ---
# Time               150000: === Starting SPI Command: Type=0x11, TotalLen=3 (write_len=1, read_len=1) ===
# Time               192000: SPI_HANDLER state 0 -> 1
# Time               192000: SPI_HANDLER: WAIT_HEADER
# Time               225000: CMD_DATA_VALID: index=0, data=0x01
# Time               242000: HEADER_PARSING: write_len=1
# Time               275000: CMD_DATA_VALID: index=1, data=0x01
# Time               292000: SPI_HANDLER state 1 -> 2
# Time               292000: SPI_HANDLER: TX_PHASE
# Time               325000: CMD_DATA_VALID: index=2, data=0xde
# Time               342000: SPI_HANDLER state 2 -> 4
# Time               342000: SPI_HANDLER: WAIT_SPI_DONE
# Time               342000: SPI_MASTER: Start transmission, tx_byte=0xde
# Time               358000: SPI_SLAVE: Loading byte[0]=0xa5
# Time               375000: SPI_IF: CS Asserted
# Time               375000: === SPI Command Frame Sent ===
# Time               875000: SPI_SLAVE: Received byte[0]=0xde
# Time               958000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time               975000: SPI_IF: CS Deasserted
# Time               975000: SPI_HANDLER state 4 -> 5
# Time               975000: SPI_HANDLER: UPLOAD_BYTE
# Time               991000: UPLOAD[0]: Source=0x03, Data=0xa5
# Time               991000: SPI_HANDLER state 5 -> 3
# Time               991000: SPI_HANDLER: RX_PHASE
# Time              1008000: SPI_MASTER: Start transmission, tx_byte=0x00
# Time              1008000: SPI_HANDLER state 3 -> 4
# Time              1008000: SPI_HANDLER: WAIT_SPI_DONE
# Time              1025000: SPI_SLAVE: Loading byte[0]=0xa5
# Time              1041000: SPI_IF: CS Asserted
# Time              1541000: SPI_SLAVE: Received byte[0]=0x00
# Time              1624000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time              1641000: SPI_IF: CS Deasserted
# Time              1641000: SPI_HANDLER state 4 -> 0
# Time              1641000: SPI_HANDLER: IDLE
# Time              1658000: HEADER_PARSED: write_len=1, read_len=1
# --- TEST 4 Complete ---
# --- TEST 1: SPI Write Only (4 bytes write, 0 bytes read) ---
# Time              4624000: === Starting SPI Command: Type=0x11, TotalLen=6 (write_len=4, read_len=0) ===
# Time              4673000: SPI_HANDLER state 0 -> 1
# Time              4673000: SPI_HANDLER: WAIT_HEADER
# Time              4706000: CMD_DATA_VALID: index=0, data=0x04
# Time              4723000: HEADER_PARSING: write_len=4
# Time              4756000: CMD_DATA_VALID: index=1, data=0x00
# Time              4773000: SPI_HANDLER state 1 -> 2
# Time              4773000: SPI_HANDLER: TX_PHASE
# Time              4806000: CMD_DATA_VALID: index=2, data=0xde
# Time              4823000: SPI_HANDLER state 2 -> 4
# Time              4823000: SPI_HANDLER: WAIT_SPI_DONE
# Time              4823000: SPI_MASTER: Start transmission, tx_byte=0xde
# Time              4840000: SPI_SLAVE: Loading byte[0]=0xa5
# Time              4856000: SPI_IF: CS Asserted
# Time              5356000: SPI_SLAVE: Received byte[0]=0xde
# Time              5439000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time              5456000: SPI_IF: CS Deasserted
# Time              5456000: SPI_HANDLER state 4 -> 2
# Time              5456000: SPI_HANDLER: TX_PHASE
# Time              5489000: CMD_DATA_VALID: index=3, data=0xad
# Time              5506000: SPI_HANDLER state 2 -> 4
# Time              5506000: SPI_HANDLER: WAIT_SPI_DONE
# Time              5506000: SPI_MASTER: Start transmission, tx_byte=0xad
# Time              5523000: SPI_SLAVE: Loading byte[0]=0xa5
# Time              5539000: SPI_IF: CS Asserted
# Time              6039000: SPI_SLAVE: Received byte[0]=0xad
# Time              6123000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time              6139000: SPI_IF: CS Deasserted
# Time              6139000: SPI_HANDLER state 4 -> 2
# Time              6139000: SPI_HANDLER: TX_PHASE
# Time              6173000: CMD_DATA_VALID: index=4, data=0xbe
# Time              6189000: SPI_HANDLER state 2 -> 4
# Time              6189000: SPI_HANDLER: WAIT_SPI_DONE
# Time              6189000: SPI_MASTER: Start transmission, tx_byte=0xbe
# Time              6206000: SPI_SLAVE: Loading byte[0]=0xa5
# Time              6223000: SPI_IF: CS Asserted
# Time              6722000: SPI_SLAVE: Received byte[0]=0xbe
# Time              6806000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time              6822000: SPI_IF: CS Deasserted
# Time              6822000: SPI_HANDLER state 4 -> 2
# Time              6822000: SPI_HANDLER: TX_PHASE
# Time              6856000: CMD_DATA_VALID: index=5, data=0xef
# Time              6872000: SPI_HANDLER state 2 -> 4
# Time              6872000: SPI_HANDLER: WAIT_SPI_DONE
# Time              6872000: SPI_MASTER: Start transmission, tx_byte=0xef
# Time              6889000: SPI_SLAVE: Loading byte[0]=0xa5
# Time              6906000: SPI_IF: CS Asserted
# Time              6906000: === SPI Command Frame Sent ===
# Time              7405000: SPI_SLAVE: Received byte[0]=0xef
# Time              7489000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time              7505000: SPI_IF: CS Deasserted
# Time              7505000: SPI_HANDLER state 4 -> 0
# Time              7505000: SPI_HANDLER: IDLE
# Time              7522000: HEADER_PARSED: write_len=4, read_len=0
# --- TEST 1 Complete ---
# --- TEST 2: SPI Read Only (0 bytes write, 4 bytes read) ---
# Time             10489000: === Starting SPI Command: Type=0x12, TotalLen=2 (write_len=0, read_len=4) ===
# Time             10571000: CMD_DATA_VALID: index=0, data=0x00
# Time             10621000: CMD_DATA_VALID: index=1, data=0x04
# Time             10671000: === SPI Command Frame Sent ===
# --- TEST 2 Complete ---
# --- TEST 3: SPI Write + Read (4 bytes write, 4 bytes read) ---
# Time             13671000: === Starting SPI Command: Type=0x11, TotalLen=6 (write_len=4, read_len=4) ===
# Time             13720000: SPI_HANDLER state 0 -> 1
# Time             13720000: SPI_HANDLER: WAIT_HEADER
# Time             13753000: CMD_DATA_VALID: index=0, data=0x04
# Time             13769000: HEADER_PARSING: write_len=4
# Time             13803000: CMD_DATA_VALID: index=1, data=0x04
# Time             13819000: SPI_HANDLER state 1 -> 2
# Time             13819000: SPI_HANDLER: TX_PHASE
# Time             13853000: CMD_DATA_VALID: index=2, data=0xde
# Time             13869000: SPI_HANDLER state 2 -> 4
# Time             13869000: SPI_HANDLER: WAIT_SPI_DONE
# Time             13869000: SPI_MASTER: Start transmission, tx_byte=0xde
# Time             13886000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             13903000: SPI_IF: CS Asserted
# Time             14403000: SPI_SLAVE: Received byte[0]=0xde
# Time             14486000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             14503000: SPI_IF: CS Deasserted
# Time             14503000: SPI_HANDLER state 4 -> 2
# Time             14503000: SPI_HANDLER: TX_PHASE
# Time             14536000: CMD_DATA_VALID: index=3, data=0xad
# Time             14553000: SPI_HANDLER state 2 -> 4
# Time             14553000: SPI_HANDLER: WAIT_SPI_DONE
# Time             14553000: SPI_MASTER: Start transmission, tx_byte=0xad
# Time             14569000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             14586000: SPI_IF: CS Asserted
# Time             15000000: SLAVE_RAM contents: [0]=0xde, [1]=0xxx, [2]=0xxx, [3]=0xxx
# Time             15086000: SPI_SLAVE: Received byte[0]=0xad
# Time             15169000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             15186000: SPI_IF: CS Deasserted
# Time             15186000: SPI_HANDLER state 4 -> 2
# Time             15186000: SPI_HANDLER: TX_PHASE
# Time             15219000: CMD_DATA_VALID: index=4, data=0xbe
# Time             15236000: SPI_HANDLER state 2 -> 4
# Time             15236000: SPI_HANDLER: WAIT_SPI_DONE
# Time             15236000: SPI_MASTER: Start transmission, tx_byte=0xbe
# Time             15252000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             15269000: SPI_IF: CS Asserted
# Time             15769000: SPI_SLAVE: Received byte[0]=0xbe
# Time             15852000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             15869000: SPI_IF: CS Deasserted
# Time             15869000: SPI_HANDLER state 4 -> 2
# Time             15869000: SPI_HANDLER: TX_PHASE
# Time             15902000: CMD_DATA_VALID: index=5, data=0xef
# Time             15919000: SPI_HANDLER state 2 -> 4
# Time             15919000: SPI_HANDLER: WAIT_SPI_DONE
# Time             15919000: SPI_MASTER: Start transmission, tx_byte=0xef
# Time             15935000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             15952000: SPI_IF: CS Asserted
# Time             15952000: === SPI Command Frame Sent ===
# Time             16452000: SPI_SLAVE: Received byte[0]=0xef
# Time             16535000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             16552000: SPI_IF: CS Deasserted
# Time             16552000: SPI_HANDLER state 4 -> 5
# Time             16552000: SPI_HANDLER: UPLOAD_BYTE
# Time             16568000: UPLOAD[1]: Source=0x03, Data=0xa5
# Time             16568000: SPI_HANDLER state 5 -> 3
# Time             16568000: SPI_HANDLER: RX_PHASE
# Time             16585000: SPI_MASTER: Start transmission, tx_byte=0x00
# Time             16585000: SPI_HANDLER state 3 -> 4
# Time             16585000: SPI_HANDLER: WAIT_SPI_DONE
# Time             16602000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             16618000: SPI_IF: CS Asserted
# Time             17118000: SPI_SLAVE: Received byte[0]=0x00
# Time             17201000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             17218000: SPI_IF: CS Deasserted
# Time             17218000: SPI_HANDLER state 4 -> 5
# Time             17218000: SPI_HANDLER: UPLOAD_BYTE
# Time             17235000: UPLOAD[2]: Source=0x03, Data=0xa5
# Time             17235000: SPI_HANDLER state 5 -> 3
# Time             17235000: SPI_HANDLER: RX_PHASE
# Time             17251000: SPI_MASTER: Start transmission, tx_byte=0x00
# Time             17251000: SPI_HANDLER state 3 -> 4
# Time             17251000: SPI_HANDLER: WAIT_SPI_DONE
# Time             17268000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             17285000: SPI_IF: CS Asserted
# Time             17785000: SPI_SLAVE: Received byte[0]=0x00
# Time             17868000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             17885000: SPI_IF: CS Deasserted
# Time             17885000: SPI_HANDLER state 4 -> 5
# Time             17885000: SPI_HANDLER: UPLOAD_BYTE
# Time             17901000: UPLOAD[3]: Source=0x03, Data=0xa5
# Time             17901000: SPI_HANDLER state 5 -> 3
# Time             17901000: SPI_HANDLER: RX_PHASE
# Time             17918000: SPI_MASTER: Start transmission, tx_byte=0x00
# Time             17918000: SPI_HANDLER state 3 -> 4
# Time             17918000: SPI_HANDLER: WAIT_SPI_DONE
# Time             17934000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             17951000: SPI_IF: CS Asserted
# Time             18451000: SPI_SLAVE: Received byte[0]=0x00
# Time             18534000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             18551000: SPI_IF: CS Deasserted
# Time             18551000: SPI_HANDLER state 4 -> 5
# Time             18551000: SPI_HANDLER: UPLOAD_BYTE
# Time             18568000: UPLOAD[4]: Source=0x03, Data=0xa5
# Time             18568000: SPI_HANDLER state 5 -> 3
# Time             18568000: SPI_HANDLER: RX_PHASE
# Time             18584000: SPI_MASTER: Start transmission, tx_byte=0x00
# Time             18584000: SPI_HANDLER state 3 -> 4
# Time             18584000: SPI_HANDLER: WAIT_SPI_DONE
# Time             18601000: SPI_SLAVE: Loading byte[0]=0xa5
# Time             18618000: SPI_IF: CS Asserted
# Time             19117000: SPI_SLAVE: Received byte[0]=0x00
# Time             19201000: SPI_MASTER: Transmission done, rx_byte=0xa5
# Time             19217000: SPI_IF: CS Deasserted
# Time             19217000: SPI_HANDLER state 4 -> 0
# Time             19217000: SPI_HANDLER: IDLE
# Time             19234000: HEADER_PARSED: write_len=4, read_len=4
# --- TEST 3 Complete ---
# === SPI Handler Testbench Complete ===
# ** Note: $finish    : ../../tb/spi_handler_tb.v(378)
#    Time: 23200650 ps  Iteration: 0  Instance: /spi_handler_tb
# Break key hit
# Break key hit
# 1
# Break in Module spi_handler_tb at ../../tb/spi_handler_tb.v line 378
# End time: 04:03:42 on Oct 12,2025, Elapsed time: 0:00:27
# Errors: 0, Warnings: 2
