<stg><name>fp2mul503_mont.6_Pipeline_VITIS_LOOP_349_1162</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_204 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_204"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln347 = store i5 0, i5 %i_204

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i84

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i.i84:1 %i = load i5 %i_204

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i84:2 %icmp_ln349 = icmp_eq  i5 %i, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln349"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i.i84:4 %add_ln349 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i84:5 %br_ln349 = br i1 %icmp_ln349, void %for.inc.i.i84.split, void %mp_addfastx2.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="5">
<![CDATA[
for.inc.i.i84.split:2 %trunc_ln350 = trunc i5 %i

]]></Node>
<StgValue><ssdm name="trunc_ln350"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc.i.i84.split:3 %zext_ln350 = zext i4 %trunc_ln350

]]></Node>
<StgValue><ssdm name="zext_ln350"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i84.split:4 %tt1_addr = getelementptr i64 %tt1, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="tt1_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i84.split:5 %tt1_load = load i4 %tt1_addr

]]></Node>
<StgValue><ssdm name="tt1_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="64" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc.i.i84.split:8 %tt2_addr = getelementptr i64 %tt2, i32 0, i32 %zext_ln350

]]></Node>
<StgValue><ssdm name="tt2_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i84.split:9 %tt2_load = load i4 %tt2_addr

]]></Node>
<StgValue><ssdm name="tt2_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i84.split:23 %store_ln347 = store i5 %add_ln349, i5 %i_204

]]></Node>
<StgValue><ssdm name="store_ln347"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
for.inc.i.i84:0 %carry = phi i1 0, void %newFuncRoot, i1 %tmp, void %for.inc.i.i84.split

]]></Node>
<StgValue><ssdm name="carry"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i84:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i84.split:5 %tt1_load = load i4 %tt1_addr

]]></Node>
<StgValue><ssdm name="tt1_load"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="1">
<![CDATA[
for.inc.i.i84.split:6 %zext_ln350_58 = zext i1 %carry

]]></Node>
<StgValue><ssdm name="zext_ln350_58"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:7 %tempReg = add i64 %tt1_load, i64 %zext_ln350_58

]]></Node>
<StgValue><ssdm name="tempReg"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="4">
<![CDATA[
for.inc.i.i84.split:9 %tt2_load = load i4 %tt2_addr

]]></Node>
<StgValue><ssdm name="tt2_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
mp_addfastx2.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i84.split:0 %specpipeline_ln347 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_44

]]></Node>
<StgValue><ssdm name="specpipeline_ln347"/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i84.split:1 %specloopname_ln349 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32

]]></Node>
<StgValue><ssdm name="specloopname_ln349"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:10 %add_ln350 = add i64 %tt2_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="add_ln350"/></StgValue>
</operation>

<operation id="29" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="64" op_1_bw="4" op_2_bw="0">
<![CDATA[
for.inc.i.i84.split:11 %store_ln350 = store i64 %add_ln350, i4 %tt1_addr

]]></Node>
<StgValue><ssdm name="store_ln350"/></StgValue>
</operation>

<operation id="30" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:12 %xor_ln350 = xor i64 %add_ln350, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350"/></StgValue>
</operation>

<operation id="31" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:13 %xor_ln350_84 = xor i64 %tt2_load, i64 %tempReg

]]></Node>
<StgValue><ssdm name="xor_ln350_84"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:14 %or_ln350 = or i64 %xor_ln350, i64 %xor_ln350_84

]]></Node>
<StgValue><ssdm name="or_ln350"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i84.split:15 %bit_sel7 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %tempReg, i64 63

]]></Node>
<StgValue><ssdm name="bit_sel7"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc.i.i84.split:16 %xor_ln350_85 = xor i1 %bit_sel7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln350_85"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="63" op_0_bw="64">
<![CDATA[
for.inc.i.i84.split:17 %trunc_ln350_43 = trunc i64 %tempReg

]]></Node>
<StgValue><ssdm name="trunc_ln350_43"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="1" op_2_bw="63">
<![CDATA[
for.inc.i.i84.split:18 %xor_ln350_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln350_85, i63 %trunc_ln350_43

]]></Node>
<StgValue><ssdm name="xor_ln350_s"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:19 %and_ln350 = and i64 %tt1_load, i64 %xor_ln350_s

]]></Node>
<StgValue><ssdm name="and_ln350"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:20 %xor_ln350_86 = xor i64 %or_ln350, i64 %add_ln350

]]></Node>
<StgValue><ssdm name="xor_ln350_86"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc.i.i84.split:21 %or_ln350_33 = or i64 %xor_ln350_86, i64 %and_ln350

]]></Node>
<StgValue><ssdm name="or_ln350_33"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
for.inc.i.i84.split:22 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %or_ln350_33, i32 63

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i84.split:24 %br_ln349 = br void %for.inc.i.i84

]]></Node>
<StgValue><ssdm name="br_ln349"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="55" name="tt1" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="tt1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="56" name="tt2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="tt2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="i_204" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="store_ln347" fromId="59" toId="7">
</dataflow>
<dataflow id="61" from="i_204" to="store_ln347" fromId="6" toId="7">
</dataflow>
<dataflow id="62" from="i_204" to="i" fromId="6" toId="9">
</dataflow>
<dataflow id="63" from="i" to="icmp_ln349" fromId="9" toId="10">
</dataflow>
<dataflow id="65" from="StgValue_64" to="icmp_ln349" fromId="64" toId="10">
</dataflow>
<dataflow id="66" from="i" to="add_ln349" fromId="9" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_67" to="add_ln349" fromId="67" toId="11">
</dataflow>
<dataflow id="69" from="icmp_ln349" to="br_ln349" fromId="10" toId="12">
</dataflow>
<dataflow id="70" from="i" to="trunc_ln350" fromId="9" toId="13">
</dataflow>
<dataflow id="71" from="trunc_ln350" to="zext_ln350" fromId="13" toId="14">
</dataflow>
<dataflow id="72" from="tt1" to="tt1_addr" fromId="55" toId="15">
</dataflow>
<dataflow id="74" from="StgValue_73" to="tt1_addr" fromId="73" toId="15">
</dataflow>
<dataflow id="75" from="zext_ln350" to="tt1_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="76" from="tt1_addr" to="tt1_load" fromId="15" toId="16">
</dataflow>
<dataflow id="77" from="tt2" to="tt2_addr" fromId="56" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_73" to="tt2_addr" fromId="73" toId="17">
</dataflow>
<dataflow id="79" from="zext_ln350" to="tt2_addr" fromId="14" toId="17">
</dataflow>
<dataflow id="80" from="tt2_addr" to="tt2_load" fromId="17" toId="18">
</dataflow>
<dataflow id="81" from="add_ln349" to="store_ln347" fromId="11" toId="19">
</dataflow>
<dataflow id="82" from="i_204" to="store_ln347" fromId="6" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_83" to="carry" fromId="83" toId="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="85" from="br_ln0" to="carry" fromId="8" toId="20">
</dataflow>
<dataflow id="86" from="tmp" to="carry" fromId="40" toId="20">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln349" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="87" from="br_ln349" to="carry" fromId="41" toId="20">
<BackEdge/>
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="88" toId="21">
</dataflow>
<dataflow id="91" from="StgValue_90" to="speclooptripcount_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="92" from="StgValue_90" to="speclooptripcount_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="93" from="StgValue_90" to="speclooptripcount_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="94" from="tt1_addr" to="tt1_load" fromId="15" toId="22">
</dataflow>
<dataflow id="95" from="carry" to="zext_ln350_58" fromId="20" toId="23">
</dataflow>
<dataflow id="96" from="tt1_load" to="tempReg" fromId="22" toId="24">
</dataflow>
<dataflow id="97" from="zext_ln350_58" to="tempReg" fromId="23" toId="24">
</dataflow>
<dataflow id="98" from="tt2_addr" to="tt2_load" fromId="17" toId="25">
</dataflow>
<dataflow id="100" from="_ssdm_op_SpecPipeline" to="specpipeline_ln347" fromId="99" toId="26">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specpipeline_ln347" fromId="101" toId="26">
</dataflow>
<dataflow id="103" from="StgValue_73" to="specpipeline_ln347" fromId="73" toId="26">
</dataflow>
<dataflow id="104" from="StgValue_73" to="specpipeline_ln347" fromId="73" toId="26">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specpipeline_ln347" fromId="73" toId="26">
</dataflow>
<dataflow id="107" from="empty_44" to="specpipeline_ln347" fromId="106" toId="26">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopName" to="specloopname_ln349" fromId="108" toId="27">
</dataflow>
<dataflow id="111" from="empty_32" to="specloopname_ln349" fromId="110" toId="27">
</dataflow>
<dataflow id="112" from="tt2_load" to="add_ln350" fromId="25" toId="28">
</dataflow>
<dataflow id="113" from="tempReg" to="add_ln350" fromId="24" toId="28">
</dataflow>
<dataflow id="114" from="add_ln350" to="store_ln350" fromId="28" toId="29">
</dataflow>
<dataflow id="115" from="tt1_addr" to="store_ln350" fromId="15" toId="29">
</dataflow>
<dataflow id="116" from="add_ln350" to="xor_ln350" fromId="28" toId="30">
</dataflow>
<dataflow id="117" from="tempReg" to="xor_ln350" fromId="24" toId="30">
</dataflow>
<dataflow id="118" from="tt2_load" to="xor_ln350_84" fromId="25" toId="31">
</dataflow>
<dataflow id="119" from="tempReg" to="xor_ln350_84" fromId="24" toId="31">
</dataflow>
<dataflow id="120" from="xor_ln350" to="or_ln350" fromId="30" toId="32">
</dataflow>
<dataflow id="121" from="xor_ln350_84" to="or_ln350" fromId="31" toId="32">
</dataflow>
<dataflow id="123" from="_ssdm_op_BitSelect.i1.i64.i64" to="bit_sel7" fromId="122" toId="33">
</dataflow>
<dataflow id="124" from="tempReg" to="bit_sel7" fromId="24" toId="33">
</dataflow>
<dataflow id="126" from="StgValue_125" to="bit_sel7" fromId="125" toId="33">
</dataflow>
<dataflow id="127" from="bit_sel7" to="xor_ln350_85" fromId="33" toId="34">
</dataflow>
<dataflow id="129" from="StgValue_128" to="xor_ln350_85" fromId="128" toId="34">
</dataflow>
<dataflow id="130" from="tempReg" to="trunc_ln350_43" fromId="24" toId="35">
</dataflow>
<dataflow id="132" from="_ssdm_op_BitConcatenate.i64.i1.i63" to="xor_ln350_s" fromId="131" toId="36">
</dataflow>
<dataflow id="133" from="xor_ln350_85" to="xor_ln350_s" fromId="34" toId="36">
</dataflow>
<dataflow id="134" from="trunc_ln350_43" to="xor_ln350_s" fromId="35" toId="36">
</dataflow>
<dataflow id="135" from="tt1_load" to="and_ln350" fromId="22" toId="37">
</dataflow>
<dataflow id="136" from="xor_ln350_s" to="and_ln350" fromId="36" toId="37">
</dataflow>
<dataflow id="137" from="or_ln350" to="xor_ln350_86" fromId="32" toId="38">
</dataflow>
<dataflow id="138" from="add_ln350" to="xor_ln350_86" fromId="28" toId="38">
</dataflow>
<dataflow id="139" from="xor_ln350_86" to="or_ln350_33" fromId="38" toId="39">
</dataflow>
<dataflow id="140" from="and_ln350" to="or_ln350_33" fromId="37" toId="39">
</dataflow>
<dataflow id="142" from="_ssdm_op_BitSelect.i1.i64.i32" to="tmp" fromId="141" toId="40">
</dataflow>
<dataflow id="143" from="or_ln350_33" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="145" from="StgValue_144" to="tmp" fromId="144" toId="40">
</dataflow>
<dataflow id="146" from="icmp_ln349" to="StgValue_2" fromId="10" toId="2">
</dataflow>
<dataflow id="147" from="icmp_ln349" to="StgValue_3" fromId="10" toId="3">
</dataflow>
<dataflow id="148" from="icmp_ln349" to="StgValue_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
