Running: D:\xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/tb_isim_beh.exe -prj D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/tb_beh.prj work.tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/syn_counter_4bit.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/mux8_1.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/enable.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/clock_div.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/counter.v" into library work
Analyzing Verilog file "D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/tb.v" into library work
Analyzing Verilog file "D:/xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clock_div
Compiling module mux8_1
Compiling module enable
Compiling module syn_counter_4bit
Compiling module counter
Compiling module tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 7 Verilog Units
Built simulation executable D:/cd/TT FPGA/project/tuan 4/counter_4bit - theo chu ki/tb_isim_beh.exe
Fuse Memory Usage: 28716 KB
Fuse CPU Usage: 296 ms
