

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Mon Oct  7 15:43:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_atax
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.807 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8017|     8017|  26.697 us|  26.697 us|  8017|  8017|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop2_loop3  |     8015|     8015|        22|          1|          1|  7995|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      487|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   100|     9220|     5520|    -|
|Memory               |        0|     -|      320|      330|    0|
|Multiplexer          |        -|     -|        -|      369|    -|
|Register             |        -|     -|     4492|      864|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   100|    14032|     7570|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     1|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U125  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U126  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U127  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U128  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U129  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U130  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U131  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U132  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U133  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U134  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U135  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U136  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U137  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U138  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U139  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0| 100| 9220| 5520|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |         Module         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |v9_U    |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_1_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_2_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_3_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_4_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_5_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_6_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_7_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_8_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    |v9_9_U  |node1_v9_RAM_AUTO_1R1W  |        0|  32|  33|    0|    41|   32|     1|         1312|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                        |        0| 320| 330|    0|   410|  320|    10|        13120|
    +--------+------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |add_ln46_1_fu_725_p2                 |         +|   0|  0|  20|          13|           1|
    |add_ln46_fu_737_p2                   |         +|   0|  0|  15|           8|           1|
    |add_ln47_fu_817_p2                   |         +|   0|  0|  13|           6|           1|
    |sub_ln53_fu_801_p2                   |         -|   0|  0|  15|           1|           8|
    |ap_condition_1437                    |       and|   0|  0|   2|           1|           1|
    |cmp29_fu_765_p2                      |      icmp|   0|  0|  15|           8|           1|
    |cmp48_1_fu_771_p2                    |      icmp|   0|  0|  15|           8|           7|
    |icmp_ln46_fu_719_p2                  |      icmp|   0|  0|  20|          13|           9|
    |icmp_ln47_fu_743_p2                  |      icmp|   0|  0|  13|           6|           6|
    |icmp_ln53_fu_811_p2                  |      icmp|   0|  0|  17|          10|          10|
    |ap_block_pp0_stage0_01001            |        or|   0|  0|   2|           1|           1|
    |ap_block_state22_pp0_stage0_iter21   |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1     |        or|   0|  0|   2|           1|           1|
    |add41_116555865728394109_fu_1011_p3  |    select|   0|  0|  32|           1|          32|
    |add41_26063748196107_fu_1016_p3      |    select|   0|  0|  32|           1|          32|
    |add41_367708592111_fu_1006_p3        |    select|   0|  0|  32|           1|          32|
    |add41_4767998105_fu_1021_p3          |    select|   0|  0|  32|           1|          32|
    |add41_58790113_fu_1001_p3            |    select|   0|  0|  32|           1|          32|
    |add41_6100103_fu_1026_p3             |    select|   0|  0|  32|           1|          32|
    |add41_7115_fu_996_p3                 |    select|   0|  0|  32|           1|          32|
    |select_ln46_1_fu_757_p3              |    select|   0|  0|   8|           1|           8|
    |select_ln46_fu_749_p3                |    select|   0|  0|   6|           1|           1|
    |v18_1_fu_975_p3                      |    select|   0|  0|  32|           1|           1|
    |v18_8_fu_982_p3                      |    select|   0|  0|  32|           1|           1|
    |v18_fu_989_p3                        |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                        |       xor|   0|  0|   2|           1|           2|
    +-------------------------------------+----------+----+---+----+------------+------------+
    |Total                                |          |   0|  0| 487|          90|         286|
    +-------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_v11_load             |   9|          2|    8|         16|
    |ap_sig_allocacmp_v12_load             |   9|          2|    6|         12|
    |indvar_flatten_fu_130                 |   9|          2|   13|         26|
    |real_start                            |   9|          2|    1|          2|
    |v11_fu_126                            |   9|          2|    8|         16|
    |v12_fu_122                            |   9|          2|    6|         12|
    |v47_0_blk_n                           |   9|          2|    1|          2|
    |v47_1_blk_n                           |   9|          2|    1|          2|
    |v47_2_blk_n                           |   9|          2|    1|          2|
    |v47_3_blk_n                           |   9|          2|    1|          2|
    |v47_4_blk_n                           |   9|          2|    1|          2|
    |v47_5_blk_n                           |   9|          2|    1|          2|
    |v47_6_blk_n                           |   9|          2|    1|          2|
    |v47_7_blk_n                           |   9|          2|    1|          2|
    |v47_8_blk_n                           |   9|          2|    1|          2|
    |v47_9_blk_n                           |   9|          2|    1|          2|
    |v48_0_0_blk_n                         |   9|          2|    1|          2|
    |v48_0_1_blk_n                         |   9|          2|    1|          2|
    |v48_1_0_blk_n                         |   9|          2|    1|          2|
    |v48_1_1_blk_n                         |   9|          2|    1|          2|
    |v48_2_0_blk_n                         |   9|          2|    1|          2|
    |v48_2_1_blk_n                         |   9|          2|    1|          2|
    |v48_3_0_blk_n                         |   9|          2|    1|          2|
    |v48_3_1_blk_n                         |   9|          2|    1|          2|
    |v48_4_0_blk_n                         |   9|          2|    1|          2|
    |v48_4_1_blk_n                         |   9|          2|    1|          2|
    |v48_5_0_blk_n                         |   9|          2|    1|          2|
    |v48_5_1_blk_n                         |   9|          2|    1|          2|
    |v48_6_0_blk_n                         |   9|          2|    1|          2|
    |v48_6_1_blk_n                         |   9|          2|    1|          2|
    |v48_7_0_blk_n                         |   9|          2|    1|          2|
    |v48_7_1_blk_n                         |   9|          2|    1|          2|
    |v48_8_0_blk_n                         |   9|          2|    1|          2|
    |v48_8_1_blk_n                         |   9|          2|    1|          2|
    |v48_9_0_blk_n                         |   9|          2|    1|          2|
    |v48_9_1_blk_n                         |   9|          2|    1|          2|
    |v49_0_blk_n                           |   9|          2|    1|          2|
    |v49_1_blk_n                           |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 369|         82|   89|        178|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add41_116555865728394109_reg_1645  |  32|   0|   32|          0|
    |add41_26063748196107_reg_1650      |  32|   0|   32|          0|
    |add41_367708592111_reg_1640        |  32|   0|   32|          0|
    |add41_4767998105_reg_1655          |  32|   0|   32|          0|
    |add41_58790113_reg_1635            |  32|   0|   32|          0|
    |add41_6100103_reg_1660             |  32|   0|   32|          0|
    |add41_7115_reg_1630                |  32|   0|   32|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |cmp29_reg_1113                     |   1|   0|    1|          0|
    |cmp48_1_reg_1127                   |   1|   0|    1|          0|
    |empty_8_fu_138                     |  32|   0|   32|          0|
    |empty_fu_134                       |  32|   0|   32|          0|
    |icmp_ln53_reg_1131                 |   1|   0|    1|          0|
    |indvar_flatten_fu_130              |  13|   0|   13|          0|
    |select_ln46_reg_1108               |   6|   0|    6|          0|
    |start_once_reg                     |   1|   0|    1|          0|
    |tmp1_reg_1620                      |  32|   0|   32|          0|
    |tmp2_reg_1625                      |  32|   0|   32|          0|
    |tmp_reg_1615                       |  32|   0|   32|          0|
    |v11_fu_126                         |   8|   0|    8|          0|
    |v12_fu_122                         |   6|   0|    6|          0|
    |v18_17_reg_1480                    |  32|   0|   32|          0|
    |v18_18_reg_1485                    |  32|   0|   32|          0|
    |v18_19_reg_1490                    |  32|   0|   32|          0|
    |v18_1_reg_1600                     |  32|   0|   32|          0|
    |v18_20_reg_1495                    |  32|   0|   32|          0|
    |v18_21_reg_1500                    |  32|   0|   32|          0|
    |v18_22_reg_1505                    |  32|   0|   32|          0|
    |v18_2_reg_1475                     |  32|   0|   32|          0|
    |v18_8_reg_1605                     |  32|   0|   32|          0|
    |v18_reg_1610                       |  32|   0|   32|          0|
    |v19_10_reg_1515                    |  32|   0|   32|          0|
    |v19_11_reg_1525                    |  32|   0|   32|          0|
    |v19_12_reg_1530                    |  32|   0|   32|          0|
    |v19_13_reg_1535                    |  32|   0|   32|          0|
    |v19_14_reg_1540                    |  32|   0|   32|          0|
    |v19_15_reg_1545                    |  32|   0|   32|          0|
    |v19_16_reg_1550                    |  32|   0|   32|          0|
    |v19_17_reg_1555                    |  32|   0|   32|          0|
    |v19_18_reg_1560                    |  32|   0|   32|          0|
    |v19_19_reg_1520                    |  32|   0|   32|          0|
    |v19_1_reg_1428                     |  32|   0|   32|          0|
    |v19_2_reg_1434                     |  32|   0|   32|          0|
    |v19_3_reg_1440                     |  32|   0|   32|          0|
    |v19_4_reg_1446                     |  32|   0|   32|          0|
    |v19_5_reg_1452                     |  32|   0|   32|          0|
    |v19_6_reg_1458                     |  32|   0|   32|          0|
    |v19_7_reg_1464                     |  32|   0|   32|          0|
    |v19_8_reg_1470                     |  32|   0|   32|          0|
    |v19_9_reg_1510                     |  32|   0|   32|          0|
    |v19_reg_1423                       |  32|   0|   32|          0|
    |v20_10_reg_1580                    |  32|   0|   32|          0|
    |v20_11_reg_1585                    |  32|   0|   32|          0|
    |v20_12_reg_1590                    |  32|   0|   32|          0|
    |v20_13_reg_1595                    |  32|   0|   32|          0|
    |v20_14_reg_1665                    |  32|   0|   32|          0|
    |v20_14_reg_1665_pp0_iter20_reg     |  32|   0|   32|          0|
    |v20_15_reg_1683                    |  32|   0|   32|          0|
    |v20_16_reg_1689                    |  32|   0|   32|          0|
    |v20_17_reg_1695                    |  32|   0|   32|          0|
    |v20_18_reg_1701                    |  32|   0|   32|          0|
    |v20_19_reg_1707                    |  32|   0|   32|          0|
    |v20_20_reg_1713                    |  32|   0|   32|          0|
    |v20_21_reg_1719                    |  32|   0|   32|          0|
    |v20_22_reg_1671                    |  32|   0|   32|          0|
    |v20_22_reg_1671_pp0_iter20_reg     |  32|   0|   32|          0|
    |v20_23_reg_1677                    |  32|   0|   32|          0|
    |v20_23_reg_1677_pp0_iter20_reg     |  32|   0|   32|          0|
    |v20_8_reg_1570                     |  32|   0|   32|          0|
    |v20_9_reg_1575                     |  32|   0|   32|          0|
    |v20_reg_1565                       |  32|   0|   32|          0|
    |v48_0_0_read_reg_1135              |  32|   0|   32|          0|
    |v48_0_1_read_reg_1185              |  32|   0|   32|          0|
    |v48_1_0_read_reg_1140              |  32|   0|   32|          0|
    |v48_1_1_read_reg_1190              |  32|   0|   32|          0|
    |v48_2_0_read_reg_1145              |  32|   0|   32|          0|
    |v48_2_1_read_reg_1195              |  32|   0|   32|          0|
    |v48_3_0_read_reg_1150              |  32|   0|   32|          0|
    |v48_3_1_read_reg_1200              |  32|   0|   32|          0|
    |v48_4_0_read_reg_1155              |  32|   0|   32|          0|
    |v48_4_1_read_reg_1205              |  32|   0|   32|          0|
    |v48_5_0_read_reg_1160              |  32|   0|   32|          0|
    |v48_5_1_read_reg_1210              |  32|   0|   32|          0|
    |v48_6_0_read_reg_1165              |  32|   0|   32|          0|
    |v48_6_1_read_reg_1215              |  32|   0|   32|          0|
    |v48_7_0_read_reg_1170              |  32|   0|   32|          0|
    |v48_7_1_read_reg_1220              |  32|   0|   32|          0|
    |v48_8_0_read_reg_1175              |  32|   0|   32|          0|
    |v48_8_1_read_reg_1225              |  32|   0|   32|          0|
    |v48_9_0_read_reg_1180              |  32|   0|   32|          0|
    |v48_9_1_read_reg_1230              |  32|   0|   32|          0|
    |v9_1_addr_reg_1363                 |   6|   0|    6|          0|
    |v9_2_addr_reg_1369                 |   6|   0|    6|          0|
    |v9_3_addr_reg_1375                 |   6|   0|    6|          0|
    |v9_4_addr_reg_1381                 |   6|   0|    6|          0|
    |v9_5_addr_reg_1387                 |   6|   0|    6|          0|
    |v9_6_addr_reg_1393                 |   6|   0|    6|          0|
    |v9_7_addr_reg_1399                 |   6|   0|    6|          0|
    |v9_8_addr_reg_1411                 |   6|   0|    6|          0|
    |v9_9_addr_reg_1417                 |   6|   0|    6|          0|
    |v9_addr_reg_1405                   |   6|   0|    6|          0|
    |cmp29_reg_1113                     |  64|  32|    1|          0|
    |cmp48_1_reg_1127                   |  64|  32|    1|          0|
    |select_ln46_reg_1108               |  64|  32|    6|          0|
    |v19_11_reg_1525                    |  64|  32|   32|          0|
    |v19_12_reg_1530                    |  64|  32|   32|          0|
    |v19_13_reg_1535                    |  64|  32|   32|          0|
    |v19_14_reg_1540                    |  64|  32|   32|          0|
    |v19_15_reg_1545                    |  64|  32|   32|          0|
    |v19_16_reg_1550                    |  64|  32|   32|          0|
    |v19_19_reg_1520                    |  64|  32|   32|          0|
    |v19_1_reg_1428                     |  64|  32|   32|          0|
    |v19_2_reg_1434                     |  64|  32|   32|          0|
    |v19_3_reg_1440                     |  64|  32|   32|          0|
    |v19_4_reg_1446                     |  64|  32|   32|          0|
    |v19_5_reg_1452                     |  64|  32|   32|          0|
    |v19_6_reg_1458                     |  64|  32|   32|          0|
    |v19_7_reg_1464                     |  64|  32|   32|          0|
    |v9_1_addr_reg_1363                 |  64|  32|    6|          0|
    |v9_2_addr_reg_1369                 |  64|  32|    6|          0|
    |v9_3_addr_reg_1375                 |  64|  32|    6|          0|
    |v9_4_addr_reg_1381                 |  64|  32|    6|          0|
    |v9_5_addr_reg_1387                 |  64|  32|    6|          0|
    |v9_6_addr_reg_1393                 |  64|  32|    6|          0|
    |v9_7_addr_reg_1399                 |  64|  32|    6|          0|
    |v9_8_addr_reg_1411                 |  64|  32|    6|          0|
    |v9_9_addr_reg_1417                 |  64|  32|    6|          0|
    |v9_addr_reg_1405                   |  64|  32|    6|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |4492| 864| 3280|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n            |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out               |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write             |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v48_0_0_dout            |   in|   32|     ap_fifo|       v48_0_0|       pointer|
|v48_0_0_num_data_valid  |   in|   14|     ap_fifo|       v48_0_0|       pointer|
|v48_0_0_fifo_cap        |   in|   14|     ap_fifo|       v48_0_0|       pointer|
|v48_0_0_empty_n         |   in|    1|     ap_fifo|       v48_0_0|       pointer|
|v48_0_0_read            |  out|    1|     ap_fifo|       v48_0_0|       pointer|
|v49_0_dout              |   in|   32|     ap_fifo|         v49_0|       pointer|
|v49_0_num_data_valid    |   in|    9|     ap_fifo|         v49_0|       pointer|
|v49_0_fifo_cap          |   in|    9|     ap_fifo|         v49_0|       pointer|
|v49_0_empty_n           |   in|    1|     ap_fifo|         v49_0|       pointer|
|v49_0_read              |  out|    1|     ap_fifo|         v49_0|       pointer|
|v48_1_0_dout            |   in|   32|     ap_fifo|       v48_1_0|       pointer|
|v48_1_0_num_data_valid  |   in|   14|     ap_fifo|       v48_1_0|       pointer|
|v48_1_0_fifo_cap        |   in|   14|     ap_fifo|       v48_1_0|       pointer|
|v48_1_0_empty_n         |   in|    1|     ap_fifo|       v48_1_0|       pointer|
|v48_1_0_read            |  out|    1|     ap_fifo|       v48_1_0|       pointer|
|v48_2_0_dout            |   in|   32|     ap_fifo|       v48_2_0|       pointer|
|v48_2_0_num_data_valid  |   in|   14|     ap_fifo|       v48_2_0|       pointer|
|v48_2_0_fifo_cap        |   in|   14|     ap_fifo|       v48_2_0|       pointer|
|v48_2_0_empty_n         |   in|    1|     ap_fifo|       v48_2_0|       pointer|
|v48_2_0_read            |  out|    1|     ap_fifo|       v48_2_0|       pointer|
|v48_3_0_dout            |   in|   32|     ap_fifo|       v48_3_0|       pointer|
|v48_3_0_num_data_valid  |   in|   14|     ap_fifo|       v48_3_0|       pointer|
|v48_3_0_fifo_cap        |   in|   14|     ap_fifo|       v48_3_0|       pointer|
|v48_3_0_empty_n         |   in|    1|     ap_fifo|       v48_3_0|       pointer|
|v48_3_0_read            |  out|    1|     ap_fifo|       v48_3_0|       pointer|
|v48_4_0_dout            |   in|   32|     ap_fifo|       v48_4_0|       pointer|
|v48_4_0_num_data_valid  |   in|   14|     ap_fifo|       v48_4_0|       pointer|
|v48_4_0_fifo_cap        |   in|   14|     ap_fifo|       v48_4_0|       pointer|
|v48_4_0_empty_n         |   in|    1|     ap_fifo|       v48_4_0|       pointer|
|v48_4_0_read            |  out|    1|     ap_fifo|       v48_4_0|       pointer|
|v48_5_0_dout            |   in|   32|     ap_fifo|       v48_5_0|       pointer|
|v48_5_0_num_data_valid  |   in|   14|     ap_fifo|       v48_5_0|       pointer|
|v48_5_0_fifo_cap        |   in|   14|     ap_fifo|       v48_5_0|       pointer|
|v48_5_0_empty_n         |   in|    1|     ap_fifo|       v48_5_0|       pointer|
|v48_5_0_read            |  out|    1|     ap_fifo|       v48_5_0|       pointer|
|v48_6_0_dout            |   in|   32|     ap_fifo|       v48_6_0|       pointer|
|v48_6_0_num_data_valid  |   in|   14|     ap_fifo|       v48_6_0|       pointer|
|v48_6_0_fifo_cap        |   in|   14|     ap_fifo|       v48_6_0|       pointer|
|v48_6_0_empty_n         |   in|    1|     ap_fifo|       v48_6_0|       pointer|
|v48_6_0_read            |  out|    1|     ap_fifo|       v48_6_0|       pointer|
|v48_7_0_dout            |   in|   32|     ap_fifo|       v48_7_0|       pointer|
|v48_7_0_num_data_valid  |   in|   14|     ap_fifo|       v48_7_0|       pointer|
|v48_7_0_fifo_cap        |   in|   14|     ap_fifo|       v48_7_0|       pointer|
|v48_7_0_empty_n         |   in|    1|     ap_fifo|       v48_7_0|       pointer|
|v48_7_0_read            |  out|    1|     ap_fifo|       v48_7_0|       pointer|
|v48_8_0_dout            |   in|   32|     ap_fifo|       v48_8_0|       pointer|
|v48_8_0_num_data_valid  |   in|   14|     ap_fifo|       v48_8_0|       pointer|
|v48_8_0_fifo_cap        |   in|   14|     ap_fifo|       v48_8_0|       pointer|
|v48_8_0_empty_n         |   in|    1|     ap_fifo|       v48_8_0|       pointer|
|v48_8_0_read            |  out|    1|     ap_fifo|       v48_8_0|       pointer|
|v48_9_0_dout            |   in|   32|     ap_fifo|       v48_9_0|       pointer|
|v48_9_0_num_data_valid  |   in|   14|     ap_fifo|       v48_9_0|       pointer|
|v48_9_0_fifo_cap        |   in|   14|     ap_fifo|       v48_9_0|       pointer|
|v48_9_0_empty_n         |   in|    1|     ap_fifo|       v48_9_0|       pointer|
|v48_9_0_read            |  out|    1|     ap_fifo|       v48_9_0|       pointer|
|v48_0_1_dout            |   in|   32|     ap_fifo|       v48_0_1|       pointer|
|v48_0_1_num_data_valid  |   in|   14|     ap_fifo|       v48_0_1|       pointer|
|v48_0_1_fifo_cap        |   in|   14|     ap_fifo|       v48_0_1|       pointer|
|v48_0_1_empty_n         |   in|    1|     ap_fifo|       v48_0_1|       pointer|
|v48_0_1_read            |  out|    1|     ap_fifo|       v48_0_1|       pointer|
|v49_1_dout              |   in|   32|     ap_fifo|         v49_1|       pointer|
|v49_1_num_data_valid    |   in|    9|     ap_fifo|         v49_1|       pointer|
|v49_1_fifo_cap          |   in|    9|     ap_fifo|         v49_1|       pointer|
|v49_1_empty_n           |   in|    1|     ap_fifo|         v49_1|       pointer|
|v49_1_read              |  out|    1|     ap_fifo|         v49_1|       pointer|
|v48_1_1_dout            |   in|   32|     ap_fifo|       v48_1_1|       pointer|
|v48_1_1_num_data_valid  |   in|   14|     ap_fifo|       v48_1_1|       pointer|
|v48_1_1_fifo_cap        |   in|   14|     ap_fifo|       v48_1_1|       pointer|
|v48_1_1_empty_n         |   in|    1|     ap_fifo|       v48_1_1|       pointer|
|v48_1_1_read            |  out|    1|     ap_fifo|       v48_1_1|       pointer|
|v48_2_1_dout            |   in|   32|     ap_fifo|       v48_2_1|       pointer|
|v48_2_1_num_data_valid  |   in|   14|     ap_fifo|       v48_2_1|       pointer|
|v48_2_1_fifo_cap        |   in|   14|     ap_fifo|       v48_2_1|       pointer|
|v48_2_1_empty_n         |   in|    1|     ap_fifo|       v48_2_1|       pointer|
|v48_2_1_read            |  out|    1|     ap_fifo|       v48_2_1|       pointer|
|v48_3_1_dout            |   in|   32|     ap_fifo|       v48_3_1|       pointer|
|v48_3_1_num_data_valid  |   in|   14|     ap_fifo|       v48_3_1|       pointer|
|v48_3_1_fifo_cap        |   in|   14|     ap_fifo|       v48_3_1|       pointer|
|v48_3_1_empty_n         |   in|    1|     ap_fifo|       v48_3_1|       pointer|
|v48_3_1_read            |  out|    1|     ap_fifo|       v48_3_1|       pointer|
|v48_4_1_dout            |   in|   32|     ap_fifo|       v48_4_1|       pointer|
|v48_4_1_num_data_valid  |   in|   14|     ap_fifo|       v48_4_1|       pointer|
|v48_4_1_fifo_cap        |   in|   14|     ap_fifo|       v48_4_1|       pointer|
|v48_4_1_empty_n         |   in|    1|     ap_fifo|       v48_4_1|       pointer|
|v48_4_1_read            |  out|    1|     ap_fifo|       v48_4_1|       pointer|
|v48_5_1_dout            |   in|   32|     ap_fifo|       v48_5_1|       pointer|
|v48_5_1_num_data_valid  |   in|   14|     ap_fifo|       v48_5_1|       pointer|
|v48_5_1_fifo_cap        |   in|   14|     ap_fifo|       v48_5_1|       pointer|
|v48_5_1_empty_n         |   in|    1|     ap_fifo|       v48_5_1|       pointer|
|v48_5_1_read            |  out|    1|     ap_fifo|       v48_5_1|       pointer|
|v48_6_1_dout            |   in|   32|     ap_fifo|       v48_6_1|       pointer|
|v48_6_1_num_data_valid  |   in|   14|     ap_fifo|       v48_6_1|       pointer|
|v48_6_1_fifo_cap        |   in|   14|     ap_fifo|       v48_6_1|       pointer|
|v48_6_1_empty_n         |   in|    1|     ap_fifo|       v48_6_1|       pointer|
|v48_6_1_read            |  out|    1|     ap_fifo|       v48_6_1|       pointer|
|v48_7_1_dout            |   in|   32|     ap_fifo|       v48_7_1|       pointer|
|v48_7_1_num_data_valid  |   in|   14|     ap_fifo|       v48_7_1|       pointer|
|v48_7_1_fifo_cap        |   in|   14|     ap_fifo|       v48_7_1|       pointer|
|v48_7_1_empty_n         |   in|    1|     ap_fifo|       v48_7_1|       pointer|
|v48_7_1_read            |  out|    1|     ap_fifo|       v48_7_1|       pointer|
|v48_8_1_dout            |   in|   32|     ap_fifo|       v48_8_1|       pointer|
|v48_8_1_num_data_valid  |   in|   14|     ap_fifo|       v48_8_1|       pointer|
|v48_8_1_fifo_cap        |   in|   14|     ap_fifo|       v48_8_1|       pointer|
|v48_8_1_empty_n         |   in|    1|     ap_fifo|       v48_8_1|       pointer|
|v48_8_1_read            |  out|    1|     ap_fifo|       v48_8_1|       pointer|
|v48_9_1_dout            |   in|   32|     ap_fifo|       v48_9_1|       pointer|
|v48_9_1_num_data_valid  |   in|   14|     ap_fifo|       v48_9_1|       pointer|
|v48_9_1_fifo_cap        |   in|   14|     ap_fifo|       v48_9_1|       pointer|
|v48_9_1_empty_n         |   in|    1|     ap_fifo|       v48_9_1|       pointer|
|v48_9_1_read            |  out|    1|     ap_fifo|       v48_9_1|       pointer|
|v47_0_din               |  out|   32|     ap_fifo|         v47_0|       pointer|
|v47_0_num_data_valid    |   in|    7|     ap_fifo|         v47_0|       pointer|
|v47_0_fifo_cap          |   in|    7|     ap_fifo|         v47_0|       pointer|
|v47_0_full_n            |   in|    1|     ap_fifo|         v47_0|       pointer|
|v47_0_write             |  out|    1|     ap_fifo|         v47_0|       pointer|
|v47_1_din               |  out|   32|     ap_fifo|         v47_1|       pointer|
|v47_1_num_data_valid    |   in|    7|     ap_fifo|         v47_1|       pointer|
|v47_1_fifo_cap          |   in|    7|     ap_fifo|         v47_1|       pointer|
|v47_1_full_n            |   in|    1|     ap_fifo|         v47_1|       pointer|
|v47_1_write             |  out|    1|     ap_fifo|         v47_1|       pointer|
|v47_2_din               |  out|   32|     ap_fifo|         v47_2|       pointer|
|v47_2_num_data_valid    |   in|    7|     ap_fifo|         v47_2|       pointer|
|v47_2_fifo_cap          |   in|    7|     ap_fifo|         v47_2|       pointer|
|v47_2_full_n            |   in|    1|     ap_fifo|         v47_2|       pointer|
|v47_2_write             |  out|    1|     ap_fifo|         v47_2|       pointer|
|v47_3_din               |  out|   32|     ap_fifo|         v47_3|       pointer|
|v47_3_num_data_valid    |   in|    7|     ap_fifo|         v47_3|       pointer|
|v47_3_fifo_cap          |   in|    7|     ap_fifo|         v47_3|       pointer|
|v47_3_full_n            |   in|    1|     ap_fifo|         v47_3|       pointer|
|v47_3_write             |  out|    1|     ap_fifo|         v47_3|       pointer|
|v47_4_din               |  out|   32|     ap_fifo|         v47_4|       pointer|
|v47_4_num_data_valid    |   in|    7|     ap_fifo|         v47_4|       pointer|
|v47_4_fifo_cap          |   in|    7|     ap_fifo|         v47_4|       pointer|
|v47_4_full_n            |   in|    1|     ap_fifo|         v47_4|       pointer|
|v47_4_write             |  out|    1|     ap_fifo|         v47_4|       pointer|
|v47_5_din               |  out|   32|     ap_fifo|         v47_5|       pointer|
|v47_5_num_data_valid    |   in|    7|     ap_fifo|         v47_5|       pointer|
|v47_5_fifo_cap          |   in|    7|     ap_fifo|         v47_5|       pointer|
|v47_5_full_n            |   in|    1|     ap_fifo|         v47_5|       pointer|
|v47_5_write             |  out|    1|     ap_fifo|         v47_5|       pointer|
|v47_6_din               |  out|   32|     ap_fifo|         v47_6|       pointer|
|v47_6_num_data_valid    |   in|    7|     ap_fifo|         v47_6|       pointer|
|v47_6_fifo_cap          |   in|    7|     ap_fifo|         v47_6|       pointer|
|v47_6_full_n            |   in|    1|     ap_fifo|         v47_6|       pointer|
|v47_6_write             |  out|    1|     ap_fifo|         v47_6|       pointer|
|v47_7_din               |  out|   32|     ap_fifo|         v47_7|       pointer|
|v47_7_num_data_valid    |   in|    7|     ap_fifo|         v47_7|       pointer|
|v47_7_fifo_cap          |   in|    7|     ap_fifo|         v47_7|       pointer|
|v47_7_full_n            |   in|    1|     ap_fifo|         v47_7|       pointer|
|v47_7_write             |  out|    1|     ap_fifo|         v47_7|       pointer|
|v47_8_din               |  out|   32|     ap_fifo|         v47_8|       pointer|
|v47_8_num_data_valid    |   in|    7|     ap_fifo|         v47_8|       pointer|
|v47_8_fifo_cap          |   in|    7|     ap_fifo|         v47_8|       pointer|
|v47_8_full_n            |   in|    1|     ap_fifo|         v47_8|       pointer|
|v47_8_write             |  out|    1|     ap_fifo|         v47_8|       pointer|
|v47_9_din               |  out|   32|     ap_fifo|         v47_9|       pointer|
|v47_9_num_data_valid    |   in|    7|     ap_fifo|         v47_9|       pointer|
|v47_9_fifo_cap          |   in|    7|     ap_fifo|         v47_9|       pointer|
|v47_9_full_n            |   in|    1|     ap_fifo|         v47_9|       pointer|
|v47_9_write             |  out|    1|     ap_fifo|         v47_9|       pointer|
+------------------------+-----+-----+------------+--------------+--------------+

