// Seed: 2556652985
module module_0 (
    id_1,
    id_2,
    id_3,
    module_0,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  assign module_1.id_17 = 0;
  inout tri0 id_3;
  input wire id_2;
  input wire id_1;
  logic id_8 = id_3;
  wire  id_9 = 1 == id_3;
  assign #id_10 id_8 = id_2;
  assign id_3 = 1'b0;
  logic id_11 = id_8;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    input supply0 id_13,
    output wand id_14,
    input wor id_15,
    output logic id_16,
    input uwire id_17,
    input wor id_18,
    input wor id_19
    , id_21
);
  always @(-1 < -1 or posedge id_7) begin : LABEL_0
    if (1) id_16 <= id_7;
    $clog2(90);
    ;
  end
  module_0 modCall_1 (
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21,
      id_21
  );
endmodule
