/ice/code.lab/IceNET.NetworkAnalyser/Quartus/test.bench/spi.vhd {1 {vcom -work work -2002 -explicit /ice/code.lab/IceNET.NetworkAnalyser/Quartus/test.bench/spi.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Compiling entity spi
-- Compiling architecture rtl of spi

} {} {}} /ice/code.lab/IceNET.NetworkAnalyser/Quartus/test.bench/NetworkAnalyser.vhd {1 {vcom -work work -2002 -explicit /ice/code.lab/IceNET.NetworkAnalyser/Quartus/test.bench/NetworkAnalyser.vhd
Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package std_logic_arith
-- Loading package STD_LOGIC_UNSIGNED
-- Compiling entity NetworkAnalyser
-- Compiling architecture rtl of NetworkAnalyser

} {} {}}
