CLRENA, bits [31:0], on a read<BR>Clear enable. For CLRENA[m] in NVIC_ICERn, indicates whether interrupt 32n + m is enabled.<BR>The possible values of each bit are:<BR>0 Interrupt 32n + m disabled.<BR>1 Interrupt 32n + m enabled.<BR>Bits corresponding to unimplemented interrupts are RES0. Bits corresponding to interrupts targeting Secure state are RAZ/WI from Non-secure.<BR>This field resets to zero on a Warm reset.