{
  "stage": 6,
  "generated_at": "2026-02-23T09:13:25Z",
  "schema_version": "fpga_rag_v3_normalized_graph_vector_commit",
  "graph": {
    "nodes": [
      {
        "id": "PROJECT-A:COMP:GPIO_IN",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "GPIO_IN",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:GPIO_OUT",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "GPIO_OUT",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_dma_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_dma_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_dma:7.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_interconnect_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_interconnect_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axi_uartlite_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axi_uartlite_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axis2fifo",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axis2fifo",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:axis2fifo_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "axis2fifo_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 674
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:buf2u16",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "buf2u16",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 265
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:buf2u32",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "buf2u32",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 262
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:clk_wiz_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "clk_wiz_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:clk_wiz:6.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dlmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dlmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dlmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_forward",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_forward",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 172
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_receive",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_receive",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 121
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_reset",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 167
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_send",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_send",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 146
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:dma_sw_tone_gen",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "dma_sw_tone_gen",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 201
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:fifo2audpwm",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo2audpwm",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:fifo2audpwm_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo2audpwm_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 680
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:fifo_generator_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "fifo_generator_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:fifo_generator:13.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:get_gpio_data",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "get_gpio_data",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 108
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "ilmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:ilmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "ilmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:init",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "init",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 80
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:init_dma",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "init_dma",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 39
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:lmb_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "lmb_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:main",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "main",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 347
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:mdm_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "mdm_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mdm:3.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:microblaze:10.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_axi_intc",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_intc:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_axi_periph",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_local_memory",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_local_memory",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 683
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "microblaze_0_xlconcat",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:mig_7series_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "mig_7series_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mig_7series:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:play_wav",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "play_wav",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 269
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:project_root",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "project_root",
        "attributes": {
          "kind": "project_anchor",
          "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
              "line": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:recv_wav",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "recv_wav",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 298
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "reset",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "rst_mig_7series_0_81M",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:sys_clock",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "sys_clock",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 712
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:tone_generator",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "tone_generator",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:tone_generator_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "tone_generator_0",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 694
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:COMP:uart_recv",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "uart_recv",
        "attributes": {
          "kind": "sw_function",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 250
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:xlconcat_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "xlconcat_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:COMP:xlconcat_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-A",
        "name": "xlconcat_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:xlconcat:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:377691dab3",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "set_property_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a50ticsg324-1L",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 180
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 179
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:CONSTRAINT:cb11126592",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-A",
        "name": "project_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a50ticsg324-1L",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:33714c60e7",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_fifo2audpwm",
        "attributes": {
          "evidence_type": "code",
          "detail": "module fifo2audpwm #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:3b639eb7a7",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_xlconcat_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:3b94cfef3c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_xlconcat",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:56d259df07",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_dlmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:611354d30d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_tone_generator",
        "attributes": {
          "evidence_type": "code",
          "detail": "module tone_generator #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7038e45efd",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "module_decl_axis2fifo",
        "attributes": {
          "evidence_type": "code",
          "detail": "module axis2fifo #(",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:75d562fce2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_GPIO_IN",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7acc4abb92",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:7ee8465907",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_ilmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:92cbaf588d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_interconnect_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:976302f3b1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_dlmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:a543daf5ae",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_xlconcat_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:b1fb3b0c4f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_GPIO_OUT",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:bc363c9368",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_rst_mig_7series_0_81M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:c800c9f92d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_uartlite_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:c8c90f1c0c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_axi_intc",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d1b39e3ebd",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_ilmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d6281b0b21",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:d847eb0725",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_axi_dma_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:dae48b2655",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_mig_7series_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:e0d47ccf3a",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_lmb_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:e4fe919ecc",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:f10ccd164e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:EVID:f6b3c158e9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-A",
        "name": "ip_instantiation_fifo_generator_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:ISSUE:65e298c1ea",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "TODO in tone_generator.v:72",
        "attributes": {
          "severity": "medium",
          "description": "create AXI interface for configuration of INCREMENT and PACKET_SIZE params",
          "tag": "TODO"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 72
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:ISSUE:93cfc5c2b4",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "TODO in helloworld.c:173",
        "attributes": {
          "severity": "medium",
          "description": "modify tone_generator.v to support 8 bit audio...",
          "tag": "TODO"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
              "line": 173
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:ISSUE:fpga_part_inconsistency",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "fpga_part_inconsistency",
        "attributes": {
          "severity": "critical",
          "description": "Project name/board says 100T but Tcl config targets 50T.",
          "actual_part": "xc7a50ticsg324-1L",
          "expected_from_name": "xc7a100tcsg324-1"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:ISSUE:hw_tone_not_working",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "hardware_tone_not_working",
        "attributes": {
          "severity": "high",
          "description": "Hardware tone generation is documented as not working."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
        "node_type": "ISSUE",
        "project_id": "PROJECT-A",
        "name": "interrupts_disabled_in_software",
        "attributes": {
          "severity": "low",
          "description": "Interrupt infrastructure exists in hardware but software disables/polls."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:block_automation",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "BLOCK_AUTOMATION",
        "attributes": {
          "category": "educational",
          "description": "Inferred block automation analog from cross-reference table",
          "parse_uncertain": true
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-A:PAT:dual_clock_fifo_cdc",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "DUAL_CLOCK_FIFO_CDC",
        "attributes": {
          "category": "signal_path",
          "description": "CDC handled by dual-clock FIFO",
          "indicator": "CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 576
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:interrupt_fanin",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "INTERRUPT_FANIN",
        "attributes": {
          "category": "signal_path",
          "description": "Multiple IRQ sources merged via xlconcat/axi_intc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-A:PAT:polling_control_loop",
        "node_type": "PATTERN",
        "project_id": "PROJECT-A",
        "name": "POLLING_CONTROL_LOOP",
        "attributes": {
          "category": "software_control",
          "description": "Polling loop for control instead of ISR"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_bram_ctrl_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_gpio_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_gpio_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_gpio:2.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:axi_gpio_wrapper",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "axi_gpio_wrapper",
        "attributes": {
          "kind": "rtl_module",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:clk_wiz_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "clk_wiz_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:clk_wiz:6.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "dlmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:dlmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "dlmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "ilmb_bram_if_cntlr",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:ilmb_v10",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "ilmb_v10",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:lmb_v10:3.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:leds",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "leds",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 74
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:leds_8bits",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "leds_8bits",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 181
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:lmb_bram",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "lmb_bram",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:mdm_1",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "mdm_1",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:mdm:3.2",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:microblaze_0",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "microblaze_0",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:microblaze:11.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "microblaze_0_axi_periph",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:project_root",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "project_root",
        "attributes": {
          "kind": "project_anchor",
          "root": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example",
              "line": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:reset_n",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "reset_n",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 85
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "rst_clk_wiz_0_100M",
        "attributes": {
          "kind": "ip_core",
          "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:COMP:switches_8bits",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "switches_8bits",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 182
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:sys_clock",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "sys_clock",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 126
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:COMP:sys_reset",
        "node_type": "COMPONENT",
        "project_id": "PROJECT-B",
        "name": "sys_reset",
        "attributes": {
          "kind": "inferred_from_connection",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 127
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 4
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_polarity",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "POLARITY=ACTIVE_HIGH",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 115
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "create_clock",
        "attributes": {
          "constraint_type": "timing",
          "spec": "create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 5
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:1ab652be00",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 15
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:1ff3188672",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 13
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:2eba930441",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_polarity",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "POLARITY=ACTIVE_LOW",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 84
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "bd_clock_port",
        "attributes": {
          "constraint_type": "clock",
          "spec": "freq_hz=100000000",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:45ad944594",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 26
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 22
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:56555be470",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 8
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:5929c59769",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 16
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:59334f5789",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:626c36ead9",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 17
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 12
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 11
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "config_freq_hz",
        "attributes": {
          "constraint_type": "ip_config",
          "spec": "FREQ_HZ=100000000",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 112
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 28
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 24
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 25
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "project_part",
        "attributes": {
          "constraint_type": "device",
          "spec": "xc7a200tsbg484-1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 22
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 21
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:cf3500401e",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 18
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 27
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "node_type": "CONSTRAINT",
        "project_id": "PROJECT-B",
        "name": "pin_assignment",
        "attributes": {
          "constraint_type": "pin",
          "spec": "set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 14
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:012669b142",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 36
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:0a639afcab",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "module_decl_axi_gpio_wrapper",
        "attributes": {
          "evidence_type": "code",
          "detail": "module axi_gpio_wrapper (",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:17887fc99d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:1e1dad85d4",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " BAARILI - Resource Utilization (Artix-7 xc7a200t):",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 174
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:24f04af39e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Warning! LUT value is adjusted to account for LUT combining.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:31bd9e433a",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "### Utilization Summary",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 24
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:354c5350a8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:358a2d4b4d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:38a3beb28e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| **LMB BRAM (8 KB)** |  | 2 BRAM |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:41f7be9fb9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:42b220bb90",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:434b09760e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_dlmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:466d8f2734",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT1       |   35 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 173
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:4ae5ac3470",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:519900aa2d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 35
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:56618b649c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- AXI BRAM (32 KB) - AXI-attached memory",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 257
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5682780d0e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- LMB BRAM (32 KB) - Local memory",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 256
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5b8b5721c2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Resource                  Used    Available    Utilization %",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 27
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:5ce3de5e20",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT2       |  124 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 166
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:60c618e1a3",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:60c8ead14c",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT6       |  495 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 162
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6269a6f3a9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_lmb_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6818f49971",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT3       |  283 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 164
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:6dc4a227e8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|     LUT as Distributed RAM |   64 |     0 |            |           |       |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 37
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:73f29112da",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "- **Memory:** LMB BRAM (8 KB)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 110
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:778c9adb0e",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "     BRAM                                             ",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 149
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:77eb5a84b8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "timing_metric",
        "attributes": {
          "evidence_type": "timing_report",
          "detail": "- **Timing:** WNS > 0 ns",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 93
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:78cbe9f69b",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "Utilization Design Information",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 13
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:80deb1d957",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 11
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:9546eedf25",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_rst_clk_wiz_0_100M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:97c39b83fe",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "timing_metric",
        "attributes": {
          "evidence_type": "timing_report",
          "detail": " Timing: WNS > 0 ns (Clock constraints met)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 181
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:9f085e3f29",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " **DSP Yok:** Logic-only implementation",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 39
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a48d5a974d",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT4       |  191 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 165
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a890bf3adf",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:a9a7a26c52",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi.",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
              "line": 250
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:abe3646562",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:add9517fe1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:b5d139a9a0",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": " **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin)",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:b8a0517427",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:c25fa0e7bf",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_rst_clk_wiz_0_100M",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:c2c4bcdbb1",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:ccd618275f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_mdm_1",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:dccc0246e2",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_ilmb_v10",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e0ad3ab0f9",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "3. DSP",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 20
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e3357cfd2b",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_clk_wiz_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e4fee5a372",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "| LUT5       |  312 |                 LUT |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 163
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e595324ef5",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "|     LUT as Shift Register  |  123 |     0 |            |           |       |",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e59cbe9183",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_ilmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:e9aa35d3e8",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:ee01cc7320",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f167615d0f",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_microblaze_0_axi_periph",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f318cf9669",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_dlmb_bram_if_cntlr",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f635c90d73",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_bram_ctrl_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:f686ae77ab",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "implementation_metric",
        "attributes": {
          "evidence_type": "report_metric",
          "detail": "3. DSP",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
              "line": 84
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:EVID:fd97c5bf52",
        "node_type": "EVIDENCE",
        "project_id": "PROJECT-B",
        "name": "ip_instantiation_axi_gpio_0",
        "attributes": {
          "evidence_type": "tcl_instantiation",
          "detail": "create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0",
          "source_file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:667f647a62",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "critical_warning",
        "attributes": {
          "severity": "medium",
          "description": "CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 83
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:b03b6a20ca",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "critical_warning",
        "attributes": {
          "severity": "medium",
          "description": "CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
              "line": 74
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:duplicate_clock_constraints",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "duplicate_clock_constraints",
        "attributes": {
          "severity": "medium",
          "description": "Clock override warning indicates duplicate clock constraints."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:ISSUE:reset_polarity_conflict",
        "node_type": "ISSUE",
        "project_id": "PROJECT-B",
        "name": "reset_polarity_conflict",
        "attributes": {
          "severity": "medium",
          "description": "sys_reset is declared ACTIVE_HIGH but connected to resetn pin."
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:axi_tie_off",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "AXI_TIE_OFF",
        "attributes": {
          "category": "educational",
          "description": "Standalone AXI slave signal tie-off pattern",
          "indicators": [
            "awvalid=0",
            "arvalid=0",
            "wvalid=0",
            "bready=1",
            "rready=1"
          ]
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:block_automation",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "BLOCK_AUTOMATION",
        "attributes": {
          "category": "educational",
          "description": "Vivado block automation flow",
          "indicator": "apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 27
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 59
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 70
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 83
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 27
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 48
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 52
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 56
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 69
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "PROJECT-B:PAT:signal_path_reset_clock",
        "node_type": "PATTERN",
        "project_id": "PROJECT-B",
        "name": "SIGNAL_PATH_RESET_CLOCK",
        "attributes": {
          "category": "educational",
          "description": "Clock+reset signal-path propagation marker"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
            },
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-001",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Proje oluturma ve ynetimi iin CLI-first yaklam",
        "attributes": {
          "decision_id": "AXI-DEC-001",
          "title": "Proje oluturma ve ynetimi iin CLI-first yaklam",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L1-004",
            "AXI-REQ-L0-001"
          ],
          "chosen_option": "TCL batch mode (vivado -mode batch -source script.tcl)",
          "alternatives": [
            {
              "option": "Vivado GUI ile interaktif tasarm",
              "rejected_because": "GUI admlar tekrarlanamaz  \"hangi butona basld?\" kaybolur. Eitim projesinde her admn ak olmas gerekir. CI/CD entegrasyonu imkansz.\n"
            },
            {
              "option": "Makefile + partial TCL",
              "rejected_because": "Vivado'nun kendi batch mode'u dorudan Tcl source komutuyla alr. Make katman gereksiz karmaklk ekler.\n"
            },
            {
              "option": "Python (pyvivado / fusesoc)",
              "rejected_because": "Ek bamllk. Vivado native olarak TCL destekliyor.\n"
            }
          ],
          "consequences": [
            "Her adm script olarak kaydedilir  versiyon kontrol mmkn",
            "~8-20 saniyede proje oluturma (GUI'de 5-10 dakika)",
            "Hata durumunda script dzenlenir ve tekrar altrlr"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 40
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-002",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Eitim rneklerinin kademeli yaplandrlmas",
        "attributes": {
          "decision_id": "AXI-DEC-002",
          "title": "Eitim rneklerinin kademeli yaplandrlmas",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L0-001",
            "AXI-REQ-L1-001",
            "AXI-REQ-L1-002"
          ],
          "chosen_option": "Seviye 1: Standalone GPIO  Seviye 2: Minimal MicroBlaze  Seviye 3: MicroBlaze + AXI GPIO",
          "alternatives": [
            {
              "option": "Tek monolitik rnek (tam MicroBlaze + GPIO + UART + DDR)",
              "rejected_because": "Karmaklk ok yksek. DMA-Audio projesinin BD'si 745 satrlk TCL  yeni balayan biri bunu anlayamaz.\n"
            },
            {
              "option": "AXI waveform seviyesinde balama",
              "rejected_because": "ok dk seviye. Pratik deeri dk.\n"
            },
            {
              "option": "Zynq PS tabanl retim",
              "rejected_because": "Nexys Video'da Zynq yok. Ayrca Zynq AXI'y \"bedava\" verir.\n"
            }
          ],
          "consequences": [
            "Her seviyenin bamsz TCL scripti var",
            "Seviye 2 kts, Seviye 3'n girdisi olabilir",
            "renci her seviyede durup sentez yapp dorulayabilir"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 41
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-003",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Soft ilemci olarak MicroBlaze v11.0 seimi",
        "attributes": {
          "decision_id": "AXI-DEC-003",
          "title": "Soft ilemci olarak MicroBlaze v11.0 seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L1-002"
          ],
          "chosen_option": "MicroBlaze v11.0 (Vivado 2025.1 default)",
          "alternatives": [
            {
              "option": "RISC-V soft core (VexRiscv, PicoRV32, NEORV32)",
              "rejected_because": "Vivado Block Automation RISC-V desteklemiyor. LMB, AXI Interconnect, Reset Controller, MDM otomatik oluturulamaz.\n"
            },
            {
              "option": "Zynq PS (ARM Cortex-A9)",
              "rejected_because": "Nexys Video'da Zynq yok.\n"
            },
            {
              "option": "MicroBlaze v10.0 (eski versiyon)",
              "rejected_because": "Vivado 2025.1'de v10.0 deprecated olabilir.\n"
            }
          ],
          "consequences": [
            "Block Automation tam destek",
            "~1000 LUT kullanm (xc7a200t'nin %0.7'si)",
            "Vitis/SDK ile C programlama mmkn"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 42
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-004",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "MicroBlaze local memory boyutu 8 KB olarak belirlenmesi",
        "attributes": {
          "decision_id": "AXI-DEC-004",
          "title": "MicroBlaze local memory boyutu 8 KB olarak belirlenmesi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L2-004"
          ],
          "chosen_option": "8 KB shared BRAM (instruction + data)",
          "alternatives": [
            {
              "option": "32 KB veya 64 KB LMB BRAM",
              "rejected_because": "Eitim projesi iin gereksiz BRAM tketimi.\n"
            },
            {
              "option": "4 KB",
              "rejected_because": "Xilinx Block Automation minimum 8 KB destekliyor.\n"
            },
            {
              "option": "DDR bellek (MIG)",
              "rejected_because": "MIG IP ok karmak. Eitim odan kaydrr.\n"
            }
          ],
          "consequences": [
            "Sadece 2 BRAM blou (%0.55)",
            "DDR gerekmeyen basit test programlar iin yeterli"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 43
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-DEC-005",
        "node_type": "DECISION",
        "project_id": "PROJECT-B",
        "name": "Hedef board olarak Nexys Video (Artix-7 200T) seimi",
        "attributes": {
          "decision_id": "AXI-DEC-005",
          "title": "Hedef board olarak Nexys Video (Artix-7 200T) seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "AXI-REQ-L0-001"
          ],
          "chosen_option": "Digilent Nexys Video (xc7a200tsbg484-1)",
          "alternatives": [
            {
              "option": "Nexys A7-100T",
              "rejected_because": "Daha kk FPGA. Nexys Video'nun HDMI, Ethernet, DDR3 gibi zengin I/O'lar gelecekte daha karmak rnekler eklemeye olanak tanr.\n"
            },
            {
              "option": "Basys 3 (Artix-7 35T)",
              "rejected_because": "ok kk  genileme alan snrl.\n"
            },
            {
              "option": "ZedBoard / PYNQ (Zynq tabanl)",
              "rejected_because": "Zynq PS, AXI altyapsn \"bedava\" verir  renci AXI'y explicit olarak kurmay renemez.\n"
            }
          ],
          "consequences": [
            "134,600 LUT, 365 BRAM  geni genileme alan",
            "Differential clock (LVDS R4/T4) kullanlabilir",
            "~%1 kaynak kullanm  ok fazla headroom"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 44
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L0-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L0-001",
        "attributes": {
          "req_id": "AXI-REQ-L0-001",
          "level": "L0",
          "type": "educational",
          "priority": "must",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Nexys Video board zerinde AXI bus mimarisi rnekleri altrlr",
            "Basit GPIO'dan MicroBlaze+AXI sistemine kademeli ilerleme salanr",
            "TCL otomasyon ile tm rnekler yeniden retilebilir",
            "Sentez baaryla tamamlanr ve timing karlanr (WNS  0 ns)",
            "Kaynak kullanm < %5 (eitim projesi)"
          ],
          "constraints": [
            {
              "type": "board",
              "spec": "Digilent Nexys Video (xc7a200tsbg484-1)"
            },
            {
              "type": "tool",
              "spec": "Vivado 2025.1"
            },
            {
              "type": "methodology",
              "spec": "CLI-first  tm admlar TCL script ile yaplabilmeli"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 27
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-001",
        "attributes": {
          "req_id": "AXI-REQ-L1-001",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI GPIO IP v2.0 ile 8-bit LED k kontrol edilir",
            "Standalone modda GPIO IP'nin AXI arayz tie-off edilir",
            "MicroBlaze modunda GPIO IP, AXI Interconnect zerinden eriilir",
            "0x40000000 adresine yazlan deer LED'lerde grnr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx AXI GPIO v2.0, C_GPIO_WIDTH=8, C_ALL_OUTPUTS=1"
            },
            {
              "type": "pin",
              "spec": "LED[0:7]  T14, T15, T16, U16, V15, W16, W15, Y13 (LVCMOS25)"
            },
            {
              "type": "address",
              "spec": "0x40000000 - 0x4000FFFF (64 KB)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 28
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-002",
        "attributes": {
          "req_id": "AXI-REQ-L1-002",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze v11.0 soft ilemci alr",
            "AXI Master portu ile periferiklere eriim salanr",
            "8 KB LMB BRAM ile instruction/data depolanr",
            "JTAG zerinden program yklenebilir"
          ],
          "constraints": [
            {
              "type": "processor",
              "spec": "MicroBlaze v11.0, 32-bit RISC, debug enabled, D_AXI=1"
            },
            {
              "type": "memory",
              "spec": "8 KB LMB BRAM (shared I+D)"
            },
            {
              "type": "bus",
              "spec": "AXI4-Lite via AXI Interconnect v2.1 (1M  1S)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 29
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-003",
        "attributes": {
          "req_id": "AXI-REQ-L1-003",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr",
            "8 KB dual-port BRAM instruction ve data iin paylalr",
            "JTAG debug modl (MDM) eriim salar"
          ],
          "constraints": [
            {
              "type": "clock",
              "spec": "Clock Wizard v6.0, 100 MHz input (R4, LVCMOS33 veya LVDS), 100 MHz output"
            },
            {
              "type": "reset",
              "spec": "Processor System Reset v5.0, ext_reset  G4 (active-low)"
            },
            {
              "type": "memory",
              "spec": "Block Memory Generator v8.4, 8 KB true dual-port"
            },
            {
              "type": "debug",
              "spec": "MDM v3.2, JTAG + UART"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 30
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-004",
        "attributes": {
          "req_id": "AXI-REQ-L1-004",
          "level": "L1",
          "type": "non-functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "create_axi_simple_gpio.tcl  standalone GPIO projesi oluturur (~8 saniye)",
            "create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)",
            "add_axi_gpio.tcl  mevcut projeye GPIO ekler (~10 saniye)",
            "run_synthesis.tcl  sentez balatr ve rapor retir (~4 dakika)",
            "Tm script'ler vivado -mode batch ile alr"
          ],
          "constraints": [
            {
              "type": "tool",
              "spec": "Vivado 2025.1, TCL batch mode"
            },
            {
              "type": "script_count",
              "spec": "4 alan script (create_simple + create_mb + add_gpio + synth)"
            },
            {
              "type": "reproducibility",
              "spec": "Ayn Vivado versiyonunda deterministik sonu"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L1-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L1-005",
        "attributes": {
          "req_id": "AXI-REQ-L1-005",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Clock datm: clk_wiz  BUFG  MicroBlaze + AXI fabric + peripherals",
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset",
            "PLL lock kontrol: clk_wiz.locked  proc_sys_reset.dcm_locked",
            "AXI-Lite handshake: MicroBlaze M_AXI_DP  AXI Interconnect  GPIO s_axi",
            "Standalone modda AXI tie-off: awvalid=0, arvalid=0, wvalid=0, bready=1, rready=1"
          ],
          "constraints": [
            {
              "type": "protocol",
              "spec": "AXI4-Lite: awvalid/awready, wvalid/wready, bvalid/bready, arvalid/arready, rvalid/rready"
            },
            {
              "type": "reset",
              "spec": "Active-low reset (aresetn), board reset G4 (LVCMOS15, active-low)"
            },
            {
              "type": "clock",
              "spec": "Tek clock domain: 100 MHz (PLL stabilized)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 32
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-001",
        "attributes": {
          "req_id": "AXI-REQ-L2-001",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "AXI-REQ-L1-001",
          "status": "active",
          "implementing_component": "axi_gpio_wrapper",
          "source_file": "vivado_axi_simple/axi_gpio_wrapper.v",
          "source_doc": "SDOC-B-001",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI GPIO IP sarmalanr, GPIO I/O portlar st seviyeye karlr",
            "AXI handshake sinyalleri deassert edilir (awvalid=0, arvalid=0, wvalid=0)",
            "Bready=1 ve rready=1 ile slave response'lar kabul edilir",
            "gpio_io_i  switches[7:0], gpio_io_o  leds[7:0]"
          ],
          "constraints": [
            {
              "type": "interface",
              "spec": "AXI-Lite slave (tm portlar tie-off)"
            },
            {
              "type": "data_width",
              "spec": "8-bit GPIO giri/k"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 33
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-002",
        "attributes": {
          "req_id": "AXI-REQ-L2-002",
          "level": "L2",
          "type": "functional",
          "priority": "could",
          "parent": "AXI-REQ-L1-001",
          "status": "planned",
          "implementing_component": "simple_top",
          "source_file": "[MISSING_IN_WORKSPACE] simple_working/simple_project.srcs/sources_1/new/simple_top.v",
          "source_doc": "SDOC-B-002",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "4-bit counter her clock cycle'da 1 artar",
            "Senkron reset ile saya sfrlanr",
            "Vivado sentez dorulamas geer"
          ],
          "constraints": [
            {
              "type": "data_width",
              "spec": "4-bit LED k"
            },
            {
              "type": "timing",
              "spec": "100 MHz clock"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 34
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-003",
        "attributes": {
          "req_id": "AXI-REQ-L2-003",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)",
          "source_file": "create_minimal_microblaze.tcl, axi_gpio_bd.bd",
          "source_doc": "SDOC-B-006, SDOC-B-003",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr",
            "Single-ended (LVCMOS33, R4) veya differential (LVDS, R4/T4) giri desteklenir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Clocking Wizard v6.0"
            },
            {
              "type": "input",
              "spec": "Nexys Video: R4 (100 MHz), iki XDC varyant (SE ve diff)"
            },
            {
              "type": "output",
              "spec": "100 MHz (tek k)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 35
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-004",
        "attributes": {
          "req_id": "AXI-REQ-L2-004",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr",
          "source_file": "create_minimal_microblaze.tcl (block automation)",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr",
            "LMB data bus ve LMB instruction bus ayr ayr alr",
            "Block Automation ile otomatik oluturulur"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "LMB v10 v3.0 (2), LMB BRAM If Cntlr v4.0 (2), Block Memory Generator v8.4"
            },
            {
              "type": "memory_size",
              "spec": "8 KB (Block Automation default)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 36
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-005",
        "attributes": {
          "req_id": "AXI-REQ-L2-005",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-002",
          "status": "active",
          "implementing_component": "microblaze_0_axi_periph",
          "source_file": "add_axi_gpio.tcl",
          "source_doc": "SDOC-B-007",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "1 Master (MicroBlaze M_AXI_DP)  1 Slave (AXI GPIO) konfigrasyonunda alr",
            "AXI4-Lite protokol ile adres decode yaplr",
            "0x40000000 adresi GPIO'ya ynlendirilir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "AXI Interconnect v2.1 (1M  1S)"
            },
            {
              "type": "protocol",
              "spec": "AXI4-Lite"
            },
            {
              "type": "address",
              "spec": "0x40000000 - 0x4000FFFF  AXI GPIO"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 37
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-006",
        "attributes": {
          "req_id": "AXI-REQ-L2-006",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "rst_clk_wiz_1_100M",
          "source_file": "create_minimal_microblaze.tcl",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr",
            "peripheral_aresetn (active-low) AXI periferiklere datlr",
            "mb_reset MicroBlaze'e balanr",
            "Harici reset butonu (G4, active-low) desteklenir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Processor System Reset v5.0"
            },
            {
              "type": "signal",
              "spec": "ext_reset_in  board reset, dcm_locked  clk_wiz locked"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:AXI-REQ-L2-007",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-B",
        "name": "AXI-REQ-L2-007",
        "attributes": {
          "req_id": "AXI-REQ-L2-007",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "AXI-REQ-L1-003",
          "status": "active",
          "implementing_component": "mdm_1",
          "source_file": "create_minimal_microblaze.tcl",
          "source_doc": "SDOC-B-006",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)",
            "Vitis/SDK'dan program ykleme ve breakpoint destei alr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "MDM v3.2, C_USE_UART=1"
            },
            {
              "type": "interface",
              "spec": "MBDEBUG_0  MicroBlaze DEBUG, UART  external (XDC'de pin tanml)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 39
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-001",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses k yntemi olarak PWM seimi",
        "attributes": {
          "decision_id": "DMA-DEC-001",
          "title": "Ses k yntemi olarak PWM seimi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L1-002",
            "DMA-REQ-L2-002"
          ],
          "chosen_option": "FPGA dahili PWM + onboard SSM2377 amplifier",
          "alternatives": [
            {
              "option": "I2S DAC (Pmod I2S veya harici)",
              "rejected_because": "Nexys A7-100T board'unda I2S DAC ipi yok. Pmod I2S ek donanm gerektirir  demo projesi olarak board-only almas hedefleniyor. Ayrca I2S DAC bit-perfect ses verir ama bu demo iin 8-bit PWM kalitesi yeterlidir.\n"
            },
            {
              "option": "Sigma-Delta DAC (FPGA RTL)",
              "rejected_because": "Daha yksek znrlk salar ama tasarm karmakl artar. Nexys A7'deki audio amplifier zaten PWM girili (SSM2377), sigma-delta k board'un analog filtresiyle uyumsuz olabilir.\n"
            },
            {
              "option": "Board'daki onboard mikrofon giriini kullanma (PDM)",
              "rejected_because": "Mikrofon giri ynl  k iin kullanlamaz. Ayrca PDM decode ek mantk gerektirir.\n"
            }
          ],
          "consequences": [
            "Ses kalitesi 8-bit ile snrl (256 seviye PWM)",
            "Mono k (board'da tek amplifier)",
            "Ek donanm gerekmez  board-only demo",
            "Basit RTL implementasyonu (counter + comparator)"
          ],
          "rationale_detail": "Board emasnda audio k yolu: FPGA pin (A11)  RC low-pass filter  SSM2377 amplifier  3.5mm jack. Bu yol PWM iin optimize edilmi. Board tasarmcs zaten bu kullanm ngrm."
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 22
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-002",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses veri ak iin MicroBlaze + AXI DMA mimarisi",
        "attributes": {
          "decision_id": "DMA-DEC-002",
          "title": "Ses veri ak iin MicroBlaze + AXI DMA mimarisi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L1-001",
            "DMA-REQ-L1-003"
          ],
          "chosen_option": "MicroBlaze soft processor + AXI DMA (simple mode)",
          "alternatives": [
            {
              "option": "Tamamen RTL tabanl ses pipeline (FSM kontroll)",
              "rejected_because": "WAV header parsing, UART protokol, mod ynetimi gibi kontrol grevleri pure RTL'de ok karmak. C kodunda 395 satr  Verilog'da binlerce satr olurdu. Ayrca UART'tan WAV alma gibi deiken uzunluklu protokol ilemleri FSM ile verimsiz.\n"
            },
            {
              "option": "DMA yerine CPU-driven memcpy ile veri aktarm",
              "rejected_because": "MicroBlaze 96 kHz  8-bit = 768 kbps veriyi srekli kopyalamak zorunda kalr. Cache miss'leri ve interrupt gecikmeleri ses kesintilerine (audio glitch) neden olur. DMA donanmsal olarak kesintisiz aktarm salar.\n"
            },
            {
              "option": "AXI DMA scatter-gather mode",
              "rejected_because": "SG mode daha karmak (BD ring management), bu demo iin gereksiz. Simple mode, tek bir buffer transfer'i iin yeterli. helloworld.c'deki init_dma() fonksiyonu SG modunu aka reddeder (kaynak: helloworld.c:50  \"ERROR! Device configured as SG mode.\").\n"
            }
          ],
          "consequences": [
            "MicroBlaze ~1000 LUT kullanr ama kontrol esneklii salar",
            "SDK/BSP gerekli  build sreci uzar",
            "DMA interrupt handler mevcut ama kullanlmyor (polling)",
            "WAV parser, mod ynetimi C'de trivial"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-003",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "DMA  Audio aras clock domain crossing yntemi",
        "attributes": {
          "decision_id": "DMA-DEC-003",
          "title": "DMA  Audio aras clock domain crossing yntemi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-004",
            "DMA-REQ-L1-004"
          ],
          "chosen_option": "Xilinx FIFO Generator IP (dual-clock, independent clocks mode)",
          "alternatives": [
            {
              "option": "Custom async FIFO (RTL gray-code)",
              "rejected_because": "Metastabilite riski. Xilinx IP silicon-verified, gray-code pointer senkronizasyonu, BRAM primitive optimizasyonu built-in. Custom FIFO'da CDC hatalar simlasyonda yakalanmas ok zor  sadece uzun sreli hardware testinde ortaya kabilir.\n"
            },
            {
              "option": "Tek clock domain (tm sistemi 24.576 MHz'de altr)",
              "rejected_because": "DDR2 MIG minimum 81 MHz ui_clk gerektirir. MicroBlaze da bu hzda daha verimli alr. 24.576 MHz'de DDR2 almaz.\n"
            },
            {
              "option": "Handshake-based CDC (req/ack protocol)",
              "rejected_because": "Streaming veri iin throughput ok dk. Her sample iin handshake overhead kabul edilemez. FIFO doal bir bursty-to- continuous converter  DMA burst geldiinde hzlca dolar, PWM tarafnda yavaa boalr.\n"
            }
          ],
          "consequences": [
            "4096  32-bit FIFO ~ 16 KB  BRAM kullanr",
            "~170 ms buffer latency (4096  4 / 96 kHz)",
            "DMA burst timing jitter' absorbe edilir",
            "Metastabilite riski sfr (Xilinx IP garantisi)"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 24
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-004",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Ses k znrl 8-bit olarak belirlenmesi",
        "attributes": {
          "decision_id": "DMA-DEC-004",
          "title": "Ses k znrl 8-bit olarak belirlenmesi",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-002",
            "DMA-REQ-L2-005"
          ],
          "chosen_option": "8-bit unsigned PWM (256 seviye)",
          "alternatives": [
            {
              "option": "16-bit PWM",
              "rejected_because": "16-bit PWM iin 24.576 MHz / 65536 = 375 Hz carrier frequency  ses bandnda! Audible artifacts oluur. 8-bit ile 24.576 MHz / 256 = 96 kHz carrier  ses bandnn ok stnde, RC filtresi ile temiz analog sinyal elde edilir.\n"
            },
            {
              "option": "Multi-bit (sigma-delta) PWM",
              "rejected_because": "Daha karmak RTL, board'daki analog filtre buna uygun olmayabilir. Demo kapsamnda gereksiz karmaklk.\n"
            },
            {
              "option": "12-bit PWM (uzlama)",
              "rejected_because": "24.576 MHz / 4096 = 6 kHz carrier  hl ses bandnda (20 Hz-20 kHz). 8-bit tek gvenli seenek.\n"
            }
          ],
          "consequences": [
            "Ses kalitesi telefon kalitesinde (~48 dB SNR)",
            "16-bit WAV dosyalar truncate ediliyor  kalite kayb",
            "Basit donanm: tek counter + tek comparator"
          ],
          "rationale_detail": "PWM carrier frekans = clock / 2^N. Duyulabilir ses 20 kHz'e kadar. Carrier duyulmamal. 24.576 MHz / 2^8 = 96 kHz > 20 kHz  24.576 MHz / 2^12 = 6 kHz < 20 kHz  Dolaysyla 8-bit, bu clock frekansnda mmkn olan maksimum znrlk."
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 25
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-DEC-005",
        "node_type": "DECISION",
        "project_id": "PROJECT-A",
        "name": "Interrupt controller kurulmas ama yazlmda polling kullanlmas",
        "attributes": {
          "decision_id": "DMA-DEC-005",
          "title": "Interrupt controller kurulmas ama yazlmda polling kullanlmas",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "related_requirements": [
            "DMA-REQ-L2-011",
            "DMA-REQ-L2-006"
          ],
          "chosen_option": "Donanmda interrupt mevcut, yazlmda polling",
          "alternatives": [
            {
              "option": "Interrupt-driven tam asenkron yazlm",
              "rejected_because": "Demo yazlm basit tutulmak isteniyor. Interrupt handler'lar ISR context, stack management, race condition gibi karmaklk ekler. Polling tabanl main loop, adm adm okunabilir eitim kodu retir.\n"
            },
            {
              "option": "Interrupt controller hi koymamak",
              "rejected_because": "Gelecekte interrupt-driven moda gei istenebilir. Donanm hazr olmas yazlm gncelleme maliyetini drr. IP ekleme maliyeti dk (~100 LUT).\n"
            }
          ],
          "consequences": [
            "CPU srekli megul (while(1) dngs)",
            "Buton baslrken DMA transfer aktifse karlabilir",
            "Donanm kayna (INTC, xlconcat) gereksiz kullanlyor",
            "Gelecek gelitirme iin altyap hazr"
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 26
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:DMA-REQ-L0-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L0-001",
        "attributes": {
          "req_id": "DMA-REQ-L0-001",
          "level": "L0",
          "type": "functional",
          "priority": "must",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Nexys A7-100T zerinde DMA tabanl ses ak gerekletirilir",
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr",
            "Kullanc butonlarla mod seimi yapabilir",
            "UART zerinden WAV dosyas alnp oynatlabilir",
            "Seri terminal (230400 baud) zerinden etkileim salanr"
          ],
          "constraints": [
            {
              "type": "board",
              "spec": "Digilent Nexys A7-100T"
            },
            {
              "type": "tool",
              "spec": "Vivado 2018.2 + Xilinx SDK"
            },
            {
              "type": "interface",
              "spec": "PWM Audio k (mono, 8-bit, 96 kHz)"
            },
            {
              "type": "connection",
              "spec": "MicroUSB ile bilgisayara balant"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 4
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-001",
        "attributes": {
          "req_id": "DMA-REQ-L1-001",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "AXI DMA MM2S kanal ile DDR2'den ses verisi stream edilir",
            "AXI DMA S2MM kanal ile ses verisi DDR2'ye kaydedilir",
            "DMA  DDR2 veri yolu AXI Interconnect ile ynetilir",
            "Dual-clock FIFO ile DMA clock  audio clock geii salanr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx AXI DMA v7.1, simple mode (SG yok), DRE aktif"
            },
            {
              "type": "bandwidth",
              "spec": "256-byte burst, 27-bit address width"
            },
            {
              "type": "memory",
              "spec": "MIG 7-Series v4.1, DDR2, 128 MB (0x80000000 base)"
            },
            {
              "type": "interconnect",
              "spec": "AXI Interconnect, 4 slave / 1 master (DMA MM2S, DMA S2MM, MB DC, MB IC  MIG)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 5
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-002",
        "attributes": {
          "req_id": "DMA-REQ-L1-002",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir",
            "16 DIP switch okunabilir",
            "16 LED + 3 RGB LED kontrol edilebilir",
            "UART ile bilgisayardan WAV dosyas alnabilir"
          ],
          "constraints": [
            {
              "type": "pin",
              "spec": "PWM  A11 (aud_pwm), Enable  D12 (aud_sd), LVCMOS33"
            },
            {
              "type": "interface",
              "spec": "PWM Audio: Digilent custom bus (pwm + en + gain)"
            },
            {
              "type": "uart",
              "spec": "AXI UARTLite v2.0, 230400 baud"
            },
            {
              "type": "gpio",
              "spec": "AXI GPIO dual channel  2 instance"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 6
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-003",
        "attributes": {
          "req_id": "DMA-REQ-L1-003",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze ilemci DMA transferlerini balatr ve izler",
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)",
            "WAV dosyas header parse edilir (RIFF, fmt, data chunk)",
            "16-bit audio  8-bit dnm yaplr",
            "Yazlm ile 261 Hz sins tonu retilebilir"
          ],
          "constraints": [
            {
              "type": "processor",
              "spec": "MicroBlaze v10.0, 32-bit, I-cache + D-cache"
            },
            {
              "type": "memory",
              "spec": "64 KB LMB BRAM (local) + DDR2 (external)"
            },
            {
              "type": "interrupt",
              "spec": "AXI INTC v4.1, xlconcat ile DMA + GPIO + UART interrupt birletirme"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 7
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-004",
        "attributes": {
          "req_id": "DMA-REQ-L1-004",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock'tan 140.625 MHz (sistem) ve 24.576 MHz (audio) clock retilir",
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler",
            "Reset sinyalleri senkronize datlr",
            "Debug modl (MDM) JTAG eriimi salar",
            "LMB BRAM instruction ve data eriimi salar"
          ],
          "constraints": [
            {
              "type": "clock",
              "spec": "clk_wiz_0: 100 MHz  Clk_Out1 (140.625 MHz, MIG sys_clk_i), Clk_Out2 (24.576 MHz, audio)"
            },
            {
              "type": "clock",
              "spec": "MIG ui_clk (~81 MHz)  MicroBlaze, AXI fabric, DMA, peripherals"
            },
            {
              "type": "reset",
              "spec": "rst_mig_7series_0_81M (proc_sys_reset v5.0), ext_reset  MIG ui_clk_sync_rst"
            },
            {
              "type": "debug",
              "spec": "MDM v3.2, JTAG debug"
            },
            {
              "type": "memory",
              "spec": "LMB BRAM 64 KB (I+D), MIG DDR2 128 MB"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 8
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-005",
        "attributes": {
          "req_id": "DMA-REQ-L1-005",
          "level": "L1",
          "type": "non-functional",
          "priority": "could",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir",
            "design_1.tcl script'i block design' tam olarak yeniden retir",
            "project_info.tcl ile proje ayarlar otomatik yaplandrlr"
          ],
          "constraints": [
            {
              "type": "tool",
              "spec": "digilent-vivado-scripts submodule"
            },
            {
              "type": "script",
              "spec": "design_1.tcl (BD recreation), project_info.tcl (proje config)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 9
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L1-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L1-006",
        "attributes": {
          "req_id": "DMA-REQ-L1-006",
          "level": "L1",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L0-001",
          "status": "active",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "3 clock domain (100 MHz giri, ~81 MHz MIG fabric, 24.576 MHz audio) aras geiler gvenli yaplr",
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn",
            "AXI-Stream handshake: tvalid/tready protokol axis2fifo ve tone_generator'da doru uygulanr",
            "FIFO status sinyalleri (full/empty) backpressure ve flow control salar",
            "Interrupt sinyalleri: DMA + GPIO + UART  xlconcat  INTC  MicroBlaze INTERRUPT",
            "PWM enable sinyali (aud_en) FIFO durumuna gre kontrol edilir"
          ],
          "constraints": [
            {
              "type": "protocol",
              "spec": "AXI-Stream: tvalid, tready, tlast, tkeep handshake"
            },
            {
              "type": "cdc",
              "spec": "Dual-clock FIFO gray-code pointer senkronizasyonu"
            },
            {
              "type": "reset",
              "spec": "Senkronize reset datm  proc_sys_reset hold time"
            },
            {
              "type": "interrupt",
              "spec": "xlconcat_0: DMA MM2S + S2MM, xlconcat_1: GPIO_IN + GPIO_OUT + UART"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 10
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-001",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-001",
        "attributes": {
          "req_id": "DMA-REQ-L2-001",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "axis2fifo_0",
          "source_file": "src/hdl/axis2fifo.v",
          "source_doc": "SDOC-A-001",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)",
            "axis_tvalid & axis_tready koulunda FIFO write enable aktif olur"
          ],
          "constraints": [
            {
              "type": "data_width",
              "spec": "AXI-Stream 32-bit  FIFO 16-bit (st 16 bit atlr)"
            },
            {
              "type": "interface",
              "spec": "Xilinx AXI-Stream slave + Xilinx FIFO write master"
            },
            {
              "type": "clock_domain",
              "spec": "MIG ui_clk (~81 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 11
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-002",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-002",
        "attributes": {
          "req_id": "DMA-REQ-L2-002",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "fifo2audpwm_0",
          "source_file": "src/hdl/fifo2audpwm.v",
          "source_doc": "SDOC-A-002",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir",
            "FIFO boken aud_en=0, veri varken aud_en=1 olur",
            "24.576 MHz clock ile alr"
          ],
          "constraints": [
            {
              "type": "parameter",
              "spec": "DATA_WIDTH=8, FIFO_DATA_WIDTH=32"
            },
            {
              "type": "interface",
              "spec": "Xilinx FIFO read + Digilent PWM Audio bus"
            },
            {
              "type": "timing",
              "spec": "PWM base clock: 24.576 MHz, sample rate: 24.576 MHz / (4  256) = 24 kHz per channel"
            },
            {
              "type": "clock_domain",
              "spec": "clk_wiz_0 Clk_Out2 (24.576 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 12
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-003",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-003",
        "attributes": {
          "req_id": "DMA-REQ-L2-003",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "tone_generator_0",
          "source_file": "src/hdl/tone_generator.v",
          "source_doc": "SDOC-A-003",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir",
            "96 kHz sample rate ile AXI-Stream master k verilir",
            "256 sample'lk paketler halinde TLAST retilir",
            "retilen veri DMA S2MM kanalna gnderilir"
          ],
          "constraints": [
            {
              "type": "parameter",
              "spec": "INCREMENT = 0x00B22D0E, ACCUMULATOR_DEPTH = 32-bit"
            },
            {
              "type": "interface",
              "spec": "AXI-Stream master (32-bit, 16-bit signed audio payload)"
            },
            {
              "type": "clock_domain",
              "spec": "MIG ui_clk (~81 MHz)"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-002",
              "detail": "Yazlmda devre d: helloworld.c:386  case DEMO_MODE_HW_TONE_GEN: break; (dma_forward arlmyor)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 13
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-004",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-004",
        "attributes": {
          "req_id": "DMA-REQ-L2-004",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-001",
          "status": "active",
          "implementing_component": "fifo_generator_0",
          "source_file": "design_1.tcl (IP instance)",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr",
            "Veri kayb veya metastabilite olumaz",
            "Full ve empty flag'leri upstream/downstream modllere bildirilir"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx FIFO Generator v13.2, independent clocks mode"
            },
            {
              "type": "depth",
              "spec": "4096 word  32-bit"
            },
            {
              "type": "timing",
              "spec": "Write clock: MIG ui_clk (~81 MHz), Read clock: clk_wiz_0 Clk_Out2 (24.576 MHz)"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 14
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-005",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-005",
        "attributes": {
          "req_id": "DMA-REQ-L2-005",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "axi_uartlite_0 + helloworld.c (recv_wav, play_wav)",
          "source_file": "sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr",
            "8-bit ve 16-bit audio kabul edilir",
            "16-bit audio  8-bit unsigned dnm yaplr: (u8)((u16)(sample + 32768) >> 8)",
            "Alnan ses verisi DDR2'ye yazlr ve DMA ile oynatlr"
          ],
          "constraints": [
            {
              "type": "uart",
              "spec": "AXI UARTLite v2.0, 230400 baud, polling mode"
            },
            {
              "type": "format",
              "spec": "WAV: RIFF header (12B) + fmt chunk (24B) + data chunk (8B + data)"
            },
            {
              "type": "memory",
              "spec": "max_file_size = 0x7FFFFF (8 MB malloc)"
            },
            {
              "type": "limitation",
              "spec": "Sadece 96 kHz sample rate, mono/stereo ayrm yok"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-004",
              "detail": "16-bit  8-bit truncation ses kalitesini drr"
            },
            {
              "ref": "ISSUE-A-005",
              "detail": "WAV dosyalar bellekte kalc saklanmaz"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 15
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-006",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-006",
        "attributes": {
          "req_id": "DMA-REQ-L2-006",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-002",
          "status": "active",
          "implementing_component": "GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)",
          "source_file": "design_1.tcl + sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-005, SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur",
            "16 LED ve 3 RGB LED yazlr",
            "Buton edge detection (positive edge) polling ile alr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "GPIO_IN: AXI GPIO dual channel  CH1: buttons 5-bit, CH2: switches 16-bit"
            },
            {
              "type": "ip",
              "spec": "GPIO_OUT: AXI GPIO dual channel  CH1: RGB LEDs, CH2: LEDs 16-bit"
            },
            {
              "type": "address",
              "spec": "GPIO_IN: 0x40000000, GPIO_OUT: 0x40010000"
            },
            {
              "type": "interrupt",
              "spec": "GPIO_IN.ip2intc_irpt  xlconcat_1.In0, GPIO_OUT.ip2intc_irpt  xlconcat_1.In1"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-006",
              "detail": "Polling bazl  yksek CPU yk, buton karma riski"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 16
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-007",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-007",
        "attributes": {
          "req_id": "DMA-REQ-L2-007",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-003",
          "status": "active",
          "implementing_component": "helloworld.c::dma_sw_tone_gen()",
          "source_file": "sdk/appsrc/helloworld.c",
          "source_doc": "SDOC-A-004",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir",
            "128 byte'lk buffer'lar halinde DMA MM2S ile gnderilir",
            "Herhangi bir buton baslnca ton durdurulur",
            "Varsaylan balang modu olarak alr"
          ],
          "constraints": [
            {
              "type": "algorithm",
              "spec": "Phase accumulator: accum += 0x00B22D0E, sample = accum >> 24"
            },
            {
              "type": "buffer",
              "spec": "128 byte malloc buffer, dngsel DMA gnderim"
            },
            {
              "type": "audio",
              "spec": "261 Hz, 96 kHz sample rate, 8-bit unsigned"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 17
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-008",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-008",
        "attributes": {
          "req_id": "DMA-REQ-L2-008",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "clk_wiz_0",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)",
            "Clk_Out2: 24.576 MHz (audio PWM base clock)",
            "resetn portu harici reset butonuna baldr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Clocking Wizard v6.0"
            },
            {
              "type": "input",
              "spec": "sys_clock: 100 MHz (E3 pini, LVCMOS33)"
            },
            {
              "type": "output",
              "spec": "Clk_Out1  mig_7series_0/sys_clk_i, Clk_Out2  fifo2audpwm_0/clk + fifo_generator_0/rd_clk"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 18
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-009",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-009",
        "attributes": {
          "req_id": "DMA-REQ-L2-009",
          "level": "L2",
          "type": "functional",
          "priority": "must",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "rst_mig_7series_0_81M",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr",
            "peripheral_aresetn tm AXI periferiklere datlr",
            "interconnect_aresetn AXI Interconnect'lere datlr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx Processor System Reset v5.0"
            },
            {
              "type": "signal",
              "spec": "slowest_sync_clk  MIG ui_clk"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 19
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-010",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-010",
        "attributes": {
          "req_id": "DMA-REQ-L2-010",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-004",
          "status": "active",
          "implementing_component": "mdm_1",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "HIGH",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "Xilinx MDM v3.2"
            },
            {
              "type": "interface",
              "spec": "MBDEBUG_0  MicroBlaze DEBUG port"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 20
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:DMA-REQ-L2-011",
        "node_type": "REQUIREMENT",
        "project_id": "PROJECT-A",
        "name": "DMA-REQ-L2-011",
        "attributes": {
          "req_id": "DMA-REQ-L2-011",
          "level": "L2",
          "type": "functional",
          "priority": "should",
          "parent": "DMA-REQ-L1-003",
          "status": "active",
          "implementing_component": "microblaze_0_axi_intc + xlconcat_0 + xlconcat_1",
          "source_file": "design_1.tcl",
          "source_doc": "SDOC-A-005",
          "confidence": "MEDIUM",
          "version": 1,
          "last_updated": "2026-02-23",
          "acceptance_criteria": [
            "DMA MM2S + S2MM interrupt'lar birletirilir (xlconcat_0)",
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)",
            "MicroBlaze INTERRUPT portuna balanr"
          ],
          "constraints": [
            {
              "type": "ip",
              "spec": "AXI INTC v4.1 + xlconcat v2.1 (2 instance)"
            },
            {
              "type": "address",
              "spec": "0x41200000"
            }
          ],
          "known_issues": [
            {
              "ref": "ISSUE-A-006",
              "detail": "Interrupt controller mevcut ama yazlm polling kullanyor  interrupt handler implement edilmemi"
            }
          ]
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 21
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "STAGE3:OPT:01fd341ed4",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-005 rejected option",
        "attributes": {
          "decision": "AXI-DEC-005",
          "option": "Zynq tabanl board",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:25638d6289",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-003 rejected option",
        "attributes": {
          "decision": "AXI-DEC-003",
          "option": "RISC-V soft core",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:45a603617b",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-003 chosen option",
        "attributes": {
          "decision": "DMA-DEC-003",
          "option": "Xilinx FIFO Generator IP (dual-clock)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:46d54a0290",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-005 chosen option",
        "attributes": {
          "decision": "AXI-DEC-005",
          "option": "Nexys Video (Artix-7 200T)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:4959a0df00",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-003 rejected option",
        "attributes": {
          "decision": "DMA-DEC-003",
          "option": "Custom async FIFO (RTL gray-code)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:58fb18a231",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-001 rejected option",
        "attributes": {
          "decision": "AXI-DEC-001",
          "option": "Vivado GUI",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:5908e53977",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-004 chosen option",
        "attributes": {
          "decision": "DMA-DEC-004",
          "option": "8-bit unsigned PWM",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:6457c07c8e",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 chosen option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "MicroBlaze + AXI DMA (simple mode)",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:8a6f0f5003",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-004 rejected option",
        "attributes": {
          "decision": "DMA-DEC-004",
          "option": "16-bit PWM",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:8b09a068c9",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 rejected option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "I2S DAC (Pmod I2S veya harici)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:a139edb87e",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 rejected option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "CPU-driven memcpy",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:a6b1422e35",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 chosen option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "FPGA dahili PWM + onboard SSM2377 amplifier",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:b934b9483a",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-002 rejected option",
        "attributes": {
          "decision": "DMA-DEC-002",
          "option": "Tamamen RTL tabanl ses pipeline",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:c15a9eee3d",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-A",
        "name": "DMA-DEC-001 rejected option",
        "attributes": {
          "decision": "DMA-DEC-001",
          "option": "Sigma-Delta DAC (FPGA RTL)",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:c62dca4e88",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-001 chosen option",
        "attributes": {
          "decision": "AXI-DEC-001",
          "option": "TCL batch mode",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:cc8efd61fc",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-003 chosen option",
        "attributes": {
          "decision": "AXI-DEC-003",
          "option": "MicroBlaze v11.0",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:fb6e458cfc",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-002 chosen option",
        "attributes": {
          "decision": "AXI-DEC-002",
          "option": "3 seviyeli kademeli renme",
          "status": "chosen"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:OPT:fd89a4975c",
        "node_type": "DECISION_OPTION",
        "project_id": "PROJECT-B",
        "name": "AXI-DEC-002 rejected option",
        "attributes": {
          "decision": "AXI-DEC-002",
          "option": "Tek monolitik rnek",
          "status": "rejected"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:PROJECT-A",
        "node_type": "PROJECT",
        "project_id": "PROJECT-A",
        "name": "Nexys-A7-100T-DMA-Audio",
        "attributes": {
          "project_id": "PROJECT-A",
          "name": "Nexys-A7-100T-DMA-Audio",
          "description": "Digilent Nexys A7-100T zerinde DMA tabanl ses ak demo uygulamas",
          "board": "Digilent Nexys A7-100T",
          "fpga_part": "xc7a50ticsg324-1L",
          "expected_board_part": "xc7a100tcsg324-1",
          "tool": "Vivado 2018.2 + Xilinx SDK",
          "developer": "Digilent",
          "language": [
            "Verilog",
            "C"
          ],
          "project_type": "application",
          "root_requirement": "DMA-REQ-L0-001",
          "version": 1,
          "last_updated": "2026-02-23",
          "confidence": "HIGH"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:PROJECT-B",
        "node_type": "PROJECT",
        "project_id": "PROJECT-B",
        "name": "axi_example",
        "attributes": {
          "project_id": "PROJECT-B",
          "name": "axi_example",
          "description": "AXI bus mimarisi eitim / validasyon test suite",
          "board": "Digilent Nexys Video",
          "fpga_part": "xc7a200tsbg484-1",
          "tool": "Vivado 2025.1",
          "developer": "In-house",
          "language": [
            "Verilog"
          ],
          "project_type": "educational",
          "root_requirement": "AXI-REQ-L0-001",
          "version": 1,
          "last_updated": "2026-02-23",
          "confidence": "HIGH"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-001",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-001",
        "attributes": {
          "doc_id": "SDOC-A-001",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 36,
          "description": "AXI-Stream  FIFO dntrc RTL modl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-002",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-002",
        "attributes": {
          "doc_id": "SDOC-A-002",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 38,
          "description": "FIFO  PWM ses k dntrc RTL modl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-003",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-003",
        "attributes": {
          "doc_id": "SDOC-A-003",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 73,
          "description": "Phase accumulator tabanl donanm ton reteci"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-004",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-004",
        "attributes": {
          "doc_id": "SDOC-A-004",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
          "type": "sw_source",
          "language": "C",
          "lines": 395,
          "description": "MicroBlaze SDK uygulamas  DMA kontrol, WAV parser, demo modlar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-005",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-005",
        "attributes": {
          "doc_id": "SDOC-A-005",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
          "type": "tcl_script",
          "lines": 744,
          "description": "Vivado Block Design recreation script"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-006",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-006",
        "attributes": {
          "doc_id": "SDOC-A-006",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
          "type": "constraint",
          "lines": 211,
          "description": "Pin ve timing constraint dosyas"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-007",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-007",
        "attributes": {
          "doc_id": "SDOC-A-007",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
          "type": "tcl_script",
          "description": "Proje konfigrasyon dosyas  part tanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-008",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-008",
        "attributes": {
          "doc_id": "SDOC-A-008",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md",
          "type": "documentation",
          "description": "Proje README  bilinen sorunlar ve kullanm talimatlar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-A-009",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-A",
        "name": "SDOC-A-009",
        "attributes": {
          "doc_id": "SDOC-A-009",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/repo/local/if/pwm_audio/pwm_audio_rtl.xml",
          "type": "ip_definition",
          "description": "Custom PWM audio bus interface tanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-001",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-001",
        "attributes": {
          "doc_id": "SDOC-B-001",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
          "type": "hdl_source",
          "language": "Verilog",
          "lines": 37,
          "description": "Standalone AXI GPIO wrapper  AXI tie-off pattern"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-002",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-002",
        "attributes": {
          "doc_id": "SDOC-B-002",
          "path": "[MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/simple_working/simple_project.srcs/sources_1/new/simple_top.v",
          "type": "hdl_source_missing",
          "language": "Verilog",
          "lines": 0,
          "availability": "missing_in_workspace",
          "description": "4-bit counter test modl (repo'da dorulanamad, PARSE_UNCERTAIN)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-003",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-003",
        "attributes": {
          "doc_id": "SDOC-B-003",
          "path": "[MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/axi_example_build/axi_example_build.srcs/sources_1/bd/axi_gpio_bd/axi_gpio_bd.bd",
          "type": "block_design_missing",
          "availability": "missing_in_workspace",
          "description": "MicroBlaze + GPIO block design (repo'da dorulanamad, PARSE_UNCERTAIN)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-004",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-004",
        "attributes": {
          "doc_id": "SDOC-B-004",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
          "type": "constraint",
          "lines": 29,
          "description": "Nexys Video pin constraint dosyas"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-005",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-005",
        "attributes": {
          "doc_id": "SDOC-B-005",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple_gpio.tcl",
          "type": "tcl_script",
          "lines": 132,
          "description": "Standalone GPIO proje oluturma scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-006",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-006",
        "attributes": {
          "doc_id": "SDOC-B-006",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
          "type": "tcl_script",
          "lines": 161,
          "description": "Minimal MicroBlaze BD oluturma scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-007",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-007",
        "attributes": {
          "doc_id": "SDOC-B-007",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
          "type": "tcl_script",
          "lines": 156,
          "description": "Mevcut projeye AXI GPIO ekleme scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-008",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-008",
        "attributes": {
          "doc_id": "SDOC-B-008",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/run_synthesis.tcl",
          "type": "tcl_script",
          "lines": 81,
          "description": "Sentez altrma ve rapor retme scripti"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-009",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-009",
        "attributes": {
          "doc_id": "SDOC-B-009",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
          "type": "documentation",
          "description": "Sentez sonular raporu  timing ve kaynak kullanm"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-010",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-010",
        "attributes": {
          "doc_id": "SDOC-B-010",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
          "type": "report",
          "description": "Detayl kaynak kullanm raporu"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "STAGE3:SDOC-B-011",
        "node_type": "SOURCE_DOC",
        "project_id": "PROJECT-B",
        "name": "SDOC-B-011",
        "attributes": {
          "doc_id": "SDOC-B-011",
          "path": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
          "type": "documentation",
          "description": "Proje README  Trke/ngilizce dokmantasyon"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 3
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      }
    ],
    "edges": [
      {
        "id": "E:0008327d69",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0941",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:003190de92",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0966",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0033551fc2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0760",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0087d5d83a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0930",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:00c473daa8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1356",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0107ba8d19",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0823",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0123283312",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:ilmb_v10",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 407
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0127767e79",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1208",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:013f425663",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1190",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:019529c6aa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1216",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01df3a8ab6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0548",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:01f21292fe",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-001",
        "target": "STAGE3:OPT:c62dca4e88",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:01fbc76477",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0595",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:024a3fb9d6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_bram_ctrl_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 177
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:037d4b81bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e595324ef5",
        "attributes": {
          "match_id": "M-0193",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:03d114e0a0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0089",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:03d245c437",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0728",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:03e77d05ec",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0509",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0402403cd5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0658",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0406a6744c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0424",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:040dd7d241",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1059",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0425fd4026",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1459",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='mdm_1' matched 'mdm_1'"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:043792c242",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1006",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0454d4744c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0005",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0455ef91dc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0556",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0457afe702",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0359",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:047a3cecc9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0546",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:048ae8f11c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:048b593336",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0396",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04e3ba2339",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0258",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:04e56ad430",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1182",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0546a4f83c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1174",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='tone_generator_0' matched 'tone_generator_0'"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:055c1a7702",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-001",
        "attributes": {
          "rationale": "DMA ktsn FIFO'ya dntren ara katman  AXI-Stream  FIFO protokol farkn zer"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05658bd815",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0620",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:058795a539",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0140",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0594a88d60",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1460",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05bbc5bc66",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0291",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05f415d51d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0278",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:05fc9cab3c",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-007",
        "attributes": {
          "rationale": "MicroBlaze zerinde yazlmla ton retimi  HW fallback"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:062107edce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0938",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:065171fa86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1230",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clock, dma"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:067c3c5270",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1468",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:068208b5ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0354",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:068c8e3329",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1169",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06bce4fc3d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0779",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06becde504",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1053",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:06dee1352d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0223",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:06e958700c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0911",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:070fd728e7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0231",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: clock, port"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:072490880e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1494",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_out, out"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0729f04464",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1235",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:075218e100",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA] [get_bd_intf_pins axi_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 163
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:075896e078",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e4fee5a372",
        "attributes": {
          "match_id": "M-0526",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:07896312c5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0332",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:07ba666b65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1101",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:07ca3bb37d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0834",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, local, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:07dfbaf9d0",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "detail": "MicroBlaze seimi, WAV parsing ve mod ynetimi karmaklndan kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:07fe1e440c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1410",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo2audpwm"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:084ec620fe",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0034",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0872c1dc33",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:087c3b6052",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0727",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:08be2faa2c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0813",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:090ad5009e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_bus [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB] [get_bd_intf_pins dlmb_v10/LMB_Sl_0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 418
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:092a2c654b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0838",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09810db657",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0675",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09820abe23",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0910",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:099b4607cd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0342",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09c66b6a6a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1097",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:09dfa83697",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1286",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0a2142d2f1",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ab73d17da",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1483",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b2489dc48",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1165",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b261ec854",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 37
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b32fc5325",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0451",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, in, kb, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b5e19a321",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0647",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b5e8b6255",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0166",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b6f3b4d3d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1385",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0b6fd139d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0145",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bba2364cc",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
              "line": 1
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0bcab0f84f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0409",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c55a9f106",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0756",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c56ba6b9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1095",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0c87f45e86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1078",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ca5136711",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0914",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cb94af149",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0558",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ccc05d8b0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1229",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, generator"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cf0e275a4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0027",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0cf8925843",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0318",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0d42c467fd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0340",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0d898a1730",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1223",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0db39fcd87",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1007",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mig, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0dc537c489",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0887",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ddde9ad07",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0334",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e049f2dfc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1183",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e04f3b1ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1344",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='helloworld.c::dma_sw_tone_gen()' matched 'dma_sw_tone_gen'"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e2899e6c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0621",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e629c3e24",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1431",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, interconnect, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e8557c881",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0103",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0e85a7d891",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1027",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0eb6d46a8b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0970",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ed2225c13",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0615",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0ed262087d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1243",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f24c7b6f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1322",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f3aa0e17c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:project_root",
        "attributes": {
          "match_id": "M-0128",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0f665067be",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:0fd31140d4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:012669b142",
        "attributes": {
          "match_id": "M-0191",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:102237964b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0437",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:107dc44db3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0272",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1082207117",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0692",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:10bdd51aab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1479",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:10f5c1e899",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1000",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, generator"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:112353e3a5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0282",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11281f9364",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0119",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:114e3c9f65",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:519900aa2d",
        "attributes": {
          "match_id": "M-0518",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11600eaab4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0377",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11855f49dd",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:118fe67e4b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0560",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1199ac0a5e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1423",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:119a387956",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1472",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:11b7dc4ec3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1419",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11c921d75e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_IC [get_bd_intf_pins axi_interconnect_0/S03_AXI] [get_bd_intf_pins microblaze_0/M_AXI_IC]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 686
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11d19c3219",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0778",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:11f0fda487",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:12090f5e6e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0796",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1214e498f3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0915",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1236d2c2b3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0407",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:126b8546ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0908",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:127956ff87",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0130",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:127f85a606",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 155
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:12818062bc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1462",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:129d9ab8eb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0113",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:12c45a3f0a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1445",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:12ce9f8d2a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0219",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:12fa98f6ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1401",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:12fd59e095",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1493",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, gpio, gpio_in, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:13175dc61e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0160",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:13bc9d2401",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0808",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, play, sw, wav"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:13df415b2e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1026",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14065762b5",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:xlconcat_0",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 660
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1407c3fdb5",
        "edge_type": "HAS_ISSUE",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:ISSUE:65e298c1ea",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:141cf1f13b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0851",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1420e7dac2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0177",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:142c31d574",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1067",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1444a32910",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 4
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1454082a38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0944",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1481afc123",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-004",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "detail": "8 KB BRAM, minimal kaynak kullanm ile yeterli program alan dengesi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14ab22108b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0263",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, create"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:14d1481fa0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5ce3de5e20",
        "attributes": {
          "match_id": "M-0529",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:152501a5f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0419",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1566d63717",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0362",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1567657141",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0625",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1577341716",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1484",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15a0245d01",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "detail": "MicroBlaze version/config differs between educational AXI and DMA project",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:15d8400693",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1068",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15dd341d60",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 175
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15ee71bf1e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1403",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15f0c9cad7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1391",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:15f391e627",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0998",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:164a088423",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0815",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16501eb5fe",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0792",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:167119f97a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0461",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0'"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16733615a1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0805",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, recv, sw, uart"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:167cc18f55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1001",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16d3cca828",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0950",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16df60732f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1364",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:16f600f9db",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0598",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:171959b837",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0719",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1750559f03",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1002",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:175c9ad511",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1429",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1788bf293f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0726",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:17ae23a173",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1478",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:17f3065324",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0234",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1803727233",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0601",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18067515c0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0010",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18746f81d9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0664",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:189b70549c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0236",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18a85e8789",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 100
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18d56644c0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0062",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:18f6936d0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0629",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19060369bc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0307",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:191a6e1294",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1238",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1933aad8de",
        "edge_type": "HAS_ISSUE",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:ISSUE:93cfc5c2b4",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:195cfca530",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1022",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19c6368517",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0643",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:19fefe03c7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0700",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a138590b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0371",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:1a49118447",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a48d5a974d",
        "attributes": {
          "match_id": "M-0528",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a596a8e5a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1449",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a71cd0c25",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 594
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1a84f7466d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0133",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ab2bcb446",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-004",
        "target": "STAGE3:OPT:5908e53977",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ab3a5efdd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1382",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1adbfe7861",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0148",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1adcb38d75",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0096",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1af0c58979",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 174
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b065a7b4a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-003",
        "attributes": {
          "rationale": "PLL/MMCM clock stabilizasyonu"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b0bfb82bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0044",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b0f836f9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0934",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b11ed9891",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1424",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, interconnect, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b2cc0015d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0925",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b640b1085",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0175",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1b95e9228d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0019",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bb5fe8bf5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0624",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bc364879c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mdm_1",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 591
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1be929d343",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1024",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1bffdfcb68",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0859",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c0f0683c0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1147",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c10b4a32c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0735",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c230623c2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1104",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c32d094a1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0729",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c415bfc3e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_interconnect_0/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 675
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c6a8ae559",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0987",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1c6e56e2f3",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "STAGE3:AXI-REQ-L2-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 37
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1cd495425b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1cf8720c38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1081",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1d50edde46",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:lmb_bram",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 410
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1d7065bbaf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1084",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1d82944417",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1331",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:1db4d6298a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0323",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: switches"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1dbe98cf15",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0663",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1dd33d8889",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1380",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1dd918757f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0889",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e0116d6cd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:ilmb_v10",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_v10/LMB_Sl_0] [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 142
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e44c54db9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1215",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1e6c1f18b5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0375",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ec6b55081",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0666",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1ec8471d6b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1016",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f099d37ff",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-003",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "detail": "Dual-clock FIFO seimi, iki clock domain arasndaki CDC gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f4478743f",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "detail": "GPIO control function is analogous across projects",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f6fddfe50",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M03_AXI [get_bd_intf_pins axi_uartlite_0/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M03_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 691
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1f9d9e3013",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1061",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:1fc8e17991",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1241",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:200f8a9689",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1268",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20323fa8fb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0246",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2058265665",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1339",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20743ae8a2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f686ae77ab",
        "attributes": {
          "match_id": "M-0196",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:208037546b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0742",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2082414a13",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:208e103a99",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1497",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20a90f3992",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0843",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20aafb4376",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0687",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20da2ae16e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 167
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:20eedfec00",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0414",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:21205e0ba9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0978",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2149d0c848",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0935",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:214cfa91b0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1318",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:214dd7d3ea",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1109",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:21772dcb3b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0482",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:217b1d48d9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6818f49971",
        "attributes": {
          "match_id": "M-0527",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:219ae83cf4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0544",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:21edb716dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0329",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:21f20e9da9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0984",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22177c6916",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2252c2dab9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0826",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22680f975f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 10
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2290b36446",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1159",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:229656019a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1245",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld, recv"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:229b67a816",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 33
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:22e38c27e4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0153",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23042cd759",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0212",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:232967255a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0696",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2376de041a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0841",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23ae6d444c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1285",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23b133483e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0067",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23f02f9a6d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0336",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:23fc2f65fc",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 145
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2403cd7421",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1142",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24051e7797",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1194",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24151d7208",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0711",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:242a7c1111",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0694",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24a700a16f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:24e5b0786a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_M_AXI_DC [get_bd_intf_pins axi_interconnect_0/S02_AXI] [get_bd_intf_pins microblaze_0/M_AXI_DC]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 685
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:251b72ce98",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1072",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:253373f96b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0920",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:253e58fe4f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0105",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:254c4a88fb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0376",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25b3cf1162",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 160
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25ce2ef255",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0447",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "LMB data bus ve LMB instruction bus ayr ayr alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25dc9a2cdd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0885",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:25e1921c15",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0721",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:263e7f92df",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0690",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26550d1c8d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0514",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26a55e6663",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0453",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26ae3a315e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1045",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26b64b0a1d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0125",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, w16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26d6e321ac",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "rationale": "Kullanc arayz (butonlar, LED'ler) ve ses k (PWM)  d dnya etkileimi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:26edc73806",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0574",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:27460daa37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0248",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:274fdeccc7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0481",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:276b600cfc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1210",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:276b73afb6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0283",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:27935c34d0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0388",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:279424ba0c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 41
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:27cf7e897a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M04_AXI [get_bd_intf_pins microblaze_0_axi_intc/s_axi] [get_bd_intf_pins microblaze_0_axi_periph/M04_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 692
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2802cb739b",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:282c6495ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1057",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2835dcd792",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1367",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2883b290d4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1405",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:288d3c857b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0/Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 129
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28ae74c4ac",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0478",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28bb4bfd1e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1117",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28fa58ee3e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0386",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:28ff1ab230",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0072",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:29207a2878",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1426",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:292bec5c5f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 12
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:295db234db",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0534",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100m, axi, clk, microblaze, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:298c178d1e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_dlmb_cntlr [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 419
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:29d953da7c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0496",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a242affad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1100",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a4baadefa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0031",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a4cd8530e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0429",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a82aec3f3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a836c9e71",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-007",
        "attributes": {
          "rationale": "JTAG debug ve UART  gelitirme destei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a8cc4a56b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0976",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2a9d67af9a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1232",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:2acc1ca2a9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0387",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b042972d3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b096ef136",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1180",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b174c62fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0079",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b506efb2c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0369",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, switches"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2b93c5aac3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0467",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ba338e75b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0975",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ba9548e82",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0535",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2bad017b98",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0117",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2bb1c20d2a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2be2d47c4d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0960",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2be922c7f0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0949",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2befbc34e4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1446",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: mig, reset, rst"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c15232294",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0995",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio, gpio_out"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2c1c6475fa",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins axis2fifo_0/S_AXIS]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 674
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2cb4643e50",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1107",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2cbbac7b72",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1373",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d039087b9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0613",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d16eb6761",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0557",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d424ecc7d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0492",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d524bed93",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1427",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d52c4ef68",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-002",
        "attributes": {
          "rationale": "Minimal counter  toolchain dorulama"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d5bff7e04",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1029",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d88a5a344",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0789",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2d911ad21e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0172",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2dde2755e7",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_dma_0_s2mm_introut [get_bd_pins axi_dma_0/s2mm_introut] [get_bd_pins xlconcat_0/In1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 701
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2deaf610ea",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0006",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e10c9d3fe",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 621
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e41fe71dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0141",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e486f06b0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0227",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e8cb9e453",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0637",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e9212a598",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins mig_7series_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 677
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2e94d566bf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1338",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ebb0f2bb0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0187",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ed9f137da",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0287",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, run, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f3810493a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1114",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, xilinx"
          ],
          "unmatched_aspects": [
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f49105ea6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0688",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2f8df82b93",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0176",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fa7520e76",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0951",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fb5289472",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:fifo_generator_0",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 573
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fbb976e04",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0653",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2fd3cb970d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1374",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:2ffa65d0cb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0086",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3015528814",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0612",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:303942868a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1336",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:3061d082e4",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0593",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:307a6ac05b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0274",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:308811d762",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0806",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30b4c7a3d8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0715",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30d2100f9c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:60c8ead14c",
        "attributes": {
          "match_id": "M-0525",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30dc209581",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0809",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, recv, sw, wav"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30f356dcca",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0249",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:30f95980f8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1049",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:310ad309d8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net S00_AXI_1 [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 673
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3185ee5d7c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0333",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3196750542",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 6
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:31d799d79d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1290",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:322a57d6d8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_bram_ctrl_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 170
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32656ab373",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0004",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:327300ae13",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0348",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:328001555d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 173
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3280f5229f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0168",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32968b7fcf",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "detail": "CLI-first yaklam, eitim tekrarlanabilirlii gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3297db48d6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1120",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:32db38a57b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:519900aa2d",
        "attributes": {
          "match_id": "M-0190",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:331a43b79a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1121",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:338b9a874d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0436",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:338ccf6c4c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0786",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:339d47411b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0628",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:339e2df5f4",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 28
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33ae48abc7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0854",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33d95ff137",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0045",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33db75c350",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0873",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:33e2bf90a2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0346",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:340d161217",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0996",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:341a72c748",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0466",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34a7984550",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 710
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34aae537f5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0299",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34ad4380a2",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0069",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34af984bec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1379",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:34f7e61d22",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0343",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, clk_wiz, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3512aa9681",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1094",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:352dfc7d10",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0769",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35aba8437a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0697",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35c7302440",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1150",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:35e817c2c4",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3611f8fdfc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-1206",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3625633b7a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0012",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3684000604",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0634",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:373cb561b4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_uartlite_0_interrupt [get_bd_pins axi_uartlite_0/interrupt] [get_bd_pins xlconcat_1/In2]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 702
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37516c7f81",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0415",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:375c905d7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0213",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37952d9339",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e0ad3ab0f9",
        "attributes": {
          "match_id": "M-0517",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37b5b432cf",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0053",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37b91a52a4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0317",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:37dc8841d1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0879",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3809d2ecbd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0959",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:380fcf7727",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0056",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3880ec207f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0238",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3883e4cbef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0170",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:389848613e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0929",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38bb31e152",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0124",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, v15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38cf3afadb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0395",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38e290c85c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0795",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: aud, aud_sd, audio, d12, en"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:38fb5c262d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1491",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:395f246a62",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1063",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:399c4170d4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:39b19a253d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1349",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3a22d3f34a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0724",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3a4597a277",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-009",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 19
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3aa42e4b30",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0232",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: active, low"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ace33d8f8",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-001",
        "target": "STAGE3:OPT:a6b1422e35",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b17026d85",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1348",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b5866a978",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1425",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b5d1c7039",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1005",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3b864bea30",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "rationale": "MicroBlaze ile AXI master  slave veri yolu hiyerarisi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3baab67ef0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1071",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bd60a6ba5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0682",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3be5508176",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1014",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bef7644b9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0599",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3bf61a5e47",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0338",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c0fb29c6c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0906",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c173fcbab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0923",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, project"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir",
            "design_1.tcl script'i block design' tam olarak yeniden retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c34e9ea5a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1293",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3c621e7ee4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins ilmb_v10/LMB_M]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 139
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cb2612f48",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-006",
        "attributes": {
          "rationale": "Clock domain crossing, handshake, backpressure, interrupt routing  sinyal btnl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cc5a09acf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0698",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ccf3cc76b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-008",
        "attributes": {
          "rationale": "Clock retimi  140.625 MHz (MIG) ve 24.576 MHz (audio)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cef12248f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1021",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3cf1b9f500",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-002",
        "target": "STAGE3:AXI-REQ-L0-001",
        "attributes": {
          "detail": "Kademeli yap, AXI renme erisinin dikliinden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d38d0dc22",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0313",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d50975ab9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0185",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d8208b9f3",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0432",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3d8d966b9f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1233",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:3df5151e36",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0810",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e025edc66",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0441",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "LMB data bus ve LMB instruction bus ayr ayr alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e8c0526c8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0101",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3e99632c3d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0167",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ebf793852",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1154",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ee4a08c1b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0226",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3f69a063b8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 55
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3fd1848585",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0827",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3fdcb2b37a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1105",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:3ff24cf6f2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0561",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4030e5f414",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-1283",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40377081f3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1304",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4064fe4175",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0149",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40a0065dd7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1065",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40a37459bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0154",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:40e6d9130b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1110",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41045f317e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0035",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41064a4f76",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0972",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: info, project, project_info, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4129b028ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0999",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:412f6631c1",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 18
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:418ea9587d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_cntlr [get_bd_intf_pins ilmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 422
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41904a20c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1225",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, mig, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:419a798194",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1037",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, mig, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:419b9675cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0870",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41a9f3494f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41cd092cb8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0891",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:41d0d60706",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0445",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_bram_if_cntlr'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:424cf60beb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1288",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4262a5c8cc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0017",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42784aa4e7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0300",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42b92ff48a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1160",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42c3d2800c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-1134",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42cd8f8440",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1017",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:42dd38e1a5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1474",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43236298e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1181",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43ab3cf5bb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0812",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb, v10"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43f3f430d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1388",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:43f55a8226",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:441d1ee380",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0868",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:443d06caca",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0475",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4492c17f0b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:449daf71c0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0650",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44c404fd58",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0606",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:44d1135da5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0594",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4508185b06",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1352",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45ad722a3f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1294",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45e1ce32c0",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 9
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:45ff890b9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0081",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:461148a925",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0699",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:462cfabaee",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:466d8f2734",
        "attributes": {
          "match_id": "M-0530",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:463f4eb75b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0162",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:464c277c58",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0958",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4651214dc1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1337",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:465ff9fc0a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1093",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46613d7423",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_gpio_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 67
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:466a4f3480",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0549",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:46c88d33c1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0952",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46d13f9856",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:46d54a0290",
        "target": "STAGE3:OPT:01fd341ed4",
        "attributes": {
          "rejection_reason": "Zynq AXI'y bedava verir  renci explicit kurulum renemez"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:46ffa1fbcf",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 28
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4738ca3c31",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1370",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47646e4dd6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1453",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47bd8fed6e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0961",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47c2c009ad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0401",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:47f2d02bc7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0899",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:483e963d87",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0094",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:485561bfff",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0178",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4863f0b31a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0477",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4876e8c0fb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1131",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm'"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48c4ddaafb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1115",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:48ef81880f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0493",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:493c0b424b",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:a6b1422e35",
        "target": "STAGE3:OPT:8b09a068c9",
        "attributes": {
          "rejection_reason": "Board'da I2S DAC ipi yok, ek donanm gerektirir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:494115664b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports reset_n] [get_bd_pins clk_wiz_0/resetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 85
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4984e3072f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:project_root",
        "attributes": {
          "match_id": "M-0456",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:49ac05278a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0723",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:49d3ea8bdc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0294",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a3817bfde",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0047",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a4cd662e1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6818f49971",
        "attributes": {
          "match_id": "M-0199",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a781ca142",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1487",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4a996c5e96",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0253",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": [
            "create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ac0940ee3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0572",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4aebb60a2d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0892",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, mdm"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4af9d309f6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0858",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b32c12a57",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0413",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b5b31771f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0713",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b704bf3c5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1119",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b7fed5ae6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0276",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4b934e4b77",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0886",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4be6e30ed6",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 495
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4bfbe148cf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0029",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c0f3fa47a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1092",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c393fc212",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-005",
        "attributes": {
          "rationale": "TCL script ile proje yeniden oluturma  tekrarlanabilirlik"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c59d621ed",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:dlmb_v10",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_v10/LMB_Sl_0] [get_bd_intf_pins dlmb_bram_if_cntlr/SLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 141
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4c7b0a36fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0539",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4cb06177cd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0404",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)' matched 'clk_wiz_0'"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ccc6f3272",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0331",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_bram_ctrl_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_bram_ctrl_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:4cd6dd9bbc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0502",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d069d5163",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0277",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d5fc612a9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "STAGE3:AXI-REQ-L2-005",
        "attributes": {
          "rationale": "AXI Interconnect  master-slave balant altyaps"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d65a67d45",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-010",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 20
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d76ffe609",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0118",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d8ffba4ce",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 89
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4d9c3b5659",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0171",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4db5d2562f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1231",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, generator"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4dc5138595",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0426",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4de09fea95",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0457",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4e324fc3e3",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0434",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4e5beb6526",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1254",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ead46ed46",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1164",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ee72b4022",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0691",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ee7e3ccee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0416",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock, xdc"
          ],
          "unmatched_aspects": [
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ee9186d9f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0259",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4eef571ad4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1355",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4f645e924e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0042",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4facd9e313",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0498",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4fba4d5d5e",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 504
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:4ff96acdcd",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0310",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5056e6ae92",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1335",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5097d7d5fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0880",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:50c22d7e9f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1103",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:50d74ffe33",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f686ae77ab",
        "attributes": {
          "match_id": "M-0524",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:51852003bc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0352",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: active, low"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5198635649",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0619",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:521064302a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-003",
        "attributes": {
          "rationale": "DMA S2MM kanalna veri reten kaynak  test ve dorulama amal"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:521901d97c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0060",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:523a851fe0",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0205",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:526b12daa2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:52cb610117",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1398",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:52e3f715e7",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0123",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, u16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:52fe9c03b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1048",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53017b7b4f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0449",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:531dffe1c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1376",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53217e4aad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0132",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5375ae2fef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0883",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53781521fd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0501",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53c3aff179",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0758",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, uart"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:53df77af18",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1070",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5414c93725",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 25
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54173cb06a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0281",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5417aab7c7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0398",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54191d959d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1227",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54494ed141",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0186",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5455c926e1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 11
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5474e8266e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0040",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:548b1282c5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0515",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54a6cb1aa2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0508",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:54a9623fc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1258",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5509975fb0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1186",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:552afcebe7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0942",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:555877cc70",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0725",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:557b488d11",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1003",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:55cef0261f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0491",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5616dfd6f0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0207",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: clk_wiz"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:561a3fcf7a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1386",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:563cb92358",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:mdm_1",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net mdm_1_MBDEBUG_0 [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 682
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:569a452cd6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0733",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56c74179bc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1011",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56ce994424",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0211",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:56d9cf6221",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-006",
        "attributes": {
          "rationale": "GPIO ile kullanc giri/k  buton, switch, LED kontrol"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:570e94fc7f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1050",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:573f4b2b38",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0425",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5740e85cce",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1259",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:576bb9085a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0100",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:576d4dcc60",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1256",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:578f68f481",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-003",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "detail": "MicroBlaze v11.0, Block Automation tam destei gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5796aaf2bd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0460",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:57a7ba3503",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1028",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:581a7e73db",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:PAT:block_automation",
        "target": "PROJECT-A:PAT:block_automation",
        "attributes": {
          "detail": "Block automation teaching pattern is reused conceptually",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5865289283",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1393",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, fifo_generator_0, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5870e454fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0131",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5887d02d86",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:24f04af39e",
        "attributes": {
          "match_id": "M-0523",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:589dc509b8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0312",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58a430d8f9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0380",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58d3a94087",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0732",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, fifo"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:58f10bac1b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0194",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59265f785c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0739",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:592c87f191",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1178",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:593b13258b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0956",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59958f8069",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1122",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:59d0080377",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0955",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a2d9d31ea",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0669",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a323e3159",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 516
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a5ff0f401",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net reset_1 [get_bd_ports reset] [get_bd_pins clk_wiz_0/resetn] [get_bd_pins mig_7series_0/sys_rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 709
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5a93ec0138",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ab877a9de",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1394",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ad577a151",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 34
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b43081796",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0373",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5b72569e6e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0818",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b76f1e7ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0559",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b7d64eeeb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0181",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b9081a4c7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1409",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5b9864efb8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0909",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5bc092c4a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0468",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c584b52af",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1151",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c8d7bc228",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0015",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5c98203e8c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0604",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d0ad66ec1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0863",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d17a6f7cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0091",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:5d45bcf6fc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0405",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, minimal, reset, wiz"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d642c6055",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:012669b142",
        "attributes": {
          "match_id": "M-0519",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d6f466b13",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0817",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d71af00d5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0266",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d968b3a31",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0671",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5d98b2c542",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0022",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ns, timing, wns"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5da49ed1e6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-0731",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5daaf4e0ad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1292",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5dd38438b4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net tone_generator_0_M_AXIS [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins tone_generator_0/M_AXIS]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 694
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5dec070a38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0462",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e0724cfad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0115",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e4250d39a",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e502e916c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1175",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e71a945d0",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "detail": "Reset controller role is analogous with different clock sources",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5e9887b5a7",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 26
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5eafe3a39d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0793",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ec77b1873",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0023",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ed5777a27",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0746",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5ed76ab677",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0095",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, interconnect, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f24cdc073",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1402",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f2c78e3f1",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0054",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f84bc3c22",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0358",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f8f54875b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1306",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5f8fea2a33",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0596",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fa792e8ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0782",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fc095b19b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1124",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:5fc2db970a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0757",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:606003b967",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 32
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6075419e09",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0024",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ns, timing, wns"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:609d4d7ac0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1296",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60a0ff09f6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0774",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60ca2d52b5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0802",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60ca9cb4a7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1209",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60d6b08156",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0646",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60e56ed595",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0712",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60ee216605",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0752",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60f3304e18",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0180",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:60fe9fc5e9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1275",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6115a1e492",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0964",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:612e8f6024",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0555",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:614baba00e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0743",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:61ceb01389",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0790",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:61d0b3c967",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0957",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6211216bc7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0003",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:621e4bff3d",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 179
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:621ee29acd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0661",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:626d243e25",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0423",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:626d463e6b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0237",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62869b911e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0536",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6296f731e9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 8
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62f733a2e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0385",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:62f8ec9cf5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1099",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:630538f441",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0059",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6308cfc969",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0890",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, clk_wiz_0, dma, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:630a06231d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e4fee5a372",
        "attributes": {
          "match_id": "M-0198",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63118e6afc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0071",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:634d17ab9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0610",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63856d3de5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0220",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6386b3e767",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1299",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:63f1e0b30a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0632",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6415033371",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0618",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6424e32011",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0284",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6431b25c87",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1025",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6454ff24e7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0754",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:645af2d7d8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1377",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6469678666",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0085",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6470a6f2d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1012",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6480c8f06f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1035",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6490857021",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0440",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:64f460bab4",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-006",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 16
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65046713b0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0391",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65634768d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0090",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6574df8264",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0311",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:65b69d805b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0685",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:660750fa6f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1347",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:664ec87db0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1447",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:666fa8cc7d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66845576dd",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0590",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:669cc1c925",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0039",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66a0104769",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 150
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66b24f8329",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1221",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66ec66728f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0088",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66f44ba9ad",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {
          "match_id": "M-0292",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:66fdac4cdc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1341",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:670e9d0bf2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0252",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:672bd69314",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1315",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6730581179",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0483",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6767e6341b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1085",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axis2fifo_0' matched 'axis2fifo'"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:677d7c8e65",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0853",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:67eb5becfb",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1496",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6816013eea",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0617",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6836a54d98",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:688758bae7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0473",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:688de034ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0665",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:692351dc32",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0146",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6933466493",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/locked] [get_bd_pins rst_clk_wiz_0_100M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 131
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69336afaab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0630",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6942dea689",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 16
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69474eddb8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0894",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:695540d918",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0969",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69b245682d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0121",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69bf46fdbf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0867",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69c4a96921",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1185",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:69ddba2920",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0567",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a13feca72",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a2305a23d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0099",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6a406d3440",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6dc4a227e8",
        "attributes": {
          "match_id": "M-0520",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6abbf94854",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1009",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6adb471b08",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0533",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b03461963",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0511",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b0d8a1ce6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0784",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b3a46aeb7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0967",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b86a5e21a",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "detail": "Same IP role, different project context/config",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6b91844a79",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0588",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6bfbeceaa0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0084",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c0d8a5e37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1091",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c222823d3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0320",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c3e01bcaa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0603",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c45f03537",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0832",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c5a12c6b2",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "rationale": "DMA kontrol, WAV parsing, mod ynetimi  yazlm kontrol katman"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c77115caa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0384",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6c7f54c5ea",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1030",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, fifo, generator"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6cbe512eb4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1036",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6ce8245d04",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0267",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, simple"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6cea6108d8",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0919",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d129c19f8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1295",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d40df9991",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0431",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d44fe370e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1162",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d64260614",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0260",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d6fab38f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1327",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6d90ef1a1b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "STAGE3:AXI-REQ-L2-001",
        "attributes": {
          "rationale": "Standalone GPIO wrapper  AXI tie-off ile sinyal seviyesi eitim"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6dc9638afb",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 643
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6dd0381cff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0222",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:6dd281b9a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0678",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6de5954963",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0659",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e11b04e6f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0155",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e2e694f60",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e329770b0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0937",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e3b8f83e6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e4155fb25",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0974",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e4e065454",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0264",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e888fe7c4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1310",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6e8db64506",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1269",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6eccc491a9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1179",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='tone_generator_0' matched 'tone_generator'"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6ee3bd066a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1412",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, clk"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f1ff7b0a7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1054",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f29784f0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1307",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gpio, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f629b7d83",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1125",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo2audpwm_0' matched 'fifo2audpwm_0'"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6f92133869",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0586",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6fb256b05f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0370",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_gpio_wrapper' matched 'axi_gpio_wrapper'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:6ff33462a6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1289",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7000c43cee",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1118",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7004abb114",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0378",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:701045c91c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0049",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7017b4535e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1422",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:70369daf5b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1359",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:70688ab99b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1055",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:706e2733ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0365",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:708c612491",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0302",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7090633af0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1320",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_OUT'"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:70b58f2793",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0777",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7100919e39",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0355",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7129044a7c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1251",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:713aa7035c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1451",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:714cad8361",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0127",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, y13"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:717374edc2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0279",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71782b5efa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1475",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, uart"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:71b02f5d37",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0410",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72191cb63e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0766",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:722e7d22f6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0904",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7239c93b8f",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 21
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:727e53a6da",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 22
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72b5e2f618",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 74
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72c2475c63",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0641",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:72e82f3363",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0751",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:732f4869c9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0781",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:73392bc62a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0215",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7364dc7caf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1495",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7395dbcabe",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0833",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7437b11241",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 17
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:745683d3a9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0142",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:747222d9d9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0581",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:748cf6309d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0083",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:74b9839204",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0840",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75097ab014",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0161",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7537308dcc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0356",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:753e70bf68",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0644",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:754e58671b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1433",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='rst_mig_7series_0_81M' matched 'mig_7series_0'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75747fedd6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0587",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75927e1550",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1212",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:75d46dd53d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0924",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:760bec1617",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1166",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:762d9903fe",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:tone_generator",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7640533db9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-006",
        "attributes": {
          "rationale": "Senkronize reset datm  PLL lock tabanl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76816b40ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1375",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:768b081f7d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0947",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:769565eb56",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1311",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76a999023f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_Clk [get_bd_pins sys_clock] [get_bd_pins dlmb_bram_if_cntlr/LMB_Clk] [get_bd_pins dlmb_v10/LMB_Clk] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 426
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76d117c5d2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1019",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76dbe75eda",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0718",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76ec0dc447",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0349",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:76f133a5c3",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0126",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, w15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:770639d8d6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-1189",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7740f2cdf2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1271",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:774d5420b5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0616",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:778bf3f918",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_debug_sys_rst] [get_bd_pins mdm_1/Debug_SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 186
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:77e97db5ad",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
              "line": 4
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:78d9eb19ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0905",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:795a64a480",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_i] [get_bd_ports switches_8bits]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 182
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:796e5318d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0143",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:796e7fdeda",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0900",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79de4e62a1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0791",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79f278d4da",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0070",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:79fce60cb9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0717",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a178ed89f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1392",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='clk_wiz_0' matched 'clk_wiz_0'"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a188a3dec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1217",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a1c2003e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0137",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a537d9229",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0158",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a7e4360ae",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0600",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a89216f85",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0850",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7a93566b9d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0367",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7acf1cac6e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0640",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ad6ca537a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1499",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, xlconcat, xlconcat_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b0d20abf9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:97c39b83fe",
        "attributes": {
          "match_id": "M-0553",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b142a034f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0856",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b1430c5e2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0102",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b34fc2a4b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1273",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b5153fcf2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0018",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7b8115a856",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1345",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7bcdadcc48",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0285",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7bd78dd54a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0098",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7bf61edae7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1450",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c48115ed7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0051",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c488fed98",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0216",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c7bf402bc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0138",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7c9a2e1ab2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0716",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7cad3f8520",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1076",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, mig, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d205e57b3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0635",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d2f1681f5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7d9d2d4e19",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1096",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7da4fe762d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1102",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7da68c2184",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0710",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7dfb5204ae",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-007",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 39
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e16e24fc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0316",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, microblaze, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e7f5e8eb1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0903",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e8340d61c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7e9b6fefef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0943",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7eea23887f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M01_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 169
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7ef70944f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0945",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f188ab234",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0940",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f55bf735a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net GPIO_OUT_ip2intc_irpt [get_bd_pins GPIO_OUT/ip2intc_irpt] [get_bd_pins xlconcat_1/In1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 698
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f6127489a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0939",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f7f228fd1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7f8c1c59fa",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0068",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7fb0e69a4c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0136",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:7fd9028e8b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1089",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:805199edd0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0036",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8059568b5f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0075",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:805997f02f",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 5
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:808b9ff140",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1266",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80e8b2ad3d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0708",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80eff922ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0767",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:80f3cc90b2",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {
          "match_id": "M-0428",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81028f9b13",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1249",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'recv_wav'"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:812b4ab66a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1420",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:812be0687d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0280",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81460a8d5a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0417",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:816d852d27",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0169",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:818eb7b9ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1476",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, gpio, gpio_in, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81a33def86",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0129",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81b29ad127",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1440",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:81bc1174a9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0206",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:81d27e58f8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0787",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:821350e57f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1211",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82492513c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0824",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82580865f1",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
              "line": 180
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82adac4ae5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0400",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82d37bd726",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1404",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo2audpwm, fifo2audpwm_0"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82d80bd786",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-0720",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82dab64eeb",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 94
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82e764257a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0257",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:82ed57ed42",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0446",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'lmb_bram'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83202e86c2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0411",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83247a072e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1326",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:833943d91c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net xlconcat_0_dout [get_bd_pins microblaze_0_xlconcat/In0] [get_bd_pins xlconcat_0/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 713
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:836869fcde",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1108",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83a3e7610a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0383",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83eeb8ecd4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1262",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:83efa89d55",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0261",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, synthesis"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8403616c18",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 66
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:84327e3705",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0427",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:845d6756d1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0874",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:846711ce98",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 88
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:849b9e6cd5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0704",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:84df8ae665",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0372",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:84e5766ee5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0986",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:856be1536f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1172",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:856c4e18ff",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0122",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t16"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:859171f51a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0038",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85b6b36897",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0844",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85b77a507c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 58
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:85e1d311b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0576",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:862f4f155c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1358",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8637507f44",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0135",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86696830b1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "rationale": "Ses verisi bellekten ses kna aktarlmal  veri yolu alt sistemi bu sorumluluu tar"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:869824a9b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1075",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, mig, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86ddccd80d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0902",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86e095eacd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0479",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86f80e1e22",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1152",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86f8d8c875",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0204",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:86fe0de3f6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0764",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8731cc17fa",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-005",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 15
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:874ea31a38",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:876454ff44",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {
          "match_id": "M-0308",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8794366832",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_bram_if_cntlr/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 151
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87d62b3c95",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0512",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:87eb22338f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1047",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8805c68a1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0325",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88964d3f89",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0589",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88db6f3fa0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0814",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb, v10"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:88ecdfe489",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0963",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89295330cf",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0306",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89bbfe583d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins ilmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 149
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89d649264d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1353",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:89e92d270c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1086",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a25bfb616",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:24f04af39e",
        "attributes": {
          "match_id": "M-0195",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a2a315490",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1274",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a50067cc9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1415",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, reset"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8a57f7781c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0571",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='mdm_1' matched 'mdm_1'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8ab0f3534e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0251",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8b41ca4567",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0108",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8b5f4a523e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0412",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c21b82713",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0550",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:dlmb_bram_if_cntlr"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:dlmb_bram_if_cntlr"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:8c4c3ec82a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/mb_reset] [get_bd_pins microblaze_0/Reset]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 135
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c526eff1a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0577",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8c685a6401",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 63
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8ccc7799fc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0104",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8ce4d08400",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0335",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8cf0e5694b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0296",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8d3dc5c3c5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins dlmb_v10/LMB_M]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 138
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8dcb7c8c31",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:449c7ecb54",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 79
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8de07524fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1361",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:8df6d5f20e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1079",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axis2fifo_0' matched 'axis2fifo_0'"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e03cfe503",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:626c36ead9",
        "attributes": {
          "match_id": "M-0303",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e1e0c6b1c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net SYS_Rst_1 [get_bd_pins SYS_Rst] [get_bd_pins dlmb_bram_if_cntlr/LMB_Rst] [get_bd_pins dlmb_v10/SYS_Rst] [get_bd_pins ilmb_bram_if_cntlr/LMB_Rst] [get_bd_pins ilmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 425
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e525b31a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1481",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0'"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e543c52de",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:dlmb_v10",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 398
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8e92e5f3f2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1439",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:8eeced1374",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1157",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f03062473",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1454",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f0ebe1e5d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0597",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f2d050c97",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0822",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f2f43cf16",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0551",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f682d42cf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0830",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8f82dcac8b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0399",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8fb5d315ba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0931",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8fedbf6ae4",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-005",
        "attributes": {
          "rationale": "UART ile WAV dosyas alma ve oynatma  dosya aktarm protokol"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:8fffbac2bc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0270",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90118fd508",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0693",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9014a566e2",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 38
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90238bc4d2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-0670",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:903586d115",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0673",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9049a9ede8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0842",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:905982b29a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0798",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90772d25a2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0106",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9089e6c6c9",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-007",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 17
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90d0d8921c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90d430d38d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0683",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:90fdeac206",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:fifo2audpwm_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net fifo2audpwm_0_M_FIFO_READ [get_bd_intf_pins fifo2audpwm_0/M_FIFO_READ] [get_bd_intf_pins fifo_generator_0/FIFO_READ]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 680
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9110b5d3f8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1196",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:912d02f9e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1407",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:91798f1001",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0120",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: axi, lvcmos25, t14"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9181c6cf05",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0709",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:918ac2c648",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0490",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:91aeebd01b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0677",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:924c86c8c0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1039",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9257511a5d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0341",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9273f76cab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0363",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92a0214bb0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1228",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92b76b941d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1137",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:92ce5b3601",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1201",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9343287bb5",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:fifo2audpwm",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:93792502a4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0273",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:940811d1f8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1250",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:941858aa80",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0245",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:943209a153",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0532",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9452d71b0f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-004",
        "attributes": {
          "rationale": "Clock, reset, bellek, debug  tm bileenlerin almas iin zorunlu altyap"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94537db589",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "match_id": "M-0503",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9467563720",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0379",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:947c2c74e4",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9490f868a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1277",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94a53f9f02",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_interconnect_0/S01_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 676
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94d94fadb1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0750",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:94ddb32565",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1090",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9503e64ac2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0928",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95054a3017",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1435",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:952552f4ae",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0989",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9557e303b9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1015",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95606d1fc6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0389",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:957b4fd9e2",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0794",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: a11, aud, aud_pwm, audio, lvcmos33"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9581545856",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0241",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, create_minimal_microblaze, microblaze, minimal"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:959fc82221",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0255",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95ca47c780",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0642",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95e14f7bb2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins mdm_1/MBDEBUG_0] [get_bd_intf_pins microblaze_0/DEBUG]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 187
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:95ea3b0e2e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0037",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:968b0b935a",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M01_AXI [get_bd_intf_pins GPIO_IN/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M01_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 689
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:96af78339a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0686",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:96b35e79e3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0357",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97198f86f4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0183",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9722bd87e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0869",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97366bc0c1",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:lmb_bram",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 75
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9744278a0c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1452",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:974fcb7b82",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0327",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:975d2fadbd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0265",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97605e94e2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0871",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97a5d649bb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0210",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, mdm"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97c82ab5e7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1138",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97dfc321cc",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/M00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 168
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97e5086a67",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "detail": "DMA mimarisi, ses verisi throughput gereksiniminden kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:97f6b69a3f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0562",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:987a9cb18b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1300",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98a28d0a19",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0421",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98a2a62bdc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1214",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98ccc3e873",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1023",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98d0510896",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0507",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:98ed53155a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1219",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='fifo_generator_0' matched 'fifo_generator_0'"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:99069a0ccb",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_DLMB [get_bd_intf_pins microblaze_0/DLMB] [get_bd_intf_pins microblaze_0_local_memory/DLMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 683
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:991facfceb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1421",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, in, xilinx"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:997468e61c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1013",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, tone"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:998170cb87",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0093",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9a0ef33b26",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-1033",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9a7eb50bba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-0839",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9a92c3bb7b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0852",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b1568c07e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk_sync_rst [get_bd_pins microblaze_0/Reset] [get_bd_pins microblaze_0_axi_intc/processor_rst] [get_bd_pins microblaze_0_local_memory/SYS_Rst] [get_bd_pins mig_7series_0/ui_clk_sync_rst] [get_bd_pins rst_mig_7series_0_81M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 708
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b1745f7bb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1436",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b4084b68a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1395",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b4c99e9fc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0990",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9b5e15b32d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0705",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9bcf9d7fb9",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {
          "match_id": "M-0052",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: tcl, xc7a200tsbg484"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9bd1f3fb91",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0649",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c0380c4a8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0768",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c29f1b55b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0469",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c51569ca7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1087",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c8213f248",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1371",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9c87b11458",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0542",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:9cd7c60456",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0055",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9cfb14b4b2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_intc_interrupt [get_bd_intf_pins microblaze_0/INTERRUPT] [get_bd_intf_pins microblaze_0_axi_intc/interrupt]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 687
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d34b1513c",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:45a603617b",
        "target": "STAGE3:OPT:4959a0df00",
        "attributes": {
          "rejection_reason": "Metastabilite riski  silicon-validated IP daha gvenilir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d405f1f90",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1158",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d4153ff10",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1220",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d42c90066",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:78cbe9f69b",
        "attributes": {
          "match_id": "M-0188",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9d7c1c89dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0985",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9db63ed538",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-0825",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, intc, microblaze"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9dc765bac6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1498",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9df471a25d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1008",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat, xlconcat_0"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e3709bdf5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1203",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e379a0e8f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "match_id": "M-1291",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e457caa99",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 612
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9e5e0b7e36",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9ea7bbc51e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1074",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9ed80cca2e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0933",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f219dca06",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1247",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f276cb117",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0050",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f3ef0db80",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins rst_clk_wiz_0_100M/slowest_sync_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 130
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f4fa41487",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1328",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f83d0f36c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1261",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9f8dfdea9b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-1042",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, generator, tone, tone_generator"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fabc90f32",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1406",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fb16d890c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:4e8dade1f5",
        "attributes": {
          "match_id": "M-0065",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fd0ab41af",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0860",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:9fd5f29a58",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0570",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a00f7db42f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0936",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a06356c2f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1242",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a06f314af0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1466",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0b494649f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0321",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset, sys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0cac98581",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0981",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0cee11ceb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0872",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a0d3dde509",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1128",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a1232b2c5d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:0c1245e00f",
        "attributes": {
          "match_id": "M-0295",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a12913b712",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a12a7fd4ca",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0701",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a136901421",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0250",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a13d629906",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0147",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a13eb11ab5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0350",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, microblaze, proc, proc_sys_reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a18c2f2d52",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1255",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a195462618",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0184",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a1e81d94ab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0575",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2195d657c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-1205",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a229a41507",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0849",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a22fd23a0f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0505",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a235034244",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 43
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a26234c4f1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0452",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a27c9da170",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0476",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a28257826c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1043",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2b1f120be",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0578",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2b9322646",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0913",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2cb6dcbb8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0077",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2d4b253e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0016",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a2e2b35bab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1305",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a31819ee30",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0755",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a32f4f07ec",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-001",
        "target": "STAGE3:DMA-REQ-L1-002",
        "attributes": {
          "detail": "PWM seimi, board'daki SSM2377 amplifier kstndan kaynaklanyor"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a33d680ce5",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins dlmb_bram_if_cntlr/BRAM_PORT] [get_bd_intf_pins lmb_bram/BRAM_PORTA]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 144
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a37b4bd8c6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1199",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a3831b93c8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1112",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a39ad6a35d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1111",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a3ed5a30f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1430",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a416140e5c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0218",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:a464565d28",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0151",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a473731055",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0759",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a49e8a2633",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1197",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4a50a9835",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0901",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4b97b9061",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-003",
        "target": "STAGE3:OPT:45a603617b",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a4eaf31640",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:ilmb_v10",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 62
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5775fd930",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1031",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a579d5eb31",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0882",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5a867c72b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0078",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5c01a8abb",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {
          "match_id": "M-0353",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: g4, lvcmos15"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a5f06368ac",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1400",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a604fc68ab",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {
          "match_id": "M-0058",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6064f9bcf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-0714",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a618ceacb0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0662",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a62e99a865",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0366",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a633a24a3e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0061",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a6780095b2",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 24
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a68a7f492a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1224",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7120c86f1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0763",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a73ea28f28",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 83
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a76cea72f1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-001",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 5
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a789124782",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-0783",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a79e41f676",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1139",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7b9e758a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-0918",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7ceada0cc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0703",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7f4c3a0c6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1302",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a7fd297d6e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0500",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a841744952",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0878",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a84b728c34",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0538",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a89f24ee5a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1389",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8c64f62c7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0917",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a8df16d816",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-004",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "detail": "8-bit znrlk, PWM carrier frekansnn ses band stnde kalmas zorunluluundan"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9086b879e",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0435",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a919981cde",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1448",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a960ab4c92",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:abe3646562",
        "attributes": {
          "match_id": "M-0271",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9a502efab",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-1133",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9aca23d48",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1034",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9b8da89d2",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0173",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9b90af18e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1297",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:a9c05ac17c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1080",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa05c57e1c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-0875",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa1b73de72",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0116",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa1dbf82d9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0799",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aa5e41181c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0801",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aaaa5955ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1073",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aaac64f309",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 13
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab042eafe3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1246",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab05cb9ee9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1153",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab17b88047",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab5bf47c25",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-1192",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab6bd5ddb4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1441",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ab6d5c7123",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0474",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ab8a0fe006",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1324",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abd461a91b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "rationale": "Interrupt birletirme ve routing  oklu kaynak ynetimi"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abd7ab5c12",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0730",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abe1bf9abc",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "rationale": "LMB BRAM  MicroBlaze instruction/data memory"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:abe6292319",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0063",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac07832d86",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {
          "match_id": "M-0439",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac22779ab7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-0946",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac2ff06e77",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0835",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac302eb1ee",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac42c2de0e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0979",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac51c40ebe",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0504",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ac552c8a39",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0080",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ace48fba1a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0269",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, gpio, simple"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:acf6d642da",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0660",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad155d94a8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1083",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad213a33db",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1485",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_0'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad2bfa4165",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 30
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad6476f7b0",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:56555be470",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 8
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ad716196d8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0652",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:adb33a7c9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0633",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ae2a93c8ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1334",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ae2e7fc344",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 401
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ae4e2d40e9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0043",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ae636eb0bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1198",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aebe7528ff",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1170",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aec10e1850",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:c25fa0e7bf",
        "attributes": {
          "match_id": "M-0344",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, clk, proc, proc_sys_reset, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aec3b058fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0707",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aec8b48a2a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0554",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aece1b4574",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0749",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:aef498d507",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0244",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af45fc97e4",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net GPIO_IN_ip2intc_irpt [get_bd_pins GPIO_IN/ip2intc_irpt] [get_bd_pins xlconcat_1/In0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 697
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af535e4c3b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1350",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af5de722a1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1330",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:af9ba3f318",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 60
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:afb887a50e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1411",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:afb9e83768",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:PAT:axi_tie_off",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "detail": "AXI tie-off behavior has an implicit analog in DMA axis2fifo path",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:afd39008a8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-0770",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b024ba8339",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 115
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0344e7470",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0488",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b05762b386",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0156",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b05d450b16",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0564",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b06ac55eef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0382",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0815c3cd4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-1366",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b09542f1a7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-1343",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0cb52640f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axi_uartlite_0",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 523
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b0da6a32f7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1486",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'xlconcat_1'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b148894183",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0361",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b179cb8420",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0082",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b18ecb14dd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 80
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b19ccc957b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0209",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b1cc4ac24f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mdm_1/S_AXI_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 185
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b203e59f6d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1365",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b223765a67",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0374",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b238f84697",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:ISSUE:duplicate_clock_constraints",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "reason": "Clock infra requirement is challenged by duplicate constraints",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b23a300610",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0741",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b262159ca6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1270",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b26e3db968",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:axi_gpio_0",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_o] [get_bd_ports leds_8bits]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 181
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2992465ba",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0179",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, lmb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2a7c544b7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-1191",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2a9391ad1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0454",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2c5d31df0",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 126
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2c78c443b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b2dc0c7982",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1272",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b383c82127",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1046",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b38aa9bfed",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-002",
        "target": "STAGE3:OPT:fb6e458cfc",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b395d9feef",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:xlconcat_1",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 663
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b3c307ce1f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1319",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)' matched 'GPIO_IN'"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b3cd228b34",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1428",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b3da754caa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1442",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b3e2640763",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:31bd9e433a",
        "attributes": {
          "match_id": "M-0486",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b408bd0fee",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:d6281b0b21",
        "attributes": {
          "match_id": "M-0916",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mdm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4186a1971",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-A:ISSUE:fpga_part_inconsistency",
        "target": "STAGE3:DMA-REQ-L0-001",
        "attributes": {
          "reason": "Target FPGA part conflicts with project identity",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b41e1c3636",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0622",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b44908da7f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0450",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4815fb448",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0315",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clk, clk_wiz, microblaze, wiz"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b48a1b3f95",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-1207",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b48f367948",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1088",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4906f5bb1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0569",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4c7cec03a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0444",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_bram_if_cntlr'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b4f131e63c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:38a3beb28e",
        "attributes": {
          "match_id": "M-0230",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b51c103cf6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1176",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b54c436b25",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:e0ad3ab0f9",
        "attributes": {
          "match_id": "M-0189",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5685b8af4",
        "edge_type": "CHOSE",
        "source": "STAGE3:DMA-DEC-002",
        "target": "STAGE3:OPT:6457c07c8e",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5a469d670",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0324",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b5d2ee7a17",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 11
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b63e4da887",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0738",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b65dcd6636",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0288",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b66089aada",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0592",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6701d7260",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0497",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6797f5fe7",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M00_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 688
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b67b2c292e",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/bus_struct_reset] [get_bd_pins dlmb_v10/SYS_Rst]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 154
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b696095f05",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1237",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6a0c2f69e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1264",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6c401cd4a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1116",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b6f7003924",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0298",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b73ac0a067",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-1281",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b746cc494a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0864",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b75a1cbf4b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "rationale": "AXI sinyal ak, reset zinciri, clock datm  sinyal seviyesi anlay"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b75b218735",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1144",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b7c2f86dd5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1471",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b805b64b8d",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0591",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b80b3e3844",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1064",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b84a910dc8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1141",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b84f1f65d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1213",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8a709ff21",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:60c8ead14c",
        "attributes": {
          "match_id": "M-0197",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8b0bd2a6e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1193",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b8fec2ed09",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-0845",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9072f4eda",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0927",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b90b69ccc4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0464",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b95e5fa60a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0314",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b97c2d03ad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0465",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b989d72331",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1396",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b98d1dfcfd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0907",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b99d0494be",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1470",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:b9bb451692",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1060",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9dea5c87e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1222",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr",
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:b9fc58bf66",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0114",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba146e9a3f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-0846",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba396aa4e7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0402",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba5806d0a9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1464",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba6105b692",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0681",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba68509e60",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0064",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba7d0f2a40",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0345",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba84e5f797",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1444",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ba8500762b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0247",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:badc4a6e12",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0326",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:baeb78cdb7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0214",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir",
            "Clock lock sinyali ile senkronize reset datlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bafea6d93b",
        "edge_type": "REUSES_PATTERN",
        "source": "PROJECT-B:COMP:axi_gpio_wrapper",
        "target": "PROJECT-B:PAT:axi_tie_off",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb00eb1114",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1384",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb0ad9af0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-0605",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb1d788962",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1051",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bb2e711ef5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0607",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbb9e86c07",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:fb6e458cfc",
        "target": "STAGE3:OPT:fd89a4975c",
        "attributes": {
          "rejection_reason": "745 satrlk BD script yeni balayan iin anlalamaz"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbbae27de5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-0736",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbc677109a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1202",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbc798eb8d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0565",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bbdf47f582",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0884",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc0bbf7c96",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1056",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc4b7469d6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0761",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, wav"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc6426b0f9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0819",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bc7b4637d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0408",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bcef02fecf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0025",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd14a4810f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0775",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd18c883c5",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1500",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, xlconcat, xlconcat_1"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd1e78667a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "match_id": "M-0648",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd2958649a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0753",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bd93fe213d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1323",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdb8fd3c07",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:e0d47ccf3a",
        "attributes": {
          "match_id": "M-1184",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bdcbf4df88",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0221",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bdeeb4f73c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1383",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be2cc72b3d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0351",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be451014f3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1381",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be688a53d1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5682780d0e",
        "attributes": {
          "match_id": "M-0484",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be854337ab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1253",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:be8ccd1e87",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0240",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bebade6cdf",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "attributes": {
          "match_id": "M-0289",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bec0607572",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1126",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bee2f18b00",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "match_id": "M-1173",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bee4f9a6a7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1301",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf06961c62",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1390",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf1f17e9f8",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:1ff3188672",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 13
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf23aee4a8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0926",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf31e9c777",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-0702",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, fifo, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf5a39a9d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0225",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bf63f58553",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1417",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf7a5a2d61",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-1252",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf7a64682f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0243",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bf7fabee4d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1362",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0_xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0_xlconcat"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:bfa75162c8",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 57
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:bfada8615a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0676",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c03b1fe32c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1156",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c03c210a55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0639",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c041912945",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1130",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c0613942f0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0224",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c06ef07b80",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0543",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c0cb64b105",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-0656",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c0f36fcbbf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0573",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c11b4923e9",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0403",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1272e6ca1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1488",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c129765d67",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-010",
        "attributes": {
          "rationale": "JTAG debug eriimi  gelitirme destei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c13d024aa0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1066",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c147a99a7e",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 21
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c15a5e89ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-1040",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c16e99a882",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c18c2aee86",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0228",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1a2042088",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0816",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1c3a905c1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0893",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1e53a3e15",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0881",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, lmb"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1e85805ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0394",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c1f85bc195",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0134",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c2509a3be8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0531",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c263a85cc8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:17887fc99d",
        "attributes": {
          "match_id": "M-0112",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3029468ab",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0896",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3108151de",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0275",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3b4869e18",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1477",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma, gpio, gpio_out, out"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3c3de6dd5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0631",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3d3c1bb42",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1260",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'axi_uartlite_0'"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3f27902ab",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0655",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c3f776ddce",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 699
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c41a4ac841",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1303",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c4ade616f3",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
        "target": "STAGE3:DMA-DEC-005",
        "attributes": {
          "reason": "SW polling choice leaves interrupt infra under-used",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c4b4bb1232",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:778c9adb0e",
        "attributes": {
          "match_id": "M-0480",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c4d9129c7d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0651",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c5712fa095",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0110",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c5ef2bb9b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1313",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, recv, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6171131d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1267",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c631c539bf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0510",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c64a3dd6cb",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:6457c07c8e",
        "target": "STAGE3:OPT:a139edb87e",
        "attributes": {
          "rejection_reason": "Cache miss ve interrupt gecikmeleri ses kesintilerine neden olur"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c65de93c55",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:fd97c5bf52",
        "attributes": {
          "match_id": "M-0033",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c680dd677f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1218",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: clk, clk_wiz_0, dma, wiz, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c68b446090",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:a6b1422e35",
        "target": "STAGE3:OPT:c15a9eee3d",
        "attributes": {
          "rejection_reason": "Board'daki analog filtre PWM iin optimize  sigma-delta uyumsuz olabilir"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6aaaa3391",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0684",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c6b8b56b9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0002",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c77bd3ab7d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:9f085e3f29",
        "attributes": {
          "match_id": "M-0489",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c78ee98bde",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a48d5a974d",
        "attributes": {
          "match_id": "M-0200",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c7e13ed1e2",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 166
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c81304d8aa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0073",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, interconnect, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c825c94603",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-003",
        "attributes": {
          "rationale": "Clock, reset, bellek, debug  MicroBlaze iin zorunlu altyap"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c84f3ba0f4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1408",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma, sys, sys_clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c872b568ca",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0163",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c886c8233d",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0",
        "target": "PROJECT-A:COMP:microblaze_0_local_memory",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ILMB [get_bd_intf_pins microblaze_0/ILMB] [get_bd_intf_pins microblaze_0_local_memory/ILMB]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 684
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c89bac5306",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-1204",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c8b4080526",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0487",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c8f7e4eaf0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0897",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c907988ec8",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net Net1 [get_bd_pins clk_wiz_0/clk_out2] [get_bd_pins fifo2audpwm_0/clk] [get_bd_pins fifo_generator_0/rd_clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 699
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c944f1b8c6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:cf3500401e",
        "attributes": {
          "match_id": "M-0304",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:c94ccb832e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1490",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c99b5947d8",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:DMA-DEC-005",
        "target": "STAGE3:DMA-REQ-L2-011",
        "attributes": {
          "detail": "Interrupt controller kurulup kullanlmamas, demo basitlii ile gelecek genileme arasndaki denge"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:c9f1ac1465",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0982",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, tone"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca0bc185d1",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-008",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 18
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca3854abd1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:switches_8bits",
        "attributes": {
          "match_id": "M-0087",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: switches"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca3ac4a5bf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:EVID:b5d139a9a0",
        "attributes": {
          "match_id": "M-0229",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, in, kb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca450586ec",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:fifo2audpwm",
        "attributes": {
          "match_id": "M-1279",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ca6c8aeaad",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0540",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:cab39dddc4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-0785",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:caf21390bf",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0811",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, bram, dma, lmb"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb027ec9ae",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1167",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb2b96c1b6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0032",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb53cb51b6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0008",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cb8217b91e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1069",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, fifo, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cbb0cf1b99",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0582",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc03bf5898",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0443",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'ilmb_v10'"
          ],
          "unmatched_aspects": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc223c0eed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0776",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc2dd766c6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0773",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, uartlite"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc6a196355",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "STAGE3:DMA-REQ-L2-009",
        "attributes": {
          "rationale": "Senkronize reset datm  MIG tabanl"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc84db35b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-0836",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc9c46610c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0495",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cc9c5e768e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1143",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, tone"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ccda945726",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 627
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd3a01a9c3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0397",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd46e996b0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1168",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, mig"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cd4dad1164",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1346",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdb7e05af9",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-005",
        "target": "STAGE3:OPT:46d54a0290",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdd22804f5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0139",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, bram, lmb, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cddec5c18a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0048",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cddf0500e8",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:EVID:7acc4abb92",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 541
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cdee9251d5",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 14
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ce021d91e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1340",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ce259f539d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0472",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ceef2198fa",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:42b220bb90",
        "attributes": {
          "match_id": "M-0522",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf07c427b4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0898",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, 81m, audio, dma, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf08c4809a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-001",
        "attributes": {
          "rationale": "GPIO ile LED kontrol  AXI periferik eriiminin temel rnei"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf2905958c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0583",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:cf512296fe",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_OUT",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_axi_periph_M02_AXI [get_bd_intf_pins GPIO_OUT/S_AXI] [get_bd_intf_pins microblaze_0_axi_periph/M02_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 690
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf53046ef4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-0771",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf5cd75af2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0866",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf77570585",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:73b7fa8572",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 112
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf825ec303",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0980",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cf82a07758",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 12
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cfbe6b1a10",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1312",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:cfdb8a5e67",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-0968",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d01fffe96c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:73f29112da",
        "attributes": {
          "match_id": "M-0448",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, kb, lmb, memory"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d05b081fcd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0679",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d07d01fdfc",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:5908e53977",
        "target": "STAGE3:OPT:8a6f0f5003",
        "attributes": {
          "rejection_reason": "24.576 MHz / 65536 = 375 Hz carrier  ses bandnda, audible artifacts"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d09b8adb99",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "match_id": "M-0563",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d0ddf00eb0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0157",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, kb, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d0f43ed2ef",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0026",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1052cc75a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0028",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d131414d24",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-1244",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d13f882418",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0895",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, microblaze"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d141484928",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1177",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1564dca6b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0233",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: lvcmos33, r4"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d16045c7dd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:354c5350a8",
        "attributes": {
          "match_id": "M-0165",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d16ac62044",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0541",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d17e7fa083",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0568",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d19946fff2",
        "edge_type": "ANALOGOUS_TO",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "detail": "Same clock wizard family across projects",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1b0f7e0aa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0009",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1c3c0c8dc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:f6b3c158e9",
        "attributes": {
          "match_id": "M-0962",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1c500cd37",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0506",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d1eb74b958",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1123",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d25722da75",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "attributes": {
          "match_id": "M-0208",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2685eb0ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0360",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d291fba65e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0740",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2c63e293c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0021",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2d4873d48",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_forward",
        "attributes": {
          "match_id": "M-0803",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2d6757f4a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0364",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2debe32a3",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:59334f5789",
        "attributes": {
          "match_id": "M-0066",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2e721ae78",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0463",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d2f90e16ec",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:07cf89a2cd",
        "attributes": {
          "match_id": "M-0290",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d324ddfc36",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0654",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d32c34b38d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1309",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d38a564896",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 84
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d3c43eb331",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0513",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d3ebe8b8b8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0855",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d448a1737c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1129",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clock, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d47de5cdc7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0420",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, reset"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d4b6b22736",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1482",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_intc + xlconcat_0 + xlconcat_1' matched 'microblaze_0_axi_intc'"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d518a92a21",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0997",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d526610cf3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-1149",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d53613b7b1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1457",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d54c7431ad",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-0734",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d57d9bede5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0614",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5974b231c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0626",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5c8d38c9c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:mdm_1",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d5e2e0aae6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0772",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d60091fa8e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0392",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6067f0b60",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1161",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d615211965",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins dlmb_v10/LMB_Clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 148
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d62cc1cc42",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5b8b5721c2",
        "attributes": {
          "match_id": "M-0159",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d62f686603",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins microblaze_0_axi_periph/S00_ACLK]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
              "line": 56
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d66e6a2cfc",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "match_id": "M-0862",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6aa915f40",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0470",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6c3503222",
        "edge_type": "CHOSE",
        "source": "STAGE3:AXI-DEC-003",
        "target": "STAGE3:OPT:cc8efd61fc",
        "attributes": {},
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6d6d71d24",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {
          "match_id": "M-0301",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d6f8ed4f0b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1098",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d74d029b7c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net xlconcat_1_dout [get_bd_pins microblaze_0_xlconcat/In1] [get_bd_pins xlconcat_1/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 714
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d75271b170",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-0847",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d76c97c00c",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d77335abd6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0993",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7743bd920",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:EVID:6269a6f3a9",
        "attributes": {
          "match_id": "M-0455",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d7d52f82d4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0144",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "MicroBlaze v11.0 soft ilemci alr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d83bcde80b",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:EVID:e3357cfd2b",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 51
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d851f86669",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0689",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8799693fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1308",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8999bf150",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1397",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d89dfd97c5",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0585",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8b072d372",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_ui_clk [get_bd_pins GPIO_IN/s_axi_aclk] [get_bd_pins GPIO_OUT/s_axi_aclk] [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_interconnect_0/S01_ACLK] [get_bd_pins axi_interconnect_0/S02_ACLK] [get_bd_pins axi_interconnect_0/S03_ACLK] [get_bd_pins axi_uartlite_0/s_axi_aclk] [get_bd_pins axis2fifo_0/clk] [get_bd_pins fifo_generator_0/wr_clk] [get_bd_pins microblaze_0/Clk] [get_bd_pins microblaze_0_axi_intc/processor_clk] [get_bd_pins microblaze_0_axi_intc/s_axi_aclk] [get_bd_pins microblaze_0_axi_periph/ACLK] [get_bd_pins microblaze_0_axi_periph/M00_ACLK] [get_bd_pins microblaze_0_axi_periph/M01_ACLK] [get_bd_pins microblaze_0_axi_periph/M02_ACLK] [get_bd_pins microblaze_0_axi_periph/M03_ACLK] [get_bd_pins microblaze_0_axi_periph/M04_ACLK] [get_bd_pins microblaze_0_axi_periph/S00_ACLK] [get_bd_pins microblaze_0_local_memory/sys_clock] [get_bd_pins mig_7series_0/ui_clk] [get_bd_pins rst_mig_7series_0_81M/slowest_sync_clk] [get_bd_pins tone_generator_0/clk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 707
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8d2463495",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1387",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8e9377ae0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "match_id": "M-0381",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d8fdd60efd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1314",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, sw"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9116a2a23",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:axis2fifo",
        "target": "PROJECT-A:EVID:7038e45efd",
        "attributes": {
          "relation": "declared_in"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
              "line": 2
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d917a1d28c",
        "edge_type": "INFORMED_BY",
        "source": "STAGE3:PROJECT-A",
        "target": "STAGE3:PROJECT-B",
        "attributes": {
          "detail": "DMA application can be informed by axi_example educational baseline",
          "origin": "stage5_cross_reference"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "7.3"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:d93028dffe",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0322",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "domain alias overlap: leds"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9389d6cba",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1316",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, play, sw, wav"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d98dc3917a",
        "edge_type": "MOTIVATED_BY",
        "source": "STAGE3:AXI-DEC-005",
        "target": "STAGE3:AXI-REQ-L0-001",
        "attributes": {
          "detail": "Nexys Video seimi, geni kaynak alan ve gelecek genileme potansiyeli"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 47
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9ac2422d2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1140",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9bda4998f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-0954",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9c5f3098c",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-002",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 29
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:d9f33a68d3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_dma_0",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net axi_dma_0_mm2s_introut [get_bd_pins axi_dma_0/mm2s_introut] [get_bd_pins xlconcat_0/In0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 700
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da41d59802",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0406",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, minimal, xilinx"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da6def5bf3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1333",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:da71bdc4c3",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:dlmb_v10",
        "target": "PROJECT-B:EVID:434b09760e",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 61
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da81a265d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "match_id": "M-0001",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:da979e0e62",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "match_id": "M-1443",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, in"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:daa9418cae",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0921",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dab0ebe957",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:init",
        "attributes": {
          "match_id": "M-1369",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:daca852e9c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-1342",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, helloworld, sw"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dae6ea924b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0668",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db3e0c3d1e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0242",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db4a762fa7",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0164",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:db9d0aa5ef",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0706",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbc5144012",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1437",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, reset"
          ],
          "unmatched_aspects": [
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dbd1672a1f",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0953",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc3b8ab293",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1465",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc5ff13c0d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0737",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc716d6e9b",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0922",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc7d234073",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-1455",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dc96459791",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1148",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dca1bd06bc",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
        "attributes": {
          "match_id": "M-0748",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dcba717db5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-0076",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dce7e0914f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0948",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dcf46f5f9f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1171",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd50837fd6",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0092",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd50b8dd9f",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:EVID:75d562fce2",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 486
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dd610f4d29",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0747",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ddea417d63",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0611",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:de902a475d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_bram",
        "attributes": {
          "match_id": "M-0014",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:def1d7a779",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:EVID:358a2d4b4d",
        "attributes": {
          "match_id": "M-0584",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: mdm, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df02e13d4b",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins axi_gpio_0/s_axi_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 178
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df35a5af3b",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-004",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 36
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df4c8849a6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1357",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:df763450dd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "match_id": "M-0965",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dfad7d0dc5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1236",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:dfba102e10",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:5ce3de5e20",
        "attributes": {
          "match_id": "M-0201",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e004204985",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1363",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0144f8752",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:e9aa35d3e8",
        "attributes": {
          "match_id": "M-0347",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e048b23b5d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-1372",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e066ff44ba",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0494",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e08456d170",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-1113",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, clk, clk_wiz_0, dma, wiz"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0c1e4aa7b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_gpio_wrapper",
        "attributes": {
          "match_id": "M-0020",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, gpio, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e0e9a61f4b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1463",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e131d10bee",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:f318cf9669",
        "attributes": {
          "match_id": "M-0390",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e177b9131c",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:CONSTRAINT:6bf6a48253",
        "attributes": {
          "match_id": "M-0057",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e18534e674",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0695",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e20b3059f0",
        "edge_type": "CONTRADICTS",
        "source": "PROJECT-B:ISSUE:reset_polarity_conflict",
        "target": "STAGE3:AXI-REQ-L1-005",
        "attributes": {
          "reason": "Reset polarity mismatch impacts signal path integrity",
          "origin": "stage5_issue_linkage"
        },
        "provenance": {
          "stage": 5,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "section": "8 + issues"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e20bb949a1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1458",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2196f25d2",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 96
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e236ef29fd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1351",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, gen"
          ],
          "unmatched_aspects": [
            "MicroBlaze zerinde 261 Hz sins dalgas hesaplanr",
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e23f06c286",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0393",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e244519784",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0041",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e269de3c7f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e26f6d4e70",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-1317",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, recv, sw, wav"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e26f6e6a90",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0636",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e27be53704",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-1106",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xilinx"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e29d3c38cf",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:mig_7series_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net mig_7series_0_mmcm_locked [get_bd_pins mig_7series_0/mmcm_locked] [get_bd_pins rst_mig_7series_0_81M/dcm_locked]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 705
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2bbe8f972",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-0645",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2be98404a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:b8a0517427",
        "attributes": {
          "match_id": "M-0097",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2c8d00946",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-1240",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2db7b03a2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1226",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, mig, xilinx"
          ],
          "unmatched_aspects": [
            "4096  32-bit derinlikte buffer salanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e2eb7303f1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0991",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3096b4361",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1368",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3563dbfd0",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:axi_gpio_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins axi_gpio_0/s_axi_aclk]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 171
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e365901260",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net microblaze_0_xlconcat_dout [get_bd_pins microblaze_0_axi_intc/intr] [get_bd_pins microblaze_0_xlconcat/dout]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 704
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e371200f1a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1480",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-011"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3946f0165",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:a9a7a26c52",
        "attributes": {
          "match_id": "M-0256",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3cc3a404a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1018",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, generator, tone, tone_generator"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e3d98b7d0d",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0821",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e43ae9fa7a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:microblaze_0",
        "attributes": {
          "match_id": "M-1163",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e44c91e10c",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 33
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e46ba3f5d7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1438",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e4b0bd1884",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:mdm_1",
        "attributes": {
          "match_id": "M-1263",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e4ea3cdef4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0330",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e51802cb45",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "target": "PROJECT-A:EVID:c8c90f1c0c",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 606
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5600d6bec",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axis2fifo_0",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net axis2fifo_0_M_FIFO_WRITE [get_bd_intf_pins axis2fifo_0/M_FIFO_WRITE] [get_bd_intf_pins fifo_generator_0/FIFO_WRITE]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 679
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5bd8d3914",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0433",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e5d0c674df",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-0848",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e68b031b77",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-0722",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6b53c698f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0994",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, gpio, gpio_in"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6d78d1778",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0807",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e6e9551388",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1416",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e71adfabd8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0547",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:axi_gpio_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:axi_gpio_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e71c2032ed",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-1239",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file, helloworld"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e738bcacc6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1418",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7cefe700a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "match_id": "M-0579",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7d4059c3f",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "STAGE3:AXI-REQ-L1-004",
        "attributes": {
          "rationale": "TCL batch mode ile tekrarlanabilir proje oluturma  CLI-first metodoloji"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 46
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7de76563b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:d1b39e3ebd",
        "attributes": {
          "match_id": "M-1284",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e7e84a0001",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:axi_dma_0",
        "attributes": {
          "match_id": "M-1321",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e80af786aa",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:6e569b09e5",
        "attributes": {
          "match_id": "M-0297",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e80bfb70c8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:EVID:611354d30d",
        "attributes": {
          "match_id": "M-0744",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e849edd2b8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1461",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze, xilinx"
          ],
          "unmatched_aspects": [
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8931c7697",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0328",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:e8ba237a3c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:main",
        "attributes": {
          "match_id": "M-0988",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8c055b494",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:bc363c9368",
        "attributes": {
          "match_id": "M-1414",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig, reset"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e8fc199b26",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1325",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, dma"
          ],
          "unmatched_aspects": [
            "5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10)",
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e911cccdec",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:2eba930441",
        "attributes": {
          "match_id": "M-0293",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: create, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e921b8b0bb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_send",
        "attributes": {
          "match_id": "M-0608",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9304fc4b4",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
        "attributes": {
          "match_id": "M-0422",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, r4, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e93b35a550",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-1062",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e946282176",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:b0b65dac46",
        "attributes": {
          "match_id": "M-0674",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys, pwm"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e949f13fae",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:8ad791deaa",
        "attributes": {
          "match_id": "M-0309",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e97f405b32",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-0011",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e996eb3f81",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:45ad944594",
        "attributes": {
          "match_id": "M-0438",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9b48cb82f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:xlconcat_0",
        "attributes": {
          "match_id": "M-1077",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9b9e47a5e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0459",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master, microblaze"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:e9fd543ded",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-1456",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea21b1764c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:60c618e1a3",
        "attributes": {
          "match_id": "M-0262",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: add, add_axi_gpio, axi, bd, create"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea7de335f2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0888",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ea8021436a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-1467",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "Program ykleme ve breakpoint destei mevcuttur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-010"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eaac04a9dd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1146",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb0850e14b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "match_id": "M-0007",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb1b9ef002",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1413",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, mig"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb6e625029",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0545",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-B:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-B:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:eb7f507a08",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-0828",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb80de50eb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1132",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eb9414fbd4",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:9546eedf25",
        "attributes": {
          "match_id": "M-0286",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, create_minimal_microblaze, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ebbde4a377",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:1ab652be00",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 15
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ebcc29dc8b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:0a639afcab",
        "attributes": {
          "match_id": "M-0203",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec20164b94",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0537",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, clock"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ec315236e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1489",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ec77f53d7e",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 31
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ece0f6076e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-0667",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed2efe4dd3",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:axi_interconnect_0",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_interconnect_aresetn [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins microblaze_0_axi_periph/ARESETN] [get_bd_pins rst_mig_7series_0_81M/interconnect_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 710
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed3c899d6c",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:aef11cc9c1",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
              "line": 22
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ed4ffa1bb3",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:78cbe9f69b",
        "attributes": {
          "match_id": "M-0516",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:edba79262a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-006",
        "target": "PROJECT-B:EVID:1e1dad85d4",
        "attributes": {
          "match_id": "M-0552",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ba"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:edd3310ca8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0580",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "JTAG zerinden MicroBlaze debug eriimi salanr",
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee17056799",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:recv_wav",
        "attributes": {
          "match_id": "M-0762",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, wav"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee42bd0b52",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-0829",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee5cf16423",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:dae48b2655",
        "attributes": {
          "match_id": "M-1298",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee800a7f8f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1136",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee9a43d5bd",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:466d8f2734",
        "attributes": {
          "match_id": "M-0202",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ee9ccb0c9c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:80deb1d957",
        "attributes": {
          "match_id": "M-0254",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dakika, gpio, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eeac1d7028",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-0797",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eeec41c44d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:92cbaf588d",
        "attributes": {
          "match_id": "M-1188",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef33f6c8d6",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:CONSTRAINT:5929c59769",
        "attributes": {
          "match_id": "M-0430",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: nexys, video, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef435deb84",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-1378",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir",
            "Clk_Out1: 140.625 MHz (MIG reference clock)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef559fb84a",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "STAGE3:DMA-REQ-L1-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 7
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef5ce740e5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-002",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1127",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr",
            "256 seviyeli counter PWM duty cycle retir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef6d0eae10",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0627",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ef7cc23ec9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:dccc0246e2",
        "attributes": {
          "match_id": "M-0107",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:efaa080632",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:EVID:add9517fe1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
              "line": 23
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:efdccb542a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:COMP:mdm_1",
        "attributes": {
          "match_id": "M-0319",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze"
          ],
          "unmatched_aspects": [
            "Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:eff9680156",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:e4fe919ecc",
        "attributes": {
          "match_id": "M-1195",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f040732aae",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:6457c07c8e",
        "target": "STAGE3:OPT:b934b9483a",
        "attributes": {
          "rejection_reason": "WAV parsing + UART + mod ynetimi RTL'de ok karmak (395 satr C vs binlerce satr Verilog)"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f04f24add8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:tone_generator",
        "attributes": {
          "match_id": "M-1280",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f05c5b0616",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-0788",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f0ecfdbd75",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:e59cbe9183",
        "attributes": {
          "match_id": "M-0109",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, ip"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f120e9d660",
        "edge_type": "VERIFIED_BY",
        "source": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "target": "PROJECT-A:EVID:976302f3b1",
        "attributes": {
          "relation": "created_by_tcl"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 392
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f146f89f91",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:COMP:lmb_bram",
        "attributes": {
          "match_id": "M-0013",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f171e0ec96",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net clk_wiz_0_clk_out1 [get_bd_pins clk_wiz_0/clk_out1] [get_bd_pins mig_7series_0/sys_clk_i]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 703
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f18086ae21",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:EVID:f635c90d73",
        "attributes": {
          "match_id": "M-0268",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bd, create, simple, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f19bc3ef55",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_sw_tone_gen",
        "attributes": {
          "match_id": "M-0804",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw, tone"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f19ebb755f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-004",
        "target": "PROJECT-B:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0442",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr' matched 'dlmb_v10'"
          ],
          "unmatched_aspects": [
            "8 KB dual-port BRAM instruction ve data memory iin paylalr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f1c943cf82",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "STAGE3:DMA-REQ-L2-004",
        "attributes": {
          "rationale": "Clock domain crossing  veri btnl iin ayr sorumluluk"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f1e665e573",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:f167615d0f",
        "attributes": {
          "match_id": "M-0337",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f23538551a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:33714c60e7",
        "attributes": {
          "match_id": "M-1041",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2539945e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0638",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f264384d5a",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:778c9adb0e",
        "attributes": {
          "match_id": "M-0152",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2ac92ec78",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:e595324ef5",
        "attributes": {
          "match_id": "M-0521",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f2b10b60fd",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:clk_wiz_0",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net sys_clock_1 [get_bd_ports sys_clock] [get_bd_pins clk_wiz_0/clk_in1]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 712
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3067e2097",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:axis2fifo",
        "attributes": {
          "match_id": "M-1278",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f360503b89",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:6dc4a227e8",
        "attributes": {
          "match_id": "M-0192",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f36a229ddf",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1020",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3814189b5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:GPIO_OUT",
        "attributes": {
          "match_id": "M-1257",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f39709d886",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 14
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3dbae8d65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:xlconcat_1",
        "attributes": {
          "match_id": "M-0831",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, xlconcat"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f3fcb6bb38",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0471",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, master"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f4182f839f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-001",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0368",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, leds"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f4240ec4b7",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "PROJECT-B:COMP:reset_n",
        "attributes": {
          "match_id": "M-0217",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, reset"
          ],
          "unmatched_aspects": [
            "100 MHz PLL/MMCM ile stabil clock retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f453a2c286",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:d847eb0725",
        "attributes": {
          "match_id": "M-1187",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f4729c1683",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:fifo_generator_0",
        "attributes": {
          "match_id": "M-1332",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:f48b751e5b",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:56618b649c",
        "attributes": {
          "match_id": "M-0485",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f4fb1bdfb4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:COMP:clk_wiz_0",
        "attributes": {
          "match_id": "M-0074",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, ip, microblaze, xilinx"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5486df2b2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-1155",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5c1f93706",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:56d259df07",
        "attributes": {
          "match_id": "M-1282",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5ce6676c1",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0861",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f5d84b3379",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:EVID:b1fb3b0c4f",
        "attributes": {
          "match_id": "M-1287",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f61a8b775f",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0672",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: 100t, a7, audio, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f63001118c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:dlmb_v10",
        "attributes": {
          "match_id": "M-0765",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f63381f5ca",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1469",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:f664cff6aa",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:AXI-REQ-L1-003",
        "target": "STAGE3:AXI-REQ-L2-003",
        "attributes": {
          "origin": "parent_field"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 35
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f676559ac6",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0235",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, create, microblaze, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f687457505",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:init_dma",
        "attributes": {
          "match_id": "M-1044",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6cacecc1a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0566",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, microblaze, xdc"
          ],
          "unmatched_aspects": [
            "MDM UART aktiftir (seri konsol)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6d885d595",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:axis2fifo_0",
        "attributes": {
          "match_id": "M-1010",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axis2fifo, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f6fad6a12b",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:COMP:leds",
        "attributes": {
          "match_id": "M-0239",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: add, add_axi_gpio, axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f755a5d583",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1354",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, microblaze"
          ],
          "unmatched_aspects": [
            "Phase accumulator (0x00B22D0E increment) ile sample retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-007"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f760e762d8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-1248",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='axi_uartlite_0 + helloworld.c (recv_wav, play_wav)' matched 'play_wav'"
          ],
          "unmatched_aspects": [
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f789fdfdcc",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-006",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1329",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, tone"
          ],
          "unmatched_aspects": [
            "16 DIP switch okunur"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f7c0644b58",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-005",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0339",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f85b27733d",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:a543daf5ae",
        "attributes": {
          "match_id": "M-1038",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, xlconcat"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f8b95615c3",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-0865",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f8bd047c38",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L2-007",
        "target": "PROJECT-B:CONSTRAINT:7f3c80b924",
        "attributes": {
          "match_id": "M-0602",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: pin, xdc"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f929571e9e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:play_wav",
        "attributes": {
          "match_id": "M-0877",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f944e56393",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-0780",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "PWM sinyali ile ses k retilir (96 kHz sample rate)",
            "5 buton ile mod seimi yaplabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-002"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f95663a280",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:ccd618275f",
        "attributes": {
          "match_id": "M-0174",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f957306d8f",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "match_id": "M-0992",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f960103b16",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-B:COMP:project_root",
        "target": "PROJECT-B:CONSTRAINT:d11faafeb6",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
              "line": 27
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f991d95d52",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
        "attributes": {
          "match_id": "M-1058",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master, xilinx"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f9d60fd671",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:EVID:c800c9f92d",
        "attributes": {
          "match_id": "M-0657",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: 100t, a7, dma, nexys"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:f9fc323ff8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-1052",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa4f4c365e",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:c62dca4e88",
        "target": "STAGE3:OPT:58fb18a231",
        "attributes": {
          "rejection_reason": "GUI admlar tekrarlanamaz, CI/CD entegrasyonu imkansz"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fa8ea62609",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:EVID:7ee8465907",
        "attributes": {
          "match_id": "M-0912",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, bram, lmb"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fae0eb97fa",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-004",
        "target": "PROJECT-A:COMP:buf2u16",
        "attributes": {
          "match_id": "M-0876",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-004"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fafba70cbd",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-004",
        "target": "PROJECT-A:COMP:fifo2audpwm_0",
        "attributes": {
          "match_id": "M-1234",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:fb2435eb85",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:dma_reset",
        "attributes": {
          "match_id": "M-0609",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb2ced5d1c",
        "edge_type": "ALTERNATIVE_TO",
        "source": "STAGE3:OPT:cc8efd61fc",
        "target": "STAGE3:OPT:25638d6289",
        "attributes": {
          "rejection_reason": "Block Automation RISC-V desteklemiyor  manuel balant debugging"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 48
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb2e04faf9",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-001",
        "target": "PROJECT-B:EVID:c2c4bcdbb1",
        "attributes": {
          "match_id": "M-0111",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, interconnect, ip, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb47d464e8",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:EVID:ee01cc7320",
        "attributes": {
          "match_id": "M-0499",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb66701b7e",
        "edge_type": "CONSTRAINED_BY",
        "source": "PROJECT-A:COMP:project_root",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {},
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 53
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fb962b104e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-008",
        "target": "PROJECT-A:COMP:mig_7series_0",
        "attributes": {
          "match_id": "M-1399",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 7series, audio, dma, mig, mig_7series_0"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 2 k retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-008"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbbd64d6e4",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:reset",
        "attributes": {
          "match_id": "M-1276",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbdbaa54d5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-005",
        "target": "PROJECT-A:COMP:microblaze_0_axi_intc",
        "attributes": {
          "match_id": "M-1265",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, file"
          ],
          "unmatched_aspects": [
            "UART zerinden RIFF/WAV header parse edilir (header, format, data chunk)",
            "96 kHz sample rate dorulanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbede94784",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:buf2u32",
        "attributes": {
          "match_id": "M-1145",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fbf79e13f6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:clk_wiz_0",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins clk_wiz_0/resetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 127
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc13fac1e1",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:get_gpio_data",
        "attributes": {
          "match_id": "M-0977",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, gpio"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc6a994b3f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:GPIO_IN",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net -net rst_mig_7series_0_81M_peripheral_aresetn [get_bd_pins GPIO_IN/s_axi_aresetn] [get_bd_pins GPIO_OUT/s_axi_aresetn] [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins axi_interconnect_0/S01_ARESETN] [get_bd_pins axi_interconnect_0/S02_ARESETN] [get_bd_pins axi_interconnect_0/S03_ARESETN] [get_bd_pins axi_uartlite_0/s_axi_aresetn] [get_bd_pins microblaze_0_axi_intc/s_axi_aresetn] [get_bd_pins microblaze_0_axi_periph/M00_ARESETN] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN] [get_bd_pins microblaze_0_axi_periph/M02_ARESETN] [get_bd_pins microblaze_0_axi_periph/M03_ARESETN] [get_bd_pins microblaze_0_axi_periph/M04_ARESETN] [get_bd_pins microblaze_0_axi_periph/S00_ARESETN] [get_bd_pins mig_7series_0/aresetn] [get_bd_pins rst_mig_7series_0_81M/peripheral_aresetn]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 711
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fc6f633334",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-1200",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcaa61ce90",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:a890bf3adf",
        "attributes": {
          "match_id": "M-0182",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, bram, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcaed79e65",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:COMP:axi_interconnect_0",
        "attributes": {
          "match_id": "M-0932",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: bd, design, design_1, dma, tcl"
          ],
          "unmatched_aspects": [
            "Digilent vivado-scripts submodule ile proje yeniden oluturulabilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcbc3e71cb",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-001",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1082",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, master"
          ],
          "unmatched_aspects": [
            "32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr",
            "FIFO full durumunda axis_tready deassert edilir (backpressure)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fcde14bee6",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0/M_AXI_DP] [get_bd_intf_pins microblaze_0_axi_periph/S00_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 158
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd14de4d3c",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:EVID:3b639eb7a7",
        "attributes": {
          "match_id": "M-0971",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: design, design_1, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd22e06559",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:AXI-REQ-L1-004",
        "target": "PROJECT-B:CONSTRAINT:be39a1ff0b",
        "attributes": {
          "match_id": "M-0305",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: simple, vivado"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd234553d0",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:microblaze_0_xlconcat",
        "attributes": {
          "match_id": "M-1432",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: dma, xilinx"
          ],
          "unmatched_aspects": [
            "MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir",
            "MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd4b08b511",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-005",
        "target": "PROJECT-A:CONSTRAINT:cb11126592",
        "attributes": {
          "match_id": "M-0973",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: bd, design, design_1, project, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd4dd6f161",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-1004",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma, interconnect, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd76755192",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:sys_reset",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_ports sys_reset] [get_bd_pins rst_clk_wiz_0_100M/ext_reset_in]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 132
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd90c930f0",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:EVID:3b94cfef3c",
        "attributes": {
          "match_id": "M-0857",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd9800795a",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-005",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "match_id": "M-0458",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='microblaze_0_axi_periph' matched 'microblaze_0_axi_periph'"
          ],
          "unmatched_aspects": [
            "AXI4-Lite protokol ile adres decode yaplr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-005"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fd9c18b361",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
        "target": "PROJECT-A:COMP:ilmb_v10",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net -intf_net microblaze_0_ilmb_bus [get_bd_intf_pins ilmb_bram_if_cntlr/SLMB] [get_bd_intf_pins ilmb_v10/LMB_Sl_0]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
              "line": 421
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fdbd1ce5e2",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:AXI-REQ-L2-003",
        "target": "PROJECT-B:COMP:leds_8bits",
        "attributes": {
          "match_id": "M-0418",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: axi, xdc"
          ],
          "unmatched_aspects": [
            "100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir",
            "locked sinyali reset controller'a balanr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "AXI-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fdc47ca135",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L1-002",
        "target": "PROJECT-B:EVID:77eb5a84b8",
        "attributes": {
          "match_id": "M-0150",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe028c0b22",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0800",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, sw"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe168da746",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:4ae5ac3470",
        "attributes": {
          "match_id": "M-0046",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe45215520",
        "edge_type": "CONSTRAINED_BY",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:CONSTRAINT:377691dab3",
        "attributes": {
          "match_id": "M-0745",
          "match_strategy": "constraint_binding",
          "match_evidence": [
            "common tokens: dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_constraint_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe7d03c180",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-003",
        "target": "PROJECT-A:COMP:project_root",
        "attributes": {
          "match_id": "M-1135",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": [
            "261 Hz (Orta C) sins dalgas phase accumulator ile retilir"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe82fcb587",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-0837",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fe9676bde5",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-010",
        "target": "PROJECT-A:COMP:sys_clock",
        "attributes": {
          "match_id": "M-1473",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:clk_wiz_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:clk_wiz_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:fe97b8116e",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:COMP:uart_recv",
        "attributes": {
          "match_id": "M-0983",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, uart"
          ],
          "unmatched_aspects": [
            "Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-006"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fec7d5d44e",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:DMA-REQ-L1-006",
        "target": "PROJECT-A:EVID:f10ccd164e",
        "attributes": {
          "match_id": "M-1032",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: audio, dma, microblaze"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:fee037c858",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-001",
        "target": "PROJECT-A:COMP:dma_receive",
        "attributes": {
          "match_id": "M-0680",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, dma, master"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff02da3636",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-009",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1434",
          "match_strategy": "exact_match",
          "match_evidence": [
            "implementing_component='rst_mig_7series_0_81M' matched 'rst_mig_7series_0_81M'"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L2-009"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff0c2e0ed8",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-011",
        "target": "PROJECT-A:COMP:tone_generator_0",
        "attributes": {
          "match_id": "M-1492",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:GPIO_IN"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:GPIO_IN"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      },
      {
        "id": "E:ff1d01f404",
        "edge_type": "DECOMPOSES_TO",
        "source": "STAGE3:DMA-REQ-L1-002",
        "target": "STAGE3:DMA-REQ-L2-002",
        "attributes": {
          "rationale": "PWM retim donanm  FIFO'dan gelen veriyi analog ses sinyaline dntrr"
        },
        "provenance": {
          "stage": 3,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "yaml_block": 45
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff24c27c44",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "target": "PROJECT-B:COMP:axi_bram_ctrl_0",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_intf_net [get_bd_intf_pins microblaze_0_axi_periph/M00_AXI] [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 159
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff48bd3595",
        "edge_type": "VERIFIED_BY",
        "source": "STAGE3:AXI-REQ-L0-001",
        "target": "PROJECT-B:EVID:41f7be9fb9",
        "attributes": {
          "match_id": "M-0030",
          "match_strategy": "evidence_binding",
          "match_evidence": [
            "common tokens: axi, gpio, tcl"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_evidence_nodes"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ff7302187f",
        "edge_type": "DEPENDS_ON",
        "source": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
        "target": "PROJECT-B:COMP:microblaze_0_axi_periph",
        "attributes": {
          "via": "bd_connection",
          "line": "connect_bd_net [get_bd_pins rst_clk_wiz_0_100M/peripheral_aresetn] [get_bd_pins microblaze_0_axi_periph/M01_ARESETN]"
        },
        "provenance": {
          "stage": 2,
          "sources": [
            {
              "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
              "line": 176
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ffa62f0866",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L1-003",
        "target": "PROJECT-A:COMP:axi_uartlite_0",
        "attributes": {
          "match_id": "M-0820",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: audio, axi, dma"
          ],
          "unmatched_aspects": [
            "Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV)"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L1-003"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ffabbd2923",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L0-001",
        "target": "PROJECT-A:COMP:GPIO_IN",
        "attributes": {
          "match_id": "M-0623",
          "match_strategy": "exact_or_token_match",
          "match_evidence": [
            "token overlap: 100t, a7, audio, dma, nexys"
          ],
          "unmatched_aspects": [
            "DDR2 RAM zerinden ses verisi PWM ka aktarlr"
          ]
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
              "req_id": "DMA-REQ-L0-001"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "HIGH"
      },
      {
        "id": "E:ffe04f4b5c",
        "edge_type": "IMPLEMENTS",
        "source": "STAGE3:DMA-REQ-L2-007",
        "target": "PROJECT-A:COMP:rst_mig_7series_0_81M",
        "attributes": {
          "match_id": "M-1360",
          "match_strategy": "structural_traversal",
          "match_evidence": [
            "Reached from PROJECT-A:COMP:microblaze_0"
          ],
          "unmatched_aspects": []
        },
        "provenance": {
          "stage": 4,
          "sources": [
            {
              "file": "stage2_dependency_graph",
              "component": "PROJECT-A:COMP:microblaze_0"
            }
          ],
          "timestamp": "2026-02-23T09:13:25Z"
        },
        "confidence": "MEDIUM"
      }
    ]
  },
  "vector_documents": [
    {
      "vector_id": "V:856981c7ef",
      "node_id": "PROJECT-A:COMP:project_root",
      "project_id": "PROJECT-A",
      "text": "project_root\nCOMPONENT\nkind: project_anchor\nroot: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio\noutgoing_edge_count: 6\nincoming_edge_count: 12\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: HAS_ISSUE -> PROJECT-A:ISSUE:93cfc5c2b4\noutgoing: HAS_ISSUE -> PROJECT-A:ISSUE:65e298c1ea\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
            "line": 1
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e657ffc9e7",
      "node_id": "PROJECT-A:ISSUE:hw_tone_not_working",
      "project_id": "PROJECT-A",
      "text": "hardware_tone_not_working\nISSUE\nseverity: high\ndescription: Hardware tone generation is documented as not working.\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eb644e758e",
      "node_id": "PROJECT-A:CONSTRAINT:377691dab3",
      "project_id": "PROJECT-A",
      "text": "set_property_part\nCONSTRAINT\nconstraint_type: device\nspec: xc7a50ticsg324-1L\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-A:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:14ecf5d7bc",
      "node_id": "PROJECT-A:ISSUE:93cfc5c2b4",
      "project_id": "PROJECT-A",
      "text": "TODO in helloworld.c:173\nISSUE\nseverity: medium\ndescription: modify tone_generator.v to support 8 bit audio...\ntag: TODO\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: HAS_ISSUE <- PROJECT-A:COMP:project_root",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 173
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:f25b9a971e",
      "node_id": "PROJECT-A:COMP:init_dma",
      "project_id": "PROJECT-A",
      "text": "init_dma\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 39
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:04150ef812",
      "node_id": "PROJECT-A:COMP:init",
      "project_id": "PROJECT-A",
      "text": "init\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 80
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:15d504d152",
      "node_id": "PROJECT-A:COMP:get_gpio_data",
      "project_id": "PROJECT-A",
      "text": "get_gpio_data\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 14\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 108
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6e971bed54",
      "node_id": "PROJECT-A:COMP:dma_receive",
      "project_id": "PROJECT-A",
      "text": "dma_receive\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 121
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:032363640d",
      "node_id": "PROJECT-A:COMP:dma_send",
      "project_id": "PROJECT-A",
      "text": "dma_send\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 146
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:851a0de177",
      "node_id": "PROJECT-A:COMP:dma_reset",
      "project_id": "PROJECT-A",
      "text": "dma_reset\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 14\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 167
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:20778b0c8e",
      "node_id": "PROJECT-A:COMP:dma_forward",
      "project_id": "PROJECT-A",
      "text": "dma_forward\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 172
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7c160306ed",
      "node_id": "PROJECT-A:COMP:dma_sw_tone_gen",
      "project_id": "PROJECT-A",
      "text": "dma_sw_tone_gen\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 201
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ea93868e7a",
      "node_id": "PROJECT-A:COMP:uart_recv",
      "project_id": "PROJECT-A",
      "text": "uart_recv\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 14\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 250
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:af77f615df",
      "node_id": "PROJECT-A:COMP:buf2u32",
      "project_id": "PROJECT-A",
      "text": "buf2u32\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 262
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2444019c92",
      "node_id": "PROJECT-A:COMP:buf2u16",
      "project_id": "PROJECT-A",
      "text": "buf2u16\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 265
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7531edee35",
      "node_id": "PROJECT-A:COMP:play_wav",
      "project_id": "PROJECT-A",
      "text": "play_wav\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 269
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:80384ca0f5",
      "node_id": "PROJECT-A:COMP:recv_wav",
      "project_id": "PROJECT-A",
      "text": "recv_wav\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 298
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f3c4d5e545",
      "node_id": "PROJECT-A:COMP:main",
      "project_id": "PROJECT-A",
      "text": "main\nCOMPONENT\nkind: sw_function\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c",
            "line": 347
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d49d68dc40",
      "node_id": "PROJECT-A:PAT:polling_control_loop",
      "project_id": "PROJECT-A",
      "text": "POLLING_CONTROL_LOOP\nPATTERN\ncategory: software_control\ndescription: Polling loop for control instead of ISR\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:dde4aabbef",
      "node_id": "PROJECT-A:ISSUE:interrupts_disabled_in_sw",
      "project_id": "PROJECT-A",
      "text": "interrupts_disabled_in_software\nISSUE\nseverity: low\ndescription: Interrupt infrastructure exists in hardware but software disables/polls.\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: CONTRADICTS -> STAGE3:DMA-DEC-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ee0dc8058c",
      "node_id": "PROJECT-A:CONSTRAINT:cb11126592",
      "project_id": "PROJECT-A",
      "text": "project_part\nCONSTRAINT\nconstraint_type: device\nspec: xc7a50ticsg324-1L\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-A:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:528e2e3fef",
      "node_id": "PROJECT-A:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "dlmb_bram_if_cntlr\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_bram_if_cntlr:4.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 9\nincoming_edge_count: 15\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:lmb_bram\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:ilmb_bram_if_cntlr\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:ilmb_v10\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:dlmb_v10\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8023693702",
      "node_id": "PROJECT-A:EVID:976302f3b1",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_dlmb_bram_if_cntlr\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set dlmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 392
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fdffd48172",
      "node_id": "PROJECT-A:COMP:dlmb_v10",
      "project_id": "PROJECT-A",
      "text": "dlmb_v10\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_v10:3.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 18\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:56d259df07\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:db0af89840",
      "node_id": "PROJECT-A:EVID:56d259df07",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_dlmb_v10\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set dlmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:dlmb_v10\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 398
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f99ed5e4e5",
      "node_id": "PROJECT-A:COMP:ilmb_bram_if_cntlr",
      "project_id": "PROJECT-A",
      "text": "ilmb_bram_if_cntlr\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_bram_if_cntlr:4.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 17\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:ilmb_v10\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:lmb_bram\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:7ee8465907\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:15c6e6d1c8",
      "node_id": "PROJECT-A:EVID:7ee8465907",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_ilmb_bram_if_cntlr\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set ilmb_bram_if_cntlr [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:ilmb_bram_if_cntlr\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 401
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2535ef4dc1",
      "node_id": "PROJECT-A:COMP:ilmb_v10",
      "project_id": "PROJECT-A",
      "text": "ilmb_v10\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_v10:3.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 18\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:d1b39e3ebd\nincoming: DEPENDS_ON <- PROJECT-A:COMP:ilmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0a7c266dbc",
      "node_id": "PROJECT-A:EVID:d1b39e3ebd",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_ilmb_v10\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set ilmb_v10 [ create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:ilmb_v10\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 407
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fec31ca1bc",
      "node_id": "PROJECT-A:COMP:lmb_bram",
      "project_id": "PROJECT-A",
      "text": "lmb_bram\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:blk_mem_gen:8.4\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 18\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:e0d47ccf3a\nincoming: DEPENDS_ON <- PROJECT-A:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-A:COMP:ilmb_bram_if_cntlr\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:74b4f052a1",
      "node_id": "PROJECT-A:EVID:e0d47ccf3a",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_lmb_bram\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set lmb_bram [ create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:lmb_bram\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 410
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:db811a1646",
      "node_id": "PROJECT-A:COMP:GPIO_IN",
      "project_id": "PROJECT-A",
      "text": "GPIO_IN\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_gpio:2.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 24\nincoming_edge_count: 17\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:GPIO_OUT\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axi_dma_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axi_uartlite_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:da91c86e30",
      "node_id": "PROJECT-A:EVID:75d562fce2",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_GPIO_IN\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set GPIO_IN [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_IN ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:GPIO_IN\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 486
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a4956d4025",
      "node_id": "PROJECT-A:COMP:GPIO_OUT",
      "project_id": "PROJECT-A",
      "text": "GPIO_OUT\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_gpio:2.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 20\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:b1fb3b0c4f\nincoming: ANALOGOUS_TO <- PROJECT-B:COMP:axi_gpio_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:062a52892a",
      "node_id": "PROJECT-A:EVID:b1fb3b0c4f",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_GPIO_OUT\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set GPIO_OUT [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 GPIO_OUT ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:GPIO_OUT\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 495
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a412ebebb4",
      "node_id": "PROJECT-A:COMP:axi_dma_0",
      "project_id": "PROJECT-A",
      "text": "axi_dma_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_dma:7.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 8\nincoming_edge_count: 19\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axis2fifo_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:axi_interconnect_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:tone_generator_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5d6dbe6a22",
      "node_id": "PROJECT-A:EVID:d847eb0725",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_axi_dma_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-A:COMP:axi_dma_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 504
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0ad8c758e5",
      "node_id": "PROJECT-A:COMP:axi_interconnect_0",
      "project_id": "PROJECT-A",
      "text": "axi_interconnect_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_interconnect:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 6\nincoming_edge_count: 21\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:rst_mig_7series_0_81M\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:92cbaf588d\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:21aa4de48a",
      "node_id": "PROJECT-A:EVID:92cbaf588d",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_axi_interconnect_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:axi_interconnect_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 516
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cbb44d1055",
      "node_id": "PROJECT-A:COMP:axi_uartlite_0",
      "project_id": "PROJECT-A",
      "text": "axi_uartlite_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_uartlite:2.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 19\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:c800c9f92d\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8e9e7a82fd",
      "node_id": "PROJECT-A:EVID:c800c9f92d",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_axi_uartlite_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set axi_uartlite_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-A:COMP:axi_uartlite_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 523
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:236409f0c4",
      "node_id": "PROJECT-A:COMP:clk_wiz_0",
      "project_id": "PROJECT-A",
      "text": "clk_wiz_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:clk_wiz:6.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 7\nincoming_edge_count: 16\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:fifo2audpwm_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:mig_7series_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:reset\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:sys_clock\nincoming: ANALOGOUS_TO <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b3c065a51c",
      "node_id": "PROJECT-A:EVID:7acc4abb92",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_clk_wiz_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set clk_wiz_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:clk_wiz_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 541
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:474e6b35b2",
      "node_id": "PROJECT-A:COMP:fifo_generator_0",
      "project_id": "PROJECT-A",
      "text": "fifo_generator_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:fifo_generator:13.2\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 21\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:f6b3c158e9\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axis2fifo_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:fifo2audpwm_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7409e220dc",
      "node_id": "PROJECT-A:EVID:f6b3c158e9",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_fifo_generator_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set fifo_generator_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-A:COMP:fifo_generator_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 573
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:43d0248ae3",
      "node_id": "PROJECT-A:PAT:dual_clock_fifo_cdc",
      "project_id": "PROJECT-A",
      "text": "DUAL_CLOCK_FIFO_CDC\nPATTERN\ncategory: signal_path\ndescription: CDC handled by dual-clock FIFO\nindicator: CONFIG.Fifo_Implementation {Independent_Clocks_Block_RAM} \\\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 576
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d0b0ed3284",
      "node_id": "PROJECT-A:COMP:mdm_1",
      "project_id": "PROJECT-A",
      "text": "mdm_1\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:mdm:3.2\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 15\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:d6281b0b21\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fdc19836ef",
      "node_id": "PROJECT-A:EVID:d6281b0b21",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_mdm_1\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set mdm_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:mdm_1\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 591
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:03f01cc856",
      "node_id": "PROJECT-A:COMP:microblaze_0",
      "project_id": "PROJECT-A",
      "text": "microblaze_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:microblaze:10.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 9\nincoming_edge_count: 24\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_intc\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_intc\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_local_memory\nincoming: ANALOGOUS_TO <- PROJECT-B:COMP:microblaze_0\nincoming: CONTRADICTS <- PROJECT-B:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:mdm_1\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4c3e7d9a4e",
      "node_id": "PROJECT-A:EVID:f10ccd164e",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_microblaze_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set microblaze_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:10.0 microblaze_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 594
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0885c6a3a8",
      "node_id": "PROJECT-A:COMP:microblaze_0_axi_intc",
      "project_id": "PROJECT-A",
      "text": "microblaze_0_axi_intc\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_intc:4.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 22\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:microblaze_0_xlconcat\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:c8c90f1c0c\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:31294a706a",
      "node_id": "PROJECT-A:EVID:c8c90f1c0c",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_microblaze_0_axi_intc\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set microblaze_0_axi_intc [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_intc:4.1 microblaze_0_axi_intc ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_axi_intc\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 606
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:099b4d75c3",
      "node_id": "PROJECT-A:COMP:microblaze_0_axi_periph",
      "project_id": "PROJECT-A",
      "text": "microblaze_0_axi_periph\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_interconnect:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 27\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:e4fe919ecc\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_OUT\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_uartlite_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_axi_intc",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4c33eba170",
      "node_id": "PROJECT-A:EVID:e4fe919ecc",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_microblaze_0_axi_periph\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set microblaze_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 11\nincoming: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_axi_periph\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 612
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:230c69f9a4",
      "node_id": "PROJECT-A:COMP:microblaze_0_xlconcat",
      "project_id": "PROJECT-A",
      "text": "microblaze_0_xlconcat\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:xlconcat:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 19\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_0\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:xlconcat_1\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:3b94cfef3c\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_axi_intc\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1a15889def",
      "node_id": "PROJECT-A:EVID:3b94cfef3c",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_microblaze_0_xlconcat\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set microblaze_0_xlconcat [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 microblaze_0_xlconcat ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:microblaze_0_xlconcat\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 621
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e562dc6bdf",
      "node_id": "PROJECT-A:COMP:mig_7series_0",
      "project_id": "PROJECT-A",
      "text": "mig_7series_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:mig_7series:4.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 24\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:rst_mig_7series_0_81M\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:dae48b2655\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a736d6ec88",
      "node_id": "PROJECT-A:EVID:dae48b2655",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_mig_7series_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set mig_7series_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:mig_7series:4.1 mig_7series_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-A:COMP:mig_7series_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 627
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a934d7eadc",
      "node_id": "PROJECT-A:COMP:rst_mig_7series_0_81M",
      "project_id": "PROJECT-A",
      "text": "rst_mig_7series_0_81M\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:proc_sys_reset:5.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 24\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:bc363c9368\nincoming: ANALOGOUS_TO <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-A:COMP:mig_7series_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_interconnect_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4786b8e064",
      "node_id": "PROJECT-A:EVID:bc363c9368",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_rst_mig_7series_0_81M\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set rst_mig_7series_0_81M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_mig_7series_0_81M ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 11\nincoming: VERIFIED_BY <- PROJECT-A:COMP:rst_mig_7series_0_81M\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 643
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b96d028b21",
      "node_id": "PROJECT-A:COMP:xlconcat_0",
      "project_id": "PROJECT-A",
      "text": "xlconcat_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:xlconcat:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 21\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:a543daf5ae\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_xlconcat\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f246aca1d2",
      "node_id": "PROJECT-A:EVID:a543daf5ae",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_xlconcat_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set xlconcat_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:xlconcat_0\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 660
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d3ec11ff47",
      "node_id": "PROJECT-A:COMP:xlconcat_1",
      "project_id": "PROJECT-A",
      "text": "xlconcat_1\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:xlconcat:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 22\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:3b639eb7a7\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_OUT\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_uartlite_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0_xlconcat\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:391d3b8b73",
      "node_id": "PROJECT-A:EVID:3b639eb7a7",
      "project_id": "PROJECT-A",
      "text": "ip_instantiation_xlconcat_1\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: set xlconcat_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_1 ]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-A:COMP:xlconcat_1\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 663
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b0c348235e",
      "node_id": "PROJECT-A:COMP:axis2fifo_0",
      "project_id": "PROJECT-A",
      "text": "axis2fifo_0\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 20\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 674
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:1d09321f37",
      "node_id": "PROJECT-A:COMP:fifo2audpwm_0",
      "project_id": "PROJECT-A",
      "text": "fifo2audpwm_0\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 16\noutgoing: DEPENDS_ON -> PROJECT-A:COMP:fifo_generator_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 680
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:47e25a02da",
      "node_id": "PROJECT-A:COMP:microblaze_0_local_memory",
      "project_id": "PROJECT-A",
      "text": "microblaze_0_local_memory\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 22\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: DEPENDS_ON <- PROJECT-A:COMP:microblaze_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 683
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:5fb1ff58f6",
      "node_id": "PROJECT-A:COMP:tone_generator_0",
      "project_id": "PROJECT-A",
      "text": "tone_generator_0\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 20\nincoming: DEPENDS_ON <- PROJECT-A:COMP:axi_dma_0\nincoming: DEPENDS_ON <- PROJECT-A:COMP:GPIO_IN\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 694
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:2adb285330",
      "node_id": "PROJECT-A:COMP:reset",
      "project_id": "PROJECT-A",
      "text": "reset\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 16\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 709
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:225a9931f9",
      "node_id": "PROJECT-A:COMP:sys_clock",
      "project_id": "PROJECT-A",
      "text": "sys_clock\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 16\nincoming: DEPENDS_ON <- PROJECT-A:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 712
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:412d839595",
      "node_id": "PROJECT-A:PAT:interrupt_fanin",
      "project_id": "PROJECT-A",
      "text": "INTERRUPT_FANIN\nPATTERN\ncategory: signal_path\ndescription: Multiple IRQ sources merged via xlconcat/axi_intc\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:424f44167c",
      "node_id": "PROJECT-A:CONSTRAINT:b0b65dac46",
      "project_id": "PROJECT-A",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN A11   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_pwm }]; #IO_L4N_T0_15 Sch=aud_pwm\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: CONSTRAINED_BY <- PROJECT-A:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-002\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 179
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5725617c07",
      "node_id": "PROJECT-A:CONSTRAINT:4bb5f3ba02",
      "project_id": "PROJECT-A",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN D12   IOSTANDARD LVCMOS33 } [get_ports { PWM_AUDIO_0_en }]; #IO_L6P_T0_15 Sch=aud_sd\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: CONSTRAINED_BY <- PROJECT-A:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-002\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:DMA-REQ-L2-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc",
            "line": 180
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bcda448368",
      "node_id": "PROJECT-A:COMP:axis2fifo",
      "project_id": "PROJECT-A",
      "text": "axis2fifo\nCOMPONENT\nkind: rtl_module\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\noutgoing_edge_count: 1\nincoming_edge_count: 11\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:7038e45efd\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1a35fec118",
      "node_id": "PROJECT-A:EVID:7038e45efd",
      "project_id": "PROJECT-A",
      "text": "module_decl_axis2fifo\nEVIDENCE\nevidence_type: code\ndetail: module axis2fifo #(\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-A:COMP:axis2fifo\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0a9f6f0c15",
      "node_id": "PROJECT-A:COMP:fifo2audpwm",
      "project_id": "PROJECT-A",
      "text": "fifo2audpwm\nCOMPONENT\nkind: rtl_module\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\noutgoing_edge_count: 1\nincoming_edge_count: 11\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:33714c60e7\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:64a018da30",
      "node_id": "PROJECT-A:EVID:33714c60e7",
      "project_id": "PROJECT-A",
      "text": "module_decl_fifo2audpwm\nEVIDENCE\nevidence_type: code\ndetail: module fifo2audpwm #(\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-A:COMP:fifo2audpwm\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v",
            "line": 2
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:418d797065",
      "node_id": "PROJECT-A:ISSUE:65e298c1ea",
      "project_id": "PROJECT-A",
      "text": "TODO in tone_generator.v:72\nISSUE\nseverity: medium\ndescription: create AXI interface for configuration of INCREMENT and PACKET_SIZE params\ntag: TODO\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: HAS_ISSUE <- PROJECT-A:COMP:project_root",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 72
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:74fbff76ab",
      "node_id": "PROJECT-A:COMP:tone_generator",
      "project_id": "PROJECT-A",
      "text": "tone_generator\nCOMPONENT\nkind: rtl_module\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\noutgoing_edge_count: 1\nincoming_edge_count: 14\noutgoing: VERIFIED_BY -> PROJECT-A:EVID:611354d30d\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:DMA-REQ-L1-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:173fd55fca",
      "node_id": "PROJECT-A:EVID:611354d30d",
      "project_id": "PROJECT-A",
      "text": "module_decl_tone_generator\nEVIDENCE\nevidence_type: code\ndetail: module tone_generator #(\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-A:COMP:tone_generator\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L1-006\nincoming: VERIFIED_BY <- STAGE3:DMA-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v",
            "line": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d354354404",
      "node_id": "PROJECT-A:ISSUE:fpga_part_inconsistency",
      "project_id": "PROJECT-A",
      "text": "fpga_part_inconsistency\nISSUE\nseverity: critical\ndescription: Project name/board says 100T but Tcl config targets 50T.\nactual_part: xc7a50ticsg324-1L\nexpected_from_name: xc7a100tcsg324-1\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: CONTRADICTS -> STAGE3:DMA-REQ-L0-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl",
            "line": 4
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e1c8132aea",
      "node_id": "PROJECT-B:COMP:project_root",
      "project_id": "PROJECT-B",
      "text": "project_root\nCOMPONENT\nkind: project_anchor\nroot: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example\noutgoing_edge_count: 24\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:73b7fa8572\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:07cf89a2cd\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aef11cc9c1\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example",
            "line": 1
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d3d24a68f3",
      "node_id": "PROJECT-B:EVID:80deb1d957",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | **Tam Sistem** |  Gelitirme | ~5+ dakika | MicroBlaze + AXI BRAM + GPIO |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 11
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4252f773c8",
      "node_id": "PROJECT-B:EVID:77eb5a84b8",
      "project_id": "PROJECT-B",
      "text": "timing_metric\nEVIDENCE\nevidence_type: timing_report\ndetail: - **Timing:** WNS > 0 ns\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 3\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 93
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f91aba04d3",
      "node_id": "PROJECT-B:EVID:73f29112da",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: - **Memory:** LMB BRAM (8 KB)\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 110
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:dba470acff",
      "node_id": "PROJECT-B:EVID:778c9adb0e",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail:      BRAM                                             \nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 149
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:895e560969",
      "node_id": "PROJECT-B:EVID:1e1dad85d4",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail:  BAARILI - Resource Utilization (Artix-7 xc7a200t):\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 174
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:204413c2ce",
      "node_id": "PROJECT-B:EVID:97c39b83fe",
      "project_id": "PROJECT-B",
      "text": "timing_metric\nEVIDENCE\nevidence_type: timing_report\ndetail:  Timing: WNS > 0 ns (Clock constraints met)\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-006",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 181
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6966c4931c",
      "node_id": "PROJECT-B:EVID:a9a7a26c52",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: MicroBlaze processor + AXI BRAM + AXI GPIO kullanan tam bir AXI sistemi.\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 250
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2f8e5e0540",
      "node_id": "PROJECT-B:EVID:5682780d0e",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: - LMB BRAM (32 KB) - Local memory\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 256
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:102a238f96",
      "node_id": "PROJECT-B:EVID:56618b649c",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: - AXI BRAM (32 KB) - AXI-attached memory\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md",
            "line": 257
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:07745ba6a8",
      "node_id": "PROJECT-B:EVID:31bd9e433a",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: ### Utilization Summary\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\noutgoing_edge_count: 0\nincoming_edge_count: 3\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 24
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d878b58b1e",
      "node_id": "PROJECT-B:EVID:5b8b5721c2",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: Resource                  Used    Available    Utilization %\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\noutgoing_edge_count: 0\nincoming_edge_count: 3\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 27
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:928776312e",
      "node_id": "PROJECT-B:EVID:b5d139a9a0",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail:  **BRAM Verimli:** Sadece 2 BRAM (8 KB LMB iin)\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 38
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:65bcbf5883",
      "node_id": "PROJECT-B:EVID:9f085e3f29",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail:  **DSP Yok:** Logic-only implementation\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\noutgoing_edge_count: 0\nincoming_edge_count: 3\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 39
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f92f652649",
      "node_id": "PROJECT-B:EVID:38a3beb28e",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | **LMB BRAM (8 KB)** |  | 2 BRAM |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 53
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:827322612b",
      "node_id": "PROJECT-B:ISSUE:b03b6a20ca",
      "project_id": "PROJECT-B",
      "text": "critical_warning\nISSUE\nseverity: medium\ndescription: CRITICAL WARNING: [Constraints 18-1056] Clock 'sys_clk_pin' completely\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 74
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0e15c92b44",
      "node_id": "PROJECT-B:ISSUE:667f647a62",
      "project_id": "PROJECT-B",
      "text": "critical_warning\nISSUE\nseverity: medium\ndescription: CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md",
            "line": 83
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:814253a162",
      "node_id": "PROJECT-B:COMP:axi_gpio_0",
      "project_id": "PROJECT-B",
      "text": "axi_gpio_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_gpio:2.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 8\nincoming_edge_count: 17\noutgoing: ANALOGOUS_TO -> PROJECT-A:COMP:GPIO_OUT\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:leds\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:leds_8bits\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:switches_8bits\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:60c618e1a3\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:41f7be9fb9\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c473b9c203",
      "node_id": "PROJECT-B:EVID:60c618e1a3",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_gpio_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 38
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c5dbbf934a",
      "node_id": "PROJECT-B:COMP:microblaze_0_axi_periph",
      "project_id": "PROJECT-B",
      "text": "microblaze_0_axi_periph\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_interconnect:2.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 5\nincoming_edge_count: 27\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_bram_ctrl_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:f167615d0f\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:c2c4bcdbb1\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:480b70dd51",
      "node_id": "PROJECT-B:EVID:f167615d0f",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0_axi_periph\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 47
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fe334df35a",
      "node_id": "PROJECT-B:COMP:clk_wiz_0",
      "project_id": "PROJECT-B",
      "text": "clk_wiz_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:clk_wiz:6.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 27\nincoming_edge_count: 11\noutgoing: ANALOGOUS_TO -> PROJECT-A:COMP:clk_wiz_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:sys_clock\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ebab167ad4",
      "node_id": "PROJECT-B:COMP:rst_clk_wiz_0_100M",
      "project_id": "PROJECT-B",
      "text": "rst_clk_wiz_0_100M\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:proc_sys_reset:5.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 18\nincoming_edge_count: 14\noutgoing: ANALOGOUS_TO -> PROJECT-A:COMP:rst_mig_7series_0_81M\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_gpio_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:sys_reset\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:07a2c78e80",
      "node_id": "PROJECT-B:COMP:microblaze_0",
      "project_id": "PROJECT-B",
      "text": "microblaze_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:microblaze:11.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 10\nincoming_edge_count: 14\noutgoing: ANALOGOUS_TO -> PROJECT-A:COMP:microblaze_0\noutgoing: CONTRADICTS -> PROJECT-A:COMP:microblaze_0\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:dlmb_v10\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:ilmb_v10\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-B:COMP:mdm_1\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b64d0f002d",
      "node_id": "PROJECT-B:COMP:leds",
      "project_id": "PROJECT-B",
      "text": "leds\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 12\nincoming: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl",
            "line": 74
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:e21f9b5e7d",
      "node_id": "PROJECT-B:EVID:354c5350a8",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2ae6d6fb81",
      "node_id": "PROJECT-B:PAT:block_automation",
      "project_id": "PROJECT-B",
      "text": "BLOCK_AUTOMATION\nPATTERN\ncategory: educational\ndescription: Vivado block automation flow\nindicator: apply_bd_automation -rule xilinx.com:bd_rule:microblaze \\\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: REUSES_PATTERN -> PROJECT-A:PAT:block_automation",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 59
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 70
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 83
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 27
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 48
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 52
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 56
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 69
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2472039147",
      "node_id": "PROJECT-B:COMP:axi_bram_ctrl_0",
      "project_id": "PROJECT-B",
      "text": "axi_bram_ctrl_0\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:axi_bram_ctrl:4.1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 4\nincoming_edge_count: 15\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:axi_bram\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:b8a0517427\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:f635c90d73\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:17887fc99d\nincoming: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1528049c02",
      "node_id": "PROJECT-B:EVID:b8a0517427",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_bram_ctrl_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 41
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:78f077f134",
      "node_id": "PROJECT-B:EVID:41f7be9fb9",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_gpio_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_auto.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2bf05ef31a",
      "node_id": "PROJECT-B:EVID:add9517fe1",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:679ab9583b",
      "node_id": "PROJECT-B:EVID:f635c90d73",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_bram_ctrl_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 33
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:73313fff9f",
      "node_id": "PROJECT-B:EVID:fd97c5bf52",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_gpio_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl",
            "line": 37
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7d1effb830",
      "node_id": "PROJECT-B:PAT:signal_path_reset_clock",
      "project_id": "PROJECT-B",
      "text": "SIGNAL_PATH_RESET_CLOCK\nPATTERN\ncategory: educational\ndescription: Clock+reset signal-path propagation marker\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1d53e4b55a",
      "node_id": "PROJECT-B:EVID:ee01cc7320",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5882cc6259",
      "node_id": "PROJECT-B:EVID:abe3646562",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_clk_wiz_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:clk_wiz_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 43
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b4d05cb4b9",
      "node_id": "PROJECT-B:EVID:c25fa0e7bf",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_rst_clk_wiz_0_100M\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 53
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3d22c28c3e",
      "node_id": "PROJECT-B:COMP:mdm_1",
      "project_id": "PROJECT-B",
      "text": "mdm_1\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:mdm:3.2\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 3\nincoming_edge_count: 14\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:microblaze_0\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:ccd618275f\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:358a2d4b4d\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          },
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cdeefafd34",
      "node_id": "PROJECT-B:EVID:ccd618275f",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_mdm_1\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:mdm_1\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 57
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a5d146ab76",
      "node_id": "PROJECT-B:COMP:dlmb_v10",
      "project_id": "PROJECT-B",
      "text": "dlmb_v10\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_v10:3.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 15\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:dlmb_bram_if_cntlr\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:434b09760e\nincoming: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ee348b89a9",
      "node_id": "PROJECT-B:EVID:434b09760e",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_dlmb_v10\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 dlmb_v10\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:dlmb_v10\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 61
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9386f07bcd",
      "node_id": "PROJECT-B:COMP:ilmb_v10",
      "project_id": "PROJECT-B",
      "text": "ilmb_v10\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_v10:3.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 15\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:ilmb_bram_if_cntlr\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:dccc0246e2\nincoming: DEPENDS_ON <- PROJECT-B:COMP:microblaze_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:90e6e262dd",
      "node_id": "PROJECT-B:EVID:dccc0246e2",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_ilmb_v10\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_v10:3.0 ilmb_v10\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:ilmb_v10\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ae76dce29a",
      "node_id": "PROJECT-B:COMP:dlmb_bram_if_cntlr",
      "project_id": "PROJECT-B",
      "text": "dlmb_bram_if_cntlr\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_bram_if_cntlr:4.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 14\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:lmb_bram\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:f318cf9669\nincoming: DEPENDS_ON <- PROJECT-B:COMP:dlmb_v10\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:350f48ab92",
      "node_id": "PROJECT-B:EVID:f318cf9669",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_dlmb_bram_if_cntlr\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 dlmb_bram_if_cntlr\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:dlmb_bram_if_cntlr\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 66
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1785c7bdd1",
      "node_id": "PROJECT-B:COMP:ilmb_bram_if_cntlr",
      "project_id": "PROJECT-B",
      "text": "ilmb_bram_if_cntlr\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:lmb_bram_if_cntlr:4.0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 2\nincoming_edge_count: 14\noutgoing: DEPENDS_ON -> PROJECT-B:COMP:lmb_bram\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:e59cbe9183\nincoming: DEPENDS_ON <- PROJECT-B:COMP:ilmb_v10\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eb74e9f7e0",
      "node_id": "PROJECT-B:EVID:e59cbe9183",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_ilmb_bram_if_cntlr\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:lmb_bram_if_cntlr:4.0 ilmb_bram_if_cntlr\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:ilmb_bram_if_cntlr\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 67
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:50854d2bf3",
      "node_id": "PROJECT-B:COMP:lmb_bram",
      "project_id": "PROJECT-B",
      "text": "lmb_bram\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:blk_mem_gen:8.4\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 14\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:6269a6f3a9\nincoming: DEPENDS_ON <- PROJECT-B:COMP:dlmb_bram_if_cntlr\nincoming: DEPENDS_ON <- PROJECT-B:COMP:ilmb_bram_if_cntlr\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0f0d3c669d",
      "node_id": "PROJECT-B:EVID:6269a6f3a9",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_lmb_bram\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 lmb_bram\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:lmb_bram\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 75
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a1202d08ec",
      "node_id": "PROJECT-B:EVID:c2c4bcdbb1",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0_axi_periph\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 microblaze_0_axi_periph\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0_axi_periph\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 83
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f614576498",
      "node_id": "PROJECT-B:EVID:17887fc99d",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_bram_ctrl_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_bram_ctrl_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 88
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bd66cadea2",
      "node_id": "PROJECT-B:COMP:axi_bram",
      "project_id": "PROJECT-B",
      "text": "axi_bram\nCOMPONENT\nkind: ip_core\nvlnv: xilinx.com:ip:blk_mem_gen:8.4\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 1\nincoming_edge_count: 13\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:a890bf3adf\nincoming: DEPENDS_ON <- PROJECT-B:COMP:axi_bram_ctrl_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:23bdeac280",
      "node_id": "PROJECT-B:EVID:a890bf3adf",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_bram\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 axi_bram\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 7\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_bram\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 96
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b3342120c5",
      "node_id": "PROJECT-B:EVID:4ae5ac3470",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_axi_gpio_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 100
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fcd6fb51f7",
      "node_id": "PROJECT-B:CONSTRAINT:73b7fa8572",
      "project_id": "PROJECT-B",
      "text": "config_freq_hz\nCONSTRAINT\nconstraint_type: ip_config\nspec: FREQ_HZ=100000000\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 112
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:05ceed0620",
      "node_id": "PROJECT-B:CONSTRAINT:07cf89a2cd",
      "project_id": "PROJECT-B",
      "text": "config_polarity\nCONSTRAINT\nconstraint_type: ip_config\nspec: POLARITY=ACTIVE_HIGH\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 115
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f2e2776e59",
      "node_id": "PROJECT-B:COMP:sys_clock",
      "project_id": "PROJECT-B",
      "text": "sys_clock\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 126
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:125c079ee5",
      "node_id": "PROJECT-B:COMP:sys_reset",
      "project_id": "PROJECT-B",
      "text": "sys_reset\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 13\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: DEPENDS_ON <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 127
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:a2d59c6c8f",
      "node_id": "PROJECT-B:COMP:leds_8bits",
      "project_id": "PROJECT-B",
      "text": "leds_8bits\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 12\nincoming: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 181
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:2ee857beef",
      "node_id": "PROJECT-B:COMP:switches_8bits",
      "project_id": "PROJECT-B",
      "text": "switches_8bits\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 12\nincoming: DEPENDS_ON <- PROJECT-B:COMP:axi_gpio_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl",
            "line": 182
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:2c9386ae46",
      "node_id": "PROJECT-B:CONSTRAINT:aef11cc9c1",
      "project_id": "PROJECT-B",
      "text": "project_part\nCONSTRAINT\nconstraint_type: device\nspec: xc7a200tsbg484-1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 22
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1c09798820",
      "node_id": "PROJECT-B:EVID:e9aa35d3e8",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_microblaze_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:microblaze_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 31
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3f6c67269e",
      "node_id": "PROJECT-B:EVID:358a2d4b4d",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_mdm_1\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:mdm:3.2 mdm_1\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 10\nincoming: VERIFIED_BY <- PROJECT-B:COMP:mdm_1\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 45
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:52920a4130",
      "node_id": "PROJECT-B:EVID:e3357cfd2b",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_clk_wiz_0\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:clk_wiz_0\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 51
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d9a90a3993",
      "node_id": "PROJECT-B:EVID:9546eedf25",
      "project_id": "PROJECT-B",
      "text": "ip_instantiation_rst_clk_wiz_0_100M\nEVIDENCE\nevidence_type: tcl_instantiation\ndetail: create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_clk_wiz_0_100M\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 9\nincoming: VERIFIED_BY <- PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 62
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a44874a07f",
      "node_id": "PROJECT-B:CONSTRAINT:449c7ecb54",
      "project_id": "PROJECT-B",
      "text": "bd_clock_port\nCONSTRAINT\nconstraint_type: clock\nspec: freq_hz=100000000\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 79
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4c11d60e23",
      "node_id": "PROJECT-B:CONSTRAINT:2eba930441",
      "project_id": "PROJECT-B",
      "text": "config_polarity\nCONSTRAINT\nconstraint_type: ip_config\nspec: POLARITY=ACTIVE_LOW\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 84
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:452b4347d8",
      "node_id": "PROJECT-B:COMP:reset_n",
      "project_id": "PROJECT-B",
      "text": "reset_n\nCOMPONENT\nkind: inferred_from_connection\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\noutgoing_edge_count: 0\nincoming_edge_count: 12\nincoming: DEPENDS_ON <- PROJECT-B:COMP:clk_wiz_0\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-003\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl",
            "line": 85
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:05a24ae44a",
      "node_id": "PROJECT-B:EVID:78cbe9f69b",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: Utilization Design Information\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 13
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:81ab207834",
      "node_id": "PROJECT-B:EVID:e0ad3ab0f9",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: 3. DSP\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 20
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7441b0d366",
      "node_id": "PROJECT-B:EVID:519900aa2d",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: |   LUT as Logic             | 1225 |     0 |          0 |    134600 |  0.91 |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 35
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e847473282",
      "node_id": "PROJECT-B:EVID:012669b142",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: |   LUT as Memory            |  187 |     0 |          0 |     46200 |  0.40 |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 36
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a32febfef3",
      "node_id": "PROJECT-B:EVID:6dc4a227e8",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: |     LUT as Distributed RAM |   64 |     0 |            |           |       |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 37
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:78b52767fe",
      "node_id": "PROJECT-B:EVID:e595324ef5",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: |     LUT as Shift Register  |  123 |     0 |            |           |       |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 38
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:77f027de72",
      "node_id": "PROJECT-B:EVID:42b220bb90",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: * Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 3\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 46
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6795f4fa6a",
      "node_id": "PROJECT-B:EVID:24f04af39e",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: Warning! LUT value is adjusted to account for LUT combining.\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 47
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8ebcb30b60",
      "node_id": "PROJECT-B:EVID:f686ae77ab",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: 3. DSP\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 84
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:49a1ea8f73",
      "node_id": "PROJECT-B:EVID:60c8ead14c",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT6       |  495 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 162
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:fc6dd1a8fb",
      "node_id": "PROJECT-B:EVID:e4fee5a372",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT5       |  312 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 163
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ebd288d6f6",
      "node_id": "PROJECT-B:EVID:6818f49971",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT3       |  283 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 164
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f52726dea1",
      "node_id": "PROJECT-B:EVID:a48d5a974d",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT4       |  191 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 165
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e333631418",
      "node_id": "PROJECT-B:EVID:5ce3de5e20",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT2       |  124 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 166
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2a156aaf01",
      "node_id": "PROJECT-B:EVID:466d8f2734",
      "project_id": "PROJECT-B",
      "text": "implementation_metric\nEVIDENCE\nevidence_type: report_metric\ndetail: | LUT1       |   35 |                 LUT |\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L2-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt",
            "line": 173
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4d22749cad",
      "node_id": "PROJECT-B:COMP:axi_gpio_wrapper",
      "project_id": "PROJECT-B",
      "text": "axi_gpio_wrapper\nCOMPONENT\nkind: rtl_module\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\noutgoing_edge_count: 2\nincoming_edge_count: 8\noutgoing: REUSES_PATTERN -> PROJECT-B:PAT:axi_tie_off\noutgoing: VERIFIED_BY -> PROJECT-B:EVID:0a639afcab\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L0-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-001\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-002\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-004\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L1-005\nincoming: IMPLEMENTS <- STAGE3:AXI-REQ-L2-001",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e1a47d04d9",
      "node_id": "PROJECT-B:EVID:0a639afcab",
      "project_id": "PROJECT-B",
      "text": "module_decl_axi_gpio_wrapper\nEVIDENCE\nevidence_type: code\ndetail: module axi_gpio_wrapper (\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\noutgoing_edge_count: 0\nincoming_edge_count: 8\nincoming: VERIFIED_BY <- PROJECT-B:COMP:axi_gpio_wrapper\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-002\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: VERIFIED_BY <- STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v",
            "line": 1
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1b85ae0698",
      "node_id": "PROJECT-B:PAT:axi_tie_off",
      "project_id": "PROJECT-B",
      "text": "AXI_TIE_OFF\nPATTERN\ncategory: educational\ndescription: Standalone AXI slave signal tie-off pattern\nindicators: awvalid=0; arvalid=0; wvalid=0; bready=1; rready=1\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: REUSES_PATTERN -> PROJECT-A:COMP:axis2fifo_0\nincoming: REUSES_PATTERN <- PROJECT-B:COMP:axi_gpio_wrapper",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:53032bbfc7",
      "node_id": "PROJECT-B:CONSTRAINT:01e7e4f6d6",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN R4 IOSTANDARD LVCMOS33 } [get_ports clk]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 4
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a977054dd0",
      "node_id": "PROJECT-B:CONSTRAINT:0c1245e00f",
      "project_id": "PROJECT-B",
      "text": "create_clock\nCONSTRAINT\nconstraint_type: timing\nspec: create_clock -period 10.000 -name sys_clk -waveform {0.000 5.000} [get_ports clk]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 4\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 5
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:442283480e",
      "node_id": "PROJECT-B:CONSTRAINT:56555be470",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN G4 IOSTANDARD LVCMOS15 } [get_ports resetn]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-005\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 8
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7b131aa1dd",
      "node_id": "PROJECT-B:CONSTRAINT:6e569b09e5",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN T14 IOSTANDARD LVCMOS25 } [get_ports {leds[0]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 11
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f5f90bf87c",
      "node_id": "PROJECT-B:CONSTRAINT:6bf6a48253",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN T15 IOSTANDARD LVCMOS25 } [get_ports {leds[1]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 12
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ced74c7ce1",
      "node_id": "PROJECT-B:CONSTRAINT:1ff3188672",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN T16 IOSTANDARD LVCMOS25 } [get_ports {leds[2]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 13
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ee0784678",
      "node_id": "PROJECT-B:CONSTRAINT:fcfb2d5e17",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS25 } [get_ports {leds[3]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 14
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5482161f52",
      "node_id": "PROJECT-B:CONSTRAINT:1ab652be00",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS25 } [get_ports {leds[4]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 15
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7c6cf71578",
      "node_id": "PROJECT-B:CONSTRAINT:5929c59769",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS25 } [get_ports {leds[5]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 16
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:53d84342f5",
      "node_id": "PROJECT-B:CONSTRAINT:626c36ead9",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS25 } [get_ports {leds[6]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 17
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6f09cd0b19",
      "node_id": "PROJECT-B:CONSTRAINT:cf3500401e",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN Y13 IOSTANDARD LVCMOS25 } [get_ports {leds[7]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 6\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 18
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5e0a7a882e",
      "node_id": "PROJECT-B:CONSTRAINT:be39a1ff0b",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN E22 IOSTANDARD LVCMOS12 } [get_ports {switches[0]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 21
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:328a4f6083",
      "node_id": "PROJECT-B:CONSTRAINT:4e8dade1f5",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN F21 IOSTANDARD LVCMOS12 } [get_ports {switches[1]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 22
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d4a6db2cc3",
      "node_id": "PROJECT-B:CONSTRAINT:59334f5789",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN G21 IOSTANDARD LVCMOS12 } [get_ports {switches[2]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:9031e8b697",
      "node_id": "PROJECT-B:CONSTRAINT:7f4b9aeb02",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN G22 IOSTANDARD LVCMOS12 } [get_ports {switches[3]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 24
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:404c6d9fc1",
      "node_id": "PROJECT-B:CONSTRAINT:8ad791deaa",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS12 } [get_ports {switches[4]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 25
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:01f6afb882",
      "node_id": "PROJECT-B:CONSTRAINT:45ad944594",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN J16 IOSTANDARD LVCMOS12 } [get_ports {switches[5]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 26
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:154badae2c",
      "node_id": "PROJECT-B:CONSTRAINT:d11faafeb6",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN K13 IOSTANDARD LVCMOS12 } [get_ports {switches[6]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 27
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ffd6438cf",
      "node_id": "PROJECT-B:CONSTRAINT:7f3c80b924",
      "project_id": "PROJECT-B",
      "text": "pin_assignment\nCONSTRAINT\nconstraint_type: pin\nspec: set_property -dict { PACKAGE_PIN M17 IOSTANDARD LVCMOS12 } [get_ports {switches[7]}]\nsource_file: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\noutgoing_edge_count: 0\nincoming_edge_count: 5\nincoming: CONSTRAINED_BY <- PROJECT-B:COMP:project_root\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L0-001\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L1-004\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-003\nincoming: CONSTRAINED_BY <- STAGE3:AXI-REQ-L2-007",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc",
            "line": 28
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8a2cbf2d4d",
      "node_id": "PROJECT-B:ISSUE:duplicate_clock_constraints",
      "project_id": "PROJECT-B",
      "text": "duplicate_clock_constraints\nISSUE\nseverity: medium\ndescription: Clock override warning indicates duplicate clock constraints.\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: CONTRADICTS -> STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5a3906647b",
      "node_id": "PROJECT-B:ISSUE:reset_polarity_conflict",
      "project_id": "PROJECT-B",
      "text": "reset_polarity_conflict\nISSUE\nseverity: medium\ndescription: sys_reset is declared ACTIVE_HIGH but connected to resetn pin.\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: CONTRADICTS -> STAGE3:AXI-REQ-L1-005",
      "provenance": {
        "stage": 2,
        "sources": [
          {
            "file": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_with_xdc.tcl"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5acb1efd17",
      "node_id": "STAGE3:PROJECT-A",
      "project_id": "PROJECT-A",
      "text": "Nexys-A7-100T-DMA-Audio\nPROJECT\nproject_id: PROJECT-A\nname: Nexys-A7-100T-DMA-Audio\ndescription: Digilent Nexys A7-100T zerinde DMA tabanl ses ak demo uygulamas\nboard: Digilent Nexys A7-100T\nfpga_part: xc7a50ticsg324-1L\nexpected_board_part: xc7a100tcsg324-1\ntool: Vivado 2018.2 + Xilinx SDK\ndeveloper: Digilent\nlanguage: Verilog; C\nproject_type: application\nroot_requirement: DMA-REQ-L0-001\nversion: 1\nconfidence: HIGH\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: INFORMED_BY -> STAGE3:PROJECT-B",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 1
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a46a4b3c6f",
      "node_id": "STAGE3:PROJECT-B",
      "project_id": "PROJECT-B",
      "text": "axi_example\nPROJECT\nproject_id: PROJECT-B\nname: axi_example\ndescription: AXI bus mimarisi eitim / validasyon test suite\nboard: Digilent Nexys Video\nfpga_part: xc7a200tsbg484-1\ntool: Vivado 2025.1\ndeveloper: In-house\nlanguage: Verilog\nproject_type: educational\nroot_requirement: AXI-REQ-L0-001\nversion: 1\nconfidence: HIGH\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: INFORMED_BY <- STAGE3:PROJECT-A",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 2
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d2ef03cd6b",
      "node_id": "STAGE3:SDOC-A-001",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-001\nSOURCE_DOC\ndoc_id: SDOC-A-001\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/axis2fifo.v\ntype: hdl_source\nlanguage: Verilog\nlines: 36\ndescription: AXI-Stream  FIFO dntrc RTL modl\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:64874cfbb8",
      "node_id": "STAGE3:SDOC-A-002",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-002\nSOURCE_DOC\ndoc_id: SDOC-A-002\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/fifo2audpwm.v\ntype: hdl_source\nlanguage: Verilog\nlines: 38\ndescription: FIFO  PWM ses k dntrc RTL modl\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:85104f99db",
      "node_id": "STAGE3:SDOC-A-003",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-003\nSOURCE_DOC\ndoc_id: SDOC-A-003\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/hdl/tone_generator.v\ntype: hdl_source\nlanguage: Verilog\nlines: 73\ndescription: Phase accumulator tabanl donanm ton reteci\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a5aaccbdc4",
      "node_id": "STAGE3:SDOC-A-004",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-004\nSOURCE_DOC\ndoc_id: SDOC-A-004\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/sdk/appsrc/helloworld.c\ntype: sw_source\nlanguage: C\nlines: 395\ndescription: MicroBlaze SDK uygulamas  DMA kontrol, WAV parser, demo modlar\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:11be5aa4b6",
      "node_id": "STAGE3:SDOC-A-005",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-005\nSOURCE_DOC\ndoc_id: SDOC-A-005\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/bd/design_1.tcl\ntype: tcl_script\nlines: 744\ndescription: Vivado Block Design recreation script\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:52f961f4da",
      "node_id": "STAGE3:SDOC-A-006",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-006\nSOURCE_DOC\ndoc_id: SDOC-A-006\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/src/constraints/Nexys-A7-100T-Master.xdc\ntype: constraint\nlines: 211\ndescription: Pin ve timing constraint dosyas\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:633f7cc29e",
      "node_id": "STAGE3:SDOC-A-007",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-007\nSOURCE_DOC\ndoc_id: SDOC-A-007\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/project_info.tcl\ntype: tcl_script\ndescription: Proje konfigrasyon dosyas  part tanm\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d39670dd32",
      "node_id": "STAGE3:SDOC-A-008",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-008\nSOURCE_DOC\ndoc_id: SDOC-A-008\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/README.md\ntype: documentation\ndescription: Proje README  bilinen sorunlar ve kullanm talimatlar\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:f7ec2c9e06",
      "node_id": "STAGE3:SDOC-A-009",
      "project_id": "PROJECT-A",
      "text": "SDOC-A-009\nSOURCE_DOC\ndoc_id: SDOC-A-009\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio/repo/local/if/pwm_audio/pwm_audio_rtl.xml\ntype: ip_definition\ndescription: Custom PWM audio bus interface tanm\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4fea86b6f2",
      "node_id": "STAGE3:SDOC-B-001",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-001\nSOURCE_DOC\ndoc_id: SDOC-B-001\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/axi_gpio_wrapper.v\ntype: hdl_source\nlanguage: Verilog\nlines: 37\ndescription: Standalone AXI GPIO wrapper  AXI tie-off pattern\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c160ac1d2d",
      "node_id": "STAGE3:SDOC-B-002",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-002\nSOURCE_DOC\ndoc_id: SDOC-B-002\npath: [MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/simple_working/simple_project.srcs/sources_1/new/simple_top.v\ntype: hdl_source_missing\nlanguage: Verilog\nlines: 0\navailability: missing_in_workspace\ndescription: 4-bit counter test modl (repo'da dorulanamad, PARSE_UNCERTAIN)\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2655d1ea88",
      "node_id": "STAGE3:SDOC-B-003",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-003\nSOURCE_DOC\ndoc_id: SDOC-B-003\npath: [MISSING_IN_WORKSPACE] /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/axi_example_build/axi_example_build.srcs/sources_1/bd/axi_gpio_bd/axi_gpio_bd.bd\ntype: block_design_missing\navailability: missing_in_workspace\ndescription: MicroBlaze + GPIO block design (repo'da dorulanamad, PARSE_UNCERTAIN)\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4d64cb94e7",
      "node_id": "STAGE3:SDOC-B-004",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-004\nSOURCE_DOC\ndoc_id: SDOC-B-004\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/vivado_axi_simple/nexys_video.xdc\ntype: constraint\nlines: 29\ndescription: Nexys Video pin constraint dosyas\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c7345660b6",
      "node_id": "STAGE3:SDOC-B-005",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-005\nSOURCE_DOC\ndoc_id: SDOC-B-005\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_axi_simple_gpio.tcl\ntype: tcl_script\nlines: 132\ndescription: Standalone GPIO proje oluturma scripti\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:82d903fcb1",
      "node_id": "STAGE3:SDOC-B-006",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-006\nSOURCE_DOC\ndoc_id: SDOC-B-006\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/create_minimal_microblaze.tcl\ntype: tcl_script\nlines: 161\ndescription: Minimal MicroBlaze BD oluturma scripti\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c00e147f03",
      "node_id": "STAGE3:SDOC-B-007",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-007\nSOURCE_DOC\ndoc_id: SDOC-B-007\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/add_axi_gpio.tcl\ntype: tcl_script\nlines: 156\ndescription: Mevcut projeye AXI GPIO ekleme scripti\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a5aa30e17f",
      "node_id": "STAGE3:SDOC-B-008",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-008\nSOURCE_DOC\ndoc_id: SDOC-B-008\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/run_synthesis.tcl\ntype: tcl_script\nlines: 81\ndescription: Sentez altrma ve rapor retme scripti\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:45a1560c18",
      "node_id": "STAGE3:SDOC-B-009",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-009\nSOURCE_DOC\ndoc_id: SDOC-B-009\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/SYNTHESIS_RESULTS.md\ntype: documentation\ndescription: Sentez sonular raporu  timing ve kaynak kullanm\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5c81e4c3a5",
      "node_id": "STAGE3:SDOC-B-010",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-010\nSOURCE_DOC\ndoc_id: SDOC-B-010\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/utilization_summary.txt\ntype: report\ndescription: Detayl kaynak kullanm raporu\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e1a1b79ef7",
      "node_id": "STAGE3:SDOC-B-011",
      "project_id": "PROJECT-B",
      "text": "SDOC-B-011\nSOURCE_DOC\ndoc_id: SDOC-B-011\npath: /Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example/README.md\ntype: documentation\ndescription: Proje README  Trke/ngilizce dokmantasyon\noutgoing_edge_count: 0\nincoming_edge_count: 0",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 3
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:54a007b679",
      "node_id": "STAGE3:DMA-REQ-L0-001",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L0-001\nREQUIREMENT\nreq_id: DMA-REQ-L0-001\nlevel: L0\ntype: functional\npriority: must\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: Nexys A7-100T zerinde DMA tabanl ses ak gerekletirilir; DDR2 RAM zerinden ses verisi PWM ka aktarlr; Kullanc butonlarla mod seimi yapabilir; UART zerinden WAV dosyas alnp oynatlabilir; Seri terminal (230400 baud) zerinden etkileim salanr\nconstraints: {'type': 'board', 'spec': 'Digilent Nexys A7-100T'}; {'type': 'tool', 'spec': 'Vivado 2018.2 + Xilinx SDK'}; {'type': 'interface', 'spec': 'PWM Audio k (mono, 8-bit, 96 kHz)'}; {'type': 'connection', 'spec': 'MicroUSB ile bilgisayara balant'}\noutgoing_edge_count: 85\nincoming_edge_count: 1\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-001\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L1-002\nincoming: CONTRADICTS <- PROJECT-A:ISSUE:fpga_part_inconsistency",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 4
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8a5f47a092",
      "node_id": "STAGE3:DMA-REQ-L1-001",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-001\nREQUIREMENT\nreq_id: DMA-REQ-L1-001\nlevel: L1\ntype: functional\npriority: must\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: AXI DMA MM2S kanal ile DDR2'den ses verisi stream edilir; AXI DMA S2MM kanal ile ses verisi DDR2'ye kaydedilir; DMA  DDR2 veri yolu AXI Interconnect ile ynetilir; Dual-clock FIFO ile DMA clock  audio clock geii salanr\nconstraints: {'type': 'ip', 'spec': 'Xilinx AXI DMA v7.1, simple mode (SG yok), DRE aktif'}; {'type': 'bandwidth', 'spec': '256-byte burst, 27-bit address width'}; {'type': 'memory', 'spec': 'MIG 7-Series v4.1, DDR2, 128 MB (0x80000000 base)'}; {'type': 'interconnect', 'spec': 'AXI Interconnect, 4 slave / 1 master (DMA MM2S, DMA S2MM, MB DC, MB IC  MIG)'}\noutgoing_edge_count: 79\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-001\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-004\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 5
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:81a89d6726",
      "node_id": "STAGE3:DMA-REQ-L1-002",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-002\nREQUIREMENT\nreq_id: DMA-REQ-L1-002\nlevel: L1\ntype: functional\npriority: must\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: PWM sinyali ile ses k retilir (96 kHz sample rate); 5 buton ile mod seimi yaplabilir; 16 DIP switch okunabilir; 16 LED + 3 RGB LED kontrol edilebilir; UART ile bilgisayardan WAV dosyas alnabilir\nconstraints: {'type': 'pin', 'spec': 'PWM  A11 (aud_pwm), Enable  D12 (aud_sd), LVCMOS33'}; {'type': 'interface', 'spec': 'PWM Audio: Digilent custom bus (pwm + en + gain)'}; {'type': 'uart', 'spec': 'AXI UARTLite v2.0, 230400 baud'}; {'type': 'gpio', 'spec': 'AXI GPIO dual channel  2 instance'}\noutgoing_edge_count: 53\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-002\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-005\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-006\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-002\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 6
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:a923d09c14",
      "node_id": "STAGE3:DMA-REQ-L1-003",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-003\nREQUIREMENT\nreq_id: DMA-REQ-L1-003\nlevel: L1\ntype: functional\npriority: must\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: MicroBlaze ilemci DMA transferlerini balatr ve izler; Yazlmda 5 demo modu ynetilir (pause, HW tone, SW tone, recv WAV, play WAV); WAV dosyas header parse edilir (RIFF, fmt, data chunk); 16-bit audio  8-bit dnm yaplr; Yazlm ile 261 Hz sins tonu retilebilir\nconstraints: {'type': 'processor', 'spec': 'MicroBlaze v10.0, 32-bit, I-cache + D-cache'}; {'type': 'memory', 'spec': '64 KB LMB BRAM (local) + DDR2 (external)'}; {'type': 'interrupt', 'spec': 'AXI INTC v4.1, xlconcat ile DMA + GPIO + UART interrupt birletirme'}\noutgoing_edge_count: 73\nincoming_edge_count: 3\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-007\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-011\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-007\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-011\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 7
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:cb453f62cf",
      "node_id": "STAGE3:DMA-REQ-L1-004",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-004\nREQUIREMENT\nreq_id: DMA-REQ-L1-004\nlevel: L1\ntype: functional\npriority: must\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 100 MHz harici clock'tan 140.625 MHz (sistem) ve 24.576 MHz (audio) clock retilir; MIG DDR2 kontrolcs balatlr, ui_clk (~81 MHz) tm sistemi besler; Reset sinyalleri senkronize datlr; Debug modl (MDM) JTAG eriimi salar; LMB BRAM instruction ve data eriimi salar\nconstraints: {'type': 'clock', 'spec': 'clk_wiz_0: 100 MHz  Clk_Out1 (140.625 MHz, MIG sys_clk_i), Clk_Out2 (24.576 MHz, audio)'}; {'type': 'clock', 'spec': 'MIG ui_clk (~81 MHz)  MicroBlaze, AXI fabric, DMA, peripherals'}; {'type': 'reset', 'spec': 'rst_mig_7series_0_81M (proc_sys_reset v5.0), ext_reset  MIG ui_clk_sync_rst'}; {'type': 'debug', 'spec': 'MDM v3.2, JTAG debug'}; {'type': 'memory', 'spec': 'LMB BRAM 64 KB (I+D), MIG DDR2 128 MB'}\noutgoing_edge_count: 64\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-008\noutgoing: DECOMPOSES_TO -> STAGE3:DMA-REQ-L2-009\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 8
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:afdc2827e9",
      "node_id": "STAGE3:DMA-REQ-L1-005",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-005\nREQUIREMENT\nreq_id: DMA-REQ-L1-005\nlevel: L1\ntype: non-functional\npriority: could\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: Digilent vivado-scripts submodule ile proje yeniden oluturulabilir; design_1.tcl script'i block design' tam olarak yeniden retir; project_info.tcl ile proje ayarlar otomatik yaplandrlr\nconstraints: {'type': 'tool', 'spec': 'digilent-vivado-scripts submodule'}; {'type': 'script', 'spec': 'design_1.tcl (BD recreation), project_info.tcl (proje config)'}\noutgoing_edge_count: 51\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_bram_if_cntlr\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 9
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:4956395ee4",
      "node_id": "STAGE3:DMA-REQ-L1-006",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L1-006\nREQUIREMENT\nreq_id: DMA-REQ-L1-006\nlevel: L1\ntype: functional\npriority: must\nparent: DMA-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 3 clock domain (100 MHz giri, ~81 MHz MIG fabric, 24.576 MHz audio) aras geiler gvenli yaplr; Reset zinciri: MIG ui_clk_sync_rst  proc_sys_reset  peripheral_aresetn/interconnect_aresetn; AXI-Stream handshake: tvalid/tready protokol axis2fifo ve tone_generator'da doru uygulanr; FIFO status sinyalleri (full/empty) backpressure ve flow control salar; Interrupt sinyalleri: DMA + GPIO + UART  xlconcat  INTC  MicroBlaze INTERRUPT; PWM enable sinyali (aud_en) FIFO durumuna gre kontrol edilir\nconstraints: {'type': 'protocol', 'spec': 'AXI-Stream: tvalid, tready, tlast, tkeep handshake'}; {'type': 'cdc', 'spec': 'Dual-clock FIFO gray-code pointer senkronizasyonu'}; {'type': 'reset', 'spec': 'Senkronize reset datm  proc_sys_reset hold time'}; {'type': 'interrupt', 'spec': 'xlconcat_0: DMA MM2S + S2MM, xlconcat_1: GPIO_IN + GPIO_OUT + UART'}\noutgoing_edge_count: 69\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 10
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3feb77882b",
      "node_id": "STAGE3:DMA-REQ-L2-001",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-001\nREQUIREMENT\nreq_id: DMA-REQ-L2-001\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-001\nstatus: active\nimplementing_component: axis2fifo_0\nsource_file: src/hdl/axis2fifo.v\nsource_doc: SDOC-A-001\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 32-bit AXI-Stream verisinin alt 16 biti FIFO'ya yazlr; FIFO full durumunda axis_tready deassert edilir (backpressure); axis_tvalid & axis_tready koulunda FIFO write enable aktif olur\nconstraints: {'type': 'data_width', 'spec': 'AXI-Stream 32-bit  FIFO 16-bit (st 16 bit atlr)'}; {'type': 'interface', 'spec': 'Xilinx AXI-Stream slave + Xilinx FIFO write master'}; {'type': 'clock_domain', 'spec': 'MIG ui_clk (~81 MHz)'}\noutgoing_edge_count: 45\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 11
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d6eda46fb4",
      "node_id": "STAGE3:DMA-REQ-L2-002",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-002\nREQUIREMENT\nreq_id: DMA-REQ-L2-002\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-002\nstatus: active\nimplementing_component: fifo2audpwm_0\nsource_file: src/hdl/fifo2audpwm.v\nsource_doc: SDOC-A-002\nconfidence: HIGH\nversion: 1\nacceptance_criteria: FIFO'dan 32-bit veri okunduunda 4 adet 8-bit sample karlr; 256 seviyeli counter PWM duty cycle retir; FIFO boken aud_en=0, veri varken aud_en=1 olur; 24.576 MHz clock ile alr\nconstraints: {'type': 'parameter', 'spec': 'DATA_WIDTH=8, FIFO_DATA_WIDTH=32'}; {'type': 'interface', 'spec': 'Xilinx FIFO read + Digilent PWM Audio bus'}; {'type': 'timing', 'spec': 'PWM base clock: 24.576 MHz, sample rate: 24.576 MHz / (4  256) = 24 kHz per channel'}; {'type': 'clock_domain', 'spec': 'clk_wiz_0 Clk_Out2 (24.576 MHz)'}\noutgoing_edge_count: 47\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 12
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7e6344b2d5",
      "node_id": "STAGE3:DMA-REQ-L2-003",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-003\nREQUIREMENT\nreq_id: DMA-REQ-L2-003\nlevel: L2\ntype: functional\npriority: should\nparent: DMA-REQ-L1-001\nstatus: active\nimplementing_component: tone_generator_0\nsource_file: src/hdl/tone_generator.v\nsource_doc: SDOC-A-003\nconfidence: MEDIUM\nversion: 1\nacceptance_criteria: 261 Hz (Orta C) sins dalgas phase accumulator ile retilir; 96 kHz sample rate ile AXI-Stream master k verilir; 256 sample'lk paketler halinde TLAST retilir; retilen veri DMA S2MM kanalna gnderilir\nconstraints: {'type': 'parameter', 'spec': 'INCREMENT = 0x00B22D0E, ACCUMULATOR_DEPTH = 32-bit'}; {'type': 'interface', 'spec': 'AXI-Stream master (32-bit, 16-bit signed audio payload)'}; {'type': 'clock_domain', 'spec': 'MIG ui_clk (~81 MHz)'}\nknown_issues: {'ref': 'ISSUE-A-002', 'detail': 'Yazlmda devre d: helloworld.c:386  case DEMO_MODE_HW_TONE_GEN: break; (dma_forward arlmyor)'}\noutgoing_edge_count: 73\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:377691dab3\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:cb11126592\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:b0b65dac46\noutgoing: CONSTRAINED_BY -> PROJECT-A:CONSTRAINT:4bb5f3ba02\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 13
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:f1a3bf6c3e",
      "node_id": "STAGE3:DMA-REQ-L2-004",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-004\nREQUIREMENT\nreq_id: DMA-REQ-L2-004\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-001\nstatus: active\nimplementing_component: fifo_generator_0\nsource_file: design_1.tcl (IP instance)\nsource_doc: SDOC-A-005\nconfidence: HIGH\nversion: 1\nacceptance_criteria: MIG ui_clk (~81 MHz, write)  24.576 MHz (read) clock geii salanr; 4096  32-bit derinlikte buffer salanr; Veri kayb veya metastabilite olumaz; Full ve empty flag'leri upstream/downstream modllere bildirilir\nconstraints: {'type': 'ip', 'spec': 'Xilinx FIFO Generator v13.2, independent clocks mode'}; {'type': 'depth', 'spec': '4096 word  32-bit'}; {'type': 'timing', 'spec': 'Write clock: MIG ui_clk (~81 MHz), Read clock: clk_wiz_0 Clk_Out2 (24.576 MHz)'}\noutgoing_edge_count: 28\nincoming_edge_count: 3\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:lmb_bram\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-001\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 14
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:02d4428058",
      "node_id": "STAGE3:DMA-REQ-L2-005",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-005\nREQUIREMENT\nreq_id: DMA-REQ-L2-005\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-002\nstatus: active\nimplementing_component: axi_uartlite_0 + helloworld.c (recv_wav, play_wav)\nsource_file: sdk/appsrc/helloworld.c\nsource_doc: SDOC-A-004\nconfidence: HIGH\nversion: 1\nacceptance_criteria: UART zerinden RIFF/WAV header parse edilir (header, format, data chunk); 96 kHz sample rate dorulanr; 8-bit ve 16-bit audio kabul edilir; 16-bit audio  8-bit unsigned dnm yaplr: (u8)((u16)(sample + 32768) >> 8); Alnan ses verisi DDR2'ye yazlr ve DMA ile oynatlr\nconstraints: {'type': 'uart', 'spec': 'AXI UARTLite v2.0, 230400 baud, polling mode'}; {'type': 'format', 'spec': 'WAV: RIFF header (12B) + fmt chunk (24B) + data chunk (8B + data)'}; {'type': 'memory', 'spec': 'max_file_size = 0x7FFFFF (8 MB malloc)'}; {'type': 'limitation', 'spec': 'Sadece 96 kHz sample rate, mono/stereo ayrm yok'}\nknown_issues: {'ref': 'ISSUE-A-004', 'detail': '16-bit  8-bit truncation ses kalitesini drr'}; {'ref': 'ISSUE-A-005', 'detail': 'WAV dosyalar bellekte kalc saklanmaz'}\noutgoing_edge_count: 69\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 15
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:13684f1e7b",
      "node_id": "STAGE3:DMA-REQ-L2-006",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-006\nREQUIREMENT\nreq_id: DMA-REQ-L2-006\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-002\nstatus: active\nimplementing_component: GPIO_IN (axi_gpio), GPIO_OUT (axi_gpio)\nsource_file: design_1.tcl + sdk/appsrc/helloworld.c\nsource_doc: SDOC-A-005, SDOC-A-004\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 5 buton okunur: C=Pause(0x01), U=HW Tone(0x02), L=Recv WAV(0x04), R=Play WAV(0x08), D=SW Tone(0x10); 16 DIP switch okunur; 16 LED ve 3 RGB LED yazlr; Buton edge detection (positive edge) polling ile alr\nconstraints: {'type': 'ip', 'spec': 'GPIO_IN: AXI GPIO dual channel  CH1: buttons 5-bit, CH2: switches 16-bit'}; {'type': 'ip', 'spec': 'GPIO_OUT: AXI GPIO dual channel  CH1: RGB LEDs, CH2: LEDs 16-bit'}; {'type': 'address', 'spec': 'GPIO_IN: 0x40000000, GPIO_OUT: 0x40010000'}; {'type': 'interrupt', 'spec': 'GPIO_IN.ip2intc_irpt  xlconcat_1.In0, GPIO_OUT.ip2intc_irpt  xlconcat_1.In1'}\nknown_issues: {'ref': 'ISSUE-A-006', 'detail': 'Polling bazl  yksek CPU yk, buton karma riski'}\noutgoing_edge_count: 32\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_reset\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 16
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d3f0de1463",
      "node_id": "STAGE3:DMA-REQ-L2-007",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-007\nREQUIREMENT\nreq_id: DMA-REQ-L2-007\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-003\nstatus: active\nimplementing_component: helloworld.c::dma_sw_tone_gen()\nsource_file: sdk/appsrc/helloworld.c\nsource_doc: SDOC-A-004\nconfidence: HIGH\nversion: 1\nacceptance_criteria: MicroBlaze zerinde 261 Hz sins dalgas hesaplanr; Phase accumulator (0x00B22D0E increment) ile sample retilir; 128 byte'lk buffer'lar halinde DMA MM2S ile gnderilir; Herhangi bir buton baslnca ton durdurulur; Varsaylan balang modu olarak alr\nconstraints: {'type': 'algorithm', 'spec': 'Phase accumulator: accum += 0x00B22D0E, sample = accum >> 24'}; {'type': 'buffer', 'spec': '128 byte malloc buffer, dngsel DMA gnderim'}; {'type': 'audio', 'spec': '261 Hz, 96 kHz sample rate, 8-bit unsigned'}\noutgoing_edge_count: 30\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_reset\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 17
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:7caa157cb5",
      "node_id": "STAGE3:DMA-REQ-L2-008",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-008\nREQUIREMENT\nreq_id: DMA-REQ-L2-008\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-004\nstatus: active\nimplementing_component: clk_wiz_0\nsource_file: design_1.tcl\nsource_doc: SDOC-A-005\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 100 MHz harici clock giriinden 2 k retilir; Clk_Out1: 140.625 MHz (MIG reference clock); Clk_Out2: 24.576 MHz (audio PWM base clock); resetn portu harici reset butonuna baldr\nconstraints: {'type': 'ip', 'spec': 'Xilinx Clocking Wizard v6.0'}; {'type': 'input', 'spec': 'sys_clock: 100 MHz (E3 pini, LVCMOS33)'}; {'type': 'output', 'spec': 'Clk_Out1  mig_7series_0/sys_clk_i, Clk_Out2  fifo2audpwm_0/clk + fifo_generator_0/rd_clk'}\noutgoing_edge_count: 48\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init_dma\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:init\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_receive\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_send\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 18
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:120afe7a38",
      "node_id": "STAGE3:DMA-REQ-L2-009",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-009\nREQUIREMENT\nreq_id: DMA-REQ-L2-009\nlevel: L2\ntype: functional\npriority: must\nparent: DMA-REQ-L1-004\nstatus: active\nimplementing_component: rst_mig_7series_0_81M\nsource_file: design_1.tcl\nsource_doc: SDOC-A-005\nconfidence: HIGH\nversion: 1\nacceptance_criteria: MIG ui_clk_sync_rst  ext_reset_in balants ile MIG reset senkronize edilir; MIG mmcm_locked  dcm_locked balants ile PLL lock kontrol yaplr; peripheral_aresetn tm AXI periferiklere datlr; interconnect_aresetn AXI Interconnect'lere datlr\nconstraints: {'type': 'ip', 'spec': 'Xilinx Processor System Reset v5.0'}; {'type': 'signal', 'spec': 'slowest_sync_clk  MIG ui_clk'}\noutgoing_edge_count: 32\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dma_reset\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:lmb_bram\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 19
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:67301f9e2c",
      "node_id": "STAGE3:DMA-REQ-L2-010",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-010\nREQUIREMENT\nreq_id: DMA-REQ-L2-010\nlevel: L2\ntype: functional\npriority: should\nparent: DMA-REQ-L1-004\nstatus: active\nimplementing_component: mdm_1\nsource_file: design_1.tcl\nsource_doc: SDOC-A-005\nconfidence: HIGH\nversion: 1\nacceptance_criteria: JTAG zerinden MicroBlaze debug eriimi salanr; Program ykleme ve breakpoint destei mevcuttur\nconstraints: {'type': 'ip', 'spec': 'Xilinx MDM v3.2'}; {'type': 'interface', 'spec': 'MBDEBUG_0  MicroBlaze DEBUG port'}\noutgoing_edge_count: 27\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:dlmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:ilmb_v10\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:lmb_bram\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 20
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:82a1d13fc0",
      "node_id": "STAGE3:DMA-REQ-L2-011",
      "project_id": "PROJECT-A",
      "text": "DMA-REQ-L2-011\nREQUIREMENT\nreq_id: DMA-REQ-L2-011\nlevel: L2\ntype: functional\npriority: should\nparent: DMA-REQ-L1-003\nstatus: active\nimplementing_component: microblaze_0_axi_intc + xlconcat_0 + xlconcat_1\nsource_file: design_1.tcl\nsource_doc: SDOC-A-005\nconfidence: MEDIUM\nversion: 1\nacceptance_criteria: DMA MM2S + S2MM interrupt'lar birletirilir (xlconcat_0); GPIO_IN + GPIO_OUT + UART interrupt'lar birletirilir (xlconcat_1); MicroBlaze INTERRUPT portuna balanr\nconstraints: {'type': 'ip', 'spec': 'AXI INTC v4.1 + xlconcat v2.1 (2 instance)'}; {'type': 'address', 'spec': '0x41200000'}\nknown_issues: {'ref': 'ISSUE-A-006', 'detail': 'Interrupt controller mevcut ama yazlm polling kullanyor  interrupt handler implement edilmemi'}\noutgoing_edge_count: 27\nincoming_edge_count: 3\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:get_gpio_data\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:uart_recv\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:GPIO_IN\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:GPIO_OUT\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:axi_dma_0\noutgoing: IMPLEMENTS -> PROJECT-A:COMP:axi_interconnect_0\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:DMA-REQ-L1-003\nincoming: MOTIVATED_BY <- STAGE3:DMA-DEC-005",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 21
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:e67fd1cf9c",
      "node_id": "STAGE3:DMA-DEC-001",
      "project_id": "PROJECT-A",
      "text": "Ses k yntemi olarak PWM seimi\nDECISION\ndecision_id: DMA-DEC-001\ntitle: Ses k yntemi olarak PWM seimi\nconfidence: HIGH\nversion: 1\nrelated_requirements: DMA-REQ-L1-002; DMA-REQ-L2-002\nchosen_option: FPGA dahili PWM + onboard SSM2377 amplifier\nalternatives: {'option': 'I2S DAC (Pmod I2S veya harici)', 'rejected_because': \"Nexys A7-100T board'unda I2S DAC ipi yok. Pmod I2S ek donanm gerektirir  demo projesi olarak board-only almas hedefleniyor. Ayrca I2S DAC bit-perfect ses verir ama bu demo iin 8-bit PWM kalitesi yeterlidir.\\n\"}; {'option': 'Sigma-Delta DAC (FPGA RTL)', 'rejected_because': \"Daha yksek znrlk salar ama tasarm karmakl artar. Nexys A7'deki audio amplifier zaten PWM girili (SSM2377), sigma-delta k board'un analog filtresiyle uyumsuz olabilir.\\n\"}; {'option': \"Board'daki onboard mikrofon giriini kullanma (PDM)\", 'rejected_because': 'Mikrofon giri ynl  k iin kullanlamaz. Ayrca PDM decode ek mantk gerektirir.\\n'}\nconsequences: Ses kalitesi 8-bit ile snrl (256 seviye PWM); Mono k (board'da tek amplifier); Ek donanm gerekmez  board-only demo; Basit RTL implementasyonu (counter + comparator)\nrationale_detail: Board emasnda audio k yolu: FPGA pin (A11)  RC low-pass filter  SSM2377 amplifier  3.5mm jack. Bu yol PWM iin optimize edilmi. Board tasarmcs zaten bu kullanm ngrm.\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:a6b1422e35\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 22
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3fba8f6226",
      "node_id": "STAGE3:DMA-DEC-002",
      "project_id": "PROJECT-A",
      "text": "Ses veri ak iin MicroBlaze + AXI DMA mimarisi\nDECISION\ndecision_id: DMA-DEC-002\ntitle: Ses veri ak iin MicroBlaze + AXI DMA mimarisi\nconfidence: HIGH\nversion: 1\nrelated_requirements: DMA-REQ-L1-001; DMA-REQ-L1-003\nchosen_option: MicroBlaze soft processor + AXI DMA (simple mode)\nalternatives: {'option': 'Tamamen RTL tabanl ses pipeline (FSM kontroll)', 'rejected_because': \"WAV header parsing, UART protokol, mod ynetimi gibi kontrol grevleri pure RTL'de ok karmak. C kodunda 395 satr  Verilog'da binlerce satr olurdu. Ayrca UART'tan WAV alma gibi deiken uzunluklu protokol ilemleri FSM ile verimsiz.\\n\"}; {'option': 'DMA yerine CPU-driven memcpy ile veri aktarm', 'rejected_because': \"MicroBlaze 96 kHz  8-bit = 768 kbps veriyi srekli kopyalamak zorunda kalr. Cache miss'leri ve interrupt gecikmeleri ses kesintilerine (audio glitch) neden olur. DMA donanmsal olarak kesintisiz aktarm salar.\\n\"}; {'option': 'AXI DMA scatter-gather mode', 'rejected_because': 'SG mode daha karmak (BD ring management), bu demo iin gereksiz. Simple mode, tek bir buffer transfer\\'i iin yeterli. helloworld.c\\'deki init_dma() fonksiyonu SG modunu aka reddeder (kaynak: helloworld.c:50  \"ERROR! Device configured as SG mode.\").\\n'}\nconsequences: MicroBlaze ~1000 LUT kullanr ama kontrol esneklii salar; SDK/BSP gerekli  build sreci uzar; DMA interrupt handler mevcut ama kullanlmyor (polling); WAV parser, mod ynetimi C'de trivial\noutgoing_edge_count: 3\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:6457c07c8e\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-001\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 23
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0c8627606b",
      "node_id": "STAGE3:DMA-DEC-003",
      "project_id": "PROJECT-A",
      "text": "DMA  Audio aras clock domain crossing yntemi\nDECISION\ndecision_id: DMA-DEC-003\ntitle: DMA  Audio aras clock domain crossing yntemi\nconfidence: HIGH\nversion: 1\nrelated_requirements: DMA-REQ-L2-004; DMA-REQ-L1-004\nchosen_option: Xilinx FIFO Generator IP (dual-clock, independent clocks mode)\nalternatives: {'option': 'Custom async FIFO (RTL gray-code)', 'rejected_because': \"Metastabilite riski. Xilinx IP silicon-verified, gray-code pointer senkronizasyonu, BRAM primitive optimizasyonu built-in. Custom FIFO'da CDC hatalar simlasyonda yakalanmas ok zor  sadece uzun sreli hardware testinde ortaya kabilir.\\n\"}; {'option': \"Tek clock domain (tm sistemi 24.576 MHz'de altr)\", 'rejected_because': \"DDR2 MIG minimum 81 MHz ui_clk gerektirir. MicroBlaze da bu hzda daha verimli alr. 24.576 MHz'de DDR2 almaz.\\n\"}; {'option': 'Handshake-based CDC (req/ack protocol)', 'rejected_because': 'Streaming veri iin throughput ok dk. Her sample iin handshake overhead kabul edilemez. FIFO doal bir bursty-to- continuous converter  DMA burst geldiinde hzlca dolar, PWM tarafnda yavaa boalr.\\n'}\nconsequences: 4096  32-bit FIFO ~ 16 KB  BRAM kullanr; ~170 ms buffer latency (4096  4 / 96 kHz); DMA burst timing jitter' absorbe edilir; Metastabilite riski sfr (Xilinx IP garantisi)\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:45a603617b\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 24
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:24967cfbe9",
      "node_id": "STAGE3:DMA-DEC-004",
      "project_id": "PROJECT-A",
      "text": "Ses k znrl 8-bit olarak belirlenmesi\nDECISION\ndecision_id: DMA-DEC-004\ntitle: Ses k znrl 8-bit olarak belirlenmesi\nconfidence: HIGH\nversion: 1\nrelated_requirements: DMA-REQ-L2-002; DMA-REQ-L2-005\nchosen_option: 8-bit unsigned PWM (256 seviye)\nalternatives: {'option': '16-bit PWM', 'rejected_because': '16-bit PWM iin 24.576 MHz / 65536 = 375 Hz carrier frequency  ses bandnda! Audible artifacts oluur. 8-bit ile 24.576 MHz / 256 = 96 kHz carrier  ses bandnn ok stnde, RC filtresi ile temiz analog sinyal elde edilir.\\n'}; {'option': 'Multi-bit (sigma-delta) PWM', 'rejected_because': \"Daha karmak RTL, board'daki analog filtre buna uygun olmayabilir. Demo kapsamnda gereksiz karmaklk.\\n\"}; {'option': '12-bit PWM (uzlama)', 'rejected_because': '24.576 MHz / 4096 = 6 kHz carrier  hl ses bandnda (20 Hz-20 kHz). 8-bit tek gvenli seenek.\\n'}\nconsequences: Ses kalitesi telefon kalitesinde (~48 dB SNR); 16-bit WAV dosyalar truncate ediliyor  kalite kayb; Basit donanm: tek counter + tek comparator\nrationale_detail: PWM carrier frekans = clock / 2^N. Duyulabilir ses 20 kHz'e kadar. Carrier duyulmamal. 24.576 MHz / 2^8 = 96 kHz > 20 kHz  24.576 MHz / 2^12 = 6 kHz < 20 kHz  Dolaysyla 8-bit, bu clock frekansnda mmkn olan maksimum znrlk.\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:5908e53977\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 25
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:176566d889",
      "node_id": "STAGE3:DMA-DEC-005",
      "project_id": "PROJECT-A",
      "text": "Interrupt controller kurulmas ama yazlmda polling kullanlmas\nDECISION\ndecision_id: DMA-DEC-005\ntitle: Interrupt controller kurulmas ama yazlmda polling kullanlmas\nconfidence: MEDIUM\nversion: 1\nrelated_requirements: DMA-REQ-L2-011; DMA-REQ-L2-006\nchosen_option: Donanmda interrupt mevcut, yazlmda polling\nalternatives: {'option': 'Interrupt-driven tam asenkron yazlm', 'rejected_because': \"Demo yazlm basit tutulmak isteniyor. Interrupt handler'lar ISR context, stack management, race condition gibi karmaklk ekler. Polling tabanl main loop, adm adm okunabilir eitim kodu retir.\\n\"}; {'option': 'Interrupt controller hi koymamak', 'rejected_because': 'Gelecekte interrupt-driven moda gei istenebilir. Donanm hazr olmas yazlm gncelleme maliyetini drr. IP ekleme maliyeti dk (~100 LUT).\\n'}\nconsequences: CPU srekli megul (while(1) dngs); Buton baslrken DMA transfer aktifse karlabilir; Donanm kayna (INTC, xlconcat) gereksiz kullanlyor; Gelecek gelitirme iin altyap hazr\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: MOTIVATED_BY -> STAGE3:DMA-REQ-L2-011\nincoming: CONTRADICTS <- PROJECT-A:ISSUE:interrupts_disabled_in_sw",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 26
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:a2f4624ea4",
      "node_id": "STAGE3:AXI-REQ-L0-001",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L0-001\nREQUIREMENT\nreq_id: AXI-REQ-L0-001\nlevel: L0\ntype: educational\npriority: must\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: Nexys Video board zerinde AXI bus mimarisi rnekleri altrlr; Basit GPIO'dan MicroBlaze+AXI sistemine kademeli ilerleme salanr; TCL otomasyon ile tm rnekler yeniden retilebilir; Sentez baaryla tamamlanr ve timing karlanr (WNS  0 ns); Kaynak kullanm < %5 (eitim projesi)\nconstraints: {'type': 'board', 'spec': 'Digilent Nexys Video (xc7a200tsbg484-1)'}; {'type': 'tool', 'spec': 'Vivado 2025.1'}; {'type': 'methodology', 'spec': 'CLI-first  tm admlar TCL script ile yaplabilmeli'}\noutgoing_edge_count: 81\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aef11cc9c1\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6e569b09e5\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253\nincoming: MOTIVATED_BY <- STAGE3:AXI-DEC-002\nincoming: MOTIVATED_BY <- STAGE3:AXI-DEC-005",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 27
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:33c61c0b40",
      "node_id": "STAGE3:AXI-REQ-L1-001",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L1-001\nREQUIREMENT\nreq_id: AXI-REQ-L1-001\nlevel: L1\ntype: functional\npriority: must\nparent: AXI-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: AXI GPIO IP v2.0 ile 8-bit LED k kontrol edilir; Standalone modda GPIO IP'nin AXI arayz tie-off edilir; MicroBlaze modunda GPIO IP, AXI Interconnect zerinden eriilir; 0x40000000 adresine yazlan deer LED'lerde grnr\nconstraints: {'type': 'ip', 'spec': 'Xilinx AXI GPIO v2.0, C_GPIO_WIDTH=8, C_ALL_OUTPUTS=1'}; {'type': 'pin', 'spec': 'LED[0:7]  T14, T15, T16, U16, V15, W16, W15, Y13 (LVCMOS25)'}; {'type': 'address', 'spec': '0x40000000 - 0x4000FFFF (64 KB)'}\noutgoing_edge_count: 60\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6e569b09e5\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:fcfb2d5e17\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ab652be00\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:5929c59769\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 28
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:69364a759f",
      "node_id": "STAGE3:AXI-REQ-L1-002",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L1-002\nREQUIREMENT\nreq_id: AXI-REQ-L1-002\nlevel: L1\ntype: functional\npriority: must\nparent: AXI-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: MicroBlaze v11.0 soft ilemci alr; AXI Master portu ile periferiklere eriim salanr; 8 KB LMB BRAM ile instruction/data depolanr; JTAG zerinden program yklenebilir\nconstraints: {'type': 'processor', 'spec': 'MicroBlaze v11.0, 32-bit RISC, debug enabled, D_AXI=1'}; {'type': 'memory', 'spec': '8 KB LMB BRAM (shared I+D)'}; {'type': 'bus', 'spec': 'AXI4-Lite via AXI Interconnect v2.1 (1M  1S)'}\noutgoing_edge_count: 81\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aef11cc9c1\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441\noutgoing: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-005\noutgoing: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-005\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:project_root\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: MOTIVATED_BY <- STAGE3:AXI-DEC-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 29
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ad69ccc0fd",
      "node_id": "STAGE3:AXI-REQ-L1-003",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L1-003\nREQUIREMENT\nreq_id: AXI-REQ-L1-003\nlevel: L1\ntype: functional\npriority: must\nparent: AXI-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 100 MHz PLL/MMCM ile stabil clock retilir; Clock lock sinyali ile senkronize reset datlr; 8 KB dual-port BRAM instruction ve data iin paylalr; JTAG debug modl (MDM) eriim salar\nconstraints: {'type': 'clock', 'spec': 'Clock Wizard v6.0, 100 MHz input (R4, LVCMOS33 veya LVDS), 100 MHz output'}; {'type': 'reset', 'spec': 'Processor System Reset v5.0, ext_reset  G4 (active-low)'}; {'type': 'memory', 'spec': 'Block Memory Generator v8.4, 8 KB true dual-port'}; {'type': 'debug', 'spec': 'MDM v3.2, JTAG + UART'}\noutgoing_edge_count: 35\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\noutgoing: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-003\noutgoing: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-004\noutgoing: DECOMPOSES_TO -> STAGE3:AXI-REQ-L2-006\nincoming: CONTRADICTS <- PROJECT-B:ISSUE:duplicate_clock_constraints\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 30
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:00093e4ca5",
      "node_id": "STAGE3:AXI-REQ-L1-004",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L1-004\nREQUIREMENT\nreq_id: AXI-REQ-L1-004\nlevel: L1\ntype: non-functional\npriority: must\nparent: AXI-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: create_axi_simple_gpio.tcl  standalone GPIO projesi oluturur (~8 saniye); create_minimal_microblaze.tcl  minimal MicroBlaze BD oluturur (~20 saniye); add_axi_gpio.tcl  mevcut projeye GPIO ekler (~10 saniye); run_synthesis.tcl  sentez balatr ve rapor retir (~4 dakika); Tm script'ler vivado -mode batch ile alr\nconstraints: {'type': 'tool', 'spec': 'Vivado 2025.1, TCL batch mode'}; {'type': 'script_count', 'spec': '4 alan script (create_simple + create_mb + add_gpio + synth)'}; {'type': 'reproducibility', 'spec': 'Ayn Vivado versiyonunda deterministik sonu'}\noutgoing_edge_count: 79\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:73b7fa8572\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:07cf89a2cd\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:aef11cc9c1\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:449c7ecb54\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: MOTIVATED_BY <- STAGE3:AXI-DEC-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 31
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:bac2835c00",
      "node_id": "STAGE3:AXI-REQ-L1-005",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L1-005\nREQUIREMENT\nreq_id: AXI-REQ-L1-005\nlevel: L1\ntype: functional\npriority: must\nparent: AXI-REQ-L0-001\nstatus: active\nconfidence: HIGH\nversion: 1\nacceptance_criteria: Clock datm: clk_wiz  BUFG  MicroBlaze + AXI fabric + peripherals; Reset zinciri: ext_reset (G4)  proc_sys_reset  peripheral_aresetn + mb_reset; PLL lock kontrol: clk_wiz.locked  proc_sys_reset.dcm_locked; AXI-Lite handshake: MicroBlaze M_AXI_DP  AXI Interconnect  GPIO s_axi; Standalone modda AXI tie-off: awvalid=0, arvalid=0, wvalid=0, bready=1, rready=1\nconstraints: {'type': 'protocol', 'spec': 'AXI4-Lite: awvalid/awready, wvalid/wready, bvalid/bready, arvalid/arready, rvalid/rready'}; {'type': 'reset', 'spec': 'Active-low reset (aresetn), board reset G4 (LVCMOS15, active-low)'}; {'type': 'clock', 'spec': 'Tek clock domain: 100 MHz (PLL stabilized)'}\noutgoing_edge_count: 41\nincoming_edge_count: 3\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:2eba930441\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:rst_clk_wiz_0_100M\nincoming: CONTRADICTS <- PROJECT-B:ISSUE:reset_polarity_conflict\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 32
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:34d1f5d817",
      "node_id": "STAGE3:AXI-REQ-L2-001",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-001\nREQUIREMENT\nreq_id: AXI-REQ-L2-001\nlevel: L2\ntype: functional\npriority: should\nparent: AXI-REQ-L1-001\nstatus: active\nimplementing_component: axi_gpio_wrapper\nsource_file: vivado_axi_simple/axi_gpio_wrapper.v\nsource_doc: SDOC-B-001\nconfidence: HIGH\nversion: 1\nacceptance_criteria: AXI GPIO IP sarmalanr, GPIO I/O portlar st seviyeye karlr; AXI handshake sinyalleri deassert edilir (awvalid=0, arvalid=0, wvalid=0); Bready=1 ve rready=1 ile slave response'lar kabul edilir; gpio_io_i  switches[7:0], gpio_io_o  leds[7:0]\nconstraints: {'type': 'interface', 'spec': 'AXI-Lite slave (tm portlar tie-off)'}; {'type': 'data_width', 'spec': '8-bit GPIO giri/k'}\noutgoing_edge_count: 48\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:rst_clk_wiz_0_100M\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:leds\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 33
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:0fadfa43be",
      "node_id": "STAGE3:AXI-REQ-L2-002",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-002\nREQUIREMENT\nreq_id: AXI-REQ-L2-002\nlevel: L2\ntype: functional\npriority: could\nparent: AXI-REQ-L1-001\nstatus: planned\nimplementing_component: simple_top\nsource_file: [MISSING_IN_WORKSPACE] simple_working/simple_project.srcs/sources_1/new/simple_top.v\nsource_doc: SDOC-B-002\nconfidence: MEDIUM\nversion: 1\nacceptance_criteria: 4-bit counter her clock cycle'da 1 artar; Senkron reset ile saya sfrlanr; Vivado sentez dorulamas geer\nconstraints: {'type': 'data_width', 'spec': '4-bit LED k'}; {'type': 'timing', 'spec': '100 MHz clock'}\noutgoing_edge_count: 0\nincoming_edge_count: 2\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 34
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    },
    {
      "vector_id": "V:e85210695a",
      "node_id": "STAGE3:AXI-REQ-L2-003",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-003\nREQUIREMENT\nreq_id: AXI-REQ-L2-003\nlevel: L2\ntype: functional\npriority: must\nparent: AXI-REQ-L1-003\nstatus: active\nimplementing_component: clk_wiz_1 (axi_gpio_bd) / clk_wiz_0 (minimal_mb)\nsource_file: create_minimal_microblaze.tcl, axi_gpio_bd.bd\nsource_doc: SDOC-B-006, SDOC-B-003\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 100 MHz harici clock giriinden 100 MHz stabil PLL/MMCM k retilir; locked sinyali reset controller'a balanr; Single-ended (LVCMOS33, R4) veya differential (LVDS, R4/T4) giri desteklenir\nconstraints: {'type': 'ip', 'spec': 'Xilinx Clocking Wizard v6.0'}; {'type': 'input', 'spec': 'Nexys Video: R4 (100 MHz), iki XDC varyant (SE ve diff)'}; {'type': 'output', 'spec': '100 MHz (tek k)'}\noutgoing_edge_count: 39\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:0c1245e00f\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6e569b09e5\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 35
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e41013c9ff",
      "node_id": "STAGE3:AXI-REQ-L2-004",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-004\nREQUIREMENT\nreq_id: AXI-REQ-L2-004\nlevel: L2\ntype: functional\npriority: must\nparent: AXI-REQ-L1-003\nstatus: active\nimplementing_component: lmb_bram_0, dlmb_v10, ilmb_v10, dlmb_bram_if_cntlr, ilmb_bram_if_cntlr\nsource_file: create_minimal_microblaze.tcl (block automation)\nsource_doc: SDOC-B-006\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 8 KB dual-port BRAM instruction ve data memory iin paylalr; LMB data bus ve LMB instruction bus ayr ayr alr; Block Automation ile otomatik oluturulur\nconstraints: {'type': 'ip', 'spec': 'LMB v10 v3.0 (2), LMB BRAM If Cntlr v4.0 (2), Block Memory Generator v8.4'}; {'type': 'memory_size', 'spec': '8 KB (Block Automation default)'}\noutgoing_edge_count: 15\nincoming_edge_count: 3\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:axi_bram_ctrl_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:dlmb_v10\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:ilmb_v10\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:dlmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:ilmb_bram_if_cntlr\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:lmb_bram\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003\nincoming: MOTIVATED_BY <- STAGE3:AXI-DEC-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 36
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:eeb6590178",
      "node_id": "STAGE3:AXI-REQ-L2-005",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-005\nREQUIREMENT\nreq_id: AXI-REQ-L2-005\nlevel: L2\ntype: functional\npriority: must\nparent: AXI-REQ-L1-002\nstatus: active\nimplementing_component: microblaze_0_axi_periph\nsource_file: add_axi_gpio.tcl\nsource_doc: SDOC-B-007\nconfidence: HIGH\nversion: 1\nacceptance_criteria: 1 Master (MicroBlaze M_AXI_DP)  1 Slave (AXI GPIO) konfigrasyonunda alr; AXI4-Lite protokol ile adres decode yaplr; 0x40000000 adresi GPIO'ya ynlendirilir\nconstraints: {'type': 'ip', 'spec': 'AXI Interconnect v2.1 (1M  1S)'}; {'type': 'protocol', 'spec': 'AXI4-Lite'}; {'type': 'address', 'spec': '0x40000000 - 0x4000FFFF  AXI GPIO'}\noutgoing_edge_count: 76\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:project_root\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:axi_gpio_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:rst_clk_wiz_0_100M\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-002\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 37
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:3af22050ce",
      "node_id": "STAGE3:AXI-REQ-L2-006",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-006\nREQUIREMENT\nreq_id: AXI-REQ-L2-006\nlevel: L2\ntype: functional\npriority: must\nparent: AXI-REQ-L1-003\nstatus: active\nimplementing_component: rst_clk_wiz_1_100M\nsource_file: create_minimal_microblaze.tcl\nsource_doc: SDOC-B-006\nconfidence: HIGH\nversion: 1\nacceptance_criteria: Clock Wizard locked  dcm_locked balants ile PLL stabil kontrol yaplr; peripheral_aresetn (active-low) AXI periferiklere datlr; mb_reset MicroBlaze'e balanr; Harici reset butonu (G4, active-low) desteklenir\nconstraints: {'type': 'ip', 'spec': 'Processor System Reset v5.0'}; {'type': 'signal', 'spec': 'ext_reset_in  board reset, dcm_locked  clk_wiz locked'}\noutgoing_edge_count: 33\nincoming_edge_count: 2\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0_axi_periph\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:clk_wiz_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:rst_clk_wiz_0_100M\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:microblaze_0\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:mdm_1\noutgoing: IMPLEMENTS -> PROJECT-B:COMP:sys_clock\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 38
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2a095bb7d3",
      "node_id": "STAGE3:AXI-REQ-L2-007",
      "project_id": "PROJECT-B",
      "text": "AXI-REQ-L2-007\nREQUIREMENT\nreq_id: AXI-REQ-L2-007\nlevel: L2\ntype: functional\npriority: should\nparent: AXI-REQ-L1-003\nstatus: active\nimplementing_component: mdm_1\nsource_file: create_minimal_microblaze.tcl\nsource_doc: SDOC-B-006\nconfidence: HIGH\nversion: 1\nacceptance_criteria: JTAG zerinden MicroBlaze debug eriimi salanr; MDM UART aktiftir (seri konsol); Vitis/SDK'dan program ykleme ve breakpoint destei alr\nconstraints: {'type': 'ip', 'spec': 'MDM v3.2, C_USE_UART=1'}; {'type': 'interface', 'spec': \"MBDEBUG_0  MicroBlaze DEBUG, UART  external (XDC'de pin tanml)\"}\noutgoing_edge_count: 38\nincoming_edge_count: 2\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:01e7e4f6d6\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:56555be470\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6e569b09e5\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:6bf6a48253\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:1ff3188672\noutgoing: CONSTRAINED_BY -> PROJECT-B:CONSTRAINT:fcfb2d5e17\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003\nincoming: DECOMPOSES_TO <- STAGE3:AXI-REQ-L1-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 39
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:aac6d8835f",
      "node_id": "STAGE3:AXI-DEC-001",
      "project_id": "PROJECT-B",
      "text": "Proje oluturma ve ynetimi iin CLI-first yaklam\nDECISION\ndecision_id: AXI-DEC-001\ntitle: Proje oluturma ve ynetimi iin CLI-first yaklam\nconfidence: HIGH\nversion: 1\nrelated_requirements: AXI-REQ-L1-004; AXI-REQ-L0-001\nchosen_option: TCL batch mode (vivado -mode batch -source script.tcl)\nalternatives: {'option': 'Vivado GUI ile interaktif tasarm', 'rejected_because': 'GUI admlar tekrarlanamaz  \"hangi butona basld?\" kaybolur. Eitim projesinde her admn ak olmas gerekir. CI/CD entegrasyonu imkansz.\\n'}; {'option': 'Makefile + partial TCL', 'rejected_because': \"Vivado'nun kendi batch mode'u dorudan Tcl source komutuyla alr. Make katman gereksiz karmaklk ekler.\\n\"}; {'option': 'Python (pyvivado / fusesoc)', 'rejected_because': 'Ek bamllk. Vivado native olarak TCL destekliyor.\\n'}\nconsequences: Her adm script olarak kaydedilir  versiyon kontrol mmkn; ~8-20 saniyede proje oluturma (GUI'de 5-10 dakika); Hata durumunda script dzenlenir ve tekrar altrlr\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:c62dca4e88\noutgoing: MOTIVATED_BY -> STAGE3:AXI-REQ-L1-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 40
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:14184dcf6a",
      "node_id": "STAGE3:AXI-DEC-002",
      "project_id": "PROJECT-B",
      "text": "Eitim rneklerinin kademeli yaplandrlmas\nDECISION\ndecision_id: AXI-DEC-002\ntitle: Eitim rneklerinin kademeli yaplandrlmas\nconfidence: HIGH\nversion: 1\nrelated_requirements: AXI-REQ-L0-001; AXI-REQ-L1-001; AXI-REQ-L1-002\nchosen_option: Seviye 1: Standalone GPIO  Seviye 2: Minimal MicroBlaze  Seviye 3: MicroBlaze + AXI GPIO\nalternatives: {'option': 'Tek monolitik rnek (tam MicroBlaze + GPIO + UART + DDR)', 'rejected_because': \"Karmaklk ok yksek. DMA-Audio projesinin BD'si 745 satrlk TCL  yeni balayan biri bunu anlayamaz.\\n\"}; {'option': 'AXI waveform seviyesinde balama', 'rejected_because': 'ok dk seviye. Pratik deeri dk.\\n'}; {'option': 'Zynq PS tabanl retim', 'rejected_because': 'Nexys Video\\'da Zynq yok. Ayrca Zynq AXI\\'y \"bedava\" verir.\\n'}\nconsequences: Her seviyenin bamsz TCL scripti var; Seviye 2 kts, Seviye 3'n girdisi olabilir; renci her seviyede durup sentez yapp dorulayabilir\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:fb6e458cfc\noutgoing: MOTIVATED_BY -> STAGE3:AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 41
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5ef9993cd7",
      "node_id": "STAGE3:AXI-DEC-003",
      "project_id": "PROJECT-B",
      "text": "Soft ilemci olarak MicroBlaze v11.0 seimi\nDECISION\ndecision_id: AXI-DEC-003\ntitle: Soft ilemci olarak MicroBlaze v11.0 seimi\nconfidence: HIGH\nversion: 1\nrelated_requirements: AXI-REQ-L1-002\nchosen_option: MicroBlaze v11.0 (Vivado 2025.1 default)\nalternatives: {'option': 'RISC-V soft core (VexRiscv, PicoRV32, NEORV32)', 'rejected_because': 'Vivado Block Automation RISC-V desteklemiyor. LMB, AXI Interconnect, Reset Controller, MDM otomatik oluturulamaz.\\n'}; {'option': 'Zynq PS (ARM Cortex-A9)', 'rejected_because': \"Nexys Video'da Zynq yok.\\n\"}; {'option': 'MicroBlaze v10.0 (eski versiyon)', 'rejected_because': \"Vivado 2025.1'de v10.0 deprecated olabilir.\\n\"}\nconsequences: Block Automation tam destek; ~1000 LUT kullanm (xc7a200t'nin %0.7'si); Vitis/SDK ile C programlama mmkn\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:cc8efd61fc\noutgoing: MOTIVATED_BY -> STAGE3:AXI-REQ-L1-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 42
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:69e1191e06",
      "node_id": "STAGE3:AXI-DEC-004",
      "project_id": "PROJECT-B",
      "text": "MicroBlaze local memory boyutu 8 KB olarak belirlenmesi\nDECISION\ndecision_id: AXI-DEC-004\ntitle: MicroBlaze local memory boyutu 8 KB olarak belirlenmesi\nconfidence: HIGH\nversion: 1\nrelated_requirements: AXI-REQ-L2-004\nchosen_option: 8 KB shared BRAM (instruction + data)\nalternatives: {'option': '32 KB veya 64 KB LMB BRAM', 'rejected_because': 'Eitim projesi iin gereksiz BRAM tketimi.\\n'}; {'option': '4 KB', 'rejected_because': 'Xilinx Block Automation minimum 8 KB destekliyor.\\n'}; {'option': 'DDR bellek (MIG)', 'rejected_because': 'MIG IP ok karmak. Eitim odan kaydrr.\\n'}\nconsequences: Sadece 2 BRAM blou (%0.55); DDR gerekmeyen basit test programlar iin yeterli\noutgoing_edge_count: 1\nincoming_edge_count: 0\noutgoing: MOTIVATED_BY -> STAGE3:AXI-REQ-L2-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 43
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:b192af4504",
      "node_id": "STAGE3:AXI-DEC-005",
      "project_id": "PROJECT-B",
      "text": "Hedef board olarak Nexys Video (Artix-7 200T) seimi\nDECISION\ndecision_id: AXI-DEC-005\ntitle: Hedef board olarak Nexys Video (Artix-7 200T) seimi\nconfidence: HIGH\nversion: 1\nrelated_requirements: AXI-REQ-L0-001\nchosen_option: Digilent Nexys Video (xc7a200tsbg484-1)\nalternatives: {'option': 'Nexys A7-100T', 'rejected_because': \"Daha kk FPGA. Nexys Video'nun HDMI, Ethernet, DDR3 gibi zengin I/O'lar gelecekte daha karmak rnekler eklemeye olanak tanr.\\n\"}; {'option': 'Basys 3 (Artix-7 35T)', 'rejected_because': 'ok kk  genileme alan snrl.\\n'}; {'option': 'ZedBoard / PYNQ (Zynq tabanl)', 'rejected_because': 'Zynq PS, AXI altyapsn \"bedava\" verir  renci AXI\\'y explicit olarak kurmay renemez.\\n'}\nconsequences: 134,600 LUT, 365 BRAM  geni genileme alan; Differential clock (LVDS R4/T4) kullanlabilir; ~%1 kaynak kullanm  ok fazla headroom\noutgoing_edge_count: 2\nincoming_edge_count: 0\noutgoing: CHOSE -> STAGE3:OPT:46d54a0290\noutgoing: MOTIVATED_BY -> STAGE3:AXI-REQ-L0-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 44
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e68bd9afc1",
      "node_id": "STAGE3:OPT:a6b1422e35",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-001 chosen option\nDECISION_OPTION\ndecision: DMA-DEC-001\noption: FPGA dahili PWM + onboard SSM2377 amplifier\nstatus: chosen\noutgoing_edge_count: 2\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:8b09a068c9\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:c15a9eee3d\nincoming: CHOSE <- STAGE3:DMA-DEC-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:c4f984f8f5",
      "node_id": "STAGE3:OPT:8b09a068c9",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-001 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-001\noption: I2S DAC (Pmod I2S veya harici)\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:a6b1422e35",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2c6febd34d",
      "node_id": "STAGE3:OPT:c15a9eee3d",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-001 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-001\noption: Sigma-Delta DAC (FPGA RTL)\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:a6b1422e35",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:17a6eaf396",
      "node_id": "STAGE3:OPT:6457c07c8e",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-002 chosen option\nDECISION_OPTION\ndecision: DMA-DEC-002\noption: MicroBlaze + AXI DMA (simple mode)\nstatus: chosen\noutgoing_edge_count: 2\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:b934b9483a\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:a139edb87e\nincoming: CHOSE <- STAGE3:DMA-DEC-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e0be49aed1",
      "node_id": "STAGE3:OPT:b934b9483a",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-002 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-002\noption: Tamamen RTL tabanl ses pipeline\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:6457c07c8e",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e96d12b2b7",
      "node_id": "STAGE3:OPT:a139edb87e",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-002 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-002\noption: CPU-driven memcpy\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:6457c07c8e",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:093440e5d0",
      "node_id": "STAGE3:OPT:45a603617b",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-003 chosen option\nDECISION_OPTION\ndecision: DMA-DEC-003\noption: Xilinx FIFO Generator IP (dual-clock)\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:4959a0df00\nincoming: CHOSE <- STAGE3:DMA-DEC-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:1ab99c42d2",
      "node_id": "STAGE3:OPT:4959a0df00",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-003 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-003\noption: Custom async FIFO (RTL gray-code)\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:45a603617b",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:5f77cd2103",
      "node_id": "STAGE3:OPT:5908e53977",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-004 chosen option\nDECISION_OPTION\ndecision: DMA-DEC-004\noption: 8-bit unsigned PWM\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:8a6f0f5003\nincoming: CHOSE <- STAGE3:DMA-DEC-004",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:d8bb9a1788",
      "node_id": "STAGE3:OPT:8a6f0f5003",
      "project_id": "PROJECT-A",
      "text": "DMA-DEC-004 rejected option\nDECISION_OPTION\ndecision: DMA-DEC-004\noption: 16-bit PWM\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:5908e53977",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:ab2c0c4864",
      "node_id": "STAGE3:OPT:c62dca4e88",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-001 chosen option\nDECISION_OPTION\ndecision: AXI-DEC-001\noption: TCL batch mode\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:58fb18a231\nincoming: CHOSE <- STAGE3:AXI-DEC-001",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2244e40507",
      "node_id": "STAGE3:OPT:58fb18a231",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-001 rejected option\nDECISION_OPTION\ndecision: AXI-DEC-001\noption: Vivado GUI\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:c62dca4e88",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:aaae874023",
      "node_id": "STAGE3:OPT:fb6e458cfc",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-002 chosen option\nDECISION_OPTION\ndecision: AXI-DEC-002\noption: 3 seviyeli kademeli renme\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:fd89a4975c\nincoming: CHOSE <- STAGE3:AXI-DEC-002",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:e9baa7efb6",
      "node_id": "STAGE3:OPT:fd89a4975c",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-002 rejected option\nDECISION_OPTION\ndecision: AXI-DEC-002\noption: Tek monolitik rnek\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:fb6e458cfc",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:2a36376e39",
      "node_id": "STAGE3:OPT:cc8efd61fc",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-003 chosen option\nDECISION_OPTION\ndecision: AXI-DEC-003\noption: MicroBlaze v11.0\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:25638d6289\nincoming: CHOSE <- STAGE3:AXI-DEC-003",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:6f85b91c4a",
      "node_id": "STAGE3:OPT:25638d6289",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-003 rejected option\nDECISION_OPTION\ndecision: AXI-DEC-003\noption: RISC-V soft core\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:cc8efd61fc",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:46c0972ad2",
      "node_id": "STAGE3:OPT:46d54a0290",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-005 chosen option\nDECISION_OPTION\ndecision: AXI-DEC-005\noption: Nexys Video (Artix-7 200T)\nstatus: chosen\noutgoing_edge_count: 1\nincoming_edge_count: 1\noutgoing: ALTERNATIVE_TO -> STAGE3:OPT:01fd341ed4\nincoming: CHOSE <- STAGE3:AXI-DEC-005",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:8d024a88ac",
      "node_id": "STAGE3:OPT:01fd341ed4",
      "project_id": "PROJECT-B",
      "text": "AXI-DEC-005 rejected option\nDECISION_OPTION\ndecision: AXI-DEC-005\noption: Zynq tabanl board\nstatus: rejected\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: ALTERNATIVE_TO <- STAGE3:OPT:46d54a0290",
      "provenance": {
        "stage": 3,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "yaml_block": 48
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "HIGH"
    },
    {
      "vector_id": "V:138d4c7d8b",
      "node_id": "PROJECT-A:PAT:block_automation",
      "project_id": "PROJECT-A",
      "text": "BLOCK_AUTOMATION\nPATTERN\ncategory: educational\ndescription: Inferred block automation analog from cross-reference table\nparse_uncertain: True\noutgoing_edge_count: 0\nincoming_edge_count: 1\nincoming: REUSES_PATTERN <- PROJECT-B:PAT:block_automation",
      "provenance": {
        "stage": 5,
        "sources": [
          {
            "file": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
            "section": "7.3"
          }
        ],
        "timestamp": "2026-02-23T09:13:25Z"
      },
      "confidence": "MEDIUM"
    }
  ],
  "commit_metadata": {
    "prepared": true,
    "source_architecture": "/Users/testpc1/Downloads/fpga_rag_architecture_v2.md",
    "source_requirements": "/Users/testpc1/Downloads/FPGA_RAG_ISTER_DOKUMANI_v2.txt",
    "projects": {
      "PROJECT-A": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/Nexys-A7-100T-DMA-Audio",
      "PROJECT-B": "/Users/testpc1/Desktop/fpga_asist_dev-master/validation_test/axi_example"
    },
    "timestamp": "2026-02-23T09:13:25Z"
  }
}
