#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Mar  6 11:58:02 2016
# Process ID: 3903
# Current directory: /media/sf_git/zynq_project/vivado
# Command line: vivado
# Log file: /media/sf_git/zynq_project/vivado/vivado.log
# Journal file: /media/sf_git/zynq_project/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/sf_git/zynq_project/vivado/camera2640_project.xpr
open_bd_design {/media/sf_git/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/design_1.bd}
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Slave "/processing_system7_0/S_AXI_HP0" Clk "Auto" }  [get_bd_intf_pins axi_vdma_0/M_AXI_S2MM]
startgroup
set_property -dict [list CONFIG.MAX_COLS {1280} CONFIG.MAX_ROWS {720}] [get_bd_cells v_tpg_0]
endgroup
startgroup
endgroup
save_bd_design
create_bd_port -dir IO -type data i2c0_sda
create_bd_port -dir IO -type data i2c0_scl
create_bd_port -dir IO -type data i2c1_sda
create_bd_port -dir IO -type data i2c1_scl
create_bd_port -dir O -type clk xclk0
create_bd_port -dir O -type clk xclk1
startgroup
connect_bd_net [get_bd_ports xclk0] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_ports xclk1] [get_bd_pins processing_system7_0/FCLK_CLK1]
endgroup
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_ports xclk0] [get_bd_pins processing_system7_0/FCLK_CLK1]
connect_bd_net [get_bd_ports xclk1] [get_bd_pins processing_system7_0/FCLK_CLK2]
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_0
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_0] [get_bd_intf_ports IIC_0]
endgroup
startgroup
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:iic_rtl:1.0 IIC_1
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/IIC_1] [get_bd_intf_ports IIC_1]
endgroup
delete_bd_objs [get_bd_ports i2c1_scl]
delete_bd_objs [get_bd_ports i2c0_sda]
delete_bd_objs [get_bd_ports i2c0_scl]
delete_bd_objs [get_bd_ports i2c1_sda]
regenerate_bd_layout
make_wrapper -files [get_files /media/sf_git/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/design_1.bd] -top
connect_bd_net [get_bd_pins axi_vdma_0/s_axis_s2mm_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
validate_bd_design
make_wrapper -files [get_files /media/sf_git/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /media/sf_git/zynq_project/vivado/camera2640_project.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_bd_design
launch_runs impl_1
wait_on_run impl_1
