// Seed: 1374004984
module module_0 (
    id_1
);
  input wire id_1;
  always id_2 <= id_2;
  assign id_3 = id_3;
  always $display(id_3, id_3);
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    inout  wand  id_2,
    output uwire id_3
);
  wire id_5;
  module_0 modCall_1 (id_5);
  assign modCall_1.id_2 = 0;
endmodule
macromodule module_2 (
    input  tri1 id_0,
    input  wand id_1,
    output tri  id_2,
    input  tri0 id_3
);
  tri1 id_5;
  for (id_6 = "" - -1; 1 & ""; id_2 = 1'b0 == id_0) assign id_5 = 1;
  or primCall (id_2, id_3, id_1, id_5, id_6, id_0);
  module_0 modCall_1 (id_5);
  assign modCall_1.id_2 = 0;
endmodule
