ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Feb 21, 2021 at 17:09:50 CST
ncverilog
	-f run.f
		testfixture.v
		../src/NFC.v
	+define+tb2
	+define+FSDB
	+access+r
	+notimingchecks
Recompiling... reason: file './testfixture.v' is newer than expected.
	expected: Sun Feb 21 17:06:22 2021
	actual:   Sun Feb 21 17:09:49 2021
file: testfixture.v
  `define CMD "p2_cmd.dat"
                          |
ncvlog: *W,MACRDF (testfixture.v,11|26): text macro 'CMD' redefined - replaced with new definition.
  `define MEM "p2_mem.dat"
                          |
ncvlog: *W,MACRDF (testfixture.v,12|26): text macro 'MEM' redefined - replaced with new definition.
  `define NUM 4
               |
ncvlog: *W,MACRDF (testfixture.v,13|15): text macro 'NUM' redefined - replaced with new definition.
	module worklib.test:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 3
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.test:v <0x5ca8c58b>
			streams:   7, words: 13648
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 9       5
		Primitives:             53       2
		Timing outputs:         17      10
		Registers:             178     178
		Scalar wires:           69       -
		Expanded wires:         39       5
		Vectored wires:          9       -
		Named events:            2       2
		Always blocks:          60      60
		Initial blocks:         39      39
		Cont. assignments:      14      28
		Pseudo assignments:      2       2
		Timing checks:         121       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'nfc.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
Command # 1: Write, A_flash = 00e01H, A_memory = 01H, Length = 105.
Command # 2: Read, A_flash = 00e00H, A_memory = 03H, Length = 107.
Command # 3: Write, A_flash = 1d904H, A_memory = 42H, Length =  60.
Command # 4: Read, A_flash = 1d903H, A_memory = 00H, Length =  61.
------------------------------------------
Internal Memory check successfully!
-------------------PASS-------------------
Simulation complete via $finish(1) at time 7512 NS + 0
./testfixture.v:168       #2 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Feb 21, 2021 at 17:09:57 CST  (total: 00:00:07)
