#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~4\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~4\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~4\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~4\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~4\iverilog\lib\ivl\va_math.vpi";
S_000001e8b53be590 .scope module, "tb_nBitAdder" "tb_nBitAdder" 2 1;
 .timescale 0 0;
v000001e8b541abe0_0 .net "answer", 7 0, L_000001e8b541b040;  1 drivers
v000001e8b541b5e0_0 .var "i1", 7 0;
v000001e8b541b680_0 .var "i2", 7 0;
S_000001e8b53aa880 .scope module, "uut" "N_bit_adder" 2 4, 3 2 0, S_000001e8b53be590;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "input1";
    .port_info 1 /INPUT 8 "input2";
    .port_info 2 /OUTPUT 8 "answer";
P_000001e8b53ba4f0 .param/l "N" 0 3 3, +C4<00000000000000000000000000001000>;
v000001e8b5416720_0 .net "answer", 7 0, L_000001e8b541b040;  alias, 1 drivers
v000001e8b54167c0_0 .net "carry", 7 0, L_000001e8b541a6e0;  1 drivers
v000001e8b5416b80_0 .net "carry_out", 0 0, L_000001e8b541a460;  1 drivers
v000001e8b541a820_0 .net "input1", 7 0, v000001e8b541b5e0_0;  1 drivers
v000001e8b541b720_0 .net "input2", 7 0, v000001e8b541b680_0;  1 drivers
L_000001e8b541a640 .part v000001e8b541b5e0_0, 0, 1;
L_000001e8b541b400 .part v000001e8b541b680_0, 0, 1;
L_000001e8b5419880 .part v000001e8b541b5e0_0, 1, 1;
L_000001e8b541ae60 .part v000001e8b541b680_0, 1, 1;
L_000001e8b541a960 .part L_000001e8b541a6e0, 0, 1;
L_000001e8b541adc0 .part v000001e8b541b5e0_0, 2, 1;
L_000001e8b541a1e0 .part v000001e8b541b680_0, 2, 1;
L_000001e8b541b0e0 .part L_000001e8b541a6e0, 1, 1;
L_000001e8b541a8c0 .part v000001e8b541b5e0_0, 3, 1;
L_000001e8b541ab40 .part v000001e8b541b680_0, 3, 1;
L_000001e8b541a0a0 .part L_000001e8b541a6e0, 2, 1;
L_000001e8b541aaa0 .part v000001e8b541b5e0_0, 4, 1;
L_000001e8b541a780 .part v000001e8b541b680_0, 4, 1;
L_000001e8b5419920 .part L_000001e8b541a6e0, 3, 1;
L_000001e8b541b360 .part v000001e8b541b5e0_0, 5, 1;
L_000001e8b54199c0 .part v000001e8b541b680_0, 5, 1;
L_000001e8b541a320 .part L_000001e8b541a6e0, 4, 1;
L_000001e8b541af00 .part v000001e8b541b5e0_0, 6, 1;
L_000001e8b541aa00 .part v000001e8b541b680_0, 6, 1;
L_000001e8b541a3c0 .part L_000001e8b541a6e0, 5, 1;
L_000001e8b5419ec0 .part v000001e8b541b5e0_0, 7, 1;
L_000001e8b541ac80 .part v000001e8b541b680_0, 7, 1;
L_000001e8b541afa0 .part L_000001e8b541a6e0, 6, 1;
LS_000001e8b541b040_0_0 .concat8 [ 1 1 1 1], L_000001e8b53b3960, L_000001e8b53b3c70, L_000001e8b53b3dc0, L_000001e8b541d0f0;
LS_000001e8b541b040_0_4 .concat8 [ 1 1 1 1], L_000001e8b541d010, L_000001e8b541d400, L_000001e8b541d550, L_000001e8b541cc20;
L_000001e8b541b040 .concat8 [ 4 4 0 0], LS_000001e8b541b040_0_0, LS_000001e8b541b040_0_4;
LS_000001e8b541a6e0_0_0 .concat8 [ 1 1 1 1], L_000001e8b53b3880, L_000001e8b53b3ce0, L_000001e8b541cbb0, L_000001e8b541ca60;
LS_000001e8b541a6e0_0_4 .concat8 [ 1 1 1 1], L_000001e8b541cc90, L_000001e8b541d2b0, L_000001e8b541d390, L_000001e8b541d6a0;
L_000001e8b541a6e0 .concat8 [ 4 4 0 0], LS_000001e8b541a6e0_0_0, LS_000001e8b541a6e0_0_4;
L_000001e8b541a460 .part L_000001e8b541a6e0, 7, 1;
S_000001e8b53aaa10 .scope generate, "genblk1[0]" "genblk1[0]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53b9f30 .param/l "i" 0 3 13, +C4<00>;
S_000001e8b53a6330 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b53aaa10;
 .timescale 0 0;
S_000001e8b53a64c0 .scope module, "ha" "half_adder" 3 15, 3 24 0, S_000001e8b53a6330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "bit1";
    .port_info 1 /INPUT 1 "bit2";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000001e8b53b3960 .functor XOR 1, L_000001e8b541a640, L_000001e8b541b400, C4<0>, C4<0>;
L_000001e8b53b3880 .functor AND 1, L_000001e8b541a640, L_000001e8b541b400, C4<1>, C4<1>;
v000001e8b53b5e00_0 .net "bit1", 0 0, L_000001e8b541a640;  1 drivers
v000001e8b53b5720_0 .net "bit2", 0 0, L_000001e8b541b400;  1 drivers
v000001e8b53b5fe0_0 .net "carry", 0 0, L_000001e8b53b3880;  1 drivers
v000001e8b53b5220_0 .net "sum", 0 0, L_000001e8b53b3960;  1 drivers
S_000001e8b5372d20 .scope generate, "genblk1[1]" "genblk1[1]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53ba570 .param/l "i" 0 3 13, +C4<01>;
S_000001e8b5372eb0 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5372d20;
 .timescale 0 0;
S_000001e8b5373040 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5372eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b53b4060 .functor XOR 1, L_000001e8b5419880, L_000001e8b541ae60, C4<0>, C4<0>;
L_000001e8b53b3c70 .functor XOR 1, L_000001e8b53b4060, L_000001e8b541a960, C4<0>, C4<0>;
L_000001e8b53b4370 .functor AND 1, L_000001e8b5419880, L_000001e8b541ae60, C4<1>, C4<1>;
L_000001e8b53b46f0 .functor XOR 1, L_000001e8b5419880, L_000001e8b541ae60, C4<0>, C4<0>;
L_000001e8b53b40d0 .functor AND 1, L_000001e8b541a960, L_000001e8b53b46f0, C4<1>, C4<1>;
L_000001e8b53b3ce0 .functor OR 1, L_000001e8b53b4370, L_000001e8b53b40d0, C4<0>, C4<0>;
v000001e8b53b61c0_0 .net *"_ivl_0", 0 0, L_000001e8b53b4060;  1 drivers
v000001e8b53b6260_0 .net *"_ivl_4", 0 0, L_000001e8b53b4370;  1 drivers
v000001e8b53b6440_0 .net *"_ivl_6", 0 0, L_000001e8b53b46f0;  1 drivers
v000001e8b53b5180_0 .net *"_ivl_8", 0 0, L_000001e8b53b40d0;  1 drivers
v000001e8b53b6580_0 .net "a", 0 0, L_000001e8b5419880;  1 drivers
v000001e8b53b57c0_0 .net "b", 0 0, L_000001e8b541ae60;  1 drivers
v000001e8b53b4dc0_0 .net "cin", 0 0, L_000001e8b541a960;  1 drivers
v000001e8b53b66c0_0 .net "cout", 0 0, L_000001e8b53b3ce0;  1 drivers
v000001e8b53b4820_0 .net "sum", 0 0, L_000001e8b53b3c70;  1 drivers
S_000001e8b5415a00 .scope generate, "genblk1[2]" "genblk1[2]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53ba230 .param/l "i" 0 3 13, +C4<010>;
S_000001e8b5415b90 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5415a00;
 .timescale 0 0;
S_000001e8b5415d20 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5415b90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b53b3d50 .functor XOR 1, L_000001e8b541adc0, L_000001e8b541a1e0, C4<0>, C4<0>;
L_000001e8b53b3dc0 .functor XOR 1, L_000001e8b53b3d50, L_000001e8b541b0e0, C4<0>, C4<0>;
L_000001e8b53b3e30 .functor AND 1, L_000001e8b541adc0, L_000001e8b541a1e0, C4<1>, C4<1>;
L_000001e8b53b4140 .functor XOR 1, L_000001e8b541adc0, L_000001e8b541a1e0, C4<0>, C4<0>;
L_000001e8b53b4450 .functor AND 1, L_000001e8b541b0e0, L_000001e8b53b4140, C4<1>, C4<1>;
L_000001e8b541cbb0 .functor OR 1, L_000001e8b53b3e30, L_000001e8b53b4450, C4<0>, C4<0>;
v000001e8b53b4960_0 .net *"_ivl_0", 0 0, L_000001e8b53b3d50;  1 drivers
v000001e8b53b52c0_0 .net *"_ivl_4", 0 0, L_000001e8b53b3e30;  1 drivers
v000001e8b53b5360_0 .net *"_ivl_6", 0 0, L_000001e8b53b4140;  1 drivers
v000001e8b53ae4c0_0 .net *"_ivl_8", 0 0, L_000001e8b53b4450;  1 drivers
v000001e8b53aeb00_0 .net "a", 0 0, L_000001e8b541adc0;  1 drivers
v000001e8b53ae1a0_0 .net "b", 0 0, L_000001e8b541a1e0;  1 drivers
v000001e8b53aed80_0 .net "cin", 0 0, L_000001e8b541b0e0;  1 drivers
v000001e8b5416c20_0 .net "cout", 0 0, L_000001e8b541cbb0;  1 drivers
v000001e8b5417300_0 .net "sum", 0 0, L_000001e8b53b3dc0;  1 drivers
S_000001e8b5417ec0 .scope generate, "genblk1[3]" "genblk1[3]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53ba2b0 .param/l "i" 0 3 13, +C4<011>;
S_000001e8b5418050 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5417ec0;
 .timescale 0 0;
S_000001e8b54181e0 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5418050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b541d240 .functor XOR 1, L_000001e8b541a8c0, L_000001e8b541ab40, C4<0>, C4<0>;
L_000001e8b541d0f0 .functor XOR 1, L_000001e8b541d240, L_000001e8b541a0a0, C4<0>, C4<0>;
L_000001e8b541d160 .functor AND 1, L_000001e8b541a8c0, L_000001e8b541ab40, C4<1>, C4<1>;
L_000001e8b541cfa0 .functor XOR 1, L_000001e8b541a8c0, L_000001e8b541ab40, C4<0>, C4<0>;
L_000001e8b541d470 .functor AND 1, L_000001e8b541a0a0, L_000001e8b541cfa0, C4<1>, C4<1>;
L_000001e8b541ca60 .functor OR 1, L_000001e8b541d160, L_000001e8b541d470, C4<0>, C4<0>;
v000001e8b5416f40_0 .net *"_ivl_0", 0 0, L_000001e8b541d240;  1 drivers
v000001e8b5415f00_0 .net *"_ivl_4", 0 0, L_000001e8b541d160;  1 drivers
v000001e8b5417580_0 .net *"_ivl_6", 0 0, L_000001e8b541cfa0;  1 drivers
v000001e8b5416040_0 .net *"_ivl_8", 0 0, L_000001e8b541d470;  1 drivers
v000001e8b5417260_0 .net "a", 0 0, L_000001e8b541a8c0;  1 drivers
v000001e8b5416fe0_0 .net "b", 0 0, L_000001e8b541ab40;  1 drivers
v000001e8b54169a0_0 .net "cin", 0 0, L_000001e8b541a0a0;  1 drivers
v000001e8b54176c0_0 .net "cout", 0 0, L_000001e8b541ca60;  1 drivers
v000001e8b5417620_0 .net "sum", 0 0, L_000001e8b541d0f0;  1 drivers
S_000001e8b5418370 .scope generate, "genblk1[4]" "genblk1[4]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53ba530 .param/l "i" 0 3 13, +C4<0100>;
S_000001e8b5418500 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5418370;
 .timescale 0 0;
S_000001e8b5418690 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5418500;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b541cb40 .functor XOR 1, L_000001e8b541aaa0, L_000001e8b541a780, C4<0>, C4<0>;
L_000001e8b541d010 .functor XOR 1, L_000001e8b541cb40, L_000001e8b5419920, C4<0>, C4<0>;
L_000001e8b541cde0 .functor AND 1, L_000001e8b541aaa0, L_000001e8b541a780, C4<1>, C4<1>;
L_000001e8b541ce50 .functor XOR 1, L_000001e8b541aaa0, L_000001e8b541a780, C4<0>, C4<0>;
L_000001e8b541d320 .functor AND 1, L_000001e8b5419920, L_000001e8b541ce50, C4<1>, C4<1>;
L_000001e8b541cc90 .functor OR 1, L_000001e8b541cde0, L_000001e8b541d320, C4<0>, C4<0>;
v000001e8b54173a0_0 .net *"_ivl_0", 0 0, L_000001e8b541cb40;  1 drivers
v000001e8b5417440_0 .net *"_ivl_4", 0 0, L_000001e8b541cde0;  1 drivers
v000001e8b5417b20_0 .net *"_ivl_6", 0 0, L_000001e8b541ce50;  1 drivers
v000001e8b5416900_0 .net *"_ivl_8", 0 0, L_000001e8b541d320;  1 drivers
v000001e8b5416860_0 .net "a", 0 0, L_000001e8b541aaa0;  1 drivers
v000001e8b5417760_0 .net "b", 0 0, L_000001e8b541a780;  1 drivers
v000001e8b54174e0_0 .net "cin", 0 0, L_000001e8b5419920;  1 drivers
v000001e8b5416400_0 .net "cout", 0 0, L_000001e8b541cc90;  1 drivers
v000001e8b5416e00_0 .net "sum", 0 0, L_000001e8b541d010;  1 drivers
S_000001e8b54191d0 .scope generate, "genblk1[5]" "genblk1[5]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53ba6f0 .param/l "i" 0 3 13, +C4<0101>;
S_000001e8b5418a00 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b54191d0;
 .timescale 0 0;
S_000001e8b5419040 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5418a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b541c9f0 .functor XOR 1, L_000001e8b541b360, L_000001e8b54199c0, C4<0>, C4<0>;
L_000001e8b541d400 .functor XOR 1, L_000001e8b541c9f0, L_000001e8b541a320, C4<0>, C4<0>;
L_000001e8b541d4e0 .functor AND 1, L_000001e8b541b360, L_000001e8b54199c0, C4<1>, C4<1>;
L_000001e8b541cec0 .functor XOR 1, L_000001e8b541b360, L_000001e8b54199c0, C4<0>, C4<0>;
L_000001e8b541cad0 .functor AND 1, L_000001e8b541a320, L_000001e8b541cec0, C4<1>, C4<1>;
L_000001e8b541d2b0 .functor OR 1, L_000001e8b541d4e0, L_000001e8b541cad0, C4<0>, C4<0>;
v000001e8b5415fa0_0 .net *"_ivl_0", 0 0, L_000001e8b541c9f0;  1 drivers
v000001e8b54164a0_0 .net *"_ivl_4", 0 0, L_000001e8b541d4e0;  1 drivers
v000001e8b5417800_0 .net *"_ivl_6", 0 0, L_000001e8b541cec0;  1 drivers
v000001e8b54178a0_0 .net *"_ivl_8", 0 0, L_000001e8b541cad0;  1 drivers
v000001e8b5416540_0 .net "a", 0 0, L_000001e8b541b360;  1 drivers
v000001e8b5417bc0_0 .net "b", 0 0, L_000001e8b54199c0;  1 drivers
v000001e8b5416a40_0 .net "cin", 0 0, L_000001e8b541a320;  1 drivers
v000001e8b54160e0_0 .net "cout", 0 0, L_000001e8b541d2b0;  1 drivers
v000001e8b5416ea0_0 .net "sum", 0 0, L_000001e8b541d400;  1 drivers
S_000001e8b5418b90 .scope generate, "genblk1[6]" "genblk1[6]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53b9df0 .param/l "i" 0 3 13, +C4<0110>;
S_000001e8b5419360 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5418b90;
 .timescale 0 0;
S_000001e8b54194f0 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5419360;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b541d080 .functor XOR 1, L_000001e8b541af00, L_000001e8b541aa00, C4<0>, C4<0>;
L_000001e8b541d550 .functor XOR 1, L_000001e8b541d080, L_000001e8b541a3c0, C4<0>, C4<0>;
L_000001e8b541cf30 .functor AND 1, L_000001e8b541af00, L_000001e8b541aa00, C4<1>, C4<1>;
L_000001e8b541cd70 .functor XOR 1, L_000001e8b541af00, L_000001e8b541aa00, C4<0>, C4<0>;
L_000001e8b541cd00 .functor AND 1, L_000001e8b541a3c0, L_000001e8b541cd70, C4<1>, C4<1>;
L_000001e8b541d390 .functor OR 1, L_000001e8b541cf30, L_000001e8b541cd00, C4<0>, C4<0>;
v000001e8b5417120_0 .net *"_ivl_0", 0 0, L_000001e8b541d080;  1 drivers
v000001e8b5417940_0 .net *"_ivl_4", 0 0, L_000001e8b541cf30;  1 drivers
v000001e8b5417080_0 .net *"_ivl_6", 0 0, L_000001e8b541cd70;  1 drivers
v000001e8b5416d60_0 .net *"_ivl_8", 0 0, L_000001e8b541cd00;  1 drivers
v000001e8b54179e0_0 .net "a", 0 0, L_000001e8b541af00;  1 drivers
v000001e8b5416360_0 .net "b", 0 0, L_000001e8b541aa00;  1 drivers
v000001e8b54165e0_0 .net "cin", 0 0, L_000001e8b541a3c0;  1 drivers
v000001e8b5417a80_0 .net "cout", 0 0, L_000001e8b541d390;  1 drivers
v000001e8b5416680_0 .net "sum", 0 0, L_000001e8b541d550;  1 drivers
S_000001e8b5419680 .scope generate, "genblk1[7]" "genblk1[7]" 3 13, 3 13 0, S_000001e8b53aa880;
 .timescale 0 0;
P_000001e8b53b9db0 .param/l "i" 0 3 13, +C4<0111>;
S_000001e8b5418eb0 .scope generate, "genblk1" "genblk1" 3 14, 3 14 0, S_000001e8b5419680;
 .timescale 0 0;
S_000001e8b5418870 .scope module, "fa" "full_adder" 3 17, 3 31 0, S_000001e8b5418eb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_000001e8b541d5c0 .functor XOR 1, L_000001e8b5419ec0, L_000001e8b541ac80, C4<0>, C4<0>;
L_000001e8b541cc20 .functor XOR 1, L_000001e8b541d5c0, L_000001e8b541afa0, C4<0>, C4<0>;
L_000001e8b541d1d0 .functor AND 1, L_000001e8b5419ec0, L_000001e8b541ac80, C4<1>, C4<1>;
L_000001e8b541c980 .functor XOR 1, L_000001e8b5419ec0, L_000001e8b541ac80, C4<0>, C4<0>;
L_000001e8b541d630 .functor AND 1, L_000001e8b541afa0, L_000001e8b541c980, C4<1>, C4<1>;
L_000001e8b541d6a0 .functor OR 1, L_000001e8b541d1d0, L_000001e8b541d630, C4<0>, C4<0>;
v000001e8b5416cc0_0 .net *"_ivl_0", 0 0, L_000001e8b541d5c0;  1 drivers
v000001e8b54171c0_0 .net *"_ivl_4", 0 0, L_000001e8b541d1d0;  1 drivers
v000001e8b5417c60_0 .net *"_ivl_6", 0 0, L_000001e8b541c980;  1 drivers
v000001e8b5416ae0_0 .net *"_ivl_8", 0 0, L_000001e8b541d630;  1 drivers
v000001e8b5417d00_0 .net "a", 0 0, L_000001e8b5419ec0;  1 drivers
v000001e8b5417da0_0 .net "b", 0 0, L_000001e8b541ac80;  1 drivers
v000001e8b5416180_0 .net "cin", 0 0, L_000001e8b541afa0;  1 drivers
v000001e8b5416220_0 .net "cout", 0 0, L_000001e8b541d6a0;  1 drivers
v000001e8b54162c0_0 .net "sum", 0 0, L_000001e8b541cc20;  1 drivers
    .scope S_000001e8b53be590;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "nBitAdder.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e8b53be590 {0 0 0};
    %pushi/vec4 230, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 253, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 100, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 30, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 70, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v000001e8b541b5e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v000001e8b541b680_0, 0, 8;
    %delay 100, 0;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "nBitAdder_tb.v";
    "nBitAdder.v";
