# Generated by Yosys 0.62+39 (git sha1 131911291-dirty, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 5
attribute \cells_not_processed 1
attribute \src "dut.sv:1.1-15.10"
module \gate
  attribute \src "dut.sv:1.13-1.14"
  wire width 16 output 1 \x
  wire width 32 signed \gen.x
  attribute \src "dut.sv:5.3-12.6"
  process $proc$dut.sv:5$1
    sync always
    sync init
      update \gen.x 1920
  end
  attribute \src "dut.sv:14.2-14.20"
  process $proc$dut.sv:14$2
    sync always
    sync init
      update \x 16'0000011110000000
  end
end
attribute \cells_not_processed 1
attribute \src "dut.sv:17.1-32.10"
module \gold
  attribute \src "dut.sv:17.13-17.14"
  wire width 16 output 1 \x
  wire width 32 signed \gen.x
  wire width 32 signed \gen.z
  attribute \src "dut.sv:22.3-29.6"
  process $proc$dut.sv:22$3
    sync always
    sync init
      update \gen.z 10
      update \gen.x 1920
  end
  attribute \src "dut.sv:31.2-31.20"
  process $proc$dut.sv:31$4
    sync always
    sync init
      update \x 16'0000011110000000
  end
end
