Classic Timing Analyzer report for cpu
Fri May 17 14:39:28 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                    ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 10.417 ns                        ; reset                   ; div:DIV|high[30]          ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 15.430 ns                        ; control:ctrl|iord[1]    ; mem_adress_in[16]         ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -2.389 ns                        ; reset                   ; div:DIV|dividend[2]       ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 47.94 MHz ( period = 20.858 ns ) ; control:ctrl|alusrcb[1] ; control:ctrl|nextState[4] ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state[5]   ; control:ctrl|nextState[4] ; clk        ; clk      ; 560          ;
; Total number of failed paths ;                                          ;               ;                                  ;                         ;                           ;            ;          ; 560          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------+---------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 47.94 MHz ( period = 20.858 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.856 ns                ;
; N/A                                     ; 48.17 MHz ( period = 20.758 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.928 ns                ;
; N/A                                     ; 48.39 MHz ( period = 20.666 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.762 ns                ;
; N/A                                     ; 48.44 MHz ( period = 20.646 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.767 ns                ;
; N/A                                     ; 48.51 MHz ( period = 20.616 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.736 ns                ;
; N/A                                     ; 48.62 MHz ( period = 20.566 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.834 ns                ;
; N/A                                     ; 48.67 MHz ( period = 20.546 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.839 ns                ;
; N/A                                     ; 48.74 MHz ( period = 20.516 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.808 ns                ;
; N/A                                     ; 48.95 MHz ( period = 20.428 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.641 ns                ;
; N/A                                     ; 49.19 MHz ( period = 20.328 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.713 ns                ;
; N/A                                     ; 49.67 MHz ( period = 20.132 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.625 ns                ;
; N/A                                     ; 50.15 MHz ( period = 19.940 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.531 ns                ;
; N/A                                     ; 50.18 MHz ( period = 19.930 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 50.20 MHz ( period = 19.920 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.536 ns                ;
; N/A                                     ; 50.28 MHz ( period = 19.890 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.505 ns                ;
; N/A                                     ; 50.36 MHz ( period = 19.856 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.374 ns                ;
; N/A                                     ; 50.42 MHz ( period = 19.834 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 8.362 ns                ;
; N/A                                     ; 50.43 MHz ( period = 19.830 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.482 ns                ;
; N/A                                     ; 50.52 MHz ( period = 19.796 ns )                    ; control:ctrl|alusrcb[1]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.950 ns                ;
; N/A                                     ; 50.62 MHz ( period = 19.756 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.446 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 8.434 ns                ;
; N/A                                     ; 50.76 MHz ( period = 19.702 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.410 ns                ;
; N/A                                     ; 51.01 MHz ( period = 19.604 ns )                    ; control:ctrl|alusrca[0]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.856 ns                ;
; N/A                                     ; 51.06 MHz ( period = 19.584 ns )                    ; control:ctrl|alusrcb[2]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 51.14 MHz ( period = 19.554 ns )                    ; control:ctrl|alusrcb[0]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 51.64 MHz ( period = 19.366 ns )                    ; control:ctrl|alusrca[1]   ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.735 ns                ;
; N/A                                     ; 52.07 MHz ( period = 19.204 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.179 ns                ;
; N/A                                     ; 52.27 MHz ( period = 19.130 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.143 ns                ;
; N/A                                     ; 52.33 MHz ( period = 19.108 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[0] ; clk        ; clk      ; None                        ; None                      ; 8.131 ns                ;
; N/A                                     ; 53.00 MHz ( period = 18.868 ns )                    ; control:ctrl|aluop[1]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.504 ns                ;
; N/A                                     ; 53.21 MHz ( period = 18.794 ns )                    ; control:ctrl|aluop[0]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 53.27 MHz ( period = 18.772 ns )                    ; control:ctrl|aluop[2]     ; control:ctrl|nextState[5] ; clk        ; clk      ; None                        ; None                      ; 7.456 ns                ;
; N/A                                     ; 62.40 MHz ( period = 16.026 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 12.060 ns               ;
; N/A                                     ; 62.41 MHz ( period = 16.024 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 12.054 ns               ;
; N/A                                     ; 62.45 MHz ( period = 16.012 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 12.049 ns               ;
; N/A                                     ; 62.46 MHz ( period = 16.010 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 12.042 ns               ;
; N/A                                     ; 62.47 MHz ( period = 16.008 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 12.041 ns               ;
; N/A                                     ; 62.58 MHz ( period = 15.980 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 12.016 ns               ;
; N/A                                     ; 62.77 MHz ( period = 15.930 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.966 ns               ;
; N/A                                     ; 62.78 MHz ( period = 15.928 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 62.81 MHz ( period = 15.920 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.971 ns               ;
; N/A                                     ; 62.82 MHz ( period = 15.918 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.965 ns               ;
; N/A                                     ; 62.83 MHz ( period = 15.916 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.955 ns               ;
; N/A                                     ; 62.84 MHz ( period = 15.914 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.948 ns               ;
; N/A                                     ; 62.85 MHz ( period = 15.912 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.947 ns               ;
; N/A                                     ; 62.87 MHz ( period = 15.906 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.960 ns               ;
; N/A                                     ; 62.87 MHz ( period = 15.905 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.940 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.904 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.953 ns               ;
; N/A                                     ; 62.88 MHz ( period = 15.903 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.934 ns               ;
; N/A                                     ; 62.89 MHz ( period = 15.902 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.952 ns               ;
; N/A                                     ; 62.93 MHz ( period = 15.891 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.929 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.889 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.922 ns               ;
; N/A                                     ; 62.94 MHz ( period = 15.887 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.921 ns               ;
; N/A                                     ; 62.96 MHz ( period = 15.884 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.922 ns               ;
; N/A                                     ; 63.00 MHz ( period = 15.874 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.927 ns               ;
; N/A                                     ; 63.06 MHz ( period = 15.859 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.896 ns               ;
; N/A                                     ; 63.25 MHz ( period = 15.811 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.845 ns               ;
; N/A                                     ; 63.26 MHz ( period = 15.809 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.839 ns               ;
; N/A                                     ; 63.30 MHz ( period = 15.797 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.834 ns               ;
; N/A                                     ; 63.31 MHz ( period = 15.795 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.827 ns               ;
; N/A                                     ; 63.32 MHz ( period = 15.793 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.826 ns               ;
; N/A                                     ; 63.43 MHz ( period = 15.765 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.782 ns               ;
; N/A                                     ; 63.43 MHz ( period = 15.765 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.801 ns               ;
; N/A                                     ; 63.82 MHz ( period = 15.669 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.688 ns               ;
; N/A                                     ; 63.84 MHz ( period = 15.664 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.697 ns               ;
; N/A                                     ; 63.86 MHz ( period = 15.659 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.693 ns               ;
; N/A                                     ; 63.92 MHz ( period = 15.644 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.662 ns               ;
; N/A                                     ; 64.05 MHz ( period = 15.613 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 64.05 MHz ( period = 15.613 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.627 ns               ;
; N/A                                     ; 64.06 MHz ( period = 15.610 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.625 ns               ;
; N/A                                     ; 64.06 MHz ( period = 15.610 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.625 ns               ;
; N/A                                     ; 64.11 MHz ( period = 15.597 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.614 ns               ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.602 ns               ;
; N/A                                     ; 64.18 MHz ( period = 15.582 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.602 ns               ;
; N/A                                     ; 64.18 MHz ( period = 15.581 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 64.18 MHz ( period = 15.581 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.600 ns               ;
; N/A                                     ; 64.23 MHz ( period = 15.568 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.603 ns               ;
; N/A                                     ; 64.26 MHz ( period = 15.562 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.614 ns               ;
; N/A                                     ; 64.27 MHz ( period = 15.560 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 64.28 MHz ( period = 15.558 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.608 ns               ;
; N/A                                     ; 64.31 MHz ( period = 15.550 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 64.32 MHz ( period = 15.548 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.603 ns               ;
; N/A                                     ; 64.33 MHz ( period = 15.546 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.596 ns               ;
; N/A                                     ; 64.33 MHz ( period = 15.544 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.595 ns               ;
; N/A                                     ; 64.34 MHz ( period = 15.543 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.577 ns               ;
; N/A                                     ; 64.41 MHz ( period = 15.525 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.578 ns               ;
; N/A                                     ; 64.42 MHz ( period = 15.523 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.572 ns               ;
; N/A                                     ; 64.45 MHz ( period = 15.517 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 64.45 MHz ( period = 15.517 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.533 ns               ;
; N/A                                     ; 64.45 MHz ( period = 15.516 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.570 ns               ;
; N/A                                     ; 64.46 MHz ( period = 15.514 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 64.46 MHz ( period = 15.514 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.531 ns               ;
; N/A                                     ; 64.46 MHz ( period = 15.514 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[17]  ; clk        ; clk      ; None                        ; None                      ; 11.566 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.512 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[24]  ; clk        ; clk      ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 64.47 MHz ( period = 15.511 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.567 ns               ;
; N/A                                     ; 64.48 MHz ( period = 15.509 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.560 ns               ;
; N/A                                     ; 64.49 MHz ( period = 15.507 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.559 ns               ;
; N/A                                     ; 64.49 MHz ( period = 15.507 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 64.49 MHz ( period = 15.507 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.538 ns               ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 64.50 MHz ( period = 15.504 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.536 ns               ;
; N/A                                     ; 64.51 MHz ( period = 15.501 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.520 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.500 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[27]  ; clk        ; clk      ; None                        ; None                      ; 11.555 ns               ;
; N/A                                     ; 64.52 MHz ( period = 15.498 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[19]  ; clk        ; clk      ; None                        ; None                      ; 11.548 ns               ;
; N/A                                     ; 64.53 MHz ( period = 15.496 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[23]  ; clk        ; clk      ; None                        ; None                      ; 11.547 ns               ;
; N/A                                     ; 64.55 MHz ( period = 15.492 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 64.55 MHz ( period = 15.492 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.507 ns               ;
; N/A                                     ; 64.55 MHz ( period = 15.491 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.525 ns               ;
; N/A                                     ; 64.56 MHz ( period = 15.489 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.505 ns               ;
; N/A                                     ; 64.56 MHz ( period = 15.489 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.505 ns               ;
; N/A                                     ; 64.57 MHz ( period = 15.486 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.506 ns               ;
; N/A                                     ; 64.57 MHz ( period = 15.486 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 64.57 MHz ( period = 15.486 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.508 ns               ;
; N/A                                     ; 64.58 MHz ( period = 15.485 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.506 ns               ;
; N/A                                     ; 64.58 MHz ( period = 15.485 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.506 ns               ;
; N/A                                     ; 64.60 MHz ( period = 15.479 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.534 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.476 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.494 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.476 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.476 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.476 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.513 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.475 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 64.62 MHz ( period = 15.475 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.511 ns               ;
; N/A                                     ; 64.65 MHz ( period = 15.468 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[25]  ; clk        ; clk      ; None                        ; None                      ; 11.522 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.461 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.461 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.482 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.461 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.482 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.460 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 64.68 MHz ( period = 15.460 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.480 ns               ;
; N/A                                     ; 64.73 MHz ( period = 15.449 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.482 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.398 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 64.94 MHz ( period = 15.398 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.412 ns               ;
; N/A                                     ; 64.96 MHz ( period = 15.395 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.410 ns               ;
; N/A                                     ; 64.96 MHz ( period = 15.395 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.410 ns               ;
; N/A                                     ; 65.01 MHz ( period = 15.382 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.399 ns               ;
; N/A                                     ; 65.07 MHz ( period = 15.367 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.385 ns               ;
; N/A                                     ; 65.07 MHz ( period = 15.367 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.387 ns               ;
; N/A                                     ; 65.07 MHz ( period = 15.367 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.387 ns               ;
; N/A                                     ; 65.08 MHz ( period = 15.366 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.385 ns               ;
; N/A                                     ; 65.08 MHz ( period = 15.366 ns )                    ; control:ctrl|alusrca[1]   ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.385 ns               ;
; N/A                                     ; 65.36 MHz ( period = 15.301 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.336 ns               ;
; N/A                                     ; 65.42 MHz ( period = 15.286 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 11.298 ns               ;
; N/A                                     ; 65.51 MHz ( period = 15.264 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.300 ns               ;
; N/A                                     ; 65.54 MHz ( period = 15.257 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 65.54 MHz ( period = 15.257 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 65.54 MHz ( period = 15.257 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 11.272 ns               ;
; N/A                                     ; 65.55 MHz ( period = 15.255 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[1]   ; clk        ; clk      ; None                        ; None                      ; 11.262 ns               ;
; N/A                                     ; 65.55 MHz ( period = 15.255 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[0]   ; clk        ; clk      ; None                        ; None                      ; 11.262 ns               ;
; N/A                                     ; 65.56 MHz ( period = 15.253 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[26]  ; clk        ; clk      ; None                        ; None                      ; 11.288 ns               ;
; N/A                                     ; 65.57 MHz ( period = 15.252 ns )                    ; Registrador:rega|Saida[0] ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.856 ns                ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 11.266 ns               ;
; N/A                                     ; 65.65 MHz ( period = 15.232 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 11.266 ns               ;
; N/A                                     ; 65.69 MHz ( period = 15.222 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 11.236 ns               ;
; N/A                                     ; 65.69 MHz ( period = 15.222 ns )                    ; control:ctrl|alusrcb[1]   ; Registrador:pc|Saida[11]  ; clk        ; clk      ; None                        ; None                      ; 11.236 ns               ;
; N/A                                     ; 65.79 MHz ( period = 15.200 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.251 ns               ;
; N/A                                     ; 65.83 MHz ( period = 15.190 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 11.204 ns               ;
; N/A                                     ; 65.83 MHz ( period = 15.190 ns )                    ; Instr_Reg:ir|Instr15_0[1] ; control:ctrl|nextState[4] ; clk        ; clk      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 65.88 MHz ( period = 15.180 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 11.209 ns               ;
; N/A                                     ; 65.94 MHz ( period = 15.165 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[22]  ; clk        ; clk      ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 65.95 MHz ( period = 15.163 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.215 ns               ;
; N/A                                     ; 65.96 MHz ( period = 15.161 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 65.96 MHz ( period = 15.161 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 65.96 MHz ( period = 15.161 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 11.178 ns               ;
; N/A                                     ; 65.97 MHz ( period = 15.159 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[1]   ; clk        ; clk      ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 65.97 MHz ( period = 15.159 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[0]   ; clk        ; clk      ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 66.00 MHz ( period = 15.152 ns )                    ; control:ctrl|aluop[2]     ; Registrador:pc|Saida[21]  ; clk        ; clk      ; None                        ; None                      ; 11.203 ns               ;
; N/A                                     ; 66.00 MHz ( period = 15.152 ns )                    ; Registrador:rega|Saida[0] ; control:ctrl|nextState[2] ; clk        ; clk      ; None                        ; None                      ; 9.928 ns                ;
; N/A                                     ; 66.00 MHz ( period = 15.151 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 66.00 MHz ( period = 15.151 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 66.00 MHz ( period = 15.151 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 11.183 ns               ;
; N/A                                     ; 66.01 MHz ( period = 15.149 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[1]   ; clk        ; clk      ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 66.01 MHz ( period = 15.149 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[0]   ; clk        ; clk      ; None                        ; None                      ; 11.173 ns               ;
; N/A                                     ; 66.01 MHz ( period = 15.149 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 66.01 MHz ( period = 15.149 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.181 ns               ;
; N/A                                     ; 66.02 MHz ( period = 15.146 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 66.02 MHz ( period = 15.146 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[14]  ; clk        ; clk      ; None                        ; None                      ; 11.179 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[2]   ; clk        ; clk      ; None                        ; None                      ; 11.152 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[3]   ; clk        ; clk      ; None                        ; None                      ; 11.152 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 11.172 ns               ;
; N/A                                     ; 66.07 MHz ( period = 15.136 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[6]   ; clk        ; clk      ; None                        ; None                      ; 11.152 ns               ;
; N/A                                     ; 66.08 MHz ( period = 15.134 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[1]   ; clk        ; clk      ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 66.08 MHz ( period = 15.134 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[0]   ; clk        ; clk      ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 66.08 MHz ( period = 15.133 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[20]  ; clk        ; clk      ; None                        ; None                      ; 11.168 ns               ;
; N/A                                     ; 66.11 MHz ( period = 15.126 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 66.11 MHz ( period = 15.126 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 11.177 ns               ;
; N/A                                     ; 66.11 MHz ( period = 15.126 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 66.11 MHz ( period = 15.126 ns )                    ; control:ctrl|alusrca[0]   ; Registrador:pc|Saida[11]  ; clk        ; clk      ; None                        ; None                      ; 11.142 ns               ;
; N/A                                     ; 66.15 MHz ( period = 15.118 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[16]  ; clk        ; clk      ; None                        ; None                      ; 11.154 ns               ;
; N/A                                     ; 66.15 MHz ( period = 15.118 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[8]   ; clk        ; clk      ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 66.15 MHz ( period = 15.118 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[9]   ; clk        ; clk      ; None                        ; None                      ; 11.156 ns               ;
; N/A                                     ; 66.15 MHz ( period = 15.117 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[15]  ; clk        ; clk      ; None                        ; None                      ; 11.154 ns               ;
; N/A                                     ; 66.15 MHz ( period = 15.117 ns )                    ; control:ctrl|aluop[1]     ; Registrador:pc|Saida[13]  ; clk        ; clk      ; None                        ; None                      ; 11.154 ns               ;
; N/A                                     ; 66.16 MHz ( period = 15.116 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[12]  ; clk        ; clk      ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 66.16 MHz ( period = 15.116 ns )                    ; control:ctrl|alusrcb[2]   ; Registrador:pc|Saida[11]  ; clk        ; clk      ; None                        ; None                      ; 11.147 ns               ;
; N/A                                     ; 66.17 MHz ( period = 15.112 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[18]  ; clk        ; clk      ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 66.17 MHz ( period = 15.112 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[10]  ; clk        ; clk      ; None                        ; None                      ; 11.145 ns               ;
; N/A                                     ; 66.18 MHz ( period = 15.111 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[4]   ; clk        ; clk      ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 66.18 MHz ( period = 15.111 ns )                    ; control:ctrl|alusrcb[0]   ; Registrador:pc|Saida[5]   ; clk        ; clk      ; None                        ; None                      ; 11.146 ns               ;
; N/A                                     ; 66.19 MHz ( period = 15.109 ns )                    ; control:ctrl|aluop[0]     ; Registrador:pc|Saida[7]   ; clk        ; clk      ; None                        ; None                      ; 11.143 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                           ;                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.500 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 1.455 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.922 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 1.917 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 0.945 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.102 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 1.974 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.037 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.619 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.370 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.147 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 1.996 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.537 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.748 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.399 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.375 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.411 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.495 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.498 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.675 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.554 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.610 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.320 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.860 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.637 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.038 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.767 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.115 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.884 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.891 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; div:DIV|div_end                                     ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.769 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.561 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 2.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[30]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 2.802 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 2.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 2.916 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.423 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.833 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 2.872 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.036 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.059 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.172 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.039 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.035 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[31]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.150 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.255 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.265 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.226 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.398 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 1.123 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.189 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.648 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.294 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.650 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.480 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.481 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.321 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.687 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.478 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.583 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shamtcontrol    ; clk        ; clk      ; None                       ; None                       ; 1.485 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.499 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|pcwritecond     ; clk        ; clk      ; None                       ; None                       ; 1.503 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.449 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.787 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shiftcontrol[1] ; clk        ; clk      ; None                       ; None                       ; 1.521 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 1.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|alulogic[0]     ; clk        ; clk      ; None                       ; None                       ; 1.556 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.045 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[28]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.290 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 3.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.878 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.890 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|alusrcb[2]      ; clk        ; clk      ; None                       ; None                       ; 1.622 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.741 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.730 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|memtoreg[2]     ; clk        ; clk      ; None                       ; None                       ; 1.678 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[26]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.792 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.995 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 1.700 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.815 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|alusrcb[2]      ; clk        ; clk      ; None                       ; None                       ; 1.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.694 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|mdrwrite        ; clk        ; clk      ; None                       ; None                       ; 1.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 3.929 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 3.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; mult:MULT|mult_end                                  ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.881 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.803 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shiftcontrol[2] ; clk        ; clk      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.084 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|alusrcb[2]      ; clk        ; clk      ; None                       ; None                       ; 1.822 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[26]                            ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.099 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]                          ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.914 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|shiftcontrol[0] ; clk        ; clk      ; None                       ; None                       ; 1.796 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[26]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 3.915 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|alulogic[0]     ; clk        ; clk      ; None                       ; None                       ; 1.778 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.795 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[30]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[30]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.125 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shiftcontrol[1] ; clk        ; clk      ; None                       ; None                       ; 1.816 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]                          ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]                           ; control:ctrl|nextState[1]    ; clk        ; clk      ; None                       ; None                       ; 4.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|regwrite        ; clk        ; clk      ; None                       ; None                       ; 1.893 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[27]                           ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.165 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|shamtcontrol    ; clk        ; clk      ; None                       ; None                       ; 1.852 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]                           ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 4.191 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shamtcontrol    ; clk        ; clk      ; None                       ; None                       ; 1.913 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 2.954 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]                            ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 4.005 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dsrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.201 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|alusrca[1]      ; clk        ; clk      ; None                       ; None                       ; 1.886 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]                            ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.021 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 3.994 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[26]                            ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[29]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 4.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]                           ; control:ctrl|nextState[2]    ; clk        ; clk      ; None                       ; None                       ; 4.237 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|pcsrc[1]        ; clk        ; clk      ; None                       ; None                       ; 1.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[30]                          ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.242 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|iord[2]         ; clk        ; clk      ; None                       ; None                       ; 1.889 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|iord[1]         ; clk        ; clk      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|dlrcontrol[0]   ; clk        ; clk      ; None                       ; None                       ; 1.967 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|alusrca[1]      ; clk        ; clk      ; None                       ; None                       ; 1.993 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[0]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 1.942 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|dlrcontrol[1]   ; clk        ; clk      ; None                       ; None                       ; 1.706 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|iord[0]         ; clk        ; clk      ; None                       ; None                       ; 1.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[1]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 1.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[4]                               ; control:ctrl|shiftcontrol[1] ; clk        ; clk      ; None                       ; None                       ; 1.950 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[21]                           ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|shiftcontrol[1] ; clk        ; clk      ; None                       ; None                       ; 2.011 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|pcsrc[2]        ; clk        ; clk      ; None                       ; None                       ; 2.009 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|memtoreg[0]     ; clk        ; clk      ; None                       ; None                       ; 1.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[31]                          ; control:ctrl|nextState[0]    ; clk        ; clk      ; None                       ; None                       ; 4.142 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[24]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.301 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|aluoutwrite     ; clk        ; clk      ; None                       ; None                       ; 1.992 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]                          ; control:ctrl|nextState[3]    ; clk        ; clk      ; None                       ; None                       ; 4.528 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[2]                               ; control:ctrl|shamtcontrol    ; clk        ; clk      ; None                       ; None                       ; 2.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:mdr|Saida[25]                           ; control:ctrl|nextState[4]    ; clk        ; clk      ; None                       ; None                       ; 4.316 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[5]                               ; control:ctrl|muxhigh         ; clk        ; clk      ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state[3]                               ; control:ctrl|nextState[5]    ; clk        ; clk      ; None                       ; None                       ; 3.376 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                              ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+
; N/A                                     ; None                                                ; 10.417 ns  ; reset ; div:DIV|high[30]     ; clk      ;
; N/A                                     ; None                                                ; 10.307 ns  ; reset ; div:DIV|high[28]     ; clk      ;
; N/A                                     ; None                                                ; 10.283 ns  ; reset ; div:DIV|high[31]     ; clk      ;
; N/A                                     ; None                                                ; 10.235 ns  ; reset ; div:DIV|high[26]     ; clk      ;
; N/A                                     ; None                                                ; 10.083 ns  ; reset ; div:DIV|high[23]     ; clk      ;
; N/A                                     ; None                                                ; 10.079 ns  ; reset ; div:DIV|high[27]     ; clk      ;
; N/A                                     ; None                                                ; 10.041 ns  ; reset ; div:DIV|high[25]     ; clk      ;
; N/A                                     ; None                                                ; 9.943 ns   ; reset ; div:DIV|high[24]     ; clk      ;
; N/A                                     ; None                                                ; 9.936 ns   ; reset ; div:DIV|high[29]     ; clk      ;
; N/A                                     ; None                                                ; 9.799 ns   ; reset ; div:DIV|high[22]     ; clk      ;
; N/A                                     ; None                                                ; 9.747 ns   ; reset ; div:DIV|high[21]     ; clk      ;
; N/A                                     ; None                                                ; 9.712 ns   ; reset ; div:DIV|high[19]     ; clk      ;
; N/A                                     ; None                                                ; 9.644 ns   ; reset ; div:DIV|high[17]     ; clk      ;
; N/A                                     ; None                                                ; 9.607 ns   ; reset ; div:DIV|high[16]     ; clk      ;
; N/A                                     ; None                                                ; 9.547 ns   ; reset ; div:DIV|low[31]      ; clk      ;
; N/A                                     ; None                                                ; 9.536 ns   ; reset ; div:DIV|high[20]     ; clk      ;
; N/A                                     ; None                                                ; 9.528 ns   ; reset ; div:DIV|high[11]     ; clk      ;
; N/A                                     ; None                                                ; 9.518 ns   ; reset ; div:DIV|high[8]      ; clk      ;
; N/A                                     ; None                                                ; 9.512 ns   ; reset ; div:DIV|low[30]      ; clk      ;
; N/A                                     ; None                                                ; 9.477 ns   ; reset ; div:DIV|low[29]      ; clk      ;
; N/A                                     ; None                                                ; 9.473 ns   ; reset ; div:DIV|high[15]     ; clk      ;
; N/A                                     ; None                                                ; 9.466 ns   ; reset ; div:DIV|high[18]     ; clk      ;
; N/A                                     ; None                                                ; 9.442 ns   ; reset ; div:DIV|low[28]      ; clk      ;
; N/A                                     ; None                                                ; 9.407 ns   ; reset ; div:DIV|low[27]      ; clk      ;
; N/A                                     ; None                                                ; 9.387 ns   ; reset ; div:DIV|high[14]     ; clk      ;
; N/A                                     ; None                                                ; 9.376 ns   ; reset ; div:DIV|high[13]     ; clk      ;
; N/A                                     ; None                                                ; 9.372 ns   ; reset ; div:DIV|low[26]      ; clk      ;
; N/A                                     ; None                                                ; 9.337 ns   ; reset ; div:DIV|low[25]      ; clk      ;
; N/A                                     ; None                                                ; 9.314 ns   ; reset ; div:DIV|high[12]     ; clk      ;
; N/A                                     ; None                                                ; 9.302 ns   ; reset ; div:DIV|low[24]      ; clk      ;
; N/A                                     ; None                                                ; 9.237 ns   ; reset ; div:DIV|high[10]     ; clk      ;
; N/A                                     ; None                                                ; 9.206 ns   ; reset ; div:DIV|low[23]      ; clk      ;
; N/A                                     ; None                                                ; 9.194 ns   ; reset ; div:DIV|high[9]      ; clk      ;
; N/A                                     ; None                                                ; 9.171 ns   ; reset ; div:DIV|low[22]      ; clk      ;
; N/A                                     ; None                                                ; 9.136 ns   ; reset ; div:DIV|low[21]      ; clk      ;
; N/A                                     ; None                                                ; 9.101 ns   ; reset ; div:DIV|low[20]      ; clk      ;
; N/A                                     ; None                                                ; 9.098 ns   ; reset ; div:DIV|high[3]      ; clk      ;
; N/A                                     ; None                                                ; 9.066 ns   ; reset ; div:DIV|low[19]      ; clk      ;
; N/A                                     ; None                                                ; 9.040 ns   ; reset ; div:DIV|high[6]      ; clk      ;
; N/A                                     ; None                                                ; 9.031 ns   ; reset ; div:DIV|low[18]      ; clk      ;
; N/A                                     ; None                                                ; 9.016 ns   ; reset ; div:DIV|high[7]      ; clk      ;
; N/A                                     ; None                                                ; 8.996 ns   ; reset ; div:DIV|low[17]      ; clk      ;
; N/A                                     ; None                                                ; 8.969 ns   ; reset ; div:DIV|high[0]      ; clk      ;
; N/A                                     ; None                                                ; 8.961 ns   ; reset ; div:DIV|low[16]      ; clk      ;
; N/A                                     ; None                                                ; 8.868 ns   ; reset ; div:DIV|high[1]      ; clk      ;
; N/A                                     ; None                                                ; 8.789 ns   ; reset ; div:DIV|high[5]      ; clk      ;
; N/A                                     ; None                                                ; 8.758 ns   ; reset ; div:DIV|high[4]      ; clk      ;
; N/A                                     ; None                                                ; 8.757 ns   ; reset ; div:DIV|low[15]      ; clk      ;
; N/A                                     ; None                                                ; 8.722 ns   ; reset ; div:DIV|low[14]      ; clk      ;
; N/A                                     ; None                                                ; 8.687 ns   ; reset ; div:DIV|low[13]      ; clk      ;
; N/A                                     ; None                                                ; 8.685 ns   ; reset ; div:DIV|high[2]      ; clk      ;
; N/A                                     ; None                                                ; 8.666 ns   ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; 8.666 ns   ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; 8.666 ns   ; reset ; div:DIV|dividend[39] ; clk      ;
; N/A                                     ; None                                                ; 8.666 ns   ; reset ; div:DIV|dividend[38] ; clk      ;
; N/A                                     ; None                                                ; 8.661 ns   ; reset ; div:DIV|dividend[35] ; clk      ;
; N/A                                     ; None                                                ; 8.661 ns   ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; 8.659 ns   ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; 8.659 ns   ; reset ; div:DIV|dividend[37] ; clk      ;
; N/A                                     ; None                                                ; 8.659 ns   ; reset ; div:DIV|dividend[36] ; clk      ;
; N/A                                     ; None                                                ; 8.658 ns   ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; 8.656 ns   ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; 8.655 ns   ; reset ; div:DIV|dividend[33] ; clk      ;
; N/A                                     ; None                                                ; 8.655 ns   ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; 8.652 ns   ; reset ; div:DIV|low[12]      ; clk      ;
; N/A                                     ; None                                                ; 8.652 ns   ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; 8.651 ns   ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; 8.617 ns   ; reset ; div:DIV|low[11]      ; clk      ;
; N/A                                     ; None                                                ; 8.582 ns   ; reset ; div:DIV|low[10]      ; clk      ;
; N/A                                     ; None                                                ; 8.547 ns   ; reset ; div:DIV|low[9]       ; clk      ;
; N/A                                     ; None                                                ; 8.512 ns   ; reset ; div:DIV|low[8]       ; clk      ;
; N/A                                     ; None                                                ; 8.416 ns   ; reset ; div:DIV|low[7]       ; clk      ;
; N/A                                     ; None                                                ; 8.416 ns   ; reset ; div:DIV|dividend[31] ; clk      ;
; N/A                                     ; None                                                ; 8.381 ns   ; reset ; div:DIV|low[6]       ; clk      ;
; N/A                                     ; None                                                ; 8.346 ns   ; reset ; div:DIV|low[5]       ; clk      ;
; N/A                                     ; None                                                ; 8.326 ns   ; reset ; div:DIV|dividend[2]  ; clk      ;
; N/A                                     ; None                                                ; 8.325 ns   ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; 8.324 ns   ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; 8.320 ns   ; reset ; div:DIV|dividend[3]  ; clk      ;
; N/A                                     ; None                                                ; 8.317 ns   ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; 8.317 ns   ; reset ; div:DIV|dividend[7]  ; clk      ;
; N/A                                     ; None                                                ; 8.316 ns   ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; 8.311 ns   ; reset ; div:DIV|low[4]       ; clk      ;
; N/A                                     ; None                                                ; 8.276 ns   ; reset ; div:DIV|low[3]       ; clk      ;
; N/A                                     ; None                                                ; 8.241 ns   ; reset ; div:DIV|low[2]       ; clk      ;
; N/A                                     ; None                                                ; 8.206 ns   ; reset ; div:DIV|low[1]       ; clk      ;
; N/A                                     ; None                                                ; 8.170 ns   ; reset ; div:DIV|dividend[9]  ; clk      ;
; N/A                                     ; None                                                ; 8.136 ns   ; reset ; div:DIV|low[0]       ; clk      ;
; N/A                                     ; None                                                ; 8.080 ns   ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; 8.079 ns   ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; 8.078 ns   ; reset ; div:DIV|dividend[8]  ; clk      ;
; N/A                                     ; None                                                ; 8.076 ns   ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; 8.072 ns   ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; 8.069 ns   ; reset ; div:DIV|quotient[0]  ; clk      ;
; N/A                                     ; None                                                ; 8.067 ns   ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; 8.066 ns   ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; 7.731 ns   ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; 7.728 ns   ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; 7.608 ns   ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; 7.607 ns   ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; 7.606 ns   ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; 7.597 ns   ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; 7.593 ns   ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; 7.337 ns   ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; 7.336 ns   ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; 7.336 ns   ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; 7.330 ns   ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; 7.268 ns   ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; 7.268 ns   ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; 7.267 ns   ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; 7.267 ns   ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; 7.265 ns   ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; 7.265 ns   ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; 7.262 ns   ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; 7.262 ns   ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; 7.262 ns   ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; 7.262 ns   ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; 7.260 ns   ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; 7.260 ns   ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; 7.259 ns   ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; 7.259 ns   ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; 7.073 ns   ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; 7.073 ns   ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; 7.071 ns   ; reset ; div:DIV|dividend[61] ; clk      ;
; N/A                                     ; None                                                ; 7.071 ns   ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; 7.068 ns   ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; 7.068 ns   ; reset ; div:DIV|dividend[58] ; clk      ;
; N/A                                     ; None                                                ; 6.937 ns   ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; 5.823 ns   ; reset ; mult:MULT|low[0]     ; clk      ;
; N/A                                     ; None                                                ; 5.823 ns   ; reset ; mult:MULT|high[20]   ; clk      ;
; N/A                                     ; None                                                ; 5.821 ns   ; reset ; mult:MULT|low[25]    ; clk      ;
; N/A                                     ; None                                                ; 5.770 ns   ; reset ; mult:MULT|high[30]   ; clk      ;
; N/A                                     ; None                                                ; 5.770 ns   ; reset ; mult:MULT|high[29]   ; clk      ;
; N/A                                     ; None                                                ; 5.770 ns   ; reset ; mult:MULT|high[28]   ; clk      ;
; N/A                                     ; None                                                ; 5.770 ns   ; reset ; mult:MULT|high[25]   ; clk      ;
; N/A                                     ; None                                                ; 5.770 ns   ; reset ; mult:MULT|high[23]   ; clk      ;
; N/A                                     ; None                                                ; 5.755 ns   ; reset ; mult:MULT|low[28]    ; clk      ;
; N/A                                     ; None                                                ; 5.639 ns   ; reset ; mult:MULT|low[21]    ; clk      ;
; N/A                                     ; None                                                ; 5.576 ns   ; reset ; mult:MULT|low[29]    ; clk      ;
; N/A                                     ; None                                                ; 5.548 ns   ; reset ; mult:MULT|low[1]     ; clk      ;
; N/A                                     ; None                                                ; 5.548 ns   ; reset ; mult:MULT|low[20]    ; clk      ;
; N/A                                     ; None                                                ; 5.527 ns   ; reset ; mult:MULT|high[21]   ; clk      ;
; N/A                                     ; None                                                ; 5.527 ns   ; reset ; mult:MULT|high[17]   ; clk      ;
; N/A                                     ; None                                                ; 5.527 ns   ; reset ; mult:MULT|high[15]   ; clk      ;
; N/A                                     ; None                                                ; 5.424 ns   ; reset ; mult:MULT|high[0]    ; clk      ;
; N/A                                     ; None                                                ; 5.424 ns   ; reset ; mult:MULT|high[19]   ; clk      ;
; N/A                                     ; None                                                ; 5.397 ns   ; reset ; mult:MULT|low[30]    ; clk      ;
; N/A                                     ; None                                                ; 5.397 ns   ; reset ; mult:MULT|low[10]    ; clk      ;
; N/A                                     ; None                                                ; 5.385 ns   ; reset ; mult:MULT|low[5]     ; clk      ;
; N/A                                     ; None                                                ; 5.385 ns   ; reset ; mult:MULT|high[24]   ; clk      ;
; N/A                                     ; None                                                ; 5.341 ns   ; reset ; mult:MULT|low[16]    ; clk      ;
; N/A                                     ; None                                                ; 5.341 ns   ; reset ; mult:MULT|high[16]   ; clk      ;
; N/A                                     ; None                                                ; 5.341 ns   ; reset ; mult:MULT|low[15]    ; clk      ;
; N/A                                     ; None                                                ; 5.337 ns   ; reset ; mult:MULT|low[26]    ; clk      ;
; N/A                                     ; None                                                ; 5.337 ns   ; reset ; mult:MULT|low[8]     ; clk      ;
; N/A                                     ; None                                                ; 5.337 ns   ; reset ; mult:MULT|high[9]    ; clk      ;
; N/A                                     ; None                                                ; 5.337 ns   ; reset ; mult:MULT|high[10]   ; clk      ;
; N/A                                     ; None                                                ; 5.281 ns   ; reset ; mult:MULT|low[27]    ; clk      ;
; N/A                                     ; None                                                ; 5.188 ns   ; reset ; mult:MULT|low[2]     ; clk      ;
; N/A                                     ; None                                                ; 5.188 ns   ; reset ; mult:MULT|high[2]    ; clk      ;
; N/A                                     ; None                                                ; 5.188 ns   ; reset ; mult:MULT|low[3]     ; clk      ;
; N/A                                     ; None                                                ; 5.188 ns   ; reset ; mult:MULT|high[3]    ; clk      ;
; N/A                                     ; None                                                ; 5.188 ns   ; reset ; mult:MULT|high[22]   ; clk      ;
; N/A                                     ; None                                                ; 5.184 ns   ; reset ; mult:MULT|low[13]    ; clk      ;
; N/A                                     ; None                                                ; 5.184 ns   ; reset ; mult:MULT|high[13]   ; clk      ;
; N/A                                     ; None                                                ; 5.139 ns   ; reset ; mult:MULT|high[7]    ; clk      ;
; N/A                                     ; None                                                ; 5.139 ns   ; reset ; mult:MULT|low[7]     ; clk      ;
; N/A                                     ; None                                                ; 5.139 ns   ; reset ; mult:MULT|high[26]   ; clk      ;
; N/A                                     ; None                                                ; 5.139 ns   ; reset ; mult:MULT|high[8]    ; clk      ;
; N/A                                     ; None                                                ; 5.109 ns   ; reset ; mult:MULT|low[6]     ; clk      ;
; N/A                                     ; None                                                ; 5.109 ns   ; reset ; mult:MULT|low[24]    ; clk      ;
; N/A                                     ; None                                                ; 5.108 ns   ; reset ; mult:MULT|low[4]     ; clk      ;
; N/A                                     ; None                                                ; 5.108 ns   ; reset ; mult:MULT|high[4]    ; clk      ;
; N/A                                     ; None                                                ; 5.108 ns   ; reset ; mult:MULT|high[5]    ; clk      ;
; N/A                                     ; None                                                ; 5.108 ns   ; reset ; mult:MULT|low[23]    ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns   ; reset ; mult:MULT|low[14]    ; clk      ;
; N/A                                     ; None                                                ; 5.100 ns   ; reset ; mult:MULT|high[14]   ; clk      ;
; N/A                                     ; None                                                ; 5.097 ns   ; reset ; mult:MULT|low[31]    ; clk      ;
; N/A                                     ; None                                                ; 5.097 ns   ; reset ; mult:MULT|low[11]    ; clk      ;
; N/A                                     ; None                                                ; 5.097 ns   ; reset ; mult:MULT|low[12]    ; clk      ;
; N/A                                     ; None                                                ; 5.097 ns   ; reset ; mult:MULT|high[11]   ; clk      ;
; N/A                                     ; None                                                ; 5.097 ns   ; reset ; mult:MULT|high[12]   ; clk      ;
; N/A                                     ; None                                                ; 4.844 ns   ; reset ; mult:MULT|low[18]    ; clk      ;
; N/A                                     ; None                                                ; 4.708 ns   ; reset ; mult:MULT|high[27]   ; clk      ;
; N/A                                     ; None                                                ; 4.708 ns   ; reset ; mult:MULT|low[9]     ; clk      ;
; N/A                                     ; None                                                ; 4.621 ns   ; reset ; mult:MULT|high[1]    ; clk      ;
; N/A                                     ; None                                                ; 4.621 ns   ; reset ; mult:MULT|low[19]    ; clk      ;
; N/A                                     ; None                                                ; 4.576 ns   ; reset ; mult:MULT|high[6]    ; clk      ;
; N/A                                     ; None                                                ; 4.576 ns   ; reset ; mult:MULT|low[22]    ; clk      ;
; N/A                                     ; None                                                ; 4.576 ns   ; reset ; mult:MULT|low[17]    ; clk      ;
; N/A                                     ; None                                                ; 4.576 ns   ; reset ; mult:MULT|high[18]   ; clk      ;
; N/A                                     ; None                                                ; 4.237 ns   ; reset ; div:DIV|quotient[30] ; clk      ;
; N/A                                     ; None                                                ; 4.237 ns   ; reset ; div:DIV|quotient[27] ; clk      ;
; N/A                                     ; None                                                ; 4.237 ns   ; reset ; div:DIV|quotient[25] ; clk      ;
; N/A                                     ; None                                                ; 4.236 ns   ; reset ; div:DIV|quotient[26] ; clk      ;
; N/A                                     ; None                                                ; 4.236 ns   ; reset ; div:DIV|quotient[24] ; clk      ;
; N/A                                     ; None                                                ; 4.232 ns   ; reset ; div:DIV|quotient[29] ; clk      ;
; N/A                                     ; None                                                ; 4.231 ns   ; reset ; div:DIV|quotient[28] ; clk      ;
; N/A                                     ; None                                                ; 4.156 ns   ; reset ; div:DIV|quotient[8]  ; clk      ;
; N/A                                     ; None                                                ; 4.156 ns   ; reset ; div:DIV|quotient[9]  ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+------------+-------+----------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To                ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+
; N/A                                     ; None                                                ; 15.430 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 15.270 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 15.250 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 15.115 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 14.721 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 14.714 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 14.512 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 14.511 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 14.458 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 14.454 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 14.354 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 14.352 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 14.332 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 14.309 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 14.305 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 14.298 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 14.278 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[21] ; clk        ;
; N/A                                     ; None                                                ; 14.213 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 14.206 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 14.197 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 14.143 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[22] ; clk        ;
; N/A                                     ; None                                                ; 14.125 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 14.118 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.854 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.828 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 13.803 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 13.796 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.749 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[25] ; clk        ;
; N/A                                     ; None                                                ; 13.742 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[19] ; clk        ;
; N/A                                     ; None                                                ; 13.654 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 13.593 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 13.593 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 13.589 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 13.539 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[26] ; clk        ;
; N/A                                     ; None                                                ; 13.536 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 13.514 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 13.482 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 13.436 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 13.391 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.387 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 13.382 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 13.357 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 13.342 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 13.337 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[31] ; clk        ;
; N/A                                     ; None                                                ; 13.333 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[8]  ; clk        ;
; N/A                                     ; None                                                ; 13.324 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 13.295 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 13.288 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 13.241 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 13.234 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 13.217 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 13.207 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.200 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 13.153 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[9]  ; clk        ;
; N/A                                     ; None                                                ; 13.146 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 13.146 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 12.941 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 12.910 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 12.903 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.882 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[23] ; clk        ;
; N/A                                     ; None                                                ; 12.856 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[15] ; clk        ;
; N/A                                     ; None                                                ; 12.807 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.790 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.736 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 12.687 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 12.682 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[12] ; clk        ;
; N/A                                     ; None                                                ; 12.675 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 12.621 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[11] ; clk        ;
; N/A                                     ; None                                                ; 12.577 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 12.577 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 12.542 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[24] ; clk        ;
; N/A                                     ; None                                                ; 12.439 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.424 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 12.397 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 12.370 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[28] ; clk        ;
; N/A                                     ; None                                                ; 12.369 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 12.303 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 12.299 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 12.267 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 12.255 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[13] ; clk        ;
; N/A                                     ; None                                                ; 12.245 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 12.235 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 12.142 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 12.109 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 12.089 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 12.066 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 12.062 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 12.053 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[25]       ; clk        ;
; N/A                                     ; None                                                ; 11.997 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.962 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.946 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.942 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 11.913 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 11.860 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.847 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.817 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.813 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 11.804 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.791 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 11.775 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.764 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.757 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 11.755 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[14] ; clk        ;
; N/A                                     ; None                                                ; 11.735 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[30]       ; clk        ;
; N/A                                     ; None                                                ; 11.723 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[26]       ; clk        ;
; N/A                                     ; None                                                ; 11.717 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.693 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.692 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 11.690 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[6]  ; clk        ;
; N/A                                     ; None                                                ; 11.654 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.624 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.619 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 11.598 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.549 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 11.547 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 11.534 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 11.532 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.529 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 11.528 ns  ; control:ctrl|iord[1]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.525 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.503 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.498 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 11.495 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 11.437 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.433 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 11.397 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 11.388 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 11.379 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 11.377 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.359 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 11.355 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 11.345 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 11.337 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[18]       ; clk        ;
; N/A                                     ; None                                                ; 11.332 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[9]        ; clk        ;
; N/A                                     ; None                                                ; 11.264 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 11.243 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[24]       ; clk        ;
; N/A                                     ; None                                                ; 11.234 ns  ; control:ctrl|iord[2]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.106 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 11.102 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 11.078 ns  ; control:ctrl|iord[0]                 ; mem_adress_in[4]  ; clk        ;
; N/A                                     ; None                                                ; 11.062 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 11.022 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 11.008 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.962 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 10.876 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.855 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.841 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[19]       ; clk        ;
; N/A                                     ; None                                                ; 10.835 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.833 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.828 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 10.826 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[13]       ; clk        ;
; N/A                                     ; None                                                ; 10.812 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[17]       ; clk        ;
; N/A                                     ; None                                                ; 10.790 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.783 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[14]       ; clk        ;
; N/A                                     ; None                                                ; 10.706 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 10.605 ns  ; control:ctrl|dsrcontrol[0]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.587 ns  ; control:ctrl|dsrcontrol[1]           ; dsr_out[11]       ; clk        ;
; N/A                                     ; None                                                ; 10.562 ns  ; control:ctrl|dlrcontrol[1]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 10.384 ns  ; control:ctrl|dlrcontrol[0]           ; dlr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 9.275 ns   ; Registrador:mdr|Saida[21]            ; dsr_out[21]       ; clk        ;
; N/A                                     ; None                                                ; 9.232 ns   ; Registrador:mdr|Saida[12]            ; dlr_out[12]       ; clk        ;
; N/A                                     ; None                                                ; 9.226 ns   ; Instr_Reg:ir|Instr15_0[10]~DUPLICATE ; mem_adress_in[10] ; clk        ;
; N/A                                     ; None                                                ; 9.009 ns   ; Registrador:regb|Saida[29]           ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 8.745 ns   ; Registrador:regb|Saida[15]           ; dsr_out[15]       ; clk        ;
; N/A                                     ; None                                                ; 8.680 ns   ; Instr_Reg:ir|Instr15_0[3]            ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 8.673 ns   ; Registrador:mdr|Saida[31]            ; dsr_out[31]       ; clk        ;
; N/A                                     ; None                                                ; 8.657 ns   ; Instr_Reg:ir|Instr20_16[4]           ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 8.642 ns   ; Registrador:aluout|Saida[16]         ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 8.592 ns   ; Registrador:regb|Saida[10]           ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 8.567 ns   ; Registrador:regb|Saida[22]           ; dsr_out[22]       ; clk        ;
; N/A                                     ; None                                                ; 8.553 ns   ; Instr_Reg:ir|Instr15_0[1]            ; imediate[1]       ; clk        ;
; N/A                                     ; None                                                ; 8.525 ns   ; Instr_Reg:ir|Instr15_0[1]            ; mem_adress_in[1]  ; clk        ;
; N/A                                     ; None                                                ; 8.516 ns   ; Instr_Reg:ir|Instr15_0[2]            ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.427 ns   ; Registrador:aluout|Saida[20]         ; mem_adress_in[20] ; clk        ;
; N/A                                     ; None                                                ; 8.417 ns   ; Instr_Reg:ir|Instr20_16[0]           ; mem_adress_in[16] ; clk        ;
; N/A                                     ; None                                                ; 8.396 ns   ; Registrador:aluout|Saida[0]          ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 8.394 ns   ; Registrador:aluout|Saida[27]         ; mem_adress_in[27] ; clk        ;
; N/A                                     ; None                                                ; 8.375 ns   ; Instr_Reg:ir|Instr20_16[2]           ; mem_adress_in[18] ; clk        ;
; N/A                                     ; None                                                ; 8.350 ns   ; Registrador:pc|Saida[29]             ; mem_adress_in[29] ; clk        ;
; N/A                                     ; None                                                ; 8.344 ns   ; Registrador:regb|Saida[8]            ; dsr_out[8]        ; clk        ;
; N/A                                     ; None                                                ; 8.339 ns   ; Registrador:aluout|Saida[17]         ; mem_adress_in[17] ; clk        ;
; N/A                                     ; None                                                ; 8.313 ns   ; Registrador:pc|Saida[0]              ; mem_adress_in[0]  ; clk        ;
; N/A                                     ; None                                                ; 8.278 ns   ; Registrador:aluout|Saida[30]         ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 8.236 ns   ; Registrador:regb|Saida[16]           ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 8.212 ns   ; Instr_Reg:ir|Instr15_0[5]            ; mem_adress_in[5]  ; clk        ;
; N/A                                     ; None                                                ; 8.148 ns   ; Registrador:regb|Saida[23]           ; dsr_out[23]       ; clk        ;
; N/A                                     ; None                                                ; 8.106 ns   ; Registrador:mdr|Saida[27]            ; dsr_out[27]       ; clk        ;
; N/A                                     ; None                                                ; 8.100 ns   ; Registrador:aluout|Saida[2]          ; mem_adress_in[2]  ; clk        ;
; N/A                                     ; None                                                ; 8.098 ns   ; Registrador:pc|Saida[30]             ; mem_adress_in[30] ; clk        ;
; N/A                                     ; None                                                ; 8.096 ns   ; Registrador:mdr|Saida[16]            ; dsr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 8.049 ns   ; Registrador:regb|Saida[28]           ; dsr_out[28]       ; clk        ;
; N/A                                     ; None                                                ; 8.010 ns   ; Registrador:mdr|Saida[29]            ; dsr_out[29]       ; clk        ;
; N/A                                     ; None                                                ; 7.963 ns   ; Registrador:aluout|Saida[16]         ; reg_alu_out[16]   ; clk        ;
; N/A                                     ; None                                                ; 7.951 ns   ; Instr_Reg:ir|Instr15_0[7]            ; mem_adress_in[7]  ; clk        ;
; N/A                                     ; None                                                ; 7.947 ns   ; Registrador:mdr|Saida[10]            ; dsr_out[10]       ; clk        ;
; N/A                                     ; None                                                ; 7.925 ns   ; Registrador:aluout|Saida[3]          ; mem_adress_in[3]  ; clk        ;
; N/A                                     ; None                                                ; 7.892 ns   ; Registrador:regb|Saida[20]           ; dsr_out[20]       ; clk        ;
; N/A                                     ; None                                                ; 7.888 ns   ; Registrador:mdr|Saida[16]            ; dlr_out[16]       ; clk        ;
; N/A                                     ; None                                                ; 7.870 ns   ; Registrador:pc|Saida[31]             ; pc_out[31]        ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                   ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-------------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From  ; To                   ; To Clock ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+
; N/A                                     ; None                                                ; -2.389 ns ; reset ; div:DIV|dividend[2]  ; clk      ;
; N/A                                     ; None                                                ; -2.391 ns ; reset ; div:DIV|dividend[5]  ; clk      ;
; N/A                                     ; None                                                ; -2.603 ns ; reset ; div:DIV|divisor[2]   ; clk      ;
; N/A                                     ; None                                                ; -2.606 ns ; reset ; div:DIV|divisor[5]   ; clk      ;
; N/A                                     ; None                                                ; -2.629 ns ; reset ; div:DIV|divisor[13]  ; clk      ;
; N/A                                     ; None                                                ; -2.635 ns ; reset ; div:DIV|divisor[8]   ; clk      ;
; N/A                                     ; None                                                ; -2.637 ns ; reset ; div:DIV|divisor[3]   ; clk      ;
; N/A                                     ; None                                                ; -2.638 ns ; reset ; div:DIV|divisor[4]   ; clk      ;
; N/A                                     ; None                                                ; -2.669 ns ; reset ; div:DIV|divisor[59]  ; clk      ;
; N/A                                     ; None                                                ; -2.745 ns ; reset ; div:DIV|flagdiv      ; clk      ;
; N/A                                     ; None                                                ; -2.748 ns ; reset ; div:DIV|dividend[0]  ; clk      ;
; N/A                                     ; None                                                ; -2.755 ns ; reset ; div:DIV|dividend[3]  ; clk      ;
; N/A                                     ; None                                                ; -2.756 ns ; reset ; div:DIV|dividend[4]  ; clk      ;
; N/A                                     ; None                                                ; -2.758 ns ; reset ; div:DIV|dividend[1]  ; clk      ;
; N/A                                     ; None                                                ; -2.760 ns ; reset ; div:DIV|dividend[7]  ; clk      ;
; N/A                                     ; None                                                ; -2.765 ns ; reset ; div:DIV|divisor[1]   ; clk      ;
; N/A                                     ; None                                                ; -2.765 ns ; reset ; div:DIV|divisor[0]   ; clk      ;
; N/A                                     ; None                                                ; -2.769 ns ; reset ; div:DIV|divisor[6]   ; clk      ;
; N/A                                     ; None                                                ; -2.789 ns ; reset ; div:DIV|dividend[24] ; clk      ;
; N/A                                     ; None                                                ; -2.790 ns ; reset ; div:DIV|dividend[25] ; clk      ;
; N/A                                     ; None                                                ; -2.792 ns ; reset ; div:DIV|dividend[26] ; clk      ;
; N/A                                     ; None                                                ; -2.794 ns ; reset ; div:DIV|dividend[28] ; clk      ;
; N/A                                     ; None                                                ; -2.808 ns ; reset ; div:DIV|divisor[40]  ; clk      ;
; N/A                                     ; None                                                ; -2.821 ns ; reset ; div:DIV|divisor[60]  ; clk      ;
; N/A                                     ; None                                                ; -2.836 ns ; reset ; div:DIV|divisor[14]  ; clk      ;
; N/A                                     ; None                                                ; -2.839 ns ; reset ; div:DIV|divisor[10]  ; clk      ;
; N/A                                     ; None                                                ; -2.862 ns ; reset ; div:DIV|divisor[7]   ; clk      ;
; N/A                                     ; None                                                ; -2.865 ns ; reset ; div:DIV|divisor[46]  ; clk      ;
; N/A                                     ; None                                                ; -2.890 ns ; reset ; div:DIV|dividend[15] ; clk      ;
; N/A                                     ; None                                                ; -2.891 ns ; reset ; div:DIV|dividend[12] ; clk      ;
; N/A                                     ; None                                                ; -2.892 ns ; reset ; div:DIV|dividend[14] ; clk      ;
; N/A                                     ; None                                                ; -2.895 ns ; reset ; div:DIV|dividend[8]  ; clk      ;
; N/A                                     ; None                                                ; -2.896 ns ; reset ; div:DIV|dividend[13] ; clk      ;
; N/A                                     ; None                                                ; -2.898 ns ; reset ; div:DIV|dividend[9]  ; clk      ;
; N/A                                     ; None                                                ; -2.899 ns ; reset ; div:DIV|dividend[16] ; clk      ;
; N/A                                     ; None                                                ; -2.899 ns ; reset ; div:DIV|dividend[11] ; clk      ;
; N/A                                     ; None                                                ; -2.900 ns ; reset ; div:DIV|divisor[9]   ; clk      ;
; N/A                                     ; None                                                ; -2.934 ns ; reset ; div:DIV|dividend[18] ; clk      ;
; N/A                                     ; None                                                ; -2.934 ns ; reset ; div:DIV|divisor[41]  ; clk      ;
; N/A                                     ; None                                                ; -2.939 ns ; reset ; div:DIV|divisor[39]  ; clk      ;
; N/A                                     ; None                                                ; -2.942 ns ; reset ; div:DIV|divisor[38]  ; clk      ;
; N/A                                     ; None                                                ; -2.945 ns ; reset ; div:DIV|divisor[42]  ; clk      ;
; N/A                                     ; None                                                ; -2.948 ns ; reset ; div:DIV|divisor[61]  ; clk      ;
; N/A                                     ; None                                                ; -2.950 ns ; reset ; div:DIV|dividend[59] ; clk      ;
; N/A                                     ; None                                                ; -2.950 ns ; reset ; div:DIV|dividend[55] ; clk      ;
; N/A                                     ; None                                                ; -2.953 ns ; reset ; div:DIV|dividend[61] ; clk      ;
; N/A                                     ; None                                                ; -2.953 ns ; reset ; div:DIV|dividend[57] ; clk      ;
; N/A                                     ; None                                                ; -2.954 ns ; reset ; div:DIV|dividend[62] ; clk      ;
; N/A                                     ; None                                                ; -2.954 ns ; reset ; div:DIV|dividend[58] ; clk      ;
; N/A                                     ; None                                                ; -2.954 ns ; reset ; div:DIV|dividend[56] ; clk      ;
; N/A                                     ; None                                                ; -2.958 ns ; reset ; div:DIV|high[15]     ; clk      ;
; N/A                                     ; None                                                ; -2.964 ns ; reset ; div:DIV|high[28]     ; clk      ;
; N/A                                     ; None                                                ; -2.964 ns ; reset ; div:DIV|high[21]     ; clk      ;
; N/A                                     ; None                                                ; -2.966 ns ; reset ; div:DIV|high[23]     ; clk      ;
; N/A                                     ; None                                                ; -2.974 ns ; reset ; div:DIV|high[27]     ; clk      ;
; N/A                                     ; None                                                ; -2.974 ns ; reset ; div:DIV|dividend[19] ; clk      ;
; N/A                                     ; None                                                ; -2.977 ns ; reset ; div:DIV|high[26]     ; clk      ;
; N/A                                     ; None                                                ; -3.019 ns ; reset ; div:DIV|divisor[36]  ; clk      ;
; N/A                                     ; None                                                ; -3.044 ns ; reset ; div:DIV|dividend[27] ; clk      ;
; N/A                                     ; None                                                ; -3.048 ns ; reset ; div:DIV|dividend[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.051 ns ; reset ; div:DIV|dividend[29] ; clk      ;
; N/A                                     ; None                                                ; -3.052 ns ; reset ; div:DIV|dividend[30] ; clk      ;
; N/A                                     ; None                                                ; -3.052 ns ; reset ; div:DIV|high[22]     ; clk      ;
; N/A                                     ; None                                                ; -3.056 ns ; reset ; div:DIV|divisor[20]  ; clk      ;
; N/A                                     ; None                                                ; -3.056 ns ; reset ; div:DIV|divisor[19]  ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|divisor[16]  ; clk      ;
; N/A                                     ; None                                                ; -3.059 ns ; reset ; div:DIV|divisor[15]  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset ; div:DIV|divisor[17]  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset ; div:DIV|divisor[18]  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset ; div:DIV|divisor[11]  ; clk      ;
; N/A                                     ; None                                                ; -3.061 ns ; reset ; div:DIV|divisor[12]  ; clk      ;
; N/A                                     ; None                                                ; -3.063 ns ; reset ; div:DIV|divisor[22]  ; clk      ;
; N/A                                     ; None                                                ; -3.063 ns ; reset ; div:DIV|divisor[21]  ; clk      ;
; N/A                                     ; None                                                ; -3.072 ns ; reset ; div:DIV|dividend[22] ; clk      ;
; N/A                                     ; None                                                ; -3.073 ns ; reset ; div:DIV|dividend[17] ; clk      ;
; N/A                                     ; None                                                ; -3.076 ns ; reset ; div:DIV|dividend[20] ; clk      ;
; N/A                                     ; None                                                ; -3.077 ns ; reset ; div:DIV|dividend[10] ; clk      ;
; N/A                                     ; None                                                ; -3.078 ns ; reset ; div:DIV|dividend[21] ; clk      ;
; N/A                                     ; None                                                ; -3.080 ns ; reset ; div:DIV|dividend[23] ; clk      ;
; N/A                                     ; None                                                ; -3.093 ns ; reset ; div:DIV|high[25]     ; clk      ;
; N/A                                     ; None                                                ; -3.106 ns ; reset ; div:DIV|high[24]     ; clk      ;
; N/A                                     ; None                                                ; -3.112 ns ; reset ; div:DIV|high[29]     ; clk      ;
; N/A                                     ; None                                                ; -3.112 ns ; reset ; div:DIV|high[17]     ; clk      ;
; N/A                                     ; None                                                ; -3.112 ns ; reset ; div:DIV|high[18]     ; clk      ;
; N/A                                     ; None                                                ; -3.117 ns ; reset ; div:DIV|high[20]     ; clk      ;
; N/A                                     ; None                                                ; -3.120 ns ; reset ; div:DIV|high[19]     ; clk      ;
; N/A                                     ; None                                                ; -3.124 ns ; reset ; div:DIV|high[16]     ; clk      ;
; N/A                                     ; None                                                ; -3.142 ns ; reset ; div:DIV|dividend[53] ; clk      ;
; N/A                                     ; None                                                ; -3.142 ns ; reset ; div:DIV|dividend[52] ; clk      ;
; N/A                                     ; None                                                ; -3.143 ns ; reset ; div:DIV|dividend[60] ; clk      ;
; N/A                                     ; None                                                ; -3.143 ns ; reset ; div:DIV|dividend[54] ; clk      ;
; N/A                                     ; None                                                ; -3.143 ns ; reset ; div:DIV|dividend[51] ; clk      ;
; N/A                                     ; None                                                ; -3.143 ns ; reset ; div:DIV|dividend[50] ; clk      ;
; N/A                                     ; None                                                ; -3.147 ns ; reset ; div:DIV|dividend[49] ; clk      ;
; N/A                                     ; None                                                ; -3.147 ns ; reset ; div:DIV|dividend[48] ; clk      ;
; N/A                                     ; None                                                ; -3.149 ns ; reset ; div:DIV|dividend[43] ; clk      ;
; N/A                                     ; None                                                ; -3.149 ns ; reset ; div:DIV|dividend[42] ; clk      ;
; N/A                                     ; None                                                ; -3.150 ns ; reset ; div:DIV|dividend[45] ; clk      ;
; N/A                                     ; None                                                ; -3.150 ns ; reset ; div:DIV|dividend[44] ; clk      ;
; N/A                                     ; None                                                ; -3.151 ns ; reset ; div:DIV|dividend[47] ; clk      ;
; N/A                                     ; None                                                ; -3.151 ns ; reset ; div:DIV|dividend[46] ; clk      ;
; N/A                                     ; None                                                ; -3.166 ns ; reset ; div:DIV|div_end      ; clk      ;
; N/A                                     ; None                                                ; -3.167 ns ; reset ; div:DIV|divisor[35]  ; clk      ;
; N/A                                     ; None                                                ; -3.170 ns ; reset ; div:DIV|divisor[33]  ; clk      ;
; N/A                                     ; None                                                ; -3.171 ns ; reset ; div:DIV|divisor[34]  ; clk      ;
; N/A                                     ; None                                                ; -3.173 ns ; reset ; div:DIV|divisor[31]  ; clk      ;
; N/A                                     ; None                                                ; -3.174 ns ; reset ; div:DIV|divisor[32]  ; clk      ;
; N/A                                     ; None                                                ; -3.175 ns ; reset ; div:DIV|divisor[37]  ; clk      ;
; N/A                                     ; None                                                ; -3.198 ns ; reset ; div:DIV|high[2]      ; clk      ;
; N/A                                     ; None                                                ; -3.211 ns ; reset ; div:DIV|divisor[44]  ; clk      ;
; N/A                                     ; None                                                ; -3.213 ns ; reset ; div:DIV|divisor[50]  ; clk      ;
; N/A                                     ; None                                                ; -3.213 ns ; reset ; div:DIV|divisor[45]  ; clk      ;
; N/A                                     ; None                                                ; -3.213 ns ; reset ; div:DIV|divisor[43]  ; clk      ;
; N/A                                     ; None                                                ; -3.214 ns ; reset ; div:DIV|divisor[47]  ; clk      ;
; N/A                                     ; None                                                ; -3.215 ns ; reset ; div:DIV|divisor[48]  ; clk      ;
; N/A                                     ; None                                                ; -3.216 ns ; reset ; div:DIV|divisor[49]  ; clk      ;
; N/A                                     ; None                                                ; -3.283 ns ; reset ; div:DIV|flag         ; clk      ;
; N/A                                     ; None                                                ; -3.302 ns ; reset ; div:DIV|quotient[19] ; clk      ;
; N/A                                     ; None                                                ; -3.302 ns ; reset ; div:DIV|quotient[18] ; clk      ;
; N/A                                     ; None                                                ; -3.347 ns ; reset ; div:DIV|high[1]      ; clk      ;
; N/A                                     ; None                                                ; -3.351 ns ; reset ; div:DIV|high[6]      ; clk      ;
; N/A                                     ; None                                                ; -3.351 ns ; reset ; div:DIV|high[7]      ; clk      ;
; N/A                                     ; None                                                ; -3.353 ns ; reset ; div:DIV|high[5]      ; clk      ;
; N/A                                     ; None                                                ; -3.359 ns ; reset ; div:DIV|high[4]      ; clk      ;
; N/A                                     ; None                                                ; -3.359 ns ; reset ; div:DIV|divisor[58]  ; clk      ;
; N/A                                     ; None                                                ; -3.359 ns ; reset ; div:DIV|divisor[53]  ; clk      ;
; N/A                                     ; None                                                ; -3.361 ns ; reset ; div:DIV|divisor[56]  ; clk      ;
; N/A                                     ; None                                                ; -3.363 ns ; reset ; div:DIV|high[0]      ; clk      ;
; N/A                                     ; None                                                ; -3.364 ns ; reset ; div:DIV|divisor[51]  ; clk      ;
; N/A                                     ; None                                                ; -3.365 ns ; reset ; div:DIV|divisor[55]  ; clk      ;
; N/A                                     ; None                                                ; -3.367 ns ; reset ; div:DIV|divisor[57]  ; clk      ;
; N/A                                     ; None                                                ; -3.367 ns ; reset ; div:DIV|divisor[52]  ; clk      ;
; N/A                                     ; None                                                ; -3.368 ns ; reset ; div:DIV|divisor[54]  ; clk      ;
; N/A                                     ; None                                                ; -3.383 ns ; reset ; mult:MULT|mult_end   ; clk      ;
; N/A                                     ; None                                                ; -3.496 ns ; reset ; div:DIV|high[8]      ; clk      ;
; N/A                                     ; None                                                ; -3.497 ns ; reset ; div:DIV|divisor[30]  ; clk      ;
; N/A                                     ; None                                                ; -3.497 ns ; reset ; div:DIV|divisor[29]  ; clk      ;
; N/A                                     ; None                                                ; -3.498 ns ; reset ; div:DIV|divisor[26]  ; clk      ;
; N/A                                     ; None                                                ; -3.498 ns ; reset ; div:DIV|divisor[25]  ; clk      ;
; N/A                                     ; None                                                ; -3.501 ns ; reset ; div:DIV|divisor[24]  ; clk      ;
; N/A                                     ; None                                                ; -3.501 ns ; reset ; div:DIV|divisor[23]  ; clk      ;
; N/A                                     ; None                                                ; -3.503 ns ; reset ; div:DIV|quotient[23] ; clk      ;
; N/A                                     ; None                                                ; -3.503 ns ; reset ; div:DIV|high[10]     ; clk      ;
; N/A                                     ; None                                                ; -3.503 ns ; reset ; div:DIV|quotient[22] ; clk      ;
; N/A                                     ; None                                                ; -3.504 ns ; reset ; div:DIV|quotient[21] ; clk      ;
; N/A                                     ; None                                                ; -3.504 ns ; reset ; div:DIV|quotient[20] ; clk      ;
; N/A                                     ; None                                                ; -3.506 ns ; reset ; div:DIV|divisor[28]  ; clk      ;
; N/A                                     ; None                                                ; -3.506 ns ; reset ; div:DIV|divisor[27]  ; clk      ;
; N/A                                     ; None                                                ; -3.506 ns ; reset ; div:DIV|quotient[16] ; clk      ;
; N/A                                     ; None                                                ; -3.506 ns ; reset ; div:DIV|quotient[17] ; clk      ;
; N/A                                     ; None                                                ; -3.510 ns ; reset ; div:DIV|dividend[33] ; clk      ;
; N/A                                     ; None                                                ; -3.510 ns ; reset ; div:DIV|dividend[32] ; clk      ;
; N/A                                     ; None                                                ; -3.512 ns ; reset ; div:DIV|dividend[37] ; clk      ;
; N/A                                     ; None                                                ; -3.512 ns ; reset ; div:DIV|dividend[36] ; clk      ;
; N/A                                     ; None                                                ; -3.513 ns ; reset ; div:DIV|dividend[35] ; clk      ;
; N/A                                     ; None                                                ; -3.513 ns ; reset ; div:DIV|dividend[34] ; clk      ;
; N/A                                     ; None                                                ; -3.518 ns ; reset ; div:DIV|dividend[31] ; clk      ;
; N/A                                     ; None                                                ; -3.519 ns ; reset ; div:DIV|dividend[39] ; clk      ;
; N/A                                     ; None                                                ; -3.519 ns ; reset ; div:DIV|dividend[38] ; clk      ;
; N/A                                     ; None                                                ; -3.520 ns ; reset ; div:DIV|dividend[41] ; clk      ;
; N/A                                     ; None                                                ; -3.520 ns ; reset ; div:DIV|dividend[40] ; clk      ;
; N/A                                     ; None                                                ; -3.638 ns ; reset ; div:DIV|high[9]      ; clk      ;
; N/A                                     ; None                                                ; -3.652 ns ; reset ; div:DIV|high[12]     ; clk      ;
; N/A                                     ; None                                                ; -3.653 ns ; reset ; div:DIV|high[14]     ; clk      ;
; N/A                                     ; None                                                ; -3.679 ns ; reset ; div:DIV|high[13]     ; clk      ;
; N/A                                     ; None                                                ; -3.694 ns ; reset ; div:DIV|high[3]      ; clk      ;
; N/A                                     ; None                                                ; -3.735 ns ; reset ; div:DIV|quotient[5]  ; clk      ;
; N/A                                     ; None                                                ; -3.736 ns ; reset ; div:DIV|high[31]     ; clk      ;
; N/A                                     ; None                                                ; -3.736 ns ; reset ; div:DIV|quotient[4]  ; clk      ;
; N/A                                     ; None                                                ; -3.741 ns ; reset ; div:DIV|quotient[7]  ; clk      ;
; N/A                                     ; None                                                ; -3.746 ns ; reset ; div:DIV|quotient[15] ; clk      ;
; N/A                                     ; None                                                ; -3.749 ns ; reset ; div:DIV|quotient[13] ; clk      ;
; N/A                                     ; None                                                ; -3.750 ns ; reset ; div:DIV|quotient[2]  ; clk      ;
; N/A                                     ; None                                                ; -3.752 ns ; reset ; div:DIV|quotient[3]  ; clk      ;
; N/A                                     ; None                                                ; -3.770 ns ; reset ; div:DIV|quotient[1]  ; clk      ;
; N/A                                     ; None                                                ; -3.774 ns ; reset ; div:DIV|quotient[6]  ; clk      ;
; N/A                                     ; None                                                ; -3.780 ns ; reset ; div:DIV|quotient[14] ; clk      ;
; N/A                                     ; None                                                ; -3.782 ns ; reset ; div:DIV|quotient[12] ; clk      ;
; N/A                                     ; None                                                ; -3.831 ns ; reset ; div:DIV|high[30]     ; clk      ;
; N/A                                     ; None                                                ; -3.831 ns ; reset ; div:DIV|high[11]     ; clk      ;
; N/A                                     ; None                                                ; -3.900 ns ; reset ; div:DIV|quotient[10] ; clk      ;
; N/A                                     ; None                                                ; -3.900 ns ; reset ; div:DIV|quotient[11] ; clk      ;
; N/A                                     ; None                                                ; -3.917 ns ; reset ; div:DIV|quotient[8]  ; clk      ;
; N/A                                     ; None                                                ; -3.917 ns ; reset ; div:DIV|quotient[9]  ; clk      ;
; N/A                                     ; None                                                ; -3.992 ns ; reset ; div:DIV|quotient[28] ; clk      ;
; N/A                                     ; None                                                ; -3.993 ns ; reset ; div:DIV|quotient[29] ; clk      ;
; N/A                                     ; None                                                ; -3.997 ns ; reset ; div:DIV|quotient[26] ; clk      ;
; N/A                                     ; None                                                ; -3.997 ns ; reset ; div:DIV|quotient[24] ; clk      ;
; N/A                                     ; None                                                ; -3.998 ns ; reset ; div:DIV|quotient[30] ; clk      ;
; N/A                                     ; None                                                ; -3.998 ns ; reset ; div:DIV|quotient[27] ; clk      ;
; N/A                                     ; None                                                ; -3.998 ns ; reset ; div:DIV|quotient[25] ; clk      ;
; N/A                                     ; None                                                ; -4.004 ns ; reset ; div:DIV|low[30]      ; clk      ;
; N/A                                     ; None                                                ; -4.011 ns ; reset ; div:DIV|low[22]      ; clk      ;
; N/A                                     ; None                                                ; -4.012 ns ; reset ; div:DIV|low[20]      ; clk      ;
; N/A                                     ; None                                                ; -4.014 ns ; reset ; div:DIV|low[18]      ; clk      ;
; N/A                                     ; None                                                ; -4.074 ns ; reset ; div:DIV|low[31]      ; clk      ;
; N/A                                     ; None                                                ; -4.081 ns ; reset ; div:DIV|low[23]      ; clk      ;
; N/A                                     ; None                                                ; -4.082 ns ; reset ; div:DIV|low[21]      ; clk      ;
; N/A                                     ; None                                                ; -4.084 ns ; reset ; div:DIV|low[19]      ; clk      ;
; N/A                                     ; None                                                ; -4.108 ns ; reset ; div:DIV|low[10]      ; clk      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;       ;                      ;          ;
+-----------------------------------------+-----------------------------------------------------+-----------+-------+----------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 17 14:39:26 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|pcsrc[2]" is a latch
    Warning: Node "control:ctrl|pcsrc[0]" is a latch
    Warning: Node "control:ctrl|pcsrc[1]" is a latch
    Warning: Node "control:ctrl|alulogic[1]" is a latch
    Warning: Node "control:ctrl|pcwrite" is a latch
    Warning: Node "control:ctrl|pcwritecond" is a latch
    Warning: Node "control:ctrl|alulogic[0]" is a latch
    Warning: Node "control:ctrl|aluoutwrite" is a latch
    Warning: Node "control:ctrl|alusrcb[2]" is a latch
    Warning: Node "control:ctrl|aluop[1]" is a latch
    Warning: Node "control:ctrl|aluop[0]" is a latch
    Warning: Node "control:ctrl|aluop[2]" is a latch
    Warning: Node "control:ctrl|mdrwrite" is a latch
    Warning: Node "control:ctrl|irwrite" is a latch
    Warning: Node "control:ctrl|epcwrite" is a latch
    Warning: Node "control:ctrl|alusrca[1]" is a latch
    Warning: Node "control:ctrl|alusrca[0]" is a latch
    Warning: Node "control:ctrl|nextState[5]" is a latch
    Warning: Node "control:ctrl|nextState[4]" is a latch
    Warning: Node "control:ctrl|nextState[3]" is a latch
    Warning: Node "control:ctrl|nextState[2]" is a latch
    Warning: Node "control:ctrl|nextState[1]" is a latch
    Warning: Node "control:ctrl|nextState[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[1]" is a latch
    Warning: Node "control:ctrl|memrw" is a latch
    Warning: Node "control:ctrl|inccontrol" is a latch
    Warning: Node "control:ctrl|iord[2]" is a latch
    Warning: Node "control:ctrl|iord[0]" is a latch
    Warning: Node "control:ctrl|iord[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[1]" is a latch
    Warning: Node "control:ctrl|regwrite" is a latch
    Warning: Node "control:ctrl|dlrcontrol[1]" is a latch
    Warning: Node "control:ctrl|muxhigh" is a latch
    Warning: Node "control:ctrl|highwrite" is a latch
    Warning: Node "control:ctrl|memtoreg[0]" is a latch
    Warning: Node "control:ctrl|memtoreg[1]" is a latch
    Warning: Node "control:ctrl|memtoreg[2]" is a latch
    Warning: Node "control:ctrl|regdest[0]" is a latch
    Warning: Node "control:ctrl|regdest[1]" is a latch
    Warning: Node "control:ctrl|dsrcontrol[0]" is a latch
    Warning: Node "control:ctrl|mloadab" is a latch
    Warning: Node "control:ctrl|dloadab" is a latch
    Warning: Node "control:ctrl|shiftcontrol[0]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[2]" is a latch
    Warning: Node "control:ctrl|shiftcontrol[1]" is a latch
    Warning: Node "control:ctrl|shamtcontrol" is a latch
    Warning: Node "control:ctrl|dlrcontrol[0]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 40 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:ctrl|Equal1~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~3" as buffer
    Info: Detected gated clock "control:ctrl|WideOr26~0" as buffer
    Info: Detected gated clock "control:ctrl|Equal1~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~4" as buffer
    Info: Detected gated clock "control:ctrl|Equal3~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~5" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~2" as buffer
    Info: Detected gated clock "control:ctrl|WideOr28~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~21" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~7" as buffer
    Info: Detected gated clock "control:ctrl|WideOr7~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~6" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~1" as buffer
    Info: Detected gated clock "control:ctrl|Mux11~0" as buffer
    Info: Detected gated clock "control:ctrl|Mux5~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~2" as buffer
    Info: Detected gated clock "control:ctrl|Decoder2~8" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr84~1" as buffer
    Info: Detected ripple clock "control:ctrl|state[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state[1]" as buffer
    Info: Detected ripple clock "control:ctrl|state[2]" as buffer
    Info: Detected ripple clock "control:ctrl|state[3]" as buffer
    Info: Detected ripple clock "control:ctrl|state[4]" as buffer
    Info: Detected ripple clock "control:ctrl|state[5]" as buffer
    Info: Detected gated clock "control:ctrl|Mux6~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
Info: Clock "clk" has Internal fmax of 47.94 MHz between source register "control:ctrl|alusrcb[1]" and destination register "control:ctrl|nextState[4]" (period= 20.858 ns)
    Info: + Longest register to register delay is 8.856 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 39; REG Node = 'control:ctrl|alusrcb[1]'
        Info: 2: + IC(0.393 ns) + CELL(0.346 ns) = 0.739 ns; Loc. = LCCOMB_X6_Y13_N2; Fanout = 3; COMB Node = 'mux32_8x1:mux_alusrcb|out[0]~0'
        Info: 3: + IC(0.379 ns) + CELL(0.053 ns) = 1.171 ns; Loc. = LCCOMB_X6_Y13_N20; Fanout = 2; COMB Node = 'Ula32:alu|carry_temp[0]~1'
        Info: 4: + IC(0.253 ns) + CELL(0.228 ns) = 1.652 ns; Loc. = LCCOMB_X6_Y13_N24; Fanout = 5; COMB Node = 'Ula32:alu|carry_temp[1]~2'
        Info: 5: + IC(0.340 ns) + CELL(0.225 ns) = 2.217 ns; Loc. = LCCOMB_X5_Y13_N14; Fanout = 1; COMB Node = 'Ula32:alu|carry_temp[3]~23'
        Info: 6: + IC(0.295 ns) + CELL(0.053 ns) = 2.565 ns; Loc. = LCCOMB_X6_Y13_N0; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[3]~3'
        Info: 7: + IC(0.219 ns) + CELL(0.053 ns) = 2.837 ns; Loc. = LCCOMB_X6_Y13_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[5]~4'
        Info: 8: + IC(0.218 ns) + CELL(0.053 ns) = 3.108 ns; Loc. = LCCOMB_X6_Y13_N4; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[7]~5'
        Info: 9: + IC(0.208 ns) + CELL(0.053 ns) = 3.369 ns; Loc. = LCCOMB_X6_Y13_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[9]~6'
        Info: 10: + IC(0.211 ns) + CELL(0.053 ns) = 3.633 ns; Loc. = LCCOMB_X6_Y13_N28; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[11]~7'
        Info: 11: + IC(0.599 ns) + CELL(0.053 ns) = 4.285 ns; Loc. = LCCOMB_X6_Y11_N0; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[13]~8'
        Info: 12: + IC(0.227 ns) + CELL(0.053 ns) = 4.565 ns; Loc. = LCCOMB_X6_Y11_N20; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[15]~9'
        Info: 13: + IC(0.208 ns) + CELL(0.053 ns) = 4.826 ns; Loc. = LCCOMB_X6_Y11_N14; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[17]~10'
        Info: 14: + IC(0.208 ns) + CELL(0.053 ns) = 5.087 ns; Loc. = LCCOMB_X6_Y11_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[19]~11'
        Info: 15: + IC(0.213 ns) + CELL(0.053 ns) = 5.353 ns; Loc. = LCCOMB_X6_Y11_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[21]~12'
        Info: 16: + IC(0.221 ns) + CELL(0.053 ns) = 5.627 ns; Loc. = LCCOMB_X6_Y11_N4; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[23]~13'
        Info: 17: + IC(0.555 ns) + CELL(0.053 ns) = 6.235 ns; Loc. = LCCOMB_X6_Y10_N30; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[25]~14'
        Info: 18: + IC(0.228 ns) + CELL(0.053 ns) = 6.516 ns; Loc. = LCCOMB_X6_Y10_N0; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[27]~15'
        Info: 19: + IC(0.206 ns) + CELL(0.053 ns) = 6.775 ns; Loc. = LCCOMB_X6_Y10_N4; Fanout = 5; COMB Node = 'Ula32:alu|carry_temp[29]~16'
        Info: 20: + IC(0.235 ns) + CELL(0.053 ns) = 7.063 ns; Loc. = LCCOMB_X6_Y10_N26; Fanout = 8; COMB Node = 'Ula32:alu|carry_temp[30]~18'
        Info: 21: + IC(0.795 ns) + CELL(0.225 ns) = 8.083 ns; Loc. = LCCOMB_X3_Y11_N22; Fanout = 1; COMB Node = 'control:ctrl|Mux6~33'
        Info: 22: + IC(0.244 ns) + CELL(0.272 ns) = 8.599 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl|Mux1~4'
        Info: 23: + IC(0.204 ns) + CELL(0.053 ns) = 8.856 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
        Info: Total cell delay = 2.197 ns ( 24.81 % )
        Info: Total interconnect delay = 6.659 ns ( 75.19 % )
    Info: - Smallest clock skew is -0.777 ns
        Info: + Shortest clock path from clock "clk" to destination register is 5.581 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.931 ns) + CELL(0.712 ns) = 2.497 ns; Loc. = LCFF_X5_Y10_N15; Fanout = 19; REG Node = 'Instr_Reg:ir|Instr15_0[1]'
            Info: 3: + IC(0.000 ns) + CELL(0.241 ns) = 2.738 ns; Loc. = LCCOMB_X5_Y10_N14; Fanout = 2; COMB Node = 'control:ctrl|WideOr7~0'
            Info: 4: + IC(0.210 ns) + CELL(0.053 ns) = 3.001 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux5~7'
            Info: 5: + IC(1.453 ns) + CELL(0.000 ns) = 4.454 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl|Mux5~7clkctrl'
            Info: 6: + IC(0.902 ns) + CELL(0.225 ns) = 5.581 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
            Info: Total cell delay = 2.085 ns ( 37.36 % )
            Info: Total interconnect delay = 3.496 ns ( 62.64 % )
        Info: - Longest clock path from clock "clk" to source register is 6.358 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(1.232 ns) + CELL(0.712 ns) = 2.798 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 71; REG Node = 'control:ctrl|state[1]'
            Info: 3: + IC(0.833 ns) + CELL(0.225 ns) = 3.856 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 5; COMB Node = 'control:ctrl|Mux6~0'
            Info: 4: + IC(0.603 ns) + CELL(0.053 ns) = 4.512 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~0'
            Info: 5: + IC(0.860 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
            Info: 6: + IC(0.933 ns) + CELL(0.053 ns) = 6.358 ns; Loc. = LCCOMB_X7_Y13_N16; Fanout = 39; REG Node = 'control:ctrl|alusrcb[1]'
            Info: Total cell delay = 1.897 ns ( 29.84 % )
            Info: Total interconnect delay = 4.461 ns ( 70.16 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.796 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state[5]" and destination pin or register "control:ctrl|nextState[4]" for clock "clk" (Hold time is 4.668 ns)
    Info: + Largest clock skew is 6.262 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.665 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.986 ns) + CELL(0.712 ns) = 2.552 ns; Loc. = LCFF_X3_Y11_N5; Fanout = 63; REG Node = 'control:ctrl|state[2]'
            Info: 3: + IC(0.626 ns) + CELL(0.225 ns) = 3.403 ns; Loc. = LCCOMB_X3_Y10_N22; Fanout = 3; COMB Node = 'control:ctrl|WideOr84~2'
            Info: 4: + IC(0.541 ns) + CELL(0.346 ns) = 4.290 ns; Loc. = LCCOMB_X5_Y10_N26; Fanout = 1; COMB Node = 'control:ctrl|Mux5~2'
            Info: 5: + IC(0.242 ns) + CELL(0.228 ns) = 4.760 ns; Loc. = LCCOMB_X5_Y10_N20; Fanout = 2; COMB Node = 'control:ctrl|Mux11~0'
            Info: 6: + IC(1.053 ns) + CELL(0.272 ns) = 6.085 ns; Loc. = LCCOMB_X5_Y10_N4; Fanout = 1; COMB Node = 'control:ctrl|Mux5~7'
            Info: 7: + IC(1.453 ns) + CELL(0.000 ns) = 7.538 ns; Loc. = CLKCTRL_G0; Fanout = 5; COMB Node = 'control:ctrl|Mux5~7clkctrl'
            Info: 8: + IC(0.902 ns) + CELL(0.225 ns) = 8.665 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
            Info: Total cell delay = 2.862 ns ( 33.03 % )
            Info: Total interconnect delay = 5.803 ns ( 66.97 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.403 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
            Info: 2: + IC(0.931 ns) + CELL(0.618 ns) = 2.403 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 50; REG Node = 'control:ctrl|state[5]'
            Info: Total cell delay = 1.472 ns ( 61.26 % )
            Info: Total interconnect delay = 0.931 ns ( 38.74 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.500 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y10_N13; Fanout = 50; REG Node = 'control:ctrl|state[5]'
        Info: 2: + IC(0.886 ns) + CELL(0.357 ns) = 1.243 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 1; COMB Node = 'control:ctrl|Mux1~4'
        Info: 3: + IC(0.204 ns) + CELL(0.053 ns) = 1.500 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; REG Node = 'control:ctrl|nextState[4]'
        Info: Total cell delay = 0.410 ns ( 27.33 % )
        Info: Total interconnect delay = 1.090 ns ( 72.67 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "div:DIV|high[30]" (data pin = "reset", clock pin = "clk") is 10.417 ns
    Info: + Longest pin to register delay is 12.806 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 445; PIN Node = 'reset'
        Info: 2: + IC(4.029 ns) + CELL(0.516 ns) = 5.409 ns; Loc. = LCCOMB_X10_Y16_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~10'
        Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 5.444 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~14'
        Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 5.479 ns; Loc. = LCCOMB_X10_Y16_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~18'
        Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 5.514 ns; Loc. = LCCOMB_X10_Y16_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~22'
        Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 5.549 ns; Loc. = LCCOMB_X10_Y16_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~26'
        Info: 7: + IC(0.000 ns) + CELL(0.168 ns) = 5.717 ns; Loc. = LCCOMB_X10_Y16_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~30'
        Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 5.752 ns; Loc. = LCCOMB_X10_Y15_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~34'
        Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 5.787 ns; Loc. = LCCOMB_X10_Y15_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~38'
        Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 5.822 ns; Loc. = LCCOMB_X10_Y15_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~42'
        Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 5.857 ns; Loc. = LCCOMB_X10_Y15_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~46'
        Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 5.892 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~50'
        Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 5.927 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~54'
        Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 5.962 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~58'
        Info: 15: + IC(0.000 ns) + CELL(0.124 ns) = 6.086 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~62'
        Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 6.121 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~66'
        Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 6.156 ns; Loc. = LCCOMB_X10_Y15_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~70'
        Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 6.191 ns; Loc. = LCCOMB_X10_Y15_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~74'
        Info: 19: + IC(0.000 ns) + CELL(0.035 ns) = 6.226 ns; Loc. = LCCOMB_X10_Y15_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~78'
        Info: 20: + IC(0.000 ns) + CELL(0.035 ns) = 6.261 ns; Loc. = LCCOMB_X10_Y15_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~82'
        Info: 21: + IC(0.000 ns) + CELL(0.035 ns) = 6.296 ns; Loc. = LCCOMB_X10_Y15_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~86'
        Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 6.331 ns; Loc. = LCCOMB_X10_Y15_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~90'
        Info: 23: + IC(0.000 ns) + CELL(0.168 ns) = 6.499 ns; Loc. = LCCOMB_X10_Y15_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~94'
        Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 6.534 ns; Loc. = LCCOMB_X10_Y14_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~98'
        Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 6.569 ns; Loc. = LCCOMB_X10_Y14_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~102'
        Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 6.604 ns; Loc. = LCCOMB_X10_Y14_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~106'
        Info: 27: + IC(0.000 ns) + CELL(0.035 ns) = 6.639 ns; Loc. = LCCOMB_X10_Y14_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~110'
        Info: 28: + IC(0.000 ns) + CELL(0.035 ns) = 6.674 ns; Loc. = LCCOMB_X10_Y14_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~114'
        Info: 29: + IC(0.000 ns) + CELL(0.035 ns) = 6.709 ns; Loc. = LCCOMB_X10_Y14_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~118'
        Info: 30: + IC(0.000 ns) + CELL(0.035 ns) = 6.744 ns; Loc. = LCCOMB_X10_Y14_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~122'
        Info: 31: + IC(0.000 ns) + CELL(0.124 ns) = 6.868 ns; Loc. = LCCOMB_X10_Y14_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~126'
        Info: 32: + IC(0.000 ns) + CELL(0.035 ns) = 6.903 ns; Loc. = LCCOMB_X10_Y14_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~130'
        Info: 33: + IC(0.000 ns) + CELL(0.035 ns) = 6.938 ns; Loc. = LCCOMB_X10_Y14_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~134'
        Info: 34: + IC(0.000 ns) + CELL(0.035 ns) = 6.973 ns; Loc. = LCCOMB_X10_Y14_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~138'
        Info: 35: + IC(0.000 ns) + CELL(0.035 ns) = 7.008 ns; Loc. = LCCOMB_X10_Y14_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~142'
        Info: 36: + IC(0.000 ns) + CELL(0.035 ns) = 7.043 ns; Loc. = LCCOMB_X10_Y14_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~146'
        Info: 37: + IC(0.000 ns) + CELL(0.035 ns) = 7.078 ns; Loc. = LCCOMB_X10_Y14_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~150'
        Info: 38: + IC(0.000 ns) + CELL(0.035 ns) = 7.113 ns; Loc. = LCCOMB_X10_Y14_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~154'
        Info: 39: + IC(0.000 ns) + CELL(0.168 ns) = 7.281 ns; Loc. = LCCOMB_X10_Y14_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~158'
        Info: 40: + IC(0.000 ns) + CELL(0.035 ns) = 7.316 ns; Loc. = LCCOMB_X10_Y13_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~162'
        Info: 41: + IC(0.000 ns) + CELL(0.035 ns) = 7.351 ns; Loc. = LCCOMB_X10_Y13_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~166'
        Info: 42: + IC(0.000 ns) + CELL(0.035 ns) = 7.386 ns; Loc. = LCCOMB_X10_Y13_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~170'
        Info: 43: + IC(0.000 ns) + CELL(0.035 ns) = 7.421 ns; Loc. = LCCOMB_X10_Y13_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~174'
        Info: 44: + IC(0.000 ns) + CELL(0.035 ns) = 7.456 ns; Loc. = LCCOMB_X10_Y13_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~178'
        Info: 45: + IC(0.000 ns) + CELL(0.035 ns) = 7.491 ns; Loc. = LCCOMB_X10_Y13_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~182'
        Info: 46: + IC(0.000 ns) + CELL(0.035 ns) = 7.526 ns; Loc. = LCCOMB_X10_Y13_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~186'
        Info: 47: + IC(0.000 ns) + CELL(0.124 ns) = 7.650 ns; Loc. = LCCOMB_X10_Y13_N14; Fanout = 2; COMB Node = 'div:DIV|Add2~190'
        Info: 48: + IC(0.000 ns) + CELL(0.035 ns) = 7.685 ns; Loc. = LCCOMB_X10_Y13_N16; Fanout = 2; COMB Node = 'div:DIV|Add2~194'
        Info: 49: + IC(0.000 ns) + CELL(0.035 ns) = 7.720 ns; Loc. = LCCOMB_X10_Y13_N18; Fanout = 2; COMB Node = 'div:DIV|Add2~198'
        Info: 50: + IC(0.000 ns) + CELL(0.035 ns) = 7.755 ns; Loc. = LCCOMB_X10_Y13_N20; Fanout = 2; COMB Node = 'div:DIV|Add2~202'
        Info: 51: + IC(0.000 ns) + CELL(0.035 ns) = 7.790 ns; Loc. = LCCOMB_X10_Y13_N22; Fanout = 2; COMB Node = 'div:DIV|Add2~206'
        Info: 52: + IC(0.000 ns) + CELL(0.035 ns) = 7.825 ns; Loc. = LCCOMB_X10_Y13_N24; Fanout = 2; COMB Node = 'div:DIV|Add2~210'
        Info: 53: + IC(0.000 ns) + CELL(0.035 ns) = 7.860 ns; Loc. = LCCOMB_X10_Y13_N26; Fanout = 2; COMB Node = 'div:DIV|Add2~214'
        Info: 54: + IC(0.000 ns) + CELL(0.035 ns) = 7.895 ns; Loc. = LCCOMB_X10_Y13_N28; Fanout = 2; COMB Node = 'div:DIV|Add2~218'
        Info: 55: + IC(0.000 ns) + CELL(0.168 ns) = 8.063 ns; Loc. = LCCOMB_X10_Y13_N30; Fanout = 2; COMB Node = 'div:DIV|Add2~222'
        Info: 56: + IC(0.000 ns) + CELL(0.035 ns) = 8.098 ns; Loc. = LCCOMB_X10_Y12_N0; Fanout = 2; COMB Node = 'div:DIV|Add2~226'
        Info: 57: + IC(0.000 ns) + CELL(0.035 ns) = 8.133 ns; Loc. = LCCOMB_X10_Y12_N2; Fanout = 2; COMB Node = 'div:DIV|Add2~230'
        Info: 58: + IC(0.000 ns) + CELL(0.035 ns) = 8.168 ns; Loc. = LCCOMB_X10_Y12_N4; Fanout = 2; COMB Node = 'div:DIV|Add2~234'
        Info: 59: + IC(0.000 ns) + CELL(0.035 ns) = 8.203 ns; Loc. = LCCOMB_X10_Y12_N6; Fanout = 2; COMB Node = 'div:DIV|Add2~238'
        Info: 60: + IC(0.000 ns) + CELL(0.035 ns) = 8.238 ns; Loc. = LCCOMB_X10_Y12_N8; Fanout = 2; COMB Node = 'div:DIV|Add2~242'
        Info: 61: + IC(0.000 ns) + CELL(0.035 ns) = 8.273 ns; Loc. = LCCOMB_X10_Y12_N10; Fanout = 2; COMB Node = 'div:DIV|Add2~246'
        Info: 62: + IC(0.000 ns) + CELL(0.035 ns) = 8.308 ns; Loc. = LCCOMB_X10_Y12_N12; Fanout = 2; COMB Node = 'div:DIV|Add2~250'
        Info: 63: + IC(0.000 ns) + CELL(0.124 ns) = 8.432 ns; Loc. = LCCOMB_X10_Y12_N14; Fanout = 1; COMB Node = 'div:DIV|Add2~254'
        Info: 64: + IC(0.000 ns) + CELL(0.125 ns) = 8.557 ns; Loc. = LCCOMB_X10_Y12_N16; Fanout = 160; COMB Node = 'div:DIV|Add2~257'
        Info: 65: + IC(1.268 ns) + CELL(0.545 ns) = 10.370 ns; Loc. = LCCOMB_X7_Y17_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~2'
        Info: 66: + IC(0.000 ns) + CELL(0.035 ns) = 10.405 ns; Loc. = LCCOMB_X7_Y17_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~6'
        Info: 67: + IC(0.000 ns) + CELL(0.035 ns) = 10.440 ns; Loc. = LCCOMB_X7_Y17_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~10'
        Info: 68: + IC(0.000 ns) + CELL(0.035 ns) = 10.475 ns; Loc. = LCCOMB_X7_Y17_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~14'
        Info: 69: + IC(0.000 ns) + CELL(0.035 ns) = 10.510 ns; Loc. = LCCOMB_X7_Y17_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~18'
        Info: 70: + IC(0.000 ns) + CELL(0.035 ns) = 10.545 ns; Loc. = LCCOMB_X7_Y17_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~22'
        Info: 71: + IC(0.000 ns) + CELL(0.035 ns) = 10.580 ns; Loc. = LCCOMB_X7_Y17_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~26'
        Info: 72: + IC(0.000 ns) + CELL(0.124 ns) = 10.704 ns; Loc. = LCCOMB_X7_Y17_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~30'
        Info: 73: + IC(0.000 ns) + CELL(0.035 ns) = 10.739 ns; Loc. = LCCOMB_X7_Y17_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~34'
        Info: 74: + IC(0.000 ns) + CELL(0.035 ns) = 10.774 ns; Loc. = LCCOMB_X7_Y17_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~38'
        Info: 75: + IC(0.000 ns) + CELL(0.035 ns) = 10.809 ns; Loc. = LCCOMB_X7_Y17_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~42'
        Info: 76: + IC(0.000 ns) + CELL(0.035 ns) = 10.844 ns; Loc. = LCCOMB_X7_Y17_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~46'
        Info: 77: + IC(0.000 ns) + CELL(0.035 ns) = 10.879 ns; Loc. = LCCOMB_X7_Y17_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~50'
        Info: 78: + IC(0.000 ns) + CELL(0.035 ns) = 10.914 ns; Loc. = LCCOMB_X7_Y17_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~54'
        Info: 79: + IC(0.000 ns) + CELL(0.035 ns) = 10.949 ns; Loc. = LCCOMB_X7_Y17_N28; Fanout = 2; COMB Node = 'div:DIV|Add5~58'
        Info: 80: + IC(0.000 ns) + CELL(0.168 ns) = 11.117 ns; Loc. = LCCOMB_X7_Y17_N30; Fanout = 2; COMB Node = 'div:DIV|Add5~62'
        Info: 81: + IC(0.000 ns) + CELL(0.035 ns) = 11.152 ns; Loc. = LCCOMB_X7_Y16_N0; Fanout = 2; COMB Node = 'div:DIV|Add5~66'
        Info: 82: + IC(0.000 ns) + CELL(0.035 ns) = 11.187 ns; Loc. = LCCOMB_X7_Y16_N2; Fanout = 2; COMB Node = 'div:DIV|Add5~70'
        Info: 83: + IC(0.000 ns) + CELL(0.035 ns) = 11.222 ns; Loc. = LCCOMB_X7_Y16_N4; Fanout = 2; COMB Node = 'div:DIV|Add5~74'
        Info: 84: + IC(0.000 ns) + CELL(0.035 ns) = 11.257 ns; Loc. = LCCOMB_X7_Y16_N6; Fanout = 2; COMB Node = 'div:DIV|Add5~78'
        Info: 85: + IC(0.000 ns) + CELL(0.035 ns) = 11.292 ns; Loc. = LCCOMB_X7_Y16_N8; Fanout = 2; COMB Node = 'div:DIV|Add5~82'
        Info: 86: + IC(0.000 ns) + CELL(0.035 ns) = 11.327 ns; Loc. = LCCOMB_X7_Y16_N10; Fanout = 2; COMB Node = 'div:DIV|Add5~86'
        Info: 87: + IC(0.000 ns) + CELL(0.035 ns) = 11.362 ns; Loc. = LCCOMB_X7_Y16_N12; Fanout = 2; COMB Node = 'div:DIV|Add5~90'
        Info: 88: + IC(0.000 ns) + CELL(0.124 ns) = 11.486 ns; Loc. = LCCOMB_X7_Y16_N14; Fanout = 2; COMB Node = 'div:DIV|Add5~94'
        Info: 89: + IC(0.000 ns) + CELL(0.035 ns) = 11.521 ns; Loc. = LCCOMB_X7_Y16_N16; Fanout = 2; COMB Node = 'div:DIV|Add5~98'
        Info: 90: + IC(0.000 ns) + CELL(0.035 ns) = 11.556 ns; Loc. = LCCOMB_X7_Y16_N18; Fanout = 2; COMB Node = 'div:DIV|Add5~102'
        Info: 91: + IC(0.000 ns) + CELL(0.035 ns) = 11.591 ns; Loc. = LCCOMB_X7_Y16_N20; Fanout = 2; COMB Node = 'div:DIV|Add5~106'
        Info: 92: + IC(0.000 ns) + CELL(0.035 ns) = 11.626 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 2; COMB Node = 'div:DIV|Add5~110'
        Info: 93: + IC(0.000 ns) + CELL(0.035 ns) = 11.661 ns; Loc. = LCCOMB_X7_Y16_N24; Fanout = 2; COMB Node = 'div:DIV|Add5~114'
        Info: 94: + IC(0.000 ns) + CELL(0.035 ns) = 11.696 ns; Loc. = LCCOMB_X7_Y16_N26; Fanout = 2; COMB Node = 'div:DIV|Add5~118'
        Info: 95: + IC(0.000 ns) + CELL(0.125 ns) = 11.821 ns; Loc. = LCCOMB_X7_Y16_N28; Fanout = 1; COMB Node = 'div:DIV|Add5~121'
        Info: 96: + IC(0.777 ns) + CELL(0.053 ns) = 12.651 ns; Loc. = LCCOMB_X9_Y17_N28; Fanout = 1; COMB Node = 'div:DIV|high[30]~feeder'
        Info: 97: + IC(0.000 ns) + CELL(0.155 ns) = 12.806 ns; Loc. = LCFF_X9_Y17_N29; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 6.732 ns ( 52.57 % )
        Info: Total interconnect delay = 6.074 ns ( 47.43 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.479 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.664 ns) + CELL(0.618 ns) = 2.479 ns; Loc. = LCFF_X9_Y17_N29; Fanout = 1; REG Node = 'div:DIV|high[30]'
        Info: Total cell delay = 1.472 ns ( 59.38 % )
        Info: Total interconnect delay = 1.007 ns ( 40.62 % )
Info: tco from clock "clk" to destination pin "mem_adress_in[16]" through register "control:ctrl|iord[1]" is 15.430 ns
    Info: + Longest clock path from clock "clk" to source register is 6.356 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(1.232 ns) + CELL(0.712 ns) = 2.798 ns; Loc. = LCFF_X6_Y12_N21; Fanout = 71; REG Node = 'control:ctrl|state[1]'
        Info: 3: + IC(0.833 ns) + CELL(0.225 ns) = 3.856 ns; Loc. = LCCOMB_X3_Y10_N28; Fanout = 5; COMB Node = 'control:ctrl|Mux6~0'
        Info: 4: + IC(0.603 ns) + CELL(0.053 ns) = 4.512 ns; Loc. = LCCOMB_X2_Y11_N26; Fanout = 1; COMB Node = 'control:ctrl|Decoder2~0'
        Info: 5: + IC(0.860 ns) + CELL(0.000 ns) = 5.372 ns; Loc. = CLKCTRL_G2; Fanout = 42; COMB Node = 'control:ctrl|Decoder2~0clkctrl'
        Info: 6: + IC(0.931 ns) + CELL(0.053 ns) = 6.356 ns; Loc. = LCCOMB_X5_Y12_N26; Fanout = 10; REG Node = 'control:ctrl|iord[1]'
        Info: Total cell delay = 1.897 ns ( 29.85 % )
        Info: Total interconnect delay = 4.459 ns ( 70.15 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 9.074 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X5_Y12_N26; Fanout = 10; REG Node = 'control:ctrl|iord[1]'
        Info: 2: + IC(1.757 ns) + CELL(0.366 ns) = 2.123 ns; Loc. = LCCOMB_X7_Y11_N24; Fanout = 24; COMB Node = 'mux32_8x1:mux_iord|out[14]~8'
        Info: 3: + IC(2.761 ns) + CELL(0.346 ns) = 5.230 ns; Loc. = LCCOMB_X23_Y15_N18; Fanout = 1; COMB Node = 'mux32_8x1:mux_iord|out[16]~18'
        Info: 4: + IC(1.862 ns) + CELL(1.982 ns) = 9.074 ns; Loc. = PIN_AA6; Fanout = 0; PIN Node = 'mem_adress_in[16]'
        Info: Total cell delay = 2.694 ns ( 29.69 % )
        Info: Total interconnect delay = 6.380 ns ( 70.31 % )
Info: th for register "div:DIV|dividend[2]" (data pin = "reset", clock pin = "clk") is -2.389 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.482 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 19; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1952; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.667 ns) + CELL(0.618 ns) = 2.482 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 6; REG Node = 'div:DIV|dividend[2]'
        Info: Total cell delay = 1.472 ns ( 59.31 % )
        Info: Total interconnect delay = 1.010 ns ( 40.69 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 5.020 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 445; PIN Node = 'reset'
        Info: 2: + IC(3.948 ns) + CELL(0.053 ns) = 4.865 ns; Loc. = LCCOMB_X9_Y16_N0; Fanout = 1; COMB Node = 'div:DIV|dividend~122'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.020 ns; Loc. = LCFF_X9_Y16_N1; Fanout = 6; REG Node = 'div:DIV|dividend[2]'
        Info: Total cell delay = 1.072 ns ( 21.35 % )
        Info: Total interconnect delay = 3.948 ns ( 78.65 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 231 megabytes
    Info: Processing ended: Fri May 17 14:39:28 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:04


