============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 23 2025  11:18:45 am
  Module:                 udma_subsystem
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                 Pin                               Type             Fanout Load Slew Delay Arrival   
                                                  (Domain)                 (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------------------------
(clock clk)                               launch                                                 0 R 
i_udmacore_u_udma_ctrl_r_rst_reg[19]/CP                                            0    +0       0 R 
i_udmacore_u_udma_ctrl_r_rst_reg[19]/Q    DFCNQD0BWP16P90(timing)        1  1.3   22  +103     103 F 
g302147/A2                                                                              +0     103   
g302147/ZN                                AOI222D0BWP16P90(timing)       1  1.2  102   +64     167 R 
g301741/A1                                                                              +0     167   
g301741/ZN                                ND4D0BWP16P90(timing)          1  1.2   76   +81     249 F 
g301544/A1                                                                              +0     249   
g301544/ZN                                NR3D0BWP16P90(timing)          1  1.2   59   +62     311 R 
g301313/A1                                                                              +0     311   
g301313/ZN                                ND4D0BWP16P90(timing)          1  1.2   71   +68     378 F 
g301101/C                                                                               +0     378   
g301101/ZN                                AOI221D0BWP16P90(timing)       1  1.2   89   +73     452 R 
g301017/A1                                                                              +0     452   
g301017/Z                                 AN4D0BWP16P90(timing)          1  1.2   28   +90     542 R 
g300832/A1                                                                              +0     542   
g300832/ZN                                ND4D0BWP16P90(timing)          1  0.8   57   +48     590 F 
udma_apb_prdata[19]                       interconnect                            57    +0     590 F 
                                          out port                                      +0     590 F 
(fp.sdc_line_36_930_1)                    ext delay                                   +500    1090 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                               capture                                             2000 R 
-----------------------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :     910ps 
Start-point  : i_udmacore_u_udma_ctrl_r_rst_reg[19]/CP
End-point    : udma_apb_prdata[19]

