
../repos/coreutils/src/cksum:     file format elf32-littlearm


Disassembly of section .init:

00011110 <.init>:
   11110:	push	{r3, lr}
   11114:	bl	1146c <__assert_fail@plt+0x48>
   11118:	pop	{r3, pc}

Disassembly of section .plt:

0001111c <fdopen@plt-0x14>:
   1111c:	push	{lr}		; (str lr, [sp, #-4]!)
   11120:	ldr	lr, [pc, #4]	; 1112c <fdopen@plt-0x4>
   11124:	add	lr, pc, lr
   11128:	ldr	pc, [lr, #8]!
   1112c:	ldrdeq	r5, [r3], -r4

00011130 <fdopen@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #217088	; 0x35000
   11138:	ldr	pc, [ip, #3796]!	; 0xed4

0001113c <calloc@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #217088	; 0x35000
   11144:	ldr	pc, [ip, #3788]!	; 0xecc

00011148 <fputs_unlocked@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #217088	; 0x35000
   11150:	ldr	pc, [ip, #3780]!	; 0xec4

00011154 <raise@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #217088	; 0x35000
   1115c:	ldr	pc, [ip, #3772]!	; 0xebc

00011160 <__getdelim@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #217088	; 0x35000
   11168:	ldr	pc, [ip, #3764]!	; 0xeb4

0001116c <strcmp@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #217088	; 0x35000
   11174:	ldr	pc, [ip, #3756]!	; 0xeac

00011178 <posix_fadvise64@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #217088	; 0x35000
   11180:	ldr	pc, [ip, #3748]!	; 0xea4

00011184 <fflush@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #217088	; 0x35000
   1118c:	ldr	pc, [ip, #3740]!	; 0xe9c

00011190 <memmove@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #217088	; 0x35000
   11198:	ldr	pc, [ip, #3732]!	; 0xe94

0001119c <free@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #217088	; 0x35000
   111a4:	ldr	pc, [ip, #3724]!	; 0xe8c

000111a8 <ferror@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #217088	; 0x35000
   111b0:	ldr	pc, [ip, #3716]!	; 0xe84

000111b4 <_exit@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #217088	; 0x35000
   111bc:	ldr	pc, [ip, #3708]!	; 0xe7c

000111c0 <memcpy@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #217088	; 0x35000
   111c8:	ldr	pc, [ip, #3700]!	; 0xe74

000111cc <__strtoull_internal@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #217088	; 0x35000
   111d4:	ldr	pc, [ip, #3692]!	; 0xe6c

000111d8 <mbsinit@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #217088	; 0x35000
   111e0:	ldr	pc, [ip, #3684]!	; 0xe64

000111e4 <dcgettext@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #217088	; 0x35000
   111ec:	ldr	pc, [ip, #3676]!	; 0xe5c

000111f0 <realloc@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #217088	; 0x35000
   111f8:	ldr	pc, [ip, #3668]!	; 0xe54

000111fc <textdomain@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #217088	; 0x35000
   11204:	ldr	pc, [ip, #3660]!	; 0xe4c

00011208 <iswprint@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #217088	; 0x35000
   11210:	ldr	pc, [ip, #3652]!	; 0xe44

00011214 <fwrite@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #217088	; 0x35000
   1121c:	ldr	pc, [ip, #3644]!	; 0xe3c

00011220 <lseek64@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #217088	; 0x35000
   11228:	ldr	pc, [ip, #3636]!	; 0xe34

0001122c <__ctype_get_mb_cur_max@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #217088	; 0x35000
   11234:	ldr	pc, [ip, #3628]!	; 0xe2c

00011238 <fread@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #217088	; 0x35000
   11240:	ldr	pc, [ip, #3620]!	; 0xe24

00011244 <__fpending@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #217088	; 0x35000
   1124c:	ldr	pc, [ip, #3612]!	; 0xe1c

00011250 <mbrtowc@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #217088	; 0x35000
   11258:	ldr	pc, [ip, #3604]!	; 0xe14

0001125c <error@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #217088	; 0x35000
   11264:	ldr	pc, [ip, #3596]!	; 0xe0c

00011268 <getenv@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #217088	; 0x35000
   11270:	ldr	pc, [ip, #3588]!	; 0xe04

00011274 <malloc@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #217088	; 0x35000
   1127c:	ldr	pc, [ip, #3580]!	; 0xdfc

00011280 <__libc_start_main@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #217088	; 0x35000
   11288:	ldr	pc, [ip, #3572]!	; 0xdf4

0001128c <__freading@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #217088	; 0x35000
   11294:	ldr	pc, [ip, #3564]!	; 0xdec

00011298 <__ctype_tolower_loc@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #217088	; 0x35000
   112a0:	ldr	pc, [ip, #3556]!	; 0xde4

000112a4 <__gmon_start__@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #217088	; 0x35000
   112ac:	ldr	pc, [ip, #3548]!	; 0xddc

000112b0 <getopt_long@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #217088	; 0x35000
   112b8:	ldr	pc, [ip, #3540]!	; 0xdd4

000112bc <__ctype_b_loc@plt>:
   112bc:	add	ip, pc, #0, 12
   112c0:	add	ip, ip, #217088	; 0x35000
   112c4:	ldr	pc, [ip, #3532]!	; 0xdcc

000112c8 <exit@plt>:
   112c8:	add	ip, pc, #0, 12
   112cc:	add	ip, ip, #217088	; 0x35000
   112d0:	ldr	pc, [ip, #3524]!	; 0xdc4

000112d4 <feof@plt>:
   112d4:	add	ip, pc, #0, 12
   112d8:	add	ip, ip, #217088	; 0x35000
   112dc:	ldr	pc, [ip, #3516]!	; 0xdbc

000112e0 <bcmp@plt>:
   112e0:	add	ip, pc, #0, 12
   112e4:	add	ip, ip, #217088	; 0x35000
   112e8:	ldr	pc, [ip, #3508]!	; 0xdb4

000112ec <strlen@plt>:
   112ec:	add	ip, pc, #0, 12
   112f0:	add	ip, ip, #217088	; 0x35000
   112f4:	ldr	pc, [ip, #3500]!	; 0xdac

000112f8 <strchr@plt>:
   112f8:	add	ip, pc, #0, 12
   112fc:	add	ip, ip, #217088	; 0x35000
   11300:	ldr	pc, [ip, #3492]!	; 0xda4

00011304 <__errno_location@plt>:
   11304:	add	ip, pc, #0, 12
   11308:	add	ip, ip, #217088	; 0x35000
   1130c:	ldr	pc, [ip, #3484]!	; 0xd9c

00011310 <__sprintf_chk@plt>:
   11310:	add	ip, pc, #0, 12
   11314:	add	ip, ip, #217088	; 0x35000
   11318:	ldr	pc, [ip, #3476]!	; 0xd94

0001131c <__cxa_atexit@plt>:
   1131c:	add	ip, pc, #0, 12
   11320:	add	ip, ip, #217088	; 0x35000
   11324:	ldr	pc, [ip, #3468]!	; 0xd8c

00011328 <setvbuf@plt>:
   11328:	add	ip, pc, #0, 12
   1132c:	add	ip, ip, #217088	; 0x35000
   11330:	ldr	pc, [ip, #3460]!	; 0xd84

00011334 <memset@plt>:
   11334:	add	ip, pc, #0, 12
   11338:	add	ip, ip, #217088	; 0x35000
   1133c:	ldr	pc, [ip, #3452]!	; 0xd7c

00011340 <__printf_chk@plt>:
   11340:	add	ip, pc, #0, 12
   11344:	add	ip, ip, #217088	; 0x35000
   11348:	ldr	pc, [ip, #3444]!	; 0xd74

0001134c <fileno@plt>:
   1134c:	add	ip, pc, #0, 12
   11350:	add	ip, ip, #217088	; 0x35000
   11354:	ldr	pc, [ip, #3436]!	; 0xd6c

00011358 <__fprintf_chk@plt>:
   11358:	add	ip, pc, #0, 12
   1135c:	add	ip, ip, #217088	; 0x35000
   11360:	ldr	pc, [ip, #3428]!	; 0xd64

00011364 <fclose@plt>:
   11364:	add	ip, pc, #0, 12
   11368:	add	ip, ip, #217088	; 0x35000
   1136c:	ldr	pc, [ip, #3420]!	; 0xd5c

00011370 <fseeko64@plt>:
   11370:	add	ip, pc, #0, 12
   11374:	add	ip, ip, #217088	; 0x35000
   11378:	ldr	pc, [ip, #3412]!	; 0xd54

0001137c <fcntl64@plt>:
   1137c:	add	ip, pc, #0, 12
   11380:	add	ip, ip, #217088	; 0x35000
   11384:	ldr	pc, [ip, #3404]!	; 0xd4c

00011388 <__overflow@plt>:
   11388:	add	ip, pc, #0, 12
   1138c:	add	ip, ip, #217088	; 0x35000
   11390:	ldr	pc, [ip, #3396]!	; 0xd44

00011394 <setlocale@plt>:
   11394:	add	ip, pc, #0, 12
   11398:	add	ip, ip, #217088	; 0x35000
   1139c:	ldr	pc, [ip, #3388]!	; 0xd3c

000113a0 <strrchr@plt>:
   113a0:	add	ip, pc, #0, 12
   113a4:	add	ip, ip, #217088	; 0x35000
   113a8:	ldr	pc, [ip, #3380]!	; 0xd34

000113ac <nl_langinfo@plt>:
   113ac:	add	ip, pc, #0, 12
   113b0:	add	ip, ip, #217088	; 0x35000
   113b4:	ldr	pc, [ip, #3372]!	; 0xd2c

000113b8 <localeconv@plt>:
   113b8:	add	ip, pc, #0, 12
   113bc:	add	ip, ip, #217088	; 0x35000
   113c0:	ldr	pc, [ip, #3364]!	; 0xd24

000113c4 <clearerr_unlocked@plt>:
   113c4:	add	ip, pc, #0, 12
   113c8:	add	ip, ip, #217088	; 0x35000
   113cc:	ldr	pc, [ip, #3356]!	; 0xd1c

000113d0 <fopen64@plt>:
   113d0:	add	ip, pc, #0, 12
   113d4:	add	ip, ip, #217088	; 0x35000
   113d8:	ldr	pc, [ip, #3348]!	; 0xd14

000113dc <bindtextdomain@plt>:
   113dc:	add	ip, pc, #0, 12
   113e0:	add	ip, ip, #217088	; 0x35000
   113e4:	ldr	pc, [ip, #3340]!	; 0xd0c

000113e8 <fread_unlocked@plt>:
   113e8:	add	ip, pc, #0, 12
   113ec:	add	ip, ip, #217088	; 0x35000
   113f0:	ldr	pc, [ip, #3332]!	; 0xd04

000113f4 <strncmp@plt>:
   113f4:	add	ip, pc, #0, 12
   113f8:	add	ip, ip, #217088	; 0x35000
   113fc:	ldr	pc, [ip, #3324]!	; 0xcfc

00011400 <abort@plt>:
   11400:	add	ip, pc, #0, 12
   11404:	add	ip, ip, #217088	; 0x35000
   11408:	ldr	pc, [ip, #3316]!	; 0xcf4

0001140c <close@plt>:
   1140c:	add	ip, pc, #0, 12
   11410:	add	ip, ip, #217088	; 0x35000
   11414:	ldr	pc, [ip, #3308]!	; 0xcec

00011418 <dcngettext@plt>:
   11418:	add	ip, pc, #0, 12
   1141c:	add	ip, ip, #217088	; 0x35000
   11420:	ldr	pc, [ip, #3300]!	; 0xce4

00011424 <__assert_fail@plt>:
   11424:	add	ip, pc, #0, 12
   11428:	add	ip, ip, #217088	; 0x35000
   1142c:	ldr	pc, [ip, #3292]!	; 0xcdc

Disassembly of section .text:

00011430 <.text>:
   11430:	mov	fp, #0
   11434:	mov	lr, #0
   11438:	pop	{r1}		; (ldr r1, [sp], #4)
   1143c:	mov	r2, sp
   11440:	push	{r2}		; (str r2, [sp, #-4]!)
   11444:	push	{r0}		; (str r0, [sp, #-4]!)
   11448:	ldr	ip, [pc, #16]	; 11460 <__assert_fail@plt+0x3c>
   1144c:	push	{ip}		; (str ip, [sp, #-4]!)
   11450:	ldr	r0, [pc, #12]	; 11464 <__assert_fail@plt+0x40>
   11454:	ldr	r3, [pc, #12]	; 11468 <__assert_fail@plt+0x44>
   11458:	bl	11280 <__libc_start_main@plt>
   1145c:	bl	11400 <abort@plt>
   11460:	strheq	r3, [r3], -r0
   11464:			; <UNDEFINED> instruction: 0x000118b4
   11468:	andeq	r3, r3, r0, asr r0
   1146c:	ldr	r3, [pc, #20]	; 11488 <__assert_fail@plt+0x64>
   11470:	ldr	r2, [pc, #20]	; 1148c <__assert_fail@plt+0x68>
   11474:	add	r3, pc, r3
   11478:	ldr	r2, [r3, r2]
   1147c:	cmp	r2, #0
   11480:	bxeq	lr
   11484:	b	112a4 <__gmon_start__@plt>
   11488:	andeq	r5, r3, r4, lsl #23
   1148c:	andeq	r0, r0, ip, lsl #2
   11490:	ldr	r0, [pc, #24]	; 114b0 <__assert_fail@plt+0x8c>
   11494:	ldr	r3, [pc, #24]	; 114b4 <__assert_fail@plt+0x90>
   11498:	cmp	r3, r0
   1149c:	bxeq	lr
   114a0:	ldr	r3, [pc, #16]	; 114b8 <__assert_fail@plt+0x94>
   114a4:	cmp	r3, #0
   114a8:	bxeq	lr
   114ac:	bx	r3
   114b0:	andeq	r7, r4, r0, ror r1
   114b4:	andeq	r7, r4, r0, ror r1
   114b8:	andeq	r0, r0, r0
   114bc:	ldr	r0, [pc, #36]	; 114e8 <__assert_fail@plt+0xc4>
   114c0:	ldr	r1, [pc, #36]	; 114ec <__assert_fail@plt+0xc8>
   114c4:	sub	r1, r1, r0
   114c8:	asr	r1, r1, #2
   114cc:	add	r1, r1, r1, lsr #31
   114d0:	asrs	r1, r1, #1
   114d4:	bxeq	lr
   114d8:	ldr	r3, [pc, #16]	; 114f0 <__assert_fail@plt+0xcc>
   114dc:	cmp	r3, #0
   114e0:	bxeq	lr
   114e4:	bx	r3
   114e8:	andeq	r7, r4, r0, ror r1
   114ec:	andeq	r7, r4, r0, ror r1
   114f0:	andeq	r0, r0, r0
   114f4:	push	{r4, lr}
   114f8:	ldr	r4, [pc, #24]	; 11518 <__assert_fail@plt+0xf4>
   114fc:	ldrb	r3, [r4]
   11500:	cmp	r3, #0
   11504:	popne	{r4, pc}
   11508:	bl	11490 <__assert_fail@plt+0x6c>
   1150c:	mov	r3, #1
   11510:	strb	r3, [r4]
   11514:	pop	{r4, pc}
   11518:	muleq	r4, r4, r1
   1151c:	b	114bc <__assert_fail@plt+0x98>
   11520:	push	{fp, lr}
   11524:	mov	fp, sp
   11528:	sub	sp, sp, #56	; 0x38
   1152c:	mov	r4, r0
   11530:	cmp	r0, #0
   11534:	bne	11870 <__assert_fail@plt+0x44c>
   11538:	movw	r1, #12547	; 0x3103
   1153c:	mov	r0, #0
   11540:	mov	r2, #5
   11544:	movt	r1, #3
   11548:	bl	111e4 <dcgettext@plt>
   1154c:	mov	r1, r0
   11550:	movw	r0, #29124	; 0x71c4
   11554:	movt	r0, #4
   11558:	ldr	r2, [r0]
   1155c:	mov	r0, #1
   11560:	bl	11340 <__printf_chk@plt>
   11564:	movw	r1, #12580	; 0x3124
   11568:	mov	r0, #0
   1156c:	mov	r2, #5
   11570:	movt	r1, #3
   11574:	bl	111e4 <dcgettext@plt>
   11578:	movw	r7, #29068	; 0x718c
   1157c:	movt	r7, #4
   11580:	ldr	r1, [r7]
   11584:	bl	11148 <fputs_unlocked@plt>
   11588:	movw	r1, #15097	; 0x3af9
   1158c:	mov	r0, #0
   11590:	mov	r2, #5
   11594:	movt	r1, #3
   11598:	bl	111e4 <dcgettext@plt>
   1159c:	ldr	r1, [r7]
   115a0:	bl	11148 <fputs_unlocked@plt>
   115a4:	movw	r1, #15153	; 0x3b31
   115a8:	mov	r0, #0
   115ac:	mov	r2, #5
   115b0:	movt	r1, #3
   115b4:	bl	111e4 <dcgettext@plt>
   115b8:	ldr	r1, [r7]
   115bc:	bl	11148 <fputs_unlocked@plt>
   115c0:	movw	r1, #12649	; 0x3169
   115c4:	mov	r0, #0
   115c8:	mov	r2, #5
   115cc:	movt	r1, #3
   115d0:	bl	111e4 <dcgettext@plt>
   115d4:	ldr	r1, [r7]
   115d8:	bl	11148 <fputs_unlocked@plt>
   115dc:	movw	r1, #12724	; 0x31b4
   115e0:	mov	r0, #0
   115e4:	mov	r2, #5
   115e8:	movt	r1, #3
   115ec:	bl	111e4 <dcgettext@plt>
   115f0:	ldr	r1, [r7]
   115f4:	bl	11148 <fputs_unlocked@plt>
   115f8:	movw	r1, #12794	; 0x31fa
   115fc:	mov	r0, #0
   11600:	mov	r2, #5
   11604:	movt	r1, #3
   11608:	bl	111e4 <dcgettext@plt>
   1160c:	ldr	r1, [r7]
   11610:	bl	11148 <fputs_unlocked@plt>
   11614:	movw	r1, #12945	; 0x3291
   11618:	mov	r0, #0
   1161c:	mov	r2, #5
   11620:	movt	r1, #3
   11624:	bl	111e4 <dcgettext@plt>
   11628:	ldr	r1, [r7]
   1162c:	bl	11148 <fputs_unlocked@plt>
   11630:	movw	r1, #13012	; 0x32d4
   11634:	mov	r0, #0
   11638:	mov	r2, #5
   1163c:	movt	r1, #3
   11640:	bl	111e4 <dcgettext@plt>
   11644:	ldr	r1, [r7]
   11648:	bl	11148 <fputs_unlocked@plt>
   1164c:	movw	r1, #13091	; 0x3323
   11650:	mov	r0, #0
   11654:	mov	r2, #5
   11658:	movt	r1, #3
   1165c:	bl	111e4 <dcgettext@plt>
   11660:	ldr	r1, [r7]
   11664:	bl	11148 <fputs_unlocked@plt>
   11668:	movw	r1, #13217	; 0x33a1
   1166c:	mov	r0, #0
   11670:	mov	r2, #5
   11674:	movt	r1, #3
   11678:	bl	111e4 <dcgettext@plt>
   1167c:	ldr	r1, [r7]
   11680:	bl	11148 <fputs_unlocked@plt>
   11684:	movw	r1, #13656	; 0x3558
   11688:	mov	r0, #0
   1168c:	mov	r2, #5
   11690:	movt	r1, #3
   11694:	bl	111e4 <dcgettext@plt>
   11698:	ldr	r1, [r7]
   1169c:	bl	11148 <fputs_unlocked@plt>
   116a0:	movw	r1, #13716	; 0x3594
   116a4:	mov	r0, #0
   116a8:	mov	r2, #5
   116ac:	movt	r1, #3
   116b0:	bl	111e4 <dcgettext@plt>
   116b4:	ldr	r1, [r7]
   116b8:	bl	11148 <fputs_unlocked@plt>
   116bc:	movw	r1, #13761	; 0x35c1
   116c0:	mov	r0, #0
   116c4:	mov	r2, #5
   116c8:	movt	r1, #3
   116cc:	bl	111e4 <dcgettext@plt>
   116d0:	ldr	r1, [r7]
   116d4:	bl	11148 <fputs_unlocked@plt>
   116d8:	movw	r1, #13815	; 0x35f7
   116dc:	mov	r0, #0
   116e0:	mov	r2, #5
   116e4:	movt	r1, #3
   116e8:	bl	111e4 <dcgettext@plt>
   116ec:	ldr	r1, [r7]
   116f0:	bl	11148 <fputs_unlocked@plt>
   116f4:	movw	r1, #14288	; 0x37d0
   116f8:	mov	r0, #0
   116fc:	mov	r2, #5
   11700:	movt	r1, #3
   11704:	bl	111e4 <dcgettext@plt>
   11708:	ldr	r1, [r7]
   1170c:	bl	11148 <fputs_unlocked@plt>
   11710:	movw	r0, #16656	; 0x4110
   11714:	mov	r2, #48	; 0x30
   11718:	mov	r6, sp
   1171c:	movw	r5, #14391	; 0x3837
   11720:	movt	r0, #3
   11724:	movt	r5, #3
   11728:	add	r1, r0, #32
   1172c:	add	r3, r0, #16
   11730:	vld1.64	{d18-d19}, [r0], r2
   11734:	vld1.64	{d16-d17}, [r1]
   11738:	vld1.64	{d20-d21}, [r3]
   1173c:	vldr	d22, [r0]
   11740:	add	r1, r6, #32
   11744:	add	r0, r6, #16
   11748:	vst1.64	{d16-d17}, [r1]
   1174c:	movw	r1, #15228	; 0x3b7c
   11750:	vst1.64	{d20-d21}, [r0]
   11754:	mov	r0, r6
   11758:	movt	r1, #3
   1175c:	vst1.64	{d18-d19}, [r0], r2
   11760:	vstr	d22, [r0]
   11764:	mov	r0, r5
   11768:	bl	1116c <strcmp@plt>
   1176c:	cmp	r0, #0
   11770:	ldrne	r1, [r6, #8]!
   11774:	cmpne	r1, #0
   11778:	bne	11764 <__assert_fail@plt+0x340>
   1177c:	movw	r1, #15323	; 0x3bdb
   11780:	ldr	r6, [r6, #4]
   11784:	mov	r0, #0
   11788:	mov	r2, #5
   1178c:	movt	r1, #3
   11790:	bl	111e4 <dcgettext@plt>
   11794:	movw	r2, #14507	; 0x38ab
   11798:	movw	r3, #15346	; 0x3bf2
   1179c:	mov	r1, r0
   117a0:	mov	r0, #1
   117a4:	movt	r2, #3
   117a8:	movt	r3, #3
   117ac:	bl	11340 <__printf_chk@plt>
   117b0:	cmp	r6, #0
   117b4:	mov	r0, #5
   117b8:	mov	r1, #0
   117bc:	moveq	r6, r5
   117c0:	bl	11394 <setlocale@plt>
   117c4:	cmp	r0, #0
   117c8:	beq	11800 <__assert_fail@plt+0x3dc>
   117cc:	movw	r1, #15386	; 0x3c1a
   117d0:	mov	r2, #3
   117d4:	movt	r1, #3
   117d8:	bl	113f4 <strncmp@plt>
   117dc:	cmp	r0, #0
   117e0:	beq	11800 <__assert_fail@plt+0x3dc>
   117e4:	movw	r1, #15390	; 0x3c1e
   117e8:	mov	r0, #0
   117ec:	mov	r2, #5
   117f0:	movt	r1, #3
   117f4:	bl	111e4 <dcgettext@plt>
   117f8:	ldr	r1, [r7]
   117fc:	bl	11148 <fputs_unlocked@plt>
   11800:	movw	r1, #15461	; 0x3c65
   11804:	mov	r0, #0
   11808:	mov	r2, #5
   1180c:	movt	r1, #3
   11810:	bl	111e4 <dcgettext@plt>
   11814:	movw	r2, #15346	; 0x3bf2
   11818:	mov	r1, r0
   1181c:	mov	r0, #1
   11820:	mov	r3, r5
   11824:	movt	r2, #3
   11828:	bl	11340 <__printf_chk@plt>
   1182c:	movw	r1, #15488	; 0x3c80
   11830:	mov	r0, #0
   11834:	mov	r2, #5
   11838:	movt	r1, #3
   1183c:	bl	111e4 <dcgettext@plt>
   11840:	mov	r1, r0
   11844:	movw	r0, #15256	; 0x3b98
   11848:	movw	r3, #14287	; 0x37cf
   1184c:	cmp	r6, r5
   11850:	mov	r2, r6
   11854:	movt	r0, #3
   11858:	movt	r3, #3
   1185c:	moveq	r3, r0
   11860:	mov	r0, #1
   11864:	bl	11340 <__printf_chk@plt>
   11868:	mov	r0, r4
   1186c:	bl	112c8 <exit@plt>
   11870:	movw	r0, #29056	; 0x7180
   11874:	movw	r1, #12508	; 0x30dc
   11878:	mov	r2, #5
   1187c:	movt	r0, #4
   11880:	movt	r1, #3
   11884:	ldr	r5, [r0]
   11888:	mov	r0, #0
   1188c:	bl	111e4 <dcgettext@plt>
   11890:	mov	r2, r0
   11894:	movw	r0, #29124	; 0x71c4
   11898:	mov	r1, #1
   1189c:	movt	r0, #4
   118a0:	ldr	r3, [r0]
   118a4:	mov	r0, r5
   118a8:	bl	11358 <__fprintf_chk@plt>
   118ac:	mov	r0, r4
   118b0:	bl	112c8 <exit@plt>
   118b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   118b8:	add	fp, sp, #28
   118bc:	sub	sp, sp, #316	; 0x13c
   118c0:	str	r0, [sp, #80]	; 0x50
   118c4:	ldr	r0, [r1]
   118c8:	mov	r4, r1
   118cc:	bl	2ebe4 <__assert_fail@plt+0x1d7c0>
   118d0:	movw	r6, #14287	; 0x37cf
   118d4:	mov	r0, #6
   118d8:	movt	r6, #3
   118dc:	mov	r1, r6
   118e0:	bl	11394 <setlocale@plt>
   118e4:	movw	r5, #14511	; 0x38af
   118e8:	movw	r1, #14397	; 0x383d
   118ec:	movt	r5, #3
   118f0:	movt	r1, #3
   118f4:	mov	r0, r5
   118f8:	bl	113dc <bindtextdomain@plt>
   118fc:	mov	r0, r5
   11900:	bl	111fc <textdomain@plt>
   11904:	movw	r0, #45876	; 0xb334
   11908:	movt	r0, #1
   1190c:	bl	330b4 <__assert_fail@plt+0x21c90>
   11910:	movw	r0, #29068	; 0x718c
   11914:	mov	r1, #0
   11918:	mov	r2, #1
   1191c:	mov	r3, #0
   11920:	mov	sl, #1
   11924:	mov	r9, #0
   11928:	movt	r0, #4
   1192c:	ldr	r0, [r0]
   11930:	bl	11328 <setvbuf@plt>
   11934:	add	r0, sp, #144	; 0x90
   11938:	movw	r5, #14421	; 0x3855
   1193c:	movw	r7, #16232	; 0x3f68
   11940:	movw	r8, #29072	; 0x7190
   11944:	add	r0, r0, #7
   11948:	movt	r5, #3
   1194c:	movt	r7, #3
   11950:	movt	r8, #4
   11954:	and	r1, r0, #7
   11958:	sub	r0, r0, r1
   1195c:	str	r0, [sp, #72]	; 0x48
   11960:	mov	r0, #1
   11964:	str	r0, [sp, #36]	; 0x24
   11968:	mov	r0, #0
   1196c:	str	r0, [sp, #108]	; 0x6c
   11970:	ldr	r0, [sp, #80]	; 0x50
   11974:	mov	r1, r4
   11978:	mov	r2, r5
   1197c:	mov	r3, r7
   11980:	str	r9, [sp]
   11984:	bl	112b0 <getopt_long@plt>
   11988:	cmp	r0, #255	; 0xff
   1198c:	ble	119d4 <__assert_fail@plt+0x5b0>
   11990:	sub	r0, r0, #256	; 0x100
   11994:	cmp	r0, #6
   11998:	bhi	1377c <__assert_fail@plt+0x2358>
   1199c:	add	r1, pc, #0
   119a0:	ldr	pc, [r1, r0, lsl #2]
   119a4:	andeq	r1, r1, r0, asr #19
   119a8:	andeq	r1, r1, r4, lsl fp
   119ac:	ldrdeq	r1, [r1], -r4
   119b0:	andeq	r1, r1, ip, ror #21
   119b4:	andeq	r1, r1, ip, asr #21
   119b8:	muleq	r1, r4, fp
   119bc:	andeq	r1, r1, r0, asr #23
   119c0:	movw	r0, #29080	; 0x7198
   119c4:	movt	r0, #4
   119c8:	strb	sl, [r0, #4]
   119cc:	ldr	r0, [sp, #108]	; 0x6c
   119d0:	b	1196c <__assert_fail@plt+0x548>
   119d4:	cmp	r0, #96	; 0x60
   119d8:	ble	11bd4 <__assert_fail@plt+0x7b0>
   119dc:	sub	r1, r0, #97	; 0x61
   119e0:	cmp	r1, #25
   119e4:	bhi	1377c <__assert_fail@plt+0x2358>
   119e8:	add	r2, pc, #4
   119ec:	mov	r0, #1
   119f0:	ldr	pc, [r2, r1, lsl #2]
   119f4:	andeq	r1, r1, ip, asr sl
   119f8:	andeq	r3, r1, ip, ror r7
   119fc:	andeq	r1, r1, ip, ror #18
   11a00:	andeq	r3, r1, ip, ror r7
   11a04:	andeq	r3, r1, ip, ror r7
   11a08:	andeq	r3, r1, ip, ror r7
   11a0c:	andeq	r3, r1, ip, ror r7
   11a10:	andeq	r3, r1, ip, ror r7
   11a14:	andeq	r3, r1, ip, ror r7
   11a18:	andeq	r3, r1, ip, ror r7
   11a1c:	andeq	r3, r1, ip, ror r7
   11a20:	andeq	r1, r1, ip, lsr #22
   11a24:	andeq	r3, r1, ip, ror r7
   11a28:	andeq	r3, r1, ip, ror r7
   11a2c:	andeq	r3, r1, ip, ror r7
   11a30:	andeq	r3, r1, ip, ror r7
   11a34:	andeq	r3, r1, ip, ror r7
   11a38:	andeq	r3, r1, ip, ror r7
   11a3c:	andeq	r3, r1, ip, ror r7
   11a40:	andeq	r3, r1, ip, ror r7
   11a44:	andeq	r3, r1, ip, ror r7
   11a48:	andeq	r3, r1, ip, ror r7
   11a4c:	andeq	r1, r1, r4, lsr #23
   11a50:	andeq	r3, r1, ip, ror r7
   11a54:	andeq	r3, r1, ip, ror r7
   11a58:	andeq	r1, r1, r0, lsl #22
   11a5c:	movw	r0, #28964	; 0x7124
   11a60:	mov	r2, #4
   11a64:	ldr	r1, [r8]
   11a68:	mov	sl, r8
   11a6c:	movw	r8, #16472	; 0x4058
   11a70:	movt	r0, #4
   11a74:	str	r2, [sp]
   11a78:	movw	r2, #16516	; 0x4084
   11a7c:	movt	r8, #3
   11a80:	movt	r2, #3
   11a84:	ldr	r0, [r0]
   11a88:	mov	r3, r8
   11a8c:	stmib	sp, {r0, r9}
   11a90:	movw	r0, #14431	; 0x385f
   11a94:	movt	r0, #3
   11a98:	bl	1b160 <__assert_fail@plt+0x9d3c>
   11a9c:	movw	r1, #29080	; 0x7198
   11aa0:	ldr	r0, [r8, r0, lsl #2]
   11aa4:	mov	r2, #1
   11aa8:	mov	r8, sl
   11aac:	mov	sl, #1
   11ab0:	movt	r1, #4
   11ab4:	strb	r2, [r1]
   11ab8:	movw	r1, #28952	; 0x7118
   11abc:	movt	r1, #4
   11ac0:	str	r0, [r1]
   11ac4:	ldr	r0, [sp, #108]	; 0x6c
   11ac8:	b	1196c <__assert_fail@plt+0x548>
   11acc:	mov	r0, #1
   11ad0:	b	11b98 <__assert_fail@plt+0x774>
   11ad4:	movw	r0, #29080	; 0x7198
   11ad8:	movt	r0, #4
   11adc:	strb	sl, [r0, #3]
   11ae0:	strh	r9, [r0, #1]
   11ae4:	ldr	r0, [sp, #108]	; 0x6c
   11ae8:	b	1196c <__assert_fail@plt+0x548>
   11aec:	movw	r0, #29080	; 0x7198
   11af0:	movt	r0, #4
   11af4:	strb	sl, [r0, #5]
   11af8:	ldr	r0, [sp, #108]	; 0x6c
   11afc:	b	1196c <__assert_fail@plt+0x548>
   11b00:	movw	r0, #29080	; 0x7198
   11b04:	movt	r0, #4
   11b08:	strb	sl, [r0, #6]
   11b0c:	ldr	r0, [sp, #108]	; 0x6c
   11b10:	b	1196c <__assert_fail@plt+0x548>
   11b14:	movw	r0, #29080	; 0x7198
   11b18:	movt	r0, #4
   11b1c:	strb	r9, [r0, #3]
   11b20:	strh	sl, [r0, #1]
   11b24:	ldr	r0, [sp, #108]	; 0x6c
   11b28:	b	1196c <__assert_fail@plt+0x548>
   11b2c:	movw	r1, #14443	; 0x386b
   11b30:	ldr	r6, [r8]
   11b34:	mov	r0, #0
   11b38:	mov	r2, #5
   11b3c:	movt	r1, #3
   11b40:	bl	111e4 <dcgettext@plt>
   11b44:	mvn	r1, #0
   11b48:	str	r0, [sp, #12]
   11b4c:	mov	r0, r6
   11b50:	mov	r2, #0
   11b54:	mov	r3, #0
   11b58:	str	r9, [sp, #16]
   11b5c:	str	r1, [sp]
   11b60:	str	r1, [sp, #4]
   11b64:	movw	r1, #14287	; 0x37cf
   11b68:	movt	r1, #3
   11b6c:	str	r1, [sp, #8]
   11b70:	bl	31900 <__assert_fail@plt+0x204dc>
   11b74:	movw	r2, #29080	; 0x7198
   11b78:	ldr	r6, [r8]
   11b7c:	tst	r0, #7
   11b80:	movt	r2, #4
   11b84:	strd	r0, [r2, #24]
   11b88:	ldr	r0, [sp, #108]	; 0x6c
   11b8c:	beq	1196c <__assert_fail@plt+0x548>
   11b90:	b	13784 <__assert_fail@plt+0x2360>
   11b94:	mov	r0, #0
   11b98:	str	r0, [sp, #36]	; 0x24
   11b9c:	ldr	r0, [sp, #108]	; 0x6c
   11ba0:	b	1196c <__assert_fail@plt+0x548>
   11ba4:	movw	r0, #29080	; 0x7198
   11ba8:	mov	r1, #256	; 0x100
   11bac:	movt	r0, #4
   11bb0:	strb	r9, [r0, #3]
   11bb4:	strh	r1, [r0, #1]
   11bb8:	ldr	r0, [sp, #108]	; 0x6c
   11bbc:	b	1196c <__assert_fail@plt+0x548>
   11bc0:	movw	r0, #29436	; 0x72fc
   11bc4:	movt	r0, #4
   11bc8:	strb	sl, [r0]
   11bcc:	ldr	r0, [sp, #108]	; 0x6c
   11bd0:	b	1196c <__assert_fail@plt+0x548>
   11bd4:	cmn	r0, #1
   11bd8:	bne	13710 <__assert_fail@plt+0x22ec>
   11bdc:	movw	r9, #29080	; 0x7198
   11be0:	mov	r0, #1
   11be4:	movt	r9, #4
   11be8:	strb	r0, [r9, #8]
   11bec:	movw	r0, #28952	; 0x7118
   11bf0:	movt	r0, #4
   11bf4:	ldrd	r2, [r9, #24]
   11bf8:	ldr	r1, [r0]
   11bfc:	orrs	r0, r2, r3
   11c00:	cmpne	r1, #9
   11c04:	bne	137c4 <__assert_fail@plt+0x23a0>
   11c08:	movw	r7, #513	; 0x201
   11c0c:	subs	r7, r2, r7
   11c10:	sbcs	r7, r3, #0
   11c14:	bcs	137d0 <__assert_fail@plt+0x23ac>
   11c18:	cmp	r0, #0
   11c1c:	beq	11c2c <__assert_fail@plt+0x808>
   11c20:	lsr	r0, r2, #2
   11c24:	orr	r0, r0, r3, lsl #30
   11c28:	b	11c48 <__assert_fail@plt+0x824>
   11c2c:	movw	r0, #16756	; 0x4174
   11c30:	movt	r0, #3
   11c34:	ldr	r0, [r0, r1, lsl #2]
   11c38:	asr	r3, r0, #31
   11c3c:	str	r0, [r9, #24]
   11c40:	asr	r0, r0, #2
   11c44:	str	r3, [r9, #28]
   11c48:	ldr	r2, [sp, #108]	; 0x6c
   11c4c:	str	r0, [r9, #16]
   11c50:	cmp	r1, #2
   11c54:	eor	r0, r2, #1
   11c58:	bhi	11c70 <__assert_fail@plt+0x84c>
   11c5c:	tst	r0, #1
   11c60:	bne	11c70 <__assert_fail@plt+0x84c>
   11c64:	ldrb	r1, [r9]
   11c68:	cmp	r1, #1
   11c6c:	beq	138bc <__assert_fail@plt+0x2498>
   11c70:	ldrb	r1, [r9, #6]
   11c74:	mvn	r1, r1
   11c78:	orr	r1, r0, r1
   11c7c:	tst	r1, #1
   11c80:	beq	13854 <__assert_fail@plt+0x2430>
   11c84:	ldrb	r1, [r9, #4]
   11c88:	mvn	r1, r1
   11c8c:	orr	r1, r2, r1
   11c90:	tst	r1, #1
   11c94:	beq	13860 <__assert_fail@plt+0x243c>
   11c98:	ldrb	r1, [r9, #1]
   11c9c:	mvn	r1, r1
   11ca0:	orr	r1, r2, r1
   11ca4:	tst	r1, #1
   11ca8:	beq	1386c <__assert_fail@plt+0x2448>
   11cac:	ldrb	r1, [r9, #2]
   11cb0:	mvn	r1, r1
   11cb4:	orr	r1, r2, r1
   11cb8:	tst	r1, #1
   11cbc:	beq	13878 <__assert_fail@plt+0x2454>
   11cc0:	ldrb	r1, [r9, #3]
   11cc4:	mvn	r1, r1
   11cc8:	orr	r1, r2, r1
   11ccc:	tst	r1, #1
   11cd0:	beq	13884 <__assert_fail@plt+0x2460>
   11cd4:	ldrb	r1, [r9, #5]
   11cd8:	and	r0, r1, r0
   11cdc:	tst	r0, #1
   11ce0:	bne	13890 <__assert_fail@plt+0x246c>
   11ce4:	movw	r0, #29048	; 0x7178
   11ce8:	ldr	r1, [sp, #80]	; 0x50
   11cec:	movt	r0, #4
   11cf0:	ldr	r0, [r0]
   11cf4:	add	r3, r4, r1, lsl #2
   11cf8:	cmp	r0, r1
   11cfc:	add	r0, r4, r0, lsl #2
   11d00:	movweq	r1, #25834	; 0x64ea
   11d04:	movteq	r1, #3
   11d08:	streq	r1, [r3], #4
   11d0c:	mov	r1, #1
   11d10:	cmp	r0, r3
   11d14:	bcs	13698 <__assert_fail@plt+0x2274>
   11d18:	sub	r6, fp, #120	; 0x78
   11d1c:	mov	r7, r0
   11d20:	sub	sl, fp, #124	; 0x7c
   11d24:	sub	r5, fp, #128	; 0x80
   11d28:	str	r3, [sp, #76]	; 0x4c
   11d2c:	add	r0, r6, #7
   11d30:	and	r1, r0, #7
   11d34:	sub	r0, r0, r1
   11d38:	str	r0, [sp, #24]
   11d3c:	sub	r0, r6, r1
   11d40:	mov	r1, #1
   11d44:	add	r0, r0, #7
   11d48:	str	r0, [sp, #28]
   11d4c:	mov	r0, r7
   11d50:	b	11d6c <__assert_fail@plt+0x948>
   11d54:	ldr	r2, [sp, #108]	; 0x6c
   11d58:	ldr	r3, [sp, #76]	; 0x4c
   11d5c:	ldr	r0, [sp, #104]	; 0x68
   11d60:	add	r0, r0, #4
   11d64:	cmp	r0, r3
   11d68:	bcs	13698 <__assert_fail@plt+0x2274>
   11d6c:	ldr	r7, [r0]
   11d70:	tst	r2, #1
   11d74:	str	r1, [sp, #88]	; 0x58
   11d78:	str	r0, [sp, #104]	; 0x68
   11d7c:	beq	11dc4 <__assert_fail@plt+0x9a0>
   11d80:	movw	r1, #25834	; 0x64ea
   11d84:	mov	r0, r7
   11d88:	movt	r1, #3
   11d8c:	bl	1116c <strcmp@plt>
   11d90:	mov	r6, r0
   11d94:	cmp	r0, #0
   11d98:	beq	11e5c <__assert_fail@plt+0xa38>
   11d9c:	movw	r1, #16205	; 0x3f4d
   11da0:	mov	r0, r7
   11da4:	movt	r1, #3
   11da8:	bl	2d950 <__assert_fail@plt+0x1c52c>
   11dac:	cmp	r0, #0
   11db0:	beq	135ec <__assert_fail@plt+0x21c8>
   11db4:	mov	r4, r0
   11db8:	str	r6, [sp, #68]	; 0x44
   11dbc:	str	r7, [sp, #84]	; 0x54
   11dc0:	b	11e8c <__assert_fail@plt+0xa68>
   11dc4:	ldr	r1, [sp, #72]	; 0x48
   11dc8:	mov	r0, r7
   11dcc:	sub	r2, fp, #40	; 0x28
   11dd0:	sub	r3, fp, #120	; 0x78
   11dd4:	mov	r4, r7
   11dd8:	bl	1390c <__assert_fail@plt+0x24e8>
   11ddc:	mov	r1, #0
   11de0:	cmp	r0, #0
   11de4:	beq	11d54 <__assert_fail@plt+0x930>
   11de8:	movw	r1, #29048	; 0x7178
   11dec:	ldrb	r2, [r9, #6]
   11df0:	ldr	r6, [sp, #80]	; 0x50
   11df4:	movw	r0, #28952	; 0x7118
   11df8:	ldr	r3, [fp, #-120]	; 0xffffff88
   11dfc:	ldr	r7, [fp, #-116]	; 0xffffff8c
   11e00:	movt	r1, #4
   11e04:	movt	r0, #4
   11e08:	ldr	r1, [r1]
   11e0c:	ldr	r0, [r0]
   11e10:	cmp	r2, #0
   11e14:	mov	r2, #10
   11e18:	movwne	r2, #0
   11e1c:	str	r2, [sp]
   11e20:	ldr	r2, [sp, #72]	; 0x48
   11e24:	subs	r1, r1, r6
   11e28:	movwne	r1, #1
   11e2c:	stmib	sp, {r1, r3, r7}
   11e30:	movw	r1, #16612	; 0x40e4
   11e34:	movt	r1, #3
   11e38:	ldr	r7, [r1, r0, lsl #2]
   11e3c:	ldr	r0, [sp, #36]	; 0x24
   11e40:	mov	r1, #1
   11e44:	and	r3, r0, #1
   11e48:	mov	r0, r4
   11e4c:	blx	r7
   11e50:	ldr	r1, [sp, #88]	; 0x58
   11e54:	sub	sl, fp, #124	; 0x7c
   11e58:	b	11d54 <__assert_fail@plt+0x930>
   11e5c:	movw	r1, #15082	; 0x3aea
   11e60:	mov	r0, #1
   11e64:	mov	r2, #5
   11e68:	str	r6, [sp, #68]	; 0x44
   11e6c:	movt	r1, #3
   11e70:	strb	r0, [r9, #9]
   11e74:	mov	r0, #0
   11e78:	bl	111e4 <dcgettext@plt>
   11e7c:	str	r0, [sp, #84]	; 0x54
   11e80:	movw	r0, #29064	; 0x7188
   11e84:	movt	r0, #4
   11e88:	ldr	r4, [r0]
   11e8c:	mov	r0, #0
   11e90:	mov	r1, #0
   11e94:	mov	r7, #0
   11e98:	mov	r6, #0
   11e9c:	mov	r9, #0
   11ea0:	mov	r8, #0
   11ea4:	str	r4, [sp, #132]	; 0x84
   11ea8:	str	r0, [sp, #40]	; 0x28
   11eac:	mov	r0, #0
   11eb0:	str	r1, [fp, #-128]	; 0xffffff80
   11eb4:	str	r1, [fp, #-124]	; 0xffffff84
   11eb8:	str	r0, [sp, #56]	; 0x38
   11ebc:	mov	r0, #0
   11ec0:	str	r0, [sp, #52]	; 0x34
   11ec4:	mov	r0, #0
   11ec8:	str	r0, [sp, #48]	; 0x30
   11ecc:	mov	r0, #0
   11ed0:	str	r0, [sp, #44]	; 0x2c
   11ed4:	mov	r0, #0
   11ed8:	str	r0, [sp, #60]	; 0x3c
   11edc:	mov	r0, #0
   11ee0:	str	r0, [sp, #124]	; 0x7c
   11ee4:	mov	r0, #0
   11ee8:	str	r0, [sp, #120]	; 0x78
   11eec:	b	11f04 <__assert_fail@plt+0xae0>
   11ef0:	add	r8, sp, #132	; 0x84
   11ef4:	ldm	r8, {r4, r6, r8}
   11ef8:	ldrb	r0, [r4]
   11efc:	tst	r0, #48	; 0x30
   11f00:	bne	132e8 <__assert_fail@plt+0x1ec4>
   11f04:	adds	r7, r7, #1
   11f08:	mov	r0, #0
   11f0c:	str	r8, [sp, #140]	; 0x8c
   11f10:	adcs	r6, r6, #0
   11f14:	adc	r0, r0, #0
   11f18:	str	r6, [sp, #136]	; 0x88
   11f1c:	cmp	r0, #1
   11f20:	beq	136d4 <__assert_fail@plt+0x22b0>
   11f24:	mov	r0, sl
   11f28:	mov	r1, r5
   11f2c:	mov	r2, #10
   11f30:	mov	r3, r4
   11f34:	bl	11160 <__getdelim@plt>
   11f38:	cmp	r0, #1
   11f3c:	blt	132e0 <__assert_fail@plt+0x1ebc>
   11f40:	mov	r8, r0
   11f44:	ldr	r0, [fp, #-124]	; 0xffffff84
   11f48:	ldrb	r1, [r0]
   11f4c:	cmp	r1, #35	; 0x23
   11f50:	beq	11ef0 <__assert_fail@plt+0xacc>
   11f54:	add	r1, r8, r0
   11f58:	ldrb	r1, [r1, #-1]
   11f5c:	sub	r1, r1, #10
   11f60:	clz	r1, r1
   11f64:	lsr	r3, r1, #5
   11f68:	sub	r1, r8, r3
   11f6c:	cmp	r1, #0
   11f70:	mov	r2, r1
   11f74:	subgt	r2, r2, #1
   11f78:	ldrb	r2, [r0, r2]
   11f7c:	sub	r2, r2, #13
   11f80:	clz	r2, r2
   11f84:	lsr	r4, r2, #5
   11f88:	subs	r2, r1, r4
   11f8c:	beq	11ef0 <__assert_fail@plt+0xacc>
   11f90:	mov	sl, #0
   11f94:	movw	r1, #29080	; 0x7198
   11f98:	str	r9, [sp, #116]	; 0x74
   11f9c:	strb	sl, [r0, r2]
   11fa0:	movt	r1, #4
   11fa4:	ldr	r6, [fp, #-124]	; 0xffffff84
   11fa8:	b	11fb0 <__assert_fail@plt+0xb8c>
   11fac:	add	sl, sl, #1
   11fb0:	ldrb	r0, [r6, sl]
   11fb4:	cmp	r0, #9
   11fb8:	cmpne	r0, #32
   11fbc:	beq	11fac <__assert_fail@plt+0xb88>
   11fc0:	cmp	r0, #92	; 0x5c
   11fc4:	str	r4, [sp, #92]	; 0x5c
   11fc8:	str	r3, [sp, #96]	; 0x60
   11fcc:	str	r2, [sp, #112]	; 0x70
   11fd0:	str	r7, [sp, #128]	; 0x80
   11fd4:	movne	r0, #0
   11fd8:	moveq	r0, #1
   11fdc:	addeq	sl, sl, #1
   11fe0:	str	r0, [sp, #100]	; 0x64
   11fe4:	ldrb	r0, [r1]
   11fe8:	cmp	r0, #0
   11fec:	beq	12000 <__assert_fail@plt+0xbdc>
   11ff0:	movw	r0, #28952	; 0x7118
   11ff4:	movt	r0, #4
   11ff8:	ldr	r9, [r0]
   11ffc:	b	12120 <__assert_fail@plt+0xcfc>
   12000:	ldrb	r0, [r1, #12]
   12004:	add	r4, r6, sl
   12008:	cmp	r0, #0
   1200c:	movwne	r0, #7
   12010:	moveq	r0, #1
   12014:	strbeq	r0, [r1, #12]
   12018:	moveq	r0, #7
   1201c:	ldrb	r5, [r4]
   12020:	cmp	r5, #45	; 0x2d
   12024:	bhi	12398 <__assert_fail@plt+0xf74>
   12028:	add	r1, pc, #4
   1202c:	mov	r7, #0
   12030:	ldr	pc, [r1, r5, lsl #2]
   12034:	andeq	r2, r1, ip, ror #1
   12038:	muleq	r1, r8, r3
   1203c:	muleq	r1, r8, r3
   12040:	muleq	r1, r8, r3
   12044:	muleq	r1, r8, r3
   12048:	muleq	r1, r8, r3
   1204c:	muleq	r1, r8, r3
   12050:	muleq	r1, r8, r3
   12054:	muleq	r1, r8, r3
   12058:	andeq	r2, r1, ip, ror #1
   1205c:	muleq	r1, r8, r3
   12060:	muleq	r1, r8, r3
   12064:	muleq	r1, r8, r3
   12068:	muleq	r1, r8, r3
   1206c:	muleq	r1, r8, r3
   12070:	muleq	r1, r8, r3
   12074:	muleq	r1, r8, r3
   12078:	muleq	r1, r8, r3
   1207c:	muleq	r1, r8, r3
   12080:	muleq	r1, r8, r3
   12084:	muleq	r1, r8, r3
   12088:	muleq	r1, r8, r3
   1208c:	muleq	r1, r8, r3
   12090:	muleq	r1, r8, r3
   12094:	muleq	r1, r8, r3
   12098:	muleq	r1, r8, r3
   1209c:	muleq	r1, r8, r3
   120a0:	muleq	r1, r8, r3
   120a4:	muleq	r1, r8, r3
   120a8:	muleq	r1, r8, r3
   120ac:	muleq	r1, r8, r3
   120b0:	muleq	r1, r8, r3
   120b4:	andeq	r2, r1, ip, ror #1
   120b8:	muleq	r1, r8, r3
   120bc:	muleq	r1, r8, r3
   120c0:	muleq	r1, r8, r3
   120c4:	muleq	r1, r8, r3
   120c8:	muleq	r1, r8, r3
   120cc:	muleq	r1, r8, r3
   120d0:	muleq	r1, r8, r3
   120d4:	andeq	r2, r1, ip, ror #1
   120d8:	muleq	r1, r8, r3
   120dc:	muleq	r1, r8, r3
   120e0:	muleq	r1, r8, r3
   120e4:	muleq	r1, r8, r3
   120e8:	andeq	r2, r1, ip, ror #1
   120ec:	movw	r1, #16564	; 0x40b4
   120f0:	mov	r0, #0
   120f4:	movt	r1, #3
   120f8:	strb	r0, [r4, r7]
   120fc:	mov	r0, r4
   12100:	bl	1af4c <__assert_fail@plt+0x9b28>
   12104:	cmp	r0, #3
   12108:	strb	r5, [r4, r7]
   1210c:	blt	12f78 <__assert_fail@plt+0x1b54>
   12110:	mov	r9, r0
   12114:	movw	r0, #28952	; 0x7118
   12118:	movt	r0, #4
   1211c:	str	r9, [r0]
   12120:	movw	r0, #16564	; 0x40b4
   12124:	movt	r0, #3
   12128:	ldr	r7, [r0, r9, lsl #2]
   1212c:	mov	r0, r7
   12130:	bl	112ec <strlen@plt>
   12134:	mov	r5, r0
   12138:	add	r4, r6, sl
   1213c:	mov	r1, r7
   12140:	mov	r0, r4
   12144:	mov	r2, r5
   12148:	bl	113f4 <strncmp@plt>
   1214c:	cmp	r0, #0
   12150:	beq	12228 <__assert_fail@plt+0xe04>
   12154:	movw	r0, #29080	; 0x7198
   12158:	ldrb	r1, [r4]
   1215c:	movt	r0, #4
   12160:	ldrb	r0, [r0, #8]
   12164:	sub	r1, r1, #92	; 0x5c
   12168:	clz	r1, r1
   1216c:	lsr	r1, r1, #5
   12170:	cmp	r0, #0
   12174:	ldr	r0, [sp, #112]	; 0x70
   12178:	addne	r1, r1, #3
   1217c:	sub	r0, r0, sl
   12180:	cmp	r0, r1
   12184:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12188:	movw	r0, #29080	; 0x7198
   1218c:	mov	r8, r4
   12190:	cmp	r9, #9
   12194:	movt	r0, #4
   12198:	bne	122e4 <__assert_fail@plt+0xec0>
   1219c:	mov	r1, #0
   121a0:	str	r1, [r0, #16]
   121a4:	bl	112bc <__ctype_b_loc@plt>
   121a8:	ldrb	r2, [r8]
   121ac:	ldr	r1, [r0]
   121b0:	add	r0, r1, r2, lsl #1
   121b4:	ldrb	r0, [r0, #1]
   121b8:	tst	r0, #16
   121bc:	beq	12f78 <__assert_fail@plt+0x1b54>
   121c0:	add	r0, r6, sl
   121c4:	mov	r5, #0
   121c8:	add	r2, r0, #1
   121cc:	mov	r0, #0
   121d0:	ldrb	r3, [r2, r5]
   121d4:	add	r0, r0, #4
   121d8:	add	r5, r5, #1
   121dc:	add	r3, r1, r3, lsl #1
   121e0:	ldrb	r3, [r3, #1]
   121e4:	tst	r3, #16
   121e8:	bne	121d0 <__assert_fail@plt+0xdac>
   121ec:	movw	r1, #29080	; 0x7198
   121f0:	cmp	r5, #2
   121f4:	movt	r1, #4
   121f8:	str	r5, [r1, #16]
   121fc:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12200:	cmp	r5, #128	; 0x80
   12204:	bhi	12f78 <__assert_fail@plt+0x1b54>
   12208:	ands	r1, r5, #1
   1220c:	bne	12f78 <__assert_fail@plt+0x1b54>
   12210:	movw	r1, #29080	; 0x7198
   12214:	mov	r2, #0
   12218:	movt	r1, #4
   1221c:	str	r0, [r1, #24]
   12220:	str	r2, [r1, #28]
   12224:	b	122e8 <__assert_fail@plt+0xec4>
   12228:	add	r5, r5, sl
   1222c:	mov	r0, #0
   12230:	mov	r1, r7
   12234:	ldrb	sl, [r6, r5]
   12238:	strb	r0, [r6, r5]
   1223c:	mov	r0, r4
   12240:	bl	1116c <strcmp@plt>
   12244:	cmp	r0, #0
   12248:	bne	12f78 <__assert_fail@plt+0x1b54>
   1224c:	cmp	sl, #40	; 0x28
   12250:	mov	r2, #0
   12254:	moveq	r0, #40	; 0x28
   12258:	strbeq	r0, [r6, r5]
   1225c:	movw	r0, #16756	; 0x4174
   12260:	addne	r5, r5, #1
   12264:	cmp	sl, #45	; 0x2d
   12268:	movt	r0, #3
   1226c:	ldr	r0, [r0, r9, lsl #2]
   12270:	movw	r9, #29080	; 0x7198
   12274:	movt	r9, #4
   12278:	asr	r1, r0, #31
   1227c:	strd	r0, [r9, #24]
   12280:	bne	12980 <__assert_fail@plt+0x155c>
   12284:	str	r2, [sp]
   12288:	add	r0, r6, r5
   1228c:	sub	r1, fp, #44	; 0x2c
   12290:	mov	r2, #0
   12294:	sub	r3, fp, #40	; 0x28
   12298:	bl	31908 <__assert_fail@plt+0x204e4>
   1229c:	ldr	r2, [fp, #-40]	; 0xffffffd8
   122a0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   122a4:	subs	r1, r2, #1
   122a8:	sbc	r7, r3, #0
   122ac:	tst	r2, #7
   122b0:	cmpeq	r0, #0
   122b4:	bne	12f78 <__assert_fail@plt+0x1b54>
   122b8:	ldr	r0, [r9, #24]
   122bc:	ldr	r5, [r9, #28]
   122c0:	subs	r0, r1, r0
   122c4:	sbcs	r0, r7, r5
   122c8:	bcs	12f78 <__assert_fail@plt+0x1b54>
   122cc:	lsr	r0, r2, #2
   122d0:	strd	r2, [r9, #24]
   122d4:	orr	r3, r0, r3, lsl #30
   122d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   122dc:	sub	r5, r0, r6
   122e0:	b	12984 <__assert_fail@plt+0x1560>
   122e4:	ldr	r5, [r0, #16]
   122e8:	add	r7, r5, sl
   122ec:	ldrb	r0, [r6, r7]
   122f0:	cmp	r0, #32
   122f4:	cmpne	r0, #9
   122f8:	bne	12f78 <__assert_fail@plt+0x1b54>
   122fc:	mov	r0, #0
   12300:	cmp	r5, #0
   12304:	strb	r0, [r6, r7]
   12308:	mov	r0, r8
   1230c:	beq	1233c <__assert_fail@plt+0xf18>
   12310:	bl	112bc <__ctype_b_loc@plt>
   12314:	ldr	r1, [r0]
   12318:	mov	r0, r8
   1231c:	ldrb	r2, [r0]
   12320:	add	r2, r1, r2, lsl #1
   12324:	ldrb	r2, [r2, #1]
   12328:	tst	r2, #16
   1232c:	beq	12f78 <__assert_fail@plt+0x1b54>
   12330:	subs	r5, r5, #1
   12334:	add	r0, r0, #1
   12338:	bne	1231c <__assert_fail@plt+0xef8>
   1233c:	ldrb	r0, [r0]
   12340:	cmp	r0, #0
   12344:	bne	12f78 <__assert_fail@plt+0x1b54>
   12348:	ldr	r2, [sp, #112]	; 0x70
   1234c:	add	r3, r7, #1
   12350:	sub	r1, r2, r3
   12354:	cmp	r1, #1
   12358:	beq	12b38 <__assert_fail@plt+0x1714>
   1235c:	ldrb	r1, [r6, r3]
   12360:	cmp	r1, #32
   12364:	cmpne	r1, #42	; 0x2a
   12368:	bne	12b38 <__assert_fail@plt+0x1714>
   1236c:	movw	r1, #28952	; 0x7118
   12370:	movt	r1, #4
   12374:	ldr	r1, [r1, #4]
   12378:	cmp	r1, #1
   1237c:	beq	12b60 <__assert_fail@plt+0x173c>
   12380:	movw	r0, #28952	; 0x7118
   12384:	add	r3, r7, #2
   12388:	mov	r1, #0
   1238c:	movt	r0, #4
   12390:	str	r1, [r0, #4]
   12394:	b	12b60 <__assert_fail@plt+0x173c>
   12398:	cmp	r0, #0
   1239c:	beq	12f78 <__assert_fail@plt+0x1b54>
   123a0:	ldrb	r5, [r4, #1]
   123a4:	cmp	r5, #45	; 0x2d
   123a8:	bhi	12470 <__assert_fail@plt+0x104c>
   123ac:	add	r1, pc, #4
   123b0:	mov	r7, #1
   123b4:	ldr	pc, [r1, r5, lsl #2]
   123b8:	andeq	r2, r1, ip, ror #1
   123bc:	andeq	r2, r1, r0, ror r4
   123c0:	andeq	r2, r1, r0, ror r4
   123c4:	andeq	r2, r1, r0, ror r4
   123c8:	andeq	r2, r1, r0, ror r4
   123cc:	andeq	r2, r1, r0, ror r4
   123d0:	andeq	r2, r1, r0, ror r4
   123d4:	andeq	r2, r1, r0, ror r4
   123d8:	andeq	r2, r1, r0, ror r4
   123dc:	andeq	r2, r1, ip, ror #1
   123e0:	andeq	r2, r1, r0, ror r4
   123e4:	andeq	r2, r1, r0, ror r4
   123e8:	andeq	r2, r1, r0, ror r4
   123ec:	andeq	r2, r1, r0, ror r4
   123f0:	andeq	r2, r1, r0, ror r4
   123f4:	andeq	r2, r1, r0, ror r4
   123f8:	andeq	r2, r1, r0, ror r4
   123fc:	andeq	r2, r1, r0, ror r4
   12400:	andeq	r2, r1, r0, ror r4
   12404:	andeq	r2, r1, r0, ror r4
   12408:	andeq	r2, r1, r0, ror r4
   1240c:	andeq	r2, r1, r0, ror r4
   12410:	andeq	r2, r1, r0, ror r4
   12414:	andeq	r2, r1, r0, ror r4
   12418:	andeq	r2, r1, r0, ror r4
   1241c:	andeq	r2, r1, r0, ror r4
   12420:	andeq	r2, r1, r0, ror r4
   12424:	andeq	r2, r1, r0, ror r4
   12428:	andeq	r2, r1, r0, ror r4
   1242c:	andeq	r2, r1, r0, ror r4
   12430:	andeq	r2, r1, r0, ror r4
   12434:	andeq	r2, r1, r0, ror r4
   12438:	andeq	r2, r1, ip, ror #1
   1243c:	andeq	r2, r1, r0, ror r4
   12440:	andeq	r2, r1, r0, ror r4
   12444:	andeq	r2, r1, r0, ror r4
   12448:	andeq	r2, r1, r0, ror r4
   1244c:	andeq	r2, r1, r0, ror r4
   12450:	andeq	r2, r1, r0, ror r4
   12454:	andeq	r2, r1, r0, ror r4
   12458:	andeq	r2, r1, ip, ror #1
   1245c:	andeq	r2, r1, r0, ror r4
   12460:	andeq	r2, r1, r0, ror r4
   12464:	andeq	r2, r1, r0, ror r4
   12468:	andeq	r2, r1, r0, ror r4
   1246c:	andeq	r2, r1, ip, ror #1
   12470:	cmp	r0, #2
   12474:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12478:	ldrb	r5, [r4, #2]
   1247c:	cmp	r5, #45	; 0x2d
   12480:	bhi	12548 <__assert_fail@plt+0x1124>
   12484:	add	r1, pc, #4
   12488:	mov	r7, #2
   1248c:	ldr	pc, [r1, r5, lsl #2]
   12490:	andeq	r2, r1, ip, ror #1
   12494:	andeq	r2, r1, r8, asr #10
   12498:	andeq	r2, r1, r8, asr #10
   1249c:	andeq	r2, r1, r8, asr #10
   124a0:	andeq	r2, r1, r8, asr #10
   124a4:	andeq	r2, r1, r8, asr #10
   124a8:	andeq	r2, r1, r8, asr #10
   124ac:	andeq	r2, r1, r8, asr #10
   124b0:	andeq	r2, r1, r8, asr #10
   124b4:	andeq	r2, r1, ip, ror #1
   124b8:	andeq	r2, r1, r8, asr #10
   124bc:	andeq	r2, r1, r8, asr #10
   124c0:	andeq	r2, r1, r8, asr #10
   124c4:	andeq	r2, r1, r8, asr #10
   124c8:	andeq	r2, r1, r8, asr #10
   124cc:	andeq	r2, r1, r8, asr #10
   124d0:	andeq	r2, r1, r8, asr #10
   124d4:	andeq	r2, r1, r8, asr #10
   124d8:	andeq	r2, r1, r8, asr #10
   124dc:	andeq	r2, r1, r8, asr #10
   124e0:	andeq	r2, r1, r8, asr #10
   124e4:	andeq	r2, r1, r8, asr #10
   124e8:	andeq	r2, r1, r8, asr #10
   124ec:	andeq	r2, r1, r8, asr #10
   124f0:	andeq	r2, r1, r8, asr #10
   124f4:	andeq	r2, r1, r8, asr #10
   124f8:	andeq	r2, r1, r8, asr #10
   124fc:	andeq	r2, r1, r8, asr #10
   12500:	andeq	r2, r1, r8, asr #10
   12504:	andeq	r2, r1, r8, asr #10
   12508:	andeq	r2, r1, r8, asr #10
   1250c:	andeq	r2, r1, r8, asr #10
   12510:	andeq	r2, r1, ip, ror #1
   12514:	andeq	r2, r1, r8, asr #10
   12518:	andeq	r2, r1, r8, asr #10
   1251c:	andeq	r2, r1, r8, asr #10
   12520:	andeq	r2, r1, r8, asr #10
   12524:	andeq	r2, r1, r8, asr #10
   12528:	andeq	r2, r1, r8, asr #10
   1252c:	andeq	r2, r1, r8, asr #10
   12530:	andeq	r2, r1, ip, ror #1
   12534:	andeq	r2, r1, r8, asr #10
   12538:	andeq	r2, r1, r8, asr #10
   1253c:	andeq	r2, r1, r8, asr #10
   12540:	andeq	r2, r1, r8, asr #10
   12544:	andeq	r2, r1, ip, ror #1
   12548:	cmp	r0, #3
   1254c:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12550:	ldrb	r5, [r4, #3]
   12554:	cmp	r5, #45	; 0x2d
   12558:	bhi	12620 <__assert_fail@plt+0x11fc>
   1255c:	add	r1, pc, #4
   12560:	mov	r7, #3
   12564:	ldr	pc, [r1, r5, lsl #2]
   12568:	andeq	r2, r1, ip, ror #1
   1256c:	andeq	r2, r1, r0, lsr #12
   12570:	andeq	r2, r1, r0, lsr #12
   12574:	andeq	r2, r1, r0, lsr #12
   12578:	andeq	r2, r1, r0, lsr #12
   1257c:	andeq	r2, r1, r0, lsr #12
   12580:	andeq	r2, r1, r0, lsr #12
   12584:	andeq	r2, r1, r0, lsr #12
   12588:	andeq	r2, r1, r0, lsr #12
   1258c:	andeq	r2, r1, ip, ror #1
   12590:	andeq	r2, r1, r0, lsr #12
   12594:	andeq	r2, r1, r0, lsr #12
   12598:	andeq	r2, r1, r0, lsr #12
   1259c:	andeq	r2, r1, r0, lsr #12
   125a0:	andeq	r2, r1, r0, lsr #12
   125a4:	andeq	r2, r1, r0, lsr #12
   125a8:	andeq	r2, r1, r0, lsr #12
   125ac:	andeq	r2, r1, r0, lsr #12
   125b0:	andeq	r2, r1, r0, lsr #12
   125b4:	andeq	r2, r1, r0, lsr #12
   125b8:	andeq	r2, r1, r0, lsr #12
   125bc:	andeq	r2, r1, r0, lsr #12
   125c0:	andeq	r2, r1, r0, lsr #12
   125c4:	andeq	r2, r1, r0, lsr #12
   125c8:	andeq	r2, r1, r0, lsr #12
   125cc:	andeq	r2, r1, r0, lsr #12
   125d0:	andeq	r2, r1, r0, lsr #12
   125d4:	andeq	r2, r1, r0, lsr #12
   125d8:	andeq	r2, r1, r0, lsr #12
   125dc:	andeq	r2, r1, r0, lsr #12
   125e0:	andeq	r2, r1, r0, lsr #12
   125e4:	andeq	r2, r1, r0, lsr #12
   125e8:	andeq	r2, r1, ip, ror #1
   125ec:	andeq	r2, r1, r0, lsr #12
   125f0:	andeq	r2, r1, r0, lsr #12
   125f4:	andeq	r2, r1, r0, lsr #12
   125f8:	andeq	r2, r1, r0, lsr #12
   125fc:	andeq	r2, r1, r0, lsr #12
   12600:	andeq	r2, r1, r0, lsr #12
   12604:	andeq	r2, r1, r0, lsr #12
   12608:	andeq	r2, r1, ip, ror #1
   1260c:	andeq	r2, r1, r0, lsr #12
   12610:	andeq	r2, r1, r0, lsr #12
   12614:	andeq	r2, r1, r0, lsr #12
   12618:	andeq	r2, r1, r0, lsr #12
   1261c:	andeq	r2, r1, ip, ror #1
   12620:	cmp	r0, #4
   12624:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12628:	ldrb	r5, [r4, #4]
   1262c:	cmp	r5, #45	; 0x2d
   12630:	bhi	126f8 <__assert_fail@plt+0x12d4>
   12634:	add	r1, pc, #4
   12638:	mov	r7, #4
   1263c:	ldr	pc, [r1, r5, lsl #2]
   12640:	andeq	r2, r1, ip, ror #1
   12644:	strdeq	r2, [r1], -r8
   12648:	strdeq	r2, [r1], -r8
   1264c:	strdeq	r2, [r1], -r8
   12650:	strdeq	r2, [r1], -r8
   12654:	strdeq	r2, [r1], -r8
   12658:	strdeq	r2, [r1], -r8
   1265c:	strdeq	r2, [r1], -r8
   12660:	strdeq	r2, [r1], -r8
   12664:	andeq	r2, r1, ip, ror #1
   12668:	strdeq	r2, [r1], -r8
   1266c:	strdeq	r2, [r1], -r8
   12670:	strdeq	r2, [r1], -r8
   12674:	strdeq	r2, [r1], -r8
   12678:	strdeq	r2, [r1], -r8
   1267c:	strdeq	r2, [r1], -r8
   12680:	strdeq	r2, [r1], -r8
   12684:	strdeq	r2, [r1], -r8
   12688:	strdeq	r2, [r1], -r8
   1268c:	strdeq	r2, [r1], -r8
   12690:	strdeq	r2, [r1], -r8
   12694:	strdeq	r2, [r1], -r8
   12698:	strdeq	r2, [r1], -r8
   1269c:	strdeq	r2, [r1], -r8
   126a0:	strdeq	r2, [r1], -r8
   126a4:	strdeq	r2, [r1], -r8
   126a8:	strdeq	r2, [r1], -r8
   126ac:	strdeq	r2, [r1], -r8
   126b0:	strdeq	r2, [r1], -r8
   126b4:	strdeq	r2, [r1], -r8
   126b8:	strdeq	r2, [r1], -r8
   126bc:	strdeq	r2, [r1], -r8
   126c0:	andeq	r2, r1, ip, ror #1
   126c4:	strdeq	r2, [r1], -r8
   126c8:	strdeq	r2, [r1], -r8
   126cc:	strdeq	r2, [r1], -r8
   126d0:	strdeq	r2, [r1], -r8
   126d4:	strdeq	r2, [r1], -r8
   126d8:	strdeq	r2, [r1], -r8
   126dc:	strdeq	r2, [r1], -r8
   126e0:	andeq	r2, r1, ip, ror #1
   126e4:	strdeq	r2, [r1], -r8
   126e8:	strdeq	r2, [r1], -r8
   126ec:	strdeq	r2, [r1], -r8
   126f0:	strdeq	r2, [r1], -r8
   126f4:	andeq	r2, r1, ip, ror #1
   126f8:	cmp	r0, #5
   126fc:	bcc	12f78 <__assert_fail@plt+0x1b54>
   12700:	ldrb	r5, [r4, #5]
   12704:	cmp	r5, #45	; 0x2d
   12708:	bhi	127d0 <__assert_fail@plt+0x13ac>
   1270c:	add	r1, pc, #4
   12710:	mov	r7, #5
   12714:	ldr	pc, [r1, r5, lsl #2]
   12718:	andeq	r2, r1, ip, ror #1
   1271c:	ldrdeq	r2, [r1], -r0
   12720:	ldrdeq	r2, [r1], -r0
   12724:	ldrdeq	r2, [r1], -r0
   12728:	ldrdeq	r2, [r1], -r0
   1272c:	ldrdeq	r2, [r1], -r0
   12730:	ldrdeq	r2, [r1], -r0
   12734:	ldrdeq	r2, [r1], -r0
   12738:	ldrdeq	r2, [r1], -r0
   1273c:	andeq	r2, r1, ip, ror #1
   12740:	ldrdeq	r2, [r1], -r0
   12744:	ldrdeq	r2, [r1], -r0
   12748:	ldrdeq	r2, [r1], -r0
   1274c:	ldrdeq	r2, [r1], -r0
   12750:	ldrdeq	r2, [r1], -r0
   12754:	ldrdeq	r2, [r1], -r0
   12758:	ldrdeq	r2, [r1], -r0
   1275c:	ldrdeq	r2, [r1], -r0
   12760:	ldrdeq	r2, [r1], -r0
   12764:	ldrdeq	r2, [r1], -r0
   12768:	ldrdeq	r2, [r1], -r0
   1276c:	ldrdeq	r2, [r1], -r0
   12770:	ldrdeq	r2, [r1], -r0
   12774:	ldrdeq	r2, [r1], -r0
   12778:	ldrdeq	r2, [r1], -r0
   1277c:	ldrdeq	r2, [r1], -r0
   12780:	ldrdeq	r2, [r1], -r0
   12784:	ldrdeq	r2, [r1], -r0
   12788:	ldrdeq	r2, [r1], -r0
   1278c:	ldrdeq	r2, [r1], -r0
   12790:	ldrdeq	r2, [r1], -r0
   12794:	ldrdeq	r2, [r1], -r0
   12798:	andeq	r2, r1, ip, ror #1
   1279c:	ldrdeq	r2, [r1], -r0
   127a0:	ldrdeq	r2, [r1], -r0
   127a4:	ldrdeq	r2, [r1], -r0
   127a8:	ldrdeq	r2, [r1], -r0
   127ac:	ldrdeq	r2, [r1], -r0
   127b0:	ldrdeq	r2, [r1], -r0
   127b4:	ldrdeq	r2, [r1], -r0
   127b8:	andeq	r2, r1, ip, ror #1
   127bc:	ldrdeq	r2, [r1], -r0
   127c0:	ldrdeq	r2, [r1], -r0
   127c4:	ldrdeq	r2, [r1], -r0
   127c8:	ldrdeq	r2, [r1], -r0
   127cc:	andeq	r2, r1, ip, ror #1
   127d0:	cmp	r0, #6
   127d4:	bcc	12f78 <__assert_fail@plt+0x1b54>
   127d8:	ldrb	r5, [r4, #6]
   127dc:	cmp	r5, #45	; 0x2d
   127e0:	bhi	128a8 <__assert_fail@plt+0x1484>
   127e4:	add	r1, pc, #4
   127e8:	mov	r7, #6
   127ec:	ldr	pc, [r1, r5, lsl #2]
   127f0:	andeq	r2, r1, ip, ror #1
   127f4:	andeq	r2, r1, r8, lsr #17
   127f8:	andeq	r2, r1, r8, lsr #17
   127fc:	andeq	r2, r1, r8, lsr #17
   12800:	andeq	r2, r1, r8, lsr #17
   12804:	andeq	r2, r1, r8, lsr #17
   12808:	andeq	r2, r1, r8, lsr #17
   1280c:	andeq	r2, r1, r8, lsr #17
   12810:	andeq	r2, r1, r8, lsr #17
   12814:	andeq	r2, r1, ip, ror #1
   12818:	andeq	r2, r1, r8, lsr #17
   1281c:	andeq	r2, r1, r8, lsr #17
   12820:	andeq	r2, r1, r8, lsr #17
   12824:	andeq	r2, r1, r8, lsr #17
   12828:	andeq	r2, r1, r8, lsr #17
   1282c:	andeq	r2, r1, r8, lsr #17
   12830:	andeq	r2, r1, r8, lsr #17
   12834:	andeq	r2, r1, r8, lsr #17
   12838:	andeq	r2, r1, r8, lsr #17
   1283c:	andeq	r2, r1, r8, lsr #17
   12840:	andeq	r2, r1, r8, lsr #17
   12844:	andeq	r2, r1, r8, lsr #17
   12848:	andeq	r2, r1, r8, lsr #17
   1284c:	andeq	r2, r1, r8, lsr #17
   12850:	andeq	r2, r1, r8, lsr #17
   12854:	andeq	r2, r1, r8, lsr #17
   12858:	andeq	r2, r1, r8, lsr #17
   1285c:	andeq	r2, r1, r8, lsr #17
   12860:	andeq	r2, r1, r8, lsr #17
   12864:	andeq	r2, r1, r8, lsr #17
   12868:	andeq	r2, r1, r8, lsr #17
   1286c:	andeq	r2, r1, r8, lsr #17
   12870:	andeq	r2, r1, ip, ror #1
   12874:	andeq	r2, r1, r8, lsr #17
   12878:	andeq	r2, r1, r8, lsr #17
   1287c:	andeq	r2, r1, r8, lsr #17
   12880:	andeq	r2, r1, r8, lsr #17
   12884:	andeq	r2, r1, r8, lsr #17
   12888:	andeq	r2, r1, r8, lsr #17
   1288c:	andeq	r2, r1, r8, lsr #17
   12890:	andeq	r2, r1, ip, ror #1
   12894:	andeq	r2, r1, r8, lsr #17
   12898:	andeq	r2, r1, r8, lsr #17
   1289c:	andeq	r2, r1, r8, lsr #17
   128a0:	andeq	r2, r1, r8, lsr #17
   128a4:	andeq	r2, r1, ip, ror #1
   128a8:	cmp	r0, #7
   128ac:	bne	12f78 <__assert_fail@plt+0x1b54>
   128b0:	ldrb	r5, [r4, #7]
   128b4:	cmp	r5, #45	; 0x2d
   128b8:	bhi	12f78 <__assert_fail@plt+0x1b54>
   128bc:	add	r0, pc, #4
   128c0:	mov	r7, #7
   128c4:	ldr	pc, [r0, r5, lsl #2]
   128c8:	andeq	r2, r1, ip, ror #1
   128cc:	andeq	r2, r1, r8, ror pc
   128d0:	andeq	r2, r1, r8, ror pc
   128d4:	andeq	r2, r1, r8, ror pc
   128d8:	andeq	r2, r1, r8, ror pc
   128dc:	andeq	r2, r1, r8, ror pc
   128e0:	andeq	r2, r1, r8, ror pc
   128e4:	andeq	r2, r1, r8, ror pc
   128e8:	andeq	r2, r1, r8, ror pc
   128ec:	andeq	r2, r1, ip, ror #1
   128f0:	andeq	r2, r1, r8, ror pc
   128f4:	andeq	r2, r1, r8, ror pc
   128f8:	andeq	r2, r1, r8, ror pc
   128fc:	andeq	r2, r1, r8, ror pc
   12900:	andeq	r2, r1, r8, ror pc
   12904:	andeq	r2, r1, r8, ror pc
   12908:	andeq	r2, r1, r8, ror pc
   1290c:	andeq	r2, r1, r8, ror pc
   12910:	andeq	r2, r1, r8, ror pc
   12914:	andeq	r2, r1, r8, ror pc
   12918:	andeq	r2, r1, r8, ror pc
   1291c:	andeq	r2, r1, r8, ror pc
   12920:	andeq	r2, r1, r8, ror pc
   12924:	andeq	r2, r1, r8, ror pc
   12928:	andeq	r2, r1, r8, ror pc
   1292c:	andeq	r2, r1, r8, ror pc
   12930:	andeq	r2, r1, r8, ror pc
   12934:	andeq	r2, r1, r8, ror pc
   12938:	andeq	r2, r1, r8, ror pc
   1293c:	andeq	r2, r1, r8, ror pc
   12940:	andeq	r2, r1, r8, ror pc
   12944:	andeq	r2, r1, r8, ror pc
   12948:	andeq	r2, r1, ip, ror #1
   1294c:	andeq	r2, r1, r8, ror pc
   12950:	andeq	r2, r1, r8, ror pc
   12954:	andeq	r2, r1, r8, ror pc
   12958:	andeq	r2, r1, r8, ror pc
   1295c:	andeq	r2, r1, r8, ror pc
   12960:	andeq	r2, r1, r8, ror pc
   12964:	andeq	r2, r1, r8, ror pc
   12968:	andeq	r2, r1, ip, ror #1
   1296c:	andeq	r2, r1, r8, ror pc
   12970:	andeq	r2, r1, r8, ror pc
   12974:	andeq	r2, r1, r8, ror pc
   12978:	andeq	r2, r1, r8, ror pc
   1297c:	andeq	r2, r1, ip, ror #1
   12980:	asr	r3, r0, #2
   12984:	str	r3, [r9, #16]
   12988:	ldrb	r0, [r6, r5]
   1298c:	sub	r0, r0, #32
   12990:	clz	r0, r0
   12994:	lsr	r2, r0, #5
   12998:	add	r0, r5, r2
   1299c:	ldrb	r1, [r6, r0]
   129a0:	cmp	r1, #40	; 0x28
   129a4:	bne	12f78 <__assert_fail@plt+0x1b54>
   129a8:	ldr	r1, [sp, #112]	; 0x70
   129ac:	add	r0, r0, #1
   129b0:	subs	r1, r1, r0
   129b4:	beq	12f78 <__assert_fail@plt+0x1b54>
   129b8:	str	r3, [sp, #32]
   129bc:	ldr	r3, [sp, #96]	; 0x60
   129c0:	ldr	r7, [sp, #92]	; 0x5c
   129c4:	add	r0, r6, r0
   129c8:	str	r0, [sp, #64]	; 0x40
   129cc:	add	r1, r3, r7
   129d0:	add	r3, r5, r3
   129d4:	add	r3, r3, r7
   129d8:	sub	r0, r6, r1
   129dc:	sub	r1, r8, r1
   129e0:	add	r7, r3, r2
   129e4:	add	r1, r6, r1
   129e8:	add	r6, r1, #2
   129ec:	add	r1, r1, #1
   129f0:	add	r3, r7, #2
   129f4:	add	r2, r7, #3
   129f8:	add	ip, r7, #1
   129fc:	mov	r7, ip
   12a00:	mov	r4, r2
   12a04:	mov	r5, r3
   12a08:	mov	r9, r0
   12a0c:	mov	sl, r1
   12a10:	mov	ip, r6
   12a14:	cmp	r8, r3
   12a18:	beq	12c00 <__assert_fail@plt+0x17dc>
   12a1c:	add	r0, r9, r8
   12a20:	sub	r1, sl, #1
   12a24:	add	r3, r5, #1
   12a28:	add	r2, r4, #1
   12a2c:	mov	lr, ip
   12a30:	ldrb	r0, [r0, #-1]
   12a34:	str	r0, [sp, #112]	; 0x70
   12a38:	sub	r0, ip, #1
   12a3c:	add	ip, r7, #1
   12a40:	ldr	r6, [sp, #112]	; 0x70
   12a44:	str	r0, [sp, #96]	; 0x60
   12a48:	sub	r0, r9, #1
   12a4c:	cmp	r6, #41	; 0x29
   12a50:	ldr	r6, [sp, #96]	; 0x60
   12a54:	bne	129fc <__assert_fail@plt+0x15d8>
   12a58:	ldr	r6, [sp, #32]
   12a5c:	str	sl, [sp, #112]	; 0x70
   12a60:	add	sl, r0, r8
   12a64:	mov	r0, #0
   12a68:	mov	ip, lr
   12a6c:	ldr	r1, [sp, #100]	; 0x64
   12a70:	cmp	r1, #0
   12a74:	beq	12c28 <__assert_fail@plt+0x1804>
   12a78:	cmp	r0, #0
   12a7c:	ldr	r0, [sp, #64]	; 0x40
   12a80:	bne	12b28 <__assert_fail@plt+0x1704>
   12a84:	ldr	r0, [sp, #64]	; 0x40
   12a88:	sub	r5, r8, r5
   12a8c:	mov	r3, #0
   12a90:	ldr	r1, [sp, #64]	; 0x40
   12a94:	ldrb	r1, [r1, r3]
   12a98:	cmp	r1, #92	; 0x5c
   12a9c:	beq	12ac8 <__assert_fail@plt+0x16a4>
   12aa0:	cmp	r1, #0
   12aa4:	beq	12f78 <__assert_fail@plt+0x1b54>
   12aa8:	add	r3, r3, #1
   12aac:	strb	r1, [r0], #1
   12ab0:	cmp	r3, r5
   12ab4:	bcs	12b28 <__assert_fail@plt+0x1704>
   12ab8:	ldr	r1, [sp, #64]	; 0x40
   12abc:	ldrb	r1, [r1, r3]
   12ac0:	cmp	r1, #92	; 0x5c
   12ac4:	bne	12aa0 <__assert_fail@plt+0x167c>
   12ac8:	sub	r1, r8, r3
   12acc:	cmp	r1, r4
   12ad0:	beq	12f78 <__assert_fail@plt+0x1b54>
   12ad4:	ldr	r1, [sp, #64]	; 0x40
   12ad8:	add	r3, r3, #1
   12adc:	ldrb	r2, [r1, r3]
   12ae0:	cmp	r2, #92	; 0x5c
   12ae4:	beq	12b14 <__assert_fail@plt+0x16f0>
   12ae8:	mov	r1, #10
   12aec:	cmp	r2, #110	; 0x6e
   12af0:	beq	12aa8 <__assert_fail@plt+0x1684>
   12af4:	cmp	r2, #114	; 0x72
   12af8:	bne	12f78 <__assert_fail@plt+0x1b54>
   12afc:	mov	r1, #13
   12b00:	add	r3, r3, #1
   12b04:	strb	r1, [r0], #1
   12b08:	cmp	r3, r5
   12b0c:	bcc	12ab8 <__assert_fail@plt+0x1694>
   12b10:	b	12b28 <__assert_fail@plt+0x1704>
   12b14:	mov	r1, #92	; 0x5c
   12b18:	add	r3, r3, #1
   12b1c:	strb	r1, [r0], #1
   12b20:	cmp	r3, r5
   12b24:	bcc	12ab8 <__assert_fail@plt+0x1694>
   12b28:	cmp	r0, sl
   12b2c:	movcc	r1, #0
   12b30:	strbcc	r1, [r0]
   12b34:	b	12c28 <__assert_fail@plt+0x1804>
   12b38:	movw	r1, #28952	; 0x7118
   12b3c:	movt	r1, #4
   12b40:	ldr	r1, [r1, #4]
   12b44:	cmp	r1, #0
   12b48:	beq	12f78 <__assert_fail@plt+0x1b54>
   12b4c:	movw	r1, #28952	; 0x7118
   12b50:	mov	r2, #1
   12b54:	movt	r1, #4
   12b58:	str	r2, [r1, #4]
   12b5c:	ldr	r2, [sp, #112]	; 0x70
   12b60:	ldr	r1, [sp, #100]	; 0x64
   12b64:	add	r0, r6, r3
   12b68:	str	r0, [sp, #64]	; 0x40
   12b6c:	cmp	r1, #0
   12b70:	beq	12ccc <__assert_fail@plt+0x18a8>
   12b74:	subs	r1, r2, r3
   12b78:	mov	r4, r0
   12b7c:	beq	12f5c <__assert_fail@plt+0x1b38>
   12b80:	sub	r2, r1, #1
   12b84:	mov	r3, #0
   12b88:	mov	r4, r0
   12b8c:	ldrb	r7, [r0, r3]
   12b90:	cmp	r7, #92	; 0x5c
   12b94:	beq	12bc0 <__assert_fail@plt+0x179c>
   12b98:	cmp	r7, #0
   12b9c:	beq	12f78 <__assert_fail@plt+0x1b54>
   12ba0:	ldr	r0, [sp, #64]	; 0x40
   12ba4:	add	r3, r3, #1
   12ba8:	strb	r7, [r4], #1
   12bac:	cmp	r3, r1
   12bb0:	bcs	12f5c <__assert_fail@plt+0x1b38>
   12bb4:	ldrb	r7, [r0, r3]
   12bb8:	cmp	r7, #92	; 0x5c
   12bbc:	bne	12b98 <__assert_fail@plt+0x1774>
   12bc0:	cmp	r3, r2
   12bc4:	beq	12f78 <__assert_fail@plt+0x1b54>
   12bc8:	ldr	r0, [sp, #64]	; 0x40
   12bcc:	add	r3, r3, #1
   12bd0:	ldrb	r5, [r0, r3]
   12bd4:	cmp	r5, #92	; 0x5c
   12bd8:	beq	12bf8 <__assert_fail@plt+0x17d4>
   12bdc:	mov	r7, #10
   12be0:	cmp	r5, #110	; 0x6e
   12be4:	beq	12ba0 <__assert_fail@plt+0x177c>
   12be8:	cmp	r5, #114	; 0x72
   12bec:	bne	12f78 <__assert_fail@plt+0x1b54>
   12bf0:	mov	r7, #13
   12bf4:	b	12ba0 <__assert_fail@plt+0x177c>
   12bf8:	mov	r7, #92	; 0x5c
   12bfc:	b	12ba0 <__assert_fail@plt+0x177c>
   12c00:	str	sl, [sp, #112]	; 0x70
   12c04:	ldr	sl, [sp, #64]	; 0x40
   12c08:	ldr	r6, [sp, #32]
   12c0c:	mov	r0, #1
   12c10:	ldrb	r1, [sl]
   12c14:	cmp	r1, #41	; 0x29
   12c18:	bne	12f78 <__assert_fail@plt+0x1b54>
   12c1c:	ldr	r1, [sp, #100]	; 0x64
   12c20:	cmp	r1, #0
   12c24:	bne	12a78 <__assert_fail@plt+0x1654>
   12c28:	sub	r0, r8, r7
   12c2c:	ldr	r7, [sp, #112]	; 0x70
   12c30:	mov	r1, #0
   12c34:	strb	r1, [sl]
   12c38:	b	12c4c <__assert_fail@plt+0x1828>
   12c3c:	add	ip, ip, #1
   12c40:	add	r7, r7, #1
   12c44:	add	r8, r8, #1
   12c48:	add	r0, r0, #1
   12c4c:	ldrb	r1, [r9, r8]
   12c50:	cmp	r1, #9
   12c54:	cmpne	r1, #32
   12c58:	beq	12c3c <__assert_fail@plt+0x1818>
   12c5c:	mov	r8, r7
   12c60:	cmp	r1, #61	; 0x3d
   12c64:	bne	12f78 <__assert_fail@plt+0x1b54>
   12c68:	ldrb	r5, [r8]
   12c6c:	mov	r0, r8
   12c70:	cmp	r5, #32
   12c74:	cmpne	r5, #9
   12c78:	bne	12c8c <__assert_fail@plt+0x1868>
   12c7c:	add	r0, r0, #1
   12c80:	add	ip, ip, #1
   12c84:	mov	r8, r0
   12c88:	b	12c68 <__assert_fail@plt+0x1844>
   12c8c:	cmp	r6, #0
   12c90:	beq	12cc4 <__assert_fail@plt+0x18a0>
   12c94:	mov	r4, ip
   12c98:	bl	112bc <__ctype_b_loc@plt>
   12c9c:	ldr	r0, [r0]
   12ca0:	mov	r2, r4
   12ca4:	uxtb	r1, r5
   12ca8:	add	r1, r0, r1, lsl #1
   12cac:	ldrb	r1, [r1, #1]
   12cb0:	tst	r1, #16
   12cb4:	beq	12f78 <__assert_fail@plt+0x1b54>
   12cb8:	ldrb	r5, [r2], #1
   12cbc:	subs	r6, r6, #1
   12cc0:	bne	12ca4 <__assert_fail@plt+0x1880>
   12cc4:	cmp	r5, #0
   12cc8:	bne	12f78 <__assert_fail@plt+0x1b54>
   12ccc:	ldr	r0, [sp, #68]	; 0x44
   12cd0:	cmp	r0, #0
   12cd4:	bne	12cf0 <__assert_fail@plt+0x18cc>
   12cd8:	ldr	r0, [sp, #64]	; 0x40
   12cdc:	movw	r1, #25834	; 0x64ea
   12ce0:	movt	r1, #3
   12ce4:	bl	1116c <strcmp@plt>
   12ce8:	cmp	r0, #0
   12cec:	beq	12f78 <__assert_fail@plt+0x1b54>
   12cf0:	movw	r9, #29080	; 0x7198
   12cf4:	mov	r4, #0
   12cf8:	movt	r9, #4
   12cfc:	ldrb	r0, [r9, #1]
   12d00:	cmp	r0, #0
   12d04:	bne	12d20 <__assert_fail@plt+0x18fc>
   12d08:	ldr	r0, [sp, #64]	; 0x40
   12d0c:	mov	r1, #10
   12d10:	bl	112f8 <strchr@plt>
   12d14:	cmp	r0, #0
   12d18:	mov	r4, r0
   12d1c:	movwne	r4, #1
   12d20:	ldr	r0, [sp, #64]	; 0x40
   12d24:	ldr	r1, [sp, #24]
   12d28:	sub	r2, fp, #44	; 0x2c
   12d2c:	sub	r3, fp, #40	; 0x28
   12d30:	bl	1390c <__assert_fail@plt+0x24e8>
   12d34:	cmp	r0, #0
   12d38:	ldr	r0, [sp, #52]	; 0x34
   12d3c:	ldr	r1, [sp, #48]	; 0x30
   12d40:	ldr	r2, [sp, #60]	; 0x3c
   12d44:	beq	12e24 <__assert_fail@plt+0x1a00>
   12d48:	ldrb	r0, [fp, #-44]	; 0xffffffd4
   12d4c:	sub	sl, fp, #124	; 0x7c
   12d50:	cmp	r0, #0
   12d54:	ldrbne	r0, [r9, #4]
   12d58:	cmpne	r0, #0
   12d5c:	bne	1303c <__assert_fail@plt+0x1c18>
   12d60:	ldr	r0, [r9, #16]
   12d64:	mov	r5, #0
   12d68:	cmp	r5, r0, lsr #1
   12d6c:	lsr	r9, r0, #1
   12d70:	beq	12dd0 <__assert_fail@plt+0x19ac>
   12d74:	bl	11298 <__ctype_tolower_loc@plt>
   12d78:	ldr	r0, [r0]
   12d7c:	movw	r7, #16804	; 0x41a4
   12d80:	mov	r5, #0
   12d84:	mov	r6, r8
   12d88:	movt	r7, #3
   12d8c:	ldr	r1, [sp, #28]
   12d90:	ldrb	r3, [r6, r5, lsl #1]
   12d94:	ldrb	r1, [r1, r5]
   12d98:	ldr	r3, [r0, r3, lsl #2]
   12d9c:	ldrb	r2, [r7, r1, lsr #4]
   12da0:	cmp	r3, r2
   12da4:	addeq	r2, r6, r5, lsl #1
   12da8:	andeq	r1, r1, #15
   12dac:	ldrbeq	r1, [r7, r1]
   12db0:	ldrbeq	r2, [r2, #1]
   12db4:	ldreq	r2, [r0, r2, lsl #2]
   12db8:	cmpeq	r2, r1
   12dbc:	bne	12dd0 <__assert_fail@plt+0x19ac>
   12dc0:	add	r5, r5, #1
   12dc4:	cmp	r9, r5
   12dc8:	bne	12d8c <__assert_fail@plt+0x1968>
   12dcc:	mov	r5, r9
   12dd0:	movw	r2, #29080	; 0x7198
   12dd4:	ldr	r0, [sp, #44]	; 0x2c
   12dd8:	ldr	r1, [sp, #60]	; 0x3c
   12ddc:	movt	r2, #4
   12de0:	ldrb	r2, [r2, #1]
   12de4:	adds	sl, r0, #1
   12de8:	adc	r3, r1, #0
   12dec:	cmp	r5, r9
   12df0:	movne	r0, sl
   12df4:	movne	r1, r3
   12df8:	cmp	r2, #0
   12dfc:	beq	13044 <__assert_fail@plt+0x1c20>
   12e00:	ldr	r3, [sp, #40]	; 0x28
   12e04:	sub	r2, r5, r9
   12e08:	str	r0, [sp, #44]	; 0x2c
   12e0c:	str	r1, [sp, #60]	; 0x3c
   12e10:	clz	r2, r2
   12e14:	lsr	r2, r2, #5
   12e18:	orr	r3, r3, r2
   12e1c:	str	r3, [sp, #40]	; 0x28
   12e20:	b	13068 <__assert_fail@plt+0x1c44>
   12e24:	adds	r0, r0, #1
   12e28:	sub	sl, fp, #124	; 0x7c
   12e2c:	sub	r5, fp, #128	; 0x80
   12e30:	str	r2, [sp, #60]	; 0x3c
   12e34:	str	r0, [sp, #52]	; 0x34
   12e38:	ldrb	r0, [r9, #1]
   12e3c:	ldr	r9, [sp, #116]	; 0x74
   12e40:	adc	r1, r1, #0
   12e44:	str	r1, [sp, #48]	; 0x30
   12e48:	cmp	r0, #0
   12e4c:	bne	13074 <__assert_fail@plt+0x1c50>
   12e50:	movw	r0, #29068	; 0x718c
   12e54:	ldr	r7, [sp, #128]	; 0x80
   12e58:	cmp	r4, #0
   12e5c:	movt	r0, #4
   12e60:	ldr	r1, [r0]
   12e64:	beq	13084 <__assert_fail@plt+0x1c60>
   12e68:	ldr	r0, [r1, #20]
   12e6c:	ldr	r2, [r1, #24]
   12e70:	ldr	r3, [sp, #64]	; 0x40
   12e74:	cmp	r0, r2
   12e78:	bcs	132b8 <__assert_fail@plt+0x1e94>
   12e7c:	add	r2, r0, #1
   12e80:	str	r2, [r1, #20]
   12e84:	mov	r1, #92	; 0x5c
   12e88:	strb	r1, [r0]
   12e8c:	add	r8, sp, #132	; 0x84
   12e90:	ldm	r8, {r4, r6, r8}
   12e94:	ldrb	r1, [r3]
   12e98:	str	r3, [sp, #64]	; 0x40
   12e9c:	cmp	r1, #12
   12ea0:	ble	12ee4 <__assert_fail@plt+0x1ac0>
   12ea4:	cmp	r1, #13
   12ea8:	beq	12ecc <__assert_fail@plt+0x1aa8>
   12eac:	cmp	r1, #92	; 0x5c
   12eb0:	bne	12f10 <__assert_fail@plt+0x1aec>
   12eb4:	movw	r0, #29068	; 0x718c
   12eb8:	movt	r0, #4
   12ebc:	ldr	r1, [r0]
   12ec0:	movw	r0, #16207	; 0x3f4f
   12ec4:	movt	r0, #3
   12ec8:	b	12f00 <__assert_fail@plt+0x1adc>
   12ecc:	movw	r0, #29068	; 0x718c
   12ed0:	movt	r0, #4
   12ed4:	ldr	r1, [r0]
   12ed8:	movw	r0, #16204	; 0x3f4c
   12edc:	movt	r0, #3
   12ee0:	b	12f00 <__assert_fail@plt+0x1adc>
   12ee4:	cmp	r1, #10
   12ee8:	bne	12f08 <__assert_fail@plt+0x1ae4>
   12eec:	movw	r0, #29068	; 0x718c
   12ef0:	movt	r0, #4
   12ef4:	ldr	r1, [r0]
   12ef8:	movw	r0, #16201	; 0x3f49
   12efc:	movt	r0, #3
   12f00:	bl	11148 <fputs_unlocked@plt>
   12f04:	b	12f38 <__assert_fail@plt+0x1b14>
   12f08:	cmp	r1, #0
   12f0c:	beq	13094 <__assert_fail@plt+0x1c70>
   12f10:	movw	r0, #29068	; 0x718c
   12f14:	movt	r0, #4
   12f18:	ldr	r0, [r0]
   12f1c:	ldr	r2, [r0, #20]
   12f20:	ldr	r3, [r0, #24]
   12f24:	cmp	r2, r3
   12f28:	bcs	12f54 <__assert_fail@plt+0x1b30>
   12f2c:	add	r3, r2, #1
   12f30:	str	r3, [r0, #20]
   12f34:	strb	r1, [r2]
   12f38:	ldr	r3, [sp, #64]	; 0x40
   12f3c:	add	r3, r3, #1
   12f40:	ldrb	r1, [r3]
   12f44:	str	r3, [sp, #64]	; 0x40
   12f48:	cmp	r1, #12
   12f4c:	bgt	12ea4 <__assert_fail@plt+0x1a80>
   12f50:	b	12ee4 <__assert_fail@plt+0x1ac0>
   12f54:	bl	11388 <__overflow@plt>
   12f58:	b	12f38 <__assert_fail@plt+0x1b14>
   12f5c:	ldr	r1, [sp, #112]	; 0x70
   12f60:	add	r1, r6, r1
   12f64:	cmp	r4, r1
   12f68:	movcc	r1, #0
   12f6c:	strbcc	r1, [r4]
   12f70:	cmp	r0, #0
   12f74:	bne	12ccc <__assert_fail@plt+0x18a8>
   12f78:	ldr	r0, [sp, #120]	; 0x78
   12f7c:	movw	r9, #29080	; 0x7198
   12f80:	ldr	r8, [sp, #140]	; 0x8c
   12f84:	ldr	r6, [sp, #136]	; 0x88
   12f88:	movt	r9, #4
   12f8c:	adds	r0, r0, #1
   12f90:	str	r0, [sp, #120]	; 0x78
   12f94:	ldrb	r0, [r9, #2]
   12f98:	adc	r8, r8, #0
   12f9c:	cmp	r0, #1
   12fa0:	bne	13008 <__assert_fail@plt+0x1be4>
   12fa4:	movw	r1, #15766	; 0x3d96
   12fa8:	mov	r0, #0
   12fac:	mov	r2, #5
   12fb0:	movt	r1, #3
   12fb4:	bl	111e4 <dcgettext@plt>
   12fb8:	ldr	r2, [sp, #84]	; 0x54
   12fbc:	mov	r4, r0
   12fc0:	mov	r0, #0
   12fc4:	mov	r1, #3
   12fc8:	bl	308fc <__assert_fail@plt+0x1f4d8>
   12fcc:	mov	r3, r0
   12fd0:	movw	r0, #28952	; 0x7118
   12fd4:	ldr	r1, [sp, #128]	; 0x80
   12fd8:	mov	r2, r4
   12fdc:	str	r6, [sp, #4]
   12fe0:	movt	r0, #4
   12fe4:	ldr	r0, [r0]
   12fe8:	str	r1, [sp]
   12fec:	movw	r1, #16564	; 0x40b4
   12ff0:	movt	r1, #3
   12ff4:	ldr	r0, [r1, r0, lsl #2]
   12ff8:	mov	r1, #0
   12ffc:	str	r0, [sp, #8]
   13000:	mov	r0, #0
   13004:	bl	1125c <error@plt>
   13008:	ldr	r9, [sp, #116]	; 0x74
   1300c:	ldr	r0, [sp, #124]	; 0x7c
   13010:	ldr	r4, [sp, #132]	; 0x84
   13014:	ldr	r7, [sp, #128]	; 0x80
   13018:	sub	sl, fp, #124	; 0x7c
   1301c:	sub	r5, fp, #128	; 0x80
   13020:	adds	r9, r9, #1
   13024:	adc	r0, r0, #0
   13028:	str	r0, [sp, #124]	; 0x7c
   1302c:	ldrb	r0, [r4]
   13030:	tst	r0, #48	; 0x30
   13034:	beq	11f04 <__assert_fail@plt+0xae0>
   13038:	b	132e8 <__assert_fail@plt+0x1ec4>
   1303c:	str	r2, [sp, #60]	; 0x3c
   13040:	b	1306c <__assert_fail@plt+0x1c48>
   13044:	cmp	r5, r9
   13048:	bne	130c0 <__assert_fail@plt+0x1c9c>
   1304c:	movw	r0, #29080	; 0x7198
   13050:	movt	r0, #4
   13054:	ldrb	r0, [r0, #3]
   13058:	cmp	r0, #0
   1305c:	beq	130c0 <__assert_fail@plt+0x1c9c>
   13060:	mov	r0, #1
   13064:	str	r0, [sp, #40]	; 0x28
   13068:	sub	sl, fp, #124	; 0x7c
   1306c:	ldr	r9, [sp, #116]	; 0x74
   13070:	sub	r5, fp, #128	; 0x80
   13074:	add	r8, sp, #132	; 0x84
   13078:	ldr	r7, [sp, #128]	; 0x80
   1307c:	ldm	r8, {r4, r6, r8}
   13080:	b	132a0 <__assert_fail@plt+0x1e7c>
   13084:	ldr	r0, [sp, #64]	; 0x40
   13088:	bl	11148 <fputs_unlocked@plt>
   1308c:	add	r8, sp, #132	; 0x84
   13090:	ldm	r8, {r4, r6, r8}
   13094:	movw	r1, #15814	; 0x3dc6
   13098:	mov	r0, #0
   1309c:	mov	r2, #5
   130a0:	movt	r1, #3
   130a4:	bl	111e4 <dcgettext@plt>
   130a8:	movw	r1, #26641	; 0x6811
   130ac:	mov	r2, r0
   130b0:	mov	r0, #1
   130b4:	movt	r1, #3
   130b8:	bl	11340 <__printf_chk@plt>
   130bc:	b	132a0 <__assert_fail@plt+0x1e7c>
   130c0:	movw	r0, #29068	; 0x718c
   130c4:	cmp	r4, #0
   130c8:	str	r3, [sp, #112]	; 0x70
   130cc:	movt	r0, #4
   130d0:	ldr	r1, [r0]
   130d4:	beq	1322c <__assert_fail@plt+0x1e08>
   130d8:	ldr	r0, [r1, #20]
   130dc:	ldr	r2, [r1, #24]
   130e0:	ldr	r7, [sp, #64]	; 0x40
   130e4:	cmp	r0, r2
   130e8:	bcs	132cc <__assert_fail@plt+0x1ea8>
   130ec:	add	r2, r0, #1
   130f0:	str	r2, [r1, #20]
   130f4:	mov	r1, #92	; 0x5c
   130f8:	strb	r1, [r0]
   130fc:	add	r8, sp, #132	; 0x84
   13100:	ldm	r8, {r4, r6, r8}
   13104:	ldrb	r1, [r7]
   13108:	cmp	r1, #12
   1310c:	bgt	13164 <__assert_fail@plt+0x1d40>
   13110:	b	131a4 <__assert_fail@plt+0x1d80>
   13114:	movw	r0, #29068	; 0x718c
   13118:	movt	r0, #4
   1311c:	ldr	r0, [r0]
   13120:	ldr	r2, [r0, #20]
   13124:	ldr	r3, [r0, #24]
   13128:	cmp	r2, r3
   1312c:	bcs	13150 <__assert_fail@plt+0x1d2c>
   13130:	add	r3, r2, #1
   13134:	add	r7, r7, #1
   13138:	str	r3, [r0, #20]
   1313c:	strb	r1, [r2]
   13140:	ldrb	r1, [r7]
   13144:	cmp	r1, #12
   13148:	bgt	13164 <__assert_fail@plt+0x1d40>
   1314c:	b	131a4 <__assert_fail@plt+0x1d80>
   13150:	bl	11388 <__overflow@plt>
   13154:	add	r7, r7, #1
   13158:	ldrb	r1, [r7]
   1315c:	cmp	r1, #12
   13160:	ble	131a4 <__assert_fail@plt+0x1d80>
   13164:	cmp	r1, #13
   13168:	beq	1318c <__assert_fail@plt+0x1d68>
   1316c:	cmp	r1, #92	; 0x5c
   13170:	bne	13114 <__assert_fail@plt+0x1cf0>
   13174:	movw	r0, #29068	; 0x718c
   13178:	movt	r0, #4
   1317c:	ldr	r1, [r0]
   13180:	movw	r0, #16207	; 0x3f4f
   13184:	movt	r0, #3
   13188:	b	131c0 <__assert_fail@plt+0x1d9c>
   1318c:	movw	r0, #29068	; 0x718c
   13190:	movt	r0, #4
   13194:	ldr	r1, [r0]
   13198:	movw	r0, #16204	; 0x3f4c
   1319c:	movt	r0, #3
   131a0:	b	131c0 <__assert_fail@plt+0x1d9c>
   131a4:	cmp	r1, #10
   131a8:	bne	131d8 <__assert_fail@plt+0x1db4>
   131ac:	movw	r0, #29068	; 0x718c
   131b0:	movt	r0, #4
   131b4:	ldr	r1, [r0]
   131b8:	movw	r0, #16201	; 0x3f49
   131bc:	movt	r0, #3
   131c0:	bl	11148 <fputs_unlocked@plt>
   131c4:	add	r7, r7, #1
   131c8:	ldrb	r1, [r7]
   131cc:	cmp	r1, #12
   131d0:	bgt	13164 <__assert_fail@plt+0x1d40>
   131d4:	b	131a4 <__assert_fail@plt+0x1d80>
   131d8:	cmp	r1, #0
   131dc:	bne	13114 <__assert_fail@plt+0x1cf0>
   131e0:	cmp	r5, r9
   131e4:	beq	13244 <__assert_fail@plt+0x1e20>
   131e8:	movw	r1, #15834	; 0x3dda
   131ec:	mov	r0, #0
   131f0:	mov	r2, #5
   131f4:	movt	r1, #3
   131f8:	bl	111e4 <dcgettext@plt>
   131fc:	movw	r1, #26641	; 0x6811
   13200:	mov	r2, r0
   13204:	mov	r0, #1
   13208:	movt	r1, #3
   1320c:	bl	11340 <__printf_chk@plt>
   13210:	ldr	r0, [sp, #112]	; 0x70
   13214:	ldr	r9, [sp, #116]	; 0x74
   13218:	str	sl, [sp, #44]	; 0x2c
   1321c:	sub	sl, fp, #124	; 0x7c
   13220:	sub	r5, fp, #128	; 0x80
   13224:	str	r0, [sp, #60]	; 0x3c
   13228:	b	1329c <__assert_fail@plt+0x1e78>
   1322c:	ldr	r0, [sp, #64]	; 0x40
   13230:	bl	11148 <fputs_unlocked@plt>
   13234:	add	r8, sp, #132	; 0x84
   13238:	ldm	r8, {r4, r6, r8}
   1323c:	cmp	r5, r9
   13240:	bne	131e8 <__assert_fail@plt+0x1dc4>
   13244:	movw	r0, #29080	; 0x7198
   13248:	ldr	r9, [sp, #116]	; 0x74
   1324c:	mov	r1, #1
   13250:	sub	r5, fp, #128	; 0x80
   13254:	movt	r0, #4
   13258:	str	r1, [sp, #40]	; 0x28
   1325c:	ldrb	r0, [r0, #3]
   13260:	cmp	r0, #0
   13264:	bne	13298 <__assert_fail@plt+0x1e74>
   13268:	movw	r1, #15841	; 0x3de1
   1326c:	mov	r0, #0
   13270:	mov	r2, #5
   13274:	movt	r1, #3
   13278:	bl	111e4 <dcgettext@plt>
   1327c:	movw	r1, #26641	; 0x6811
   13280:	mov	r2, r0
   13284:	mov	r0, #1
   13288:	movt	r1, #3
   1328c:	str	r0, [sp, #40]	; 0x28
   13290:	mov	r0, #1
   13294:	bl	11340 <__printf_chk@plt>
   13298:	sub	sl, fp, #124	; 0x7c
   1329c:	ldr	r7, [sp, #128]	; 0x80
   132a0:	mov	r0, #1
   132a4:	str	r0, [sp, #56]	; 0x38
   132a8:	ldrb	r0, [r4]
   132ac:	tst	r0, #48	; 0x30
   132b0:	beq	11f04 <__assert_fail@plt+0xae0>
   132b4:	b	132e8 <__assert_fail@plt+0x1ec4>
   132b8:	mov	r0, r1
   132bc:	mov	r1, #92	; 0x5c
   132c0:	bl	11388 <__overflow@plt>
   132c4:	ldr	r3, [sp, #64]	; 0x40
   132c8:	b	12e8c <__assert_fail@plt+0x1a68>
   132cc:	mov	r0, r1
   132d0:	mov	r1, #92	; 0x5c
   132d4:	bl	11388 <__overflow@plt>
   132d8:	ldr	r7, [sp, #64]	; 0x40
   132dc:	b	130fc <__assert_fail@plt+0x1cd8>
   132e0:	ldr	r8, [sp, #140]	; 0x8c
   132e4:	ldr	r4, [sp, #132]	; 0x84
   132e8:	ldr	r0, [fp, #-124]	; 0xffffff84
   132ec:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   132f0:	ldr	r0, [r4]
   132f4:	mov	r7, #0
   132f8:	ands	r5, r0, #32
   132fc:	ldr	r0, [sp, #68]	; 0x44
   13300:	mvneq	r7, #0
   13304:	cmp	r0, #0
   13308:	beq	13380 <__assert_fail@plt+0x1f5c>
   1330c:	mov	r0, r4
   13310:	bl	2d858 <__assert_fail@plt+0x1c434>
   13314:	cmp	r5, #0
   13318:	bne	1332c <__assert_fail@plt+0x1f08>
   1331c:	cmp	r0, #0
   13320:	beq	1332c <__assert_fail@plt+0x1f08>
   13324:	bl	11304 <__errno_location@plt>
   13328:	ldr	r7, [r0]
   1332c:	cmp	r7, #0
   13330:	bmi	13390 <__assert_fail@plt+0x1f6c>
   13334:	movw	r5, #25238	; 0x6296
   13338:	movt	r5, #3
   1333c:	bne	13358 <__assert_fail@plt+0x1f34>
   13340:	movw	r1, #15844	; 0x3de4
   13344:	mov	r0, #0
   13348:	mov	r2, #5
   1334c:	movt	r1, #3
   13350:	bl	111e4 <dcgettext@plt>
   13354:	mov	r5, r0
   13358:	ldr	r2, [sp, #84]	; 0x54
   1335c:	mov	r0, #0
   13360:	mov	r1, #3
   13364:	mov	r6, #0
   13368:	bl	308fc <__assert_fail@plt+0x1f4d8>
   1336c:	mov	r3, r0
   13370:	mov	r0, #0
   13374:	mov	r1, r7
   13378:	mov	r2, r5
   1337c:	b	13668 <__assert_fail@plt+0x2244>
   13380:	mov	r0, r4
   13384:	bl	113c4 <clearerr_unlocked@plt>
   13388:	cmp	r7, #0
   1338c:	bpl	13334 <__assert_fail@plt+0x1f10>
   13390:	ldr	r0, [sp, #56]	; 0x38
   13394:	tst	r0, #1
   13398:	beq	1362c <__assert_fail@plt+0x2208>
   1339c:	str	r9, [sp, #116]	; 0x74
   133a0:	movw	r9, #29080	; 0x7198
   133a4:	ldr	r2, [sp, #108]	; 0x6c
   133a8:	ldr	r3, [sp, #76]	; 0x4c
   133ac:	ldr	r7, [sp, #40]	; 0x28
   133b0:	ldr	r6, [sp, #44]	; 0x2c
   133b4:	ldr	r4, [sp, #60]	; 0x3c
   133b8:	sub	r5, fp, #128	; 0x80
   133bc:	movt	r9, #4
   133c0:	ldrb	r0, [r9, #1]
   133c4:	cmp	r0, #0
   133c8:	bne	1359c <__assert_fail@plt+0x2178>
   133cc:	ldr	r6, [sp, #120]	; 0x78
   133d0:	orrs	r0, r6, r8
   133d4:	beq	13444 <__assert_fail@plt+0x2020>
   133d8:	cmp	r8, #0
   133dc:	mov	r3, r6
   133e0:	beq	13408 <__assert_fail@plt+0x1fe4>
   133e4:	movw	r4, #16960	; 0x4240
   133e8:	mov	r0, r6
   133ec:	mov	r1, r8
   133f0:	mov	r3, #0
   133f4:	movt	r4, #15
   133f8:	mov	r2, r4
   133fc:	bl	32e9c <__assert_fail@plt+0x21a78>
   13400:	add	r3, r2, r4
   13404:	ldr	r4, [sp, #60]	; 0x3c
   13408:	movw	r1, #15906	; 0x3e22
   1340c:	movw	r2, #15949	; 0x3e4d
   13410:	mov	r0, #5
   13414:	movt	r1, #3
   13418:	movt	r2, #3
   1341c:	str	r0, [sp]
   13420:	mov	r0, #0
   13424:	bl	11418 <dcngettext@plt>
   13428:	mov	r2, r0
   1342c:	mov	r0, #0
   13430:	mov	r1, #0
   13434:	stm	sp, {r6, r8}
   13438:	bl	1125c <error@plt>
   1343c:	ldr	r2, [sp, #108]	; 0x6c
   13440:	ldr	r3, [sp, #76]	; 0x4c
   13444:	ldr	r8, [sp, #52]	; 0x34
   13448:	ldr	r6, [sp, #48]	; 0x30
   1344c:	orrs	r0, r8, r6
   13450:	beq	134c4 <__assert_fail@plt+0x20a0>
   13454:	cmp	r6, #0
   13458:	mov	r3, r8
   1345c:	beq	13484 <__assert_fail@plt+0x2060>
   13460:	movw	r4, #16960	; 0x4240
   13464:	mov	r0, r8
   13468:	mov	r1, r6
   1346c:	mov	r3, #0
   13470:	movt	r4, #15
   13474:	mov	r2, r4
   13478:	bl	32e9c <__assert_fail@plt+0x21a78>
   1347c:	add	r3, r2, r4
   13480:	ldr	r4, [sp, #60]	; 0x3c
   13484:	movw	r1, #15994	; 0x3e7a
   13488:	movw	r2, #16038	; 0x3ea6
   1348c:	mov	r0, #5
   13490:	movt	r1, #3
   13494:	movt	r2, #3
   13498:	str	r0, [sp]
   1349c:	mov	r0, #0
   134a0:	bl	11418 <dcngettext@plt>
   134a4:	mov	r2, r0
   134a8:	mov	r0, #0
   134ac:	mov	r1, #0
   134b0:	str	r8, [sp]
   134b4:	str	r6, [sp, #4]
   134b8:	bl	1125c <error@plt>
   134bc:	ldr	r2, [sp, #108]	; 0x6c
   134c0:	ldr	r3, [sp, #76]	; 0x4c
   134c4:	ldr	r6, [sp, #44]	; 0x2c
   134c8:	orrs	r0, r6, r4
   134cc:	beq	13540 <__assert_fail@plt+0x211c>
   134d0:	cmp	r4, #0
   134d4:	mov	r3, r6
   134d8:	beq	13500 <__assert_fail@plt+0x20dc>
   134dc:	mov	r1, r4
   134e0:	movw	r4, #16960	; 0x4240
   134e4:	mov	r0, r6
   134e8:	mov	r3, #0
   134ec:	movt	r4, #15
   134f0:	mov	r2, r4
   134f4:	bl	32e9c <__assert_fail@plt+0x21a78>
   134f8:	add	r3, r2, r4
   134fc:	ldr	r4, [sp, #60]	; 0x3c
   13500:	movw	r1, #16083	; 0x3ed3
   13504:	movw	r2, #16129	; 0x3f01
   13508:	mov	r0, #5
   1350c:	movt	r1, #3
   13510:	movt	r2, #3
   13514:	str	r0, [sp]
   13518:	mov	r0, #0
   1351c:	bl	11418 <dcngettext@plt>
   13520:	mov	r2, r0
   13524:	mov	r0, #0
   13528:	mov	r1, #0
   1352c:	str	r6, [sp]
   13530:	str	r4, [sp, #4]
   13534:	bl	1125c <error@plt>
   13538:	ldr	r2, [sp, #108]	; 0x6c
   1353c:	ldr	r3, [sp, #76]	; 0x4c
   13540:	ldrb	r0, [r9, #4]
   13544:	mvn	r0, r0
   13548:	orr	r0, r7, r0
   1354c:	tst	r0, #1
   13550:	bne	1359c <__assert_fail@plt+0x2178>
   13554:	movw	r1, #16176	; 0x3f30
   13558:	mov	r0, #0
   1355c:	mov	r2, #5
   13560:	movt	r1, #3
   13564:	bl	111e4 <dcgettext@plt>
   13568:	ldr	r2, [sp, #84]	; 0x54
   1356c:	mov	r4, r0
   13570:	mov	r0, #0
   13574:	mov	r1, #3
   13578:	bl	308fc <__assert_fail@plt+0x1f4d8>
   1357c:	mov	r2, r4
   13580:	ldr	r4, [sp, #60]	; 0x3c
   13584:	mov	r3, r0
   13588:	mov	r0, #0
   1358c:	mov	r1, #0
   13590:	bl	1125c <error@plt>
   13594:	ldr	r3, [sp, #76]	; 0x4c
   13598:	ldr	r2, [sp, #108]	; 0x6c
   1359c:	ldr	r0, [sp, #52]	; 0x34
   135a0:	ldr	r1, [sp, #48]	; 0x30
   135a4:	orr	r0, r0, r6
   135a8:	orr	r1, r1, r4
   135ac:	mov	r6, #0
   135b0:	orrs	r0, r0, r1
   135b4:	mvn	r1, r7
   135b8:	movwne	r0, #1
   135bc:	orr	r0, r1, r0
   135c0:	tst	r0, #1
   135c4:	bne	13680 <__assert_fail@plt+0x225c>
   135c8:	ldr	r0, [sp, #124]	; 0x7c
   135cc:	ldr	r1, [sp, #116]	; 0x74
   135d0:	orr	r0, r1, r0
   135d4:	ldrb	r1, [r9, #5]
   135d8:	clz	r0, r0
   135dc:	lsr	r0, r0, #5
   135e0:	eor	r1, r1, #1
   135e4:	orr	r6, r0, r1
   135e8:	b	13680 <__assert_fail@plt+0x225c>
   135ec:	bl	11304 <__errno_location@plt>
   135f0:	ldr	r8, [r0]
   135f4:	mov	r0, #0
   135f8:	mov	r1, #3
   135fc:	mov	r2, r7
   13600:	mov	r6, #0
   13604:	bl	308fc <__assert_fail@plt+0x1f4d8>
   13608:	movw	r2, #25238	; 0x6296
   1360c:	mov	r3, r0
   13610:	mov	r0, #0
   13614:	mov	r1, r8
   13618:	movt	r2, #3
   1361c:	bl	1125c <error@plt>
   13620:	ldr	r2, [sp, #108]	; 0x6c
   13624:	ldr	r3, [sp, #76]	; 0x4c
   13628:	b	13680 <__assert_fail@plt+0x225c>
   1362c:	movw	r1, #15859	; 0x3df3
   13630:	mov	r0, #0
   13634:	mov	r2, #5
   13638:	mov	r6, #0
   1363c:	movt	r1, #3
   13640:	bl	111e4 <dcgettext@plt>
   13644:	ldr	r2, [sp, #84]	; 0x54
   13648:	mov	r4, r0
   1364c:	mov	r0, #0
   13650:	mov	r1, #3
   13654:	bl	308fc <__assert_fail@plt+0x1f4d8>
   13658:	mov	r3, r0
   1365c:	mov	r0, #0
   13660:	mov	r1, #0
   13664:	mov	r2, r4
   13668:	bl	1125c <error@plt>
   1366c:	ldr	r2, [sp, #108]	; 0x6c
   13670:	ldr	r3, [sp, #76]	; 0x4c
   13674:	movw	r9, #29080	; 0x7198
   13678:	sub	r5, fp, #128	; 0x80
   1367c:	movt	r9, #4
   13680:	ldr	r1, [sp, #88]	; 0x58
   13684:	and	r1, r1, r6
   13688:	ldr	r0, [sp, #104]	; 0x68
   1368c:	add	r0, r0, #4
   13690:	cmp	r0, r3
   13694:	bcc	11d6c <__assert_fail@plt+0x948>
   13698:	ldrb	r0, [r9, #9]
   1369c:	cmp	r0, #0
   136a0:	beq	136c4 <__assert_fail@plt+0x22a0>
   136a4:	movw	r0, #29064	; 0x7188
   136a8:	mov	r4, r1
   136ac:	movt	r0, #4
   136b0:	ldr	r0, [r0]
   136b4:	bl	2d858 <__assert_fail@plt+0x1c434>
   136b8:	mov	r1, r4
   136bc:	cmn	r0, #1
   136c0:	beq	138e0 <__assert_fail@plt+0x24bc>
   136c4:	mov	r0, #1
   136c8:	bic	r0, r0, r1
   136cc:	sub	sp, fp, #28
   136d0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   136d4:	movw	r1, #15738	; 0x3d7a
   136d8:	mov	r0, #0
   136dc:	mov	r2, #5
   136e0:	movt	r1, #3
   136e4:	bl	111e4 <dcgettext@plt>
   136e8:	ldr	r2, [sp, #84]	; 0x54
   136ec:	mov	r4, r0
   136f0:	mov	r0, #0
   136f4:	mov	r1, #3
   136f8:	bl	308fc <__assert_fail@plt+0x1f4d8>
   136fc:	mov	r3, r0
   13700:	mov	r0, #1
   13704:	mov	r1, #0
   13708:	mov	r2, r4
   1370c:	bl	1125c <error@plt>
   13710:	cmn	r0, #3
   13714:	bne	1376c <__assert_fail@plt+0x2348>
   13718:	movw	r0, #28960	; 0x7120
   1371c:	movw	r2, #14535	; 0x38c7
   13720:	mov	r1, #0
   13724:	movw	r7, #14521	; 0x38b9
   13728:	movt	r0, #4
   1372c:	movt	r2, #3
   13730:	str	r1, [sp, #8]
   13734:	movw	r1, #14391	; 0x3837
   13738:	movt	r7, #3
   1373c:	movt	r1, #3
   13740:	ldr	r3, [r0]
   13744:	movw	r0, #29068	; 0x718c
   13748:	str	r2, [sp, #4]
   1374c:	movw	r2, #14507	; 0x38ab
   13750:	str	r7, [sp]
   13754:	movt	r0, #4
   13758:	movt	r2, #3
   1375c:	ldr	r0, [r0]
   13760:	bl	31058 <__assert_fail@plt+0x1fc34>
   13764:	mov	r0, #0
   13768:	bl	112c8 <exit@plt>
   1376c:	cmn	r0, #2
   13770:	bne	1377c <__assert_fail@plt+0x2358>
   13774:	mov	r0, #0
   13778:	bl	11520 <__assert_fail@plt+0xfc>
   1377c:	mov	r0, #1
   13780:	bl	11520 <__assert_fail@plt+0xfc>
   13784:	movw	r1, #14458	; 0x387a
   13788:	mov	r0, #0
   1378c:	mov	r2, #5
   13790:	movt	r1, #3
   13794:	bl	111e4 <dcgettext@plt>
   13798:	mov	r4, r0
   1379c:	mov	r0, r6
   137a0:	bl	30ba8 <__assert_fail@plt+0x1f784>
   137a4:	mov	r3, r0
   137a8:	mov	r0, #0
   137ac:	mov	r1, #0
   137b0:	mov	r2, r4
   137b4:	bl	1125c <error@plt>
   137b8:	movw	r1, #14477	; 0x388d
   137bc:	movt	r1, #3
   137c0:	b	138c4 <__assert_fail@plt+0x24a0>
   137c4:	movw	r1, #14548	; 0x38d4
   137c8:	movt	r1, #3
   137cc:	b	138c4 <__assert_fail@plt+0x24a0>
   137d0:	movw	r1, #14458	; 0x387a
   137d4:	mov	r0, #0
   137d8:	mov	r2, #5
   137dc:	movt	r1, #3
   137e0:	bl	111e4 <dcgettext@plt>
   137e4:	mov	r4, r0
   137e8:	mov	r0, r6
   137ec:	bl	30ba8 <__assert_fail@plt+0x1f784>
   137f0:	mov	r3, r0
   137f4:	mov	r0, #0
   137f8:	mov	r1, #0
   137fc:	mov	r2, r4
   13800:	bl	1125c <error@plt>
   13804:	movw	r1, #14600	; 0x3908
   13808:	mov	r0, #0
   1380c:	mov	r2, #5
   13810:	movt	r1, #3
   13814:	bl	111e4 <dcgettext@plt>
   13818:	mov	r4, r0
   1381c:	movw	r0, #28952	; 0x7118
   13820:	movw	r1, #16564	; 0x40b4
   13824:	movt	r0, #4
   13828:	movt	r1, #3
   1382c:	ldr	r0, [r0]
   13830:	ldr	r0, [r1, r0, lsl #2]
   13834:	bl	30ba8 <__assert_fail@plt+0x1f784>
   13838:	mov	r3, r0
   1383c:	mov	r0, #512	; 0x200
   13840:	str	r0, [sp]
   13844:	mov	r0, #1
   13848:	mov	r1, #0
   1384c:	mov	r2, r4
   13850:	bl	1125c <error@plt>
   13854:	movw	r1, #14697	; 0x3969
   13858:	movt	r1, #3
   1385c:	b	13898 <__assert_fail@plt+0x2474>
   13860:	movw	r1, #14757	; 0x39a5
   13864:	movt	r1, #3
   13868:	b	13898 <__assert_fail@plt+0x2474>
   1386c:	movw	r1, #14829	; 0x39ed
   13870:	movt	r1, #3
   13874:	b	13898 <__assert_fail@plt+0x2474>
   13878:	movw	r1, #14893	; 0x3a2d
   1387c:	movt	r1, #3
   13880:	b	13898 <__assert_fail@plt+0x2474>
   13884:	movw	r1, #14955	; 0x3a6b
   13888:	movt	r1, #3
   1388c:	b	13898 <__assert_fail@plt+0x2474>
   13890:	movw	r1, #15018	; 0x3aaa
   13894:	movt	r1, #3
   13898:	mov	r0, #0
   1389c:	mov	r2, #5
   138a0:	bl	111e4 <dcgettext@plt>
   138a4:	mov	r2, r0
   138a8:	mov	r0, #0
   138ac:	mov	r1, #0
   138b0:	bl	1125c <error@plt>
   138b4:	mov	r0, #1
   138b8:	bl	11520 <__assert_fail@plt+0xfc>
   138bc:	movw	r1, #14640	; 0x3930
   138c0:	movt	r1, #3
   138c4:	mov	r0, #0
   138c8:	mov	r2, #5
   138cc:	bl	111e4 <dcgettext@plt>
   138d0:	mov	r2, r0
   138d4:	mov	r0, #1
   138d8:	mov	r1, #0
   138dc:	bl	1125c <error@plt>
   138e0:	bl	11304 <__errno_location@plt>
   138e4:	movw	r1, #15082	; 0x3aea
   138e8:	ldr	r4, [r0]
   138ec:	mov	r0, #0
   138f0:	mov	r2, #5
   138f4:	movt	r1, #3
   138f8:	bl	111e4 <dcgettext@plt>
   138fc:	mov	r2, r0
   13900:	mov	r0, #1
   13904:	mov	r1, r4
   13908:	bl	1125c <error@plt>
   1390c:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   13910:	add	fp, sp, #24
   13914:	mov	r9, r1
   13918:	movw	r1, #25834	; 0x64ea
   1391c:	mov	r6, r3
   13920:	mov	r4, r2
   13924:	mov	r8, r0
   13928:	movt	r1, #3
   1392c:	bl	1116c <strcmp@plt>
   13930:	mov	r5, r0
   13934:	mov	r0, #0
   13938:	cmp	r5, #0
   1393c:	strb	r0, [r4]
   13940:	beq	13994 <__assert_fail@plt+0x2570>
   13944:	movw	r1, #16205	; 0x3f4d
   13948:	mov	r0, r8
   1394c:	movt	r1, #3
   13950:	bl	2d950 <__assert_fail@plt+0x1c52c>
   13954:	mov	r7, r0
   13958:	cmp	r0, #0
   1395c:	bne	139b0 <__assert_fail@plt+0x258c>
   13960:	movw	r0, #29080	; 0x7198
   13964:	movt	r0, #4
   13968:	ldrb	r5, [r0, #4]
   1396c:	bl	11304 <__errno_location@plt>
   13970:	cmp	r5, #1
   13974:	bne	13a78 <__assert_fail@plt+0x2654>
   13978:	ldr	r1, [r0]
   1397c:	cmp	r1, #2
   13980:	bne	13a78 <__assert_fail@plt+0x2654>
   13984:	mov	r5, #1
   13988:	mov	r0, r5
   1398c:	strb	r5, [r4]
   13990:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13994:	movw	r0, #29080	; 0x7198
   13998:	mov	r1, #1
   1399c:	movt	r0, #4
   139a0:	strb	r1, [r0, #9]
   139a4:	movw	r0, #29064	; 0x7188
   139a8:	movt	r0, #4
   139ac:	ldr	r7, [r0]
   139b0:	mov	r0, r7
   139b4:	mov	r1, #2
   139b8:	bl	2d81c <__assert_fail@plt+0x1c3f8>
   139bc:	movw	r0, #28952	; 0x7118
   139c0:	movt	r0, #4
   139c4:	ldr	r0, [r0]
   139c8:	cmp	r0, #9
   139cc:	bne	139f0 <__assert_fail@plt+0x25cc>
   139d0:	movw	r1, #29080	; 0x7198
   139d4:	movt	r1, #4
   139d8:	ldrd	r2, [r1, #24]
   139dc:	lsr	r2, r2, #3
   139e0:	lsr	r1, r3, #3
   139e4:	orr	r2, r2, r3, lsl #29
   139e8:	str	r2, [r6]
   139ec:	str	r1, [r6, #4]
   139f0:	movw	r1, #16712	; 0x4148
   139f4:	mov	r2, r6
   139f8:	movt	r1, #3
   139fc:	ldr	r3, [r1, r0, lsl #2]
   13a00:	mov	r0, r7
   13a04:	mov	r1, r9
   13a08:	blx	r3
   13a0c:	cmp	r0, #0
   13a10:	beq	13a58 <__assert_fail@plt+0x2634>
   13a14:	bl	11304 <__errno_location@plt>
   13a18:	ldr	r4, [r0]
   13a1c:	mov	r0, r7
   13a20:	cmp	r5, #0
   13a24:	beq	13a68 <__assert_fail@plt+0x2644>
   13a28:	bl	2d858 <__assert_fail@plt+0x1c434>
   13a2c:	cmp	r4, #0
   13a30:	bne	13a44 <__assert_fail@plt+0x2620>
   13a34:	cmp	r0, #0
   13a38:	beq	13a44 <__assert_fail@plt+0x2620>
   13a3c:	bl	11304 <__errno_location@plt>
   13a40:	ldr	r4, [r0]
   13a44:	cmp	r4, #0
   13a48:	bne	13a7c <__assert_fail@plt+0x2658>
   13a4c:	mov	r5, #1
   13a50:	mov	r0, r5
   13a54:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13a58:	mov	r4, #0
   13a5c:	mov	r0, r7
   13a60:	cmp	r5, #0
   13a64:	bne	13a28 <__assert_fail@plt+0x2604>
   13a68:	bl	113c4 <clearerr_unlocked@plt>
   13a6c:	cmp	r4, #0
   13a70:	bne	13a7c <__assert_fail@plt+0x2658>
   13a74:	b	13a4c <__assert_fail@plt+0x2628>
   13a78:	ldr	r4, [r0]
   13a7c:	mov	r0, #0
   13a80:	mov	r1, #3
   13a84:	mov	r2, r8
   13a88:	mov	r5, #0
   13a8c:	bl	308fc <__assert_fail@plt+0x1f4d8>
   13a90:	movw	r2, #25238	; 0x6296
   13a94:	mov	r3, r0
   13a98:	mov	r0, #0
   13a9c:	mov	r1, r4
   13aa0:	movt	r2, #3
   13aa4:	bl	1125c <error@plt>
   13aa8:	mov	r0, r5
   13aac:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   13ab0:	b	1b420 <__assert_fail@plt+0x9ffc>
   13ab4:	b	1c32c <__assert_fail@plt+0xaf08>
   13ab8:	b	1dcf8 <__assert_fail@plt+0xc8d4>
   13abc:	b	1dc1c <__assert_fail@plt+0xc7f8>
   13ac0:	b	20a4c <__assert_fail@plt+0xf628>
   13ac4:	b	20970 <__assert_fail@plt+0xf54c>
   13ac8:	ldr	r2, [r2]
   13acc:	b	1a304 <__assert_fail@plt+0x8ee0>
   13ad0:	b	2adc8 <__assert_fail@plt+0x199a4>
   13ad4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13ad8:	add	fp, sp, #28
   13adc:	sub	sp, sp, #12
   13ae0:	mov	sl, r0
   13ae4:	mov	r0, #0
   13ae8:	movw	r8, #29068	; 0x718c
   13aec:	mov	r6, r3
   13af0:	mov	r7, r2
   13af4:	str	r0, [sp, #8]
   13af8:	movt	r8, #4
   13afc:	ldr	r1, [fp, #8]
   13b00:	cmp	r1, #10
   13b04:	mov	r0, r1
   13b08:	str	r1, [sp, #4]
   13b0c:	bne	13b78 <__assert_fail@plt+0x2754>
   13b10:	mov	r0, sl
   13b14:	mov	r1, #92	; 0x5c
   13b18:	bl	112f8 <strchr@plt>
   13b1c:	cmp	r0, #0
   13b20:	bne	13b4c <__assert_fail@plt+0x2728>
   13b24:	mov	r0, sl
   13b28:	mov	r1, #10
   13b2c:	bl	112f8 <strchr@plt>
   13b30:	cmp	r0, #0
   13b34:	bne	13b4c <__assert_fail@plt+0x2728>
   13b38:	mov	r0, sl
   13b3c:	mov	r1, #13
   13b40:	bl	112f8 <strchr@plt>
   13b44:	cmp	r0, #0
   13b48:	beq	13b78 <__assert_fail@plt+0x2754>
   13b4c:	ldr	r0, [r8]
   13b50:	ldr	r1, [r0, #20]
   13b54:	ldr	r2, [r0, #24]
   13b58:	cmp	r1, r2
   13b5c:	bcs	13e98 <__assert_fail@plt+0x2a74>
   13b60:	add	r2, r1, #1
   13b64:	str	r2, [r0, #20]
   13b68:	mov	r0, #92	; 0x5c
   13b6c:	strb	r0, [r1]
   13b70:	mov	r0, #1
   13b74:	str	r0, [sp, #8]
   13b78:	movw	r9, #29080	; 0x7198
   13b7c:	cmp	r6, #0
   13b80:	movt	r9, #4
   13b84:	beq	13cd8 <__assert_fail@plt+0x28b4>
   13b88:	movw	r4, #28952	; 0x7118
   13b8c:	movw	r1, #16564	; 0x40b4
   13b90:	movt	r4, #4
   13b94:	movt	r1, #3
   13b98:	ldr	r0, [r4]
   13b9c:	ldr	r0, [r1, r0, lsl #2]
   13ba0:	ldr	r1, [r8]
   13ba4:	bl	11148 <fputs_unlocked@plt>
   13ba8:	ldr	r0, [r4]
   13bac:	cmp	r0, #9
   13bb0:	bne	13bdc <__assert_fail@plt+0x27b8>
   13bb4:	ldrd	r2, [r9, #24]
   13bb8:	lsr	r0, r2, #9
   13bbc:	orr	r0, r0, r3, lsl #23
   13bc0:	orr	r0, r0, r3, lsr #9
   13bc4:	cmp	r0, #0
   13bc8:	bne	13bdc <__assert_fail@plt+0x27b8>
   13bcc:	movw	r1, #16210	; 0x3f52
   13bd0:	mov	r0, #1
   13bd4:	movt	r1, #3
   13bd8:	bl	11340 <__printf_chk@plt>
   13bdc:	ldr	r1, [r8]
   13be0:	movw	r0, #16216	; 0x3f58
   13be4:	movt	r0, #3
   13be8:	bl	11148 <fputs_unlocked@plt>
   13bec:	ldr	r0, [sp, #8]
   13bf0:	cmp	r0, #0
   13bf4:	beq	13cbc <__assert_fail@plt+0x2898>
   13bf8:	movw	r4, #16207	; 0x3f4f
   13bfc:	mov	r5, sl
   13c00:	movt	r4, #3
   13c04:	ldrb	r1, [r5]
   13c08:	cmp	r1, #12
   13c0c:	bgt	13c34 <__assert_fail@plt+0x2810>
   13c10:	b	13c50 <__assert_fail@plt+0x282c>
   13c14:	ldr	r1, [r8]
   13c18:	movw	r0, #16204	; 0x3f4c
   13c1c:	movt	r0, #3
   13c20:	bl	11148 <fputs_unlocked@plt>
   13c24:	add	r5, r5, #1
   13c28:	ldrb	r1, [r5]
   13c2c:	cmp	r1, #12
   13c30:	ble	13c50 <__assert_fail@plt+0x282c>
   13c34:	cmp	r1, #13
   13c38:	beq	13c14 <__assert_fail@plt+0x27f0>
   13c3c:	cmp	r1, #92	; 0x5c
   13c40:	bne	13c70 <__assert_fail@plt+0x284c>
   13c44:	ldr	r1, [r8]
   13c48:	mov	r0, r4
   13c4c:	b	13c20 <__assert_fail@plt+0x27fc>
   13c50:	cmp	r1, #10
   13c54:	bne	13c68 <__assert_fail@plt+0x2844>
   13c58:	ldr	r1, [r8]
   13c5c:	movw	r0, #16201	; 0x3f49
   13c60:	movt	r0, #3
   13c64:	b	13c20 <__assert_fail@plt+0x27fc>
   13c68:	cmp	r1, #0
   13c6c:	beq	13cc8 <__assert_fail@plt+0x28a4>
   13c70:	ldr	r0, [r8]
   13c74:	ldr	r2, [r0, #20]
   13c78:	ldr	r3, [r0, #24]
   13c7c:	cmp	r2, r3
   13c80:	bcs	13ca4 <__assert_fail@plt+0x2880>
   13c84:	add	r3, r2, #1
   13c88:	add	r5, r5, #1
   13c8c:	str	r3, [r0, #20]
   13c90:	strb	r1, [r2]
   13c94:	ldrb	r1, [r5]
   13c98:	cmp	r1, #12
   13c9c:	bgt	13c34 <__assert_fail@plt+0x2810>
   13ca0:	b	13c50 <__assert_fail@plt+0x282c>
   13ca4:	bl	11388 <__overflow@plt>
   13ca8:	add	r5, r5, #1
   13cac:	ldrb	r1, [r5]
   13cb0:	cmp	r1, #12
   13cb4:	bgt	13c34 <__assert_fail@plt+0x2810>
   13cb8:	b	13c50 <__assert_fail@plt+0x282c>
   13cbc:	ldr	r1, [r8]
   13cc0:	mov	r0, sl
   13cc4:	bl	11148 <fputs_unlocked@plt>
   13cc8:	ldr	r1, [r8]
   13ccc:	movw	r0, #16219	; 0x3f5b
   13cd0:	movt	r0, #3
   13cd4:	bl	11148 <fputs_unlocked@plt>
   13cd8:	ldr	r0, [r9, #16]
   13cdc:	cmp	r0, #2
   13ce0:	bcc	13d10 <__assert_fail@plt+0x28ec>
   13ce4:	movw	r4, #16224	; 0x3f60
   13ce8:	mov	r5, #0
   13cec:	movt	r4, #3
   13cf0:	ldrb	r2, [r7, r5]
   13cf4:	mov	r0, #1
   13cf8:	mov	r1, r4
   13cfc:	bl	11340 <__printf_chk@plt>
   13d00:	ldr	r0, [r9, #16]
   13d04:	add	r5, r5, #1
   13d08:	cmp	r5, r0, lsr #1
   13d0c:	bcc	13cf0 <__assert_fail@plt+0x28cc>
   13d10:	cmp	r6, #0
   13d14:	bne	13e60 <__assert_fail@plt+0x2a3c>
   13d18:	ldr	r0, [r8]
   13d1c:	ldr	r1, [r0, #20]
   13d20:	ldr	r2, [r0, #24]
   13d24:	cmp	r1, r2
   13d28:	bcs	13e34 <__assert_fail@plt+0x2a10>
   13d2c:	add	r2, r1, #1
   13d30:	str	r2, [r0, #20]
   13d34:	mov	r0, #32
   13d38:	strb	r0, [r1]
   13d3c:	ldr	r0, [r8]
   13d40:	ldr	r1, [r0, #20]
   13d44:	ldr	r2, [r0, #24]
   13d48:	cmp	r1, r2
   13d4c:	bcs	13e40 <__assert_fail@plt+0x2a1c>
   13d50:	add	r2, r1, #1
   13d54:	str	r2, [r0, #20]
   13d58:	mov	r0, #32
   13d5c:	strb	r0, [r1]
   13d60:	ldr	r0, [sp, #8]
   13d64:	cmp	r0, #0
   13d68:	beq	13e54 <__assert_fail@plt+0x2a30>
   13d6c:	movw	r4, #16201	; 0x3f49
   13d70:	movw	r6, #16204	; 0x3f4c
   13d74:	movw	r7, #16207	; 0x3f4f
   13d78:	movt	r4, #3
   13d7c:	movt	r6, #3
   13d80:	movt	r7, #3
   13d84:	ldrb	r1, [sl]
   13d88:	cmp	r1, #12
   13d8c:	bgt	13db0 <__assert_fail@plt+0x298c>
   13d90:	b	13dcc <__assert_fail@plt+0x29a8>
   13d94:	ldr	r1, [r8]
   13d98:	mov	r0, r6
   13d9c:	bl	11148 <fputs_unlocked@plt>
   13da0:	add	sl, sl, #1
   13da4:	ldrb	r1, [sl]
   13da8:	cmp	r1, #12
   13dac:	ble	13dcc <__assert_fail@plt+0x29a8>
   13db0:	cmp	r1, #13
   13db4:	beq	13d94 <__assert_fail@plt+0x2970>
   13db8:	cmp	r1, #92	; 0x5c
   13dbc:	bne	13de8 <__assert_fail@plt+0x29c4>
   13dc0:	ldr	r1, [r8]
   13dc4:	mov	r0, r7
   13dc8:	b	13d9c <__assert_fail@plt+0x2978>
   13dcc:	cmp	r1, #10
   13dd0:	bne	13de0 <__assert_fail@plt+0x29bc>
   13dd4:	ldr	r1, [r8]
   13dd8:	mov	r0, r4
   13ddc:	b	13d9c <__assert_fail@plt+0x2978>
   13de0:	cmp	r1, #0
   13de4:	beq	13e60 <__assert_fail@plt+0x2a3c>
   13de8:	ldr	r0, [r8]
   13dec:	ldr	r2, [r0, #20]
   13df0:	ldr	r3, [r0, #24]
   13df4:	cmp	r2, r3
   13df8:	bcs	13e1c <__assert_fail@plt+0x29f8>
   13dfc:	add	r3, r2, #1
   13e00:	add	sl, sl, #1
   13e04:	str	r3, [r0, #20]
   13e08:	strb	r1, [r2]
   13e0c:	ldrb	r1, [sl]
   13e10:	cmp	r1, #12
   13e14:	bgt	13db0 <__assert_fail@plt+0x298c>
   13e18:	b	13dcc <__assert_fail@plt+0x29a8>
   13e1c:	bl	11388 <__overflow@plt>
   13e20:	add	sl, sl, #1
   13e24:	ldrb	r1, [sl]
   13e28:	cmp	r1, #12
   13e2c:	bgt	13db0 <__assert_fail@plt+0x298c>
   13e30:	b	13dcc <__assert_fail@plt+0x29a8>
   13e34:	mov	r1, #32
   13e38:	bl	11388 <__overflow@plt>
   13e3c:	b	13d3c <__assert_fail@plt+0x2918>
   13e40:	mov	r1, #32
   13e44:	bl	11388 <__overflow@plt>
   13e48:	ldr	r0, [sp, #8]
   13e4c:	cmp	r0, #0
   13e50:	bne	13d6c <__assert_fail@plt+0x2948>
   13e54:	ldr	r1, [r8]
   13e58:	mov	r0, sl
   13e5c:	bl	11148 <fputs_unlocked@plt>
   13e60:	ldr	r0, [r8]
   13e64:	ldr	r1, [r0, #20]
   13e68:	ldr	r2, [r0, #24]
   13e6c:	cmp	r1, r2
   13e70:	addcc	r2, r1, #1
   13e74:	strcc	r2, [r0, #20]
   13e78:	ldrcc	r0, [sp, #4]
   13e7c:	strbcc	r0, [r1]
   13e80:	subcc	sp, fp, #28
   13e84:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13e88:	ldr	r1, [sp, #4]
   13e8c:	sub	sp, fp, #28
   13e90:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   13e94:	b	11388 <__overflow@plt>
   13e98:	mov	r1, #92	; 0x5c
   13e9c:	bl	11388 <__overflow@plt>
   13ea0:	b	13b70 <__assert_fail@plt+0x274c>
	...
   13eb0:	push	{r4, r5, fp, lr}
   13eb4:	add	fp, sp, #8
   13eb8:	mov	r5, r1
   13ebc:	mov	r4, r0
   13ec0:	add	r0, r0, #64	; 0x40
   13ec4:	mov	r1, #0
   13ec8:	mov	r2, #176	; 0xb0
   13ecc:	bl	11334 <memset@plt>
   13ed0:	movw	r0, #16824	; 0x41b8
   13ed4:	mov	r2, #48	; 0x30
   13ed8:	movt	r0, #3
   13edc:	add	r3, r0, #32
   13ee0:	add	r1, r0, #16
   13ee4:	vld1.64	{d18-d19}, [r0], r2
   13ee8:	vld1.64	{d20-d21}, [r3]
   13eec:	vld1.64	{d16-d17}, [r1]
   13ef0:	vld1.64	{d22-d23}, [r0]
   13ef4:	add	r0, r4, #32
   13ef8:	add	r1, r4, #16
   13efc:	movw	r3, #58983	; 0xe667
   13f00:	movt	r3, #27145	; 0x6a09
   13f04:	vst1.64	{d20-d21}, [r0]
   13f08:	add	r0, r4, #48	; 0x30
   13f0c:	vst1.64	{d16-d17}, [r1]
   13f10:	mov	r1, #228	; 0xe4
   13f14:	vst1.64	{d22-d23}, [r0]
   13f18:	mov	r0, r4
   13f1c:	vst1.64	{d18-d19}, [r0], r1
   13f20:	movw	r1, #44677	; 0xae85
   13f24:	ldr	r2, [r5, #4]
   13f28:	ldr	ip, [r5]
   13f2c:	movt	r1, #47975	; 0xbb67
   13f30:	eor	r2, r2, r3
   13f34:	str	r2, [r4, #4]
   13f38:	movw	r2, #51464	; 0xc908
   13f3c:	movt	r2, #62396	; 0xf3bc
   13f40:	eor	r2, ip, r2
   13f44:	str	r2, [r4]
   13f48:	ldr	r3, [r5, #12]
   13f4c:	ldr	r2, [r5, #8]
   13f50:	eor	r1, r3, r1
   13f54:	movw	r3, #62322	; 0xf372
   13f58:	str	r1, [r4, #12]
   13f5c:	movw	r1, #42811	; 0xa73b
   13f60:	movt	r3, #15470	; 0x3c6e
   13f64:	movt	r1, #33994	; 0x84ca
   13f68:	eor	r1, r2, r1
   13f6c:	str	r1, [r4, #8]
   13f70:	ldr	r2, [r5, #20]
   13f74:	ldr	r1, [r5, #16]
   13f78:	eor	r2, r2, r3
   13f7c:	movw	r3, #62778	; 0xf53a
   13f80:	str	r2, [r4, #20]
   13f84:	movw	r2, #63531	; 0xf82b
   13f88:	movt	r3, #42319	; 0xa54f
   13f8c:	movt	r2, #65172	; 0xfe94
   13f90:	eor	r1, r1, r2
   13f94:	str	r1, [r4, #16]
   13f98:	ldr	r2, [r5, #28]
   13f9c:	ldr	r1, [r5, #24]
   13fa0:	eor	r2, r2, r3
   13fa4:	movw	r3, #21119	; 0x527f
   13fa8:	str	r2, [r4, #28]
   13fac:	movw	r2, #14065	; 0x36f1
   13fb0:	movt	r3, #20750	; 0x510e
   13fb4:	movt	r2, #24349	; 0x5f1d
   13fb8:	eor	r1, r1, r2
   13fbc:	str	r1, [r4, #24]
   13fc0:	ldr	r2, [r5, #36]	; 0x24
   13fc4:	ldr	r1, [r5, #32]
   13fc8:	eor	r2, r2, r3
   13fcc:	movw	r3, #26764	; 0x688c
   13fd0:	str	r2, [r4, #36]	; 0x24
   13fd4:	movw	r2, #33489	; 0x82d1
   13fd8:	movt	r3, #39685	; 0x9b05
   13fdc:	movt	r2, #44518	; 0xade6
   13fe0:	eor	r1, r1, r2
   13fe4:	str	r1, [r4, #32]
   13fe8:	ldr	r2, [r5, #44]	; 0x2c
   13fec:	ldr	r1, [r5, #40]	; 0x28
   13ff0:	eor	r2, r2, r3
   13ff4:	movw	r3, #55723	; 0xd9ab
   13ff8:	str	r2, [r4, #44]	; 0x2c
   13ffc:	movw	r2, #27679	; 0x6c1f
   14000:	movt	r3, #8067	; 0x1f83
   14004:	movt	r2, #11070	; 0x2b3e
   14008:	eor	r1, r1, r2
   1400c:	str	r1, [r4, #40]	; 0x28
   14010:	ldr	r2, [r5, #52]	; 0x34
   14014:	ldr	r1, [r5, #48]	; 0x30
   14018:	eor	r2, r2, r3
   1401c:	uxtb	r3, ip
   14020:	str	r2, [r4, #52]	; 0x34
   14024:	movw	r2, #48491	; 0xbd6b
   14028:	movt	r2, #64321	; 0xfb41
   1402c:	eor	r1, r1, r2
   14030:	str	r1, [r4, #48]	; 0x30
   14034:	ldr	r2, [r5, #60]	; 0x3c
   14038:	ldr	r1, [r5, #56]	; 0x38
   1403c:	str	r3, [r0]
   14040:	movw	r0, #52505	; 0xcd19
   14044:	movt	r0, #23520	; 0x5be0
   14048:	eor	r0, r2, r0
   1404c:	str	r0, [r4, #60]	; 0x3c
   14050:	movw	r0, #8569	; 0x2179
   14054:	movt	r0, #4990	; 0x137e
   14058:	eor	r0, r1, r0
   1405c:	str	r0, [r4, #56]	; 0x38
   14060:	mov	r0, #0
   14064:	pop	{r4, r5, fp, pc}
   14068:	nop	{0}
   1406c:	nop	{0}
   14070:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14074:	add	fp, sp, #28
   14078:	sub	sp, sp, #4
   1407c:	mov	r4, r0
   14080:	sub	r0, r1, #1
   14084:	mvn	r5, #0
   14088:	cmp	r0, #63	; 0x3f
   1408c:	bhi	1411c <__assert_fail@plt+0x2cf8>
   14090:	mov	r6, r1
   14094:	add	r0, r4, #64	; 0x40
   14098:	mov	r1, #0
   1409c:	mov	r2, #176	; 0xb0
   140a0:	add	r7, r4, #8
   140a4:	add	r8, r4, #24
   140a8:	add	r9, r4, #40	; 0x28
   140ac:	add	sl, r4, #56	; 0x38
   140b0:	mov	r5, #0
   140b4:	bl	11334 <memset@plt>
   140b8:	add	r0, pc, #112	; 0x70
   140bc:	movw	r3, #51464	; 0xc908
   140c0:	movw	r1, #58983	; 0xe667
   140c4:	vld1.64	{d16-d17}, [r0 :128]
   140c8:	uxtb	r0, r6
   140cc:	movt	r3, #62396	; 0xf3bc
   140d0:	movt	r1, #27145	; 0x6a09
   140d4:	orr	r2, r0, #65536	; 0x10000
   140d8:	orr	r2, r2, #16777216	; 0x1000000
   140dc:	eor	r2, r2, r3
   140e0:	movw	r3, #52505	; 0xcd19
   140e4:	str	r2, [r4]
   140e8:	str	r1, [r4, #4]
   140ec:	add	r1, pc, #76	; 0x4c
   140f0:	vst1.64	{d16-d17}, [r7]
   140f4:	movw	r2, #8569	; 0x2179
   140f8:	movt	r3, #23520	; 0x5be0
   140fc:	vld1.64	{d18-d19}, [r1 :128]
   14100:	add	r1, pc, #72	; 0x48
   14104:	movt	r2, #4990	; 0x137e
   14108:	vld1.64	{d16-d17}, [r1 :128]
   1410c:	vst1.64	{d18-d19}, [r8]
   14110:	vst1.64	{d16-d17}, [r9]
   14114:	strd	r2, [sl]
   14118:	str	r0, [r4, #228]	; 0xe4
   1411c:	mov	r0, r5
   14120:	sub	sp, fp, #28
   14124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   14128:	nop	{0}
   1412c:	nop	{0}
   14130:	strbhi	sl, [sl], #1851	; 0x73b
   14134:	bllt	19ffb50 <optarg@@GLIBC_2.4+0x19b89c0>
   14138:	vcmla.f32	d15, d4, d27[0], #90
   1413c:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   14140:	svcpl	0x001d36f1
   14144:	strbge	pc, [pc, #-1338]	; 13c12 <__assert_fail@plt+0x27ee>	; <UNPREDICTABLE>
   14148:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1414c:	tstpl	lr, pc, ror r2
   14150:	blcs	faf1d4 <optarg@@GLIBC_2.4+0xf68044>
   14154:	blls	16e38c <optarg@@GLIBC_2.4+0x1271fc>
   14158:	blx	108370e <optarg@@GLIBC_2.4+0x103c57e>
   1415c:	svcne	0x0083d9ab
   14160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14164:	add	fp, sp, #28
   14168:	sub	sp, sp, #140	; 0x8c
   1416c:	mov	r5, r0
   14170:	sub	r0, r1, #1
   14174:	mvn	r4, #0
   14178:	cmp	r0, #63	; 0x3f
   1417c:	bhi	14298 <__assert_fail@plt+0x2e74>
   14180:	mov	r8, r2
   14184:	cmp	r2, #0
   14188:	beq	14298 <__assert_fail@plt+0x2e74>
   1418c:	sub	r0, r3, #1
   14190:	mov	r6, r3
   14194:	cmp	r0, #63	; 0x3f
   14198:	bhi	14298 <__assert_fail@plt+0x2e74>
   1419c:	add	r0, r5, #40	; 0x28
   141a0:	mov	r7, r1
   141a4:	mov	r1, #0
   141a8:	mov	r2, #176	; 0xb0
   141ac:	add	r9, r5, #8
   141b0:	add	sl, r5, #24
   141b4:	mov	r4, #0
   141b8:	str	r0, [sp]
   141bc:	add	r0, r5, #56	; 0x38
   141c0:	str	r0, [sp, #4]
   141c4:	add	r0, r5, #64	; 0x40
   141c8:	bl	11334 <memset@plt>
   141cc:	add	r0, pc, #220	; 0xdc
   141d0:	uxtb	r2, r7
   141d4:	movw	r3, #51464	; 0xc908
   141d8:	movw	r1, #58983	; 0xe667
   141dc:	add	r7, sp, #8
   141e0:	vld1.64	{d16-d17}, [r0 :128]
   141e4:	uxtb	r0, r6
   141e8:	movt	r3, #62396	; 0xf3bc
   141ec:	movt	r1, #27145	; 0x6a09
   141f0:	orr	r0, r2, r0, lsl #8
   141f4:	orr	r0, r0, #65536	; 0x10000
   141f8:	orr	r0, r0, #16777216	; 0x1000000
   141fc:	eor	r0, r0, r3
   14200:	strd	r0, [r5]
   14204:	add	r0, pc, #180	; 0xb4
   14208:	vst1.64	{d16-d17}, [r9]
   1420c:	movw	r1, #52505	; 0xcd19
   14210:	vld1.64	{d18-d19}, [r0 :128]
   14214:	add	r0, pc, #180	; 0xb4
   14218:	ldr	r3, [sp, #4]
   1421c:	movt	r1, #23520	; 0x5be0
   14220:	vld1.64	{d16-d17}, [r0 :128]
   14224:	ldr	r0, [sp]
   14228:	vst1.64	{d18-d19}, [sl]
   1422c:	vst1.64	{d16-d17}, [r0]
   14230:	movw	r0, #8569	; 0x2179
   14234:	movt	r0, #4990	; 0x137e
   14238:	strd	r0, [r3]
   1423c:	str	r2, [r5, #228]	; 0xe4
   14240:	add	r0, r7, r6
   14244:	rsb	r2, r6, #128	; 0x80
   14248:	mov	r1, #0
   1424c:	bl	11334 <memset@plt>
   14250:	mov	r0, r7
   14254:	mov	r1, r8
   14258:	mov	r2, r6
   1425c:	bl	111c0 <memcpy@plt>
   14260:	add	r0, r5, #96	; 0x60
   14264:	mov	r1, r7
   14268:	mov	r2, #128	; 0x80
   1426c:	bl	111c0 <memcpy@plt>
   14270:	ldr	r0, [r5, #224]	; 0xe0
   14274:	mov	r1, #0
   14278:	mov	r2, #128	; 0x80
   1427c:	add	r0, r0, #128	; 0x80
   14280:	str	r0, [r5, #224]	; 0xe0
   14284:	movw	r0, #16888	; 0x41f8
   14288:	movt	r0, #3
   1428c:	ldr	r3, [r0]
   14290:	mov	r0, r7
   14294:	blx	r3
   14298:	mov	r0, r4
   1429c:	sub	sp, fp, #28
   142a0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   142a4:	nop	{0}
   142a8:	nop	{0}
   142ac:	nop	{0}
   142b0:	strbhi	sl, [sl], #1851	; 0x73b
   142b4:	bllt	19ffcd0 <optarg@@GLIBC_2.4+0x19b8b40>
   142b8:	vcmla.f32	d15, d4, d27[0], #90
   142bc:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   142c0:	svcpl	0x001d36f1
   142c4:	strbge	pc, [pc, #-1338]	; 13d92 <__assert_fail@plt+0x296e>	; <UNPREDICTABLE>
   142c8:	sfmge	f0, 3, [r6, #836]!	; 0x344
   142cc:	tstpl	lr, pc, ror r2
   142d0:	blcs	faf354 <optarg@@GLIBC_2.4+0xf681c4>
   142d4:	blls	16e50c <optarg@@GLIBC_2.4+0x12737c>
   142d8:	blx	108388e <optarg@@GLIBC_2.4+0x103c6fe>
   142dc:	svcne	0x0083d9ab
   142e0:	cmp	r2, #0
   142e4:	beq	14400 <__assert_fail@plt+0x2fdc>
   142e8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   142ec:	add	fp, sp, #28
   142f0:	sub	sp, sp, #4
   142f4:	mov	r5, r1
   142f8:	ldr	r1, [r0, #224]	; 0xe0
   142fc:	mov	sl, r2
   14300:	mov	r8, r0
   14304:	rsb	r9, r1, #128	; 0x80
   14308:	cmp	r9, r2
   1430c:	bcs	143d4 <__assert_fail@plt+0x2fb0>
   14310:	mov	r0, #0
   14314:	add	r4, r8, #96	; 0x60
   14318:	str	r1, [sp]
   1431c:	mov	r2, r9
   14320:	add	r7, r8, #64	; 0x40
   14324:	add	r6, r8, #72	; 0x48
   14328:	str	r0, [r8, #224]	; 0xe0
   1432c:	add	r0, r4, r1
   14330:	mov	r1, r5
   14334:	bl	111c0 <memcpy@plt>
   14338:	ldrd	r0, [r7]
   1433c:	adds	r0, r0, #128	; 0x80
   14340:	adcs	r1, r1, #0
   14344:	strd	r0, [r7]
   14348:	ldrd	r0, [r6]
   1434c:	adcs	r0, r0, #0
   14350:	adc	r1, r1, #0
   14354:	strd	r0, [r6]
   14358:	mov	r0, r8
   1435c:	mov	r1, r4
   14360:	bl	14410 <__assert_fail@plt+0x2fec>
   14364:	sub	r4, sl, r9
   14368:	add	r5, r5, r9
   1436c:	cmp	r4, #129	; 0x81
   14370:	bcc	143d0 <__assert_fail@plt+0x2fac>
   14374:	ldr	r0, [sp]
   14378:	add	r9, r0, sl
   1437c:	movw	r0, #257	; 0x101
   14380:	sub	r0, r9, r0
   14384:	bic	sl, r0, #127	; 0x7f
   14388:	ldrd	r0, [r7]
   1438c:	adds	r0, r0, #128	; 0x80
   14390:	adcs	r1, r1, #0
   14394:	strd	r0, [r7]
   14398:	ldrd	r0, [r6]
   1439c:	adcs	r0, r0, #0
   143a0:	adc	r1, r1, #0
   143a4:	strd	r0, [r6]
   143a8:	mov	r0, r8
   143ac:	mov	r1, r5
   143b0:	bl	14410 <__assert_fail@plt+0x2fec>
   143b4:	sub	r4, r4, #128	; 0x80
   143b8:	add	r5, r5, #128	; 0x80
   143bc:	cmp	r4, #128	; 0x80
   143c0:	bhi	14388 <__assert_fail@plt+0x2f64>
   143c4:	sub	r0, r9, sl
   143c8:	sub	sl, r0, #256	; 0x100
   143cc:	b	143d4 <__assert_fail@plt+0x2fb0>
   143d0:	mov	sl, r4
   143d4:	ldr	r0, [r8, #224]	; 0xe0
   143d8:	mov	r1, r5
   143dc:	mov	r2, sl
   143e0:	add	r0, r8, r0
   143e4:	add	r0, r0, #96	; 0x60
   143e8:	bl	111c0 <memcpy@plt>
   143ec:	ldr	r0, [r8, #224]	; 0xe0
   143f0:	add	r0, r0, sl
   143f4:	str	r0, [r8, #224]	; 0xe0
   143f8:	sub	sp, fp, #28
   143fc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14400:	mov	r0, #0
   14404:	bx	lr
   14408:	nop	{0}
   1440c:	nop	{0}
   14410:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   14414:	add	fp, sp, #28
   14418:	sub	sp, sp, #532	; 0x214
   1441c:	mov	r5, r0
   14420:	sub	r0, fp, #160	; 0xa0
   14424:	mov	r2, #128	; 0x80
   14428:	bl	111c0 <memcpy@plt>
   1442c:	add	r0, r5, #32
   14430:	add	r1, r5, #16
   14434:	add	r2, r5, #48	; 0x30
   14438:	mov	r3, #8
   1443c:	add	r6, sp, #272	; 0x110
   14440:	sub	r9, fp, #160	; 0xa0
   14444:	mov	r4, r5
   14448:	vld1.64	{d16-d17}, [r0]
   1444c:	add	r7, pc, #1004	; 0x3ec
   14450:	vld1.64	{d24-d25}, [r1]
   14454:	vld1.64	{d22-d23}, [r2]
   14458:	add	r0, r6, #32
   1445c:	mov	sl, r4
   14460:	ldr	lr, [fp, #-148]	; 0xffffff6c
   14464:	vld1.64	{d18-d19}, [r7 :128]
   14468:	mov	r7, r5
   1446c:	str	sl, [sp, #100]	; 0x64
   14470:	vld1.64	{d20-d21}, [r7], r3
   14474:	str	r7, [sp, #104]	; 0x68
   14478:	str	lr, [sp, #224]	; 0xe0
   1447c:	vst1.64	{d16-d17}, [r0]
   14480:	add	r0, r6, #80	; 0x50
   14484:	vst1.64	{d18-d19}, [r0]
   14488:	add	r0, r6, #16
   1448c:	vst1.64	{d24-d25}, [r0]
   14490:	add	r0, r6, #48	; 0x30
   14494:	vst1.64	{d20-d21}, [r6], r3
   14498:	vst1.64	{d22-d23}, [r0]
   1449c:	str	r6, [sp, #172]	; 0xac
   144a0:	ldm	r9, {r3, r6, r9}
   144a4:	str	r9, [sp, #228]	; 0xe4
   144a8:	ldr	r0, [sp, #272]	; 0x110
   144ac:	ldr	r2, [sp, #304]	; 0x130
   144b0:	ldr	r1, [sp, #276]	; 0x114
   144b4:	ldr	r7, [sp, #308]	; 0x134
   144b8:	ldr	r8, [r4, #76]	; 0x4c
   144bc:	adds	r0, r2, r0
   144c0:	adc	r1, r7, r1
   144c4:	adds	ip, r0, r3
   144c8:	movw	r3, #21119	; 0x527f
   144cc:	ldr	r0, [r4, #72]	; 0x48
   144d0:	movw	r4, #58983	; 0xe667
   144d4:	adc	r1, r1, r6
   144d8:	ldr	r6, [r5, #64]	; 0x40
   144dc:	ldr	r5, [r5, #68]	; 0x44
   144e0:	movt	r3, #20750	; 0x510e
   144e4:	movt	r4, #27145	; 0x6a09
   144e8:	str	r0, [sp, #252]	; 0xfc
   144ec:	eor	r5, r5, r1
   144f0:	eor	r6, r6, ip
   144f4:	eor	r3, r5, r3
   144f8:	movw	r5, #33489	; 0x82d1
   144fc:	movt	r5, #44518	; 0xade6
   14500:	eor	r6, r6, r5
   14504:	movw	r5, #51464	; 0xc908
   14508:	movt	r5, #62396	; 0xf3bc
   1450c:	adds	r5, r3, r5
   14510:	adc	r4, r6, r4
   14514:	eor	r2, r5, r2
   14518:	lsl	r0, r2, #8
   1451c:	eor	r7, r4, r7
   14520:	lsr	r2, r2, #24
   14524:	orr	r0, r0, r7, lsr #24
   14528:	orr	r7, r2, r7, lsl #8
   1452c:	adds	r2, r9, ip
   14530:	adc	r1, lr, r1
   14534:	adds	r2, r2, r7
   14538:	adc	r1, r1, r0
   1453c:	eor	r3, r2, r3
   14540:	mov	r9, r2
   14544:	str	r2, [sp, #232]	; 0xe8
   14548:	eor	ip, r1, r6
   1454c:	lsl	r6, r3, #16
   14550:	lsr	r3, r3, #16
   14554:	mov	lr, r1
   14558:	str	r1, [sp, #236]	; 0xec
   1455c:	orr	r1, r3, ip, lsl #16
   14560:	orr	r6, r6, ip, lsr #16
   14564:	adds	r2, r1, r5
   14568:	mov	ip, r1
   1456c:	str	r1, [sp, #268]	; 0x10c
   14570:	str	r6, [sp, #264]	; 0x108
   14574:	adc	r1, r6, r4
   14578:	str	r2, [sp, #256]	; 0x100
   1457c:	eor	r0, r1, r0
   14580:	mov	r4, r1
   14584:	str	r1, [sp, #260]	; 0x104
   14588:	eor	r1, r2, r7
   1458c:	lsl	r3, r0, #1
   14590:	orr	r5, r3, r1, lsr #31
   14594:	lsl	r1, r1, #1
   14598:	movw	r3, #52505	; 0xcd19
   1459c:	orr	r7, r1, r0, lsr #31
   145a0:	ldr	r0, [sl, #88]	; 0x58
   145a4:	movw	r1, #8569	; 0x2179
   145a8:	movt	r3, #23520	; 0x5be0
   145ac:	movt	r1, #4990	; 0x137e
   145b0:	str	r5, [sp, #156]	; 0x9c
   145b4:	str	r7, [sp, #152]	; 0x98
   145b8:	eor	r0, r0, r1
   145bc:	ldr	r1, [sl, #92]	; 0x5c
   145c0:	str	r0, [sp, #192]	; 0xc0
   145c4:	eor	r1, r1, r3
   145c8:	ldr	r3, [sl, #80]	; 0x50
   145cc:	str	r1, [sp, #196]	; 0xc4
   145d0:	str	r3, [sp, #244]	; 0xf4
   145d4:	ldr	r3, [sl, #84]	; 0x54
   145d8:	str	r0, [sp, #392]	; 0x188
   145dc:	str	r1, [sp, #396]	; 0x18c
   145e0:	str	r9, [sp, #272]	; 0x110
   145e4:	str	lr, [sp, #276]	; 0x114
   145e8:	str	ip, [sp, #368]	; 0x170
   145ec:	ldr	ip, [sp, #172]	; 0xac
   145f0:	str	r6, [sp, #372]	; 0x174
   145f4:	str	r2, [sp, #336]	; 0x150
   145f8:	str	r4, [sp, #340]	; 0x154
   145fc:	str	r5, [sp, #308]	; 0x134
   14600:	str	r7, [sp, #304]	; 0x130
   14604:	ldr	r0, [fp, #-144]	; 0xffffff70
   14608:	ldr	r2, [fp, #-140]	; 0xffffff74
   1460c:	movw	r5, #26764	; 0x688c
   14610:	movw	r6, #27679	; 0x6c1f
   14614:	ldr	sl, [fp, #-136]	; 0xffffff78
   14618:	ldr	r9, [fp, #-132]	; 0xffffff7c
   1461c:	ldr	r7, [sp, #316]	; 0x13c
   14620:	movt	r5, #39685	; 0x9b05
   14624:	movt	r6, #11070	; 0x2b3e
   14628:	str	r3, [sp, #240]	; 0xf0
   1462c:	ldr	r4, [ip]
   14630:	ldr	r3, [sp, #312]	; 0x138
   14634:	ldr	r1, [ip, #4]
   14638:	str	r0, [sp, #204]	; 0xcc
   1463c:	str	r2, [sp, #200]	; 0xc8
   14640:	adds	r4, r3, r4
   14644:	adc	r1, r7, r1
   14648:	adds	r4, r4, r0
   1464c:	ldr	r0, [sp, #252]	; 0xfc
   14650:	adc	r1, r1, r2
   14654:	movw	r2, #42811	; 0xa73b
   14658:	eor	r8, r8, r1
   1465c:	movt	r2, #33994	; 0x84ca
   14660:	eor	r5, r8, r5
   14664:	eor	lr, r0, r4
   14668:	movw	r0, #44677	; 0xae85
   1466c:	movt	r0, #47975	; 0xbb67
   14670:	eor	r6, lr, r6
   14674:	adds	lr, r5, r2
   14678:	eor	r3, lr, r3
   1467c:	adc	r0, r6, r0
   14680:	lsl	r2, r3, #8
   14684:	lsr	r3, r3, #24
   14688:	adds	r4, sl, r4
   1468c:	ldr	sl, [fp, #-116]	; 0xffffff8c
   14690:	eor	r7, r0, r7
   14694:	adc	r1, r9, r1
   14698:	orr	r3, r3, r7, lsl #8
   1469c:	orr	r2, r2, r7, lsr #24
   146a0:	adds	r4, r4, r3
   146a4:	adc	r7, r1, r2
   146a8:	mov	r9, r4
   146ac:	str	r4, [sp, #208]	; 0xd0
   146b0:	eor	r1, r7, r6
   146b4:	mov	r8, r7
   146b8:	str	r7, [sp, #220]	; 0xdc
   146bc:	eor	r7, r4, r5
   146c0:	str	r9, [ip]
   146c4:	lsl	r6, r7, #16
   146c8:	lsr	r7, r7, #16
   146cc:	str	r8, [ip, #4]
   146d0:	ldr	r8, [fp, #-88]	; 0xffffffa8
   146d4:	orr	r4, r6, r1, lsr #16
   146d8:	orr	r1, r7, r1, lsl #16
   146dc:	adds	r7, r1, lr
   146e0:	mov	r5, r1
   146e4:	str	r1, [sp, #248]	; 0xf8
   146e8:	str	r4, [sp, #380]	; 0x17c
   146ec:	str	r4, [sp, #252]	; 0xfc
   146f0:	adc	r1, r4, r0
   146f4:	str	r5, [sp, #376]	; 0x178
   146f8:	str	r7, [sp, #344]	; 0x158
   146fc:	movw	r5, #55723	; 0xd9ab
   14700:	ldr	r4, [fp, #-120]	; 0xffffff88
   14704:	str	r7, [sp, #148]	; 0x94
   14708:	str	r8, [sp, #132]	; 0x84
   1470c:	eor	r0, r1, r2
   14710:	mov	r6, r1
   14714:	str	r1, [sp, #144]	; 0x90
   14718:	eor	r1, r7, r3
   1471c:	ldr	r3, [fp, #-124]	; 0xffffff84
   14720:	movt	r5, #8067	; 0x1f83
   14724:	lsl	r2, r0, #1
   14728:	str	r6, [sp, #348]	; 0x15c
   1472c:	orr	r2, r2, r1, lsr #31
   14730:	lsl	r1, r1, #1
   14734:	ldr	lr, [sp, #320]	; 0x140
   14738:	ldr	r6, [sp, #324]	; 0x144
   1473c:	orr	r0, r1, r0, lsr #31
   14740:	ldr	r1, [sp, #232]	; 0xe8
   14744:	str	sl, [sp, #232]	; 0xe8
   14748:	str	r2, [sp, #160]	; 0xa0
   1474c:	str	r3, [sp, #184]	; 0xb8
   14750:	str	r0, [sp, #164]	; 0xa4
   14754:	adds	r0, r0, r1
   14758:	ldr	r1, [sp, #292]	; 0x124
   1475c:	str	r0, [sp, #140]	; 0x8c
   14760:	ldr	r0, [sp, #236]	; 0xec
   14764:	str	r4, [sp, #236]	; 0xec
   14768:	adc	r0, r2, r0
   1476c:	ldr	r2, [fp, #-128]	; 0xffffff80
   14770:	str	r0, [sp, #136]	; 0x88
   14774:	ldr	r0, [sp, #288]	; 0x120
   14778:	str	r2, [sp, #188]	; 0xbc
   1477c:	adds	r0, lr, r0
   14780:	adc	r1, r6, r1
   14784:	adds	r0, r0, r2
   14788:	ldr	r2, [sp, #240]	; 0xf0
   1478c:	adc	r1, r1, r3
   14790:	eor	r2, r2, r1
   14794:	eor	r3, r2, r5
   14798:	ldr	r2, [sp, #244]	; 0xf4
   1479c:	movw	r5, #48491	; 0xbd6b
   147a0:	movt	r5, #64321	; 0xfb41
   147a4:	eor	r2, r2, r0
   147a8:	eor	ip, r2, r5
   147ac:	movw	r2, #63531	; 0xf82b
   147b0:	movw	r5, #62322	; 0xf372
   147b4:	movt	r2, #65172	; 0xfe94
   147b8:	movt	r5, #15470	; 0x3c6e
   147bc:	adds	r2, r3, r2
   147c0:	adc	r5, ip, r5
   147c4:	eor	lr, r2, lr
   147c8:	adds	r0, r4, r0
   147cc:	str	r2, [sp, #120]	; 0x78
   147d0:	ldr	r4, [fp, #-104]	; 0xffffff98
   147d4:	eor	r6, r5, r6
   147d8:	lsr	r7, lr, #24
   147dc:	str	r5, [sp, #124]	; 0x7c
   147e0:	lsl	r5, lr, #8
   147e4:	adc	r1, sl, r1
   147e8:	orr	r7, r7, r6, lsl #8
   147ec:	orr	r2, r5, r6, lsr #24
   147f0:	ldr	r5, [fp, #-108]	; 0xffffff94
   147f4:	str	r7, [sp, #108]	; 0x6c
   147f8:	adds	r7, r0, r7
   147fc:	str	r2, [sp, #96]	; 0x60
   14800:	str	r4, [sp, #244]	; 0xf4
   14804:	adc	r6, r1, r2
   14808:	eor	r1, r7, r3
   1480c:	str	r7, [sp, #288]	; 0x120
   14810:	str	r7, [sp, #84]	; 0x54
   14814:	lsr	r3, r1, #16
   14818:	eor	r0, r6, ip
   1481c:	lsl	r1, r1, #16
   14820:	str	r6, [sp, #292]	; 0x124
   14824:	str	r6, [sp, #80]	; 0x50
   14828:	ldr	r6, [fp, #-112]	; 0xffffff90
   1482c:	str	r5, [sp, #212]	; 0xd4
   14830:	orr	r2, r3, r0, lsl #16
   14834:	orr	r0, r1, r0, lsr #16
   14838:	b	14850 <__assert_fail@plt+0x342c>
   1483c:	nop	{0}
   14840:	vcmla.f32	d15, d4, d27[0], #90
   14844:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   14848:	svcpl	0x001d36f1
   1484c:	strbge	pc, [pc, #-1338]	; 1431a <__assert_fail@plt+0x2ef6>	; <UNPREDICTABLE>
   14850:	str	r0, [sp, #388]	; 0x184
   14854:	str	r2, [sp, #384]	; 0x180
   14858:	str	r0, [sp, #168]	; 0xa8
   1485c:	mov	lr, r2
   14860:	str	r2, [sp, #92]	; 0x5c
   14864:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14868:	ldr	r0, [sp, #296]	; 0x128
   1486c:	ldr	ip, [sp, #328]	; 0x148
   14870:	ldr	r1, [sp, #300]	; 0x12c
   14874:	ldr	r7, [sp, #332]	; 0x14c
   14878:	str	r6, [sp, #216]	; 0xd8
   1487c:	str	r2, [sp, #240]	; 0xf0
   14880:	adds	r0, ip, r0
   14884:	adc	r1, r7, r1
   14888:	adds	r0, r0, r6
   1488c:	ldr	r6, [sp, #192]	; 0xc0
   14890:	adc	r1, r1, r5
   14894:	movw	r5, #62778	; 0xf53a
   14898:	movt	r5, #42319	; 0xa54f
   1489c:	eor	r9, r0, r6
   148a0:	ldr	r6, [sp, #196]	; 0xc4
   148a4:	eor	sl, r1, r6
   148a8:	movw	r6, #14065	; 0x36f1
   148ac:	movt	r6, #24349	; 0x5f1d
   148b0:	adds	r6, sl, r6
   148b4:	adc	r3, r9, r5
   148b8:	adds	r0, r4, r0
   148bc:	ldr	r4, [sp, #140]	; 0x8c
   148c0:	str	r6, [sp, #68]	; 0x44
   148c4:	str	r3, [sp, #72]	; 0x48
   148c8:	eor	r5, r3, r7
   148cc:	eor	r3, r6, ip
   148d0:	adc	r1, r2, r1
   148d4:	ldr	ip, [fp, #-84]	; 0xffffffac
   148d8:	lsl	r7, r3, #8
   148dc:	lsr	r3, r3, #24
   148e0:	orr	r3, r3, r5, lsl #8
   148e4:	orr	r7, r7, r5, lsr #24
   148e8:	adds	r0, r0, r3
   148ec:	str	r3, [sp, #56]	; 0x38
   148f0:	str	r7, [sp, #52]	; 0x34
   148f4:	str	ip, [sp, #128]	; 0x80
   148f8:	str	r0, [sp, #296]	; 0x128
   148fc:	mov	r3, r0
   14900:	str	r0, [sp, #76]	; 0x4c
   14904:	ldr	r0, [fp, #-96]	; 0xffffffa0
   14908:	adc	r1, r1, r7
   1490c:	str	r1, [sp, #300]	; 0x12c
   14910:	mov	r2, r1
   14914:	str	r1, [sp, #88]	; 0x58
   14918:	ldr	r1, [fp, #-92]	; 0xffffffa4
   1491c:	adds	r5, r4, r0
   14920:	str	r0, [sp, #180]	; 0xb4
   14924:	ldr	r0, [sp, #136]	; 0x88
   14928:	eor	r4, r2, r9
   1492c:	eor	r2, r3, sl
   14930:	str	r1, [sp, #176]	; 0xb0
   14934:	lsr	r3, r2, #16
   14938:	lsl	r2, r2, #16
   1493c:	adc	r7, r0, r1
   14940:	ldr	r0, [sp, #120]	; 0x78
   14944:	ldr	r1, [sp, #168]	; 0xa8
   14948:	adds	lr, lr, r0
   1494c:	ldr	r0, [sp, #124]	; 0x7c
   14950:	str	lr, [sp, #196]	; 0xc4
   14954:	adc	r6, r1, r0
   14958:	orr	r0, r3, r4, lsl #16
   1495c:	orr	r1, r2, r4, lsr #16
   14960:	str	r6, [sp, #192]	; 0xc0
   14964:	str	r0, [sp, #60]	; 0x3c
   14968:	eor	r3, r0, r5
   1496c:	ldr	r0, [sp, #160]	; 0xa0
   14970:	eor	r4, r1, r7
   14974:	str	r1, [sp, #64]	; 0x40
   14978:	adds	r9, r4, lr
   1497c:	adc	r2, r3, r6
   14980:	eor	r1, r2, r0
   14984:	ldr	r0, [sp, #164]	; 0xa4
   14988:	eor	r0, r9, r0
   1498c:	lsl	sl, r0, #8
   14990:	lsr	r0, r0, #24
   14994:	orr	r0, r0, r1, lsl #8
   14998:	orr	sl, sl, r1, lsr #24
   1499c:	adds	r1, r8, r5
   149a0:	adc	r5, ip, r7
   149a4:	adds	r6, r1, r0
   149a8:	adc	r8, r5, sl
   149ac:	str	r6, [sp, #112]	; 0x70
   149b0:	str	r6, [sp, #272]	; 0x110
   149b4:	eor	r1, r8, r3
   149b8:	eor	r3, r6, r4
   149bc:	str	r8, [sp, #116]	; 0x74
   149c0:	str	r8, [sp, #276]	; 0x114
   149c4:	lsl	r4, r3, #16
   149c8:	lsr	r3, r3, #16
   149cc:	orr	r4, r4, r1, lsr #16
   149d0:	orr	r1, r3, r1, lsl #16
   149d4:	adds	ip, r1, r9
   149d8:	mov	r7, r1
   149dc:	str	r1, [sp, #140]	; 0x8c
   149e0:	str	r4, [sp, #396]	; 0x18c
   149e4:	str	r4, [sp, #136]	; 0x88
   149e8:	adc	r2, r4, r2
   149ec:	eor	r0, ip, r0
   149f0:	str	r7, [sp, #392]	; 0x188
   149f4:	str	ip, [sp, #352]	; 0x160
   149f8:	str	ip, [sp, #120]	; 0x78
   149fc:	eor	r1, r2, sl
   14a00:	mov	lr, r2
   14a04:	str	r2, [sp, #124]	; 0x7c
   14a08:	lsl	r2, r1, #1
   14a0c:	str	lr, [sp, #356]	; 0x164
   14a10:	orr	r5, r2, r0, lsr #31
   14a14:	lsl	r0, r0, #1
   14a18:	ldr	r2, [sp, #196]	; 0xc4
   14a1c:	orr	r3, r0, r1, lsr #31
   14a20:	ldr	r0, [sp, #96]	; 0x60
   14a24:	ldr	r1, [sp, #192]	; 0xc0
   14a28:	str	r5, [sp, #164]	; 0xa4
   14a2c:	str	r5, [sp, #316]	; 0x13c
   14a30:	ldr	r5, [fp, #-72]	; 0xffffffb8
   14a34:	str	r3, [sp, #312]	; 0x138
   14a38:	mov	r8, r3
   14a3c:	str	r3, [sp, #40]	; 0x28
   14a40:	eor	r0, r1, r0
   14a44:	ldr	r1, [sp, #108]	; 0x6c
   14a48:	str	r5, [sp, #196]	; 0xc4
   14a4c:	eor	r1, r2, r1
   14a50:	lsl	r2, r0, #1
   14a54:	orr	r2, r2, r1, lsr #31
   14a58:	lsl	r1, r1, #1
   14a5c:	orr	sl, r1, r0, lsr #31
   14a60:	ldr	r0, [sp, #208]	; 0xd0
   14a64:	ldr	r1, [fp, #-80]	; 0xffffffb0
   14a68:	str	r2, [sp, #160]	; 0xa0
   14a6c:	adds	r9, sl, r0
   14a70:	ldr	r0, [sp, #220]	; 0xdc
   14a74:	str	r1, [sp, #208]	; 0xd0
   14a78:	adc	r0, r2, r0
   14a7c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   14a80:	adds	r6, r9, r1
   14a84:	str	r0, [sp, #108]	; 0x6c
   14a88:	ldr	r0, [fp, #-68]	; 0xffffffbc
   14a8c:	ldr	r1, [sp, #108]	; 0x6c
   14a90:	str	r2, [sp, #220]	; 0xdc
   14a94:	str	r0, [sp, #192]	; 0xc0
   14a98:	adc	r3, r1, r2
   14a9c:	ldr	r1, [sp, #264]	; 0x108
   14aa0:	ldr	r2, [sp, #60]	; 0x3c
   14aa4:	eor	r4, r3, r1
   14aa8:	ldr	r1, [sp, #68]	; 0x44
   14aac:	adds	r7, r2, r1
   14ab0:	ldr	r1, [sp, #72]	; 0x48
   14ab4:	ldr	r2, [sp, #64]	; 0x40
   14ab8:	str	r7, [sp, #264]	; 0x108
   14abc:	adc	ip, r2, r1
   14ac0:	ldr	r1, [sp, #268]	; 0x10c
   14ac4:	adds	r9, r4, r7
   14ac8:	str	ip, [sp, #48]	; 0x30
   14acc:	eor	r2, r6, r1
   14ad0:	ldr	r1, [sp, #160]	; 0xa0
   14ad4:	adc	ip, r2, ip
   14ad8:	adds	r6, r5, r6
   14adc:	ldr	r5, [sp, #164]	; 0xa4
   14ae0:	adc	r3, r0, r3
   14ae4:	ldr	r0, [sp, #188]	; 0xbc
   14ae8:	eor	lr, ip, r1
   14aec:	eor	r1, r9, sl
   14af0:	lsl	r7, r1, #8
   14af4:	lsr	r1, r1, #24
   14af8:	orr	r1, r1, lr, lsl #8
   14afc:	orr	sl, r7, lr, lsr #24
   14b00:	adds	r6, r6, r1
   14b04:	adc	r3, r3, sl
   14b08:	adds	r7, r8, r0
   14b0c:	ldr	r0, [sp, #184]	; 0xb8
   14b10:	ldr	r8, [fp, #-52]	; 0xffffffcc
   14b14:	adc	lr, r5, r0
   14b18:	adds	r0, r7, r6
   14b1c:	ldr	r5, [sp, #80]	; 0x50
   14b20:	str	r8, [sp, #184]	; 0xb8
   14b24:	str	r0, [sp, #36]	; 0x24
   14b28:	adc	r0, lr, r3
   14b2c:	str	r0, [sp, #160]	; 0xa0
   14b30:	eor	r0, r3, r2
   14b34:	eor	r3, r6, r4
   14b38:	lsl	r6, r3, #16
   14b3c:	lsr	r3, r3, #16
   14b40:	orr	r7, r6, r0, lsr #16
   14b44:	orr	r0, r3, r0, lsl #16
   14b48:	adds	r2, r0, r9
   14b4c:	str	r0, [sp, #72]	; 0x48
   14b50:	str	r7, [sp, #60]	; 0x3c
   14b54:	adc	r3, r7, ip
   14b58:	mov	r7, r2
   14b5c:	eor	r1, r2, r1
   14b60:	str	r2, [sp, #96]	; 0x60
   14b64:	eor	r0, r3, sl
   14b68:	str	r7, [sp, #360]	; 0x168
   14b6c:	ldr	r7, [fp, #-64]	; 0xffffffc0
   14b70:	str	r3, [sp, #364]	; 0x16c
   14b74:	str	r3, [sp, #108]	; 0x6c
   14b78:	lsl	r2, r0, #1
   14b7c:	orr	r6, r2, r1, lsr #31
   14b80:	lsl	r1, r1, #1
   14b84:	ldr	r2, [sp, #264]	; 0x108
   14b88:	orr	r4, r1, r0, lsr #31
   14b8c:	ldr	r0, [sp, #52]	; 0x34
   14b90:	ldr	r1, [sp, #48]	; 0x30
   14b94:	str	r6, [sp, #68]	; 0x44
   14b98:	str	r6, [sp, #324]	; 0x144
   14b9c:	ldr	r6, [fp, #-60]	; 0xffffffc4
   14ba0:	str	r7, [sp, #268]	; 0x10c
   14ba4:	str	r4, [sp, #64]	; 0x40
   14ba8:	str	r4, [sp, #320]	; 0x140
   14bac:	ldr	r4, [fp, #-56]	; 0xffffffc8
   14bb0:	eor	r0, r1, r0
   14bb4:	ldr	r1, [sp, #56]	; 0x38
   14bb8:	str	r6, [sp, #264]	; 0x108
   14bbc:	str	r4, [sp, #188]	; 0xbc
   14bc0:	eor	r1, r2, r1
   14bc4:	lsl	r2, r0, #1
   14bc8:	orr	r2, r2, r1, lsr #31
   14bcc:	lsl	r1, r1, #1
   14bd0:	orr	r0, r1, r0, lsr #31
   14bd4:	ldr	r1, [sp, #84]	; 0x54
   14bd8:	adds	r1, r0, r1
   14bdc:	adc	r5, r2, r5
   14be0:	adds	r1, r1, r7
   14be4:	ldr	r7, [sp, #252]	; 0xfc
   14be8:	adc	r3, r5, r6
   14bec:	eor	r6, r3, r7
   14bf0:	ldr	r7, [sp, #248]	; 0xf8
   14bf4:	eor	r5, r1, r7
   14bf8:	ldr	r7, [sp, #256]	; 0x100
   14bfc:	adds	lr, r6, r7
   14c00:	ldr	r7, [sp, #260]	; 0x104
   14c04:	eor	r0, lr, r0
   14c08:	adc	ip, r5, r7
   14c0c:	lsl	r7, r0, #8
   14c10:	lsr	r0, r0, #24
   14c14:	adds	r1, r4, r1
   14c18:	ldr	r4, [fp, #-36]	; 0xffffffdc
   14c1c:	eor	r2, ip, r2
   14c20:	orr	r0, r0, r2, lsl #8
   14c24:	orr	r7, r7, r2, lsr #24
   14c28:	adc	r2, r8, r3
   14c2c:	ldr	r8, [sp, #152]	; 0x98
   14c30:	adds	r3, r1, r0
   14c34:	str	r4, [sp, #256]	; 0x100
   14c38:	adc	r1, r2, r7
   14c3c:	eor	r2, r3, r6
   14c40:	str	r3, [sp, #44]	; 0x2c
   14c44:	str	r1, [sp, #48]	; 0x30
   14c48:	lsl	r3, r2, #16
   14c4c:	eor	r1, r1, r5
   14c50:	lsr	r2, r2, #16
   14c54:	orr	r9, r2, r1, lsl #16
   14c58:	orr	r6, r3, r1, lsr #16
   14c5c:	ldr	r1, [sp, #160]	; 0xa0
   14c60:	adds	r2, r9, lr
   14c64:	eor	r0, r2, r0
   14c68:	str	r2, [sp, #24]
   14c6c:	eor	r1, r6, r1
   14c70:	str	r1, [sp, #20]
   14c74:	adc	r1, r6, ip
   14c78:	str	r1, [sp, #32]
   14c7c:	eor	r1, r1, r7
   14c80:	lsl	r7, r1, #1
   14c84:	orr	r3, r7, r0, lsr #31
   14c88:	lsl	r0, r0, #1
   14c8c:	orr	r6, r0, r1, lsr #31
   14c90:	ldr	r0, [sp, #76]	; 0x4c
   14c94:	ldr	r1, [sp, #88]	; 0x58
   14c98:	str	r3, [sp, #52]	; 0x34
   14c9c:	str	r3, [sp, #332]	; 0x14c
   14ca0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14ca4:	str	r6, [sp, #56]	; 0x38
   14ca8:	str	r6, [sp, #328]	; 0x148
   14cac:	ldr	r6, [fp, #-44]	; 0xffffffd4
   14cb0:	adds	r7, r0, r8
   14cb4:	ldr	r0, [sp, #156]	; 0x9c
   14cb8:	str	r3, [sp, #252]	; 0xfc
   14cbc:	str	r6, [sp, #248]	; 0xf8
   14cc0:	adc	r2, r1, r0
   14cc4:	adds	r7, r7, r3
   14cc8:	ldr	r3, [sp, #148]	; 0x94
   14ccc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14cd0:	adc	r5, r2, r6
   14cd4:	ldr	r2, [sp, #168]	; 0xa8
   14cd8:	str	r1, [sp, #260]	; 0x104
   14cdc:	eor	ip, r5, r2
   14ce0:	ldr	r2, [sp, #92]	; 0x5c
   14ce4:	adds	lr, ip, r3
   14ce8:	ldr	r3, [sp, #144]	; 0x90
   14cec:	eor	r2, r7, r2
   14cf0:	adc	sl, r2, r3
   14cf4:	eor	r3, sl, r0
   14cf8:	eor	r0, lr, r8
   14cfc:	lsl	r6, r0, #8
   14d00:	lsr	r0, r0, #24
   14d04:	orr	r8, r6, r3, lsr #24
   14d08:	orr	r6, r0, r3, lsl #8
   14d0c:	adds	r0, r1, r7
   14d10:	ldr	r3, [sp, #36]	; 0x24
   14d14:	ldr	r7, [sp, #160]	; 0xa0
   14d18:	adc	r5, r4, r5
   14d1c:	adds	r1, r0, r6
   14d20:	adc	r0, r5, r8
   14d24:	str	r1, [sp, #28]
   14d28:	str	r0, [sp, #144]	; 0x90
   14d2c:	eor	r0, r0, r2
   14d30:	eor	r2, r1, ip
   14d34:	ldr	ip, [sp, #20]
   14d38:	lsl	r4, r2, #16
   14d3c:	lsr	r2, r2, #16
   14d40:	orr	r1, r4, r0, lsr #16
   14d44:	orr	r0, r2, r0, lsl #16
   14d48:	eor	r2, r9, r3
   14d4c:	adds	r5, r0, lr
   14d50:	str	r0, [sp, #152]	; 0x98
   14d54:	ldr	r0, [sp, #164]	; 0xa4
   14d58:	str	r1, [sp, #156]	; 0x9c
   14d5c:	adc	r4, r1, sl
   14d60:	adds	r9, r5, ip
   14d64:	adc	lr, r4, r2
   14d68:	eor	r1, lr, r0
   14d6c:	ldr	r0, [sp, #40]	; 0x28
   14d70:	eor	r0, r9, r0
   14d74:	lsl	sl, r0, #8
   14d78:	lsr	r0, r0, #24
   14d7c:	orr	sl, sl, r1, lsr #24
   14d80:	orr	r0, r0, r1, lsl #8
   14d84:	ldr	r1, [sp, #180]	; 0xb4
   14d88:	adds	r1, r3, r1
   14d8c:	ldr	r3, [sp, #176]	; 0xb0
   14d90:	adc	r3, r7, r3
   14d94:	adds	r7, r1, r0
   14d98:	adc	r1, r3, sl
   14d9c:	str	r7, [sp, #80]	; 0x50
   14da0:	str	r1, [sp, #84]	; 0x54
   14da4:	eor	r1, r1, r2
   14da8:	eor	r2, r7, ip
   14dac:	ldr	r7, [sp, #116]	; 0x74
   14db0:	lsl	r3, r2, #16
   14db4:	lsr	r2, r2, #16
   14db8:	orr	r3, r3, r1, lsr #16
   14dbc:	orr	r1, r2, r1, lsl #16
   14dc0:	adds	r2, r1, r9
   14dc4:	str	r1, [sp, #148]	; 0x94
   14dc8:	str	r3, [sp, #160]	; 0xa0
   14dcc:	adc	r1, r3, lr
   14dd0:	str	r2, [sp, #164]	; 0xa4
   14dd4:	eor	r0, r2, r0
   14dd8:	ldr	r3, [sp, #112]	; 0x70
   14ddc:	str	r1, [sp, #168]	; 0xa8
   14de0:	eor	r1, r1, sl
   14de4:	lsl	r2, r1, #1
   14de8:	orr	lr, r2, r0, lsr #31
   14dec:	lsl	r0, r0, #1
   14df0:	orr	r9, r0, r1, lsr #31
   14df4:	eor	r0, r4, r8
   14df8:	eor	r1, r5, r6
   14dfc:	lsl	r2, r0, #1
   14e00:	str	lr, [sp, #4]
   14e04:	orr	r2, r2, r1, lsr #31
   14e08:	lsl	r1, r1, #1
   14e0c:	str	r9, [sp, #8]
   14e10:	orr	r0, r1, r0, lsr #31
   14e14:	ldr	r1, [sp, #252]	; 0xfc
   14e18:	adds	r1, r1, r3
   14e1c:	ldr	r3, [sp, #248]	; 0xf8
   14e20:	adc	r3, r3, r7
   14e24:	ldr	r7, [sp, #60]	; 0x3c
   14e28:	adds	r1, r1, r0
   14e2c:	adc	r3, r3, r2
   14e30:	eor	r6, r3, r7
   14e34:	ldr	r7, [sp, #72]	; 0x48
   14e38:	str	r6, [sp, #60]	; 0x3c
   14e3c:	eor	r4, r1, r7
   14e40:	ldr	r7, [sp, #24]
   14e44:	str	r4, [sp, #40]	; 0x28
   14e48:	adds	r7, r6, r7
   14e4c:	ldr	r6, [sp, #32]
   14e50:	eor	r0, r7, r0
   14e54:	str	r7, [sp, #72]	; 0x48
   14e58:	adc	r6, r4, r6
   14e5c:	ldr	r4, [sp, #64]	; 0x40
   14e60:	str	r6, [sp, #76]	; 0x4c
   14e64:	eor	r2, r6, r2
   14e68:	lsl	r6, r0, #8
   14e6c:	lsr	r0, r0, #24
   14e70:	orr	r7, r6, r2, lsr #24
   14e74:	orr	r2, r0, r2, lsl #8
   14e78:	ldr	r0, [sp, #208]	; 0xd0
   14e7c:	str	r2, [sp, #36]	; 0x24
   14e80:	str	r7, [sp, #32]
   14e84:	adds	r0, r1, r0
   14e88:	ldr	r1, [sp, #220]	; 0xdc
   14e8c:	adc	r1, r3, r1
   14e90:	adds	r2, r0, r2
   14e94:	ldr	r0, [sp, #228]	; 0xe4
   14e98:	adc	r3, r1, r7
   14e9c:	ldr	r1, [sp, #224]	; 0xe0
   14ea0:	str	r2, [sp, #24]
   14ea4:	str	r3, [sp, #20]
   14ea8:	adds	r0, r9, r0
   14eac:	adc	r1, lr, r1
   14eb0:	adds	lr, r0, r2
   14eb4:	ldr	r0, [sp, #132]	; 0x84
   14eb8:	ldr	r2, [sp, #44]	; 0x2c
   14ebc:	adc	r9, r1, r3
   14ec0:	ldr	r1, [sp, #128]	; 0x80
   14ec4:	ldr	r3, [sp, #68]	; 0x44
   14ec8:	adds	r0, r4, r0
   14ecc:	adc	r1, r3, r1
   14ed0:	adds	r2, r0, r2
   14ed4:	ldr	r0, [sp, #48]	; 0x30
   14ed8:	adc	r1, r1, r0
   14edc:	ldr	r0, [sp, #156]	; 0x9c
   14ee0:	eor	r6, r0, r1
   14ee4:	ldr	r0, [sp, #152]	; 0x98
   14ee8:	eor	r5, r0, r2
   14eec:	ldr	r0, [sp, #120]	; 0x78
   14ef0:	adds	r7, r6, r0
   14ef4:	ldr	r0, [sp, #124]	; 0x7c
   14ef8:	adc	r8, r5, r0
   14efc:	eor	r0, r7, r4
   14f00:	lsl	r4, r0, #8
   14f04:	eor	ip, r8, r3
   14f08:	lsr	r0, r0, #24
   14f0c:	orr	r3, r4, ip, lsr #24
   14f10:	orr	r4, r0, ip, lsl #8
   14f14:	ldr	r0, [sp, #260]	; 0x104
   14f18:	str	r3, [sp, #12]
   14f1c:	str	r4, [sp, #16]
   14f20:	adds	r0, r0, r2
   14f24:	ldr	r2, [sp, #256]	; 0x100
   14f28:	adc	r1, r2, r1
   14f2c:	adds	r2, r0, r4
   14f30:	adc	r0, r1, r3
   14f34:	eor	r1, r2, r6
   14f38:	str	r2, [sp, #88]	; 0x58
   14f3c:	ldr	r3, [sp, #56]	; 0x38
   14f40:	str	r0, [sp, #92]	; 0x5c
   14f44:	lsl	r2, r1, #16
   14f48:	eor	r0, r0, r5
   14f4c:	lsr	r1, r1, #16
   14f50:	orr	r2, r2, r0, lsr #16
   14f54:	orr	r0, r1, r0, lsl #16
   14f58:	ldr	r1, [sp, #52]	; 0x34
   14f5c:	adds	ip, r0, r7
   14f60:	str	r0, [sp, #156]	; 0x9c
   14f64:	ldr	r0, [sp, #188]	; 0xbc
   14f68:	str	r2, [sp, #152]	; 0x98
   14f6c:	adc	sl, r2, r8
   14f70:	str	ip, [sp]
   14f74:	adds	r2, r3, r0
   14f78:	ldr	r0, [sp, #184]	; 0xb8
   14f7c:	adc	r5, r1, r0
   14f80:	ldr	r0, [sp, #28]
   14f84:	adds	r2, r2, r0
   14f88:	ldr	r0, [sp, #144]	; 0x90
   14f8c:	adc	r6, r5, r0
   14f90:	ldr	r0, [sp, #136]	; 0x88
   14f94:	eor	r8, r6, r0
   14f98:	ldr	r0, [sp, #140]	; 0x8c
   14f9c:	eor	r7, r2, r0
   14fa0:	ldr	r0, [sp, #96]	; 0x60
   14fa4:	adds	r5, r8, r0
   14fa8:	ldr	r0, [sp, #108]	; 0x6c
   14fac:	str	r5, [sp, #44]	; 0x2c
   14fb0:	adc	r0, r7, r0
   14fb4:	str	r0, [sp, #48]	; 0x30
   14fb8:	eor	r1, r0, r1
   14fbc:	eor	r0, r5, r3
   14fc0:	lsl	r5, r0, #8
   14fc4:	lsr	r0, r0, #24
   14fc8:	orr	r3, r5, r1, lsr #24
   14fcc:	orr	r5, r0, r1, lsl #8
   14fd0:	ldr	r0, [sp, #216]	; 0xd8
   14fd4:	ldr	r1, [sp, #212]	; 0xd4
   14fd8:	str	r3, [sp, #64]	; 0x40
   14fdc:	str	r5, [sp, #68]	; 0x44
   14fe0:	adds	r0, r2, r0
   14fe4:	adc	r1, r6, r1
   14fe8:	adds	r2, r0, r5
   14fec:	ldr	r6, [sp, #268]	; 0x10c
   14ff0:	adc	r0, r1, r3
   14ff4:	eor	r1, r2, r8
   14ff8:	str	r2, [sp, #124]	; 0x7c
   14ffc:	str	r0, [sp, #128]	; 0x80
   15000:	lsr	r2, r1, #16
   15004:	eor	r0, r0, r7
   15008:	lsl	r1, r1, #16
   1500c:	orr	r3, r2, r0, lsl #16
   15010:	orr	r0, r1, r0, lsr #16
   15014:	str	r0, [sp, #56]	; 0x38
   15018:	eor	r2, r9, r0
   1501c:	ldr	r0, [sp, #4]
   15020:	str	r3, [sp, #52]	; 0x34
   15024:	eor	r1, lr, r3
   15028:	adds	r3, r2, ip
   1502c:	adc	r5, r1, sl
   15030:	eor	r7, r5, r0
   15034:	ldr	r0, [sp, #8]
   15038:	eor	r0, r3, r0
   1503c:	lsl	r8, r0, #8
   15040:	lsr	r0, r0, #24
   15044:	orr	r8, r8, r7, lsr #24
   15048:	orr	r0, r0, r7, lsl #8
   1504c:	adds	r7, lr, r6
   15050:	ldr	r6, [sp, #264]	; 0x108
   15054:	adc	r9, r9, r6
   15058:	adds	r7, r7, r0
   1505c:	adc	r6, r9, r8
   15060:	eor	r2, r7, r2
   15064:	str	r7, [sp, #116]	; 0x74
   15068:	lsl	r7, r2, #16
   1506c:	eor	r1, r6, r1
   15070:	lsr	r2, r2, #16
   15074:	str	r6, [sp, #120]	; 0x78
   15078:	orr	r4, r2, r1, lsl #16
   1507c:	orr	r6, r7, r1, lsr #16
   15080:	adds	ip, r4, r3
   15084:	mov	r3, r6
   15088:	str	r6, [sp, #132]	; 0x84
   1508c:	str	r4, [sp, #136]	; 0x88
   15090:	adc	lr, r6, r5
   15094:	eor	r0, ip, r0
   15098:	str	ip, [sp, #108]	; 0x6c
   1509c:	eor	r1, lr, r8
   150a0:	str	lr, [sp, #112]	; 0x70
   150a4:	lsl	r2, r1, #1
   150a8:	orr	r2, r2, r0, lsr #31
   150ac:	lsl	r0, r0, #1
   150b0:	orr	r0, r0, r1, lsr #31
   150b4:	ldr	r1, [sp, #16]
   150b8:	str	r2, [sp, #140]	; 0x8c
   150bc:	ldr	r2, [sp]
   150c0:	str	r0, [sp, #144]	; 0x90
   150c4:	ldr	r0, [sp, #12]
   150c8:	eor	r1, r2, r1
   150cc:	eor	r0, sl, r0
   150d0:	lsl	r2, r0, #1
   150d4:	orr	r2, r2, r1, lsr #31
   150d8:	lsl	r1, r1, #1
   150dc:	orr	r1, r1, r0, lsr #31
   150e0:	ldr	r0, [sp, #80]	; 0x50
   150e4:	str	r2, [sp, #16]
   150e8:	str	r1, [sp, #28]
   150ec:	adds	r0, r1, r0
   150f0:	ldr	r1, [sp, #20]
   150f4:	str	r0, [sp, #12]
   150f8:	ldr	r0, [sp, #84]	; 0x54
   150fc:	adc	r0, r2, r0
   15100:	ldr	r2, [sp, #24]
   15104:	str	r0, [sp, #8]
   15108:	ldr	r0, [sp, #40]	; 0x28
   1510c:	eor	r0, r1, r0
   15110:	ldr	r1, [sp, #60]	; 0x3c
   15114:	eor	r1, r2, r1
   15118:	lsl	r2, r1, #16
   1511c:	lsr	r1, r1, #16
   15120:	orr	r7, r2, r0, lsr #16
   15124:	orr	r8, r1, r0, lsl #16
   15128:	ldr	r0, [sp, #72]	; 0x48
   1512c:	str	r7, [sp, #372]	; 0x174
   15130:	str	r8, [sp, #368]	; 0x170
   15134:	adds	r9, r8, r0
   15138:	ldr	r0, [sp, #76]	; 0x4c
   1513c:	str	r9, [sp, #336]	; 0x150
   15140:	adc	sl, r7, r0
   15144:	ldr	r0, [sp, #32]
   15148:	str	sl, [sp, #340]	; 0x154
   1514c:	eor	r5, sl, r0
   15150:	ldr	r0, [sp, #36]	; 0x24
   15154:	lsl	r6, r5, #1
   15158:	eor	r2, r9, r0
   1515c:	orr	r1, r6, r2, lsr #31
   15160:	lsl	r2, r2, #1
   15164:	ldr	r6, [fp, #-156]	; 0xffffff64
   15168:	orr	r0, r2, r5, lsr #31
   1516c:	ldr	r2, [sp, #12]
   15170:	str	r1, [sp, #308]	; 0x134
   15174:	str	r1, [sp, #84]	; 0x54
   15178:	ldr	r1, [sp, #144]	; 0x90
   1517c:	str	r0, [sp, #76]	; 0x4c
   15180:	str	r0, [sp, #304]	; 0x130
   15184:	ldr	r0, [sp, #160]	; 0xa0
   15188:	str	r6, [sp, #80]	; 0x50
   1518c:	str	r0, [sp, #380]	; 0x17c
   15190:	ldr	r0, [sp, #148]	; 0x94
   15194:	str	r0, [sp, #376]	; 0x178
   15198:	ldr	r0, [sp, #168]	; 0xa8
   1519c:	str	r0, [sp, #348]	; 0x15c
   151a0:	ldr	r0, [sp, #164]	; 0xa4
   151a4:	str	r0, [sp, #344]	; 0x158
   151a8:	ldr	r0, [sp, #152]	; 0x98
   151ac:	str	r0, [sp, #388]	; 0x184
   151b0:	ldr	r0, [sp, #156]	; 0x9c
   151b4:	str	r0, [sp, #384]	; 0x180
   151b8:	ldr	r0, [fp, #-160]	; 0xffffff60
   151bc:	str	r3, [sp, #396]	; 0x18c
   151c0:	str	r4, [sp, #392]	; 0x188
   151c4:	str	lr, [sp, #356]	; 0x164
   151c8:	str	ip, [sp, #352]	; 0x160
   151cc:	ldr	r3, [sp, #140]	; 0x8c
   151d0:	str	r1, [sp, #312]	; 0x138
   151d4:	adds	r2, r2, r0
   151d8:	str	r0, [sp, #96]	; 0x60
   151dc:	ldr	r0, [sp, #8]
   151e0:	str	r3, [sp, #316]	; 0x13c
   151e4:	eor	r4, r2, r8
   151e8:	adc	r6, r0, r6
   151ec:	ldr	r0, [sp, #44]	; 0x2c
   151f0:	eor	lr, r6, r7
   151f4:	ldr	r7, [sp, #52]	; 0x34
   151f8:	str	lr, [sp, #32]
   151fc:	adds	r5, r7, r0
   15200:	ldr	r7, [sp, #56]	; 0x38
   15204:	ldr	r0, [sp, #48]	; 0x30
   15208:	str	r4, [sp, #56]	; 0x38
   1520c:	adc	ip, r7, r0
   15210:	adds	r0, lr, r5
   15214:	adc	r7, r4, ip
   15218:	ldr	r4, [sp, #16]
   1521c:	str	r0, [sp, #44]	; 0x2c
   15220:	str	r7, [sp, #48]	; 0x30
   15224:	eor	lr, r7, r4
   15228:	ldr	r4, [sp, #28]
   1522c:	eor	r4, r0, r4
   15230:	ldr	r0, [sp, #204]	; 0xcc
   15234:	lsl	r7, r4, #8
   15238:	lsr	r4, r4, #24
   1523c:	orr	r8, r7, lr, lsr #24
   15240:	orr	r7, r4, lr, lsl #8
   15244:	adds	r2, r2, r0
   15248:	ldr	r0, [sp, #200]	; 0xc8
   1524c:	str	r7, [sp, #24]
   15250:	str	r8, [sp, #16]
   15254:	adc	r6, r6, r0
   15258:	ldr	r0, [sp, #268]	; 0x10c
   1525c:	adds	r7, r2, r7
   15260:	ldr	r2, [sp, #88]	; 0x58
   15264:	adc	r4, r6, r8
   15268:	adds	r6, r1, r0
   1526c:	ldr	r0, [sp, #264]	; 0x108
   15270:	adc	r0, r3, r0
   15274:	adds	r1, r6, r7
   15278:	ldr	r6, [sp, #92]	; 0x5c
   1527c:	adc	lr, r0, r4
   15280:	ldr	r0, [sp, #64]	; 0x40
   15284:	str	r1, [sp, #72]	; 0x48
   15288:	ldr	r1, [sp, #68]	; 0x44
   1528c:	str	lr, [sp, #28]
   15290:	eor	r0, ip, r0
   15294:	eor	r1, r5, r1
   15298:	lsl	r3, r0, #1
   1529c:	orr	r3, r3, r1, lsr #31
   152a0:	lsl	r1, r1, #1
   152a4:	orr	r0, r1, r0, lsr #31
   152a8:	ldr	r1, [sp, #196]	; 0xc4
   152ac:	adds	r1, r2, r1
   152b0:	ldr	r2, [sp, #192]	; 0xc0
   152b4:	adc	r6, r6, r2
   152b8:	ldr	r2, [sp, #160]	; 0xa0
   152bc:	adds	r1, r1, r0
   152c0:	adc	r6, r6, r3
   152c4:	eor	ip, r6, r2
   152c8:	ldr	r2, [sp, #148]	; 0x94
   152cc:	adds	r9, ip, r9
   152d0:	eor	r0, r9, r0
   152d4:	lsl	r8, r0, #8
   152d8:	lsr	r0, r0, #24
   152dc:	eor	r2, r1, r2
   152e0:	adc	sl, r2, sl
   152e4:	eor	r3, sl, r3
   152e8:	orr	r8, r8, r3, lsr #24
   152ec:	orr	r0, r0, r3, lsl #8
   152f0:	ldr	r3, [sp, #244]	; 0xf4
   152f4:	adds	r1, r1, r3
   152f8:	ldr	r3, [sp, #240]	; 0xf0
   152fc:	adc	r3, r6, r3
   15300:	adds	r5, r1, r0
   15304:	adc	r1, r3, r8
   15308:	str	r5, [sp, #60]	; 0x3c
   1530c:	str	r1, [sp, #64]	; 0x40
   15310:	eor	r1, r1, r2
   15314:	eor	r2, r5, ip
   15318:	ldr	r5, [sp, #84]	; 0x54
   1531c:	lsl	r3, r2, #16
   15320:	lsr	r2, r2, #16
   15324:	orr	ip, r3, r1, lsr #16
   15328:	orr	r1, r2, r1, lsl #16
   1532c:	adds	r2, r1, r9
   15330:	str	r1, [sp, #92]	; 0x5c
   15334:	eor	r1, lr, ip
   15338:	str	r1, [sp, #20]
   1533c:	adc	r1, ip, sl
   15340:	str	r2, [sp, #36]	; 0x24
   15344:	eor	r0, r2, r0
   15348:	str	r1, [sp, #40]	; 0x28
   1534c:	eor	r1, r1, r8
   15350:	lsl	r2, r1, #1
   15354:	orr	r2, r2, r0, lsr #31
   15358:	lsl	r0, r0, #1
   1535c:	orr	r0, r0, r1, lsr #31
   15360:	ldr	r1, [sp, #32]
   15364:	str	r2, [sp, #160]	; 0xa0
   15368:	str	r0, [sp, #148]	; 0x94
   1536c:	ldr	r0, [sp, #56]	; 0x38
   15370:	eor	r1, r7, r1
   15374:	lsl	r2, r1, #16
   15378:	lsr	r1, r1, #16
   1537c:	eor	r0, r4, r0
   15380:	orr	r3, r2, r0, lsr #16
   15384:	orr	r0, r1, r0, lsl #16
   15388:	ldr	r1, [sp, #44]	; 0x2c
   1538c:	str	r0, [sp, #52]	; 0x34
   15390:	str	r3, [sp, #56]	; 0x38
   15394:	adds	lr, r0, r1
   15398:	ldr	r0, [sp, #48]	; 0x30
   1539c:	ldr	r1, [sp, #24]
   153a0:	str	lr, [sp, #360]	; 0x168
   153a4:	str	lr, [sp, #44]	; 0x2c
   153a8:	adc	r9, r3, r0
   153ac:	ldr	r0, [sp, #16]
   153b0:	eor	r1, lr, r1
   153b4:	str	r9, [sp, #364]	; 0x16c
   153b8:	str	r9, [sp, #48]	; 0x30
   153bc:	eor	r0, r9, r0
   153c0:	lsl	r2, r0, #1
   153c4:	orr	r8, r2, r1, lsr #31
   153c8:	lsl	r1, r1, #1
   153cc:	ldr	r2, [sp, #128]	; 0x80
   153d0:	orr	r6, r1, r0, lsr #31
   153d4:	ldr	r0, [sp, #236]	; 0xec
   153d8:	ldr	r1, [sp, #124]	; 0x7c
   153dc:	str	r8, [sp, #324]	; 0x144
   153e0:	str	r8, [sp, #32]
   153e4:	str	r6, [sp, #320]	; 0x140
   153e8:	str	r6, [sp, #24]
   153ec:	adds	r0, r1, r0
   153f0:	ldr	r1, [sp, #232]	; 0xe8
   153f4:	adc	r7, r2, r1
   153f8:	ldr	r2, [sp, #76]	; 0x4c
   153fc:	adds	r3, r0, r2
   15400:	ldr	r0, [sp, #152]	; 0x98
   15404:	adc	r4, r7, r5
   15408:	eor	sl, r4, r0
   1540c:	ldr	r0, [sp, #156]	; 0x9c
   15410:	eor	r7, r3, r0
   15414:	ldr	r0, [sp, #164]	; 0xa4
   15418:	adds	r1, sl, r0
   1541c:	ldr	r0, [sp, #168]	; 0xa8
   15420:	str	r1, [sp, #124]	; 0x7c
   15424:	adc	r0, r7, r0
   15428:	str	r0, [sp, #128]	; 0x80
   1542c:	eor	ip, r0, r5
   15430:	eor	r0, r1, r2
   15434:	lsl	r5, r0, #8
   15438:	lsr	r0, r0, #24
   1543c:	orr	r0, r0, ip, lsl #8
   15440:	orr	r1, r5, ip, lsr #24
   15444:	adds	ip, r0, r3
   15448:	str	r0, [sp, #156]	; 0x9c
   1544c:	ldr	r0, [sp, #148]	; 0x94
   15450:	str	r1, [sp, #152]	; 0x98
   15454:	adc	r2, r1, r4
   15458:	ldr	r4, [fp, #-136]	; 0xffffff78
   1545c:	str	r0, [sp, #328]	; 0x148
   15460:	ldr	r0, [sp, #160]	; 0xa0
   15464:	adds	r1, ip, r4
   15468:	str	r4, [sp, #88]	; 0x58
   1546c:	str	r1, [sp, #164]	; 0xa4
   15470:	eor	r1, r1, sl
   15474:	str	r0, [sp, #332]	; 0x14c
   15478:	ldr	r0, [fp, #-132]	; 0xffffff7c
   1547c:	str	r0, [sp, #84]	; 0x54
   15480:	adc	r0, r2, r0
   15484:	lsl	r2, r1, #16
   15488:	lsr	r1, r1, #16
   1548c:	str	r0, [sp, #168]	; 0xa8
   15490:	eor	r0, r0, r7
   15494:	ldr	r7, [sp, #20]
   15498:	orr	r9, r2, r0, lsr #16
   1549c:	orr	r8, r1, r0, lsl #16
   154a0:	ldr	r0, [sp, #124]	; 0x7c
   154a4:	ldr	r2, [sp, #72]	; 0x48
   154a8:	adds	r5, r8, r0
   154ac:	ldr	r0, [sp, #128]	; 0x80
   154b0:	adc	lr, r9, r0
   154b4:	ldr	r0, [sp, #92]	; 0x5c
   154b8:	adds	r6, r5, r7
   154bc:	eor	r3, r2, r0
   154c0:	ldr	r0, [sp, #140]	; 0x8c
   154c4:	adc	r4, lr, r3
   154c8:	eor	r1, r4, r0
   154cc:	ldr	r0, [sp, #144]	; 0x90
   154d0:	eor	r0, r6, r0
   154d4:	lsl	sl, r0, #8
   154d8:	lsr	r0, r0, #24
   154dc:	orr	ip, r0, r1, lsl #8
   154e0:	ldr	r0, [sp, #96]	; 0x60
   154e4:	orr	sl, sl, r1, lsr #24
   154e8:	adds	r1, r2, r0
   154ec:	ldr	r0, [sp, #80]	; 0x50
   154f0:	ldr	r2, [sp, #28]
   154f4:	adc	r2, r2, r0
   154f8:	adds	r0, r1, ip
   154fc:	adc	r1, r2, sl
   15500:	eor	r2, r0, r7
   15504:	str	r0, [sp, #68]	; 0x44
   15508:	ldr	r7, [sp, #120]	; 0x78
   1550c:	str	r1, [sp, #72]	; 0x48
   15510:	eor	r1, r1, r3
   15514:	lsl	r3, r2, #16
   15518:	lsr	r2, r2, #16
   1551c:	orr	r3, r3, r1, lsr #16
   15520:	orr	r1, r2, r1, lsl #16
   15524:	adds	r2, r1, r6
   15528:	str	r1, [sp, #96]	; 0x60
   1552c:	str	r3, [sp, #92]	; 0x5c
   15530:	ldr	r6, [sp, #52]	; 0x34
   15534:	adc	r1, r3, r4
   15538:	str	r2, [sp, #124]	; 0x7c
   1553c:	eor	r0, r2, ip
   15540:	ldr	r3, [sp, #116]	; 0x74
   15544:	str	r1, [sp, #128]	; 0x80
   15548:	eor	r1, r1, sl
   1554c:	lsl	r2, r1, #1
   15550:	orr	ip, r2, r0, lsr #31
   15554:	lsl	r0, r0, #1
   15558:	orr	r4, r0, r1, lsr #31
   1555c:	ldr	r0, [sp, #152]	; 0x98
   15560:	ldr	r1, [sp, #156]	; 0x9c
   15564:	str	ip, [sp, #140]	; 0x8c
   15568:	str	r4, [sp, #144]	; 0x90
   1556c:	eor	r0, lr, r0
   15570:	eor	r1, r5, r1
   15574:	lsl	r2, r0, #1
   15578:	orr	r2, r2, r1, lsr #31
   1557c:	lsl	r1, r1, #1
   15580:	orr	r0, r1, r0, lsr #31
   15584:	ldr	r1, [sp, #196]	; 0xc4
   15588:	adds	r1, r3, r1
   1558c:	ldr	r3, [sp, #192]	; 0xc0
   15590:	adc	r3, r7, r3
   15594:	adds	r1, r1, r0
   15598:	ldr	r7, [sp, #56]	; 0x38
   1559c:	eor	r5, r1, r6
   155a0:	ldr	r6, [sp, #36]	; 0x24
   155a4:	adc	r3, r3, r2
   155a8:	str	r5, [sp, #52]	; 0x34
   155ac:	eor	r7, r3, r7
   155b0:	adds	r6, r7, r6
   155b4:	str	r7, [sp, #56]	; 0x38
   155b8:	ldr	r7, [sp, #40]	; 0x28
   155bc:	eor	r0, r6, r0
   155c0:	str	r6, [sp, #76]	; 0x4c
   155c4:	ldr	r6, [sp, #160]	; 0xa0
   155c8:	adc	r7, r5, r7
   155cc:	ldr	r5, [sp, #148]	; 0x94
   155d0:	str	r7, [sp, #80]	; 0x50
   155d4:	eor	r2, r7, r2
   155d8:	lsl	r7, r0, #8
   155dc:	lsr	r0, r0, #24
   155e0:	orr	r7, r7, r2, lsr #24
   155e4:	orr	r2, r0, r2, lsl #8
   155e8:	ldr	r0, [sp, #180]	; 0xb4
   155ec:	str	r2, [sp, #156]	; 0x9c
   155f0:	str	r7, [sp, #152]	; 0x98
   155f4:	adds	r0, r1, r0
   155f8:	ldr	r1, [sp, #176]	; 0xb0
   155fc:	adc	r1, r3, r1
   15600:	adds	r2, r0, r2
   15604:	ldr	r0, [sp, #208]	; 0xd0
   15608:	adc	r3, r1, r7
   1560c:	ldr	r1, [sp, #220]	; 0xdc
   15610:	str	r2, [sp, #40]	; 0x28
   15614:	ldr	r7, [sp, #24]
   15618:	str	r3, [sp, #36]	; 0x24
   1561c:	adds	r0, r4, r0
   15620:	adc	r1, ip, r1
   15624:	adds	r0, r0, r2
   15628:	ldr	r2, [sp, #64]	; 0x40
   1562c:	str	r0, [sp, #180]	; 0xb4
   15630:	adc	r0, r1, r3
   15634:	ldr	r1, [sp, #60]	; 0x3c
   15638:	ldr	r3, [sp, #32]
   1563c:	str	r0, [sp, #176]	; 0xb0
   15640:	ldr	r0, [sp, #236]	; 0xec
   15644:	adds	r0, r1, r0
   15648:	ldr	r1, [sp, #232]	; 0xe8
   1564c:	adc	r1, r2, r1
   15650:	ldr	r2, [sp, #108]	; 0x6c
   15654:	adds	r0, r0, r7
   15658:	adc	r1, r1, r3
   1565c:	eor	sl, r8, r0
   15660:	eor	r9, r9, r1
   15664:	adds	lr, r9, r2
   15668:	ldr	r2, [sp, #112]	; 0x70
   1566c:	eor	r7, lr, r7
   15670:	lsl	r4, r7, #8
   15674:	lsr	r7, r7, #24
   15678:	adc	r8, sl, r2
   1567c:	eor	r2, r8, r3
   15680:	orr	r3, r4, r2, lsr #24
   15684:	orr	r4, r7, r2, lsl #8
   15688:	ldr	r2, [sp, #204]	; 0xcc
   1568c:	str	r3, [sp, #28]
   15690:	str	r4, [sp, #32]
   15694:	adds	r0, r0, r2
   15698:	ldr	r2, [sp, #200]	; 0xc8
   1569c:	adc	r1, r1, r2
   156a0:	adds	r2, r0, r4
   156a4:	adc	r0, r1, r3
   156a8:	eor	r1, r2, r9
   156ac:	str	r2, [sp, #60]	; 0x3c
   156b0:	str	r0, [sp, #64]	; 0x40
   156b4:	lsl	r2, r1, #16
   156b8:	eor	r0, r0, sl
   156bc:	lsr	r1, r1, #16
   156c0:	orr	r2, r2, r0, lsr #16
   156c4:	orr	r0, r1, r0, lsl #16
   156c8:	ldr	r1, [sp, #256]	; 0x100
   156cc:	adds	r9, r0, lr
   156d0:	str	r0, [sp, #112]	; 0x70
   156d4:	ldr	r0, [sp, #260]	; 0x104
   156d8:	str	r2, [sp, #108]	; 0x6c
   156dc:	adc	ip, r2, r8
   156e0:	str	r9, [sp, #24]
   156e4:	adds	r0, r5, r0
   156e8:	adc	r2, r6, r1
   156ec:	ldr	r1, [sp, #164]	; 0xa4
   156f0:	adds	r1, r0, r1
   156f4:	ldr	r0, [sp, #168]	; 0xa8
   156f8:	adc	r7, r2, r0
   156fc:	ldr	r0, [sp, #132]	; 0x84
   15700:	eor	r3, r7, r0
   15704:	ldr	r0, [sp, #136]	; 0x88
   15708:	eor	r2, r1, r0
   1570c:	ldr	r0, [sp, #44]	; 0x2c
   15710:	adds	r4, r3, r0
   15714:	ldr	r0, [sp, #48]	; 0x30
   15718:	str	r4, [sp, #44]	; 0x2c
   1571c:	adc	r0, r2, r0
   15720:	str	r0, [sp, #48]	; 0x30
   15724:	eor	sl, r0, r6
   15728:	eor	r0, r4, r5
   1572c:	lsl	r5, r0, #8
   15730:	lsr	r0, r0, #24
   15734:	orr	r6, r5, sl, lsr #24
   15738:	orr	r5, r0, sl, lsl #8
   1573c:	ldr	r0, [sp, #188]	; 0xbc
   15740:	str	r6, [sp, #132]	; 0x84
   15744:	str	r5, [sp, #136]	; 0x88
   15748:	adds	r0, r1, r0
   1574c:	ldr	r1, [sp, #184]	; 0xb8
   15750:	adc	r1, r7, r1
   15754:	adds	r7, r0, r5
   15758:	adc	r0, r1, r6
   1575c:	eor	r1, r7, r3
   15760:	ldr	r6, [sp, #180]	; 0xb4
   15764:	str	r7, [sp, #148]	; 0x94
   15768:	str	r0, [sp, #160]	; 0xa0
   1576c:	eor	r0, r0, r2
   15770:	lsr	r2, r1, #16
   15774:	lsl	r1, r1, #16
   15778:	orr	r8, r2, r0, lsl #16
   1577c:	ldr	r2, [sp, #176]	; 0xb0
   15780:	orr	r7, r1, r0, lsr #16
   15784:	ldr	r0, [sp, #140]	; 0x8c
   15788:	eor	r3, r6, r8
   1578c:	eor	lr, r2, r7
   15790:	adds	r4, lr, r9
   15794:	mov	r9, ip
   15798:	adc	r5, r3, ip
   1579c:	eor	r1, r5, r0
   157a0:	ldr	r0, [sp, #144]	; 0x90
   157a4:	eor	r0, r4, r0
   157a8:	lsl	sl, r0, #8
   157ac:	lsr	r0, r0, #24
   157b0:	orr	sl, sl, r1, lsr #24
   157b4:	orr	r0, r0, r1, lsl #8
   157b8:	ldr	r1, [sp, #252]	; 0xfc
   157bc:	adds	r1, r6, r1
   157c0:	ldr	r6, [sp, #248]	; 0xf8
   157c4:	adc	ip, r2, r6
   157c8:	adds	r6, r1, r0
   157cc:	adc	r1, ip, sl
   157d0:	eor	r2, r6, lr
   157d4:	str	r6, [sp, #116]	; 0x74
   157d8:	ldr	r6, [sp, #40]	; 0x28
   157dc:	eor	ip, r1, r3
   157e0:	lsl	r3, r2, #16
   157e4:	lsr	r2, r2, #16
   157e8:	str	r1, [sp, #120]	; 0x78
   157ec:	orr	r1, r2, ip, lsl #16
   157f0:	orr	r3, r3, ip, lsr #16
   157f4:	ldr	ip, [sp, #88]	; 0x58
   157f8:	adds	r2, r1, r4
   157fc:	str	r1, [sp, #168]	; 0xa8
   15800:	str	r3, [sp, #164]	; 0xa4
   15804:	adc	r1, r3, r5
   15808:	str	r2, [sp, #140]	; 0x8c
   1580c:	eor	r0, r2, r0
   15810:	ldr	r3, [sp, #72]	; 0x48
   15814:	str	r1, [sp, #144]	; 0x90
   15818:	eor	r1, r1, sl
   1581c:	ldr	sl, [sp, #84]	; 0x54
   15820:	lsl	r2, r1, #1
   15824:	orr	r2, r2, r0, lsr #31
   15828:	lsl	r0, r0, #1
   1582c:	orr	r0, r0, r1, lsr #31
   15830:	ldr	r1, [sp, #32]
   15834:	str	r2, [sp, #180]	; 0xb4
   15838:	ldr	r2, [sp, #24]
   1583c:	str	r0, [sp, #176]	; 0xb0
   15840:	ldr	r0, [sp, #28]
   15844:	eor	r1, r2, r1
   15848:	eor	r0, r9, r0
   1584c:	lsl	r2, r0, #1
   15850:	orr	r2, r2, r1, lsr #31
   15854:	lsl	r1, r1, #1
   15858:	orr	r0, r1, r0, lsr #31
   1585c:	ldr	r1, [sp, #68]	; 0x44
   15860:	adds	r1, r1, ip
   15864:	adc	r3, r3, sl
   15868:	adds	r5, r1, r0
   1586c:	ldr	r1, [sp, #44]	; 0x2c
   15870:	adc	r3, r3, r2
   15874:	adds	r9, r8, r1
   15878:	ldr	r1, [sp, #48]	; 0x30
   1587c:	adc	r8, r7, r1
   15880:	ldr	r1, [sp, #52]	; 0x34
   15884:	ldr	r7, [sp, #36]	; 0x24
   15888:	eor	r1, r7, r1
   1588c:	ldr	r7, [sp, #56]	; 0x38
   15890:	eor	r7, r6, r7
   15894:	lsr	r6, r7, #16
   15898:	lsl	r7, r7, #16
   1589c:	orr	lr, r7, r1, lsr #16
   158a0:	orr	r6, r6, r1, lsl #16
   158a4:	ldr	r7, [sp, #228]	; 0xe4
   158a8:	eor	r1, lr, r3
   158ac:	eor	r4, r6, r5
   158b0:	str	r1, [sp, #72]	; 0x48
   158b4:	adds	r1, r1, r9
   158b8:	str	r4, [sp, #48]	; 0x30
   158bc:	adc	r4, r4, r8
   158c0:	eor	r0, r1, r0
   158c4:	str	r1, [sp, #56]	; 0x38
   158c8:	str	r4, [sp, #68]	; 0x44
   158cc:	eor	r2, r4, r2
   158d0:	lsl	r4, r0, #8
   158d4:	lsr	r0, r0, #24
   158d8:	orr	r1, r4, r2, lsr #24
   158dc:	orr	r4, r0, r2, lsl #8
   158e0:	ldr	r0, [sp, #216]	; 0xd8
   158e4:	str	r1, [sp, #40]	; 0x28
   158e8:	str	r4, [sp, #44]	; 0x2c
   158ec:	adds	r2, r5, r0
   158f0:	ldr	r0, [sp, #212]	; 0xd4
   158f4:	adc	r3, r3, r0
   158f8:	adds	r0, r2, r4
   158fc:	ldr	r2, [sp, #60]	; 0x3c
   15900:	adc	r1, r3, r1
   15904:	adds	r3, r0, ip
   15908:	str	r0, [sp, #32]
   1590c:	str	r1, [sp, #28]
   15910:	adc	r0, r1, sl
   15914:	ldr	r1, [sp, #176]	; 0xb0
   15918:	adds	r1, r3, r1
   1591c:	str	r1, [sp, #88]	; 0x58
   15920:	ldr	r1, [sp, #180]	; 0xb4
   15924:	adc	r5, r0, r1
   15928:	ldr	r1, [sp, #136]	; 0x88
   1592c:	ldr	r0, [sp, #132]	; 0x84
   15930:	str	r5, [sp, #84]	; 0x54
   15934:	eor	r3, r9, r1
   15938:	ldr	r1, [sp, #244]	; 0xf4
   1593c:	eor	r0, r8, r0
   15940:	lsl	r4, r0, #1
   15944:	orr	r9, r4, r3, lsr #31
   15948:	lsl	r3, r3, #1
   1594c:	orr	r0, r3, r0, lsr #31
   15950:	adds	r3, r2, r1
   15954:	ldr	r1, [sp, #240]	; 0xf0
   15958:	ldr	r2, [sp, #64]	; 0x40
   1595c:	adc	r4, r2, r1
   15960:	ldr	r1, [sp, #92]	; 0x5c
   15964:	adds	r3, r3, r0
   15968:	adc	r4, r4, r9
   1596c:	str	r1, [sp, #380]	; 0x17c
   15970:	eor	ip, r4, r1
   15974:	ldr	r1, [sp, #76]	; 0x4c
   15978:	str	r6, [sp, #368]	; 0x170
   1597c:	str	lr, [sp, #372]	; 0x174
   15980:	adds	r6, r6, r1
   15984:	ldr	r1, [sp, #80]	; 0x50
   15988:	adc	r8, lr, r1
   1598c:	ldr	r1, [sp, #96]	; 0x60
   15990:	str	r1, [sp, #376]	; 0x178
   15994:	eor	lr, r3, r1
   15998:	adds	r1, ip, r6
   1599c:	str	r8, [sp, #340]	; 0x154
   159a0:	str	r6, [sp, #336]	; 0x150
   159a4:	adc	r2, lr, r8
   159a8:	eor	r0, r1, r0
   159ac:	adds	r3, r3, r7
   159b0:	ldr	r7, [sp, #224]	; 0xe0
   159b4:	lsl	sl, r0, #8
   159b8:	eor	r9, r2, r9
   159bc:	lsr	r0, r0, #24
   159c0:	orr	r0, r0, r9, lsl #8
   159c4:	orr	sl, sl, r9, lsr #24
   159c8:	adc	r4, r4, r7
   159cc:	adds	r7, r3, r0
   159d0:	adc	r3, r4, sl
   159d4:	eor	r4, r7, ip
   159d8:	str	r7, [sp, #92]	; 0x5c
   159dc:	str	r3, [sp, #96]	; 0x60
   159e0:	eor	r3, r3, lr
   159e4:	lsl	r7, r4, #16
   159e8:	lsr	r4, r4, #16
   159ec:	ldr	lr, [sp, #124]	; 0x7c
   159f0:	orr	r7, r7, r3, lsr #16
   159f4:	orr	r3, r4, r3, lsl #16
   159f8:	str	r3, [sp, #52]	; 0x34
   159fc:	adds	r3, r3, r1
   15a00:	eor	r1, r5, r7
   15a04:	str	r1, [sp, #36]	; 0x24
   15a08:	adc	r1, r7, r2
   15a0c:	eor	r0, r3, r0
   15a10:	str	r3, [sp, #76]	; 0x4c
   15a14:	str	r1, [sp, #80]	; 0x50
   15a18:	eor	r1, r1, sl
   15a1c:	ldr	sl, [sp, #128]	; 0x80
   15a20:	lsl	r2, r1, #1
   15a24:	orr	r2, r2, r0, lsr #31
   15a28:	lsl	r0, r0, #1
   15a2c:	orr	r0, r0, r1, lsr #31
   15a30:	ldr	r1, [sp, #28]
   15a34:	str	r2, [sp, #136]	; 0x88
   15a38:	ldr	r2, [sp, #32]
   15a3c:	str	r0, [sp, #132]	; 0x84
   15a40:	ldr	r0, [sp, #48]	; 0x30
   15a44:	eor	r0, r1, r0
   15a48:	ldr	r1, [sp, #72]	; 0x48
   15a4c:	eor	r1, r2, r1
   15a50:	lsl	r2, r1, #16
   15a54:	lsr	r1, r1, #16
   15a58:	orr	r3, r2, r0, lsr #16
   15a5c:	orr	r0, r1, r0, lsl #16
   15a60:	ldr	r1, [sp, #56]	; 0x38
   15a64:	str	r0, [sp, #72]	; 0x48
   15a68:	str	r3, [sp, #64]	; 0x40
   15a6c:	adds	r2, r0, r1
   15a70:	ldr	r0, [sp, #68]	; 0x44
   15a74:	ldr	r1, [sp, #44]	; 0x2c
   15a78:	str	r2, [sp, #60]	; 0x3c
   15a7c:	adc	r9, r3, r0
   15a80:	ldr	r0, [sp, #40]	; 0x28
   15a84:	eor	r1, r2, r1
   15a88:	str	r9, [sp, #68]	; 0x44
   15a8c:	eor	r0, r9, r0
   15a90:	lsl	r3, r0, #1
   15a94:	orr	ip, r3, r1, lsr #31
   15a98:	lsl	r1, r1, #1
   15a9c:	orr	r1, r1, r0, lsr #31
   15aa0:	ldr	r0, [sp, #152]	; 0x98
   15aa4:	str	ip, [sp, #48]	; 0x30
   15aa8:	str	r1, [sp, #40]	; 0x28
   15aac:	eor	r3, r8, r0
   15ab0:	ldr	r0, [sp, #156]	; 0x9c
   15ab4:	ldr	r8, [sp, #108]	; 0x6c
   15ab8:	eor	r7, r6, r0
   15abc:	lsl	r0, r3, #1
   15ac0:	ldr	r6, [sp, #112]	; 0x70
   15ac4:	orr	r4, r0, r7, lsr #31
   15ac8:	ldr	r0, [sp, #148]	; 0x94
   15acc:	lsl	r7, r7, #1
   15ad0:	orr	r5, r7, r3, lsr #31
   15ad4:	ldr	r3, [fp, #-84]	; 0xffffffac
   15ad8:	str	r4, [sp, #308]	; 0x134
   15adc:	str	r5, [sp, #304]	; 0x130
   15ae0:	str	lr, [sp, #344]	; 0x158
   15ae4:	str	sl, [sp, #348]	; 0x15c
   15ae8:	str	r8, [sp, #388]	; 0x184
   15aec:	str	r6, [sp, #384]	; 0x180
   15af0:	adds	r7, r5, r0
   15af4:	ldr	r0, [sp, #160]	; 0xa0
   15af8:	str	r3, [sp, #148]	; 0x94
   15afc:	adc	r0, r4, r0
   15b00:	str	r0, [sp, #56]	; 0x38
   15b04:	ldr	r0, [sp, #164]	; 0xa4
   15b08:	str	r0, [sp, #396]	; 0x18c
   15b0c:	ldr	r0, [sp, #168]	; 0xa8
   15b10:	str	r0, [sp, #392]	; 0x188
   15b14:	ldr	r0, [sp, #140]	; 0x8c
   15b18:	str	r0, [sp, #352]	; 0x160
   15b1c:	ldr	r0, [sp, #144]	; 0x90
   15b20:	str	r0, [sp, #356]	; 0x164
   15b24:	ldr	r0, [sp, #176]	; 0xb0
   15b28:	str	r0, [sp, #312]	; 0x138
   15b2c:	ldr	r0, [sp, #180]	; 0xb4
   15b30:	str	r2, [sp, #360]	; 0x168
   15b34:	add	r2, sp, #316	; 0x13c
   15b38:	str	r9, [sp, #364]	; 0x16c
   15b3c:	stm	r2, {r0, r1, ip}
   15b40:	ldr	r0, [sp, #132]	; 0x84
   15b44:	ldr	r2, [fp, #-128]	; 0xffffff80
   15b48:	ldr	r1, [fp, #-124]	; 0xffffff84
   15b4c:	str	r0, [sp, #328]	; 0x148
   15b50:	ldr	r0, [sp, #136]	; 0x88
   15b54:	str	r1, [sp, #156]	; 0x9c
   15b58:	str	r2, [sp, #160]	; 0xa0
   15b5c:	str	r0, [sp, #332]	; 0x14c
   15b60:	ldr	r0, [fp, #-88]	; 0xffffffa8
   15b64:	str	r0, [sp, #152]	; 0x98
   15b68:	adds	r7, r7, r0
   15b6c:	ldr	r0, [sp, #56]	; 0x38
   15b70:	adc	ip, r0, r3
   15b74:	eor	r3, r7, r6
   15b78:	eor	r0, ip, r8
   15b7c:	adds	r8, r0, lr
   15b80:	eor	r6, r8, r5
   15b84:	adc	lr, r3, sl
   15b88:	lsl	r5, r6, #8
   15b8c:	eor	r4, lr, r4
   15b90:	lsr	r6, r6, #24
   15b94:	orr	sl, r5, r4, lsr #24
   15b98:	orr	r5, r6, r4, lsl #8
   15b9c:	adds	r6, r2, r7
   15ba0:	adc	r7, r1, ip
   15ba4:	adds	r1, r6, r5
   15ba8:	adc	r2, r7, sl
   15bac:	eor	r0, r1, r0
   15bb0:	str	r1, [sp, #44]	; 0x2c
   15bb4:	eor	r6, r2, r3
   15bb8:	lsl	r3, r0, #16
   15bbc:	lsr	r0, r0, #16
   15bc0:	str	r2, [sp, #56]	; 0x38
   15bc4:	ldr	r2, [sp, #88]	; 0x58
   15bc8:	orr	r0, r0, r6, lsl #16
   15bcc:	orr	r1, r3, r6, lsr #16
   15bd0:	ldr	r3, [sp, #36]	; 0x24
   15bd4:	adds	r6, r0, r8
   15bd8:	str	r0, [sp, #112]	; 0x70
   15bdc:	ldr	r0, [sp, #52]	; 0x34
   15be0:	str	r1, [sp, #32]
   15be4:	adc	r4, r1, lr
   15be8:	adds	r8, r6, r3
   15bec:	eor	r7, r2, r0
   15bf0:	ldr	r0, [sp, #180]	; 0xb4
   15bf4:	adc	r9, r4, r7
   15bf8:	eor	r1, r9, r0
   15bfc:	ldr	r0, [sp, #176]	; 0xb0
   15c00:	eor	r0, r8, r0
   15c04:	lsl	lr, r0, #8
   15c08:	lsr	r0, r0, #24
   15c0c:	orr	ip, r0, r1, lsl #8
   15c10:	orr	lr, lr, r1, lsr #24
   15c14:	ldr	r1, [sp, #228]	; 0xe4
   15c18:	ldr	r0, [sp, #84]	; 0x54
   15c1c:	adds	r1, r2, r1
   15c20:	ldr	r2, [sp, #224]	; 0xe0
   15c24:	adc	r2, r0, r2
   15c28:	adds	r0, r1, ip
   15c2c:	adc	r1, r2, lr
   15c30:	eor	r2, r0, r3
   15c34:	str	r0, [sp, #124]	; 0x7c
   15c38:	ldr	r3, [sp, #116]	; 0x74
   15c3c:	str	r1, [sp, #128]	; 0x80
   15c40:	eor	r1, r1, r7
   15c44:	lsl	r7, r2, #16
   15c48:	lsr	r2, r2, #16
   15c4c:	orr	r7, r7, r1, lsr #16
   15c50:	orr	r1, r2, r1, lsl #16
   15c54:	adds	r2, r1, r8
   15c58:	str	r1, [sp, #88]	; 0x58
   15c5c:	str	r7, [sp, #84]	; 0x54
   15c60:	adc	r1, r7, r9
   15c64:	str	r2, [sp, #176]	; 0xb0
   15c68:	eor	r0, r2, ip
   15c6c:	ldr	r7, [sp, #120]	; 0x78
   15c70:	str	r1, [sp, #180]	; 0xb4
   15c74:	eor	r1, r1, lr
   15c78:	lsl	r2, r1, #1
   15c7c:	orr	ip, r2, r0, lsr #31
   15c80:	lsl	r0, r0, #1
   15c84:	orr	lr, r0, r1, lsr #31
   15c88:	eor	r0, r4, sl
   15c8c:	eor	r1, r6, r5
   15c90:	lsl	r2, r0, #1
   15c94:	str	ip, [sp, #20]
   15c98:	orr	r2, r2, r1, lsr #31
   15c9c:	lsl	r1, r1, #1
   15ca0:	str	lr, [sp, #24]
   15ca4:	orr	r0, r1, r0, lsr #31
   15ca8:	ldr	r1, [sp, #244]	; 0xf4
   15cac:	adds	r1, r3, r1
   15cb0:	ldr	r3, [sp, #240]	; 0xf0
   15cb4:	adc	r3, r7, r3
   15cb8:	ldr	r7, [sp, #64]	; 0x40
   15cbc:	adds	r1, r1, r0
   15cc0:	adc	r3, r3, r2
   15cc4:	eor	r6, r3, r7
   15cc8:	ldr	r7, [sp, #72]	; 0x48
   15ccc:	str	r6, [sp, #120]	; 0x78
   15cd0:	eor	r5, r1, r7
   15cd4:	ldr	r7, [sp, #76]	; 0x4c
   15cd8:	str	r5, [sp, #116]	; 0x74
   15cdc:	adds	r6, r6, r7
   15ce0:	ldr	r7, [sp, #80]	; 0x50
   15ce4:	eor	r0, r6, r0
   15ce8:	str	r6, [sp, #64]	; 0x40
   15cec:	ldr	r6, [sp, #48]	; 0x30
   15cf0:	adc	r7, r5, r7
   15cf4:	ldr	r5, [sp, #40]	; 0x28
   15cf8:	str	r7, [sp, #72]	; 0x48
   15cfc:	eor	r2, r7, r2
   15d00:	lsl	r7, r0, #8
   15d04:	lsr	r0, r0, #24
   15d08:	orr	r7, r7, r2, lsr #24
   15d0c:	orr	r2, r0, r2, lsl #8
   15d10:	ldr	r0, [sp, #152]	; 0x98
   15d14:	str	r2, [sp, #80]	; 0x50
   15d18:	str	r7, [sp, #76]	; 0x4c
   15d1c:	adds	r0, r1, r0
   15d20:	ldr	r1, [sp, #148]	; 0x94
   15d24:	adc	r1, r3, r1
   15d28:	adds	r2, r0, r2
   15d2c:	ldr	r0, [sp, #204]	; 0xcc
   15d30:	adc	r3, r1, r7
   15d34:	ldr	r1, [sp, #200]	; 0xc8
   15d38:	str	r2, [sp, #108]	; 0x6c
   15d3c:	ldr	r7, [sp, #140]	; 0x8c
   15d40:	str	r3, [sp, #52]	; 0x34
   15d44:	adds	r0, lr, r0
   15d48:	adc	r1, ip, r1
   15d4c:	adds	r0, r0, r2
   15d50:	ldr	r2, [sp, #96]	; 0x60
   15d54:	adc	lr, r1, r3
   15d58:	str	r0, [sp, #16]
   15d5c:	ldr	r0, [sp, #188]	; 0xbc
   15d60:	ldr	r1, [sp, #92]	; 0x5c
   15d64:	ldr	r3, [sp, #112]	; 0x70
   15d68:	adds	r0, r1, r0
   15d6c:	ldr	r1, [sp, #184]	; 0xb8
   15d70:	adc	r1, r2, r1
   15d74:	ldr	r2, [sp, #32]
   15d78:	adds	r0, r0, r5
   15d7c:	adc	r1, r1, r6
   15d80:	eor	r3, r3, r0
   15d84:	eor	r2, r2, r1
   15d88:	adds	sl, r2, r7
   15d8c:	ldr	r7, [sp, #144]	; 0x90
   15d90:	eor	r4, sl, r5
   15d94:	adc	ip, r3, r7
   15d98:	lsl	r7, r4, #8
   15d9c:	lsr	r4, r4, #24
   15da0:	eor	r6, ip, r6
   15da4:	orr	r5, r7, r6, lsr #24
   15da8:	ldr	r7, [sp, #268]	; 0x10c
   15dac:	orr	r6, r4, r6, lsl #8
   15db0:	str	r6, [sp, #32]
   15db4:	str	r5, [sp, #28]
   15db8:	adds	r0, r0, r7
   15dbc:	ldr	r7, [sp, #264]	; 0x108
   15dc0:	adc	r1, r1, r7
   15dc4:	adds	r7, r0, r6
   15dc8:	ldr	r6, [sp, #132]	; 0x84
   15dcc:	adc	r0, r1, r5
   15dd0:	eor	r1, r7, r2
   15dd4:	str	r7, [sp, #36]	; 0x24
   15dd8:	ldr	r7, [sp, #136]	; 0x88
   15ddc:	str	r0, [sp, #40]	; 0x28
   15de0:	lsl	r2, r1, #16
   15de4:	eor	r0, r0, r3
   15de8:	lsr	r1, r1, #16
   15dec:	orr	r2, r2, r0, lsr #16
   15df0:	orr	r0, r1, r0, lsl #16
   15df4:	ldr	r1, [sp, #192]	; 0xc0
   15df8:	adds	r9, r0, sl
   15dfc:	str	r0, [sp, #112]	; 0x70
   15e00:	ldr	r0, [sp, #196]	; 0xc4
   15e04:	str	r2, [sp, #48]	; 0x30
   15e08:	adc	r8, r2, ip
   15e0c:	ldr	r2, [sp, #44]	; 0x2c
   15e10:	adds	r0, r6, r0
   15e14:	adc	r1, r7, r1
   15e18:	adds	r2, r0, r2
   15e1c:	ldr	r0, [sp, #56]	; 0x38
   15e20:	adc	r1, r1, r0
   15e24:	ldr	r0, [sp, #164]	; 0xa4
   15e28:	eor	ip, r1, r0
   15e2c:	ldr	r0, [sp, #168]	; 0xa8
   15e30:	eor	r3, r2, r0
   15e34:	ldr	r0, [sp, #60]	; 0x3c
   15e38:	adds	r4, ip, r0
   15e3c:	ldr	r0, [sp, #68]	; 0x44
   15e40:	str	r4, [sp, #44]	; 0x2c
   15e44:	adc	r0, r3, r0
   15e48:	str	r0, [sp, #56]	; 0x38
   15e4c:	eor	sl, r0, r7
   15e50:	eor	r0, r4, r6
   15e54:	lsl	r7, r0, #8
   15e58:	lsr	r0, r0, #24
   15e5c:	orr	r6, r0, sl, lsl #8
   15e60:	ldr	r0, [sp, #252]	; 0xfc
   15e64:	orr	r7, r7, sl, lsr #24
   15e68:	str	r6, [sp, #168]	; 0xa8
   15e6c:	str	r7, [sp, #164]	; 0xa4
   15e70:	adds	r0, r2, r0
   15e74:	ldr	r2, [sp, #248]	; 0xf8
   15e78:	adc	r1, r1, r2
   15e7c:	adds	r2, r0, r6
   15e80:	ldr	r6, [sp, #16]
   15e84:	str	r2, [sp, #60]	; 0x3c
   15e88:	adc	r0, r1, r7
   15e8c:	eor	r2, r2, ip
   15e90:	mov	ip, lr
   15e94:	str	r0, [sp, #68]	; 0x44
   15e98:	lsr	r1, r2, #16
   15e9c:	eor	r0, r0, r3
   15ea0:	lsl	r2, r2, #16
   15ea4:	orr	r4, r2, r0, lsr #16
   15ea8:	orr	r5, r1, r0, lsl #16
   15eac:	ldr	r0, [sp, #20]
   15eb0:	eor	r2, lr, r4
   15eb4:	eor	r3, r6, r5
   15eb8:	adds	r7, r2, r9
   15ebc:	adc	lr, r3, r8
   15ec0:	eor	r1, lr, r0
   15ec4:	ldr	r0, [sp, #24]
   15ec8:	eor	r0, r7, r0
   15ecc:	lsl	sl, r0, #8
   15ed0:	lsr	r0, r0, #24
   15ed4:	orr	sl, sl, r1, lsr #24
   15ed8:	orr	r0, r0, r1, lsl #8
   15edc:	ldr	r1, [sp, #216]	; 0xd8
   15ee0:	adds	r1, r6, r1
   15ee4:	ldr	r6, [sp, #212]	; 0xd4
   15ee8:	adc	ip, ip, r6
   15eec:	adds	r6, r1, r0
   15ef0:	adc	r1, ip, sl
   15ef4:	eor	r2, r6, r2
   15ef8:	str	r6, [sp, #92]	; 0x5c
   15efc:	eor	ip, r1, r3
   15f00:	lsl	r3, r2, #16
   15f04:	lsr	r2, r2, #16
   15f08:	str	r1, [sp, #96]	; 0x60
   15f0c:	orr	r1, r2, ip, lsl #16
   15f10:	orr	r3, r3, ip, lsr #16
   15f14:	ldr	ip, [sp, #236]	; 0xec
   15f18:	adds	r2, r1, r7
   15f1c:	str	r1, [sp, #144]	; 0x90
   15f20:	str	r3, [sp, #140]	; 0x8c
   15f24:	adc	r1, r3, lr
   15f28:	str	r2, [sp, #132]	; 0x84
   15f2c:	eor	r0, r2, r0
   15f30:	ldr	lr, [sp, #232]	; 0xe8
   15f34:	str	r1, [sp, #136]	; 0x88
   15f38:	eor	r1, r1, sl
   15f3c:	lsl	r2, r1, #1
   15f40:	orr	r2, r2, r0, lsr #31
   15f44:	lsl	r0, r0, #1
   15f48:	orr	r0, r0, r1, lsr #31
   15f4c:	ldr	r1, [sp, #32]
   15f50:	str	r2, [sp, #188]	; 0xbc
   15f54:	str	r0, [sp, #184]	; 0xb8
   15f58:	ldr	r0, [sp, #28]
   15f5c:	eor	r1, r9, r1
   15f60:	eor	r0, r8, r0
   15f64:	lsl	r2, r0, #1
   15f68:	orr	r8, r2, r1, lsr #31
   15f6c:	lsl	r1, r1, #1
   15f70:	orr	r6, r1, r0, lsr #31
   15f74:	ldr	r0, [sp, #124]	; 0x7c
   15f78:	ldr	r1, [sp, #128]	; 0x80
   15f7c:	adds	r0, r0, ip
   15f80:	adc	r1, r1, lr
   15f84:	adds	r3, r0, r6
   15f88:	ldr	r0, [sp, #44]	; 0x2c
   15f8c:	adc	r9, r1, r8
   15f90:	ldr	r1, [sp, #52]	; 0x34
   15f94:	adds	r7, r5, r0
   15f98:	ldr	r0, [sp, #56]	; 0x38
   15f9c:	str	r7, [sp, #24]
   15fa0:	adc	r2, r4, r0
   15fa4:	ldr	r0, [sp, #116]	; 0x74
   15fa8:	ldr	r4, [sp, #108]	; 0x6c
   15fac:	str	r2, [sp, #20]
   15fb0:	eor	r1, r1, r0
   15fb4:	ldr	r0, [sp, #120]	; 0x78
   15fb8:	eor	r5, r4, r0
   15fbc:	lsr	r0, r5, #16
   15fc0:	lsl	r5, r5, #16
   15fc4:	orr	r0, r0, r1, lsl #16
   15fc8:	orr	r1, r5, r1, lsr #16
   15fcc:	eor	r5, r1, r9
   15fd0:	eor	r4, r0, r3
   15fd4:	str	r0, [sp, #28]
   15fd8:	str	r1, [sp, #32]
   15fdc:	ldr	r1, [sp, #184]	; 0xb8
   15fe0:	adds	sl, r5, r7
   15fe4:	adc	r0, r4, r2
   15fe8:	eor	r6, sl, r6
   15fec:	str	r0, [sp, #128]	; 0x80
   15ff0:	eor	r7, r0, r8
   15ff4:	lsl	r0, r6, #8
   15ff8:	lsr	r6, r6, #24
   15ffc:	orr	r8, r0, r7, lsr #24
   16000:	ldr	r0, [sp, #208]	; 0xd0
   16004:	orr	r6, r6, r7, lsl #8
   16008:	adds	r3, r3, r0
   1600c:	ldr	r0, [sp, #220]	; 0xdc
   16010:	adc	r2, r9, r0
   16014:	adds	r3, r3, r6
   16018:	ldr	r9, [sp, #48]	; 0x30
   1601c:	adc	r2, r2, r8
   16020:	adds	r7, r3, ip
   16024:	adc	r0, r2, lr
   16028:	adds	r1, r7, r1
   1602c:	ldr	r7, [sp, #188]	; 0xbc
   16030:	str	r1, [sp, #44]	; 0x2c
   16034:	adc	r0, r0, r7
   16038:	ldr	r7, [sp, #40]	; 0x28
   1603c:	str	r0, [sp, #108]	; 0x6c
   16040:	eor	r0, r2, r4
   16044:	eor	r2, r3, r5
   16048:	lsl	r3, r2, #16
   1604c:	lsr	r2, r2, #16
   16050:	orr	r1, r3, r0, lsr #16
   16054:	orr	r0, r2, r0, lsl #16
   16058:	adds	r2, r0, sl
   1605c:	str	r0, [sp, #56]	; 0x38
   16060:	ldr	r0, [sp, #128]	; 0x80
   16064:	str	r1, [sp, #52]	; 0x34
   16068:	str	r2, [sp, #124]	; 0x7c
   1606c:	adc	r0, r1, r0
   16070:	eor	r1, r2, r6
   16074:	str	r0, [sp, #128]	; 0x80
   16078:	eor	r0, r0, r8
   1607c:	lsl	r2, r0, #1
   16080:	orr	r2, r2, r1, lsr #31
   16084:	lsl	r1, r1, #1
   16088:	orr	r0, r1, r0, lsr #31
   1608c:	ldr	r1, [sp, #20]
   16090:	str	r2, [sp, #120]	; 0x78
   16094:	ldr	r2, [sp, #24]
   16098:	str	r0, [sp, #116]	; 0x74
   1609c:	ldr	r0, [sp, #164]	; 0xa4
   160a0:	eor	r0, r1, r0
   160a4:	ldr	r1, [sp, #168]	; 0xa8
   160a8:	eor	r1, r2, r1
   160ac:	lsl	r2, r0, #1
   160b0:	orr	r3, r2, r1, lsr #31
   160b4:	lsl	r1, r1, #1
   160b8:	ldr	r2, [sp, #36]	; 0x24
   160bc:	orr	r0, r1, r0, lsr #31
   160c0:	ldr	r1, [sp, #160]	; 0xa0
   160c4:	adds	r1, r2, r1
   160c8:	ldr	r2, [sp, #156]	; 0x9c
   160cc:	adc	r2, r7, r2
   160d0:	adds	r1, r1, r0
   160d4:	ldr	r7, [sp, #28]
   160d8:	adc	r4, r2, r3
   160dc:	ldr	r2, [sp, #84]	; 0x54
   160e0:	str	r2, [sp, #380]	; 0x17c
   160e4:	eor	lr, r4, r2
   160e8:	ldr	r2, [sp, #64]	; 0x40
   160ec:	str	r7, [sp, #368]	; 0x170
   160f0:	adds	r6, r7, r2
   160f4:	ldr	r7, [sp, #32]
   160f8:	ldr	r2, [sp, #72]	; 0x48
   160fc:	adc	r5, r7, r2
   16100:	ldr	r2, [sp, #88]	; 0x58
   16104:	str	r7, [sp, #372]	; 0x174
   16108:	adds	ip, lr, r6
   1610c:	eor	r0, ip, r0
   16110:	str	r2, [sp, #376]	; 0x178
   16114:	eor	r2, r1, r2
   16118:	str	r5, [sp, #340]	; 0x154
   1611c:	str	r6, [sp, #336]	; 0x150
   16120:	adc	r7, r2, r5
   16124:	str	r7, [sp, #88]	; 0x58
   16128:	eor	r3, r7, r3
   1612c:	lsl	r7, r0, #8
   16130:	lsr	r0, r0, #24
   16134:	orr	sl, r7, r3, lsr #24
   16138:	orr	r3, r0, r3, lsl #8
   1613c:	ldr	r0, [sp, #76]	; 0x4c
   16140:	adds	r1, r3, r1
   16144:	adc	r7, sl, r4
   16148:	eor	r4, r5, r0
   1614c:	ldr	r0, [sp, #80]	; 0x50
   16150:	eor	r5, r6, r0
   16154:	lsl	r0, r4, #1
   16158:	orr	r8, r0, r5, lsr #31
   1615c:	ldr	r0, [sp, #176]	; 0xb0
   16160:	lsl	r5, r5, #1
   16164:	orr	r4, r5, r4, lsr #31
   16168:	ldr	r5, [fp, #-156]	; 0xffffff64
   1616c:	str	r8, [sp, #308]	; 0x134
   16170:	str	r4, [sp, #304]	; 0x130
   16174:	str	r0, [sp, #344]	; 0x158
   16178:	ldr	r0, [sp, #180]	; 0xb4
   1617c:	str	r5, [sp, #164]	; 0xa4
   16180:	str	r0, [sp, #348]	; 0x15c
   16184:	ldr	r0, [sp, #112]	; 0x70
   16188:	str	r9, [sp, #388]	; 0x184
   1618c:	str	r0, [sp, #384]	; 0x180
   16190:	ldr	r0, [sp, #140]	; 0x8c
   16194:	str	r0, [sp, #396]	; 0x18c
   16198:	ldr	r0, [sp, #144]	; 0x90
   1619c:	str	r0, [sp, #392]	; 0x188
   161a0:	ldr	r0, [sp, #132]	; 0x84
   161a4:	str	r0, [sp, #352]	; 0x160
   161a8:	ldr	r0, [sp, #136]	; 0x88
   161ac:	str	r0, [sp, #356]	; 0x164
   161b0:	ldr	r0, [sp, #184]	; 0xb8
   161b4:	str	r0, [sp, #312]	; 0x138
   161b8:	ldr	r0, [sp, #188]	; 0xbc
   161bc:	str	r0, [sp, #316]	; 0x13c
   161c0:	ldr	r0, [sp, #124]	; 0x7c
   161c4:	str	r0, [sp, #360]	; 0x168
   161c8:	ldr	r0, [sp, #128]	; 0x80
   161cc:	str	r0, [sp, #364]	; 0x16c
   161d0:	ldr	r0, [sp, #116]	; 0x74
   161d4:	str	r0, [sp, #320]	; 0x140
   161d8:	ldr	r0, [sp, #120]	; 0x78
   161dc:	str	r0, [sp, #324]	; 0x144
   161e0:	ldr	r0, [fp, #-160]	; 0xffffff60
   161e4:	str	r0, [sp, #168]	; 0xa8
   161e8:	adds	r0, r1, r0
   161ec:	adc	r1, r7, r5
   161f0:	eor	r6, r0, lr
   161f4:	str	r0, [sp, #36]	; 0x24
   161f8:	ldr	r0, [sp, #108]	; 0x6c
   161fc:	lsl	r5, r6, #16
   16200:	eor	r2, r1, r2
   16204:	lsr	r6, r6, #16
   16208:	str	r1, [sp, #40]	; 0x28
   1620c:	orr	r7, r5, r2, lsr #16
   16210:	orr	lr, r6, r2, lsl #16
   16214:	ldr	r2, [sp, #68]	; 0x44
   16218:	eor	r0, r7, r0
   1621c:	adds	r1, lr, ip
   16220:	str	r0, [sp, #84]	; 0x54
   16224:	ldr	r0, [sp, #88]	; 0x58
   16228:	str	r1, [sp, #76]	; 0x4c
   1622c:	eor	r3, r1, r3
   16230:	adc	r0, r7, r0
   16234:	eor	r7, r0, sl
   16238:	str	r0, [sp, #80]	; 0x50
   1623c:	ldr	r0, [sp, #260]	; 0x104
   16240:	lsl	r1, r7, #1
   16244:	orr	r5, r1, r3, lsr #31
   16248:	lsl	r1, r3, #1
   1624c:	orr	ip, r1, r7, lsr #31
   16250:	ldr	r1, [sp, #60]	; 0x3c
   16254:	str	r5, [sp, #32]
   16258:	str	r5, [sp, #332]	; 0x14c
   1625c:	ldr	r5, [sp, #84]	; 0x54
   16260:	str	ip, [sp, #28]
   16264:	str	ip, [sp, #328]	; 0x148
   16268:	adds	r1, r1, r0
   1626c:	ldr	r0, [sp, #256]	; 0x100
   16270:	adc	r3, r2, r0
   16274:	adds	sl, r1, r4
   16278:	ldr	r1, [sp, #176]	; 0xb0
   1627c:	ldr	r0, [sp, #112]	; 0x70
   16280:	adc	r6, r3, r8
   16284:	eor	r9, r6, r9
   16288:	adds	r3, r9, r1
   1628c:	ldr	r1, [sp, #180]	; 0xb4
   16290:	eor	r0, sl, r0
   16294:	eor	r4, r3, r4
   16298:	lsl	r7, r4, #8
   1629c:	lsr	r4, r4, #24
   162a0:	adc	r2, r0, r1
   162a4:	eor	r1, r2, r8
   162a8:	orr	r8, r4, r1, lsl #8
   162ac:	orr	r7, r7, r1, lsr #24
   162b0:	ldr	r1, [fp, #-92]	; 0xffffffa4
   162b4:	adds	r4, r8, sl
   162b8:	str	r7, [sp, #64]	; 0x40
   162bc:	adc	r6, r7, r6
   162c0:	ldr	r7, [fp, #-96]	; 0xffffffa0
   162c4:	str	r1, [sp, #176]	; 0xb0
   162c8:	str	r7, [sp, #180]	; 0xb4
   162cc:	adds	r7, r4, r7
   162d0:	adc	r1, r6, r1
   162d4:	eor	r6, r7, r9
   162d8:	str	r7, [sp, #24]
   162dc:	str	r1, [sp, #48]	; 0x30
   162e0:	eor	r1, r1, r0
   162e4:	lsl	r0, r6, #16
   162e8:	lsr	r6, r6, #16
   162ec:	orr	r9, r6, r1, lsl #16
   162f0:	orr	r0, r0, r1, lsr #16
   162f4:	ldr	r1, [sp, #244]	; 0xf4
   162f8:	adds	r4, r9, r3
   162fc:	str	r0, [sp, #60]	; 0x3c
   16300:	adc	ip, r0, r2
   16304:	ldr	r2, [sp, #44]	; 0x2c
   16308:	ldr	r0, [sp, #188]	; 0xbc
   1630c:	adds	r7, r4, r5
   16310:	eor	r3, lr, r2
   16314:	adc	lr, ip, r3
   16318:	eor	r6, lr, r0
   1631c:	ldr	r0, [sp, #184]	; 0xb8
   16320:	eor	r0, r7, r0
   16324:	lsl	sl, r0, #8
   16328:	lsr	r0, r0, #24
   1632c:	orr	sl, sl, r6, lsr #24
   16330:	orr	r0, r0, r6, lsl #8
   16334:	adds	r6, r2, r1
   16338:	ldr	r1, [sp, #240]	; 0xf0
   1633c:	ldr	r2, [sp, #108]	; 0x6c
   16340:	adc	r1, r2, r1
   16344:	adds	r2, r6, r0
   16348:	adc	r1, r1, sl
   1634c:	str	r2, [sp, #68]	; 0x44
   16350:	str	r1, [sp, #72]	; 0x48
   16354:	eor	r1, r1, r3
   16358:	eor	r3, r2, r5
   1635c:	lsl	r6, r3, #16
   16360:	lsr	r3, r3, #16
   16364:	orr	r5, r6, r1, lsr #16
   16368:	orr	r1, r3, r1, lsl #16
   1636c:	adds	r3, r1, r7
   16370:	str	r1, [sp, #88]	; 0x58
   16374:	str	r5, [sp, #84]	; 0x54
   16378:	ldr	r7, [sp, #96]	; 0x60
   1637c:	adc	r1, r5, lr
   16380:	str	r3, [sp, #108]	; 0x6c
   16384:	eor	r0, r3, r0
   16388:	str	r1, [sp, #112]	; 0x70
   1638c:	eor	r1, r1, sl
   16390:	lsl	r3, r1, #1
   16394:	orr	lr, r3, r0, lsr #31
   16398:	lsl	r0, r0, #1
   1639c:	ldr	r3, [sp, #92]	; 0x5c
   163a0:	orr	r5, r0, r1, lsr #31
   163a4:	ldr	r0, [sp, #64]	; 0x40
   163a8:	eor	r1, r4, r8
   163ac:	ldr	r4, [sp, #76]	; 0x4c
   163b0:	str	lr, [sp, #184]	; 0xb8
   163b4:	str	r5, [sp, #188]	; 0xbc
   163b8:	eor	r0, ip, r0
   163bc:	lsl	r2, r0, #1
   163c0:	orr	r2, r2, r1, lsr #31
   163c4:	lsl	r1, r1, #1
   163c8:	orr	r0, r1, r0, lsr #31
   163cc:	ldr	r1, [sp, #152]	; 0x98
   163d0:	adds	r1, r3, r1
   163d4:	ldr	r3, [sp, #148]	; 0x94
   163d8:	adc	r3, r7, r3
   163dc:	ldr	r7, [sp, #52]	; 0x34
   163e0:	adds	r1, r1, r0
   163e4:	adc	r3, r3, r2
   163e8:	eor	r6, r3, r7
   163ec:	ldr	r7, [sp, #56]	; 0x38
   163f0:	str	r6, [sp, #152]	; 0x98
   163f4:	adds	r6, r6, r4
   163f8:	ldr	r4, [sp, #80]	; 0x50
   163fc:	eor	r0, r6, r0
   16400:	str	r6, [sp, #76]	; 0x4c
   16404:	ldr	r6, [sp, #120]	; 0x78
   16408:	eor	r7, r1, r7
   1640c:	str	r7, [sp, #64]	; 0x40
   16410:	adc	r7, r7, r4
   16414:	str	r7, [sp, #80]	; 0x50
   16418:	eor	r2, r7, r2
   1641c:	lsl	r7, r0, #8
   16420:	lsr	r0, r0, #24
   16424:	orr	r7, r7, r2, lsr #24
   16428:	orr	r2, r0, r2, lsl #8
   1642c:	ldr	r0, [sp, #168]	; 0xa8
   16430:	str	r2, [sp, #96]	; 0x60
   16434:	str	r7, [sp, #92]	; 0x5c
   16438:	adds	r0, r1, r0
   1643c:	ldr	r1, [sp, #164]	; 0xa4
   16440:	adc	r1, r3, r1
   16444:	adds	r2, r0, r2
   16448:	ldr	r0, [sp, #252]	; 0xfc
   1644c:	adc	r3, r1, r7
   16450:	ldr	r1, [sp, #248]	; 0xf8
   16454:	str	r2, [sp, #56]	; 0x38
   16458:	ldr	r7, [sp, #132]	; 0x84
   1645c:	str	r3, [sp, #52]	; 0x34
   16460:	adds	r0, r5, r0
   16464:	ldr	r5, [sp, #116]	; 0x74
   16468:	adc	r1, lr, r1
   1646c:	adds	lr, r0, r2
   16470:	ldr	r0, [sp, #204]	; 0xcc
   16474:	ldr	r2, [sp, #36]	; 0x24
   16478:	adc	ip, r1, r3
   1647c:	ldr	r1, [sp, #200]	; 0xc8
   16480:	adds	r0, r5, r0
   16484:	adc	r1, r6, r1
   16488:	adds	r0, r0, r2
   1648c:	ldr	r2, [sp, #40]	; 0x28
   16490:	eor	r3, r9, r0
   16494:	adc	r1, r1, r2
   16498:	ldr	r2, [sp, #60]	; 0x3c
   1649c:	eor	r2, r2, r1
   164a0:	adds	r9, r2, r7
   164a4:	ldr	r7, [sp, #136]	; 0x88
   164a8:	adc	r8, r3, r7
   164ac:	eor	r7, r9, r5
   164b0:	lsl	r5, r7, #8
   164b4:	eor	r4, r8, r6
   164b8:	lsr	r7, r7, #24
   164bc:	orr	r6, r5, r4, lsr #24
   164c0:	orr	r5, r7, r4, lsl #8
   164c4:	ldr	r7, [sp, #160]	; 0xa0
   164c8:	str	r5, [sp, #44]	; 0x2c
   164cc:	str	r6, [sp, #40]	; 0x28
   164d0:	adds	r0, r0, r7
   164d4:	ldr	r7, [sp, #156]	; 0x9c
   164d8:	adc	r1, r1, r7
   164dc:	adds	r7, r0, r5
   164e0:	ldr	r5, [sp, #28]
   164e4:	adc	r0, r1, r6
   164e8:	eor	r1, r7, r2
   164ec:	ldr	r6, [sp, #32]
   164f0:	str	r7, [sp, #60]	; 0x3c
   164f4:	str	r0, [sp, #136]	; 0x88
   164f8:	lsl	r2, r1, #16
   164fc:	eor	r0, r0, r3
   16500:	lsr	r1, r1, #16
   16504:	orr	r2, r2, r0, lsr #16
   16508:	orr	r0, r1, r0, lsl #16
   1650c:	ldr	r1, [sp, #220]	; 0xdc
   16510:	adds	sl, r0, r9
   16514:	str	r0, [sp, #120]	; 0x78
   16518:	ldr	r0, [sp, #208]	; 0xd0
   1651c:	str	r2, [sp, #116]	; 0x74
   16520:	adc	r9, r2, r8
   16524:	adds	r0, r5, r0
   16528:	adc	r3, r6, r1
   1652c:	ldr	r1, [sp, #24]
   16530:	adds	r1, r0, r1
   16534:	ldr	r0, [sp, #48]	; 0x30
   16538:	adc	r7, r3, r0
   1653c:	ldr	r0, [sp, #140]	; 0x8c
   16540:	eor	r3, r7, r0
   16544:	ldr	r0, [sp, #144]	; 0x90
   16548:	eor	r2, r1, r0
   1654c:	ldr	r0, [sp, #124]	; 0x7c
   16550:	adds	r4, r3, r0
   16554:	ldr	r0, [sp, #128]	; 0x80
   16558:	str	r4, [sp, #24]
   1655c:	adc	r0, r2, r0
   16560:	str	r0, [sp, #36]	; 0x24
   16564:	eor	r8, r0, r6
   16568:	eor	r0, r4, r5
   1656c:	lsl	r5, r0, #8
   16570:	lsr	r0, r0, #24
   16574:	orr	r6, r5, r8, lsr #24
   16578:	orr	r5, r0, r8, lsl #8
   1657c:	ldr	r0, [sp, #260]	; 0x104
   16580:	str	r6, [sp, #48]	; 0x30
   16584:	str	r5, [sp, #124]	; 0x7c
   16588:	adds	r0, r1, r0
   1658c:	ldr	r1, [sp, #256]	; 0x100
   16590:	adc	r1, r7, r1
   16594:	adds	r7, r0, r5
   16598:	adc	r0, r1, r6
   1659c:	eor	r1, r7, r3
   165a0:	str	r7, [sp, #140]	; 0x8c
   165a4:	mov	r6, lr
   165a8:	str	r0, [sp, #144]	; 0x90
   165ac:	eor	r0, r0, r2
   165b0:	lsr	r2, r1, #16
   165b4:	lsl	r1, r1, #16
   165b8:	orr	r4, r1, r0, lsr #16
   165bc:	orr	r7, r2, r0, lsl #16
   165c0:	ldr	r0, [sp, #184]	; 0xb8
   165c4:	eor	r3, ip, r4
   165c8:	eor	r2, lr, r7
   165cc:	adds	lr, r3, sl
   165d0:	adc	r5, r2, r9
   165d4:	eor	r1, r5, r0
   165d8:	ldr	r0, [sp, #188]	; 0xbc
   165dc:	eor	r0, lr, r0
   165e0:	lsl	r8, r0, #8
   165e4:	lsr	r0, r0, #24
   165e8:	orr	r8, r8, r1, lsr #24
   165ec:	orr	r0, r0, r1, lsl #8
   165f0:	ldr	r1, [sp, #228]	; 0xe4
   165f4:	adds	r1, r6, r1
   165f8:	ldr	r6, [sp, #224]	; 0xe0
   165fc:	adc	ip, ip, r6
   16600:	adds	r6, r1, r0
   16604:	adc	r1, ip, r8
   16608:	str	r6, [sp, #128]	; 0x80
   1660c:	eor	ip, r1, r2
   16610:	eor	r2, r6, r3
   16614:	str	r1, [sp, #132]	; 0x84
   16618:	lsl	r3, r2, #16
   1661c:	lsr	r2, r2, #16
   16620:	orr	r1, r2, ip, lsl #16
   16624:	orr	r3, r3, ip, lsr #16
   16628:	adds	r2, r1, lr
   1662c:	str	r1, [sp, #188]	; 0xbc
   16630:	str	r3, [sp, #184]	; 0xb8
   16634:	adc	r1, r3, r5
   16638:	str	r2, [sp, #156]	; 0x9c
   1663c:	eor	r0, r2, r0
   16640:	ldr	r5, [sp, #72]	; 0x48
   16644:	str	r1, [sp, #160]	; 0xa0
   16648:	eor	r1, r1, r8
   1664c:	lsl	r2, r1, #1
   16650:	orr	lr, r2, r0, lsr #31
   16654:	lsl	r0, r0, #1
   16658:	orr	ip, r0, r1, lsr #31
   1665c:	ldr	r0, [sp, #40]	; 0x28
   16660:	ldr	r1, [sp, #44]	; 0x2c
   16664:	str	lr, [sp, #28]
   16668:	str	ip, [sp, #148]	; 0x94
   1666c:	eor	r0, r9, r0
   16670:	eor	r1, sl, r1
   16674:	lsl	r2, r0, #1
   16678:	orr	r3, r2, r1, lsr #31
   1667c:	lsl	r1, r1, #1
   16680:	ldr	r2, [sp, #68]	; 0x44
   16684:	orr	r1, r1, r0, lsr #31
   16688:	ldr	r0, [sp, #196]	; 0xc4
   1668c:	adds	r0, r2, r0
   16690:	ldr	r2, [sp, #192]	; 0xc0
   16694:	adc	r2, r5, r2
   16698:	adds	r5, r0, r1
   1669c:	ldr	r0, [sp, #24]
   166a0:	adc	r8, r2, r3
   166a4:	adds	r9, r7, r0
   166a8:	ldr	r0, [sp, #36]	; 0x24
   166ac:	adc	r2, r4, r0
   166b0:	ldr	r0, [sp, #64]	; 0x40
   166b4:	ldr	r4, [sp, #52]	; 0x34
   166b8:	eor	r7, r4, r0
   166bc:	ldr	r0, [sp, #152]	; 0x98
   166c0:	ldr	r4, [sp, #56]	; 0x38
   166c4:	eor	r6, r4, r0
   166c8:	lsr	r0, r6, #16
   166cc:	lsl	r6, r6, #16
   166d0:	orr	sl, r6, r7, lsr #16
   166d4:	orr	r0, r0, r7, lsl #16
   166d8:	eor	r4, sl, r8
   166dc:	eor	r6, r0, r5
   166e0:	str	r4, [sp, #44]	; 0x2c
   166e4:	adds	r4, r4, r9
   166e8:	str	r6, [sp, #40]	; 0x28
   166ec:	adc	r6, r6, r2
   166f0:	eor	r1, r4, r1
   166f4:	str	r4, [sp, #64]	; 0x40
   166f8:	lsl	r4, r1, #8
   166fc:	eor	r3, r6, r3
   16700:	lsr	r1, r1, #24
   16704:	str	r6, [sp, #72]	; 0x48
   16708:	orr	r6, r1, r3, lsl #8
   1670c:	ldr	r1, [sp, #268]	; 0x10c
   16710:	orr	r4, r4, r3, lsr #24
   16714:	ldr	r3, [sp, #264]	; 0x108
   16718:	str	r4, [sp, #16]
   1671c:	str	r6, [sp, #36]	; 0x24
   16720:	adds	r1, r5, r1
   16724:	adc	r5, r8, r3
   16728:	adds	r3, r1, r6
   1672c:	ldr	r1, [sp, #216]	; 0xd8
   16730:	adc	r4, r5, r4
   16734:	str	r3, [sp, #32]
   16738:	str	r4, [sp, #12]
   1673c:	adds	r5, r3, r1
   16740:	ldr	r3, [sp, #212]	; 0xd4
   16744:	adc	r8, r4, r3
   16748:	adds	r7, r5, ip
   1674c:	ldr	r4, [sp, #180]	; 0xb4
   16750:	str	r7, [sp, #56]	; 0x38
   16754:	adc	r7, r8, lr
   16758:	str	r7, [sp, #152]	; 0x98
   1675c:	ldr	r7, [sp, #48]	; 0x30
   16760:	eor	r2, r2, r7
   16764:	ldr	r7, [sp, #124]	; 0x7c
   16768:	eor	r5, r9, r7
   1676c:	lsl	r7, r2, #1
   16770:	orr	r8, r7, r5, lsr #31
   16774:	ldr	r7, [sp, #60]	; 0x3c
   16778:	lsl	r5, r5, #1
   1677c:	orr	r2, r5, r2, lsr #31
   16780:	adds	r5, r7, r1
   16784:	ldr	r1, [sp, #136]	; 0x88
   16788:	adc	r7, r1, r3
   1678c:	ldr	r1, [sp, #84]	; 0x54
   16790:	adds	r5, r5, r2
   16794:	adc	r9, r7, r8
   16798:	str	r1, [sp, #380]	; 0x17c
   1679c:	eor	lr, r9, r1
   167a0:	ldr	r1, [sp, #76]	; 0x4c
   167a4:	str	r0, [sp, #368]	; 0x170
   167a8:	str	sl, [sp, #372]	; 0x174
   167ac:	adds	r7, r0, r1
   167b0:	ldr	r0, [sp, #80]	; 0x50
   167b4:	adc	ip, sl, r0
   167b8:	ldr	r0, [sp, #88]	; 0x58
   167bc:	str	r0, [sp, #376]	; 0x178
   167c0:	eor	sl, r5, r0
   167c4:	adds	r0, lr, r7
   167c8:	str	r7, [sp, #336]	; 0x150
   167cc:	str	ip, [sp, #340]	; 0x154
   167d0:	adc	r1, sl, ip
   167d4:	eor	r2, r0, r2
   167d8:	adds	r5, r5, r4
   167dc:	ldr	r4, [sp, #176]	; 0xb0
   167e0:	lsl	r6, r2, #8
   167e4:	eor	r8, r1, r8
   167e8:	lsr	r2, r2, #24
   167ec:	orr	r2, r2, r8, lsl #8
   167f0:	orr	r6, r6, r8, lsr #24
   167f4:	adc	r8, r9, r4
   167f8:	adds	r4, r5, r2
   167fc:	ldr	r9, [sp, #28]
   16800:	adc	r3, r8, r6
   16804:	str	r4, [sp, #84]	; 0x54
   16808:	ldr	r8, [sp, #112]	; 0x70
   1680c:	str	r3, [sp, #88]	; 0x58
   16810:	eor	r5, r3, sl
   16814:	eor	r3, r4, lr
   16818:	lsl	r4, r3, #16
   1681c:	lsr	r3, r3, #16
   16820:	orr	r3, r3, r5, lsl #16
   16824:	orr	r4, r4, r5, lsr #16
   16828:	str	r3, [sp, #20]
   1682c:	adds	r3, r3, r0
   16830:	ldr	r0, [sp, #152]	; 0x98
   16834:	str	r3, [sp, #48]	; 0x30
   16838:	eor	r0, r0, r4
   1683c:	str	r0, [sp, #24]
   16840:	adc	r0, r4, r1
   16844:	eor	r1, r3, r2
   16848:	ldr	r4, [sp, #108]	; 0x6c
   1684c:	str	r0, [sp, #52]	; 0x34
   16850:	eor	r0, r0, r6
   16854:	lsl	r2, r0, #1
   16858:	orr	r2, r2, r1, lsr #31
   1685c:	lsl	r1, r1, #1
   16860:	orr	sl, r1, r0, lsr #31
   16864:	ldr	r0, [sp, #40]	; 0x28
   16868:	ldr	r1, [sp, #12]
   1686c:	str	r2, [sp, #136]	; 0x88
   16870:	ldr	r2, [sp, #32]
   16874:	str	sl, [sp, #68]	; 0x44
   16878:	eor	r0, r1, r0
   1687c:	ldr	r1, [sp, #44]	; 0x2c
   16880:	eor	r1, r2, r1
   16884:	lsl	r2, r1, #16
   16888:	lsr	r1, r1, #16
   1688c:	orr	r3, r2, r0, lsr #16
   16890:	orr	r0, r1, r0, lsl #16
   16894:	ldr	r1, [sp, #64]	; 0x40
   16898:	ldr	r2, [sp, #120]	; 0x78
   1689c:	str	r0, [sp, #44]	; 0x2c
   168a0:	str	r3, [sp, #32]
   168a4:	adds	r6, r0, r1
   168a8:	ldr	r0, [sp, #72]	; 0x48
   168ac:	str	r6, [sp, #76]	; 0x4c
   168b0:	adc	r1, r3, r0
   168b4:	ldr	r0, [sp, #16]
   168b8:	mov	lr, r1
   168bc:	str	r1, [sp, #80]	; 0x50
   168c0:	eor	r0, r1, r0
   168c4:	ldr	r1, [sp, #36]	; 0x24
   168c8:	lsl	r3, r0, #1
   168cc:	eor	r1, r6, r1
   168d0:	orr	r5, r3, r1, lsr #31
   168d4:	lsl	r1, r1, #1
   168d8:	orr	r3, r1, r0, lsr #31
   168dc:	ldr	r0, [sp, #92]	; 0x5c
   168e0:	str	r5, [sp, #40]	; 0x28
   168e4:	str	r3, [sp, #36]	; 0x24
   168e8:	eor	r1, ip, r0
   168ec:	ldr	r0, [sp, #96]	; 0x60
   168f0:	eor	r7, r7, r0
   168f4:	lsl	r0, r1, #1
   168f8:	orr	r0, r0, r7, lsr #31
   168fc:	lsl	r7, r7, #1
   16900:	orr	ip, r7, r1, lsr #31
   16904:	ldr	r1, [sp, #140]	; 0x8c
   16908:	ldr	r7, [sp, #116]	; 0x74
   1690c:	str	r0, [sp, #308]	; 0x134
   16910:	str	ip, [sp, #304]	; 0x130
   16914:	str	r4, [sp, #344]	; 0x158
   16918:	str	r8, [sp, #348]	; 0x15c
   1691c:	str	r2, [sp, #384]	; 0x180
   16920:	adds	r1, ip, r1
   16924:	str	r7, [sp, #388]	; 0x184
   16928:	str	r1, [sp, #140]	; 0x8c
   1692c:	ldr	r1, [sp, #144]	; 0x90
   16930:	adc	r1, r0, r1
   16934:	str	r1, [sp, #144]	; 0x90
   16938:	ldr	r1, [sp, #184]	; 0xb8
   1693c:	str	r1, [sp, #396]	; 0x18c
   16940:	ldr	r1, [sp, #188]	; 0xbc
   16944:	str	r1, [sp, #392]	; 0x188
   16948:	ldr	r1, [sp, #156]	; 0x9c
   1694c:	str	r1, [sp, #352]	; 0x160
   16950:	ldr	r1, [sp, #160]	; 0xa0
   16954:	str	r1, [sp, #356]	; 0x164
   16958:	ldr	r1, [sp, #148]	; 0x94
   1695c:	str	r9, [sp, #316]	; 0x13c
   16960:	str	r1, [sp, #312]	; 0x138
   16964:	add	r1, sp, #320	; 0x140
   16968:	str	r6, [sp, #360]	; 0x168
   1696c:	str	lr, [sp, #364]	; 0x16c
   16970:	ldr	r6, [fp, #-132]	; 0xffffff7c
   16974:	ldr	lr, [fp, #-52]	; 0xffffffcc
   16978:	stm	r1, {r3, r5, sl}
   1697c:	ldr	r1, [sp, #136]	; 0x88
   16980:	ldr	r5, [sp, #140]	; 0x8c
   16984:	ldr	r3, [fp, #-56]	; 0xffffffc8
   16988:	str	r6, [sp, #72]	; 0x48
   1698c:	str	lr, [sp, #96]	; 0x60
   16990:	str	r1, [sp, #332]	; 0x14c
   16994:	ldr	r1, [fp, #-136]	; 0xffffff78
   16998:	str	r3, [sp, #124]	; 0x7c
   1699c:	adds	r5, r5, r1
   169a0:	str	r1, [sp, #92]	; 0x5c
   169a4:	ldr	r1, [sp, #144]	; 0x90
   169a8:	eor	r2, r5, r2
   169ac:	adc	r6, r1, r6
   169b0:	eor	r7, r6, r7
   169b4:	adds	sl, r7, r4
   169b8:	adc	r8, r2, r8
   169bc:	eor	r1, r8, r0
   169c0:	eor	r0, sl, ip
   169c4:	lsl	r4, r0, #8
   169c8:	lsr	r0, r0, #24
   169cc:	orr	r4, r4, r1, lsr #24
   169d0:	orr	r1, r0, r1, lsl #8
   169d4:	adds	r0, r3, r5
   169d8:	adc	r3, lr, r6
   169dc:	adds	r0, r0, r1
   169e0:	str	r1, [sp, #112]	; 0x70
   169e4:	mov	r6, r4
   169e8:	adc	r1, r3, r4
   169ec:	str	r0, [sp, #60]	; 0x3c
   169f0:	str	r1, [sp, #64]	; 0x40
   169f4:	eor	r1, r1, r2
   169f8:	eor	r2, r0, r7
   169fc:	ldr	r7, [sp, #56]	; 0x38
   16a00:	lsl	r4, r2, #16
   16a04:	lsr	r2, r2, #16
   16a08:	orr	r0, r4, r1, lsr #16
   16a0c:	orr	r1, r2, r1, lsl #16
   16a10:	ldr	r2, [sp, #24]
   16a14:	adds	lr, r1, sl
   16a18:	str	r0, [sp, #16]
   16a1c:	str	r1, [sp, #12]
   16a20:	adc	ip, r0, r8
   16a24:	ldr	r0, [sp, #20]
   16a28:	adds	r5, lr, r2
   16a2c:	eor	r3, r7, r0
   16a30:	ldr	r0, [sp, #148]	; 0x94
   16a34:	adc	sl, ip, r3
   16a38:	eor	r1, sl, r9
   16a3c:	eor	r4, r5, r0
   16a40:	ldr	r0, [sp, #208]	; 0xd0
   16a44:	lsl	r8, r4, #8
   16a48:	lsr	r4, r4, #24
   16a4c:	orr	r8, r8, r1, lsr #24
   16a50:	orr	r1, r4, r1, lsl #8
   16a54:	adds	r4, r7, r0
   16a58:	ldr	r0, [sp, #220]	; 0xdc
   16a5c:	ldr	r7, [sp, #152]	; 0x98
   16a60:	adc	r0, r7, r0
   16a64:	adds	r4, r4, r1
   16a68:	ldr	r7, [sp, #132]	; 0x84
   16a6c:	adc	r0, r0, r8
   16a70:	str	r4, [sp, #116]	; 0x74
   16a74:	str	r0, [sp, #120]	; 0x78
   16a78:	eor	r0, r0, r3
   16a7c:	eor	r3, r4, r2
   16a80:	lsl	r4, r3, #16
   16a84:	lsr	r3, r3, #16
   16a88:	orr	r4, r4, r0, lsr #16
   16a8c:	orr	r0, r3, r0, lsl #16
   16a90:	adds	r3, r0, r5
   16a94:	str	r0, [sp, #152]	; 0x98
   16a98:	str	r4, [sp, #148]	; 0x94
   16a9c:	adc	r0, r4, sl
   16aa0:	str	r3, [sp, #140]	; 0x8c
   16aa4:	eor	r1, r3, r1
   16aa8:	str	r0, [sp, #144]	; 0x90
   16aac:	eor	r0, r0, r8
   16ab0:	lsl	r3, r0, #1
   16ab4:	orr	r8, r3, r1, lsr #31
   16ab8:	lsl	r1, r1, #1
   16abc:	ldr	r3, [sp, #128]	; 0x80
   16ac0:	orr	sl, r1, r0, lsr #31
   16ac4:	ldr	r1, [sp, #112]	; 0x70
   16ac8:	eor	r0, ip, r6
   16acc:	lsl	r2, r0, #1
   16ad0:	str	r8, [sp, #24]
   16ad4:	str	sl, [sp, #28]
   16ad8:	eor	r1, lr, r1
   16adc:	orr	r2, r2, r1, lsr #31
   16ae0:	lsl	r1, r1, #1
   16ae4:	orr	r0, r1, r0, lsr #31
   16ae8:	ldr	r1, [sp, #204]	; 0xcc
   16aec:	adds	r1, r3, r1
   16af0:	ldr	r3, [sp, #200]	; 0xc8
   16af4:	adc	r3, r7, r3
   16af8:	ldr	r7, [sp, #32]
   16afc:	adds	r1, r1, r0
   16b00:	adc	r3, r3, r2
   16b04:	eor	r5, r3, r7
   16b08:	ldr	r7, [sp, #44]	; 0x2c
   16b0c:	eor	r4, r1, r7
   16b10:	ldr	r7, [sp, #48]	; 0x30
   16b14:	adds	lr, r5, r7
   16b18:	ldr	r7, [sp, #52]	; 0x34
   16b1c:	eor	r0, lr, r0
   16b20:	adc	r9, r4, r7
   16b24:	lsl	r7, r0, #8
   16b28:	lsr	r0, r0, #24
   16b2c:	eor	r2, r9, r2
   16b30:	orr	r7, r7, r2, lsr #24
   16b34:	orr	r0, r0, r2, lsl #8
   16b38:	ldr	r2, [sp, #268]	; 0x10c
   16b3c:	adds	r1, r1, r2
   16b40:	ldr	r2, [sp, #264]	; 0x108
   16b44:	adc	r2, r3, r2
   16b48:	adds	r3, r1, r0
   16b4c:	adc	r2, r2, r7
   16b50:	adds	r1, r3, sl
   16b54:	eor	r3, r3, r5
   16b58:	ldr	r5, [sp, #40]	; 0x28
   16b5c:	str	r1, [sp, #204]	; 0xcc
   16b60:	adc	r1, r2, r8
   16b64:	eor	r2, r2, r4
   16b68:	lsl	r4, r3, #16
   16b6c:	lsr	r3, r3, #16
   16b70:	str	r1, [sp, #200]	; 0xc8
   16b74:	orr	r1, r3, r2, lsl #16
   16b78:	orr	r8, r4, r2, lsr #16
   16b7c:	str	r1, [sp, #132]	; 0x84
   16b80:	adds	r1, r1, lr
   16b84:	str	r8, [sp, #372]	; 0x174
   16b88:	str	r8, [sp, #52]	; 0x34
   16b8c:	adc	r2, r8, r9
   16b90:	eor	r0, r1, r0
   16b94:	mov	r9, r1
   16b98:	str	r1, [sp, #56]	; 0x38
   16b9c:	ldr	r1, [sp, #84]	; 0x54
   16ba0:	str	r2, [sp, #128]	; 0x80
   16ba4:	eor	r2, r2, r7
   16ba8:	lsl	r3, r2, #1
   16bac:	orr	sl, r3, r0, lsr #31
   16bb0:	lsl	r0, r0, #1
   16bb4:	orr	r4, r0, r2, lsr #31
   16bb8:	ldr	r0, [sp, #168]	; 0xa8
   16bbc:	ldr	r2, [sp, #88]	; 0x58
   16bc0:	str	sl, [sp, #108]	; 0x6c
   16bc4:	str	r4, [sp, #112]	; 0x70
   16bc8:	adds	r0, r1, r0
   16bcc:	ldr	r1, [sp, #164]	; 0xa4
   16bd0:	adc	r1, r2, r1
   16bd4:	ldr	r2, [sp, #36]	; 0x24
   16bd8:	adds	ip, r0, r2
   16bdc:	ldr	r0, [sp, #16]
   16be0:	adc	lr, r1, r5
   16be4:	ldr	r1, [sp, #156]	; 0x9c
   16be8:	eor	r7, r0, lr
   16bec:	ldr	r0, [sp, #12]
   16bf0:	adds	r3, r7, r1
   16bf4:	ldr	r1, [sp, #160]	; 0xa0
   16bf8:	eor	r2, r3, r2
   16bfc:	str	r3, [sp, #156]	; 0x9c
   16c00:	eor	r6, r0, ip
   16c04:	adc	r0, r6, r1
   16c08:	eor	r1, r0, r5
   16c0c:	lsl	r5, r2, #8
   16c10:	lsr	r2, r2, #24
   16c14:	str	r0, [sp, #160]	; 0xa0
   16c18:	orr	r5, r5, r1, lsr #24
   16c1c:	orr	r0, r2, r1, lsl #8
   16c20:	ldr	r1, [sp, #196]	; 0xc4
   16c24:	str	r0, [sp, #84]	; 0x54
   16c28:	str	r5, [sp, #48]	; 0x30
   16c2c:	adds	r2, ip, r1
   16c30:	ldr	r1, [sp, #192]	; 0xc0
   16c34:	adc	r1, lr, r1
   16c38:	adds	r2, r2, r0
   16c3c:	adc	r0, r1, r5
   16c40:	eor	r1, r2, r7
   16c44:	str	r2, [sp, #88]	; 0x58
   16c48:	ldr	r7, [sp, #204]	; 0xcc
   16c4c:	ldr	r5, [sp, #68]	; 0x44
   16c50:	str	r0, [sp, #164]	; 0xa4
   16c54:	lsr	r2, r1, #16
   16c58:	eor	r0, r0, r6
   16c5c:	lsl	r1, r1, #16
   16c60:	orr	r3, r1, r0, lsr #16
   16c64:	orr	r2, r2, r0, lsl #16
   16c68:	ldr	r0, [sp, #132]	; 0x84
   16c6c:	ldr	r1, [fp, #-124]	; 0xffffff84
   16c70:	str	r2, [sp, #192]	; 0xc0
   16c74:	str	r3, [sp, #168]	; 0xa8
   16c78:	str	r0, [sp, #368]	; 0x170
   16c7c:	ldr	r0, [sp, #128]	; 0x80
   16c80:	str	r9, [sp, #336]	; 0x150
   16c84:	str	r0, [sp, #340]	; 0x154
   16c88:	ldr	r0, [sp, #148]	; 0x94
   16c8c:	str	r4, [sp, #304]	; 0x130
   16c90:	str	sl, [sp, #308]	; 0x134
   16c94:	ldr	r4, [sp, #136]	; 0x88
   16c98:	str	r0, [sp, #380]	; 0x17c
   16c9c:	ldr	r0, [sp, #152]	; 0x98
   16ca0:	str	r0, [sp, #376]	; 0x178
   16ca4:	ldr	r0, [sp, #140]	; 0x8c
   16ca8:	str	r0, [sp, #344]	; 0x158
   16cac:	ldr	r0, [sp, #144]	; 0x90
   16cb0:	str	r0, [sp, #348]	; 0x15c
   16cb4:	ldr	r0, [fp, #-128]	; 0xffffff80
   16cb8:	str	r2, [sp, #384]	; 0x180
   16cbc:	str	r3, [sp, #388]	; 0x184
   16cc0:	adds	r7, r7, r0
   16cc4:	ldr	r0, [sp, #200]	; 0xc8
   16cc8:	adc	r6, r0, r1
   16ccc:	ldr	r0, [sp, #156]	; 0x9c
   16cd0:	adds	r9, r2, r0
   16cd4:	ldr	r0, [sp, #160]	; 0xa0
   16cd8:	adc	r8, r3, r0
   16cdc:	ldr	r0, [sp, #180]	; 0xb4
   16ce0:	adds	r2, r5, r0
   16ce4:	ldr	r0, [sp, #176]	; 0xb0
   16ce8:	adc	r3, r4, r0
   16cec:	ldr	r0, [sp, #60]	; 0x3c
   16cf0:	adds	r2, r2, r0
   16cf4:	ldr	r0, [sp, #64]	; 0x40
   16cf8:	adc	r3, r3, r0
   16cfc:	ldr	r0, [sp, #184]	; 0xb8
   16d00:	eor	ip, r3, r0
   16d04:	ldr	r0, [sp, #188]	; 0xbc
   16d08:	eor	lr, r2, r0
   16d0c:	ldr	r0, [sp, #76]	; 0x4c
   16d10:	adds	r1, ip, r0
   16d14:	ldr	r0, [sp, #80]	; 0x50
   16d18:	str	r1, [sp, #76]	; 0x4c
   16d1c:	adc	r0, lr, r0
   16d20:	str	r0, [sp, #80]	; 0x50
   16d24:	eor	sl, r0, r4
   16d28:	eor	r0, r1, r5
   16d2c:	lsl	r4, r0, #8
   16d30:	lsr	r0, r0, #24
   16d34:	orr	r5, r4, sl, lsr #24
   16d38:	orr	r4, r0, sl, lsl #8
   16d3c:	ldr	r0, [sp, #92]	; 0x5c
   16d40:	str	r4, [sp, #180]	; 0xb4
   16d44:	str	r5, [sp, #136]	; 0x88
   16d48:	adds	r0, r2, r0
   16d4c:	ldr	r2, [sp, #72]	; 0x48
   16d50:	adc	r2, r3, r2
   16d54:	adds	r3, r0, r4
   16d58:	adc	r0, r2, r5
   16d5c:	eor	r1, r3, ip
   16d60:	str	r3, [sp, #176]	; 0xb0
   16d64:	str	r0, [sp, #188]	; 0xbc
   16d68:	lsr	r2, r1, #16
   16d6c:	eor	r0, r0, lr
   16d70:	lsl	r1, r1, #16
   16d74:	orr	lr, r1, r0, lsr #16
   16d78:	orr	r4, r2, r0, lsl #16
   16d7c:	ldr	r0, [sp, #24]
   16d80:	eor	r3, r6, lr
   16d84:	eor	r2, r7, r4
   16d88:	adds	r5, r3, r9
   16d8c:	adc	ip, r2, r8
   16d90:	eor	r1, ip, r0
   16d94:	ldr	r0, [sp, #28]
   16d98:	eor	r0, r5, r0
   16d9c:	lsl	sl, r0, #8
   16da0:	lsr	r0, r0, #24
   16da4:	orr	sl, sl, r1, lsr #24
   16da8:	orr	r0, r0, r1, lsl #8
   16dac:	ldr	r1, [sp, #124]	; 0x7c
   16db0:	adds	r1, r7, r1
   16db4:	ldr	r7, [sp, #96]	; 0x60
   16db8:	adc	r6, r6, r7
   16dbc:	adds	r7, r1, r0
   16dc0:	adc	r1, r6, sl
   16dc4:	str	r7, [sp, #156]	; 0x9c
   16dc8:	str	r1, [sp, #160]	; 0xa0
   16dcc:	eor	r1, r1, r2
   16dd0:	eor	r2, r7, r3
   16dd4:	ldr	r7, [sp, #120]	; 0x78
   16dd8:	lsl	r3, r2, #16
   16ddc:	lsr	r2, r2, #16
   16de0:	orr	r3, r3, r1, lsr #16
   16de4:	orr	r1, r2, r1, lsl #16
   16de8:	adds	r2, r1, r5
   16dec:	str	r1, [sp, #204]	; 0xcc
   16df0:	str	r3, [sp, #200]	; 0xc8
   16df4:	adc	r1, r3, ip
   16df8:	str	r2, [sp, #184]	; 0xb8
   16dfc:	eor	r0, r2, r0
   16e00:	ldr	r3, [sp, #116]	; 0x74
   16e04:	str	r1, [sp, #196]	; 0xc4
   16e08:	eor	r1, r1, sl
   16e0c:	lsl	r2, r1, #1
   16e10:	orr	sl, r2, r0, lsr #31
   16e14:	lsl	r0, r0, #1
   16e18:	orr	ip, r0, r1, lsr #31
   16e1c:	ldr	r0, [sp, #48]	; 0x30
   16e20:	ldr	r1, [sp, #84]	; 0x54
   16e24:	str	sl, [sp, #64]	; 0x40
   16e28:	str	ip, [sp, #68]	; 0x44
   16e2c:	eor	r0, r8, r0
   16e30:	eor	r1, r9, r1
   16e34:	lsl	r2, r0, #1
   16e38:	orr	r2, r2, r1, lsr #31
   16e3c:	lsl	r1, r1, #1
   16e40:	orr	r0, r1, r0, lsr #31
   16e44:	ldr	r1, [sp, #244]	; 0xf4
   16e48:	adds	r1, r3, r1
   16e4c:	ldr	r3, [sp, #240]	; 0xf0
   16e50:	adc	r3, r7, r3
   16e54:	adds	r8, r1, r0
   16e58:	ldr	r1, [sp, #52]	; 0x34
   16e5c:	adc	r7, r3, r2
   16e60:	eor	r5, r1, r7
   16e64:	ldr	r1, [sp, #76]	; 0x4c
   16e68:	str	r5, [sp, #92]	; 0x5c
   16e6c:	adds	r9, r4, r1
   16e70:	ldr	r1, [sp, #80]	; 0x50
   16e74:	adc	r3, lr, r1
   16e78:	ldr	r1, [sp, #132]	; 0x84
   16e7c:	adds	r6, r5, r9
   16e80:	ldr	lr, [sp, #224]	; 0xe0
   16e84:	eor	r0, r6, r0
   16e88:	str	r6, [sp, #80]	; 0x50
   16e8c:	eor	r1, r1, r8
   16e90:	str	r1, [sp, #76]	; 0x4c
   16e94:	adc	r1, r1, r3
   16e98:	str	r1, [sp, #96]	; 0x60
   16e9c:	eor	r1, r1, r2
   16ea0:	lsl	r2, r0, #8
   16ea4:	lsr	r0, r0, #24
   16ea8:	orr	r6, r0, r1, lsl #8
   16eac:	ldr	r0, [sp, #236]	; 0xec
   16eb0:	orr	r2, r2, r1, lsr #24
   16eb4:	ldr	r1, [sp, #232]	; 0xe8
   16eb8:	str	r6, [sp, #60]	; 0x3c
   16ebc:	str	r2, [sp, #52]	; 0x34
   16ec0:	adds	r0, r8, r0
   16ec4:	adc	r5, r7, r1
   16ec8:	ldr	r7, [sp, #228]	; 0xe4
   16ecc:	adds	r0, r0, r6
   16ed0:	ldr	r1, [sp, #88]	; 0x58
   16ed4:	adc	r8, r5, r2
   16ed8:	str	r0, [sp, #72]	; 0x48
   16edc:	ldr	r2, [sp, #128]	; 0x80
   16ee0:	adds	r5, r0, r7
   16ee4:	adc	r6, r8, lr
   16ee8:	adds	r0, r5, ip
   16eec:	str	r0, [sp, #124]	; 0x7c
   16ef0:	ldr	r0, [sp, #136]	; 0x88
   16ef4:	adc	ip, r6, sl
   16ef8:	str	ip, [sp, #120]	; 0x78
   16efc:	eor	r3, r3, r0
   16f00:	ldr	r0, [sp, #180]	; 0xb4
   16f04:	lsl	r5, r3, #1
   16f08:	eor	r4, r9, r0
   16f0c:	ldr	r0, [sp, #260]	; 0x104
   16f10:	orr	r5, r5, r4, lsr #31
   16f14:	lsl	r4, r4, #1
   16f18:	orr	r3, r4, r3, lsr #31
   16f1c:	adds	r4, r1, r0
   16f20:	ldr	r0, [sp, #256]	; 0x100
   16f24:	ldr	r1, [sp, #164]	; 0xa4
   16f28:	adc	r6, r1, r0
   16f2c:	ldr	r0, [sp, #148]	; 0x94
   16f30:	adds	r4, r4, r3
   16f34:	ldr	r1, [sp, #56]	; 0x38
   16f38:	adc	r6, r6, r5
   16f3c:	eor	sl, r6, r0
   16f40:	ldr	r0, [sp, #152]	; 0x98
   16f44:	adds	r1, sl, r1
   16f48:	eor	r3, r1, r3
   16f4c:	lsl	r9, r3, #8
   16f50:	lsr	r3, r3, #24
   16f54:	eor	r0, r4, r0
   16f58:	adc	r2, r0, r2
   16f5c:	eor	r5, r2, r5
   16f60:	orr	r9, r9, r5, lsr #24
   16f64:	orr	r3, r3, r5, lsl #8
   16f68:	ldr	r5, [sp, #252]	; 0xfc
   16f6c:	adds	r4, r4, r5
   16f70:	ldr	r5, [sp, #248]	; 0xf8
   16f74:	adc	r5, r6, r5
   16f78:	adds	r6, r4, r3
   16f7c:	adc	r4, r5, r9
   16f80:	str	r6, [sp, #132]	; 0x84
   16f84:	str	r4, [sp, #136]	; 0x88
   16f88:	eor	r0, r4, r0
   16f8c:	eor	r4, r6, sl
   16f90:	lsl	r5, r4, #16
   16f94:	lsr	r4, r4, #16
   16f98:	orr	r6, r5, r0, lsr #16
   16f9c:	orr	r0, r4, r0, lsl #16
   16fa0:	ldr	r5, [sp, #140]	; 0x8c
   16fa4:	adds	r1, r0, r1
   16fa8:	str	r0, [sp, #88]	; 0x58
   16fac:	eor	r0, ip, r6
   16fb0:	str	r0, [sp, #84]	; 0x54
   16fb4:	adc	r0, r6, r2
   16fb8:	str	r1, [sp, #116]	; 0x74
   16fbc:	eor	r1, r1, r3
   16fc0:	str	r0, [sp, #128]	; 0x80
   16fc4:	eor	r0, r0, r9
   16fc8:	lsl	r2, r0, #1
   16fcc:	orr	r2, r2, r1, lsr #31
   16fd0:	lsl	r1, r1, #1
   16fd4:	orr	r0, r1, r0, lsr #31
   16fd8:	ldr	r1, [sp, #92]	; 0x5c
   16fdc:	str	r2, [sp, #180]	; 0xb4
   16fe0:	ldr	r2, [sp, #72]	; 0x48
   16fe4:	str	r0, [sp, #164]	; 0xa4
   16fe8:	ldr	r0, [sp, #76]	; 0x4c
   16fec:	eor	r1, r2, r1
   16ff0:	lsl	r2, r1, #16
   16ff4:	eor	r0, r8, r0
   16ff8:	lsr	r1, r1, #16
   16ffc:	orr	r3, r2, r0, lsr #16
   17000:	orr	r0, r1, r0, lsl #16
   17004:	ldr	r1, [sp, #80]	; 0x50
   17008:	str	r0, [sp, #92]	; 0x5c
   1700c:	str	r3, [sp, #72]	; 0x48
   17010:	adds	r6, r0, r1
   17014:	ldr	r0, [sp, #96]	; 0x60
   17018:	ldr	r1, [sp, #60]	; 0x3c
   1701c:	str	r6, [sp, #148]	; 0x94
   17020:	adc	r9, r3, r0
   17024:	ldr	r0, [sp, #52]	; 0x34
   17028:	eor	r1, r6, r1
   1702c:	str	r9, [sp, #152]	; 0x98
   17030:	eor	r0, r9, r0
   17034:	lsl	r2, r0, #1
   17038:	orr	r8, r2, r1, lsr #31
   1703c:	lsl	r1, r1, #1
   17040:	orr	r4, r1, r0, lsr #31
   17044:	ldr	r0, [sp, #176]	; 0xb0
   17048:	ldr	r1, [sp, #188]	; 0xbc
   1704c:	str	r8, [sp, #80]	; 0x50
   17050:	str	r4, [sp, #76]	; 0x4c
   17054:	adds	r0, r0, r7
   17058:	ldr	r7, [sp, #112]	; 0x70
   1705c:	adc	r1, r1, lr
   17060:	adds	ip, r0, r7
   17064:	ldr	r0, [sp, #108]	; 0x6c
   17068:	adc	r3, r1, r0
   1706c:	ldr	r1, [sp, #168]	; 0xa8
   17070:	eor	sl, r3, r1
   17074:	ldr	r1, [sp, #192]	; 0xc0
   17078:	adds	r2, sl, r5
   1707c:	ldr	r5, [sp, #144]	; 0x90
   17080:	str	r2, [sp, #192]	; 0xc0
   17084:	eor	r1, ip, r1
   17088:	adc	r5, r1, r5
   1708c:	eor	lr, r5, r0
   17090:	eor	r0, r2, r7
   17094:	lsl	r7, r0, #8
   17098:	lsr	r0, r0, #24
   1709c:	orr	r0, r0, lr, lsl #8
   170a0:	orr	r2, r7, lr, lsr #24
   170a4:	ldr	lr, [sp, #68]	; 0x44
   170a8:	ldr	r7, [fp, #-84]	; 0xffffffac
   170ac:	str	r0, [sp, #144]	; 0x90
   170b0:	adds	r0, r0, ip
   170b4:	str	r2, [sp, #140]	; 0x8c
   170b8:	ldr	ip, [sp, #64]	; 0x40
   170bc:	adc	r2, r2, r3
   170c0:	ldr	r3, [sp, #200]	; 0xc8
   170c4:	str	r3, [sp, #396]	; 0x18c
   170c8:	ldr	r3, [sp, #204]	; 0xcc
   170cc:	str	r3, [sp, #392]	; 0x188
   170d0:	ldr	r3, [sp, #184]	; 0xb8
   170d4:	str	r3, [sp, #352]	; 0x160
   170d8:	ldr	r3, [sp, #196]	; 0xc4
   170dc:	str	r3, [sp, #356]	; 0x164
   170e0:	ldr	r3, [sp, #164]	; 0xa4
   170e4:	str	lr, [sp, #312]	; 0x138
   170e8:	str	ip, [sp, #316]	; 0x13c
   170ec:	str	r6, [sp, #360]	; 0x168
   170f0:	str	r9, [sp, #364]	; 0x16c
   170f4:	str	r4, [sp, #320]	; 0x140
   170f8:	str	r8, [sp, #324]	; 0x144
   170fc:	str	r3, [sp, #328]	; 0x148
   17100:	ldr	r3, [sp, #180]	; 0xb4
   17104:	str	r3, [sp, #332]	; 0x14c
   17108:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1710c:	adds	r3, r0, r3
   17110:	adc	r0, r2, r7
   17114:	str	r3, [sp, #96]	; 0x60
   17118:	str	r0, [sp, #108]	; 0x6c
   1711c:	eor	r0, r0, r1
   17120:	eor	r1, r3, sl
   17124:	ldr	r3, [sp, #124]	; 0x7c
   17128:	lsl	r2, r1, #16
   1712c:	lsr	r1, r1, #16
   17130:	orr	r2, r2, r0, lsr #16
   17134:	orr	r0, r1, r0, lsl #16
   17138:	ldr	r1, [sp, #192]	; 0xc0
   1713c:	str	r0, [sp, #60]	; 0x3c
   17140:	str	r2, [sp, #56]	; 0x38
   17144:	adds	r8, r0, r1
   17148:	ldr	r0, [sp, #88]	; 0x58
   1714c:	adc	sl, r2, r5
   17150:	ldr	r2, [sp, #84]	; 0x54
   17154:	eor	r7, r3, r0
   17158:	ldr	r0, [sp, #260]	; 0x104
   1715c:	adds	r6, r8, r2
   17160:	adc	r5, sl, r7
   17164:	eor	r1, r6, lr
   17168:	lsl	r9, r1, #8
   1716c:	eor	r4, r5, ip
   17170:	lsr	r1, r1, #24
   17174:	orr	r9, r9, r4, lsr #24
   17178:	orr	r1, r1, r4, lsl #8
   1717c:	adds	r4, r3, r0
   17180:	ldr	r0, [sp, #256]	; 0x100
   17184:	ldr	r3, [sp, #120]	; 0x78
   17188:	adc	r0, r3, r0
   1718c:	adds	r3, r4, r1
   17190:	adc	r0, r0, r9
   17194:	eor	r4, r3, r2
   17198:	str	r3, [sp, #120]	; 0x78
   1719c:	str	r0, [sp, #124]	; 0x7c
   171a0:	eor	r0, r0, r7
   171a4:	lsl	r7, r4, #16
   171a8:	lsr	r4, r4, #16
   171ac:	orr	r7, r7, r0, lsr #16
   171b0:	orr	r0, r4, r0, lsl #16
   171b4:	adds	r3, r0, r6
   171b8:	str	r0, [sp, #192]	; 0xc0
   171bc:	str	r7, [sp, #188]	; 0xbc
   171c0:	adc	r0, r7, r5
   171c4:	eor	r1, r3, r1
   171c8:	str	r3, [sp, #168]	; 0xa8
   171cc:	ldr	r3, [sp, #156]	; 0x9c
   171d0:	ldr	r7, [sp, #160]	; 0xa0
   171d4:	str	r0, [sp, #176]	; 0xb0
   171d8:	eor	r0, r0, r9
   171dc:	lsl	r4, r0, #1
   171e0:	orr	ip, r4, r1, lsr #31
   171e4:	lsl	r1, r1, #1
   171e8:	orr	r9, r1, r0, lsr #31
   171ec:	ldr	r0, [sp, #140]	; 0x8c
   171f0:	ldr	r1, [sp, #144]	; 0x90
   171f4:	str	ip, [sp, #84]	; 0x54
   171f8:	str	r9, [sp, #88]	; 0x58
   171fc:	eor	r0, sl, r0
   17200:	eor	r1, r8, r1
   17204:	lsl	r2, r0, #1
   17208:	orr	r2, r2, r1, lsr #31
   1720c:	lsl	r1, r1, #1
   17210:	orr	r0, r1, r0, lsr #31
   17214:	ldr	r1, [sp, #268]	; 0x10c
   17218:	adds	r1, r3, r1
   1721c:	ldr	r3, [sp, #264]	; 0x108
   17220:	adc	r7, r7, r3
   17224:	ldr	r3, [sp, #72]	; 0x48
   17228:	adds	r1, r1, r0
   1722c:	adc	r7, r7, r2
   17230:	eor	r6, r7, r3
   17234:	ldr	r3, [sp, #92]	; 0x5c
   17238:	eor	r4, r1, r3
   1723c:	ldr	r3, [sp, #116]	; 0x74
   17240:	adds	r5, r6, r3
   17244:	ldr	r3, [sp, #128]	; 0x80
   17248:	eor	r0, r5, r0
   1724c:	adc	lr, r4, r3
   17250:	lsl	r3, r0, #8
   17254:	lsr	r0, r0, #24
   17258:	eor	r2, lr, r2
   1725c:	orr	r3, r3, r2, lsr #24
   17260:	orr	r0, r0, r2, lsl #8
   17264:	ldr	r2, [sp, #236]	; 0xec
   17268:	adds	r1, r1, r2
   1726c:	ldr	r2, [sp, #232]	; 0xe8
   17270:	adc	r2, r7, r2
   17274:	adds	r7, r1, r0
   17278:	adc	r2, r2, r3
   1727c:	adds	r1, r7, r9
   17280:	str	r1, [sp, #68]	; 0x44
   17284:	adc	r1, r2, ip
   17288:	eor	r2, r2, r4
   1728c:	eor	r4, r7, r6
   17290:	lsl	r6, r4, #16
   17294:	lsr	r4, r4, #16
   17298:	str	r1, [sp, #64]	; 0x40
   1729c:	orr	r1, r4, r2, lsl #16
   172a0:	orr	r7, r6, r2, lsr #16
   172a4:	ldr	r6, [sp, #80]	; 0x50
   172a8:	str	r1, [sp, #160]	; 0xa0
   172ac:	adds	r1, r1, r5
   172b0:	str	r7, [sp, #156]	; 0x9c
   172b4:	adc	sl, r7, lr
   172b8:	eor	r0, r1, r0
   172bc:	mov	lr, r1
   172c0:	str	r1, [sp, #112]	; 0x70
   172c4:	ldr	r1, [sp, #132]	; 0x84
   172c8:	ldr	r7, [sp, #76]	; 0x4c
   172cc:	eor	r2, sl, r3
   172d0:	str	sl, [sp, #116]	; 0x74
   172d4:	lsl	r3, r2, #1
   172d8:	orr	r9, r3, r0, lsr #31
   172dc:	lsl	r0, r0, #1
   172e0:	orr	r4, r0, r2, lsr #31
   172e4:	ldr	r0, [sp, #252]	; 0xfc
   172e8:	ldr	r2, [sp, #136]	; 0x88
   172ec:	str	r9, [sp, #144]	; 0x90
   172f0:	str	r4, [sp, #140]	; 0x8c
   172f4:	adds	r0, r1, r0
   172f8:	ldr	r1, [sp, #248]	; 0xf8
   172fc:	adc	r2, r2, r1
   17300:	adds	r3, r0, r7
   17304:	ldr	r0, [sp, #56]	; 0x38
   17308:	adc	r5, r2, r6
   1730c:	eor	ip, r0, r5
   17310:	ldr	r0, [sp, #60]	; 0x3c
   17314:	eor	r2, r0, r3
   17318:	ldr	r0, [sp, #184]	; 0xb8
   1731c:	adds	r1, ip, r0
   17320:	ldr	r0, [sp, #196]	; 0xc4
   17324:	str	r1, [sp, #184]	; 0xb8
   17328:	adc	r0, r2, r0
   1732c:	str	r0, [sp, #196]	; 0xc4
   17330:	eor	r8, r0, r6
   17334:	eor	r0, r1, r7
   17338:	ldr	r7, [sp, #188]	; 0xbc
   1733c:	lsl	r6, r0, #8
   17340:	lsr	r0, r0, #24
   17344:	orr	r0, r0, r8, lsl #8
   17348:	orr	r6, r6, r8, lsr #24
   1734c:	str	r0, [sp, #80]	; 0x50
   17350:	adds	r0, r0, r3
   17354:	str	r7, [sp, #380]	; 0x17c
   17358:	ldr	r7, [sp, #192]	; 0xc0
   1735c:	str	r6, [sp, #72]	; 0x48
   17360:	adc	r3, r6, r5
   17364:	ldr	r5, [sp, #168]	; 0xa8
   17368:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1736c:	str	r7, [sp, #376]	; 0x178
   17370:	str	r5, [sp, #344]	; 0x158
   17374:	ldr	r5, [sp, #176]	; 0xb0
   17378:	str	r5, [sp, #348]	; 0x15c
   1737c:	ldr	r5, [sp, #156]	; 0x9c
   17380:	str	r5, [sp, #372]	; 0x174
   17384:	ldr	r5, [sp, #160]	; 0xa0
   17388:	str	r5, [sp, #368]	; 0x170
   1738c:	ldr	r5, [fp, #-56]	; 0xffffffc8
   17390:	str	lr, [sp, #336]	; 0x150
   17394:	str	sl, [sp, #340]	; 0x154
   17398:	str	r4, [sp, #304]	; 0x130
   1739c:	str	r9, [sp, #308]	; 0x134
   173a0:	ldr	r4, [sp, #164]	; 0xa4
   173a4:	adds	r7, r0, r5
   173a8:	ldr	r5, [fp, #-124]	; 0xffffff84
   173ac:	adc	r0, r3, r6
   173b0:	eor	r1, r7, ip
   173b4:	str	r7, [sp, #76]	; 0x4c
   173b8:	ldr	r7, [sp, #68]	; 0x44
   173bc:	ldr	ip, [fp, #-128]	; 0xffffff80
   173c0:	str	r0, [sp, #92]	; 0x5c
   173c4:	eor	r0, r0, r2
   173c8:	lsr	r3, r1, #16
   173cc:	lsl	r1, r1, #16
   173d0:	ldr	r2, [sp, #108]	; 0x6c
   173d4:	orr	r3, r3, r0, lsl #16
   173d8:	orr	r6, r1, r0, lsr #16
   173dc:	ldr	r0, [fp, #-160]	; 0xffffff60
   173e0:	mov	r1, r3
   173e4:	str	r3, [sp, #132]	; 0x84
   173e8:	str	r3, [sp, #384]	; 0x180
   173ec:	ldr	r3, [fp, #-156]	; 0xffffff64
   173f0:	str	r6, [sp, #128]	; 0x80
   173f4:	str	r6, [sp, #388]	; 0x184
   173f8:	adds	r8, r7, r0
   173fc:	ldr	r0, [sp, #64]	; 0x40
   17400:	adc	r7, r0, r3
   17404:	ldr	r0, [sp, #184]	; 0xb8
   17408:	adds	lr, r1, r0
   1740c:	ldr	r0, [sp, #196]	; 0xc4
   17410:	ldr	r1, [sp, #180]	; 0xb4
   17414:	str	lr, [sp, #52]	; 0x34
   17418:	adc	r0, r6, r0
   1741c:	str	r0, [sp, #56]	; 0x38
   17420:	ldr	r0, [sp, #96]	; 0x60
   17424:	adds	r0, r0, r4
   17428:	adc	r6, r2, r1
   1742c:	adds	r2, r0, ip
   17430:	ldr	r0, [sp, #200]	; 0xc8
   17434:	adc	r5, r6, r5
   17438:	eor	ip, r5, r0
   1743c:	ldr	r0, [sp, #204]	; 0xcc
   17440:	eor	r3, r2, r0
   17444:	ldr	r0, [sp, #148]	; 0x94
   17448:	adds	r6, ip, r0
   1744c:	ldr	r0, [sp, #152]	; 0x98
   17450:	str	r6, [sp, #60]	; 0x3c
   17454:	adc	r0, r3, r0
   17458:	str	r0, [sp, #204]	; 0xcc
   1745c:	eor	r1, r0, r1
   17460:	eor	r0, r6, r4
   17464:	lsl	sl, r0, #8
   17468:	lsr	r0, r0, #24
   1746c:	orr	r4, r0, r1, lsl #8
   17470:	ldr	r0, [sp, #208]	; 0xd0
   17474:	orr	r6, sl, r1, lsr #24
   17478:	ldr	r1, [sp, #220]	; 0xdc
   1747c:	str	r6, [sp, #64]	; 0x40
   17480:	str	r4, [sp, #68]	; 0x44
   17484:	adds	r0, r2, r0
   17488:	adc	r1, r5, r1
   1748c:	adds	r2, r0, r4
   17490:	ldr	r5, [sp, #240]	; 0xf0
   17494:	adc	r0, r1, r6
   17498:	eor	r1, r2, ip
   1749c:	str	r2, [sp, #96]	; 0x60
   174a0:	ldr	r6, [sp, #56]	; 0x38
   174a4:	str	r0, [sp, #108]	; 0x6c
   174a8:	lsr	r2, r1, #16
   174ac:	eor	r0, r0, r3
   174b0:	lsl	r1, r1, #16
   174b4:	orr	r9, r1, r0, lsr #16
   174b8:	orr	sl, r2, r0, lsl #16
   174bc:	ldr	r0, [sp, #84]	; 0x54
   174c0:	eor	r3, r9, r7
   174c4:	eor	r2, sl, r8
   174c8:	adds	ip, r3, lr
   174cc:	adc	lr, r2, r6
   174d0:	eor	r1, lr, r0
   174d4:	ldr	r0, [sp, #88]	; 0x58
   174d8:	eor	r0, ip, r0
   174dc:	lsl	r4, r0, #8
   174e0:	lsr	r0, r0, #24
   174e4:	orr	r4, r4, r1, lsr #24
   174e8:	orr	r0, r0, r1, lsl #8
   174ec:	ldr	r1, [sp, #244]	; 0xf4
   174f0:	adds	r1, r8, r1
   174f4:	adc	r7, r7, r5
   174f8:	adds	r5, r1, r0
   174fc:	adc	r1, r7, r4
   17500:	str	r5, [sp, #148]	; 0x94
   17504:	str	r1, [sp, #152]	; 0x98
   17508:	eor	r1, r1, r2
   1750c:	eor	r2, r5, r3
   17510:	lsl	r3, r2, #16
   17514:	lsr	r2, r2, #16
   17518:	orr	r3, r3, r1, lsr #16
   1751c:	orr	r1, r2, r1, lsl #16
   17520:	adds	ip, r1, ip
   17524:	str	r1, [sp, #196]	; 0xc4
   17528:	str	r3, [sp, #164]	; 0xa4
   1752c:	adc	r1, r3, lr
   17530:	eor	r0, ip, r0
   17534:	mov	lr, r3
   17538:	str	ip, [sp, #136]	; 0x88
   1753c:	str	r1, [sp, #180]	; 0xb4
   17540:	eor	r1, r1, r4
   17544:	ldr	r4, [sp, #124]	; 0x7c
   17548:	str	lr, [sp, #396]	; 0x18c
   1754c:	ldr	lr, [fp, #-132]	; 0xffffff7c
   17550:	lsl	r2, r1, #1
   17554:	orr	r2, r2, r0, lsr #31
   17558:	lsl	r0, r0, #1
   1755c:	orr	r0, r0, r1, lsr #31
   17560:	ldr	r1, [sp, #80]	; 0x50
   17564:	str	r2, [sp, #184]	; 0xb8
   17568:	ldr	r2, [sp, #52]	; 0x34
   1756c:	str	r0, [sp, #200]	; 0xc8
   17570:	ldr	r0, [sp, #72]	; 0x48
   17574:	eor	r1, r2, r1
   17578:	eor	r0, r6, r0
   1757c:	lsl	r2, r0, #1
   17580:	orr	r2, r2, r1, lsr #31
   17584:	lsl	r1, r1, #1
   17588:	orr	r3, r1, r0, lsr #31
   1758c:	ldr	r0, [sp, #216]	; 0xd8
   17590:	ldr	r1, [sp, #120]	; 0x78
   17594:	adds	r0, r1, r0
   17598:	ldr	r1, [sp, #212]	; 0xd4
   1759c:	adc	r1, r4, r1
   175a0:	adds	r7, r0, r3
   175a4:	ldr	r0, [sp, #156]	; 0x9c
   175a8:	adc	r5, r1, r2
   175ac:	eor	r8, r5, r0
   175b0:	ldr	r0, [sp, #60]	; 0x3c
   175b4:	adds	r1, sl, r0
   175b8:	ldr	r0, [sp, #204]	; 0xcc
   175bc:	str	r1, [sp, #120]	; 0x78
   175c0:	adc	r4, r9, r0
   175c4:	ldr	r0, [sp, #160]	; 0xa0
   175c8:	adds	r9, r1, r8
   175cc:	ldr	r1, [sp, #196]	; 0xc4
   175d0:	eor	r3, r9, r3
   175d4:	str	r4, [sp, #60]	; 0x3c
   175d8:	eor	r6, r7, r0
   175dc:	str	r1, [sp, #392]	; 0x188
   175e0:	lsl	r0, r3, #8
   175e4:	str	ip, [sp, #352]	; 0x160
   175e8:	lsr	r3, r3, #24
   175ec:	ldr	ip, [fp, #-136]	; 0xffffff78
   175f0:	ldr	r1, [sp, #180]	; 0xb4
   175f4:	adc	sl, r4, r6
   175f8:	ldr	r4, [sp, #244]	; 0xf4
   175fc:	eor	r2, sl, r2
   17600:	orr	r0, r0, r2, lsr #24
   17604:	orr	r2, r3, r2, lsl #8
   17608:	str	r1, [sp, #356]	; 0x164
   1760c:	ldr	r1, [sp, #200]	; 0xc8
   17610:	adds	r3, r2, r7
   17614:	ldr	r7, [sp, #184]	; 0xb8
   17618:	adc	r5, r0, r5
   1761c:	adds	r3, r3, ip
   17620:	adc	r5, r5, lr
   17624:	adds	lr, r3, r4
   17628:	ldr	r4, [sp, #240]	; 0xf0
   1762c:	eor	r3, r3, r8
   17630:	str	r1, [sp, #312]	; 0x138
   17634:	str	r7, [sp, #316]	; 0x13c
   17638:	adc	ip, r5, r4
   1763c:	adds	r1, lr, r1
   17640:	lsl	r4, r3, #16
   17644:	lsr	r3, r3, #16
   17648:	ldr	lr, [fp, #-144]	; 0xffffff70
   1764c:	str	r1, [sp, #72]	; 0x48
   17650:	adc	r1, ip, r7
   17654:	ldr	ip, [fp, #-140]	; 0xffffff74
   17658:	str	r1, [sp, #204]	; 0xcc
   1765c:	eor	r1, r5, r6
   17660:	ldr	r5, [sp, #92]	; 0x5c
   17664:	orr	r7, r4, r1, lsr #16
   17668:	orr	r1, r3, r1, lsl #16
   1766c:	adds	r3, r1, r9
   17670:	str	r1, [sp, #124]	; 0x7c
   17674:	str	r7, [sp, #80]	; 0x50
   17678:	ldr	r9, [sp, #140]	; 0x8c
   1767c:	adc	r1, r7, sl
   17680:	str	r3, [sp, #360]	; 0x168
   17684:	str	r3, [sp, #156]	; 0x9c
   17688:	eor	r0, r1, r0
   1768c:	mov	r7, r1
   17690:	str	r1, [sp, #160]	; 0xa0
   17694:	eor	r1, r3, r2
   17698:	lsl	r2, r0, #1
   1769c:	str	r7, [sp, #364]	; 0x16c
   176a0:	ldr	r7, [fp, #-84]	; 0xffffffac
   176a4:	orr	r6, r2, r1, lsr #31
   176a8:	lsl	r1, r1, #1
   176ac:	ldr	r2, [sp, #120]	; 0x78
   176b0:	orr	r4, r1, r0, lsr #31
   176b4:	ldr	r0, [sp, #64]	; 0x40
   176b8:	ldr	r1, [sp, #60]	; 0x3c
   176bc:	str	r6, [sp, #88]	; 0x58
   176c0:	str	r6, [sp, #324]	; 0x144
   176c4:	ldr	r6, [sp, #116]	; 0x74
   176c8:	str	r4, [sp, #84]	; 0x54
   176cc:	str	r4, [sp, #320]	; 0x140
   176d0:	ldr	r4, [fp, #-88]	; 0xffffffa8
   176d4:	eor	r0, r1, r0
   176d8:	ldr	r1, [sp, #68]	; 0x44
   176dc:	eor	r1, r2, r1
   176e0:	lsl	r2, r0, #1
   176e4:	orr	r2, r2, r1, lsr #31
   176e8:	lsl	r1, r1, #1
   176ec:	orr	r0, r1, r0, lsr #31
   176f0:	ldr	r1, [sp, #76]	; 0x4c
   176f4:	adds	r1, r0, r1
   176f8:	adc	r5, r2, r5
   176fc:	adds	r1, r1, r4
   17700:	ldr	r4, [sp, #188]	; 0xbc
   17704:	adc	r3, r5, r7
   17708:	ldr	r5, [sp, #112]	; 0x70
   1770c:	eor	r7, r3, r4
   17710:	ldr	r4, [sp, #192]	; 0xc0
   17714:	adds	r5, r7, r5
   17718:	eor	r0, r5, r0
   1771c:	eor	r4, r1, r4
   17720:	adc	r8, r4, r6
   17724:	lsl	r6, r0, #8
   17728:	lsr	r0, r0, #24
   1772c:	adds	r1, lr, r1
   17730:	eor	r2, r8, r2
   17734:	orr	r0, r0, r2, lsl #8
   17738:	orr	r6, r6, r2, lsr #24
   1773c:	adc	r2, ip, r3
   17740:	adds	r3, r1, r0
   17744:	adc	r1, r2, r6
   17748:	eor	r2, r3, r7
   1774c:	str	r3, [sp, #112]	; 0x70
   17750:	ldr	r7, [fp, #-68]	; 0xffffffbc
   17754:	str	r1, [sp, #116]	; 0x74
   17758:	lsl	r3, r2, #16
   1775c:	eor	r1, r1, r4
   17760:	lsr	r2, r2, #16
   17764:	orr	sl, r2, r1, lsl #16
   17768:	orr	r3, r3, r1, lsr #16
   1776c:	ldr	r1, [sp, #204]	; 0xcc
   17770:	adds	r2, sl, r5
   17774:	str	r7, [sp, #64]	; 0x40
   17778:	str	r2, [sp, #76]	; 0x4c
   1777c:	eor	r0, r2, r0
   17780:	ldr	r2, [sp, #96]	; 0x60
   17784:	eor	r1, r3, r1
   17788:	str	r1, [sp, #188]	; 0xbc
   1778c:	adc	r1, r3, r8
   17790:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17794:	eor	r6, r1, r6
   17798:	str	r1, [sp, #92]	; 0x5c
   1779c:	lsl	r5, r6, #1
   177a0:	adds	ip, r2, r9
   177a4:	ldr	r2, [sp, #108]	; 0x6c
   177a8:	orr	r1, r5, r0, lsr #31
   177ac:	lsl	r0, r0, #1
   177b0:	orr	r0, r0, r6, lsr #31
   177b4:	ldr	r6, [sp, #144]	; 0x90
   177b8:	str	r1, [sp, #120]	; 0x78
   177bc:	str	r1, [sp, #332]	; 0x14c
   177c0:	str	r0, [sp, #192]	; 0xc0
   177c4:	str	r0, [sp, #328]	; 0x148
   177c8:	ldr	r0, [fp, #-92]	; 0xffffffa4
   177cc:	adc	r4, r2, r6
   177d0:	adds	r3, ip, r3
   177d4:	ldr	r2, [fp, #-72]	; 0xffffffb8
   177d8:	adc	ip, r4, r0
   177dc:	ldr	r0, [sp, #128]	; 0x80
   177e0:	str	r2, [sp, #96]	; 0x60
   177e4:	eor	lr, ip, r0
   177e8:	ldr	r0, [sp, #132]	; 0x84
   177ec:	eor	r1, r3, r0
   177f0:	ldr	r0, [sp, #168]	; 0xa8
   177f4:	adds	r5, lr, r0
   177f8:	ldr	r0, [sp, #176]	; 0xb0
   177fc:	adc	r8, r1, r0
   17800:	eor	r0, r5, r9
   17804:	eor	r4, r8, r6
   17808:	lsl	r6, r0, #8
   1780c:	lsr	r0, r0, #24
   17810:	orr	r9, r0, r4, lsl #8
   17814:	adds	r0, r2, r3
   17818:	orr	r6, r6, r4, lsr #24
   1781c:	adc	r3, r7, ip
   17820:	adds	r7, r0, r9
   17824:	str	r6, [sp, #128]	; 0x80
   17828:	adc	r0, r3, r6
   1782c:	ldr	r6, [sp, #72]	; 0x48
   17830:	str	r7, [sp, #108]	; 0x6c
   17834:	str	r0, [sp, #176]	; 0xb0
   17838:	eor	r0, r0, r1
   1783c:	eor	r1, r7, lr
   17840:	lsl	r3, r1, #16
   17844:	lsr	r1, r1, #16
   17848:	orr	r2, r3, r0, lsr #16
   1784c:	orr	r0, r1, r0, lsl #16
   17850:	ldr	r3, [sp, #188]	; 0xbc
   17854:	ldr	r1, [sp, #252]	; 0xfc
   17858:	adds	r4, r0, r5
   1785c:	str	r0, [sp, #140]	; 0x8c
   17860:	ldr	r0, [sp, #184]	; 0xb8
   17864:	str	r2, [sp, #132]	; 0x84
   17868:	adc	lr, r2, r8
   1786c:	eor	r2, sl, r6
   17870:	adds	ip, r4, r3
   17874:	adc	r5, lr, r2
   17878:	eor	r7, r5, r0
   1787c:	ldr	r0, [sp, #200]	; 0xc8
   17880:	eor	r0, ip, r0
   17884:	lsl	sl, r0, #8
   17888:	lsr	r0, r0, #24
   1788c:	orr	sl, sl, r7, lsr #24
   17890:	orr	r0, r0, r7, lsl #8
   17894:	adds	r7, r6, r1
   17898:	ldr	r1, [sp, #248]	; 0xf8
   1789c:	ldr	r6, [sp, #204]	; 0xcc
   178a0:	adc	r1, r6, r1
   178a4:	adds	r6, r7, r0
   178a8:	adc	r1, r1, sl
   178ac:	str	r6, [sp, #144]	; 0x90
   178b0:	str	r1, [sp, #168]	; 0xa8
   178b4:	eor	r1, r1, r2
   178b8:	eor	r2, r6, r3
   178bc:	lsl	r7, r2, #16
   178c0:	lsr	r2, r2, #16
   178c4:	orr	r7, r7, r1, lsr #16
   178c8:	orr	r1, r2, r1, lsl #16
   178cc:	adds	r2, r1, ip
   178d0:	str	r1, [sp, #188]	; 0xbc
   178d4:	str	r7, [sp, #184]	; 0xb8
   178d8:	adc	r1, r7, r5
   178dc:	str	r2, [sp, #200]	; 0xc8
   178e0:	eor	r0, r2, r0
   178e4:	ldr	r7, [sp, #152]	; 0x98
   178e8:	str	r1, [sp, #204]	; 0xcc
   178ec:	eor	r1, r1, sl
   178f0:	lsl	r2, r1, #1
   178f4:	orr	sl, r2, r0, lsr #31
   178f8:	lsl	r0, r0, #1
   178fc:	orr	ip, r0, r1, lsr #31
   17900:	ldr	r0, [sp, #128]	; 0x80
   17904:	eor	r1, r4, r9
   17908:	str	sl, [sp, #68]	; 0x44
   1790c:	str	ip, [sp, #72]	; 0x48
   17910:	eor	r0, lr, r0
   17914:	lsl	r2, r0, #1
   17918:	orr	r3, r2, r1, lsr #31
   1791c:	lsl	r1, r1, #1
   17920:	ldr	r2, [sp, #148]	; 0x94
   17924:	orr	r1, r1, r0, lsr #31
   17928:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1792c:	adds	r0, r0, r2
   17930:	ldr	r2, [fp, #-52]	; 0xffffffcc
   17934:	adc	r2, r2, r7
   17938:	adds	r7, r0, r1
   1793c:	ldr	r0, [sp, #80]	; 0x50
   17940:	adc	r6, r2, r3
   17944:	eor	r2, r6, r0
   17948:	ldr	r0, [sp, #124]	; 0x7c
   1794c:	str	r2, [sp, #56]	; 0x38
   17950:	eor	r9, r7, r0
   17954:	ldr	r0, [sp, #76]	; 0x4c
   17958:	adds	r2, r2, r0
   1795c:	ldr	r0, [sp, #92]	; 0x5c
   17960:	eor	r1, r2, r1
   17964:	str	r2, [sp, #80]	; 0x50
   17968:	adc	r0, r9, r0
   1796c:	eor	r5, r0, r3
   17970:	str	r0, [sp, #92]	; 0x5c
   17974:	ldr	r0, [sp, #96]	; 0x60
   17978:	lsl	r3, r1, #8
   1797c:	lsr	r1, r1, #24
   17980:	orr	r1, r1, r5, lsl #8
   17984:	orr	r2, r3, r5, lsr #24
   17988:	str	r1, [sp, #76]	; 0x4c
   1798c:	str	r2, [sp, #40]	; 0x28
   17990:	adds	r7, r7, r0
   17994:	ldr	r0, [sp, #64]	; 0x40
   17998:	adc	r6, r6, r0
   1799c:	ldr	r0, [sp, #236]	; 0xec
   179a0:	adds	r8, r7, r1
   179a4:	ldr	r1, [sp, #88]	; 0x58
   179a8:	adc	r7, r6, r2
   179ac:	adds	r6, ip, r0
   179b0:	ldr	r0, [sp, #232]	; 0xe8
   179b4:	adc	r5, sl, r0
   179b8:	adds	r0, r6, r8
   179bc:	ldr	sl, [sp, #84]	; 0x54
   179c0:	str	r0, [sp, #60]	; 0x3c
   179c4:	adc	r0, r5, r7
   179c8:	str	r0, [sp, #52]	; 0x34
   179cc:	ldr	r0, [sp, #268]	; 0x10c
   179d0:	adds	r6, sl, r0
   179d4:	ldr	r0, [sp, #264]	; 0x108
   179d8:	adc	r5, r1, r0
   179dc:	ldr	r0, [sp, #112]	; 0x70
   179e0:	adds	r6, r6, r0
   179e4:	ldr	r0, [sp, #116]	; 0x74
   179e8:	adc	r5, r5, r0
   179ec:	ldr	r0, [sp, #132]	; 0x84
   179f0:	eor	ip, r0, r5
   179f4:	ldr	r0, [sp, #140]	; 0x8c
   179f8:	eor	r3, r0, r6
   179fc:	ldr	r0, [sp, #136]	; 0x88
   17a00:	adds	lr, ip, r0
   17a04:	ldr	r0, [sp, #180]	; 0xb4
   17a08:	adc	r4, r3, r0
   17a0c:	eor	r0, lr, sl
   17a10:	lsl	sl, r0, #8
   17a14:	eor	r1, r4, r1
   17a18:	lsr	r0, r0, #24
   17a1c:	orr	r2, r0, r1, lsl #8
   17a20:	ldr	r0, [sp, #228]	; 0xe4
   17a24:	orr	sl, sl, r1, lsr #24
   17a28:	ldr	r1, [sp, #224]	; 0xe0
   17a2c:	str	r2, [sp, #152]	; 0x98
   17a30:	str	sl, [sp, #112]	; 0x70
   17a34:	adds	r0, r6, r0
   17a38:	adc	r1, r5, r1
   17a3c:	adds	r5, r0, r2
   17a40:	adc	r0, r1, sl
   17a44:	eor	r1, r5, ip
   17a48:	str	r5, [sp, #124]	; 0x7c
   17a4c:	ldr	ip, [sp, #192]	; 0xc0
   17a50:	str	r0, [sp, #128]	; 0x80
   17a54:	lsl	r2, r1, #16
   17a58:	eor	r0, r0, r3
   17a5c:	lsr	r1, r1, #16
   17a60:	orr	r2, r2, r0, lsr #16
   17a64:	orr	r0, r1, r0, lsl #16
   17a68:	adds	r1, r0, lr
   17a6c:	mov	sl, r0
   17a70:	str	r0, [sp, #148]	; 0x94
   17a74:	mov	r5, r2
   17a78:	str	r2, [sp, #140]	; 0x8c
   17a7c:	str	r1, [sp, #48]	; 0x30
   17a80:	ldr	r1, [sp, #56]	; 0x38
   17a84:	adc	r0, r2, r4
   17a88:	str	r0, [sp, #44]	; 0x2c
   17a8c:	eor	r0, r7, r9
   17a90:	ldr	r7, [sp, #176]	; 0xb0
   17a94:	eor	r1, r8, r1
   17a98:	ldr	r8, [sp, #120]	; 0x78
   17a9c:	lsl	r2, r1, #16
   17aa0:	lsr	r1, r1, #16
   17aa4:	orr	r4, r2, r0, lsr #16
   17aa8:	orr	r0, r1, r0, lsl #16
   17aac:	ldr	r1, [sp, #80]	; 0x50
   17ab0:	mov	r9, r0
   17ab4:	str	r0, [sp, #88]	; 0x58
   17ab8:	str	r4, [sp, #372]	; 0x174
   17abc:	str	r4, [sp, #84]	; 0x54
   17ac0:	str	r9, [sp, #368]	; 0x170
   17ac4:	ldr	r9, [fp, #-156]	; 0xffffff64
   17ac8:	adds	r6, r0, r1
   17acc:	ldr	r0, [sp, #92]	; 0x5c
   17ad0:	str	r6, [sp, #336]	; 0x150
   17ad4:	str	r6, [sp, #96]	; 0x60
   17ad8:	adc	r1, r4, r0
   17adc:	ldr	r0, [sp, #40]	; 0x28
   17ae0:	ldr	r4, [sp, #44]	; 0x2c
   17ae4:	mov	r3, r1
   17ae8:	str	r1, [sp, #92]	; 0x5c
   17aec:	str	r3, [sp, #340]	; 0x154
   17af0:	ldr	r3, [fp, #-132]	; 0xffffff7c
   17af4:	eor	r0, r1, r0
   17af8:	ldr	r1, [sp, #76]	; 0x4c
   17afc:	lsl	r2, r0, #1
   17b00:	eor	r1, r6, r1
   17b04:	orr	r2, r2, r1, lsr #31
   17b08:	lsl	r1, r1, #1
   17b0c:	orr	r1, r1, r0, lsr #31
   17b10:	ldr	r0, [sp, #108]	; 0x6c
   17b14:	str	r2, [sp, #308]	; 0x134
   17b18:	str	r2, [sp, #136]	; 0x88
   17b1c:	ldr	r2, [fp, #-136]	; 0xffffff78
   17b20:	str	r1, [sp, #132]	; 0x84
   17b24:	str	r1, [sp, #304]	; 0x130
   17b28:	ldr	r1, [sp, #184]	; 0xb8
   17b2c:	adds	r0, r0, ip
   17b30:	adc	lr, r7, r8
   17b34:	str	r1, [sp, #380]	; 0x17c
   17b38:	ldr	r1, [sp, #188]	; 0xbc
   17b3c:	str	r1, [sp, #376]	; 0x178
   17b40:	ldr	r1, [sp, #204]	; 0xcc
   17b44:	str	r1, [sp, #348]	; 0x15c
   17b48:	ldr	r1, [sp, #200]	; 0xc8
   17b4c:	str	r1, [sp, #344]	; 0x158
   17b50:	ldr	r1, [fp, #-160]	; 0xffffff60
   17b54:	str	sl, [sp, #384]	; 0x180
   17b58:	str	r5, [sp, #388]	; 0x184
   17b5c:	str	r1, [sp, #180]	; 0xb4
   17b60:	adds	r1, r0, r2
   17b64:	ldr	r0, [sp, #164]	; 0xa4
   17b68:	adc	r2, lr, r3
   17b6c:	eor	r6, r2, r0
   17b70:	ldr	r0, [sp, #196]	; 0xc4
   17b74:	eor	r3, r1, r0
   17b78:	ldr	r0, [sp, #156]	; 0x9c
   17b7c:	adds	r7, r6, r0
   17b80:	ldr	r0, [sp, #160]	; 0xa0
   17b84:	str	r7, [sp, #108]	; 0x6c
   17b88:	adc	r0, r3, r0
   17b8c:	str	r0, [sp, #156]	; 0x9c
   17b90:	eor	r8, r0, r8
   17b94:	eor	r0, r7, ip
   17b98:	lsl	sl, r0, #8
   17b9c:	lsr	r0, r0, #24
   17ba0:	orr	r5, r0, r8, lsl #8
   17ba4:	ldr	r0, [fp, #-88]	; 0xffffffa8
   17ba8:	orr	r7, sl, r8, lsr #24
   17bac:	str	r7, [sp, #56]	; 0x38
   17bb0:	str	r5, [sp, #64]	; 0x40
   17bb4:	adds	r0, r0, r1
   17bb8:	ldr	r1, [fp, #-84]	; 0xffffffac
   17bbc:	adc	r1, r1, r2
   17bc0:	adds	r2, r0, r5
   17bc4:	ldr	r5, [sp, #48]	; 0x30
   17bc8:	adc	r0, r1, r7
   17bcc:	str	r2, [sp, #76]	; 0x4c
   17bd0:	eor	r2, r2, r6
   17bd4:	ldr	r7, [sp, #52]	; 0x34
   17bd8:	ldr	r6, [sp, #60]	; 0x3c
   17bdc:	str	r0, [sp, #80]	; 0x50
   17be0:	lsr	r1, r2, #16
   17be4:	eor	r0, r0, r3
   17be8:	lsl	r2, r2, #16
   17bec:	orr	sl, r2, r0, lsr #16
   17bf0:	orr	r1, r1, r0, lsl #16
   17bf4:	ldr	r0, [sp, #68]	; 0x44
   17bf8:	eor	r2, sl, r7
   17bfc:	eor	r3, r1, r6
   17c00:	str	r1, [sp, #40]	; 0x28
   17c04:	adds	lr, r2, r5
   17c08:	adc	ip, r3, r4
   17c0c:	eor	r1, ip, r0
   17c10:	ldr	r0, [sp, #72]	; 0x48
   17c14:	eor	r0, lr, r0
   17c18:	lsl	r8, r0, #8
   17c1c:	lsr	r0, r0, #24
   17c20:	orr	r8, r8, r1, lsr #24
   17c24:	orr	r0, r0, r1, lsl #8
   17c28:	ldr	r1, [sp, #180]	; 0xb4
   17c2c:	adds	r1, r1, r6
   17c30:	adc	r9, r9, r7
   17c34:	adds	r6, r1, r0
   17c38:	adc	r1, r9, r8
   17c3c:	eor	r2, r6, r2
   17c40:	str	r6, [sp, #120]	; 0x78
   17c44:	ldr	r6, [sp, #168]	; 0xa8
   17c48:	eor	r9, r1, r3
   17c4c:	lsl	r3, r2, #16
   17c50:	lsr	r2, r2, #16
   17c54:	str	r1, [sp, #160]	; 0xa0
   17c58:	orr	r1, r2, r9, lsl #16
   17c5c:	orr	r3, r3, r9, lsr #16
   17c60:	adds	r2, r1, lr
   17c64:	str	r1, [sp, #192]	; 0xc0
   17c68:	mov	r9, r3
   17c6c:	str	r3, [sp, #164]	; 0xa4
   17c70:	adc	r1, r3, ip
   17c74:	str	r2, [sp, #196]	; 0xc4
   17c78:	eor	r0, r2, r0
   17c7c:	str	r9, [sp, #396]	; 0x18c
   17c80:	str	r1, [sp, #180]	; 0xb4
   17c84:	eor	r1, r1, r8
   17c88:	lsl	r2, r1, #1
   17c8c:	orr	r2, r2, r0, lsr #31
   17c90:	lsl	r0, r0, #1
   17c94:	orr	r8, r0, r1, lsr #31
   17c98:	ldr	r0, [sp, #112]	; 0x70
   17c9c:	ldr	r1, [sp, #152]	; 0x98
   17ca0:	str	r2, [sp, #176]	; 0xb0
   17ca4:	str	r8, [sp, #116]	; 0x74
   17ca8:	eor	r0, r4, r0
   17cac:	eor	r1, r5, r1
   17cb0:	lsl	r2, r0, #1
   17cb4:	orr	ip, r2, r1, lsr #31
   17cb8:	lsl	r1, r1, #1
   17cbc:	orr	r3, r1, r0, lsr #31
   17cc0:	ldr	r0, [sp, #260]	; 0x104
   17cc4:	ldr	r1, [sp, #144]	; 0x90
   17cc8:	adds	r0, r1, r0
   17ccc:	ldr	r1, [sp, #256]	; 0x100
   17cd0:	adc	r1, r6, r1
   17cd4:	adds	r6, r0, r3
   17cd8:	ldr	r0, [sp, #84]	; 0x54
   17cdc:	adc	lr, r1, ip
   17ce0:	ldr	r1, [sp, #40]	; 0x28
   17ce4:	eor	r7, r0, lr
   17ce8:	ldr	r0, [sp, #108]	; 0x6c
   17cec:	adds	r1, r1, r0
   17cf0:	ldr	r0, [sp, #156]	; 0x9c
   17cf4:	str	r1, [sp, #72]	; 0x48
   17cf8:	adc	r2, sl, r0
   17cfc:	adds	r4, r1, r7
   17d00:	ldr	r1, [sp, #192]	; 0xc0
   17d04:	ldr	r0, [sp, #88]	; 0x58
   17d08:	eor	r3, r4, r3
   17d0c:	str	r2, [sp, #68]	; 0x44
   17d10:	str	r1, [sp, #392]	; 0x188
   17d14:	ldr	r1, [sp, #196]	; 0xc4
   17d18:	eor	r5, r0, r6
   17d1c:	lsl	r0, r3, #8
   17d20:	lsr	r3, r3, #24
   17d24:	adc	sl, r2, r5
   17d28:	eor	r2, sl, ip
   17d2c:	orr	r0, r0, r2, lsr #24
   17d30:	orr	r2, r3, r2, lsl #8
   17d34:	str	r1, [sp, #352]	; 0x160
   17d38:	ldr	r1, [sp, #180]	; 0xb4
   17d3c:	adds	r3, r2, r6
   17d40:	ldr	r6, [fp, #-128]	; 0xffffff80
   17d44:	adc	ip, r0, lr
   17d48:	str	r1, [sp, #356]	; 0x164
   17d4c:	ldr	r1, [sp, #176]	; 0xb0
   17d50:	str	r8, [sp, #312]	; 0x138
   17d54:	ldr	r8, [sp, #212]	; 0xd4
   17d58:	adds	r3, r3, r6
   17d5c:	ldr	r6, [sp, #128]	; 0x80
   17d60:	str	r3, [sp, #84]	; 0x54
   17d64:	eor	r3, r3, r7
   17d68:	lsl	r7, r3, #16
   17d6c:	lsr	r3, r3, #16
   17d70:	str	r1, [sp, #316]	; 0x13c
   17d74:	ldr	r1, [fp, #-124]	; 0xffffff84
   17d78:	adc	r1, ip, r1
   17d7c:	ldr	ip, [sp, #216]	; 0xd8
   17d80:	str	r1, [sp, #88]	; 0x58
   17d84:	eor	r1, r1, r5
   17d88:	orr	r7, r7, r1, lsr #16
   17d8c:	orr	r1, r3, r1, lsl #16
   17d90:	adds	r3, r1, r4
   17d94:	str	r1, [sp, #168]	; 0xa8
   17d98:	str	r7, [sp, #144]	; 0x90
   17d9c:	adc	r1, r7, sl
   17da0:	str	r3, [sp, #360]	; 0x168
   17da4:	str	r3, [sp, #152]	; 0x98
   17da8:	eor	r0, r1, r0
   17dac:	mov	r7, r1
   17db0:	str	r1, [sp, #156]	; 0x9c
   17db4:	eor	r1, r3, r2
   17db8:	lsl	r2, r0, #1
   17dbc:	str	r7, [sp, #364]	; 0x16c
   17dc0:	ldr	r7, [sp, #184]	; 0xb8
   17dc4:	orr	r5, r2, r1, lsr #31
   17dc8:	lsl	r1, r1, #1
   17dcc:	ldr	r2, [sp, #72]	; 0x48
   17dd0:	orr	r4, r1, r0, lsr #31
   17dd4:	ldr	r0, [sp, #56]	; 0x38
   17dd8:	ldr	r1, [sp, #68]	; 0x44
   17ddc:	str	r5, [sp, #108]	; 0x6c
   17de0:	str	r5, [sp, #324]	; 0x144
   17de4:	ldr	r5, [fp, #-92]	; 0xffffffa4
   17de8:	str	r4, [sp, #112]	; 0x70
   17dec:	str	r4, [sp, #320]	; 0x140
   17df0:	ldr	r4, [fp, #-96]	; 0xffffffa0
   17df4:	eor	r0, r1, r0
   17df8:	ldr	r1, [sp, #64]	; 0x40
   17dfc:	eor	r1, r2, r1
   17e00:	lsl	r2, r0, #1
   17e04:	orr	r2, r2, r1, lsr #31
   17e08:	lsl	r1, r1, #1
   17e0c:	orr	r0, r1, r0, lsr #31
   17e10:	ldr	r1, [sp, #124]	; 0x7c
   17e14:	adds	r1, r0, r1
   17e18:	adc	r6, r2, r6
   17e1c:	adds	r1, r1, r4
   17e20:	adc	r3, r6, r5
   17e24:	eor	r4, r3, r7
   17e28:	ldr	r7, [sp, #188]	; 0xbc
   17e2c:	eor	r5, r1, r7
   17e30:	ldr	r7, [sp, #96]	; 0x60
   17e34:	adds	r9, r4, r7
   17e38:	ldr	r7, [sp, #92]	; 0x5c
   17e3c:	eor	r0, r9, r0
   17e40:	lsl	r6, r0, #8
   17e44:	lsr	r0, r0, #24
   17e48:	adc	r7, r5, r7
   17e4c:	adds	r1, r1, ip
   17e50:	eor	r2, r7, r2
   17e54:	orr	r0, r0, r2, lsl #8
   17e58:	orr	r6, r6, r2, lsr #24
   17e5c:	adc	r2, r3, r8
   17e60:	adds	r3, r1, r0
   17e64:	adc	r1, r2, r6
   17e68:	eor	r2, r3, r4
   17e6c:	str	r3, [sp, #124]	; 0x7c
   17e70:	str	r1, [sp, #128]	; 0x80
   17e74:	lsl	r3, r2, #16
   17e78:	eor	r1, r1, r5
   17e7c:	lsr	r2, r2, #16
   17e80:	orr	r3, r3, r1, lsr #16
   17e84:	orr	r1, r2, r1, lsl #16
   17e88:	adds	lr, r1, r9
   17e8c:	str	r1, [sp, #92]	; 0x5c
   17e90:	str	r3, [sp, #64]	; 0x40
   17e94:	adc	r1, r3, r7
   17e98:	eor	r0, lr, r0
   17e9c:	ldr	r7, [sp, #132]	; 0x84
   17ea0:	eor	r4, r1, r6
   17ea4:	str	r1, [sp, #72]	; 0x48
   17ea8:	ldr	r1, [sp, #136]	; 0x88
   17eac:	ldr	r6, [sp, #80]	; 0x50
   17eb0:	lsl	r5, r4, #1
   17eb4:	orr	r2, r5, r0, lsr #31
   17eb8:	lsl	r0, r0, #1
   17ebc:	ldr	r5, [fp, #-144]	; 0xffffff70
   17ec0:	orr	r3, r0, r4, lsr #31
   17ec4:	ldr	r0, [sp, #76]	; 0x4c
   17ec8:	str	r2, [sp, #184]	; 0xb8
   17ecc:	str	r2, [sp, #332]	; 0x14c
   17ed0:	ldr	r2, [sp, #208]	; 0xd0
   17ed4:	str	r3, [sp, #188]	; 0xbc
   17ed8:	str	r3, [sp, #328]	; 0x148
   17edc:	adds	r0, r0, r7
   17ee0:	adc	r4, r6, r1
   17ee4:	ldr	r6, [fp, #-140]	; 0xffffff74
   17ee8:	adds	r9, r0, r5
   17eec:	ldr	r0, [sp, #140]	; 0x8c
   17ef0:	adc	r4, r4, r6
   17ef4:	eor	r5, r4, r0
   17ef8:	ldr	r0, [sp, #148]	; 0x94
   17efc:	eor	r6, r9, r0
   17f00:	ldr	r0, [sp, #200]	; 0xc8
   17f04:	adds	sl, r5, r0
   17f08:	ldr	r0, [sp, #204]	; 0xcc
   17f0c:	adc	r3, r6, r0
   17f10:	eor	r0, sl, r7
   17f14:	lsl	r7, r0, #8
   17f18:	eor	r1, r3, r1
   17f1c:	lsr	r0, r0, #24
   17f20:	orr	r7, r7, r1, lsr #24
   17f24:	orr	r1, r0, r1, lsl #8
   17f28:	adds	r0, r9, r2
   17f2c:	mov	r9, r2
   17f30:	ldr	r2, [sp, #220]	; 0xdc
   17f34:	adc	r4, r4, r2
   17f38:	adds	r2, r0, r1
   17f3c:	adc	r0, r4, r7
   17f40:	eor	r4, r2, r5
   17f44:	str	r2, [sp, #80]	; 0x50
   17f48:	str	r0, [sp, #96]	; 0x60
   17f4c:	eor	r0, r0, r6
   17f50:	lsl	r5, r4, #16
   17f54:	lsr	r4, r4, #16
   17f58:	ldr	r6, [sp, #72]	; 0x48
   17f5c:	orr	r2, r5, r0, lsr #16
   17f60:	orr	r0, r4, r0, lsl #16
   17f64:	adds	r5, r0, sl
   17f68:	str	r0, [sp, #136]	; 0x88
   17f6c:	str	r2, [sp, #132]	; 0x84
   17f70:	adc	r0, r2, r3
   17f74:	eor	r1, r5, r1
   17f78:	eor	r2, r0, r7
   17f7c:	str	r0, [sp, #76]	; 0x4c
   17f80:	ldr	r0, [sp, #120]	; 0x78
   17f84:	lsl	r3, r2, #1
   17f88:	orr	r3, r3, r1, lsr #31
   17f8c:	lsl	r1, r1, #1
   17f90:	orr	r1, r1, r2, lsr #31
   17f94:	adds	r2, r0, ip
   17f98:	ldr	r0, [sp, #160]	; 0xa0
   17f9c:	adc	r7, r0, r8
   17fa0:	ldr	r0, [sp, #144]	; 0x90
   17fa4:	adds	r2, r2, r1
   17fa8:	adc	r7, r7, r3
   17fac:	eor	ip, r7, r0
   17fb0:	ldr	r0, [sp, #168]	; 0xa8
   17fb4:	adds	r4, ip, lr
   17fb8:	eor	r1, r4, r1
   17fbc:	eor	r0, r2, r0
   17fc0:	adc	r8, r0, r6
   17fc4:	lsl	r6, r1, #8
   17fc8:	lsr	r1, r1, #24
   17fcc:	eor	r3, r8, r3
   17fd0:	orr	r6, r6, r3, lsr #24
   17fd4:	orr	r1, r1, r3, lsl #8
   17fd8:	ldr	r3, [sp, #260]	; 0x104
   17fdc:	adds	r2, r2, r3
   17fe0:	ldr	r3, [sp, #256]	; 0x100
   17fe4:	adc	r3, r7, r3
   17fe8:	adds	r7, r2, r1
   17fec:	adc	r2, r3, r6
   17ff0:	str	r7, [sp, #144]	; 0x90
   17ff4:	str	r2, [sp, #148]	; 0x94
   17ff8:	eor	r0, r2, r0
   17ffc:	eor	r2, r7, ip
   18000:	lsl	r3, r2, #16
   18004:	lsr	r2, r2, #16
   18008:	orr	lr, r3, r0, lsr #16
   1800c:	orr	r0, r2, r0, lsl #16
   18010:	ldr	r3, [sp, #92]	; 0x5c
   18014:	adds	r2, r0, r4
   18018:	str	r0, [sp, #200]	; 0xc8
   1801c:	ldr	r4, [sp, #176]	; 0xb0
   18020:	str	lr, [sp, #372]	; 0x174
   18024:	str	lr, [sp, #140]	; 0x8c
   18028:	adc	r0, lr, r8
   1802c:	eor	r1, r2, r1
   18030:	mov	r7, r2
   18034:	str	r2, [sp, #168]	; 0xa8
   18038:	ldr	lr, [fp, #-132]	; 0xffffff7c
   1803c:	str	r0, [sp, #204]	; 0xcc
   18040:	eor	r0, r0, r6
   18044:	ldr	r6, [sp, #116]	; 0x74
   18048:	lsl	r2, r0, #1
   1804c:	orr	ip, r2, r1, lsr #31
   18050:	lsl	r1, r1, #1
   18054:	ldr	r2, [sp, #88]	; 0x58
   18058:	orr	sl, r1, r0, lsr #31
   1805c:	ldr	r0, [sp, #220]	; 0xdc
   18060:	str	ip, [sp, #52]	; 0x34
   18064:	adds	r1, sl, r9
   18068:	str	sl, [sp, #60]	; 0x3c
   1806c:	str	r1, [sp, #72]	; 0x48
   18070:	ldr	r1, [sp, #84]	; 0x54
   18074:	adc	r0, ip, r0
   18078:	str	r0, [sp, #68]	; 0x44
   1807c:	ldr	r0, [sp, #252]	; 0xfc
   18080:	adds	r0, r1, r0
   18084:	ldr	r1, [sp, #248]	; 0xf8
   18088:	adc	r1, r2, r1
   1808c:	ldr	r2, [sp, #64]	; 0x40
   18090:	adds	r0, r0, r6
   18094:	adc	r1, r1, r4
   18098:	eor	r3, r3, r0
   1809c:	eor	r2, r2, r1
   180a0:	adds	r8, r5, r2
   180a4:	ldr	r5, [sp, #76]	; 0x4c
   180a8:	eor	r6, r8, r6
   180ac:	adc	r9, r5, r3
   180b0:	eor	r5, r9, r4
   180b4:	lsl	r4, r6, #8
   180b8:	lsr	r6, r6, #24
   180bc:	orr	r4, r4, r5, lsr #24
   180c0:	orr	r5, r6, r5, lsl #8
   180c4:	ldr	r6, [sp, #200]	; 0xc8
   180c8:	adds	r0, r5, r0
   180cc:	str	r5, [sp, #88]	; 0x58
   180d0:	ldr	r5, [fp, #-84]	; 0xffffffac
   180d4:	str	r4, [sp, #76]	; 0x4c
   180d8:	adc	r1, r4, r1
   180dc:	ldr	r4, [sp, #112]	; 0x70
   180e0:	str	r6, [sp, #368]	; 0x170
   180e4:	str	r7, [sp, #336]	; 0x150
   180e8:	ldr	r7, [sp, #204]	; 0xcc
   180ec:	ldr	r6, [fp, #-88]	; 0xffffffa8
   180f0:	str	r7, [sp, #340]	; 0x154
   180f4:	adds	r7, r0, r6
   180f8:	ldr	r6, [sp, #108]	; 0x6c
   180fc:	str	sl, [sp, #304]	; 0x130
   18100:	str	ip, [sp, #308]	; 0x134
   18104:	ldr	ip, [fp, #-136]	; 0xffffff78
   18108:	adc	r0, r1, r5
   1810c:	eor	r1, r7, r2
   18110:	str	r7, [sp, #116]	; 0x74
   18114:	ldr	r7, [fp, #-72]	; 0xffffffb8
   18118:	str	r0, [sp, #120]	; 0x78
   1811c:	lsl	r2, r1, #16
   18120:	eor	r0, r0, r3
   18124:	lsr	r1, r1, #16
   18128:	orr	r3, r1, r0, lsl #16
   1812c:	orr	r2, r2, r0, lsr #16
   18130:	ldr	r0, [sp, #124]	; 0x7c
   18134:	ldr	r1, [sp, #128]	; 0x80
   18138:	adds	sl, r3, r8
   1813c:	str	r2, [sp, #380]	; 0x17c
   18140:	str	r3, [sp, #376]	; 0x178
   18144:	str	r2, [sp, #176]	; 0xb0
   18148:	str	r3, [sp, #160]	; 0xa0
   1814c:	adc	r5, r2, r9
   18150:	str	sl, [sp, #344]	; 0x158
   18154:	str	sl, [sp, #32]
   18158:	adds	r0, r0, r4
   1815c:	str	r5, [sp, #48]	; 0x30
   18160:	str	r5, [sp, #348]	; 0x15c
   18164:	ldr	r5, [fp, #-68]	; 0xffffffbc
   18168:	adc	r1, r1, r6
   1816c:	adds	r2, r0, r7
   18170:	ldr	r0, [sp, #132]	; 0x84
   18174:	adc	r3, r1, r5
   18178:	eor	r7, r3, r0
   1817c:	ldr	r0, [sp, #136]	; 0x88
   18180:	eor	r9, r2, r0
   18184:	ldr	r0, [sp, #196]	; 0xc4
   18188:	adds	r5, r7, r0
   1818c:	ldr	r0, [sp, #180]	; 0xb4
   18190:	str	r5, [sp, #124]	; 0x7c
   18194:	adc	r0, r9, r0
   18198:	eor	r1, r0, r6
   1819c:	str	r0, [sp, #128]	; 0x80
   181a0:	eor	r0, r5, r4
   181a4:	ldr	r6, [fp, #-156]	; 0xffffff64
   181a8:	lsl	r5, r0, #8
   181ac:	lsr	r0, r0, #24
   181b0:	orr	r4, r5, r1, lsr #24
   181b4:	orr	r5, r0, r1, lsl #8
   181b8:	adds	r0, ip, r2
   181bc:	adc	r1, lr, r3
   181c0:	adds	r2, r0, r5
   181c4:	str	r5, [sp, #108]	; 0x6c
   181c8:	ldr	r5, [sp, #184]	; 0xb8
   181cc:	str	r4, [sp, #92]	; 0x5c
   181d0:	str	r2, [sp, #132]	; 0x84
   181d4:	adc	r0, r1, r4
   181d8:	eor	r2, r2, r7
   181dc:	str	r0, [sp, #136]	; 0x88
   181e0:	lsr	r1, r2, #16
   181e4:	eor	r0, r0, r9
   181e8:	lsl	r2, r2, #16
   181ec:	orr	r7, r1, r0, lsl #16
   181f0:	orr	r8, r2, r0, lsr #16
   181f4:	ldr	r1, [sp, #188]	; 0xbc
   181f8:	ldr	r0, [sp, #80]	; 0x50
   181fc:	mov	ip, r7
   18200:	str	r7, [sp, #384]	; 0x180
   18204:	ldr	r7, [fp, #-160]	; 0xffffff60
   18208:	str	r8, [sp, #388]	; 0x184
   1820c:	mov	r9, ip
   18210:	adds	r2, r0, r1
   18214:	ldr	r0, [sp, #96]	; 0x60
   18218:	adc	r3, r0, r5
   1821c:	ldr	r0, [fp, #-144]	; 0xffffff70
   18220:	adds	r7, r2, r7
   18224:	adc	r3, r3, r6
   18228:	str	r0, [sp, #64]	; 0x40
   1822c:	ldr	r0, [fp, #-140]	; 0xffffff74
   18230:	str	r0, [sp, #56]	; 0x38
   18234:	ldr	r0, [sp, #164]	; 0xa4
   18238:	eor	r2, r3, r0
   1823c:	ldr	r0, [sp, #192]	; 0xc0
   18240:	str	r2, [sp, #44]	; 0x2c
   18244:	eor	r6, r7, r0
   18248:	ldr	r0, [sp, #152]	; 0x98
   1824c:	str	r6, [sp, #40]	; 0x28
   18250:	adds	r2, r2, r0
   18254:	ldr	r0, [sp, #156]	; 0x9c
   18258:	str	r2, [sp, #84]	; 0x54
   1825c:	adc	r0, r6, r0
   18260:	eor	r6, r0, r5
   18264:	eor	r5, r2, r1
   18268:	str	r0, [sp, #96]	; 0x60
   1826c:	lsl	r4, r5, #8
   18270:	lsr	r5, r5, #24
   18274:	orr	r0, r4, r6, lsr #24
   18278:	orr	r1, r5, r6, lsl #8
   1827c:	ldr	r6, [fp, #-96]	; 0xffffffa0
   18280:	str	r1, [sp, #152]	; 0x98
   18284:	str	r0, [sp, #112]	; 0x70
   18288:	adds	r7, r6, r7
   1828c:	ldr	r6, [fp, #-92]	; 0xffffffa4
   18290:	adc	r3, r6, r3
   18294:	adds	r1, r7, r1
   18298:	ldr	r6, [sp, #48]	; 0x30
   1829c:	adc	r7, r3, r0
   182a0:	ldr	r0, [sp, #72]	; 0x48
   182a4:	str	r1, [sp, #36]	; 0x24
   182a8:	adds	r3, r0, r1
   182ac:	ldr	r0, [sp, #68]	; 0x44
   182b0:	eor	r2, r3, ip
   182b4:	adc	r5, r0, r7
   182b8:	ldr	r0, [sp, #52]	; 0x34
   182bc:	eor	r4, r5, r8
   182c0:	adds	ip, r4, sl
   182c4:	adc	lr, r2, r6
   182c8:	eor	r1, lr, r0
   182cc:	ldr	r0, [sp, #60]	; 0x3c
   182d0:	eor	r0, ip, r0
   182d4:	lsl	sl, r0, #8
   182d8:	lsr	r0, r0, #24
   182dc:	orr	sl, sl, r1, lsr #24
   182e0:	orr	r0, r0, r1, lsl #8
   182e4:	ldr	r1, [sp, #236]	; 0xec
   182e8:	adds	r1, r3, r1
   182ec:	ldr	r3, [sp, #232]	; 0xe8
   182f0:	adc	r3, r5, r3
   182f4:	adds	r5, r1, r0
   182f8:	adc	r1, r3, sl
   182fc:	str	r5, [sp, #188]	; 0xbc
   18300:	str	r1, [sp, #192]	; 0xc0
   18304:	eor	r1, r1, r2
   18308:	eor	r2, r5, r4
   1830c:	lsl	r3, r2, #16
   18310:	lsr	r2, r2, #16
   18314:	orr	r3, r3, r1, lsr #16
   18318:	orr	r1, r2, r1, lsl #16
   1831c:	adds	r2, r1, ip
   18320:	str	r1, [sp, #184]	; 0xb8
   18324:	str	r3, [sp, #180]	; 0xb4
   18328:	adc	r1, r3, lr
   1832c:	str	r2, [sp, #156]	; 0x9c
   18330:	eor	r0, r2, r0
   18334:	str	r1, [sp, #164]	; 0xa4
   18338:	eor	r1, r1, sl
   1833c:	lsl	r2, r1, #1
   18340:	orr	r2, r2, r0, lsr #31
   18344:	lsl	r0, r0, #1
   18348:	orr	sl, r0, r1, lsr #31
   1834c:	ldr	r0, [sp, #76]	; 0x4c
   18350:	ldr	r1, [sp, #88]	; 0x58
   18354:	str	r2, [sp, #196]	; 0xc4
   18358:	ldr	r2, [sp, #32]
   1835c:	ldr	r3, [sp, #148]	; 0x94
   18360:	str	sl, [sp, #80]	; 0x50
   18364:	eor	r0, r6, r0
   18368:	eor	r1, r2, r1
   1836c:	lsl	r2, r0, #1
   18370:	orr	r2, r2, r1, lsr #31
   18374:	lsl	r1, r1, #1
   18378:	orr	r4, r1, r0, lsr #31
   1837c:	ldr	r0, [sp, #268]	; 0x10c
   18380:	ldr	r1, [sp, #144]	; 0x90
   18384:	adds	r0, r1, r0
   18388:	ldr	r1, [sp, #264]	; 0x108
   1838c:	adc	r1, r3, r1
   18390:	adds	ip, r0, r4
   18394:	ldr	r0, [sp, #124]	; 0x7c
   18398:	ldr	r3, [sp, #36]	; 0x24
   1839c:	adc	lr, r1, r2
   183a0:	adds	r5, r9, r0
   183a4:	ldr	r0, [sp, #128]	; 0x80
   183a8:	str	r5, [sp, #60]	; 0x3c
   183ac:	adc	r1, r8, r0
   183b0:	ldr	r0, [sp, #40]	; 0x28
   183b4:	str	r1, [sp, #52]	; 0x34
   183b8:	eor	r7, r7, r0
   183bc:	ldr	r0, [sp, #44]	; 0x2c
   183c0:	eor	r6, r3, r0
   183c4:	lsr	r3, r6, #16
   183c8:	orr	r0, r3, r7, lsl #16
   183cc:	lsl	r3, r6, #16
   183d0:	orr	r3, r3, r7, lsr #16
   183d4:	eor	r7, r0, ip
   183d8:	str	r0, [sp, #68]	; 0x44
   183dc:	str	r3, [sp, #72]	; 0x48
   183e0:	eor	r3, r3, lr
   183e4:	adds	r8, r3, r5
   183e8:	ldr	r5, [sp, #56]	; 0x38
   183ec:	adc	r9, r7, r1
   183f0:	eor	r4, r8, r4
   183f4:	lsl	r6, r4, #8
   183f8:	eor	r2, r9, r2
   183fc:	lsr	r4, r4, #24
   18400:	orr	r0, r6, r2, lsr #24
   18404:	orr	r2, r4, r2, lsl #8
   18408:	ldr	r4, [sp, #64]	; 0x40
   1840c:	adds	r6, r4, ip
   18410:	adc	r1, r5, lr
   18414:	adds	r4, r6, r2
   18418:	ldr	r6, [sp, #208]	; 0xd0
   1841c:	ldr	r5, [sp, #220]	; 0xdc
   18420:	adc	r1, r1, r0
   18424:	eor	r3, r4, r3
   18428:	adds	r6, r4, r6
   1842c:	adc	ip, r1, r5
   18430:	adds	r5, r6, sl
   18434:	ldr	r6, [sp, #196]	; 0xc4
   18438:	eor	r1, r1, r7
   1843c:	lsl	r7, r3, #16
   18440:	lsr	r3, r3, #16
   18444:	orr	r7, r7, r1, lsr #16
   18448:	orr	r1, r3, r1, lsl #16
   1844c:	str	r5, [sp, #76]	; 0x4c
   18450:	str	r1, [sp, #148]	; 0x94
   18454:	str	r7, [sp, #144]	; 0x90
   18458:	str	r7, [sp, #396]	; 0x18c
   1845c:	adc	r6, ip, r6
   18460:	adds	r3, r1, r8
   18464:	str	r6, [sp, #220]	; 0xdc
   18468:	mov	r6, r1
   1846c:	adc	r1, r7, r9
   18470:	ldr	r7, [fp, #-56]	; 0xffffffc8
   18474:	str	r3, [sp, #124]	; 0x7c
   18478:	eor	r0, r1, r0
   1847c:	mov	ip, r1
   18480:	str	r1, [sp, #128]	; 0x80
   18484:	eor	r1, r3, r2
   18488:	str	r6, [sp, #392]	; 0x188
   1848c:	str	r3, [sp, #352]	; 0x160
   18490:	lsl	r2, r0, #1
   18494:	str	ip, [sp, #356]	; 0x164
   18498:	orr	r5, r2, r1, lsr #31
   1849c:	lsl	r1, r1, #1
   184a0:	ldr	r2, [sp, #60]	; 0x3c
   184a4:	orr	r4, r1, r0, lsr #31
   184a8:	ldr	r0, [sp, #92]	; 0x5c
   184ac:	ldr	r1, [sp, #52]	; 0x34
   184b0:	str	r5, [sp, #88]	; 0x58
   184b4:	str	r5, [sp, #316]	; 0x13c
   184b8:	ldr	r5, [fp, #-52]	; 0xffffffcc
   184bc:	str	r4, [sp, #208]	; 0xd0
   184c0:	str	r4, [sp, #312]	; 0x138
   184c4:	eor	r0, r1, r0
   184c8:	ldr	r1, [sp, #108]	; 0x6c
   184cc:	eor	r1, r2, r1
   184d0:	lsl	r2, r0, #1
   184d4:	orr	r2, r2, r1, lsr #31
   184d8:	lsl	r1, r1, #1
   184dc:	orr	r9, r1, r0, lsr #31
   184e0:	ldr	r0, [sp, #116]	; 0x74
   184e4:	adds	r1, r9, r0
   184e8:	ldr	r0, [sp, #120]	; 0x78
   184ec:	adc	r0, r2, r0
   184f0:	adds	sl, r1, r7
   184f4:	ldr	r1, [sp, #68]	; 0x44
   184f8:	adc	r3, r0, r5
   184fc:	ldr	r0, [sp, #140]	; 0x8c
   18500:	eor	r7, r3, r0
   18504:	ldr	r0, [sp, #84]	; 0x54
   18508:	adds	r6, r1, r0
   1850c:	ldr	r0, [sp, #96]	; 0x60
   18510:	ldr	r1, [sp, #72]	; 0x48
   18514:	str	r6, [sp, #84]	; 0x54
   18518:	adc	lr, r1, r0
   1851c:	ldr	r0, [sp, #200]	; 0xc8
   18520:	adds	r4, r7, r6
   18524:	eor	r1, r4, r9
   18528:	lsl	r6, r1, #8
   1852c:	lsr	r1, r1, #24
   18530:	eor	r5, sl, r0
   18534:	adc	ip, r5, lr
   18538:	eor	r0, ip, r2
   1853c:	ldr	r2, [sp, #240]	; 0xf0
   18540:	orr	r6, r6, r0, lsr #24
   18544:	orr	r0, r1, r0, lsl #8
   18548:	ldr	r1, [sp, #244]	; 0xf4
   1854c:	adds	r1, sl, r1
   18550:	adc	r3, r3, r2
   18554:	adds	r2, r1, r0
   18558:	adc	r1, r3, r6
   1855c:	eor	r3, r2, r7
   18560:	str	r2, [sp, #92]	; 0x5c
   18564:	str	r1, [sp, #200]	; 0xc8
   18568:	lsl	r7, r3, #16
   1856c:	eor	r1, r1, r5
   18570:	lsr	r3, r3, #16
   18574:	orr	r5, r7, r1, lsr #16
   18578:	orr	r1, r3, r1, lsl #16
   1857c:	ldr	r3, [sp, #132]	; 0x84
   18580:	adds	r8, r1, r4
   18584:	str	r1, [sp, #140]	; 0x8c
   18588:	ldr	r1, [sp, #220]	; 0xdc
   1858c:	ldr	r4, [sp, #204]	; 0xcc
   18590:	adc	sl, r5, ip
   18594:	eor	r0, r8, r0
   18598:	str	r8, [sp, #360]	; 0x168
   1859c:	str	r8, [sp, #116]	; 0x74
   185a0:	str	sl, [sp, #364]	; 0x16c
   185a4:	str	sl, [sp, #120]	; 0x78
   185a8:	eor	r1, r5, r1
   185ac:	ldr	r5, [sp, #168]	; 0xa8
   185b0:	str	r1, [sp, #60]	; 0x3c
   185b4:	eor	r1, sl, r6
   185b8:	ldr	r6, [sp, #136]	; 0x88
   185bc:	lsl	r2, r1, #1
   185c0:	orr	r9, r2, r0, lsr #31
   185c4:	lsl	r0, r0, #1
   185c8:	ldr	r2, [sp, #84]	; 0x54
   185cc:	orr	r7, r0, r1, lsr #31
   185d0:	ldr	r0, [sp, #112]	; 0x70
   185d4:	ldr	r1, [sp, #152]	; 0x98
   185d8:	str	r9, [sp, #108]	; 0x6c
   185dc:	str	r9, [sp, #324]	; 0x144
   185e0:	str	r7, [sp, #96]	; 0x60
   185e4:	str	r7, [sp, #320]	; 0x140
   185e8:	ldr	r7, [fp, #-128]	; 0xffffff80
   185ec:	eor	r0, lr, r0
   185f0:	eor	r1, r2, r1
   185f4:	lsl	r2, r0, #1
   185f8:	orr	r2, r2, r1, lsr #31
   185fc:	lsl	r1, r1, #1
   18600:	str	r7, [sp, #204]	; 0xcc
   18604:	orr	r0, r1, r0, lsr #31
   18608:	ldr	r1, [sp, #228]	; 0xe4
   1860c:	adds	r1, r3, r1
   18610:	ldr	r3, [sp, #224]	; 0xe0
   18614:	adc	r6, r6, r3
   18618:	ldr	r3, [sp, #176]	; 0xb0
   1861c:	adds	r1, r1, r0
   18620:	adc	r6, r6, r2
   18624:	eor	lr, r6, r3
   18628:	ldr	r3, [sp, #160]	; 0xa0
   1862c:	adds	ip, lr, r5
   18630:	eor	r0, ip, r0
   18634:	lsl	r5, r0, #8
   18638:	lsr	r0, r0, #24
   1863c:	eor	r3, r1, r3
   18640:	adc	r4, r3, r4
   18644:	eor	r2, r4, r2
   18648:	orr	r5, r5, r2, lsr #24
   1864c:	orr	r2, r0, r2, lsl #8
   18650:	adds	r0, r2, r1
   18654:	adc	r1, r5, r6
   18658:	ldr	r6, [fp, #-124]	; 0xffffff84
   1865c:	adds	r8, r0, r7
   18660:	str	r8, [sp, #72]	; 0x48
   18664:	adc	r0, r1, r6
   18668:	str	r6, [sp, #68]	; 0x44
   1866c:	str	r0, [sp, #112]	; 0x70
   18670:	eor	r0, r0, r3
   18674:	eor	r3, r8, lr
   18678:	lsl	r1, r3, #16
   1867c:	lsr	r3, r3, #16
   18680:	orr	r9, r1, r0, lsr #16
   18684:	orr	r0, r3, r0, lsl #16
   18688:	ldr	r1, [sp, #76]	; 0x4c
   1868c:	adds	lr, r0, ip
   18690:	str	r0, [sp, #64]	; 0x40
   18694:	ldr	r0, [sp, #140]	; 0x8c
   18698:	ldr	ip, [sp, #60]	; 0x3c
   1869c:	adc	r6, r9, r4
   186a0:	eor	r2, lr, r2
   186a4:	eor	r5, r6, r5
   186a8:	eor	r7, r0, r1
   186ac:	ldr	r0, [sp, #196]	; 0xc4
   186b0:	adds	r4, lr, ip
   186b4:	adc	r8, r6, r7
   186b8:	lsl	r6, r5, #1
   186bc:	orr	r6, r6, r2, lsr #31
   186c0:	lsl	r2, r2, #1
   186c4:	orr	r2, r2, r5, lsr #31
   186c8:	ldr	r5, [fp, #-140]	; 0xffffff74
   186cc:	eor	r3, r8, r0
   186d0:	ldr	r0, [sp, #80]	; 0x50
   186d4:	str	r6, [sp, #84]	; 0x54
   186d8:	str	r6, [sp, #332]	; 0x14c
   186dc:	str	r2, [sp, #136]	; 0x88
   186e0:	str	r2, [sp, #328]	; 0x148
   186e4:	ldr	r2, [fp, #-144]	; 0xffffff70
   186e8:	eor	r0, r4, r0
   186ec:	lsl	sl, r0, #8
   186f0:	lsr	r0, r0, #24
   186f4:	orr	r0, r0, r3, lsl #8
   186f8:	orr	sl, sl, r3, lsr #24
   186fc:	adds	r3, r0, r1
   18700:	ldr	r1, [sp, #220]	; 0xdc
   18704:	adc	r1, sl, r1
   18708:	adds	lr, r3, r2
   1870c:	adc	r1, r1, r5
   18710:	eor	r5, lr, ip
   18714:	ldr	ip, [sp, #208]	; 0xd0
   18718:	str	r1, [sp, #196]	; 0xc4
   1871c:	eor	r1, r1, r7
   18720:	lsl	r7, r5, #16
   18724:	lsr	r5, r5, #16
   18728:	orr	r3, r5, r1, lsl #16
   1872c:	orr	r2, r7, r1, lsr #16
   18730:	adds	r7, r3, r4
   18734:	str	r2, [sp, #372]	; 0x174
   18738:	str	r3, [sp, #368]	; 0x170
   1873c:	str	r2, [sp, #132]	; 0x84
   18740:	str	r3, [sp, #140]	; 0x8c
   18744:	ldr	r3, [sp, #204]	; 0xcc
   18748:	adc	r6, r2, r8
   1874c:	mov	r4, r7
   18750:	eor	r0, r7, r0
   18754:	str	r7, [sp, #152]	; 0x98
   18758:	ldr	r2, [sp, #64]	; 0x40
   1875c:	eor	r1, r6, sl
   18760:	mov	r5, r6
   18764:	str	r6, [sp, #160]	; 0xa0
   18768:	ldr	sl, [sp, #88]	; 0x58
   1876c:	str	r4, [sp, #336]	; 0x150
   18770:	lsl	r7, r1, #1
   18774:	str	r5, [sp, #340]	; 0x154
   18778:	ldr	r5, [fp, #-92]	; 0xffffffa4
   1877c:	orr	r7, r7, r0, lsr #31
   18780:	lsl	r0, r0, #1
   18784:	orr	r6, r0, r1, lsr #31
   18788:	ldr	r0, [sp, #92]	; 0x5c
   1878c:	ldr	r1, [sp, #200]	; 0xc8
   18790:	str	r7, [sp, #168]	; 0xa8
   18794:	str	r7, [sp, #308]	; 0x134
   18798:	ldr	r7, [fp, #-96]	; 0xffffffa0
   1879c:	str	r6, [sp, #176]	; 0xb0
   187a0:	str	r6, [sp, #304]	; 0x130
   187a4:	adds	r0, r0, ip
   187a8:	adc	r1, r1, sl
   187ac:	adds	r0, r0, r7
   187b0:	ldr	r7, [sp, #156]	; 0x9c
   187b4:	adc	r1, r1, r5
   187b8:	eor	r5, r0, r2
   187bc:	eor	r9, r1, r9
   187c0:	adds	r8, r9, r7
   187c4:	ldr	r7, [sp, #164]	; 0xa4
   187c8:	adc	r2, r5, r7
   187cc:	eor	r7, r8, ip
   187d0:	adds	r0, r3, r0
   187d4:	ldr	r3, [sp, #68]	; 0x44
   187d8:	lsl	r6, r7, #8
   187dc:	eor	r4, r2, sl
   187e0:	lsr	r7, r7, #24
   187e4:	orr	r6, r6, r4, lsr #24
   187e8:	orr	r4, r7, r4, lsl #8
   187ec:	adc	r1, r3, r1
   187f0:	adds	r3, r0, r4
   187f4:	adc	r0, r1, r6
   187f8:	eor	r1, r3, r9
   187fc:	str	r3, [sp, #88]	; 0x58
   18800:	str	r0, [sp, #92]	; 0x5c
   18804:	eor	r0, r0, r5
   18808:	lsl	r5, r1, #16
   1880c:	lsr	r1, r1, #16
   18810:	orr	r7, r5, r0, lsr #16
   18814:	orr	r0, r1, r0, lsl #16
   18818:	ldr	r5, [sp, #96]	; 0x60
   1881c:	adds	r1, r0, r8
   18820:	str	r0, [sp, #204]	; 0xcc
   18824:	str	r7, [sp, #200]	; 0xc8
   18828:	adc	r0, r7, r2
   1882c:	str	r1, [sp, #208]	; 0xd0
   18830:	eor	r1, r1, r4
   18834:	ldr	r2, [sp, #196]	; 0xc4
   18838:	str	r0, [sp, #220]	; 0xdc
   1883c:	eor	r0, r0, r6
   18840:	lsl	r7, r0, #1
   18844:	orr	r8, r7, r1, lsr #31
   18848:	lsl	r1, r1, #1
   1884c:	ldr	r7, [sp, #108]	; 0x6c
   18850:	orr	sl, r1, r0, lsr #31
   18854:	ldr	r0, [sp, #260]	; 0x104
   18858:	ldr	r1, [sp, #256]	; 0x100
   1885c:	adds	r0, lr, r0
   18860:	adc	r1, r2, r1
   18864:	adds	r0, r0, sl
   18868:	ldr	r2, [sp, #112]	; 0x70
   1886c:	str	r0, [sp, #164]	; 0xa4
   18870:	adc	r0, r1, r8
   18874:	ldr	r1, [sp, #72]	; 0x48
   18878:	str	r0, [sp, #156]	; 0x9c
   1887c:	ldr	r0, [sp, #244]	; 0xf4
   18880:	adds	r0, r1, r0
   18884:	ldr	r1, [sp, #240]	; 0xf0
   18888:	adc	r1, r2, r1
   1888c:	adds	r2, r0, r5
   18890:	ldr	r0, [sp, #180]	; 0xb4
   18894:	adc	r1, r1, r7
   18898:	eor	ip, r1, r0
   1889c:	ldr	r0, [sp, #184]	; 0xb8
   188a0:	eor	r3, r2, r0
   188a4:	ldr	r0, [sp, #124]	; 0x7c
   188a8:	adds	r6, ip, r0
   188ac:	ldr	r0, [sp, #128]	; 0x80
   188b0:	adc	r9, r3, r0
   188b4:	eor	r0, r6, r5
   188b8:	lsl	lr, r0, #8
   188bc:	eor	r7, r9, r7
   188c0:	lsr	r0, r0, #24
   188c4:	orr	r5, lr, r7, lsr #24
   188c8:	orr	r7, r0, r7, lsl #8
   188cc:	ldr	r0, [sp, #216]	; 0xd8
   188d0:	str	r5, [sp, #68]	; 0x44
   188d4:	str	r7, [sp, #80]	; 0x50
   188d8:	adds	r0, r2, r0
   188dc:	ldr	r2, [sp, #212]	; 0xd4
   188e0:	adc	r1, r1, r2
   188e4:	adds	r2, r0, r7
   188e8:	adc	r0, r1, r5
   188ec:	eor	r1, r2, ip
   188f0:	str	r2, [sp, #96]	; 0x60
   188f4:	str	r0, [sp, #108]	; 0x6c
   188f8:	lsl	r2, r1, #16
   188fc:	eor	r0, r0, r3
   18900:	lsr	r1, r1, #16
   18904:	orr	r5, r2, r0, lsr #16
   18908:	orr	r0, r1, r0, lsl #16
   1890c:	ldr	r1, [sp, #188]	; 0xbc
   18910:	ldr	r2, [sp, #192]	; 0xc0
   18914:	adds	ip, r0, r6
   18918:	str	r0, [sp, #196]	; 0xc4
   1891c:	ldr	r0, [sp, #228]	; 0xe4
   18920:	str	r5, [sp, #112]	; 0x70
   18924:	adc	r4, r5, r9
   18928:	ldr	r9, [sp, #136]	; 0x88
   1892c:	str	ip, [sp, #64]	; 0x40
   18930:	str	r4, [sp, #60]	; 0x3c
   18934:	adds	r0, r1, r0
   18938:	ldr	r1, [sp, #224]	; 0xe0
   1893c:	adc	r6, r2, r1
   18940:	ldr	r1, [sp, #84]	; 0x54
   18944:	adds	r2, r0, r9
   18948:	ldr	r0, [sp, #144]	; 0x90
   1894c:	adc	r6, r6, r1
   18950:	eor	lr, r6, r0
   18954:	ldr	r0, [sp, #148]	; 0x94
   18958:	eor	r3, r2, r0
   1895c:	ldr	r0, [sp, #116]	; 0x74
   18960:	adds	r7, lr, r0
   18964:	ldr	r0, [sp, #120]	; 0x78
   18968:	str	r7, [sp, #72]	; 0x48
   1896c:	adc	r0, r3, r0
   18970:	str	r0, [sp, #144]	; 0x90
   18974:	eor	r1, r0, r1
   18978:	eor	r0, r7, r9
   1897c:	lsl	r9, r0, #8
   18980:	lsr	r0, r0, #24
   18984:	orr	r7, r0, r1, lsl #8
   18988:	ldr	r0, [sp, #236]	; 0xec
   1898c:	orr	r9, r9, r1, lsr #24
   18990:	ldr	r1, [sp, #232]	; 0xe8
   18994:	str	r9, [sp, #76]	; 0x4c
   18998:	str	r7, [sp, #116]	; 0x74
   1899c:	adds	r0, r2, r0
   189a0:	adc	r1, r6, r1
   189a4:	adds	r2, r0, r7
   189a8:	ldr	r6, [sp, #164]	; 0xa4
   189ac:	adc	r0, r1, r9
   189b0:	eor	r1, r2, lr
   189b4:	str	r2, [sp, #124]	; 0x7c
   189b8:	str	r0, [sp, #128]	; 0x80
   189bc:	lsr	r2, r1, #16
   189c0:	eor	r0, r0, r3
   189c4:	lsl	r1, r1, #16
   189c8:	orr	r9, r1, r0, lsr #16
   189cc:	ldr	r1, [sp, #156]	; 0x9c
   189d0:	orr	r2, r2, r0, lsl #16
   189d4:	str	r2, [sp, #120]	; 0x78
   189d8:	eor	r2, r6, r2
   189dc:	eor	r3, r1, r9
   189e0:	adds	lr, r3, ip
   189e4:	adc	ip, r2, r4
   189e8:	eor	r0, lr, sl
   189ec:	lsl	r7, r0, #8
   189f0:	eor	r4, ip, r8
   189f4:	lsr	r0, r0, #24
   189f8:	orr	r0, r0, r4, lsl #8
   189fc:	orr	r7, r7, r4, lsr #24
   18a00:	ldr	r4, [sp, #200]	; 0xc8
   18a04:	adds	sl, r0, r6
   18a08:	adc	r8, r7, r1
   18a0c:	str	r4, [sp, #380]	; 0x17c
   18a10:	ldr	r4, [sp, #204]	; 0xcc
   18a14:	str	r4, [sp, #376]	; 0x178
   18a18:	str	r5, [sp, #388]	; 0x184
   18a1c:	ldr	r5, [sp, #196]	; 0xc4
   18a20:	ldr	r4, [sp, #208]	; 0xd0
   18a24:	str	r5, [sp, #384]	; 0x180
   18a28:	str	r4, [sp, #344]	; 0x158
   18a2c:	ldr	r4, [sp, #220]	; 0xdc
   18a30:	ldr	r5, [fp, #-68]	; 0xffffffbc
   18a34:	str	r4, [sp, #348]	; 0x15c
   18a38:	ldr	r4, [fp, #-72]	; 0xffffffb8
   18a3c:	adds	r4, sl, r4
   18a40:	adc	r5, r8, r5
   18a44:	eor	r1, r4, r3
   18a48:	str	r4, [sp, #180]	; 0xb4
   18a4c:	lsl	r4, r1, #16
   18a50:	eor	r2, r5, r2
   18a54:	lsr	r1, r1, #16
   18a58:	str	r5, [sp, #184]	; 0xb8
   18a5c:	orr	r1, r1, r2, lsl #16
   18a60:	orr	r4, r4, r2, lsr #16
   18a64:	adds	r2, r1, lr
   18a68:	mov	r8, r1
   18a6c:	str	r1, [sp, #148]	; 0x94
   18a70:	str	r4, [sp, #396]	; 0x18c
   18a74:	str	r4, [sp, #136]	; 0x88
   18a78:	adc	r3, r4, ip
   18a7c:	eor	r0, r2, r0
   18a80:	mov	r5, r2
   18a84:	str	r2, [sp, #188]	; 0xbc
   18a88:	str	r8, [sp, #392]	; 0x188
   18a8c:	ldr	r4, [sp, #140]	; 0x8c
   18a90:	eor	r1, r3, r7
   18a94:	str	r5, [sp, #352]	; 0x160
   18a98:	str	r3, [sp, #356]	; 0x164
   18a9c:	str	r3, [sp, #192]	; 0xc0
   18aa0:	ldr	r5, [sp, #120]	; 0x78
   18aa4:	lsl	r2, r1, #1
   18aa8:	orr	r6, r2, r0, lsr #31
   18aac:	lsl	r0, r0, #1
   18ab0:	ldr	r2, [sp, #64]	; 0x40
   18ab4:	orr	r7, r0, r1, lsr #31
   18ab8:	ldr	r0, [sp, #68]	; 0x44
   18abc:	ldr	r1, [sp, #60]	; 0x3c
   18ac0:	str	r6, [sp, #156]	; 0x9c
   18ac4:	str	r6, [sp, #316]	; 0x13c
   18ac8:	ldr	r6, [fp, #-84]	; 0xffffffac
   18acc:	str	r7, [sp, #164]	; 0xa4
   18ad0:	str	r7, [sp, #312]	; 0x138
   18ad4:	ldr	r7, [fp, #-88]	; 0xffffffa8
   18ad8:	eor	r0, r1, r0
   18adc:	ldr	r1, [sp, #80]	; 0x50
   18ae0:	eor	r1, r2, r1
   18ae4:	lsl	r2, r0, #1
   18ae8:	orr	r2, r2, r1, lsr #31
   18aec:	lsl	r1, r1, #1
   18af0:	orr	r0, r1, r0, lsr #31
   18af4:	ldr	r1, [sp, #88]	; 0x58
   18af8:	adds	sl, r1, r0
   18afc:	ldr	r1, [sp, #92]	; 0x5c
   18b00:	adc	ip, r1, r2
   18b04:	adds	r1, sl, r7
   18b08:	ldr	r7, [sp, #132]	; 0x84
   18b0c:	adc	r3, ip, r6
   18b10:	ldr	r6, [sp, #72]	; 0x48
   18b14:	eor	r7, r3, r7
   18b18:	adds	ip, r5, r6
   18b1c:	ldr	r6, [sp, #144]	; 0x90
   18b20:	eor	r5, r1, r4
   18b24:	adc	lr, r9, r6
   18b28:	adds	r6, r7, ip
   18b2c:	adc	r8, r5, lr
   18b30:	eor	r0, r6, r0
   18b34:	lsl	r4, r0, #8
   18b38:	eor	r2, r8, r2
   18b3c:	lsr	r0, r0, #24
   18b40:	orr	r4, r4, r2, lsr #24
   18b44:	orr	r0, r0, r2, lsl #8
   18b48:	ldr	r2, [sp, #252]	; 0xfc
   18b4c:	adds	r1, r1, r2
   18b50:	ldr	r2, [sp, #248]	; 0xf8
   18b54:	adc	r2, r3, r2
   18b58:	adds	r3, r1, r0
   18b5c:	adc	r1, r2, r4
   18b60:	eor	r2, r3, r7
   18b64:	str	r3, [sp, #120]	; 0x78
   18b68:	str	r1, [sp, #132]	; 0x84
   18b6c:	lsl	r3, r2, #16
   18b70:	eor	r1, r1, r5
   18b74:	lsr	r2, r2, #16
   18b78:	orr	r3, r3, r1, lsr #16
   18b7c:	orr	r1, r2, r1, lsl #16
   18b80:	adds	r2, r1, r6
   18b84:	str	r3, [sp, #80]	; 0x50
   18b88:	str	r1, [sp, #92]	; 0x5c
   18b8c:	adc	r3, r3, r8
   18b90:	mov	r7, r2
   18b94:	eor	r0, r2, r0
   18b98:	str	r2, [sp, #84]	; 0x54
   18b9c:	eor	r1, r3, r4
   18ba0:	mov	r6, r3
   18ba4:	str	r3, [sp, #88]	; 0x58
   18ba8:	str	r7, [sp, #360]	; 0x168
   18bac:	ldr	r3, [sp, #108]	; 0x6c
   18bb0:	ldr	r7, [fp, #-136]	; 0xffffff78
   18bb4:	lsl	r2, r1, #1
   18bb8:	str	r6, [sp, #364]	; 0x16c
   18bbc:	ldr	r6, [fp, #-132]	; 0xffffff7c
   18bc0:	orr	r5, r2, r0, lsr #31
   18bc4:	lsl	r0, r0, #1
   18bc8:	orr	r4, r0, r1, lsr #31
   18bcc:	ldr	r0, [sp, #76]	; 0x4c
   18bd0:	ldr	r1, [sp, #116]	; 0x74
   18bd4:	str	r5, [sp, #140]	; 0x8c
   18bd8:	str	r5, [sp, #324]	; 0x144
   18bdc:	ldr	r5, [sp, #152]	; 0x98
   18be0:	str	r4, [sp, #144]	; 0x90
   18be4:	str	r4, [sp, #320]	; 0x140
   18be8:	eor	r0, lr, r0
   18bec:	eor	r1, ip, r1
   18bf0:	ldr	lr, [fp, #-156]	; 0xffffff64
   18bf4:	lsl	r2, r0, #1
   18bf8:	orr	r2, r2, r1, lsr #31
   18bfc:	lsl	r1, r1, #1
   18c00:	orr	r0, r1, r0, lsr #31
   18c04:	ldr	r1, [sp, #96]	; 0x60
   18c08:	adds	r1, r0, r1
   18c0c:	adc	r3, r2, r3
   18c10:	adds	r1, r1, r7
   18c14:	ldr	r7, [sp, #200]	; 0xc8
   18c18:	adc	r3, r3, r6
   18c1c:	ldr	r6, [sp, #204]	; 0xcc
   18c20:	eor	r7, r3, r7
   18c24:	adds	r4, r7, r5
   18c28:	ldr	r5, [sp, #160]	; 0xa0
   18c2c:	eor	r6, r1, r6
   18c30:	eor	r0, r4, r0
   18c34:	adc	ip, r6, r5
   18c38:	lsl	r5, r0, #8
   18c3c:	lsr	r0, r0, #24
   18c40:	eor	r2, ip, r2
   18c44:	orr	r5, r5, r2, lsr #24
   18c48:	orr	r0, r0, r2, lsl #8
   18c4c:	ldr	r2, [sp, #268]	; 0x10c
   18c50:	adds	r1, r1, r2
   18c54:	ldr	r2, [sp, #264]	; 0x108
   18c58:	adc	r2, r3, r2
   18c5c:	adds	r3, r1, r0
   18c60:	adc	r1, r2, r5
   18c64:	eor	r2, r3, r7
   18c68:	str	r3, [sp, #200]	; 0xc8
   18c6c:	str	r1, [sp, #204]	; 0xcc
   18c70:	lsl	r3, r2, #16
   18c74:	eor	r1, r1, r6
   18c78:	lsr	r2, r2, #16
   18c7c:	orr	r3, r3, r1, lsr #16
   18c80:	orr	r1, r2, r1, lsl #16
   18c84:	adds	r2, r1, r4
   18c88:	str	r1, [sp, #116]	; 0x74
   18c8c:	str	r3, [sp, #96]	; 0x60
   18c90:	ldr	r4, [fp, #-160]	; 0xffffff60
   18c94:	adc	r9, r3, ip
   18c98:	str	r2, [sp, #160]	; 0xa0
   18c9c:	eor	r0, r2, r0
   18ca0:	ldr	r3, [sp, #128]	; 0x80
   18ca4:	eor	r1, r9, r5
   18ca8:	ldr	r5, [fp, #-56]	; 0xffffffc8
   18cac:	lsl	r2, r1, #1
   18cb0:	orr	r7, r2, r0, lsr #31
   18cb4:	lsl	r0, r0, #1
   18cb8:	orr	r6, r0, r1, lsr #31
   18cbc:	ldr	r0, [sp, #176]	; 0xb0
   18cc0:	ldr	r1, [sp, #124]	; 0x7c
   18cc4:	str	r7, [sp, #68]	; 0x44
   18cc8:	str	r7, [sp, #332]	; 0x14c
   18ccc:	ldr	r7, [fp, #-52]	; 0xffffffcc
   18cd0:	str	r6, [sp, #72]	; 0x48
   18cd4:	str	r6, [sp, #328]	; 0x148
   18cd8:	ldr	r6, [sp, #208]	; 0xd0
   18cdc:	adds	r2, r0, r1
   18ce0:	ldr	r1, [sp, #168]	; 0xa8
   18ce4:	adc	r3, r1, r3
   18ce8:	adds	r2, r2, r5
   18cec:	adc	r3, r3, r7
   18cf0:	ldr	r7, [sp, #112]	; 0x70
   18cf4:	eor	r5, r3, r7
   18cf8:	ldr	r7, [sp, #196]	; 0xc4
   18cfc:	adds	r8, r5, r6
   18d00:	ldr	r6, [sp, #220]	; 0xdc
   18d04:	eor	r0, r8, r0
   18d08:	lsl	sl, r0, #8
   18d0c:	lsr	r0, r0, #24
   18d10:	eor	r7, r2, r7
   18d14:	adc	ip, r7, r6
   18d18:	eor	r1, ip, r1
   18d1c:	orr	r0, r0, r1, lsl #8
   18d20:	orr	sl, sl, r1, lsr #24
   18d24:	adds	r1, r4, r2
   18d28:	adc	r3, lr, r3
   18d2c:	adds	r2, r1, r0
   18d30:	adc	r3, r3, sl
   18d34:	eor	r5, r2, r5
   18d38:	eor	r1, r3, r7
   18d3c:	lsl	r7, r5, #16
   18d40:	lsr	r5, r5, #16
   18d44:	orr	r6, r7, r1, lsr #16
   18d48:	orr	r1, r5, r1, lsl #16
   18d4c:	ldr	r7, [sp, #184]	; 0xb8
   18d50:	adds	r5, r1, r8
   18d54:	str	r1, [sp, #220]	; 0xdc
   18d58:	str	r6, [sp, #208]	; 0xd0
   18d5c:	adc	r1, r6, ip
   18d60:	str	r5, [sp, #76]	; 0x4c
   18d64:	eor	r0, r5, r0
   18d68:	ldr	r6, [sp, #160]	; 0xa0
   18d6c:	str	r1, [sp, #196]	; 0xc4
   18d70:	eor	r1, r1, sl
   18d74:	lsl	r5, r1, #1
   18d78:	orr	r5, r5, r0, lsr #31
   18d7c:	lsl	r0, r0, #1
   18d80:	orr	r0, r0, r1, lsr #31
   18d84:	ldr	r1, [sp, #180]	; 0xb4
   18d88:	adds	r1, r4, r1
   18d8c:	adc	r4, lr, r7
   18d90:	ldr	r7, [sp, #80]	; 0x50
   18d94:	adds	r1, r1, r0
   18d98:	adc	r4, r4, r5
   18d9c:	eor	ip, r4, r7
   18da0:	ldr	r7, [sp, #92]	; 0x5c
   18da4:	adds	sl, ip, r6
   18da8:	eor	r0, sl, r0
   18dac:	eor	lr, r1, r7
   18db0:	lsl	r7, r0, #8
   18db4:	lsr	r0, r0, #24
   18db8:	adc	r9, lr, r9
   18dbc:	eor	r5, r9, r5
   18dc0:	orr	r7, r7, r5, lsr #24
   18dc4:	orr	r0, r0, r5, lsl #8
   18dc8:	ldr	r5, [sp, #228]	; 0xe4
   18dcc:	adds	r1, r1, r5
   18dd0:	ldr	r5, [sp, #224]	; 0xe0
   18dd4:	adc	r4, r4, r5
   18dd8:	adds	r5, r1, r0
   18ddc:	str	r5, [sp, #112]	; 0x70
   18de0:	adc	r1, r4, r7
   18de4:	eor	r5, r5, ip
   18de8:	str	r1, [sp, #160]	; 0xa0
   18dec:	lsl	r4, r5, #16
   18df0:	eor	r1, r1, lr
   18df4:	lsr	r5, r5, #16
   18df8:	orr	r4, r4, r1, lsr #16
   18dfc:	orr	r1, r5, r1, lsl #16
   18e00:	adds	r6, r1, sl
   18e04:	mov	sl, r1
   18e08:	str	r1, [sp, #128]	; 0x80
   18e0c:	str	r4, [sp, #372]	; 0x174
   18e10:	str	r4, [sp, #124]	; 0x7c
   18e14:	adc	r5, r4, r9
   18e18:	eor	r0, r6, r0
   18e1c:	str	sl, [sp, #368]	; 0x170
   18e20:	sub	sl, fp, #144	; 0x90
   18e24:	str	r6, [sp, #180]	; 0xb4
   18e28:	str	r6, [sp, #336]	; 0x150
   18e2c:	ldr	r6, [sp, #116]	; 0x74
   18e30:	eor	r1, r5, r7
   18e34:	mov	lr, r5
   18e38:	str	r5, [sp, #184]	; 0xb8
   18e3c:	ldr	r5, [sp, #72]	; 0x48
   18e40:	lsl	r7, r1, #1
   18e44:	str	lr, [sp, #340]	; 0x154
   18e48:	orr	r9, r7, r0, lsr #31
   18e4c:	lsl	r0, r0, #1
   18e50:	orr	r8, r0, r1, lsr #31
   18e54:	ldr	r0, [sp, #216]	; 0xd8
   18e58:	ldr	r1, [sp, #212]	; 0xd4
   18e5c:	str	r9, [sp, #44]	; 0x2c
   18e60:	str	r9, [sp, #308]	; 0x134
   18e64:	str	r8, [sp, #56]	; 0x38
   18e68:	str	r8, [sp, #304]	; 0x130
   18e6c:	adds	r7, r5, r0
   18e70:	ldr	r0, [sp, #68]	; 0x44
   18e74:	adc	r1, r0, r1
   18e78:	adds	ip, r7, r2
   18e7c:	ldr	r2, [sp, #136]	; 0x88
   18e80:	ldr	r7, [sp, #84]	; 0x54
   18e84:	adc	r1, r1, r3
   18e88:	eor	r3, r1, r2
   18e8c:	ldr	r2, [sp, #148]	; 0x94
   18e90:	str	r3, [sp, #108]	; 0x6c
   18e94:	adds	r3, r3, r7
   18e98:	ldr	r7, [sp, #88]	; 0x58
   18e9c:	str	r3, [sp, #148]	; 0x94
   18ea0:	eor	r3, r3, r5
   18ea4:	ldr	r5, [sp, #164]	; 0xa4
   18ea8:	eor	r2, ip, r2
   18eac:	str	r2, [sp, #92]	; 0x5c
   18eb0:	adc	r2, r2, r7
   18eb4:	lsl	r7, r3, #8
   18eb8:	lsr	r3, r3, #24
   18ebc:	str	r2, [sp, #152]	; 0x98
   18ec0:	eor	r2, r2, r0
   18ec4:	orr	r7, r7, r2, lsr #24
   18ec8:	orr	r3, r3, r2, lsl #8
   18ecc:	ldr	r2, [sp, #244]	; 0xf4
   18ed0:	str	r3, [sp, #176]	; 0xb0
   18ed4:	str	r7, [sp, #168]	; 0xa8
   18ed8:	adds	r0, ip, r2
   18edc:	ldr	r2, [sp, #240]	; 0xf0
   18ee0:	adc	r1, r1, r2
   18ee4:	adds	r2, r0, r3
   18ee8:	ldr	r0, [sp, #252]	; 0xfc
   18eec:	adc	r3, r1, r7
   18ef0:	ldr	r1, [sp, #248]	; 0xf8
   18ef4:	str	r2, [sp, #84]	; 0x54
   18ef8:	ldr	r7, [fp, #-132]	; 0xffffff7c
   18efc:	str	r3, [sp, #80]	; 0x50
   18f00:	adds	r0, r2, r0
   18f04:	adc	r1, r3, r1
   18f08:	adds	r0, r0, r8
   18f0c:	ldm	sl, {r2, r3, sl}
   18f10:	str	r0, [sp, #68]	; 0x44
   18f14:	adc	r0, r1, r9
   18f18:	ldr	r1, [sp, #132]	; 0x84
   18f1c:	str	r0, [sp, #60]	; 0x3c
   18f20:	ldr	r0, [sp, #120]	; 0x78
   18f24:	adds	ip, r0, r5
   18f28:	ldr	r0, [sp, #156]	; 0x9c
   18f2c:	adc	r1, r1, r0
   18f30:	adds	r2, ip, r2
   18f34:	adc	r1, r1, r3
   18f38:	ldr	r3, [sp, #96]	; 0x60
   18f3c:	eor	r4, r2, r6
   18f40:	ldr	r6, [sp, #76]	; 0x4c
   18f44:	eor	r3, r1, r3
   18f48:	adds	ip, r3, r6
   18f4c:	ldr	r6, [sp, #196]	; 0xc4
   18f50:	adc	r8, r4, r6
   18f54:	eor	lr, r8, r0
   18f58:	eor	r0, ip, r5
   18f5c:	lsl	r6, r0, #8
   18f60:	lsr	r0, r0, #24
   18f64:	orr	r5, r6, lr, lsr #24
   18f68:	orr	r6, r0, lr, lsl #8
   18f6c:	adds	r0, sl, r2
   18f70:	adc	r1, r7, r1
   18f74:	ldr	r7, [fp, #-128]	; 0xffffff80
   18f78:	adds	r2, r0, r6
   18f7c:	str	r6, [sp, #164]	; 0xa4
   18f80:	ldr	r6, [sp, #144]	; 0x90
   18f84:	str	r5, [sp, #64]	; 0x40
   18f88:	adc	r0, r1, r5
   18f8c:	eor	r1, r2, r3
   18f90:	str	r2, [sp, #88]	; 0x58
   18f94:	ldr	r3, [sp, #204]	; 0xcc
   18f98:	str	r0, [sp, #96]	; 0x60
   18f9c:	lsl	r2, r1, #16
   18fa0:	eor	r0, r0, r4
   18fa4:	lsr	r1, r1, #16
   18fa8:	orr	r4, r1, r0, lsl #16
   18fac:	orr	r2, r2, r0, lsr #16
   18fb0:	ldr	r0, [sp, #200]	; 0xc8
   18fb4:	adds	lr, r4, ip
   18fb8:	mov	r1, r2
   18fbc:	str	r2, [sp, #136]	; 0x88
   18fc0:	str	r4, [sp, #132]	; 0x84
   18fc4:	str	r4, [sp, #376]	; 0x178
   18fc8:	ldr	r4, [fp, #-124]	; 0xffffff84
   18fcc:	adc	r9, r2, r8
   18fd0:	ldr	r2, [sp, #140]	; 0x8c
   18fd4:	str	r1, [sp, #380]	; 0x17c
   18fd8:	str	lr, [sp, #344]	; 0x158
   18fdc:	str	lr, [sp, #40]	; 0x28
   18fe0:	adds	r0, r0, r6
   18fe4:	str	r9, [sp, #348]	; 0x15c
   18fe8:	adc	r3, r3, r2
   18fec:	adds	r1, r0, r7
   18ff0:	ldr	r0, [sp, #208]	; 0xd0
   18ff4:	adc	r3, r3, r4
   18ff8:	eor	r4, r3, r0
   18ffc:	ldr	r0, [sp, #220]	; 0xdc
   19000:	eor	r7, r1, r0
   19004:	ldr	r0, [sp, #188]	; 0xbc
   19008:	adds	r5, r4, r0
   1900c:	ldr	r0, [sp, #192]	; 0xc0
   19010:	str	r5, [sp, #48]	; 0x30
   19014:	adc	r0, r7, r0
   19018:	str	r0, [sp, #52]	; 0x34
   1901c:	eor	r8, r0, r2
   19020:	eor	r0, r5, r6
   19024:	lsl	r6, r0, #8
   19028:	lsr	r0, r0, #24
   1902c:	orr	r2, r0, r8, lsl #8
   19030:	ldr	r0, [sp, #236]	; 0xec
   19034:	orr	r6, r6, r8, lsr #24
   19038:	str	r2, [sp, #76]	; 0x4c
   1903c:	str	r6, [sp, #72]	; 0x48
   19040:	adds	r0, r1, r0
   19044:	ldr	r1, [sp, #232]	; 0xe8
   19048:	adc	r1, r3, r1
   1904c:	adds	r2, r0, r2
   19050:	adc	r0, r1, r6
   19054:	eor	r1, r2, r4
   19058:	str	r2, [sp, #116]	; 0x74
   1905c:	str	r0, [sp, #120]	; 0x78
   19060:	lsr	r3, r1, #16
   19064:	eor	r0, r0, r7
   19068:	lsl	r1, r1, #16
   1906c:	orr	r4, r1, r0, lsr #16
   19070:	ldr	r1, [sp, #60]	; 0x3c
   19074:	orr	sl, r3, r0, lsl #16
   19078:	ldr	r3, [sp, #68]	; 0x44
   1907c:	ldr	r0, [sp, #44]	; 0x2c
   19080:	str	r4, [sp, #388]	; 0x184
   19084:	str	sl, [sp, #384]	; 0x180
   19088:	eor	ip, r4, r1
   1908c:	eor	r2, sl, r3
   19090:	adds	r6, ip, lr
   19094:	mov	lr, r9
   19098:	adc	r7, r2, r9
   1909c:	eor	r9, r7, r0
   190a0:	ldr	r0, [sp, #56]	; 0x38
   190a4:	eor	r5, r6, r0
   190a8:	ldr	r0, [sp, #260]	; 0x104
   190ac:	lsl	r8, r5, #8
   190b0:	lsr	r5, r5, #24
   190b4:	orr	r8, r8, r9, lsr #24
   190b8:	orr	r5, r5, r9, lsl #8
   190bc:	adds	r9, r3, r0
   190c0:	ldr	r0, [sp, #256]	; 0x100
   190c4:	adc	r0, r1, r0
   190c8:	adds	r3, r9, r5
   190cc:	adc	r0, r0, r8
   190d0:	eor	r1, r3, ip
   190d4:	str	r3, [sp, #200]	; 0xc8
   190d8:	sub	ip, fp, #96	; 0x60
   190dc:	lsl	r3, r1, #16
   190e0:	eor	r2, r0, r2
   190e4:	lsr	r1, r1, #16
   190e8:	str	r0, [sp, #204]	; 0xcc
   190ec:	orr	r1, r1, r2, lsl #16
   190f0:	orr	r0, r3, r2, lsr #16
   190f4:	str	r1, [sp, #196]	; 0xc4
   190f8:	adds	r1, r1, r6
   190fc:	str	r0, [sp, #192]	; 0xc0
   19100:	adc	r0, r0, r7
   19104:	str	r1, [sp, #156]	; 0x9c
   19108:	eor	r1, r1, r5
   1910c:	str	r0, [sp, #188]	; 0xbc
   19110:	eor	r0, r0, r8
   19114:	lsl	r3, r0, #1
   19118:	orr	r2, r3, r1, lsr #31
   1911c:	lsl	r1, r1, #1
   19120:	orr	r0, r1, r0, lsr #31
   19124:	ldr	r1, [sp, #164]	; 0xa4
   19128:	str	r2, [sp, #220]	; 0xdc
   1912c:	ldr	r2, [sp, #40]	; 0x28
   19130:	str	r0, [sp, #208]	; 0xd0
   19134:	ldr	r0, [sp, #64]	; 0x40
   19138:	eor	r1, r2, r1
   1913c:	ldr	r2, [fp, #-84]	; 0xffffffac
   19140:	eor	r0, lr, r0
   19144:	lsl	r3, r0, #1
   19148:	orr	r6, r3, r1, lsr #31
   1914c:	lsl	r1, r1, #1
   19150:	ldm	ip, {r3, r7, ip}
   19154:	orr	r5, r1, r0, lsr #31
   19158:	ldr	r0, [sp, #112]	; 0x70
   1915c:	ldr	r1, [sp, #160]	; 0xa0
   19160:	str	r2, [sp, #164]	; 0xa4
   19164:	ldr	r2, [sp, #48]	; 0x30
   19168:	adds	r0, r5, r0
   1916c:	adc	r1, r6, r1
   19170:	adds	r0, r0, r3
   19174:	ldr	r3, [sp, #80]	; 0x50
   19178:	adc	r1, r1, r7
   1917c:	adds	r9, sl, r2
   19180:	ldr	r2, [sp, #52]	; 0x34
   19184:	ldr	r7, [sp, #84]	; 0x54
   19188:	adc	lr, r4, r2
   1918c:	ldr	r2, [sp, #92]	; 0x5c
   19190:	eor	r2, r3, r2
   19194:	ldr	r3, [sp, #108]	; 0x6c
   19198:	eor	r4, r7, r3
   1919c:	lsr	r7, r4, #16
   191a0:	lsl	r4, r4, #16
   191a4:	orr	r3, r7, r2, lsl #16
   191a8:	orr	r2, r4, r2, lsr #16
   191ac:	eor	r4, r1, r2
   191b0:	str	r3, [sp, #84]	; 0x54
   191b4:	eor	r7, r0, r3
   191b8:	ldr	r3, [sp, #164]	; 0xa4
   191bc:	str	r2, [sp, #92]	; 0x5c
   191c0:	adds	sl, r4, r9
   191c4:	adc	r2, r7, lr
   191c8:	eor	r5, sl, r5
   191cc:	adds	r0, ip, r0
   191d0:	lsl	r8, r5, #8
   191d4:	eor	r6, r2, r6
   191d8:	lsr	r5, r5, #24
   191dc:	orr	r8, r8, r6, lsr #24
   191e0:	orr	r5, r5, r6, lsl #8
   191e4:	ldr	r6, [sp, #252]	; 0xfc
   191e8:	adc	r1, r3, r1
   191ec:	ldr	r3, [sp, #248]	; 0xf8
   191f0:	adds	r0, r0, r5
   191f4:	adc	r1, r1, r8
   191f8:	adds	r6, r0, r6
   191fc:	eor	r0, r0, r4
   19200:	adc	ip, r1, r3
   19204:	ldr	r3, [sp, #208]	; 0xd0
   19208:	eor	r1, r1, r7
   1920c:	lsl	r7, r0, #16
   19210:	lsr	r0, r0, #16
   19214:	orr	r0, r0, r1, lsl #16
   19218:	str	r0, [sp, #164]	; 0xa4
   1921c:	adds	r3, r6, r3
   19220:	mov	r6, r0
   19224:	str	r3, [sp, #248]	; 0xf8
   19228:	ldr	r3, [sp, #220]	; 0xdc
   1922c:	str	r6, [sp, #392]	; 0x188
   19230:	adc	r3, ip, r3
   19234:	adds	r4, r0, sl
   19238:	str	r3, [sp, #252]	; 0xfc
   1923c:	orr	r3, r7, r1, lsr #16
   19240:	str	r4, [sp, #140]	; 0x8c
   19244:	adc	r1, r3, r2
   19248:	mov	r7, r3
   1924c:	str	r3, [sp, #160]	; 0xa0
   19250:	eor	r0, r1, r8
   19254:	mov	r8, r1
   19258:	str	r1, [sp, #144]	; 0x90
   1925c:	eor	r1, r4, r5
   19260:	mov	r5, r4
   19264:	str	r7, [sp, #396]	; 0x18c
   19268:	ldr	r7, [fp, #-80]	; 0xffffffb0
   1926c:	lsl	r2, r0, #1
   19270:	str	r8, [sp, #356]	; 0x164
   19274:	str	r5, [sp, #352]	; 0x160
   19278:	orr	r4, r2, r1, lsr #31
   1927c:	lsl	r1, r1, #1
   19280:	orr	r3, r1, r0, lsr #31
   19284:	ldr	r0, [sp, #72]	; 0x48
   19288:	ldr	r1, [sp, #76]	; 0x4c
   1928c:	str	r4, [sp, #108]	; 0x6c
   19290:	str	r4, [sp, #316]	; 0x13c
   19294:	str	r3, [sp, #112]	; 0x70
   19298:	str	r3, [sp, #312]	; 0x138
   1929c:	eor	r0, lr, r0
   192a0:	eor	r1, r9, r1
   192a4:	sub	lr, fp, #76	; 0x4c
   192a8:	lsl	r2, r0, #1
   192ac:	ldm	lr, {r6, r8, lr}
   192b0:	orr	sl, r2, r1, lsr #31
   192b4:	lsl	r1, r1, #1
   192b8:	ldr	r2, [sp, #84]	; 0x54
   192bc:	orr	ip, r1, r0, lsr #31
   192c0:	ldr	r0, [sp, #88]	; 0x58
   192c4:	adds	r1, ip, r0
   192c8:	ldr	r0, [sp, #96]	; 0x60
   192cc:	adc	r0, sl, r0
   192d0:	adds	r1, r1, r7
   192d4:	adc	r3, r0, r6
   192d8:	ldr	r0, [sp, #124]	; 0x7c
   192dc:	eor	r7, r3, r0
   192e0:	ldr	r0, [sp, #148]	; 0x94
   192e4:	adds	r4, r2, r0
   192e8:	ldr	r0, [sp, #152]	; 0x98
   192ec:	ldr	r2, [sp, #92]	; 0x5c
   192f0:	str	r4, [sp, #124]	; 0x7c
   192f4:	adc	r9, r2, r0
   192f8:	ldr	r0, [sp, #128]	; 0x80
   192fc:	adds	r2, r7, r4
   19300:	eor	ip, r2, ip
   19304:	lsr	r5, ip, #24
   19308:	eor	r6, r1, r0
   1930c:	adc	r0, r6, r9
   19310:	adds	r1, r8, r1
   19314:	eor	r4, r0, sl
   19318:	lsl	sl, ip, #8
   1931c:	adc	r3, lr, r3
   19320:	orr	sl, sl, r4, lsr #24
   19324:	orr	r4, r5, r4, lsl #8
   19328:	adds	r5, r1, r4
   1932c:	adc	r1, r3, sl
   19330:	eor	r3, r5, r7
   19334:	str	r5, [sp, #84]	; 0x54
   19338:	str	r1, [sp, #88]	; 0x58
   1933c:	lsl	r7, r3, #16
   19340:	eor	r1, r1, r6
   19344:	lsr	r3, r3, #16
   19348:	orr	r6, r7, r1, lsr #16
   1934c:	orr	r1, r3, r1, lsl #16
   19350:	ldr	r3, [sp, #264]	; 0x108
   19354:	adds	lr, r1, r2
   19358:	str	r1, [sp, #152]	; 0x98
   1935c:	ldr	r1, [sp, #252]	; 0xfc
   19360:	adc	r8, r6, r0
   19364:	str	lr, [sp, #128]	; 0x80
   19368:	str	lr, [sp, #360]	; 0x168
   1936c:	eor	r0, r8, sl
   19370:	str	r8, [sp, #148]	; 0x94
   19374:	str	r8, [sp, #364]	; 0x16c
   19378:	lsl	r2, r0, #1
   1937c:	eor	r1, r6, r1
   19380:	str	r1, [sp, #76]	; 0x4c
   19384:	eor	r1, lr, r4
   19388:	orr	r5, r2, r1, lsr #31
   1938c:	lsl	r1, r1, #1
   19390:	ldr	r2, [sp, #124]	; 0x7c
   19394:	ldr	r8, [sp, #76]	; 0x4c
   19398:	orr	ip, r1, r0, lsr #31
   1939c:	ldr	r0, [sp, #168]	; 0xa8
   193a0:	ldr	r1, [sp, #176]	; 0xb0
   193a4:	str	r5, [sp, #96]	; 0x60
   193a8:	str	r5, [sp, #324]	; 0x144
   193ac:	str	ip, [sp, #92]	; 0x5c
   193b0:	str	ip, [sp, #320]	; 0x140
   193b4:	eor	r0, r9, r0
   193b8:	eor	r1, r2, r1
   193bc:	lsl	r2, r0, #1
   193c0:	orr	r2, r2, r1, lsr #31
   193c4:	lsl	r1, r1, #1
   193c8:	orr	r0, r1, r0, lsr #31
   193cc:	ldr	r1, [sp, #268]	; 0x10c
   193d0:	adds	r1, r0, r1
   193d4:	adc	r4, r2, r3
   193d8:	ldr	r3, [sp, #116]	; 0x74
   193dc:	adds	r1, r1, r3
   193e0:	ldr	r3, [sp, #120]	; 0x78
   193e4:	adc	r4, r4, r3
   193e8:	ldr	r3, [sp, #136]	; 0x88
   193ec:	eor	r9, r4, r3
   193f0:	ldr	r3, [sp, #132]	; 0x84
   193f4:	eor	r6, r1, r3
   193f8:	ldr	r3, [sp, #180]	; 0xb4
   193fc:	adds	sl, r9, r3
   19400:	ldr	r3, [sp, #184]	; 0xb8
   19404:	eor	r0, sl, r0
   19408:	lsl	r7, r0, #8
   1940c:	lsr	r0, r0, #24
   19410:	adc	r3, r6, r3
   19414:	eor	r2, r3, r2
   19418:	orr	r0, r0, r2, lsl #8
   1941c:	orr	r7, r7, r2, lsr #24
   19420:	str	r0, [sp, #176]	; 0xb0
   19424:	adds	r0, r0, r1
   19428:	str	r7, [sp, #168]	; 0xa8
   1942c:	adc	r1, r7, r4
   19430:	ldr	r4, [fp, #-56]	; 0xffffffc8
   19434:	ldr	r7, [fp, #-52]	; 0xffffffcc
   19438:	adds	r2, r0, r4
   1943c:	adc	r0, r1, r7
   19440:	eor	r4, r2, r9
   19444:	str	r2, [sp, #116]	; 0x74
   19448:	str	r0, [sp, #120]	; 0x78
   1944c:	lsl	r1, r4, #16
   19450:	eor	r0, r0, r6
   19454:	lsr	r4, r4, #16
   19458:	orr	r1, r1, r0, lsr #16
   1945c:	orr	r0, r4, r0, lsl #16
   19460:	adds	r9, r0, sl
   19464:	str	r0, [sp, #184]	; 0xb8
   19468:	str	r1, [sp, #180]	; 0xb4
   1946c:	ldr	r0, [sp, #152]	; 0x98
   19470:	adc	r3, r1, r3
   19474:	ldr	r1, [sp, #248]	; 0xf8
   19478:	adds	sl, r9, r8
   1947c:	eor	lr, r0, r1
   19480:	ldr	r0, [sp, #220]	; 0xdc
   19484:	adc	ip, r3, lr
   19488:	eor	r6, ip, r0
   1948c:	ldr	r0, [sp, #208]	; 0xd0
   19490:	eor	r4, sl, r0
   19494:	ldr	r0, [sp, #252]	; 0xfc
   19498:	lsl	r7, r4, #8
   1949c:	lsr	r4, r4, #24
   194a0:	orr	r4, r4, r6, lsl #8
   194a4:	orr	r7, r7, r6, lsr #24
   194a8:	adds	r1, r4, r1
   194ac:	adc	r2, r7, r0
   194b0:	ldr	r0, [sp, #168]	; 0xa8
   194b4:	eor	r3, r3, r0
   194b8:	ldr	r0, [sp, #176]	; 0xb0
   194bc:	lsl	r5, r3, #1
   194c0:	eor	r6, r9, r0
   194c4:	ldr	r9, [sp, #112]	; 0x70
   194c8:	orr	r0, r5, r6, lsr #31
   194cc:	lsl	r6, r6, #1
   194d0:	ldr	r5, [fp, #-76]	; 0xffffffb4
   194d4:	orr	r3, r6, r3, lsr #31
   194d8:	str	r0, [sp, #124]	; 0x7c
   194dc:	str	r0, [sp, #332]	; 0x14c
   194e0:	str	r3, [sp, #132]	; 0x84
   194e4:	str	r3, [sp, #328]	; 0x148
   194e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   194ec:	adds	r0, r1, r3
   194f0:	ldr	r1, [sp, #84]	; 0x54
   194f4:	adc	r3, r2, r5
   194f8:	eor	r5, r0, r8
   194fc:	str	r0, [sp, #80]	; 0x50
   19500:	eor	r2, r3, lr
   19504:	lsl	r6, r5, #16
   19508:	orr	r0, r6, r2, lsr #16
   1950c:	lsr	r6, r5, #16
   19510:	orr	r2, r6, r2, lsl #16
   19514:	str	r0, [sp, #372]	; 0x174
   19518:	str	r0, [sp, #152]	; 0x98
   1951c:	adds	r5, r2, sl
   19520:	mov	lr, r2
   19524:	str	r2, [sp, #168]	; 0xa8
   19528:	adc	r2, r0, ip
   1952c:	str	lr, [sp, #368]	; 0x170
   19530:	adds	r8, r1, r9
   19534:	ldr	r1, [sp, #108]	; 0x6c
   19538:	str	r5, [sp, #336]	; 0x150
   1953c:	ldr	lr, [fp, #-96]	; 0xffffffa0
   19540:	str	r5, [sp, #220]	; 0xdc
   19544:	eor	r6, r2, r7
   19548:	mov	ip, r2
   1954c:	str	r2, [sp, #208]	; 0xd0
   19550:	eor	r2, r5, r4
   19554:	lsl	r7, r6, #1
   19558:	str	ip, [sp, #340]	; 0x154
   1955c:	ldr	ip, [fp, #-92]	; 0xffffffa4
   19560:	orr	r4, r7, r2, lsr #31
   19564:	lsl	r2, r2, #1
   19568:	orr	r7, r2, r6, lsr #31
   1956c:	ldr	r2, [sp, #88]	; 0x58
   19570:	ldr	r6, [fp, #-124]	; 0xffffff84
   19574:	str	r4, [sp, #252]	; 0xfc
   19578:	str	r4, [sp, #308]	; 0x134
   1957c:	ldr	r4, [sp, #180]	; 0xb4
   19580:	str	r7, [sp, #248]	; 0xf8
   19584:	str	r7, [sp, #304]	; 0x130
   19588:	ldr	r7, [fp, #-128]	; 0xffffff80
   1958c:	adc	r2, r2, r1
   19590:	adds	r0, r8, r7
   19594:	adc	r2, r2, r6
   19598:	eor	r7, r2, r4
   1959c:	ldr	r4, [sp, #184]	; 0xb8
   195a0:	eor	r6, r0, r4
   195a4:	ldr	r4, [sp, #156]	; 0x9c
   195a8:	adds	r8, r7, r4
   195ac:	ldr	r4, [sp, #188]	; 0xbc
   195b0:	eor	r5, r8, r9
   195b4:	lsl	r9, r5, #8
   195b8:	lsr	r5, r5, #24
   195bc:	adc	sl, r6, r4
   195c0:	adds	r0, lr, r0
   195c4:	eor	r4, sl, r1
   195c8:	adc	r2, ip, r2
   195cc:	orr	r9, r9, r4, lsr #24
   195d0:	orr	r4, r5, r4, lsl #8
   195d4:	adds	r1, r0, r4
   195d8:	adc	r0, r2, r9
   195dc:	eor	r2, r1, r7
   195e0:	str	r1, [sp, #136]	; 0x88
   195e4:	ldr	r1, [sp, #80]	; 0x50
   195e8:	str	r0, [sp, #156]	; 0x9c
   195ec:	lsl	r7, r2, #16
   195f0:	eor	r0, r0, r6
   195f4:	lsr	r2, r2, #16
   195f8:	orr	r6, r7, r0, lsr #16
   195fc:	orr	r0, r2, r0, lsl #16
   19600:	adds	r7, r0, r8
   19604:	mov	ip, r0
   19608:	str	r0, [sp, #180]	; 0xb4
   1960c:	ldr	r8, [sp, #92]	; 0x5c
   19610:	str	r6, [sp, #176]	; 0xb0
   19614:	str	r6, [sp, #380]	; 0x17c
   19618:	adc	r2, r6, sl
   1961c:	mov	r5, r7
   19620:	str	r7, [sp, #184]	; 0xb8
   19624:	str	ip, [sp, #376]	; 0x178
   19628:	eor	r0, r2, r9
   1962c:	mov	lr, r2
   19630:	str	r2, [sp, #188]	; 0xbc
   19634:	eor	r2, r7, r4
   19638:	ldr	r4, [sp, #96]	; 0x60
   1963c:	str	r5, [sp, #344]	; 0x158
   19640:	lsl	r7, r0, #1
   19644:	str	lr, [sp, #348]	; 0x15c
   19648:	orr	sl, r7, r2, lsr #31
   1964c:	lsl	r2, r2, #1
   19650:	ldr	r7, [sp, #140]	; 0x8c
   19654:	orr	r9, r2, r0, lsr #31
   19658:	ldr	r0, [sp, #228]	; 0xe4
   1965c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   19660:	adds	r0, r1, r0
   19664:	ldr	r1, [sp, #224]	; 0xe0
   19668:	adc	r1, r3, r1
   1966c:	adds	r0, r0, r9
   19670:	ldr	r3, [fp, #-84]	; 0xffffffac
   19674:	str	r0, [sp, #112]	; 0x70
   19678:	adc	r0, r1, sl
   1967c:	ldr	r1, [sp, #120]	; 0x78
   19680:	str	r0, [sp, #108]	; 0x6c
   19684:	ldr	r0, [sp, #116]	; 0x74
   19688:	adds	r0, r8, r0
   1968c:	adc	r1, r4, r1
   19690:	adds	r0, r0, r2
   19694:	ldr	r2, [sp, #192]	; 0xc0
   19698:	adc	r1, r1, r3
   1969c:	ldr	r3, [sp, #196]	; 0xc4
   196a0:	eor	r2, r1, r2
   196a4:	adds	ip, r2, r7
   196a8:	ldr	r7, [sp, #144]	; 0x90
   196ac:	eor	r3, r0, r3
   196b0:	adc	r6, r3, r7
   196b4:	eor	r7, r6, r4
   196b8:	eor	r4, ip, r8
   196bc:	lsl	r5, r4, #8
   196c0:	lsr	r4, r4, #24
   196c4:	orr	r5, r5, r7, lsr #24
   196c8:	orr	r4, r4, r7, lsl #8
   196cc:	ldr	r7, [sp, #260]	; 0x104
   196d0:	str	r4, [sp, #192]	; 0xc0
   196d4:	str	r5, [sp, #140]	; 0x8c
   196d8:	adds	r0, r0, r7
   196dc:	ldr	r7, [sp, #256]	; 0x100
   196e0:	adc	r1, r1, r7
   196e4:	adds	r7, r0, r4
   196e8:	adc	r0, r1, r5
   196ec:	eor	r1, r7, r2
   196f0:	ldr	r5, [sp, #132]	; 0x84
   196f4:	str	r7, [sp, #196]	; 0xc4
   196f8:	ldr	r7, [sp, #124]	; 0x7c
   196fc:	str	r0, [sp, #260]	; 0x104
   19700:	lsl	r2, r1, #16
   19704:	eor	r0, r0, r3
   19708:	lsr	r1, r1, #16
   1970c:	orr	r4, r1, r0, lsl #16
   19710:	orr	r3, r2, r0, lsr #16
   19714:	ldr	r0, [sp, #200]	; 0xc8
   19718:	ldr	r1, [sp, #204]	; 0xcc
   1971c:	adds	ip, r4, ip
   19720:	str	r3, [sp, #256]	; 0x100
   19724:	str	r3, [sp, #388]	; 0x184
   19728:	str	r4, [sp, #228]	; 0xe4
   1972c:	str	r4, [sp, #384]	; 0x180
   19730:	adc	lr, r3, r6
   19734:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19738:	ldr	r6, [fp, #-52]	; 0xffffffcc
   1973c:	adds	r0, r5, r0
   19740:	adc	r2, r7, r1
   19744:	adds	r1, r0, r3
   19748:	ldr	r0, [sp, #160]	; 0xa0
   1974c:	adc	r2, r2, r6
   19750:	eor	r6, r2, r0
   19754:	ldr	r0, [sp, #164]	; 0xa4
   19758:	eor	r3, r1, r0
   1975c:	ldr	r0, [sp, #128]	; 0x80
   19760:	adds	r4, r6, r0
   19764:	ldr	r0, [sp, #148]	; 0x94
   19768:	str	r4, [sp, #200]	; 0xc8
   1976c:	adc	r0, r3, r0
   19770:	str	r0, [sp, #204]	; 0xcc
   19774:	eor	r8, r0, r7
   19778:	eor	r0, r4, r5
   1977c:	lsl	r4, r0, #8
   19780:	lsr	r0, r0, #24
   19784:	orr	r5, r0, r8, lsl #8
   19788:	ldr	r0, [sp, #216]	; 0xd8
   1978c:	orr	r4, r4, r8, lsr #24
   19790:	str	r5, [sp, #148]	; 0x94
   19794:	str	r4, [sp, #144]	; 0x90
   19798:	adds	r0, r1, r0
   1979c:	ldr	r1, [sp, #212]	; 0xd4
   197a0:	adc	r1, r2, r1
   197a4:	adds	r2, r0, r5
   197a8:	ldr	r5, [sp, #112]	; 0x70
   197ac:	adc	r0, r1, r4
   197b0:	eor	r1, r2, r6
   197b4:	str	r2, [sp, #216]	; 0xd8
   197b8:	str	r0, [sp, #224]	; 0xe0
   197bc:	lsr	r2, r1, #16
   197c0:	eor	r0, r0, r3
   197c4:	lsl	r1, r1, #16
   197c8:	orr	r3, r2, r0, lsl #16
   197cc:	orr	r2, r1, r0, lsr #16
   197d0:	ldr	r0, [sp, #108]	; 0x6c
   197d4:	str	r3, [sp, #212]	; 0xd4
   197d8:	eor	r3, r3, r5
   197dc:	eor	r1, r2, r0
   197e0:	adds	r4, r1, ip
   197e4:	eor	r9, r4, r9
   197e8:	adc	r6, r3, lr
   197ec:	eor	sl, r6, sl
   197f0:	lsr	r7, r9, #24
   197f4:	lsl	r8, r9, #8
   197f8:	orr	r9, r7, sl, lsl #8
   197fc:	ldr	r7, [sp, #268]	; 0x10c
   19800:	orr	r8, r8, sl, lsr #24
   19804:	adds	r7, r5, r7
   19808:	ldr	r5, [sp, #264]	; 0x108
   1980c:	adc	sl, r0, r5
   19810:	adds	r7, r7, r9
   19814:	ldr	r5, [fp, #-160]	; 0xffffff60
   19818:	ldr	r0, [sp, #200]	; 0xc8
   1981c:	adc	sl, sl, r8
   19820:	eor	r1, r7, r1
   19824:	str	r7, [sp, #272]	; 0x110
   19828:	lsl	r7, r1, #16
   1982c:	eor	r3, sl, r3
   19830:	lsr	r1, r1, #16
   19834:	str	sl, [sp, #276]	; 0x114
   19838:	orr	r1, r1, r3, lsl #16
   1983c:	orr	r7, r7, r3, lsr #16
   19840:	str	r1, [sp, #392]	; 0x188
   19844:	adds	r1, r1, r4
   19848:	str	r7, [sp, #396]	; 0x18c
   1984c:	adc	r3, r7, r6
   19850:	str	r1, [sp, #352]	; 0x160
   19854:	eor	r1, r1, r9
   19858:	ldr	r6, [sp, #156]	; 0x9c
   1985c:	str	r3, [sp, #356]	; 0x164
   19860:	eor	r3, r3, r8
   19864:	lsl	r4, r1, #1
   19868:	ldr	r8, [fp, #-140]	; 0xffffff74
   1986c:	orr	r4, r4, r3, lsr #31
   19870:	lsl	r3, r3, #1
   19874:	orr	r1, r3, r1, lsr #31
   19878:	ldr	r3, [sp, #192]	; 0xc0
   1987c:	str	r4, [sp, #312]	; 0x138
   19880:	ldr	r4, [fp, #-156]	; 0xffffff64
   19884:	str	r1, [sp, #316]	; 0x13c
   19888:	ldr	r1, [sp, #140]	; 0x8c
   1988c:	eor	r3, ip, r3
   19890:	ldr	ip, [fp, #-144]	; 0xffffff70
   19894:	eor	r1, lr, r1
   19898:	lsl	r7, r1, #1
   1989c:	orr	r7, r7, r3, lsr #31
   198a0:	lsl	r3, r3, #1
   198a4:	orr	r1, r3, r1, lsr #31
   198a8:	ldr	r3, [sp, #136]	; 0x88
   198ac:	adds	r3, r1, r3
   198b0:	adc	r6, r7, r6
   198b4:	adds	r3, r3, r5
   198b8:	adc	r4, r6, r4
   198bc:	ldr	r6, [sp, #152]	; 0x98
   198c0:	eor	r5, r4, r6
   198c4:	ldr	r6, [sp, #212]	; 0xd4
   198c8:	adds	lr, r6, r0
   198cc:	ldr	r0, [sp, #204]	; 0xcc
   198d0:	adc	r9, r2, r0
   198d4:	ldr	r0, [sp, #168]	; 0xa8
   198d8:	adds	r2, r5, lr
   198dc:	eor	r1, r2, r1
   198e0:	eor	r6, r3, r0
   198e4:	lsl	r0, r1, #8
   198e8:	lsr	r1, r1, #24
   198ec:	adc	sl, r6, r9
   198f0:	adds	r3, ip, r3
   198f4:	eor	r7, sl, r7
   198f8:	orr	r1, r1, r7, lsl #8
   198fc:	orr	r0, r0, r7, lsr #24
   19900:	adc	r7, r8, r4
   19904:	adds	r4, r3, r1
   19908:	ldr	r3, [sp, #172]	; 0xac
   1990c:	adc	r7, r7, r0
   19910:	str	r4, [sp, #200]	; 0xc8
   19914:	str	r7, [sp, #192]	; 0xc0
   19918:	stm	r3, {r4, r7}
   1991c:	eor	r3, r7, r6
   19920:	eor	r7, r4, r5
   19924:	lsl	r6, r7, #16
   19928:	lsr	r7, r7, #16
   1992c:	orr	r5, r6, r3, lsr #16
   19930:	orr	r3, r7, r3, lsl #16
   19934:	adds	r2, r3, r2
   19938:	mov	r6, r3
   1993c:	str	r3, [sp, #172]	; 0xac
   19940:	mov	r7, r5
   19944:	str	r5, [sp, #168]	; 0xa8
   19948:	adc	r3, r5, sl
   1994c:	eor	r1, r2, r1
   19950:	str	r2, [sp, #164]	; 0xa4
   19954:	str	r7, [sp, #372]	; 0x174
   19958:	ldr	r7, [fp, #-72]	; 0xffffffb8
   1995c:	str	r6, [sp, #368]	; 0x170
   19960:	ldr	r6, [fp, #-68]	; 0xffffffbc
   19964:	ldr	sl, [sp, #248]	; 0xf8
   19968:	eor	r0, r3, r0
   1996c:	mov	r8, r3
   19970:	str	r3, [sp, #160]	; 0xa0
   19974:	mov	r3, r2
   19978:	lsl	r2, r0, #1
   1997c:	str	r3, [sp, #360]	; 0x168
   19980:	str	r8, [sp, #364]	; 0x16c
   19984:	orr	r5, r2, r1, lsr #31
   19988:	lsl	r1, r1, #1
   1998c:	orr	r4, r1, r0, lsr #31
   19990:	ldr	r0, [sp, #144]	; 0x90
   19994:	ldr	r1, [sp, #148]	; 0x94
   19998:	str	r5, [sp, #204]	; 0xcc
   1999c:	str	r5, [sp, #324]	; 0x144
   199a0:	str	r4, [sp, #212]	; 0xd4
   199a4:	str	r4, [sp, #320]	; 0x140
   199a8:	eor	r0, r9, r0
   199ac:	eor	r1, lr, r1
   199b0:	lsl	r2, r0, #1
   199b4:	orr	ip, r2, r1, lsr #31
   199b8:	lsl	r1, r1, #1
   199bc:	ldr	r2, [sp, #260]	; 0x104
   199c0:	orr	r0, r1, r0, lsr #31
   199c4:	ldr	r1, [sp, #196]	; 0xc4
   199c8:	adds	r1, r0, r1
   199cc:	adc	r2, ip, r2
   199d0:	adds	r1, r1, r7
   199d4:	adc	r3, r2, r6
   199d8:	ldr	r2, [sp, #176]	; 0xb0
   199dc:	eor	r6, r3, r2
   199e0:	ldr	r2, [sp, #180]	; 0xb4
   199e4:	eor	r5, r1, r2
   199e8:	ldr	r2, [sp, #220]	; 0xdc
   199ec:	adds	r4, r6, r2
   199f0:	ldr	r2, [sp, #208]	; 0xd0
   199f4:	eor	r0, r4, r0
   199f8:	adc	lr, r5, r2
   199fc:	lsl	r2, r0, #8
   19a00:	lsr	r0, r0, #24
   19a04:	eor	r7, lr, ip
   19a08:	orr	r2, r2, r7, lsr #24
   19a0c:	orr	r0, r0, r7, lsl #8
   19a10:	ldr	r7, [sp, #244]	; 0xf4
   19a14:	adds	r1, r1, r7
   19a18:	ldr	r7, [sp, #240]	; 0xf0
   19a1c:	adc	r3, r3, r7
   19a20:	adds	r7, r1, r0
   19a24:	adc	r1, r3, r2
   19a28:	eor	r3, r7, r6
   19a2c:	str	r7, [sp, #264]	; 0x108
   19a30:	str	r1, [sp, #260]	; 0x104
   19a34:	lsl	r6, r3, #16
   19a38:	eor	r1, r1, r5
   19a3c:	lsr	r3, r3, #16
   19a40:	orr	r9, r3, r1, lsl #16
   19a44:	orr	r7, r6, r1, lsr #16
   19a48:	adds	r6, r9, r4
   19a4c:	str	r7, [sp, #220]	; 0xdc
   19a50:	str	r9, [sp, #240]	; 0xf0
   19a54:	adc	r1, r7, lr
   19a58:	eor	r0, r6, r0
   19a5c:	mov	lr, r7
   19a60:	ldr	r7, [sp, #252]	; 0xfc
   19a64:	str	r6, [sp, #208]	; 0xd0
   19a68:	str	r1, [sp, #196]	; 0xc4
   19a6c:	eor	r1, r1, r2
   19a70:	lsl	r2, r1, #1
   19a74:	orr	r2, r2, r0, lsr #31
   19a78:	lsl	r0, r0, #1
   19a7c:	orr	ip, r0, r1, lsr #31
   19a80:	ldr	r0, [sp, #236]	; 0xec
   19a84:	ldr	r1, [sp, #232]	; 0xe8
   19a88:	str	r2, [sp, #268]	; 0x10c
   19a8c:	ldr	r2, [sp, #216]	; 0xd8
   19a90:	str	ip, [sp, #244]	; 0xf4
   19a94:	adds	r0, sl, r0
   19a98:	adc	r1, r7, r1
   19a9c:	adds	r2, r0, r2
   19aa0:	ldr	r0, [sp, #224]	; 0xe0
   19aa4:	adc	r1, r1, r0
   19aa8:	ldr	r0, [sp, #256]	; 0x100
   19aac:	eor	r8, r1, r0
   19ab0:	ldr	r0, [sp, #228]	; 0xe4
   19ab4:	eor	r3, r2, r0
   19ab8:	ldr	r0, [sp, #184]	; 0xb8
   19abc:	adds	r5, r8, r0
   19ac0:	ldr	r0, [sp, #188]	; 0xbc
   19ac4:	adc	r0, r3, r0
   19ac8:	str	r0, [sp, #236]	; 0xec
   19acc:	eor	r4, r0, r7
   19ad0:	eor	r0, r5, sl
   19ad4:	lsl	sl, r0, #8
   19ad8:	lsr	r0, r0, #24
   19adc:	orr	r0, r0, r4, lsl #8
   19ae0:	orr	sl, sl, r4, lsr #24
   19ae4:	ldr	r4, [fp, #-132]	; 0xffffff7c
   19ae8:	adds	r7, r0, r2
   19aec:	adc	r2, sl, r1
   19af0:	ldr	r1, [sp, #264]	; 0x108
   19af4:	str	r1, [sp, #288]	; 0x120
   19af8:	ldr	r1, [sp, #260]	; 0x104
   19afc:	str	r1, [sp, #292]	; 0x124
   19b00:	str	r9, [sp, #376]	; 0x178
   19b04:	ldr	r9, [sp, #196]	; 0xc4
   19b08:	ldr	r1, [sp, #268]	; 0x10c
   19b0c:	str	lr, [sp, #380]	; 0x17c
   19b10:	str	r6, [sp, #336]	; 0x150
   19b14:	str	r9, [sp, #340]	; 0x154
   19b18:	str	r1, [sp, #332]	; 0x14c
   19b1c:	ldr	r1, [fp, #-136]	; 0xffffff78
   19b20:	str	ip, [sp, #328]	; 0x148
   19b24:	adds	r7, r7, r1
   19b28:	adc	ip, r2, r4
   19b2c:	eor	r4, r7, r8
   19b30:	str	r7, [sp, #296]	; 0x128
   19b34:	eor	r2, ip, r3
   19b38:	lsl	r3, r4, #16
   19b3c:	lsr	r4, r4, #16
   19b40:	str	ip, [sp, #300]	; 0x12c
   19b44:	orr	r3, r3, r2, lsr #16
   19b48:	orr	r2, r4, r2, lsl #16
   19b4c:	mov	r6, r2
   19b50:	adds	r1, r2, r5
   19b54:	str	r2, [sp, #256]	; 0x100
   19b58:	ldr	r2, [sp, #236]	; 0xec
   19b5c:	str	r3, [sp, #388]	; 0x184
   19b60:	str	r6, [sp, #384]	; 0x180
   19b64:	ldr	r6, [sp, #100]	; 0x64
   19b68:	str	r1, [sp, #344]	; 0x158
   19b6c:	adc	r5, r3, r2
   19b70:	eor	r2, r1, r0
   19b74:	eor	lr, r5, sl
   19b78:	str	r5, [sp, #348]	; 0x15c
   19b7c:	lsl	r4, lr, #1
   19b80:	orr	sl, r4, r2, lsr #31
   19b84:	lsl	r2, r2, #1
   19b88:	orr	r8, r2, lr, lsr #31
   19b8c:	str	sl, [sp, #308]	; 0x134
   19b90:	str	r8, [sp, #304]	; 0x130
   19b94:	ldr	r0, [r6, #16]
   19b98:	ldm	r6, {r2, r4}
   19b9c:	ldr	lr, [sp, #276]	; 0x114
   19ba0:	str	r0, [sp, #252]	; 0xfc
   19ba4:	ldr	r0, [r6, #20]
   19ba8:	eor	r4, lr, r4
   19bac:	eor	r4, r4, r9
   19bb0:	str	r0, [sp, #248]	; 0xf8
   19bb4:	ldr	r0, [sp, #272]	; 0x110
   19bb8:	eor	r0, r0, r2
   19bbc:	ldr	r2, [sp, #208]	; 0xd0
   19bc0:	eor	r0, r0, r2
   19bc4:	stm	r6, {r0, r4}
   19bc8:	ldr	lr, [sp, #104]	; 0x68
   19bcc:	ldr	r4, [sp, #192]	; 0xc0
   19bd0:	ldm	lr, {r0, r2}
   19bd4:	eor	r2, r4, r2
   19bd8:	eor	r5, r2, r5
   19bdc:	ldr	r2, [sp, #200]	; 0xc8
   19be0:	eor	r0, r2, r0
   19be4:	eor	r4, r0, r1
   19be8:	strd	r4, [lr]
   19bec:	ldr	r0, [r6, #28]
   19bf0:	ldr	r1, [sp, #160]	; 0xa0
   19bf4:	ldr	r2, [sp, #356]	; 0x164
   19bf8:	eor	r0, ip, r0
   19bfc:	eor	r0, r0, r1
   19c00:	ldr	r1, [sp, #352]	; 0x160
   19c04:	str	r0, [r6, #28]
   19c08:	ldr	r0, [r6, #24]
   19c0c:	eor	r0, r7, r0
   19c10:	ldr	r7, [sp, #164]	; 0xa4
   19c14:	eor	r0, r0, r7
   19c18:	ldr	r7, [sp, #168]	; 0xa8
   19c1c:	str	r0, [r6, #24]
   19c20:	ldr	r0, [r6, #36]	; 0x24
   19c24:	eor	r0, sl, r0
   19c28:	eor	r0, r0, r7
   19c2c:	ldr	r7, [sp, #172]	; 0xac
   19c30:	str	r0, [r6, #36]	; 0x24
   19c34:	ldr	r0, [r6, #32]
   19c38:	eor	r0, r8, r0
   19c3c:	eor	r0, r0, r7
   19c40:	ldr	r7, [sp, #248]	; 0xf8
   19c44:	str	r0, [r6, #32]
   19c48:	ldr	r0, [sp, #260]	; 0x104
   19c4c:	eor	r0, r0, r7
   19c50:	eor	r0, r0, r2
   19c54:	ldr	r2, [sp, #252]	; 0xfc
   19c58:	str	r0, [r6, #20]
   19c5c:	ldr	r0, [sp, #264]	; 0x108
   19c60:	eor	r0, r0, r2
   19c64:	eor	r0, r0, r1
   19c68:	ldr	r1, [sp, #204]	; 0xcc
   19c6c:	str	r0, [r6, #16]
   19c70:	ldr	r0, [r6, #52]	; 0x34
   19c74:	ldr	r2, [sp, #316]	; 0x13c
   19c78:	eor	r0, r1, r0
   19c7c:	ldr	r1, [sp, #312]	; 0x138
   19c80:	eor	r0, r0, r3
   19c84:	ldr	r3, [sp, #212]	; 0xd4
   19c88:	str	r0, [r6, #52]	; 0x34
   19c8c:	ldr	r0, [r6, #48]	; 0x30
   19c90:	eor	r0, r3, r0
   19c94:	ldr	r3, [sp, #256]	; 0x100
   19c98:	eor	r0, r0, r3
   19c9c:	str	r0, [r6, #48]	; 0x30
   19ca0:	ldr	r0, [r6, #44]	; 0x2c
   19ca4:	eor	r0, r2, r0
   19ca8:	ldr	r2, [sp, #220]	; 0xdc
   19cac:	eor	r0, r0, r2
   19cb0:	ldr	r2, [sp, #268]	; 0x10c
   19cb4:	str	r0, [r6, #44]	; 0x2c
   19cb8:	ldr	r0, [r6, #40]	; 0x28
   19cbc:	eor	r0, r1, r0
   19cc0:	ldr	r1, [sp, #240]	; 0xf0
   19cc4:	eor	r0, r0, r1
   19cc8:	str	r0, [r6, #40]	; 0x28
   19ccc:	ldr	r1, [r6, #60]	; 0x3c
   19cd0:	ldr	r3, [sp, #396]	; 0x18c
   19cd4:	ldr	r0, [r6, #56]	; 0x38
   19cd8:	eor	r1, r2, r1
   19cdc:	ldr	r2, [sp, #392]	; 0x188
   19ce0:	eor	r1, r1, r3
   19ce4:	str	r1, [r6, #60]	; 0x3c
   19ce8:	ldr	r1, [sp, #244]	; 0xf4
   19cec:	eor	r0, r1, r0
   19cf0:	eor	r0, r0, r2
   19cf4:	str	r0, [r6, #56]	; 0x38
   19cf8:	sub	sp, fp, #28
   19cfc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d00:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19d04:	add	fp, sp, #28
   19d08:	sub	sp, sp, #68	; 0x44
   19d0c:	vmov.i32	q8, #0	; 0x00000000
   19d10:	mov	r9, sp
   19d14:	mov	sl, r1
   19d18:	mov	r6, r0
   19d1c:	mov	r0, #48	; 0x30
   19d20:	mvn	r7, #0
   19d24:	mov	r1, r9
   19d28:	add	r4, r9, #32
   19d2c:	add	r5, r9, #16
   19d30:	cmp	sl, #0
   19d34:	vst1.64	{d16-d17}, [r1], r0
   19d38:	vst1.64	{d16-d17}, [r4]
   19d3c:	vst1.64	{d16-d17}, [r5]
   19d40:	vst1.64	{d16-d17}, [r1]
   19d44:	beq	19d64 <__assert_fail@plt+0x8940>
   19d48:	ldr	r0, [r6, #228]	; 0xe4
   19d4c:	cmp	r0, r2
   19d50:	bhi	19d64 <__assert_fail@plt+0x8940>
   19d54:	add	r0, r6, #80	; 0x50
   19d58:	ldrd	r2, [r0]
   19d5c:	orrs	r1, r2, r3
   19d60:	beq	19d70 <__assert_fail@plt+0x894c>
   19d64:	mov	r0, r7
   19d68:	sub	sp, fp, #28
   19d6c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19d70:	add	r2, r6, #64	; 0x40
   19d74:	ldr	r1, [r6, #224]	; 0xe0
   19d78:	add	r3, r6, #72	; 0x48
   19d7c:	ldr	r8, [r2]
   19d80:	ldr	r7, [r2, #4]
   19d84:	adds	r8, r8, r1
   19d88:	adcs	r7, r7, #0
   19d8c:	str	r8, [r2]
   19d90:	add	r8, r6, #96	; 0x60
   19d94:	str	r7, [r2, #4]
   19d98:	ldm	r3, {r2, r7}
   19d9c:	adcs	r2, r2, #0
   19da0:	adc	r7, r7, #0
   19da4:	stm	r3, {r2, r7}
   19da8:	mvn	r3, #0
   19dac:	mov	r7, #0
   19db0:	ldrb	r2, [r6, #232]	; 0xe8
   19db4:	cmp	r2, #0
   19db8:	addne	r2, r6, #88	; 0x58
   19dbc:	strne	r3, [r2]
   19dc0:	strne	r3, [r2, #4]
   19dc4:	str	r3, [r0]
   19dc8:	str	r3, [r0, #4]
   19dcc:	add	r0, r8, r1
   19dd0:	rsb	r2, r1, #128	; 0x80
   19dd4:	mov	r1, #0
   19dd8:	bl	11334 <memset@plt>
   19ddc:	mov	r0, r6
   19de0:	mov	r1, r8
   19de4:	bl	14410 <__assert_fail@plt+0x2fec>
   19de8:	add	r1, r6, #32
   19dec:	mov	r2, #228	; 0xe4
   19df0:	add	r0, r6, #48	; 0x30
   19df4:	vld1.64	{d16-d17}, [r1]
   19df8:	add	r1, r6, #16
   19dfc:	vld1.64	{d20-d21}, [r6], r2
   19e00:	vld1.64	{d22-d23}, [r0]
   19e04:	mov	r0, #48	; 0x30
   19e08:	vld1.64	{d18-d19}, [r1]
   19e0c:	mov	r1, r9
   19e10:	vst1.64	{d20-d21}, [r1], r0
   19e14:	vst1.64	{d16-d17}, [r4]
   19e18:	mov	r0, sl
   19e1c:	vst1.64	{d22-d23}, [r1]
   19e20:	vst1.64	{d18-d19}, [r5]
   19e24:	mov	r1, r9
   19e28:	ldr	r2, [r6]
   19e2c:	bl	111c0 <memcpy@plt>
   19e30:	movw	r0, #16888	; 0x41f8
   19e34:	mov	r1, #0
   19e38:	mov	r2, #64	; 0x40
   19e3c:	movt	r0, #3
   19e40:	ldr	r3, [r0]
   19e44:	mov	r0, r9
   19e48:	blx	r3
   19e4c:	mov	r0, r7
   19e50:	sub	sp, fp, #28
   19e54:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19e58:	nop	{0}
   19e5c:	nop	{0}
   19e60:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   19e64:	add	fp, sp, #28
   19e68:	sub	sp, sp, #388	; 0x184
   19e6c:	mov	r9, r3
   19e70:	mov	r3, r0
   19e74:	mov	r6, r1
   19e78:	mvn	r0, #0
   19e7c:	cmp	r9, #0
   19e80:	mov	r1, r9
   19e84:	movwne	r1, #1
   19e88:	cmp	r3, #0
   19e8c:	beq	19ec4 <__assert_fail@plt+0x8aa0>
   19e90:	mov	r7, r2
   19e94:	clz	r2, r2
   19e98:	lsr	r2, r2, #5
   19e9c:	ands	r1, r2, r1
   19ea0:	bne	19ec4 <__assert_fail@plt+0x8aa0>
   19ea4:	ldr	r5, [fp, #12]
   19ea8:	cmp	r5, #0
   19eac:	mov	r1, r5
   19eb0:	movwne	r1, #1
   19eb4:	cmp	r5, #64	; 0x40
   19eb8:	subls	r2, r6, #1
   19ebc:	cmpls	r2, #63	; 0x3f
   19ec0:	bls	19ecc <__assert_fail@plt+0x8aa8>
   19ec4:	sub	sp, fp, #28
   19ec8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   19ecc:	ldr	lr, [fp, #8]
   19ed0:	clz	r2, lr
   19ed4:	lsr	r2, r2, #5
   19ed8:	ands	r1, r2, r1
   19edc:	bne	19ec4 <__assert_fail@plt+0x8aa0>
   19ee0:	add	sl, sp, #16
   19ee4:	cmp	r5, #0
   19ee8:	add	r8, sl, #8
   19eec:	add	r1, sl, #24
   19ef0:	add	ip, sl, #40	; 0x28
   19ef4:	add	r2, sl, #56	; 0x38
   19ef8:	add	r4, sl, #64	; 0x40
   19efc:	beq	1a018 <__assert_fail@plt+0x8bf4>
   19f00:	cmp	lr, #0
   19f04:	beq	19ec4 <__assert_fail@plt+0x8aa0>
   19f08:	str	r1, [sp, #12]
   19f0c:	sub	r1, r5, #1
   19f10:	cmp	r1, #63	; 0x3f
   19f14:	bhi	19ec4 <__assert_fail@plt+0x8aa0>
   19f18:	str	r2, [sp, #8]
   19f1c:	mov	r0, r4
   19f20:	mov	r1, #0
   19f24:	mov	r2, #176	; 0xb0
   19f28:	str	r3, [sp, #4]
   19f2c:	str	ip, [sp]
   19f30:	bl	11334 <memset@plt>
   19f34:	movw	r0, #58983	; 0xe667
   19f38:	add	r1, pc, #912	; 0x390
   19f3c:	movw	r2, #51464	; 0xc908
   19f40:	movw	r3, #52505	; 0xcd19
   19f44:	movt	r0, #27145	; 0x6a09
   19f48:	vld1.64	{d16-d17}, [r1 :128]
   19f4c:	uxtb	r1, r6
   19f50:	movt	r2, #62396	; 0xf3bc
   19f54:	movt	r3, #23520	; 0x5be0
   19f58:	str	r0, [sp, #20]
   19f5c:	uxtb	r0, r5
   19f60:	orr	r0, r1, r0, lsl #8
   19f64:	orr	r0, r0, #65536	; 0x10000
   19f68:	orr	r0, r0, #16777216	; 0x1000000
   19f6c:	eor	r0, r0, r2
   19f70:	str	r0, [sp, #16]
   19f74:	add	r0, pc, #868	; 0x364
   19f78:	vst1.64	{d16-d17}, [r8]
   19f7c:	sub	r8, fp, #160	; 0xa0
   19f80:	vld1.64	{d18-d19}, [r0 :128]
   19f84:	add	r0, pc, #868	; 0x364
   19f88:	ldr	r2, [sp, #8]
   19f8c:	vld1.64	{d16-d17}, [r0 :128]
   19f90:	ldr	r0, [sp, #12]
   19f94:	vst1.64	{d18-d19}, [r0]
   19f98:	ldr	r0, [sp]
   19f9c:	vst1.64	{d16-d17}, [r0]
   19fa0:	movw	r0, #8569	; 0x2179
   19fa4:	movt	r0, #4990	; 0x137e
   19fa8:	stm	r2, {r0, r3}
   19fac:	str	r1, [sp, #244]	; 0xf4
   19fb0:	add	r0, r8, r5
   19fb4:	rsb	r2, r5, #128	; 0x80
   19fb8:	mov	r1, #0
   19fbc:	bl	11334 <memset@plt>
   19fc0:	ldr	r1, [fp, #8]
   19fc4:	mov	r0, r8
   19fc8:	mov	r2, r5
   19fcc:	bl	111c0 <memcpy@plt>
   19fd0:	add	r0, sl, #96	; 0x60
   19fd4:	mov	r1, r8
   19fd8:	mov	r2, #128	; 0x80
   19fdc:	mov	r5, #128	; 0x80
   19fe0:	bl	111c0 <memcpy@plt>
   19fe4:	movw	r0, #16888	; 0x41f8
   19fe8:	str	r5, [sp, #240]	; 0xf0
   19fec:	mov	r1, #0
   19ff0:	mov	r2, #128	; 0x80
   19ff4:	movt	r0, #3
   19ff8:	ldr	r3, [r0]
   19ffc:	mov	r0, r8
   1a000:	blx	r3
   1a004:	add	r8, sl, #72	; 0x48
   1a008:	cmp	r9, #0
   1a00c:	str	r6, [sp, #12]
   1a010:	bne	1a0b4 <__assert_fail@plt+0x8c90>
   1a014:	b	1a1b0 <__assert_fail@plt+0x8d8c>
   1a018:	str	r1, [sp, #12]
   1a01c:	str	r2, [sp, #8]
   1a020:	mov	r0, r4
   1a024:	mov	r1, #0
   1a028:	mov	r2, #176	; 0xb0
   1a02c:	str	r3, [sp, #4]
   1a030:	mov	r5, ip
   1a034:	bl	11334 <memset@plt>
   1a038:	movw	r0, #58983	; 0xe667
   1a03c:	add	r1, pc, #652	; 0x28c
   1a040:	movw	r2, #51464	; 0xc908
   1a044:	movw	r3, #52505	; 0xcd19
   1a048:	movt	r0, #27145	; 0x6a09
   1a04c:	vld1.64	{d16-d17}, [r1 :128]
   1a050:	movt	r2, #62396	; 0xf3bc
   1a054:	movt	r3, #23520	; 0x5be0
   1a058:	str	r0, [sp, #20]
   1a05c:	uxtb	r0, r6
   1a060:	orr	r1, r0, #65536	; 0x10000
   1a064:	orr	r1, r1, #16777216	; 0x1000000
   1a068:	eor	r1, r1, r2
   1a06c:	movw	r2, #8569	; 0x2179
   1a070:	str	r1, [sp, #16]
   1a074:	add	r1, pc, #612	; 0x264
   1a078:	vst1.64	{d16-d17}, [r8]
   1a07c:	movt	r2, #4990	; 0x137e
   1a080:	vld1.64	{d18-d19}, [r1 :128]
   1a084:	add	r1, pc, #612	; 0x264
   1a088:	vld1.64	{d16-d17}, [r1 :128]
   1a08c:	ldr	r1, [sp, #12]
   1a090:	vst1.64	{d18-d19}, [r1]
   1a094:	ldr	r1, [sp, #8]
   1a098:	vst1.64	{d16-d17}, [r5]
   1a09c:	strd	r2, [r1]
   1a0a0:	str	r0, [sp, #244]	; 0xf4
   1a0a4:	add	r8, sl, #72	; 0x48
   1a0a8:	cmp	r9, #0
   1a0ac:	str	r6, [sp, #12]
   1a0b0:	beq	1a1b0 <__assert_fail@plt+0x8d8c>
   1a0b4:	ldr	r1, [sp, #240]	; 0xf0
   1a0b8:	rsb	r5, r1, #128	; 0x80
   1a0bc:	cmp	r5, r9
   1a0c0:	bcs	1a18c <__assert_fail@plt+0x8d68>
   1a0c4:	mov	r0, #0
   1a0c8:	add	r6, sl, #96	; 0x60
   1a0cc:	str	r1, [sp, #8]
   1a0d0:	mov	r2, r5
   1a0d4:	str	r0, [sp, #240]	; 0xf0
   1a0d8:	add	r0, r6, r1
   1a0dc:	mov	r1, r7
   1a0e0:	bl	111c0 <memcpy@plt>
   1a0e4:	ldrd	r0, [r4]
   1a0e8:	adds	r0, r0, #128	; 0x80
   1a0ec:	adcs	r1, r1, #0
   1a0f0:	strd	r0, [r4]
   1a0f4:	ldrd	r0, [r8]
   1a0f8:	adcs	r0, r0, #0
   1a0fc:	adc	r1, r1, #0
   1a100:	strd	r0, [r8]
   1a104:	mov	r0, sl
   1a108:	mov	r1, r6
   1a10c:	bl	14410 <__assert_fail@plt+0x2fec>
   1a110:	sub	r6, r9, r5
   1a114:	add	r7, r7, r5
   1a118:	cmp	r6, #129	; 0x81
   1a11c:	bcc	1a188 <__assert_fail@plt+0x8d64>
   1a120:	ldr	r0, [sp, #8]
   1a124:	add	r5, sp, #16
   1a128:	add	r9, r0, r9
   1a12c:	movw	r0, #257	; 0x101
   1a130:	sub	r0, r9, r0
   1a134:	str	r0, [sp, #8]
   1a138:	ldrd	r0, [r4]
   1a13c:	adds	r0, r0, #128	; 0x80
   1a140:	adcs	r1, r1, #0
   1a144:	strd	r0, [r4]
   1a148:	ldrd	r0, [r8]
   1a14c:	adcs	r0, r0, #0
   1a150:	adc	r1, r1, #0
   1a154:	strd	r0, [r8]
   1a158:	mov	r0, r5
   1a15c:	mov	r1, r7
   1a160:	bl	14410 <__assert_fail@plt+0x2fec>
   1a164:	sub	r6, r6, #128	; 0x80
   1a168:	add	r7, r7, #128	; 0x80
   1a16c:	cmp	r6, #128	; 0x80
   1a170:	bhi	1a138 <__assert_fail@plt+0x8d14>
   1a174:	ldr	r0, [sp, #8]
   1a178:	bic	r0, r0, #127	; 0x7f
   1a17c:	sub	r0, r9, r0
   1a180:	sub	r9, r0, #256	; 0x100
   1a184:	b	1a18c <__assert_fail@plt+0x8d68>
   1a188:	mov	r9, r6
   1a18c:	ldr	r0, [sp, #240]	; 0xf0
   1a190:	mov	r1, r7
   1a194:	mov	r2, r9
   1a198:	add	r0, sl, r0
   1a19c:	add	r0, r0, #96	; 0x60
   1a1a0:	bl	111c0 <memcpy@plt>
   1a1a4:	ldr	r0, [sp, #240]	; 0xf0
   1a1a8:	add	r0, r0, r9
   1a1ac:	str	r0, [sp, #240]	; 0xf0
   1a1b0:	vmov.i32	q8, #0	; 0x00000000
   1a1b4:	sub	r6, fp, #160	; 0xa0
   1a1b8:	mov	r0, #48	; 0x30
   1a1bc:	mov	r1, r6
   1a1c0:	add	r5, r6, #32
   1a1c4:	add	r7, r6, #16
   1a1c8:	vst1.64	{d16-d17}, [r1], r0
   1a1cc:	ldr	r0, [sp, #244]	; 0xf4
   1a1d0:	vst1.64	{d16-d17}, [r5]
   1a1d4:	vst1.64	{d16-d17}, [r7]
   1a1d8:	vst1.64	{d16-d17}, [r1]
   1a1dc:	ldr	r1, [sp, #12]
   1a1e0:	cmp	r0, r1
   1a1e4:	bhi	1a2c0 <__assert_fail@plt+0x8e9c>
   1a1e8:	add	r0, sl, #80	; 0x50
   1a1ec:	ldrd	r2, [r0]
   1a1f0:	orrs	r1, r2, r3
   1a1f4:	bne	1a2c0 <__assert_fail@plt+0x8e9c>
   1a1f8:	ldrd	r2, [r4]
   1a1fc:	ldr	r1, [sp, #240]	; 0xf0
   1a200:	adds	r2, r2, r1
   1a204:	adcs	r3, r3, #0
   1a208:	strd	r2, [r4]
   1a20c:	add	r4, sl, #96	; 0x60
   1a210:	ldrd	r2, [r8]
   1a214:	adcs	r2, r2, #0
   1a218:	adc	r3, r3, #0
   1a21c:	strd	r2, [r8]
   1a220:	mvn	r3, #0
   1a224:	ldrb	r2, [sp, #248]	; 0xf8
   1a228:	cmp	r2, #0
   1a22c:	addne	r2, sl, #88	; 0x58
   1a230:	strne	r3, [r2]
   1a234:	strne	r3, [r2, #4]
   1a238:	str	r3, [r0]
   1a23c:	str	r3, [r0, #4]
   1a240:	add	r0, r4, r1
   1a244:	rsb	r2, r1, #128	; 0x80
   1a248:	mov	r1, #0
   1a24c:	bl	11334 <memset@plt>
   1a250:	mov	r0, sl
   1a254:	mov	r1, r4
   1a258:	bl	14410 <__assert_fail@plt+0x2fec>
   1a25c:	add	r1, sl, #32
   1a260:	mov	r2, #228	; 0xe4
   1a264:	add	r0, sl, #48	; 0x30
   1a268:	vld1.64	{d16-d17}, [r1]
   1a26c:	add	r1, sl, #16
   1a270:	vld1.64	{d20-d21}, [sl], r2
   1a274:	vld1.64	{d22-d23}, [r0]
   1a278:	mov	r0, #48	; 0x30
   1a27c:	vld1.64	{d18-d19}, [r1]
   1a280:	mov	r1, r6
   1a284:	ldr	r2, [sl]
   1a288:	vst1.64	{d20-d21}, [r1], r0
   1a28c:	ldr	r0, [sp, #4]
   1a290:	vst1.64	{d16-d17}, [r5]
   1a294:	vst1.64	{d22-d23}, [r1]
   1a298:	mov	r1, r6
   1a29c:	vst1.64	{d18-d19}, [r7]
   1a2a0:	bl	111c0 <memcpy@plt>
   1a2a4:	movw	r0, #16888	; 0x41f8
   1a2a8:	mov	r1, #0
   1a2ac:	mov	r2, #64	; 0x40
   1a2b0:	movt	r0, #3
   1a2b4:	ldr	r3, [r0]
   1a2b8:	mov	r0, r6
   1a2bc:	blx	r3
   1a2c0:	mov	r0, #0
   1a2c4:	sub	sp, fp, #28
   1a2c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a2cc:	nop	{0}
   1a2d0:	strbhi	sl, [sl], #1851	; 0x73b
   1a2d4:	bllt	1a05cf0 <optarg@@GLIBC_2.4+0x19beb60>
   1a2d8:	vcmla.f32	d15, d4, d27[0], #90
   1a2dc:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1a2e0:	svcpl	0x001d36f1
   1a2e4:	strbge	pc, [pc, #-1338]	; 19db2 <__assert_fail@plt+0x898e>	; <UNPREDICTABLE>
   1a2e8:	sfmge	f0, 3, [r6, #836]!	; 0x344
   1a2ec:	tstpl	lr, pc, ror r2
   1a2f0:	blcs	fb5374 <optarg@@GLIBC_2.4+0xf6e1e4>
   1a2f4:	blls	17452c <optarg@@GLIBC_2.4+0x12d39c>
   1a2f8:	blx	10898ae <optarg@@GLIBC_2.4+0x104271e>
   1a2fc:	svcne	0x0083d9ab
   1a300:	b	19e60 <__assert_fail@plt+0x8a3c>
   1a304:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1a308:	add	fp, sp, #24
   1a30c:	sub	sp, sp, #248	; 0xf8
   1a310:	mov	r7, r0
   1a314:	mov	r0, #32768	; 0x8000
   1a318:	mov	r9, r2
   1a31c:	mov	r8, r1
   1a320:	bl	32610 <__assert_fail@plt+0x211ec>
   1a324:	cmp	r0, #0
   1a328:	beq	1a394 <__assert_fail@plt+0x8f70>
   1a32c:	mov	r4, sp
   1a330:	mov	r5, r0
   1a334:	mov	r1, r9
   1a338:	mov	r0, r4
   1a33c:	bl	14070 <__assert_fail@plt+0x2c4c>
   1a340:	b	1a354 <__assert_fail@plt+0x8f30>
   1a344:	mov	r0, r4
   1a348:	mov	r1, r5
   1a34c:	mov	r2, #32768	; 0x8000
   1a350:	bl	142e0 <__assert_fail@plt+0x2ebc>
   1a354:	mov	r6, #0
   1a358:	add	r0, r5, r6
   1a35c:	rsb	r2, r6, #32768	; 0x8000
   1a360:	mov	r1, #1
   1a364:	mov	r3, r7
   1a368:	bl	11238 <fread@plt>
   1a36c:	add	r6, r0, r6
   1a370:	cmp	r6, #32768	; 0x8000
   1a374:	beq	1a344 <__assert_fail@plt+0x8f20>
   1a378:	cmp	r0, #0
   1a37c:	beq	1a3a4 <__assert_fail@plt+0x8f80>
   1a380:	mov	r0, r7
   1a384:	bl	112d4 <feof@plt>
   1a388:	cmp	r0, #0
   1a38c:	beq	1a358 <__assert_fail@plt+0x8f34>
   1a390:	b	1a3b8 <__assert_fail@plt+0x8f94>
   1a394:	mvn	r4, #0
   1a398:	mov	r0, r4
   1a39c:	sub	sp, fp, #24
   1a3a0:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a3a4:	mov	r0, r7
   1a3a8:	bl	111a8 <ferror@plt>
   1a3ac:	mvn	r4, #0
   1a3b0:	cmp	r0, #0
   1a3b4:	bne	1a3e4 <__assert_fail@plt+0x8fc0>
   1a3b8:	cmp	r6, #0
   1a3bc:	beq	1a3d0 <__assert_fail@plt+0x8fac>
   1a3c0:	mov	r0, sp
   1a3c4:	mov	r1, r5
   1a3c8:	mov	r2, r6
   1a3cc:	bl	142e0 <__assert_fail@plt+0x2ebc>
   1a3d0:	mov	r0, sp
   1a3d4:	mov	r1, r8
   1a3d8:	mov	r2, r9
   1a3dc:	bl	19d00 <__assert_fail@plt+0x88dc>
   1a3e0:	mov	r4, #0
   1a3e4:	mov	r0, r5
   1a3e8:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1a3ec:	mov	r0, r4
   1a3f0:	sub	sp, fp, #24
   1a3f4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1a3f8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a3fc:	add	fp, sp, #28
   1a400:	sub	sp, sp, #4
   1a404:	mov	r7, r0
   1a408:	mov	r0, #32768	; 0x8000
   1a40c:	mov	r5, r2
   1a410:	mov	r9, r1
   1a414:	bl	32610 <__assert_fail@plt+0x211ec>
   1a418:	cmp	r0, #0
   1a41c:	beq	1a4d0 <__assert_fail@plt+0x90ac>
   1a420:	str	r5, [sp]
   1a424:	mov	r4, r0
   1a428:	mov	r5, #0
   1a42c:	mov	sl, #0
   1a430:	mov	r6, #0
   1a434:	mov	r8, #0
   1a438:	add	r0, r4, r8
   1a43c:	rsb	r2, r8, #32768	; 0x8000
   1a440:	mov	r1, #1
   1a444:	mov	r3, r7
   1a448:	bl	113e8 <fread_unlocked@plt>
   1a44c:	add	r8, r0, r8
   1a450:	cmp	r8, #32768	; 0x8000
   1a454:	beq	1a470 <__assert_fail@plt+0x904c>
   1a458:	ldr	r1, [r7]
   1a45c:	cmp	r0, #0
   1a460:	beq	1a4e0 <__assert_fail@plt+0x90bc>
   1a464:	tst	r1, #16
   1a468:	beq	1a438 <__assert_fail@plt+0x9014>
   1a46c:	b	1a4ec <__assert_fail@plt+0x90c8>
   1a470:	mov	r0, #0
   1a474:	mov	r1, r4
   1a478:	lsr	r3, r5, #1
   1a47c:	ldrb	r2, [r1, r0]!
   1a480:	add	r3, r3, r5, lsl #15
   1a484:	add	r0, r0, #2
   1a488:	cmp	r0, #32768	; 0x8000
   1a48c:	ldrb	r1, [r1, #1]
   1a490:	add	r2, r3, r2
   1a494:	uxth	r2, r2
   1a498:	lsr	r3, r2, #1
   1a49c:	orr	r2, r3, r2, lsl #15
   1a4a0:	add	r1, r2, r1
   1a4a4:	uxth	r5, r1
   1a4a8:	bne	1a474 <__assert_fail@plt+0x9050>
   1a4ac:	movw	r0, #32768	; 0x8000
   1a4b0:	mvn	r1, r6
   1a4b4:	movt	r0, #65535	; 0xffff
   1a4b8:	eor	r0, sl, r0
   1a4bc:	orrs	r0, r0, r1
   1a4c0:	beq	1a580 <__assert_fail@plt+0x915c>
   1a4c4:	adds	sl, sl, #32768	; 0x8000
   1a4c8:	adc	r6, r6, #0
   1a4cc:	b	1a434 <__assert_fail@plt+0x9010>
   1a4d0:	mvn	r7, #0
   1a4d4:	mov	r0, r7
   1a4d8:	sub	sp, fp, #28
   1a4dc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a4e0:	mvn	r7, #0
   1a4e4:	tst	r1, #32
   1a4e8:	bne	1a5a0 <__assert_fail@plt+0x917c>
   1a4ec:	cmp	r8, #0
   1a4f0:	beq	1a56c <__assert_fail@plt+0x9148>
   1a4f4:	and	ip, r8, #1
   1a4f8:	cmp	r8, #1
   1a4fc:	bne	1a510 <__assert_fail@plt+0x90ec>
   1a500:	mov	r1, #0
   1a504:	cmp	ip, #0
   1a508:	bne	1a558 <__assert_fail@plt+0x9134>
   1a50c:	b	1a56c <__assert_fail@plt+0x9148>
   1a510:	sub	r2, r8, ip
   1a514:	mov	r1, #0
   1a518:	mov	r3, r4
   1a51c:	lsr	r0, r5, #1
   1a520:	ldrb	r7, [r3, r1]!
   1a524:	add	r0, r0, r5, lsl #15
   1a528:	add	r1, r1, #2
   1a52c:	cmp	r2, r1
   1a530:	ldrb	r3, [r3, #1]
   1a534:	add	r0, r0, r7
   1a538:	uxth	r0, r0
   1a53c:	lsr	r7, r0, #1
   1a540:	orr	r0, r7, r0, lsl #15
   1a544:	add	r0, r0, r3
   1a548:	uxth	r5, r0
   1a54c:	bne	1a518 <__assert_fail@plt+0x90f4>
   1a550:	cmp	ip, #0
   1a554:	beq	1a56c <__assert_fail@plt+0x9148>
   1a558:	ldrb	r0, [r4, r1]
   1a55c:	lsr	r1, r5, #1
   1a560:	add	r1, r1, r5, lsl #15
   1a564:	add	r0, r1, r0
   1a568:	uxth	r5, r0
   1a56c:	adds	r0, sl, r8
   1a570:	mov	r7, #0
   1a574:	adcs	r1, r6, #0
   1a578:	adcs	r2, r7, #0
   1a57c:	beq	1a594 <__assert_fail@plt+0x9170>
   1a580:	bl	11304 <__errno_location@plt>
   1a584:	mov	r1, #75	; 0x4b
   1a588:	mvn	r7, #0
   1a58c:	str	r1, [r0]
   1a590:	b	1a5a0 <__assert_fail@plt+0x917c>
   1a594:	ldr	r2, [sp]
   1a598:	str	r5, [r9]
   1a59c:	strd	r0, [r2]
   1a5a0:	mov	r0, r4
   1a5a4:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1a5a8:	mov	r0, r7
   1a5ac:	sub	sp, fp, #28
   1a5b0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a5b4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1a5b8:	add	fp, sp, #28
   1a5bc:	sub	sp, sp, #60	; 0x3c
   1a5c0:	mov	r7, r0
   1a5c4:	mov	r0, #32768	; 0x8000
   1a5c8:	mov	r4, r2
   1a5cc:	mov	r5, r1
   1a5d0:	bl	32610 <__assert_fail@plt+0x211ec>
   1a5d4:	cmp	r0, #0
   1a5d8:	beq	1a710 <__assert_fail@plt+0x92ec>
   1a5dc:	mov	sl, r0
   1a5e0:	mov	r0, #0
   1a5e4:	str	r4, [sp, #12]
   1a5e8:	add	r4, sp, #28
   1a5ec:	add	r6, sp, #32
   1a5f0:	add	r9, sp, #36	; 0x24
   1a5f4:	mov	r8, #0
   1a5f8:	str	r5, [sp, #8]
   1a5fc:	str	r0, [sp, #20]
   1a600:	mov	r0, #0
   1a604:	str	r0, [sp, #16]
   1a608:	mov	r1, #0
   1a60c:	mov	r5, r1
   1a610:	add	r0, sl, r1
   1a614:	rsb	r2, r1, #32768	; 0x8000
   1a618:	mov	r1, #1
   1a61c:	mov	r3, r7
   1a620:	bl	113e8 <fread_unlocked@plt>
   1a624:	add	r1, r0, r5
   1a628:	cmp	r1, #32768	; 0x8000
   1a62c:	beq	1a648 <__assert_fail@plt+0x9224>
   1a630:	ldr	r2, [r7]
   1a634:	cmp	r0, #0
   1a638:	beq	1a720 <__assert_fail@plt+0x92fc>
   1a63c:	tst	r2, #16
   1a640:	beq	1a60c <__assert_fail@plt+0x91e8>
   1a644:	b	1a72c <__assert_fail@plt+0x9308>
   1a648:	mov	r0, #0
   1a64c:	add	r5, sp, #24
   1a650:	vdup.32	q8, r0
   1a654:	vmov.32	d16[0], r8
   1a658:	mov	r1, sl
   1a65c:	ldr	r2, [r1, r0]!
   1a660:	add	r0, r0, #16
   1a664:	cmp	r0, #32768	; 0x8000
   1a668:	str	r2, [sp, #24]
   1a66c:	ldr	r2, [r1, #4]
   1a670:	ldr	r3, [r1, #8]
   1a674:	ldr	r1, [r1, #12]
   1a678:	vld1.32	{d18[0]}, [r5 :32]
   1a67c:	str	r2, [sp, #36]	; 0x24
   1a680:	str	r3, [sp, #32]
   1a684:	str	r1, [sp, #28]
   1a688:	vld1.32	{d19[0]}, [r9 :32]
   1a68c:	vld1.32	{d20[0]}, [r6 :32]
   1a690:	vmovl.u8	q11, d18
   1a694:	vld1.32	{d18[0]}, [r4 :32]
   1a698:	vmovl.u16	q11, d22
   1a69c:	vmovl.u8	q12, d19
   1a6a0:	vmovl.u8	q10, d20
   1a6a4:	vadd.i32	q8, q8, q11
   1a6a8:	vmovl.u16	q11, d24
   1a6ac:	vmovl.u8	q9, d18
   1a6b0:	vmovl.u16	q10, d20
   1a6b4:	vadd.i32	q8, q8, q11
   1a6b8:	vmovl.u16	q9, d18
   1a6bc:	vadd.i32	q8, q8, q10
   1a6c0:	vadd.i32	q8, q8, q9
   1a6c4:	bne	1a658 <__assert_fail@plt+0x9234>
   1a6c8:	ldr	r3, [sp, #16]
   1a6cc:	ldr	r2, [sp, #20]
   1a6d0:	movw	r0, #32768	; 0x8000
   1a6d4:	movt	r0, #65535	; 0xffff
   1a6d8:	eor	r0, r2, r0
   1a6dc:	mvn	r1, r3
   1a6e0:	orrs	r0, r0, r1
   1a6e4:	beq	1a884 <__assert_fail@plt+0x9460>
   1a6e8:	vext.8	q9, q8, q8, #8
   1a6ec:	adds	r2, r2, #32768	; 0x8000
   1a6f0:	adc	r3, r3, #0
   1a6f4:	str	r2, [sp, #20]
   1a6f8:	str	r3, [sp, #16]
   1a6fc:	vadd.i32	q8, q8, q9
   1a700:	vdup.32	q9, d16[1]
   1a704:	vadd.i32	q8, q8, q9
   1a708:	vmov.32	r8, d16[0]
   1a70c:	b	1a608 <__assert_fail@plt+0x91e4>
   1a710:	mvn	r7, #0
   1a714:	mov	r0, r7
   1a718:	sub	sp, fp, #28
   1a71c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a720:	mvn	r7, #0
   1a724:	tst	r2, #32
   1a728:	bne	1a8b8 <__assert_fail@plt+0x9494>
   1a72c:	cmp	r1, #0
   1a730:	beq	1a868 <__assert_fail@plt+0x9444>
   1a734:	mov	r3, #0
   1a738:	cmp	r1, #3
   1a73c:	bls	1a84c <__assert_fail@plt+0x9428>
   1a740:	mov	r3, #0
   1a744:	bic	r7, r1, #3
   1a748:	mov	r2, #1
   1a74c:	vdup.32	q8, r3
   1a750:	sub	r6, r7, #4
   1a754:	add	r2, r2, r6, lsr #2
   1a758:	cmp	r6, #12
   1a75c:	and	r4, r2, #3
   1a760:	stm	sp, {r4, r7}
   1a764:	vmov.32	d16[0], r8
   1a768:	bcc	1a7f4 <__assert_fail@plt+0x93d0>
   1a76c:	sub	r6, r4, r2
   1a770:	mov	r3, #0
   1a774:	sub	r9, fp, #40	; 0x28
   1a778:	sub	lr, fp, #36	; 0x24
   1a77c:	sub	r8, fp, #32
   1a780:	mov	r4, sl
   1a784:	add	r2, sp, #44	; 0x2c
   1a788:	adds	r6, r6, #4
   1a78c:	ldr	ip, [r4, r3]!
   1a790:	add	r3, r3, #16
   1a794:	str	ip, [sp, #44]	; 0x2c
   1a798:	ldr	r7, [r4, #4]
   1a79c:	ldr	ip, [r4, #8]
   1a7a0:	ldr	r4, [r4, #12]
   1a7a4:	vld1.32	{d18[0]}, [r2 :32]
   1a7a8:	str	r7, [fp, #-32]	; 0xffffffe0
   1a7ac:	str	ip, [fp, #-36]	; 0xffffffdc
   1a7b0:	str	r4, [fp, #-40]	; 0xffffffd8
   1a7b4:	vld1.32	{d19[0]}, [r8 :32]
   1a7b8:	vld1.32	{d20[0]}, [lr :32]
   1a7bc:	vmovl.u8	q11, d18
   1a7c0:	vld1.32	{d18[0]}, [r9 :32]
   1a7c4:	vmovl.u16	q11, d22
   1a7c8:	vmovl.u8	q12, d19
   1a7cc:	vmovl.u8	q10, d20
   1a7d0:	vadd.i32	q8, q8, q11
   1a7d4:	vmovl.u16	q11, d24
   1a7d8:	vmovl.u8	q9, d18
   1a7dc:	vmovl.u16	q10, d20
   1a7e0:	vadd.i32	q8, q8, q11
   1a7e4:	vmovl.u16	q9, d18
   1a7e8:	vadd.i32	q8, q8, q10
   1a7ec:	vadd.i32	q8, q8, q9
   1a7f0:	bne	1a780 <__assert_fail@plt+0x935c>
   1a7f4:	ldr	r7, [sp]
   1a7f8:	cmp	r7, #0
   1a7fc:	beq	1a82c <__assert_fail@plt+0x9408>
   1a800:	add	r2, sl, r3
   1a804:	rsb	r3, r7, #0
   1a808:	add	r7, sp, #40	; 0x28
   1a80c:	ldr	r6, [r2], #4
   1a810:	adds	r3, r3, #1
   1a814:	str	r6, [sp, #40]	; 0x28
   1a818:	vld1.32	{d18[0]}, [r7 :32]
   1a81c:	vmovl.u8	q9, d18
   1a820:	vmovl.u16	q9, d18
   1a824:	vadd.i32	q8, q8, q9
   1a828:	bcc	1a80c <__assert_fail@plt+0x93e8>
   1a82c:	vext.8	q9, q8, q8, #8
   1a830:	ldr	r3, [sp, #4]
   1a834:	vadd.i32	q8, q8, q9
   1a838:	cmp	r1, r3
   1a83c:	vdup.32	q9, d16[1]
   1a840:	vadd.i32	q8, q8, q9
   1a844:	vmov.32	r8, d16[0]
   1a848:	beq	1a868 <__assert_fail@plt+0x9444>
   1a84c:	sub	r0, r0, r3
   1a850:	add	r2, sl, r3
   1a854:	add	r0, r0, r5
   1a858:	ldrb	r3, [r2], #1
   1a85c:	subs	r0, r0, #1
   1a860:	add	r8, r8, r3
   1a864:	bne	1a858 <__assert_fail@plt+0x9434>
   1a868:	ldr	r0, [sp, #20]
   1a86c:	mov	r7, #0
   1a870:	adds	r0, r0, r1
   1a874:	ldr	r1, [sp, #16]
   1a878:	adcs	r1, r1, #0
   1a87c:	adcs	r2, r7, #0
   1a880:	beq	1a898 <__assert_fail@plt+0x9474>
   1a884:	bl	11304 <__errno_location@plt>
   1a888:	mov	r1, #75	; 0x4b
   1a88c:	mvn	r7, #0
   1a890:	str	r1, [r0]
   1a894:	b	1a8b8 <__assert_fail@plt+0x9494>
   1a898:	lsr	r2, r8, #16
   1a89c:	uxtah	r2, r2, r8
   1a8a0:	lsr	r3, r2, #16
   1a8a4:	uxtah	r2, r3, r2
   1a8a8:	ldr	r3, [sp, #8]
   1a8ac:	str	r2, [r3]
   1a8b0:	ldr	r2, [sp, #12]
   1a8b4:	strd	r0, [r2]
   1a8b8:	mov	r0, sl
   1a8bc:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1a8c0:	mov	r0, r7
   1a8c4:	sub	sp, fp, #28
   1a8c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1a8cc:	push	{r4, r5, r6, r7, fp, lr}
   1a8d0:	add	fp, sp, #16
   1a8d4:	sub	sp, sp, #672	; 0x2a0
   1a8d8:	mov	r4, r0
   1a8dc:	ldr	r5, [r2]
   1a8e0:	mov	r2, #1
   1a8e4:	mov	r0, #0
   1a8e8:	mov	r1, #1024	; 0x400
   1a8ec:	mov	r3, #0
   1a8f0:	str	r2, [sp]
   1a8f4:	stmib	sp, {r0, r1}
   1a8f8:	str	r0, [sp, #12]
   1a8fc:	ldr	r0, [fp, #16]
   1a900:	ldr	r1, [fp, #20]
   1a904:	add	r2, sp, #20
   1a908:	bl	2dad0 <__assert_fail@plt+0x1c6ac>
   1a90c:	movw	r1, #16892	; 0x41fc
   1a910:	mov	r3, r0
   1a914:	mov	r0, #1
   1a918:	mov	r2, r5
   1a91c:	movt	r1, #3
   1a920:	bl	11340 <__printf_chk@plt>
   1a924:	ldr	r0, [fp, #12]
   1a928:	cmp	r0, #0
   1a92c:	beq	1a944 <__assert_fail@plt+0x9520>
   1a930:	movw	r1, #25237	; 0x6295
   1a934:	mov	r0, #1
   1a938:	mov	r2, r4
   1a93c:	movt	r1, #3
   1a940:	bl	11340 <__printf_chk@plt>
   1a944:	movw	r0, #29068	; 0x718c
   1a948:	ldr	r1, [fp, #8]
   1a94c:	movt	r0, #4
   1a950:	ldr	r0, [r0]
   1a954:	ldr	r2, [r0, #20]
   1a958:	ldr	r3, [r0, #24]
   1a95c:	cmp	r2, r3
   1a960:	addcc	r3, r2, #1
   1a964:	strcc	r3, [r0, #20]
   1a968:	strbcc	r1, [r2]
   1a96c:	subcc	sp, fp, #16
   1a970:	popcc	{r4, r5, r6, r7, fp, pc}
   1a974:	bl	11388 <__overflow@plt>
   1a978:	sub	sp, fp, #16
   1a97c:	pop	{r4, r5, r6, r7, fp, pc}
   1a980:	push	{r4, r5, r6, r7, fp, lr}
   1a984:	add	fp, sp, #16
   1a988:	sub	sp, sp, #672	; 0x2a0
   1a98c:	mov	r4, r0
   1a990:	ldr	r5, [r2]
   1a994:	mov	r2, #1
   1a998:	mov	r0, #0
   1a99c:	mov	r1, #512	; 0x200
   1a9a0:	mov	r3, #0
   1a9a4:	str	r2, [sp]
   1a9a8:	stmib	sp, {r0, r1}
   1a9ac:	str	r0, [sp, #12]
   1a9b0:	ldr	r0, [fp, #16]
   1a9b4:	ldr	r1, [fp, #20]
   1a9b8:	add	r2, sp, #20
   1a9bc:	bl	2dad0 <__assert_fail@plt+0x1c6ac>
   1a9c0:	movw	r1, #16901	; 0x4205
   1a9c4:	mov	r3, r0
   1a9c8:	mov	r0, #1
   1a9cc:	mov	r2, r5
   1a9d0:	movt	r1, #3
   1a9d4:	bl	11340 <__printf_chk@plt>
   1a9d8:	ldr	r0, [fp, #12]
   1a9dc:	cmp	r0, #0
   1a9e0:	beq	1a9f8 <__assert_fail@plt+0x95d4>
   1a9e4:	movw	r1, #25237	; 0x6295
   1a9e8:	mov	r0, #1
   1a9ec:	mov	r2, r4
   1a9f0:	movt	r1, #3
   1a9f4:	bl	11340 <__printf_chk@plt>
   1a9f8:	movw	r0, #29068	; 0x718c
   1a9fc:	ldr	r1, [fp, #8]
   1aa00:	movt	r0, #4
   1aa04:	ldr	r0, [r0]
   1aa08:	ldr	r2, [r0, #20]
   1aa0c:	ldr	r3, [r0, #24]
   1aa10:	cmp	r2, r3
   1aa14:	addcc	r3, r2, #1
   1aa18:	strcc	r3, [r0, #20]
   1aa1c:	strbcc	r1, [r2]
   1aa20:	subcc	sp, fp, #16
   1aa24:	popcc	{r4, r5, r6, r7, fp, pc}
   1aa28:	bl	11388 <__overflow@plt>
   1aa2c:	sub	sp, fp, #16
   1aa30:	pop	{r4, r5, r6, r7, fp, pc}
   1aa34:	push	{r4, r5, r6, r7, fp, lr}
   1aa38:	add	fp, sp, #16
   1aa3c:	sub	sp, sp, #16
   1aa40:	movw	r7, #29112	; 0x71b8
   1aa44:	mov	r6, r0
   1aa48:	mov	r0, #0
   1aa4c:	mov	r5, r2
   1aa50:	mov	r4, r1
   1aa54:	movt	r7, #4
   1aa58:	str	r0, [sp, #12]
   1aa5c:	str	r0, [sp, #8]
   1aa60:	str	r0, [sp, #4]
   1aa64:	ldr	r0, [r7]
   1aa68:	cmp	r0, #0
   1aa6c:	bne	1aabc <__assert_fail@plt+0x9698>
   1aa70:	movw	r0, #29436	; 0x72fc
   1aa74:	movt	r0, #4
   1aa78:	ldrb	r0, [r0]
   1aa7c:	cmp	r0, #0
   1aa80:	beq	1aab0 <__assert_fail@plt+0x968c>
   1aa84:	movw	r1, #16913	; 0x4211
   1aa88:	mov	r0, #0
   1aa8c:	mov	r2, #5
   1aa90:	movt	r1, #3
   1aa94:	bl	111e4 <dcgettext@plt>
   1aa98:	movw	r2, #25238	; 0x6296
   1aa9c:	mov	r3, r0
   1aaa0:	mov	r0, #0
   1aaa4:	mov	r1, #0
   1aaa8:	movt	r2, #3
   1aaac:	bl	1125c <error@plt>
   1aab0:	movw	r0, #43848	; 0xab48
   1aab4:	movt	r0, #1
   1aab8:	str	r0, [r7]
   1aabc:	add	r1, sp, #4
   1aac0:	add	r2, sp, #8
   1aac4:	mov	r0, r6
   1aac8:	bl	1ab48 <__assert_fail@plt+0x9724>
   1aacc:	mov	r1, r0
   1aad0:	mvn	r0, #0
   1aad4:	cmp	r1, #0
   1aad8:	beq	1ab40 <__assert_fail@plt+0x971c>
   1aadc:	ldr	r2, [sp, #8]
   1aae0:	ldr	r3, [sp, #12]
   1aae4:	strd	r2, [r5]
   1aae8:	orrs	r0, r2, r3
   1aaec:	ldr	r0, [sp, #4]
   1aaf0:	beq	1ab30 <__assert_fail@plt+0x970c>
   1aaf4:	movw	r1, #16944	; 0x4230
   1aaf8:	movt	r1, #3
   1aafc:	uxtb	r7, r2
   1ab00:	lsr	r2, r2, #8
   1ab04:	orr	r2, r2, r3, lsl #24
   1ab08:	eor	r7, r7, r0, lsr #24
   1ab0c:	ldr	r7, [r1, r7, lsl #2]
   1ab10:	eor	r0, r7, r0, lsl #8
   1ab14:	orr	r7, r2, r3, lsr #8
   1ab18:	lsr	r3, r3, #8
   1ab1c:	cmp	r7, #0
   1ab20:	bne	1aafc <__assert_fail@plt+0x96d8>
   1ab24:	mov	r1, #0
   1ab28:	str	r1, [sp, #12]
   1ab2c:	stmib	sp, {r0, r1}
   1ab30:	mvn	r0, r0
   1ab34:	str	r0, [sp, #4]
   1ab38:	str	r0, [r4]
   1ab3c:	mov	r0, #0
   1ab40:	sub	sp, fp, #16
   1ab44:	pop	{r4, r5, r6, r7, fp, pc}
   1ab48:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ab4c:	add	fp, sp, #28
   1ab50:	sub	sp, sp, #36	; 0x24
   1ab54:	sub	sp, sp, #65536	; 0x10000
   1ab58:	mov	r5, r0
   1ab5c:	mov	r0, #0
   1ab60:	cmp	r5, #0
   1ab64:	beq	1ab74 <__assert_fail@plt+0x9750>
   1ab68:	cmp	r1, #0
   1ab6c:	cmpne	r2, #0
   1ab70:	bne	1ab7c <__assert_fail@plt+0x9758>
   1ab74:	sub	sp, fp, #28
   1ab78:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ab7c:	add	r0, sp, #32
   1ab80:	movw	r9, #16944	; 0x4230
   1ab84:	mov	sl, #7168	; 0x1c00
   1ab88:	mov	r8, #6144	; 0x1800
   1ab8c:	mov	r7, #5120	; 0x1400
   1ab90:	mov	r6, #4096	; 0x1000
   1ab94:	mov	r4, #0
   1ab98:	stmib	sp, {r1, r2}
   1ab9c:	str	r5, [sp, #16]
   1aba0:	add	r0, r0, #8
   1aba4:	movt	r9, #3
   1aba8:	str	r0, [sp, #12]
   1abac:	mov	r0, #0
   1abb0:	str	r0, [sp, #24]
   1abb4:	mov	r0, #0
   1abb8:	str	r0, [sp, #28]
   1abbc:	b	1abd0 <__assert_fail@plt+0x97ac>
   1abc0:	ldr	r5, [sp, #16]
   1abc4:	ldrb	r0, [r5]
   1abc8:	tst	r0, #16
   1abcc:	bne	1ad00 <__assert_fail@plt+0x98dc>
   1abd0:	add	r0, sp, #32
   1abd4:	mov	r1, #1
   1abd8:	mov	r2, #65536	; 0x10000
   1abdc:	mov	r3, r5
   1abe0:	bl	113e8 <fread_unlocked@plt>
   1abe4:	cmp	r0, #0
   1abe8:	beq	1ad00 <__assert_fail@plt+0x98dc>
   1abec:	ldr	r2, [sp, #24]
   1abf0:	ldr	r1, [sp, #28]
   1abf4:	adds	r2, r2, r0
   1abf8:	adcs	r1, r1, #0
   1abfc:	str	r1, [sp, #28]
   1ac00:	mov	r1, #0
   1ac04:	adcs	r1, r1, #0
   1ac08:	bne	1ad24 <__assert_fail@plt+0x9900>
   1ac0c:	cmp	r0, #8
   1ac10:	str	r2, [sp, #24]
   1ac14:	bcc	1ace0 <__assert_fail@plt+0x98bc>
   1ac18:	sub	lr, r0, #8
   1ac1c:	mvn	r1, #1
   1ac20:	add	r3, sp, #32
   1ac24:	and	r1, r1, lr, lsr #2
   1ac28:	str	r1, [sp, #20]
   1ac2c:	ldm	r3, {r1, r2}
   1ac30:	rev	r2, r2
   1ac34:	sub	r0, r0, #8
   1ac38:	add	r3, r3, #8
   1ac3c:	cmp	r0, #7
   1ac40:	rev	r1, r1
   1ac44:	eor	r1, r1, r4
   1ac48:	lsr	r4, r1, #24
   1ac4c:	ubfx	ip, r1, #16, #8
   1ac50:	add	r4, r9, r4, lsl #2
   1ac54:	add	r5, r9, ip, lsl #2
   1ac58:	ldr	r4, [r4, sl]
   1ac5c:	ldr	r5, [r5, r8]
   1ac60:	eor	r5, r5, r4
   1ac64:	ubfx	r4, r1, #8, #8
   1ac68:	uxtb	r1, r1
   1ac6c:	add	r4, r9, r4, lsl #2
   1ac70:	add	r1, r9, r1, lsl #2
   1ac74:	ldr	r4, [r4, r7]
   1ac78:	ldr	r1, [r1, r6]
   1ac7c:	eor	r5, r5, r4
   1ac80:	eor	r1, r5, r1
   1ac84:	lsr	r5, r2, #24
   1ac88:	add	r5, r9, r5, lsl #2
   1ac8c:	ldr	r5, [r5, #3072]	; 0xc00
   1ac90:	eor	r1, r1, r5
   1ac94:	ubfx	r5, r2, #16, #8
   1ac98:	add	r5, r9, r5, lsl #2
   1ac9c:	ldr	r5, [r5, #2048]	; 0x800
   1aca0:	eor	r1, r1, r5
   1aca4:	ubfx	r5, r2, #8, #8
   1aca8:	uxtb	r2, r2
   1acac:	add	r5, r9, r5, lsl #2
   1acb0:	ldr	r2, [r9, r2, lsl #2]
   1acb4:	ldr	r5, [r5, #1024]	; 0x400
   1acb8:	eor	r1, r1, r5
   1acbc:	eor	r4, r1, r2
   1acc0:	bhi	1ac2c <__assert_fail@plt+0x9808>
   1acc4:	ands	r0, lr, #7
   1acc8:	beq	1abc0 <__assert_fail@plt+0x979c>
   1accc:	ldr	r1, [sp, #12]
   1acd0:	ldr	r2, [sp, #20]
   1acd4:	ldr	r5, [sp, #16]
   1acd8:	add	r1, r1, r2, lsl #2
   1acdc:	b	1ace4 <__assert_fail@plt+0x98c0>
   1ace0:	add	r1, sp, #32
   1ace4:	ldrb	r2, [r1], #1
   1ace8:	subs	r0, r0, #1
   1acec:	eor	r2, r2, r4, lsr #24
   1acf0:	ldr	r2, [r9, r2, lsl #2]
   1acf4:	eor	r4, r2, r4, lsl #8
   1acf8:	bne	1ace4 <__assert_fail@plt+0x98c0>
   1acfc:	b	1abc4 <__assert_fail@plt+0x97a0>
   1ad00:	ldr	r0, [sp, #4]
   1ad04:	ldr	r1, [sp, #24]
   1ad08:	ldr	r2, [sp, #28]
   1ad0c:	str	r4, [r0]
   1ad10:	ldr	r0, [sp, #8]
   1ad14:	stm	r0, {r1, r2}
   1ad18:	mov	r0, #1
   1ad1c:	sub	sp, fp, #28
   1ad20:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad24:	bl	11304 <__errno_location@plt>
   1ad28:	mov	r1, #75	; 0x4b
   1ad2c:	str	r1, [r0]
   1ad30:	mov	r0, #0
   1ad34:	sub	sp, fp, #28
   1ad38:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1ad3c:	push	{r4, r5, fp, lr}
   1ad40:	add	fp, sp, #8
   1ad44:	sub	sp, sp, #24
   1ad48:	mov	r4, r0
   1ad4c:	ldr	r0, [fp, #16]
   1ad50:	ldr	r1, [fp, #20]
   1ad54:	ldr	r5, [r2]
   1ad58:	add	r2, sp, #3
   1ad5c:	bl	2eb88 <__assert_fail@plt+0x1d764>
   1ad60:	movw	r1, #16907	; 0x420b
   1ad64:	mov	r3, r0
   1ad68:	mov	r0, #1
   1ad6c:	mov	r2, r5
   1ad70:	movt	r1, #3
   1ad74:	bl	11340 <__printf_chk@plt>
   1ad78:	ldr	r0, [fp, #12]
   1ad7c:	cmp	r0, #0
   1ad80:	beq	1ad98 <__assert_fail@plt+0x9974>
   1ad84:	movw	r1, #25237	; 0x6295
   1ad88:	mov	r0, #1
   1ad8c:	mov	r2, r4
   1ad90:	movt	r1, #3
   1ad94:	bl	11340 <__printf_chk@plt>
   1ad98:	movw	r0, #29068	; 0x718c
   1ad9c:	ldr	r1, [fp, #8]
   1ada0:	movt	r0, #4
   1ada4:	ldr	r0, [r0]
   1ada8:	ldr	r2, [r0, #20]
   1adac:	ldr	r3, [r0, #24]
   1adb0:	cmp	r2, r3
   1adb4:	addcc	r3, r2, #1
   1adb8:	strcc	r3, [r0, #20]
   1adbc:	strbcc	r1, [r2]
   1adc0:	subcc	sp, fp, #8
   1adc4:	popcc	{r4, r5, fp, pc}
   1adc8:	bl	11388 <__overflow@plt>
   1adcc:	sub	sp, fp, #8
   1add0:	pop	{r4, r5, fp, pc}
   1add4:	mov	r0, #1
   1add8:	b	11520 <__assert_fail@plt+0xfc>
   1addc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1ade0:	add	fp, sp, #28
   1ade4:	sub	sp, sp, #12
   1ade8:	mov	r4, r3
   1adec:	mov	r9, r2
   1adf0:	mov	r7, r1
   1adf4:	mov	r8, r0
   1adf8:	bl	112ec <strlen@plt>
   1adfc:	ldr	r6, [r7]
   1ae00:	cmp	r6, #0
   1ae04:	beq	1aeb0 <__assert_fail@plt+0x9a8c>
   1ae08:	mov	r5, r0
   1ae0c:	cmp	r9, #0
   1ae10:	beq	1aec0 <__assert_fail@plt+0x9a9c>
   1ae14:	add	r0, r7, #4
   1ae18:	mvn	sl, #0
   1ae1c:	mov	r7, #0
   1ae20:	str	r9, [sp]
   1ae24:	str	r0, [sp, #8]
   1ae28:	mov	r0, #0
   1ae2c:	str	r0, [sp, #4]
   1ae30:	mov	r0, r9
   1ae34:	b	1ae78 <__assert_fail@plt+0x9a54>
   1ae38:	ldr	r0, [sp]
   1ae3c:	mov	r1, r9
   1ae40:	mov	r2, r4
   1ae44:	mla	r0, sl, r4, r0
   1ae48:	bl	112e0 <bcmp@plt>
   1ae4c:	ldr	r1, [sp, #4]
   1ae50:	cmp	r0, #0
   1ae54:	movwne	r0, #1
   1ae58:	orr	r1, r1, r0
   1ae5c:	str	r1, [sp, #4]
   1ae60:	ldr	r0, [sp, #8]
   1ae64:	add	r9, r9, r4
   1ae68:	ldr	r6, [r0, r7, lsl #2]
   1ae6c:	add	r7, r7, #1
   1ae70:	cmp	r6, #0
   1ae74:	beq	1af34 <__assert_fail@plt+0x9b10>
   1ae78:	mov	r0, r6
   1ae7c:	mov	r1, r8
   1ae80:	mov	r2, r5
   1ae84:	bl	113f4 <strncmp@plt>
   1ae88:	cmp	r0, #0
   1ae8c:	bne	1ae60 <__assert_fail@plt+0x9a3c>
   1ae90:	mov	r0, r6
   1ae94:	bl	112ec <strlen@plt>
   1ae98:	cmp	r0, r5
   1ae9c:	beq	1aeb4 <__assert_fail@plt+0x9a90>
   1aea0:	cmn	sl, #1
   1aea4:	bne	1ae38 <__assert_fail@plt+0x9a14>
   1aea8:	mov	sl, r7
   1aeac:	b	1ae60 <__assert_fail@plt+0x9a3c>
   1aeb0:	mvn	r7, #0
   1aeb4:	mov	r0, r7
   1aeb8:	sub	sp, fp, #28
   1aebc:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1aec0:	add	r4, r7, #4
   1aec4:	mov	r0, #0
   1aec8:	mvn	r9, #0
   1aecc:	mvn	sl, #0
   1aed0:	mov	r7, #0
   1aed4:	str	r0, [sp, #4]
   1aed8:	b	1af08 <__assert_fail@plt+0x9ae4>
   1aedc:	ldr	r1, [sp, #4]
   1aee0:	subs	r0, sl, r9
   1aee4:	movwne	r0, #1
   1aee8:	cmn	sl, #1
   1aeec:	moveq	sl, r7
   1aef0:	orr	r1, r1, r0
   1aef4:	str	r1, [sp, #4]
   1aef8:	ldr	r6, [r4, r7, lsl #2]
   1aefc:	add	r7, r7, #1
   1af00:	cmp	r6, #0
   1af04:	beq	1af34 <__assert_fail@plt+0x9b10>
   1af08:	mov	r0, r6
   1af0c:	mov	r1, r8
   1af10:	mov	r2, r5
   1af14:	bl	113f4 <strncmp@plt>
   1af18:	cmp	r0, #0
   1af1c:	bne	1aef8 <__assert_fail@plt+0x9ad4>
   1af20:	mov	r0, r6
   1af24:	bl	112ec <strlen@plt>
   1af28:	cmp	r0, r5
   1af2c:	bne	1aedc <__assert_fail@plt+0x9ab8>
   1af30:	b	1aeb4 <__assert_fail@plt+0x9a90>
   1af34:	ldr	r0, [sp, #4]
   1af38:	tst	r0, #1
   1af3c:	mvnne	sl, #1
   1af40:	mov	r0, sl
   1af44:	sub	sp, fp, #28
   1af48:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1af4c:	push	{r4, r5, r6, r7, fp, lr}
   1af50:	add	fp, sp, #16
   1af54:	mov	r5, r0
   1af58:	ldr	r0, [r1]
   1af5c:	mvn	r4, #0
   1af60:	cmp	r0, #0
   1af64:	beq	1af90 <__assert_fail@plt+0x9b6c>
   1af68:	add	r7, r1, #4
   1af6c:	mov	r6, #0
   1af70:	mov	r1, r5
   1af74:	bl	1116c <strcmp@plt>
   1af78:	cmp	r0, #0
   1af7c:	beq	1af98 <__assert_fail@plt+0x9b74>
   1af80:	ldr	r0, [r7, r6, lsl #2]
   1af84:	add	r6, r6, #1
   1af88:	cmp	r0, #0
   1af8c:	bne	1af70 <__assert_fail@plt+0x9b4c>
   1af90:	mov	r0, r4
   1af94:	pop	{r4, r5, r6, r7, fp, pc}
   1af98:	mov	r0, r6
   1af9c:	pop	{r4, r5, r6, r7, fp, pc}
   1afa0:	push	{r4, r5, r6, sl, fp, lr}
   1afa4:	add	fp, sp, #16
   1afa8:	sub	sp, sp, #8
   1afac:	mov	r5, r0
   1afb0:	movw	r0, #25151	; 0x623f
   1afb4:	mov	r4, r1
   1afb8:	movw	r1, #25178	; 0x625a
   1afbc:	cmn	r2, #1
   1afc0:	mov	r2, #5
   1afc4:	movt	r0, #3
   1afc8:	movt	r1, #3
   1afcc:	moveq	r1, r0
   1afd0:	mov	r0, #0
   1afd4:	bl	111e4 <dcgettext@plt>
   1afd8:	mov	r6, r0
   1afdc:	mov	r0, #0
   1afe0:	mov	r1, #8
   1afe4:	mov	r2, r4
   1afe8:	bl	305d8 <__assert_fail@plt+0x1f1b4>
   1afec:	mov	r4, r0
   1aff0:	mov	r0, #1
   1aff4:	mov	r1, r5
   1aff8:	bl	30b98 <__assert_fail@plt+0x1f774>
   1affc:	str	r0, [sp]
   1b000:	mov	r0, #0
   1b004:	mov	r1, #0
   1b008:	mov	r2, r6
   1b00c:	mov	r3, r4
   1b010:	bl	1125c <error@plt>
   1b014:	sub	sp, fp, #16
   1b018:	pop	{r4, r5, r6, sl, fp, pc}
   1b01c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b020:	add	fp, sp, #28
   1b024:	sub	sp, sp, #4
   1b028:	mov	sl, r1
   1b02c:	movw	r1, #25207	; 0x6277
   1b030:	mov	r4, r2
   1b034:	mov	r6, r0
   1b038:	mov	r0, #0
   1b03c:	mov	r2, #5
   1b040:	mov	r8, #0
   1b044:	movt	r1, #3
   1b048:	bl	111e4 <dcgettext@plt>
   1b04c:	movw	r1, #29056	; 0x7180
   1b050:	movt	r1, #4
   1b054:	ldr	r1, [r1]
   1b058:	bl	11148 <fputs_unlocked@plt>
   1b05c:	ldr	r7, [r6]
   1b060:	cmp	r7, #0
   1b064:	beq	1b120 <__assert_fail@plt+0x9cfc>
   1b068:	add	r0, r6, #4
   1b06c:	mov	r9, #0
   1b070:	mov	r6, #0
   1b074:	str	r0, [sp]
   1b078:	cmp	r9, #0
   1b07c:	bne	1b0d4 <__assert_fail@plt+0x9cb0>
   1b080:	mov	r5, #0
   1b084:	movw	r0, #29056	; 0x7180
   1b088:	movt	r0, #4
   1b08c:	ldr	r6, [r0]
   1b090:	mov	r0, r7
   1b094:	bl	30ba8 <__assert_fail@plt+0x1f784>
   1b098:	movw	r2, #25228	; 0x628c
   1b09c:	mov	r3, r0
   1b0a0:	mov	r0, r6
   1b0a4:	mov	r1, #1
   1b0a8:	movt	r2, #3
   1b0ac:	bl	11358 <__fprintf_chk@plt>
   1b0b0:	add	r6, sl, r5
   1b0b4:	ldr	r0, [sp]
   1b0b8:	add	r8, r8, r4
   1b0bc:	ldr	r7, [r0, -r9, lsl #2]
   1b0c0:	sub	r9, r9, #1
   1b0c4:	cmp	r7, #0
   1b0c8:	beq	1b120 <__assert_fail@plt+0x9cfc>
   1b0cc:	cmp	r9, #0
   1b0d0:	beq	1b080 <__assert_fail@plt+0x9c5c>
   1b0d4:	add	r1, sl, r8
   1b0d8:	mov	r0, r6
   1b0dc:	mov	r2, r4
   1b0e0:	bl	112e0 <bcmp@plt>
   1b0e4:	cmp	r0, #0
   1b0e8:	mov	r5, r8
   1b0ec:	bne	1b084 <__assert_fail@plt+0x9c60>
   1b0f0:	movw	r0, #29056	; 0x7180
   1b0f4:	movt	r0, #4
   1b0f8:	ldr	r5, [r0]
   1b0fc:	mov	r0, r7
   1b100:	bl	30ba8 <__assert_fail@plt+0x1f784>
   1b104:	movw	r2, #25236	; 0x6294
   1b108:	mov	r3, r0
   1b10c:	mov	r0, r5
   1b110:	mov	r1, #1
   1b114:	movt	r2, #3
   1b118:	bl	11358 <__fprintf_chk@plt>
   1b11c:	b	1b0b4 <__assert_fail@plt+0x9c90>
   1b120:	movw	r0, #29056	; 0x7180
   1b124:	movt	r0, #4
   1b128:	ldr	r0, [r0]
   1b12c:	ldr	r1, [r0, #20]
   1b130:	ldr	r2, [r0, #24]
   1b134:	cmp	r1, r2
   1b138:	addcc	r2, r1, #1
   1b13c:	strcc	r2, [r0, #20]
   1b140:	movcc	r0, #10
   1b144:	strbcc	r0, [r1]
   1b148:	subcc	sp, fp, #28
   1b14c:	popcc	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b150:	mov	r1, #10
   1b154:	sub	sp, fp, #28
   1b158:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b15c:	b	11388 <__overflow@plt>
   1b160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b164:	add	fp, sp, #28
   1b168:	sub	sp, sp, #12
   1b16c:	mov	sl, r0
   1b170:	ldr	r0, [fp, #16]
   1b174:	ldr	r9, [fp, #8]
   1b178:	mov	r5, r3
   1b17c:	mov	r8, r2
   1b180:	mov	r6, r1
   1b184:	cmp	r0, #0
   1b188:	beq	1b1b8 <__assert_fail@plt+0x9d94>
   1b18c:	mov	r0, r6
   1b190:	mov	r1, r8
   1b194:	mov	r2, r5
   1b198:	mov	r3, r9
   1b19c:	bl	1addc <__assert_fail@plt+0x99b8>
   1b1a0:	mov	r4, r0
   1b1a4:	cmn	r4, #1
   1b1a8:	ble	1b208 <__assert_fail@plt+0x9de4>
   1b1ac:	mov	r0, r4
   1b1b0:	sub	sp, fp, #28
   1b1b4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b1b8:	ldr	r0, [r8]
   1b1bc:	movw	r7, #25151	; 0x623f
   1b1c0:	str	r5, [sp, #8]
   1b1c4:	movt	r7, #3
   1b1c8:	cmp	r0, #0
   1b1cc:	beq	1b220 <__assert_fail@plt+0x9dfc>
   1b1d0:	add	r5, r8, #4
   1b1d4:	mov	r4, #0
   1b1d8:	mov	r1, r6
   1b1dc:	bl	1116c <strcmp@plt>
   1b1e0:	cmp	r0, #0
   1b1e4:	beq	1b1fc <__assert_fail@plt+0x9dd8>
   1b1e8:	ldr	r0, [r5, r4, lsl #2]
   1b1ec:	add	r4, r4, #1
   1b1f0:	cmp	r0, #0
   1b1f4:	bne	1b1d8 <__assert_fail@plt+0x9db4>
   1b1f8:	b	1b220 <__assert_fail@plt+0x9dfc>
   1b1fc:	ldr	r5, [sp, #8]
   1b200:	cmn	r4, #1
   1b204:	bgt	1b1ac <__assert_fail@plt+0x9d88>
   1b208:	movw	r0, #25151	; 0x623f
   1b20c:	movw	r7, #25178	; 0x625a
   1b210:	str	r5, [sp, #8]
   1b214:	movt	r0, #3
   1b218:	movt	r7, #3
   1b21c:	moveq	r7, r0
   1b220:	ldr	r5, [fp, #12]
   1b224:	mov	r0, #0
   1b228:	mov	r1, r7
   1b22c:	mov	r2, #5
   1b230:	bl	111e4 <dcgettext@plt>
   1b234:	mov	r4, r0
   1b238:	mov	r0, #0
   1b23c:	mov	r1, #8
   1b240:	mov	r2, r6
   1b244:	bl	305d8 <__assert_fail@plt+0x1f1b4>
   1b248:	mov	r6, r0
   1b24c:	mov	r0, #1
   1b250:	mov	r1, sl
   1b254:	bl	30b98 <__assert_fail@plt+0x1f774>
   1b258:	str	r0, [sp]
   1b25c:	mov	r0, #0
   1b260:	mov	r1, #0
   1b264:	mov	r2, r4
   1b268:	mov	r3, r6
   1b26c:	bl	1125c <error@plt>
   1b270:	ldr	r1, [sp, #8]
   1b274:	mov	r0, r8
   1b278:	mov	r2, r9
   1b27c:	bl	1b01c <__assert_fail@plt+0x9bf8>
   1b280:	blx	r5
   1b284:	mvn	r4, #0
   1b288:	mov	r0, r4
   1b28c:	sub	sp, fp, #28
   1b290:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1b294:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1b298:	add	fp, sp, #24
   1b29c:	ldr	r6, [r1]
   1b2a0:	cmp	r6, #0
   1b2a4:	beq	1b308 <__assert_fail@plt+0x9ee4>
   1b2a8:	mov	r8, r1
   1b2ac:	mov	r7, r2
   1b2b0:	mov	r1, r2
   1b2b4:	mov	r2, r3
   1b2b8:	mov	r4, r3
   1b2bc:	mov	r9, r0
   1b2c0:	bl	112e0 <bcmp@plt>
   1b2c4:	cmp	r0, #0
   1b2c8:	beq	1b300 <__assert_fail@plt+0x9edc>
   1b2cc:	add	r7, r7, r4
   1b2d0:	add	r5, r8, #4
   1b2d4:	ldr	r6, [r5]
   1b2d8:	cmp	r6, #0
   1b2dc:	beq	1b308 <__assert_fail@plt+0x9ee4>
   1b2e0:	mov	r0, r9
   1b2e4:	mov	r1, r7
   1b2e8:	mov	r2, r4
   1b2ec:	bl	112e0 <bcmp@plt>
   1b2f0:	add	r7, r7, r4
   1b2f4:	add	r5, r5, #4
   1b2f8:	cmp	r0, #0
   1b2fc:	bne	1b2d4 <__assert_fail@plt+0x9eb0>
   1b300:	mov	r0, r6
   1b304:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b308:	mov	r6, #0
   1b30c:	mov	r0, r6
   1b310:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   1b314:	movw	r1, #29116	; 0x71bc
   1b318:	movt	r1, #4
   1b31c:	str	r0, [r1, #4]
   1b320:	bx	lr
   1b324:	movw	r1, #29116	; 0x71bc
   1b328:	movt	r1, #4
   1b32c:	strb	r0, [r1]
   1b330:	bx	lr
   1b334:	push	{r4, r5, r6, sl, fp, lr}
   1b338:	add	fp, sp, #16
   1b33c:	sub	sp, sp, #8
   1b340:	movw	r0, #29068	; 0x718c
   1b344:	movt	r0, #4
   1b348:	ldr	r0, [r0]
   1b34c:	bl	32694 <__assert_fail@plt+0x21270>
   1b350:	cmp	r0, #0
   1b354:	beq	1b37c <__assert_fail@plt+0x9f58>
   1b358:	movw	r5, #29116	; 0x71bc
   1b35c:	movt	r5, #4
   1b360:	ldrb	r0, [r5]
   1b364:	cmp	r0, #0
   1b368:	beq	1b3a8 <__assert_fail@plt+0x9f84>
   1b36c:	bl	11304 <__errno_location@plt>
   1b370:	ldr	r0, [r0]
   1b374:	cmp	r0, #32
   1b378:	bne	1b3a8 <__assert_fail@plt+0x9f84>
   1b37c:	movw	r0, #29056	; 0x7180
   1b380:	movt	r0, #4
   1b384:	ldr	r0, [r0]
   1b388:	bl	32694 <__assert_fail@plt+0x21270>
   1b38c:	cmp	r0, #0
   1b390:	subeq	sp, fp, #16
   1b394:	popeq	{r4, r5, r6, sl, fp, pc}
   1b398:	movw	r0, #28968	; 0x7128
   1b39c:	movt	r0, #4
   1b3a0:	ldr	r0, [r0]
   1b3a4:	bl	111b4 <_exit@plt>
   1b3a8:	movw	r1, #25241	; 0x6299
   1b3ac:	mov	r0, #0
   1b3b0:	mov	r2, #5
   1b3b4:	movt	r1, #3
   1b3b8:	bl	111e4 <dcgettext@plt>
   1b3bc:	ldr	r6, [r5, #4]
   1b3c0:	mov	r4, r0
   1b3c4:	bl	11304 <__errno_location@plt>
   1b3c8:	ldr	r5, [r0]
   1b3cc:	cmp	r6, #0
   1b3d0:	bne	1b3ec <__assert_fail@plt+0x9fc8>
   1b3d4:	movw	r2, #25238	; 0x6296
   1b3d8:	mov	r0, #0
   1b3dc:	mov	r1, r5
   1b3e0:	mov	r3, r4
   1b3e4:	movt	r2, #3
   1b3e8:	b	1b40c <__assert_fail@plt+0x9fe8>
   1b3ec:	mov	r0, r6
   1b3f0:	bl	30820 <__assert_fail@plt+0x1f3fc>
   1b3f4:	movw	r2, #25253	; 0x62a5
   1b3f8:	mov	r3, r0
   1b3fc:	str	r4, [sp]
   1b400:	mov	r0, #0
   1b404:	mov	r1, r5
   1b408:	movt	r2, #3
   1b40c:	bl	1125c <error@plt>
   1b410:	movw	r0, #28968	; 0x7128
   1b414:	movt	r0, #4
   1b418:	ldr	r0, [r0]
   1b41c:	bl	111b4 <_exit@plt>
   1b420:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1b424:	add	fp, sp, #24
   1b428:	sub	sp, sp, #160	; 0xa0
   1b42c:	mov	r6, r0
   1b430:	movw	r0, #32840	; 0x8048
   1b434:	mov	r8, r1
   1b438:	bl	32610 <__assert_fail@plt+0x211ec>
   1b43c:	cmp	r0, #0
   1b440:	beq	1b4ec <__assert_fail@plt+0xa0c8>
   1b444:	add	r5, sp, #4
   1b448:	mov	r4, r0
   1b44c:	mov	r0, r5
   1b450:	bl	1b500 <__assert_fail@plt+0xa0dc>
   1b454:	b	1b468 <__assert_fail@plt+0xa044>
   1b458:	mov	r0, r4
   1b45c:	mov	r1, #32768	; 0x8000
   1b460:	mov	r2, r5
   1b464:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1b468:	mov	r7, #0
   1b46c:	ldrb	r0, [r6]
   1b470:	tst	r0, #16
   1b474:	bne	1b4b0 <__assert_fail@plt+0xa08c>
   1b478:	add	r0, r4, r7
   1b47c:	rsb	r2, r7, #32768	; 0x8000
   1b480:	mov	r1, #1
   1b484:	mov	r3, r6
   1b488:	bl	113e8 <fread_unlocked@plt>
   1b48c:	add	r7, r0, r7
   1b490:	cmp	r7, #32768	; 0x8000
   1b494:	beq	1b458 <__assert_fail@plt+0xa034>
   1b498:	cmp	r0, #0
   1b49c:	bne	1b46c <__assert_fail@plt+0xa048>
   1b4a0:	ldrb	r0, [r6]
   1b4a4:	mov	r5, #1
   1b4a8:	tst	r0, #32
   1b4ac:	bne	1b4d8 <__assert_fail@plt+0xa0b4>
   1b4b0:	cmp	r7, #0
   1b4b4:	beq	1b4c8 <__assert_fail@plt+0xa0a4>
   1b4b8:	add	r2, sp, #4
   1b4bc:	mov	r0, r4
   1b4c0:	mov	r1, r7
   1b4c4:	bl	1c160 <__assert_fail@plt+0xad3c>
   1b4c8:	add	r0, sp, #4
   1b4cc:	mov	r1, r8
   1b4d0:	bl	1b568 <__assert_fail@plt+0xa144>
   1b4d4:	mov	r5, #0
   1b4d8:	mov	r0, r4
   1b4dc:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1b4e0:	mov	r0, r5
   1b4e4:	sub	sp, fp, #24
   1b4e8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b4ec:	mov	r5, #1
   1b4f0:	mov	r0, r5
   1b4f4:	sub	sp, fp, #24
   1b4f8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1b4fc:	andeq	r0, r0, r0
   1b500:	add	r2, pc, #40	; 0x28
   1b504:	mov	r1, #0
   1b508:	vld1.64	{d16-d17}, [r2 :128]
   1b50c:	mov	r2, #20
   1b510:	str	r1, [r0, #24]
   1b514:	str	r1, [r0, #16]
   1b518:	vst1.32	{d16-d17}, [r0], r2
   1b51c:	str	r1, [r0]
   1b520:	bx	lr
   1b524:	nop	{0}
   1b528:	nop	{0}
   1b52c:	nop	{0}
   1b530:	strbvs	r2, [r5, -r1, lsl #6]
   1b534:	svc	0x00cdab89
   1b538:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1b53c:	eorsne	r5, r2, r6, ror r4
   1b540:	ldr	r2, [r0]
   1b544:	str	r2, [r1]
   1b548:	ldr	r2, [r0, #4]
   1b54c:	str	r2, [r1, #4]
   1b550:	ldr	r2, [r0, #8]
   1b554:	str	r2, [r1, #8]
   1b558:	ldr	r0, [r0, #12]
   1b55c:	str	r0, [r1, #12]
   1b560:	mov	r0, r1
   1b564:	bx	lr
   1b568:	push	{r4, r5, r6, r7, fp, lr}
   1b56c:	add	fp, sp, #16
   1b570:	mov	r4, r1
   1b574:	ldr	r1, [r0, #24]
   1b578:	ldr	r2, [r0, #16]
   1b57c:	mov	r5, r0
   1b580:	mov	r7, #32
   1b584:	add	r0, r2, r1
   1b588:	cmp	r1, #56	; 0x38
   1b58c:	movwcc	r7, #16
   1b590:	cmp	r0, r2
   1b594:	str	r0, [r5, #16]
   1b598:	bcs	1b5a8 <__assert_fail@plt+0xa184>
   1b59c:	ldr	r2, [r5, #20]
   1b5a0:	add	r2, r2, #1
   1b5a4:	str	r2, [r5, #20]
   1b5a8:	mvn	r2, #7
   1b5ac:	add	r6, r5, #28
   1b5b0:	lsl	r3, r0, #3
   1b5b4:	add	r2, r2, r7, lsl #2
   1b5b8:	add	ip, r6, r7, lsl #2
   1b5bc:	str	r3, [r6, r2]
   1b5c0:	sub	r2, r2, r1
   1b5c4:	ldr	r3, [r5, #20]
   1b5c8:	lsl	r3, r3, #3
   1b5cc:	orr	r0, r3, r0, lsr #29
   1b5d0:	str	r0, [ip, #-4]
   1b5d4:	add	r0, r6, r1
   1b5d8:	movw	r1, #25264	; 0x62b0
   1b5dc:	movt	r1, #3
   1b5e0:	bl	111c0 <memcpy@plt>
   1b5e4:	lsl	r1, r7, #2
   1b5e8:	mov	r0, r6
   1b5ec:	mov	r2, r5
   1b5f0:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1b5f4:	ldr	r0, [r5]
   1b5f8:	str	r0, [r4]
   1b5fc:	ldr	r0, [r5, #4]
   1b600:	str	r0, [r4, #4]
   1b604:	ldr	r0, [r5, #8]
   1b608:	str	r0, [r4, #8]
   1b60c:	ldr	r0, [r5, #12]
   1b610:	str	r0, [r4, #12]
   1b614:	mov	r0, r4
   1b618:	pop	{r4, r5, r6, r7, fp, pc}
   1b61c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1b620:	add	fp, sp, #28
   1b624:	sub	sp, sp, #88	; 0x58
   1b628:	ldr	r3, [r2, #16]
   1b62c:	adds	r3, r3, r1
   1b630:	bic	r1, r1, #3
   1b634:	str	r3, [r2, #16]
   1b638:	add	lr, r0, r1
   1b63c:	ldr	r3, [r2, #20]
   1b640:	adc	r3, r3, #0
   1b644:	cmp	lr, r0
   1b648:	str	r3, [r2, #20]
   1b64c:	ldr	r1, [r2, #12]
   1b650:	ldm	r2, {r3, r4, ip}
   1b654:	str	r2, [sp]
   1b658:	bls	1c06c <__assert_fail@plt+0xac48>
   1b65c:	mov	sl, r0
   1b660:	str	lr, [sp, #4]
   1b664:	eor	r2, ip, r1
   1b668:	ldr	r0, [sl]
   1b66c:	str	r3, [sp, #24]
   1b670:	mov	r6, r4
   1b674:	str	r1, [sp, #28]
   1b678:	str	ip, [fp, #-40]	; 0xffffffd8
   1b67c:	ldr	r5, [sl, #8]
   1b680:	ldr	lr, [sl, #12]
   1b684:	ldr	r8, [sl, #36]	; 0x24
   1b688:	and	r2, r4, r2
   1b68c:	ldr	r4, [sl, #4]
   1b690:	eor	r7, r6, ip
   1b694:	eor	r2, r2, r1
   1b698:	add	r2, r3, r2
   1b69c:	movw	r3, #42104	; 0xa478
   1b6a0:	movt	r3, #55146	; 0xd76a
   1b6a4:	add	r2, r2, r0
   1b6a8:	str	r5, [fp, #-36]	; 0xffffffdc
   1b6ac:	str	r0, [fp, #-44]	; 0xffffffd4
   1b6b0:	ldr	r0, [sl, #16]
   1b6b4:	str	lr, [fp, #-52]	; 0xffffffcc
   1b6b8:	str	r8, [fp, #-56]	; 0xffffffc8
   1b6bc:	str	r4, [fp, #-32]	; 0xffffffe0
   1b6c0:	add	r2, r2, r3
   1b6c4:	mov	r3, r6
   1b6c8:	add	r2, r6, r2, ror #25
   1b6cc:	add	r6, r1, r4
   1b6d0:	movw	r1, #46934	; 0xb756
   1b6d4:	str	r3, [sp, #20]
   1b6d8:	movt	r1, #59591	; 0xe8c7
   1b6dc:	str	r0, [sp, #44]	; 0x2c
   1b6e0:	and	r7, r2, r7
   1b6e4:	eor	r7, r7, ip
   1b6e8:	ldr	ip, [sl, #24]
   1b6ec:	add	r7, r6, r7
   1b6f0:	eor	r6, r2, r3
   1b6f4:	add	r7, r7, r1
   1b6f8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1b6fc:	add	r7, r2, r7, ror #20
   1b700:	str	ip, [sp, #48]	; 0x30
   1b704:	and	r6, r7, r6
   1b708:	add	r4, r1, r5
   1b70c:	movw	r1, #28891	; 0x70db
   1b710:	eor	r6, r6, r3
   1b714:	add	r5, r3, lr
   1b718:	movt	r1, #9248	; 0x2420
   1b71c:	add	r6, r4, r6
   1b720:	add	r6, r6, r1
   1b724:	movw	r1, #52974	; 0xceee
   1b728:	add	r4, r7, r6, ror #15
   1b72c:	eor	r6, r7, r2
   1b730:	movt	r1, #49597	; 0xc1bd
   1b734:	and	r6, r4, r6
   1b738:	eor	r6, r6, r2
   1b73c:	add	r2, r0, r2
   1b740:	ldr	r0, [sl, #20]
   1b744:	add	r6, r5, r6
   1b748:	add	r6, r6, r1
   1b74c:	movw	r1, #4015	; 0xfaf
   1b750:	add	r5, r4, r6, ror #10
   1b754:	eor	r6, r4, r7
   1b758:	movt	r1, #62844	; 0xf57c
   1b75c:	str	r0, [sp, #32]
   1b760:	and	r6, r5, r6
   1b764:	eor	r6, r6, r7
   1b768:	add	r7, r0, r7
   1b76c:	ldr	r0, [sl, #28]
   1b770:	add	r2, r2, r6
   1b774:	movw	r6, #38145	; 0x9501
   1b778:	add	r2, r2, r1
   1b77c:	movw	r1, #50730	; 0xc62a
   1b780:	movt	r6, #64838	; 0xfd46
   1b784:	add	r3, r5, r2, ror #25
   1b788:	eor	r2, r5, r4
   1b78c:	movt	r1, #18311	; 0x4787
   1b790:	str	r0, [sp, #16]
   1b794:	and	r2, r3, r2
   1b798:	eor	r2, r2, r4
   1b79c:	add	r4, ip, r4
   1b7a0:	add	r2, r7, r2
   1b7a4:	add	r2, r2, r1
   1b7a8:	movw	r1, #17939	; 0x4613
   1b7ac:	add	r7, r3, r2, ror #20
   1b7b0:	eor	r2, r3, r5
   1b7b4:	movt	r1, #43056	; 0xa830
   1b7b8:	and	r2, r7, r2
   1b7bc:	eor	r2, r2, r5
   1b7c0:	add	r5, r0, r5
   1b7c4:	ldr	r0, [sl, #32]
   1b7c8:	add	r2, r4, r2
   1b7cc:	add	r2, r2, r1
   1b7d0:	add	r4, r7, r2, ror #15
   1b7d4:	eor	r2, r7, r3
   1b7d8:	str	r0, [sp, #40]	; 0x28
   1b7dc:	and	r2, r4, r2
   1b7e0:	eor	r1, r2, r3
   1b7e4:	add	r3, r0, r3
   1b7e8:	ldr	r0, [sl, #40]	; 0x28
   1b7ec:	ldr	r2, [sl, #44]	; 0x2c
   1b7f0:	add	r1, r5, r1
   1b7f4:	eor	r5, r4, r7
   1b7f8:	add	r1, r1, r6
   1b7fc:	movw	r6, #39128	; 0x98d8
   1b800:	add	r1, r4, r1, ror #10
   1b804:	movt	r6, #27008	; 0x6980
   1b808:	str	r2, [fp, #-48]	; 0xffffffd0
   1b80c:	str	r0, [sp, #52]	; 0x34
   1b810:	and	r5, r1, r5
   1b814:	eor	lr, r5, r7
   1b818:	movw	r5, #63407	; 0xf7af
   1b81c:	add	r7, r8, r7
   1b820:	add	r3, r3, lr
   1b824:	movt	r5, #35652	; 0x8b44
   1b828:	add	r3, r3, r6
   1b82c:	add	lr, r1, r3, ror #25
   1b830:	eor	r3, r1, r4
   1b834:	and	r3, lr, r3
   1b838:	eor	r3, r3, r4
   1b83c:	add	r4, r0, r4
   1b840:	add	r3, r7, r3
   1b844:	add	r3, r3, r5
   1b848:	add	r7, lr, r3, ror #20
   1b84c:	eor	r3, lr, r1
   1b850:	and	r3, r7, r3
   1b854:	eor	r5, r7, lr
   1b858:	eor	r9, r3, r1
   1b85c:	movw	r3, #42063	; 0xa44f
   1b860:	add	r1, r2, r1
   1b864:	add	r4, r4, r9
   1b868:	sub	r4, r4, r3
   1b86c:	movw	r3, #55230	; 0xd7be
   1b870:	add	r4, r7, r4, ror #15
   1b874:	movt	r3, #35164	; 0x895c
   1b878:	and	r5, r4, r5
   1b87c:	eor	r5, r5, lr
   1b880:	add	r1, r1, r5
   1b884:	add	r1, r1, r3
   1b888:	ldr	r3, [sl, #48]	; 0x30
   1b88c:	add	r5, r4, r1, ror #10
   1b890:	eor	r1, r4, r7
   1b894:	and	r1, r5, r1
   1b898:	str	r3, [sp, #56]	; 0x38
   1b89c:	add	r6, r3, lr
   1b8a0:	movw	r3, #4386	; 0x1122
   1b8a4:	eor	r1, r1, r7
   1b8a8:	movt	r3, #27536	; 0x6b90
   1b8ac:	add	r1, r6, r1
   1b8b0:	add	r1, r1, r3
   1b8b4:	ldr	r3, [sl, #56]	; 0x38
   1b8b8:	add	r6, r5, r1, ror #25
   1b8bc:	eor	r1, r5, r4
   1b8c0:	and	r1, r6, r1
   1b8c4:	eor	lr, r1, r4
   1b8c8:	ldr	r1, [sl, #52]	; 0x34
   1b8cc:	add	r4, r3, r4
   1b8d0:	mov	r9, r3
   1b8d4:	str	r3, [sp, #8]
   1b8d8:	movw	r3, #17294	; 0x438e
   1b8dc:	movt	r3, #42617	; 0xa679
   1b8e0:	add	r7, r1, r7
   1b8e4:	str	r1, [sp, #36]	; 0x24
   1b8e8:	movw	r1, #29075	; 0x7193
   1b8ec:	movt	r1, #64920	; 0xfd98
   1b8f0:	add	r7, r7, lr
   1b8f4:	add	r7, r7, r1
   1b8f8:	eor	r1, r6, r5
   1b8fc:	add	r7, r6, r7, ror #20
   1b900:	and	r1, r7, r1
   1b904:	eor	r1, r1, r5
   1b908:	add	r1, r4, r1
   1b90c:	eor	r4, r7, r6
   1b910:	add	r1, r1, r3
   1b914:	ldr	r3, [sl, #60]	; 0x3c
   1b918:	add	sl, sl, #64	; 0x40
   1b91c:	add	r1, r7, r1, ror #15
   1b920:	and	r4, r1, r4
   1b924:	add	r5, r3, r5
   1b928:	mov	lr, r3
   1b92c:	str	r3, [sp, #12]
   1b930:	movw	r3, #2081	; 0x821
   1b934:	eor	r4, r4, r6
   1b938:	movt	r3, #18868	; 0x49b4
   1b93c:	add	r4, r5, r4
   1b940:	add	r4, r4, r3
   1b944:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b948:	add	r4, r1, r4, ror #10
   1b94c:	eor	r5, r4, r1
   1b950:	and	r5, r5, r7
   1b954:	add	r6, r3, r6
   1b958:	movw	r3, #9570	; 0x2562
   1b95c:	add	r7, ip, r7
   1b960:	ldr	ip, [sp, #32]
   1b964:	eor	r5, r5, r1
   1b968:	movt	r3, #63006	; 0xf61e
   1b96c:	add	r5, r6, r5
   1b970:	add	r5, r5, r3
   1b974:	movw	r3, #45888	; 0xb340
   1b978:	add	r5, r4, r5, ror #27
   1b97c:	movt	r3, #49216	; 0xc040
   1b980:	eor	r6, r5, r4
   1b984:	and	r6, r6, r1
   1b988:	add	r1, r2, r1
   1b98c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1b990:	eor	r6, r6, r4
   1b994:	add	r6, r7, r6
   1b998:	add	r6, r6, r3
   1b99c:	movw	r3, #23121	; 0x5a51
   1b9a0:	add	r6, r5, r6, ror #23
   1b9a4:	movt	r3, #9822	; 0x265e
   1b9a8:	eor	r7, r6, r5
   1b9ac:	and	r7, r7, r4
   1b9b0:	add	r4, r2, r4
   1b9b4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1b9b8:	eor	r7, r7, r5
   1b9bc:	add	r1, r1, r7
   1b9c0:	add	r1, r1, r3
   1b9c4:	movw	r3, #51114	; 0xc7aa
   1b9c8:	add	r1, r6, r1, ror #18
   1b9cc:	movt	r3, #59830	; 0xe9b6
   1b9d0:	eor	r7, r1, r6
   1b9d4:	and	r7, r7, r5
   1b9d8:	add	r5, ip, r5
   1b9dc:	eor	r7, r7, r6
   1b9e0:	add	r4, r4, r7
   1b9e4:	add	r4, r4, r3
   1b9e8:	movw	r3, #4189	; 0x105d
   1b9ec:	add	r4, r1, r4, ror #12
   1b9f0:	movt	r3, #54831	; 0xd62f
   1b9f4:	eor	r7, r4, r1
   1b9f8:	and	r7, r7, r6
   1b9fc:	add	r6, r0, r6
   1ba00:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1ba04:	eor	r7, r7, r1
   1ba08:	add	r5, r5, r7
   1ba0c:	add	r5, r5, r3
   1ba10:	movw	r3, #5203	; 0x1453
   1ba14:	add	r5, r4, r5, ror #27
   1ba18:	movt	r3, #580	; 0x244
   1ba1c:	eor	r7, r5, r4
   1ba20:	and	r7, r7, r1
   1ba24:	add	r1, lr, r1
   1ba28:	ldr	lr, [sp, #44]	; 0x2c
   1ba2c:	eor	r7, r7, r4
   1ba30:	add	r6, r6, r7
   1ba34:	add	r6, r6, r3
   1ba38:	movw	r3, #59009	; 0xe681
   1ba3c:	add	r6, r5, r6, ror #23
   1ba40:	movt	r3, #55457	; 0xd8a1
   1ba44:	eor	r7, r6, r5
   1ba48:	and	r7, r7, r4
   1ba4c:	add	r4, lr, r4
   1ba50:	eor	r7, r7, r5
   1ba54:	add	r1, r1, r7
   1ba58:	add	r1, r1, r3
   1ba5c:	movw	r3, #64456	; 0xfbc8
   1ba60:	add	r1, r6, r1, ror #18
   1ba64:	movt	r3, #59347	; 0xe7d3
   1ba68:	eor	r7, r1, r6
   1ba6c:	and	r7, r7, r5
   1ba70:	add	r5, r8, r5
   1ba74:	ldr	r8, [sp, #36]	; 0x24
   1ba78:	eor	r7, r7, r6
   1ba7c:	add	r4, r4, r7
   1ba80:	add	r4, r4, r3
   1ba84:	movw	r3, #52710	; 0xcde6
   1ba88:	add	r4, r1, r4, ror #12
   1ba8c:	movt	r3, #8673	; 0x21e1
   1ba90:	eor	r7, r4, r1
   1ba94:	and	r7, r7, r6
   1ba98:	add	r6, r9, r6
   1ba9c:	ldr	r9, [sp, #56]	; 0x38
   1baa0:	eor	r7, r7, r1
   1baa4:	add	r5, r5, r7
   1baa8:	add	r5, r5, r3
   1baac:	movw	r3, #2006	; 0x7d6
   1bab0:	add	r5, r4, r5, ror #27
   1bab4:	movt	r3, #49975	; 0xc337
   1bab8:	eor	r7, r5, r4
   1babc:	and	r7, r7, r1
   1bac0:	add	r1, r0, r1
   1bac4:	ldr	r0, [sp, #40]	; 0x28
   1bac8:	eor	r7, r7, r4
   1bacc:	add	r6, r6, r7
   1bad0:	add	r6, r6, r3
   1bad4:	movw	r3, #3463	; 0xd87
   1bad8:	add	r6, r5, r6, ror #23
   1badc:	movt	r3, #62677	; 0xf4d5
   1bae0:	eor	r7, r6, r5
   1bae4:	and	r7, r7, r4
   1bae8:	add	r4, r0, r4
   1baec:	eor	r7, r7, r5
   1baf0:	add	r1, r1, r7
   1baf4:	add	r1, r1, r3
   1baf8:	movw	r3, #5357	; 0x14ed
   1bafc:	add	r1, r6, r1, ror #18
   1bb00:	movt	r3, #17754	; 0x455a
   1bb04:	eor	r7, r1, r6
   1bb08:	and	r7, r7, r5
   1bb0c:	add	r5, r8, r5
   1bb10:	eor	r7, r7, r6
   1bb14:	add	r4, r4, r7
   1bb18:	add	r4, r4, r3
   1bb1c:	movw	r3, #59653	; 0xe905
   1bb20:	add	r4, r1, r4, ror #12
   1bb24:	movt	r3, #43491	; 0xa9e3
   1bb28:	eor	r7, r4, r1
   1bb2c:	and	r7, r7, r6
   1bb30:	add	r6, r2, r6
   1bb34:	ldr	r2, [sp, #16]
   1bb38:	eor	r7, r7, r1
   1bb3c:	add	r5, r5, r7
   1bb40:	add	r5, r5, r3
   1bb44:	movw	r3, #41976	; 0xa3f8
   1bb48:	add	r5, r4, r5, ror #27
   1bb4c:	movt	r3, #64751	; 0xfcef
   1bb50:	eor	r7, r5, r4
   1bb54:	and	r7, r7, r1
   1bb58:	add	r1, r2, r1
   1bb5c:	eor	r7, r7, r4
   1bb60:	add	r6, r6, r7
   1bb64:	add	r6, r6, r3
   1bb68:	movw	r3, #729	; 0x2d9
   1bb6c:	add	r6, r5, r6, ror #23
   1bb70:	movt	r3, #26479	; 0x676f
   1bb74:	eor	r7, r6, r5
   1bb78:	and	r7, r7, r4
   1bb7c:	add	r4, r9, r4
   1bb80:	ldr	r9, [fp, #-52]	; 0xffffffcc
   1bb84:	eor	r7, r7, r5
   1bb88:	add	r1, r1, r7
   1bb8c:	add	r1, r1, r3
   1bb90:	add	r1, r6, r1, ror #18
   1bb94:	eor	r7, r1, r6
   1bb98:	and	r3, r7, r5
   1bb9c:	add	r5, ip, r5
   1bba0:	ldr	ip, [sp, #8]
   1bba4:	eor	r3, r3, r6
   1bba8:	add	r6, r0, r6
   1bbac:	ldr	r0, [sp, #48]	; 0x30
   1bbb0:	add	r3, r4, r3
   1bbb4:	movw	r4, #19594	; 0x4c8a
   1bbb8:	movt	r4, #36138	; 0x8d2a
   1bbbc:	add	r3, r3, r4
   1bbc0:	add	r3, r1, r3, ror #12
   1bbc4:	eor	r4, r7, r3
   1bbc8:	ldr	r7, [fp, #-48]	; 0xffffffd0
   1bbcc:	add	r4, r5, r4
   1bbd0:	movw	r5, #14658	; 0x3942
   1bbd4:	movt	r5, #65530	; 0xfffa
   1bbd8:	add	r4, r4, r5
   1bbdc:	eor	r5, r3, r1
   1bbe0:	add	r1, r7, r1
   1bbe4:	ldr	r7, [fp, #-32]	; 0xffffffe0
   1bbe8:	add	r4, r3, r4, ror #28
   1bbec:	eor	r5, r5, r4
   1bbf0:	add	r5, r6, r5
   1bbf4:	movw	r6, #63105	; 0xf681
   1bbf8:	movt	r6, #34673	; 0x8771
   1bbfc:	add	r5, r5, r6
   1bc00:	eor	r6, r4, r3
   1bc04:	add	r3, ip, r3
   1bc08:	add	r5, r4, r5, ror #21
   1bc0c:	eor	r6, r6, r5
   1bc10:	add	r1, r1, r6
   1bc14:	movw	r6, #24866	; 0x6122
   1bc18:	movt	r6, #28061	; 0x6d9d
   1bc1c:	add	r1, r1, r6
   1bc20:	eor	r6, r5, r4
   1bc24:	add	r4, r7, r4
   1bc28:	ldr	r7, [sp, #52]	; 0x34
   1bc2c:	add	r1, r5, r1, ror #16
   1bc30:	eor	r6, r6, r1
   1bc34:	add	r3, r3, r6
   1bc38:	movw	r6, #14348	; 0x380c
   1bc3c:	movt	r6, #64997	; 0xfde5
   1bc40:	add	r3, r3, r6
   1bc44:	eor	r6, r1, r5
   1bc48:	add	r5, lr, r5
   1bc4c:	ldr	lr, [sp, #12]
   1bc50:	add	r3, r1, r3, ror #9
   1bc54:	eor	r6, r6, r3
   1bc58:	add	r4, r4, r6
   1bc5c:	movw	r6, #59972	; 0xea44
   1bc60:	movt	r6, #42174	; 0xa4be
   1bc64:	add	r4, r4, r6
   1bc68:	eor	r6, r3, r1
   1bc6c:	add	r1, r2, r1
   1bc70:	add	r4, r3, r4, ror #28
   1bc74:	eor	r6, r6, r4
   1bc78:	add	r5, r5, r6
   1bc7c:	movw	r6, #53161	; 0xcfa9
   1bc80:	movt	r6, #19422	; 0x4bde
   1bc84:	add	r5, r5, r6
   1bc88:	eor	r6, r4, r3
   1bc8c:	add	r3, r7, r3
   1bc90:	ldr	r7, [fp, #-36]	; 0xffffffdc
   1bc94:	add	r5, r4, r5, ror #21
   1bc98:	eor	r6, r6, r5
   1bc9c:	add	r1, r1, r6
   1bca0:	movw	r6, #19296	; 0x4b60
   1bca4:	movt	r6, #63163	; 0xf6bb
   1bca8:	add	r1, r1, r6
   1bcac:	eor	r6, r5, r4
   1bcb0:	add	r4, r8, r4
   1bcb4:	ldr	r8, [fp, #-44]	; 0xffffffd4
   1bcb8:	add	r1, r5, r1, ror #16
   1bcbc:	eor	r6, r6, r1
   1bcc0:	add	r3, r3, r6
   1bcc4:	movw	r6, #48240	; 0xbc70
   1bcc8:	movt	r6, #48831	; 0xbebf
   1bccc:	add	r3, r3, r6
   1bcd0:	eor	r6, r1, r5
   1bcd4:	add	r5, r8, r5
   1bcd8:	add	r3, r1, r3, ror #9
   1bcdc:	eor	r6, r6, r3
   1bce0:	add	r4, r4, r6
   1bce4:	movw	r6, #32454	; 0x7ec6
   1bce8:	movt	r6, #10395	; 0x289b
   1bcec:	add	r4, r4, r6
   1bcf0:	eor	r6, r3, r1
   1bcf4:	add	r1, r9, r1
   1bcf8:	add	r4, r3, r4, ror #28
   1bcfc:	eor	r6, r6, r4
   1bd00:	add	r5, r5, r6
   1bd04:	movw	r6, #10234	; 0x27fa
   1bd08:	movt	r6, #60065	; 0xeaa1
   1bd0c:	add	r5, r5, r6
   1bd10:	eor	r6, r4, r3
   1bd14:	add	r3, r0, r3
   1bd18:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bd1c:	add	r5, r4, r5, ror #21
   1bd20:	eor	r6, r6, r5
   1bd24:	add	r1, r1, r6
   1bd28:	movw	r6, #12421	; 0x3085
   1bd2c:	movt	r6, #54511	; 0xd4ef
   1bd30:	add	r1, r1, r6
   1bd34:	eor	r6, r5, r4
   1bd38:	add	r4, r0, r4
   1bd3c:	ldr	r0, [sp, #56]	; 0x38
   1bd40:	add	r1, r5, r1, ror #16
   1bd44:	eor	r6, r6, r1
   1bd48:	add	r3, r3, r6
   1bd4c:	movw	r6, #7429	; 0x1d05
   1bd50:	movt	r6, #1160	; 0x488
   1bd54:	add	r3, r3, r6
   1bd58:	eor	r6, r1, r5
   1bd5c:	add	r5, r0, r5
   1bd60:	add	r3, r1, r3, ror #9
   1bd64:	eor	r6, r6, r3
   1bd68:	add	r4, r4, r6
   1bd6c:	movw	r6, #53305	; 0xd039
   1bd70:	movt	r6, #55764	; 0xd9d4
   1bd74:	add	r4, r4, r6
   1bd78:	eor	r6, r3, r1
   1bd7c:	add	r1, lr, r1
   1bd80:	add	r4, r3, r4, ror #28
   1bd84:	eor	r6, r6, r4
   1bd88:	add	r5, r5, r6
   1bd8c:	movw	r6, #39397	; 0x99e5
   1bd90:	movt	r6, #59099	; 0xe6db
   1bd94:	add	r5, r5, r6
   1bd98:	eor	r6, r4, r3
   1bd9c:	add	r3, r7, r3
   1bda0:	ldr	r7, [sp, #32]
   1bda4:	add	r5, r4, r5, ror #21
   1bda8:	eor	r6, r6, r5
   1bdac:	add	r2, r2, r5
   1bdb0:	add	r1, r1, r6
   1bdb4:	movw	r6, #31992	; 0x7cf8
   1bdb8:	movt	r6, #8098	; 0x1fa2
   1bdbc:	add	r1, r1, r6
   1bdc0:	eor	r6, r5, r4
   1bdc4:	add	r4, r8, r4
   1bdc8:	add	r1, r5, r1, ror #16
   1bdcc:	eor	r6, r6, r1
   1bdd0:	add	r3, r3, r6
   1bdd4:	movw	r6, #22117	; 0x5665
   1bdd8:	movt	r6, #50348	; 0xc4ac
   1bddc:	add	r3, r3, r6
   1bde0:	mvn	r6, r5
   1bde4:	movw	r5, #65431	; 0xff97
   1bde8:	add	r3, r1, r3, ror #9
   1bdec:	movt	r5, #17194	; 0x432a
   1bdf0:	orr	r6, r3, r6
   1bdf4:	eor	r6, r6, r1
   1bdf8:	add	r4, r4, r6
   1bdfc:	movw	r6, #8772	; 0x2244
   1be00:	movt	r6, #62505	; 0xf429
   1be04:	add	r4, r4, r6
   1be08:	mvn	r6, r1
   1be0c:	add	r1, ip, r1
   1be10:	ldr	ip, [fp, #-40]	; 0xffffffd8
   1be14:	add	r4, r3, r4, ror #26
   1be18:	orr	r6, r4, r6
   1be1c:	eor	r6, r6, r3
   1be20:	add	r2, r2, r6
   1be24:	add	r2, r2, r5
   1be28:	mvn	r5, r3
   1be2c:	add	r3, r7, r3
   1be30:	add	r2, r4, r2, ror #22
   1be34:	orr	r5, r2, r5
   1be38:	eor	r5, r5, r4
   1be3c:	add	r1, r1, r5
   1be40:	movw	r5, #9127	; 0x23a7
   1be44:	movt	r5, #43924	; 0xab94
   1be48:	add	r1, r1, r5
   1be4c:	mvn	r5, r4
   1be50:	add	r4, r0, r4
   1be54:	ldr	r0, [sp, #52]	; 0x34
   1be58:	add	r1, r2, r1, ror #17
   1be5c:	orr	r5, r1, r5
   1be60:	eor	r5, r5, r2
   1be64:	add	r3, r3, r5
   1be68:	movw	r5, #41017	; 0xa039
   1be6c:	movt	r5, #64659	; 0xfc93
   1be70:	add	r3, r3, r5
   1be74:	mvn	r5, r2
   1be78:	add	r2, r9, r2
   1be7c:	add	r3, r1, r3, ror #11
   1be80:	orr	r5, r3, r5
   1be84:	eor	r5, r5, r1
   1be88:	add	r4, r4, r5
   1be8c:	movw	r5, #22979	; 0x59c3
   1be90:	movt	r5, #25947	; 0x655b
   1be94:	add	r4, r4, r5
   1be98:	mvn	r5, r1
   1be9c:	add	r1, r0, r1
   1bea0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bea4:	add	r4, r3, r4, ror #26
   1bea8:	orr	r5, r4, r5
   1beac:	eor	r5, r5, r3
   1beb0:	add	r2, r2, r5
   1beb4:	movw	r5, #52370	; 0xcc92
   1beb8:	movt	r5, #36620	; 0x8f0c
   1bebc:	add	r2, r2, r5
   1bec0:	mvn	r5, r3
   1bec4:	add	r3, r0, r3
   1bec8:	ldr	r0, [sp, #40]	; 0x28
   1becc:	add	r2, r4, r2, ror #22
   1bed0:	orr	r5, r2, r5
   1bed4:	eor	r5, r5, r4
   1bed8:	add	r1, r1, r5
   1bedc:	movw	r5, #62589	; 0xf47d
   1bee0:	movt	r5, #65519	; 0xffef
   1bee4:	add	r1, r1, r5
   1bee8:	mvn	r5, r4
   1beec:	add	r4, r0, r4
   1bef0:	ldr	r0, [sp, #48]	; 0x30
   1bef4:	add	r1, r2, r1, ror #17
   1bef8:	orr	r5, r1, r5
   1befc:	eor	r5, r5, r2
   1bf00:	add	r3, r3, r5
   1bf04:	movw	r5, #24017	; 0x5dd1
   1bf08:	movt	r5, #34180	; 0x8584
   1bf0c:	add	r3, r3, r5
   1bf10:	mvn	r5, r2
   1bf14:	add	r2, lr, r2
   1bf18:	ldr	lr, [sp, #4]
   1bf1c:	add	r3, r1, r3, ror #11
   1bf20:	orr	r5, r3, r5
   1bf24:	mvn	r7, r3
   1bf28:	eor	r5, r5, r1
   1bf2c:	cmp	sl, lr
   1bf30:	add	r4, r4, r5
   1bf34:	movw	r5, #32335	; 0x7e4f
   1bf38:	movt	r5, #28584	; 0x6fa8
   1bf3c:	add	r4, r4, r5
   1bf40:	mvn	r5, r1
   1bf44:	add	r1, r0, r1
   1bf48:	ldr	r0, [sp, #36]	; 0x24
   1bf4c:	add	r4, r3, r4, ror #26
   1bf50:	orr	r5, r4, r5
   1bf54:	eor	r5, r5, r3
   1bf58:	add	r3, r0, r3
   1bf5c:	ldr	r0, [sp, #44]	; 0x2c
   1bf60:	add	r2, r2, r5
   1bf64:	movw	r5, #59104	; 0xe6e0
   1bf68:	movt	r5, #65068	; 0xfe2c
   1bf6c:	add	r2, r2, r5
   1bf70:	movw	r5, #17172	; 0x4314
   1bf74:	add	r6, r0, r4
   1bf78:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1bf7c:	add	r2, r4, r2, ror #22
   1bf80:	movt	r5, #41729	; 0xa301
   1bf84:	orr	r7, r2, r7
   1bf88:	eor	r7, r7, r4
   1bf8c:	add	r1, r1, r7
   1bf90:	mvn	r7, r4
   1bf94:	movw	r4, #32386	; 0x7e82
   1bf98:	add	r1, r1, r5
   1bf9c:	movw	r5, #4513	; 0x11a1
   1bfa0:	movt	r4, #63315	; 0xf753
   1bfa4:	add	r1, r2, r1, ror #17
   1bfa8:	movt	r5, #19976	; 0x4e08
   1bfac:	orr	r7, r1, r7
   1bfb0:	eor	r7, r7, r2
   1bfb4:	add	r3, r3, r7
   1bfb8:	mvn	r7, r2
   1bfbc:	add	r2, r0, r2
   1bfc0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1bfc4:	add	r3, r3, r5
   1bfc8:	add	r3, r1, r3, ror #11
   1bfcc:	orr	r7, r3, r7
   1bfd0:	eor	r7, r7, r1
   1bfd4:	add	r7, r6, r7
   1bfd8:	mvn	r6, r1
   1bfdc:	add	r1, r0, r1
   1bfe0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1bfe4:	add	r7, r7, r4
   1bfe8:	movw	r4, #62005	; 0xf235
   1bfec:	add	r7, r3, r7, ror #26
   1bff0:	movt	r4, #48442	; 0xbd3a
   1bff4:	orr	r6, r7, r6
   1bff8:	mvn	r5, r7
   1bffc:	eor	r6, r6, r3
   1c000:	add	r2, r2, r6
   1c004:	mvn	r6, r3
   1c008:	add	r3, r0, r3
   1c00c:	add	r2, r2, r4
   1c010:	movw	r4, #53947	; 0xd2bb
   1c014:	add	r2, r7, r2, ror #22
   1c018:	movt	r4, #10967	; 0x2ad7
   1c01c:	orr	r6, r2, r6
   1c020:	eor	r6, r6, r7
   1c024:	add	r1, r1, r6
   1c028:	add	r1, r1, r4
   1c02c:	ldr	r4, [sp, #20]
   1c030:	add	r1, r2, r1, ror #17
   1c034:	orr	r5, r1, r5
   1c038:	add	ip, r1, ip
   1c03c:	add	r6, r1, r4
   1c040:	movw	r4, #54161	; 0xd391
   1c044:	eor	r5, r5, r2
   1c048:	ldr	r1, [sp, #28]
   1c04c:	movt	r4, #60294	; 0xeb86
   1c050:	add	r3, r3, r5
   1c054:	add	r3, r3, r4
   1c058:	add	r4, r6, r3, ror #11
   1c05c:	ldr	r3, [sp, #24]
   1c060:	add	r1, r2, r1
   1c064:	add	r3, r7, r3
   1c068:	bcc	1b664 <__assert_fail@plt+0xa240>
   1c06c:	ldr	r0, [sp]
   1c070:	stm	r0, {r3, r4, ip}
   1c074:	str	r1, [r0, #12]
   1c078:	sub	sp, fp, #28
   1c07c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c080:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c084:	add	fp, sp, #24
   1c088:	sub	sp, sp, #160	; 0xa0
   1c08c:	mov	r8, r2
   1c090:	add	r2, pc, #184	; 0xb8
   1c094:	add	r5, sp, #4
   1c098:	vld1.64	{d16-d17}, [r2 :128]
   1c09c:	mov	r2, #20
   1c0a0:	mov	r3, r5
   1c0a4:	vst1.32	{d16-d17}, [r3], r2
   1c0a8:	mov	r2, #0
   1c0ac:	str	r2, [r3]
   1c0b0:	str	r2, [sp, #28]
   1c0b4:	str	r2, [sp, #20]
   1c0b8:	mov	r2, r5
   1c0bc:	bl	1c160 <__assert_fail@plt+0xad3c>
   1c0c0:	ldr	r1, [sp, #28]
   1c0c4:	ldr	r2, [sp, #20]
   1c0c8:	mov	r7, #32
   1c0cc:	add	r0, r2, r1
   1c0d0:	cmp	r1, #56	; 0x38
   1c0d4:	movwcc	r7, #16
   1c0d8:	cmp	r0, r2
   1c0dc:	str	r0, [sp, #20]
   1c0e0:	bcs	1c0f0 <__assert_fail@plt+0xaccc>
   1c0e4:	ldr	r2, [sp, #24]
   1c0e8:	add	r2, r2, #1
   1c0ec:	str	r2, [sp, #24]
   1c0f0:	mvn	r2, #7
   1c0f4:	add	r6, r5, #28
   1c0f8:	lsl	r3, r0, #3
   1c0fc:	add	r2, r2, r7, lsl #2
   1c100:	str	r3, [r6, r2]
   1c104:	add	r3, r6, r7, lsl #2
   1c108:	sub	r2, r2, r1
   1c10c:	ldr	r4, [sp, #24]
   1c110:	lsl	r4, r4, #3
   1c114:	orr	r0, r4, r0, lsr #29
   1c118:	str	r0, [r3, #-4]
   1c11c:	add	r0, r6, r1
   1c120:	movw	r1, #25264	; 0x62b0
   1c124:	movt	r1, #3
   1c128:	bl	111c0 <memcpy@plt>
   1c12c:	lsl	r1, r7, #2
   1c130:	mov	r0, r6
   1c134:	mov	r2, r5
   1c138:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1c13c:	vld1.32	{d16-d17}, [r5]
   1c140:	mov	r0, r8
   1c144:	vst1.8	{d16-d17}, [r8]
   1c148:	sub	sp, fp, #24
   1c14c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c150:	strbvs	r2, [r5, -r1, lsl #6]
   1c154:	svc	0x00cdab89
   1c158:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1c15c:	eorsne	r5, r2, r6, ror r4
   1c160:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c164:	add	fp, sp, #28
   1c168:	sub	sp, sp, #12
   1c16c:	ldr	r5, [r2, #24]
   1c170:	mov	r4, r2
   1c174:	mov	r8, r1
   1c178:	mov	r6, r0
   1c17c:	cmp	r5, #0
   1c180:	beq	1c1f0 <__assert_fail@plt+0xadcc>
   1c184:	rsb	r7, r5, #128	; 0x80
   1c188:	add	r9, r4, #28
   1c18c:	mov	r1, r6
   1c190:	cmp	r7, r8
   1c194:	add	r0, r9, r5
   1c198:	movhi	r7, r8
   1c19c:	mov	r2, r7
   1c1a0:	bl	111c0 <memcpy@plt>
   1c1a4:	ldr	r0, [r4, #24]
   1c1a8:	add	r0, r0, r7
   1c1ac:	cmp	r0, #65	; 0x41
   1c1b0:	str	r0, [r4, #24]
   1c1b4:	bcc	1c1e8 <__assert_fail@plt+0xadc4>
   1c1b8:	bic	r1, r0, #63	; 0x3f
   1c1bc:	mov	r0, r9
   1c1c0:	mov	r2, r4
   1c1c4:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1c1c8:	ldr	r0, [r4, #24]
   1c1cc:	and	r2, r0, #63	; 0x3f
   1c1d0:	add	r0, r7, r5
   1c1d4:	bic	r0, r0, #63	; 0x3f
   1c1d8:	str	r2, [r4, #24]
   1c1dc:	add	r1, r9, r0
   1c1e0:	mov	r0, r9
   1c1e4:	bl	111c0 <memcpy@plt>
   1c1e8:	sub	r8, r8, r7
   1c1ec:	add	r6, r6, r7
   1c1f0:	cmp	r8, #64	; 0x40
   1c1f4:	bcc	1c294 <__assert_fail@plt+0xae70>
   1c1f8:	tst	r6, #3
   1c1fc:	beq	1c2a8 <__assert_fail@plt+0xae84>
   1c200:	cmp	r8, #65	; 0x41
   1c204:	bcc	1c2d0 <__assert_fail@plt+0xaeac>
   1c208:	add	r5, r4, #28
   1c20c:	sub	r0, r8, #65	; 0x41
   1c210:	mov	r7, r6
   1c214:	str	r8, [sp, #8]
   1c218:	bic	r0, r0, #63	; 0x3f
   1c21c:	add	sl, r5, #32
   1c220:	add	r9, r5, #16
   1c224:	str	r0, [sp, #4]
   1c228:	mov	r0, #64	; 0x40
   1c22c:	add	r1, r6, #48	; 0x30
   1c230:	mov	r2, r4
   1c234:	vld1.8	{d16-d17}, [r7], r0
   1c238:	add	r0, r6, #32
   1c23c:	vld1.8	{d18-d19}, [r1]
   1c240:	mov	r1, #48	; 0x30
   1c244:	vld1.8	{d20-d21}, [r0]
   1c248:	mov	r0, r5
   1c24c:	vst1.8	{d16-d17}, [r0], r1
   1c250:	add	r1, r6, #16
   1c254:	vld1.8	{d16-d17}, [r1]
   1c258:	vst1.8	{d18-d19}, [r0]
   1c25c:	mov	r0, r5
   1c260:	mov	r1, #64	; 0x40
   1c264:	vst1.8	{d20-d21}, [sl]
   1c268:	vst1.8	{d16-d17}, [r9]
   1c26c:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1c270:	sub	r8, r8, #64	; 0x40
   1c274:	mov	r6, r7
   1c278:	cmp	r8, #64	; 0x40
   1c27c:	bhi	1c228 <__assert_fail@plt+0xae04>
   1c280:	ldr	r0, [sp, #8]
   1c284:	ldr	r1, [sp, #4]
   1c288:	sub	r0, r0, r1
   1c28c:	sub	r8, r0, #64	; 0x40
   1c290:	b	1c2d8 <__assert_fail@plt+0xaeb4>
   1c294:	mov	r7, r6
   1c298:	cmp	r8, #0
   1c29c:	bne	1c2d8 <__assert_fail@plt+0xaeb4>
   1c2a0:	sub	sp, fp, #28
   1c2a4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c2a8:	bic	r5, r8, #63	; 0x3f
   1c2ac:	mov	r0, r6
   1c2b0:	mov	r2, r4
   1c2b4:	mov	r1, r5
   1c2b8:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1c2bc:	add	r7, r6, r5
   1c2c0:	and	r8, r8, #63	; 0x3f
   1c2c4:	cmp	r8, #0
   1c2c8:	bne	1c2d8 <__assert_fail@plt+0xaeb4>
   1c2cc:	b	1c2a0 <__assert_fail@plt+0xae7c>
   1c2d0:	mov	r7, r6
   1c2d4:	mov	r8, #64	; 0x40
   1c2d8:	ldr	r5, [r4, #24]
   1c2dc:	add	r6, r4, #28
   1c2e0:	mov	r1, r7
   1c2e4:	mov	r2, r8
   1c2e8:	add	r0, r6, r5
   1c2ec:	bl	111c0 <memcpy@plt>
   1c2f0:	add	r5, r5, r8
   1c2f4:	cmp	r5, #64	; 0x40
   1c2f8:	bcc	1c320 <__assert_fail@plt+0xaefc>
   1c2fc:	mov	r0, r6
   1c300:	mov	r1, #64	; 0x40
   1c304:	mov	r2, r4
   1c308:	bl	1b61c <__assert_fail@plt+0xa1f8>
   1c30c:	sub	r5, r5, #64	; 0x40
   1c310:	add	r1, r4, #92	; 0x5c
   1c314:	mov	r0, r6
   1c318:	mov	r2, r5
   1c31c:	bl	111c0 <memcpy@plt>
   1c320:	str	r5, [r4, #24]
   1c324:	sub	sp, fp, #28
   1c328:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c32c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1c330:	add	fp, sp, #24
   1c334:	sub	sp, sp, #160	; 0xa0
   1c338:	mov	r6, r0
   1c33c:	movw	r0, #32840	; 0x8048
   1c340:	mov	r8, r1
   1c344:	bl	32610 <__assert_fail@plt+0x211ec>
   1c348:	cmp	r0, #0
   1c34c:	beq	1c3f8 <__assert_fail@plt+0xafd4>
   1c350:	mov	r5, sp
   1c354:	mov	r4, r0
   1c358:	mov	r0, r5
   1c35c:	bl	1c410 <__assert_fail@plt+0xafec>
   1c360:	b	1c374 <__assert_fail@plt+0xaf50>
   1c364:	mov	r0, r4
   1c368:	mov	r1, #32768	; 0x8000
   1c36c:	mov	r2, r5
   1c370:	bl	1c564 <__assert_fail@plt+0xb140>
   1c374:	mov	r7, #0
   1c378:	ldrb	r0, [r6]
   1c37c:	tst	r0, #16
   1c380:	bne	1c3bc <__assert_fail@plt+0xaf98>
   1c384:	add	r0, r4, r7
   1c388:	rsb	r2, r7, #32768	; 0x8000
   1c38c:	mov	r1, #1
   1c390:	mov	r3, r6
   1c394:	bl	113e8 <fread_unlocked@plt>
   1c398:	add	r7, r0, r7
   1c39c:	cmp	r7, #32768	; 0x8000
   1c3a0:	beq	1c364 <__assert_fail@plt+0xaf40>
   1c3a4:	cmp	r0, #0
   1c3a8:	bne	1c378 <__assert_fail@plt+0xaf54>
   1c3ac:	ldrb	r0, [r6]
   1c3b0:	mov	r5, #1
   1c3b4:	tst	r0, #32
   1c3b8:	bne	1c3e4 <__assert_fail@plt+0xafc0>
   1c3bc:	cmp	r7, #0
   1c3c0:	beq	1c3d4 <__assert_fail@plt+0xafb0>
   1c3c4:	mov	r2, sp
   1c3c8:	mov	r0, r4
   1c3cc:	mov	r1, r7
   1c3d0:	bl	1da50 <__assert_fail@plt+0xc62c>
   1c3d4:	mov	r0, sp
   1c3d8:	mov	r1, r8
   1c3dc:	bl	1c494 <__assert_fail@plt+0xb070>
   1c3e0:	mov	r5, #0
   1c3e4:	mov	r0, r4
   1c3e8:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1c3ec:	mov	r0, r5
   1c3f0:	sub	sp, fp, #24
   1c3f4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1c3f8:	mov	r5, #1
   1c3fc:	mov	r0, r5
   1c400:	sub	sp, fp, #24
   1c404:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   1c410:	add	r1, pc, #24
   1c414:	add	r2, pc, #36	; 0x24
   1c418:	vld1.64	{d16-d17}, [r2 :128]
   1c41c:	vld1.64	{d18-d19}, [r1 :128]
   1c420:	vst1.32	{d16-d17}, [r0]!
   1c424:	vst1.32	{d18-d19}, [r0]
   1c428:	bx	lr
   1c42c:	nop	{0}
   1c430:	bicsgt	lr, r2, #240, 2	; 0x3c
	...
   1c440:	strbvs	r2, [r5, -r1, lsl #6]
   1c444:	svc	0x00cdab89
   1c448:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1c44c:	eorsne	r5, r2, r6, ror r4
   1c450:	ldr	r2, [r0]
   1c454:	rev	r2, r2
   1c458:	str	r2, [r1]
   1c45c:	ldr	r2, [r0, #4]
   1c460:	rev	r2, r2
   1c464:	str	r2, [r1, #4]
   1c468:	ldr	r2, [r0, #8]
   1c46c:	rev	r2, r2
   1c470:	str	r2, [r1, #8]
   1c474:	ldr	r2, [r0, #12]
   1c478:	rev	r2, r2
   1c47c:	str	r2, [r1, #12]
   1c480:	ldr	r0, [r0, #16]
   1c484:	rev	r0, r0
   1c488:	str	r0, [r1, #16]
   1c48c:	mov	r0, r1
   1c490:	bx	lr
   1c494:	push	{r4, r5, r6, r7, fp, lr}
   1c498:	add	fp, sp, #16
   1c49c:	mov	r4, r1
   1c4a0:	ldr	r1, [r0, #28]
   1c4a4:	ldr	r3, [r0, #20]
   1c4a8:	ldr	r2, [r0, #24]
   1c4ac:	mov	r5, r0
   1c4b0:	mov	r7, #32
   1c4b4:	add	r6, r5, #32
   1c4b8:	add	r0, r3, r1
   1c4bc:	cmp	r1, #56	; 0x38
   1c4c0:	movwcc	r7, #16
   1c4c4:	cmp	r0, r3
   1c4c8:	str	r0, [r5, #20]
   1c4cc:	mvn	r3, #7
   1c4d0:	addcc	r2, r2, #1
   1c4d4:	add	r3, r3, r7, lsl #2
   1c4d8:	strcc	r2, [r5, #24]
   1c4dc:	lsl	r2, r2, #3
   1c4e0:	orr	r2, r2, r0, lsr #29
   1c4e4:	lsl	r0, r0, #3
   1c4e8:	rev	r0, r0
   1c4ec:	rev	r2, r2
   1c4f0:	str	r2, [r6, r3]
   1c4f4:	add	r2, r6, r7, lsl #2
   1c4f8:	str	r0, [r2, #-4]
   1c4fc:	add	r0, r6, r1
   1c500:	sub	r2, r3, r1
   1c504:	movw	r1, #25328	; 0x62f0
   1c508:	movt	r1, #3
   1c50c:	bl	111c0 <memcpy@plt>
   1c510:	lsl	r1, r7, #2
   1c514:	mov	r0, r6
   1c518:	mov	r2, r5
   1c51c:	bl	1c564 <__assert_fail@plt+0xb140>
   1c520:	ldr	r0, [r5]
   1c524:	rev	r0, r0
   1c528:	str	r0, [r4]
   1c52c:	ldr	r0, [r5, #4]
   1c530:	rev	r0, r0
   1c534:	str	r0, [r4, #4]
   1c538:	ldr	r0, [r5, #8]
   1c53c:	rev	r0, r0
   1c540:	str	r0, [r4, #8]
   1c544:	ldr	r0, [r5, #12]
   1c548:	rev	r0, r0
   1c54c:	str	r0, [r4, #12]
   1c550:	ldr	r0, [r5, #16]
   1c554:	rev	r0, r0
   1c558:	str	r0, [r4, #16]
   1c55c:	mov	r0, r4
   1c560:	pop	{r4, r5, r6, r7, fp, pc}
   1c564:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c568:	add	fp, sp, #28
   1c56c:	sub	sp, sp, #416	; 0x1a0
   1c570:	ldr	r3, [r2, #20]
   1c574:	str	r2, [sp, #12]
   1c578:	adds	r3, r3, r1
   1c57c:	bic	r1, r1, #3
   1c580:	str	r3, [r2, #20]
   1c584:	ldr	r3, [r2, #24]
   1c588:	adc	r3, r3, #0
   1c58c:	str	r3, [r2, #24]
   1c590:	add	r2, r0, r1
   1c594:	cmp	r2, r0
   1c598:	bls	1d90c <__assert_fail@plt+0xc4e8>
   1c59c:	ldr	r1, [sp, #12]
   1c5a0:	ldm	r1, {r5, r7}
   1c5a4:	ldr	r3, [r1, #8]
   1c5a8:	ldr	r6, [r1, #12]
   1c5ac:	ldr	r1, [r1, #16]
   1c5b0:	str	r2, [sp, #8]
   1c5b4:	str	r1, [sp, #60]	; 0x3c
   1c5b8:	ldr	r1, [r0]
   1c5bc:	str	r3, [sp, #28]
   1c5c0:	str	r7, [sp, #48]	; 0x30
   1c5c4:	str	r5, [sp, #52]	; 0x34
   1c5c8:	str	r6, [sp, #56]	; 0x38
   1c5cc:	str	r0, [sp, #164]	; 0xa4
   1c5d0:	str	r1, [fp, #-96]	; 0xffffffa0
   1c5d4:	ldmib	r0, {r1, r2}
   1c5d8:	rev	r2, r2
   1c5dc:	str	r2, [fp, #-84]	; 0xffffffac
   1c5e0:	mov	r7, r2
   1c5e4:	ldr	r2, [r0, #12]
   1c5e8:	str	r7, [sp, #20]
   1c5ec:	rev	r1, r1
   1c5f0:	str	r1, [sp, #32]
   1c5f4:	rev	r2, r2
   1c5f8:	str	r2, [fp, #-80]	; 0xffffffb0
   1c5fc:	mov	r4, r2
   1c600:	str	r2, [sp, #188]	; 0xbc
   1c604:	ldr	r2, [r0, #16]
   1c608:	eor	r1, r4, r1
   1c60c:	rev	r2, r2
   1c610:	str	r2, [fp, #-76]	; 0xffffffb4
   1c614:	ldr	r2, [r0, #20]
   1c618:	rev	r2, r2
   1c61c:	str	r2, [fp, #-72]	; 0xffffffb8
   1c620:	ldr	r2, [r0, #24]
   1c624:	rev	ip, r2
   1c628:	str	ip, [fp, #-68]	; 0xffffffbc
   1c62c:	str	ip, [sp, #184]	; 0xb8
   1c630:	ldr	r2, [r0, #28]
   1c634:	rev	lr, r2
   1c638:	str	lr, [fp, #-64]	; 0xffffffc0
   1c63c:	str	lr, [sp, #44]	; 0x2c
   1c640:	ldr	r2, [r0, #32]
   1c644:	rev	r2, r2
   1c648:	str	r2, [fp, #-60]	; 0xffffffc4
   1c64c:	str	r2, [sp, #172]	; 0xac
   1c650:	ldr	r2, [r0, #36]	; 0x24
   1c654:	rev	r2, r2
   1c658:	str	r2, [fp, #-56]	; 0xffffffc8
   1c65c:	eor	r3, r1, r2
   1c660:	mov	r9, r2
   1c664:	str	r2, [sp, #168]	; 0xa8
   1c668:	ldr	r1, [r0, #40]	; 0x28
   1c66c:	rev	r1, r1
   1c670:	str	r1, [fp, #-52]	; 0xffffffcc
   1c674:	mov	sl, r1
   1c678:	ldr	r1, [r0, #44]	; 0x2c
   1c67c:	str	sl, [sp, #64]	; 0x40
   1c680:	rev	r1, r1
   1c684:	str	r1, [fp, #-48]	; 0xffffffd0
   1c688:	str	r1, [sp, #176]	; 0xb0
   1c68c:	ldr	r1, [r0, #48]	; 0x30
   1c690:	rev	r5, r1
   1c694:	str	r5, [fp, #-44]	; 0xffffffd4
   1c698:	ldr	r1, [r0, #52]	; 0x34
   1c69c:	rev	r8, r1
   1c6a0:	str	r8, [fp, #-40]	; 0xffffffd8
   1c6a4:	str	r8, [sp, #68]	; 0x44
   1c6a8:	ldr	r2, [r0, #56]	; 0x38
   1c6ac:	rev	r1, r2
   1c6b0:	str	r1, [fp, #-36]	; 0xffffffdc
   1c6b4:	eor	r2, r3, r1
   1c6b8:	str	r1, [sp, #180]	; 0xb4
   1c6bc:	ldr	r3, [r0, #60]	; 0x3c
   1c6c0:	str	r2, [fp, #-132]	; 0xffffff7c
   1c6c4:	rev	r0, r3
   1c6c8:	mov	r3, r5
   1c6cc:	str	r0, [fp, #-32]	; 0xffffffe0
   1c6d0:	str	r3, [sp, #36]	; 0x24
   1c6d4:	str	r0, [sp, #208]	; 0xd0
   1c6d8:	ldr	r1, [fp, #-76]	; 0xffffffb4
   1c6dc:	ldr	r6, [fp, #-72]	; 0xffffffb8
   1c6e0:	eor	r4, ip, r1
   1c6e4:	str	r1, [sp, #40]	; 0x28
   1c6e8:	mov	ip, r0
   1c6ec:	ldr	ip, [sp, #172]	; 0xac
   1c6f0:	str	r6, [sp, #24]
   1c6f4:	eor	r4, r4, r5
   1c6f8:	eor	r2, r4, r2, ror #31
   1c6fc:	eor	r4, r9, lr
   1c700:	ldr	r9, [sp, #176]	; 0xb0
   1c704:	eor	r4, r4, r0
   1c708:	eor	r5, r4, r2, ror #31
   1c70c:	eor	r4, r1, r7
   1c710:	str	r2, [sp, #192]	; 0xc0
   1c714:	mov	r2, r7
   1c718:	mov	r7, sl
   1c71c:	eor	r4, r4, sl
   1c720:	eor	r1, r4, r0
   1c724:	eor	r4, r3, sl
   1c728:	mov	sl, r3
   1c72c:	str	r5, [sp, #196]	; 0xc4
   1c730:	eor	r4, r4, r1, ror #31
   1c734:	str	r1, [sp, #220]	; 0xdc
   1c738:	eor	r3, r4, r5, ror #31
   1c73c:	eor	r4, lr, r6
   1c740:	mov	lr, r1
   1c744:	eor	r4, r4, r8
   1c748:	eor	r5, r4, r1, ror #31
   1c74c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1c750:	eor	r4, r0, r8
   1c754:	str	r3, [sp, #204]	; 0xcc
   1c758:	ldr	r0, [sp, #188]	; 0xbc
   1c75c:	eor	r4, r4, r5, ror #31
   1c760:	str	r5, [fp, #-220]	; 0xffffff24
   1c764:	rev	r1, r1
   1c768:	eor	r3, r4, r3, ror #31
   1c76c:	eor	r4, r2, r1
   1c770:	str	r1, [sp, #16]
   1c774:	eor	r4, r4, ip
   1c778:	str	r3, [sp, #212]	; 0xd4
   1c77c:	eor	r1, r4, r8
   1c780:	eor	r4, r7, ip
   1c784:	mov	r7, ip
   1c788:	eor	r4, r4, r1, ror #31
   1c78c:	str	r1, [sp, #72]	; 0x48
   1c790:	eor	r2, r4, r5, ror #31
   1c794:	ror	r4, lr, #31
   1c798:	str	r4, [fp, #-84]	; 0xffffffac
   1c79c:	eor	r4, r4, r1, ror #31
   1c7a0:	mov	ip, r2
   1c7a4:	str	r2, [fp, #-212]	; 0xffffff2c
   1c7a8:	eor	r4, r4, r2, ror #31
   1c7ac:	eor	lr, r4, r3, ror #31
   1c7b0:	eor	r4, r6, r0
   1c7b4:	ldr	r6, [fp, #-132]	; 0xffffff7c
   1c7b8:	eor	r4, r4, r9
   1c7bc:	eor	r3, r4, r1, ror #31
   1c7c0:	eor	r4, r8, r9
   1c7c4:	str	lr, [sp, #200]	; 0xc8
   1c7c8:	eor	r4, r4, r3, ror #31
   1c7cc:	mov	r8, r3
   1c7d0:	str	r3, [sp, #76]	; 0x4c
   1c7d4:	eor	r0, r4, r2, ror #31
   1c7d8:	ror	r4, r5, #31
   1c7dc:	ldr	r2, [sp, #184]	; 0xb8
   1c7e0:	str	r4, [fp, #-72]	; 0xffffffb8
   1c7e4:	eor	r4, r4, r3, ror #31
   1c7e8:	str	r0, [fp, #-196]	; 0xffffff3c
   1c7ec:	eor	r4, r4, r0, ror #31
   1c7f0:	eor	r5, r4, lr, ror #31
   1c7f4:	ldr	lr, [sp, #180]	; 0xb4
   1c7f8:	eor	r4, r7, r2
   1c7fc:	ldr	r7, [sp, #196]	; 0xc4
   1c800:	str	r5, [fp, #-128]	; 0xffffff80
   1c804:	eor	r4, r4, lr
   1c808:	eor	r2, r4, r3, ror #31
   1c80c:	eor	r4, lr, r1, ror #31
   1c810:	ldr	r3, [sp, #168]	; 0xa8
   1c814:	eor	r4, r4, r2, ror #31
   1c818:	str	r2, [sp, #80]	; 0x50
   1c81c:	eor	r1, r4, r0, ror #31
   1c820:	ror	r4, ip, #31
   1c824:	mov	ip, r2
   1c828:	str	r4, [fp, #-60]	; 0xffffffc4
   1c82c:	eor	r4, r4, r2, ror #31
   1c830:	str	r1, [fp, #-208]	; 0xffffff30
   1c834:	eor	r4, r4, r1, ror #31
   1c838:	eor	r5, r4, r5, ror #31
   1c83c:	eor	r4, r9, r3
   1c840:	mov	r9, r1
   1c844:	eor	r4, r4, r6, ror #31
   1c848:	ror	r9, r9, #31
   1c84c:	str	r5, [fp, #-120]	; 0xffffff88
   1c850:	eor	r3, r4, r2, ror #31
   1c854:	ror	r4, r8, #31
   1c858:	str	r4, [fp, #-80]	; 0xffffffb0
   1c85c:	eor	r4, r4, r6, ror #31
   1c860:	str	r3, [sp, #84]	; 0x54
   1c864:	eor	r4, r4, r3, ror #31
   1c868:	eor	r2, r4, r1, ror #31
   1c86c:	ror	r4, r0, #31
   1c870:	str	r4, [fp, #-48]	; 0xffffffd0
   1c874:	eor	r4, r4, r3, ror #31
   1c878:	str	r2, [sp, #216]	; 0xd8
   1c87c:	eor	r4, r4, r2, ror #31
   1c880:	eor	r0, r4, r5, ror #31
   1c884:	ldr	r5, [sp, #192]	; 0xc0
   1c888:	eor	r4, lr, sl
   1c88c:	ldr	sl, [sp, #204]	; 0xcc
   1c890:	mov	lr, r2
   1c894:	str	r0, [fp, #-124]	; 0xffffff84
   1c898:	ror	r0, r7, #31
   1c89c:	str	r0, [fp, #-104]	; 0xffffff98
   1c8a0:	eor	r4, r4, r5, ror #31
   1c8a4:	eor	r6, r4, r3, ror #31
   1c8a8:	ror	r4, ip, #31
   1c8ac:	ror	ip, r3, #31
   1c8b0:	str	r4, [fp, #-68]	; 0xffffffbc
   1c8b4:	eor	r4, r4, r5, ror #31
   1c8b8:	ror	r8, r6, #31
   1c8bc:	eor	r4, r4, r6, ror #31
   1c8c0:	eor	r1, r4, r2, ror #31
   1c8c4:	ror	r4, r5, #31
   1c8c8:	ldr	r5, [sp, #212]	; 0xd4
   1c8cc:	mov	r2, r6
   1c8d0:	eor	r6, r9, r6, ror #31
   1c8d4:	str	r4, [fp, #-76]	; 0xffffffb4
   1c8d8:	str	r0, [fp, #-64]	; 0xffffffc0
   1c8dc:	ror	r0, sl, #31
   1c8e0:	str	ip, [fp, #-56]	; 0xffffffc8
   1c8e4:	str	r2, [sp, #88]	; 0x58
   1c8e8:	str	r0, [fp, #-52]	; 0xffffffcc
   1c8ec:	str	r8, [fp, #-44]	; 0xffffffd4
   1c8f0:	eor	r6, r6, r1, ror #31
   1c8f4:	str	r0, [fp, #-100]	; 0xffffff9c
   1c8f8:	ror	r3, r5, #31
   1c8fc:	str	r3, [fp, #-40]	; 0xffffffd8
   1c900:	str	r3, [fp, #-96]	; 0xffffffa0
   1c904:	ldr	r3, [fp, #-124]	; 0xffffff84
   1c908:	str	r9, [fp, #-36]	; 0xffffffdc
   1c90c:	mov	r9, r1
   1c910:	str	r9, [sp, #100]	; 0x64
   1c914:	eor	r0, r6, r3, ror #31
   1c918:	ldr	r3, [sp, #208]	; 0xd0
   1c91c:	ldr	r6, [fp, #-132]	; 0xffffff7c
   1c920:	str	r0, [fp, #-112]	; 0xffffff90
   1c924:	eor	r6, r3, r6, ror #31
   1c928:	eor	r6, r6, r7, ror #31
   1c92c:	eor	r2, r6, r2, ror #31
   1c930:	eor	r6, ip, r7, ror #31
   1c934:	eor	r6, r6, r2, ror #31
   1c938:	mov	ip, r2
   1c93c:	str	ip, [sp, #92]	; 0x5c
   1c940:	eor	r2, r6, r1, ror #31
   1c944:	ror	r6, lr, #31
   1c948:	eor	r6, r6, ip, ror #31
   1c94c:	mov	lr, r2
   1c950:	eor	r6, r6, r2, ror #31
   1c954:	str	lr, [sp, #108]	; 0x6c
   1c958:	eor	r3, r6, r0, ror #31
   1c95c:	ldr	r0, [sp, #220]	; 0xdc
   1c960:	str	r3, [fp, #-108]	; 0xffffff94
   1c964:	eor	r6, r4, r0, ror #31
   1c968:	ldr	r0, [fp, #-220]	; 0xffffff24
   1c96c:	eor	r6, r6, sl, ror #31
   1c970:	eor	r7, r6, ip, ror #31
   1c974:	eor	r6, r8, sl, ror #31
   1c978:	mov	sl, r9
   1c97c:	eor	r6, r6, r7, ror #31
   1c980:	str	r7, [sp, #104]	; 0x68
   1c984:	eor	r1, r6, r2, ror #31
   1c988:	ror	r6, r9, #31
   1c98c:	mov	r9, r7
   1c990:	eor	r6, r6, r7, ror #31
   1c994:	mov	r8, r1
   1c998:	str	r1, [sp, #116]	; 0x74
   1c99c:	eor	r6, r6, r1, ror #31
   1c9a0:	eor	r2, r6, r3, ror #31
   1c9a4:	ldr	r3, [fp, #-104]	; 0xffffff98
   1c9a8:	str	r2, [fp, #-156]	; 0xffffff64
   1c9ac:	eor	r6, r3, r0, ror #31
   1c9b0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1c9b4:	eor	r6, r6, r5, ror #31
   1c9b8:	eor	r4, r6, r7, ror #31
   1c9bc:	ror	r6, ip, #31
   1c9c0:	eor	r6, r6, r5, ror #31
   1c9c4:	ldr	r5, [sp, #200]	; 0xc8
   1c9c8:	str	r4, [fp, #-188]	; 0xffffff44
   1c9cc:	eor	r6, r6, r4, ror #31
   1c9d0:	eor	r0, r6, r1, ror #31
   1c9d4:	ror	r6, lr, #31
   1c9d8:	ldr	r1, [fp, #-212]	; 0xffffff2c
   1c9dc:	mov	r9, r5
   1c9e0:	eor	r6, r6, r4, ror #31
   1c9e4:	str	r0, [fp, #-204]	; 0xffffff34
   1c9e8:	eor	r6, r6, r0, ror #31
   1c9ec:	eor	ip, r6, r2, ror #31
   1c9f0:	eor	r6, r3, r1, ror #31
   1c9f4:	eor	r6, r6, r5, ror #31
   1c9f8:	str	ip, [fp, #-104]	; 0xffffff98
   1c9fc:	eor	r1, r6, r4, ror #31
   1ca00:	ror	r6, r7, #31
   1ca04:	ldr	r7, [sp, #216]	; 0xd8
   1ca08:	eor	r6, r6, r5, ror #31
   1ca0c:	str	r1, [fp, #-200]	; 0xffffff38
   1ca10:	eor	r6, r6, r1, ror #31
   1ca14:	eor	r3, r6, r0, ror #31
   1ca18:	ror	r6, r8, #31
   1ca1c:	eor	r6, r6, r1, ror #31
   1ca20:	str	r3, [fp, #-192]	; 0xffffff40
   1ca24:	eor	r6, r6, r3, ror #31
   1ca28:	eor	r0, r6, ip, ror #31
   1ca2c:	ror	r6, r2, #31
   1ca30:	ldr	ip, [fp, #-108]	; 0xffffff94
   1ca34:	eor	r6, r6, r3, ror #31
   1ca38:	str	r0, [fp, #-176]	; 0xffffff50
   1ca3c:	eor	r3, r6, r0, ror #31
   1ca40:	mov	r6, r0
   1ca44:	str	r3, [fp, #-136]	; 0xffffff78
   1ca48:	ldr	r3, [fp, #-112]	; 0xffffff90
   1ca4c:	ror	r5, r3, #31
   1ca50:	eor	r5, r5, r8, ror #31
   1ca54:	eor	r0, r5, r2, ror #31
   1ca58:	ldr	r2, [fp, #-128]	; 0xffffff80
   1ca5c:	ldr	r5, [fp, #-96]	; 0xffffffa0
   1ca60:	str	r0, [fp, #-100]	; 0xffffff9c
   1ca64:	ldr	r0, [fp, #-120]	; 0xffffff88
   1ca68:	ror	r4, r0, #31
   1ca6c:	eor	r4, r4, sl, ror #31
   1ca70:	ldr	sl, [fp, #-124]	; 0xffffff84
   1ca74:	eor	r4, r4, r3, ror #31
   1ca78:	ror	r3, r2, #31
   1ca7c:	eor	r3, r3, r7, ror #31
   1ca80:	ldr	r7, [fp, #-196]	; 0xffffff3c
   1ca84:	eor	r3, r3, sl, ror #31
   1ca88:	eor	r7, r5, r7, ror #31
   1ca8c:	eor	r7, r7, r2, ror #31
   1ca90:	eor	r8, r7, r1, ror #31
   1ca94:	ldr	r1, [fp, #-208]	; 0xffffff30
   1ca98:	ror	r7, r9, #31
   1ca9c:	mov	r9, sl
   1caa0:	str	r8, [sp, #96]	; 0x60
   1caa4:	eor	r7, r7, r1, ror #31
   1caa8:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1caac:	eor	r7, r7, r0, ror #31
   1cab0:	eor	r0, r7, r8, ror #31
   1cab4:	str	r0, [fp, #-216]	; 0xffffff28
   1cab8:	eor	r0, r3, r0, ror #31
   1cabc:	ror	r3, sl, #31
   1cac0:	eor	r3, r3, lr, ror #31
   1cac4:	eor	r2, r4, r0, ror #31
   1cac8:	str	r0, [fp, #-116]	; 0xffffff8c
   1cacc:	eor	r3, r3, ip, ror #31
   1cad0:	mov	lr, r2
   1cad4:	eor	r0, r3, r2, ror #31
   1cad8:	ror	r3, ip, #31
   1cadc:	ldr	ip, [fp, #-204]	; 0xffffff34
   1cae0:	str	lr, [fp, #-160]	; 0xffffff60
   1cae4:	eor	r4, r1, r0, ror #31
   1cae8:	ldr	r1, [fp, #-104]	; 0xffffff98
   1caec:	mov	r5, r0
   1caf0:	ldr	r0, [fp, #-136]	; 0xffffff78
   1caf4:	ror	r7, r5, #31
   1caf8:	str	r5, [fp, #-148]	; 0xffffff6c
   1cafc:	eor	r3, r3, ip, ror #31
   1cb00:	str	r4, [fp, #-140]	; 0xffffff74
   1cb04:	eor	r3, r3, r1, ror #31
   1cb08:	eor	r7, r7, r1, ror #31
   1cb0c:	ldr	r1, [fp, #-192]	; 0xffffff40
   1cb10:	eor	r2, r3, r4, ror #31
   1cb14:	ror	r3, r4, #31
   1cb18:	eor	r3, r3, r6, ror #31
   1cb1c:	ror	r6, lr, #31
   1cb20:	eor	r0, r0, r2, ror #31
   1cb24:	str	r2, [fp, #-100]	; 0xffffff9c
   1cb28:	str	r0, [fp, #-96]	; 0xffffffa0
   1cb2c:	eor	r0, r3, r0, ror #31
   1cb30:	mov	r3, r5
   1cb34:	ror	r5, r8, #31
   1cb38:	eor	r5, r5, r9, ror #31
   1cb3c:	str	r0, [fp, #-136]	; 0xffffff78
   1cb40:	eor	r0, r7, r2, ror #31
   1cb44:	str	r0, [fp, #-152]	; 0xffffff68
   1cb48:	ldr	r0, [fp, #-156]	; 0xffffff64
   1cb4c:	eor	r6, r6, r0, ror #31
   1cb50:	ldr	r0, [fp, #-188]	; 0xffffff44
   1cb54:	eor	sl, r6, r4, ror #31
   1cb58:	ldr	r6, [fp, #-116]	; 0xffffff8c
   1cb5c:	ror	r4, r0, #31
   1cb60:	ldr	r0, [fp, #-128]	; 0xffffff80
   1cb64:	eor	r5, r5, r6, ror #31
   1cb68:	eor	r4, r4, r0, ror #31
   1cb6c:	ldr	r0, [fp, #-200]	; 0xffffff38
   1cb70:	eor	r4, r4, r8, ror #31
   1cb74:	eor	r2, r4, r1, ror #31
   1cb78:	ror	r4, r0, #31
   1cb7c:	ldr	r0, [fp, #-120]	; 0xffffff88
   1cb80:	eor	r4, r4, r0, ror #31
   1cb84:	ldr	r0, [fp, #-216]	; 0xffffff28
   1cb88:	eor	r4, r4, r0, ror #31
   1cb8c:	eor	r7, r4, r2, ror #31
   1cb90:	mov	r4, r2
   1cb94:	str	r4, [sp, #112]	; 0x70
   1cb98:	eor	r2, r5, r7, ror #31
   1cb9c:	str	r7, [fp, #-184]	; 0xffffff48
   1cba0:	ror	r5, r0, #31
   1cba4:	mov	r7, r0
   1cba8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1cbac:	str	r2, [fp, #-180]	; 0xffffff4c
   1cbb0:	eor	r5, r5, r0, ror #31
   1cbb4:	eor	r5, r5, lr, ror #31
   1cbb8:	ldr	lr, [fp, #-176]	; 0xffffff50
   1cbbc:	eor	r0, r5, r2, ror #31
   1cbc0:	ldr	r2, [fp, #-108]	; 0xffffff94
   1cbc4:	ror	r5, r6, #31
   1cbc8:	str	r0, [fp, #-172]	; 0xffffff54
   1cbcc:	eor	r5, r5, r2, ror #31
   1cbd0:	eor	r5, r5, r3, ror #31
   1cbd4:	ror	r3, ip, #31
   1cbd8:	eor	r3, r3, r8, ror #31
   1cbdc:	ldr	r8, [fp, #-172]	; 0xffffff54
   1cbe0:	eor	r2, r5, r0, ror #31
   1cbe4:	ldr	r0, [fp, #-152]	; 0xffffff68
   1cbe8:	eor	r3, r3, r4, ror #31
   1cbec:	eor	sl, sl, r2, ror #31
   1cbf0:	str	r2, [fp, #-164]	; 0xffffff5c
   1cbf4:	eor	r5, r3, lr, ror #31
   1cbf8:	eor	r9, r0, sl, ror #31
   1cbfc:	ldr	r0, [fp, #-136]	; 0xffffff78
   1cc00:	str	sl, [fp, #-144]	; 0xffffff70
   1cc04:	str	r5, [sp, #120]	; 0x78
   1cc08:	str	r9, [sp, #128]	; 0x80
   1cc0c:	eor	r2, r0, r9, ror #31
   1cc10:	ldr	r0, [fp, #-104]	; 0xffffff98
   1cc14:	mov	ip, r2
   1cc18:	str	r2, [sp, #148]	; 0x94
   1cc1c:	ror	r3, r0, #31
   1cc20:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1cc24:	eor	r3, r3, r4, ror #31
   1cc28:	eor	r3, r3, r5, ror #31
   1cc2c:	eor	r6, r3, r0, ror #31
   1cc30:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1cc34:	str	r6, [sp, #132]	; 0x84
   1cc38:	ror	r3, r0, #31
   1cc3c:	eor	r3, r3, r5, ror #31
   1cc40:	eor	r3, r3, r6, ror #31
   1cc44:	eor	r0, r3, r2, ror #31
   1cc48:	mov	r2, r5
   1cc4c:	ror	r3, r0, #31
   1cc50:	str	r0, [fp, #-136]	; 0xffffff78
   1cc54:	str	r3, [fp, #-48]	; 0xffffffd0
   1cc58:	ror	r3, sl, #31
   1cc5c:	str	r3, [fp, #-84]	; 0xffffffac
   1cc60:	ror	r3, r6, #31
   1cc64:	str	r3, [fp, #-80]	; 0xffffffb0
   1cc68:	ror	r3, r1, #31
   1cc6c:	ldr	r1, [fp, #-184]	; 0xffffff48
   1cc70:	eor	r3, r3, r7, ror #31
   1cc74:	eor	r3, r3, r1, ror #31
   1cc78:	eor	r0, r3, r5, ror #31
   1cc7c:	ror	r3, r4, #31
   1cc80:	ldr	r4, [fp, #-116]	; 0xffffff8c
   1cc84:	mov	r7, r0
   1cc88:	str	r0, [fp, #-168]	; 0xffffff58
   1cc8c:	eor	r3, r3, r4, ror #31
   1cc90:	ldr	r4, [fp, #-180]	; 0xffffff4c
   1cc94:	eor	r3, r3, r4, ror #31
   1cc98:	eor	r5, r3, r0, ror #31
   1cc9c:	ldr	r0, [fp, #-160]	; 0xffffff60
   1cca0:	ror	r3, r1, #31
   1cca4:	str	r5, [fp, #-152]	; 0xffffff68
   1cca8:	eor	r3, r3, r0, ror #31
   1ccac:	eor	r3, r3, r8, ror #31
   1ccb0:	eor	r0, r3, r5, ror #31
   1ccb4:	mov	r5, r9
   1ccb8:	ror	r3, r0, #31
   1ccbc:	str	r0, [sp, #124]	; 0x7c
   1ccc0:	str	r3, [fp, #-76]	; 0xffffffb4
   1ccc4:	ror	r3, r9, #31
   1ccc8:	str	r3, [fp, #-72]	; 0xffffffb8
   1cccc:	ror	r3, lr, #31
   1ccd0:	ldr	lr, [fp, #-164]	; 0xffffff5c
   1ccd4:	eor	r3, r3, r1, ror #31
   1ccd8:	eor	r3, r3, r7, ror #31
   1ccdc:	ldr	r7, [fp, #-148]	; 0xffffff6c
   1cce0:	mov	r1, lr
   1cce4:	ldr	r1, [sp, #52]	; 0x34
   1cce8:	eor	sl, r3, r6, ror #31
   1ccec:	ror	r3, sl, #31
   1ccf0:	str	r3, [fp, #-68]	; 0xffffffbc
   1ccf4:	ror	r3, r4, #31
   1ccf8:	eor	r3, r3, r7, ror #31
   1ccfc:	mov	r7, r0
   1cd00:	eor	r3, r3, lr, ror #31
   1cd04:	eor	r9, r3, r0, ror #31
   1cd08:	ror	r3, r9, #31
   1cd0c:	str	r3, [fp, #-64]	; 0xffffffc0
   1cd10:	ror	r3, ip, #31
   1cd14:	ldr	ip, [fp, #-152]	; 0xffffff68
   1cd18:	str	r3, [fp, #-60]	; 0xffffffc4
   1cd1c:	ror	r3, r2, #31
   1cd20:	eor	r3, r3, r4, ror #31
   1cd24:	ldr	r4, [fp, #-168]	; 0xffffff58
   1cd28:	eor	r3, r3, ip, ror #31
   1cd2c:	eor	r0, r3, sl, ror #31
   1cd30:	ror	r3, r0, #31
   1cd34:	mov	r2, r0
   1cd38:	str	r0, [sp, #136]	; 0x88
   1cd3c:	ldr	r0, [fp, #-140]	; 0xffffff74
   1cd40:	str	r3, [fp, #-56]	; 0xffffffc8
   1cd44:	ror	r3, r8, #31
   1cd48:	eor	r3, r3, r0, ror #31
   1cd4c:	ldr	r0, [fp, #-144]	; 0xffffff70
   1cd50:	eor	r3, r3, r0, ror #31
   1cd54:	eor	r0, r3, r9, ror #31
   1cd58:	ror	r3, r0, #31
   1cd5c:	mov	r6, r0
   1cd60:	str	r0, [sp, #140]	; 0x8c
   1cd64:	str	r3, [fp, #-52]	; 0xffffffcc
   1cd68:	ror	r3, r4, #31
   1cd6c:	eor	r3, r3, r8, ror #31
   1cd70:	eor	r3, r3, r7, ror #31
   1cd74:	eor	r0, r3, r2, ror #31
   1cd78:	ror	r3, r0, #31
   1cd7c:	mov	r2, r0
   1cd80:	str	r0, [sp, #144]	; 0x90
   1cd84:	ldr	r0, [fp, #-100]	; 0xffffff9c
   1cd88:	str	r3, [fp, #-44]	; 0xffffffd4
   1cd8c:	ror	r3, lr, #31
   1cd90:	eor	r3, r3, r0, ror #31
   1cd94:	eor	r3, r3, r5, ror #31
   1cd98:	ldr	r5, [sp, #56]	; 0x38
   1cd9c:	eor	r0, r3, r6, ror #31
   1cda0:	ror	r3, r0, #31
   1cda4:	str	r0, [sp, #152]	; 0x98
   1cda8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   1cdac:	str	r3, [fp, #-40]	; 0xffffffd8
   1cdb0:	ror	r0, r0, #31
   1cdb4:	eor	r3, r0, r4, ror #31
   1cdb8:	str	r0, [sp, #4]
   1cdbc:	ldr	r0, [fp, #-136]	; 0xffffff78
   1cdc0:	ldr	r4, [sp, #28]
   1cdc4:	eor	r3, r3, sl, ror #31
   1cdc8:	eor	r0, r3, r0, ror #31
   1cdcc:	eor	r6, r5, r4
   1cdd0:	ror	r3, r0, #31
   1cdd4:	str	r0, [sp, #156]	; 0x9c
   1cdd8:	ror	r0, ip, #31
   1cddc:	mov	ip, r4
   1cde0:	str	r3, [fp, #-36]	; 0xffffffdc
   1cde4:	eor	r3, r0, lr, ror #31
   1cde8:	str	r0, [sp]
   1cdec:	eor	r3, r3, r9, ror #31
   1cdf0:	eor	r0, r3, r2, ror #31
   1cdf4:	ldr	r2, [sp, #48]	; 0x30
   1cdf8:	ror	r3, r0, #31
   1cdfc:	str	r0, [sp, #160]	; 0xa0
   1ce00:	movw	r0, #31129	; 0x7999
   1ce04:	str	r3, [fp, #-32]	; 0xffffffe0
   1ce08:	movt	r0, #23170	; 0x5a82
   1ce0c:	eor	r3, r4, r2, ror #2
   1ce10:	and	r6, r6, r2
   1ce14:	add	r7, r5, r0
   1ce18:	eor	r6, r6, r5
   1ce1c:	ldr	r5, [sp, #20]
   1ce20:	and	r3, r1, r3
   1ce24:	eor	r3, r3, r4
   1ce28:	add	r3, r7, r3
   1ce2c:	ldr	r7, [sp, #32]
   1ce30:	add	r3, r3, r7
   1ce34:	ldr	r7, [sp, #60]	; 0x3c
   1ce38:	add	r7, r7, r0
   1ce3c:	add	r7, r7, r6
   1ce40:	ldr	r6, [sp, #16]
   1ce44:	add	r7, r7, r1, ror #27
   1ce48:	add	r7, r7, r6
   1ce4c:	add	r6, ip, r0
   1ce50:	add	r4, r3, r7, ror #27
   1ce54:	ror	r3, r1, #2
   1ce58:	add	r6, r6, r5
   1ce5c:	add	r5, r0, r2, ror #2
   1ce60:	eor	r3, r3, r2, ror #2
   1ce64:	and	r3, r7, r3
   1ce68:	eor	r3, r3, r2, ror #2
   1ce6c:	ldr	r2, [sp, #188]	; 0xbc
   1ce70:	add	r3, r6, r3
   1ce74:	ror	r6, r7, #2
   1ce78:	eor	r6, r6, r1, ror #2
   1ce7c:	add	r8, r3, r4, ror #27
   1ce80:	add	r5, r5, r2
   1ce84:	ldr	r2, [sp, #24]
   1ce88:	and	r6, r4, r6
   1ce8c:	ror	r3, r8, #2
   1ce90:	eor	r6, r6, r1, ror #2
   1ce94:	eor	r3, r3, r4, ror #2
   1ce98:	add	r6, r5, r6
   1ce9c:	add	r5, r6, r8, ror #27
   1cea0:	add	r6, r0, r7, ror #2
   1cea4:	and	r3, r5, r3
   1cea8:	add	r6, r6, r2
   1ceac:	eor	r3, r3, r4, ror #2
   1ceb0:	add	r3, r6, r3
   1ceb4:	ror	r6, r4, #2
   1ceb8:	eor	r6, r6, r7, ror #2
   1cebc:	and	r6, r8, r6
   1cec0:	eor	r7, r6, r7, ror #2
   1cec4:	add	r6, r0, r1, ror #2
   1cec8:	ldr	r1, [sp, #40]	; 0x28
   1cecc:	add	r6, r6, r1
   1ced0:	ldr	r1, [sp, #184]	; 0xb8
   1ced4:	add	r7, r6, r7
   1ced8:	add	r6, r7, r5, ror #27
   1cedc:	add	r7, r3, r6, ror #27
   1cee0:	ror	r3, r5, #2
   1cee4:	add	r2, r1, r0
   1cee8:	ldr	r1, [sp, #44]	; 0x2c
   1ceec:	eor	r3, r3, r8, ror #2
   1cef0:	add	r2, r2, r4, ror #2
   1cef4:	and	r3, r6, r3
   1cef8:	eor	r3, r3, r8, ror #2
   1cefc:	add	r2, r2, r3
   1cf00:	add	r3, r1, r0
   1cf04:	ldr	r1, [sp, #172]	; 0xac
   1cf08:	add	r4, r2, r7, ror #27
   1cf0c:	ror	r2, r6, #2
   1cf10:	add	r3, r3, r8, ror #2
   1cf14:	eor	r2, r2, r5, ror #2
   1cf18:	and	r2, r7, r2
   1cf1c:	eor	r2, r2, r5, ror #2
   1cf20:	add	r2, r3, r2
   1cf24:	add	r3, r1, r0
   1cf28:	ldr	r1, [sp, #168]	; 0xa8
   1cf2c:	add	r8, r2, r4, ror #27
   1cf30:	ror	r2, r7, #2
   1cf34:	add	r3, r3, r5, ror #2
   1cf38:	eor	r2, r2, r6, ror #2
   1cf3c:	and	r2, r4, r2
   1cf40:	eor	r2, r2, r6, ror #2
   1cf44:	add	r2, r3, r2
   1cf48:	add	r3, r1, r0
   1cf4c:	ldr	r1, [sp, #64]	; 0x40
   1cf50:	add	ip, r2, r8, ror #27
   1cf54:	ror	r2, r4, #2
   1cf58:	add	r3, r3, r6, ror #2
   1cf5c:	ldr	r6, [sp, #208]	; 0xd0
   1cf60:	eor	r2, r2, r7, ror #2
   1cf64:	and	r2, r8, r2
   1cf68:	eor	r2, r2, r7, ror #2
   1cf6c:	add	r6, r6, r0
   1cf70:	add	r2, r3, r2
   1cf74:	add	r3, r1, r0
   1cf78:	ldr	r1, [sp, #176]	; 0xb0
   1cf7c:	add	lr, r2, ip, ror #27
   1cf80:	ror	r2, r8, #2
   1cf84:	add	r3, r3, r7, ror #2
   1cf88:	eor	r2, r2, r4, ror #2
   1cf8c:	and	r2, ip, r2
   1cf90:	eor	r2, r2, r4, ror #2
   1cf94:	add	r2, r3, r2
   1cf98:	add	r3, r1, r0
   1cf9c:	ldr	r1, [sp, #36]	; 0x24
   1cfa0:	add	r7, r2, lr, ror #27
   1cfa4:	ror	r2, ip, #2
   1cfa8:	add	r3, r3, r4, ror #2
   1cfac:	eor	r2, r2, r8, ror #2
   1cfb0:	and	r2, lr, r2
   1cfb4:	eor	r2, r2, r8, ror #2
   1cfb8:	add	r2, r3, r2
   1cfbc:	add	r3, r1, r0
   1cfc0:	ldr	r1, [sp, #68]	; 0x44
   1cfc4:	add	r4, r2, r7, ror #27
   1cfc8:	ror	r2, lr, #2
   1cfcc:	add	r3, r3, r8, ror #2
   1cfd0:	eor	r2, r2, ip, ror #2
   1cfd4:	and	r2, r7, r2
   1cfd8:	add	r1, r1, r0
   1cfdc:	eor	r2, r2, ip, ror #2
   1cfe0:	add	r1, r1, ip, ror #2
   1cfe4:	movw	ip, #48348	; 0xbcdc
   1cfe8:	movt	ip, #36635	; 0x8f1b
   1cfec:	add	r2, r3, r2
   1cff0:	ldr	r3, [sp, #180]	; 0xb4
   1cff4:	add	r5, r2, r4, ror #27
   1cff8:	ror	r2, r7, #2
   1cffc:	eor	r2, r2, lr, ror #2
   1d000:	and	r2, r4, r2
   1d004:	add	r3, r3, r0
   1d008:	eor	r2, r2, lr, ror #2
   1d00c:	add	r3, r3, lr, ror #2
   1d010:	add	r1, r1, r2
   1d014:	ror	r2, r4, #2
   1d018:	eor	r2, r2, r7, ror #2
   1d01c:	add	r1, r1, r5, ror #27
   1d020:	and	r2, r5, r2
   1d024:	eor	r2, r2, r7, ror #2
   1d028:	add	r7, r6, r7, ror #2
   1d02c:	ldr	r6, [sp, #72]	; 0x48
   1d030:	add	r2, r3, r2
   1d034:	ror	r3, r5, #2
   1d038:	eor	r3, r3, r4, ror #2
   1d03c:	add	r2, r2, r1, ror #27
   1d040:	add	r6, r0, r6, ror #31
   1d044:	and	r3, r1, r3
   1d048:	eor	r3, r3, r4, ror #2
   1d04c:	add	r6, r6, r4, ror #2
   1d050:	ldr	r4, [fp, #-132]	; 0xffffff7c
   1d054:	add	r3, r7, r3
   1d058:	ror	r7, r1, #2
   1d05c:	eor	r7, r7, r5, ror #2
   1d060:	add	r3, r3, r2, ror #27
   1d064:	add	r4, r0, r4, ror #31
   1d068:	and	r7, r2, r7
   1d06c:	eor	r7, r7, r5, ror #2
   1d070:	add	r5, r4, r5, ror #2
   1d074:	ldr	r4, [sp, #220]	; 0xdc
   1d078:	add	r7, r6, r7
   1d07c:	ror	r6, r2, #2
   1d080:	eor	r6, r6, r1, ror #2
   1d084:	add	r7, r7, r3, ror #27
   1d088:	add	r4, r0, r4, ror #31
   1d08c:	and	r6, r3, r6
   1d090:	eor	r6, r6, r1, ror #2
   1d094:	add	r1, r4, r1, ror #2
   1d098:	ldr	r4, [sp, #76]	; 0x4c
   1d09c:	add	r6, r5, r6
   1d0a0:	ror	r5, r3, #2
   1d0a4:	eor	r5, r5, r2, ror #2
   1d0a8:	add	r6, r6, r7, ror #27
   1d0ac:	add	r4, r0, r4, ror #31
   1d0b0:	movw	r0, #60321	; 0xeba1
   1d0b4:	and	r5, r7, r5
   1d0b8:	movt	r0, #28377	; 0x6ed9
   1d0bc:	eor	r5, r5, r2, ror #2
   1d0c0:	add	r2, r4, r2, ror #2
   1d0c4:	ldr	r4, [sp, #192]	; 0xc0
   1d0c8:	add	r1, r1, r5
   1d0cc:	ror	r5, r7, #2
   1d0d0:	eor	r5, r5, r3, ror #2
   1d0d4:	add	r1, r1, r6, ror #27
   1d0d8:	add	r4, r0, r4, ror #31
   1d0dc:	and	r5, r6, r5
   1d0e0:	eor	r5, r5, r3, ror #2
   1d0e4:	add	r3, r4, r3, ror #2
   1d0e8:	ldr	r4, [fp, #-220]	; 0xffffff24
   1d0ec:	add	r2, r2, r5
   1d0f0:	ror	r5, r6, #2
   1d0f4:	eor	r5, r5, r7, ror #2
   1d0f8:	add	r2, r2, r1, ror #27
   1d0fc:	add	r4, r0, r4, ror #31
   1d100:	eor	r5, r5, r1
   1d104:	add	r7, r4, r7, ror #2
   1d108:	ldr	r4, [sp, #80]	; 0x50
   1d10c:	add	r3, r3, r5
   1d110:	ror	r5, r1, #2
   1d114:	eor	r5, r5, r6, ror #2
   1d118:	add	r3, r3, r2, ror #27
   1d11c:	eor	r5, r5, r2
   1d120:	add	r4, r0, r4, ror #31
   1d124:	add	r7, r7, r5
   1d128:	ror	r5, r2, #2
   1d12c:	eor	r5, r5, r1, ror #2
   1d130:	add	r7, r7, r3, ror #27
   1d134:	add	r6, r4, r6, ror #2
   1d138:	ldr	r4, [sp, #196]	; 0xc4
   1d13c:	eor	r5, r5, r3
   1d140:	add	r6, r6, r5
   1d144:	ror	r5, r3, #2
   1d148:	eor	r5, r5, r2, ror #2
   1d14c:	add	r6, r6, r7, ror #27
   1d150:	add	r4, r0, r4, ror #31
   1d154:	eor	r5, r5, r7
   1d158:	add	r1, r4, r1, ror #2
   1d15c:	ldr	r4, [fp, #-212]	; 0xffffff2c
   1d160:	add	r1, r1, r5
   1d164:	ror	r5, r7, #2
   1d168:	eor	r5, r5, r3, ror #2
   1d16c:	add	r1, r1, r6, ror #27
   1d170:	add	r4, r0, r4, ror #31
   1d174:	eor	r5, r5, r6
   1d178:	add	r2, r4, r2, ror #2
   1d17c:	ldr	r4, [sp, #84]	; 0x54
   1d180:	add	r2, r2, r5
   1d184:	ror	r5, r6, #2
   1d188:	eor	r5, r5, r7, ror #2
   1d18c:	add	r2, r2, r1, ror #27
   1d190:	add	r4, r0, r4, ror #31
   1d194:	eor	r5, r5, r1
   1d198:	add	r3, r4, r3, ror #2
   1d19c:	ldr	r4, [sp, #204]	; 0xcc
   1d1a0:	add	r3, r3, r5
   1d1a4:	ror	r5, r1, #2
   1d1a8:	eor	r5, r5, r6, ror #2
   1d1ac:	add	r3, r3, r2, ror #27
   1d1b0:	add	r4, r0, r4, ror #31
   1d1b4:	eor	r5, r5, r2
   1d1b8:	add	r7, r4, r7, ror #2
   1d1bc:	ldr	r4, [fp, #-196]	; 0xffffff3c
   1d1c0:	add	r7, r7, r5
   1d1c4:	ror	r5, r2, #2
   1d1c8:	eor	r5, r5, r1, ror #2
   1d1cc:	add	r7, r7, r3, ror #27
   1d1d0:	add	r4, r0, r4, ror #31
   1d1d4:	eor	r5, r5, r3
   1d1d8:	add	r6, r4, r6, ror #2
   1d1dc:	ldr	r4, [sp, #88]	; 0x58
   1d1e0:	add	r6, r6, r5
   1d1e4:	ror	r5, r3, #2
   1d1e8:	eor	r5, r5, r2, ror #2
   1d1ec:	add	r6, r6, r7, ror #27
   1d1f0:	add	r4, r0, r4, ror #31
   1d1f4:	eor	r5, r5, r7
   1d1f8:	add	r1, r4, r1, ror #2
   1d1fc:	ldr	r4, [sp, #212]	; 0xd4
   1d200:	add	r1, r1, r5
   1d204:	ror	r5, r7, #2
   1d208:	eor	r5, r5, r3, ror #2
   1d20c:	add	r1, r1, r6, ror #27
   1d210:	add	r4, r0, r4, ror #31
   1d214:	eor	r5, r5, r6
   1d218:	add	r2, r4, r2, ror #2
   1d21c:	ldr	r4, [fp, #-208]	; 0xffffff30
   1d220:	add	r2, r2, r5
   1d224:	ror	r5, r6, #2
   1d228:	eor	r5, r5, r7, ror #2
   1d22c:	add	r2, r2, r1, ror #27
   1d230:	add	r4, r0, r4, ror #31
   1d234:	eor	r5, r5, r1
   1d238:	add	r3, r4, r3, ror #2
   1d23c:	ldr	r4, [sp, #92]	; 0x5c
   1d240:	add	r3, r3, r5
   1d244:	ror	r5, r1, #2
   1d248:	eor	r5, r5, r6, ror #2
   1d24c:	add	r3, r3, r2, ror #27
   1d250:	add	r4, r0, r4, ror #31
   1d254:	eor	r5, r5, r2
   1d258:	add	r7, r4, r7, ror #2
   1d25c:	ldr	r4, [sp, #200]	; 0xc8
   1d260:	add	r7, r7, r5
   1d264:	ror	r5, r2, #2
   1d268:	eor	r5, r5, r1, ror #2
   1d26c:	add	r7, r7, r3, ror #27
   1d270:	add	r4, r0, r4, ror #31
   1d274:	eor	r5, r5, r3
   1d278:	add	r6, r4, r6, ror #2
   1d27c:	ldr	r4, [sp, #216]	; 0xd8
   1d280:	add	r6, r6, r5
   1d284:	ror	r5, r3, #2
   1d288:	eor	r5, r5, r2, ror #2
   1d28c:	add	r6, r6, r7, ror #27
   1d290:	add	r4, r0, r4, ror #31
   1d294:	eor	r5, r5, r7
   1d298:	add	r1, r4, r1, ror #2
   1d29c:	ldr	r4, [sp, #104]	; 0x68
   1d2a0:	add	r1, r1, r5
   1d2a4:	add	r5, r1, r6, ror #27
   1d2a8:	ror	r1, r7, #2
   1d2ac:	add	r4, r0, r4, ror #31
   1d2b0:	eor	r1, r1, r3, ror #2
   1d2b4:	add	r2, r4, r2, ror #2
   1d2b8:	ldr	r4, [fp, #-128]	; 0xffffff80
   1d2bc:	eor	r1, r1, r6
   1d2c0:	add	r1, r2, r1
   1d2c4:	ror	r2, r6, #2
   1d2c8:	eor	r2, r2, r7, ror #2
   1d2cc:	add	r1, r1, r5, ror #27
   1d2d0:	add	r4, r0, r4, ror #31
   1d2d4:	eor	r2, r2, r5
   1d2d8:	add	r3, r4, r3, ror #2
   1d2dc:	add	r2, r3, r2
   1d2e0:	ldr	r3, [sp, #100]	; 0x64
   1d2e4:	add	r4, r2, r1, ror #27
   1d2e8:	ror	r2, r5, #2
   1d2ec:	eor	r2, r2, r6, ror #2
   1d2f0:	add	r3, r0, r3, ror #31
   1d2f4:	eor	r2, r2, r1
   1d2f8:	add	r3, r3, r7, ror #2
   1d2fc:	ldr	r7, [fp, #-188]	; 0xffffff44
   1d300:	add	r2, r3, r2
   1d304:	ror	r3, r1, #2
   1d308:	eor	r3, r3, r5, ror #2
   1d30c:	add	r2, r2, r4, ror #27
   1d310:	add	r7, r0, r7, ror #31
   1d314:	eor	r3, r3, r4
   1d318:	add	r7, r7, r6, ror #2
   1d31c:	ldr	r6, [fp, #-120]	; 0xffffff88
   1d320:	add	r3, r7, r3
   1d324:	ror	r7, r4, #2
   1d328:	eor	r7, r7, r1, ror #2
   1d32c:	add	r3, r3, r2, ror #27
   1d330:	add	r6, r0, r6, ror #31
   1d334:	eor	r7, r7, r2
   1d338:	add	r6, r6, r5, ror #2
   1d33c:	add	r7, r6, r7
   1d340:	add	r7, r7, r3, ror #27
   1d344:	orr	r6, r7, r3, ror #2
   1d348:	and	r5, r7, r3, ror #2
   1d34c:	and	r6, r6, r2, ror #2
   1d350:	orr	r6, r6, r5
   1d354:	ldr	r5, [fp, #-200]	; 0xffffff38
   1d358:	add	r5, ip, r5, ror #31
   1d35c:	add	r5, r5, r4, ror #2
   1d360:	add	r6, r5, r6
   1d364:	ror	r5, r2, #2
   1d368:	eor	r5, r5, r4, ror #2
   1d36c:	ldr	r4, [sp, #108]	; 0x6c
   1d370:	eor	r5, r5, r3
   1d374:	add	r4, r0, r4, ror #31
   1d378:	ldr	r0, [fp, #-124]	; 0xffffff84
   1d37c:	add	r1, r4, r1, ror #2
   1d380:	add	r1, r1, r5
   1d384:	add	r5, r1, r7, ror #27
   1d388:	add	r1, r6, r5, ror #27
   1d38c:	orr	r6, r5, r7, ror #2
   1d390:	and	r4, r5, r7, ror #2
   1d394:	and	r6, r6, r3, ror #2
   1d398:	orr	r6, r6, r4
   1d39c:	add	r4, ip, r0, ror #31
   1d3a0:	ldr	r0, [sp, #116]	; 0x74
   1d3a4:	add	r2, r4, r2, ror #2
   1d3a8:	and	r4, r1, r5, ror #2
   1d3ac:	add	r2, r2, r6
   1d3b0:	orr	r6, r1, r5, ror #2
   1d3b4:	add	r2, r2, r1, ror #27
   1d3b8:	and	r6, r6, r7, ror #2
   1d3bc:	orr	r6, r6, r4
   1d3c0:	add	r4, ip, r0, ror #31
   1d3c4:	ldr	r0, [sp, #96]	; 0x60
   1d3c8:	add	r3, r4, r3, ror #2
   1d3cc:	and	r4, r2, r1, ror #2
   1d3d0:	add	r3, r3, r6
   1d3d4:	orr	r6, r2, r1, ror #2
   1d3d8:	add	r3, r3, r2, ror #27
   1d3dc:	and	r6, r6, r5, ror #2
   1d3e0:	orr	r6, r6, r4
   1d3e4:	add	r4, ip, r0, ror #31
   1d3e8:	ldr	r0, [fp, #-112]	; 0xffffff90
   1d3ec:	add	r7, r4, r7, ror #2
   1d3f0:	and	r4, r3, r2, ror #2
   1d3f4:	add	r7, r7, r6
   1d3f8:	orr	r6, r3, r2, ror #2
   1d3fc:	add	r7, r7, r3, ror #27
   1d400:	and	r6, r6, r1, ror #2
   1d404:	orr	r6, r6, r4
   1d408:	add	r4, ip, r0, ror #31
   1d40c:	ldr	r0, [fp, #-204]	; 0xffffff34
   1d410:	add	r5, r4, r5, ror #2
   1d414:	and	r4, r7, r3, ror #2
   1d418:	add	r6, r5, r6
   1d41c:	orr	r5, r7, r3, ror #2
   1d420:	add	r6, r6, r7, ror #27
   1d424:	and	r5, r5, r2, ror #2
   1d428:	orr	r5, r5, r4
   1d42c:	add	r4, ip, r0, ror #31
   1d430:	ldr	r0, [fp, #-216]	; 0xffffff28
   1d434:	add	r1, r4, r1, ror #2
   1d438:	and	r4, r6, r7, ror #2
   1d43c:	add	r1, r1, r5
   1d440:	orr	r5, r6, r7, ror #2
   1d444:	add	r1, r1, r6, ror #27
   1d448:	and	r5, r5, r3, ror #2
   1d44c:	orr	r5, r5, r4
   1d450:	add	r4, ip, r0, ror #31
   1d454:	ldr	r0, [fp, #-108]	; 0xffffff94
   1d458:	add	r2, r4, r2, ror #2
   1d45c:	and	r4, r1, r6, ror #2
   1d460:	add	r2, r2, r5
   1d464:	orr	r5, r1, r6, ror #2
   1d468:	add	r2, r2, r1, ror #27
   1d46c:	and	r5, r5, r7, ror #2
   1d470:	orr	r5, r5, r4
   1d474:	add	r4, ip, r0, ror #31
   1d478:	ldr	r0, [fp, #-192]	; 0xffffff40
   1d47c:	add	r3, r4, r3, ror #2
   1d480:	and	r4, r2, r1, ror #2
   1d484:	add	r3, r3, r5
   1d488:	orr	r5, r2, r1, ror #2
   1d48c:	add	r3, r3, r2, ror #27
   1d490:	and	r5, r5, r6, ror #2
   1d494:	orr	r5, r5, r4
   1d498:	add	r4, ip, r0, ror #31
   1d49c:	ldr	r0, [fp, #-116]	; 0xffffff8c
   1d4a0:	add	r7, r4, r7, ror #2
   1d4a4:	and	r4, r3, r2, ror #2
   1d4a8:	add	r7, r7, r5
   1d4ac:	orr	r5, r3, r2, ror #2
   1d4b0:	add	r7, r7, r3, ror #27
   1d4b4:	and	r5, r5, r1, ror #2
   1d4b8:	orr	r5, r5, r4
   1d4bc:	add	r4, ip, r0, ror #31
   1d4c0:	ldr	r0, [fp, #-156]	; 0xffffff64
   1d4c4:	add	r6, r4, r6, ror #2
   1d4c8:	and	r4, r7, r3, ror #2
   1d4cc:	add	r6, r6, r5
   1d4d0:	orr	r5, r7, r3, ror #2
   1d4d4:	add	r6, r6, r7, ror #27
   1d4d8:	and	r5, r5, r2, ror #2
   1d4dc:	orr	r5, r5, r4
   1d4e0:	add	r4, ip, r0, ror #31
   1d4e4:	ldr	r0, [sp, #112]	; 0x70
   1d4e8:	add	r1, r4, r1, ror #2
   1d4ec:	and	r4, r6, r7, ror #2
   1d4f0:	add	r1, r1, r5
   1d4f4:	orr	r5, r6, r7, ror #2
   1d4f8:	add	r1, r1, r6, ror #27
   1d4fc:	and	r5, r5, r3, ror #2
   1d500:	orr	r5, r5, r4
   1d504:	add	r4, ip, r0, ror #31
   1d508:	ldr	r0, [fp, #-160]	; 0xffffff60
   1d50c:	add	r2, r4, r2, ror #2
   1d510:	and	r4, r1, r6, ror #2
   1d514:	add	r2, r2, r5
   1d518:	orr	r5, r1, r6, ror #2
   1d51c:	add	r2, r2, r1, ror #27
   1d520:	and	r5, r5, r7, ror #2
   1d524:	orr	r5, r5, r4
   1d528:	add	r4, ip, r0, ror #31
   1d52c:	ldr	r0, [fp, #-104]	; 0xffffff98
   1d530:	add	r3, r4, r3, ror #2
   1d534:	and	r4, r2, r1, ror #2
   1d538:	add	r3, r3, r5
   1d53c:	orr	r5, r2, r1, ror #2
   1d540:	add	r3, r3, r2, ror #27
   1d544:	and	r5, r5, r6, ror #2
   1d548:	orr	r5, r5, r4
   1d54c:	add	r4, ip, r0, ror #31
   1d550:	ldr	r0, [fp, #-184]	; 0xffffff48
   1d554:	add	r7, r4, r7, ror #2
   1d558:	and	r4, r3, r2, ror #2
   1d55c:	add	r7, r7, r5
   1d560:	orr	r5, r3, r2, ror #2
   1d564:	add	r7, r7, r3, ror #27
   1d568:	and	r5, r5, r1, ror #2
   1d56c:	orr	r5, r5, r4
   1d570:	add	r4, ip, r0, ror #31
   1d574:	ldr	r0, [fp, #-148]	; 0xffffff6c
   1d578:	add	r6, r4, r6, ror #2
   1d57c:	and	r4, r7, r3, ror #2
   1d580:	add	r6, r6, r5
   1d584:	orr	r5, r7, r3, ror #2
   1d588:	add	r6, r6, r7, ror #27
   1d58c:	and	r5, r5, r2, ror #2
   1d590:	orr	r5, r5, r4
   1d594:	add	r4, ip, r0, ror #31
   1d598:	ldr	r0, [fp, #-176]	; 0xffffff50
   1d59c:	add	r1, r4, r1, ror #2
   1d5a0:	and	r4, r6, r7, ror #2
   1d5a4:	add	r1, r1, r5
   1d5a8:	orr	r5, r6, r7, ror #2
   1d5ac:	add	r1, r1, r6, ror #27
   1d5b0:	and	r5, r5, r3, ror #2
   1d5b4:	orr	r5, r5, r4
   1d5b8:	add	r4, ip, r0, ror #31
   1d5bc:	ldr	r0, [fp, #-180]	; 0xffffff4c
   1d5c0:	add	r2, r4, r2, ror #2
   1d5c4:	and	r4, r1, r6, ror #2
   1d5c8:	add	r2, r2, r5
   1d5cc:	orr	r5, r1, r6, ror #2
   1d5d0:	add	r2, r2, r1, ror #27
   1d5d4:	and	r5, r5, r7, ror #2
   1d5d8:	orr	r5, r5, r4
   1d5dc:	add	r4, ip, r0, ror #31
   1d5e0:	ldr	r0, [fp, #-140]	; 0xffffff74
   1d5e4:	add	r3, r4, r3, ror #2
   1d5e8:	and	r4, r2, r1, ror #2
   1d5ec:	add	r3, r3, r5
   1d5f0:	orr	r5, r2, r1, ror #2
   1d5f4:	add	r3, r3, r2, ror #27
   1d5f8:	and	r5, r5, r6, ror #2
   1d5fc:	orr	r5, r5, r4
   1d600:	add	r4, ip, r0, ror #31
   1d604:	ldr	r0, [sp, #120]	; 0x78
   1d608:	add	r7, r4, r7, ror #2
   1d60c:	and	r4, r3, r2, ror #2
   1d610:	add	r7, r7, r5
   1d614:	orr	r5, r3, r2, ror #2
   1d618:	add	r7, r7, r3, ror #27
   1d61c:	and	r5, r5, r1, ror #2
   1d620:	orr	r5, r5, r4
   1d624:	add	r4, ip, r0, ror #31
   1d628:	movw	r0, #49622	; 0xc1d6
   1d62c:	movt	r0, #51810	; 0xca62
   1d630:	add	r6, r4, r6, ror #2
   1d634:	ldr	r4, [fp, #-172]	; 0xffffff54
   1d638:	add	r6, r6, r5
   1d63c:	ror	r5, r3, #2
   1d640:	eor	r5, r5, r2, ror #2
   1d644:	add	r6, r6, r7, ror #27
   1d648:	add	r4, r0, r4, ror #31
   1d64c:	eor	r5, r5, r7
   1d650:	add	r1, r4, r1, ror #2
   1d654:	ldr	r4, [fp, #-100]	; 0xffffff9c
   1d658:	add	r1, r1, r5
   1d65c:	ror	r5, r7, #2
   1d660:	eor	r5, r5, r3, ror #2
   1d664:	add	r1, r1, r6, ror #27
   1d668:	add	r4, r0, r4, ror #31
   1d66c:	eor	r5, r5, r6
   1d670:	add	r2, r4, r2, ror #2
   1d674:	ldr	r4, [fp, #-168]	; 0xffffff58
   1d678:	add	r2, r2, r5
   1d67c:	ror	r5, r6, #2
   1d680:	eor	r5, r5, r7, ror #2
   1d684:	add	r2, r2, r1, ror #27
   1d688:	add	r4, r0, r4, ror #31
   1d68c:	eor	r5, r5, r1
   1d690:	add	r3, r4, r3, ror #2
   1d694:	ldr	r4, [fp, #-164]	; 0xffffff5c
   1d698:	add	r3, r3, r5
   1d69c:	ror	r5, r1, #2
   1d6a0:	eor	r5, r5, r6, ror #2
   1d6a4:	add	r3, r3, r2, ror #27
   1d6a8:	add	r4, r0, r4, ror #31
   1d6ac:	eor	r5, r5, r2
   1d6b0:	add	r7, r4, r7, ror #2
   1d6b4:	ldr	r4, [fp, #-96]	; 0xffffffa0
   1d6b8:	add	r7, r7, r5
   1d6bc:	ror	r5, r2, #2
   1d6c0:	eor	r5, r5, r1, ror #2
   1d6c4:	add	r7, r7, r3, ror #27
   1d6c8:	add	r4, r0, r4, ror #31
   1d6cc:	eor	r5, r5, r3
   1d6d0:	add	r6, r4, r6, ror #2
   1d6d4:	ldr	r4, [fp, #-152]	; 0xffffff68
   1d6d8:	add	r6, r6, r5
   1d6dc:	ror	r5, r3, #2
   1d6e0:	eor	r5, r5, r2, ror #2
   1d6e4:	add	r6, r6, r7, ror #27
   1d6e8:	add	r4, r0, r4, ror #31
   1d6ec:	eor	r5, r5, r7
   1d6f0:	add	r1, r4, r1, ror #2
   1d6f4:	ldr	r4, [fp, #-144]	; 0xffffff70
   1d6f8:	add	r1, r1, r5
   1d6fc:	ror	r5, r7, #2
   1d700:	eor	r5, r5, r3, ror #2
   1d704:	add	r1, r1, r6, ror #27
   1d708:	add	r4, r0, r4, ror #31
   1d70c:	eor	r5, r5, r6
   1d710:	add	r2, r4, r2, ror #2
   1d714:	ldr	r4, [sp, #132]	; 0x84
   1d718:	add	r2, r2, r5
   1d71c:	ror	r5, r6, #2
   1d720:	eor	r5, r5, r7, ror #2
   1d724:	add	r2, r2, r1, ror #27
   1d728:	add	r4, r0, r4, ror #31
   1d72c:	eor	r5, r5, r1
   1d730:	add	r3, r4, r3, ror #2
   1d734:	ldr	r4, [sp, #124]	; 0x7c
   1d738:	add	r3, r3, r5
   1d73c:	ror	r5, r1, #2
   1d740:	eor	r5, r5, r6, ror #2
   1d744:	add	r3, r3, r2, ror #27
   1d748:	add	r4, r0, r4, ror #31
   1d74c:	eor	r5, r5, r2
   1d750:	add	r7, r4, r7, ror #2
   1d754:	ldr	r4, [sp, #128]	; 0x80
   1d758:	add	r7, r7, r5
   1d75c:	ror	r5, r2, #2
   1d760:	eor	r5, r5, r1, ror #2
   1d764:	add	r7, r7, r3, ror #27
   1d768:	add	r4, r0, r4, ror #31
   1d76c:	eor	r5, r5, r3
   1d770:	add	r6, r4, r6, ror #2
   1d774:	add	r4, r0, sl, ror #31
   1d778:	add	r6, r6, r5
   1d77c:	ror	r5, r3, #2
   1d780:	add	r1, r4, r1, ror #2
   1d784:	add	r4, r0, r9, ror #31
   1d788:	eor	r5, r5, r2, ror #2
   1d78c:	add	r6, r6, r7, ror #27
   1d790:	add	r2, r4, r2, ror #2
   1d794:	eor	r5, r5, r7
   1d798:	add	r1, r1, r5
   1d79c:	add	r5, r1, r6, ror #27
   1d7a0:	ror	r1, r7, #2
   1d7a4:	eor	r1, r1, r3, ror #2
   1d7a8:	eor	r1, r1, r6
   1d7ac:	add	r1, r2, r1
   1d7b0:	ldr	r2, [sp, #148]	; 0x94
   1d7b4:	add	r4, r1, r5, ror #27
   1d7b8:	ror	r1, r6, #2
   1d7bc:	eor	r1, r1, r7, ror #2
   1d7c0:	add	r2, r0, r2, ror #31
   1d7c4:	eor	r1, r1, r5
   1d7c8:	add	r2, r2, r3, ror #2
   1d7cc:	add	r1, r2, r1
   1d7d0:	ldr	r2, [sp, #136]	; 0x88
   1d7d4:	add	r3, r1, r4, ror #27
   1d7d8:	ror	r1, r5, #2
   1d7dc:	eor	r1, r1, r6, ror #2
   1d7e0:	add	r2, r0, r2, ror #31
   1d7e4:	eor	r1, r1, r4
   1d7e8:	add	r2, r2, r7, ror #2
   1d7ec:	add	r1, r2, r1
   1d7f0:	ldr	r2, [sp, #140]	; 0x8c
   1d7f4:	add	r7, r1, r3, ror #27
   1d7f8:	ror	r1, r4, #2
   1d7fc:	eor	r1, r1, r5, ror #2
   1d800:	add	r2, r0, r2, ror #31
   1d804:	eor	r1, r1, r3
   1d808:	add	r2, r2, r6, ror #2
   1d80c:	ldr	r6, [fp, #-136]	; 0xffffff78
   1d810:	add	r1, r2, r1
   1d814:	ror	r2, r3, #2
   1d818:	eor	r2, r2, r4, ror #2
   1d81c:	add	r1, r1, r7, ror #27
   1d820:	add	r6, r0, r6, ror #31
   1d824:	eor	r2, r2, r7
   1d828:	add	r6, r6, r5, ror #2
   1d82c:	ldr	r5, [sp, #144]	; 0x90
   1d830:	add	r2, r6, r2
   1d834:	ror	r6, r7, #2
   1d838:	eor	r6, r6, r3, ror #2
   1d83c:	add	r2, r2, r1, ror #27
   1d840:	add	r5, r0, r5, ror #31
   1d844:	eor	r6, r6, r1
   1d848:	add	r5, r5, r4, ror #2
   1d84c:	ldr	r4, [sp, #152]	; 0x98
   1d850:	add	r6, r5, r6
   1d854:	ror	r5, r1, #2
   1d858:	eor	r5, r5, r7, ror #2
   1d85c:	add	r6, r6, r2, ror #27
   1d860:	add	r4, r0, r4, ror #31
   1d864:	eor	r5, r5, r2
   1d868:	add	r3, r4, r3, ror #2
   1d86c:	ldr	r4, [sp, #156]	; 0x9c
   1d870:	add	r3, r3, r5
   1d874:	ror	r5, r2, #2
   1d878:	eor	r5, r5, r1, ror #2
   1d87c:	add	r3, r3, r6, ror #27
   1d880:	add	r4, r0, r4, ror #31
   1d884:	eor	r5, r5, r6
   1d888:	add	r7, r4, r7, ror #2
   1d88c:	add	r7, r7, r5
   1d890:	ror	r5, r6, #2
   1d894:	eor	r5, r5, r2, ror #2
   1d898:	add	r7, r7, r3, ror #27
   1d89c:	eor	ip, r5, r3
   1d8a0:	ldr	r5, [sp, #160]	; 0xa0
   1d8a4:	add	r4, r0, r5, ror #31
   1d8a8:	ldr	r0, [sp, #12]
   1d8ac:	ldm	r0, {r5, lr}
   1d8b0:	add	sl, r0, #8
   1d8b4:	ldm	sl, {r8, r9, sl}
   1d8b8:	add	r6, r9, r6, ror #2
   1d8bc:	add	r4, r4, r5
   1d8c0:	add	r1, r4, r1, ror #2
   1d8c4:	add	r3, r8, r3, ror #2
   1d8c8:	add	r1, r1, ip
   1d8cc:	add	r5, r1, r7, ror #27
   1d8d0:	add	r1, sl, r2, ror #2
   1d8d4:	add	r7, r7, lr
   1d8d8:	ldr	r2, [sp, #8]
   1d8dc:	stm	r0, {r5, r7}
   1d8e0:	str	r3, [r0, #8]
   1d8e4:	str	r6, [r0, #12]
   1d8e8:	str	r1, [r0, #16]
   1d8ec:	ldr	r0, [sp, #164]	; 0xa4
   1d8f0:	add	r0, r0, #64	; 0x40
   1d8f4:	cmp	r0, r2
   1d8f8:	bcc	1c5b4 <__assert_fail@plt+0xb190>
   1d8fc:	ldr	r0, [sp]
   1d900:	str	r0, [fp, #-88]	; 0xffffffa8
   1d904:	ldr	r0, [sp, #4]
   1d908:	str	r0, [fp, #-92]	; 0xffffffa4
   1d90c:	sub	sp, fp, #28
   1d910:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1d914:	nop	{0}
   1d918:	nop	{0}
   1d91c:	nop	{0}
   1d920:	push	{r4, r5, r6, r7, fp, lr}
   1d924:	add	fp, sp, #16
   1d928:	sub	sp, sp, #160	; 0xa0
   1d92c:	mov	r4, r2
   1d930:	add	r2, pc, #248	; 0xf8
   1d934:	mov	r5, sp
   1d938:	vld1.64	{d16-d17}, [r2 :128]
   1d93c:	add	r2, pc, #252	; 0xfc
   1d940:	mov	r6, r5
   1d944:	vld1.64	{d18-d19}, [r2 :128]
   1d948:	add	r2, r5, #16
   1d94c:	vst1.32	{d16-d17}, [r2]
   1d950:	mov	r2, #24
   1d954:	vst1.32	{d18-d19}, [r6], r2
   1d958:	mov	r2, r5
   1d95c:	bl	1da50 <__assert_fail@plt+0xc62c>
   1d960:	ldr	r1, [sp, #28]
   1d964:	ldr	r3, [sp, #20]
   1d968:	mov	r7, #32
   1d96c:	add	r0, r3, r1
   1d970:	cmp	r1, #56	; 0x38
   1d974:	str	r0, [sp, #20]
   1d978:	movwcc	r7, #16
   1d97c:	cmp	r0, r3
   1d980:	mvn	r3, #7
   1d984:	ldr	r2, [r6]
   1d988:	add	r3, r3, r7, lsl #2
   1d98c:	add	r6, r5, #32
   1d990:	addcc	r2, r2, #1
   1d994:	strcc	r2, [sp, #24]
   1d998:	lsl	r2, r2, #3
   1d99c:	orr	r2, r2, r0, lsr #29
   1d9a0:	lsl	r0, r0, #3
   1d9a4:	rev	r0, r0
   1d9a8:	rev	r2, r2
   1d9ac:	str	r2, [r6, r3]
   1d9b0:	add	r2, r6, r7, lsl #2
   1d9b4:	str	r0, [r2, #-4]
   1d9b8:	add	r0, r6, r1
   1d9bc:	sub	r2, r3, r1
   1d9c0:	movw	r1, #25328	; 0x62f0
   1d9c4:	movt	r1, #3
   1d9c8:	bl	111c0 <memcpy@plt>
   1d9cc:	lsl	r1, r7, #2
   1d9d0:	mov	r0, r6
   1d9d4:	mov	r2, r5
   1d9d8:	bl	1c564 <__assert_fail@plt+0xb140>
   1d9dc:	ldr	r0, [sp]
   1d9e0:	rev	r0, r0
   1d9e4:	str	r0, [r4]
   1d9e8:	ldr	r0, [sp, #4]
   1d9ec:	rev	r0, r0
   1d9f0:	str	r0, [r4, #4]
   1d9f4:	ldr	r0, [sp, #8]
   1d9f8:	rev	r0, r0
   1d9fc:	str	r0, [r4, #8]
   1da00:	ldr	r0, [sp, #12]
   1da04:	rev	r0, r0
   1da08:	str	r0, [r4, #12]
   1da0c:	ldr	r0, [sp, #16]
   1da10:	rev	r0, r0
   1da14:	str	r0, [r4, #16]
   1da18:	mov	r0, r4
   1da1c:	sub	sp, fp, #16
   1da20:	pop	{r4, r5, r6, r7, fp, pc}
   1da24:	nop	{0}
   1da28:	nop	{0}
   1da2c:	nop	{0}
   1da30:	bicsgt	lr, r2, #240, 2	; 0x3c
	...
   1da40:	strbvs	r2, [r5, -r1, lsl #6]
   1da44:	svc	0x00cdab89
   1da48:	ldmls	sl!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, lr, pc}
   1da4c:	eorsne	r5, r2, r6, ror r4
   1da50:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1da54:	add	fp, sp, #28
   1da58:	sub	sp, sp, #12
   1da5c:	ldr	r5, [r2, #28]
   1da60:	mov	r4, r2
   1da64:	mov	r8, r1
   1da68:	mov	r6, r0
   1da6c:	cmp	r5, #0
   1da70:	beq	1dae0 <__assert_fail@plt+0xc6bc>
   1da74:	rsb	r7, r5, #128	; 0x80
   1da78:	add	r9, r4, #32
   1da7c:	mov	r1, r6
   1da80:	cmp	r7, r8
   1da84:	add	r0, r9, r5
   1da88:	movhi	r7, r8
   1da8c:	mov	r2, r7
   1da90:	bl	111c0 <memcpy@plt>
   1da94:	ldr	r0, [r4, #28]
   1da98:	add	r0, r0, r7
   1da9c:	cmp	r0, #65	; 0x41
   1daa0:	str	r0, [r4, #28]
   1daa4:	bcc	1dad8 <__assert_fail@plt+0xc6b4>
   1daa8:	bic	r1, r0, #63	; 0x3f
   1daac:	mov	r0, r9
   1dab0:	mov	r2, r4
   1dab4:	bl	1c564 <__assert_fail@plt+0xb140>
   1dab8:	ldr	r0, [r4, #28]
   1dabc:	and	r2, r0, #63	; 0x3f
   1dac0:	add	r0, r7, r5
   1dac4:	bic	r0, r0, #63	; 0x3f
   1dac8:	str	r2, [r4, #28]
   1dacc:	add	r1, r9, r0
   1dad0:	mov	r0, r9
   1dad4:	bl	111c0 <memcpy@plt>
   1dad8:	sub	r8, r8, r7
   1dadc:	add	r6, r6, r7
   1dae0:	cmp	r8, #64	; 0x40
   1dae4:	bcc	1db84 <__assert_fail@plt+0xc760>
   1dae8:	tst	r6, #3
   1daec:	beq	1db98 <__assert_fail@plt+0xc774>
   1daf0:	cmp	r8, #65	; 0x41
   1daf4:	bcc	1dbc0 <__assert_fail@plt+0xc79c>
   1daf8:	add	r5, r4, #32
   1dafc:	sub	r0, r8, #65	; 0x41
   1db00:	mov	r7, r6
   1db04:	str	r8, [sp, #8]
   1db08:	bic	r0, r0, #63	; 0x3f
   1db0c:	add	sl, r5, #32
   1db10:	add	r9, r5, #16
   1db14:	str	r0, [sp, #4]
   1db18:	mov	r0, #64	; 0x40
   1db1c:	add	r1, r6, #48	; 0x30
   1db20:	mov	r2, r4
   1db24:	vld1.8	{d16-d17}, [r7], r0
   1db28:	add	r0, r6, #32
   1db2c:	vld1.8	{d18-d19}, [r1]
   1db30:	mov	r1, #48	; 0x30
   1db34:	vld1.8	{d20-d21}, [r0]
   1db38:	mov	r0, r5
   1db3c:	vst1.8	{d16-d17}, [r0], r1
   1db40:	add	r1, r6, #16
   1db44:	vld1.8	{d16-d17}, [r1]
   1db48:	vst1.8	{d18-d19}, [r0]
   1db4c:	mov	r0, r5
   1db50:	mov	r1, #64	; 0x40
   1db54:	vst1.8	{d20-d21}, [sl]
   1db58:	vst1.8	{d16-d17}, [r9]
   1db5c:	bl	1c564 <__assert_fail@plt+0xb140>
   1db60:	sub	r8, r8, #64	; 0x40
   1db64:	mov	r6, r7
   1db68:	cmp	r8, #64	; 0x40
   1db6c:	bhi	1db18 <__assert_fail@plt+0xc6f4>
   1db70:	ldr	r0, [sp, #8]
   1db74:	ldr	r1, [sp, #4]
   1db78:	sub	r0, r0, r1
   1db7c:	sub	r8, r0, #64	; 0x40
   1db80:	b	1dbc8 <__assert_fail@plt+0xc7a4>
   1db84:	mov	r7, r6
   1db88:	cmp	r8, #0
   1db8c:	bne	1dbc8 <__assert_fail@plt+0xc7a4>
   1db90:	sub	sp, fp, #28
   1db94:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1db98:	bic	r5, r8, #63	; 0x3f
   1db9c:	mov	r0, r6
   1dba0:	mov	r2, r4
   1dba4:	mov	r1, r5
   1dba8:	bl	1c564 <__assert_fail@plt+0xb140>
   1dbac:	add	r7, r6, r5
   1dbb0:	and	r8, r8, #63	; 0x3f
   1dbb4:	cmp	r8, #0
   1dbb8:	bne	1dbc8 <__assert_fail@plt+0xc7a4>
   1dbbc:	b	1db90 <__assert_fail@plt+0xc76c>
   1dbc0:	mov	r7, r6
   1dbc4:	mov	r8, #64	; 0x40
   1dbc8:	ldr	r5, [r4, #28]
   1dbcc:	add	r6, r4, #32
   1dbd0:	mov	r1, r7
   1dbd4:	mov	r2, r8
   1dbd8:	add	r0, r6, r5
   1dbdc:	bl	111c0 <memcpy@plt>
   1dbe0:	add	r5, r5, r8
   1dbe4:	cmp	r5, #64	; 0x40
   1dbe8:	bcc	1dc10 <__assert_fail@plt+0xc7ec>
   1dbec:	mov	r0, r6
   1dbf0:	mov	r1, #64	; 0x40
   1dbf4:	mov	r2, r4
   1dbf8:	bl	1c564 <__assert_fail@plt+0xb140>
   1dbfc:	sub	r5, r5, #64	; 0x40
   1dc00:	add	r1, r4, #96	; 0x60
   1dc04:	mov	r0, r6
   1dc08:	mov	r2, r5
   1dc0c:	bl	111c0 <memcpy@plt>
   1dc10:	str	r5, [r4, #28]
   1dc14:	sub	sp, fp, #28
   1dc18:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1dc1c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1dc20:	add	fp, sp, #24
   1dc24:	sub	sp, sp, #176	; 0xb0
   1dc28:	mov	r6, r0
   1dc2c:	movw	r0, #32840	; 0x8048
   1dc30:	mov	r8, r1
   1dc34:	bl	32610 <__assert_fail@plt+0x211ec>
   1dc38:	cmp	r0, #0
   1dc3c:	beq	1dce8 <__assert_fail@plt+0xc8c4>
   1dc40:	add	r5, sp, #4
   1dc44:	mov	r4, r0
   1dc48:	mov	r0, r5
   1dc4c:	bl	1dde0 <__assert_fail@plt+0xc9bc>
   1dc50:	b	1dc64 <__assert_fail@plt+0xc840>
   1dc54:	mov	r0, r4
   1dc58:	mov	r1, #32768	; 0x8000
   1dc5c:	mov	r2, r5
   1dc60:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1dc64:	mov	r7, #0
   1dc68:	ldrb	r0, [r6]
   1dc6c:	tst	r0, #16
   1dc70:	bne	1dcac <__assert_fail@plt+0xc888>
   1dc74:	add	r0, r4, r7
   1dc78:	rsb	r2, r7, #32768	; 0x8000
   1dc7c:	mov	r1, #1
   1dc80:	mov	r3, r6
   1dc84:	bl	113e8 <fread_unlocked@plt>
   1dc88:	add	r7, r0, r7
   1dc8c:	cmp	r7, #32768	; 0x8000
   1dc90:	beq	1dc54 <__assert_fail@plt+0xc830>
   1dc94:	cmp	r0, #0
   1dc98:	bne	1dc68 <__assert_fail@plt+0xc844>
   1dc9c:	ldrb	r0, [r6]
   1dca0:	mov	r5, #1
   1dca4:	tst	r0, #32
   1dca8:	bne	1dcd4 <__assert_fail@plt+0xc8b0>
   1dcac:	cmp	r7, #0
   1dcb0:	beq	1dcc4 <__assert_fail@plt+0xc8a0>
   1dcb4:	add	r2, sp, #4
   1dcb8:	mov	r0, r4
   1dcbc:	mov	r1, r7
   1dcc0:	bl	1e1d0 <__assert_fail@plt+0xcdac>
   1dcc4:	add	r0, sp, #4
   1dcc8:	mov	r1, r8
   1dccc:	bl	1df64 <__assert_fail@plt+0xcb40>
   1dcd0:	mov	r5, #0
   1dcd4:	mov	r0, r4
   1dcd8:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1dcdc:	mov	r0, r5
   1dce0:	sub	sp, fp, #24
   1dce4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1dce8:	mov	r5, #1
   1dcec:	mov	r0, r5
   1dcf0:	sub	sp, fp, #24
   1dcf4:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1dcf8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   1dcfc:	add	fp, sp, #24
   1dd00:	sub	sp, sp, #176	; 0xb0
   1dd04:	mov	r6, r0
   1dd08:	movw	r0, #32840	; 0x8048
   1dd0c:	mov	r8, r1
   1dd10:	bl	32610 <__assert_fail@plt+0x211ec>
   1dd14:	cmp	r0, #0
   1dd18:	beq	1ddc4 <__assert_fail@plt+0xc9a0>
   1dd1c:	add	r5, sp, #4
   1dd20:	mov	r4, r0
   1dd24:	mov	r0, r5
   1dd28:	bl	1de40 <__assert_fail@plt+0xca1c>
   1dd2c:	b	1dd40 <__assert_fail@plt+0xc91c>
   1dd30:	mov	r0, r4
   1dd34:	mov	r1, #32768	; 0x8000
   1dd38:	mov	r2, r5
   1dd3c:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1dd40:	mov	r7, #0
   1dd44:	ldrb	r0, [r6]
   1dd48:	tst	r0, #16
   1dd4c:	bne	1dd88 <__assert_fail@plt+0xc964>
   1dd50:	add	r0, r4, r7
   1dd54:	rsb	r2, r7, #32768	; 0x8000
   1dd58:	mov	r1, #1
   1dd5c:	mov	r3, r6
   1dd60:	bl	113e8 <fread_unlocked@plt>
   1dd64:	add	r7, r0, r7
   1dd68:	cmp	r7, #32768	; 0x8000
   1dd6c:	beq	1dd30 <__assert_fail@plt+0xc90c>
   1dd70:	cmp	r0, #0
   1dd74:	bne	1dd44 <__assert_fail@plt+0xc920>
   1dd78:	ldrb	r0, [r6]
   1dd7c:	mov	r5, #1
   1dd80:	tst	r0, #32
   1dd84:	bne	1ddb0 <__assert_fail@plt+0xc98c>
   1dd88:	cmp	r7, #0
   1dd8c:	beq	1dda0 <__assert_fail@plt+0xc97c>
   1dd90:	add	r2, sp, #4
   1dd94:	mov	r0, r4
   1dd98:	mov	r1, r7
   1dd9c:	bl	1e1d0 <__assert_fail@plt+0xcdac>
   1dda0:	add	r0, sp, #4
   1dda4:	mov	r1, r8
   1dda8:	bl	1e058 <__assert_fail@plt+0xcc34>
   1ddac:	mov	r5, #0
   1ddb0:	mov	r0, r4
   1ddb4:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   1ddb8:	mov	r0, r5
   1ddbc:	sub	sp, fp, #24
   1ddc0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   1ddc4:	mov	r5, #1
   1ddc8:	mov	r0, r5
   1ddcc:	sub	sp, fp, #24
   1ddd0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   1dde0:	add	r2, pc, #56	; 0x38
   1dde4:	add	r3, pc, #68	; 0x44
   1dde8:	mov	r1, #0
   1ddec:	vld1.64	{d16-d17}, [r3 :128]
   1ddf0:	vld1.64	{d18-d19}, [r2 :128]
   1ddf4:	add	r2, r0, #16
   1ddf8:	str	r1, [r0, #40]	; 0x28
   1ddfc:	str	r1, [r0, #32]
   1de00:	vst1.32	{d16-d17}, [r2]
   1de04:	mov	r2, #36	; 0x24
   1de08:	vst1.32	{d18-d19}, [r0], r2
   1de0c:	str	r1, [r0]
   1de10:	bx	lr
   1de14:	nop	{0}
   1de18:	nop	{0}
   1de1c:	nop	{0}
   1de20:	bvs	2977c4 <optarg@@GLIBC_2.4+0x250634>
   1de24:	bllt	1a09840 <optarg@@GLIBC_2.4+0x19c26b0>
   1de28:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1de2c:	strbge	pc, [pc, #-1338]	; 1d8fa <__assert_fail@plt+0xc4d6>	; <UNPREDICTABLE>
   1de30:	tstpl	lr, pc, ror r2
   1de34:	blls	17806c <optarg@@GLIBC_2.4+0x130edc>
   1de38:	svcne	0x0083d9ab
   1de3c:	blpl	ff8512a8 <optarg@@GLIBC_2.4+0xff80a118>
   1de40:	add	r2, pc, #56	; 0x38
   1de44:	add	r3, pc, #68	; 0x44
   1de48:	mov	r1, #0
   1de4c:	vld1.64	{d16-d17}, [r3 :128]
   1de50:	vld1.64	{d18-d19}, [r2 :128]
   1de54:	add	r2, r0, #16
   1de58:	str	r1, [r0, #40]	; 0x28
   1de5c:	str	r1, [r0, #32]
   1de60:	vst1.32	{d16-d17}, [r2]
   1de64:	mov	r2, #36	; 0x24
   1de68:	vst1.32	{d18-d19}, [r0], r2
   1de6c:	str	r1, [r0]
   1de70:	bx	lr
   1de74:	nop	{0}
   1de78:	nop	{0}
   1de7c:	nop	{0}
   1de80:	ldrdgt	r9, [r5, -r8]
   1de84:	ldrbtcc	sp, [ip], -r7, lsl #10
   1de88:	rsbscc	sp, r0, r7, lsl sp
   1de8c:			; <UNDEFINED> instruction: 0xf70e5939
   1de90:			; <UNDEFINED> instruction: 0xffc00b31
   1de94:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1de98:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1de9c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1dea0:	ldr	r2, [r0]
   1dea4:	rev	r2, r2
   1dea8:	str	r2, [r1]
   1deac:	ldr	r2, [r0, #4]
   1deb0:	rev	r2, r2
   1deb4:	str	r2, [r1, #4]
   1deb8:	ldr	r2, [r0, #8]
   1debc:	rev	r2, r2
   1dec0:	str	r2, [r1, #8]
   1dec4:	ldr	r2, [r0, #12]
   1dec8:	rev	r2, r2
   1decc:	str	r2, [r1, #12]
   1ded0:	ldr	r2, [r0, #16]
   1ded4:	rev	r2, r2
   1ded8:	str	r2, [r1, #16]
   1dedc:	ldr	r2, [r0, #20]
   1dee0:	rev	r2, r2
   1dee4:	str	r2, [r1, #20]
   1dee8:	ldr	r2, [r0, #24]
   1deec:	rev	r2, r2
   1def0:	str	r2, [r1, #24]
   1def4:	ldr	r0, [r0, #28]
   1def8:	rev	r0, r0
   1defc:	str	r0, [r1, #28]
   1df00:	mov	r0, r1
   1df04:	bx	lr
   1df08:	ldr	r2, [r0]
   1df0c:	rev	r2, r2
   1df10:	str	r2, [r1]
   1df14:	ldr	r2, [r0, #4]
   1df18:	rev	r2, r2
   1df1c:	str	r2, [r1, #4]
   1df20:	ldr	r2, [r0, #8]
   1df24:	rev	r2, r2
   1df28:	str	r2, [r1, #8]
   1df2c:	ldr	r2, [r0, #12]
   1df30:	rev	r2, r2
   1df34:	str	r2, [r1, #12]
   1df38:	ldr	r2, [r0, #16]
   1df3c:	rev	r2, r2
   1df40:	str	r2, [r1, #16]
   1df44:	ldr	r2, [r0, #20]
   1df48:	rev	r2, r2
   1df4c:	str	r2, [r1, #20]
   1df50:	ldr	r0, [r0, #24]
   1df54:	rev	r0, r0
   1df58:	str	r0, [r1, #24]
   1df5c:	mov	r0, r1
   1df60:	bx	lr
   1df64:	push	{r4, r5, r6, r7, fp, lr}
   1df68:	add	fp, sp, #16
   1df6c:	mov	r4, r1
   1df70:	ldr	r1, [r0, #40]	; 0x28
   1df74:	ldr	r3, [r0, #32]
   1df78:	ldr	r2, [r0, #36]	; 0x24
   1df7c:	mov	r5, r0
   1df80:	mov	r7, #32
   1df84:	add	r6, r5, #44	; 0x2c
   1df88:	add	r0, r3, r1
   1df8c:	cmp	r1, #56	; 0x38
   1df90:	movwcc	r7, #16
   1df94:	cmp	r0, r3
   1df98:	str	r0, [r5, #32]
   1df9c:	mvn	r3, #7
   1dfa0:	addcc	r2, r2, #1
   1dfa4:	add	r3, r3, r7, lsl #2
   1dfa8:	strcc	r2, [r5, #36]	; 0x24
   1dfac:	lsl	r2, r2, #3
   1dfb0:	orr	r2, r2, r0, lsr #29
   1dfb4:	lsl	r0, r0, #3
   1dfb8:	rev	r0, r0
   1dfbc:	rev	r2, r2
   1dfc0:	str	r2, [r6, r3]
   1dfc4:	add	r2, r6, r7, lsl #2
   1dfc8:	str	r0, [r2, #-4]
   1dfcc:	add	r0, r6, r1
   1dfd0:	sub	r2, r3, r1
   1dfd4:	movw	r1, #25392	; 0x6330
   1dfd8:	movt	r1, #3
   1dfdc:	bl	111c0 <memcpy@plt>
   1dfe0:	lsl	r1, r7, #2
   1dfe4:	mov	r0, r6
   1dfe8:	mov	r2, r5
   1dfec:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1dff0:	ldr	r0, [r5]
   1dff4:	rev	r0, r0
   1dff8:	str	r0, [r4]
   1dffc:	ldr	r0, [r5, #4]
   1e000:	rev	r0, r0
   1e004:	str	r0, [r4, #4]
   1e008:	ldr	r0, [r5, #8]
   1e00c:	rev	r0, r0
   1e010:	str	r0, [r4, #8]
   1e014:	ldr	r0, [r5, #12]
   1e018:	rev	r0, r0
   1e01c:	str	r0, [r4, #12]
   1e020:	ldr	r0, [r5, #16]
   1e024:	rev	r0, r0
   1e028:	str	r0, [r4, #16]
   1e02c:	ldr	r0, [r5, #20]
   1e030:	rev	r0, r0
   1e034:	str	r0, [r4, #20]
   1e038:	ldr	r0, [r5, #24]
   1e03c:	rev	r0, r0
   1e040:	str	r0, [r4, #24]
   1e044:	ldr	r0, [r5, #28]
   1e048:	rev	r0, r0
   1e04c:	str	r0, [r4, #28]
   1e050:	mov	r0, r4
   1e054:	pop	{r4, r5, r6, r7, fp, pc}
   1e058:	push	{r4, r5, r6, r7, fp, lr}
   1e05c:	add	fp, sp, #16
   1e060:	mov	r4, r1
   1e064:	ldr	r1, [r0, #40]	; 0x28
   1e068:	ldr	r3, [r0, #32]
   1e06c:	ldr	r2, [r0, #36]	; 0x24
   1e070:	mov	r5, r0
   1e074:	mov	r7, #32
   1e078:	add	r6, r5, #44	; 0x2c
   1e07c:	add	r0, r3, r1
   1e080:	cmp	r1, #56	; 0x38
   1e084:	movwcc	r7, #16
   1e088:	cmp	r0, r3
   1e08c:	str	r0, [r5, #32]
   1e090:	mvn	r3, #7
   1e094:	addcc	r2, r2, #1
   1e098:	add	r3, r3, r7, lsl #2
   1e09c:	strcc	r2, [r5, #36]	; 0x24
   1e0a0:	lsl	r2, r2, #3
   1e0a4:	orr	r2, r2, r0, lsr #29
   1e0a8:	lsl	r0, r0, #3
   1e0ac:	rev	r0, r0
   1e0b0:	rev	r2, r2
   1e0b4:	str	r2, [r6, r3]
   1e0b8:	add	r2, r6, r7, lsl #2
   1e0bc:	str	r0, [r2, #-4]
   1e0c0:	add	r0, r6, r1
   1e0c4:	sub	r2, r3, r1
   1e0c8:	movw	r1, #25392	; 0x6330
   1e0cc:	movt	r1, #3
   1e0d0:	bl	111c0 <memcpy@plt>
   1e0d4:	lsl	r1, r7, #2
   1e0d8:	mov	r0, r6
   1e0dc:	mov	r2, r5
   1e0e0:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e0e4:	ldr	r0, [r5]
   1e0e8:	rev	r0, r0
   1e0ec:	str	r0, [r4]
   1e0f0:	ldr	r0, [r5, #4]
   1e0f4:	rev	r0, r0
   1e0f8:	str	r0, [r4, #4]
   1e0fc:	ldr	r0, [r5, #8]
   1e100:	rev	r0, r0
   1e104:	str	r0, [r4, #8]
   1e108:	ldr	r0, [r5, #12]
   1e10c:	rev	r0, r0
   1e110:	str	r0, [r4, #12]
   1e114:	ldr	r0, [r5, #16]
   1e118:	rev	r0, r0
   1e11c:	str	r0, [r4, #16]
   1e120:	ldr	r0, [r5, #20]
   1e124:	rev	r0, r0
   1e128:	str	r0, [r4, #20]
   1e12c:	ldr	r0, [r5, #24]
   1e130:	rev	r0, r0
   1e134:	str	r0, [r4, #24]
   1e138:	mov	r0, r4
   1e13c:	pop	{r4, r5, r6, r7, fp, pc}
   1e140:	push	{r4, r5, fp, lr}
   1e144:	add	fp, sp, #8
   1e148:	sub	sp, sp, #176	; 0xb0
   1e14c:	mov	r4, r2
   1e150:	add	r2, pc, #88	; 0x58
   1e154:	add	r5, sp, #4
   1e158:	vld1.64	{d16-d17}, [r2 :128]
   1e15c:	add	r2, pc, #92	; 0x5c
   1e160:	mov	r3, r5
   1e164:	vld1.64	{d18-d19}, [r2 :128]
   1e168:	add	r2, r5, #16
   1e16c:	vst1.32	{d16-d17}, [r2]
   1e170:	mov	r2, #36	; 0x24
   1e174:	vst1.32	{d18-d19}, [r3], r2
   1e178:	mov	r2, #0
   1e17c:	str	r2, [r3]
   1e180:	str	r2, [sp, #44]	; 0x2c
   1e184:	str	r2, [sp, #36]	; 0x24
   1e188:	mov	r2, r5
   1e18c:	bl	1e1d0 <__assert_fail@plt+0xcdac>
   1e190:	mov	r0, r5
   1e194:	mov	r1, r4
   1e198:	bl	1df64 <__assert_fail@plt+0xcb40>
   1e19c:	sub	sp, fp, #8
   1e1a0:	pop	{r4, r5, fp, pc}
   1e1a4:	nop	{0}
   1e1a8:	nop	{0}
   1e1ac:	nop	{0}
   1e1b0:	tstpl	lr, pc, ror r2
   1e1b4:	blls	1783ec <optarg@@GLIBC_2.4+0x13125c>
   1e1b8:	svcne	0x0083d9ab
   1e1bc:	blpl	ff851628 <optarg@@GLIBC_2.4+0xff80a498>
   1e1c0:	bvs	297b64 <optarg@@GLIBC_2.4+0x2509d4>
   1e1c4:	bllt	1a09be0 <optarg@@GLIBC_2.4+0x19c2a50>
   1e1c8:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   1e1cc:	strbge	pc, [pc, #-1338]	; 1dc9a <__assert_fail@plt+0xc876>	; <UNPREDICTABLE>
   1e1d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e1d4:	add	fp, sp, #28
   1e1d8:	sub	sp, sp, #12
   1e1dc:	ldr	r5, [r2, #40]	; 0x28
   1e1e0:	mov	r4, r2
   1e1e4:	mov	r8, r1
   1e1e8:	mov	r6, r0
   1e1ec:	cmp	r5, #0
   1e1f0:	beq	1e260 <__assert_fail@plt+0xce3c>
   1e1f4:	rsb	r7, r5, #128	; 0x80
   1e1f8:	add	r9, r4, #44	; 0x2c
   1e1fc:	mov	r1, r6
   1e200:	cmp	r7, r8
   1e204:	add	r0, r9, r5
   1e208:	movhi	r7, r8
   1e20c:	mov	r2, r7
   1e210:	bl	111c0 <memcpy@plt>
   1e214:	ldr	r0, [r4, #40]	; 0x28
   1e218:	add	r0, r0, r7
   1e21c:	cmp	r0, #65	; 0x41
   1e220:	str	r0, [r4, #40]	; 0x28
   1e224:	bcc	1e258 <__assert_fail@plt+0xce34>
   1e228:	bic	r1, r0, #63	; 0x3f
   1e22c:	mov	r0, r9
   1e230:	mov	r2, r4
   1e234:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e238:	ldr	r0, [r4, #40]	; 0x28
   1e23c:	and	r2, r0, #63	; 0x3f
   1e240:	add	r0, r7, r5
   1e244:	bic	r0, r0, #63	; 0x3f
   1e248:	str	r2, [r4, #40]	; 0x28
   1e24c:	add	r1, r9, r0
   1e250:	mov	r0, r9
   1e254:	bl	111c0 <memcpy@plt>
   1e258:	sub	r8, r8, r7
   1e25c:	add	r6, r6, r7
   1e260:	cmp	r8, #64	; 0x40
   1e264:	bcc	1e304 <__assert_fail@plt+0xcee0>
   1e268:	tst	r6, #3
   1e26c:	beq	1e318 <__assert_fail@plt+0xcef4>
   1e270:	cmp	r8, #65	; 0x41
   1e274:	bcc	1e340 <__assert_fail@plt+0xcf1c>
   1e278:	add	r5, r4, #44	; 0x2c
   1e27c:	sub	r0, r8, #65	; 0x41
   1e280:	mov	r7, r6
   1e284:	str	r8, [sp, #8]
   1e288:	bic	r0, r0, #63	; 0x3f
   1e28c:	add	sl, r5, #32
   1e290:	add	r9, r5, #16
   1e294:	str	r0, [sp, #4]
   1e298:	mov	r0, #64	; 0x40
   1e29c:	add	r1, r6, #48	; 0x30
   1e2a0:	mov	r2, r4
   1e2a4:	vld1.8	{d16-d17}, [r7], r0
   1e2a8:	add	r0, r6, #32
   1e2ac:	vld1.8	{d18-d19}, [r1]
   1e2b0:	mov	r1, #48	; 0x30
   1e2b4:	vld1.8	{d20-d21}, [r0]
   1e2b8:	mov	r0, r5
   1e2bc:	vst1.8	{d16-d17}, [r0], r1
   1e2c0:	add	r1, r6, #16
   1e2c4:	vld1.8	{d16-d17}, [r1]
   1e2c8:	vst1.8	{d18-d19}, [r0]
   1e2cc:	mov	r0, r5
   1e2d0:	mov	r1, #64	; 0x40
   1e2d4:	vst1.8	{d20-d21}, [sl]
   1e2d8:	vst1.8	{d16-d17}, [r9]
   1e2dc:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e2e0:	sub	r8, r8, #64	; 0x40
   1e2e4:	mov	r6, r7
   1e2e8:	cmp	r8, #64	; 0x40
   1e2ec:	bhi	1e298 <__assert_fail@plt+0xce74>
   1e2f0:	ldr	r0, [sp, #8]
   1e2f4:	ldr	r1, [sp, #4]
   1e2f8:	sub	r0, r0, r1
   1e2fc:	sub	r8, r0, #64	; 0x40
   1e300:	b	1e348 <__assert_fail@plt+0xcf24>
   1e304:	mov	r7, r6
   1e308:	cmp	r8, #0
   1e30c:	bne	1e348 <__assert_fail@plt+0xcf24>
   1e310:	sub	sp, fp, #28
   1e314:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e318:	bic	r5, r8, #63	; 0x3f
   1e31c:	mov	r0, r6
   1e320:	mov	r2, r4
   1e324:	mov	r1, r5
   1e328:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e32c:	add	r7, r6, r5
   1e330:	and	r8, r8, #63	; 0x3f
   1e334:	cmp	r8, #0
   1e338:	bne	1e348 <__assert_fail@plt+0xcf24>
   1e33c:	b	1e310 <__assert_fail@plt+0xceec>
   1e340:	mov	r7, r6
   1e344:	mov	r8, #64	; 0x40
   1e348:	ldr	r5, [r4, #40]	; 0x28
   1e34c:	add	r6, r4, #44	; 0x2c
   1e350:	mov	r1, r7
   1e354:	mov	r2, r8
   1e358:	add	r0, r6, r5
   1e35c:	bl	111c0 <memcpy@plt>
   1e360:	add	r5, r5, r8
   1e364:	cmp	r5, #64	; 0x40
   1e368:	bcc	1e390 <__assert_fail@plt+0xcf6c>
   1e36c:	mov	r0, r6
   1e370:	mov	r1, #64	; 0x40
   1e374:	mov	r2, r4
   1e378:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e37c:	sub	r5, r5, #64	; 0x40
   1e380:	add	r1, r4, #108	; 0x6c
   1e384:	mov	r0, r6
   1e388:	mov	r2, r5
   1e38c:	bl	111c0 <memcpy@plt>
   1e390:	str	r5, [r4, #40]	; 0x28
   1e394:	sub	sp, fp, #28
   1e398:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1e39c:	nop	{0}
   1e3a0:	push	{r4, r5, r6, r7, fp, lr}
   1e3a4:	add	fp, sp, #16
   1e3a8:	sub	sp, sp, #176	; 0xb0
   1e3ac:	mov	r4, r2
   1e3b0:	add	r2, pc, #280	; 0x118
   1e3b4:	add	r5, sp, #4
   1e3b8:	vld1.64	{d16-d17}, [r2 :128]
   1e3bc:	add	r2, pc, #284	; 0x11c
   1e3c0:	mov	r6, r5
   1e3c4:	vld1.64	{d18-d19}, [r2 :128]
   1e3c8:	add	r2, r5, #16
   1e3cc:	vst1.32	{d16-d17}, [r2]
   1e3d0:	mov	r2, #36	; 0x24
   1e3d4:	vst1.32	{d18-d19}, [r6], r2
   1e3d8:	mov	r2, #0
   1e3dc:	str	r2, [r6]
   1e3e0:	str	r2, [sp, #44]	; 0x2c
   1e3e4:	str	r2, [sp, #36]	; 0x24
   1e3e8:	mov	r2, r5
   1e3ec:	bl	1e1d0 <__assert_fail@plt+0xcdac>
   1e3f0:	ldr	r1, [sp, #44]	; 0x2c
   1e3f4:	ldr	r3, [sp, #36]	; 0x24
   1e3f8:	mov	r7, #32
   1e3fc:	add	r0, r3, r1
   1e400:	cmp	r1, #56	; 0x38
   1e404:	str	r0, [sp, #36]	; 0x24
   1e408:	movwcc	r7, #16
   1e40c:	cmp	r0, r3
   1e410:	mvn	r3, #7
   1e414:	ldr	r2, [r6]
   1e418:	add	r3, r3, r7, lsl #2
   1e41c:	add	r6, r5, #44	; 0x2c
   1e420:	addcc	r2, r2, #1
   1e424:	strcc	r2, [sp, #40]	; 0x28
   1e428:	lsl	r2, r2, #3
   1e42c:	orr	r2, r2, r0, lsr #29
   1e430:	lsl	r0, r0, #3
   1e434:	rev	r0, r0
   1e438:	rev	r2, r2
   1e43c:	str	r2, [r6, r3]
   1e440:	add	r2, r6, r7, lsl #2
   1e444:	str	r0, [r2, #-4]
   1e448:	add	r0, r6, r1
   1e44c:	sub	r2, r3, r1
   1e450:	movw	r1, #25392	; 0x6330
   1e454:	movt	r1, #3
   1e458:	bl	111c0 <memcpy@plt>
   1e45c:	lsl	r1, r7, #2
   1e460:	mov	r0, r6
   1e464:	mov	r2, r5
   1e468:	bl	1e4f0 <__assert_fail@plt+0xd0cc>
   1e46c:	ldr	r0, [sp, #4]
   1e470:	rev	r0, r0
   1e474:	str	r0, [r4]
   1e478:	ldr	r0, [sp, #8]
   1e47c:	rev	r0, r0
   1e480:	str	r0, [r4, #4]
   1e484:	ldr	r0, [sp, #12]
   1e488:	rev	r0, r0
   1e48c:	str	r0, [r4, #8]
   1e490:	ldr	r0, [sp, #16]
   1e494:	rev	r0, r0
   1e498:	str	r0, [r4, #12]
   1e49c:	ldr	r0, [sp, #20]
   1e4a0:	rev	r0, r0
   1e4a4:	str	r0, [r4, #16]
   1e4a8:	ldr	r0, [sp, #24]
   1e4ac:	rev	r0, r0
   1e4b0:	str	r0, [r4, #20]
   1e4b4:	ldr	r0, [sp, #28]
   1e4b8:	rev	r0, r0
   1e4bc:	str	r0, [r4, #24]
   1e4c0:	mov	r0, r4
   1e4c4:	sub	sp, fp, #16
   1e4c8:	pop	{r4, r5, r6, r7, fp, pc}
   1e4cc:	nop	{0}
   1e4d0:			; <UNDEFINED> instruction: 0xffc00b31
   1e4d4:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   1e4d8:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1e4dc:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1e4e0:	ldrdgt	r9, [r5, -r8]
   1e4e4:	ldrbtcc	sp, [ip], -r7, lsl #10
   1e4e8:	rsbscc	sp, r0, r7, lsl sp
   1e4ec:			; <UNDEFINED> instruction: 0xf70e5939
   1e4f0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1e4f4:	add	fp, sp, #28
   1e4f8:	sub	sp, sp, #152	; 0x98
   1e4fc:	ldr	r3, [r2, #32]
   1e500:	str	r2, [sp, #4]
   1e504:	adds	r3, r3, r1
   1e508:	bic	r1, r1, #3
   1e50c:	str	r3, [r2, #32]
   1e510:	ldr	r3, [r2, #36]	; 0x24
   1e514:	adc	r3, r3, #0
   1e518:	str	r3, [r2, #36]	; 0x24
   1e51c:	add	r3, r0, r1
   1e520:	cmp	r3, r0
   1e524:	bls	20968 <__assert_fail@plt+0xf544>
   1e528:	ldr	r2, [sp, #4]
   1e52c:	ldr	r8, [r2, #12]
   1e530:	ldr	r4, [r2, #16]
   1e534:	ldr	sl, [r2, #20]
   1e538:	ldr	r1, [r2, #24]
   1e53c:	ldr	r7, [r2, #28]
   1e540:	ldm	r2, {r5, r9, lr}
   1e544:	str	r3, [sp]
   1e548:	ldr	r6, [r0, #8]
   1e54c:	str	r4, [sp, #8]
   1e550:	str	r5, [sp, #24]
   1e554:	str	r0, [sp, #84]	; 0x54
   1e558:	ldm	r0, {r2, r3}
   1e55c:	str	r3, [sp, #80]	; 0x50
   1e560:	ror	r3, r4, #6
   1e564:	eor	r3, r3, r4, ror #11
   1e568:	rev	r6, r6
   1e56c:	eor	r3, r3, r4, ror #25
   1e570:	rev	r2, r2
   1e574:	str	r6, [sp, #96]	; 0x60
   1e578:	str	r2, [sp, #28]
   1e57c:	ldr	r6, [r0, #12]
   1e580:	add	r3, r7, r3
   1e584:	ldr	r7, [sp, #80]	; 0x50
   1e588:	rev	r6, r6
   1e58c:	rev	r7, r7
   1e590:	str	r6, [sp, #100]	; 0x64
   1e594:	str	r7, [sp, #56]	; 0x38
   1e598:	ldr	r6, [r0, #16]
   1e59c:	rev	r6, r6
   1e5a0:	str	r6, [sp, #104]	; 0x68
   1e5a4:	ldr	r6, [r0, #20]
   1e5a8:	and	r0, r5, r9
   1e5ac:	rev	r6, r6
   1e5b0:	str	r6, [sp, #108]	; 0x6c
   1e5b4:	orr	r6, r5, r9
   1e5b8:	and	r6, r6, lr
   1e5bc:	orr	r0, r6, r0
   1e5c0:	ror	r6, r5, #2
   1e5c4:	eor	r6, r6, r5, ror #13
   1e5c8:	eor	r6, r6, r5, ror #22
   1e5cc:	add	r0, r6, r0
   1e5d0:	eor	r6, r1, sl
   1e5d4:	and	r6, r6, r4
   1e5d8:	eor	r6, r6, r1
   1e5dc:	add	r1, r1, r7
   1e5e0:	add	r3, r3, r6
   1e5e4:	eor	r6, sl, r4
   1e5e8:	add	r2, r3, r2
   1e5ec:	movw	r3, #12184	; 0x2f98
   1e5f0:	movt	r3, #17034	; 0x428a
   1e5f4:	add	r2, r2, r3
   1e5f8:	add	ip, r0, r2
   1e5fc:	add	r2, r2, r8
   1e600:	orr	r0, ip, r5
   1e604:	and	r3, ip, r5
   1e608:	and	r6, r2, r6
   1e60c:	eor	r7, r2, r4
   1e610:	and	r0, r0, r9
   1e614:	eor	r6, r6, sl
   1e618:	orr	r0, r0, r3
   1e61c:	ror	r3, ip, #2
   1e620:	add	r1, r1, r6
   1e624:	eor	r3, r3, ip, ror #13
   1e628:	eor	r3, r3, ip, ror #22
   1e62c:	add	r0, r3, r0
   1e630:	ror	r3, r2, #6
   1e634:	eor	r3, r3, r2, ror #11
   1e638:	eor	r3, r3, r2, ror #25
   1e63c:	add	r1, r1, r3
   1e640:	movw	r3, #17553	; 0x4491
   1e644:	movt	r3, #28983	; 0x7137
   1e648:	add	r1, r1, r3
   1e64c:	add	r8, r0, r1
   1e650:	mov	r0, lr
   1e654:	add	r1, r1, lr
   1e658:	orr	r3, r8, ip
   1e65c:	and	r6, r8, ip
   1e660:	and	r7, r1, r7
   1e664:	and	r3, r3, r5
   1e668:	eor	r7, r7, r4
   1e66c:	orr	r3, r3, r6
   1e670:	ror	r6, r8, #2
   1e674:	eor	r6, r6, r8, ror #13
   1e678:	eor	r6, r6, r8, ror #22
   1e67c:	add	r3, r6, r3
   1e680:	ror	r6, r1, #6
   1e684:	str	r3, [sp, #12]
   1e688:	ldr	r3, [sp, #84]	; 0x54
   1e68c:	eor	r6, r6, r1, ror #11
   1e690:	ldr	r4, [sp, #12]
   1e694:	eor	r6, r6, r1, ror #25
   1e698:	ldr	r3, [r3, #24]
   1e69c:	rev	r3, r3
   1e6a0:	str	r3, [sp, #44]	; 0x2c
   1e6a4:	str	r3, [sp, #112]	; 0x70
   1e6a8:	ldr	r3, [sp, #84]	; 0x54
   1e6ac:	ldr	r3, [r3, #28]
   1e6b0:	rev	r3, r3
   1e6b4:	str	r3, [sp, #40]	; 0x28
   1e6b8:	str	r3, [sp, #116]	; 0x74
   1e6bc:	ldr	r3, [sp, #84]	; 0x54
   1e6c0:	ldr	r3, [r3, #32]
   1e6c4:	rev	r3, r3
   1e6c8:	str	r3, [sp, #36]	; 0x24
   1e6cc:	str	r3, [sp, #120]	; 0x78
   1e6d0:	ldr	r3, [sp, #84]	; 0x54
   1e6d4:	ldr	r3, [r3, #36]	; 0x24
   1e6d8:	rev	r3, r3
   1e6dc:	str	r3, [sp, #60]	; 0x3c
   1e6e0:	str	r3, [sp, #124]	; 0x7c
   1e6e4:	ldr	r3, [sp, #84]	; 0x54
   1e6e8:	ldr	r3, [r3, #40]	; 0x28
   1e6ec:	rev	r3, r3
   1e6f0:	str	r3, [sp, #32]
   1e6f4:	str	r3, [sp, #128]	; 0x80
   1e6f8:	ldr	r3, [sp, #84]	; 0x54
   1e6fc:	ldr	r3, [r3, #44]	; 0x2c
   1e700:	rev	r3, r3
   1e704:	str	r3, [sp, #64]	; 0x40
   1e708:	str	r3, [sp, #132]	; 0x84
   1e70c:	ldr	r3, [sp, #84]	; 0x54
   1e710:	ldr	r3, [r3, #48]	; 0x30
   1e714:	rev	r3, r3
   1e718:	str	r3, [sp, #68]	; 0x44
   1e71c:	str	r3, [sp, #136]	; 0x88
   1e720:	ldr	r3, [sp, #84]	; 0x54
   1e724:	ldr	r3, [r3, #52]	; 0x34
   1e728:	rev	r3, r3
   1e72c:	str	r3, [sp, #72]	; 0x48
   1e730:	str	r3, [sp, #140]	; 0x8c
   1e734:	ldr	r3, [sp, #84]	; 0x54
   1e738:	ldr	r3, [r3, #56]	; 0x38
   1e73c:	rev	r0, r3
   1e740:	ldr	r3, [sp, #84]	; 0x54
   1e744:	str	r0, [sp, #144]	; 0x90
   1e748:	str	r0, [sp, #76]	; 0x4c
   1e74c:	ldr	r3, [r3, #60]	; 0x3c
   1e750:	rev	r0, r3
   1e754:	str	r0, [sp, #148]	; 0x94
   1e758:	str	r0, [sp, #80]	; 0x50
   1e75c:	ldr	r5, [sp, #96]	; 0x60
   1e760:	ldr	r3, [sp, #108]	; 0x6c
   1e764:	ldr	r0, [sp, #100]	; 0x64
   1e768:	ldr	lr, [sp, #104]	; 0x68
   1e76c:	str	r3, [sp, #48]	; 0x30
   1e770:	add	r3, sl, r5
   1e774:	str	r5, [sp, #20]
   1e778:	eor	r5, r1, r2
   1e77c:	str	r0, [sp, #16]
   1e780:	str	lr, [sp, #52]	; 0x34
   1e784:	add	r3, r3, r7
   1e788:	movw	r7, #64463	; 0xfbcf
   1e78c:	movt	r7, #46528	; 0xb5c0
   1e790:	add	r3, r3, r6
   1e794:	add	r3, r3, r7
   1e798:	add	r4, r4, r3
   1e79c:	add	r3, r3, r9
   1e7a0:	orr	r6, r4, r8
   1e7a4:	and	r7, r4, r8
   1e7a8:	and	r5, r3, r5
   1e7ac:	and	r6, r6, ip
   1e7b0:	eor	r5, r5, r2
   1e7b4:	add	r2, r2, lr
   1e7b8:	orr	r6, r6, r7
   1e7bc:	ror	r7, r4, #2
   1e7c0:	eor	r7, r7, r4, ror #13
   1e7c4:	eor	r7, r7, r4, ror #22
   1e7c8:	add	sl, r7, r6
   1e7cc:	ldr	r6, [sp, #8]
   1e7d0:	ror	r7, r3, #6
   1e7d4:	eor	r7, r7, r3, ror #11
   1e7d8:	eor	r7, r7, r3, ror #25
   1e7dc:	add	r6, r6, r0
   1e7e0:	movw	r0, #56229	; 0xdba5
   1e7e4:	add	r5, r6, r5
   1e7e8:	movt	r0, #59829	; 0xe9b5
   1e7ec:	add	r5, r5, r7
   1e7f0:	add	r6, r5, r0
   1e7f4:	add	r5, sl, r6
   1e7f8:	orr	r7, r5, r4
   1e7fc:	and	r0, r5, r4
   1e800:	and	r7, r7, r8
   1e804:	orr	r0, r7, r0
   1e808:	ror	r7, r5, #2
   1e80c:	eor	r7, r7, r5, ror #13
   1e810:	eor	r7, r7, r5, ror #22
   1e814:	add	r9, r7, r0
   1e818:	ldr	r0, [sp, #24]
   1e81c:	add	r6, r6, r0
   1e820:	eor	r0, r3, r1
   1e824:	ror	r7, r6, #6
   1e828:	and	r0, r6, r0
   1e82c:	eor	r7, r7, r6, ror #11
   1e830:	eor	r0, r0, r1
   1e834:	add	r0, r2, r0
   1e838:	movw	r2, #49755	; 0xc25b
   1e83c:	eor	r7, r7, r6, ror #25
   1e840:	movt	r2, #14678	; 0x3956
   1e844:	add	r0, r0, r7
   1e848:	add	r0, r0, r2
   1e84c:	add	lr, r9, r0
   1e850:	orr	r2, lr, r5
   1e854:	and	r7, lr, r5
   1e858:	and	r2, r2, r4
   1e85c:	orr	r2, r2, r7
   1e860:	ror	r7, lr, #2
   1e864:	eor	r7, r7, lr, ror #13
   1e868:	eor	r7, r7, lr, ror #22
   1e86c:	add	r9, r7, r2
   1e870:	add	r2, r0, ip
   1e874:	eor	r7, r6, r3
   1e878:	ror	r0, r2, #6
   1e87c:	and	r7, r2, r7
   1e880:	eor	r0, r0, r2, ror #11
   1e884:	eor	r7, r7, r3
   1e888:	eor	ip, r0, r2, ror #25
   1e88c:	ldr	r0, [sp, #48]	; 0x30
   1e890:	add	r1, r0, r1
   1e894:	add	r1, r1, r7
   1e898:	add	r0, r1, ip
   1e89c:	movw	r1, #4593	; 0x11f1
   1e8a0:	movt	r1, #23025	; 0x59f1
   1e8a4:	add	r0, r0, r1
   1e8a8:	add	ip, r9, r0
   1e8ac:	add	r0, r0, r8
   1e8b0:	orr	r1, ip, lr
   1e8b4:	and	r7, ip, lr
   1e8b8:	and	r1, r1, r5
   1e8bc:	orr	r1, r1, r7
   1e8c0:	ror	r7, ip, #2
   1e8c4:	eor	r7, r7, ip, ror #13
   1e8c8:	eor	r7, r7, ip, ror #22
   1e8cc:	add	r9, r7, r1
   1e8d0:	ror	r7, r0, #6
   1e8d4:	eor	r1, r2, r6
   1e8d8:	eor	r7, r7, r0, ror #11
   1e8dc:	and	r1, r0, r1
   1e8e0:	eor	r1, r1, r6
   1e8e4:	eor	r8, r7, r0, ror #25
   1e8e8:	ldr	r7, [sp, #44]	; 0x2c
   1e8ec:	add	r3, r7, r3
   1e8f0:	add	r1, r3, r1
   1e8f4:	movw	r3, #33444	; 0x82a4
   1e8f8:	movt	r3, #37439	; 0x923f
   1e8fc:	add	r1, r1, r8
   1e900:	add	r1, r1, r3
   1e904:	add	sl, r9, r1
   1e908:	add	r1, r1, r4
   1e90c:	orr	r3, sl, ip
   1e910:	and	r7, sl, ip
   1e914:	ror	r4, r1, #6
   1e918:	and	r3, r3, lr
   1e91c:	eor	r4, r4, r1, ror #11
   1e920:	orr	r3, r3, r7
   1e924:	ror	r7, sl, #2
   1e928:	eor	r7, r7, sl, ror #13
   1e92c:	eor	r4, r4, r1, ror #25
   1e930:	eor	r7, r7, sl, ror #22
   1e934:	add	r8, r7, r3
   1e938:	ldr	r3, [sp, #40]	; 0x28
   1e93c:	eor	r7, r0, r2
   1e940:	and	r7, r1, r7
   1e944:	eor	r7, r7, r2
   1e948:	add	r6, r3, r6
   1e94c:	add	r6, r6, r7
   1e950:	add	r4, r6, r4
   1e954:	movw	r6, #24277	; 0x5ed5
   1e958:	movt	r6, #43804	; 0xab1c
   1e95c:	add	r4, r4, r6
   1e960:	add	r6, r8, r4
   1e964:	orr	r3, r6, sl
   1e968:	and	r7, r6, sl
   1e96c:	and	r3, r3, ip
   1e970:	orr	r3, r3, r7
   1e974:	ror	r7, r6, #2
   1e978:	eor	r7, r7, r6, ror #13
   1e97c:	eor	r7, r7, r6, ror #22
   1e980:	add	r8, r7, r3
   1e984:	add	r3, r4, r5
   1e988:	ldr	r7, [sp, #36]	; 0x24
   1e98c:	eor	r5, r1, r0
   1e990:	ror	r4, r3, #6
   1e994:	and	r5, r3, r5
   1e998:	eor	r4, r4, r3, ror #11
   1e99c:	eor	r5, r5, r0
   1e9a0:	add	r2, r7, r2
   1e9a4:	eor	r4, r4, r3, ror #25
   1e9a8:	add	r2, r2, r5
   1e9ac:	add	r2, r2, r4
   1e9b0:	movw	r4, #43672	; 0xaa98
   1e9b4:	movt	r4, #55303	; 0xd807
   1e9b8:	add	r2, r2, r4
   1e9bc:	add	r5, r8, r2
   1e9c0:	add	r2, r2, lr
   1e9c4:	orr	r4, r5, r6
   1e9c8:	and	r7, r5, r6
   1e9cc:	and	r4, r4, sl
   1e9d0:	orr	r4, r4, r7
   1e9d4:	ror	r7, r5, #2
   1e9d8:	eor	r7, r7, r5, ror #13
   1e9dc:	eor	r7, r7, r5, ror #22
   1e9e0:	add	r8, r7, r4
   1e9e4:	ror	r7, r2, #6
   1e9e8:	eor	r4, r3, r1
   1e9ec:	eor	r7, r7, r2, ror #11
   1e9f0:	and	r4, r2, r4
   1e9f4:	eor	r4, r4, r1
   1e9f8:	eor	lr, r7, r2, ror #25
   1e9fc:	ldr	r7, [sp, #60]	; 0x3c
   1ea00:	add	r0, r7, r0
   1ea04:	movw	r7, #23297	; 0x5b01
   1ea08:	add	r0, r0, r4
   1ea0c:	movt	r7, #4739	; 0x1283
   1ea10:	add	r0, r0, lr
   1ea14:	add	r0, r0, r7
   1ea18:	add	lr, r8, r0
   1ea1c:	orr	r4, lr, r5
   1ea20:	and	r7, lr, r5
   1ea24:	and	r4, r4, r6
   1ea28:	orr	r4, r4, r7
   1ea2c:	ror	r7, lr, #2
   1ea30:	eor	r7, r7, lr, ror #13
   1ea34:	eor	r7, r7, lr, ror #22
   1ea38:	add	r8, r7, r4
   1ea3c:	add	r4, r0, ip
   1ea40:	eor	r7, r2, r3
   1ea44:	ror	r0, r4, #6
   1ea48:	and	r7, r4, r7
   1ea4c:	eor	r0, r0, r4, ror #11
   1ea50:	eor	r7, r7, r3
   1ea54:	eor	ip, r0, r4, ror #25
   1ea58:	ldr	r0, [sp, #32]
   1ea5c:	add	r1, r0, r1
   1ea60:	add	r1, r1, r7
   1ea64:	add	r0, r1, ip
   1ea68:	movw	r1, #34238	; 0x85be
   1ea6c:	movt	r1, #9265	; 0x2431
   1ea70:	add	r0, r0, r1
   1ea74:	add	r7, r8, r0
   1ea78:	orr	r1, r7, lr
   1ea7c:	and	ip, r1, r5
   1ea80:	and	r1, r7, lr
   1ea84:	orr	ip, ip, r1
   1ea88:	ror	r1, r7, #2
   1ea8c:	eor	r1, r1, r7, ror #13
   1ea90:	eor	r1, r1, r7, ror #22
   1ea94:	add	r8, r1, ip
   1ea98:	add	ip, r0, sl
   1ea9c:	eor	r1, r4, r2
   1eaa0:	ror	r0, ip, #6
   1eaa4:	and	r1, ip, r1
   1eaa8:	eor	r0, r0, ip, ror #11
   1eaac:	eor	r1, r1, r2
   1eab0:	eor	r9, r0, ip, ror #25
   1eab4:	ldr	r0, [sp, #64]	; 0x40
   1eab8:	add	r3, r0, r3
   1eabc:	add	r1, r3, r1
   1eac0:	add	r0, r1, r9
   1eac4:	movw	r1, #32195	; 0x7dc3
   1eac8:	movt	r1, #21772	; 0x550c
   1eacc:	add	r0, r0, r1
   1ead0:	add	sl, r8, r0
   1ead4:	add	r0, r0, r6
   1ead8:	eor	r6, ip, r4
   1eadc:	orr	r1, sl, r7
   1eae0:	and	r3, sl, r7
   1eae4:	and	r6, r0, r6
   1eae8:	and	r1, r1, lr
   1eaec:	eor	r6, r6, r4
   1eaf0:	orr	r1, r1, r3
   1eaf4:	ror	r3, sl, #2
   1eaf8:	eor	r3, r3, sl, ror #13
   1eafc:	eor	r3, r3, sl, ror #22
   1eb00:	add	r8, r3, r1
   1eb04:	ldr	r1, [sp, #68]	; 0x44
   1eb08:	ror	r3, r0, #6
   1eb0c:	eor	r3, r3, r0, ror #11
   1eb10:	eor	r3, r3, r0, ror #25
   1eb14:	add	r2, r1, r2
   1eb18:	add	r2, r2, r6
   1eb1c:	add	r2, r2, r3
   1eb20:	movw	r3, #23924	; 0x5d74
   1eb24:	movt	r3, #29374	; 0x72be
   1eb28:	add	r2, r2, r3
   1eb2c:	add	r6, r8, r2
   1eb30:	orr	r1, r6, sl
   1eb34:	and	r3, r6, sl
   1eb38:	and	r1, r1, r7
   1eb3c:	orr	r1, r1, r3
   1eb40:	ror	r3, r6, #2
   1eb44:	eor	r3, r3, r6, ror #13
   1eb48:	eor	r3, r3, r6, ror #22
   1eb4c:	add	r8, r3, r1
   1eb50:	add	r1, r2, r5
   1eb54:	ldr	r3, [sp, #72]	; 0x48
   1eb58:	eor	r5, r0, ip
   1eb5c:	ror	r2, r1, #6
   1eb60:	and	r5, r1, r5
   1eb64:	eor	r2, r2, r1, ror #11
   1eb68:	eor	r5, r5, ip
   1eb6c:	add	r4, r3, r4
   1eb70:	eor	r2, r2, r1, ror #25
   1eb74:	add	r4, r4, r5
   1eb78:	add	r2, r4, r2
   1eb7c:	movw	r4, #45566	; 0xb1fe
   1eb80:	movt	r4, #32990	; 0x80de
   1eb84:	add	r2, r2, r4
   1eb88:	add	r3, r8, r2
   1eb8c:	add	r2, r2, lr
   1eb90:	orr	r4, r3, r6
   1eb94:	and	r5, r3, r6
   1eb98:	and	r4, r4, sl
   1eb9c:	orr	r4, r4, r5
   1eba0:	ror	r5, r3, #2
   1eba4:	eor	r5, r5, r3, ror #13
   1eba8:	eor	r5, r5, r3, ror #22
   1ebac:	add	r8, r5, r4
   1ebb0:	ror	r5, r2, #6
   1ebb4:	eor	r4, r1, r0
   1ebb8:	eor	r5, r5, r2, ror #11
   1ebbc:	and	r4, r2, r4
   1ebc0:	eor	r4, r4, r0
   1ebc4:	eor	lr, r5, r2, ror #25
   1ebc8:	ldr	r5, [sp, #76]	; 0x4c
   1ebcc:	add	r5, r5, ip
   1ebd0:	add	r5, r5, r4
   1ebd4:	movw	r4, #1703	; 0x6a7
   1ebd8:	movt	r4, #39900	; 0x9bdc
   1ebdc:	add	r5, r5, lr
   1ebe0:	add	r5, r5, r4
   1ebe4:	add	ip, r8, r5
   1ebe8:	add	r5, r5, r7
   1ebec:	orr	r4, ip, r3
   1ebf0:	ror	r7, r5, #6
   1ebf4:	and	lr, r4, r6
   1ebf8:	and	r4, ip, r3
   1ebfc:	eor	r7, r7, r5, ror #11
   1ec00:	orr	lr, lr, r4
   1ec04:	ror	r4, ip, #2
   1ec08:	eor	r4, r4, ip, ror #13
   1ec0c:	eor	r8, r7, r5, ror #25
   1ec10:	ldr	r7, [sp, #80]	; 0x50
   1ec14:	eor	r4, r4, ip, ror #22
   1ec18:	add	lr, r4, lr
   1ec1c:	eor	r4, r2, r1
   1ec20:	add	r0, r7, r0
   1ec24:	and	r4, r5, r4
   1ec28:	eor	r4, r4, r1
   1ec2c:	add	r0, r0, r4
   1ec30:	movw	r4, #61812	; 0xf174
   1ec34:	movt	r4, #49563	; 0xc19b
   1ec38:	add	r0, r0, r8
   1ec3c:	add	r0, r0, r4
   1ec40:	add	r8, lr, r0
   1ec44:	orr	r4, r8, ip
   1ec48:	and	r7, r8, ip
   1ec4c:	and	r4, r4, r3
   1ec50:	orr	r4, r4, r7
   1ec54:	ror	r7, r8, #2
   1ec58:	eor	r7, r7, r8, ror #13
   1ec5c:	eor	r7, r7, r8, ror #22
   1ec60:	add	r7, r7, r4
   1ec64:	add	r4, r0, sl
   1ec68:	str	r7, [sp, #24]
   1ec6c:	eor	r7, r5, r2
   1ec70:	ror	r0, r4, #6
   1ec74:	and	r7, r4, r7
   1ec78:	eor	r0, r0, r4, ror #11
   1ec7c:	eor	sl, r7, r2
   1ec80:	ldr	r7, [sp, #56]	; 0x38
   1ec84:	eor	r9, r0, r4, ror #25
   1ec88:	ror	r0, r7, #18
   1ec8c:	eor	r0, r0, r7, lsr #3
   1ec90:	eor	r0, r0, r7, ror #7
   1ec94:	ldr	r7, [sp, #28]
   1ec98:	add	r0, r0, r7
   1ec9c:	ldr	r7, [sp, #60]	; 0x3c
   1eca0:	add	lr, r0, r7
   1eca4:	ldr	r0, [sp, #76]	; 0x4c
   1eca8:	ror	r7, r0, #19
   1ecac:	eor	r7, r7, r0, lsr #10
   1ecb0:	eor	r7, r7, r0, ror #17
   1ecb4:	add	r0, lr, r7
   1ecb8:	ldr	lr, [sp, #32]
   1ecbc:	str	r0, [sp, #28]
   1ecc0:	add	r0, r0, r1
   1ecc4:	movw	r1, #27073	; 0x69c1
   1ecc8:	add	r0, r0, sl
   1eccc:	movt	r1, #58523	; 0xe49b
   1ecd0:	add	r0, r0, r9
   1ecd4:	add	r0, r0, r1
   1ecd8:	ldr	r1, [sp, #24]
   1ecdc:	add	sl, r1, r0
   1ece0:	orr	r1, sl, r8
   1ece4:	and	r7, sl, r8
   1ece8:	and	r1, r1, ip
   1ecec:	orr	r1, r1, r7
   1ecf0:	ror	r7, sl, #2
   1ecf4:	eor	r7, r7, sl, ror #13
   1ecf8:	eor	r7, r7, sl, ror #22
   1ecfc:	add	r1, r7, r1
   1ed00:	str	r1, [sp, #12]
   1ed04:	add	r1, r0, r6
   1ed08:	eor	r6, r4, r5
   1ed0c:	ror	r0, r1, #6
   1ed10:	and	r6, r1, r6
   1ed14:	eor	r0, r0, r1, ror #11
   1ed18:	eor	r9, r6, r5
   1ed1c:	ldr	r6, [sp, #20]
   1ed20:	eor	r0, r0, r1, ror #25
   1ed24:	str	r0, [sp, #8]
   1ed28:	ldr	r0, [sp, #80]	; 0x50
   1ed2c:	ror	r7, r0, #19
   1ed30:	eor	r7, r7, r0, lsr #10
   1ed34:	eor	r7, r7, r0, ror #17
   1ed38:	ror	r0, r6, #18
   1ed3c:	eor	r0, r0, r6, lsr #3
   1ed40:	eor	r0, r0, r6, ror #7
   1ed44:	ldr	r6, [sp, #56]	; 0x38
   1ed48:	add	r0, r0, r6
   1ed4c:	add	r0, r0, lr
   1ed50:	ldr	lr, [sp, #16]
   1ed54:	add	r0, r0, r7
   1ed58:	str	r0, [sp, #24]
   1ed5c:	add	r0, r0, r2
   1ed60:	ldr	r2, [sp, #8]
   1ed64:	add	r0, r0, r9
   1ed68:	add	r0, r0, r2
   1ed6c:	movw	r2, #18310	; 0x4786
   1ed70:	movt	r2, #61374	; 0xefbe
   1ed74:	add	r0, r0, r2
   1ed78:	ldr	r2, [sp, #12]
   1ed7c:	add	r6, r2, r0
   1ed80:	orr	r2, r6, sl
   1ed84:	and	r7, r6, sl
   1ed88:	and	r2, r2, r8
   1ed8c:	orr	r2, r2, r7
   1ed90:	ror	r7, r6, #2
   1ed94:	eor	r7, r7, r6, ror #13
   1ed98:	eor	r7, r7, r6, ror #22
   1ed9c:	add	r2, r7, r2
   1eda0:	str	r2, [sp, #56]	; 0x38
   1eda4:	add	r2, r0, r3
   1eda8:	eor	r3, r1, r4
   1edac:	ror	r0, r2, #6
   1edb0:	and	r3, r2, r3
   1edb4:	eor	r0, r0, r2, ror #11
   1edb8:	eor	r9, r3, r4
   1edbc:	ldr	r3, [sp, #20]
   1edc0:	eor	r0, r0, r2, ror #25
   1edc4:	str	r0, [sp, #12]
   1edc8:	ldr	r0, [sp, #28]
   1edcc:	ror	r7, r0, #19
   1edd0:	eor	r7, r7, r0, lsr #10
   1edd4:	eor	r7, r7, r0, ror #17
   1edd8:	ror	r0, lr, #18
   1eddc:	eor	r0, r0, lr, lsr #3
   1ede0:	eor	r0, r0, lr, ror #7
   1ede4:	ldr	lr, [sp, #64]	; 0x40
   1ede8:	add	r0, r0, r3
   1edec:	ldr	r3, [sp, #12]
   1edf0:	add	r0, r0, lr
   1edf4:	ldr	lr, [sp, #52]	; 0x34
   1edf8:	add	r0, r0, r7
   1edfc:	str	r0, [sp, #20]
   1ee00:	add	r0, r0, r5
   1ee04:	add	r0, r0, r9
   1ee08:	add	r0, r0, r3
   1ee0c:	movw	r3, #40390	; 0x9dc6
   1ee10:	movt	r3, #4033	; 0xfc1
   1ee14:	add	r0, r0, r3
   1ee18:	ldr	r3, [sp, #56]	; 0x38
   1ee1c:	add	r7, r3, r0
   1ee20:	add	r0, r0, ip
   1ee24:	orr	r3, r7, r6
   1ee28:	and	r5, r7, r6
   1ee2c:	and	r3, r3, sl
   1ee30:	orr	r3, r3, r5
   1ee34:	ror	r5, r7, #2
   1ee38:	eor	r5, r5, r7, ror #13
   1ee3c:	eor	r5, r5, r7, ror #22
   1ee40:	add	r3, r5, r3
   1ee44:	ror	r5, r0, #6
   1ee48:	eor	r5, r5, r0, ror #11
   1ee4c:	str	r3, [sp, #12]
   1ee50:	eor	r3, r5, r0, ror #25
   1ee54:	str	r3, [sp, #8]
   1ee58:	eor	r3, r2, r1
   1ee5c:	and	r3, r0, r3
   1ee60:	eor	r9, r3, r1
   1ee64:	ldr	r3, [sp, #24]
   1ee68:	ror	r5, r3, #19
   1ee6c:	eor	r5, r5, r3, lsr #10
   1ee70:	eor	ip, r5, r3, ror #17
   1ee74:	ror	r3, lr, #18
   1ee78:	ldr	r5, [sp, #16]
   1ee7c:	eor	r3, r3, lr, lsr #3
   1ee80:	eor	r3, r3, lr, ror #7
   1ee84:	ldr	lr, [sp, #68]	; 0x44
   1ee88:	add	r3, r3, r5
   1ee8c:	ldr	r5, [sp, #8]
   1ee90:	add	r3, r3, lr
   1ee94:	add	r3, r3, ip
   1ee98:	str	r3, [sp, #56]	; 0x38
   1ee9c:	add	r3, r3, r4
   1eea0:	add	r3, r3, r9
   1eea4:	add	r3, r3, r5
   1eea8:	movw	r5, #41420	; 0xa1cc
   1eeac:	movt	r5, #9228	; 0x240c
   1eeb0:	add	lr, r3, r5
   1eeb4:	ldr	r3, [sp, #12]
   1eeb8:	add	r3, r3, lr
   1eebc:	orr	r5, r3, r7
   1eec0:	and	r4, r3, r7
   1eec4:	str	r3, [sp, #16]
   1eec8:	and	r5, r5, r6
   1eecc:	orr	r5, r5, r4
   1eed0:	ror	r4, r3, #2
   1eed4:	eor	r4, r4, r3, ror #13
   1eed8:	eor	r4, r4, r3, ror #22
   1eedc:	add	r3, lr, r8
   1eee0:	add	ip, r4, r5
   1eee4:	eor	r5, r0, r2
   1eee8:	ror	r4, r3, #6
   1eeec:	and	r5, r3, r5
   1eef0:	eor	r4, r4, r3, ror #11
   1eef4:	eor	r8, r5, r2
   1eef8:	ldr	r5, [sp, #20]
   1eefc:	eor	lr, r4, r3, ror #25
   1ef00:	ror	r4, r5, #19
   1ef04:	eor	r4, r4, r5, lsr #10
   1ef08:	eor	r9, r4, r5, ror #17
   1ef0c:	ldr	r4, [sp, #48]	; 0x30
   1ef10:	ror	r5, r4, #18
   1ef14:	eor	r5, r5, r4, lsr #3
   1ef18:	eor	r5, r5, r4, ror #7
   1ef1c:	ldr	r4, [sp, #52]	; 0x34
   1ef20:	add	r5, r5, r4
   1ef24:	ldr	r4, [sp, #72]	; 0x48
   1ef28:	add	r5, r5, r4
   1ef2c:	add	r4, r5, r9
   1ef30:	movw	r5, #11375	; 0x2c6f
   1ef34:	add	r1, r4, r1
   1ef38:	movt	r5, #11753	; 0x2de9
   1ef3c:	str	r4, [sp, #52]	; 0x34
   1ef40:	add	r1, r1, r8
   1ef44:	add	r1, r1, lr
   1ef48:	ldr	lr, [sp, #16]
   1ef4c:	add	r8, r1, r5
   1ef50:	add	r1, ip, r8
   1ef54:	str	r1, [sp, #12]
   1ef58:	orr	r5, r1, lr
   1ef5c:	and	r4, r1, lr
   1ef60:	and	r5, r5, r7
   1ef64:	orr	r5, r5, r4
   1ef68:	ror	r4, r1, #2
   1ef6c:	eor	r4, r4, r1, ror #13
   1ef70:	eor	r4, r4, r1, ror #22
   1ef74:	add	r1, r4, r5
   1ef78:	add	r5, r8, sl
   1ef7c:	eor	r4, r3, r0
   1ef80:	and	r4, r5, r4
   1ef84:	str	r1, [sp, #8]
   1ef88:	ror	r1, r5, #6
   1ef8c:	eor	r9, r4, r0
   1ef90:	ldr	r4, [sp, #56]	; 0x38
   1ef94:	eor	r1, r1, r5, ror #11
   1ef98:	eor	r8, r1, r5, ror #25
   1ef9c:	ror	r1, r4, #19
   1efa0:	eor	r1, r1, r4, lsr #10
   1efa4:	eor	ip, r1, r4, ror #17
   1efa8:	ldr	r1, [sp, #44]	; 0x2c
   1efac:	ror	r4, r1, #18
   1efb0:	eor	r4, r4, r1, lsr #3
   1efb4:	eor	r4, r4, r1, ror #7
   1efb8:	ldr	r1, [sp, #48]	; 0x30
   1efbc:	add	r4, r4, r1
   1efc0:	ldr	r1, [sp, #76]	; 0x4c
   1efc4:	add	r4, r4, r1
   1efc8:	add	r1, r4, ip
   1efcc:	str	r1, [sp, #48]	; 0x30
   1efd0:	add	r1, r1, r2
   1efd4:	movw	r2, #33962	; 0x84aa
   1efd8:	add	r1, r1, r9
   1efdc:	movt	r2, #19060	; 0x4a74
   1efe0:	add	r1, r1, r8
   1efe4:	add	ip, r1, r2
   1efe8:	ldr	r1, [sp, #8]
   1efec:	add	r8, r1, ip
   1eff0:	ldr	r1, [sp, #12]
   1eff4:	orr	r2, r8, r1
   1eff8:	and	r4, r8, r1
   1effc:	and	r2, r2, lr
   1f000:	mov	lr, r1
   1f004:	add	r1, ip, r6
   1f008:	orr	r2, r2, r4
   1f00c:	ror	r4, r8, #2
   1f010:	ror	r6, r1, #6
   1f014:	eor	r4, r4, r8, ror #13
   1f018:	eor	r6, r6, r1, ror #11
   1f01c:	eor	r4, r4, r8, ror #22
   1f020:	eor	r9, r6, r1, ror #25
   1f024:	add	sl, r4, r2
   1f028:	eor	r4, r5, r3
   1f02c:	and	r4, r1, r4
   1f030:	eor	ip, r4, r3
   1f034:	ldr	r4, [sp, #52]	; 0x34
   1f038:	ror	r2, r4, #19
   1f03c:	eor	r2, r2, r4, lsr #10
   1f040:	eor	r2, r2, r4, ror #17
   1f044:	ldr	r4, [sp, #40]	; 0x28
   1f048:	ror	r6, r4, #18
   1f04c:	eor	r6, r6, r4, lsr #3
   1f050:	eor	r6, r6, r4, ror #7
   1f054:	ldr	r4, [sp, #44]	; 0x2c
   1f058:	add	r6, r6, r4
   1f05c:	ldr	r4, [sp, #80]	; 0x50
   1f060:	add	r6, r6, r4
   1f064:	add	r2, r6, r2
   1f068:	add	r0, r2, r0
   1f06c:	str	r2, [sp, #44]	; 0x2c
   1f070:	movw	r2, #43484	; 0xa9dc
   1f074:	add	r0, r0, ip
   1f078:	movt	r2, #23728	; 0x5cb0
   1f07c:	add	r0, r0, r9
   1f080:	add	r0, r0, r2
   1f084:	add	r6, sl, r0
   1f088:	add	ip, r0, r7
   1f08c:	ldr	r0, [sp, #36]	; 0x24
   1f090:	ldr	sl, [sp, #48]	; 0x30
   1f094:	ror	r7, ip, #6
   1f098:	orr	r2, r6, r8
   1f09c:	and	r4, r6, r8
   1f0a0:	eor	r7, r7, ip, ror #11
   1f0a4:	and	r2, r2, lr
   1f0a8:	orr	r2, r2, r4
   1f0ac:	ror	r4, r6, #2
   1f0b0:	eor	r9, r7, ip, ror #25
   1f0b4:	ror	r7, r0, #18
   1f0b8:	eor	r4, r4, r6, ror #13
   1f0bc:	eor	r7, r7, r0, lsr #3
   1f0c0:	eor	r4, r4, r6, ror #22
   1f0c4:	eor	r7, r7, r0, ror #7
   1f0c8:	ldr	r0, [sp, #40]	; 0x28
   1f0cc:	add	lr, r4, r2
   1f0d0:	ror	r2, sl, #19
   1f0d4:	eor	r4, r1, r5
   1f0d8:	eor	r2, r2, sl, lsr #10
   1f0dc:	and	r4, ip, r4
   1f0e0:	eor	r4, r4, r5
   1f0e4:	add	r7, r7, r0
   1f0e8:	ldr	r0, [sp, #28]
   1f0ec:	eor	r2, r2, sl, ror #17
   1f0f0:	add	r7, r7, r0
   1f0f4:	add	r0, r7, r2
   1f0f8:	add	r2, r0, r3
   1f0fc:	movw	r3, #35034	; 0x88da
   1f100:	str	r0, [sp, #40]	; 0x28
   1f104:	ldr	r0, [sp, #16]
   1f108:	add	r2, r2, r4
   1f10c:	movt	r3, #30457	; 0x76f9
   1f110:	eor	r4, ip, r1
   1f114:	add	r2, r2, r9
   1f118:	add	r2, r2, r3
   1f11c:	add	r9, lr, r2
   1f120:	add	r2, r2, r0
   1f124:	ldr	r0, [sp, #44]	; 0x2c
   1f128:	orr	r3, r9, r6
   1f12c:	and	r7, r9, r6
   1f130:	and	r4, r2, r4
   1f134:	and	r3, r3, r8
   1f138:	eor	r4, r4, r1
   1f13c:	orr	r3, r3, r7
   1f140:	ror	r7, r9, #2
   1f144:	eor	r7, r7, r9, ror #13
   1f148:	eor	r7, r7, r9, ror #22
   1f14c:	add	lr, r7, r3
   1f150:	ror	r3, r0, #19
   1f154:	ror	r7, r2, #6
   1f158:	eor	r3, r3, r0, lsr #10
   1f15c:	eor	r7, r7, r2, ror #11
   1f160:	eor	r3, r3, r0, ror #17
   1f164:	ldr	r0, [sp, #60]	; 0x3c
   1f168:	eor	sl, r7, r2, ror #25
   1f16c:	ror	r7, r0, #18
   1f170:	eor	r7, r7, r0, lsr #3
   1f174:	eor	r7, r7, r0, ror #7
   1f178:	ldr	r0, [sp, #36]	; 0x24
   1f17c:	add	r7, r7, r0
   1f180:	ldr	r0, [sp, #24]
   1f184:	add	r7, r7, r0
   1f188:	add	r0, r7, r3
   1f18c:	add	r3, r0, r5
   1f190:	str	r0, [sp, #36]	; 0x24
   1f194:	add	r3, r3, r4
   1f198:	movw	r4, #20818	; 0x5152
   1f19c:	movt	r4, #38974	; 0x983e
   1f1a0:	add	r3, r3, sl
   1f1a4:	ldr	sl, [sp, #20]
   1f1a8:	add	r3, r3, r4
   1f1ac:	add	lr, lr, r3
   1f1b0:	orr	r4, lr, r9
   1f1b4:	and	r5, lr, r9
   1f1b8:	and	r4, r4, r6
   1f1bc:	orr	r4, r4, r5
   1f1c0:	ror	r5, lr, #2
   1f1c4:	eor	r5, r5, lr, ror #13
   1f1c8:	eor	r5, r5, lr, ror #22
   1f1cc:	add	r0, r5, r4
   1f1d0:	eor	r5, r2, ip
   1f1d4:	ldr	r4, [sp, #60]	; 0x3c
   1f1d8:	str	r0, [sp, #16]
   1f1dc:	ldr	r0, [sp, #12]
   1f1e0:	add	r3, r3, r0
   1f1e4:	ror	r7, r3, #6
   1f1e8:	and	r5, r3, r5
   1f1ec:	eor	r7, r7, r3, ror #11
   1f1f0:	eor	r0, r7, r3, ror #25
   1f1f4:	str	r0, [sp, #12]
   1f1f8:	eor	r0, r5, ip
   1f1fc:	str	r0, [sp, #8]
   1f200:	ldr	r0, [sp, #40]	; 0x28
   1f204:	ror	r5, r0, #19
   1f208:	eor	r5, r5, r0, lsr #10
   1f20c:	eor	r5, r5, r0, ror #17
   1f210:	ldr	r0, [sp, #32]
   1f214:	ror	r7, r0, #18
   1f218:	eor	r7, r7, r0, lsr #3
   1f21c:	eor	r7, r7, r0, ror #7
   1f220:	add	r7, r7, r4
   1f224:	ldr	r4, [sp, #8]
   1f228:	add	r7, r7, sl
   1f22c:	add	r5, r7, r5
   1f230:	movw	r7, #50797	; 0xc66d
   1f234:	add	r1, r5, r1
   1f238:	movt	r7, #43057	; 0xa831
   1f23c:	str	r5, [sp, #60]	; 0x3c
   1f240:	add	r1, r1, r4
   1f244:	ldr	r4, [sp, #12]
   1f248:	add	r1, r1, r4
   1f24c:	ldr	r4, [sp, #16]
   1f250:	add	r1, r1, r7
   1f254:	add	sl, r1, r8
   1f258:	add	r4, r4, r1
   1f25c:	ror	r1, sl, #6
   1f260:	orr	r7, r4, lr
   1f264:	and	r5, r4, lr
   1f268:	eor	r1, r1, sl, ror #11
   1f26c:	and	r7, r7, r9
   1f270:	orr	r7, r7, r5
   1f274:	ror	r5, r4, #2
   1f278:	eor	r1, r1, sl, ror #25
   1f27c:	eor	r5, r5, r4, ror #13
   1f280:	str	r1, [sp, #12]
   1f284:	ldr	r1, [sp, #36]	; 0x24
   1f288:	eor	r5, r5, r4, ror #22
   1f28c:	add	r5, r5, r7
   1f290:	str	r5, [sp, #16]
   1f294:	eor	r5, r3, r2
   1f298:	ror	r7, r1, #19
   1f29c:	and	r5, sl, r5
   1f2a0:	eor	r7, r7, r1, lsr #10
   1f2a4:	eor	r8, r5, r2
   1f2a8:	ldr	r5, [sp, #64]	; 0x40
   1f2ac:	eor	r7, r7, r1, ror #17
   1f2b0:	ror	r1, r5, #18
   1f2b4:	eor	r1, r1, r5, lsr #3
   1f2b8:	eor	r1, r1, r5, ror #7
   1f2bc:	add	r1, r1, r0
   1f2c0:	ldr	r0, [sp, #56]	; 0x38
   1f2c4:	add	r1, r1, r0
   1f2c8:	add	r0, r1, r7
   1f2cc:	ldr	r1, [sp, #12]
   1f2d0:	str	r0, [sp, #32]
   1f2d4:	add	r0, r0, ip
   1f2d8:	add	r0, r0, r8
   1f2dc:	add	r0, r0, r1
   1f2e0:	movw	r1, #10184	; 0x27c8
   1f2e4:	movt	r1, #45059	; 0xb003
   1f2e8:	add	r0, r0, r1
   1f2ec:	ldr	r1, [sp, #16]
   1f2f0:	add	ip, r0, r6
   1f2f4:	ror	r6, ip, #6
   1f2f8:	eor	r6, r6, ip, ror #11
   1f2fc:	add	r7, r1, r0
   1f300:	orr	r1, r7, r4
   1f304:	and	r5, r7, r4
   1f308:	eor	r0, r6, ip, ror #25
   1f30c:	eor	r6, sl, r3
   1f310:	and	r1, r1, lr
   1f314:	and	r6, ip, r6
   1f318:	orr	r1, r1, r5
   1f31c:	ror	r5, r7, #2
   1f320:	str	r0, [sp, #12]
   1f324:	ldr	r0, [sp, #60]	; 0x3c
   1f328:	eor	r5, r5, r7, ror #13
   1f32c:	eor	r5, r5, r7, ror #22
   1f330:	add	r1, r5, r1
   1f334:	str	r1, [sp, #16]
   1f338:	eor	r1, r6, r3
   1f33c:	ror	r6, r0, #19
   1f340:	eor	r6, r6, r0, lsr #10
   1f344:	eor	r6, r6, r0, ror #17
   1f348:	ldr	r0, [sp, #68]	; 0x44
   1f34c:	ror	r8, r0, #18
   1f350:	eor	r5, r8, r0, lsr #3
   1f354:	eor	r5, r5, r0, ror #7
   1f358:	ldr	r0, [sp, #64]	; 0x40
   1f35c:	add	r5, r5, r0
   1f360:	ldr	r0, [sp, #52]	; 0x34
   1f364:	add	r5, r5, r0
   1f368:	add	r0, r5, r6
   1f36c:	eor	r6, ip, sl
   1f370:	add	r2, r0, r2
   1f374:	str	r0, [sp, #64]	; 0x40
   1f378:	ldr	r0, [sp, #12]
   1f37c:	add	r1, r2, r1
   1f380:	movw	r2, #32711	; 0x7fc7
   1f384:	movt	r2, #48985	; 0xbf59
   1f388:	add	r1, r1, r0
   1f38c:	ldr	r0, [sp, #16]
   1f390:	add	r1, r1, r2
   1f394:	add	r0, r0, r1
   1f398:	orr	r2, r0, r7
   1f39c:	and	r5, r0, r7
   1f3a0:	str	r0, [sp, #16]
   1f3a4:	and	r2, r2, r4
   1f3a8:	orr	r2, r2, r5
   1f3ac:	ror	r5, r0, #2
   1f3b0:	eor	r5, r5, r0, ror #13
   1f3b4:	eor	r5, r5, r0, ror #22
   1f3b8:	ldr	r0, [sp, #32]
   1f3bc:	add	r8, r5, r2
   1f3c0:	add	r2, r1, r9
   1f3c4:	ror	r1, r2, #6
   1f3c8:	and	r6, r2, r6
   1f3cc:	ror	r5, r0, #19
   1f3d0:	eor	r1, r1, r2, ror #11
   1f3d4:	eor	r6, r6, sl
   1f3d8:	eor	r5, r5, r0, lsr #10
   1f3dc:	eor	r9, r1, r2, ror #25
   1f3e0:	eor	r5, r5, r0, ror #17
   1f3e4:	ldr	r0, [sp, #72]	; 0x48
   1f3e8:	ror	r1, r0, #18
   1f3ec:	eor	r1, r1, r0, lsr #3
   1f3f0:	eor	r1, r1, r0, ror #7
   1f3f4:	ldr	r0, [sp, #68]	; 0x44
   1f3f8:	add	r1, r1, r0
   1f3fc:	ldr	r0, [sp, #48]	; 0x30
   1f400:	add	r1, r1, r0
   1f404:	add	r0, r1, r5
   1f408:	add	r1, r0, r3
   1f40c:	movw	r3, #3059	; 0xbf3
   1f410:	str	r0, [sp, #68]	; 0x44
   1f414:	add	r1, r1, r6
   1f418:	movt	r3, #50912	; 0xc6e0
   1f41c:	add	r1, r1, r9
   1f420:	add	r1, r1, r3
   1f424:	ldr	r3, [sp, #16]
   1f428:	add	r8, r8, r1
   1f42c:	add	r1, r1, lr
   1f430:	orr	r6, r8, r3
   1f434:	and	r5, r8, r3
   1f438:	and	r6, r6, r7
   1f43c:	orr	r5, r6, r5
   1f440:	ror	r6, r8, #2
   1f444:	eor	r6, r6, r8, ror #13
   1f448:	eor	r6, r6, r8, ror #22
   1f44c:	add	r0, r6, r5
   1f450:	ror	r6, r1, #6
   1f454:	eor	r5, r2, ip
   1f458:	str	r0, [sp, #12]
   1f45c:	ldr	r0, [sp, #64]	; 0x40
   1f460:	eor	r6, r6, r1, ror #11
   1f464:	and	r5, r1, r5
   1f468:	eor	r9, r5, ip
   1f46c:	eor	lr, r6, r1, ror #25
   1f470:	ror	r6, r0, #19
   1f474:	eor	r6, r6, r0, lsr #10
   1f478:	eor	r6, r6, r0, ror #17
   1f47c:	ldr	r0, [sp, #76]	; 0x4c
   1f480:	ror	r5, r0, #18
   1f484:	eor	r5, r5, r0, lsr #3
   1f488:	eor	r5, r5, r0, ror #7
   1f48c:	ldr	r0, [sp, #72]	; 0x48
   1f490:	add	r5, r5, r0
   1f494:	ldr	r0, [sp, #44]	; 0x2c
   1f498:	add	r5, r5, r0
   1f49c:	add	r0, r5, r6
   1f4a0:	add	r5, r0, sl
   1f4a4:	str	r0, [sp, #72]	; 0x48
   1f4a8:	ldr	r0, [sp, #12]
   1f4ac:	add	r5, r5, r9
   1f4b0:	add	r6, r5, lr
   1f4b4:	movw	r5, #37191	; 0x9147
   1f4b8:	movt	r5, #54695	; 0xd5a7
   1f4bc:	add	r5, r6, r5
   1f4c0:	add	lr, r0, r5
   1f4c4:	ldr	r0, [sp, #68]	; 0x44
   1f4c8:	add	r4, r5, r4
   1f4cc:	orr	r6, lr, r8
   1f4d0:	ror	r5, r4, #6
   1f4d4:	and	r6, r6, r3
   1f4d8:	and	r3, lr, r8
   1f4dc:	eor	r5, r5, r4, ror #11
   1f4e0:	orr	r3, r6, r3
   1f4e4:	ror	r6, lr, #2
   1f4e8:	eor	r6, r6, lr, ror #13
   1f4ec:	eor	sl, r5, r4, ror #25
   1f4f0:	eor	r6, r6, lr, ror #22
   1f4f4:	add	r9, r6, r3
   1f4f8:	ror	r3, r0, #19
   1f4fc:	eor	r6, r1, r2
   1f500:	eor	r3, r3, r0, lsr #10
   1f504:	and	r6, r4, r6
   1f508:	eor	r6, r6, r2
   1f50c:	eor	r3, r3, r0, ror #17
   1f510:	ldr	r0, [sp, #80]	; 0x50
   1f514:	ror	r5, r0, #18
   1f518:	eor	r5, r5, r0, lsr #3
   1f51c:	eor	r5, r5, r0, ror #7
   1f520:	ldr	r0, [sp, #76]	; 0x4c
   1f524:	add	r5, r5, r0
   1f528:	ldr	r0, [sp, #40]	; 0x28
   1f52c:	add	r5, r5, r0
   1f530:	add	r0, r5, r3
   1f534:	movw	r3, #25425	; 0x6351
   1f538:	str	r0, [sp, #76]	; 0x4c
   1f53c:	add	r0, r0, ip
   1f540:	movt	r3, #1738	; 0x6ca
   1f544:	add	r0, r0, r6
   1f548:	eor	r6, r4, r1
   1f54c:	add	r0, r0, sl
   1f550:	add	r0, r0, r3
   1f554:	add	sl, r9, r0
   1f558:	add	ip, r0, r7
   1f55c:	ldr	r0, [sp, #72]	; 0x48
   1f560:	orr	r3, sl, lr
   1f564:	and	r5, sl, lr
   1f568:	and	r6, ip, r6
   1f56c:	and	r3, r3, r8
   1f570:	eor	r6, r6, r1
   1f574:	orr	r3, r3, r5
   1f578:	ror	r5, sl, #2
   1f57c:	ror	r7, r0, #19
   1f580:	eor	r5, r5, sl, ror #13
   1f584:	eor	r7, r7, r0, lsr #10
   1f588:	eor	r5, r5, sl, ror #22
   1f58c:	eor	r7, r7, r0, ror #17
   1f590:	ldr	r0, [sp, #28]
   1f594:	add	r9, r5, r3
   1f598:	ror	r5, ip, #6
   1f59c:	eor	r5, r5, ip, ror #11
   1f5a0:	ror	r3, r0, #18
   1f5a4:	eor	r5, r5, ip, ror #25
   1f5a8:	eor	r3, r3, r0, lsr #3
   1f5ac:	eor	r3, r3, r0, ror #7
   1f5b0:	ldr	r0, [sp, #80]	; 0x50
   1f5b4:	add	r3, r3, r0
   1f5b8:	ldr	r0, [sp, #36]	; 0x24
   1f5bc:	add	r3, r3, r0
   1f5c0:	add	r0, r3, r7
   1f5c4:	movw	r3, #10599	; 0x2967
   1f5c8:	add	r2, r0, r2
   1f5cc:	movt	r3, #5161	; 0x1429
   1f5d0:	str	r0, [sp, #80]	; 0x50
   1f5d4:	add	r2, r2, r6
   1f5d8:	add	r2, r2, r5
   1f5dc:	add	r3, r2, r3
   1f5e0:	add	r9, r9, r3
   1f5e4:	orr	r5, r9, sl
   1f5e8:	and	r6, r9, sl
   1f5ec:	and	r5, r5, lr
   1f5f0:	orr	r5, r5, r6
   1f5f4:	ror	r6, r9, #2
   1f5f8:	eor	r6, r6, r9, ror #13
   1f5fc:	eor	r6, r6, r9, ror #22
   1f600:	add	r0, r6, r5
   1f604:	eor	r6, ip, r4
   1f608:	str	r0, [sp, #12]
   1f60c:	ldr	r0, [sp, #16]
   1f610:	add	r7, r3, r0
   1f614:	ldr	r0, [sp, #76]	; 0x4c
   1f618:	ror	r3, r7, #6
   1f61c:	and	r6, r7, r6
   1f620:	eor	r3, r3, r7, ror #11
   1f624:	eor	r6, r6, r4
   1f628:	ror	r5, r0, #19
   1f62c:	eor	r2, r3, r7, ror #25
   1f630:	eor	r5, r5, r0, lsr #10
   1f634:	eor	r5, r5, r0, ror #17
   1f638:	ldr	r0, [sp, #24]
   1f63c:	ror	r3, r0, #18
   1f640:	eor	r3, r3, r0, lsr #3
   1f644:	eor	r3, r3, r0, ror #7
   1f648:	ldr	r0, [sp, #28]
   1f64c:	add	r3, r3, r0
   1f650:	ldr	r0, [sp, #60]	; 0x3c
   1f654:	add	r3, r3, r0
   1f658:	add	r0, r3, r5
   1f65c:	movw	r3, #2693	; 0xa85
   1f660:	add	r1, r0, r1
   1f664:	str	r0, [sp, #28]
   1f668:	ldr	r0, [sp, #12]
   1f66c:	movt	r3, #10167	; 0x27b7
   1f670:	add	r1, r1, r6
   1f674:	eor	r6, r7, ip
   1f678:	add	r1, r1, r2
   1f67c:	add	r1, r1, r3
   1f680:	add	r0, r0, r1
   1f684:	add	r1, r1, r8
   1f688:	orr	r3, r0, r9
   1f68c:	and	r5, r0, r9
   1f690:	str	r0, [sp, #12]
   1f694:	and	r6, r1, r6
   1f698:	and	r3, r3, sl
   1f69c:	eor	r6, r6, ip
   1f6a0:	orr	r3, r3, r5
   1f6a4:	ror	r5, r0, #2
   1f6a8:	eor	r5, r5, r0, ror #13
   1f6ac:	eor	r5, r5, r0, ror #22
   1f6b0:	ldr	r0, [sp, #80]	; 0x50
   1f6b4:	add	r2, r5, r3
   1f6b8:	ror	r5, r1, #6
   1f6bc:	eor	r5, r5, r1, ror #11
   1f6c0:	ror	r3, r0, #19
   1f6c4:	eor	r3, r3, r0, lsr #10
   1f6c8:	eor	r8, r5, r1, ror #25
   1f6cc:	eor	r3, r3, r0, ror #17
   1f6d0:	ldr	r0, [sp, #20]
   1f6d4:	ror	r5, r0, #18
   1f6d8:	eor	r5, r5, r0, lsr #3
   1f6dc:	eor	r5, r5, r0, ror #7
   1f6e0:	ldr	r0, [sp, #24]
   1f6e4:	add	r5, r5, r0
   1f6e8:	ldr	r0, [sp, #32]
   1f6ec:	add	r5, r5, r0
   1f6f0:	add	r0, r5, r3
   1f6f4:	add	r3, r0, r4
   1f6f8:	movw	r4, #8504	; 0x2138
   1f6fc:	str	r0, [sp, #24]
   1f700:	add	r3, r3, r6
   1f704:	movt	r4, #11803	; 0x2e1b
   1f708:	add	r3, r3, r8
   1f70c:	ldr	r8, [sp, #12]
   1f710:	add	r4, r3, r4
   1f714:	add	r3, r2, r4
   1f718:	add	r4, r4, lr
   1f71c:	orr	r5, r3, r8
   1f720:	and	r6, r3, r8
   1f724:	and	r5, r5, r9
   1f728:	orr	r5, r5, r6
   1f72c:	ror	r6, r3, #2
   1f730:	eor	r6, r6, r3, ror #13
   1f734:	eor	r6, r6, r3, ror #22
   1f738:	add	r0, r6, r5
   1f73c:	ror	r6, r4, #6
   1f740:	eor	r5, r1, r7
   1f744:	str	r0, [sp, #16]
   1f748:	ldr	r0, [sp, #28]
   1f74c:	eor	r6, r6, r4, ror #11
   1f750:	and	r5, r4, r5
   1f754:	eor	r2, r5, r7
   1f758:	eor	lr, r6, r4, ror #25
   1f75c:	ror	r6, r0, #19
   1f760:	eor	r6, r6, r0, lsr #10
   1f764:	eor	r6, r6, r0, ror #17
   1f768:	ldr	r0, [sp, #56]	; 0x38
   1f76c:	ror	r5, r0, #18
   1f770:	eor	r5, r5, r0, lsr #3
   1f774:	eor	r5, r5, r0, ror #7
   1f778:	ldr	r0, [sp, #20]
   1f77c:	add	r5, r5, r0
   1f780:	ldr	r0, [sp, #64]	; 0x40
   1f784:	add	r5, r5, r0
   1f788:	add	r0, r5, r6
   1f78c:	str	r0, [sp, #20]
   1f790:	add	r0, r0, ip
   1f794:	add	r0, r0, r2
   1f798:	movw	r2, #28156	; 0x6dfc
   1f79c:	movt	r2, #19756	; 0x4d2c
   1f7a0:	add	r0, r0, lr
   1f7a4:	add	r0, r0, r2
   1f7a8:	ldr	r2, [sp, #16]
   1f7ac:	add	ip, r0, sl
   1f7b0:	add	lr, r2, r0
   1f7b4:	ldr	r2, [sp, #24]
   1f7b8:	orr	r5, lr, r3
   1f7bc:	and	r6, lr, r3
   1f7c0:	and	r5, r5, r8
   1f7c4:	orr	r5, r5, r6
   1f7c8:	ror	r6, lr, #2
   1f7cc:	eor	r6, r6, lr, ror #13
   1f7d0:	eor	r6, r6, lr, ror #22
   1f7d4:	add	r8, r6, r5
   1f7d8:	ror	r6, ip, #6
   1f7dc:	eor	r5, r4, r1
   1f7e0:	eor	r6, r6, ip, ror #11
   1f7e4:	and	r5, ip, r5
   1f7e8:	eor	sl, r5, r1
   1f7ec:	eor	r0, r6, ip, ror #25
   1f7f0:	ror	r6, r2, #19
   1f7f4:	eor	r6, r6, r2, lsr #10
   1f7f8:	eor	r6, r6, r2, ror #17
   1f7fc:	ldr	r2, [sp, #52]	; 0x34
   1f800:	ror	r5, r2, #18
   1f804:	eor	r5, r5, r2, lsr #3
   1f808:	eor	r5, r5, r2, ror #7
   1f80c:	ldr	r2, [sp, #56]	; 0x38
   1f810:	add	r5, r5, r2
   1f814:	ldr	r2, [sp, #68]	; 0x44
   1f818:	add	r5, r5, r2
   1f81c:	add	r2, r5, r6
   1f820:	add	r5, r2, r7
   1f824:	str	r2, [sp, #56]	; 0x38
   1f828:	movw	r2, #3347	; 0xd13
   1f82c:	add	r5, r5, sl
   1f830:	movt	r2, #21304	; 0x5338
   1f834:	add	r5, r5, r0
   1f838:	ldr	r0, [sp, #20]
   1f83c:	add	r5, r5, r2
   1f840:	add	r7, r8, r5
   1f844:	orr	r6, r7, lr
   1f848:	and	r2, r7, lr
   1f84c:	and	r6, r6, r3
   1f850:	orr	r2, r6, r2
   1f854:	ror	r6, r7, #2
   1f858:	eor	r6, r6, r7, ror #13
   1f85c:	eor	r6, r6, r7, ror #22
   1f860:	add	r8, r6, r2
   1f864:	add	r2, r5, r9
   1f868:	eor	r6, ip, r4
   1f86c:	ror	r5, r2, #6
   1f870:	and	r6, r2, r6
   1f874:	eor	r5, r5, r2, ror #11
   1f878:	eor	sl, r6, r4
   1f87c:	eor	r9, r5, r2, ror #25
   1f880:	ror	r5, r0, #19
   1f884:	eor	r5, r5, r0, lsr #10
   1f888:	eor	r0, r5, r0, ror #17
   1f88c:	ldr	r5, [sp, #48]	; 0x30
   1f890:	ror	r6, r5, #18
   1f894:	eor	r6, r6, r5, lsr #3
   1f898:	eor	r6, r6, r5, ror #7
   1f89c:	ldr	r5, [sp, #52]	; 0x34
   1f8a0:	add	r6, r6, r5
   1f8a4:	ldr	r5, [sp, #72]	; 0x48
   1f8a8:	add	r6, r6, r5
   1f8ac:	movw	r5, #29524	; 0x7354
   1f8b0:	add	r0, r6, r0
   1f8b4:	movt	r5, #25866	; 0x650a
   1f8b8:	add	r1, r0, r1
   1f8bc:	str	r0, [sp, #16]
   1f8c0:	add	r1, r1, sl
   1f8c4:	add	r1, r1, r9
   1f8c8:	add	r1, r1, r5
   1f8cc:	add	sl, r8, r1
   1f8d0:	orr	r5, sl, r7
   1f8d4:	and	r6, sl, r7
   1f8d8:	and	r5, r5, lr
   1f8dc:	orr	r5, r5, r6
   1f8e0:	ror	r6, sl, #2
   1f8e4:	eor	r6, r6, sl, ror #13
   1f8e8:	eor	r6, r6, sl, ror #22
   1f8ec:	add	r0, r6, r5
   1f8f0:	eor	r5, r2, ip
   1f8f4:	str	r0, [sp, #52]	; 0x34
   1f8f8:	ldr	r0, [sp, #12]
   1f8fc:	add	r1, r1, r0
   1f900:	ldr	r0, [sp, #56]	; 0x38
   1f904:	ror	r6, r1, #6
   1f908:	and	r5, r1, r5
   1f90c:	eor	r6, r6, r1, ror #11
   1f910:	eor	r9, r5, ip
   1f914:	eor	r8, r6, r1, ror #25
   1f918:	ror	r6, r0, #19
   1f91c:	eor	r6, r6, r0, lsr #10
   1f920:	eor	r6, r6, r0, ror #17
   1f924:	ldr	r0, [sp, #44]	; 0x2c
   1f928:	ror	r5, r0, #18
   1f92c:	eor	r5, r5, r0, lsr #3
   1f930:	eor	r5, r5, r0, ror #7
   1f934:	ldr	r0, [sp, #48]	; 0x30
   1f938:	add	r5, r5, r0
   1f93c:	ldr	r0, [sp, #76]	; 0x4c
   1f940:	add	r5, r5, r0
   1f944:	add	r0, r5, r6
   1f948:	movw	r5, #2747	; 0xabb
   1f94c:	add	r4, r0, r4
   1f950:	str	r0, [sp, #48]	; 0x30
   1f954:	ldr	r0, [sp, #52]	; 0x34
   1f958:	movt	r5, #30314	; 0x766a
   1f95c:	add	r4, r4, r9
   1f960:	add	r6, r4, r8
   1f964:	add	r4, r6, r5
   1f968:	add	r9, r0, r4
   1f96c:	add	r4, r4, r3
   1f970:	orr	r5, r9, sl
   1f974:	and	r6, r9, sl
   1f978:	ror	r3, r4, #6
   1f97c:	and	r5, r5, r7
   1f980:	eor	r3, r3, r4, ror #11
   1f984:	orr	r5, r5, r6
   1f988:	ror	r6, r9, #2
   1f98c:	eor	r6, r6, r9, ror #13
   1f990:	eor	r8, r3, r4, ror #25
   1f994:	eor	r6, r6, r9, ror #22
   1f998:	add	r0, r6, r5
   1f99c:	eor	r6, r1, r2
   1f9a0:	str	r0, [sp, #52]	; 0x34
   1f9a4:	ldr	r0, [sp, #16]
   1f9a8:	and	r6, r4, r6
   1f9ac:	eor	r6, r6, r2
   1f9b0:	ror	r5, r0, #19
   1f9b4:	eor	r5, r5, r0, lsr #10
   1f9b8:	eor	r5, r5, r0, ror #17
   1f9bc:	ldr	r0, [sp, #40]	; 0x28
   1f9c0:	ror	r3, r0, #18
   1f9c4:	eor	r3, r3, r0, lsr #3
   1f9c8:	eor	r3, r3, r0, ror #7
   1f9cc:	ldr	r0, [sp, #44]	; 0x2c
   1f9d0:	add	r3, r3, r0
   1f9d4:	ldr	r0, [sp, #80]	; 0x50
   1f9d8:	add	r3, r3, r0
   1f9dc:	add	r0, r3, r5
   1f9e0:	movw	r3, #51502	; 0xc92e
   1f9e4:	str	r0, [sp, #44]	; 0x2c
   1f9e8:	add	r0, r0, ip
   1f9ec:	movt	r3, #33218	; 0x81c2
   1f9f0:	add	r0, r0, r6
   1f9f4:	add	r0, r0, r8
   1f9f8:	add	r0, r0, r3
   1f9fc:	ldr	r3, [sp, #52]	; 0x34
   1fa00:	add	r3, r3, r0
   1fa04:	orr	r5, r3, r9
   1fa08:	and	r6, r3, r9
   1fa0c:	str	r3, [sp, #12]
   1fa10:	and	r5, r5, sl
   1fa14:	orr	r5, r5, r6
   1fa18:	ror	r6, r3, #2
   1fa1c:	eor	r6, r6, r3, ror #13
   1fa20:	eor	r6, r6, r3, ror #22
   1fa24:	add	r3, r0, lr
   1fa28:	ldr	r0, [sp, #48]	; 0x30
   1fa2c:	add	r8, r6, r5
   1fa30:	ror	r6, r3, #6
   1fa34:	eor	r5, r4, r1
   1fa38:	eor	r6, r6, r3, ror #11
   1fa3c:	and	r5, r3, r5
   1fa40:	eor	ip, r5, r1
   1fa44:	eor	lr, r6, r3, ror #25
   1fa48:	ror	r6, r0, #19
   1fa4c:	eor	r6, r6, r0, lsr #10
   1fa50:	eor	r6, r6, r0, ror #17
   1fa54:	ldr	r0, [sp, #36]	; 0x24
   1fa58:	ror	r5, r0, #18
   1fa5c:	eor	r5, r5, r0, lsr #3
   1fa60:	eor	r5, r5, r0, ror #7
   1fa64:	ldr	r0, [sp, #40]	; 0x28
   1fa68:	add	r5, r5, r0
   1fa6c:	ldr	r0, [sp, #28]
   1fa70:	add	r5, r5, r0
   1fa74:	add	r0, r5, r6
   1fa78:	movw	r6, #11397	; 0x2c85
   1fa7c:	add	r2, r0, r2
   1fa80:	movt	r6, #37490	; 0x9272
   1fa84:	str	r0, [sp, #40]	; 0x28
   1fa88:	add	r2, r2, ip
   1fa8c:	ldr	ip, [sp, #12]
   1fa90:	add	r2, r2, lr
   1fa94:	add	r2, r2, r6
   1fa98:	add	lr, r8, r2
   1fa9c:	add	r7, r2, r7
   1faa0:	orr	r5, lr, ip
   1faa4:	and	r6, lr, ip
   1faa8:	ror	r2, r7, #6
   1faac:	and	r5, r5, r9
   1fab0:	eor	r2, r2, r7, ror #11
   1fab4:	orr	r5, r5, r6
   1fab8:	ror	r6, lr, #2
   1fabc:	eor	r6, r6, lr, ror #13
   1fac0:	eor	r8, r2, r7, ror #25
   1fac4:	eor	r6, r6, lr, ror #22
   1fac8:	add	r0, r6, r5
   1facc:	eor	r6, r3, r4
   1fad0:	str	r0, [sp, #52]	; 0x34
   1fad4:	ldr	r0, [sp, #44]	; 0x2c
   1fad8:	and	r6, r7, r6
   1fadc:	eor	r6, r6, r4
   1fae0:	ror	r5, r0, #19
   1fae4:	eor	r5, r5, r0, lsr #10
   1fae8:	eor	r5, r5, r0, ror #17
   1faec:	ldr	r0, [sp, #60]	; 0x3c
   1faf0:	ror	r2, r0, #18
   1faf4:	eor	r2, r2, r0, lsr #3
   1faf8:	eor	r2, r2, r0, ror #7
   1fafc:	ldr	r0, [sp, #36]	; 0x24
   1fb00:	add	r2, r2, r0
   1fb04:	ldr	r0, [sp, #24]
   1fb08:	add	r2, r2, r0
   1fb0c:	add	r0, r2, r5
   1fb10:	movw	r2, #59553	; 0xe8a1
   1fb14:	add	r1, r0, r1
   1fb18:	str	r0, [sp, #36]	; 0x24
   1fb1c:	ldr	r0, [sp, #52]	; 0x34
   1fb20:	movt	r2, #41663	; 0xa2bf
   1fb24:	add	r1, r1, r6
   1fb28:	add	r1, r1, r8
   1fb2c:	add	r2, r1, r2
   1fb30:	add	r8, r0, r2
   1fb34:	add	r2, r2, sl
   1fb38:	ldr	r0, [sp, #40]	; 0x28
   1fb3c:	orr	r5, r8, lr
   1fb40:	and	r6, r8, lr
   1fb44:	and	r5, r5, ip
   1fb48:	orr	r5, r5, r6
   1fb4c:	ror	r6, r8, #2
   1fb50:	eor	r6, r6, r8, ror #13
   1fb54:	eor	r6, r6, r8, ror #22
   1fb58:	add	ip, r6, r5
   1fb5c:	ror	r6, r2, #6
   1fb60:	eor	r5, r7, r3
   1fb64:	eor	r6, r6, r2, ror #11
   1fb68:	and	r5, r2, r5
   1fb6c:	eor	sl, r5, r3
   1fb70:	eor	r1, r6, r2, ror #25
   1fb74:	ror	r6, r0, #19
   1fb78:	eor	r6, r6, r0, lsr #10
   1fb7c:	eor	r6, r6, r0, ror #17
   1fb80:	ldr	r0, [sp, #32]
   1fb84:	ror	r5, r0, #18
   1fb88:	eor	r5, r5, r0, lsr #3
   1fb8c:	eor	r5, r5, r0, ror #7
   1fb90:	ldr	r0, [sp, #60]	; 0x3c
   1fb94:	add	r5, r5, r0
   1fb98:	ldr	r0, [sp, #20]
   1fb9c:	add	r5, r5, r0
   1fba0:	add	r0, r5, r6
   1fba4:	movw	r5, #26187	; 0x664b
   1fba8:	add	r4, r0, r4
   1fbac:	movt	r5, #43034	; 0xa81a
   1fbb0:	str	r0, [sp, #60]	; 0x3c
   1fbb4:	ldr	r0, [sp, #36]	; 0x24
   1fbb8:	add	r4, r4, sl
   1fbbc:	add	r4, r4, r1
   1fbc0:	add	r4, r4, r5
   1fbc4:	add	sl, ip, r4
   1fbc8:	add	r4, r4, r9
   1fbcc:	orr	r5, sl, r8
   1fbd0:	and	r6, sl, r8
   1fbd4:	and	r5, r5, lr
   1fbd8:	orr	r5, r5, r6
   1fbdc:	ror	r6, sl, #2
   1fbe0:	eor	r6, r6, sl, ror #13
   1fbe4:	eor	r6, r6, sl, ror #22
   1fbe8:	add	r1, r6, r5
   1fbec:	ror	r6, r4, #6
   1fbf0:	eor	r5, r2, r7
   1fbf4:	eor	r6, r6, r4, ror #11
   1fbf8:	and	r5, r4, r5
   1fbfc:	eor	r9, r5, r7
   1fc00:	eor	ip, r6, r4, ror #25
   1fc04:	ror	r6, r0, #19
   1fc08:	eor	r6, r6, r0, lsr #10
   1fc0c:	eor	r6, r6, r0, ror #17
   1fc10:	ldr	r0, [sp, #64]	; 0x40
   1fc14:	ror	r5, r0, #18
   1fc18:	eor	r5, r5, r0, lsr #3
   1fc1c:	eor	r5, r5, r0, ror #7
   1fc20:	ldr	r0, [sp, #32]
   1fc24:	add	r5, r5, r0
   1fc28:	ldr	r0, [sp, #56]	; 0x38
   1fc2c:	add	r5, r5, r0
   1fc30:	add	r0, r5, r6
   1fc34:	movw	r6, #35696	; 0x8b70
   1fc38:	str	r0, [sp, #52]	; 0x34
   1fc3c:	add	r0, r0, r3
   1fc40:	movt	r6, #49739	; 0xc24b
   1fc44:	ldr	r3, [sp, #12]
   1fc48:	add	r0, r0, r9
   1fc4c:	add	r0, r0, ip
   1fc50:	add	r0, r0, r6
   1fc54:	add	r1, r1, r0
   1fc58:	add	ip, r0, r3
   1fc5c:	ldr	r0, [sp, #60]	; 0x3c
   1fc60:	orr	r5, r1, sl
   1fc64:	and	r6, r1, sl
   1fc68:	str	r1, [sp, #32]
   1fc6c:	ror	r3, ip, #6
   1fc70:	and	r5, r5, r8
   1fc74:	eor	r3, r3, ip, ror #11
   1fc78:	orr	r5, r5, r6
   1fc7c:	ror	r6, r1, #2
   1fc80:	eor	r6, r6, r1, ror #13
   1fc84:	eor	r9, r3, ip, ror #25
   1fc88:	eor	r6, r6, r1, ror #22
   1fc8c:	add	r1, r6, r5
   1fc90:	ror	r5, r0, #19
   1fc94:	eor	r6, r4, r2
   1fc98:	eor	r5, r5, r0, lsr #10
   1fc9c:	and	r6, ip, r6
   1fca0:	eor	r6, r6, r2
   1fca4:	eor	r5, r5, r0, ror #17
   1fca8:	ldr	r0, [sp, #68]	; 0x44
   1fcac:	ror	r3, r0, #18
   1fcb0:	eor	r3, r3, r0, lsr #3
   1fcb4:	eor	r3, r3, r0, ror #7
   1fcb8:	ldr	r0, [sp, #64]	; 0x40
   1fcbc:	add	r3, r3, r0
   1fcc0:	ldr	r0, [sp, #16]
   1fcc4:	add	r3, r3, r0
   1fcc8:	add	r0, r3, r5
   1fccc:	movw	r5, #20899	; 0x51a3
   1fcd0:	add	r3, r0, r7
   1fcd4:	movt	r5, #51052	; 0xc76c
   1fcd8:	str	r0, [sp, #64]	; 0x40
   1fcdc:	add	r3, r3, r6
   1fce0:	add	r3, r3, r9
   1fce4:	add	r5, r3, r5
   1fce8:	add	r9, r1, r5
   1fcec:	ldr	r1, [sp, #32]
   1fcf0:	orr	r6, r9, r1
   1fcf4:	and	r7, r9, r1
   1fcf8:	and	r6, r6, sl
   1fcfc:	orr	r6, r6, r7
   1fd00:	ror	r7, r9, #2
   1fd04:	eor	r7, r7, r9, ror #13
   1fd08:	eor	r7, r7, r9, ror #22
   1fd0c:	add	r0, r7, r6
   1fd10:	add	r7, r5, lr
   1fd14:	eor	r6, ip, r4
   1fd18:	str	r0, [sp, #12]
   1fd1c:	ldr	r0, [sp, #52]	; 0x34
   1fd20:	ror	r5, r7, #6
   1fd24:	and	r6, r7, r6
   1fd28:	eor	r5, r5, r7, ror #11
   1fd2c:	eor	r3, r6, r4
   1fd30:	eor	lr, r5, r7, ror #25
   1fd34:	ror	r5, r0, #19
   1fd38:	eor	r5, r5, r0, lsr #10
   1fd3c:	eor	r5, r5, r0, ror #17
   1fd40:	ldr	r0, [sp, #72]	; 0x48
   1fd44:	ror	r6, r0, #18
   1fd48:	eor	r6, r6, r0, lsr #3
   1fd4c:	eor	r6, r6, r0, ror #7
   1fd50:	ldr	r0, [sp, #68]	; 0x44
   1fd54:	add	r6, r6, r0
   1fd58:	ldr	r0, [sp, #48]	; 0x30
   1fd5c:	add	r6, r6, r0
   1fd60:	add	r0, r6, r5
   1fd64:	add	r2, r0, r2
   1fd68:	str	r0, [sp, #68]	; 0x44
   1fd6c:	ldr	r0, [sp, #12]
   1fd70:	add	r2, r2, r3
   1fd74:	movw	r3, #59417	; 0xe819
   1fd78:	movt	r3, #53650	; 0xd192
   1fd7c:	add	r2, r2, lr
   1fd80:	add	r2, r2, r3
   1fd84:	add	r6, r0, r2
   1fd88:	ldr	r0, [sp, #64]	; 0x40
   1fd8c:	orr	r5, r6, r9
   1fd90:	and	r5, r5, r1
   1fd94:	and	r1, r6, r9
   1fd98:	orr	r1, r5, r1
   1fd9c:	ror	r5, r6, #2
   1fda0:	eor	r5, r5, r6, ror #13
   1fda4:	eor	r5, r5, r6, ror #22
   1fda8:	add	lr, r5, r1
   1fdac:	add	r1, r2, r8
   1fdb0:	eor	r5, r7, ip
   1fdb4:	ror	r2, r1, #6
   1fdb8:	and	r5, r1, r5
   1fdbc:	eor	r2, r2, r1, ror #11
   1fdc0:	eor	r3, r5, ip
   1fdc4:	eor	r8, r2, r1, ror #25
   1fdc8:	ror	r2, r0, #19
   1fdcc:	eor	r2, r2, r0, lsr #10
   1fdd0:	eor	r2, r2, r0, ror #17
   1fdd4:	ldr	r0, [sp, #76]	; 0x4c
   1fdd8:	ror	r5, r0, #18
   1fddc:	eor	r5, r5, r0, lsr #3
   1fde0:	eor	r5, r5, r0, ror #7
   1fde4:	ldr	r0, [sp, #72]	; 0x48
   1fde8:	add	r5, r5, r0
   1fdec:	ldr	r0, [sp, #44]	; 0x2c
   1fdf0:	add	r5, r5, r0
   1fdf4:	add	r0, r5, r2
   1fdf8:	add	r2, r0, r4
   1fdfc:	str	r0, [sp, #72]	; 0x48
   1fe00:	ldr	r0, [sp, #68]	; 0x44
   1fe04:	add	r2, r2, r3
   1fe08:	movw	r3, #1572	; 0x624
   1fe0c:	movt	r3, #54937	; 0xd699
   1fe10:	add	r2, r2, r8
   1fe14:	add	r2, r2, r3
   1fe18:	add	r4, lr, r2
   1fe1c:	add	r2, r2, sl
   1fe20:	orr	r5, r4, r6
   1fe24:	and	r3, r4, r6
   1fe28:	and	r5, r5, r9
   1fe2c:	orr	r3, r5, r3
   1fe30:	ror	r5, r4, #2
   1fe34:	eor	r5, r5, r4, ror #13
   1fe38:	eor	r5, r5, r4, ror #22
   1fe3c:	add	lr, r5, r3
   1fe40:	ror	r5, r2, #6
   1fe44:	eor	r3, r1, r7
   1fe48:	eor	r5, r5, r2, ror #11
   1fe4c:	and	r3, r2, r3
   1fe50:	eor	sl, r3, r7
   1fe54:	eor	r8, r5, r2, ror #25
   1fe58:	ror	r5, r0, #19
   1fe5c:	eor	r5, r5, r0, lsr #10
   1fe60:	eor	r5, r5, r0, ror #17
   1fe64:	ldr	r0, [sp, #80]	; 0x50
   1fe68:	ror	r3, r0, #18
   1fe6c:	eor	r3, r3, r0, lsr #3
   1fe70:	eor	r3, r3, r0, ror #7
   1fe74:	ldr	r0, [sp, #76]	; 0x4c
   1fe78:	add	r3, r3, r0
   1fe7c:	ldr	r0, [sp, #40]	; 0x28
   1fe80:	add	r3, r3, r0
   1fe84:	add	r0, r3, r5
   1fe88:	movw	r3, #13701	; 0x3585
   1fe8c:	str	r0, [sp, #76]	; 0x4c
   1fe90:	add	r0, r0, ip
   1fe94:	movt	r3, #62478	; 0xf40e
   1fe98:	add	r0, r0, sl
   1fe9c:	add	r0, r0, r8
   1fea0:	add	r0, r0, r3
   1fea4:	add	r8, lr, r0
   1fea8:	orr	r3, r8, r4
   1feac:	and	r5, r8, r4
   1feb0:	and	r3, r3, r6
   1feb4:	orr	r3, r3, r5
   1feb8:	ror	r5, r8, #2
   1febc:	eor	r5, r5, r8, ror #13
   1fec0:	eor	r5, r5, r8, ror #22
   1fec4:	add	r3, r5, r3
   1fec8:	str	r3, [sp, #12]
   1fecc:	ldr	r3, [sp, #32]
   1fed0:	add	ip, r0, r3
   1fed4:	ldr	r0, [sp, #72]	; 0x48
   1fed8:	eor	r3, r2, r1
   1fedc:	ror	r5, ip, #6
   1fee0:	and	r3, ip, r3
   1fee4:	eor	r5, r5, ip, ror #11
   1fee8:	eor	sl, r3, r1
   1feec:	eor	lr, r5, ip, ror #25
   1fef0:	ror	r5, r0, #19
   1fef4:	eor	r5, r5, r0, lsr #10
   1fef8:	eor	r5, r5, r0, ror #17
   1fefc:	ldr	r0, [sp, #28]
   1ff00:	ror	r3, r0, #18
   1ff04:	eor	r3, r3, r0, lsr #3
   1ff08:	eor	r3, r3, r0, ror #7
   1ff0c:	ldr	r0, [sp, #80]	; 0x50
   1ff10:	add	r3, r3, r0
   1ff14:	ldr	r0, [sp, #36]	; 0x24
   1ff18:	add	r3, r3, r0
   1ff1c:	add	r0, r3, r5
   1ff20:	add	r3, r0, r7
   1ff24:	movw	r7, #41072	; 0xa070
   1ff28:	str	r0, [sp, #80]	; 0x50
   1ff2c:	ldr	r0, [sp, #12]
   1ff30:	add	r3, r3, sl
   1ff34:	movt	r7, #4202	; 0x106a
   1ff38:	add	r3, r3, lr
   1ff3c:	add	r3, r3, r7
   1ff40:	add	lr, r0, r3
   1ff44:	add	r3, r3, r9
   1ff48:	orr	r7, lr, r8
   1ff4c:	and	r5, lr, r8
   1ff50:	and	r7, r7, r4
   1ff54:	orr	r7, r7, r5
   1ff58:	ror	r5, lr, #2
   1ff5c:	eor	r5, r5, lr, ror #13
   1ff60:	eor	r5, r5, lr, ror #22
   1ff64:	add	r0, r5, r7
   1ff68:	ror	r5, r3, #6
   1ff6c:	eor	r7, ip, r2
   1ff70:	str	r0, [sp, #12]
   1ff74:	ldr	r0, [sp, #76]	; 0x4c
   1ff78:	eor	r5, r5, r3, ror #11
   1ff7c:	and	r7, r3, r7
   1ff80:	eor	sl, r7, r2
   1ff84:	eor	r9, r5, r3, ror #25
   1ff88:	ror	r5, r0, #19
   1ff8c:	eor	r5, r5, r0, lsr #10
   1ff90:	eor	r5, r5, r0, ror #17
   1ff94:	ldr	r0, [sp, #24]
   1ff98:	ror	r7, r0, #18
   1ff9c:	eor	r7, r7, r0, lsr #3
   1ffa0:	eor	r7, r7, r0, ror #7
   1ffa4:	ldr	r0, [sp, #28]
   1ffa8:	add	r7, r7, r0
   1ffac:	ldr	r0, [sp, #60]	; 0x3c
   1ffb0:	add	r7, r7, r0
   1ffb4:	add	r0, r7, r5
   1ffb8:	movw	r5, #49430	; 0xc116
   1ffbc:	add	r1, r0, r1
   1ffc0:	str	r0, [sp, #32]
   1ffc4:	ldr	r0, [sp, #12]
   1ffc8:	movt	r5, #6564	; 0x19a4
   1ffcc:	add	r1, r1, sl
   1ffd0:	add	r1, r1, r9
   1ffd4:	add	r1, r1, r5
   1ffd8:	add	sl, r0, r1
   1ffdc:	add	r1, r1, r6
   1ffe0:	orr	r7, sl, lr
   1ffe4:	and	r5, sl, lr
   1ffe8:	ror	r6, r1, #6
   1ffec:	and	r7, r7, r8
   1fff0:	eor	r6, r6, r1, ror #11
   1fff4:	orr	r7, r7, r5
   1fff8:	ror	r5, sl, #2
   1fffc:	eor	r5, r5, sl, ror #13
   20000:	eor	r9, r6, r1, ror #25
   20004:	eor	r5, r5, sl, ror #22
   20008:	add	r0, r5, r7
   2000c:	eor	r5, r3, ip
   20010:	str	r0, [sp, #28]
   20014:	ldr	r0, [sp, #80]	; 0x50
   20018:	and	r5, r1, r5
   2001c:	eor	r5, r5, ip
   20020:	ror	r7, r0, #19
   20024:	eor	r7, r7, r0, lsr #10
   20028:	eor	r7, r7, r0, ror #17
   2002c:	ldr	r0, [sp, #20]
   20030:	ror	r6, r0, #18
   20034:	eor	r6, r6, r0, lsr #3
   20038:	eor	r6, r6, r0, ror #7
   2003c:	ldr	r0, [sp, #24]
   20040:	add	r6, r6, r0
   20044:	ldr	r0, [sp, #52]	; 0x34
   20048:	add	r6, r6, r0
   2004c:	add	r0, r6, r7
   20050:	add	r2, r0, r2
   20054:	str	r0, [sp, #24]
   20058:	ldr	r0, [sp, #28]
   2005c:	add	r2, r2, r5
   20060:	movw	r5, #27656	; 0x6c08
   20064:	movt	r5, #7735	; 0x1e37
   20068:	add	r2, r2, r9
   2006c:	add	r2, r2, r5
   20070:	add	r0, r0, r2
   20074:	add	r2, r2, r4
   20078:	orr	r5, r0, sl
   2007c:	and	r6, r0, sl
   20080:	str	r0, [sp, #28]
   20084:	ror	r4, r2, #6
   20088:	and	r5, r5, lr
   2008c:	eor	r4, r4, r2, ror #11
   20090:	orr	r5, r5, r6
   20094:	ror	r6, r0, #2
   20098:	eor	r6, r6, r0, ror #13
   2009c:	eor	r4, r4, r2, ror #25
   200a0:	eor	r6, r6, r0, ror #22
   200a4:	ldr	r0, [sp, #32]
   200a8:	add	r9, r6, r5
   200ac:	eor	r5, r1, r3
   200b0:	and	r5, r2, r5
   200b4:	eor	r7, r5, r3
   200b8:	ror	r5, r0, #19
   200bc:	eor	r5, r5, r0, lsr #10
   200c0:	eor	r5, r5, r0, ror #17
   200c4:	ldr	r0, [sp, #56]	; 0x38
   200c8:	ror	r6, r0, #18
   200cc:	eor	r6, r6, r0, lsr #3
   200d0:	eor	r6, r6, r0, ror #7
   200d4:	ldr	r0, [sp, #20]
   200d8:	add	r6, r6, r0
   200dc:	ldr	r0, [sp, #64]	; 0x40
   200e0:	add	r6, r6, r0
   200e4:	add	r0, r6, r5
   200e8:	eor	r5, r2, r1
   200ec:	str	r0, [sp, #8]
   200f0:	add	r0, r0, ip
   200f4:	add	r0, r0, r7
   200f8:	ldr	r7, [sp, #28]
   200fc:	add	r0, r0, r4
   20100:	movw	r4, #30540	; 0x774c
   20104:	movt	r4, #10056	; 0x2748
   20108:	add	r0, r0, r4
   2010c:	add	r4, r9, r0
   20110:	add	ip, r0, r8
   20114:	orr	r6, r4, r7
   20118:	and	r7, r4, r7
   2011c:	and	r5, ip, r5
   20120:	and	r6, r6, sl
   20124:	eor	r0, r5, r1
   20128:	ldr	r5, [sp, #24]
   2012c:	orr	r6, r6, r7
   20130:	ror	r7, r4, #2
   20134:	eor	r7, r7, r4, ror #13
   20138:	eor	r7, r7, r4, ror #22
   2013c:	add	r9, r7, r6
   20140:	ror	r6, r5, #19
   20144:	ror	r7, ip, #6
   20148:	eor	r6, r6, r5, lsr #10
   2014c:	eor	r7, r7, ip, ror #11
   20150:	eor	r6, r6, r5, ror #17
   20154:	ldr	r5, [sp, #16]
   20158:	eor	r8, r7, ip, ror #25
   2015c:	ror	r7, r5, #18
   20160:	eor	r7, r7, r5, lsr #3
   20164:	eor	r7, r7, r5, ror #7
   20168:	ldr	r5, [sp, #56]	; 0x38
   2016c:	add	r7, r7, r5
   20170:	ldr	r5, [sp, #68]	; 0x44
   20174:	add	r7, r7, r5
   20178:	add	r5, r7, r6
   2017c:	add	r3, r5, r3
   20180:	str	r5, [sp, #12]
   20184:	movw	r5, #48309	; 0xbcb5
   20188:	add	r3, r3, r0
   2018c:	movt	r5, #13488	; 0x34b0
   20190:	ldr	r0, [sp, #28]
   20194:	add	r3, r3, r8
   20198:	add	r3, r3, r5
   2019c:	add	r9, r9, r3
   201a0:	add	r3, r3, lr
   201a4:	orr	r5, r9, r4
   201a8:	and	r6, r9, r4
   201ac:	ror	r7, r3, #6
   201b0:	and	r5, r5, r0
   201b4:	eor	r7, r7, r3, ror #11
   201b8:	orr	r5, r5, r6
   201bc:	ror	r6, r9, #2
   201c0:	eor	r6, r6, r9, ror #13
   201c4:	eor	lr, r7, r3, ror #25
   201c8:	eor	r6, r6, r9, ror #22
   201cc:	add	r8, r6, r5
   201d0:	eor	r6, ip, r2
   201d4:	and	r6, r3, r6
   201d8:	eor	r0, r6, r2
   201dc:	ldr	r6, [sp, #8]
   201e0:	ror	r5, r6, #19
   201e4:	eor	r5, r5, r6, lsr #10
   201e8:	eor	r5, r5, r6, ror #17
   201ec:	ldr	r6, [sp, #48]	; 0x30
   201f0:	ror	r7, r6, #18
   201f4:	eor	r7, r7, r6, lsr #3
   201f8:	eor	r7, r7, r6, ror #7
   201fc:	ldr	r6, [sp, #16]
   20200:	add	r7, r7, r6
   20204:	ldr	r6, [sp, #72]	; 0x48
   20208:	add	r7, r7, r6
   2020c:	add	r5, r7, r5
   20210:	movw	r7, #3251	; 0xcb3
   20214:	add	r1, r5, r1
   20218:	movt	r7, #14620	; 0x391c
   2021c:	str	r5, [sp, #16]
   20220:	add	r1, r1, r0
   20224:	add	r1, r1, lr
   20228:	add	r1, r1, r7
   2022c:	eor	r7, r3, ip
   20230:	add	r8, r8, r1
   20234:	orr	r5, r8, r9
   20238:	and	r6, r8, r9
   2023c:	and	r5, r5, r4
   20240:	orr	r5, r5, r6
   20244:	ror	r6, r8, #2
   20248:	eor	r6, r6, r8, ror #13
   2024c:	eor	r6, r6, r8, ror #22
   20250:	add	r0, r6, r5
   20254:	add	r6, r1, sl
   20258:	ror	r1, r6, #6
   2025c:	and	r7, r6, r7
   20260:	eor	r1, r1, r6, ror #11
   20264:	eor	lr, r7, ip
   20268:	ldr	r7, [sp, #44]	; 0x2c
   2026c:	eor	sl, r1, r6, ror #25
   20270:	ldr	r1, [sp, #12]
   20274:	ror	r5, r1, #19
   20278:	eor	r5, r5, r1, lsr #10
   2027c:	eor	r5, r5, r1, ror #17
   20280:	ror	r1, r7, #18
   20284:	eor	r1, r1, r7, lsr #3
   20288:	eor	r1, r1, r7, ror #7
   2028c:	ldr	r7, [sp, #48]	; 0x30
   20290:	add	r1, r1, r7
   20294:	ldr	r7, [sp, #76]	; 0x4c
   20298:	add	r1, r1, r7
   2029c:	add	r1, r1, r5
   202a0:	str	r1, [sp, #20]
   202a4:	add	r1, r1, r2
   202a8:	movw	r2, #43594	; 0xaa4a
   202ac:	add	r1, r1, lr
   202b0:	movt	r2, #20184	; 0x4ed8
   202b4:	add	r1, r1, sl
   202b8:	add	r1, r1, r2
   202bc:	add	sl, r0, r1
   202c0:	orr	r2, sl, r8
   202c4:	and	r5, sl, r8
   202c8:	and	r2, r2, r9
   202cc:	orr	r2, r2, r5
   202d0:	ror	r5, sl, #2
   202d4:	eor	r5, r5, sl, ror #13
   202d8:	eor	r5, r5, sl, ror #22
   202dc:	add	r0, r5, r2
   202e0:	eor	r5, r6, r3
   202e4:	str	r0, [sp, #56]	; 0x38
   202e8:	ldr	r0, [sp, #28]
   202ec:	add	lr, r1, r0
   202f0:	ldr	r0, [sp, #16]
   202f4:	ror	r1, lr, #6
   202f8:	and	r5, lr, r5
   202fc:	eor	r1, r1, lr, ror #11
   20300:	eor	r5, r5, r3
   20304:	ror	r7, r0, #19
   20308:	eor	r1, r1, lr, ror #25
   2030c:	eor	r7, r7, r0, lsr #10
   20310:	eor	r7, r7, r0, ror #17
   20314:	ldr	r0, [sp, #40]	; 0x28
   20318:	ror	r2, r0, #18
   2031c:	eor	r2, r2, r0, lsr #3
   20320:	eor	r2, r2, r0, ror #7
   20324:	ldr	r0, [sp, #44]	; 0x2c
   20328:	add	r2, r2, r0
   2032c:	ldr	r0, [sp, #80]	; 0x50
   20330:	add	r2, r2, r0
   20334:	add	r0, r2, r7
   20338:	str	r0, [sp, #44]	; 0x2c
   2033c:	add	r0, r0, ip
   20340:	add	r0, r0, r5
   20344:	add	r0, r0, r1
   20348:	movw	r1, #51791	; 0xca4f
   2034c:	movt	r1, #23452	; 0x5b9c
   20350:	add	r0, r0, r1
   20354:	ldr	r1, [sp, #56]	; 0x38
   20358:	add	r7, r1, r0
   2035c:	orr	r1, r7, sl
   20360:	and	r2, r7, sl
   20364:	and	r1, r1, r8
   20368:	orr	r1, r1, r2
   2036c:	ror	r2, r7, #2
   20370:	eor	r2, r2, r7, ror #13
   20374:	eor	r2, r2, r7, ror #22
   20378:	add	r1, r2, r1
   2037c:	str	r1, [sp, #56]	; 0x38
   20380:	add	r1, r0, r4
   20384:	eor	r4, lr, r6
   20388:	ror	r0, r1, #6
   2038c:	and	r4, r1, r4
   20390:	eor	r0, r0, r1, ror #11
   20394:	eor	r4, r4, r6
   20398:	eor	ip, r0, r1, ror #25
   2039c:	ldr	r0, [sp, #20]
   203a0:	ror	r5, r0, #19
   203a4:	eor	r5, r5, r0, lsr #10
   203a8:	eor	r5, r5, r0, ror #17
   203ac:	ldr	r0, [sp, #36]	; 0x24
   203b0:	ror	r2, r0, #18
   203b4:	eor	r2, r2, r0, lsr #3
   203b8:	eor	r2, r2, r0, ror #7
   203bc:	ldr	r0, [sp, #40]	; 0x28
   203c0:	add	r2, r2, r0
   203c4:	ldr	r0, [sp, #32]
   203c8:	add	r2, r2, r0
   203cc:	add	r0, r2, r5
   203d0:	eor	r5, r1, lr
   203d4:	add	r2, r0, r3
   203d8:	str	r0, [sp, #48]	; 0x30
   203dc:	add	r2, r2, r4
   203e0:	ldr	r4, [sp, #60]	; 0x3c
   203e4:	add	r0, r2, ip
   203e8:	movw	r2, #28659	; 0x6ff3
   203ec:	movt	r2, #26670	; 0x682e
   203f0:	add	r0, r0, r2
   203f4:	ldr	r2, [sp, #56]	; 0x38
   203f8:	add	ip, r2, r0
   203fc:	orr	r2, ip, r7
   20400:	and	r3, ip, r7
   20404:	and	r2, r2, sl
   20408:	orr	r2, r2, r3
   2040c:	ror	r3, ip, #2
   20410:	eor	r3, r3, ip, ror #13
   20414:	eor	r3, r3, ip, ror #22
   20418:	add	r2, r3, r2
   2041c:	str	r2, [sp, #56]	; 0x38
   20420:	add	r2, r0, r9
   20424:	ror	r0, r2, #6
   20428:	and	r5, r2, r5
   2042c:	eor	r0, r0, r2, ror #11
   20430:	eor	r5, r5, lr
   20434:	eor	r9, r0, r2, ror #25
   20438:	ldr	r0, [sp, #44]	; 0x2c
   2043c:	ror	r3, r0, #19
   20440:	eor	r3, r3, r0, lsr #10
   20444:	eor	r3, r3, r0, ror #17
   20448:	ror	r0, r4, #18
   2044c:	eor	r0, r0, r4, lsr #3
   20450:	eor	r0, r0, r4, ror #7
   20454:	ldr	r4, [sp, #36]	; 0x24
   20458:	add	r0, r0, r4
   2045c:	ldr	r4, [sp, #24]
   20460:	add	r0, r0, r4
   20464:	add	r0, r0, r3
   20468:	movw	r3, #33518	; 0x82ee
   2046c:	str	r0, [sp, #40]	; 0x28
   20470:	add	r0, r0, r6
   20474:	movt	r3, #29839	; 0x748f
   20478:	add	r0, r0, r5
   2047c:	add	r0, r0, r9
   20480:	add	r0, r0, r3
   20484:	ldr	r3, [sp, #56]	; 0x38
   20488:	add	r4, r3, r0
   2048c:	orr	r3, r4, ip
   20490:	and	r5, r4, ip
   20494:	str	r4, [sp, #56]	; 0x38
   20498:	and	r3, r3, r7
   2049c:	orr	r3, r3, r5
   204a0:	ror	r5, r4, #2
   204a4:	eor	r5, r5, r4, ror #13
   204a8:	eor	r5, r5, r4, ror #22
   204ac:	add	r3, r5, r3
   204b0:	ldr	r5, [sp, #48]	; 0x30
   204b4:	str	r3, [sp, #36]	; 0x24
   204b8:	add	r3, r0, r8
   204bc:	ror	r0, r3, #6
   204c0:	eor	r0, r0, r3, ror #11
   204c4:	eor	r8, r0, r3, ror #25
   204c8:	eor	r0, r2, r1
   204cc:	and	r0, r3, r0
   204d0:	eor	r4, r0, r1
   204d4:	ror	r0, r5, #19
   204d8:	eor	r0, r0, r5, lsr #10
   204dc:	eor	r6, r0, r5, ror #17
   204e0:	ldr	r0, [sp, #52]	; 0x34
   204e4:	ror	r9, r0, #18
   204e8:	eor	r5, r9, r0, lsr #3
   204ec:	eor	r5, r5, r0, ror #7
   204f0:	ldr	r0, [sp, #60]	; 0x3c
   204f4:	add	r5, r5, r0
   204f8:	ldr	r0, [sp, #8]
   204fc:	add	r5, r5, r0
   20500:	str	r0, [sp, #96]	; 0x60
   20504:	add	r0, r5, r6
   20508:	movw	r6, #25455	; 0x636f
   2050c:	add	r5, r0, lr
   20510:	movt	r6, #30885	; 0x78a5
   20514:	add	r5, r5, r4
   20518:	ldr	r4, [sp, #36]	; 0x24
   2051c:	add	r5, r5, r8
   20520:	add	lr, r5, r6
   20524:	add	r5, r4, lr
   20528:	ldr	r4, [sp, #56]	; 0x38
   2052c:	add	lr, lr, sl
   20530:	str	r5, [sp, #36]	; 0x24
   20534:	orr	r6, r5, r4
   20538:	and	r4, r5, r4
   2053c:	and	r6, r6, ip
   20540:	orr	r6, r6, r4
   20544:	ror	r4, r5, #2
   20548:	eor	r4, r4, r5, ror #13
   2054c:	eor	r4, r4, r5, ror #22
   20550:	ror	r5, lr, #6
   20554:	eor	r5, r5, lr, ror #11
   20558:	add	r8, r4, r6
   2055c:	ldr	r4, [sp, #40]	; 0x28
   20560:	eor	sl, r5, lr, ror #25
   20564:	eor	r5, r3, r2
   20568:	and	r5, lr, r5
   2056c:	eor	r9, r5, r2
   20570:	ror	r5, r4, #19
   20574:	eor	r5, r5, r4, lsr #10
   20578:	eor	r5, r5, r4, ror #17
   2057c:	ldr	r4, [sp, #64]	; 0x40
   20580:	ror	r6, r4, #18
   20584:	eor	r6, r6, r4, lsr #3
   20588:	eor	r6, r6, r4, ror #7
   2058c:	ldr	r4, [sp, #52]	; 0x34
   20590:	add	r6, r6, r4
   20594:	ldr	r4, [sp, #12]
   20598:	add	r6, r6, r4
   2059c:	str	r4, [sp, #100]	; 0x64
   205a0:	movw	r4, #30740	; 0x7814
   205a4:	str	r0, [sp, #124]	; 0x7c
   205a8:	add	r5, r6, r5
   205ac:	movt	r4, #33992	; 0x84c8
   205b0:	ldr	r6, [sp, #56]	; 0x38
   205b4:	add	r1, r5, r1
   205b8:	add	r1, r1, r9
   205bc:	add	r1, r1, sl
   205c0:	ldr	sl, [sp, #36]	; 0x24
   205c4:	add	r9, r1, r4
   205c8:	add	r1, r8, r9
   205cc:	add	r9, r9, r7
   205d0:	eor	r7, lr, r3
   205d4:	str	r1, [sp, #60]	; 0x3c
   205d8:	and	r7, r9, r7
   205dc:	orr	r4, r1, sl
   205e0:	eor	r7, r7, r3
   205e4:	and	r4, r4, r6
   205e8:	and	r6, r1, sl
   205ec:	orr	r4, r4, r6
   205f0:	ror	r6, r1, #2
   205f4:	eor	r6, r6, r1, ror #13
   205f8:	eor	r6, r6, r1, ror #22
   205fc:	ldr	r1, [sp, #68]	; 0x44
   20600:	add	r8, r6, r4
   20604:	ror	r4, r0, #19
   20608:	ror	r6, r9, #6
   2060c:	eor	r4, r4, r0, lsr #10
   20610:	eor	r6, r6, r9, ror #11
   20614:	eor	r0, r4, r0, ror #17
   20618:	ror	r4, r1, #18
   2061c:	eor	r6, r6, r9, ror #25
   20620:	eor	r4, r4, r1, lsr #3
   20624:	eor	r4, r4, r1, ror #7
   20628:	ldr	r1, [sp, #64]	; 0x40
   2062c:	add	r4, r4, r1
   20630:	ldr	r1, [sp, #16]
   20634:	add	r4, r4, r1
   20638:	str	r1, [sp, #104]	; 0x68
   2063c:	movw	r1, #520	; 0x208
   20640:	str	r5, [sp, #128]	; 0x80
   20644:	add	r0, r4, r0
   20648:	movt	r1, #36039	; 0x8cc7
   2064c:	add	r2, r0, r2
   20650:	add	r2, r2, r7
   20654:	ldr	r7, [sp, #60]	; 0x3c
   20658:	add	r2, r2, r6
   2065c:	add	r2, r2, r1
   20660:	add	r1, r8, r2
   20664:	orr	r4, r1, r7
   20668:	and	r6, r1, r7
   2066c:	mov	r8, r1
   20670:	and	r4, r4, sl
   20674:	add	sl, r2, ip
   20678:	str	r8, [sp, #64]	; 0x40
   2067c:	orr	r4, r4, r6
   20680:	ror	r6, r1, #2
   20684:	ror	r2, sl, #6
   20688:	eor	r6, r6, r1, ror #13
   2068c:	eor	r2, r2, sl, ror #11
   20690:	eor	r6, r6, r1, ror #22
   20694:	eor	r2, r2, sl, ror #25
   20698:	add	r1, r6, r4
   2069c:	ror	r4, r5, #19
   206a0:	eor	r6, r9, lr
   206a4:	str	r1, [sp, #52]	; 0x34
   206a8:	ldr	r1, [sp, #72]	; 0x48
   206ac:	eor	r4, r4, r5, lsr #10
   206b0:	and	r6, sl, r6
   206b4:	eor	r6, r6, lr
   206b8:	eor	r4, r4, r5, ror #17
   206bc:	ror	r5, r1, #18
   206c0:	eor	r5, r5, r1, lsr #3
   206c4:	eor	r5, r5, r1, ror #7
   206c8:	ldr	r1, [sp, #68]	; 0x44
   206cc:	add	r5, r5, r1
   206d0:	ldr	r1, [sp, #20]
   206d4:	add	r5, r5, r1
   206d8:	str	r1, [sp, #108]	; 0x6c
   206dc:	movw	r1, #65530	; 0xfffa
   206e0:	str	r0, [sp, #132]	; 0x84
   206e4:	add	r5, r5, r4
   206e8:	movt	r1, #37054	; 0x90be
   206ec:	add	r3, r5, r3
   206f0:	add	r3, r3, r6
   206f4:	add	r2, r3, r2
   206f8:	add	r2, r2, r1
   206fc:	ldr	r1, [sp, #52]	; 0x34
   20700:	add	r4, r1, r2
   20704:	ldr	r1, [sp, #56]	; 0x38
   20708:	orr	r3, r4, r8
   2070c:	and	r6, r4, r8
   20710:	ror	r8, r0, #19
   20714:	and	r3, r3, r7
   20718:	eor	r8, r8, r0, lsr #10
   2071c:	orr	r3, r3, r6
   20720:	ror	r6, r4, #2
   20724:	add	ip, r2, r1
   20728:	ldr	r1, [sp, #76]	; 0x4c
   2072c:	eor	r6, r6, r4, ror #13
   20730:	eor	r0, r8, r0, ror #17
   20734:	ror	r2, ip, #6
   20738:	eor	r2, r2, ip, ror #11
   2073c:	eor	r6, r6, r4, ror #22
   20740:	eor	r7, r2, ip, ror #25
   20744:	ror	r2, r1, #18
   20748:	add	r3, r6, r3
   2074c:	eor	r6, sl, r9
   20750:	eor	r2, r2, r1, lsr #3
   20754:	and	r6, ip, r6
   20758:	eor	r6, r6, r9
   2075c:	eor	r2, r2, r1, ror #7
   20760:	ldr	r1, [sp, #72]	; 0x48
   20764:	add	r2, r2, r1
   20768:	ldr	r1, [sp, #44]	; 0x2c
   2076c:	add	r2, r2, r1
   20770:	str	r1, [sp, #112]	; 0x70
   20774:	movw	r1, #27883	; 0x6ceb
   20778:	str	r5, [sp, #136]	; 0x88
   2077c:	add	r0, r2, r0
   20780:	movt	r1, #42064	; 0xa450
   20784:	add	r2, r0, lr
   20788:	add	r2, r2, r6
   2078c:	add	r2, r2, r7
   20790:	add	r2, r2, r1
   20794:	ldr	r1, [sp, #64]	; 0x40
   20798:	add	r6, r3, r2
   2079c:	orr	r7, r6, r4
   207a0:	and	r7, r7, r1
   207a4:	and	r1, r6, r4
   207a8:	orr	r1, r7, r1
   207ac:	ror	r7, r6, #2
   207b0:	eor	r7, r7, r6, ror #13
   207b4:	eor	r7, r7, r6, ror #22
   207b8:	add	lr, r7, r1
   207bc:	ldr	r1, [sp, #36]	; 0x24
   207c0:	add	r3, r2, r1
   207c4:	ldr	r2, [sp, #80]	; 0x50
   207c8:	eor	r1, ip, sl
   207cc:	ror	r7, r3, #6
   207d0:	and	r1, r3, r1
   207d4:	eor	r7, r7, r3, ror #11
   207d8:	eor	r1, r1, sl
   207dc:	eor	r8, r7, r3, ror #25
   207e0:	ror	r7, r5, #19
   207e4:	eor	r7, r7, r5, lsr #10
   207e8:	eor	r5, r7, r5, ror #17
   207ec:	ror	r7, r2, #18
   207f0:	eor	r7, r7, r2, lsr #3
   207f4:	eor	r7, r7, r2, ror #7
   207f8:	ldr	r2, [sp, #76]	; 0x4c
   207fc:	add	r7, r7, r2
   20800:	ldr	r2, [sp, #48]	; 0x30
   20804:	add	r7, r7, r2
   20808:	str	r2, [sp, #116]	; 0x74
   2080c:	movw	r2, #41975	; 0xa3f7
   20810:	add	r5, r7, r5
   20814:	movt	r2, #48889	; 0xbef9
   20818:	add	r7, r5, r9
   2081c:	str	r5, [sp, #144]	; 0x90
   20820:	str	r0, [sp, #140]	; 0x8c
   20824:	add	r1, r7, r1
   20828:	add	r1, r1, r8
   2082c:	add	r8, r1, r2
   20830:	add	r1, lr, r8
   20834:	ror	r5, r1, #2
   20838:	and	r7, r1, r6
   2083c:	eor	r5, r5, r1, ror #13
   20840:	eor	r2, r5, r1, ror #22
   20844:	orr	r5, r1, r6
   20848:	and	r5, r5, r4
   2084c:	str	r2, [sp, #76]	; 0x4c
   20850:	orr	r2, r5, r7
   20854:	ror	r5, r0, #19
   20858:	str	r2, [sp, #68]	; 0x44
   2085c:	ldr	r2, [sp, #32]
   20860:	eor	r5, r5, r0, lsr #10
   20864:	eor	r0, r5, r0, ror #17
   20868:	ror	r5, r2, #18
   2086c:	eor	r5, r5, r2, lsr #3
   20870:	eor	r5, r5, r2, ror #7
   20874:	ldr	r2, [sp, #80]	; 0x50
   20878:	add	r5, r5, r2
   2087c:	ldr	r2, [sp, #40]	; 0x28
   20880:	add	r5, r5, r2
   20884:	str	r2, [sp, #120]	; 0x78
   20888:	ldr	r2, [sp, #4]
   2088c:	add	r0, r5, r0
   20890:	str	r0, [sp, #148]	; 0x94
   20894:	add	r0, r0, sl
   20898:	ldr	r7, [r2, #12]
   2089c:	ldm	r2, {r5, r9, lr}
   208a0:	str	lr, [sp, #80]	; 0x50
   208a4:	add	r9, r1, r9
   208a8:	ldr	r1, [sp, #80]	; 0x50
   208ac:	str	r7, [sp, #72]	; 0x48
   208b0:	ldr	r7, [sp, #68]	; 0x44
   208b4:	add	r5, r7, r5
   208b8:	ldr	r7, [sp, #76]	; 0x4c
   208bc:	add	lr, r5, r7
   208c0:	ldr	r5, [sp, #60]	; 0x3c
   208c4:	add	r7, r8, r5
   208c8:	ror	r5, r7, #6
   208cc:	eor	r5, r5, r7, ror #11
   208d0:	eor	r8, r5, r7, ror #25
   208d4:	eor	r5, r3, ip
   208d8:	and	r5, r7, r5
   208dc:	eor	r5, r5, ip
   208e0:	add	r0, r0, r5
   208e4:	movw	r5, #30962	; 0x78f2
   208e8:	movt	r5, #50801	; 0xc671
   208ec:	add	r0, r0, r8
   208f0:	add	r0, r0, r5
   208f4:	add	r5, lr, r0
   208f8:	add	lr, r6, r1
   208fc:	ldr	r1, [sp, #72]	; 0x48
   20900:	add	r8, r4, r1
   20904:	ldr	r1, [r2, #16]
   20908:	ldr	r4, [sp, #64]	; 0x40
   2090c:	add	r1, r4, r1
   20910:	add	r4, r1, r0
   20914:	ldr	r0, [r2, #20]
   20918:	add	sl, r7, r0
   2091c:	ldr	r0, [r2, #24]
   20920:	add	r1, r3, r0
   20924:	ldr	r3, [r2, #28]
   20928:	ldr	r0, [sp, #84]	; 0x54
   2092c:	add	r7, ip, r3
   20930:	ldr	r3, [sp]
   20934:	add	r0, r0, #64	; 0x40
   20938:	stm	r2, {r5, r9, lr}
   2093c:	str	r8, [r2, #12]
   20940:	str	r4, [r2, #16]
   20944:	str	sl, [r2, #20]
   20948:	str	r1, [r2, #24]
   2094c:	str	r7, [r2, #28]
   20950:	cmp	r0, r3
   20954:	bcc	1e548 <__assert_fail@plt+0xd124>
   20958:	ldr	r0, [sp, #24]
   2095c:	str	r0, [sp, #92]	; 0x5c
   20960:	ldr	r0, [sp, #32]
   20964:	str	r0, [sp, #88]	; 0x58
   20968:	sub	sp, fp, #28
   2096c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20970:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20974:	add	fp, sp, #24
   20978:	sub	sp, sp, #344	; 0x158
   2097c:	mov	r6, r0
   20980:	movw	r0, #32840	; 0x8048
   20984:	mov	r8, r1
   20988:	bl	32610 <__assert_fail@plt+0x211ec>
   2098c:	cmp	r0, #0
   20990:	beq	20a3c <__assert_fail@plt+0xf618>
   20994:	mov	r5, sp
   20998:	mov	r4, r0
   2099c:	mov	r0, r5
   209a0:	bl	20b30 <__assert_fail@plt+0xf70c>
   209a4:	b	209b8 <__assert_fail@plt+0xf594>
   209a8:	mov	r0, r4
   209ac:	mov	r1, #32768	; 0x8000
   209b0:	mov	r2, r5
   209b4:	bl	215d0 <__assert_fail@plt+0x101ac>
   209b8:	mov	r7, #0
   209bc:	ldrb	r0, [r6]
   209c0:	tst	r0, #16
   209c4:	bne	20a00 <__assert_fail@plt+0xf5dc>
   209c8:	add	r0, r4, r7
   209cc:	rsb	r2, r7, #32768	; 0x8000
   209d0:	mov	r1, #1
   209d4:	mov	r3, r6
   209d8:	bl	113e8 <fread_unlocked@plt>
   209dc:	add	r7, r0, r7
   209e0:	cmp	r7, #32768	; 0x8000
   209e4:	beq	209a8 <__assert_fail@plt+0xf584>
   209e8:	cmp	r0, #0
   209ec:	bne	209bc <__assert_fail@plt+0xf598>
   209f0:	ldrb	r0, [r6]
   209f4:	mov	r5, #1
   209f8:	tst	r0, #32
   209fc:	bne	20a28 <__assert_fail@plt+0xf604>
   20a00:	cmp	r7, #0
   20a04:	beq	20a18 <__assert_fail@plt+0xf5f4>
   20a08:	mov	r2, sp
   20a0c:	mov	r0, r4
   20a10:	mov	r1, r7
   20a14:	bl	21220 <__assert_fail@plt+0xfdfc>
   20a18:	mov	r0, sp
   20a1c:	mov	r1, r8
   20a20:	bl	20dc8 <__assert_fail@plt+0xf9a4>
   20a24:	mov	r5, #0
   20a28:	mov	r0, r4
   20a2c:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   20a30:	mov	r0, r5
   20a34:	sub	sp, fp, #24
   20a38:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20a3c:	mov	r5, #1
   20a40:	mov	r0, r5
   20a44:	sub	sp, fp, #24
   20a48:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20a4c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   20a50:	add	fp, sp, #24
   20a54:	sub	sp, sp, #344	; 0x158
   20a58:	mov	r6, r0
   20a5c:	movw	r0, #32840	; 0x8048
   20a60:	mov	r8, r1
   20a64:	bl	32610 <__assert_fail@plt+0x211ec>
   20a68:	cmp	r0, #0
   20a6c:	beq	20b18 <__assert_fail@plt+0xf6f4>
   20a70:	mov	r5, sp
   20a74:	mov	r4, r0
   20a78:	mov	r0, r5
   20a7c:	bl	20bd0 <__assert_fail@plt+0xf7ac>
   20a80:	b	20a94 <__assert_fail@plt+0xf670>
   20a84:	mov	r0, r4
   20a88:	mov	r1, #32768	; 0x8000
   20a8c:	mov	r2, r5
   20a90:	bl	215d0 <__assert_fail@plt+0x101ac>
   20a94:	mov	r7, #0
   20a98:	ldrb	r0, [r6]
   20a9c:	tst	r0, #16
   20aa0:	bne	20adc <__assert_fail@plt+0xf6b8>
   20aa4:	add	r0, r4, r7
   20aa8:	rsb	r2, r7, #32768	; 0x8000
   20aac:	mov	r1, #1
   20ab0:	mov	r3, r6
   20ab4:	bl	113e8 <fread_unlocked@plt>
   20ab8:	add	r7, r0, r7
   20abc:	cmp	r7, #32768	; 0x8000
   20ac0:	beq	20a84 <__assert_fail@plt+0xf660>
   20ac4:	cmp	r0, #0
   20ac8:	bne	20a98 <__assert_fail@plt+0xf674>
   20acc:	ldrb	r0, [r6]
   20ad0:	mov	r5, #1
   20ad4:	tst	r0, #32
   20ad8:	bne	20b04 <__assert_fail@plt+0xf6e0>
   20adc:	cmp	r7, #0
   20ae0:	beq	20af4 <__assert_fail@plt+0xf6d0>
   20ae4:	mov	r2, sp
   20ae8:	mov	r0, r4
   20aec:	mov	r1, r7
   20af0:	bl	21220 <__assert_fail@plt+0xfdfc>
   20af4:	mov	r0, sp
   20af8:	mov	r1, r8
   20afc:	bl	20fa8 <__assert_fail@plt+0xfb84>
   20b00:	mov	r5, #0
   20b04:	mov	r0, r4
   20b08:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   20b0c:	mov	r0, r5
   20b10:	sub	sp, fp, #24
   20b14:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   20b18:	mov	r5, #1
   20b1c:	mov	r0, r5
   20b20:	sub	sp, fp, #24
   20b24:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   20b30:	add	ip, pc, #88	; 0x58
   20b34:	add	r2, pc, #100	; 0x64
   20b38:	add	r3, pc, #112	; 0x70
   20b3c:	add	r1, pc, #124	; 0x7c
   20b40:	vmov.i32	q8, #0	; 0x00000000
   20b44:	vld1.64	{d18-d19}, [r3 :128]
   20b48:	vld1.64	{d20-d21}, [r1 :128]
   20b4c:	vld1.64	{d22-d23}, [r2 :128]
   20b50:	vld1.64	{d24-d25}, [ip :128]
   20b54:	add	r3, r0, #64	; 0x40
   20b58:	add	r1, r0, #48	; 0x30
   20b5c:	vst1.64	{d16-d17}, [r3]
   20b60:	vst1.64	{d18-d19}, [r1]
   20b64:	add	r1, r0, #32
   20b68:	vst1.64	{d20-d21}, [r1]
   20b6c:	add	r1, r0, #16
   20b70:	vst1.64	{d22-d23}, [r1]
   20b74:	mov	r1, #80	; 0x50
   20b78:	vst1.64	{d24-d25}, [r0], r1
   20b7c:	mov	r1, #0
   20b80:	str	r1, [r0]
   20b84:	bx	lr
   20b88:	nop	{0}
   20b8c:	nop	{0}
   20b90:	vtbl.8	d12, {d12-d13}, d8
   20b94:	bvs	29a538 <optarg@@GLIBC_2.4+0x2533a8>
   20b98:	strbhi	sl, [sl], #1851	; 0x73b
   20b9c:	bllt	1a0c5b8 <optarg@@GLIBC_2.4+0x19c5428>
   20ba0:	vcmla.f32	d15, d4, d27[0], #90
   20ba4:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   20ba8:	svcpl	0x001d36f1
   20bac:	strbge	pc, [pc, #-1338]	; 2067a <__assert_fail@plt+0xf256>	; <UNPREDICTABLE>
   20bb0:	blx	1090166 <optarg@@GLIBC_2.4+0x1048fd6>
   20bb4:	svcne	0x0083d9ab
   20bb8:	cmnne	lr, #1073741854	; 0x4000001e
   20bbc:	blpl	ff854028 <optarg@@GLIBC_2.4+0xff80ce98>
   20bc0:	sfmge	f0, 3, [r6, #836]!	; 0x344
   20bc4:	tstpl	lr, pc, ror r2
   20bc8:	blcs	fbbc4c <optarg@@GLIBC_2.4+0xf74abc>
   20bcc:	blls	17ae04 <optarg@@GLIBC_2.4+0x133c74>
   20bd0:	add	ip, pc, #88	; 0x58
   20bd4:	add	r2, pc, #100	; 0x64
   20bd8:	add	r3, pc, #112	; 0x70
   20bdc:	add	r1, pc, #124	; 0x7c
   20be0:	vmov.i32	q8, #0	; 0x00000000
   20be4:	vld1.64	{d18-d19}, [r3 :128]
   20be8:	vld1.64	{d20-d21}, [r1 :128]
   20bec:	vld1.64	{d22-d23}, [r2 :128]
   20bf0:	vld1.64	{d24-d25}, [ip :128]
   20bf4:	add	r3, r0, #64	; 0x40
   20bf8:	add	r1, r0, #48	; 0x30
   20bfc:	vst1.64	{d16-d17}, [r3]
   20c00:	vst1.64	{d18-d19}, [r1]
   20c04:	add	r1, r0, #32
   20c08:	vst1.64	{d20-d21}, [r1]
   20c0c:	add	r1, r0, #16
   20c10:	vst1.64	{d22-d23}, [r1]
   20c14:	mov	r1, #80	; 0x50
   20c18:	vst1.64	{d24-d25}, [r0], r1
   20c1c:	mov	r1, #0
   20c20:	str	r1, [r0]
   20c24:	bx	lr
   20c28:	nop	{0}
   20c2c:	nop	{0}
   20c30:	ldrdgt	r9, [r5, -r8]
   20c34:	blgt	fef081b0 <optarg@@GLIBC_2.4+0xfeec1020>
   20c38:	ldrbtcc	sp, [ip], -r7, lsl #10
   20c3c:	addsvs	r2, sl, #688128	; 0xa8000
   20c40:	rsbscc	sp, r0, r7, lsl sp
   20c44:	cmpls	r9, sl, asr r1
   20c48:			; <UNDEFINED> instruction: 0xf70e5939
   20c4c:	strne	lr, [pc, #-3288]!	; 1ff7c <__assert_fail@plt+0xeb58>
   20c50:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   20c54:	blle	32c490 <optarg@@GLIBC_2.4+0x2e5300>
   20c58:	cdplt	15, 15, cr4, cr10, cr4, {5}
   20c5c:			; <UNDEFINED> instruction: 0x47b5481d
   20c60:			; <UNDEFINED> instruction: 0xffc00b31
   20c64:	ldrvs	r2, [r3, -r7, ror #12]!
   20c68:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   20c6c:			; <UNDEFINED> instruction: 0x8eb44a87
   20c70:	ldm	r0, {r2, r3}
   20c74:	rev	r2, r2
   20c78:	str	r2, [r1, #4]
   20c7c:	rev	r2, r3
   20c80:	str	r2, [r1]
   20c84:	ldr	r2, [r0, #8]
   20c88:	ldr	r3, [r0, #12]
   20c8c:	rev	r2, r2
   20c90:	str	r2, [r1, #12]
   20c94:	rev	r2, r3
   20c98:	str	r2, [r1, #8]
   20c9c:	ldr	r2, [r0, #16]
   20ca0:	ldr	r3, [r0, #20]
   20ca4:	rev	r2, r2
   20ca8:	str	r2, [r1, #20]
   20cac:	rev	r2, r3
   20cb0:	str	r2, [r1, #16]
   20cb4:	ldr	r2, [r0, #24]
   20cb8:	ldr	r3, [r0, #28]
   20cbc:	rev	r2, r2
   20cc0:	str	r2, [r1, #28]
   20cc4:	rev	r2, r3
   20cc8:	str	r2, [r1, #24]
   20ccc:	ldr	r2, [r0, #32]
   20cd0:	ldr	r3, [r0, #36]	; 0x24
   20cd4:	rev	r2, r2
   20cd8:	str	r2, [r1, #36]	; 0x24
   20cdc:	rev	r2, r3
   20ce0:	str	r2, [r1, #32]
   20ce4:	ldr	r2, [r0, #40]	; 0x28
   20ce8:	ldr	r3, [r0, #44]	; 0x2c
   20cec:	rev	r2, r2
   20cf0:	str	r2, [r1, #44]	; 0x2c
   20cf4:	rev	r2, r3
   20cf8:	str	r2, [r1, #40]	; 0x28
   20cfc:	ldr	r2, [r0, #48]	; 0x30
   20d00:	ldr	r3, [r0, #52]	; 0x34
   20d04:	rev	r2, r2
   20d08:	str	r2, [r1, #52]	; 0x34
   20d0c:	rev	r2, r3
   20d10:	str	r2, [r1, #48]	; 0x30
   20d14:	ldr	r2, [r0, #56]	; 0x38
   20d18:	ldr	r0, [r0, #60]	; 0x3c
   20d1c:	rev	r0, r0
   20d20:	rev	r2, r2
   20d24:	str	r0, [r1, #56]	; 0x38
   20d28:	mov	r0, r1
   20d2c:	str	r2, [r1, #60]	; 0x3c
   20d30:	bx	lr
   20d34:	ldm	r0, {r2, r3}
   20d38:	rev	r2, r2
   20d3c:	str	r2, [r1, #4]
   20d40:	rev	r2, r3
   20d44:	str	r2, [r1]
   20d48:	ldr	r2, [r0, #8]
   20d4c:	ldr	r3, [r0, #12]
   20d50:	rev	r2, r2
   20d54:	str	r2, [r1, #12]
   20d58:	rev	r2, r3
   20d5c:	str	r2, [r1, #8]
   20d60:	ldr	r2, [r0, #16]
   20d64:	ldr	r3, [r0, #20]
   20d68:	rev	r2, r2
   20d6c:	str	r2, [r1, #20]
   20d70:	rev	r2, r3
   20d74:	str	r2, [r1, #16]
   20d78:	ldr	r2, [r0, #24]
   20d7c:	ldr	r3, [r0, #28]
   20d80:	rev	r2, r2
   20d84:	str	r2, [r1, #28]
   20d88:	rev	r2, r3
   20d8c:	str	r2, [r1, #24]
   20d90:	ldr	r2, [r0, #32]
   20d94:	ldr	r3, [r0, #36]	; 0x24
   20d98:	rev	r2, r2
   20d9c:	str	r2, [r1, #36]	; 0x24
   20da0:	rev	r2, r3
   20da4:	str	r2, [r1, #32]
   20da8:	ldr	r2, [r0, #40]	; 0x28
   20dac:	ldr	r0, [r0, #44]	; 0x2c
   20db0:	rev	r0, r0
   20db4:	rev	r2, r2
   20db8:	str	r0, [r1, #40]	; 0x28
   20dbc:	mov	r0, r1
   20dc0:	str	r2, [r1, #44]	; 0x2c
   20dc4:	bx	lr
   20dc8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20dcc:	add	fp, sp, #28
   20dd0:	sub	sp, sp, #36	; 0x24
   20dd4:	mov	r6, r0
   20dd8:	mov	sl, r0
   20ddc:	mov	r9, #32
   20de0:	mov	r7, #0
   20de4:	ldr	r2, [r6, #72]!	; 0x48
   20de8:	ldr	r3, [r6, #8]
   20dec:	ldr	r0, [r6, #-8]
   20df0:	ldr	r5, [r6, #-4]
   20df4:	str	r1, [sp, #32]
   20df8:	ldr	lr, [r6, #4]
   20dfc:	cmp	r3, #112	; 0x70
   20e00:	movwcc	r9, #16
   20e04:	adds	ip, r0, r3
   20e08:	adcs	r0, r5, #0
   20e0c:	str	ip, [r6, #-8]
   20e10:	adc	r4, r7, #0
   20e14:	add	r7, r1, #8
   20e18:	sub	r1, r6, #64	; 0x40
   20e1c:	str	r0, [r6, #-4]
   20e20:	str	r1, [sp, #4]
   20e24:	sub	r1, r6, #56	; 0x38
   20e28:	cmp	r4, #1
   20e2c:	str	r1, [sp, #8]
   20e30:	sub	r1, r6, #48	; 0x30
   20e34:	str	r1, [sp, #12]
   20e38:	sub	r1, r6, #40	; 0x28
   20e3c:	str	r1, [sp, #16]
   20e40:	sub	r1, r6, #32
   20e44:	str	r1, [sp, #20]
   20e48:	sub	r1, r6, #24
   20e4c:	str	r1, [sp, #24]
   20e50:	sub	r1, r6, #16
   20e54:	str	r1, [sp, #28]
   20e58:	bne	20e68 <__assert_fail@plt+0xfa44>
   20e5c:	adds	r2, r2, #1
   20e60:	adc	lr, lr, #0
   20e64:	stm	r6, {r2, lr}
   20e68:	mvn	r6, #15
   20e6c:	add	r8, sl, #88	; 0x58
   20e70:	movw	r1, #25456	; 0x6370
   20e74:	add	r4, r6, r9, lsl #3
   20e78:	lsl	r6, lr, #3
   20e7c:	movt	r1, #3
   20e80:	orr	r6, r6, r2, lsr #29
   20e84:	lsl	r2, r2, #3
   20e88:	orr	r2, r2, r0, lsr #29
   20e8c:	rev	r5, r6
   20e90:	mov	r6, r8
   20e94:	str	r5, [r6, r4]!
   20e98:	rev	r2, r2
   20e9c:	str	r2, [r6, #4]
   20ea0:	lsl	r2, ip, #3
   20ea4:	add	r6, r8, r9, lsl #3
   20ea8:	rev	r2, r2
   20eac:	str	r2, [r6, #-4]
   20eb0:	lsl	r2, r0, #3
   20eb4:	orr	r0, r2, ip, lsr #29
   20eb8:	sub	r2, r4, r3
   20ebc:	rev	r0, r0
   20ec0:	str	r0, [r6, #-8]
   20ec4:	add	r0, r8, r3
   20ec8:	bl	111c0 <memcpy@plt>
   20ecc:	lsl	r1, r9, #3
   20ed0:	mov	r0, r8
   20ed4:	mov	r2, sl
   20ed8:	bl	215d0 <__assert_fail@plt+0x101ac>
   20edc:	ldrd	r0, [sl]
   20ee0:	ldr	r2, [sp, #32]
   20ee4:	rev	r0, r0
   20ee8:	str	r0, [r2, #4]
   20eec:	rev	r0, r1
   20ef0:	str	r0, [r2]
   20ef4:	ldr	r0, [sp, #4]
   20ef8:	ldrd	r0, [r0]
   20efc:	rev	r0, r0
   20f00:	str	r0, [r7, #4]
   20f04:	rev	r0, r1
   20f08:	str	r0, [r7]
   20f0c:	ldr	r0, [sp, #8]
   20f10:	ldrd	r0, [r0]
   20f14:	rev	r0, r0
   20f18:	str	r0, [r7, #12]
   20f1c:	rev	r0, r1
   20f20:	str	r0, [r7, #8]
   20f24:	ldr	r0, [sp, #12]
   20f28:	ldrd	r0, [r0]
   20f2c:	rev	r0, r0
   20f30:	str	r0, [r7, #20]
   20f34:	rev	r0, r1
   20f38:	str	r0, [r7, #16]
   20f3c:	ldr	r0, [sp, #16]
   20f40:	ldrd	r0, [r0]
   20f44:	rev	r0, r0
   20f48:	str	r0, [r7, #28]
   20f4c:	rev	r0, r1
   20f50:	str	r0, [r7, #24]
   20f54:	ldr	r0, [sp, #20]
   20f58:	ldrd	r0, [r0]
   20f5c:	rev	r0, r0
   20f60:	str	r0, [r7, #36]	; 0x24
   20f64:	rev	r0, r1
   20f68:	str	r0, [r7, #32]
   20f6c:	ldr	r0, [sp, #24]
   20f70:	ldrd	r0, [r0]
   20f74:	rev	r0, r0
   20f78:	str	r0, [r7, #44]	; 0x2c
   20f7c:	rev	r0, r1
   20f80:	str	r0, [r7, #40]	; 0x28
   20f84:	ldr	r0, [sp, #28]
   20f88:	ldrd	r0, [r0]
   20f8c:	rev	r0, r0
   20f90:	str	r0, [r7, #52]	; 0x34
   20f94:	rev	r0, r1
   20f98:	str	r0, [r7, #48]	; 0x30
   20f9c:	mov	r0, r2
   20fa0:	sub	sp, fp, #28
   20fa4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   20fa8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   20fac:	add	fp, sp, #28
   20fb0:	sub	sp, sp, #28
   20fb4:	mov	r6, r0
   20fb8:	mov	r8, r0
   20fbc:	mov	sl, #32
   20fc0:	mov	r7, #0
   20fc4:	ldr	r2, [r6, #72]!	; 0x48
   20fc8:	ldr	r3, [r6, #8]
   20fcc:	ldr	r0, [r6, #-8]
   20fd0:	ldr	r9, [r6, #-4]
   20fd4:	str	r1, [sp, #24]
   20fd8:	ldr	r5, [r6, #4]
   20fdc:	cmp	r3, #112	; 0x70
   20fe0:	movwcc	sl, #16
   20fe4:	adds	ip, r0, r3
   20fe8:	adcs	r0, r9, #0
   20fec:	str	ip, [r6, #-8]
   20ff0:	adc	r4, r7, #0
   20ff4:	add	r7, r1, #8
   20ff8:	sub	r1, r6, #64	; 0x40
   20ffc:	str	r0, [r6, #-4]
   21000:	str	r1, [sp, #4]
   21004:	sub	r1, r6, #56	; 0x38
   21008:	cmp	r4, #1
   2100c:	str	r1, [sp, #8]
   21010:	sub	r1, r6, #48	; 0x30
   21014:	str	r1, [sp, #12]
   21018:	sub	r1, r6, #40	; 0x28
   2101c:	str	r1, [sp, #16]
   21020:	sub	r1, r6, #32
   21024:	str	r1, [sp, #20]
   21028:	bne	21038 <__assert_fail@plt+0xfc14>
   2102c:	adds	r2, r2, #1
   21030:	adc	r5, r5, #0
   21034:	stm	r6, {r2, r5}
   21038:	mvn	r6, #15
   2103c:	add	r9, r8, #88	; 0x58
   21040:	movw	r1, #25456	; 0x6370
   21044:	add	r4, r6, sl, lsl #3
   21048:	lsl	r6, r5, #3
   2104c:	movt	r1, #3
   21050:	orr	r6, r6, r2, lsr #29
   21054:	lsl	r2, r2, #3
   21058:	orr	r2, r2, r0, lsr #29
   2105c:	rev	r5, r6
   21060:	mov	r6, r9
   21064:	str	r5, [r6, r4]!
   21068:	rev	r2, r2
   2106c:	str	r2, [r6, #4]
   21070:	lsl	r2, ip, #3
   21074:	add	r6, r9, sl, lsl #3
   21078:	rev	r2, r2
   2107c:	str	r2, [r6, #-4]
   21080:	lsl	r2, r0, #3
   21084:	orr	r0, r2, ip, lsr #29
   21088:	sub	r2, r4, r3
   2108c:	rev	r0, r0
   21090:	str	r0, [r6, #-8]
   21094:	add	r0, r9, r3
   21098:	bl	111c0 <memcpy@plt>
   2109c:	lsl	r1, sl, #3
   210a0:	mov	r0, r9
   210a4:	mov	r2, r8
   210a8:	bl	215d0 <__assert_fail@plt+0x101ac>
   210ac:	ldrd	r0, [r8]
   210b0:	ldr	r2, [sp, #24]
   210b4:	rev	r0, r0
   210b8:	str	r0, [r2, #4]
   210bc:	rev	r0, r1
   210c0:	str	r0, [r2]
   210c4:	ldr	r0, [sp, #4]
   210c8:	ldrd	r0, [r0]
   210cc:	rev	r0, r0
   210d0:	str	r0, [r7, #4]
   210d4:	rev	r0, r1
   210d8:	str	r0, [r7]
   210dc:	ldr	r0, [sp, #8]
   210e0:	ldrd	r0, [r0]
   210e4:	rev	r0, r0
   210e8:	str	r0, [r7, #12]
   210ec:	rev	r0, r1
   210f0:	str	r0, [r7, #8]
   210f4:	ldr	r0, [sp, #12]
   210f8:	ldrd	r0, [r0]
   210fc:	rev	r0, r0
   21100:	str	r0, [r7, #20]
   21104:	rev	r0, r1
   21108:	str	r0, [r7, #16]
   2110c:	ldr	r0, [sp, #16]
   21110:	ldrd	r0, [r0]
   21114:	rev	r0, r0
   21118:	str	r0, [r7, #28]
   2111c:	rev	r0, r1
   21120:	str	r0, [r7, #24]
   21124:	ldr	r0, [sp, #20]
   21128:	ldrd	r0, [r0]
   2112c:	rev	r0, r0
   21130:	str	r0, [r7, #36]	; 0x24
   21134:	rev	r0, r1
   21138:	str	r0, [r7, #32]
   2113c:	mov	r0, r2
   21140:	sub	sp, fp, #28
   21144:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   21148:	nop	{0}
   2114c:	nop	{0}
   21150:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21154:	add	fp, sp, #24
   21158:	sub	sp, sp, #344	; 0x158
   2115c:	mov	r7, r2
   21160:	add	r2, pc, #120	; 0x78
   21164:	add	r3, pc, #132	; 0x84
   21168:	add	r4, pc, #144	; 0x90
   2116c:	add	r6, pc, #156	; 0x9c
   21170:	vmov.i32	q8, #0	; 0x00000000
   21174:	mov	r5, sp
   21178:	vld1.64	{d18-d19}, [r4 :128]
   2117c:	vld1.64	{d20-d21}, [r6 :128]
   21180:	vld1.64	{d22-d23}, [r3 :128]
   21184:	vld1.64	{d24-d25}, [r2 :128]
   21188:	add	r4, r5, #64	; 0x40
   2118c:	add	r2, r5, #48	; 0x30
   21190:	mov	r3, r5
   21194:	vst1.64	{d16-d17}, [r4]
   21198:	vst1.64	{d18-d19}, [r2]
   2119c:	add	r2, r5, #32
   211a0:	vst1.64	{d20-d21}, [r2]
   211a4:	add	r2, r5, #16
   211a8:	vst1.64	{d22-d23}, [r2]
   211ac:	mov	r2, #80	; 0x50
   211b0:	vst1.64	{d24-d25}, [r3], r2
   211b4:	mov	r2, #0
   211b8:	str	r2, [r3]
   211bc:	mov	r2, r5
   211c0:	bl	21220 <__assert_fail@plt+0xfdfc>
   211c4:	mov	r0, r5
   211c8:	mov	r1, r7
   211cc:	bl	20dc8 <__assert_fail@plt+0xf9a4>
   211d0:	sub	sp, fp, #24
   211d4:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   211d8:	nop	{0}
   211dc:	nop	{0}
   211e0:	vtbl.8	d12, {d12-d13}, d8
   211e4:	bvs	29ab88 <optarg@@GLIBC_2.4+0x2539f8>
   211e8:	strbhi	sl, [sl], #1851	; 0x73b
   211ec:	bllt	1a0cc08 <optarg@@GLIBC_2.4+0x19c5a78>
   211f0:	vcmla.f32	d15, d4, d27[0], #90
   211f4:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   211f8:	svcpl	0x001d36f1
   211fc:	strbge	pc, [pc, #-1338]	; 20cca <__assert_fail@plt+0xf8a6>	; <UNPREDICTABLE>
   21200:	blx	10907b6 <optarg@@GLIBC_2.4+0x1049626>
   21204:	svcne	0x0083d9ab
   21208:	cmnne	lr, #1073741854	; 0x4000001e
   2120c:	blpl	ff854678 <optarg@@GLIBC_2.4+0xff80d4e8>
   21210:	sfmge	f0, 3, [r6, #836]!	; 0x344
   21214:	tstpl	lr, pc, ror r2
   21218:	blcs	fbc29c <optarg@@GLIBC_2.4+0xf7510c>
   2121c:	blls	17b454 <optarg@@GLIBC_2.4+0x1342c4>
   21220:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   21224:	add	fp, sp, #24
   21228:	ldr	r5, [r2, #80]	; 0x50
   2122c:	mov	r4, r2
   21230:	mov	r9, r1
   21234:	mov	r6, r0
   21238:	cmp	r5, #0
   2123c:	beq	212ac <__assert_fail@plt+0xfe88>
   21240:	rsb	r7, r5, #256	; 0x100
   21244:	add	r8, r4, #88	; 0x58
   21248:	mov	r1, r6
   2124c:	cmp	r7, r9
   21250:	add	r0, r8, r5
   21254:	movhi	r7, r9
   21258:	mov	r2, r7
   2125c:	bl	111c0 <memcpy@plt>
   21260:	ldr	r0, [r4, #80]	; 0x50
   21264:	add	r0, r0, r7
   21268:	cmp	r0, #129	; 0x81
   2126c:	str	r0, [r4, #80]	; 0x50
   21270:	bcc	212a4 <__assert_fail@plt+0xfe80>
   21274:	bic	r1, r0, #127	; 0x7f
   21278:	mov	r0, r8
   2127c:	mov	r2, r4
   21280:	bl	215d0 <__assert_fail@plt+0x101ac>
   21284:	ldr	r0, [r4, #80]	; 0x50
   21288:	and	r2, r0, #127	; 0x7f
   2128c:	add	r0, r7, r5
   21290:	bic	r0, r0, #127	; 0x7f
   21294:	str	r2, [r4, #80]	; 0x50
   21298:	add	r1, r8, r0
   2129c:	mov	r0, r8
   212a0:	bl	111c0 <memcpy@plt>
   212a4:	sub	r9, r9, r7
   212a8:	add	r6, r6, r7
   212ac:	cmp	r9, #128	; 0x80
   212b0:	bcc	2132c <__assert_fail@plt+0xff08>
   212b4:	tst	r6, #7
   212b8:	beq	21310 <__assert_fail@plt+0xfeec>
   212bc:	cmp	r9, #129	; 0x81
   212c0:	bcc	21338 <__assert_fail@plt+0xff14>
   212c4:	sub	r0, r9, #129	; 0x81
   212c8:	add	r7, r4, #88	; 0x58
   212cc:	mov	r5, r9
   212d0:	bic	r8, r0, #127	; 0x7f
   212d4:	mov	r0, r7
   212d8:	mov	r1, r6
   212dc:	mov	r2, #128	; 0x80
   212e0:	bl	111c0 <memcpy@plt>
   212e4:	mov	r0, r7
   212e8:	mov	r1, #128	; 0x80
   212ec:	mov	r2, r4
   212f0:	bl	215d0 <__assert_fail@plt+0x101ac>
   212f4:	sub	r5, r5, #128	; 0x80
   212f8:	add	r6, r6, #128	; 0x80
   212fc:	cmp	r5, #128	; 0x80
   21300:	bhi	212d4 <__assert_fail@plt+0xfeb0>
   21304:	sub	r0, r9, r8
   21308:	sub	r9, r0, #128	; 0x80
   2130c:	b	2133c <__assert_fail@plt+0xff18>
   21310:	bic	r7, r9, #127	; 0x7f
   21314:	mov	r0, r6
   21318:	mov	r2, r4
   2131c:	mov	r1, r7
   21320:	bl	215d0 <__assert_fail@plt+0x101ac>
   21324:	add	r6, r6, r7
   21328:	and	r9, r9, #127	; 0x7f
   2132c:	cmp	r9, #0
   21330:	bne	2133c <__assert_fail@plt+0xff18>
   21334:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   21338:	mov	r9, #128	; 0x80
   2133c:	ldr	r5, [r4, #80]	; 0x50
   21340:	add	r7, r4, #88	; 0x58
   21344:	mov	r1, r6
   21348:	mov	r2, r9
   2134c:	add	r0, r7, r5
   21350:	bl	111c0 <memcpy@plt>
   21354:	add	r5, r5, r9
   21358:	cmp	r5, #128	; 0x80
   2135c:	bcc	21384 <__assert_fail@plt+0xff60>
   21360:	mov	r0, r7
   21364:	mov	r1, #128	; 0x80
   21368:	mov	r2, r4
   2136c:	bl	215d0 <__assert_fail@plt+0x101ac>
   21370:	sub	r5, r5, #128	; 0x80
   21374:	add	r1, r4, #216	; 0xd8
   21378:	mov	r0, r7
   2137c:	mov	r2, r5
   21380:	bl	111c0 <memcpy@plt>
   21384:	str	r5, [r4, #80]	; 0x50
   21388:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   2138c:	nop	{0}
   21390:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   21394:	add	fp, sp, #28
   21398:	sub	sp, sp, #372	; 0x174
   2139c:	mov	r5, r2
   213a0:	add	r2, pc, #488	; 0x1e8
   213a4:	add	r3, pc, #500	; 0x1f4
   213a8:	add	r7, pc, #512	; 0x200
   213ac:	add	r6, pc, #524	; 0x20c
   213b0:	vmov.i32	q8, #0	; 0x00000000
   213b4:	add	r9, sp, #24
   213b8:	vld1.64	{d18-d19}, [r7 :128]
   213bc:	vld1.64	{d20-d21}, [r6 :128]
   213c0:	vld1.64	{d22-d23}, [r3 :128]
   213c4:	vld1.64	{d24-d25}, [r2 :128]
   213c8:	add	r7, r9, #64	; 0x40
   213cc:	add	r2, r9, #48	; 0x30
   213d0:	mov	r4, r9
   213d4:	mov	r6, #0
   213d8:	vst1.64	{d16-d17}, [r7]
   213dc:	vst1.64	{d18-d19}, [r2]
   213e0:	add	r2, r9, #32
   213e4:	str	r2, [sp, #16]
   213e8:	vst1.64	{d20-d21}, [r2]
   213ec:	add	r2, r9, #16
   213f0:	str	r2, [sp, #12]
   213f4:	vst1.64	{d22-d23}, [r2]
   213f8:	mov	r2, #80	; 0x50
   213fc:	vst1.64	{d24-d25}, [r4], r2
   21400:	mov	r2, r9
   21404:	str	r6, [r4]
   21408:	bl	21220 <__assert_fail@plt+0xfdfc>
   2140c:	add	r3, sp, #88	; 0x58
   21410:	ldr	r4, [r4]
   21414:	add	r7, r9, #8
   21418:	mov	sl, #32
   2141c:	ldr	r1, [sp, #100]	; 0x64
   21420:	str	r5, [sp, #20]
   21424:	ldm	r3, {r0, r2, r3}
   21428:	str	r7, [sp]
   2142c:	add	r7, r9, #24
   21430:	str	r7, [sp, #4]
   21434:	add	r7, r9, #40	; 0x28
   21438:	str	r7, [sp, #8]
   2143c:	add	r7, r5, #8
   21440:	cmp	r4, #112	; 0x70
   21444:	movwcc	sl, #16
   21448:	adds	r0, r0, r4
   2144c:	adcs	r2, r2, #0
   21450:	str	r0, [sp, #88]	; 0x58
   21454:	adc	r6, r6, #0
   21458:	str	r2, [sp, #92]	; 0x5c
   2145c:	cmp	r6, #1
   21460:	bne	21478 <__assert_fail@plt+0x10054>
   21464:	adds	r3, r3, #1
   21468:	add	r6, r9, #72	; 0x48
   2146c:	adc	r1, r1, #0
   21470:	str	r3, [r6]
   21474:	str	r1, [r6, #4]
   21478:	lsl	r1, r1, #3
   2147c:	mvn	r6, #15
   21480:	add	r8, r9, #88	; 0x58
   21484:	orr	r1, r1, r3, lsr #29
   21488:	lsl	r3, r3, #3
   2148c:	add	r5, r6, sl, lsl #3
   21490:	mov	r6, r8
   21494:	orr	r3, r3, r2, lsr #29
   21498:	lsl	r2, r2, #3
   2149c:	rev	r1, r1
   214a0:	str	r1, [r6, r5]!
   214a4:	rev	r3, r3
   214a8:	orr	r1, r6, #4
   214ac:	str	r3, [r1]
   214b0:	lsl	r1, r0, #3
   214b4:	orr	r0, r2, r0, lsr #29
   214b8:	add	r3, r8, sl, lsl #3
   214bc:	sub	r2, r5, r4
   214c0:	rev	r1, r1
   214c4:	rev	r0, r0
   214c8:	strd	r0, [r3, #-8]
   214cc:	movw	r1, #25456	; 0x6370
   214d0:	add	r0, r8, r4
   214d4:	movt	r1, #3
   214d8:	bl	111c0 <memcpy@plt>
   214dc:	lsl	r1, sl, #3
   214e0:	mov	r0, r8
   214e4:	mov	r2, r9
   214e8:	bl	215d0 <__assert_fail@plt+0x101ac>
   214ec:	ldr	r0, [sp, #24]
   214f0:	ldr	r1, [sp, #28]
   214f4:	ldr	r2, [sp, #20]
   214f8:	rev	r0, r0
   214fc:	str	r0, [r2, #4]
   21500:	rev	r0, r1
   21504:	str	r0, [r2]
   21508:	ldr	r0, [sp]
   2150c:	ldrd	r0, [r0]
   21510:	rev	r0, r0
   21514:	str	r0, [r7, #4]
   21518:	rev	r0, r1
   2151c:	str	r0, [r7]
   21520:	ldr	r0, [sp, #12]
   21524:	ldrd	r0, [r0]
   21528:	rev	r0, r0
   2152c:	str	r0, [r7, #12]
   21530:	rev	r0, r1
   21534:	str	r0, [r7, #8]
   21538:	ldr	r0, [sp, #4]
   2153c:	ldrd	r0, [r0]
   21540:	rev	r0, r0
   21544:	str	r0, [r7, #20]
   21548:	rev	r0, r1
   2154c:	str	r0, [r7, #16]
   21550:	ldr	r0, [sp, #16]
   21554:	ldrd	r0, [r0]
   21558:	rev	r0, r0
   2155c:	str	r0, [r7, #28]
   21560:	rev	r0, r1
   21564:	str	r0, [r7, #24]
   21568:	ldr	r0, [sp, #8]
   2156c:	ldrd	r0, [r0]
   21570:	rev	r0, r0
   21574:	str	r0, [r7, #36]	; 0x24
   21578:	rev	r0, r1
   2157c:	str	r0, [r7, #32]
   21580:	mov	r0, r2
   21584:	sub	sp, fp, #28
   21588:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2158c:	nop	{0}
   21590:	ldrdgt	r9, [r5, -r8]
   21594:	blgt	fef08b10 <optarg@@GLIBC_2.4+0xfeec1980>
   21598:	ldrbtcc	sp, [ip], -r7, lsl #10
   2159c:	addsvs	r2, sl, #688128	; 0xa8000
   215a0:	rsbscc	sp, r0, r7, lsl sp
   215a4:	cmpls	r9, sl, asr r1
   215a8:			; <UNDEFINED> instruction: 0xf70e5939
   215ac:	strne	lr, [pc, #-3288]!	; 208dc <__assert_fail@plt+0xf4b8>
   215b0:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   215b4:	blle	32cdf0 <optarg@@GLIBC_2.4+0x2e5c60>
   215b8:	cdplt	15, 15, cr4, cr10, cr4, {5}
   215bc:			; <UNDEFINED> instruction: 0x47b5481d
   215c0:			; <UNDEFINED> instruction: 0xffc00b31
   215c4:	ldrvs	r2, [r3, -r7, ror #12]!
   215c8:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   215cc:			; <UNDEFINED> instruction: 0x8eb44a87
   215d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   215d4:	add	fp, sp, #28
   215d8:	sub	sp, sp, #940	; 0x3ac
   215dc:	mov	r3, r0
   215e0:	ldr	r0, [r2, #64]	; 0x40
   215e4:	str	r2, [sp, #124]	; 0x7c
   215e8:	adds	r0, r0, r1
   215ec:	str	r0, [r2, #64]	; 0x40
   215f0:	ldr	r0, [r2, #68]	; 0x44
   215f4:	adcs	r0, r0, #0
   215f8:	str	r0, [r2, #68]	; 0x44
   215fc:	ldr	r0, [r2, #72]	; 0x48
   21600:	adcs	r0, r0, #0
   21604:	str	r0, [r2, #72]	; 0x48
   21608:	ldr	r0, [r2, #76]	; 0x4c
   2160c:	adc	r0, r0, #0
   21610:	str	r0, [r2, #76]	; 0x4c
   21614:	bic	r0, r1, #7
   21618:	add	r1, r3, r0
   2161c:	cmp	r1, r3
   21620:	bls	2adc0 <__assert_fail@plt+0x1999c>
   21624:	sub	r0, fp, #160	; 0xa0
   21628:	add	r2, r0, #8
   2162c:	str	r2, [sp, #4]
   21630:	add	r2, r0, #16
   21634:	str	r2, [sp, #440]	; 0x1b8
   21638:	add	r2, r0, #24
   2163c:	str	r2, [sp, #436]	; 0x1b4
   21640:	add	r2, r0, #32
   21644:	str	r2, [fp, #-228]	; 0xffffff1c
   21648:	add	r2, r0, #40	; 0x28
   2164c:	str	r2, [fp, #-232]	; 0xffffff18
   21650:	add	r2, r0, #48	; 0x30
   21654:	str	r2, [fp, #-236]	; 0xffffff14
   21658:	add	r2, r0, #56	; 0x38
   2165c:	str	r2, [fp, #-240]	; 0xffffff10
   21660:	add	r2, r0, #64	; 0x40
   21664:	str	r2, [fp, #-244]	; 0xffffff0c
   21668:	add	r2, r0, #72	; 0x48
   2166c:	str	r2, [sp, #260]	; 0x104
   21670:	add	r2, r0, #80	; 0x50
   21674:	str	r2, [fp, #-248]	; 0xffffff08
   21678:	add	r2, r0, #88	; 0x58
   2167c:	str	r2, [sp, #256]	; 0x100
   21680:	add	r2, r0, #96	; 0x60
   21684:	str	r2, [sp, #432]	; 0x1b0
   21688:	add	r2, r0, #104	; 0x68
   2168c:	str	r2, [fp, #-252]	; 0xffffff04
   21690:	add	r2, r0, #112	; 0x70
   21694:	add	r0, r0, #120	; 0x78
   21698:	str	r0, [sp, #252]	; 0xfc
   2169c:	ldr	r0, [sp, #124]	; 0x7c
   216a0:	str	r2, [sp, #428]	; 0x1ac
   216a4:	mov	r2, r0
   216a8:	ldr	ip, [r0, #60]	; 0x3c
   216ac:	ldr	r5, [r0, #36]	; 0x24
   216b0:	ldr	r8, [r0, #20]
   216b4:	ldr	r6, [r2, #56]!	; 0x38
   216b8:	str	r2, [sp, #32]
   216bc:	ldr	r2, [r0, #52]	; 0x34
   216c0:	str	r2, [sp, #404]	; 0x194
   216c4:	mov	r2, r0
   216c8:	ldr	r4, [r2, #48]!	; 0x30
   216cc:	str	r2, [sp, #28]
   216d0:	ldr	r2, [r0, #44]	; 0x2c
   216d4:	str	r4, [sp, #400]	; 0x190
   216d8:	str	r2, [fp, #-260]	; 0xfffffefc
   216dc:	mov	r2, r0
   216e0:	ldr	r4, [r2, #40]!	; 0x28
   216e4:	str	r2, [sp, #24]
   216e8:	mov	r2, r0
   216ec:	ldr	r7, [r2, #32]!
   216f0:	str	r2, [sp, #20]
   216f4:	ldr	r2, [r0, #28]
   216f8:	str	r7, [fp, #-168]	; 0xffffff58
   216fc:	str	r2, [sp, #120]	; 0x78
   21700:	mov	r2, r0
   21704:	ldr	r7, [r2, #24]!
   21708:	str	r2, [sp, #16]
   2170c:	str	r7, [sp, #116]	; 0x74
   21710:	ldm	r0, {r2, r7}
   21714:	str	r7, [sp, #416]	; 0x1a0
   21718:	str	r1, [sp, #36]	; 0x24
   2171c:	str	r2, [fp, #-256]	; 0xffffff00
   21720:	ldr	r2, [r0, #12]
   21724:	str	r2, [sp, #412]	; 0x19c
   21728:	mov	r2, r0
   2172c:	ldr	r7, [r2, #16]!
   21730:	str	r2, [sp, #12]
   21734:	ldr	r2, [r0, #8]!
   21738:	str	r0, [sp, #8]
   2173c:	str	r7, [sp, #240]	; 0xf0
   21740:	str	r2, [sp, #408]	; 0x198
   21744:	str	r3, [fp, #-164]	; 0xffffff5c
   21748:	str	r6, [sp, #40]	; 0x28
   2174c:	str	ip, [sp, #44]	; 0x2c
   21750:	str	r5, [sp, #444]	; 0x1bc
   21754:	str	r4, [sp, #272]	; 0x110
   21758:	str	r8, [sp, #148]	; 0x94
   2175c:	ldr	r9, [sp, #436]	; 0x1b4
   21760:	ldr	lr, [sp, #256]	; 0x100
   21764:	ldr	ip, [sp, #428]	; 0x1ac
   21768:	ldr	r7, [fp, #-164]	; 0xffffff5c
   2176c:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21770:	ldm	r3, {r0, r1, r2}
   21774:	ldr	r3, [fp, #-164]	; 0xffffff5c
   21778:	rev	r4, r0
   2177c:	rev	r0, r1
   21780:	ldr	r6, [r6, #16]
   21784:	ldr	r7, [r7, #20]
   21788:	ldr	r3, [r3, #12]
   2178c:	str	r0, [sp, #128]	; 0x80
   21790:	str	r4, [sp, #264]	; 0x108
   21794:	rev	r5, r6
   21798:	rev	r6, r7
   2179c:	ldr	r7, [sp, #440]	; 0x1b8
   217a0:	str	r6, [r7]
   217a4:	str	r5, [r7, #4]
   217a8:	ldr	r7, [fp, #-164]	; 0xffffff5c
   217ac:	ldr	r6, [fp, #-164]	; 0xffffff5c
   217b0:	ldr	r7, [r7, #24]
   217b4:	ldr	r6, [r6, #28]
   217b8:	rev	r5, r7
   217bc:	ldr	r7, [fp, #-164]	; 0xffffff5c
   217c0:	rev	r6, r6
   217c4:	str	r6, [r9]
   217c8:	str	r5, [r9, #4]
   217cc:	ldr	r6, [fp, #-164]	; 0xffffff5c
   217d0:	ldr	r7, [r7, #32]
   217d4:	ldr	r6, [r6, #36]	; 0x24
   217d8:	rev	r5, r7
   217dc:	ldr	r7, [fp, #-228]	; 0xffffff1c
   217e0:	rev	r6, r6
   217e4:	str	r6, [r7]
   217e8:	str	r5, [r7, #4]
   217ec:	ldr	r7, [fp, #-164]	; 0xffffff5c
   217f0:	ldr	r6, [fp, #-164]	; 0xffffff5c
   217f4:	ldr	r7, [r7, #40]	; 0x28
   217f8:	ldr	r6, [r6, #44]	; 0x2c
   217fc:	rev	r5, r7
   21800:	ldr	r7, [fp, #-232]	; 0xffffff18
   21804:	rev	r6, r6
   21808:	str	r6, [r7]
   2180c:	str	r5, [r7, #4]
   21810:	ldr	r7, [fp, #-164]	; 0xffffff5c
   21814:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21818:	ldr	r7, [r7, #48]	; 0x30
   2181c:	ldr	r6, [r6, #52]	; 0x34
   21820:	rev	r5, r7
   21824:	ldr	r7, [fp, #-236]	; 0xffffff14
   21828:	rev	r6, r6
   2182c:	str	r6, [r7]
   21830:	str	r5, [r7, #4]
   21834:	ldr	r7, [fp, #-164]	; 0xffffff5c
   21838:	ldr	r6, [fp, #-164]	; 0xffffff5c
   2183c:	ldr	r7, [r7, #56]	; 0x38
   21840:	ldr	r6, [r6, #60]	; 0x3c
   21844:	rev	r5, r7
   21848:	ldr	r7, [fp, #-240]	; 0xffffff10
   2184c:	rev	r6, r6
   21850:	str	r6, [r7]
   21854:	str	r5, [r7, #4]
   21858:	ldr	r7, [fp, #-164]	; 0xffffff5c
   2185c:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21860:	ldr	r7, [r7, #64]	; 0x40
   21864:	ldr	r6, [r6, #68]	; 0x44
   21868:	rev	r5, r7
   2186c:	ldr	r7, [fp, #-244]	; 0xffffff0c
   21870:	rev	r6, r6
   21874:	str	r6, [r7]
   21878:	str	r5, [r7, #4]
   2187c:	ldr	r7, [fp, #-164]	; 0xffffff5c
   21880:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21884:	ldr	r7, [r7, #72]	; 0x48
   21888:	ldr	r6, [r6, #76]	; 0x4c
   2188c:	rev	r5, r7
   21890:	ldr	r7, [sp, #260]	; 0x104
   21894:	rev	r6, r6
   21898:	str	r6, [r7]
   2189c:	str	r5, [r7, #4]
   218a0:	mov	r8, r7
   218a4:	ldr	r7, [fp, #-164]	; 0xffffff5c
   218a8:	ldr	r6, [fp, #-164]	; 0xffffff5c
   218ac:	ldr	r7, [r7, #80]	; 0x50
   218b0:	ldr	r6, [r6, #84]	; 0x54
   218b4:	rev	r5, r7
   218b8:	ldr	r7, [fp, #-248]	; 0xffffff08
   218bc:	rev	r6, r6
   218c0:	str	r6, [r7]
   218c4:	str	r5, [r7, #4]
   218c8:	ldr	r7, [fp, #-164]	; 0xffffff5c
   218cc:	ldr	r6, [fp, #-164]	; 0xffffff5c
   218d0:	ldr	r7, [r7, #88]	; 0x58
   218d4:	ldr	r6, [r6, #92]	; 0x5c
   218d8:	rev	r5, r7
   218dc:	ldr	r7, [fp, #-164]	; 0xffffff5c
   218e0:	rev	r6, r6
   218e4:	str	r6, [lr]
   218e8:	str	r5, [lr, #4]
   218ec:	ldr	r6, [fp, #-164]	; 0xffffff5c
   218f0:	ldr	r7, [r7, #96]	; 0x60
   218f4:	ldr	r6, [r6, #100]	; 0x64
   218f8:	rev	r5, r7
   218fc:	ldr	r7, [sp, #432]	; 0x1b0
   21900:	rev	r6, r6
   21904:	str	r6, [r7]
   21908:	str	r5, [r7, #4]
   2190c:	ldr	r7, [fp, #-164]	; 0xffffff5c
   21910:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21914:	ldr	r7, [r7, #104]	; 0x68
   21918:	ldr	r6, [r6, #108]	; 0x6c
   2191c:	rev	r5, r7
   21920:	ldr	r7, [fp, #-252]	; 0xffffff04
   21924:	rev	r6, r6
   21928:	str	r6, [r7]
   2192c:	ldr	r6, [fp, #-164]	; 0xffffff5c
   21930:	str	r5, [r7, #4]
   21934:	ldr	r7, [fp, #-164]	; 0xffffff5c
   21938:	ldr	r6, [r6, #116]	; 0x74
   2193c:	ldr	r7, [r7, #112]	; 0x70
   21940:	rev	r6, r6
   21944:	rev	r5, r7
   21948:	str	r6, [ip]
   2194c:	rev	r6, r3
   21950:	str	r5, [ip, #4]
   21954:	rev	r5, r2
   21958:	lsl	r7, r6, #24
   2195c:	lsrs	r2, r5, #1
   21960:	str	r6, [sp, #132]	; 0x84
   21964:	rrx	r3, r6
   21968:	str	r5, [sp, #268]	; 0x10c
   2196c:	orr	r7, r7, r5, lsr #8
   21970:	orr	r2, r2, r6, lsl #31
   21974:	eor	r7, r7, r5, lsr #7
   21978:	eor	r2, r7, r2
   2197c:	lsr	r7, r6, #7
   21980:	lsr	r6, r6, #8
   21984:	orr	r7, r7, r5, lsl #25
   21988:	orr	r6, r6, r5, lsl #24
   2198c:	eor	r7, r6, r7
   21990:	eor	r3, r7, r3
   21994:	adds	r0, r3, r0
   21998:	ldr	r3, [fp, #-164]	; 0xffffff5c
   2199c:	adc	r1, r2, r4
   219a0:	ldr	r2, [fp, #-164]	; 0xffffff5c
   219a4:	ldr	r4, [fp, #-228]	; 0xffffff1c
   219a8:	ldr	r3, [r3, #124]	; 0x7c
   219ac:	ldr	r2, [r2, #120]	; 0x78
   219b0:	rev	sl, r3
   219b4:	rev	r3, r2
   219b8:	ldr	r2, [sp, #252]	; 0xfc
   219bc:	str	sl, [sp, #316]	; 0x13c
   219c0:	str	r3, [sp, #472]	; 0x1d8
   219c4:	str	sl, [r2]
   219c8:	str	r3, [r2, #4]
   219cc:	ldrd	r2, [r8]
   219d0:	ldr	r5, [ip, #4]
   219d4:	ldr	r6, [ip]
   219d8:	adds	r0, r0, r2
   219dc:	str	r3, [sp, #296]	; 0x128
   219e0:	str	r2, [sp, #292]	; 0x124
   219e4:	lsl	r2, r6, #13
   219e8:	lsl	r7, r6, #3
   219ec:	str	r6, [sp, #284]	; 0x11c
   219f0:	str	r5, [sp, #448]	; 0x1c0
   219f4:	adc	r1, r1, r3
   219f8:	lsl	r3, r5, #3
   219fc:	orr	r2, r2, r5, lsr #19
   21a00:	orr	r7, r7, r5, lsr #29
   21a04:	orr	r3, r3, r6, lsr #29
   21a08:	eor	r3, r3, r5, lsr #6
   21a0c:	eor	r2, r3, r2
   21a10:	lsr	r3, r6, #6
   21a14:	orr	r3, r3, r5, lsl #26
   21a18:	eor	r3, r7, r3
   21a1c:	lsr	r7, r6, #19
   21a20:	ldr	r6, [r9]
   21a24:	orr	r7, r7, r5, lsl #13
   21a28:	ldr	r5, [r9, #4]
   21a2c:	ldr	r9, [sp, #296]	; 0x128
   21a30:	eor	r3, r3, r7
   21a34:	adds	r7, r0, r3
   21a38:	str	r6, [sp, #160]	; 0xa0
   21a3c:	adc	r3, r1, r2
   21a40:	lsl	r1, r7, #13
   21a44:	lsl	r2, r7, #3
   21a48:	str	r7, [sp, #452]	; 0x1c4
   21a4c:	str	r5, [sp, #164]	; 0xa4
   21a50:	lsl	r0, r3, #3
   21a54:	orr	r1, r1, r3, lsr #19
   21a58:	orr	r2, r2, r3, lsr #29
   21a5c:	str	r3, [sp, #288]	; 0x120
   21a60:	orr	r0, r0, r7, lsr #29
   21a64:	eor	r0, r0, r3, lsr #6
   21a68:	eor	r0, r0, r1
   21a6c:	lsr	r1, r7, #6
   21a70:	orr	r1, r1, r3, lsl #26
   21a74:	eor	r1, r2, r1
   21a78:	lsr	r2, r7, #19
   21a7c:	lsl	r7, r6, #24
   21a80:	orr	r2, r2, r3, lsl #13
   21a84:	orr	r7, r7, r5, lsr #8
   21a88:	eor	r1, r1, r2
   21a8c:	lsrs	r2, r5, #1
   21a90:	eor	r7, r7, r5, lsr #7
   21a94:	rrx	r3, r6
   21a98:	orr	r2, r2, r6, lsl #31
   21a9c:	eor	r2, r7, r2
   21aa0:	lsr	r7, r6, #7
   21aa4:	lsr	r6, r6, #8
   21aa8:	orr	r7, r7, r5, lsl #25
   21aac:	orr	r6, r6, r5, lsl #24
   21ab0:	eor	r7, r6, r7
   21ab4:	ldr	r6, [lr, #4]
   21ab8:	eor	r3, r7, r3
   21abc:	ldr	r7, [sp, #440]	; 0x1b8
   21ac0:	str	r6, [sp, #304]	; 0x130
   21ac4:	ldr	ip, [r7]
   21ac8:	ldr	r8, [r7, #4]
   21acc:	ldr	r7, [lr]
   21ad0:	ldr	lr, [r4]
   21ad4:	ldr	r4, [r4, #4]
   21ad8:	adds	r3, r3, ip
   21adc:	str	r7, [sp, #300]	; 0x12c
   21ae0:	str	r4, [sp, #136]	; 0x88
   21ae4:	str	ip, [sp, #48]	; 0x30
   21ae8:	str	lr, [sp, #56]	; 0x38
   21aec:	str	r8, [sp, #52]	; 0x34
   21af0:	adc	r2, r2, r8
   21af4:	adds	r3, r3, r7
   21af8:	adc	r2, r2, r6
   21afc:	adds	r3, r3, r1
   21b00:	adc	r7, r2, r0
   21b04:	lsl	r1, r3, #13
   21b08:	lsl	r2, r3, #3
   21b0c:	str	r3, [sp, #456]	; 0x1c8
   21b10:	lsl	r0, r7, #3
   21b14:	orr	r1, r1, r7, lsr #19
   21b18:	orr	r2, r2, r7, lsr #29
   21b1c:	str	r7, [fp, #-224]	; 0xffffff20
   21b20:	orr	r0, r0, r3, lsr #29
   21b24:	eor	r0, r0, r7, lsr #6
   21b28:	eor	r0, r0, r1
   21b2c:	lsr	r1, r3, #6
   21b30:	orr	r1, r1, r7, lsl #26
   21b34:	eor	r1, r2, r1
   21b38:	lsr	r2, r3, #19
   21b3c:	orr	r2, r2, r7, lsl #13
   21b40:	eor	r1, r1, r2
   21b44:	ldr	r2, [fp, #-232]	; 0xffffff18
   21b48:	ldr	r6, [r2]
   21b4c:	ldr	r5, [r2, #4]
   21b50:	lsl	r7, r6, #24
   21b54:	lsrs	r2, r5, #1
   21b58:	str	r6, [sp, #168]	; 0xa8
   21b5c:	rrx	r3, r6
   21b60:	str	r5, [sp, #172]	; 0xac
   21b64:	orr	r7, r7, r5, lsr #8
   21b68:	orr	r2, r2, r6, lsl #31
   21b6c:	eor	r7, r7, r5, lsr #7
   21b70:	eor	r2, r7, r2
   21b74:	lsr	r7, r6, #7
   21b78:	lsr	r6, r6, #8
   21b7c:	orr	r7, r7, r5, lsl #25
   21b80:	orr	r6, r6, r5, lsl #24
   21b84:	eor	r7, r6, r7
   21b88:	eor	r3, r7, r3
   21b8c:	adds	r3, r3, lr
   21b90:	adc	r2, r2, r4
   21b94:	ldr	r4, [fp, #-252]	; 0xffffff04
   21b98:	ldr	r7, [r4]
   21b9c:	ldr	r6, [r4, #4]
   21ba0:	adds	r3, r3, r7
   21ba4:	str	r7, [sp, #308]	; 0x134
   21ba8:	str	r6, [sp, #312]	; 0x138
   21bac:	adc	r2, r2, r6
   21bb0:	adds	r3, r3, r1
   21bb4:	adc	r7, r2, r0
   21bb8:	lsl	r1, r3, #13
   21bbc:	lsl	r2, r3, #3
   21bc0:	str	r3, [sp, #460]	; 0x1cc
   21bc4:	lsl	r0, r7, #3
   21bc8:	orr	r1, r1, r7, lsr #19
   21bcc:	orr	r2, r2, r7, lsr #29
   21bd0:	str	r7, [fp, #-220]	; 0xffffff24
   21bd4:	orr	r0, r0, r3, lsr #29
   21bd8:	eor	r0, r0, r7, lsr #6
   21bdc:	eor	r0, r0, r1
   21be0:	lsr	r1, r3, #6
   21be4:	orr	r1, r1, r7, lsl #26
   21be8:	eor	r1, r2, r1
   21bec:	lsr	r2, r3, #19
   21bf0:	orr	r2, r2, r7, lsl #13
   21bf4:	eor	r1, r1, r2
   21bf8:	ldr	r2, [fp, #-240]	; 0xffffff10
   21bfc:	ldr	r5, [r2]
   21c00:	ldr	r4, [r2, #4]
   21c04:	lsl	r7, r5, #24
   21c08:	lsrs	r2, r4, #1
   21c0c:	lsr	r6, r5, #8
   21c10:	str	r4, [sp, #188]	; 0xbc
   21c14:	rrx	r3, r5
   21c18:	str	r5, [sp, #184]	; 0xb8
   21c1c:	orr	r7, r7, r4, lsr #8
   21c20:	orr	r6, r6, r4, lsl #24
   21c24:	orr	r2, r2, r5, lsl #31
   21c28:	eor	r7, r7, r4, lsr #7
   21c2c:	eor	r2, r7, r2
   21c30:	lsr	r7, r5, #7
   21c34:	lsl	r5, sl, #3
   21c38:	orr	r7, r7, r4, lsl #25
   21c3c:	ldr	r4, [fp, #-236]	; 0xffffff14
   21c40:	eor	r7, r6, r7
   21c44:	eor	r3, r7, r3
   21c48:	ldr	r7, [r4]
   21c4c:	ldr	r6, [r4, #4]
   21c50:	ldr	r4, [sp, #472]	; 0x1d8
   21c54:	adds	r3, r3, r7
   21c58:	str	r7, [sp, #140]	; 0x8c
   21c5c:	str	r6, [sp, #144]	; 0x90
   21c60:	orr	r5, r5, r4, lsr #29
   21c64:	adc	r2, r2, r6
   21c68:	adds	r3, r3, sl
   21c6c:	lsr	r6, ip, #8
   21c70:	adc	r2, r2, r4
   21c74:	adds	r3, r3, r1
   21c78:	orr	r6, r6, r8, lsl #24
   21c7c:	adc	r7, r2, r0
   21c80:	lsl	r1, r3, #13
   21c84:	lsl	r2, r3, #3
   21c88:	str	r3, [sp, #468]	; 0x1d4
   21c8c:	lsl	r0, r7, #3
   21c90:	orr	r1, r1, r7, lsr #19
   21c94:	orr	r2, r2, r7, lsr #29
   21c98:	str	r7, [sp, #464]	; 0x1d0
   21c9c:	orr	r0, r0, r3, lsr #29
   21ca0:	eor	r0, r0, r7, lsr #6
   21ca4:	eor	r0, r0, r1
   21ca8:	lsr	r1, r3, #6
   21cac:	orr	r1, r1, r7, lsl #26
   21cb0:	eor	r1, r2, r1
   21cb4:	lsr	r2, r3, #19
   21cb8:	orr	r2, r2, r7, lsl #13
   21cbc:	lsl	r7, ip, #24
   21cc0:	orr	r7, r7, r8, lsr #8
   21cc4:	eor	r1, r1, r2
   21cc8:	lsrs	r2, r8, #1
   21ccc:	rrx	r3, ip
   21cd0:	eor	r7, r7, r8, lsr #7
   21cd4:	orr	r2, r2, ip, lsl #31
   21cd8:	eor	r2, r7, r2
   21cdc:	lsr	r7, ip, #7
   21ce0:	orr	r7, r7, r8, lsl #25
   21ce4:	eor	r7, r6, r7
   21ce8:	eor	r3, r7, r3
   21cec:	ldr	r7, [sp, #132]	; 0x84
   21cf0:	adds	r3, r3, r7
   21cf4:	ldr	r7, [sp, #268]	; 0x10c
   21cf8:	adc	r2, r2, r7
   21cfc:	ldr	r7, [fp, #-248]	; 0xffffff08
   21d00:	ldr	r6, [r7, #4]
   21d04:	ldr	r7, [r7]
   21d08:	adds	r3, r3, r7
   21d0c:	str	r6, [sp, #280]	; 0x118
   21d10:	str	r7, [sp, #276]	; 0x114
   21d14:	lsl	r7, sl, #13
   21d18:	adc	r2, r2, r6
   21d1c:	lsl	r6, r4, #3
   21d20:	orr	r7, r7, r4, lsr #19
   21d24:	orr	r6, r6, sl, lsr #29
   21d28:	eor	r6, r6, r4, lsr #6
   21d2c:	eor	r7, r6, r7
   21d30:	lsr	r6, sl, #6
   21d34:	orr	r6, r6, r4, lsl #26
   21d38:	eor	r6, r5, r6
   21d3c:	lsr	r5, sl, #19
   21d40:	ldr	sl, [sp, #292]	; 0x124
   21d44:	orr	r5, r5, r4, lsl #13
   21d48:	eor	r6, r6, r5
   21d4c:	adds	r4, r3, r6
   21d50:	lsr	r6, sl, #8
   21d54:	adc	r5, r2, r7
   21d58:	lsl	r7, sl, #24
   21d5c:	lsrs	r2, r9, #1
   21d60:	orr	r6, r6, r9, lsl #24
   21d64:	rrx	r3, sl
   21d68:	str	r4, [sp, #324]	; 0x144
   21d6c:	orr	r7, r7, r9, lsr #8
   21d70:	str	r5, [sp, #320]	; 0x140
   21d74:	orr	r2, r2, sl, lsl #31
   21d78:	eor	r7, r7, r9, lsr #7
   21d7c:	eor	r2, r7, r2
   21d80:	lsr	r7, sl, #7
   21d84:	orr	r7, r7, r9, lsl #25
   21d88:	eor	r7, r6, r7
   21d8c:	eor	r3, r7, r3
   21d90:	ldr	r7, [fp, #-244]	; 0xffffff0c
   21d94:	ldr	r6, [r7, #4]
   21d98:	ldr	r7, [r7]
   21d9c:	adds	r3, r3, r7
   21da0:	str	r7, [sp, #152]	; 0x98
   21da4:	str	r6, [sp, #156]	; 0x9c
   21da8:	adc	r2, r2, r6
   21dac:	adds	r3, r3, r4
   21db0:	adc	r2, r2, r5
   21db4:	adds	r3, r3, r1
   21db8:	adc	r7, r2, r0
   21dbc:	lsl	r1, r3, #13
   21dc0:	lsl	r2, r3, #3
   21dc4:	str	r3, [sp, #476]	; 0x1dc
   21dc8:	lsl	r0, r7, #3
   21dcc:	orr	r1, r1, r7, lsr #19
   21dd0:	orr	r2, r2, r7, lsr #29
   21dd4:	str	r7, [fp, #-216]	; 0xffffff28
   21dd8:	orr	r0, r0, r3, lsr #29
   21ddc:	eor	r0, r0, r7, lsr #6
   21de0:	eor	r0, r0, r1
   21de4:	lsr	r1, r3, #6
   21de8:	orr	r1, r1, r7, lsl #26
   21dec:	str	r0, [fp, #-172]	; 0xffffff54
   21df0:	mov	r0, lr
   21df4:	ldr	r0, [sp, #160]	; 0xa0
   21df8:	eor	r1, r2, r1
   21dfc:	lsr	r2, r3, #19
   21e00:	lsl	r3, r4, #13
   21e04:	orr	r2, r2, r7, lsl #13
   21e08:	orr	r3, r3, r5, lsr #19
   21e0c:	lsl	r7, r4, #3
   21e10:	orr	r7, r7, r5, lsr #29
   21e14:	eor	ip, r1, r2
   21e18:	lsl	r2, r5, #3
   21e1c:	ldr	r1, [sp, #136]	; 0x88
   21e20:	orr	r2, r2, r4, lsr #29
   21e24:	eor	r2, r2, r5, lsr #6
   21e28:	eor	r2, r2, r3
   21e2c:	lsr	r3, r4, #6
   21e30:	orr	r3, r3, r5, lsl #26
   21e34:	eor	r3, r7, r3
   21e38:	lsr	r7, r4, #19
   21e3c:	lsr	r4, lr, #8
   21e40:	orr	r7, r7, r5, lsl #13
   21e44:	lsl	r5, lr, #24
   21e48:	orr	r4, r4, r1, lsl #24
   21e4c:	orr	r5, r5, r1, lsr #8
   21e50:	eor	r3, r3, r7
   21e54:	lsrs	r7, r1, #1
   21e58:	rrx	r6, lr
   21e5c:	eor	r5, r5, r1, lsr #7
   21e60:	orr	r7, r7, lr, lsl #31
   21e64:	eor	r7, r5, r7
   21e68:	lsr	r5, lr, #7
   21e6c:	orr	r5, r5, r1, lsl #25
   21e70:	eor	r5, r4, r5
   21e74:	ldr	r4, [sp, #304]	; 0x130
   21e78:	eor	r6, r5, r6
   21e7c:	ldr	r5, [sp, #300]	; 0x12c
   21e80:	adds	r6, r6, r0
   21e84:	ldr	r0, [sp, #164]	; 0xa4
   21e88:	adc	r7, r7, r0
   21e8c:	ldr	r0, [sp, #432]	; 0x1b0
   21e90:	ldr	lr, [r0]
   21e94:	ldr	sl, [r0, #4]
   21e98:	ldr	r0, [sp, #276]	; 0x114
   21e9c:	adds	r6, r6, lr
   21ea0:	str	sl, [sp, #180]	; 0xb4
   21ea4:	str	lr, [sp, #176]	; 0xb0
   21ea8:	adc	r7, r7, sl
   21eac:	adds	r8, r6, r3
   21eb0:	lsr	r6, r5, #8
   21eb4:	adc	r9, r7, r2
   21eb8:	lsl	r7, r5, #24
   21ebc:	lsrs	r2, r4, #1
   21ec0:	orr	r6, r6, r4, lsl #24
   21ec4:	rrx	r3, r5
   21ec8:	str	r8, [fp, #-480]	; 0xfffffe20
   21ecc:	orr	r7, r7, r4, lsr #8
   21ed0:	str	r9, [sp, #484]	; 0x1e4
   21ed4:	orr	r2, r2, r5, lsl #31
   21ed8:	eor	r7, r7, r4, lsr #7
   21edc:	eor	r2, r7, r2
   21ee0:	lsr	r7, r5, #7
   21ee4:	orr	r7, r7, r4, lsl #25
   21ee8:	eor	r7, r6, r7
   21eec:	eor	r3, r7, r3
   21ef0:	adds	r3, r3, r0
   21ef4:	ldr	r0, [sp, #280]	; 0x118
   21ef8:	adc	r2, r2, r0
   21efc:	ldr	r0, [fp, #-172]	; 0xffffff54
   21f00:	adds	r3, r3, r8
   21f04:	adc	r2, r2, r9
   21f08:	adds	r3, r3, ip
   21f0c:	lsl	r1, r3, #13
   21f10:	str	r3, [sp, #480]	; 0x1e0
   21f14:	adc	r7, r2, r0
   21f18:	lsl	r2, r3, #3
   21f1c:	lsl	r0, r7, #3
   21f20:	orr	r1, r1, r7, lsr #19
   21f24:	orr	r2, r2, r7, lsr #29
   21f28:	str	r7, [fp, #-212]	; 0xffffff2c
   21f2c:	orr	r0, r0, r3, lsr #29
   21f30:	eor	r0, r0, r7, lsr #6
   21f34:	eor	r0, r0, r1
   21f38:	lsr	r1, r3, #6
   21f3c:	orr	r1, r1, r7, lsl #26
   21f40:	str	r0, [fp, #-172]	; 0xffffff54
   21f44:	mov	r0, r9
   21f48:	eor	r1, r2, r1
   21f4c:	lsr	r2, r3, #19
   21f50:	lsl	r3, r8, #13
   21f54:	orr	r2, r2, r7, lsl #13
   21f58:	orr	r3, r3, r9, lsr #19
   21f5c:	lsl	r7, r8, #3
   21f60:	orr	r7, r7, r0, lsr #29
   21f64:	eor	r1, r1, r2
   21f68:	lsl	r2, r9, #3
   21f6c:	orr	r2, r2, r8, lsr #29
   21f70:	eor	r2, r2, r9, lsr #6
   21f74:	eor	r9, r2, r3
   21f78:	lsr	r3, r8, #6
   21f7c:	ldr	r2, [sp, #144]	; 0x90
   21f80:	orr	r3, r3, r0, lsl #26
   21f84:	eor	r3, r7, r3
   21f88:	lsr	r7, r8, #19
   21f8c:	ldr	r8, [sp, #284]	; 0x11c
   21f90:	orr	r7, r7, r0, lsl #13
   21f94:	ldr	r0, [sp, #140]	; 0x8c
   21f98:	eor	r3, r3, r7
   21f9c:	lsrs	r7, r2, #1
   21fa0:	lsl	r5, r0, #24
   21fa4:	orr	r7, r7, r0, lsl #31
   21fa8:	lsr	r4, r0, #8
   21fac:	rrx	r6, r0
   21fb0:	orr	r5, r5, r2, lsr #8
   21fb4:	orr	r4, r4, r2, lsl #24
   21fb8:	eor	r5, r5, r2, lsr #7
   21fbc:	eor	r7, r5, r7
   21fc0:	lsr	r5, r0, #7
   21fc4:	ldr	r0, [sp, #168]	; 0xa8
   21fc8:	orr	r5, r5, r2, lsl #25
   21fcc:	eor	r5, r4, r5
   21fd0:	ldr	r4, [sp, #308]	; 0x134
   21fd4:	eor	r6, r5, r6
   21fd8:	ldr	r5, [sp, #312]	; 0x138
   21fdc:	adds	r6, r6, r0
   21fe0:	ldr	r0, [sp, #172]	; 0xac
   21fe4:	adc	r7, r7, r0
   21fe8:	ldr	r0, [sp, #448]	; 0x1c0
   21fec:	adds	r6, r6, r8
   21ff0:	adc	r7, r7, r0
   21ff4:	adds	ip, r6, r3
   21ff8:	lsr	r6, r4, #8
   21ffc:	ldr	r0, [fp, #-172]	; 0xffffff54
   22000:	adc	r9, r7, r9
   22004:	lsl	r7, r4, #24
   22008:	lsrs	r2, r5, #1
   2200c:	orr	r6, r6, r5, lsl #24
   22010:	rrx	r3, r4
   22014:	str	ip, [fp, #-468]	; 0xfffffe2c
   22018:	orr	r7, r7, r5, lsr #8
   2201c:	str	r9, [fp, #-472]	; 0xfffffe28
   22020:	orr	r2, r2, r4, lsl #31
   22024:	eor	r7, r7, r5, lsr #7
   22028:	eor	r2, r7, r2
   2202c:	lsr	r7, r4, #7
   22030:	ldr	r4, [sp, #152]	; 0x98
   22034:	orr	r7, r7, r5, lsl #25
   22038:	eor	r7, r6, r7
   2203c:	mov	r6, ip
   22040:	eor	r3, r7, r3
   22044:	lsl	r5, r4, #24
   22048:	adds	r3, r3, lr
   2204c:	ldr	lr, [sp, #472]	; 0x1d8
   22050:	adc	r2, r2, sl
   22054:	adds	r3, r3, ip
   22058:	ldr	sl, [sp, #156]	; 0x9c
   2205c:	adc	r2, r2, r9
   22060:	adds	r3, r3, r1
   22064:	adc	r7, r2, r0
   22068:	lsl	r1, r3, #13
   2206c:	lsl	r2, r3, #3
   22070:	str	r3, [fp, #-476]	; 0xfffffe24
   22074:	lsl	r0, r7, #3
   22078:	orr	r1, r1, r7, lsr #19
   2207c:	orr	r2, r2, r7, lsr #29
   22080:	str	r7, [fp, #-208]	; 0xffffff30
   22084:	orr	r0, r0, r3, lsr #29
   22088:	orr	r5, r5, sl, lsr #8
   2208c:	eor	r0, r0, r7, lsr #6
   22090:	eor	r5, r5, sl, lsr #7
   22094:	eor	r0, r0, r1
   22098:	lsr	r1, r3, #6
   2209c:	orr	r1, r1, r7, lsl #26
   220a0:	eor	r1, r2, r1
   220a4:	lsr	r2, r3, #19
   220a8:	lsl	r3, ip, #13
   220ac:	orr	r2, r2, r7, lsl #13
   220b0:	orr	r3, r3, r9, lsr #19
   220b4:	lsl	r7, r6, #3
   220b8:	orr	r7, r7, r9, lsr #29
   220bc:	eor	r1, r1, r2
   220c0:	lsl	r2, r9, #3
   220c4:	orr	r2, r2, ip, lsr #29
   220c8:	eor	r2, r2, r9, lsr #6
   220cc:	eor	ip, r2, r3
   220d0:	lsr	r3, r6, #6
   220d4:	ldr	r2, [sp, #452]	; 0x1c4
   220d8:	orr	r3, r3, r9, lsl #26
   220dc:	eor	r3, r7, r3
   220e0:	lsr	r7, r6, #19
   220e4:	orr	r7, r7, r9, lsl #13
   220e8:	ldr	r9, [sp, #456]	; 0x1c8
   220ec:	eor	r3, r3, r7
   220f0:	lsrs	r7, sl, #1
   220f4:	rrx	r6, r4
   220f8:	orr	r7, r7, r4, lsl #31
   220fc:	eor	r7, r5, r7
   22100:	lsr	r5, r4, #7
   22104:	lsr	r4, r4, #8
   22108:	orr	r5, r5, sl, lsl #25
   2210c:	orr	r4, r4, sl, lsl #24
   22110:	ldr	sl, [sp, #288]	; 0x120
   22114:	eor	r5, r4, r5
   22118:	ldr	r4, [sp, #184]	; 0xb8
   2211c:	eor	r6, r5, r6
   22120:	adds	r6, r6, r4
   22124:	ldr	r4, [sp, #188]	; 0xbc
   22128:	adc	r7, r7, r4
   2212c:	adds	r6, r6, r2
   22130:	adc	r7, r7, sl
   22134:	adds	r4, r6, r3
   22138:	adc	r5, r7, ip
   2213c:	ldr	ip, [sp, #316]	; 0x13c
   22140:	lsrs	r2, lr, #1
   22144:	str	r4, [fp, #-456]	; 0xfffffe38
   22148:	str	r5, [fp, #-460]	; 0xfffffe34
   2214c:	lsl	r7, ip, #24
   22150:	orr	r2, r2, ip, lsl #31
   22154:	lsr	r6, ip, #8
   22158:	rrx	r3, ip
   2215c:	orr	r7, r7, lr, lsr #8
   22160:	orr	r6, r6, lr, lsl #24
   22164:	eor	r7, r7, lr, lsr #7
   22168:	eor	r2, r7, r2
   2216c:	lsr	r7, ip, #7
   22170:	orr	r7, r7, lr, lsl #25
   22174:	eor	r7, r6, r7
   22178:	eor	r3, r7, r3
   2217c:	ldr	r7, [sp, #448]	; 0x1c0
   22180:	adds	r3, r3, r8
   22184:	ldr	r8, [sp, #320]	; 0x140
   22188:	adc	r2, r2, r7
   2218c:	adds	r3, r3, r4
   22190:	adc	r2, r2, r5
   22194:	adds	r3, r3, r1
   22198:	adc	r7, r2, r0
   2219c:	lsl	r1, r3, #13
   221a0:	lsl	r2, r3, #3
   221a4:	str	r3, [fp, #-204]	; 0xffffff34
   221a8:	lsl	r0, r7, #3
   221ac:	orr	r1, r1, r7, lsr #19
   221b0:	orr	r2, r2, r7, lsr #29
   221b4:	str	r7, [fp, #-464]	; 0xfffffe30
   221b8:	orr	r0, r0, r3, lsr #29
   221bc:	eor	r0, r0, r7, lsr #6
   221c0:	eor	lr, r0, r1
   221c4:	lsr	r1, r3, #6
   221c8:	ldr	r0, [sp, #280]	; 0x118
   221cc:	orr	r1, r1, r7, lsl #26
   221d0:	eor	r1, r2, r1
   221d4:	lsr	r2, r3, #19
   221d8:	lsl	r3, r4, #13
   221dc:	orr	r2, r2, r7, lsl #13
   221e0:	orr	r3, r3, r5, lsr #19
   221e4:	lsl	r7, r4, #3
   221e8:	orr	r7, r7, r5, lsr #29
   221ec:	eor	r1, r1, r2
   221f0:	lsl	r2, r5, #3
   221f4:	orr	r2, r2, r4, lsr #29
   221f8:	eor	r2, r2, r5, lsr #6
   221fc:	eor	ip, r2, r3
   22200:	lsr	r3, r4, #6
   22204:	ldr	r2, [sp, #276]	; 0x114
   22208:	orr	r3, r3, r5, lsl #26
   2220c:	eor	r3, r7, r3
   22210:	lsr	r7, r4, #19
   22214:	orr	r7, r7, r5, lsl #13
   22218:	lsl	r5, r2, #24
   2221c:	lsr	r4, r2, #8
   22220:	orr	r5, r5, r0, lsr #8
   22224:	orr	r4, r4, r0, lsl #24
   22228:	eor	r3, r3, r7
   2222c:	lsrs	r7, r0, #1
   22230:	rrx	r6, r2
   22234:	eor	r5, r5, r0, lsr #7
   22238:	orr	r7, r7, r2, lsl #31
   2223c:	eor	r7, r5, r7
   22240:	lsr	r5, r2, #7
   22244:	orr	r5, r5, r0, lsl #25
   22248:	ldr	r0, [sp, #292]	; 0x124
   2224c:	eor	r5, r4, r5
   22250:	eor	r6, r5, r6
   22254:	adds	r6, r6, r0
   22258:	ldr	r0, [sp, #296]	; 0x128
   2225c:	adc	r7, r7, r0
   22260:	ldr	r0, [fp, #-224]	; 0xffffff20
   22264:	adds	r6, r6, r9
   22268:	adc	r7, r7, r0
   2226c:	adds	r4, r6, r3
   22270:	ldr	r6, [sp, #324]	; 0x144
   22274:	ldr	r0, [sp, #452]	; 0x1c4
   22278:	adc	r5, r7, ip
   2227c:	lsrs	r3, r8, #1
   22280:	str	r4, [fp, #-448]	; 0xfffffe40
   22284:	str	r5, [fp, #-452]	; 0xfffffe3c
   22288:	lsl	r2, r6, #24
   2228c:	orr	r3, r3, r6, lsl #31
   22290:	rrx	r7, r6
   22294:	orr	r2, r2, r8, lsr #8
   22298:	eor	r2, r2, r8, lsr #7
   2229c:	eor	r2, r2, r3
   222a0:	lsr	r3, r6, #7
   222a4:	lsr	r6, r6, #8
   222a8:	orr	r3, r3, r8, lsl #25
   222ac:	orr	r6, r6, r8, lsl #24
   222b0:	eor	r3, r6, r3
   222b4:	eor	r3, r3, r7
   222b8:	adds	r3, r3, r0
   222bc:	adc	r2, r2, sl
   222c0:	adds	r3, r3, r4
   222c4:	ldr	sl, [sp, #460]	; 0x1cc
   222c8:	adc	r2, r2, r5
   222cc:	adds	r3, r3, r1
   222d0:	adc	r7, r2, lr
   222d4:	lsl	r1, r3, #13
   222d8:	lsl	r2, r3, #3
   222dc:	str	r3, [sp, #332]	; 0x14c
   222e0:	lsl	r0, r7, #3
   222e4:	orr	r1, r1, r7, lsr #19
   222e8:	orr	r2, r2, r7, lsr #29
   222ec:	str	r7, [sp, #328]	; 0x148
   222f0:	orr	r0, r0, r3, lsr #29
   222f4:	eor	r0, r0, r7, lsr #6
   222f8:	eor	r8, r0, r1
   222fc:	lsr	r1, r3, #6
   22300:	ldr	r0, [sp, #180]	; 0xb4
   22304:	orr	r1, r1, r7, lsl #26
   22308:	eor	r1, r2, r1
   2230c:	lsr	r2, r3, #19
   22310:	lsl	r3, r4, #13
   22314:	orr	r2, r2, r7, lsl #13
   22318:	orr	r3, r3, r5, lsr #19
   2231c:	lsl	r7, r4, #3
   22320:	orr	r7, r7, r5, lsr #29
   22324:	eor	r1, r1, r2
   22328:	lsl	r2, r5, #3
   2232c:	orr	r2, r2, r4, lsr #29
   22330:	eor	r2, r2, r5, lsr #6
   22334:	eor	lr, r2, r3
   22338:	lsr	r3, r4, #6
   2233c:	ldr	r2, [sp, #176]	; 0xb0
   22340:	orr	r3, r3, r5, lsl #26
   22344:	eor	r3, r7, r3
   22348:	lsr	r7, r4, #19
   2234c:	orr	r7, r7, r5, lsl #13
   22350:	lsl	r5, r2, #24
   22354:	lsr	r4, r2, #8
   22358:	orr	r5, r5, r0, lsr #8
   2235c:	orr	r4, r4, r0, lsl #24
   22360:	eor	r3, r3, r7
   22364:	lsrs	r7, r0, #1
   22368:	rrx	r6, r2
   2236c:	eor	r5, r5, r0, lsr #7
   22370:	orr	r7, r7, r2, lsl #31
   22374:	eor	r7, r5, r7
   22378:	lsr	r5, r2, #7
   2237c:	orr	r5, r5, r0, lsl #25
   22380:	ldr	r0, [sp, #300]	; 0x12c
   22384:	eor	r5, r4, r5
   22388:	ldr	r4, [sp, #484]	; 0x1e4
   2238c:	eor	r6, r5, r6
   22390:	ldr	r5, [fp, #-480]	; 0xfffffe20
   22394:	adds	r6, r6, r0
   22398:	ldr	r0, [sp, #304]	; 0x130
   2239c:	lsl	r2, r5, #24
   223a0:	adc	r7, r7, r0
   223a4:	ldr	r0, [fp, #-220]	; 0xffffff24
   223a8:	adds	r6, r6, sl
   223ac:	orr	r2, r2, r4, lsr #8
   223b0:	eor	r2, r2, r4, lsr #7
   223b4:	adc	r7, r7, r0
   223b8:	adds	ip, r6, r3
   223bc:	lsr	r6, r5, #8
   223c0:	ldr	r0, [fp, #-224]	; 0xffffff20
   223c4:	adc	lr, r7, lr
   223c8:	lsrs	r3, r4, #1
   223cc:	orr	r6, r6, r4, lsl #24
   223d0:	rrx	r7, r5
   223d4:	str	ip, [fp, #-436]	; 0xfffffe4c
   223d8:	str	lr, [fp, #-440]	; 0xfffffe48
   223dc:	orr	r3, r3, r5, lsl #31
   223e0:	eor	r2, r2, r3
   223e4:	lsr	r3, r5, #7
   223e8:	orr	r3, r3, r4, lsl #25
   223ec:	eor	r3, r6, r3
   223f0:	eor	r3, r3, r7
   223f4:	adds	r3, r3, r9
   223f8:	ldr	r9, [fp, #-472]	; 0xfffffe28
   223fc:	adc	r2, r2, r0
   22400:	adds	r3, r3, ip
   22404:	adc	r2, r2, lr
   22408:	adds	r3, r3, r1
   2240c:	adc	r7, r2, r8
   22410:	lsl	r1, r3, #13
   22414:	lsl	r2, r3, #3
   22418:	str	r3, [fp, #-444]	; 0xfffffe44
   2241c:	lsl	r0, r7, #3
   22420:	orr	r1, r1, r7, lsr #19
   22424:	orr	r2, r2, r7, lsr #29
   22428:	str	r7, [fp, #-200]	; 0xffffff38
   2242c:	orr	r0, r0, r3, lsr #29
   22430:	eor	r0, r0, r7, lsr #6
   22434:	eor	r0, r0, r1
   22438:	lsr	r1, r3, #6
   2243c:	orr	r1, r1, r7, lsl #26
   22440:	str	r0, [fp, #-172]	; 0xffffff54
   22444:	ldr	r0, [sp, #448]	; 0x1c0
   22448:	eor	r1, r2, r1
   2244c:	lsr	r2, r3, #19
   22450:	lsl	r3, ip, #13
   22454:	orr	r2, r2, r7, lsl #13
   22458:	orr	r3, r3, lr, lsr #19
   2245c:	lsl	r7, ip, #3
   22460:	orr	r7, r7, lr, lsr #29
   22464:	eor	r1, r1, r2
   22468:	lsl	r2, lr, #3
   2246c:	orr	r2, r2, ip, lsr #29
   22470:	eor	r2, r2, lr, lsr #6
   22474:	eor	r8, r2, r3
   22478:	lsr	r3, ip, #6
   2247c:	ldr	r2, [sp, #284]	; 0x11c
   22480:	orr	r3, r3, lr, lsl #26
   22484:	eor	r3, r7, r3
   22488:	lsr	r7, ip, #19
   2248c:	ldr	ip, [sp, #468]	; 0x1d4
   22490:	orr	r7, r7, lr, lsl #13
   22494:	lsl	r5, r2, #24
   22498:	lsr	r4, r2, #8
   2249c:	ldr	lr, [sp, #464]	; 0x1d0
   224a0:	orr	r5, r5, r0, lsr #8
   224a4:	orr	r4, r4, r0, lsl #24
   224a8:	eor	r3, r3, r7
   224ac:	lsrs	r7, r0, #1
   224b0:	rrx	r6, r2
   224b4:	eor	r5, r5, r0, lsr #7
   224b8:	orr	r7, r7, r2, lsl #31
   224bc:	eor	r7, r5, r7
   224c0:	lsr	r5, r2, #7
   224c4:	ldr	r2, [sp, #308]	; 0x134
   224c8:	orr	r5, r5, r0, lsl #25
   224cc:	ldr	r0, [fp, #-220]	; 0xffffff24
   224d0:	eor	r5, r4, r5
   224d4:	ldr	r4, [fp, #-468]	; 0xfffffe2c
   224d8:	eor	r6, r5, r6
   224dc:	adds	r6, r6, r2
   224e0:	ldr	r2, [sp, #312]	; 0x138
   224e4:	adc	r7, r7, r2
   224e8:	adds	r6, r6, ip
   224ec:	lsl	r2, r4, #24
   224f0:	adc	r7, r7, lr
   224f4:	adds	r5, r6, r3
   224f8:	orr	r2, r2, r9, lsr #8
   224fc:	lsr	r6, r4, #8
   22500:	adc	r8, r7, r8
   22504:	lsrs	r3, r9, #1
   22508:	orr	r6, r6, r9, lsl #24
   2250c:	rrx	r7, r4
   22510:	str	r5, [fp, #-420]	; 0xfffffe5c
   22514:	eor	r2, r2, r9, lsr #7
   22518:	str	r8, [fp, #-424]	; 0xfffffe58
   2251c:	orr	r3, r3, r4, lsl #31
   22520:	eor	r2, r2, r3
   22524:	lsr	r3, r4, #7
   22528:	orr	r3, r3, r9, lsl #25
   2252c:	eor	r3, r6, r3
   22530:	eor	r3, r3, r7
   22534:	lsl	r7, r5, #3
   22538:	adds	r3, r3, sl
   2253c:	orr	r7, r7, r8, lsr #29
   22540:	ldr	sl, [fp, #-460]	; 0xfffffe34
   22544:	adc	r2, r2, r0
   22548:	ldr	r0, [fp, #-172]	; 0xffffff54
   2254c:	adds	r3, r3, r5
   22550:	adc	r2, r2, r8
   22554:	adds	r3, r3, r1
   22558:	lsl	r1, r3, #13
   2255c:	str	r3, [fp, #-428]	; 0xfffffe54
   22560:	adc	r4, r2, r0
   22564:	lsl	r2, r3, #3
   22568:	lsl	r0, r4, #3
   2256c:	orr	r1, r1, r4, lsr #19
   22570:	orr	r2, r2, r4, lsr #29
   22574:	str	r4, [fp, #-432]	; 0xfffffe50
   22578:	orr	r0, r0, r3, lsr #29
   2257c:	eor	r0, r0, r4, lsr #6
   22580:	eor	r0, r0, r1
   22584:	lsr	r1, r3, #6
   22588:	orr	r1, r1, r4, lsl #26
   2258c:	str	r0, [fp, #-172]	; 0xffffff54
   22590:	ldr	r0, [sp, #288]	; 0x120
   22594:	eor	r1, r2, r1
   22598:	lsr	r2, r3, #19
   2259c:	lsl	r3, r5, #13
   225a0:	orr	r2, r2, r4, lsl #13
   225a4:	orr	r3, r3, r8, lsr #19
   225a8:	lsrs	r6, r0, #1
   225ac:	eor	r1, r1, r2
   225b0:	lsl	r2, r8, #3
   225b4:	orr	r2, r2, r5, lsr #29
   225b8:	eor	r2, r2, r8, lsr #6
   225bc:	eor	r9, r2, r3
   225c0:	lsr	r3, r5, #6
   225c4:	ldr	r2, [sp, #452]	; 0x1c4
   225c8:	orr	r3, r3, r8, lsl #26
   225cc:	eor	r3, r7, r3
   225d0:	lsr	r7, r5, #19
   225d4:	orr	r7, r7, r8, lsl #13
   225d8:	orr	r6, r6, r2, lsl #31
   225dc:	lsr	r4, r2, #8
   225e0:	rrx	r5, r2
   225e4:	ldr	r8, [sp, #476]	; 0x1dc
   225e8:	orr	r4, r4, r0, lsl #24
   225ec:	eor	r3, r3, r7
   225f0:	lsl	r7, r2, #24
   225f4:	orr	r7, r7, r0, lsr #8
   225f8:	eor	r7, r7, r0, lsr #7
   225fc:	eor	r7, r7, r6
   22600:	lsr	r6, r2, #7
   22604:	ldr	r2, [sp, #316]	; 0x13c
   22608:	orr	r6, r6, r0, lsl #25
   2260c:	ldr	r0, [fp, #-216]	; 0xffffff28
   22610:	eor	r6, r4, r6
   22614:	ldr	r4, [fp, #-456]	; 0xfffffe38
   22618:	eor	r6, r6, r5
   2261c:	adds	r6, r6, r2
   22620:	ldr	r2, [sp, #472]	; 0x1d8
   22624:	adc	r7, r7, r2
   22628:	adds	r6, r6, r8
   2262c:	lsl	r2, r4, #24
   22630:	adc	r7, r7, r0
   22634:	adds	r5, r6, r3
   22638:	orr	r2, r2, sl, lsr #8
   2263c:	lsr	r6, r4, #8
   22640:	ldr	r0, [fp, #-172]	; 0xffffff54
   22644:	adc	r9, r7, r9
   22648:	lsrs	r3, sl, #1
   2264c:	orr	r6, r6, sl, lsl #24
   22650:	rrx	r7, r4
   22654:	str	r5, [fp, #-400]	; 0xfffffe70
   22658:	eor	r2, r2, sl, lsr #7
   2265c:	str	r9, [fp, #-404]	; 0xfffffe6c
   22660:	orr	r3, r3, r4, lsl #31
   22664:	eor	r2, r2, r3
   22668:	lsr	r3, r4, #7
   2266c:	ldr	r4, [fp, #-224]	; 0xffffff20
   22670:	orr	r3, r3, sl, lsl #25
   22674:	eor	r3, r6, r3
   22678:	eor	r3, r3, r7
   2267c:	adds	r3, r3, ip
   22680:	ldr	ip, [fp, #-452]	; 0xfffffe3c
   22684:	adc	r2, r2, lr
   22688:	adds	r3, r3, r5
   2268c:	adc	r2, r2, r9
   22690:	adds	r3, r3, r1
   22694:	adc	r7, r2, r0
   22698:	lsl	r1, r3, #13
   2269c:	lsl	r2, r3, #3
   226a0:	str	r3, [fp, #-408]	; 0xfffffe68
   226a4:	lsrs	r6, r4, #1
   226a8:	lsl	r0, r7, #3
   226ac:	orr	r1, r1, r7, lsr #19
   226b0:	orr	r2, r2, r7, lsr #29
   226b4:	str	r7, [fp, #-196]	; 0xffffff3c
   226b8:	orr	r0, r0, r3, lsr #29
   226bc:	eor	r0, r0, r7, lsr #6
   226c0:	eor	sl, r0, r1
   226c4:	lsr	r1, r3, #6
   226c8:	mov	r0, r4
   226cc:	orr	r1, r1, r7, lsl #26
   226d0:	eor	r1, r2, r1
   226d4:	lsr	r2, r3, #19
   226d8:	lsl	r3, r5, #13
   226dc:	orr	r2, r2, r7, lsl #13
   226e0:	orr	r3, r3, r9, lsr #19
   226e4:	lsl	r7, r5, #3
   226e8:	orr	r7, r7, r9, lsr #29
   226ec:	eor	r1, r1, r2
   226f0:	lsl	r2, r9, #3
   226f4:	orr	r2, r2, r5, lsr #29
   226f8:	eor	r2, r2, r9, lsr #6
   226fc:	eor	r2, r2, r3
   22700:	lsr	r3, r5, #6
   22704:	orr	r3, r3, r9, lsl #26
   22708:	eor	r3, r7, r3
   2270c:	lsr	r7, r5, #19
   22710:	orr	r7, r7, r9, lsl #13
   22714:	ldr	r9, [sp, #456]	; 0x1c8
   22718:	eor	r3, r3, r7
   2271c:	lsl	r7, r9, #24
   22720:	orr	r6, r6, r9, lsl #31
   22724:	rrx	r5, r9
   22728:	orr	r7, r7, r4, lsr #8
   2272c:	eor	r7, r7, r4, lsr #7
   22730:	eor	r7, r7, r6
   22734:	lsr	r6, r9, #7
   22738:	orr	r6, r6, r4, lsl #25
   2273c:	lsr	r4, r9, #8
   22740:	ldr	r9, [sp, #480]	; 0x1e0
   22744:	orr	r4, r4, r0, lsl #24
   22748:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2274c:	eor	r6, r4, r6
   22750:	ldr	r4, [sp, #324]	; 0x144
   22754:	eor	r6, r6, r5
   22758:	adds	r6, r6, r4
   2275c:	ldr	r4, [sp, #320]	; 0x140
   22760:	adc	r7, r7, r4
   22764:	ldr	r4, [fp, #-448]	; 0xfffffe40
   22768:	adds	r6, r6, r9
   2276c:	adc	r7, r7, r0
   22770:	adds	r5, r6, r3
   22774:	ldr	r0, [fp, #-216]	; 0xffffff28
   22778:	adc	lr, r7, r2
   2277c:	lsrs	r3, ip, #1
   22780:	str	r5, [sp, #340]	; 0x154
   22784:	str	lr, [sp, #336]	; 0x150
   22788:	lsl	r2, r4, #24
   2278c:	orr	r3, r3, r4, lsl #31
   22790:	lsr	r6, r4, #8
   22794:	rrx	r7, r4
   22798:	orr	r2, r2, ip, lsr #8
   2279c:	orr	r6, r6, ip, lsl #24
   227a0:	eor	r2, r2, ip, lsr #7
   227a4:	eor	r2, r2, r3
   227a8:	lsr	r3, r4, #7
   227ac:	ldr	r4, [sp, #460]	; 0x1cc
   227b0:	orr	r3, r3, ip, lsl #25
   227b4:	eor	r3, r6, r3
   227b8:	eor	r3, r3, r7
   227bc:	adds	r3, r3, r8
   227c0:	ldr	r8, [fp, #-424]	; 0xfffffe58
   227c4:	adc	r2, r2, r0
   227c8:	adds	r3, r3, r5
   227cc:	adc	r2, r2, lr
   227d0:	adds	r3, r3, r1
   227d4:	adc	r7, r2, sl
   227d8:	lsl	r1, r3, #13
   227dc:	lsl	r2, r3, #3
   227e0:	str	r3, [fp, #-192]	; 0xffffff40
   227e4:	ldr	sl, [fp, #-476]	; 0xfffffe24
   227e8:	lsl	r0, r7, #3
   227ec:	orr	r1, r1, r7, lsr #19
   227f0:	orr	r2, r2, r7, lsr #29
   227f4:	str	r7, [fp, #-188]	; 0xffffff44
   227f8:	orr	r0, r0, r3, lsr #29
   227fc:	eor	r0, r0, r7, lsr #6
   22800:	eor	ip, r0, r1
   22804:	lsr	r1, r3, #6
   22808:	orr	r1, r1, r7, lsl #26
   2280c:	eor	r1, r2, r1
   22810:	lsr	r2, r3, #19
   22814:	lsl	r3, r5, #13
   22818:	orr	r2, r2, r7, lsl #13
   2281c:	orr	r3, r3, lr, lsr #19
   22820:	lsl	r7, r5, #3
   22824:	orr	r7, r7, lr, lsr #29
   22828:	eor	r1, r1, r2
   2282c:	lsl	r2, lr, #3
   22830:	orr	r2, r2, r5, lsr #29
   22834:	eor	r2, r2, lr, lsr #6
   22838:	eor	r2, r2, r3
   2283c:	lsr	r3, r5, #6
   22840:	orr	r3, r3, lr, lsl #26
   22844:	eor	r3, r7, r3
   22848:	lsr	r7, r5, #19
   2284c:	ldr	r5, [fp, #-220]	; 0xffffff24
   22850:	orr	r7, r7, lr, lsl #13
   22854:	ldr	lr, [fp, #-440]	; 0xfffffe48
   22858:	eor	r3, r3, r7
   2285c:	lsl	r7, r4, #24
   22860:	lsrs	r6, r5, #1
   22864:	orr	r7, r7, r5, lsr #8
   22868:	rrx	r0, r4
   2286c:	eor	r7, r7, r5, lsr #7
   22870:	orr	r6, r6, r4, lsl #31
   22874:	eor	r7, r7, r6
   22878:	lsr	r6, r4, #7
   2287c:	lsr	r4, r4, #8
   22880:	orr	r6, r6, r5, lsl #25
   22884:	orr	r4, r4, r5, lsl #24
   22888:	ldr	r5, [fp, #-480]	; 0xfffffe20
   2288c:	eor	r6, r4, r6
   22890:	eor	r6, r6, r0
   22894:	ldr	r0, [fp, #-208]	; 0xffffff30
   22898:	adds	r6, r6, r5
   2289c:	ldr	r5, [sp, #484]	; 0x1e4
   228a0:	adc	r7, r7, r5
   228a4:	adds	r6, r6, sl
   228a8:	adc	r7, r7, r0
   228ac:	adds	r4, r6, r3
   228b0:	ldr	r6, [fp, #-436]	; 0xfffffe4c
   228b4:	ldr	r0, [fp, #-212]	; 0xffffff2c
   228b8:	adc	r5, r7, r2
   228bc:	lsrs	r3, lr, #1
   228c0:	str	r4, [fp, #-376]	; 0xfffffe88
   228c4:	str	r5, [fp, #-380]	; 0xfffffe84
   228c8:	lsl	r2, r6, #24
   228cc:	orr	r3, r3, r6, lsl #31
   228d0:	rrx	r7, r6
   228d4:	orr	r2, r2, lr, lsr #8
   228d8:	eor	r2, r2, lr, lsr #7
   228dc:	eor	r2, r2, r3
   228e0:	lsr	r3, r6, #7
   228e4:	lsr	r6, r6, #8
   228e8:	orr	r3, r3, lr, lsl #25
   228ec:	orr	r6, r6, lr, lsl #24
   228f0:	eor	r3, r6, r3
   228f4:	eor	r3, r3, r7
   228f8:	adds	r3, r3, r9
   228fc:	ldr	r9, [fp, #-464]	; 0xfffffe30
   22900:	adc	r2, r2, r0
   22904:	adds	r3, r3, r4
   22908:	adc	r2, r2, r5
   2290c:	adds	r3, r3, r1
   22910:	adc	r7, r2, ip
   22914:	lsl	r1, r3, #13
   22918:	lsl	r2, r3, #3
   2291c:	str	r3, [fp, #-384]	; 0xfffffe80
   22920:	ldr	ip, [sp, #468]	; 0x1d4
   22924:	lsl	r0, r7, #3
   22928:	orr	r1, r1, r7, lsr #19
   2292c:	orr	r2, r2, r7, lsr #29
   22930:	str	r7, [fp, #-388]	; 0xfffffe7c
   22934:	orr	r0, r0, r3, lsr #29
   22938:	eor	r0, r0, r7, lsr #6
   2293c:	eor	lr, r0, r1
   22940:	lsr	r1, r3, #6
   22944:	orr	r1, r1, r7, lsl #26
   22948:	eor	r1, r2, r1
   2294c:	lsr	r2, r3, #19
   22950:	lsl	r3, r4, #13
   22954:	orr	r2, r2, r7, lsl #13
   22958:	orr	r3, r3, r5, lsr #19
   2295c:	lsl	r7, r4, #3
   22960:	orr	r7, r7, r5, lsr #29
   22964:	eor	r1, r1, r2
   22968:	lsl	r2, r5, #3
   2296c:	orr	r2, r2, r4, lsr #29
   22970:	eor	r2, r2, r5, lsr #6
   22974:	eor	r2, r2, r3
   22978:	lsr	r3, r4, #6
   2297c:	orr	r3, r3, r5, lsl #26
   22980:	eor	r3, r7, r3
   22984:	lsr	r7, r4, #19
   22988:	ldr	r4, [sp, #464]	; 0x1d0
   2298c:	orr	r7, r7, r5, lsl #13
   22990:	eor	r3, r3, r7
   22994:	lsl	r7, ip, #24
   22998:	lsrs	r6, r4, #1
   2299c:	orr	r7, r7, r4, lsr #8
   229a0:	mov	r0, r4
   229a4:	rrx	r5, ip
   229a8:	eor	r7, r7, r4, lsr #7
   229ac:	orr	r6, r6, ip, lsl #31
   229b0:	eor	r7, r7, r6
   229b4:	lsr	r6, ip, #7
   229b8:	orr	r6, r6, r4, lsl #25
   229bc:	lsr	r4, ip, #8
   229c0:	orr	r4, r4, r0, lsl #24
   229c4:	ldr	r0, [fp, #-204]	; 0xffffff34
   229c8:	eor	r6, r4, r6
   229cc:	eor	r6, r6, r5
   229d0:	ldr	r5, [fp, #-468]	; 0xfffffe2c
   229d4:	adds	r6, r6, r5
   229d8:	ldr	r5, [fp, #-472]	; 0xfffffe28
   229dc:	adc	r7, r7, r5
   229e0:	adds	r6, r6, r0
   229e4:	ldr	r0, [fp, #-208]	; 0xffffff30
   229e8:	adc	r7, r7, r9
   229ec:	adds	r5, r6, r3
   229f0:	ldr	r6, [fp, #-420]	; 0xfffffe5c
   229f4:	adc	r4, r7, r2
   229f8:	lsrs	r3, r8, #1
   229fc:	str	r5, [fp, #-360]	; 0xfffffe98
   22a00:	str	r4, [fp, #-364]	; 0xfffffe94
   22a04:	lsl	r2, r6, #24
   22a08:	orr	r3, r3, r6, lsl #31
   22a0c:	rrx	r7, r6
   22a10:	orr	r2, r2, r8, lsr #8
   22a14:	eor	r2, r2, r8, lsr #7
   22a18:	eor	r2, r2, r3
   22a1c:	lsr	r3, r6, #7
   22a20:	lsr	r6, r6, #8
   22a24:	orr	r3, r3, r8, lsl #25
   22a28:	orr	r6, r6, r8, lsl #24
   22a2c:	eor	r3, r6, r3
   22a30:	eor	r3, r3, r7
   22a34:	adds	r3, r3, sl
   22a38:	ldr	sl, [fp, #-216]	; 0xffffff28
   22a3c:	adc	r2, r2, r0
   22a40:	adds	r3, r3, r5
   22a44:	adc	r2, r2, r4
   22a48:	adds	r3, r3, r1
   22a4c:	adc	r7, r2, lr
   22a50:	lsl	r1, r3, #13
   22a54:	lsl	r2, r3, #3
   22a58:	str	r3, [fp, #-368]	; 0xfffffe90
   22a5c:	ldr	lr, [sp, #476]	; 0x1dc
   22a60:	lsl	r0, r7, #3
   22a64:	orr	r1, r1, r7, lsr #19
   22a68:	orr	r2, r2, r7, lsr #29
   22a6c:	str	r7, [fp, #-184]	; 0xffffff48
   22a70:	lsrs	r6, sl, #1
   22a74:	orr	r0, r0, r3, lsr #29
   22a78:	eor	r0, r0, r7, lsr #6
   22a7c:	orr	r6, r6, lr, lsl #31
   22a80:	eor	r0, r0, r1
   22a84:	lsr	r1, r3, #6
   22a88:	orr	r1, r1, r7, lsl #26
   22a8c:	eor	r1, r2, r1
   22a90:	lsr	r2, r3, #19
   22a94:	lsl	r3, r5, #13
   22a98:	orr	r2, r2, r7, lsl #13
   22a9c:	orr	r3, r3, r4, lsr #19
   22aa0:	lsl	r7, r5, #3
   22aa4:	orr	r7, r7, r4, lsr #29
   22aa8:	eor	r1, r1, r2
   22aac:	lsl	r2, r4, #3
   22ab0:	orr	r2, r2, r5, lsr #29
   22ab4:	eor	r2, r2, r4, lsr #6
   22ab8:	eor	r2, r2, r3
   22abc:	lsr	r3, r5, #6
   22ac0:	orr	r3, r3, r4, lsl #26
   22ac4:	eor	r3, r7, r3
   22ac8:	lsr	r7, r5, #19
   22acc:	rrx	r5, lr
   22ad0:	orr	r7, r7, r4, lsl #13
   22ad4:	lsr	r4, lr, #8
   22ad8:	orr	r4, r4, sl, lsl #24
   22adc:	eor	r3, r3, r7
   22ae0:	lsl	r7, lr, #24
   22ae4:	orr	r7, r7, sl, lsr #8
   22ae8:	eor	r7, r7, sl, lsr #7
   22aec:	eor	r7, r7, r6
   22af0:	lsr	r6, lr, #7
   22af4:	ldr	lr, [sp, #332]	; 0x14c
   22af8:	orr	r6, r6, sl, lsl #25
   22afc:	ldr	sl, [sp, #328]	; 0x148
   22b00:	eor	r6, r4, r6
   22b04:	ldr	r4, [fp, #-404]	; 0xfffffe6c
   22b08:	eor	r6, r6, r5
   22b0c:	ldr	r5, [fp, #-456]	; 0xfffffe38
   22b10:	adds	r6, r6, r5
   22b14:	ldr	r5, [fp, #-460]	; 0xfffffe34
   22b18:	adc	r7, r7, r5
   22b1c:	ldr	r5, [fp, #-400]	; 0xfffffe70
   22b20:	adds	r6, r6, lr
   22b24:	adc	r7, r7, sl
   22b28:	adds	r8, r6, r3
   22b2c:	adc	ip, r7, r2
   22b30:	lsrs	r3, r4, #1
   22b34:	str	r8, [fp, #-344]	; 0xfffffea8
   22b38:	str	ip, [fp, #-348]	; 0xfffffea4
   22b3c:	lsl	r2, r5, #24
   22b40:	orr	r3, r3, r5, lsl #31
   22b44:	lsr	r6, r5, #8
   22b48:	rrx	r7, r5
   22b4c:	orr	r2, r2, r4, lsr #8
   22b50:	orr	r6, r6, r4, lsl #24
   22b54:	eor	r2, r2, r4, lsr #7
   22b58:	eor	r2, r2, r3
   22b5c:	lsr	r3, r5, #7
   22b60:	orr	r3, r3, r4, lsl #25
   22b64:	ldr	r4, [fp, #-204]	; 0xffffff34
   22b68:	eor	r3, r6, r3
   22b6c:	eor	r3, r3, r7
   22b70:	adds	r3, r3, r4
   22b74:	adc	r2, r2, r9
   22b78:	adds	r3, r3, r8
   22b7c:	ldr	r9, [sp, #336]	; 0x150
   22b80:	adc	r2, r2, ip
   22b84:	adds	r3, r3, r1
   22b88:	adc	r7, r2, r0
   22b8c:	lsl	r1, r3, #13
   22b90:	lsl	r2, r3, #3
   22b94:	str	r3, [fp, #-372]	; 0xfffffe8c
   22b98:	lsl	r0, r7, #3
   22b9c:	orr	r1, r1, r7, lsr #19
   22ba0:	orr	r2, r2, r7, lsr #29
   22ba4:	str	r7, [fp, #-180]	; 0xffffff4c
   22ba8:	orr	r0, r0, r3, lsr #29
   22bac:	eor	r0, r0, r7, lsr #6
   22bb0:	eor	r0, r0, r1
   22bb4:	lsr	r1, r3, #6
   22bb8:	orr	r1, r1, r7, lsl #26
   22bbc:	str	r0, [fp, #-172]	; 0xffffff54
   22bc0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   22bc4:	eor	r1, r2, r1
   22bc8:	lsr	r2, r3, #19
   22bcc:	lsl	r3, r8, #13
   22bd0:	orr	r2, r2, r7, lsl #13
   22bd4:	orr	r3, r3, ip, lsr #19
   22bd8:	lsl	r7, r8, #3
   22bdc:	orr	r7, r7, ip, lsr #29
   22be0:	lsrs	r6, r0, #1
   22be4:	eor	r1, r1, r2
   22be8:	lsl	r2, ip, #3
   22bec:	orr	r2, r2, r8, lsr #29
   22bf0:	eor	r2, r2, ip, lsr #6
   22bf4:	eor	r2, r2, r3
   22bf8:	lsr	r3, r8, #6
   22bfc:	orr	r3, r3, ip, lsl #26
   22c00:	eor	r3, r7, r3
   22c04:	lsr	r7, r8, #19
   22c08:	ldr	r8, [sp, #480]	; 0x1e0
   22c0c:	orr	r7, r7, ip, lsl #13
   22c10:	eor	r3, r3, r7
   22c14:	lsl	r7, r8, #24
   22c18:	orr	r6, r6, r8, lsl #31
   22c1c:	lsr	r4, r8, #8
   22c20:	rrx	r5, r8
   22c24:	orr	r7, r7, r0, lsr #8
   22c28:	orr	r4, r4, r0, lsl #24
   22c2c:	eor	r7, r7, r0, lsr #7
   22c30:	eor	r7, r7, r6
   22c34:	lsr	r6, r8, #7
   22c38:	ldr	r8, [fp, #-444]	; 0xfffffe44
   22c3c:	orr	r6, r6, r0, lsl #25
   22c40:	ldr	r0, [fp, #-200]	; 0xffffff38
   22c44:	eor	r6, r4, r6
   22c48:	ldr	r4, [fp, #-448]	; 0xfffffe40
   22c4c:	eor	r6, r6, r5
   22c50:	adds	r6, r6, r4
   22c54:	ldr	r4, [fp, #-452]	; 0xfffffe3c
   22c58:	adc	r7, r7, r4
   22c5c:	ldr	r4, [sp, #340]	; 0x154
   22c60:	adds	r6, r6, r8
   22c64:	adc	r7, r7, r0
   22c68:	adds	r5, r6, r3
   22c6c:	ldr	r0, [fp, #-172]	; 0xffffff54
   22c70:	adc	ip, r7, r2
   22c74:	lsrs	r3, r9, #1
   22c78:	str	r5, [fp, #-336]	; 0xfffffeb0
   22c7c:	str	ip, [fp, #-340]	; 0xfffffeac
   22c80:	lsl	r2, r4, #24
   22c84:	orr	r3, r3, r4, lsl #31
   22c88:	lsr	r6, r4, #8
   22c8c:	rrx	r7, r4
   22c90:	orr	r2, r2, r9, lsr #8
   22c94:	orr	r6, r6, r9, lsl #24
   22c98:	eor	r2, r2, r9, lsr #7
   22c9c:	eor	r2, r2, r3
   22ca0:	lsr	r3, r4, #7
   22ca4:	ldr	r4, [fp, #-476]	; 0xfffffe24
   22ca8:	orr	r3, r3, r9, lsl #25
   22cac:	ldr	r9, [fp, #-432]	; 0xfffffe50
   22cb0:	eor	r3, r6, r3
   22cb4:	eor	r3, r3, r7
   22cb8:	adds	r3, r3, lr
   22cbc:	ldr	lr, [fp, #-428]	; 0xfffffe54
   22cc0:	adc	r2, r2, sl
   22cc4:	adds	r3, r3, r5
   22cc8:	adc	r2, r2, ip
   22ccc:	adds	r3, r3, r1
   22cd0:	adc	r7, r2, r0
   22cd4:	lsl	r1, r3, #13
   22cd8:	lsl	r2, r3, #3
   22cdc:	str	r3, [sp, #344]	; 0x158
   22ce0:	lsl	r0, r7, #3
   22ce4:	orr	r1, r1, r7, lsr #19
   22ce8:	orr	r2, r2, r7, lsr #29
   22cec:	str	r7, [fp, #-332]	; 0xfffffeb4
   22cf0:	orr	r0, r0, r3, lsr #29
   22cf4:	eor	r0, r0, r7, lsr #6
   22cf8:	eor	r0, r0, r1
   22cfc:	lsr	r1, r3, #6
   22d00:	orr	r1, r1, r7, lsl #26
   22d04:	str	r0, [fp, #-172]	; 0xffffff54
   22d08:	eor	r1, r2, r1
   22d0c:	lsr	r2, r3, #19
   22d10:	lsl	r3, r5, #13
   22d14:	orr	r2, r2, r7, lsl #13
   22d18:	orr	r3, r3, ip, lsr #19
   22d1c:	lsl	r7, r5, #3
   22d20:	orr	r7, r7, ip, lsr #29
   22d24:	eor	r1, r1, r2
   22d28:	lsl	r2, ip, #3
   22d2c:	orr	r2, r2, r5, lsr #29
   22d30:	eor	r2, r2, ip, lsr #6
   22d34:	eor	r2, r2, r3
   22d38:	lsr	r3, r5, #6
   22d3c:	orr	r3, r3, ip, lsl #26
   22d40:	eor	r3, r7, r3
   22d44:	lsr	r7, r5, #19
   22d48:	ldr	r5, [fp, #-208]	; 0xffffff30
   22d4c:	orr	r7, r7, ip, lsl #13
   22d50:	ldr	ip, [fp, #-364]	; 0xfffffe94
   22d54:	eor	r3, r3, r7
   22d58:	lsl	r7, r4, #24
   22d5c:	orr	r7, r7, r5, lsr #8
   22d60:	lsrs	r6, r5, #1
   22d64:	mov	r0, r5
   22d68:	eor	r7, r7, r5, lsr #7
   22d6c:	orr	r6, r6, r4, lsl #31
   22d70:	rrx	r5, r4
   22d74:	eor	r7, r7, r6
   22d78:	lsr	r6, r4, #7
   22d7c:	lsr	r4, r4, #8
   22d80:	orr	r6, r6, r0, lsl #25
   22d84:	orr	r4, r4, r0, lsl #24
   22d88:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   22d8c:	eor	r6, r4, r6
   22d90:	ldr	r4, [fp, #-376]	; 0xfffffe88
   22d94:	eor	r6, r6, r5
   22d98:	adds	r6, r6, r0
   22d9c:	ldr	r0, [fp, #-440]	; 0xfffffe48
   22da0:	adc	r7, r7, r0
   22da4:	adds	r6, r6, lr
   22da8:	adc	r7, r7, r9
   22dac:	adds	sl, r6, r3
   22db0:	ldr	r6, [fp, #-380]	; 0xfffffe84
   22db4:	adc	r5, r7, r2
   22db8:	lsl	r2, r4, #24
   22dbc:	str	sl, [fp, #-416]	; 0xfffffe60
   22dc0:	str	r5, [fp, #-412]	; 0xfffffe64
   22dc4:	lsrs	r3, r6, #1
   22dc8:	orr	r2, r2, r6, lsr #8
   22dcc:	mov	r0, r6
   22dd0:	rrx	r7, r4
   22dd4:	eor	r2, r2, r6, lsr #7
   22dd8:	orr	r3, r3, r4, lsl #31
   22ddc:	eor	r2, r2, r3
   22de0:	lsr	r3, r4, #7
   22de4:	orr	r3, r3, r6, lsl #25
   22de8:	lsr	r6, r4, #8
   22dec:	ldr	r4, [fp, #-204]	; 0xffffff34
   22df0:	orr	r6, r6, r0, lsl #24
   22df4:	ldr	r0, [fp, #-200]	; 0xffffff38
   22df8:	eor	r3, r6, r3
   22dfc:	eor	r3, r3, r7
   22e00:	adds	r3, r3, r8
   22e04:	ldr	r8, [fp, #-408]	; 0xfffffe68
   22e08:	adc	r2, r2, r0
   22e0c:	ldr	r0, [fp, #-172]	; 0xffffff54
   22e10:	adds	r3, r3, sl
   22e14:	adc	r2, r2, r5
   22e18:	adds	r3, r3, r1
   22e1c:	lsl	r1, r3, #13
   22e20:	str	r3, [sp, #352]	; 0x160
   22e24:	adc	r7, r2, r0
   22e28:	lsl	r2, r3, #3
   22e2c:	lsl	r0, r7, #3
   22e30:	orr	r1, r1, r7, lsr #19
   22e34:	orr	r2, r2, r7, lsr #29
   22e38:	str	r7, [sp, #348]	; 0x15c
   22e3c:	orr	r0, r0, r3, lsr #29
   22e40:	eor	r0, r0, r7, lsr #6
   22e44:	eor	r0, r0, r1
   22e48:	lsr	r1, r3, #6
   22e4c:	orr	r1, r1, r7, lsl #26
   22e50:	str	r0, [fp, #-172]	; 0xffffff54
   22e54:	eor	r1, r2, r1
   22e58:	lsr	r2, r3, #19
   22e5c:	lsl	r3, sl, #13
   22e60:	orr	r2, r2, r7, lsl #13
   22e64:	orr	r3, r3, r5, lsr #19
   22e68:	lsl	r7, sl, #3
   22e6c:	orr	r7, r7, r5, lsr #29
   22e70:	eor	r0, r1, r2
   22e74:	lsl	r2, r5, #3
   22e78:	orr	r2, r2, sl, lsr #29
   22e7c:	str	r0, [fp, #-176]	; 0xffffff50
   22e80:	ldr	r0, [fp, #-196]	; 0xffffff3c
   22e84:	eor	r2, r2, r5, lsr #6
   22e88:	eor	r2, r2, r3
   22e8c:	lsr	r3, sl, #6
   22e90:	orr	r3, r3, r5, lsl #26
   22e94:	eor	r3, r7, r3
   22e98:	lsr	r7, sl, #19
   22e9c:	orr	r7, r7, r5, lsl #13
   22ea0:	ldr	r5, [fp, #-464]	; 0xfffffe30
   22ea4:	eor	r3, r3, r7
   22ea8:	lsl	r7, r4, #24
   22eac:	lsrs	r6, r5, #1
   22eb0:	orr	r7, r7, r5, lsr #8
   22eb4:	rrx	r1, r4
   22eb8:	eor	r7, r7, r5, lsr #7
   22ebc:	orr	r6, r6, r4, lsl #31
   22ec0:	eor	r7, r7, r6
   22ec4:	lsr	r6, r4, #7
   22ec8:	lsr	r4, r4, #8
   22ecc:	orr	r6, r6, r5, lsl #25
   22ed0:	orr	r4, r4, r5, lsl #24
   22ed4:	eor	r6, r4, r6
   22ed8:	ldr	r4, [fp, #-420]	; 0xfffffe5c
   22edc:	eor	r6, r6, r1
   22ee0:	adds	r6, r6, r4
   22ee4:	ldr	r4, [fp, #-424]	; 0xfffffe58
   22ee8:	adc	r7, r7, r4
   22eec:	ldr	r4, [fp, #-360]	; 0xfffffe98
   22ef0:	adds	r6, r6, r8
   22ef4:	adc	r7, r7, r0
   22ef8:	adds	sl, r6, r3
   22efc:	ldr	r0, [fp, #-176]	; 0xffffff50
   22f00:	adc	r5, r7, r2
   22f04:	lsrs	r3, ip, #1
   22f08:	str	sl, [fp, #-396]	; 0xfffffe74
   22f0c:	str	r5, [fp, #-392]	; 0xfffffe78
   22f10:	lsl	r2, r4, #24
   22f14:	orr	r3, r3, r4, lsl #31
   22f18:	lsr	r6, r4, #8
   22f1c:	rrx	r7, r4
   22f20:	orr	r2, r2, ip, lsr #8
   22f24:	orr	r6, r6, ip, lsl #24
   22f28:	eor	r2, r2, ip, lsr #7
   22f2c:	eor	r2, r2, r3
   22f30:	lsr	r3, r4, #7
   22f34:	ldr	r4, [sp, #328]	; 0x148
   22f38:	orr	r3, r3, ip, lsl #25
   22f3c:	eor	r3, r6, r3
   22f40:	eor	r3, r3, r7
   22f44:	adds	r3, r3, lr
   22f48:	ldr	lr, [fp, #-348]	; 0xfffffea4
   22f4c:	adc	r2, r2, r9
   22f50:	adds	r3, r3, sl
   22f54:	ldr	r9, [sp, #332]	; 0x14c
   22f58:	adc	r2, r2, r5
   22f5c:	adds	r3, r3, r0
   22f60:	ldr	r0, [fp, #-172]	; 0xffffff54
   22f64:	lsl	r1, r3, #13
   22f68:	str	r3, [fp, #-320]	; 0xfffffec0
   22f6c:	adc	r7, r2, r0
   22f70:	lsl	r2, r3, #3
   22f74:	lsrs	r6, r4, #1
   22f78:	lsl	r0, r7, #3
   22f7c:	orr	r1, r1, r7, lsr #19
   22f80:	orr	r2, r2, r7, lsr #29
   22f84:	str	r7, [fp, #-176]	; 0xffffff50
   22f88:	orr	r0, r0, r3, lsr #29
   22f8c:	orr	r6, r6, r9, lsl #31
   22f90:	eor	r0, r0, r7, lsr #6
   22f94:	eor	ip, r0, r1
   22f98:	lsr	r1, r3, #6
   22f9c:	mov	r0, r4
   22fa0:	orr	r1, r1, r7, lsl #26
   22fa4:	eor	r1, r2, r1
   22fa8:	lsr	r2, r3, #19
   22fac:	lsl	r3, sl, #13
   22fb0:	orr	r2, r2, r7, lsl #13
   22fb4:	orr	r3, r3, r5, lsr #19
   22fb8:	lsl	r7, sl, #3
   22fbc:	orr	r7, r7, r5, lsr #29
   22fc0:	eor	r1, r1, r2
   22fc4:	lsl	r2, r5, #3
   22fc8:	orr	r2, r2, sl, lsr #29
   22fcc:	eor	r2, r2, r5, lsr #6
   22fd0:	eor	r2, r2, r3
   22fd4:	lsr	r3, sl, #6
   22fd8:	orr	r3, r3, r5, lsl #26
   22fdc:	eor	r3, r7, r3
   22fe0:	lsr	r7, sl, #19
   22fe4:	ldr	sl, [fp, #-344]	; 0xfffffea8
   22fe8:	orr	r7, r7, r5, lsl #13
   22fec:	rrx	r5, r9
   22ff0:	eor	r3, r3, r7
   22ff4:	lsl	r7, r9, #24
   22ff8:	orr	r7, r7, r4, lsr #8
   22ffc:	eor	r7, r7, r4, lsr #7
   23000:	eor	r7, r7, r6
   23004:	lsr	r6, r9, #7
   23008:	orr	r6, r6, r4, lsl #25
   2300c:	lsr	r4, r9, #8
   23010:	ldr	r9, [fp, #-384]	; 0xfffffe80
   23014:	orr	r4, r4, r0, lsl #24
   23018:	ldr	r0, [fp, #-192]	; 0xffffff40
   2301c:	eor	r6, r4, r6
   23020:	eor	r6, r6, r5
   23024:	ldr	r5, [fp, #-400]	; 0xfffffe70
   23028:	adds	r6, r6, r5
   2302c:	ldr	r5, [fp, #-404]	; 0xfffffe6c
   23030:	adc	r7, r7, r5
   23034:	adds	r6, r6, r0
   23038:	ldr	r0, [fp, #-188]	; 0xffffff44
   2303c:	adc	r7, r7, r0
   23040:	adds	r4, r6, r3
   23044:	lsr	r6, sl, #8
   23048:	ldr	r0, [fp, #-196]	; 0xffffff3c
   2304c:	adc	r5, r7, r2
   23050:	lsl	r2, sl, #24
   23054:	lsrs	r3, lr, #1
   23058:	orr	r6, r6, lr, lsl #24
   2305c:	rrx	r7, sl
   23060:	str	r4, [fp, #-356]	; 0xfffffe9c
   23064:	orr	r2, r2, lr, lsr #8
   23068:	str	r5, [fp, #-352]	; 0xfffffea0
   2306c:	orr	r3, r3, sl, lsl #31
   23070:	eor	r2, r2, lr, lsr #7
   23074:	eor	r2, r2, r3
   23078:	lsr	r3, sl, #7
   2307c:	ldr	sl, [fp, #-200]	; 0xffffff38
   23080:	orr	r3, r3, lr, lsl #25
   23084:	ldr	lr, [fp, #-428]	; 0xfffffe54
   23088:	eor	r3, r6, r3
   2308c:	eor	r3, r3, r7
   23090:	adds	r3, r3, r8
   23094:	ldr	r8, [fp, #-340]	; 0xfffffeac
   23098:	adc	r2, r2, r0
   2309c:	adds	r3, r3, r4
   230a0:	adc	r2, r2, r5
   230a4:	adds	r7, r3, r1
   230a8:	adc	r3, r2, ip
   230ac:	lsl	r1, r7, #13
   230b0:	lsl	r2, r7, #3
   230b4:	str	r7, [fp, #-312]	; 0xfffffec8
   230b8:	ldr	ip, [fp, #-444]	; 0xfffffe44
   230bc:	lsrs	r6, sl, #1
   230c0:	lsl	r0, r3, #3
   230c4:	orr	r1, r1, r3, lsr #19
   230c8:	orr	r2, r2, r3, lsr #29
   230cc:	str	r3, [fp, #-316]	; 0xfffffec4
   230d0:	orr	r0, r0, r7, lsr #29
   230d4:	eor	r0, r0, r3, lsr #6
   230d8:	orr	r6, r6, ip, lsl #31
   230dc:	eor	r0, r0, r1
   230e0:	lsr	r1, r7, #6
   230e4:	orr	r1, r1, r3, lsl #26
   230e8:	eor	r1, r2, r1
   230ec:	lsr	r2, r7, #19
   230f0:	lsl	r7, r4, #3
   230f4:	orr	r2, r2, r3, lsl #13
   230f8:	lsl	r3, r4, #13
   230fc:	orr	r7, r7, r5, lsr #29
   23100:	orr	r3, r3, r5, lsr #19
   23104:	eor	r1, r1, r2
   23108:	lsl	r2, r5, #3
   2310c:	orr	r2, r2, r4, lsr #29
   23110:	eor	r2, r2, r5, lsr #6
   23114:	eor	r2, r2, r3
   23118:	lsr	r3, r4, #6
   2311c:	orr	r3, r3, r5, lsl #26
   23120:	eor	r3, r7, r3
   23124:	lsr	r7, r4, #19
   23128:	lsr	r4, ip, #8
   2312c:	orr	r7, r7, r5, lsl #13
   23130:	orr	r4, r4, sl, lsl #24
   23134:	rrx	r5, ip
   23138:	eor	r3, r3, r7
   2313c:	lsl	r7, ip, #24
   23140:	orr	r7, r7, sl, lsr #8
   23144:	eor	r7, r7, sl, lsr #7
   23148:	eor	r7, r7, r6
   2314c:	lsr	r6, ip, #7
   23150:	orr	r6, r6, sl, lsl #25
   23154:	ldr	sl, [fp, #-388]	; 0xfffffe7c
   23158:	eor	r6, r4, r6
   2315c:	eor	r6, r6, r5
   23160:	ldr	r5, [sp, #340]	; 0x154
   23164:	adds	r6, r6, r5
   23168:	ldr	r5, [sp, #336]	; 0x150
   2316c:	adc	r7, r7, r5
   23170:	adds	r6, r6, r9
   23174:	adc	r7, r7, sl
   23178:	adds	r5, r6, r3
   2317c:	ldr	r6, [fp, #-336]	; 0xfffffeb0
   23180:	adc	r4, r7, r2
   23184:	lsrs	r3, r8, #1
   23188:	str	r5, [sp, #368]	; 0x170
   2318c:	str	r4, [sp, #364]	; 0x16c
   23190:	lsl	r2, r6, #24
   23194:	orr	r3, r3, r6, lsl #31
   23198:	rrx	r7, r6
   2319c:	orr	r2, r2, r8, lsr #8
   231a0:	eor	r2, r2, r8, lsr #7
   231a4:	eor	r2, r2, r3
   231a8:	lsr	r3, r6, #7
   231ac:	lsr	r6, r6, #8
   231b0:	orr	r3, r3, r8, lsl #25
   231b4:	orr	r6, r6, r8, lsl #24
   231b8:	ldr	r8, [fp, #-368]	; 0xfffffe90
   231bc:	eor	r3, r6, r3
   231c0:	eor	r3, r3, r7
   231c4:	ldr	r7, [fp, #-192]	; 0xffffff40
   231c8:	adds	r3, r3, r7
   231cc:	ldr	r7, [fp, #-188]	; 0xffffff44
   231d0:	adc	r2, r2, r7
   231d4:	adds	r3, r3, r5
   231d8:	adc	r2, r2, r4
   231dc:	adds	r7, r3, r1
   231e0:	adc	r3, r2, r0
   231e4:	lsl	r1, r7, #13
   231e8:	lsl	r2, r7, #3
   231ec:	str	r7, [fp, #-304]	; 0xfffffed0
   231f0:	lsl	r0, r3, #3
   231f4:	orr	r1, r1, r3, lsr #19
   231f8:	orr	r2, r2, r3, lsr #29
   231fc:	str	r3, [fp, #-300]	; 0xfffffed4
   23200:	orr	r0, r0, r7, lsr #29
   23204:	eor	r0, r0, r3, lsr #6
   23208:	eor	r0, r0, r1
   2320c:	lsr	r1, r7, #6
   23210:	orr	r1, r1, r3, lsl #26
   23214:	str	r0, [fp, #-172]	; 0xffffff54
   23218:	eor	r1, r2, r1
   2321c:	lsr	r2, r7, #19
   23220:	lsl	r7, r5, #3
   23224:	orr	r2, r2, r3, lsl #13
   23228:	lsl	r3, r5, #13
   2322c:	orr	r7, r7, r4, lsr #29
   23230:	orr	r3, r3, r4, lsr #19
   23234:	eor	r1, r1, r2
   23238:	lsl	r2, r4, #3
   2323c:	orr	r2, r2, r5, lsr #29
   23240:	eor	r2, r2, r4, lsr #6
   23244:	eor	r2, r2, r3
   23248:	lsr	r3, r5, #6
   2324c:	orr	r3, r3, r4, lsl #26
   23250:	eor	r3, r7, r3
   23254:	lsr	r7, r5, #19
   23258:	orr	r7, r7, r4, lsl #13
   2325c:	ldr	r4, [fp, #-432]	; 0xfffffe50
   23260:	eor	r3, r3, r7
   23264:	lsl	r7, lr, #24
   23268:	lsrs	r6, r4, #1
   2326c:	orr	r7, r7, r4, lsr #8
   23270:	mov	r0, r4
   23274:	rrx	r5, lr
   23278:	eor	r7, r7, r4, lsr #7
   2327c:	orr	r6, r6, lr, lsl #31
   23280:	eor	r7, r7, r6
   23284:	lsr	r6, lr, #7
   23288:	orr	r6, r6, r4, lsl #25
   2328c:	lsr	r4, lr, #8
   23290:	orr	r4, r4, r0, lsl #24
   23294:	ldr	r0, [fp, #-184]	; 0xffffff48
   23298:	eor	r6, r4, r6
   2329c:	ldr	r4, [fp, #-412]	; 0xfffffe64
   232a0:	eor	r6, r6, r5
   232a4:	ldr	r5, [fp, #-376]	; 0xfffffe88
   232a8:	adds	r6, r6, r5
   232ac:	ldr	r5, [fp, #-380]	; 0xfffffe84
   232b0:	adc	r7, r7, r5
   232b4:	adds	r6, r6, r8
   232b8:	ldr	r5, [fp, #-196]	; 0xffffff3c
   232bc:	adc	r7, r7, r0
   232c0:	ldr	r0, [fp, #-416]	; 0xfffffe60
   232c4:	adds	lr, r6, r3
   232c8:	adc	ip, r7, r2
   232cc:	lsrs	r3, r4, #1
   232d0:	str	lr, [fp, #-324]	; 0xfffffebc
   232d4:	str	ip, [fp, #-328]	; 0xfffffeb8
   232d8:	lsl	r2, r0, #24
   232dc:	orr	r3, r3, r0, lsl #31
   232e0:	lsr	r6, r0, #8
   232e4:	rrx	r7, r0
   232e8:	orr	r2, r2, r4, lsr #8
   232ec:	orr	r6, r6, r4, lsl #24
   232f0:	eor	r2, r2, r4, lsr #7
   232f4:	eor	r2, r2, r3
   232f8:	lsr	r3, r0, #7
   232fc:	ldr	r0, [fp, #-172]	; 0xffffff54
   23300:	orr	r3, r3, r4, lsl #25
   23304:	eor	r3, r6, r3
   23308:	eor	r3, r3, r7
   2330c:	lsl	r7, lr, #3
   23310:	adds	r3, r3, r9
   23314:	orr	r7, r7, ip, lsr #29
   23318:	adc	r2, r2, sl
   2331c:	adds	r3, r3, lr
   23320:	ldr	sl, [fp, #-372]	; 0xfffffe8c
   23324:	adc	r2, r2, ip
   23328:	adds	r4, r3, r1
   2332c:	adc	r3, r2, r0
   23330:	lsl	r1, r4, #13
   23334:	lsl	r2, r4, #3
   23338:	str	r4, [sp, #376]	; 0x178
   2333c:	lsrs	r6, r5, #1
   23340:	lsl	r0, r3, #3
   23344:	orr	r1, r1, r3, lsr #19
   23348:	orr	r2, r2, r3, lsr #29
   2334c:	str	r3, [sp, #380]	; 0x17c
   23350:	orr	r0, r0, r4, lsr #29
   23354:	eor	r0, r0, r3, lsr #6
   23358:	eor	r0, r0, r1
   2335c:	lsr	r1, r4, #6
   23360:	orr	r1, r1, r3, lsl #26
   23364:	str	r0, [fp, #-172]	; 0xffffff54
   23368:	eor	r1, r2, r1
   2336c:	lsr	r2, r4, #19
   23370:	ldr	r4, [fp, #-408]	; 0xfffffe68
   23374:	orr	r2, r2, r3, lsl #13
   23378:	lsl	r3, lr, #13
   2337c:	orr	r3, r3, ip, lsr #19
   23380:	eor	r0, r1, r2
   23384:	lsl	r2, ip, #3
   23388:	orr	r2, r2, lr, lsr #29
   2338c:	orr	r6, r6, r4, lsl #31
   23390:	rrx	r1, r4
   23394:	str	r0, [fp, #-264]	; 0xfffffef8
   23398:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2339c:	eor	r2, r2, ip, lsr #6
   233a0:	eor	r2, r2, r3
   233a4:	lsr	r3, lr, #6
   233a8:	orr	r3, r3, ip, lsl #26
   233ac:	eor	r3, r7, r3
   233b0:	lsr	r7, lr, #19
   233b4:	ldr	lr, [sp, #344]	; 0x158
   233b8:	orr	r7, r7, ip, lsl #13
   233bc:	eor	r3, r3, r7
   233c0:	lsl	r7, r4, #24
   233c4:	orr	r7, r7, r5, lsr #8
   233c8:	eor	r7, r7, r5, lsr #7
   233cc:	eor	r7, r7, r6
   233d0:	lsr	r6, r4, #7
   233d4:	lsr	r4, r4, #8
   233d8:	orr	r6, r6, r5, lsl #25
   233dc:	orr	r4, r4, r5, lsl #24
   233e0:	ldr	r5, [fp, #-188]	; 0xffffff44
   233e4:	eor	r6, r4, r6
   233e8:	ldr	r4, [fp, #-360]	; 0xfffffe98
   233ec:	eor	r6, r6, r1
   233f0:	ldr	r1, [fp, #-392]	; 0xfffffe78
   233f4:	adds	r6, r6, r4
   233f8:	ldr	r4, [fp, #-364]	; 0xfffffe94
   233fc:	adc	r7, r7, r4
   23400:	adds	r6, r6, sl
   23404:	ldr	r4, [fp, #-192]	; 0xffffff40
   23408:	adc	r7, r7, r0
   2340c:	ldr	r0, [fp, #-396]	; 0xfffffe74
   23410:	adds	r9, r6, r3
   23414:	adc	ip, r7, r2
   23418:	lsrs	r3, r1, #1
   2341c:	str	r9, [sp, #356]	; 0x164
   23420:	str	ip, [fp, #-308]	; 0xfffffecc
   23424:	lsl	r2, r0, #24
   23428:	orr	r3, r3, r0, lsl #31
   2342c:	lsr	r6, r0, #8
   23430:	rrx	r7, r0
   23434:	orr	r2, r2, r1, lsr #8
   23438:	orr	r6, r6, r1, lsl #24
   2343c:	eor	r2, r2, r1, lsr #7
   23440:	eor	r2, r2, r3
   23444:	lsr	r3, r0, #7
   23448:	ldr	r0, [fp, #-184]	; 0xffffff48
   2344c:	orr	r3, r3, r1, lsl #25
   23450:	eor	r3, r6, r3
   23454:	eor	r3, r3, r7
   23458:	adds	r3, r3, r8
   2345c:	adc	r2, r2, r0
   23460:	ldr	r0, [fp, #-264]	; 0xfffffef8
   23464:	adds	r3, r3, r9
   23468:	adc	r2, r2, ip
   2346c:	adds	r7, r3, r0
   23470:	ldr	r0, [fp, #-172]	; 0xffffff54
   23474:	lsl	r1, r7, #13
   23478:	str	r7, [sp, #388]	; 0x184
   2347c:	adc	r3, r2, r0
   23480:	lsl	r2, r7, #3
   23484:	lsrs	r6, r5, #1
   23488:	lsl	r0, r3, #3
   2348c:	orr	r1, r1, r3, lsr #19
   23490:	orr	r2, r2, r3, lsr #29
   23494:	str	r3, [sp, #392]	; 0x188
   23498:	orr	r0, r0, r7, lsr #29
   2349c:	orr	r6, r6, r4, lsl #31
   234a0:	eor	r0, r0, r3, lsr #6
   234a4:	eor	r0, r0, r1
   234a8:	lsr	r1, r7, #6
   234ac:	orr	r1, r1, r3, lsl #26
   234b0:	str	r0, [fp, #-172]	; 0xffffff54
   234b4:	ldr	r0, [fp, #-332]	; 0xfffffeb4
   234b8:	eor	r1, r2, r1
   234bc:	lsr	r2, r7, #19
   234c0:	lsl	r7, r9, #3
   234c4:	orr	r2, r2, r3, lsl #13
   234c8:	lsl	r3, r9, #13
   234cc:	orr	r7, r7, ip, lsr #29
   234d0:	orr	r3, r3, ip, lsr #19
   234d4:	eor	r1, r1, r2
   234d8:	lsl	r2, ip, #3
   234dc:	orr	r2, r2, r9, lsr #29
   234e0:	eor	r2, r2, ip, lsr #6
   234e4:	eor	r8, r2, r3
   234e8:	lsr	r3, r9, #6
   234ec:	rrx	r2, r4
   234f0:	orr	r3, r3, ip, lsl #26
   234f4:	eor	r3, r7, r3
   234f8:	lsr	r7, r9, #19
   234fc:	ldr	r9, [fp, #-388]	; 0xfffffe7c
   23500:	orr	r7, r7, ip, lsl #13
   23504:	eor	r3, r3, r7
   23508:	lsl	r7, r4, #24
   2350c:	orr	r7, r7, r5, lsr #8
   23510:	eor	r7, r7, r5, lsr #7
   23514:	eor	r7, r7, r6
   23518:	lsr	r6, r4, #7
   2351c:	lsr	r4, r4, #8
   23520:	orr	r6, r6, r5, lsl #25
   23524:	orr	r4, r4, r5, lsl #24
   23528:	eor	r6, r4, r6
   2352c:	ldr	r4, [fp, #-344]	; 0xfffffea8
   23530:	eor	r6, r6, r2
   23534:	adds	r6, r6, r4
   23538:	ldr	r4, [fp, #-348]	; 0xfffffea4
   2353c:	adc	r7, r7, r4
   23540:	adds	r6, r6, lr
   23544:	adc	r7, r7, r0
   23548:	adds	r5, r6, r3
   2354c:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   23550:	adc	r4, r7, r8
   23554:	ldr	r7, [fp, #-352]	; 0xfffffea0
   23558:	ldr	r8, [fp, #-384]	; 0xfffffe80
   2355c:	str	r5, [sp, #360]	; 0x168
   23560:	str	r4, [fp, #-296]	; 0xfffffed8
   23564:	lsl	r2, r0, #24
   23568:	lsr	r6, r0, #8
   2356c:	lsrs	r3, r7, #1
   23570:	orr	r2, r2, r7, lsr #8
   23574:	orr	r6, r6, r7, lsl #24
   23578:	rrx	ip, r0
   2357c:	eor	r2, r2, r7, lsr #7
   23580:	orr	r3, r3, r0, lsl #31
   23584:	eor	r2, r2, r3
   23588:	lsr	r3, r0, #7
   2358c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   23590:	orr	r3, r3, r7, lsl #25
   23594:	eor	r3, r6, r3
   23598:	eor	r3, r3, ip
   2359c:	ldr	ip, [sp, #364]	; 0x16c
   235a0:	adds	r3, r3, sl
   235a4:	ldr	sl, [sp, #368]	; 0x170
   235a8:	adc	r2, r2, r0
   235ac:	ldr	r0, [fp, #-172]	; 0xffffff54
   235b0:	adds	r3, r3, r5
   235b4:	adc	r2, r2, r4
   235b8:	adds	r7, r3, r1
   235bc:	lsl	r1, r7, #13
   235c0:	str	r7, [fp, #-276]	; 0xfffffeec
   235c4:	adc	r3, r2, r0
   235c8:	lsl	r2, r7, #3
   235cc:	lsrs	r6, r9, #1
   235d0:	lsl	r0, r3, #3
   235d4:	orr	r1, r1, r3, lsr #19
   235d8:	orr	r2, r2, r3, lsr #29
   235dc:	str	r3, [fp, #-280]	; 0xfffffee8
   235e0:	orr	r0, r0, r7, lsr #29
   235e4:	orr	r6, r6, r8, lsl #31
   235e8:	eor	r0, r0, r3, lsr #6
   235ec:	eor	r0, r0, r1
   235f0:	lsr	r1, r7, #6
   235f4:	orr	r1, r1, r3, lsl #26
   235f8:	eor	r1, r2, r1
   235fc:	lsr	r2, r7, #19
   23600:	lsl	r7, r5, #3
   23604:	orr	r2, r2, r3, lsl #13
   23608:	lsl	r3, r5, #13
   2360c:	orr	r7, r7, r4, lsr #29
   23610:	orr	r3, r3, r4, lsr #19
   23614:	eor	r1, r1, r2
   23618:	lsl	r2, r4, #3
   2361c:	orr	r2, r2, r5, lsr #29
   23620:	eor	r2, r2, r4, lsr #6
   23624:	eor	r2, r2, r3
   23628:	lsr	r3, r5, #6
   2362c:	orr	r3, r3, r4, lsl #26
   23630:	eor	r3, r7, r3
   23634:	lsr	r7, r5, #19
   23638:	rrx	r5, r8
   2363c:	orr	r7, r7, r4, lsl #13
   23640:	lsr	r4, r8, #8
   23644:	orr	r4, r4, r9, lsl #24
   23648:	eor	r3, r3, r7
   2364c:	lsl	r7, r8, #24
   23650:	orr	r7, r7, r9, lsr #8
   23654:	eor	r7, r7, r9, lsr #7
   23658:	eor	r7, r7, r6
   2365c:	lsr	r6, r8, #7
   23660:	ldr	r8, [sp, #348]	; 0x15c
   23664:	orr	r6, r6, r9, lsl #25
   23668:	ldr	r9, [sp, #352]	; 0x160
   2366c:	eor	r6, r4, r6
   23670:	ldr	r4, [fp, #-336]	; 0xfffffeb0
   23674:	eor	r6, r6, r5
   23678:	adds	r6, r6, r4
   2367c:	ldr	r4, [fp, #-340]	; 0xfffffeac
   23680:	adc	r7, r7, r4
   23684:	adds	r6, r6, r9
   23688:	adc	r7, r7, r8
   2368c:	adds	r4, r6, r3
   23690:	lsr	r6, sl, #8
   23694:	adc	r5, r7, r2
   23698:	lsl	r2, sl, #24
   2369c:	lsrs	r3, ip, #1
   236a0:	orr	r6, r6, ip, lsl #24
   236a4:	rrx	r7, sl
   236a8:	str	r4, [sp, #372]	; 0x174
   236ac:	orr	r2, r2, ip, lsr #8
   236b0:	str	r5, [fp, #-292]	; 0xfffffedc
   236b4:	orr	r3, r3, sl, lsl #31
   236b8:	eor	r2, r2, ip, lsr #7
   236bc:	eor	r2, r2, r3
   236c0:	lsr	r3, sl, #7
   236c4:	orr	r3, r3, ip, lsl #25
   236c8:	eor	r3, r6, r3
   236cc:	eor	r3, r3, r7
   236d0:	ldr	r7, [fp, #-332]	; 0xfffffeb4
   236d4:	adds	r3, r3, lr
   236d8:	ldr	lr, [fp, #-244]	; 0xffffff0c
   236dc:	adc	r2, r2, r7
   236e0:	adds	r3, r3, r4
   236e4:	adc	r2, r2, r5
   236e8:	adds	r7, r3, r1
   236ec:	adc	r3, r2, r0
   236f0:	lsl	r1, r7, #13
   236f4:	lsl	r2, r7, #3
   236f8:	str	r7, [sp, #424]	; 0x1a8
   236fc:	lsl	r0, r3, #3
   23700:	orr	r1, r1, r3, lsr #19
   23704:	orr	r2, r2, r3, lsr #29
   23708:	str	r3, [sp, #420]	; 0x1a4
   2370c:	orr	r0, r0, r7, lsr #29
   23710:	eor	r0, r0, r3, lsr #6
   23714:	eor	ip, r0, r1
   23718:	lsr	r1, r7, #6
   2371c:	ldr	r0, [fp, #-368]	; 0xfffffe90
   23720:	orr	r1, r1, r3, lsl #26
   23724:	eor	r1, r2, r1
   23728:	lsr	r2, r7, #19
   2372c:	lsl	r7, r4, #3
   23730:	orr	r2, r2, r3, lsl #13
   23734:	lsl	r3, r4, #13
   23738:	orr	r7, r7, r5, lsr #29
   2373c:	orr	r3, r3, r5, lsr #19
   23740:	eor	sl, r1, r2
   23744:	lsl	r2, r5, #3
   23748:	ldr	r1, [fp, #-184]	; 0xffffff48
   2374c:	orr	r2, r2, r4, lsr #29
   23750:	eor	r2, r2, r5, lsr #6
   23754:	lsrs	r6, r1, #1
   23758:	eor	r2, r2, r3
   2375c:	lsr	r3, r4, #6
   23760:	orr	r3, r3, r5, lsl #26
   23764:	orr	r6, r6, r0, lsl #31
   23768:	eor	r3, r7, r3
   2376c:	lsr	r7, r4, #19
   23770:	lsr	r4, r0, #8
   23774:	orr	r7, r7, r5, lsl #13
   23778:	rrx	r5, r0
   2377c:	orr	r4, r4, r1, lsl #24
   23780:	eor	r3, r3, r7
   23784:	lsl	r7, r0, #24
   23788:	orr	r7, r7, r1, lsr #8
   2378c:	eor	r7, r7, r1, lsr #7
   23790:	eor	r7, r7, r6
   23794:	lsr	r6, r0, #7
   23798:	ldr	r0, [fp, #-416]	; 0xfffffe60
   2379c:	orr	r6, r6, r1, lsl #25
   237a0:	ldr	r1, [fp, #-324]	; 0xfffffebc
   237a4:	eor	r6, r4, r6
   237a8:	eor	r6, r6, r5
   237ac:	ldr	r5, [fp, #-328]	; 0xfffffeb8
   237b0:	adds	r6, r6, r0
   237b4:	ldr	r0, [fp, #-412]	; 0xfffffe64
   237b8:	adc	r7, r7, r0
   237bc:	ldr	r0, [fp, #-320]	; 0xfffffec0
   237c0:	adds	r6, r6, r0
   237c4:	ldr	r0, [fp, #-176]	; 0xffffff50
   237c8:	adc	r7, r7, r0
   237cc:	adds	r0, r6, r3
   237d0:	lsr	r6, r1, #8
   237d4:	adc	r4, r7, r2
   237d8:	lsl	r2, r1, #24
   237dc:	lsrs	r3, r5, #1
   237e0:	orr	r6, r6, r5, lsl #24
   237e4:	rrx	r7, r1
   237e8:	str	r0, [sp, #384]	; 0x180
   237ec:	orr	r2, r2, r5, lsr #8
   237f0:	str	r4, [fp, #-288]	; 0xfffffee0
   237f4:	orr	r3, r3, r1, lsl #31
   237f8:	eor	r2, r2, r5, lsr #7
   237fc:	eor	r2, r2, r3
   23800:	lsr	r3, r1, #7
   23804:	orr	r3, r3, r5, lsl #25
   23808:	eor	r3, r6, r3
   2380c:	ldr	r6, [fp, #-180]	; 0xffffff4c
   23810:	eor	r3, r3, r7
   23814:	mov	r7, r0
   23818:	adds	r3, r3, r9
   2381c:	lsl	r1, r7, #13
   23820:	ldr	r9, [fp, #-228]	; 0xffffff1c
   23824:	adc	r2, r2, r8
   23828:	adds	r3, r3, r0
   2382c:	orr	r1, r1, r4, lsr #19
   23830:	ldr	r8, [fp, #-232]	; 0xffffff18
   23834:	adc	r2, r2, r4
   23838:	adds	r0, r3, sl
   2383c:	mov	r5, r6
   23840:	ldr	sl, [sp, #440]	; 0x1b8
   23844:	str	r0, [sp, #396]	; 0x18c
   23848:	adc	r0, r2, ip
   2384c:	lsl	r2, r7, #3
   23850:	ldr	ip, [fp, #-372]	; 0xfffffe8c
   23854:	lsrs	r3, r6, #1
   23858:	str	r0, [fp, #-264]	; 0xfffffef8
   2385c:	lsl	r0, r4, #3
   23860:	orr	r2, r2, r4, lsr #29
   23864:	orr	r0, r0, r7, lsr #29
   23868:	eor	r0, r0, r4, lsr #6
   2386c:	orr	r3, r3, ip, lsl #31
   23870:	eor	r0, r0, r1
   23874:	lsr	r1, r7, #6
   23878:	orr	r1, r1, r4, lsl #26
   2387c:	eor	r1, r2, r1
   23880:	lsr	r2, r7, #19
   23884:	rrx	r7, ip
   23888:	orr	r2, r2, r4, lsl #13
   2388c:	ldr	r4, [fp, #-240]	; 0xffffff10
   23890:	eor	r1, r1, r2
   23894:	lsl	r2, ip, #24
   23898:	orr	r2, r2, r6, lsr #8
   2389c:	eor	r2, r2, r6, lsr #7
   238a0:	eor	r2, r2, r3
   238a4:	lsr	r3, ip, #7
   238a8:	orr	r3, r3, r6, lsl #25
   238ac:	lsr	r6, ip, #8
   238b0:	orr	r6, r6, r5, lsl #24
   238b4:	ldr	r5, [fp, #-236]	; 0xffffff14
   238b8:	eor	r3, r6, r3
   238bc:	ldr	r6, [sp, #344]	; 0x158
   238c0:	eor	r3, r3, r7
   238c4:	ldr	r7, [fp, #-396]	; 0xfffffe74
   238c8:	adds	r3, r3, r7
   238cc:	ldr	r7, [fp, #-392]	; 0xfffffe78
   238d0:	adc	r2, r2, r7
   238d4:	ldr	r7, [fp, #-312]	; 0xfffffec8
   238d8:	adds	r3, r3, r7
   238dc:	ldr	r7, [fp, #-316]	; 0xfffffec4
   238e0:	adc	r2, r2, r7
   238e4:	adds	r7, r3, r1
   238e8:	adc	r3, r2, r0
   238ec:	lsl	r1, r7, #13
   238f0:	lsl	r2, r7, #3
   238f4:	str	r7, [fp, #-284]	; 0xfffffee4
   238f8:	lsl	r0, r3, #3
   238fc:	orr	r1, r1, r3, lsr #19
   23900:	orr	r2, r2, r3, lsr #29
   23904:	str	r3, [fp, #-172]	; 0xffffff54
   23908:	orr	r0, r0, r7, lsr #29
   2390c:	eor	r0, r0, r3, lsr #6
   23910:	eor	ip, r0, r1
   23914:	lsr	r1, r7, #6
   23918:	ldr	r0, [fp, #-332]	; 0xfffffeb4
   2391c:	orr	r1, r1, r3, lsl #26
   23920:	eor	r1, r2, r1
   23924:	lsr	r2, r7, #19
   23928:	orr	r2, r2, r3, lsl #13
   2392c:	lsrs	r3, r0, #1
   23930:	rrx	r7, r6
   23934:	eor	r1, r1, r2
   23938:	lsl	r2, r6, #24
   2393c:	orr	r3, r3, r6, lsl #31
   23940:	orr	r2, r2, r0, lsr #8
   23944:	eor	r2, r2, r0, lsr #7
   23948:	eor	r2, r2, r3
   2394c:	lsr	r3, r6, #7
   23950:	lsr	r6, r6, #8
   23954:	orr	r3, r3, r0, lsl #25
   23958:	orr	r6, r6, r0, lsl #24
   2395c:	ldr	r0, [fp, #-356]	; 0xfffffe9c
   23960:	eor	r3, r6, r3
   23964:	ldr	r6, [sp, #256]	; 0x100
   23968:	eor	r3, r3, r7
   2396c:	ldr	r7, [fp, #-248]	; 0xffffff08
   23970:	adds	r3, r3, r0
   23974:	ldr	r0, [fp, #-352]	; 0xfffffea0
   23978:	adc	r2, r2, r0
   2397c:	ldr	r0, [fp, #-304]	; 0xfffffed0
   23980:	adds	r3, r3, r0
   23984:	ldr	r0, [fp, #-300]	; 0xfffffed4
   23988:	adc	r2, r2, r0
   2398c:	adds	r0, r3, r1
   23990:	ldr	r1, [sp, #456]	; 0x1c8
   23994:	ldr	r3, [fp, #-252]	; 0xffffff04
   23998:	str	r0, [fp, #-268]	; 0xfffffef4
   2399c:	adc	r0, r2, ip
   239a0:	ldr	r2, [fp, #-224]	; 0xffffff20
   239a4:	ldr	ip, [sp, #432]	; 0x1b0
   239a8:	str	r0, [fp, #-272]	; 0xfffffef0
   239ac:	ldr	r0, [sp, #436]	; 0x1b4
   239b0:	stm	sl, {r1, r2}
   239b4:	ldr	r1, [fp, #-480]	; 0xfffffe20
   239b8:	ldr	r2, [sp, #484]	; 0x1e4
   239bc:	stm	r0, {r1, r2}
   239c0:	ldr	r2, [sp, #460]	; 0x1cc
   239c4:	ldr	r1, [fp, #-220]	; 0xffffff24
   239c8:	ldr	r0, [sp, #260]	; 0x104
   239cc:	str	r2, [r9]
   239d0:	str	r1, [r9, #4]
   239d4:	ldr	r1, [fp, #-468]	; 0xfffffe2c
   239d8:	ldr	r2, [fp, #-472]	; 0xfffffe28
   239dc:	stm	r8, {r1, r2}
   239e0:	ldr	r1, [sp, #468]	; 0x1d4
   239e4:	ldr	r2, [sp, #464]	; 0x1d0
   239e8:	stm	r5, {r1, r2}
   239ec:	ldr	r1, [fp, #-456]	; 0xfffffe38
   239f0:	ldr	r2, [fp, #-460]	; 0xfffffe34
   239f4:	stm	r4, {r1, r2}
   239f8:	ldr	r1, [sp, #476]	; 0x1dc
   239fc:	ldr	r2, [fp, #-216]	; 0xffffff28
   23a00:	stm	lr, {r1, r2}
   23a04:	ldr	r1, [fp, #-448]	; 0xfffffe40
   23a08:	ldr	r2, [fp, #-452]	; 0xfffffe3c
   23a0c:	stm	r0, {r1, r2}
   23a10:	ldr	r1, [sp, #480]	; 0x1e0
   23a14:	ldr	r2, [fp, #-212]	; 0xffffff2c
   23a18:	stm	r7, {r1, r2}
   23a1c:	ldr	r1, [fp, #-436]	; 0xfffffe4c
   23a20:	ldr	r2, [fp, #-440]	; 0xfffffe48
   23a24:	stm	r6, {r1, r2}
   23a28:	ldr	r2, [fp, #-476]	; 0xfffffe24
   23a2c:	ldr	r1, [fp, #-208]	; 0xffffff30
   23a30:	str	r2, [ip]
   23a34:	str	r1, [ip, #4]
   23a38:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   23a3c:	ldr	r2, [fp, #-424]	; 0xfffffe58
   23a40:	stm	r3, {r1, r2}
   23a44:	ldr	r1, [fp, #-464]	; 0xfffffe30
   23a48:	ldr	r2, [fp, #-204]	; 0xffffff34
   23a4c:	ldr	r3, [sp, #428]	; 0x1ac
   23a50:	str	r2, [r3]
   23a54:	str	r1, [r3, #4]
   23a58:	ldr	r1, [fp, #-400]	; 0xfffffe70
   23a5c:	ldr	r3, [sp, #252]	; 0xfc
   23a60:	ldr	r2, [fp, #-404]	; 0xfffffe6c
   23a64:	stm	r3, {r1, r2}
   23a68:	ldr	r1, [fp, #-444]	; 0xfffffe44
   23a6c:	ldr	r2, [fp, #-200]	; 0xffffff38
   23a70:	stm	sl, {r1, r2}
   23a74:	ldr	r1, [fp, #-376]	; 0xfffffe88
   23a78:	ldr	sl, [sp, #436]	; 0x1b4
   23a7c:	ldr	r2, [fp, #-380]	; 0xfffffe84
   23a80:	stm	sl, {r1, r2}
   23a84:	ldr	r1, [fp, #-428]	; 0xfffffe54
   23a88:	ldr	r2, [fp, #-432]	; 0xfffffe50
   23a8c:	stm	r9, {r1, r2}
   23a90:	ldr	r1, [fp, #-360]	; 0xfffffe98
   23a94:	ldr	r2, [fp, #-364]	; 0xfffffe94
   23a98:	mov	r9, r6
   23a9c:	stm	r8, {r1, r2}
   23aa0:	ldr	r2, [fp, #-408]	; 0xfffffe68
   23aa4:	ldr	r1, [fp, #-196]	; 0xffffff3c
   23aa8:	mov	r8, r0
   23aac:	str	r2, [r5]
   23ab0:	str	r1, [r5, #4]
   23ab4:	ldr	r1, [fp, #-344]	; 0xfffffea8
   23ab8:	ldr	r2, [fp, #-348]	; 0xfffffea4
   23abc:	ldr	r5, [sp, #348]	; 0x15c
   23ac0:	stm	r4, {r1, r2}
   23ac4:	ldr	r2, [fp, #-192]	; 0xffffff40
   23ac8:	ldr	r1, [fp, #-188]	; 0xffffff44
   23acc:	ldr	r4, [fp, #-328]	; 0xfffffeb8
   23ad0:	str	r2, [lr]
   23ad4:	str	r1, [lr, #4]
   23ad8:	ldr	r1, [fp, #-336]	; 0xfffffeb0
   23adc:	ldr	r2, [fp, #-340]	; 0xfffffeac
   23ae0:	mov	lr, r3
   23ae4:	stm	r0, {r1, r2}
   23ae8:	ldr	r1, [fp, #-384]	; 0xfffffe80
   23aec:	ldr	r2, [fp, #-388]	; 0xfffffe7c
   23af0:	ldr	r0, [fp, #-412]	; 0xfffffe64
   23af4:	stm	r7, {r1, r2}
   23af8:	ldr	r1, [fp, #-416]	; 0xfffffe60
   23afc:	ldr	r2, [fp, #-184]	; 0xffffff48
   23b00:	ldr	r7, [fp, #-180]	; 0xffffff4c
   23b04:	str	r1, [r6]
   23b08:	ldr	r1, [fp, #-368]	; 0xfffffe90
   23b0c:	str	r0, [r6, #4]
   23b10:	ldr	r0, [fp, #-396]	; 0xfffffe74
   23b14:	ldr	r6, [sp, #352]	; 0x160
   23b18:	stm	ip, {r1, r2}
   23b1c:	ldr	r2, [fp, #-252]	; 0xffffff04
   23b20:	ldr	r1, [fp, #-392]	; 0xfffffe78
   23b24:	strd	r0, [r2]
   23b28:	ldr	r1, [sp, #428]	; 0x1ac
   23b2c:	ldr	r0, [fp, #-372]	; 0xfffffe8c
   23b30:	stm	r1, {r0, r7}
   23b34:	ldr	r7, [fp, #-356]	; 0xfffffe9c
   23b38:	ldr	r0, [fp, #-352]	; 0xfffffea0
   23b3c:	str	r7, [r3]
   23b40:	str	r0, [r3, #4]
   23b44:	ldr	r0, [sp, #440]	; 0x1b8
   23b48:	ldr	r3, [fp, #-324]	; 0xfffffebc
   23b4c:	ldr	r7, [fp, #-176]	; 0xffffff50
   23b50:	str	r6, [r0]
   23b54:	str	r5, [r0, #4]
   23b58:	stm	sl, {r3, r4}
   23b5c:	ldr	r3, [fp, #-228]	; 0xffffff1c
   23b60:	ldr	r4, [fp, #-320]	; 0xfffffec0
   23b64:	ldr	sl, [sp, #376]	; 0x178
   23b68:	stm	r3, {r4, r7}
   23b6c:	ldr	r3, [sp, #356]	; 0x164
   23b70:	ldr	r7, [fp, #-232]	; 0xffffff18
   23b74:	ldr	r4, [fp, #-308]	; 0xfffffecc
   23b78:	stm	r7, {r3, r4}
   23b7c:	ldr	r4, [fp, #-312]	; 0xfffffec8
   23b80:	ldr	r3, [fp, #-236]	; 0xffffff14
   23b84:	ldr	r7, [fp, #-316]	; 0xfffffec4
   23b88:	stm	r3, {r4, r7}
   23b8c:	ldr	r3, [sp, #360]	; 0x168
   23b90:	ldr	r7, [fp, #-240]	; 0xffffff10
   23b94:	ldr	r4, [fp, #-296]	; 0xfffffed8
   23b98:	stm	r7, {r3, r4}
   23b9c:	ldr	r4, [fp, #-304]	; 0xfffffed0
   23ba0:	ldr	r3, [fp, #-244]	; 0xffffff0c
   23ba4:	ldr	r7, [fp, #-300]	; 0xfffffed4
   23ba8:	stm	r3, {r4, r7}
   23bac:	ldr	r3, [sp, #372]	; 0x174
   23bb0:	ldr	r4, [fp, #-292]	; 0xfffffedc
   23bb4:	ldr	r7, [fp, #-284]	; 0xfffffee4
   23bb8:	stm	r8, {r3, r4}
   23bbc:	ldr	r3, [fp, #-248]	; 0xffffff08
   23bc0:	ldr	r8, [sp, #380]	; 0x17c
   23bc4:	ldr	r4, [sp, #384]	; 0x180
   23bc8:	str	sl, [r3]
   23bcc:	str	r8, [r3, #4]
   23bd0:	ldr	r3, [fp, #-288]	; 0xfffffee0
   23bd4:	str	r4, [r9]
   23bd8:	ldr	r4, [sp, #392]	; 0x188
   23bdc:	str	r3, [r9, #4]
   23be0:	ldr	r9, [sp, #388]	; 0x184
   23be4:	ldr	r3, [fp, #-172]	; 0xffffff54
   23be8:	str	r9, [ip]
   23bec:	str	r4, [ip, #4]
   23bf0:	str	r7, [r2]
   23bf4:	ldr	r7, [fp, #-276]	; 0xfffffeec
   23bf8:	str	r3, [r2, #4]
   23bfc:	ldr	r2, [fp, #-280]	; 0xfffffee8
   23c00:	ldr	r3, [fp, #-272]	; 0xfffffef0
   23c04:	str	r7, [r1]
   23c08:	ldr	r7, [fp, #-268]	; 0xfffffef4
   23c0c:	str	r2, [r1, #4]
   23c10:	ldr	r1, [fp, #-264]	; 0xfffffef8
   23c14:	str	r7, [lr]
   23c18:	str	r3, [lr, #4]
   23c1c:	ldr	lr, [sp, #396]	; 0x18c
   23c20:	lsl	r2, r7, #3
   23c24:	orr	r2, r2, r3, lsr #29
   23c28:	str	lr, [r0]
   23c2c:	str	r1, [r0, #4]
   23c30:	lsl	r0, r3, #3
   23c34:	lsl	r1, r7, #13
   23c38:	orr	r0, r0, r7, lsr #29
   23c3c:	orr	r1, r1, r3, lsr #19
   23c40:	eor	r0, r0, r3, lsr #6
   23c44:	eor	ip, r0, r1
   23c48:	lsr	r1, r7, #6
   23c4c:	orr	r1, r1, r3, lsl #26
   23c50:	eor	r1, r2, r1
   23c54:	lsr	r2, r7, #19
   23c58:	orr	r2, r2, r3, lsl #13
   23c5c:	lsrs	r3, r5, #1
   23c60:	rrx	r7, r6
   23c64:	eor	r1, r1, r2
   23c68:	lsl	r2, r6, #24
   23c6c:	orr	r3, r3, r6, lsl #31
   23c70:	orr	r2, r2, r5, lsr #8
   23c74:	eor	r2, r2, r5, lsr #7
   23c78:	eor	r2, r2, r3
   23c7c:	lsr	r3, r6, #7
   23c80:	lsr	r6, r6, #8
   23c84:	orr	r3, r3, r5, lsl #25
   23c88:	orr	r6, r6, r5, lsl #24
   23c8c:	ldr	r5, [fp, #-264]	; 0xfffffef8
   23c90:	eor	r3, r6, r3
   23c94:	eor	r3, r3, r7
   23c98:	ldr	r7, [sp, #368]	; 0x170
   23c9c:	adds	r3, r3, r7
   23ca0:	ldr	r7, [sp, #364]	; 0x16c
   23ca4:	adc	r2, r2, r7
   23ca8:	adds	r3, r3, sl
   23cac:	ldr	sl, [fp, #-176]	; 0xffffff50
   23cb0:	adc	r2, r2, r8
   23cb4:	adds	r3, r3, r1
   23cb8:	ldr	r8, [fp, #-320]	; 0xfffffec0
   23cbc:	adc	r7, r2, ip
   23cc0:	lsl	r1, r3, #13
   23cc4:	lsl	r2, r3, #3
   23cc8:	str	r3, [sp, #248]	; 0xf8
   23ccc:	lsl	r0, r7, #3
   23cd0:	orr	r1, r1, r7, lsr #19
   23cd4:	orr	r2, r2, r7, lsr #29
   23cd8:	str	r7, [sp, #244]	; 0xf4
   23cdc:	orr	r0, r0, r3, lsr #29
   23ce0:	lsr	r6, r8, #8
   23ce4:	eor	r0, r0, r7, lsr #6
   23ce8:	orr	r6, r6, sl, lsl #24
   23cec:	eor	r0, r0, r1
   23cf0:	lsr	r1, r3, #6
   23cf4:	orr	r1, r1, r7, lsl #26
   23cf8:	eor	r1, r2, r1
   23cfc:	lsr	r2, r3, #19
   23d00:	lsrs	r3, sl, #1
   23d04:	orr	r2, r2, r7, lsl #13
   23d08:	rrx	r7, r8
   23d0c:	orr	r3, r3, r8, lsl #31
   23d10:	eor	r1, r1, r2
   23d14:	lsl	r2, r8, #24
   23d18:	orr	r2, r2, sl, lsr #8
   23d1c:	eor	r2, r2, sl, lsr #7
   23d20:	eor	r2, r2, r3
   23d24:	lsr	r3, r8, #7
   23d28:	orr	r3, r3, sl, lsl #25
   23d2c:	eor	r3, r6, r3
   23d30:	eor	r3, r3, r7
   23d34:	ldr	r7, [fp, #-324]	; 0xfffffebc
   23d38:	adds	r3, r3, r7
   23d3c:	ldr	r7, [fp, #-328]	; 0xfffffeb8
   23d40:	adc	r2, r2, r7
   23d44:	adds	r3, r3, r9
   23d48:	ldr	r9, [sp, #356]	; 0x164
   23d4c:	adc	r2, r2, r4
   23d50:	adds	sl, r3, r1
   23d54:	lsl	r1, lr, #13
   23d58:	mov	r4, lr
   23d5c:	ldr	r4, [fp, #-308]	; 0xfffffecc
   23d60:	adc	ip, r2, r0
   23d64:	ldr	r0, [sp, #436]	; 0x1b4
   23d68:	orr	r1, r1, r5, lsr #19
   23d6c:	lsl	r2, lr, #3
   23d70:	str	sl, [sp, #208]	; 0xd0
   23d74:	orr	r2, r2, r5, lsr #29
   23d78:	str	ip, [sp, #204]	; 0xcc
   23d7c:	lsr	r6, r9, #8
   23d80:	stm	r0, {sl, ip}
   23d84:	lsl	r0, r5, #3
   23d88:	orr	r0, r0, lr, lsr #29
   23d8c:	eor	r0, r0, r5, lsr #6
   23d90:	eor	r0, r0, r1
   23d94:	lsr	r1, lr, #6
   23d98:	orr	r1, r1, r5, lsl #26
   23d9c:	eor	r1, r2, r1
   23da0:	lsr	r2, lr, #19
   23da4:	orr	r2, r2, r5, lsl #13
   23da8:	ldr	r5, [fp, #-308]	; 0xfffffecc
   23dac:	eor	r1, r1, r2
   23db0:	lsl	r2, r9, #24
   23db4:	lsrs	r3, r5, #1
   23db8:	orr	r2, r2, r5, lsr #8
   23dbc:	orr	r6, r6, r5, lsl #24
   23dc0:	rrx	r7, r9
   23dc4:	eor	r2, r2, r5, lsr #7
   23dc8:	orr	r3, r3, r9, lsl #31
   23dcc:	eor	r2, r2, r3
   23dd0:	lsr	r3, r9, #7
   23dd4:	orr	r3, r3, r5, lsl #25
   23dd8:	ldr	r5, [fp, #-312]	; 0xfffffec8
   23ddc:	eor	r3, r6, r3
   23de0:	eor	r3, r3, r7
   23de4:	ldr	r7, [fp, #-176]	; 0xffffff50
   23de8:	adds	r3, r3, r8
   23dec:	lsr	r6, r5, #8
   23df0:	adc	r2, r2, r7
   23df4:	ldr	r7, [fp, #-284]	; 0xfffffee4
   23df8:	adds	r3, r3, r7
   23dfc:	ldr	r7, [fp, #-172]	; 0xffffff54
   23e00:	adc	r2, r2, r7
   23e04:	adds	r8, r3, r1
   23e08:	lsl	r1, sl, #13
   23e0c:	adc	lr, r2, r0
   23e10:	ldr	r0, [fp, #-228]	; 0xffffff1c
   23e14:	orr	r1, r1, ip, lsr #19
   23e18:	lsl	r2, sl, #3
   23e1c:	str	r8, [sp, #216]	; 0xd8
   23e20:	orr	r2, r2, ip, lsr #29
   23e24:	str	lr, [sp, #212]	; 0xd4
   23e28:	stm	r0, {r8, lr}
   23e2c:	lsl	r0, ip, #3
   23e30:	orr	r0, r0, sl, lsr #29
   23e34:	eor	r0, r0, ip, lsr #6
   23e38:	eor	r0, r0, r1
   23e3c:	lsr	r1, sl, #6
   23e40:	orr	r1, r1, ip, lsl #26
   23e44:	eor	r1, r2, r1
   23e48:	lsr	r2, sl, #19
   23e4c:	ldr	sl, [fp, #-316]	; 0xfffffec4
   23e50:	orr	r2, r2, ip, lsl #13
   23e54:	mov	ip, r5
   23e58:	eor	r1, r1, r2
   23e5c:	lsl	r2, r5, #24
   23e60:	lsrs	r3, sl, #1
   23e64:	orr	r2, r2, sl, lsr #8
   23e68:	orr	r6, r6, sl, lsl #24
   23e6c:	rrx	r7, r5
   23e70:	eor	r2, r2, sl, lsr #7
   23e74:	orr	r3, r3, r5, lsl #31
   23e78:	eor	r2, r2, r3
   23e7c:	lsr	r3, r5, #7
   23e80:	orr	r3, r3, sl, lsl #25
   23e84:	eor	r3, r6, r3
   23e88:	eor	r3, r3, r7
   23e8c:	adds	r3, r3, r9
   23e90:	ldr	r9, [sp, #360]	; 0x168
   23e94:	adc	r2, r2, r4
   23e98:	ldr	r4, [fp, #-276]	; 0xfffffeec
   23e9c:	lsr	r6, r9, #8
   23ea0:	adds	r3, r3, r4
   23ea4:	ldr	r4, [fp, #-280]	; 0xfffffee8
   23ea8:	adc	r2, r2, r4
   23eac:	adds	r4, r3, r1
   23eb0:	lsl	r1, r8, #13
   23eb4:	adc	r5, r2, r0
   23eb8:	ldr	r0, [fp, #-232]	; 0xffffff18
   23ebc:	orr	r1, r1, lr, lsr #19
   23ec0:	lsl	r2, r8, #3
   23ec4:	orr	r2, r2, lr, lsr #29
   23ec8:	strd	r4, [r0]
   23ecc:	lsl	r0, lr, #3
   23ed0:	orr	r0, r0, r8, lsr #29
   23ed4:	eor	r0, r0, lr, lsr #6
   23ed8:	eor	r0, r0, r1
   23edc:	lsr	r1, r8, #6
   23ee0:	orr	r1, r1, lr, lsl #26
   23ee4:	str	r0, [sp, #236]	; 0xec
   23ee8:	ldr	r0, [fp, #-296]	; 0xfffffed8
   23eec:	eor	r1, r2, r1
   23ef0:	lsr	r2, r8, #19
   23ef4:	orr	r2, r2, lr, lsl #13
   23ef8:	lsrs	r3, r0, #1
   23efc:	orr	r6, r6, r0, lsl #24
   23f00:	rrx	r7, r9
   23f04:	eor	r1, r1, r2
   23f08:	lsl	r2, r9, #24
   23f0c:	orr	r2, r2, r0, lsr #8
   23f10:	orr	r3, r3, r9, lsl #31
   23f14:	eor	r2, r2, r0, lsr #7
   23f18:	eor	r2, r2, r3
   23f1c:	lsr	r3, r9, #7
   23f20:	orr	r3, r3, r0, lsl #25
   23f24:	ldr	r0, [fp, #-268]	; 0xfffffef4
   23f28:	eor	r3, r6, r3
   23f2c:	eor	r3, r3, r7
   23f30:	adds	r3, r3, ip
   23f34:	adc	r2, r2, sl
   23f38:	adds	r3, r3, r0
   23f3c:	ldr	r0, [fp, #-272]	; 0xfffffef0
   23f40:	str	r4, [sp, #224]	; 0xe0
   23f44:	ldr	r8, [fp, #-300]	; 0xfffffed4
   23f48:	str	r5, [sp, #220]	; 0xdc
   23f4c:	adc	r2, r2, r0
   23f50:	ldr	r0, [sp, #236]	; 0xec
   23f54:	adds	ip, r3, r1
   23f58:	lsl	r1, r4, #13
   23f5c:	orr	r1, r1, r5, lsr #19
   23f60:	str	ip, [sp, #232]	; 0xe8
   23f64:	adc	lr, r2, r0
   23f68:	ldr	r0, [fp, #-236]	; 0xffffff14
   23f6c:	lsl	r2, r4, #3
   23f70:	lsrs	r3, r8, #1
   23f74:	orr	r2, r2, r5, lsr #29
   23f78:	str	lr, [sp, #228]	; 0xe4
   23f7c:	stm	r0, {ip, lr}
   23f80:	lsl	r0, r5, #3
   23f84:	orr	r0, r0, r4, lsr #29
   23f88:	eor	r0, r0, r5, lsr #6
   23f8c:	eor	r0, r0, r1
   23f90:	lsr	r1, r4, #6
   23f94:	orr	r1, r1, r5, lsl #26
   23f98:	eor	r1, r2, r1
   23f9c:	lsr	r2, r4, #19
   23fa0:	ldr	r4, [fp, #-304]	; 0xfffffed0
   23fa4:	orr	r2, r2, r5, lsl #13
   23fa8:	eor	r1, r1, r2
   23fac:	lsl	r2, r4, #24
   23fb0:	orr	r3, r3, r4, lsl #31
   23fb4:	lsr	r6, r4, #8
   23fb8:	rrx	r7, r4
   23fbc:	mov	sl, r4
   23fc0:	orr	r2, r2, r8, lsr #8
   23fc4:	orr	r6, r6, r8, lsl #24
   23fc8:	eor	r2, r2, r8, lsr #7
   23fcc:	eor	r2, r2, r3
   23fd0:	lsr	r3, r4, #7
   23fd4:	ldr	r4, [fp, #-296]	; 0xfffffed8
   23fd8:	orr	r3, r3, r8, lsl #25
   23fdc:	eor	r3, r6, r3
   23fe0:	eor	r3, r3, r7
   23fe4:	adds	r3, r3, r9
   23fe8:	ldr	r9, [sp, #372]	; 0x174
   23fec:	adc	r2, r2, r4
   23ff0:	ldr	r4, [sp, #424]	; 0x1a8
   23ff4:	lsr	r6, r9, #8
   23ff8:	adds	r3, r3, r4
   23ffc:	ldr	r4, [sp, #420]	; 0x1a4
   24000:	adc	r2, r2, r4
   24004:	adds	r4, r3, r1
   24008:	lsl	r1, ip, #13
   2400c:	adc	r5, r2, r0
   24010:	ldr	r0, [fp, #-240]	; 0xffffff10
   24014:	orr	r1, r1, lr, lsr #19
   24018:	lsl	r2, ip, #3
   2401c:	str	r4, [sp, #192]	; 0xc0
   24020:	orr	r2, r2, lr, lsr #29
   24024:	str	r5, [sp, #236]	; 0xec
   24028:	strd	r4, [r0]
   2402c:	lsl	r0, lr, #3
   24030:	orr	r0, r0, ip, lsr #29
   24034:	eor	r0, r0, lr, lsr #6
   24038:	eor	r0, r0, r1
   2403c:	lsr	r1, ip, #6
   24040:	orr	r1, r1, lr, lsl #26
   24044:	str	r0, [sp, #196]	; 0xc4
   24048:	ldr	r0, [fp, #-292]	; 0xfffffedc
   2404c:	eor	r1, r2, r1
   24050:	lsr	r2, ip, #19
   24054:	orr	r2, r2, lr, lsl #13
   24058:	lsrs	r3, r0, #1
   2405c:	orr	r6, r6, r0, lsl #24
   24060:	rrx	r7, r9
   24064:	eor	r1, r1, r2
   24068:	lsl	r2, r9, #24
   2406c:	orr	r2, r2, r0, lsr #8
   24070:	orr	r3, r3, r9, lsl #31
   24074:	eor	r2, r2, r0, lsr #7
   24078:	eor	r2, r2, r3
   2407c:	lsr	r3, r9, #7
   24080:	orr	r3, r3, r0, lsl #25
   24084:	ldr	r0, [sp, #196]	; 0xc4
   24088:	eor	r3, r6, r3
   2408c:	eor	r3, r3, r7
   24090:	ldr	r7, [sp, #248]	; 0xf8
   24094:	adds	r3, r3, sl
   24098:	adc	r2, r2, r8
   2409c:	adds	r3, r3, r7
   240a0:	ldr	r7, [sp, #244]	; 0xf4
   240a4:	adc	r2, r2, r7
   240a8:	adds	ip, r3, r1
   240ac:	lsl	r1, r4, #13
   240b0:	adc	lr, r2, r0
   240b4:	ldr	r0, [fp, #-244]	; 0xffffff0c
   240b8:	orr	r1, r1, r5, lsr #19
   240bc:	lsl	r2, r4, #3
   240c0:	str	ip, [sp, #200]	; 0xc8
   240c4:	orr	r2, r2, r5, lsr #29
   240c8:	str	lr, [sp, #196]	; 0xc4
   240cc:	stm	r0, {ip, lr}
   240d0:	lsl	r0, r5, #3
   240d4:	orr	r0, r0, r4, lsr #29
   240d8:	eor	r0, r0, r5, lsr #6
   240dc:	eor	r0, r0, r1
   240e0:	lsr	r1, r4, #6
   240e4:	orr	r1, r1, r5, lsl #26
   240e8:	eor	r1, r2, r1
   240ec:	lsr	r2, r4, #19
   240f0:	ldr	r4, [sp, #376]	; 0x178
   240f4:	orr	r2, r2, r5, lsl #13
   240f8:	ldr	r5, [sp, #380]	; 0x17c
   240fc:	eor	r1, r1, r2
   24100:	lsl	r2, r4, #24
   24104:	lsr	r6, r4, #8
   24108:	mov	r8, r4
   2410c:	lsrs	r3, r5, #1
   24110:	orr	r2, r2, r5, lsr #8
   24114:	orr	r6, r6, r5, lsl #24
   24118:	rrx	r7, r4
   2411c:	mov	sl, r5
   24120:	eor	r2, r2, r5, lsr #7
   24124:	orr	r3, r3, r4, lsl #31
   24128:	eor	r2, r2, r3
   2412c:	lsr	r3, r4, #7
   24130:	ldr	r4, [fp, #-292]	; 0xfffffedc
   24134:	orr	r3, r3, r5, lsl #25
   24138:	eor	r3, r6, r3
   2413c:	eor	r3, r3, r7
   24140:	adds	r3, r3, r9
   24144:	ldr	r9, [sp, #384]	; 0x180
   24148:	adc	r2, r2, r4
   2414c:	ldr	r4, [sp, #396]	; 0x18c
   24150:	lsr	r6, r9, #8
   24154:	adds	r3, r3, r4
   24158:	ldr	r4, [fp, #-264]	; 0xfffffef8
   2415c:	adc	r2, r2, r4
   24160:	adds	r4, r3, r1
   24164:	lsl	r1, ip, #13
   24168:	adc	r5, r2, r0
   2416c:	ldr	r0, [sp, #260]	; 0x104
   24170:	orr	r1, r1, lr, lsr #19
   24174:	lsl	r2, ip, #3
   24178:	str	r4, [sp, #64]	; 0x40
   2417c:	orr	r2, r2, lr, lsr #29
   24180:	str	r5, [sp, #60]	; 0x3c
   24184:	strd	r4, [r0]
   24188:	lsl	r0, lr, #3
   2418c:	orr	r0, r0, ip, lsr #29
   24190:	eor	r0, r0, lr, lsr #6
   24194:	eor	r0, r0, r1
   24198:	lsr	r1, ip, #6
   2419c:	orr	r1, r1, lr, lsl #26
   241a0:	eor	r1, r2, r1
   241a4:	lsr	r2, ip, #19
   241a8:	orr	r2, r2, lr, lsl #13
   241ac:	eor	ip, r1, r2
   241b0:	ldr	r1, [fp, #-288]	; 0xfffffee0
   241b4:	lsl	r2, r9, #24
   241b8:	lsrs	r3, r1, #1
   241bc:	orr	r2, r2, r1, lsr #8
   241c0:	orr	r6, r6, r1, lsl #24
   241c4:	rrx	r7, r9
   241c8:	eor	r2, r2, r1, lsr #7
   241cc:	orr	r3, r3, r9, lsl #31
   241d0:	eor	r2, r2, r3
   241d4:	lsr	r3, r9, #7
   241d8:	orr	r3, r3, r1, lsl #25
   241dc:	lsl	r1, r4, #13
   241e0:	orr	r1, r1, r5, lsr #19
   241e4:	eor	r3, r6, r3
   241e8:	eor	r3, r3, r7
   241ec:	ldr	r7, [sp, #208]	; 0xd0
   241f0:	adds	r3, r3, r8
   241f4:	adc	r2, r2, sl
   241f8:	adds	r3, r3, r7
   241fc:	ldr	r7, [sp, #204]	; 0xcc
   24200:	adc	r2, r2, r7
   24204:	adds	ip, r3, ip
   24208:	adc	lr, r2, r0
   2420c:	ldr	r0, [fp, #-248]	; 0xffffff08
   24210:	lsl	r2, r4, #3
   24214:	str	ip, [sp, #72]	; 0x48
   24218:	orr	r2, r2, r5, lsr #29
   2421c:	str	lr, [sp, #68]	; 0x44
   24220:	stm	r0, {ip, lr}
   24224:	lsl	r0, r5, #3
   24228:	orr	r0, r0, r4, lsr #29
   2422c:	eor	r0, r0, r5, lsr #6
   24230:	eor	r0, r0, r1
   24234:	lsr	r1, r4, #6
   24238:	orr	r1, r1, r5, lsl #26
   2423c:	eor	r1, r2, r1
   24240:	lsr	r2, r4, #19
   24244:	ldr	r4, [sp, #388]	; 0x184
   24248:	orr	r2, r2, r5, lsl #13
   2424c:	ldr	r5, [sp, #392]	; 0x188
   24250:	eor	r1, r1, r2
   24254:	lsl	r2, r4, #24
   24258:	lsr	r6, r4, #8
   2425c:	mov	r8, r4
   24260:	lsrs	r3, r5, #1
   24264:	orr	r2, r2, r5, lsr #8
   24268:	orr	r6, r6, r5, lsl #24
   2426c:	rrx	r7, r4
   24270:	mov	sl, r5
   24274:	eor	r2, r2, r5, lsr #7
   24278:	orr	r3, r3, r4, lsl #31
   2427c:	eor	r2, r2, r3
   24280:	lsr	r3, r4, #7
   24284:	ldr	r4, [fp, #-288]	; 0xfffffee0
   24288:	orr	r3, r3, r5, lsl #25
   2428c:	eor	r3, r6, r3
   24290:	eor	r3, r3, r7
   24294:	adds	r3, r3, r9
   24298:	ldr	r9, [fp, #-284]	; 0xfffffee4
   2429c:	adc	r2, r2, r4
   242a0:	ldr	r4, [sp, #216]	; 0xd8
   242a4:	lsr	r6, r9, #8
   242a8:	adds	r3, r3, r4
   242ac:	ldr	r4, [sp, #212]	; 0xd4
   242b0:	adc	r2, r2, r4
   242b4:	adds	r4, r3, r1
   242b8:	lsl	r1, ip, #13
   242bc:	adc	r5, r2, r0
   242c0:	ldr	r0, [sp, #256]	; 0x100
   242c4:	orr	r1, r1, lr, lsr #19
   242c8:	lsl	r2, ip, #3
   242cc:	str	r4, [sp, #80]	; 0x50
   242d0:	orr	r2, r2, lr, lsr #29
   242d4:	str	r5, [sp, #76]	; 0x4c
   242d8:	strd	r4, [r0]
   242dc:	lsl	r0, lr, #3
   242e0:	orr	r0, r0, ip, lsr #29
   242e4:	eor	r0, r0, lr, lsr #6
   242e8:	eor	r0, r0, r1
   242ec:	lsr	r1, ip, #6
   242f0:	orr	r1, r1, lr, lsl #26
   242f4:	eor	r1, r2, r1
   242f8:	lsr	r2, ip, #19
   242fc:	orr	r2, r2, lr, lsl #13
   24300:	eor	ip, r1, r2
   24304:	ldr	r1, [fp, #-172]	; 0xffffff54
   24308:	lsl	r2, r9, #24
   2430c:	lsrs	r3, r1, #1
   24310:	orr	r2, r2, r1, lsr #8
   24314:	orr	r6, r6, r1, lsl #24
   24318:	rrx	r7, r9
   2431c:	eor	r2, r2, r1, lsr #7
   24320:	orr	r3, r3, r9, lsl #31
   24324:	eor	r2, r2, r3
   24328:	lsr	r3, r9, #7
   2432c:	orr	r3, r3, r1, lsl #25
   24330:	lsl	r1, r4, #13
   24334:	orr	r1, r1, r5, lsr #19
   24338:	eor	r3, r6, r3
   2433c:	eor	r3, r3, r7
   24340:	ldr	r7, [sp, #224]	; 0xe0
   24344:	adds	r3, r3, r8
   24348:	ldr	r8, [fp, #-276]	; 0xfffffeec
   2434c:	adc	r2, r2, sl
   24350:	ldr	sl, [fp, #-280]	; 0xfffffee8
   24354:	adds	r3, r3, r7
   24358:	ldr	r7, [sp, #220]	; 0xdc
   2435c:	lsr	r6, r8, #8
   24360:	orr	r6, r6, sl, lsl #24
   24364:	adc	r2, r2, r7
   24368:	adds	ip, r3, ip
   2436c:	adc	lr, r2, r0
   24370:	ldr	r0, [sp, #432]	; 0x1b0
   24374:	lsl	r2, r4, #3
   24378:	lsrs	r3, sl, #1
   2437c:	rrx	r7, r8
   24380:	str	ip, [sp, #88]	; 0x58
   24384:	orr	r2, r2, r5, lsr #29
   24388:	str	lr, [sp, #84]	; 0x54
   2438c:	orr	r3, r3, r8, lsl #31
   24390:	stm	r0, {ip, lr}
   24394:	lsl	r0, r5, #3
   24398:	orr	r0, r0, r4, lsr #29
   2439c:	eor	r0, r0, r5, lsr #6
   243a0:	eor	r0, r0, r1
   243a4:	lsr	r1, r4, #6
   243a8:	orr	r1, r1, r5, lsl #26
   243ac:	eor	r1, r2, r1
   243b0:	lsr	r2, r4, #19
   243b4:	ldr	r4, [fp, #-172]	; 0xffffff54
   243b8:	orr	r2, r2, r5, lsl #13
   243bc:	eor	r1, r1, r2
   243c0:	lsl	r2, r8, #24
   243c4:	orr	r2, r2, sl, lsr #8
   243c8:	eor	r2, r2, sl, lsr #7
   243cc:	eor	r2, r2, r3
   243d0:	lsr	r3, r8, #7
   243d4:	orr	r3, r3, sl, lsl #25
   243d8:	eor	r3, r6, r3
   243dc:	eor	r3, r3, r7
   243e0:	adds	r3, r3, r9
   243e4:	ldr	r9, [fp, #-268]	; 0xfffffef4
   243e8:	adc	r2, r2, r4
   243ec:	ldr	r4, [sp, #232]	; 0xe8
   243f0:	lsr	r6, r9, #8
   243f4:	adds	r3, r3, r4
   243f8:	ldr	r4, [sp, #228]	; 0xe4
   243fc:	adc	r2, r2, r4
   24400:	adds	r5, r3, r1
   24404:	lsl	r1, ip, #13
   24408:	adc	r4, r2, r0
   2440c:	ldr	r0, [fp, #-252]	; 0xffffff04
   24410:	orr	r1, r1, lr, lsr #19
   24414:	lsl	r2, ip, #3
   24418:	str	r5, [sp, #96]	; 0x60
   2441c:	orr	r2, r2, lr, lsr #29
   24420:	str	r4, [sp, #92]	; 0x5c
   24424:	str	r5, [r0]
   24428:	str	r4, [r0, #4]
   2442c:	lsl	r0, lr, #3
   24430:	orr	r0, r0, ip, lsr #29
   24434:	eor	r0, r0, lr, lsr #6
   24438:	eor	r0, r0, r1
   2443c:	lsr	r1, ip, #6
   24440:	orr	r1, r1, lr, lsl #26
   24444:	eor	r1, r2, r1
   24448:	lsr	r2, ip, #19
   2444c:	orr	r2, r2, lr, lsl #13
   24450:	eor	ip, r1, r2
   24454:	ldr	r1, [fp, #-272]	; 0xfffffef0
   24458:	lsl	r2, r9, #24
   2445c:	lsrs	r3, r1, #1
   24460:	orr	r2, r2, r1, lsr #8
   24464:	orr	r6, r6, r1, lsl #24
   24468:	rrx	r7, r9
   2446c:	mov	lr, r1
   24470:	eor	r2, r2, r1, lsr #7
   24474:	orr	r3, r3, r9, lsl #31
   24478:	eor	r2, r2, r3
   2447c:	lsr	r3, r9, #7
   24480:	orr	r3, r3, r1, lsl #25
   24484:	ldr	r1, [sp, #192]	; 0xc0
   24488:	eor	r3, r6, r3
   2448c:	ldr	r6, [sp, #424]	; 0x1a8
   24490:	eor	r3, r3, r7
   24494:	ldr	r7, [sp, #236]	; 0xec
   24498:	adds	r3, r3, r8
   2449c:	adc	r2, r2, sl
   244a0:	adds	r3, r3, r1
   244a4:	ldr	sl, [sp, #416]	; 0x1a0
   244a8:	adc	r2, r2, r7
   244ac:	adds	r1, r3, ip
   244b0:	adc	r0, r2, r0
   244b4:	ldr	r2, [sp, #428]	; 0x1ac
   244b8:	str	r1, [sp, #100]	; 0x64
   244bc:	str	r0, [sp, #104]	; 0x68
   244c0:	str	sl, [sp, #416]	; 0x1a0
   244c4:	str	r1, [r2]
   244c8:	str	r0, [r2, #4]
   244cc:	lsl	r0, r4, #3
   244d0:	lsl	r1, r5, #13
   244d4:	lsl	r2, r5, #3
   244d8:	orr	r0, r0, r5, lsr #29
   244dc:	orr	r1, r1, r4, lsr #19
   244e0:	orr	r2, r2, r4, lsr #29
   244e4:	eor	r0, r0, r4, lsr #6
   244e8:	eor	r0, r0, r1
   244ec:	lsr	r1, r5, #6
   244f0:	orr	r1, r1, r4, lsl #26
   244f4:	eor	r1, r2, r1
   244f8:	lsr	r2, r5, #19
   244fc:	ldr	r5, [sp, #420]	; 0x1a4
   24500:	orr	r2, r2, r4, lsl #13
   24504:	eor	r1, r1, r2
   24508:	lsl	r2, r6, #24
   2450c:	lsrs	r3, r5, #1
   24510:	orr	r2, r2, r5, lsr #8
   24514:	rrx	r7, r6
   24518:	eor	r2, r2, r5, lsr #7
   2451c:	orr	r3, r3, r6, lsl #31
   24520:	eor	r2, r2, r3
   24524:	lsr	r3, r6, #7
   24528:	lsr	r6, r6, #8
   2452c:	orr	r3, r3, r5, lsl #25
   24530:	orr	r6, r6, r5, lsl #24
   24534:	ldr	r5, [fp, #-168]	; 0xffffff58
   24538:	eor	r3, r6, r3
   2453c:	ldr	r6, [sp, #444]	; 0x1bc
   24540:	eor	r3, r3, r7
   24544:	ldr	r7, [sp, #200]	; 0xc8
   24548:	adds	r3, r3, r9
   2454c:	adc	r2, r2, lr
   24550:	adds	r3, r3, r7
   24554:	ldr	r7, [sp, #196]	; 0xc4
   24558:	adc	r2, r2, r7
   2455c:	adds	r1, r3, r1
   24560:	lsl	r3, r6, #23
   24564:	lsr	r7, r5, #18
   24568:	adc	r0, r2, r0
   2456c:	ldr	r2, [sp, #252]	; 0xfc
   24570:	str	r1, [sp, #108]	; 0x6c
   24574:	orr	r3, r3, r5, lsr #9
   24578:	orr	r7, r7, r6, lsl #14
   2457c:	str	r0, [sp, #112]	; 0x70
   24580:	str	r1, [r2]
   24584:	str	r0, [r2, #4]
   24588:	ldr	r1, [sp, #404]	; 0x194
   2458c:	ldr	r0, [fp, #-260]	; 0xfffffefc
   24590:	ldr	r2, [sp, #400]	; 0x190
   24594:	eor	r0, r0, r1
   24598:	and	r0, r6, r0
   2459c:	eor	r0, r0, r1
   245a0:	ldr	r1, [sp, #272]	; 0x110
   245a4:	eor	r1, r1, r2
   245a8:	and	r1, r5, r1
   245ac:	eor	r1, r1, r2
   245b0:	ldr	r2, [sp, #40]	; 0x28
   245b4:	adds	r1, r2, r1
   245b8:	ldr	r2, [sp, #44]	; 0x2c
   245bc:	adc	r0, r2, r0
   245c0:	lsl	r2, r5, #14
   245c4:	orr	r2, r2, r6, lsr #18
   245c8:	eor	r2, r2, r3
   245cc:	lsl	r3, r5, #18
   245d0:	orr	r3, r3, r6, lsr #14
   245d4:	eor	r2, r2, r3
   245d8:	lsl	r3, r5, #23
   245dc:	orr	r3, r3, r6, lsr #9
   245e0:	eor	r3, r7, r3
   245e4:	lsr	r7, r5, #14
   245e8:	ldr	r5, [sp, #408]	; 0x198
   245ec:	orr	r7, r7, r6, lsl #18
   245f0:	eor	r3, r3, r7
   245f4:	ldr	r7, [sp, #412]	; 0x19c
   245f8:	adds	r1, r1, r3
   245fc:	ldr	r3, [sp, #148]	; 0x94
   24600:	str	r5, [sp, #408]	; 0x198
   24604:	adc	r0, r0, r2
   24608:	ldr	r2, [sp, #128]	; 0x80
   2460c:	mov	lr, r7
   24610:	str	r7, [sp, #412]	; 0x19c
   24614:	adds	r1, r1, r2
   24618:	ldr	r2, [sp, #264]	; 0x108
   2461c:	adc	r2, r0, r2
   24620:	movw	r0, #44578	; 0xae22
   24624:	movt	r0, #55080	; 0xd728
   24628:	adds	r8, r1, r0
   2462c:	movw	r1, #12184	; 0x2f98
   24630:	ldr	r0, [sp, #120]	; 0x78
   24634:	movt	r1, #17034	; 0x428a
   24638:	adc	r4, r2, r1
   2463c:	orr	r2, sl, r7
   24640:	ldr	r1, [sp, #240]	; 0xf0
   24644:	and	r2, r2, r3
   24648:	and	r3, sl, r7
   2464c:	lsl	r7, sl, #30
   24650:	orr	ip, r2, r3
   24654:	ldr	r2, [fp, #-256]	; 0xffffff00
   24658:	lsl	r3, sl, #25
   2465c:	orr	r3, r3, r2, lsr #7
   24660:	orr	r7, r7, r2, lsr #2
   24664:	and	r6, r2, r5
   24668:	mov	r9, r2
   2466c:	str	r9, [fp, #-256]	; 0xffffff00
   24670:	eor	r3, r7, r3
   24674:	lsl	r7, r2, #4
   24678:	orr	r7, r7, sl, lsr #28
   2467c:	eor	r3, r3, r7
   24680:	orr	r7, r2, r5
   24684:	and	r7, r7, r1
   24688:	mov	r1, r5
   2468c:	lsl	r5, r2, #30
   24690:	orr	r7, r7, r6
   24694:	lsl	r6, r2, #25
   24698:	orr	r5, r5, sl, lsr #2
   2469c:	orr	r6, r6, sl, lsr #7
   246a0:	eor	r6, r5, r6
   246a4:	lsr	r5, r2, #28
   246a8:	orr	r5, r5, sl, lsl #4
   246ac:	eor	r6, r6, r5
   246b0:	adds	r7, r6, r7
   246b4:	adc	r2, r3, ip
   246b8:	adds	ip, r7, r8
   246bc:	adc	r5, r2, r4
   246c0:	lsl	r6, ip, #30
   246c4:	str	ip, [sp, #264]	; 0x108
   246c8:	orr	r2, r5, sl
   246cc:	and	r3, r5, sl
   246d0:	lsl	r7, r5, #30
   246d4:	orr	r6, r6, r5, lsr #2
   246d8:	and	r2, r2, lr
   246dc:	orr	r7, r7, ip, lsr #2
   246e0:	mov	lr, r5
   246e4:	orr	r3, r2, r3
   246e8:	lsl	r2, r5, #25
   246ec:	str	lr, [sp, #128]	; 0x80
   246f0:	orr	r2, r2, ip, lsr #7
   246f4:	eor	r2, r7, r2
   246f8:	lsl	r7, ip, #4
   246fc:	orr	r7, r7, r5, lsr #28
   24700:	eor	r7, r2, r7
   24704:	lsl	r2, ip, #25
   24708:	orr	r2, r2, r5, lsr #7
   2470c:	eor	r2, r6, r2
   24710:	lsr	r6, ip, #28
   24714:	orr	r6, r6, r5, lsl #4
   24718:	and	r5, ip, r9
   2471c:	eor	r2, r2, r6
   24720:	orr	r6, ip, r9
   24724:	and	r6, r6, r1
   24728:	orr	r6, r6, r5
   2472c:	adds	ip, r2, r6
   24730:	ldr	r2, [sp, #116]	; 0x74
   24734:	adc	r3, r7, r3
   24738:	adds	r9, r8, r2
   2473c:	ldr	r2, [sp, #444]	; 0x1bc
   24740:	adc	r8, r4, r0
   24744:	lsl	r1, r9, #14
   24748:	lsr	r6, r9, #18
   2474c:	ldr	r0, [fp, #-260]	; 0xfffffefc
   24750:	lsl	r7, r8, #23
   24754:	orr	r1, r1, r8, lsr #18
   24758:	orr	r6, r6, r8, lsl #14
   2475c:	orr	r7, r7, r9, lsr #9
   24760:	eor	r1, r1, r7
   24764:	lsl	r7, r9, #18
   24768:	orr	r7, r7, r8, lsr #14
   2476c:	eor	r1, r1, r7
   24770:	lsl	r7, r9, #23
   24774:	orr	r7, r7, r8, lsr #9
   24778:	eor	r7, r6, r7
   2477c:	lsr	r6, r9, #14
   24780:	orr	r6, r6, r8, lsl #18
   24784:	eor	r7, r7, r6
   24788:	eor	r6, r2, r0
   2478c:	ldr	r2, [fp, #-168]	; 0xffffff58
   24790:	and	r6, r8, r6
   24794:	eor	r6, r6, r0
   24798:	ldr	r0, [sp, #272]	; 0x110
   2479c:	eor	r5, r2, r0
   247a0:	ldr	r2, [sp, #400]	; 0x190
   247a4:	and	r5, r9, r5
   247a8:	eor	r5, r5, r0
   247ac:	ldr	r0, [sp, #132]	; 0x84
   247b0:	adds	r4, r2, r0
   247b4:	ldr	r0, [sp, #268]	; 0x10c
   247b8:	ldr	r2, [sp, #404]	; 0x194
   247bc:	adc	r2, r2, r0
   247c0:	movw	r0, #26061	; 0x65cd
   247c4:	adds	r5, r4, r5
   247c8:	movt	r0, #9199	; 0x23ef
   247cc:	adc	r2, r2, r6
   247d0:	adds	r7, r5, r7
   247d4:	adc	r1, r2, r1
   247d8:	adds	r2, r7, r0
   247dc:	movw	r0, #17553	; 0x4491
   247e0:	movt	r0, #28983	; 0x7137
   247e4:	adc	r5, r1, r0
   247e8:	adds	r0, ip, r2
   247ec:	adc	r6, r3, r5
   247f0:	lsl	r4, r0, #30
   247f4:	str	r0, [sp, #268]	; 0x10c
   247f8:	orr	r1, r6, lr
   247fc:	and	r3, r6, lr
   24800:	lsl	r7, r6, #30
   24804:	orr	r4, r4, r6, lsr #2
   24808:	str	r6, [sp, #404]	; 0x194
   2480c:	and	r1, r1, sl
   24810:	orr	r7, r7, r0, lsr #2
   24814:	orr	ip, r1, r3
   24818:	lsl	r3, r6, #25
   2481c:	ldr	r1, [sp, #264]	; 0x108
   24820:	orr	r3, r3, r0, lsr #7
   24824:	eor	r3, r7, r3
   24828:	lsl	r7, r0, #4
   2482c:	orr	r7, r7, r6, lsr #28
   24830:	eor	r7, r3, r7
   24834:	lsl	r3, r0, #25
   24838:	orr	r3, r3, r6, lsr #7
   2483c:	eor	r3, r4, r3
   24840:	lsr	r4, r0, #28
   24844:	orr	r4, r4, r6, lsl #4
   24848:	mov	r6, r0
   2484c:	eor	r3, r3, r4
   24850:	orr	r4, r0, r1
   24854:	ldr	r0, [fp, #-256]	; 0xffffff00
   24858:	and	r1, r6, r1
   2485c:	and	r4, r4, r0
   24860:	ldr	r0, [sp, #240]	; 0xf0
   24864:	orr	r1, r4, r1
   24868:	adds	lr, r3, r1
   2486c:	ldr	r1, [sp, #272]	; 0x110
   24870:	adc	ip, r7, ip
   24874:	adds	r6, r2, r0
   24878:	ldr	r0, [sp, #148]	; 0x94
   2487c:	ldr	r2, [fp, #-260]	; 0xfffffefc
   24880:	lsr	r3, r6, #18
   24884:	adc	sl, r5, r0
   24888:	lsl	r5, r6, #14
   2488c:	ldr	r0, [sp, #444]	; 0x1bc
   24890:	lsl	r4, sl, #23
   24894:	orr	r5, r5, sl, lsr #18
   24898:	orr	r3, r3, sl, lsl #14
   2489c:	orr	r4, r4, r6, lsr #9
   248a0:	eor	r5, r5, r4
   248a4:	lsl	r4, r6, #18
   248a8:	orr	r4, r4, sl, lsr #14
   248ac:	eor	r5, r5, r4
   248b0:	lsl	r4, r6, #23
   248b4:	orr	r4, r4, sl, lsr #9
   248b8:	eor	r3, r3, r4
   248bc:	lsr	r4, r6, #14
   248c0:	orr	r4, r4, sl, lsl #18
   248c4:	eor	r3, r3, r4
   248c8:	eor	r4, r8, r0
   248cc:	and	r4, sl, r4
   248d0:	eor	r4, r4, r0
   248d4:	ldr	r0, [fp, #-168]	; 0xffffff58
   248d8:	eor	r7, r9, r0
   248dc:	and	r7, r6, r7
   248e0:	eor	r7, r7, r0
   248e4:	ldr	r0, [sp, #48]	; 0x30
   248e8:	adds	r0, r1, r0
   248ec:	ldr	r1, [sp, #52]	; 0x34
   248f0:	adc	r1, r2, r1
   248f4:	movw	r2, #15151	; 0x3b2f
   248f8:	adds	r0, r0, r7
   248fc:	ldr	r7, [sp, #128]	; 0x80
   24900:	movt	r2, #60493	; 0xec4d
   24904:	adc	r1, r1, r4
   24908:	adds	r0, r0, r3
   2490c:	adc	r1, r1, r5
   24910:	ldr	r5, [sp, #404]	; 0x194
   24914:	adds	r0, r0, r2
   24918:	movw	r2, #64463	; 0xfbcf
   2491c:	movt	r2, #46528	; 0xb5c0
   24920:	adc	r1, r1, r2
   24924:	adds	r2, lr, r0
   24928:	adc	lr, ip, r1
   2492c:	lsl	r4, r2, #30
   24930:	str	r2, [sp, #400]	; 0x190
   24934:	orr	r3, lr, r5
   24938:	orr	r4, r4, lr, lsr #2
   2493c:	str	lr, [fp, #-260]	; 0xfffffefc
   24940:	and	r3, r3, r7
   24944:	and	r7, lr, r5
   24948:	lsl	r5, lr, #30
   2494c:	orr	ip, r3, r7
   24950:	lsl	r7, lr, #25
   24954:	orr	r5, r5, r2, lsr #2
   24958:	ldr	r3, [sp, #268]	; 0x10c
   2495c:	orr	r7, r7, r2, lsr #7
   24960:	eor	r7, r5, r7
   24964:	lsl	r5, r2, #4
   24968:	orr	r5, r5, lr, lsr #28
   2496c:	eor	r5, r7, r5
   24970:	lsl	r7, r2, #25
   24974:	orr	r7, r7, lr, lsr #7
   24978:	eor	r7, r4, r7
   2497c:	lsr	r4, r2, #28
   24980:	orr	r4, r4, lr, lsl #4
   24984:	eor	lr, r7, r4
   24988:	orr	r4, r2, r3
   2498c:	mov	r7, r2
   24990:	ldr	r2, [sp, #264]	; 0x108
   24994:	and	r3, r7, r3
   24998:	and	r4, r4, r2
   2499c:	orr	r3, r4, r3
   249a0:	adds	r7, lr, r3
   249a4:	adc	r2, r5, ip
   249a8:	eor	r5, r6, r9
   249ac:	str	r2, [sp, #272]	; 0x110
   249b0:	ldr	r2, [sp, #408]	; 0x198
   249b4:	adds	r2, r0, r2
   249b8:	ldr	r0, [sp, #412]	; 0x19c
   249bc:	lsr	r4, r2, #18
   249c0:	str	r2, [sp, #408]	; 0x198
   249c4:	adc	r3, r1, r0
   249c8:	lsl	r0, r2, #14
   249cc:	lsl	r1, r3, #23
   249d0:	orr	r0, r0, r3, lsr #18
   249d4:	orr	r4, r4, r3, lsl #14
   249d8:	str	r3, [sp, #412]	; 0x19c
   249dc:	orr	r1, r1, r2, lsr #9
   249e0:	eor	r0, r0, r1
   249e4:	lsl	r1, r2, #18
   249e8:	orr	r1, r1, r3, lsr #14
   249ec:	eor	lr, r0, r1
   249f0:	lsl	r1, r2, #23
   249f4:	mov	r0, r2
   249f8:	orr	r1, r1, r3, lsr #9
   249fc:	and	r5, r0, r5
   24a00:	ldr	r0, [sp, #160]	; 0xa0
   24a04:	eor	r5, r5, r9
   24a08:	eor	r1, r4, r1
   24a0c:	lsr	r4, r2, #14
   24a10:	orr	r4, r4, r3, lsl #18
   24a14:	eor	r2, r1, r4
   24a18:	ldr	r1, [fp, #-168]	; 0xffffff58
   24a1c:	eor	r4, sl, r8
   24a20:	and	r4, r3, r4
   24a24:	ldr	r3, [sp, #444]	; 0x1bc
   24a28:	eor	r4, r4, r8
   24a2c:	adds	r0, r1, r0
   24a30:	ldr	r1, [sp, #164]	; 0xa4
   24a34:	adc	r1, r3, r1
   24a38:	adds	r0, r0, r5
   24a3c:	ldr	r5, [fp, #-260]	; 0xfffffefc
   24a40:	adc	r1, r1, r4
   24a44:	adds	r0, r0, r2
   24a48:	movw	r2, #56252	; 0xdbbc
   24a4c:	movt	r2, #33161	; 0x8189
   24a50:	adc	r1, r1, lr
   24a54:	adds	ip, r0, r2
   24a58:	movw	r2, #56229	; 0xdba5
   24a5c:	ldr	r0, [sp, #272]	; 0x110
   24a60:	movt	r2, #59829	; 0xe9b5
   24a64:	adc	r1, r1, r2
   24a68:	adds	r7, r7, ip
   24a6c:	adc	r3, r0, r1
   24a70:	ldr	r0, [sp, #404]	; 0x194
   24a74:	str	r7, [sp, #444]	; 0x1bc
   24a78:	orr	r2, r3, r5
   24a7c:	and	r5, r3, r5
   24a80:	lsl	r4, r3, #30
   24a84:	str	r3, [fp, #-168]	; 0xffffff58
   24a88:	orr	r4, r4, r7, lsr #2
   24a8c:	and	r2, r2, r0
   24a90:	orr	r0, r2, r5
   24a94:	lsl	r5, r3, #25
   24a98:	lsl	r2, r7, #30
   24a9c:	orr	r5, r5, r7, lsr #7
   24aa0:	orr	r2, r2, r3, lsr #2
   24aa4:	str	r0, [sp, #240]	; 0xf0
   24aa8:	ldr	r0, [sp, #400]	; 0x190
   24aac:	eor	r5, r4, r5
   24ab0:	lsl	r4, r7, #4
   24ab4:	orr	r4, r4, r3, lsr #28
   24ab8:	and	lr, r7, r0
   24abc:	eor	r4, r5, r4
   24ac0:	lsl	r5, r7, #25
   24ac4:	orr	r5, r5, r3, lsr #7
   24ac8:	eor	r2, r2, r5
   24acc:	lsr	r5, r7, #28
   24ad0:	orr	r5, r5, r3, lsl #4
   24ad4:	ldr	r3, [sp, #268]	; 0x10c
   24ad8:	eor	r2, r2, r5
   24adc:	orr	r5, r7, r0
   24ae0:	ldr	r7, [sp, #56]	; 0x38
   24ae4:	and	r5, r5, r3
   24ae8:	orr	r5, r5, lr
   24aec:	adds	r0, r2, r5
   24af0:	str	r0, [sp, #272]	; 0x110
   24af4:	ldr	r0, [sp, #240]	; 0xf0
   24af8:	adc	r0, r4, r0
   24afc:	ldr	r4, [sp, #412]	; 0x19c
   24b00:	str	r0, [sp, #240]	; 0xf0
   24b04:	ldr	r0, [fp, #-256]	; 0xffffff00
   24b08:	adds	lr, ip, r0
   24b0c:	ldr	r0, [sp, #416]	; 0x1a0
   24b10:	lsr	r2, lr, #18
   24b14:	adc	r3, r1, r0
   24b18:	lsl	r0, lr, #14
   24b1c:	adds	r9, r7, r9
   24b20:	ldr	r7, [sp, #136]	; 0x88
   24b24:	lsl	r1, r3, #23
   24b28:	orr	r0, r0, r3, lsr #18
   24b2c:	orr	r2, r2, r3, lsl #14
   24b30:	str	r3, [sp, #164]	; 0xa4
   24b34:	orr	r1, r1, lr, lsr #9
   24b38:	eor	r0, r0, r1
   24b3c:	lsl	r1, lr, #18
   24b40:	adc	r8, r7, r8
   24b44:	orr	r1, r1, r3, lsr #14
   24b48:	eor	r0, r0, r1
   24b4c:	lsl	r1, lr, #23
   24b50:	orr	r1, r1, r3, lsr #9
   24b54:	eor	r1, r2, r1
   24b58:	lsr	r2, lr, #14
   24b5c:	orr	r2, r2, r3, lsl #18
   24b60:	eor	r1, r1, r2
   24b64:	eor	r2, r4, sl
   24b68:	and	r2, r3, r2
   24b6c:	ldr	r3, [sp, #408]	; 0x198
   24b70:	eor	r2, r2, sl
   24b74:	eor	r5, r3, r6
   24b78:	ldr	r3, [fp, #-168]	; 0xffffff58
   24b7c:	and	r5, lr, r5
   24b80:	eor	r5, r5, r6
   24b84:	adds	r5, r9, r5
   24b88:	adc	r2, r8, r2
   24b8c:	adds	r1, r5, r1
   24b90:	adc	r0, r2, r0
   24b94:	movw	r2, #46392	; 0xb538
   24b98:	movt	r2, #62280	; 0xf348
   24b9c:	adds	ip, r1, r2
   24ba0:	movw	r2, #49755	; 0xc25b
   24ba4:	ldr	r1, [fp, #-260]	; 0xfffffefc
   24ba8:	movt	r2, #14678	; 0x3956
   24bac:	adc	r2, r0, r2
   24bb0:	ldr	r0, [sp, #272]	; 0x110
   24bb4:	adds	r7, r0, ip
   24bb8:	ldr	r0, [sp, #240]	; 0xf0
   24bbc:	adc	r8, r0, r2
   24bc0:	orr	r0, r8, r3
   24bc4:	and	r5, r8, r3
   24bc8:	mov	r3, r8
   24bcc:	and	r0, r0, r1
   24bd0:	ldr	r1, [sp, #444]	; 0x1bc
   24bd4:	str	r3, [sp, #240]	; 0xf0
   24bd8:	orr	r0, r0, r5
   24bdc:	lsl	r5, r8, #25
   24be0:	str	r0, [sp, #416]	; 0x1a0
   24be4:	lsl	r0, r8, #30
   24be8:	orr	r5, r5, r7, lsr #7
   24bec:	orr	r0, r0, r7, lsr #2
   24bf0:	eor	r0, r0, r5
   24bf4:	lsl	r5, r7, #4
   24bf8:	orr	r5, r5, r8, lsr #28
   24bfc:	eor	r9, r0, r5
   24c00:	lsl	r5, r7, #25
   24c04:	mov	r0, r7
   24c08:	orr	r5, r5, r8, lsr #7
   24c0c:	lsl	r8, r7, #30
   24c10:	str	r0, [sp, #272]	; 0x110
   24c14:	orr	r7, r8, r3, lsr #2
   24c18:	eor	r8, r7, r5
   24c1c:	lsr	r7, r0, #28
   24c20:	mov	r5, r0
   24c24:	orr	r7, r7, r3, lsl #4
   24c28:	eor	r8, r8, r7
   24c2c:	orr	r7, r0, r1
   24c30:	ldr	r0, [sp, #400]	; 0x190
   24c34:	and	r7, r7, r0
   24c38:	and	r0, r5, r1
   24c3c:	orr	r0, r7, r0
   24c40:	adds	r0, r8, r0
   24c44:	str	r0, [fp, #-256]	; 0xffffff00
   24c48:	ldr	r0, [sp, #416]	; 0x1a0
   24c4c:	adc	r0, r9, r0
   24c50:	str	r0, [sp, #160]	; 0xa0
   24c54:	ldr	r0, [sp, #264]	; 0x108
   24c58:	adds	r9, ip, r0
   24c5c:	ldr	r0, [sp, #128]	; 0x80
   24c60:	lsl	r1, r9, #14
   24c64:	lsr	r7, r9, #18
   24c68:	adc	r5, r2, r0
   24c6c:	mov	r0, r4
   24c70:	ldr	r4, [sp, #164]	; 0xa4
   24c74:	lsl	r2, r5, #23
   24c78:	orr	r1, r1, r5, lsr #18
   24c7c:	orr	r7, r7, r5, lsl #14
   24c80:	orr	r2, r2, r9, lsr #9
   24c84:	eor	r1, r1, r2
   24c88:	lsl	r2, r9, #18
   24c8c:	orr	r2, r2, r5, lsr #14
   24c90:	eor	r8, r1, r2
   24c94:	lsl	r2, r9, #23
   24c98:	orr	r2, r2, r5, lsr #9
   24c9c:	eor	r2, r7, r2
   24ca0:	lsr	r7, r9, #14
   24ca4:	orr	r7, r7, r5, lsl #18
   24ca8:	eor	r2, r2, r7
   24cac:	eor	r7, r4, r0
   24cb0:	and	r7, r5, r7
   24cb4:	eor	r7, r7, r0
   24cb8:	ldr	r0, [sp, #408]	; 0x198
   24cbc:	eor	r1, lr, r0
   24cc0:	and	r1, r9, r1
   24cc4:	eor	r1, r1, r0
   24cc8:	ldr	r0, [sp, #168]	; 0xa8
   24ccc:	adds	r6, r0, r6
   24cd0:	ldr	r0, [sp, #172]	; 0xac
   24cd4:	adc	r0, r0, sl
   24cd8:	adds	r1, r6, r1
   24cdc:	adc	r0, r0, r7
   24ce0:	adds	r1, r1, r2
   24ce4:	movw	r2, #53273	; 0xd019
   24ce8:	ldr	r7, [fp, #-168]	; 0xffffff58
   24cec:	movt	r2, #46597	; 0xb605
   24cf0:	adc	r0, r0, r8
   24cf4:	adds	sl, r1, r2
   24cf8:	ldr	r1, [fp, #-256]	; 0xffffff00
   24cfc:	movw	r2, #4593	; 0x11f1
   24d00:	movt	r2, #23025	; 0x59f1
   24d04:	adc	r0, r0, r2
   24d08:	adds	r8, r1, sl
   24d0c:	ldr	r1, [sp, #160]	; 0xa0
   24d10:	str	r8, [sp, #416]	; 0x1a0
   24d14:	adc	r1, r1, r0
   24d18:	orr	r2, r1, r3
   24d1c:	and	r6, r1, r3
   24d20:	ldr	r3, [sp, #272]	; 0x110
   24d24:	str	r1, [fp, #-256]	; 0xffffff00
   24d28:	and	r2, r2, r7
   24d2c:	lsl	r7, r1, #30
   24d30:	orr	r2, r2, r6
   24d34:	lsl	r6, r1, #25
   24d38:	orr	r7, r7, r8, lsr #2
   24d3c:	orr	r6, r6, r8, lsr #7
   24d40:	str	r2, [sp, #172]	; 0xac
   24d44:	lsl	r2, r8, #30
   24d48:	orr	r2, r2, r1, lsr #2
   24d4c:	eor	r6, r7, r6
   24d50:	lsl	r7, r8, #4
   24d54:	orr	r7, r7, r1, lsr #28
   24d58:	eor	ip, r6, r7
   24d5c:	lsl	r7, r8, #25
   24d60:	ldr	r6, [sp, #444]	; 0x1bc
   24d64:	orr	r7, r7, r1, lsr #7
   24d68:	eor	r2, r2, r7
   24d6c:	lsr	r7, r8, #28
   24d70:	orr	r7, r7, r1, lsl #4
   24d74:	eor	r2, r2, r7
   24d78:	orr	r7, r8, r3
   24d7c:	and	r8, r8, r3
   24d80:	and	r7, r7, r6
   24d84:	orr	r7, r7, r8
   24d88:	adds	r1, r2, r7
   24d8c:	ldr	r2, [sp, #408]	; 0x198
   24d90:	str	r1, [sp, #264]	; 0x108
   24d94:	ldr	r1, [sp, #172]	; 0xac
   24d98:	adc	r1, ip, r1
   24d9c:	str	r1, [sp, #172]	; 0xac
   24da0:	ldr	r1, [sp, #268]	; 0x10c
   24da4:	adds	sl, sl, r1
   24da8:	ldr	r1, [sp, #404]	; 0x194
   24dac:	lsr	r7, sl, #18
   24db0:	adc	r1, r0, r1
   24db4:	lsl	r0, sl, #14
   24db8:	lsl	r6, r1, #23
   24dbc:	orr	r0, r0, r1, lsr #18
   24dc0:	orr	r7, r7, r1, lsl #14
   24dc4:	str	r1, [sp, #268]	; 0x10c
   24dc8:	orr	r6, r6, sl, lsr #9
   24dcc:	eor	r0, r0, r6
   24dd0:	lsl	r6, sl, #18
   24dd4:	orr	r6, r6, r1, lsr #14
   24dd8:	eor	r8, r0, r6
   24ddc:	lsl	r6, sl, #23
   24de0:	mov	r0, r4
   24de4:	eor	r0, r9, lr
   24de8:	orr	r6, r6, r1, lsr #9
   24dec:	and	r0, sl, r0
   24df0:	eor	r0, r0, lr
   24df4:	eor	r6, r7, r6
   24df8:	lsr	r7, sl, #14
   24dfc:	orr	r7, r7, r1, lsl #18
   24e00:	eor	r6, r6, r7
   24e04:	eor	r7, r5, r4
   24e08:	and	r7, r1, r7
   24e0c:	ldr	r1, [sp, #140]	; 0x8c
   24e10:	eor	r7, r7, r4
   24e14:	adds	r3, r1, r2
   24e18:	ldr	r1, [sp, #144]	; 0x90
   24e1c:	ldr	r2, [sp, #412]	; 0x19c
   24e20:	adc	ip, r1, r2
   24e24:	adds	r0, r3, r0
   24e28:	adc	r3, ip, r7
   24e2c:	movw	r7, #20379	; 0x4f9b
   24e30:	adds	r0, r0, r6
   24e34:	ldr	r6, [fp, #-256]	; 0xffffff00
   24e38:	movt	r7, #44825	; 0xaf19
   24e3c:	adc	r3, r3, r8
   24e40:	adds	r2, r0, r7
   24e44:	ldr	r0, [sp, #264]	; 0x108
   24e48:	movw	r7, #33444	; 0x82a4
   24e4c:	movt	r7, #37439	; 0x923f
   24e50:	adc	r7, r3, r7
   24e54:	adds	r1, r0, r2
   24e58:	ldr	r0, [sp, #172]	; 0xac
   24e5c:	str	r1, [sp, #408]	; 0x198
   24e60:	adc	r4, r0, r7
   24e64:	ldr	r0, [sp, #240]	; 0xf0
   24e68:	orr	r3, r4, r6
   24e6c:	and	r6, r4, r6
   24e70:	str	r4, [sp, #412]	; 0x19c
   24e74:	and	r3, r3, r0
   24e78:	orr	r0, r3, r6
   24e7c:	lsl	r6, r4, #25
   24e80:	lsl	r3, r4, #30
   24e84:	orr	r6, r6, r1, lsr #7
   24e88:	orr	r3, r3, r1, lsr #2
   24e8c:	str	r0, [sp, #404]	; 0x194
   24e90:	ldr	r0, [sp, #416]	; 0x1a0
   24e94:	eor	r3, r3, r6
   24e98:	lsl	r6, r1, #4
   24e9c:	orr	r6, r6, r4, lsr #28
   24ea0:	and	ip, r1, r0
   24ea4:	eor	r8, r3, r6
   24ea8:	lsl	r6, r1, #25
   24eac:	lsl	r3, r1, #30
   24eb0:	orr	r6, r6, r4, lsr #7
   24eb4:	orr	r3, r3, r4, lsr #2
   24eb8:	eor	r3, r3, r6
   24ebc:	lsr	r6, r1, #28
   24ec0:	orr	r6, r6, r4, lsl #4
   24ec4:	ldr	r4, [sp, #272]	; 0x110
   24ec8:	eor	r3, r3, r6
   24ecc:	orr	r6, r1, r0
   24ed0:	ldr	r0, [sp, #404]	; 0x194
   24ed4:	and	r6, r6, r4
   24ed8:	orr	r6, r6, ip
   24edc:	adds	r3, r3, r6
   24ee0:	adc	r0, r8, r0
   24ee4:	str	r0, [sp, #404]	; 0x194
   24ee8:	ldr	r0, [sp, #400]	; 0x190
   24eec:	adds	r1, r2, r0
   24ef0:	ldr	r0, [fp, #-260]	; 0xfffffefc
   24ef4:	ldr	r2, [sp, #164]	; 0xa4
   24ef8:	str	r1, [sp, #172]	; 0xac
   24efc:	adc	ip, r7, r0
   24f00:	lsl	r0, r1, #14
   24f04:	lsr	r7, r1, #18
   24f08:	lsl	r6, ip, #23
   24f0c:	orr	r0, r0, ip, lsr #18
   24f10:	orr	r7, r7, ip, lsl #14
   24f14:	orr	r6, r6, r1, lsr #9
   24f18:	eor	r0, r0, r6
   24f1c:	lsl	r6, r1, #18
   24f20:	orr	r6, r6, ip, lsr #14
   24f24:	eor	r8, r0, r6
   24f28:	lsl	r6, r1, #23
   24f2c:	ldr	r0, [sp, #268]	; 0x10c
   24f30:	orr	r6, r6, ip, lsr #9
   24f34:	eor	r6, r7, r6
   24f38:	lsr	r7, r1, #14
   24f3c:	orr	r7, r7, ip, lsl #18
   24f40:	eor	r6, r6, r7
   24f44:	eor	r7, r0, r5
   24f48:	eor	r0, sl, r9
   24f4c:	and	r0, r1, r0
   24f50:	ldr	r1, [sp, #184]	; 0xb8
   24f54:	and	r7, ip, r7
   24f58:	eor	r0, r0, r9
   24f5c:	eor	r7, r7, r5
   24f60:	adds	lr, r1, lr
   24f64:	ldr	r1, [sp, #188]	; 0xbc
   24f68:	adc	r4, r1, r2
   24f6c:	adds	r0, lr, r0
   24f70:	ldr	r2, [sp, #404]	; 0x194
   24f74:	adc	r7, r4, r7
   24f78:	adds	r0, r0, r6
   24f7c:	movw	r6, #33048	; 0x8118
   24f80:	ldr	r4, [sp, #412]	; 0x19c
   24f84:	movt	r6, #55917	; 0xda6d
   24f88:	adc	r7, r7, r8
   24f8c:	adds	r0, r0, r6
   24f90:	movw	r6, #24277	; 0x5ed5
   24f94:	movt	r6, #43804	; 0xab1c
   24f98:	adc	r7, r7, r6
   24f9c:	adds	r1, r3, r0
   24fa0:	adc	r3, r2, r7
   24fa4:	ldr	r2, [fp, #-256]	; 0xffffff00
   24fa8:	orr	r6, r3, r4
   24fac:	and	r4, r3, r4
   24fb0:	str	r3, [fp, #-260]	; 0xfffffefc
   24fb4:	and	r6, r6, r2
   24fb8:	orr	r2, r6, r4
   24fbc:	lsl	r4, r3, #25
   24fc0:	lsl	r6, r3, #30
   24fc4:	orr	r4, r4, r1, lsr #7
   24fc8:	orr	r6, r6, r1, lsr #2
   24fcc:	str	r2, [sp, #404]	; 0x194
   24fd0:	ldr	r2, [sp, #408]	; 0x198
   24fd4:	eor	r4, r6, r4
   24fd8:	lsl	r6, r1, #4
   24fdc:	orr	r6, r6, r3, lsr #28
   24fe0:	and	lr, r1, r2
   24fe4:	eor	r8, r4, r6
   24fe8:	lsl	r6, r1, #25
   24fec:	lsl	r4, r1, #30
   24ff0:	orr	r6, r6, r3, lsr #7
   24ff4:	orr	r4, r4, r3, lsr #2
   24ff8:	eor	r4, r4, r6
   24ffc:	lsr	r6, r1, #28
   25000:	orr	r6, r6, r3, lsl #4
   25004:	ldr	r3, [sp, #416]	; 0x1a0
   25008:	eor	r4, r4, r6
   2500c:	orr	r6, r1, r2
   25010:	mov	r2, r1
   25014:	ldr	r1, [sp, #404]	; 0x194
   25018:	str	r2, [sp, #264]	; 0x108
   2501c:	and	r6, r6, r3
   25020:	orr	r6, r6, lr
   25024:	adds	r3, r4, r6
   25028:	ldr	r4, [sp, #172]	; 0xac
   2502c:	adc	r1, r8, r1
   25030:	str	r1, [sp, #400]	; 0x190
   25034:	ldr	r1, [sp, #444]	; 0x1bc
   25038:	adds	r1, r0, r1
   2503c:	ldr	r0, [fp, #-168]	; 0xffffff58
   25040:	str	r1, [sp, #188]	; 0xbc
   25044:	adc	lr, r7, r0
   25048:	lsl	r0, r1, #14
   2504c:	lsr	r7, r1, #18
   25050:	lsl	r6, lr, #23
   25054:	orr	r0, r0, lr, lsr #18
   25058:	orr	r7, r7, lr, lsl #14
   2505c:	orr	r6, r6, r1, lsr #9
   25060:	eor	r0, r0, r6
   25064:	lsl	r6, r1, #18
   25068:	orr	r6, r6, lr, lsr #14
   2506c:	eor	r8, r0, r6
   25070:	lsl	r6, r1, #23
   25074:	ldr	r0, [sp, #268]	; 0x10c
   25078:	orr	r6, r6, lr, lsr #9
   2507c:	eor	r6, r7, r6
   25080:	lsr	r7, r1, #14
   25084:	orr	r7, r7, lr, lsl #18
   25088:	eor	r6, r6, r7
   2508c:	eor	r7, ip, r0
   25090:	and	r7, lr, r7
   25094:	eor	r7, r7, r0
   25098:	eor	r0, r4, sl
   2509c:	and	r0, r1, r0
   250a0:	ldr	r1, [sp, #152]	; 0x98
   250a4:	eor	r0, r0, sl
   250a8:	adds	r9, r1, r9
   250ac:	ldr	r1, [sp, #156]	; 0x9c
   250b0:	adc	r5, r1, r5
   250b4:	adds	r0, r9, r0
   250b8:	ldr	r1, [sp, #400]	; 0x190
   250bc:	adc	r5, r5, r7
   250c0:	adds	r0, r0, r6
   250c4:	movw	r6, #578	; 0x242
   250c8:	ldr	r7, [fp, #-260]	; 0xfffffefc
   250cc:	movt	r6, #41731	; 0xa303
   250d0:	adc	r5, r5, r8
   250d4:	adds	r0, r0, r6
   250d8:	movw	r6, #43672	; 0xaa98
   250dc:	movt	r6, #55303	; 0xd807
   250e0:	adc	r5, r5, r6
   250e4:	adds	r8, r3, r0
   250e8:	ldr	r3, [sp, #412]	; 0x19c
   250ec:	adc	r1, r1, r5
   250f0:	str	r8, [sp, #404]	; 0x194
   250f4:	orr	r6, r1, r7
   250f8:	and	r7, r1, r7
   250fc:	str	r1, [fp, #-168]	; 0xffffff58
   25100:	and	r6, r6, r3
   25104:	orr	r3, r6, r7
   25108:	lsl	r7, r1, #25
   2510c:	lsl	r6, r1, #30
   25110:	orr	r7, r7, r8, lsr #7
   25114:	orr	r6, r6, r8, lsr #2
   25118:	str	r3, [sp, #400]	; 0x190
   2511c:	ldr	r3, [sp, #408]	; 0x198
   25120:	eor	r6, r6, r7
   25124:	lsl	r7, r8, #4
   25128:	orr	r7, r7, r1, lsr #28
   2512c:	eor	r9, r6, r7
   25130:	lsl	r7, r8, #25
   25134:	lsl	r6, r8, #30
   25138:	orr	r7, r7, r1, lsr #7
   2513c:	orr	r6, r6, r1, lsr #2
   25140:	eor	r6, r6, r7
   25144:	lsr	r7, r8, #28
   25148:	orr	r7, r7, r1, lsl #4
   2514c:	eor	r6, r6, r7
   25150:	orr	r7, r8, r2
   25154:	and	r8, r8, r2
   25158:	ldr	r2, [sp, #268]	; 0x10c
   2515c:	and	r7, r7, r3
   25160:	orr	r7, r7, r8
   25164:	adds	r1, r6, r7
   25168:	str	r1, [sp, #444]	; 0x1bc
   2516c:	ldr	r1, [sp, #400]	; 0x190
   25170:	adc	r1, r9, r1
   25174:	str	r1, [sp, #184]	; 0xb8
   25178:	ldr	r1, [sp, #272]	; 0x110
   2517c:	adds	r8, r0, r1
   25180:	ldr	r0, [sp, #240]	; 0xf0
   25184:	mov	r1, r4
   25188:	ldr	r4, [sp, #188]	; 0xbc
   2518c:	lsl	r6, r8, #14
   25190:	adc	r5, r5, r0
   25194:	eor	r0, r4, r1
   25198:	lsl	r7, r5, #23
   2519c:	orr	r6, r6, r5, lsr #18
   251a0:	and	r0, r8, r0
   251a4:	orr	r7, r7, r8, lsr #9
   251a8:	eor	r0, r0, r1
   251ac:	ldr	r1, [sp, #292]	; 0x124
   251b0:	eor	r6, r6, r7
   251b4:	lsl	r7, r8, #18
   251b8:	orr	r7, r7, r5, lsr #14
   251bc:	adds	r1, r1, sl
   251c0:	ldr	sl, [sp, #296]	; 0x128
   251c4:	eor	r9, r6, r7
   251c8:	lsl	r7, r8, #23
   251cc:	lsr	r6, r8, #18
   251d0:	orr	r7, r7, r5, lsr #9
   251d4:	orr	r6, r6, r5, lsl #14
   251d8:	eor	r6, r6, r7
   251dc:	lsr	r7, r8, #14
   251e0:	adc	r2, sl, r2
   251e4:	adds	r0, r1, r0
   251e8:	orr	r7, r7, r5, lsl #18
   251ec:	eor	r6, r6, r7
   251f0:	eor	r7, lr, ip
   251f4:	and	r7, r5, r7
   251f8:	eor	r7, r7, ip
   251fc:	adc	r1, r2, r7
   25200:	movw	r2, #28606	; 0x6fbe
   25204:	adds	r0, r0, r6
   25208:	ldr	r6, [fp, #-168]	; 0xffffff58
   2520c:	movt	r2, #17776	; 0x4570
   25210:	adc	r1, r1, r9
   25214:	adds	sl, r0, r2
   25218:	ldr	r0, [sp, #444]	; 0x1bc
   2521c:	movw	r2, #23297	; 0x5b01
   25220:	movt	r2, #4739	; 0x1283
   25224:	adc	r3, r1, r2
   25228:	ldr	r1, [fp, #-260]	; 0xfffffefc
   2522c:	adds	r9, r0, sl
   25230:	ldr	r0, [sp, #184]	; 0xb8
   25234:	str	r9, [sp, #400]	; 0x190
   25238:	adc	r0, r0, r3
   2523c:	orr	r2, r0, r6
   25240:	and	r6, r0, r6
   25244:	lsl	r7, r0, #30
   25248:	str	r0, [sp, #444]	; 0x1bc
   2524c:	and	r2, r2, r1
   25250:	orr	r7, r7, r9, lsr #2
   25254:	orr	r1, r2, r6
   25258:	lsl	r6, r0, #25
   2525c:	lsl	r2, r9, #30
   25260:	orr	r6, r6, r9, lsr #7
   25264:	str	r1, [sp, #292]	; 0x124
   25268:	orr	r2, r2, r0, lsr #2
   2526c:	eor	r6, r7, r6
   25270:	lsl	r7, r9, #4
   25274:	orr	r7, r7, r0, lsr #28
   25278:	eor	r1, r6, r7
   2527c:	lsl	r7, r9, #25
   25280:	ldr	r6, [sp, #264]	; 0x108
   25284:	orr	r7, r7, r0, lsr #7
   25288:	str	r1, [sp, #272]	; 0x110
   2528c:	ldr	r1, [sp, #404]	; 0x194
   25290:	eor	r2, r2, r7
   25294:	lsr	r7, r9, #28
   25298:	orr	r7, r7, r0, lsl #4
   2529c:	eor	r2, r2, r7
   252a0:	orr	r7, r9, r1
   252a4:	and	r9, r9, r1
   252a8:	ldr	r1, [sp, #272]	; 0x110
   252ac:	and	r7, r7, r6
   252b0:	orr	r7, r7, r9
   252b4:	adds	r0, r2, r7
   252b8:	str	r0, [sp, #296]	; 0x128
   252bc:	ldr	r0, [sp, #292]	; 0x124
   252c0:	adc	r0, r1, r0
   252c4:	str	r0, [sp, #272]	; 0x110
   252c8:	ldr	r0, [sp, #416]	; 0x1a0
   252cc:	adds	r2, sl, r0
   252d0:	ldr	r0, [fp, #-256]	; 0xffffff00
   252d4:	lsr	r7, r2, #18
   252d8:	str	r2, [sp, #292]	; 0x124
   252dc:	adc	r9, r3, r0
   252e0:	lsl	r0, r2, #14
   252e4:	mov	r3, r4
   252e8:	lsl	r6, r9, #23
   252ec:	orr	r0, r0, r9, lsr #18
   252f0:	orr	r7, r7, r9, lsl #14
   252f4:	orr	r6, r6, r2, lsr #9
   252f8:	eor	r0, r0, r6
   252fc:	lsl	r6, r2, #18
   25300:	orr	r6, r6, r9, lsr #14
   25304:	eor	r1, r0, r6
   25308:	lsl	r6, r2, #23
   2530c:	eor	r0, r8, r4
   25310:	orr	r6, r6, r9, lsr #9
   25314:	and	r0, r2, r0
   25318:	eor	r0, r0, r4
   2531c:	eor	r6, r7, r6
   25320:	lsr	r7, r2, #14
   25324:	ldr	r2, [sp, #172]	; 0xac
   25328:	orr	r7, r7, r9, lsl #18
   2532c:	eor	sl, r6, r7
   25330:	ldr	r6, [sp, #276]	; 0x114
   25334:	eor	r7, r5, lr
   25338:	and	r7, r9, r7
   2533c:	eor	r7, r7, lr
   25340:	adds	r3, r6, r2
   25344:	ldr	r6, [sp, #280]	; 0x118
   25348:	adc	r6, r6, ip
   2534c:	adds	r0, r3, r0
   25350:	adc	r3, r6, r7
   25354:	movw	r7, #45708	; 0xb28c
   25358:	adds	r0, r0, sl
   2535c:	ldr	r6, [sp, #444]	; 0x1bc
   25360:	movt	r7, #20196	; 0x4ee4
   25364:	adc	r3, r3, r1
   25368:	adds	r2, r0, r7
   2536c:	ldr	r0, [sp, #296]	; 0x128
   25370:	movw	r7, #34238	; 0x85be
   25374:	movt	r7, #9265	; 0x2431
   25378:	adc	r7, r3, r7
   2537c:	adds	r1, r0, r2
   25380:	ldr	r0, [sp, #272]	; 0x110
   25384:	str	r1, [sp, #296]	; 0x128
   25388:	adc	r4, r0, r7
   2538c:	ldr	r0, [fp, #-168]	; 0xffffff58
   25390:	orr	r3, r4, r6
   25394:	and	r6, r4, r6
   25398:	str	r4, [fp, #-256]	; 0xffffff00
   2539c:	and	r3, r3, r0
   253a0:	orr	r0, r3, r6
   253a4:	lsl	r6, r4, #25
   253a8:	lsl	r3, r4, #30
   253ac:	orr	r6, r6, r1, lsr #7
   253b0:	orr	r3, r3, r1, lsr #2
   253b4:	str	r0, [sp, #416]	; 0x1a0
   253b8:	ldr	r0, [sp, #400]	; 0x190
   253bc:	eor	r3, r3, r6
   253c0:	lsl	r6, r1, #4
   253c4:	orr	r6, r6, r4, lsr #28
   253c8:	and	ip, r1, r0
   253cc:	eor	sl, r3, r6
   253d0:	lsl	r6, r1, #25
   253d4:	lsl	r3, r1, #30
   253d8:	orr	r6, r6, r4, lsr #7
   253dc:	orr	r3, r3, r4, lsr #2
   253e0:	eor	r3, r3, r6
   253e4:	lsr	r6, r1, #28
   253e8:	orr	r6, r6, r4, lsl #4
   253ec:	ldr	r4, [sp, #404]	; 0x194
   253f0:	eor	r3, r3, r6
   253f4:	orr	r6, r1, r0
   253f8:	ldr	r0, [sp, #416]	; 0x1a0
   253fc:	and	r6, r6, r4
   25400:	orr	r6, r6, ip
   25404:	adds	r3, r3, r6
   25408:	adc	r0, sl, r0
   2540c:	str	r0, [sp, #416]	; 0x1a0
   25410:	ldr	r0, [sp, #408]	; 0x198
   25414:	adds	r1, r2, r0
   25418:	ldr	r0, [sp, #412]	; 0x19c
   2541c:	ldr	r2, [sp, #188]	; 0xbc
   25420:	str	r1, [sp, #280]	; 0x118
   25424:	adc	ip, r7, r0
   25428:	lsl	r0, r1, #14
   2542c:	lsr	r7, r1, #18
   25430:	lsl	r6, ip, #23
   25434:	orr	r0, r0, ip, lsr #18
   25438:	orr	r7, r7, ip, lsl #14
   2543c:	orr	r6, r6, r1, lsr #9
   25440:	eor	r0, r0, r6
   25444:	lsl	r6, r1, #18
   25448:	orr	r6, r6, ip, lsr #14
   2544c:	eor	sl, r0, r6
   25450:	ldr	r0, [sp, #292]	; 0x124
   25454:	lsl	r6, r1, #23
   25458:	orr	r6, r6, ip, lsr #9
   2545c:	eor	r6, r7, r6
   25460:	lsr	r7, r1, #14
   25464:	eor	r0, r0, r8
   25468:	orr	r7, r7, ip, lsl #18
   2546c:	and	r0, r1, r0
   25470:	ldr	r1, [sp, #300]	; 0x12c
   25474:	eor	r6, r6, r7
   25478:	eor	r7, r9, r5
   2547c:	eor	r0, r0, r8
   25480:	and	r7, ip, r7
   25484:	eor	r7, r7, r5
   25488:	adds	r4, r1, r2
   2548c:	ldr	r1, [sp, #304]	; 0x130
   25490:	ldr	r2, [sp, #416]	; 0x1a0
   25494:	adc	lr, r1, lr
   25498:	adds	r0, r4, r0
   2549c:	adc	r7, lr, r7
   254a0:	adds	r0, r0, r6
   254a4:	movw	r6, #46306	; 0xb4e2
   254a8:	movt	r6, #54783	; 0xd5ff
   254ac:	adc	r7, r7, sl
   254b0:	adds	r0, r0, r6
   254b4:	movw	r6, #32195	; 0x7dc3
   254b8:	movt	r6, #21772	; 0x550c
   254bc:	adc	r4, r7, r6
   254c0:	adds	r1, r3, r0
   254c4:	ldr	r6, [fp, #-256]	; 0xffffff00
   254c8:	adc	r3, r2, r4
   254cc:	ldr	r2, [sp, #444]	; 0x1bc
   254d0:	str	r3, [sp, #416]	; 0x1a0
   254d4:	orr	r7, r3, r6
   254d8:	and	r6, r3, r6
   254dc:	and	r7, r7, r2
   254e0:	orr	r2, r7, r6
   254e4:	lsl	r6, r3, #25
   254e8:	lsl	r7, r3, #30
   254ec:	orr	r6, r6, r1, lsr #7
   254f0:	orr	r7, r7, r1, lsr #2
   254f4:	str	r2, [sp, #412]	; 0x19c
   254f8:	ldr	r2, [sp, #296]	; 0x128
   254fc:	eor	r6, r7, r6
   25500:	lsl	r7, r1, #4
   25504:	orr	r7, r7, r3, lsr #28
   25508:	and	lr, r1, r2
   2550c:	eor	sl, r6, r7
   25510:	lsl	r7, r1, #25
   25514:	lsl	r6, r1, #30
   25518:	orr	r7, r7, r3, lsr #7
   2551c:	orr	r6, r6, r3, lsr #2
   25520:	eor	r6, r6, r7
   25524:	lsr	r7, r1, #28
   25528:	orr	r7, r7, r3, lsl #4
   2552c:	ldr	r3, [sp, #400]	; 0x190
   25530:	eor	r6, r6, r7
   25534:	orr	r7, r1, r2
   25538:	mov	r2, r1
   2553c:	ldr	r1, [sp, #412]	; 0x19c
   25540:	str	r2, [sp, #304]	; 0x130
   25544:	and	r7, r7, r3
   25548:	orr	r7, r7, lr
   2554c:	adds	r3, r6, r7
   25550:	adc	r1, sl, r1
   25554:	str	r1, [sp, #412]	; 0x19c
   25558:	ldr	r1, [sp, #264]	; 0x108
   2555c:	adds	lr, r0, r1
   25560:	ldr	r0, [fp, #-260]	; 0xfffffefc
   25564:	lsr	r7, lr, #18
   25568:	adc	r1, r4, r0
   2556c:	lsl	r0, lr, #14
   25570:	lsl	r6, r1, #23
   25574:	orr	r0, r0, r1, lsr #18
   25578:	orr	r7, r7, r1, lsl #14
   2557c:	mov	r4, r1
   25580:	str	r1, [sp, #300]	; 0x12c
   25584:	orr	r6, r6, lr, lsr #9
   25588:	eor	r0, r0, r6
   2558c:	lsl	r6, lr, #18
   25590:	orr	r6, r6, r1, lsr #14
   25594:	eor	sl, r0, r6
   25598:	lsl	r6, lr, #23
   2559c:	ldr	r0, [sp, #280]	; 0x118
   255a0:	orr	r6, r6, r1, lsr #9
   255a4:	eor	r6, r7, r6
   255a8:	lsr	r7, lr, #14
   255ac:	orr	r7, r7, r1, lsl #18
   255b0:	eor	r6, r6, r7
   255b4:	eor	r7, ip, r9
   255b8:	and	r7, r1, r7
   255bc:	ldr	r1, [sp, #292]	; 0x124
   255c0:	eor	r7, r7, r9
   255c4:	eor	r0, r0, r1
   255c8:	and	r0, lr, r0
   255cc:	eor	r0, r0, r1
   255d0:	ldr	r1, [sp, #176]	; 0xb0
   255d4:	adds	r8, r1, r8
   255d8:	ldr	r1, [sp, #180]	; 0xb4
   255dc:	adc	r5, r1, r5
   255e0:	adds	r0, r8, r0
   255e4:	ldr	r8, [sp, #416]	; 0x1a0
   255e8:	adc	r5, r5, r7
   255ec:	adds	r0, r0, r6
   255f0:	movw	r6, #35183	; 0x896f
   255f4:	ldr	r7, [fp, #-256]	; 0xffffff00
   255f8:	movt	r6, #62075	; 0xf27b
   255fc:	adc	r5, r5, sl
   25600:	adds	r0, r0, r6
   25604:	movw	r6, #23924	; 0x5d74
   25608:	movt	r6, #29374	; 0x72be
   2560c:	adc	r5, r5, r6
   25610:	adds	r1, r3, r0
   25614:	ldr	r3, [sp, #412]	; 0x19c
   25618:	str	r1, [sp, #408]	; 0x198
   2561c:	adc	r3, r3, r5
   25620:	orr	r6, r3, r8
   25624:	str	r3, [fp, #-260]	; 0xfffffefc
   25628:	and	r6, r6, r7
   2562c:	and	r7, r3, r8
   25630:	and	r8, r1, r2
   25634:	orr	r6, r6, r7
   25638:	lsl	r7, r3, #25
   2563c:	str	r6, [sp, #276]	; 0x114
   25640:	lsl	r6, r3, #30
   25644:	orr	r7, r7, r1, lsr #7
   25648:	orr	r6, r6, r1, lsr #2
   2564c:	eor	r6, r6, r7
   25650:	lsl	r7, r1, #4
   25654:	orr	r7, r7, r3, lsr #28
   25658:	eor	sl, r6, r7
   2565c:	lsl	r7, r1, #25
   25660:	lsl	r6, r1, #30
   25664:	orr	r7, r7, r3, lsr #7
   25668:	orr	r6, r6, r3, lsr #2
   2566c:	eor	r6, r6, r7
   25670:	lsr	r7, r1, #28
   25674:	orr	r7, r7, r3, lsl #4
   25678:	ldr	r3, [sp, #296]	; 0x128
   2567c:	eor	r6, r6, r7
   25680:	orr	r7, r1, r2
   25684:	ldr	r2, [sp, #292]	; 0x124
   25688:	and	r7, r7, r3
   2568c:	orr	r7, r7, r8
   25690:	adds	r1, r6, r7
   25694:	str	r1, [sp, #412]	; 0x19c
   25698:	ldr	r1, [sp, #276]	; 0x114
   2569c:	adc	r1, sl, r1
   256a0:	str	r1, [sp, #276]	; 0x114
   256a4:	ldr	r1, [sp, #404]	; 0x194
   256a8:	adds	r8, r0, r1
   256ac:	ldr	r0, [fp, #-168]	; 0xffffff58
   256b0:	ldr	r1, [sp, #280]	; 0x118
   256b4:	lsl	r6, r8, #14
   256b8:	adc	r5, r5, r0
   256bc:	eor	r0, lr, r1
   256c0:	lsl	r7, r5, #23
   256c4:	orr	r6, r6, r5, lsr #18
   256c8:	and	r0, r8, r0
   256cc:	orr	r7, r7, r8, lsr #9
   256d0:	eor	r0, r0, r1
   256d4:	ldr	r1, [sp, #308]	; 0x134
   256d8:	eor	r6, r6, r7
   256dc:	lsl	r7, r8, #18
   256e0:	orr	r7, r7, r5, lsr #14
   256e4:	adds	r2, r1, r2
   256e8:	ldr	r1, [sp, #312]	; 0x138
   256ec:	eor	sl, r6, r7
   256f0:	lsl	r7, r8, #23
   256f4:	lsr	r6, r8, #18
   256f8:	orr	r7, r7, r5, lsr #9
   256fc:	orr	r6, r6, r5, lsl #14
   25700:	eor	r6, r6, r7
   25704:	lsr	r7, r8, #14
   25708:	adc	r1, r1, r9
   2570c:	adds	r0, r2, r0
   25710:	movw	r2, #38577	; 0x96b1
   25714:	orr	r7, r7, r5, lsl #18
   25718:	movt	r2, #15126	; 0x3b16
   2571c:	eor	r6, r6, r7
   25720:	eor	r7, r4, ip
   25724:	ldr	r4, [sp, #408]	; 0x198
   25728:	and	r7, r5, r7
   2572c:	eor	r7, r7, ip
   25730:	adc	r1, r1, r7
   25734:	adds	r0, r0, r6
   25738:	ldr	r6, [sp, #416]	; 0x1a0
   2573c:	adc	r1, r1, sl
   25740:	adds	r3, r0, r2
   25744:	ldr	r0, [sp, #412]	; 0x19c
   25748:	movw	r2, #45566	; 0xb1fe
   2574c:	movt	r2, #32990	; 0x80de
   25750:	adc	r2, r1, r2
   25754:	adds	r7, r0, r3
   25758:	ldr	r0, [sp, #276]	; 0x114
   2575c:	adc	r9, r0, r2
   25760:	ldr	r0, [fp, #-260]	; 0xfffffefc
   25764:	str	r9, [sp, #412]	; 0x19c
   25768:	orr	r1, r9, r0
   2576c:	and	r1, r1, r6
   25770:	and	r6, r9, r0
   25774:	orr	r0, r1, r6
   25778:	lsl	r6, r9, #25
   2577c:	lsl	r1, r9, #30
   25780:	orr	r6, r6, r7, lsr #7
   25784:	orr	r1, r1, r7, lsr #2
   25788:	str	r0, [sp, #404]	; 0x194
   2578c:	mov	r0, r7
   25790:	eor	r1, r1, r6
   25794:	lsl	r6, r7, #4
   25798:	orr	r6, r6, r9, lsr #28
   2579c:	eor	sl, r1, r6
   257a0:	lsl	r6, r7, #25
   257a4:	mov	r1, r9
   257a8:	orr	r6, r6, r9, lsr #7
   257ac:	lsl	r9, r7, #30
   257b0:	orr	r7, r9, r1, lsr #2
   257b4:	eor	r6, r7, r6
   257b8:	lsr	r7, r0, #28
   257bc:	orr	r7, r7, r1, lsl #4
   257c0:	ldr	r1, [sp, #304]	; 0x130
   257c4:	eor	r9, r6, r7
   257c8:	orr	r7, r0, r4
   257cc:	and	r7, r7, r1
   257d0:	and	r1, r0, r4
   257d4:	mov	r4, r0
   257d8:	orr	r1, r7, r1
   257dc:	str	r4, [sp, #312]	; 0x138
   257e0:	adds	r0, r9, r1
   257e4:	str	r0, [fp, #-168]	; 0xffffff58
   257e8:	ldr	r0, [sp, #404]	; 0x194
   257ec:	adc	r0, sl, r0
   257f0:	str	r0, [sp, #404]	; 0x194
   257f4:	ldr	r0, [sp, #400]	; 0x190
   257f8:	adds	r9, r3, r0
   257fc:	ldr	r0, [sp, #444]	; 0x1bc
   25800:	ldr	r3, [sp, #280]	; 0x118
   25804:	lsr	r7, r9, #18
   25808:	adc	r2, r2, r0
   2580c:	lsl	r0, r9, #14
   25810:	lsl	r6, r2, #23
   25814:	orr	r0, r0, r2, lsr #18
   25818:	orr	r7, r7, r2, lsl #14
   2581c:	str	r2, [sp, #444]	; 0x1bc
   25820:	orr	r6, r6, r9, lsr #9
   25824:	eor	r0, r0, r6
   25828:	lsl	r6, r9, #18
   2582c:	orr	r6, r6, r2, lsr #14
   25830:	eor	r1, r0, r6
   25834:	lsl	r6, r9, #23
   25838:	ldr	r0, [sp, #300]	; 0x12c
   2583c:	orr	r6, r6, r2, lsr #9
   25840:	eor	r6, r7, r6
   25844:	lsr	r7, r9, #14
   25848:	orr	r7, r7, r2, lsl #18
   2584c:	eor	sl, r6, r7
   25850:	eor	r7, r5, r0
   25854:	and	r7, r2, r7
   25858:	ldr	r2, [sp, #284]	; 0x11c
   2585c:	eor	r7, r7, r0
   25860:	eor	r0, r8, lr
   25864:	and	r0, r9, r0
   25868:	eor	r0, r0, lr
   2586c:	adds	r3, r2, r3
   25870:	ldr	r2, [sp, #448]	; 0x1c0
   25874:	adc	r6, r2, ip
   25878:	adds	r0, r3, r0
   2587c:	ldr	r2, [sp, #404]	; 0x194
   25880:	ldr	ip, [sp, #412]	; 0x19c
   25884:	adc	r3, r6, r7
   25888:	adds	r0, r0, sl
   2588c:	ldr	r6, [fp, #-260]	; 0xfffffefc
   25890:	adc	r3, r3, r1
   25894:	movw	r1, #4661	; 0x1235
   25898:	movt	r1, #9671	; 0x25c7
   2589c:	adds	r0, r0, r1
   258a0:	movw	r1, #1703	; 0x6a7
   258a4:	movt	r1, #39900	; 0x9bdc
   258a8:	adc	r7, r3, r1
   258ac:	ldr	r1, [fp, #-168]	; 0xffffff58
   258b0:	adds	r1, r1, r0
   258b4:	adc	r2, r2, r7
   258b8:	str	r1, [sp, #448]	; 0x1c0
   258bc:	orr	r3, r2, ip
   258c0:	str	r2, [sp, #400]	; 0x190
   258c4:	and	r3, r3, r6
   258c8:	and	r6, r2, ip
   258cc:	orr	r3, r3, r6
   258d0:	lsl	r6, r2, #25
   258d4:	str	r3, [fp, #-168]	; 0xffffff58
   258d8:	lsl	r3, r2, #30
   258dc:	orr	r6, r6, r1, lsr #7
   258e0:	orr	r3, r3, r1, lsr #2
   258e4:	eor	r3, r3, r6
   258e8:	lsl	r6, r1, #4
   258ec:	orr	r6, r6, r2, lsr #28
   258f0:	eor	sl, r3, r6
   258f4:	lsl	r6, r1, #25
   258f8:	lsl	r3, r1, #30
   258fc:	orr	r6, r6, r2, lsr #7
   25900:	orr	r3, r3, r2, lsr #2
   25904:	eor	r3, r3, r6
   25908:	lsr	r6, r1, #28
   2590c:	orr	r6, r6, r2, lsl #4
   25910:	mov	r2, r4
   25914:	and	ip, r1, r2
   25918:	ldr	r2, [sp, #300]	; 0x12c
   2591c:	eor	r3, r3, r6
   25920:	orr	r6, r1, r4
   25924:	ldr	r4, [sp, #408]	; 0x198
   25928:	ldr	r1, [fp, #-168]	; 0xffffff58
   2592c:	and	r6, r6, r4
   25930:	orr	r6, r6, ip
   25934:	adds	r3, r3, r6
   25938:	adc	r1, sl, r1
   2593c:	str	r1, [fp, #-168]	; 0xffffff58
   25940:	ldr	r1, [sp, #296]	; 0x128
   25944:	adds	r1, r0, r1
   25948:	ldr	r0, [fp, #-256]	; 0xffffff00
   2594c:	str	r1, [sp, #404]	; 0x194
   25950:	adc	ip, r7, r0
   25954:	lsl	r0, r1, #14
   25958:	lsr	r7, r1, #18
   2595c:	lsl	r6, ip, #23
   25960:	orr	r0, r0, ip, lsr #18
   25964:	orr	r7, r7, ip, lsl #14
   25968:	orr	r6, r6, r1, lsr #9
   2596c:	eor	r0, r0, r6
   25970:	lsl	r6, r1, #18
   25974:	orr	r6, r6, ip, lsr #14
   25978:	eor	sl, r0, r6
   2597c:	lsl	r6, r1, #23
   25980:	ldr	r0, [sp, #444]	; 0x1bc
   25984:	orr	r6, r6, ip, lsr #9
   25988:	eor	r6, r7, r6
   2598c:	lsr	r7, r1, #14
   25990:	orr	r7, r7, ip, lsl #18
   25994:	eor	r6, r6, r7
   25998:	eor	r7, r0, r5
   2599c:	eor	r0, r9, r8
   259a0:	and	r0, r1, r0
   259a4:	ldr	r1, [sp, #316]	; 0x13c
   259a8:	and	r7, ip, r7
   259ac:	eor	r0, r0, r8
   259b0:	eor	r7, r7, r5
   259b4:	adds	lr, r1, lr
   259b8:	ldr	r1, [sp, #472]	; 0x1d8
   259bc:	adc	r4, r1, r2
   259c0:	movw	r1, #9876	; 0x2694
   259c4:	adds	r0, lr, r0
   259c8:	ldr	lr, [sp, #400]	; 0x190
   259cc:	movt	r1, #53097	; 0xcf69
   259d0:	adc	r7, r4, r7
   259d4:	adds	r0, r0, r6
   259d8:	adc	r7, r7, sl
   259dc:	adds	r0, r0, r1
   259e0:	movw	r1, #61812	; 0xf174
   259e4:	movt	r1, #49563	; 0xc19b
   259e8:	adc	r4, r7, r1
   259ec:	ldr	r1, [fp, #-168]	; 0xffffff58
   259f0:	adds	r2, r3, r0
   259f4:	ldr	r3, [sp, #412]	; 0x19c
   259f8:	str	r2, [sp, #472]	; 0x1d8
   259fc:	adc	r1, r1, r4
   25a00:	orr	r7, r1, lr
   25a04:	and	r6, r1, lr
   25a08:	str	r1, [sp, #316]	; 0x13c
   25a0c:	and	r7, r7, r3
   25a10:	mov	r3, lr
   25a14:	lsl	lr, r2, #30
   25a18:	orr	r7, r7, r6
   25a1c:	lsl	r6, r1, #25
   25a20:	str	r7, [fp, #-256]	; 0xffffff00
   25a24:	lsl	r7, r1, #30
   25a28:	orr	r6, r6, r2, lsr #7
   25a2c:	orr	r7, r7, r2, lsr #2
   25a30:	eor	r6, r7, r6
   25a34:	lsl	r7, r2, #4
   25a38:	orr	r7, r7, r1, lsr #28
   25a3c:	eor	sl, r6, r7
   25a40:	lsl	r7, r2, #25
   25a44:	orr	r6, lr, r1, lsr #2
   25a48:	orr	r7, r7, r1, lsr #7
   25a4c:	eor	r7, r6, r7
   25a50:	lsr	r6, r2, #28
   25a54:	orr	r6, r6, r1, lsl #4
   25a58:	ldr	r1, [sp, #448]	; 0x1c0
   25a5c:	eor	lr, r7, r6
   25a60:	ldr	r7, [sp, #312]	; 0x138
   25a64:	orr	r6, r2, r1
   25a68:	and	r1, r2, r1
   25a6c:	and	r6, r6, r7
   25a70:	orr	r1, r6, r1
   25a74:	adds	r1, lr, r1
   25a78:	str	r1, [fp, #-168]	; 0xffffff58
   25a7c:	ldr	r1, [fp, #-256]	; 0xffffff00
   25a80:	adc	r1, sl, r1
   25a84:	str	r1, [fp, #-256]	; 0xffffff00
   25a88:	ldr	r1, [sp, #304]	; 0x130
   25a8c:	adds	r2, r0, r1
   25a90:	ldr	r0, [sp, #416]	; 0x1a0
   25a94:	lsr	r6, r2, #18
   25a98:	str	r2, [sp, #308]	; 0x134
   25a9c:	adc	lr, r4, r0
   25aa0:	lsl	r0, r2, #14
   25aa4:	lsl	r1, lr, #23
   25aa8:	orr	r0, r0, lr, lsr #18
   25aac:	orr	r6, r6, lr, lsl #14
   25ab0:	str	lr, [sp, #304]	; 0x130
   25ab4:	orr	r1, r1, r2, lsr #9
   25ab8:	eor	r0, r0, r1
   25abc:	lsl	r1, r2, #18
   25ac0:	orr	r1, r1, lr, lsr #14
   25ac4:	eor	sl, r0, r1
   25ac8:	lsl	r1, r2, #23
   25acc:	ldr	r0, [sp, #444]	; 0x1bc
   25ad0:	orr	r1, r1, lr, lsr #9
   25ad4:	eor	r1, r6, r1
   25ad8:	lsr	r6, r2, #14
   25adc:	orr	r6, r6, lr, lsl #18
   25ae0:	eor	r1, r1, r6
   25ae4:	eor	r6, ip, r0
   25ae8:	and	r6, lr, r6
   25aec:	eor	r6, r6, r0
   25af0:	ldr	r0, [sp, #404]	; 0x194
   25af4:	eor	r7, r0, r9
   25af8:	ldr	r0, [sp, #452]	; 0x1c4
   25afc:	and	r7, r2, r7
   25b00:	ldr	r2, [sp, #288]	; 0x120
   25b04:	eor	r7, r7, r9
   25b08:	adds	r0, r0, r8
   25b0c:	adc	r5, r2, r5
   25b10:	adds	r0, r0, r7
   25b14:	adc	r5, r5, r6
   25b18:	adds	r0, r0, r1
   25b1c:	ldr	r6, [sp, #316]	; 0x13c
   25b20:	adc	r1, r5, sl
   25b24:	movw	r5, #19154	; 0x4ad2
   25b28:	movt	r5, #40689	; 0x9ef1
   25b2c:	adds	sl, r0, r5
   25b30:	ldr	r0, [fp, #-168]	; 0xffffff58
   25b34:	movw	r5, #27073	; 0x69c1
   25b38:	mov	r4, r6
   25b3c:	movt	r5, #58523	; 0xe49b
   25b40:	adc	r1, r1, r5
   25b44:	adds	r2, r0, sl
   25b48:	ldr	r0, [fp, #-256]	; 0xffffff00
   25b4c:	str	r2, [sp, #452]	; 0x1c4
   25b50:	adc	r0, r0, r1
   25b54:	orr	r5, r0, r6
   25b58:	and	r7, r0, r6
   25b5c:	lsl	r6, r2, #30
   25b60:	str	r0, [fp, #-168]	; 0xffffff58
   25b64:	and	r5, r5, r3
   25b68:	orr	r6, r6, r0, lsr #2
   25b6c:	orr	r3, r5, r7
   25b70:	lsl	r7, r0, #25
   25b74:	lsl	r5, r0, #30
   25b78:	orr	r7, r7, r2, lsr #7
   25b7c:	orr	r5, r5, r2, lsr #2
   25b80:	str	r3, [sp, #416]	; 0x1a0
   25b84:	ldr	r3, [sp, #448]	; 0x1c0
   25b88:	eor	r5, r5, r7
   25b8c:	lsl	r7, r2, #4
   25b90:	orr	r7, r7, r0, lsr #28
   25b94:	eor	r5, r5, r7
   25b98:	lsl	r7, r2, #25
   25b9c:	orr	r7, r7, r0, lsr #7
   25ba0:	eor	r6, r6, r7
   25ba4:	lsr	r7, r2, #28
   25ba8:	orr	r7, r7, r0, lsl #4
   25bac:	ldr	r0, [sp, #472]	; 0x1d8
   25bb0:	eor	r6, r6, r7
   25bb4:	orr	r7, r2, r0
   25bb8:	and	r8, r2, r0
   25bbc:	ldr	r2, [sp, #444]	; 0x1bc
   25bc0:	and	r7, r7, r3
   25bc4:	orr	r7, r7, r8
   25bc8:	adds	r0, r6, r7
   25bcc:	str	r0, [fp, #-256]	; 0xffffff00
   25bd0:	ldr	r0, [sp, #416]	; 0x1a0
   25bd4:	adc	r0, r5, r0
   25bd8:	str	r0, [sp, #416]	; 0x1a0
   25bdc:	ldr	r0, [sp, #408]	; 0x198
   25be0:	adds	r5, sl, r0
   25be4:	ldr	r0, [fp, #-260]	; 0xfffffefc
   25be8:	lsr	r7, r5, #18
   25bec:	adc	sl, r1, r0
   25bf0:	lsl	r1, r5, #14
   25bf4:	ldr	r0, [sp, #404]	; 0x194
   25bf8:	lsl	r6, sl, #23
   25bfc:	orr	r1, r1, sl, lsr #18
   25c00:	orr	r7, r7, sl, lsl #14
   25c04:	orr	r6, r6, r5, lsr #9
   25c08:	eor	r1, r1, r6
   25c0c:	lsl	r6, r5, #18
   25c10:	orr	r6, r6, sl, lsr #14
   25c14:	eor	r8, r1, r6
   25c18:	lsl	r6, r5, #23
   25c1c:	orr	r6, r6, sl, lsr #9
   25c20:	eor	r6, r7, r6
   25c24:	lsr	r7, r5, #14
   25c28:	orr	r7, r7, sl, lsl #18
   25c2c:	eor	r6, r6, r7
   25c30:	eor	r7, lr, ip
   25c34:	ldr	lr, [sp, #308]	; 0x134
   25c38:	and	r7, sl, r7
   25c3c:	eor	r7, r7, ip
   25c40:	eor	r1, lr, r0
   25c44:	and	r1, r5, r1
   25c48:	eor	r1, r1, r0
   25c4c:	ldr	r0, [sp, #324]	; 0x144
   25c50:	adds	r9, r0, r9
   25c54:	ldr	r0, [sp, #320]	; 0x140
   25c58:	adc	r2, r0, r2
   25c5c:	movw	r0, #9699	; 0x25e3
   25c60:	adds	r1, r9, r1
   25c64:	movt	r0, #14415	; 0x384f
   25c68:	adc	r2, r2, r7
   25c6c:	adds	r1, r1, r6
   25c70:	ldr	r7, [fp, #-168]	; 0xffffff58
   25c74:	adc	r2, r2, r8
   25c78:	adds	r3, r1, r0
   25c7c:	movw	r0, #18310	; 0x4786
   25c80:	ldr	r1, [sp, #416]	; 0x1a0
   25c84:	movt	r0, #61374	; 0xefbe
   25c88:	adc	r2, r2, r0
   25c8c:	ldr	r0, [fp, #-256]	; 0xffffff00
   25c90:	adds	r0, r0, r3
   25c94:	adc	r1, r1, r2
   25c98:	str	r0, [sp, #444]	; 0x1bc
   25c9c:	orr	r6, r1, r7
   25ca0:	and	r7, r1, r7
   25ca4:	str	r1, [fp, #-256]	; 0xffffff00
   25ca8:	and	r6, r6, r4
   25cac:	orr	r4, r6, r7
   25cb0:	lsl	r7, r1, #25
   25cb4:	lsl	r6, r1, #30
   25cb8:	orr	r7, r7, r0, lsr #7
   25cbc:	orr	r6, r6, r0, lsr #2
   25cc0:	str	r4, [sp, #416]	; 0x1a0
   25cc4:	ldr	r4, [sp, #472]	; 0x1d8
   25cc8:	eor	r6, r6, r7
   25ccc:	lsl	r7, r0, #4
   25cd0:	orr	r7, r7, r1, lsr #28
   25cd4:	eor	r9, r6, r7
   25cd8:	lsl	r7, r0, #25
   25cdc:	lsl	r6, r0, #30
   25ce0:	orr	r7, r7, r1, lsr #7
   25ce4:	orr	r6, r6, r1, lsr #2
   25ce8:	eor	r6, r6, r7
   25cec:	lsr	r7, r0, #28
   25cf0:	orr	r7, r7, r1, lsl #4
   25cf4:	ldr	r1, [sp, #452]	; 0x1c4
   25cf8:	eor	r6, r6, r7
   25cfc:	orr	r7, r0, r1
   25d00:	and	r8, r0, r1
   25d04:	and	r7, r7, r4
   25d08:	ldr	r4, [sp, #304]	; 0x130
   25d0c:	orr	r7, r7, r8
   25d10:	adds	r0, r6, r7
   25d14:	str	r0, [fp, #-260]	; 0xfffffefc
   25d18:	ldr	r0, [sp, #416]	; 0x1a0
   25d1c:	adc	r0, r9, r0
   25d20:	str	r0, [sp, #408]	; 0x198
   25d24:	ldr	r0, [sp, #312]	; 0x138
   25d28:	adds	r8, r3, r0
   25d2c:	ldr	r0, [sp, #412]	; 0x19c
   25d30:	ldr	r3, [sp, #404]	; 0x194
   25d34:	lsl	r6, r8, #14
   25d38:	adc	r0, r2, r0
   25d3c:	mov	r2, lr
   25d40:	ldr	r2, [sp, #456]	; 0x1c8
   25d44:	lsl	r7, r0, #23
   25d48:	orr	r6, r6, r0, lsr #18
   25d4c:	str	r0, [sp, #416]	; 0x1a0
   25d50:	orr	r7, r7, r8, lsr #9
   25d54:	eor	r6, r6, r7
   25d58:	lsl	r7, r8, #18
   25d5c:	adds	r3, r2, r3
   25d60:	ldr	r2, [fp, #-224]	; 0xffffff20
   25d64:	orr	r7, r7, r0, lsr #14
   25d68:	eor	r1, r6, r7
   25d6c:	lsl	r7, r8, #23
   25d70:	lsr	r6, r8, #18
   25d74:	orr	r7, r7, r0, lsr #9
   25d78:	orr	r6, r6, r0, lsl #14
   25d7c:	eor	r6, r6, r7
   25d80:	lsr	r7, r8, #14
   25d84:	orr	r7, r7, r0, lsl #18
   25d88:	eor	r9, r6, r7
   25d8c:	eor	r7, sl, r4
   25d90:	adc	r6, r2, ip
   25d94:	and	r7, r0, r7
   25d98:	eor	r0, r5, lr
   25d9c:	and	r0, r8, r0
   25da0:	eor	r7, r7, r4
   25da4:	eor	r0, r0, lr
   25da8:	adds	r0, r3, r0
   25dac:	adc	r3, r6, r7
   25db0:	adds	r0, r0, r9
   25db4:	ldr	r7, [fp, #-256]	; 0xffffff00
   25db8:	adc	r3, r3, r1
   25dbc:	movw	r1, #54709	; 0xd5b5
   25dc0:	movt	r1, #35724	; 0x8b8c
   25dc4:	adds	lr, r0, r1
   25dc8:	ldr	r0, [fp, #-260]	; 0xfffffefc
   25dcc:	movw	r1, #40390	; 0x9dc6
   25dd0:	movt	r1, #4033	; 0xfc1
   25dd4:	adc	r6, r3, r1
   25dd8:	adds	r2, r0, lr
   25ddc:	ldr	r0, [sp, #408]	; 0x198
   25de0:	str	r2, [sp, #456]	; 0x1c8
   25de4:	adc	r1, r0, r6
   25de8:	ldr	r0, [fp, #-168]	; 0xffffff58
   25dec:	orr	r3, r1, r7
   25df0:	and	r7, r1, r7
   25df4:	str	r1, [fp, #-224]	; 0xffffff20
   25df8:	and	r3, r3, r0
   25dfc:	ldr	r0, [sp, #444]	; 0x1bc
   25e00:	orr	ip, r3, r7
   25e04:	lsl	r3, r1, #25
   25e08:	lsl	r7, r1, #30
   25e0c:	orr	r3, r3, r2, lsr #7
   25e10:	orr	r7, r7, r2, lsr #2
   25e14:	eor	r3, r7, r3
   25e18:	lsl	r7, r2, #4
   25e1c:	orr	r7, r7, r1, lsr #28
   25e20:	eor	r9, r3, r7
   25e24:	lsl	r3, r2, #25
   25e28:	lsl	r7, r2, #30
   25e2c:	orr	r3, r3, r1, lsr #7
   25e30:	orr	r7, r7, r1, lsr #2
   25e34:	eor	r3, r7, r3
   25e38:	lsr	r7, r2, #28
   25e3c:	orr	r7, r7, r1, lsl #4
   25e40:	ldr	r1, [sp, #452]	; 0x1c4
   25e44:	eor	r3, r3, r7
   25e48:	orr	r7, r2, r0
   25e4c:	and	r7, r7, r1
   25e50:	and	r1, r2, r0
   25e54:	ldr	r2, [sp, #308]	; 0x134
   25e58:	orr	r1, r7, r1
   25e5c:	adds	r0, r3, r1
   25e60:	eor	r3, r8, r5
   25e64:	str	r0, [fp, #-260]	; 0xfffffefc
   25e68:	adc	r0, r9, ip
   25e6c:	str	r0, [sp, #412]	; 0x19c
   25e70:	ldr	r0, [sp, #448]	; 0x1c0
   25e74:	adds	r7, lr, r0
   25e78:	ldr	r0, [sp, #400]	; 0x190
   25e7c:	and	r3, r7, r3
   25e80:	eor	r3, r3, r5
   25e84:	adc	ip, r6, r0
   25e88:	lsl	r0, r7, #14
   25e8c:	lsr	r6, r7, #18
   25e90:	lsl	r1, ip, #23
   25e94:	orr	r0, r0, ip, lsr #18
   25e98:	orr	r6, r6, ip, lsl #14
   25e9c:	orr	r1, r1, r7, lsr #9
   25ea0:	eor	r0, r0, r1
   25ea4:	lsl	r1, r7, #18
   25ea8:	orr	r1, r1, ip, lsr #14
   25eac:	eor	r9, r0, r1
   25eb0:	lsl	r1, r7, #23
   25eb4:	ldr	r0, [sp, #416]	; 0x1a0
   25eb8:	orr	r1, r1, ip, lsr #9
   25ebc:	eor	r1, r6, r1
   25ec0:	lsr	r6, r7, #14
   25ec4:	orr	r6, r6, ip, lsl #18
   25ec8:	eor	r1, r1, r6
   25ecc:	eor	r6, r0, sl
   25ed0:	ldr	r0, [fp, #-480]	; 0xfffffe20
   25ed4:	and	r6, ip, r6
   25ed8:	eor	r6, r6, sl
   25edc:	adds	r0, r0, r2
   25ee0:	ldr	r2, [sp, #484]	; 0x1e4
   25ee4:	adc	r4, r2, r4
   25ee8:	movw	r2, #40037	; 0x9c65
   25eec:	adds	r0, r0, r3
   25ef0:	movt	r2, #30636	; 0x77ac
   25ef4:	adc	r3, r4, r6
   25ef8:	adds	r0, r0, r1
   25efc:	ldr	r4, [fp, #-224]	; 0xffffff20
   25f00:	ldr	r6, [fp, #-256]	; 0xffffff00
   25f04:	adc	r1, r3, r9
   25f08:	adds	r9, r0, r2
   25f0c:	ldr	r0, [fp, #-260]	; 0xfffffefc
   25f10:	movw	r2, #41420	; 0xa1cc
   25f14:	movt	r2, #9228	; 0x240c
   25f18:	adc	r1, r1, r2
   25f1c:	adds	r2, r0, r9
   25f20:	ldr	r0, [sp, #412]	; 0x19c
   25f24:	str	r2, [fp, #-480]	; 0xfffffe20
   25f28:	adc	r0, r0, r1
   25f2c:	orr	r3, r0, r4
   25f30:	str	r0, [fp, #-260]	; 0xfffffefc
   25f34:	and	r3, r3, r6
   25f38:	and	r6, r0, r4
   25f3c:	lsl	r4, r0, #30
   25f40:	orr	r3, r3, r6
   25f44:	lsl	r6, r0, #25
   25f48:	orr	r4, r4, r2, lsr #2
   25f4c:	orr	r6, r6, r2, lsr #7
   25f50:	str	r3, [sp, #448]	; 0x1c0
   25f54:	eor	r6, r4, r6
   25f58:	lsl	r4, r2, #4
   25f5c:	orr	r4, r4, r0, lsr #28
   25f60:	eor	r3, r6, r4
   25f64:	lsl	r6, r2, #25
   25f68:	ldr	r4, [sp, #444]	; 0x1bc
   25f6c:	str	r3, [sp, #412]	; 0x19c
   25f70:	lsl	r3, r2, #30
   25f74:	orr	r6, r6, r0, lsr #7
   25f78:	orr	r3, r3, r0, lsr #2
   25f7c:	eor	r3, r3, r6
   25f80:	lsr	r6, r2, #28
   25f84:	orr	r6, r6, r0, lsl #4
   25f88:	ldr	r0, [sp, #456]	; 0x1c8
   25f8c:	eor	r3, r3, r6
   25f90:	orr	r6, r2, r0
   25f94:	and	lr, r2, r0
   25f98:	ldr	r2, [sp, #412]	; 0x19c
   25f9c:	and	r6, r6, r4
   25fa0:	orr	r6, r6, lr
   25fa4:	eor	lr, r7, r8
   25fa8:	adds	r0, r3, r6
   25fac:	str	r0, [sp, #484]	; 0x1e4
   25fb0:	ldr	r0, [sp, #448]	; 0x1c0
   25fb4:	adc	r0, r2, r0
   25fb8:	str	r0, [sp, #448]	; 0x1c0
   25fbc:	ldr	r0, [sp, #472]	; 0x1d8
   25fc0:	adds	r3, r9, r0
   25fc4:	ldr	r0, [sp, #316]	; 0x13c
   25fc8:	lsr	r6, r3, #18
   25fcc:	mov	r4, r3
   25fd0:	str	r3, [sp, #412]	; 0x19c
   25fd4:	adc	r2, r1, r0
   25fd8:	lsl	r0, r3, #14
   25fdc:	lsl	r1, r2, #23
   25fe0:	orr	r0, r0, r2, lsr #18
   25fe4:	orr	r6, r6, r2, lsl #14
   25fe8:	str	r2, [sp, #472]	; 0x1d8
   25fec:	orr	r1, r1, r3, lsr #9
   25ff0:	eor	r0, r0, r1
   25ff4:	lsl	r1, r3, #18
   25ff8:	orr	r1, r1, r2, lsr #14
   25ffc:	eor	r9, r0, r1
   26000:	lsl	r1, r3, #23
   26004:	ldr	r0, [sp, #416]	; 0x1a0
   26008:	orr	r1, r1, r2, lsr #9
   2600c:	eor	r1, r6, r1
   26010:	lsr	r6, r3, #14
   26014:	orr	r6, r6, r2, lsl #18
   26018:	eor	r1, r1, r6
   2601c:	eor	r6, ip, r0
   26020:	and	r6, r2, r6
   26024:	movw	r2, #629	; 0x275
   26028:	eor	r6, r6, r0
   2602c:	and	r0, r3, lr
   26030:	movt	r2, #22827	; 0x592b
   26034:	ldr	r3, [fp, #-224]	; 0xffffff20
   26038:	eor	lr, r0, r8
   2603c:	ldr	r0, [sp, #460]	; 0x1cc
   26040:	adds	r5, r0, r5
   26044:	ldr	r0, [fp, #-220]	; 0xffffff24
   26048:	adc	r0, r0, sl
   2604c:	adds	r5, r5, lr
   26050:	adc	r0, r0, r6
   26054:	adds	r1, r5, r1
   26058:	ldr	r5, [fp, #-260]	; 0xfffffefc
   2605c:	adc	r0, r0, r9
   26060:	adds	sl, r1, r2
   26064:	movw	r2, #11375	; 0x2c6f
   26068:	movt	r2, #11753	; 0x2de9
   2606c:	adc	r6, r0, r2
   26070:	ldr	r0, [sp, #484]	; 0x1e4
   26074:	adds	r1, r0, sl
   26078:	ldr	r0, [sp, #448]	; 0x1c0
   2607c:	str	r1, [sp, #484]	; 0x1e4
   26080:	adc	r2, r0, r6
   26084:	orr	r0, r2, r5
   26088:	and	r5, r2, r5
   2608c:	str	r2, [sp, #448]	; 0x1c0
   26090:	and	r0, r0, r3
   26094:	orr	lr, r0, r5
   26098:	lsl	r5, r2, #25
   2609c:	lsl	r0, r2, #30
   260a0:	orr	r5, r5, r1, lsr #7
   260a4:	orr	r0, r0, r1, lsr #2
   260a8:	eor	r0, r0, r5
   260ac:	lsl	r5, r1, #4
   260b0:	orr	r5, r5, r2, lsr #28
   260b4:	eor	r9, r0, r5
   260b8:	lsl	r5, r1, #25
   260bc:	lsl	r0, r1, #30
   260c0:	orr	r5, r5, r2, lsr #7
   260c4:	orr	r0, r0, r2, lsr #2
   260c8:	eor	r0, r0, r5
   260cc:	lsr	r5, r1, #28
   260d0:	orr	r5, r5, r2, lsl #4
   260d4:	ldr	r2, [sp, #456]	; 0x1c8
   260d8:	eor	r3, r0, r5
   260dc:	ldr	r0, [fp, #-480]	; 0xfffffe20
   260e0:	orr	r5, r1, r0
   260e4:	and	r5, r5, r2
   260e8:	and	r2, r1, r0
   260ec:	orr	r2, r5, r2
   260f0:	eor	r5, r4, r7
   260f4:	adds	r0, r3, r2
   260f8:	ldr	r3, [sp, #416]	; 0x1a0
   260fc:	str	r0, [fp, #-220]	; 0xffffff24
   26100:	ldr	r0, [sp, #452]	; 0x1c4
   26104:	adc	lr, r9, lr
   26108:	adds	r9, sl, r0
   2610c:	ldr	r0, [fp, #-168]	; 0xffffff58
   26110:	lsl	r1, r9, #14
   26114:	and	r5, r9, r5
   26118:	eor	r5, r5, r7
   2611c:	adc	r0, r6, r0
   26120:	lsr	r6, r9, #18
   26124:	lsl	r2, r0, #23
   26128:	orr	r1, r1, r0, lsr #18
   2612c:	orr	r6, r6, r0, lsl #14
   26130:	str	r0, [sp, #460]	; 0x1cc
   26134:	orr	r2, r2, r9, lsr #9
   26138:	eor	r1, r1, r2
   2613c:	lsl	r2, r9, #18
   26140:	orr	r2, r2, r0, lsr #14
   26144:	eor	sl, r1, r2
   26148:	lsl	r2, r9, #23
   2614c:	ldr	r1, [sp, #472]	; 0x1d8
   26150:	orr	r2, r2, r0, lsr #9
   26154:	eor	r2, r6, r2
   26158:	lsr	r6, r9, #14
   2615c:	orr	r6, r6, r0, lsl #18
   26160:	eor	r2, r2, r6
   26164:	eor	r6, r1, ip
   26168:	ldr	r1, [fp, #-468]	; 0xfffffe2c
   2616c:	and	r6, r0, r6
   26170:	ldr	r0, [fp, #-472]	; 0xfffffe28
   26174:	eor	r6, r6, ip
   26178:	adds	r1, r1, r8
   2617c:	adc	r8, r0, r3
   26180:	movw	r0, #58499	; 0xe483
   26184:	adds	r1, r1, r5
   26188:	ldr	r3, [fp, #-260]	; 0xfffffefc
   2618c:	movt	r0, #28326	; 0x6ea6
   26190:	adc	r5, r8, r6
   26194:	adds	r1, r1, r2
   26198:	adc	r2, r5, sl
   2619c:	ldr	sl, [sp, #448]	; 0x1c0
   261a0:	adds	r1, r1, r0
   261a4:	movw	r0, #33962	; 0x84aa
   261a8:	movt	r0, #19060	; 0x4a74
   261ac:	adc	r2, r2, r0
   261b0:	ldr	r0, [fp, #-220]	; 0xffffff24
   261b4:	adds	r0, r0, r1
   261b8:	adc	r4, lr, r2
   261bc:	mov	lr, sl
   261c0:	orr	r5, r4, sl
   261c4:	and	r6, r4, sl
   261c8:	str	r4, [fp, #-168]	; 0xffffff58
   261cc:	and	r5, r5, r3
   261d0:	orr	r3, r5, r6
   261d4:	lsl	r5, r4, #25
   261d8:	lsl	r6, r4, #30
   261dc:	orr	r5, r5, r0, lsr #7
   261e0:	orr	r6, r6, r0, lsr #2
   261e4:	str	r3, [fp, #-468]	; 0xfffffe2c
   261e8:	ldr	r3, [sp, #484]	; 0x1e4
   261ec:	eor	r5, r6, r5
   261f0:	lsl	r6, r0, #4
   261f4:	orr	r6, r6, r4, lsr #28
   261f8:	and	r8, r0, r3
   261fc:	eor	sl, r5, r6
   26200:	lsl	r5, r0, #25
   26204:	lsl	r6, r0, #30
   26208:	orr	r5, r5, r4, lsr #7
   2620c:	orr	r6, r6, r4, lsr #2
   26210:	eor	r5, r6, r5
   26214:	lsr	r6, r0, #28
   26218:	orr	r6, r6, r4, lsl #4
   2621c:	ldr	r4, [fp, #-480]	; 0xfffffe20
   26220:	eor	r5, r5, r6
   26224:	orr	r6, r0, r3
   26228:	mov	r3, r0
   2622c:	str	r3, [sp, #452]	; 0x1c4
   26230:	and	r6, r6, r4
   26234:	ldr	r4, [sp, #460]	; 0x1cc
   26238:	orr	r6, r6, r8
   2623c:	adds	r0, r5, r6
   26240:	str	r0, [fp, #-220]	; 0xffffff24
   26244:	ldr	r0, [fp, #-468]	; 0xfffffe2c
   26248:	adc	r0, sl, r0
   2624c:	str	r0, [sp, #416]	; 0x1a0
   26250:	ldr	r0, [sp, #444]	; 0x1bc
   26254:	adds	sl, r1, r0
   26258:	ldr	r0, [fp, #-256]	; 0xffffff00
   2625c:	lsl	r6, sl, #14
   26260:	adc	r0, r2, r0
   26264:	ldr	r2, [sp, #472]	; 0x1d8
   26268:	lsl	r5, r0, #23
   2626c:	orr	r6, r6, r0, lsr #18
   26270:	str	r0, [fp, #-472]	; 0xfffffe28
   26274:	orr	r5, r5, sl, lsr #9
   26278:	eor	r5, r6, r5
   2627c:	lsl	r6, sl, #18
   26280:	orr	r6, r6, r0, lsr #14
   26284:	eor	r1, r5, r6
   26288:	lsl	r6, sl, #23
   2628c:	lsr	r5, sl, #18
   26290:	orr	r6, r6, r0, lsr #9
   26294:	orr	r5, r5, r0, lsl #14
   26298:	eor	r5, r5, r6
   2629c:	lsr	r6, sl, #14
   262a0:	orr	r6, r6, r0, lsl #18
   262a4:	eor	r5, r5, r6
   262a8:	eor	r6, r4, r2
   262ac:	ldr	r4, [sp, #412]	; 0x19c
   262b0:	and	r6, r0, r6
   262b4:	eor	r6, r6, r2
   262b8:	eor	r8, r9, r4
   262bc:	and	r0, sl, r8
   262c0:	eor	r8, r0, r4
   262c4:	ldr	r0, [sp, #468]	; 0x1d4
   262c8:	adds	r7, r0, r7
   262cc:	ldr	r0, [sp, #464]	; 0x1d0
   262d0:	adc	r0, r0, ip
   262d4:	adds	r7, r7, r8
   262d8:	adc	r0, r0, r6
   262dc:	adds	r7, r7, r5
   262e0:	ldr	r5, [fp, #-168]	; 0xffffff58
   262e4:	adc	r0, r0, r1
   262e8:	movw	r1, #64468	; 0xfbd4
   262ec:	movt	r1, #48449	; 0xbd41
   262f0:	adds	r6, r7, r1
   262f4:	movw	r1, #43484	; 0xa9dc
   262f8:	movt	r1, #23728	; 0x5cb0
   262fc:	adc	r0, r0, r1
   26300:	ldr	r1, [fp, #-220]	; 0xffffff24
   26304:	adds	r2, r1, r6
   26308:	ldr	r1, [sp, #416]	; 0x1a0
   2630c:	str	r2, [fp, #-468]	; 0xfffffe2c
   26310:	adc	r1, r1, r0
   26314:	orr	r7, r1, r5
   26318:	and	r5, r1, r5
   2631c:	str	r1, [fp, #-220]	; 0xffffff24
   26320:	and	r7, r7, lr
   26324:	orr	ip, r7, r5
   26328:	lsl	r7, r1, #25
   2632c:	lsl	r5, r1, #30
   26330:	orr	r7, r7, r2, lsr #7
   26334:	orr	r5, r5, r2, lsr #2
   26338:	eor	r5, r5, r7
   2633c:	lsl	r7, r2, #4
   26340:	orr	r7, r7, r1, lsr #28
   26344:	eor	r8, r5, r7
   26348:	lsl	r7, r2, #25
   2634c:	lsl	r5, r2, #30
   26350:	orr	r7, r7, r1, lsr #7
   26354:	orr	r5, r5, r1, lsr #2
   26358:	eor	r5, r5, r7
   2635c:	lsr	r7, r2, #28
   26360:	orr	r7, r7, r1, lsl #4
   26364:	ldr	r1, [sp, #484]	; 0x1e4
   26368:	eor	r5, r5, r7
   2636c:	orr	r7, r2, r3
   26370:	and	r7, r7, r1
   26374:	and	r1, r2, r3
   26378:	ldr	r3, [fp, #-472]	; 0xfffffe28
   2637c:	orr	r1, r7, r1
   26380:	adds	r1, r5, r1
   26384:	str	r1, [fp, #-256]	; 0xffffff00
   26388:	ldr	r1, [sp, #456]	; 0x1c8
   2638c:	adc	ip, r8, ip
   26390:	adds	r2, r6, r1
   26394:	ldr	r1, [fp, #-224]	; 0xffffff20
   26398:	lsr	r6, r2, #18
   2639c:	str	r2, [sp, #468]	; 0x1d4
   263a0:	adc	r7, r0, r1
   263a4:	lsl	r0, r2, #14
   263a8:	lsl	r1, r7, #23
   263ac:	orr	r0, r0, r7, lsr #18
   263b0:	orr	r6, r6, r7, lsl #14
   263b4:	str	r7, [sp, #464]	; 0x1d0
   263b8:	orr	r1, r1, r2, lsr #9
   263bc:	eor	r0, r0, r1
   263c0:	lsl	r1, r2, #18
   263c4:	orr	r1, r1, r7, lsr #14
   263c8:	eor	r8, r0, r1
   263cc:	lsl	r1, r2, #23
   263d0:	ldr	r0, [sp, #460]	; 0x1cc
   263d4:	orr	r1, r1, r7, lsr #9
   263d8:	eor	r1, r6, r1
   263dc:	lsr	r6, r2, #14
   263e0:	orr	r6, r6, r7, lsl #18
   263e4:	eor	r1, r1, r6
   263e8:	eor	r6, r3, r0
   263ec:	and	r6, r7, r6
   263f0:	eor	r7, sl, r9
   263f4:	eor	r6, r6, r0
   263f8:	ldr	r0, [fp, #-456]	; 0xfffffe38
   263fc:	and	r7, r2, r7
   26400:	ldr	r2, [sp, #472]	; 0x1d8
   26404:	eor	r7, r7, r9
   26408:	adds	r4, r0, r4
   2640c:	ldr	r0, [fp, #-460]	; 0xfffffe34
   26410:	adc	r3, r0, r2
   26414:	adds	r4, r4, r7
   26418:	ldr	r2, [sp, #452]	; 0x1c4
   2641c:	adc	r3, r3, r6
   26420:	adds	r1, r4, r1
   26424:	ldr	r6, [fp, #-220]	; 0xffffff24
   26428:	adc	r0, r3, r8
   2642c:	movw	r3, #21429	; 0x53b5
   26430:	movt	r3, #33553	; 0x8311
   26434:	adds	r5, r1, r3
   26438:	movw	r3, #35034	; 0x88da
   2643c:	movt	r3, #30457	; 0x76f9
   26440:	adc	lr, r0, r3
   26444:	ldr	r0, [fp, #-256]	; 0xffffff00
   26448:	adds	r1, r0, r5
   2644c:	ldr	r0, [fp, #-168]	; 0xffffff58
   26450:	adc	ip, ip, lr
   26454:	lsl	r7, r1, #30
   26458:	str	r1, [fp, #-256]	; 0xffffff00
   2645c:	orr	r3, ip, r6
   26460:	and	r4, ip, r6
   26464:	lsl	r6, ip, #30
   26468:	orr	r7, r7, ip, lsr #2
   2646c:	orr	r6, r6, r1, lsr #2
   26470:	and	r3, r3, r0
   26474:	ldr	r0, [fp, #-468]	; 0xfffffe2c
   26478:	orr	r8, r3, r4
   2647c:	lsl	r4, ip, #25
   26480:	orr	r4, r4, r1, lsr #7
   26484:	eor	r4, r6, r4
   26488:	lsl	r6, r1, #4
   2648c:	and	r3, r1, r0
   26490:	orr	r6, r6, ip, lsr #28
   26494:	eor	r4, r4, r6
   26498:	lsl	r6, r1, #25
   2649c:	orr	r6, r6, ip, lsr #7
   264a0:	eor	r6, r7, r6
   264a4:	lsr	r7, r1, #28
   264a8:	orr	r7, r7, ip, lsl #4
   264ac:	eor	r6, r6, r7
   264b0:	orr	r7, r1, r0
   264b4:	and	r7, r7, r2
   264b8:	orr	r3, r7, r3
   264bc:	adds	r0, r6, r3
   264c0:	str	r0, [fp, #-224]	; 0xffffff20
   264c4:	adc	r0, r4, r8
   264c8:	str	r0, [sp, #472]	; 0x1d8
   264cc:	ldr	r0, [fp, #-480]	; 0xfffffe20
   264d0:	adds	r2, r5, r0
   264d4:	ldr	r0, [fp, #-260]	; 0xfffffefc
   264d8:	lsr	r6, r2, #18
   264dc:	str	r2, [fp, #-480]	; 0xfffffe20
   264e0:	str	ip, [fp, #-460]	; 0xfffffe34
   264e4:	ldr	r5, [sp, #464]	; 0x1d0
   264e8:	ldr	r3, [sp, #460]	; 0x1cc
   264ec:	adc	r4, lr, r0
   264f0:	lsl	r0, r2, #14
   264f4:	lsl	r1, r4, #23
   264f8:	orr	r0, r0, r4, lsr #18
   264fc:	orr	r6, r6, r4, lsl #14
   26500:	orr	r1, r1, r2, lsr #9
   26504:	eor	r0, r0, r1
   26508:	lsl	r1, r2, #18
   2650c:	orr	r1, r1, r4, lsr #14
   26510:	eor	r8, r0, r1
   26514:	lsl	r1, r2, #23
   26518:	ldr	r0, [fp, #-472]	; 0xfffffe28
   2651c:	orr	r1, r1, r4, lsr #9
   26520:	eor	r1, r6, r1
   26524:	lsr	r6, r2, #14
   26528:	orr	r6, r6, r4, lsl #18
   2652c:	eor	r1, r1, r6
   26530:	eor	r6, r5, r0
   26534:	and	r6, r4, r6
   26538:	eor	r6, r6, r0
   2653c:	ldr	r0, [sp, #468]	; 0x1d4
   26540:	eor	r7, r0, sl
   26544:	ldr	r0, [sp, #476]	; 0x1dc
   26548:	and	r7, r2, r7
   2654c:	ldr	r2, [fp, #-216]	; 0xffffff28
   26550:	eor	r7, r7, sl
   26554:	adds	r0, r0, r9
   26558:	adc	lr, r2, r3
   2655c:	adds	r0, r0, r7
   26560:	ldr	r3, [fp, #-468]	; 0xfffffe2c
   26564:	adc	r7, lr, r6
   26568:	adds	r0, r0, r1
   2656c:	ldr	r6, [fp, #-220]	; 0xffffff24
   26570:	adc	r1, r7, r8
   26574:	movw	r7, #57259	; 0xdfab
   26578:	movt	r7, #61030	; 0xee66
   2657c:	adds	r9, r0, r7
   26580:	ldr	r0, [fp, #-224]	; 0xffffff20
   26584:	movw	r7, #20818	; 0x5152
   26588:	movt	r7, #38974	; 0x983e
   2658c:	adc	r1, r1, r7
   26590:	adds	r2, r0, r9
   26594:	ldr	r0, [sp, #472]	; 0x1d8
   26598:	str	r2, [fp, #-456]	; 0xfffffe38
   2659c:	adc	r0, r0, r1
   265a0:	orr	r7, r0, ip
   265a4:	str	r0, [fp, #-216]	; 0xffffff28
   265a8:	and	r7, r7, r6
   265ac:	and	r6, r0, ip
   265b0:	orr	ip, r7, r6
   265b4:	lsl	r7, r0, #25
   265b8:	lsl	r6, r0, #30
   265bc:	orr	r7, r7, r2, lsr #7
   265c0:	orr	r6, r6, r2, lsr #2
   265c4:	eor	r6, r6, r7
   265c8:	lsl	r7, r2, #4
   265cc:	orr	r7, r7, r0, lsr #28
   265d0:	eor	r8, r6, r7
   265d4:	lsl	r7, r2, #25
   265d8:	lsl	r6, r2, #30
   265dc:	orr	r7, r7, r0, lsr #7
   265e0:	orr	r6, r6, r0, lsr #2
   265e4:	eor	r6, r6, r7
   265e8:	lsr	r7, r2, #28
   265ec:	orr	r7, r7, r0, lsl #4
   265f0:	ldr	r0, [fp, #-256]	; 0xffffff00
   265f4:	eor	r6, r6, r7
   265f8:	orr	r7, r2, r0
   265fc:	and	lr, r2, r0
   26600:	ldr	r2, [fp, #-472]	; 0xfffffe28
   26604:	and	r7, r7, r3
   26608:	ldr	r3, [fp, #-480]	; 0xfffffe20
   2660c:	orr	r7, r7, lr
   26610:	adds	r0, r6, r7
   26614:	str	r0, [fp, #-224]	; 0xffffff20
   26618:	adc	r0, r8, ip
   2661c:	str	r0, [sp, #476]	; 0x1dc
   26620:	ldr	r0, [sp, #484]	; 0x1e4
   26624:	adds	r8, r9, r0
   26628:	ldr	r0, [sp, #448]	; 0x1c0
   2662c:	lsr	r7, r8, #18
   26630:	adc	lr, r1, r0
   26634:	lsl	r1, r8, #14
   26638:	ldr	r0, [sp, #468]	; 0x1d4
   2663c:	lsl	r6, lr, #23
   26640:	orr	r1, r1, lr, lsr #18
   26644:	orr	r7, r7, lr, lsl #14
   26648:	orr	r6, r6, r8, lsr #9
   2664c:	eor	r1, r1, r6
   26650:	lsl	r6, r8, #18
   26654:	orr	r6, r6, lr, lsr #14
   26658:	eor	r9, r1, r6
   2665c:	eor	r1, r3, r0
   26660:	lsl	r6, r8, #23
   26664:	and	r1, r8, r1
   26668:	orr	r6, r6, lr, lsr #9
   2666c:	eor	r1, r1, r0
   26670:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26674:	eor	r6, r7, r6
   26678:	lsr	r7, r8, #14
   2667c:	orr	r7, r7, lr, lsl #18
   26680:	adds	sl, r0, sl
   26684:	ldr	r0, [fp, #-452]	; 0xfffffe3c
   26688:	eor	r6, r6, r7
   2668c:	eor	r7, r4, r5
   26690:	and	r7, lr, r7
   26694:	eor	r7, r7, r5
   26698:	adc	r2, r0, r2
   2669c:	movw	r0, #12816	; 0x3210
   266a0:	adds	r1, sl, r1
   266a4:	movt	r0, #11700	; 0x2db4
   266a8:	adc	r2, r2, r7
   266ac:	adds	r1, r1, r6
   266b0:	ldr	r7, [fp, #-460]	; 0xfffffe34
   266b4:	adc	r2, r2, r9
   266b8:	adds	ip, r1, r0
   266bc:	movw	r0, #50797	; 0xc66d
   266c0:	ldr	r1, [sp, #476]	; 0x1dc
   266c4:	movt	r0, #43057	; 0xa831
   266c8:	adc	r2, r2, r0
   266cc:	ldr	r0, [fp, #-224]	; 0xffffff20
   266d0:	adds	r0, r0, ip
   266d4:	adc	sl, r1, r2
   266d8:	ldr	r1, [fp, #-216]	; 0xffffff28
   266dc:	str	r0, [fp, #-260]	; 0xfffffefc
   266e0:	str	sl, [fp, #-224]	; 0xffffff20
   266e4:	orr	r6, sl, r1
   266e8:	and	r6, r6, r7
   266ec:	and	r7, sl, r1
   266f0:	orr	r1, r6, r7
   266f4:	lsl	r7, sl, #25
   266f8:	lsl	r6, sl, #30
   266fc:	orr	r7, r7, r0, lsr #7
   26700:	orr	r6, r6, r0, lsr #2
   26704:	str	r1, [fp, #-448]	; 0xfffffe40
   26708:	mov	r1, sl
   2670c:	eor	r6, r6, r7
   26710:	lsl	r7, r0, #4
   26714:	orr	r7, r7, sl, lsr #28
   26718:	eor	r9, r6, r7
   2671c:	lsl	r7, r0, #25
   26720:	orr	r7, r7, sl, lsr #7
   26724:	lsl	sl, r0, #30
   26728:	orr	r6, sl, r1, lsr #2
   2672c:	eor	r6, r6, r7
   26730:	lsr	r7, r0, #28
   26734:	orr	r7, r7, r1, lsl #4
   26738:	ldr	r1, [fp, #-456]	; 0xfffffe38
   2673c:	eor	sl, r6, r7
   26740:	mov	r6, r0
   26744:	orr	r7, r0, r1
   26748:	ldr	r0, [fp, #-256]	; 0xffffff00
   2674c:	and	r7, r7, r0
   26750:	and	r0, r6, r1
   26754:	orr	r0, r7, r0
   26758:	adds	r0, sl, r0
   2675c:	str	r0, [fp, #-472]	; 0xfffffe28
   26760:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26764:	adc	r0, r9, r0
   26768:	str	r0, [sp, #484]	; 0x1e4
   2676c:	ldr	r0, [sp, #452]	; 0x1c4
   26770:	adds	r1, ip, r0
   26774:	ldr	r0, [fp, #-168]	; 0xffffff58
   26778:	lsr	r7, r1, #18
   2677c:	str	r1, [fp, #-452]	; 0xfffffe3c
   26780:	adc	r2, r2, r0
   26784:	lsl	r0, r1, #14
   26788:	lsl	r6, r2, #23
   2678c:	orr	r0, r0, r2, lsr #18
   26790:	orr	r7, r7, r2, lsl #14
   26794:	str	r2, [fp, #-448]	; 0xfffffe40
   26798:	orr	r6, r6, r1, lsr #9
   2679c:	eor	r0, r0, r6
   267a0:	lsl	r6, r1, #18
   267a4:	orr	r6, r6, r2, lsr #14
   267a8:	eor	r9, r0, r6
   267ac:	lsl	r6, r1, #23
   267b0:	eor	r0, r8, r3
   267b4:	orr	r6, r6, r2, lsr #9
   267b8:	and	r0, r1, r0
   267bc:	eor	r0, r0, r3
   267c0:	eor	r6, r7, r6
   267c4:	lsr	r7, r1, #14
   267c8:	ldr	r1, [sp, #480]	; 0x1e0
   267cc:	orr	r7, r7, r2, lsl #18
   267d0:	eor	sl, r6, r7
   267d4:	eor	r7, lr, r4
   267d8:	and	r7, r2, r7
   267dc:	ldr	r2, [sp, #468]	; 0x1d4
   267e0:	eor	r7, r7, r4
   267e4:	adds	r6, r1, r2
   267e8:	ldr	r1, [fp, #-212]	; 0xffffff2c
   267ec:	ldr	r2, [fp, #-224]	; 0xffffff20
   267f0:	adc	r5, r1, r5
   267f4:	movw	r1, #8511	; 0x213f
   267f8:	adds	r0, r6, r0
   267fc:	ldr	r6, [fp, #-216]	; 0xffffff28
   26800:	movt	r1, #39163	; 0x98fb
   26804:	adc	r7, r5, r7
   26808:	adds	r0, r0, sl
   2680c:	adc	r7, r7, r9
   26810:	adds	r0, r0, r1
   26814:	movw	r1, #10184	; 0x27c8
   26818:	movt	r1, #45059	; 0xb003
   2681c:	adc	r7, r7, r1
   26820:	ldr	r1, [fp, #-472]	; 0xfffffe28
   26824:	adds	sl, r1, r0
   26828:	ldr	r1, [sp, #484]	; 0x1e4
   2682c:	adc	r1, r1, r7
   26830:	orr	r5, r1, r2
   26834:	str	r1, [fp, #-168]	; 0xffffff58
   26838:	and	r5, r5, r6
   2683c:	and	r6, r1, r2
   26840:	orr	r2, r5, r6
   26844:	lsl	r5, r1, #25
   26848:	lsl	r6, r1, #30
   2684c:	orr	r5, r5, sl, lsr #7
   26850:	orr	r6, r6, sl, lsr #2
   26854:	str	r2, [fp, #-212]	; 0xffffff2c
   26858:	ldr	r2, [fp, #-456]	; 0xfffffe38
   2685c:	eor	r5, r6, r5
   26860:	lsl	r6, sl, #4
   26864:	orr	r6, r6, r1, lsr #28
   26868:	eor	r9, r5, r6
   2686c:	lsl	r6, sl, #25
   26870:	lsl	r5, sl, #30
   26874:	orr	r6, r6, r1, lsr #7
   26878:	orr	r5, r5, r1, lsr #2
   2687c:	eor	r5, r5, r6
   26880:	lsr	r6, sl, #28
   26884:	orr	r6, r6, r1, lsl #4
   26888:	ldr	r1, [fp, #-260]	; 0xfffffefc
   2688c:	eor	r5, r5, r6
   26890:	orr	r6, sl, r1
   26894:	and	ip, sl, r1
   26898:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2689c:	and	r6, r6, r2
   268a0:	orr	r6, r6, ip
   268a4:	adds	r2, r5, r6
   268a8:	adc	r1, r9, r1
   268ac:	str	r1, [fp, #-212]	; 0xffffff2c
   268b0:	ldr	r1, [fp, #-468]	; 0xfffffe2c
   268b4:	adds	r5, r0, r1
   268b8:	ldr	r0, [fp, #-220]	; 0xffffff24
   268bc:	ldr	r1, [fp, #-436]	; 0xfffffe4c
   268c0:	adc	ip, r7, r0
   268c4:	lsl	r0, r5, #14
   268c8:	lsr	r7, r5, #18
   268cc:	adds	r3, r1, r3
   268d0:	ldr	r1, [fp, #-440]	; 0xfffffe48
   268d4:	lsl	r6, ip, #23
   268d8:	orr	r0, r0, ip, lsr #18
   268dc:	orr	r7, r7, ip, lsl #14
   268e0:	orr	r6, r6, r5, lsr #9
   268e4:	eor	r0, r0, r6
   268e8:	lsl	r6, r5, #18
   268ec:	adc	r4, r1, r4
   268f0:	movw	r1, #3812	; 0xee4
   268f4:	orr	r6, r6, ip, lsr #14
   268f8:	movt	r1, #48879	; 0xbeef
   268fc:	eor	r9, r0, r6
   26900:	lsl	r6, r5, #23
   26904:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26908:	orr	r6, r6, ip, lsr #9
   2690c:	eor	r6, r7, r6
   26910:	lsr	r7, r5, #14
   26914:	orr	r7, r7, ip, lsl #18
   26918:	eor	r6, r6, r7
   2691c:	eor	r7, r0, lr
   26920:	ldr	r0, [fp, #-452]	; 0xfffffe3c
   26924:	and	r7, ip, r7
   26928:	eor	r7, r7, lr
   2692c:	eor	r0, r0, r8
   26930:	and	r0, r5, r0
   26934:	eor	r0, r0, r8
   26938:	adds	r0, r3, r0
   2693c:	adc	r3, r4, r7
   26940:	adds	r0, r0, r6
   26944:	ldr	r6, [fp, #-168]	; 0xffffff58
   26948:	ldr	r7, [fp, #-224]	; 0xffffff20
   2694c:	adc	r3, r3, r9
   26950:	adds	r0, r0, r1
   26954:	movw	r1, #32711	; 0x7fc7
   26958:	movt	r1, #48985	; 0xbf59
   2695c:	adc	r3, r3, r1
   26960:	adds	r1, r2, r0
   26964:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26968:	str	r1, [fp, #-220]	; 0xffffff24
   2696c:	and	r9, r1, sl
   26970:	adc	r2, r2, r3
   26974:	orr	r4, r2, r6
   26978:	and	r6, r2, r6
   2697c:	str	r2, [fp, #-212]	; 0xffffff2c
   26980:	and	r4, r4, r7
   26984:	lsl	r7, r2, #30
   26988:	orr	r4, r4, r6
   2698c:	lsl	r6, r2, #25
   26990:	orr	r7, r7, r1, lsr #2
   26994:	orr	r6, r6, r1, lsr #7
   26998:	str	r4, [fp, #-436]	; 0xfffffe4c
   2699c:	lsl	r4, r1, #30
   269a0:	orr	r4, r4, r2, lsr #2
   269a4:	eor	r6, r7, r6
   269a8:	lsl	r7, r1, #4
   269ac:	orr	r7, r7, r2, lsr #28
   269b0:	eor	r6, r6, r7
   269b4:	lsl	r7, r1, #25
   269b8:	orr	r7, r7, r2, lsr #7
   269bc:	eor	r4, r4, r7
   269c0:	lsr	r7, r1, #28
   269c4:	orr	r7, r7, r2, lsl #4
   269c8:	ldr	r2, [fp, #-260]	; 0xfffffefc
   269cc:	eor	r4, r4, r7
   269d0:	orr	r7, r1, sl
   269d4:	ldr	r1, [fp, #-436]	; 0xfffffe4c
   269d8:	and	r7, r7, r2
   269dc:	orr	r7, r7, r9
   269e0:	adds	r2, r4, r7
   269e4:	adc	r1, r6, r1
   269e8:	str	r1, [fp, #-440]	; 0xfffffe48
   269ec:	ldr	r1, [fp, #-256]	; 0xffffff00
   269f0:	adds	r4, r0, r1
   269f4:	ldr	r0, [fp, #-460]	; 0xfffffe34
   269f8:	lsr	r7, r4, #18
   269fc:	adc	r1, r3, r0
   26a00:	lsl	r0, r4, #14
   26a04:	ldr	r3, [fp, #-212]	; 0xffffff2c
   26a08:	lsl	r6, r1, #23
   26a0c:	orr	r0, r0, r1, lsr #18
   26a10:	orr	r7, r7, r1, lsl #14
   26a14:	str	r1, [fp, #-436]	; 0xfffffe4c
   26a18:	orr	r6, r6, r4, lsr #9
   26a1c:	eor	r0, r0, r6
   26a20:	lsl	r6, r4, #18
   26a24:	orr	r6, r6, r1, lsr #14
   26a28:	eor	r9, r0, r6
   26a2c:	lsl	r6, r4, #23
   26a30:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26a34:	orr	r6, r6, r1, lsr #9
   26a38:	eor	r6, r7, r6
   26a3c:	lsr	r7, r4, #14
   26a40:	orr	r7, r7, r1, lsl #18
   26a44:	eor	r6, r6, r7
   26a48:	eor	r7, ip, r0
   26a4c:	and	r7, r1, r7
   26a50:	ldr	r1, [fp, #-452]	; 0xfffffe3c
   26a54:	eor	r7, r7, r0
   26a58:	eor	r0, r5, r1
   26a5c:	and	r0, r4, r0
   26a60:	eor	r0, r0, r1
   26a64:	ldr	r1, [fp, #-476]	; 0xfffffe24
   26a68:	adds	r8, r1, r8
   26a6c:	ldr	r1, [fp, #-208]	; 0xffffff30
   26a70:	adc	lr, r1, lr
   26a74:	movw	r1, #36802	; 0x8fc2
   26a78:	adds	r0, r8, r0
   26a7c:	movt	r1, #15784	; 0x3da8
   26a80:	adc	r7, lr, r7
   26a84:	adds	r0, r0, r6
   26a88:	adc	r7, r7, r9
   26a8c:	adds	r9, r0, r1
   26a90:	movw	r1, #3059	; 0xbf3
   26a94:	movt	r1, #50912	; 0xc6e0
   26a98:	adc	r7, r7, r1
   26a9c:	ldr	r1, [fp, #-440]	; 0xfffffe48
   26aa0:	adds	r0, r2, r9
   26aa4:	str	r0, [fp, #-256]	; 0xffffff00
   26aa8:	adc	r2, r1, r7
   26aac:	ldr	r1, [fp, #-168]	; 0xffffff58
   26ab0:	orr	r6, r2, r3
   26ab4:	str	r2, [fp, #-208]	; 0xffffff30
   26ab8:	and	r6, r6, r1
   26abc:	and	r1, r2, r3
   26ac0:	orr	lr, r6, r1
   26ac4:	lsl	r6, r2, #25
   26ac8:	lsl	r1, r2, #30
   26acc:	orr	r6, r6, r0, lsr #7
   26ad0:	orr	r1, r1, r0, lsr #2
   26ad4:	eor	r1, r1, r6
   26ad8:	lsl	r6, r0, #4
   26adc:	orr	r6, r6, r2, lsr #28
   26ae0:	eor	r8, r1, r6
   26ae4:	lsl	r6, r0, #25
   26ae8:	lsl	r1, r0, #30
   26aec:	orr	r6, r6, r2, lsr #7
   26af0:	orr	r1, r1, r2, lsr #2
   26af4:	eor	r1, r1, r6
   26af8:	lsr	r6, r0, #28
   26afc:	orr	r6, r6, r2, lsl #4
   26b00:	eor	r3, r1, r6
   26b04:	ldr	r1, [fp, #-220]	; 0xffffff24
   26b08:	orr	r6, r0, r1
   26b0c:	and	r2, r0, r1
   26b10:	and	r6, r6, sl
   26b14:	orr	r2, r6, r2
   26b18:	adds	r0, r3, r2
   26b1c:	str	r0, [fp, #-460]	; 0xfffffe34
   26b20:	ldr	r0, [fp, #-456]	; 0xfffffe38
   26b24:	adc	lr, r8, lr
   26b28:	adds	r1, r9, r0
   26b2c:	ldr	r0, [fp, #-216]	; 0xffffff28
   26b30:	adc	r3, r7, r0
   26b34:	mov	r0, r1
   26b38:	lsl	r1, r1, #14
   26b3c:	eor	r7, r4, r5
   26b40:	lsl	r2, r3, #23
   26b44:	orr	r1, r1, r3, lsr #18
   26b48:	lsr	r6, r0, #18
   26b4c:	and	r7, r0, r7
   26b50:	str	r0, [fp, #-440]	; 0xfffffe48
   26b54:	str	r3, [fp, #-456]	; 0xfffffe38
   26b58:	orr	r2, r2, r0, lsr #9
   26b5c:	orr	r6, r6, r3, lsl #14
   26b60:	eor	r7, r7, r5
   26b64:	eor	r1, r1, r2
   26b68:	lsl	r2, r0, #18
   26b6c:	orr	r2, r2, r3, lsr #14
   26b70:	eor	r8, r1, r2
   26b74:	lsl	r2, r0, #23
   26b78:	ldr	r1, [fp, #-436]	; 0xfffffe4c
   26b7c:	orr	r2, r2, r3, lsr #9
   26b80:	eor	r2, r6, r2
   26b84:	lsr	r6, r0, #14
   26b88:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   26b8c:	orr	r6, r6, r3, lsl #18
   26b90:	eor	r9, r2, r6
   26b94:	eor	r6, r1, ip
   26b98:	ldr	r1, [fp, #-452]	; 0xfffffe3c
   26b9c:	ldr	r2, [fp, #-448]	; 0xfffffe40
   26ba0:	and	r6, r3, r6
   26ba4:	ldr	r3, [fp, #-208]	; 0xffffff30
   26ba8:	eor	r6, r6, ip
   26bac:	adds	r1, r0, r1
   26bb0:	ldr	r0, [fp, #-424]	; 0xfffffe58
   26bb4:	adc	r2, r0, r2
   26bb8:	movw	r0, #42789	; 0xa725
   26bbc:	adds	r1, r1, r7
   26bc0:	movt	r0, #37642	; 0x930a
   26bc4:	adc	r2, r2, r6
   26bc8:	adds	r1, r1, r9
   26bcc:	adc	r2, r2, r8
   26bd0:	adds	r6, r1, r0
   26bd4:	movw	r0, #37191	; 0x9147
   26bd8:	movt	r0, #54695	; 0xd5a7
   26bdc:	adc	r7, r2, r0
   26be0:	ldr	r0, [fp, #-460]	; 0xfffffe34
   26be4:	ldr	r2, [fp, #-212]	; 0xffffff2c
   26be8:	adds	r0, r0, r6
   26bec:	adc	lr, lr, r7
   26bf0:	lsl	r8, r0, #30
   26bf4:	str	r0, [fp, #-216]	; 0xffffff28
   26bf8:	orr	r1, lr, r3
   26bfc:	str	lr, [fp, #-420]	; 0xfffffe5c
   26c00:	and	r1, r1, r2
   26c04:	and	r2, lr, r3
   26c08:	mov	r3, r0
   26c0c:	orr	r1, r1, r2
   26c10:	lsl	r2, lr, #30
   26c14:	str	r1, [fp, #-448]	; 0xfffffe40
   26c18:	lsl	r1, lr, #25
   26c1c:	orr	r2, r2, r0, lsr #2
   26c20:	orr	r1, r1, r0, lsr #7
   26c24:	eor	r1, r2, r1
   26c28:	lsl	r2, r0, #4
   26c2c:	orr	r2, r2, lr, lsr #28
   26c30:	eor	r9, r1, r2
   26c34:	lsl	r1, r0, #25
   26c38:	orr	r2, r8, lr, lsr #2
   26c3c:	orr	r1, r1, lr, lsr #7
   26c40:	eor	r1, r2, r1
   26c44:	lsr	r2, r0, #28
   26c48:	orr	r2, r2, lr, lsl #4
   26c4c:	eor	r8, r1, r2
   26c50:	ldr	r1, [fp, #-256]	; 0xffffff00
   26c54:	orr	r2, r0, r1
   26c58:	ldr	r0, [fp, #-220]	; 0xffffff24
   26c5c:	and	r2, r2, r0
   26c60:	and	r0, r3, r1
   26c64:	ldr	r3, [fp, #-456]	; 0xfffffe38
   26c68:	orr	r0, r2, r0
   26c6c:	adds	r0, r8, r0
   26c70:	ldr	r8, [fp, #-464]	; 0xfffffe30
   26c74:	str	r0, [fp, #-424]	; 0xfffffe58
   26c78:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26c7c:	adc	r0, r9, r0
   26c80:	str	r0, [fp, #-448]	; 0xfffffe40
   26c84:	ldr	r0, [fp, #-260]	; 0xfffffefc
   26c88:	adds	r2, r6, r0
   26c8c:	ldr	r0, [fp, #-224]	; 0xffffff20
   26c90:	lsr	r1, r2, #18
   26c94:	str	r2, [fp, #-260]	; 0xfffffefc
   26c98:	adc	r7, r7, r0
   26c9c:	lsl	r0, r2, #14
   26ca0:	lsl	r6, r7, #23
   26ca4:	orr	r0, r0, r7, lsr #18
   26ca8:	orr	r1, r1, r7, lsl #14
   26cac:	orr	r6, r6, r2, lsr #9
   26cb0:	eor	r0, r0, r6
   26cb4:	lsl	r6, r2, #18
   26cb8:	orr	r6, r6, r7, lsr #14
   26cbc:	eor	r9, r0, r6
   26cc0:	lsl	r6, r2, #23
   26cc4:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   26cc8:	orr	r6, r6, r7, lsr #9
   26ccc:	eor	r1, r1, r6
   26cd0:	lsr	r6, r2, #14
   26cd4:	orr	r6, r6, r7, lsl #18
   26cd8:	eor	r1, r1, r6
   26cdc:	eor	r6, r3, r0
   26ce0:	ldr	r3, [fp, #-256]	; 0xffffff00
   26ce4:	and	r6, r7, r6
   26ce8:	eor	r6, r6, r0
   26cec:	ldr	r0, [fp, #-440]	; 0xfffffe48
   26cf0:	eor	r0, r0, r4
   26cf4:	and	r0, r2, r0
   26cf8:	ldr	r2, [fp, #-204]	; 0xffffff34
   26cfc:	eor	r0, r0, r4
   26d00:	adds	r5, r2, r5
   26d04:	adc	ip, r8, ip
   26d08:	adds	r0, r5, r0
   26d0c:	ldr	r5, [fp, #-208]	; 0xffffff30
   26d10:	adc	r6, ip, r6
   26d14:	adds	r0, r0, r1
   26d18:	adc	r1, r6, r9
   26d1c:	movw	r6, #33391	; 0x826f
   26d20:	movt	r6, #57347	; 0xe003
   26d24:	adds	r8, r0, r6
   26d28:	ldr	r0, [fp, #-424]	; 0xfffffe58
   26d2c:	movw	r6, #25425	; 0x6351
   26d30:	movt	r6, #1738	; 0x6ca
   26d34:	adc	r1, r1, r6
   26d38:	adds	r2, r0, r8
   26d3c:	ldr	r0, [fp, #-448]	; 0xfffffe40
   26d40:	str	r2, [fp, #-224]	; 0xffffff20
   26d44:	adc	r0, r0, r1
   26d48:	orr	r6, r0, lr
   26d4c:	str	r0, [fp, #-204]	; 0xffffff34
   26d50:	and	r6, r6, r5
   26d54:	and	r5, r0, lr
   26d58:	orr	lr, r6, r5
   26d5c:	lsl	r6, r0, #25
   26d60:	lsl	r5, r0, #30
   26d64:	orr	r6, r6, r2, lsr #7
   26d68:	orr	r5, r5, r2, lsr #2
   26d6c:	eor	r6, r5, r6
   26d70:	lsl	r5, r2, #4
   26d74:	orr	r5, r5, r0, lsr #28
   26d78:	eor	ip, r6, r5
   26d7c:	lsl	r6, r2, #25
   26d80:	lsl	r5, r2, #30
   26d84:	orr	r6, r6, r0, lsr #7
   26d88:	orr	r5, r5, r0, lsr #2
   26d8c:	eor	r5, r5, r6
   26d90:	lsr	r6, r2, #28
   26d94:	orr	r6, r6, r0, lsl #4
   26d98:	ldr	r0, [fp, #-216]	; 0xffffff28
   26d9c:	eor	r5, r5, r6
   26da0:	orr	r6, r2, r0
   26da4:	and	r9, r2, r0
   26da8:	ldr	r2, [fp, #-436]	; 0xfffffe4c
   26dac:	and	r6, r6, r3
   26db0:	orr	r6, r6, r9
   26db4:	adds	r9, r5, r6
   26db8:	adc	r0, ip, lr
   26dbc:	adds	sl, r8, sl
   26dc0:	ldr	lr, [fp, #-456]	; 0xfffffe38
   26dc4:	str	r0, [fp, #-448]	; 0xfffffe40
   26dc8:	ldr	r0, [fp, #-168]	; 0xffffff58
   26dcc:	lsr	r5, sl, #18
   26dd0:	adc	r8, r1, r0
   26dd4:	lsl	r0, sl, #14
   26dd8:	ldr	r1, [fp, #-440]	; 0xfffffe48
   26ddc:	lsl	r6, r8, #23
   26de0:	orr	r0, r0, r8, lsr #18
   26de4:	orr	r5, r5, r8, lsl #14
   26de8:	orr	r6, r6, sl, lsr #9
   26dec:	eor	r0, r0, r6
   26df0:	lsl	r6, sl, #18
   26df4:	orr	r6, r6, r8, lsr #14
   26df8:	eor	ip, r0, r6
   26dfc:	ldr	r0, [fp, #-260]	; 0xfffffefc
   26e00:	lsl	r6, sl, #23
   26e04:	orr	r6, r6, r8, lsr #9
   26e08:	eor	r6, r5, r6
   26e0c:	lsr	r5, sl, #14
   26e10:	eor	r0, r0, r1
   26e14:	orr	r5, r5, r8, lsl #18
   26e18:	and	r0, sl, r0
   26e1c:	eor	r0, r0, r1
   26e20:	ldr	r1, [fp, #-400]	; 0xfffffe70
   26e24:	eor	r6, r6, r5
   26e28:	eor	r5, r7, lr
   26e2c:	and	r5, r8, r5
   26e30:	eor	r5, r5, lr
   26e34:	adds	r4, r1, r4
   26e38:	ldr	r1, [fp, #-404]	; 0xfffffe6c
   26e3c:	adc	r3, r1, r2
   26e40:	adds	r0, r4, r0
   26e44:	ldr	r2, [fp, #-448]	; 0xfffffe40
   26e48:	ldr	r4, [fp, #-420]	; 0xfffffe5c
   26e4c:	adc	r3, r3, r5
   26e50:	adds	r0, r0, r6
   26e54:	movw	r6, #28272	; 0x6e70
   26e58:	movt	r6, #2574	; 0xa0e
   26e5c:	adc	r3, r3, ip
   26e60:	adds	r0, r0, r6
   26e64:	movw	r6, #10599	; 0x2967
   26e68:	movt	r6, #5161	; 0x1429
   26e6c:	adc	r5, r3, r6
   26e70:	ldr	r6, [fp, #-204]	; 0xffffff34
   26e74:	adds	r1, r9, r0
   26e78:	adc	r2, r2, r5
   26e7c:	str	r1, [fp, #-424]	; 0xfffffe58
   26e80:	str	r2, [fp, #-168]	; 0xffffff58
   26e84:	orr	r3, r2, r6
   26e88:	and	r3, r3, r4
   26e8c:	and	r4, r2, r6
   26e90:	lsl	r6, r1, #30
   26e94:	orr	ip, r3, r4
   26e98:	lsl	r4, r2, #25
   26e9c:	lsl	r3, r2, #30
   26ea0:	orr	r6, r6, r2, lsr #2
   26ea4:	orr	r4, r4, r1, lsr #7
   26ea8:	orr	r3, r3, r1, lsr #2
   26eac:	eor	r3, r3, r4
   26eb0:	lsl	r4, r1, #4
   26eb4:	orr	r4, r4, r2, lsr #28
   26eb8:	eor	r9, r3, r4
   26ebc:	lsl	r4, r1, #25
   26ec0:	ldr	r3, [fp, #-216]	; 0xffffff28
   26ec4:	orr	r4, r4, r2, lsr #7
   26ec8:	eor	r4, r6, r4
   26ecc:	lsr	r6, r1, #28
   26ed0:	orr	r6, r6, r2, lsl #4
   26ed4:	ldr	r2, [fp, #-224]	; 0xffffff20
   26ed8:	eor	r4, r4, r6
   26edc:	orr	r6, r1, r2
   26ee0:	and	r6, r6, r3
   26ee4:	and	r3, r1, r2
   26ee8:	ldr	r1, [fp, #-220]	; 0xffffff24
   26eec:	orr	r3, r6, r3
   26ef0:	adds	r2, r4, r3
   26ef4:	adc	r3, r9, ip
   26ef8:	adds	r1, r0, r1
   26efc:	ldr	r0, [fp, #-212]	; 0xffffff2c
   26f00:	lsr	r6, r1, #18
   26f04:	str	r1, [fp, #-436]	; 0xfffffe4c
   26f08:	adc	ip, r5, r0
   26f0c:	lsl	r0, r1, #14
   26f10:	lsl	r5, ip, #23
   26f14:	orr	r0, r0, ip, lsr #18
   26f18:	orr	r6, r6, ip, lsl #14
   26f1c:	orr	r5, r5, r1, lsr #9
   26f20:	eor	r0, r0, r5
   26f24:	lsl	r5, r1, #18
   26f28:	orr	r5, r5, ip, lsr #14
   26f2c:	eor	r9, r0, r5
   26f30:	ldr	r0, [fp, #-260]	; 0xfffffefc
   26f34:	lsl	r5, r1, #23
   26f38:	orr	r5, r5, ip, lsr #9
   26f3c:	eor	r5, r6, r5
   26f40:	lsr	r6, r1, #14
   26f44:	eor	r4, sl, r0
   26f48:	orr	r6, r6, ip, lsl #18
   26f4c:	and	r4, r1, r4
   26f50:	ldr	r1, [fp, #-440]	; 0xfffffe48
   26f54:	eor	r4, r4, r0
   26f58:	ldr	r0, [sp, #332]	; 0x14c
   26f5c:	eor	r5, r5, r6
   26f60:	eor	r6, r8, r7
   26f64:	and	r6, ip, r6
   26f68:	eor	r6, r6, r7
   26f6c:	adds	r0, r0, r1
   26f70:	ldr	r1, [sp, #328]	; 0x148
   26f74:	adc	lr, r1, lr
   26f78:	adds	r0, r0, r4
   26f7c:	ldr	r4, [fp, #-204]	; 0xffffff34
   26f80:	adc	r6, lr, r6
   26f84:	adds	r0, r0, r5
   26f88:	movw	r5, #12284	; 0x2ffc
   26f8c:	ldr	lr, [fp, #-168]	; 0xffffff58
   26f90:	movt	r5, #18130	; 0x46d2
   26f94:	adc	r6, r6, r9
   26f98:	adds	r0, r0, r5
   26f9c:	movw	r5, #2693	; 0xa85
   26fa0:	movt	r5, #10167	; 0x27b7
   26fa4:	adc	r6, r6, r5
   26fa8:	adds	r1, r2, r0
   26fac:	adc	r2, r3, r6
   26fb0:	str	r1, [fp, #-220]	; 0xffffff24
   26fb4:	orr	r5, r2, lr
   26fb8:	str	r2, [fp, #-212]	; 0xffffff2c
   26fbc:	and	r5, r5, r4
   26fc0:	and	r4, r2, lr
   26fc4:	orr	r3, r5, r4
   26fc8:	lsl	r4, r2, #25
   26fcc:	lsl	r5, r2, #30
   26fd0:	orr	r4, r4, r1, lsr #7
   26fd4:	orr	r5, r5, r1, lsr #2
   26fd8:	str	r3, [fp, #-400]	; 0xfffffe70
   26fdc:	ldr	r3, [fp, #-224]	; 0xffffff20
   26fe0:	eor	r4, r5, r4
   26fe4:	lsl	r5, r1, #4
   26fe8:	orr	r5, r5, r2, lsr #28
   26fec:	eor	r9, r4, r5
   26ff0:	lsl	r4, r1, #25
   26ff4:	lsl	r5, r1, #30
   26ff8:	orr	r4, r4, r2, lsr #7
   26ffc:	orr	r5, r5, r2, lsr #2
   27000:	eor	r4, r5, r4
   27004:	lsr	r5, r1, #28
   27008:	orr	r5, r5, r2, lsl #4
   2700c:	ldr	r2, [fp, #-424]	; 0xfffffe58
   27010:	eor	r4, r4, r5
   27014:	orr	r5, r1, r2
   27018:	and	lr, r1, r2
   2701c:	and	r5, r5, r3
   27020:	mov	r3, r2
   27024:	orr	r5, r5, lr
   27028:	adds	r1, r4, r5
   2702c:	str	r1, [fp, #-404]	; 0xfffffe6c
   27030:	ldr	r1, [fp, #-400]	; 0xfffffe70
   27034:	adc	r1, r9, r1
   27038:	str	r1, [fp, #-440]	; 0xfffffe48
   2703c:	ldr	r1, [fp, #-256]	; 0xffffff00
   27040:	adds	r1, r0, r1
   27044:	ldr	r0, [fp, #-208]	; 0xffffff30
   27048:	lsl	r5, r1, #14
   2704c:	lsr	r4, r1, #18
   27050:	str	r1, [fp, #-400]	; 0xfffffe70
   27054:	adc	lr, r6, r0
   27058:	ldr	r0, [fp, #-436]	; 0xfffffe4c
   2705c:	lsl	r6, lr, #23
   27060:	orr	r5, r5, lr, lsr #18
   27064:	orr	r4, r4, lr, lsl #14
   27068:	orr	r6, r6, r1, lsr #9
   2706c:	eor	r5, r5, r6
   27070:	lsl	r6, r1, #18
   27074:	orr	r6, r6, lr, lsr #14
   27078:	eor	r9, r5, r6
   2707c:	lsl	r6, r1, #23
   27080:	eor	r5, r0, sl
   27084:	ldr	r0, [sp, #340]	; 0x154
   27088:	orr	r6, r6, lr, lsr #9
   2708c:	and	r5, r1, r5
   27090:	eor	r5, r5, sl
   27094:	eor	r4, r4, r6
   27098:	lsr	r6, r1, #14
   2709c:	ldr	r1, [fp, #-260]	; 0xfffffefc
   270a0:	orr	r6, r6, lr, lsl #18
   270a4:	eor	r4, r4, r6
   270a8:	eor	r6, ip, r8
   270ac:	adds	r2, r0, r1
   270b0:	ldr	r0, [sp, #336]	; 0x150
   270b4:	and	r6, lr, r6
   270b8:	ldr	r1, [fp, #-440]	; 0xfffffe48
   270bc:	eor	r6, r6, r8
   270c0:	adc	r7, r0, r7
   270c4:	movw	r0, #51494	; 0xc926
   270c8:	adds	r2, r2, r5
   270cc:	movt	r0, #23590	; 0x5c26
   270d0:	adc	r5, r7, r6
   270d4:	adds	r2, r2, r4
   270d8:	ldr	r7, [fp, #-212]	; 0xffffff2c
   270dc:	ldr	r6, [fp, #-168]	; 0xffffff58
   270e0:	adc	r4, r5, r9
   270e4:	adds	r2, r2, r0
   270e8:	movw	r0, #8504	; 0x2138
   270ec:	movt	r0, #11803	; 0x2e1b
   270f0:	adc	r4, r4, r0
   270f4:	ldr	r0, [fp, #-404]	; 0xfffffe6c
   270f8:	adds	r0, r0, r2
   270fc:	adc	r1, r1, r4
   27100:	str	r0, [fp, #-256]	; 0xffffff00
   27104:	orr	r5, r1, r7
   27108:	str	r1, [fp, #-404]	; 0xfffffe6c
   2710c:	and	r5, r5, r6
   27110:	and	r6, r1, r7
   27114:	lsl	r7, r1, #30
   27118:	orr	r5, r5, r6
   2711c:	lsl	r6, r1, #25
   27120:	orr	r7, r7, r0, lsr #2
   27124:	orr	r6, r6, r0, lsr #7
   27128:	str	r5, [fp, #-208]	; 0xffffff30
   2712c:	lsl	r5, r0, #30
   27130:	orr	r5, r5, r1, lsr #2
   27134:	eor	r6, r7, r6
   27138:	lsl	r7, r0, #4
   2713c:	orr	r7, r7, r1, lsr #28
   27140:	eor	r6, r6, r7
   27144:	lsl	r7, r0, #25
   27148:	orr	r7, r7, r1, lsr #7
   2714c:	eor	r5, r5, r7
   27150:	lsr	r7, r0, #28
   27154:	orr	r7, r7, r1, lsl #4
   27158:	ldr	r1, [fp, #-220]	; 0xffffff24
   2715c:	eor	r5, r5, r7
   27160:	orr	r7, r0, r1
   27164:	and	r9, r0, r1
   27168:	and	r7, r7, r3
   2716c:	ldr	r3, [fp, #-436]	; 0xfffffe4c
   27170:	orr	r7, r7, r9
   27174:	adds	r0, r5, r7
   27178:	str	r0, [fp, #-260]	; 0xfffffefc
   2717c:	ldr	r0, [fp, #-208]	; 0xffffff30
   27180:	adc	r0, r6, r0
   27184:	str	r0, [fp, #-440]	; 0xfffffe48
   27188:	ldr	r0, [fp, #-216]	; 0xffffff28
   2718c:	adds	r1, r2, r0
   27190:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   27194:	ldr	r2, [fp, #-400]	; 0xfffffe70
   27198:	lsl	r5, r1, #14
   2719c:	lsr	r7, r1, #18
   271a0:	str	r1, [fp, #-208]	; 0xffffff30
   271a4:	adc	r4, r4, r0
   271a8:	eor	r9, r2, r3
   271ac:	lsl	r6, r4, #23
   271b0:	orr	r5, r5, r4, lsr #18
   271b4:	orr	r7, r7, r4, lsl #14
   271b8:	orr	r6, r6, r1, lsr #9
   271bc:	eor	r5, r5, r6
   271c0:	lsl	r6, r1, #18
   271c4:	orr	r6, r6, r4, lsr #14
   271c8:	eor	r0, r5, r6
   271cc:	lsl	r6, r1, #23
   271d0:	and	r5, r1, r9
   271d4:	orr	r6, r6, r4, lsr #9
   271d8:	eor	r9, r5, r3
   271dc:	eor	r6, r7, r6
   271e0:	lsr	r7, r1, #14
   271e4:	ldr	r1, [fp, #-444]	; 0xfffffe44
   271e8:	orr	r7, r7, r4, lsl #18
   271ec:	eor	r6, r6, r7
   271f0:	eor	r7, lr, ip
   271f4:	adds	r5, r1, sl
   271f8:	ldr	r1, [fp, #-200]	; 0xffffff38
   271fc:	and	r7, r4, r7
   27200:	ldr	sl, [fp, #-404]	; 0xfffffe6c
   27204:	eor	r7, r7, ip
   27208:	adc	r1, r1, r8
   2720c:	adds	r5, r5, r9
   27210:	adc	r1, r1, r7
   27214:	adds	r5, r5, r6
   27218:	ldr	r7, [fp, #-212]	; 0xffffff2c
   2721c:	adc	r1, r1, r0
   27220:	movw	r0, #10989	; 0x2aed
   27224:	movt	r0, #23236	; 0x5ac4
   27228:	adds	r5, r5, r0
   2722c:	movw	r0, #28156	; 0x6dfc
   27230:	movt	r0, #19756	; 0x4d2c
   27234:	adc	r6, r1, r0
   27238:	ldr	r0, [fp, #-260]	; 0xfffffefc
   2723c:	adds	r2, r0, r5
   27240:	ldr	r0, [fp, #-440]	; 0xfffffe48
   27244:	lsl	r8, r2, #30
   27248:	str	r2, [fp, #-216]	; 0xffffff28
   2724c:	adc	r0, r0, r6
   27250:	orr	r1, r0, sl
   27254:	str	r0, [fp, #-200]	; 0xffffff38
   27258:	and	r1, r1, r7
   2725c:	and	r7, r0, sl
   27260:	orr	r1, r1, r7
   27264:	lsl	r7, r0, #25
   27268:	str	r1, [fp, #-260]	; 0xfffffefc
   2726c:	lsl	r1, r0, #30
   27270:	orr	r7, r7, r2, lsr #7
   27274:	orr	r1, r1, r2, lsr #2
   27278:	eor	r1, r1, r7
   2727c:	lsl	r7, r2, #4
   27280:	orr	r7, r7, r0, lsr #28
   27284:	eor	r9, r1, r7
   27288:	lsl	r7, r2, #25
   2728c:	orr	r1, r8, r0, lsr #2
   27290:	orr	r7, r7, r0, lsr #7
   27294:	eor	r1, r1, r7
   27298:	lsr	r7, r2, #28
   2729c:	orr	r7, r7, r0, lsl #4
   272a0:	ldr	r0, [fp, #-220]	; 0xffffff24
   272a4:	eor	r8, r1, r7
   272a8:	ldr	r1, [fp, #-256]	; 0xffffff00
   272ac:	orr	r7, r2, r1
   272b0:	and	r7, r7, r0
   272b4:	and	r0, r2, r1
   272b8:	ldr	r1, [fp, #-400]	; 0xfffffe70
   272bc:	orr	r0, r7, r0
   272c0:	adds	r2, r8, r0
   272c4:	ldr	r0, [fp, #-260]	; 0xfffffefc
   272c8:	adc	r0, r9, r0
   272cc:	str	r0, [fp, #-260]	; 0xfffffefc
   272d0:	ldr	r0, [fp, #-224]	; 0xffffff20
   272d4:	adds	r8, r5, r0
   272d8:	ldr	r0, [fp, #-204]	; 0xffffff34
   272dc:	lsr	r7, r8, #18
   272e0:	adc	r5, r6, r0
   272e4:	lsl	r0, r8, #14
   272e8:	lsl	r6, r5, #23
   272ec:	orr	r0, r0, r5, lsr #18
   272f0:	orr	r7, r7, r5, lsl #14
   272f4:	orr	r6, r6, r8, lsr #9
   272f8:	eor	r0, r0, r6
   272fc:	lsl	r6, r8, #18
   27300:	orr	r6, r6, r5, lsr #14
   27304:	eor	r9, r0, r6
   27308:	ldr	r0, [fp, #-208]	; 0xffffff30
   2730c:	lsl	r6, r8, #23
   27310:	orr	r6, r6, r5, lsr #9
   27314:	eor	r6, r7, r6
   27318:	lsr	r7, r8, #14
   2731c:	eor	r0, r0, r1
   27320:	orr	r7, r7, r5, lsl #18
   27324:	and	r0, r8, r0
   27328:	eor	r0, r0, r1
   2732c:	ldr	r1, [fp, #-376]	; 0xfffffe88
   27330:	eor	r6, r6, r7
   27334:	eor	r7, r4, lr
   27338:	and	r7, r5, r7
   2733c:	eor	r7, r7, lr
   27340:	adds	r3, r1, r3
   27344:	ldr	r1, [fp, #-380]	; 0xfffffe84
   27348:	adc	ip, r1, ip
   2734c:	adds	r0, r3, r0
   27350:	ldr	r1, [fp, #-260]	; 0xfffffefc
   27354:	adc	r3, ip, r7
   27358:	movw	r7, #46047	; 0xb3df
   2735c:	adds	r0, r0, r6
   27360:	movt	r7, #40341	; 0x9d95
   27364:	adc	r3, r3, r9
   27368:	adds	r0, r0, r7
   2736c:	movw	r7, #3347	; 0xd13
   27370:	movt	r7, #21304	; 0x5338
   27374:	adc	r6, r3, r7
   27378:	ldr	r7, [fp, #-200]	; 0xffffff38
   2737c:	adds	r2, r2, r0
   27380:	adc	r1, r1, r6
   27384:	str	r2, [fp, #-224]	; 0xffffff20
   27388:	str	r1, [fp, #-204]	; 0xffffff34
   2738c:	orr	r3, r1, r7
   27390:	and	r7, r1, r7
   27394:	and	r3, r3, sl
   27398:	orr	ip, r3, r7
   2739c:	lsl	r7, r1, #25
   273a0:	lsl	r3, r1, #30
   273a4:	orr	r7, r7, r2, lsr #7
   273a8:	orr	r3, r3, r2, lsr #2
   273ac:	eor	r3, r3, r7
   273b0:	lsl	r7, r2, #4
   273b4:	orr	r7, r7, r1, lsr #28
   273b8:	eor	r9, r3, r7
   273bc:	lsl	r7, r2, #25
   273c0:	lsl	r3, r2, #30
   273c4:	orr	r7, r7, r1, lsr #7
   273c8:	orr	r3, r3, r1, lsr #2
   273cc:	eor	r3, r3, r7
   273d0:	lsr	r7, r2, #28
   273d4:	orr	r7, r7, r1, lsl #4
   273d8:	ldr	r1, [fp, #-256]	; 0xffffff00
   273dc:	eor	sl, r3, r7
   273e0:	ldr	r3, [fp, #-216]	; 0xffffff28
   273e4:	orr	r7, r2, r3
   273e8:	and	r7, r7, r1
   273ec:	and	r1, r2, r3
   273f0:	orr	r1, r7, r1
   273f4:	adds	r3, sl, r1
   273f8:	adc	r1, r9, ip
   273fc:	str	r1, [fp, #-380]	; 0xfffffe84
   27400:	ldr	r1, [fp, #-424]	; 0xfffffe58
   27404:	adds	r1, r0, r1
   27408:	ldr	r0, [fp, #-168]	; 0xffffff58
   2740c:	lsr	r7, r1, #18
   27410:	mov	r2, r1
   27414:	str	r1, [fp, #-376]	; 0xfffffe88
   27418:	adc	ip, r6, r0
   2741c:	lsl	r0, r1, #14
   27420:	lsl	r6, ip, #23
   27424:	orr	r0, r0, ip, lsr #18
   27428:	orr	r7, r7, ip, lsl #14
   2742c:	orr	r6, r6, r1, lsr #9
   27430:	eor	r0, r0, r6
   27434:	lsl	r6, r1, #18
   27438:	orr	r6, r6, ip, lsr #14
   2743c:	eor	r9, r0, r6
   27440:	ldr	r0, [fp, #-208]	; 0xffffff30
   27444:	lsl	r6, r1, #23
   27448:	orr	r6, r6, ip, lsr #9
   2744c:	eor	r6, r7, r6
   27450:	lsr	r7, r1, #14
   27454:	eor	r1, r8, r0
   27458:	orr	r7, r7, ip, lsl #18
   2745c:	and	r1, r2, r1
   27460:	ldr	r2, [fp, #-400]	; 0xfffffe70
   27464:	eor	r1, r1, r0
   27468:	ldr	r0, [fp, #-428]	; 0xfffffe54
   2746c:	eor	r6, r6, r7
   27470:	eor	r7, r5, r4
   27474:	and	r7, ip, r7
   27478:	eor	r7, r7, r4
   2747c:	adds	r0, r0, r2
   27480:	ldr	r2, [fp, #-432]	; 0xfffffe50
   27484:	adc	lr, r2, lr
   27488:	adds	r0, r0, r1
   2748c:	adc	r1, lr, r7
   27490:	movw	r7, #25566	; 0x63de
   27494:	adds	r0, r0, r6
   27498:	ldr	r6, [fp, #-204]	; 0xffffff34
   2749c:	movt	r7, #35759	; 0x8baf
   274a0:	adc	r1, r1, r9
   274a4:	adds	sl, r0, r7
   274a8:	movw	r7, #29524	; 0x7354
   274ac:	ldr	r0, [fp, #-380]	; 0xfffffe84
   274b0:	movt	r7, #25866	; 0x650a
   274b4:	adc	r1, r1, r7
   274b8:	adds	r2, r3, sl
   274bc:	ldr	r3, [fp, #-200]	; 0xffffff38
   274c0:	adc	r0, r0, r1
   274c4:	str	r2, [fp, #-260]	; 0xfffffefc
   274c8:	orr	r7, r0, r6
   274cc:	and	r6, r0, r6
   274d0:	str	r0, [fp, #-168]	; 0xffffff58
   274d4:	and	r7, r7, r3
   274d8:	orr	r3, r7, r6
   274dc:	lsl	r6, r0, #25
   274e0:	lsl	r7, r0, #30
   274e4:	orr	r6, r6, r2, lsr #7
   274e8:	orr	r7, r7, r2, lsr #2
   274ec:	str	r3, [fp, #-400]	; 0xfffffe70
   274f0:	ldr	r3, [fp, #-216]	; 0xffffff28
   274f4:	eor	r6, r7, r6
   274f8:	lsl	r7, r2, #4
   274fc:	orr	r7, r7, r0, lsr #28
   27500:	eor	r9, r6, r7
   27504:	lsl	r7, r2, #25
   27508:	lsl	r6, r2, #30
   2750c:	orr	r7, r7, r0, lsr #7
   27510:	orr	r6, r6, r0, lsr #2
   27514:	eor	r6, r6, r7
   27518:	lsr	r7, r2, #28
   2751c:	orr	r7, r7, r0, lsl #4
   27520:	ldr	r0, [fp, #-224]	; 0xffffff20
   27524:	eor	r6, r6, r7
   27528:	orr	r7, r2, r0
   2752c:	and	lr, r2, r0
   27530:	ldr	r2, [fp, #-208]	; 0xffffff30
   27534:	and	r7, r7, r3
   27538:	orr	r7, r7, lr
   2753c:	adds	r0, r6, r7
   27540:	str	r0, [fp, #-380]	; 0xfffffe84
   27544:	ldr	r0, [fp, #-400]	; 0xfffffe70
   27548:	adc	r0, r9, r0
   2754c:	str	r0, [fp, #-400]	; 0xfffffe70
   27550:	ldr	r0, [fp, #-220]	; 0xffffff24
   27554:	adds	sl, sl, r0
   27558:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2755c:	lsr	r7, sl, #18
   27560:	adc	lr, r1, r0
   27564:	lsl	r1, sl, #14
   27568:	ldr	r0, [fp, #-376]	; 0xfffffe88
   2756c:	lsl	r6, lr, #23
   27570:	orr	r1, r1, lr, lsr #18
   27574:	orr	r7, r7, lr, lsl #14
   27578:	orr	r6, r6, sl, lsr #9
   2757c:	eor	r1, r1, r6
   27580:	lsl	r6, sl, #18
   27584:	orr	r6, r6, lr, lsr #14
   27588:	eor	r9, r1, r6
   2758c:	eor	r1, r0, r8
   27590:	ldr	r0, [fp, #-360]	; 0xfffffe98
   27594:	lsl	r6, sl, #23
   27598:	orr	r6, r6, lr, lsr #9
   2759c:	and	r1, sl, r1
   275a0:	eor	r1, r1, r8
   275a4:	eor	r6, r7, r6
   275a8:	lsr	r7, sl, #14
   275ac:	adds	r2, r0, r2
   275b0:	ldr	r0, [fp, #-364]	; 0xfffffe94
   275b4:	orr	r7, r7, lr, lsl #18
   275b8:	eor	r6, r6, r7
   275bc:	eor	r7, ip, r5
   275c0:	and	r7, lr, r7
   275c4:	adc	r4, r0, r4
   275c8:	movw	r0, #45736	; 0xb2a8
   275cc:	eor	r7, r7, r5
   275d0:	adds	r1, r2, r1
   275d4:	movt	r0, #15479	; 0x3c77
   275d8:	adc	r2, r4, r7
   275dc:	adds	r1, r1, r6
   275e0:	ldr	r6, [fp, #-168]	; 0xffffff58
   275e4:	adc	r2, r2, r9
   275e8:	adds	r3, r1, r0
   275ec:	movw	r0, #2747	; 0xabb
   275f0:	ldr	r1, [fp, #-204]	; 0xffffff34
   275f4:	movt	r0, #30314	; 0x766a
   275f8:	adc	r2, r2, r0
   275fc:	ldr	r0, [fp, #-380]	; 0xfffffe84
   27600:	adds	r9, r0, r3
   27604:	ldr	r0, [fp, #-400]	; 0xfffffe70
   27608:	str	r9, [fp, #-212]	; 0xffffff2c
   2760c:	adc	r0, r0, r2
   27610:	orr	r4, r0, r6
   27614:	and	r6, r0, r6
   27618:	lsl	r7, r0, #30
   2761c:	str	r0, [fp, #-208]	; 0xffffff30
   27620:	and	r4, r4, r1
   27624:	orr	r7, r7, r9, lsr #2
   27628:	orr	r1, r4, r6
   2762c:	lsl	r6, r0, #25
   27630:	lsl	r4, r9, #30
   27634:	orr	r6, r6, r9, lsr #7
   27638:	str	r1, [fp, #-360]	; 0xfffffe98
   2763c:	orr	r4, r4, r0, lsr #2
   27640:	eor	r6, r7, r6
   27644:	lsl	r7, r9, #4
   27648:	orr	r7, r7, r0, lsr #28
   2764c:	eor	r1, r6, r7
   27650:	lsl	r7, r9, #25
   27654:	ldr	r6, [fp, #-224]	; 0xffffff20
   27658:	orr	r7, r7, r0, lsr #7
   2765c:	str	r1, [fp, #-364]	; 0xfffffe94
   27660:	ldr	r1, [fp, #-260]	; 0xfffffefc
   27664:	eor	r4, r4, r7
   27668:	lsr	r7, r9, #28
   2766c:	orr	r7, r7, r0, lsl #4
   27670:	eor	r4, r4, r7
   27674:	orr	r7, r9, r1
   27678:	and	r9, r9, r1
   2767c:	ldr	r1, [fp, #-364]	; 0xfffffe94
   27680:	and	r7, r7, r6
   27684:	orr	r7, r7, r9
   27688:	adds	r0, r4, r7
   2768c:	str	r0, [fp, #-220]	; 0xffffff24
   27690:	ldr	r0, [fp, #-360]	; 0xfffffe98
   27694:	adc	r0, r1, r0
   27698:	str	r0, [fp, #-364]	; 0xfffffe94
   2769c:	ldr	r0, [fp, #-256]	; 0xffffff00
   276a0:	adds	r3, r3, r0
   276a4:	ldr	r0, [fp, #-404]	; 0xfffffe6c
   276a8:	lsl	r1, r3, #14
   276ac:	lsr	r7, r3, #18
   276b0:	mov	r4, r3
   276b4:	str	r3, [fp, #-360]	; 0xfffffe98
   276b8:	adc	r0, r2, r0
   276bc:	ldr	r2, [fp, #-364]	; 0xfffffe94
   276c0:	lsl	r6, r0, #23
   276c4:	orr	r1, r1, r0, lsr #18
   276c8:	orr	r7, r7, r0, lsl #14
   276cc:	str	r0, [fp, #-256]	; 0xffffff00
   276d0:	orr	r6, r6, r3, lsr #9
   276d4:	eor	r1, r1, r6
   276d8:	lsl	r6, r3, #18
   276dc:	orr	r6, r6, r0, lsr #14
   276e0:	eor	r9, r1, r6
   276e4:	lsl	r6, r3, #23
   276e8:	orr	r6, r6, r0, lsr #9
   276ec:	eor	r6, r7, r6
   276f0:	lsr	r7, r3, #14
   276f4:	orr	r7, r7, r0, lsl #18
   276f8:	eor	r6, r6, r7
   276fc:	eor	r7, lr, ip
   27700:	and	r7, r0, r7
   27704:	ldr	r0, [fp, #-376]	; 0xfffffe88
   27708:	eor	r7, r7, ip
   2770c:	eor	r1, sl, r0
   27710:	and	r1, r3, r1
   27714:	ldr	r3, [fp, #-168]	; 0xffffff58
   27718:	eor	r1, r1, r0
   2771c:	ldr	r0, [fp, #-408]	; 0xfffffe68
   27720:	adds	r8, r0, r8
   27724:	ldr	r0, [fp, #-196]	; 0xffffff3c
   27728:	adc	r5, r0, r5
   2772c:	movw	r0, #44774	; 0xaee6
   27730:	adds	r1, r8, r1
   27734:	movt	r0, #18413	; 0x47ed
   27738:	adc	r5, r5, r7
   2773c:	adds	r1, r1, r6
   27740:	ldr	r7, [fp, #-208]	; 0xffffff30
   27744:	adc	r5, r5, r9
   27748:	adds	r1, r1, r0
   2774c:	movw	r0, #51502	; 0xc92e
   27750:	movt	r0, #33218	; 0x81c2
   27754:	adc	r5, r5, r0
   27758:	ldr	r0, [fp, #-220]	; 0xffffff24
   2775c:	adds	r0, r0, r1
   27760:	adc	r2, r2, r5
   27764:	str	r0, [fp, #-220]	; 0xffffff24
   27768:	orr	r6, r2, r7
   2776c:	and	r7, r2, r7
   27770:	str	r2, [fp, #-196]	; 0xffffff3c
   27774:	and	r6, r6, r3
   27778:	orr	r3, r6, r7
   2777c:	lsl	r7, r2, #25
   27780:	lsl	r6, r2, #30
   27784:	orr	r7, r7, r0, lsr #7
   27788:	orr	r6, r6, r0, lsr #2
   2778c:	str	r3, [fp, #-380]	; 0xfffffe84
   27790:	ldr	r3, [fp, #-260]	; 0xfffffefc
   27794:	eor	r6, r6, r7
   27798:	lsl	r7, r0, #4
   2779c:	orr	r7, r7, r2, lsr #28
   277a0:	eor	r9, r6, r7
   277a4:	lsl	r7, r0, #25
   277a8:	lsl	r6, r0, #30
   277ac:	orr	r7, r7, r2, lsr #7
   277b0:	orr	r6, r6, r2, lsr #2
   277b4:	eor	r6, r6, r7
   277b8:	lsr	r7, r0, #28
   277bc:	orr	r7, r7, r2, lsl #4
   277c0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   277c4:	eor	r6, r6, r7
   277c8:	orr	r7, r0, r2
   277cc:	and	r8, r0, r2
   277d0:	ldr	r2, [fp, #-344]	; 0xfffffea8
   277d4:	and	r7, r7, r3
   277d8:	ldr	r3, [fp, #-376]	; 0xfffffe88
   277dc:	orr	r7, r7, r8
   277e0:	adds	r0, r6, r7
   277e4:	str	r0, [fp, #-364]	; 0xfffffe94
   277e8:	ldr	r0, [fp, #-380]	; 0xfffffe84
   277ec:	adc	r0, r9, r0
   277f0:	str	r0, [fp, #-380]	; 0xfffffe84
   277f4:	ldr	r0, [fp, #-216]	; 0xffffff28
   277f8:	adds	r8, r1, r0
   277fc:	ldr	r0, [fp, #-200]	; 0xffffff38
   27800:	lsl	r6, r8, #14
   27804:	adc	r5, r5, r0
   27808:	ldr	r0, [fp, #-256]	; 0xffffff00
   2780c:	adds	r3, r2, r3
   27810:	ldr	r2, [fp, #-348]	; 0xfffffea4
   27814:	lsl	r7, r5, #23
   27818:	orr	r6, r6, r5, lsr #18
   2781c:	orr	r7, r7, r8, lsr #9
   27820:	eor	r6, r6, r7
   27824:	lsl	r7, r8, #18
   27828:	orr	r7, r7, r5, lsr #14
   2782c:	eor	r1, r6, r7
   27830:	lsl	r7, r8, #23
   27834:	lsr	r6, r8, #18
   27838:	orr	r7, r7, r5, lsr #9
   2783c:	orr	r6, r6, r5, lsl #14
   27840:	eor	r6, r6, r7
   27844:	lsr	r7, r8, #14
   27848:	orr	r7, r7, r5, lsl #18
   2784c:	eor	r9, r6, r7
   27850:	eor	r7, r0, lr
   27854:	eor	r0, r4, sl
   27858:	adc	r6, r2, ip
   2785c:	ldr	ip, [fp, #-196]	; 0xffffff3c
   27860:	ldr	r4, [fp, #-212]	; 0xffffff2c
   27864:	and	r0, r8, r0
   27868:	and	r7, r5, r7
   2786c:	eor	r0, r0, sl
   27870:	eor	r7, r7, lr
   27874:	adds	r0, r3, r0
   27878:	adc	r3, r6, r7
   2787c:	adds	r0, r0, r9
   27880:	ldr	r6, [fp, #-208]	; 0xffffff30
   27884:	adc	r3, r3, r1
   27888:	movw	r1, #13627	; 0x353b
   2788c:	movt	r1, #5250	; 0x1482
   27890:	adds	r0, r0, r1
   27894:	movw	r1, #11397	; 0x2c85
   27898:	movt	r1, #37490	; 0x9272
   2789c:	adc	r7, r3, r1
   278a0:	ldr	r1, [fp, #-364]	; 0xfffffe94
   278a4:	adds	r2, r1, r0
   278a8:	ldr	r1, [fp, #-380]	; 0xfffffe84
   278ac:	str	r2, [fp, #-216]	; 0xffffff28
   278b0:	adc	r1, r1, r7
   278b4:	orr	r3, r1, ip
   278b8:	str	r1, [fp, #-200]	; 0xffffff38
   278bc:	and	r3, r3, r6
   278c0:	and	r6, r1, ip
   278c4:	orr	r3, r3, r6
   278c8:	lsl	r6, r1, #25
   278cc:	str	r3, [fp, #-344]	; 0xfffffea8
   278d0:	lsl	r3, r1, #30
   278d4:	orr	r6, r6, r2, lsr #7
   278d8:	orr	r3, r3, r2, lsr #2
   278dc:	eor	r3, r3, r6
   278e0:	lsl	r6, r2, #4
   278e4:	orr	r6, r6, r1, lsr #28
   278e8:	eor	r9, r3, r6
   278ec:	lsl	r6, r2, #25
   278f0:	lsl	r3, r2, #30
   278f4:	orr	r6, r6, r1, lsr #7
   278f8:	orr	r3, r3, r1, lsr #2
   278fc:	eor	r3, r3, r6
   27900:	lsr	r6, r2, #28
   27904:	orr	r6, r6, r1, lsl #4
   27908:	ldr	r1, [fp, #-220]	; 0xffffff24
   2790c:	eor	r3, r3, r6
   27910:	orr	r6, r2, r1
   27914:	and	ip, r2, r1
   27918:	ldr	r1, [fp, #-344]	; 0xfffffea8
   2791c:	and	r6, r6, r4
   27920:	ldr	r4, [fp, #-360]	; 0xfffffe98
   27924:	orr	r6, r6, ip
   27928:	adds	r3, r3, r6
   2792c:	adc	r9, r9, r1
   27930:	ldr	r1, [fp, #-224]	; 0xffffff20
   27934:	adds	r2, r0, r1
   27938:	ldr	r0, [fp, #-204]	; 0xffffff34
   2793c:	str	r2, [fp, #-344]	; 0xfffffea8
   27940:	adc	ip, r7, r0
   27944:	lsl	r0, r2, #14
   27948:	lsr	r7, r2, #18
   2794c:	lsl	r6, ip, #23
   27950:	orr	r0, r0, ip, lsr #18
   27954:	orr	r7, r7, ip, lsl #14
   27958:	orr	r6, r6, r2, lsr #9
   2795c:	eor	r0, r0, r6
   27960:	lsl	r6, r2, #18
   27964:	orr	r6, r6, ip, lsr #14
   27968:	eor	r1, r0, r6
   2796c:	lsl	r6, r2, #23
   27970:	ldr	r0, [fp, #-256]	; 0xffffff00
   27974:	orr	r6, r6, ip, lsr #9
   27978:	eor	r6, r7, r6
   2797c:	lsr	r7, r2, #14
   27980:	orr	r7, r7, ip, lsl #18
   27984:	eor	r6, r6, r7
   27988:	eor	r7, r5, r0
   2798c:	and	r7, ip, r7
   27990:	eor	r7, r7, r0
   27994:	eor	r0, r8, r4
   27998:	and	r0, r2, r0
   2799c:	ldr	r2, [fp, #-192]	; 0xffffff40
   279a0:	eor	r0, r0, r4
   279a4:	adds	sl, r2, sl
   279a8:	ldr	r2, [fp, #-188]	; 0xffffff44
   279ac:	adc	lr, r2, lr
   279b0:	adds	r0, sl, r0
   279b4:	adc	r7, lr, r7
   279b8:	adds	r0, r0, r6
   279bc:	adc	r7, r7, r1
   279c0:	movw	r1, #868	; 0x364
   279c4:	movt	r1, #19697	; 0x4cf1
   279c8:	adds	sl, r0, r1
   279cc:	movw	r1, #59553	; 0xe8a1
   279d0:	movt	r1, #41663	; 0xa2bf
   279d4:	adc	r6, r7, r1
   279d8:	adds	r0, r3, sl
   279dc:	ldr	r3, [fp, #-200]	; 0xffffff38
   279e0:	ldr	r1, [fp, #-196]	; 0xffffff3c
   279e4:	adc	r2, r9, r6
   279e8:	lsl	lr, r0, #30
   279ec:	str	r0, [fp, #-188]	; 0xffffff44
   279f0:	orr	r7, r2, r3
   279f4:	and	r7, r7, r1
   279f8:	and	r1, r2, r3
   279fc:	ldr	r3, [fp, #-216]	; 0xffffff28
   27a00:	orr	r1, r7, r1
   27a04:	lsl	r7, r2, #25
   27a08:	str	r1, [fp, #-204]	; 0xffffff34
   27a0c:	lsl	r1, r2, #30
   27a10:	orr	r7, r7, r0, lsr #7
   27a14:	orr	r1, r1, r0, lsr #2
   27a18:	eor	r1, r1, r7
   27a1c:	lsl	r7, r0, #4
   27a20:	orr	r7, r7, r2, lsr #28
   27a24:	eor	r9, r1, r7
   27a28:	lsl	r7, r0, #25
   27a2c:	orr	r1, lr, r2, lsr #2
   27a30:	mov	lr, r2
   27a34:	orr	r7, r7, r2, lsr #7
   27a38:	str	lr, [fp, #-348]	; 0xfffffea4
   27a3c:	eor	r1, r1, r7
   27a40:	lsr	r7, r0, #28
   27a44:	orr	r7, r7, r2, lsl #4
   27a48:	ldr	r2, [fp, #-220]	; 0xffffff24
   27a4c:	eor	r1, r1, r7
   27a50:	orr	r7, r0, r3
   27a54:	and	r7, r7, r2
   27a58:	and	r2, r0, r3
   27a5c:	orr	r2, r7, r2
   27a60:	adds	r0, r1, r2
   27a64:	str	r0, [fp, #-192]	; 0xffffff40
   27a68:	ldr	r0, [fp, #-204]	; 0xffffff34
   27a6c:	adc	r0, r9, r0
   27a70:	str	r0, [fp, #-204]	; 0xffffff34
   27a74:	ldr	r0, [fp, #-260]	; 0xfffffefc
   27a78:	adds	sl, sl, r0
   27a7c:	ldr	r0, [fp, #-168]	; 0xffffff58
   27a80:	lsl	r1, sl, #14
   27a84:	adc	r0, r6, r0
   27a88:	lsr	r6, sl, #18
   27a8c:	lsl	r2, r0, #23
   27a90:	orr	r1, r1, r0, lsr #18
   27a94:	orr	r6, r6, r0, lsl #14
   27a98:	str	r0, [fp, #-224]	; 0xffffff20
   27a9c:	orr	r2, r2, sl, lsr #9
   27aa0:	eor	r1, r1, r2
   27aa4:	lsl	r2, sl, #18
   27aa8:	orr	r2, r2, r0, lsr #14
   27aac:	eor	r9, r1, r2
   27ab0:	lsl	r2, sl, #23
   27ab4:	ldr	r1, [fp, #-256]	; 0xffffff00
   27ab8:	orr	r2, r2, r0, lsr #9
   27abc:	eor	r2, r6, r2
   27ac0:	lsr	r6, sl, #14
   27ac4:	orr	r6, r6, r0, lsl #18
   27ac8:	eor	r2, r2, r6
   27acc:	eor	r6, ip, r5
   27ad0:	and	r6, r0, r6
   27ad4:	ldr	r0, [fp, #-344]	; 0xfffffea8
   27ad8:	eor	r6, r6, r5
   27adc:	eor	r7, r0, r8
   27ae0:	ldr	r0, [fp, #-336]	; 0xfffffeb0
   27ae4:	and	r7, sl, r7
   27ae8:	eor	r7, r7, r8
   27aec:	adds	r4, r0, r4
   27af0:	ldr	r0, [fp, #-340]	; 0xfffffeac
   27af4:	adc	r1, r0, r1
   27af8:	movw	r0, #12289	; 0x3001
   27afc:	adds	r4, r4, r7
   27b00:	movt	r0, #48194	; 0xbc42
   27b04:	adc	r1, r1, r6
   27b08:	adds	r2, r4, r2
   27b0c:	adc	r1, r1, r9
   27b10:	adds	r3, r2, r0
   27b14:	movw	r0, #26187	; 0x664b
   27b18:	ldr	r2, [fp, #-200]	; 0xffffff38
   27b1c:	movt	r0, #43034	; 0xa81a
   27b20:	adc	r4, r1, r0
   27b24:	ldr	r0, [fp, #-192]	; 0xffffff40
   27b28:	adds	r9, r0, r3
   27b2c:	ldr	r0, [fp, #-204]	; 0xffffff34
   27b30:	adc	r6, r0, r4
   27b34:	mov	r0, lr
   27b38:	orr	r1, r6, lr
   27b3c:	and	r7, r6, lr
   27b40:	and	r1, r1, r2
   27b44:	mov	r2, r6
   27b48:	orr	r0, r1, r7
   27b4c:	lsl	r1, r6, #25
   27b50:	lsl	r7, r6, #30
   27b54:	str	r2, [fp, #-256]	; 0xffffff00
   27b58:	orr	r1, r1, r9, lsr #7
   27b5c:	orr	r7, r7, r9, lsr #2
   27b60:	str	r0, [fp, #-204]	; 0xffffff34
   27b64:	mov	r0, r9
   27b68:	str	r0, [fp, #-192]	; 0xffffff40
   27b6c:	eor	r1, r7, r1
   27b70:	lsl	r7, r9, #4
   27b74:	orr	r7, r7, r6, lsr #28
   27b78:	eor	lr, r1, r7
   27b7c:	lsl	r1, r9, #25
   27b80:	lsl	r9, r9, #30
   27b84:	ldr	r7, [fp, #-216]	; 0xffffff28
   27b88:	orr	r1, r1, r6, lsr #7
   27b8c:	orr	r6, r9, r6, lsr #2
   27b90:	eor	r1, r6, r1
   27b94:	lsr	r6, r0, #28
   27b98:	orr	r6, r6, r2, lsl #4
   27b9c:	eor	r9, r1, r6
   27ba0:	ldr	r1, [fp, #-188]	; 0xffffff44
   27ba4:	orr	r6, r0, r1
   27ba8:	and	r6, r6, r7
   27bac:	and	r7, r0, r1
   27bb0:	orr	r6, r6, r7
   27bb4:	adds	r0, r9, r6
   27bb8:	ldr	r9, [fp, #-384]	; 0xfffffe80
   27bbc:	str	r0, [fp, #-168]	; 0xffffff58
   27bc0:	ldr	r0, [fp, #-204]	; 0xffffff34
   27bc4:	adc	r0, lr, r0
   27bc8:	str	r0, [fp, #-260]	; 0xfffffefc
   27bcc:	ldr	r0, [fp, #-212]	; 0xffffff2c
   27bd0:	adds	r1, r3, r0
   27bd4:	ldr	r0, [fp, #-208]	; 0xffffff30
   27bd8:	lsl	r6, r1, #14
   27bdc:	adc	r3, r4, r0
   27be0:	mov	r0, r1
   27be4:	adds	r8, r9, r8
   27be8:	lsl	r7, r3, #23
   27bec:	orr	r6, r6, r3, lsr #18
   27bf0:	mov	r4, r0
   27bf4:	str	r0, [fp, #-212]	; 0xffffff2c
   27bf8:	mov	lr, r3
   27bfc:	orr	r7, r7, r1, lsr #9
   27c00:	eor	r6, r6, r7
   27c04:	lsl	r7, r1, #18
   27c08:	orr	r7, r7, r3, lsr #14
   27c0c:	eor	r1, r6, r7
   27c10:	lsl	r7, r0, #23
   27c14:	str	r1, [fp, #-204]	; 0xffffff34
   27c18:	lsr	r1, r0, #18
   27c1c:	orr	r7, r7, r3, lsr #9
   27c20:	orr	r1, r1, r3, lsl #14
   27c24:	eor	r1, r1, r7
   27c28:	lsr	r7, r0, #14
   27c2c:	ldr	r0, [fp, #-224]	; 0xffffff20
   27c30:	orr	r7, r7, r3, lsl #18
   27c34:	eor	r1, r1, r7
   27c38:	eor	r7, r0, ip
   27c3c:	ldr	r0, [fp, #-344]	; 0xfffffea8
   27c40:	and	r7, r3, r7
   27c44:	ldr	r3, [fp, #-260]	; 0xfffffefc
   27c48:	eor	r7, r7, ip
   27c4c:	eor	r6, sl, r0
   27c50:	and	r6, r4, r6
   27c54:	ldr	r4, [fp, #-188]	; 0xffffff44
   27c58:	eor	r6, r6, r0
   27c5c:	ldr	r0, [fp, #-388]	; 0xfffffe7c
   27c60:	adc	r5, r0, r5
   27c64:	ldr	r0, [fp, #-204]	; 0xffffff34
   27c68:	adds	r6, r8, r6
   27c6c:	adc	r5, r5, r7
   27c70:	adds	r1, r6, r1
   27c74:	adc	r5, r5, r0
   27c78:	movw	r0, #38801	; 0x9791
   27c7c:	movt	r0, #53496	; 0xd0f8
   27c80:	adds	r1, r1, r0
   27c84:	movw	r0, #35696	; 0x8b70
   27c88:	movt	r0, #49739	; 0xc24b
   27c8c:	adc	r5, r5, r0
   27c90:	ldr	r0, [fp, #-168]	; 0xffffff58
   27c94:	adds	r0, r0, r1
   27c98:	adc	r9, r3, r5
   27c9c:	ldr	r3, [fp, #-348]	; 0xfffffea4
   27ca0:	str	r0, [fp, #-204]	; 0xffffff34
   27ca4:	orr	r6, r9, r2
   27ca8:	and	r7, r9, r2
   27cac:	and	r6, r6, r3
   27cb0:	ldr	r3, [fp, #-192]	; 0xffffff40
   27cb4:	orr	r2, r6, r7
   27cb8:	lsl	r7, r9, #25
   27cbc:	lsl	r6, r9, #30
   27cc0:	orr	r7, r7, r0, lsr #7
   27cc4:	orr	r6, r6, r0, lsr #2
   27cc8:	str	r2, [fp, #-336]	; 0xfffffeb0
   27ccc:	mov	r2, r9
   27cd0:	str	r2, [fp, #-260]	; 0xfffffefc
   27cd4:	eor	r6, r6, r7
   27cd8:	lsl	r7, r0, #4
   27cdc:	orr	r7, r7, r9, lsr #28
   27ce0:	eor	r8, r6, r7
   27ce4:	lsl	r7, r0, #25
   27ce8:	lsl	r6, r0, #30
   27cec:	orr	r7, r7, r9, lsr #7
   27cf0:	orr	r6, r6, r9, lsr #2
   27cf4:	eor	r6, r6, r7
   27cf8:	lsr	r7, r0, #28
   27cfc:	orr	r7, r7, r9, lsl #4
   27d00:	and	r9, r0, r3
   27d04:	eor	r6, r6, r7
   27d08:	orr	r7, r0, r3
   27d0c:	ldr	r3, [fp, #-344]	; 0xfffffea8
   27d10:	and	r7, r7, r4
   27d14:	mov	r4, lr
   27d18:	orr	r7, r7, r9
   27d1c:	str	r4, [fp, #-208]	; 0xffffff30
   27d20:	adds	r0, r6, r7
   27d24:	str	r0, [fp, #-168]	; 0xffffff58
   27d28:	ldr	r0, [fp, #-336]	; 0xfffffeb0
   27d2c:	adc	r0, r8, r0
   27d30:	str	r0, [fp, #-336]	; 0xfffffeb0
   27d34:	ldr	r0, [fp, #-220]	; 0xffffff24
   27d38:	adds	r8, r1, r0
   27d3c:	ldr	r0, [fp, #-196]	; 0xffffff3c
   27d40:	ldr	r1, [fp, #-416]	; 0xfffffe60
   27d44:	lsl	r6, r8, #14
   27d48:	adc	r5, r5, r0
   27d4c:	ldr	r0, [fp, #-224]	; 0xffffff20
   27d50:	adds	r3, r1, r3
   27d54:	ldr	r1, [fp, #-412]	; 0xfffffe64
   27d58:	lsl	r7, r5, #23
   27d5c:	orr	r6, r6, r5, lsr #18
   27d60:	orr	r7, r7, r8, lsr #9
   27d64:	eor	r6, r6, r7
   27d68:	lsl	r7, r8, #18
   27d6c:	adc	ip, r1, ip
   27d70:	movw	r1, #48688	; 0xbe30
   27d74:	orr	r7, r7, r5, lsr #14
   27d78:	movt	r1, #1620	; 0x654
   27d7c:	eor	r9, r6, r7
   27d80:	lsl	r7, r8, #23
   27d84:	lsr	r6, r8, #18
   27d88:	orr	r7, r7, r5, lsr #9
   27d8c:	orr	r6, r6, r5, lsl #14
   27d90:	eor	r6, r6, r7
   27d94:	lsr	r7, r8, #14
   27d98:	orr	r7, r7, r5, lsl #18
   27d9c:	eor	r6, r6, r7
   27da0:	eor	r7, lr, r0
   27da4:	and	r7, r5, r7
   27da8:	eor	r7, r7, r0
   27dac:	ldr	r0, [fp, #-212]	; 0xffffff2c
   27db0:	eor	r0, r0, sl
   27db4:	and	r0, r8, r0
   27db8:	eor	r0, r0, sl
   27dbc:	adds	r0, r3, r0
   27dc0:	adc	r3, ip, r7
   27dc4:	adds	r0, r0, r6
   27dc8:	adc	r3, r3, r9
   27dcc:	adds	lr, r0, r1
   27dd0:	ldr	r0, [fp, #-168]	; 0xffffff58
   27dd4:	movw	r1, #20899	; 0x51a3
   27dd8:	movt	r1, #51052	; 0xc76c
   27ddc:	adc	r3, r3, r1
   27de0:	adds	ip, r0, lr
   27de4:	ldr	r0, [fp, #-336]	; 0xfffffeb0
   27de8:	str	ip, [fp, #-196]	; 0xffffff3c
   27dec:	adc	r1, r0, r3
   27df0:	ldr	r0, [fp, #-256]	; 0xffffff00
   27df4:	orr	r7, r1, r2
   27df8:	and	r6, r1, r2
   27dfc:	ldr	r2, [fp, #-192]	; 0xffffff40
   27e00:	str	r1, [fp, #-168]	; 0xffffff58
   27e04:	and	r7, r7, r0
   27e08:	orr	r0, r7, r6
   27e0c:	lsl	r6, r1, #25
   27e10:	lsl	r7, r1, #30
   27e14:	orr	r6, r6, ip, lsr #7
   27e18:	orr	r7, r7, ip, lsr #2
   27e1c:	str	r0, [fp, #-336]	; 0xfffffeb0
   27e20:	ldr	r0, [fp, #-204]	; 0xffffff34
   27e24:	eor	r6, r7, r6
   27e28:	lsl	r7, ip, #4
   27e2c:	orr	r7, r7, r1, lsr #28
   27e30:	eor	r9, r6, r7
   27e34:	lsl	r7, ip, #25
   27e38:	lsl	r6, ip, #30
   27e3c:	orr	r7, r7, r1, lsr #7
   27e40:	orr	r6, r6, r1, lsr #2
   27e44:	eor	r6, r6, r7
   27e48:	lsr	r7, ip, #28
   27e4c:	orr	r7, r7, r1, lsl #4
   27e50:	eor	r6, r6, r7
   27e54:	orr	r7, ip, r0
   27e58:	and	ip, ip, r0
   27e5c:	and	r7, r7, r2
   27e60:	ldr	r2, [fp, #-224]	; 0xffffff20
   27e64:	orr	r7, r7, ip
   27e68:	adds	r0, r6, r7
   27e6c:	str	r0, [fp, #-220]	; 0xffffff24
   27e70:	ldr	r0, [fp, #-336]	; 0xfffffeb0
   27e74:	adc	r0, r9, r0
   27e78:	str	r0, [fp, #-336]	; 0xfffffeb0
   27e7c:	ldr	r0, [fp, #-216]	; 0xffffff28
   27e80:	adds	ip, lr, r0
   27e84:	ldr	r0, [fp, #-200]	; 0xffffff38
   27e88:	lsr	r7, ip, #18
   27e8c:	adc	r1, r3, r0
   27e90:	lsl	r0, ip, #14
   27e94:	ldr	r3, [fp, #-212]	; 0xffffff2c
   27e98:	lsl	r6, r1, #23
   27e9c:	orr	r0, r0, r1, lsr #18
   27ea0:	orr	r7, r7, r1, lsl #14
   27ea4:	str	r1, [fp, #-216]	; 0xffffff28
   27ea8:	orr	r6, r6, ip, lsr #9
   27eac:	eor	r0, r0, r6
   27eb0:	lsl	r6, ip, #18
   27eb4:	orr	r6, r6, r1, lsr #14
   27eb8:	eor	r9, r0, r6
   27ebc:	lsl	r6, ip, #23
   27ec0:	mov	r0, r4
   27ec4:	eor	r0, r8, r3
   27ec8:	orr	r6, r6, r1, lsr #9
   27ecc:	and	r0, ip, r0
   27ed0:	eor	r0, r0, r3
   27ed4:	eor	r6, r7, r6
   27ed8:	lsr	r7, ip, #14
   27edc:	orr	r7, r7, r1, lsl #18
   27ee0:	eor	r6, r6, r7
   27ee4:	eor	r7, r5, r4
   27ee8:	and	r7, r1, r7
   27eec:	ldr	r1, [fp, #-368]	; 0xfffffe90
   27ef0:	eor	r7, r7, r4
   27ef4:	adds	sl, r1, sl
   27ef8:	ldr	r1, [fp, #-184]	; 0xffffff48
   27efc:	adc	lr, r1, r2
   27f00:	movw	r1, #21016	; 0x5218
   27f04:	adds	r0, sl, r0
   27f08:	ldr	r2, [fp, #-168]	; 0xffffff58
   27f0c:	movt	r1, #55023	; 0xd6ef
   27f10:	adc	r7, lr, r7
   27f14:	adds	r0, r0, r6
   27f18:	adc	r7, r7, r9
   27f1c:	adds	r9, r0, r1
   27f20:	movw	r1, #59417	; 0xe819
   27f24:	ldr	r0, [fp, #-220]	; 0xffffff24
   27f28:	movt	r1, #53650	; 0xd192
   27f2c:	adc	r6, r7, r1
   27f30:	ldr	r1, [fp, #-336]	; 0xfffffeb0
   27f34:	adds	r0, r0, r9
   27f38:	str	r0, [fp, #-200]	; 0xffffff38
   27f3c:	adc	r4, r1, r6
   27f40:	ldr	r1, [fp, #-260]	; 0xfffffefc
   27f44:	orr	r7, r4, r2
   27f48:	str	r4, [fp, #-184]	; 0xffffff48
   27f4c:	and	r7, r7, r1
   27f50:	and	r1, r4, r2
   27f54:	ldr	r2, [fp, #-196]	; 0xffffff3c
   27f58:	orr	r1, r7, r1
   27f5c:	lsl	r7, r4, #25
   27f60:	str	r1, [fp, #-224]	; 0xffffff20
   27f64:	lsl	r1, r4, #30
   27f68:	orr	r7, r7, r0, lsr #7
   27f6c:	orr	r1, r1, r0, lsr #2
   27f70:	and	lr, r0, r2
   27f74:	eor	r1, r1, r7
   27f78:	lsl	r7, r0, #4
   27f7c:	orr	r7, r7, r4, lsr #28
   27f80:	eor	sl, r1, r7
   27f84:	lsl	r7, r0, #25
   27f88:	lsl	r1, r0, #30
   27f8c:	orr	r7, r7, r4, lsr #7
   27f90:	orr	r1, r1, r4, lsr #2
   27f94:	eor	r1, r1, r7
   27f98:	lsr	r7, r0, #28
   27f9c:	orr	r7, r7, r4, lsl #4
   27fa0:	ldr	r4, [fp, #-204]	; 0xffffff34
   27fa4:	eor	r1, r1, r7
   27fa8:	orr	r7, r0, r2
   27fac:	and	r7, r7, r4
   27fb0:	orr	r7, r7, lr
   27fb4:	adds	r0, r1, r7
   27fb8:	str	r0, [fp, #-220]	; 0xffffff24
   27fbc:	ldr	r0, [fp, #-224]	; 0xffffff20
   27fc0:	adc	r0, sl, r0
   27fc4:	str	r0, [fp, #-224]	; 0xffffff20
   27fc8:	ldr	r0, [fp, #-188]	; 0xffffff44
   27fcc:	adds	sl, r9, r0
   27fd0:	ldr	r0, [fp, #-348]	; 0xfffffea4
   27fd4:	lsl	r1, sl, #14
   27fd8:	lsr	r7, sl, #18
   27fdc:	adc	lr, r6, r0
   27fe0:	ldr	r0, [fp, #-216]	; 0xffffff28
   27fe4:	lsl	r6, lr, #23
   27fe8:	orr	r1, r1, lr, lsr #18
   27fec:	orr	r7, r7, lr, lsl #14
   27ff0:	orr	r6, r6, sl, lsr #9
   27ff4:	eor	r1, r1, r6
   27ff8:	lsl	r6, sl, #18
   27ffc:	orr	r6, r6, lr, lsr #14
   28000:	eor	r9, r1, r6
   28004:	lsl	r6, sl, #23
   28008:	eor	r1, ip, r8
   2800c:	orr	r6, r6, lr, lsr #9
   28010:	and	r1, sl, r1
   28014:	eor	r1, r1, r8
   28018:	eor	r6, r7, r6
   2801c:	lsr	r7, sl, #14
   28020:	orr	r7, r7, lr, lsl #18
   28024:	eor	r6, r6, r7
   28028:	eor	r7, r0, r5
   2802c:	ldr	r0, [fp, #-396]	; 0xfffffe74
   28030:	and	r7, lr, r7
   28034:	eor	r7, r7, r5
   28038:	adds	r2, r0, r3
   2803c:	ldr	r0, [fp, #-392]	; 0xfffffe78
   28040:	ldr	r3, [fp, #-208]	; 0xffffff30
   28044:	adc	r4, r0, r3
   28048:	movw	r0, #43280	; 0xa910
   2804c:	adds	r1, r2, r1
   28050:	movt	r0, #21861	; 0x5565
   28054:	adc	r2, r4, r7
   28058:	adds	r1, r1, r6
   2805c:	ldr	r6, [fp, #-184]	; 0xffffff48
   28060:	adc	r2, r2, r9
   28064:	adds	r3, r1, r0
   28068:	movw	r0, #1572	; 0x624
   2806c:	ldr	r1, [fp, #-168]	; 0xffffff58
   28070:	movt	r0, #54937	; 0xd699
   28074:	adc	r4, r2, r0
   28078:	ldr	r0, [fp, #-220]	; 0xffffff24
   2807c:	adds	r9, r0, r3
   28080:	ldr	r0, [fp, #-224]	; 0xffffff20
   28084:	lsl	r7, r9, #30
   28088:	str	r9, [fp, #-208]	; 0xffffff30
   2808c:	adc	r0, r0, r4
   28090:	orr	r2, r0, r6
   28094:	and	r6, r0, r6
   28098:	orr	r7, r7, r0, lsr #2
   2809c:	str	r0, [fp, #-188]	; 0xffffff44
   280a0:	and	r2, r2, r1
   280a4:	orr	r1, r2, r6
   280a8:	lsl	r6, r0, #25
   280ac:	lsl	r2, r0, #30
   280b0:	orr	r6, r6, r9, lsr #7
   280b4:	orr	r2, r2, r9, lsr #2
   280b8:	str	r1, [fp, #-220]	; 0xffffff24
   280bc:	eor	r2, r2, r6
   280c0:	lsl	r6, r9, #4
   280c4:	orr	r6, r6, r0, lsr #28
   280c8:	eor	r1, r2, r6
   280cc:	lsl	r6, r9, #25
   280d0:	ldr	r2, [fp, #-196]	; 0xffffff3c
   280d4:	orr	r6, r6, r0, lsr #7
   280d8:	str	r1, [fp, #-224]	; 0xffffff20
   280dc:	ldr	r1, [fp, #-200]	; 0xffffff38
   280e0:	eor	r6, r7, r6
   280e4:	lsr	r7, r9, #28
   280e8:	orr	r7, r7, r0, lsl #4
   280ec:	eor	r6, r6, r7
   280f0:	orr	r7, r9, r1
   280f4:	and	r9, r9, r1
   280f8:	ldr	r1, [fp, #-224]	; 0xffffff20
   280fc:	and	r7, r7, r2
   28100:	orr	r7, r7, r9
   28104:	adds	r0, r6, r7
   28108:	str	r0, [fp, #-212]	; 0xffffff2c
   2810c:	ldr	r0, [fp, #-220]	; 0xffffff24
   28110:	adc	r0, r1, r0
   28114:	str	r0, [fp, #-336]	; 0xfffffeb0
   28118:	ldr	r0, [fp, #-192]	; 0xffffff40
   2811c:	adds	r1, r3, r0
   28120:	ldr	r0, [fp, #-256]	; 0xffffff00
   28124:	adc	r2, r4, r0
   28128:	mov	r0, r1
   2812c:	lsl	r1, r1, #14
   28130:	lsl	r6, r2, #23
   28134:	orr	r1, r1, r2, lsr #18
   28138:	lsr	r7, r0, #18
   2813c:	mov	r3, r0
   28140:	str	r0, [fp, #-220]	; 0xffffff24
   28144:	mov	r4, r2
   28148:	str	r2, [fp, #-224]	; 0xffffff20
   2814c:	orr	r6, r6, r0, lsr #9
   28150:	orr	r7, r7, r2, lsl #14
   28154:	eor	r1, r1, r6
   28158:	lsl	r6, r0, #18
   2815c:	orr	r6, r6, r2, lsr #14
   28160:	eor	r9, r1, r6
   28164:	lsl	r6, r0, #23
   28168:	eor	r1, sl, ip
   2816c:	orr	r6, r6, r2, lsr #9
   28170:	and	r1, r3, r1
   28174:	ldr	r3, [fp, #-184]	; 0xffffff48
   28178:	eor	r1, r1, ip
   2817c:	eor	r6, r7, r6
   28180:	lsr	r7, r0, #14
   28184:	ldr	r0, [fp, #-216]	; 0xffffff28
   28188:	orr	r7, r7, r2, lsl #18
   2818c:	eor	r6, r6, r7
   28190:	eor	r7, lr, r0
   28194:	and	r7, r2, r7
   28198:	ldr	r2, [fp, #-336]	; 0xfffffeb0
   2819c:	eor	r7, r7, r0
   281a0:	ldr	r0, [fp, #-372]	; 0xfffffe8c
   281a4:	adds	r8, r0, r8
   281a8:	ldr	r0, [fp, #-180]	; 0xffffff4c
   281ac:	adc	r5, r0, r5
   281b0:	movw	r0, #8234	; 0x202a
   281b4:	adds	r1, r8, r1
   281b8:	movt	r0, #22385	; 0x5771
   281bc:	adc	r5, r5, r7
   281c0:	adds	r1, r1, r6
   281c4:	ldr	r6, [fp, #-188]	; 0xffffff44
   281c8:	adc	r5, r5, r9
   281cc:	adds	r1, r1, r0
   281d0:	movw	r0, #13701	; 0x3585
   281d4:	movt	r0, #62478	; 0xf40e
   281d8:	adc	r7, r5, r0
   281dc:	ldr	r0, [fp, #-212]	; 0xffffff2c
   281e0:	adds	r0, r0, r1
   281e4:	adc	r2, r2, r7
   281e8:	str	r0, [fp, #-212]	; 0xffffff2c
   281ec:	orr	r5, r2, r6
   281f0:	and	r6, r2, r6
   281f4:	str	r2, [fp, #-180]	; 0xffffff4c
   281f8:	and	r5, r5, r3
   281fc:	orr	r3, r5, r6
   28200:	lsl	r6, r2, #25
   28204:	lsl	r5, r2, #30
   28208:	orr	r6, r6, r0, lsr #7
   2820c:	orr	r5, r5, r0, lsr #2
   28210:	str	r3, [fp, #-256]	; 0xffffff00
   28214:	ldr	r3, [fp, #-200]	; 0xffffff38
   28218:	eor	r5, r5, r6
   2821c:	lsl	r6, r0, #4
   28220:	orr	r6, r6, r2, lsr #28
   28224:	eor	r9, r5, r6
   28228:	lsl	r6, r0, #25
   2822c:	lsl	r5, r0, #30
   28230:	orr	r6, r6, r2, lsr #7
   28234:	orr	r5, r5, r2, lsr #2
   28238:	eor	r5, r5, r6
   2823c:	lsr	r6, r0, #28
   28240:	orr	r6, r6, r2, lsl #4
   28244:	ldr	r2, [fp, #-208]	; 0xffffff30
   28248:	eor	r5, r5, r6
   2824c:	orr	r6, r0, r2
   28250:	and	r8, r0, r2
   28254:	ldr	r2, [fp, #-356]	; 0xfffffe9c
   28258:	and	r6, r6, r3
   2825c:	ldr	r3, [fp, #-216]	; 0xffffff28
   28260:	orr	r6, r6, r8
   28264:	adds	r0, r5, r6
   28268:	str	r0, [fp, #-192]	; 0xffffff40
   2826c:	ldr	r0, [fp, #-256]	; 0xffffff00
   28270:	adc	r0, r9, r0
   28274:	str	r0, [fp, #-256]	; 0xffffff00
   28278:	ldr	r0, [fp, #-204]	; 0xffffff34
   2827c:	adds	r5, r1, r0
   28280:	ldr	r0, [fp, #-260]	; 0xfffffefc
   28284:	lsl	r6, r5, #14
   28288:	adc	r8, r7, r0
   2828c:	ldr	r0, [fp, #-220]	; 0xffffff24
   28290:	lsl	r7, r8, #23
   28294:	orr	r6, r6, r8, lsr #18
   28298:	orr	r7, r7, r5, lsr #9
   2829c:	eor	r6, r6, r7
   282a0:	lsl	r7, r5, #18
   282a4:	eor	r0, r0, sl
   282a8:	orr	r7, r7, r8, lsr #14
   282ac:	and	r0, r5, r0
   282b0:	eor	r0, r0, sl
   282b4:	eor	r1, r6, r7
   282b8:	lsl	r7, r5, #23
   282bc:	lsr	r6, r5, #18
   282c0:	orr	r7, r7, r8, lsr #9
   282c4:	orr	r6, r6, r8, lsl #14
   282c8:	eor	r6, r6, r7
   282cc:	lsr	r7, r5, #14
   282d0:	orr	r7, r7, r8, lsl #18
   282d4:	eor	r9, r6, r7
   282d8:	adds	r6, r2, ip
   282dc:	ldr	r2, [fp, #-352]	; 0xfffffea0
   282e0:	eor	r7, r4, lr
   282e4:	ldr	ip, [fp, #-180]	; 0xffffff4c
   282e8:	ldr	r4, [fp, #-208]	; 0xffffff30
   282ec:	and	r7, r8, r7
   282f0:	eor	r7, r7, lr
   282f4:	adc	r3, r2, r3
   282f8:	adds	r0, r6, r0
   282fc:	ldr	r2, [fp, #-256]	; 0xffffff00
   28300:	ldr	r6, [fp, #-188]	; 0xffffff44
   28304:	adc	r3, r3, r7
   28308:	adds	r0, r0, r9
   2830c:	adc	r3, r3, r1
   28310:	movw	r1, #53688	; 0xd1b8
   28314:	movt	r1, #12987	; 0x32bb
   28318:	adds	r0, r0, r1
   2831c:	movw	r1, #41072	; 0xa070
   28320:	movt	r1, #4202	; 0x106a
   28324:	adc	r7, r3, r1
   28328:	ldr	r1, [fp, #-192]	; 0xffffff40
   2832c:	adds	r1, r1, r0
   28330:	adc	r2, r2, r7
   28334:	str	r1, [fp, #-204]	; 0xffffff34
   28338:	orr	r3, r2, ip
   2833c:	str	r2, [fp, #-192]	; 0xffffff40
   28340:	and	r3, r3, r6
   28344:	and	r6, r2, ip
   28348:	orr	r3, r3, r6
   2834c:	lsl	r6, r2, #25
   28350:	str	r3, [fp, #-216]	; 0xffffff28
   28354:	lsl	r3, r2, #30
   28358:	orr	r6, r6, r1, lsr #7
   2835c:	orr	r3, r3, r1, lsr #2
   28360:	eor	r3, r3, r6
   28364:	lsl	r6, r1, #4
   28368:	orr	r6, r6, r2, lsr #28
   2836c:	eor	r9, r3, r6
   28370:	lsl	r6, r1, #25
   28374:	lsl	r3, r1, #30
   28378:	orr	r6, r6, r2, lsr #7
   2837c:	orr	r3, r3, r2, lsr #2
   28380:	eor	r3, r3, r6
   28384:	lsr	r6, r1, #28
   28388:	orr	r6, r6, r2, lsl #4
   2838c:	ldr	r2, [fp, #-212]	; 0xffffff2c
   28390:	eor	r3, r3, r6
   28394:	orr	r6, r1, r2
   28398:	and	ip, r1, r2
   2839c:	ldr	r1, [fp, #-216]	; 0xffffff28
   283a0:	and	r6, r6, r4
   283a4:	orr	r6, r6, ip
   283a8:	adds	r3, r3, r6
   283ac:	adc	r1, r9, r1
   283b0:	str	r1, [fp, #-216]	; 0xffffff28
   283b4:	ldr	r1, [fp, #-196]	; 0xffffff3c
   283b8:	adds	r4, r0, r1
   283bc:	ldr	r0, [fp, #-168]	; 0xffffff58
   283c0:	ldr	r1, [fp, #-220]	; 0xffffff24
   283c4:	str	r4, [fp, #-256]	; 0xffffff00
   283c8:	adc	ip, r7, r0
   283cc:	lsl	r0, r4, #14
   283d0:	lsr	r7, r4, #18
   283d4:	lsl	r6, ip, #23
   283d8:	orr	r0, r0, ip, lsr #18
   283dc:	orr	r7, r7, ip, lsl #14
   283e0:	orr	r6, r6, r4, lsr #9
   283e4:	eor	r0, r0, r6
   283e8:	lsl	r6, r4, #18
   283ec:	orr	r6, r6, ip, lsr #14
   283f0:	eor	r9, r0, r6
   283f4:	lsl	r6, r4, #23
   283f8:	ldr	r0, [fp, #-224]	; 0xffffff20
   283fc:	orr	r6, r6, ip, lsr #9
   28400:	eor	r6, r7, r6
   28404:	lsr	r7, r4, #14
   28408:	orr	r7, r7, ip, lsl #18
   2840c:	eor	r6, r6, r7
   28410:	eor	r7, r8, r0
   28414:	and	r7, ip, r7
   28418:	eor	r7, r7, r0
   2841c:	eor	r0, r5, r1
   28420:	and	r0, r4, r0
   28424:	eor	r0, r0, r1
   28428:	ldr	r1, [sp, #344]	; 0x158
   2842c:	adds	sl, r1, sl
   28430:	ldr	r1, [fp, #-332]	; 0xfffffeb4
   28434:	adc	lr, r1, lr
   28438:	movw	r1, #53448	; 0xd0c8
   2843c:	adds	r0, sl, r0
   28440:	movt	r1, #47314	; 0xb8d2
   28444:	adc	r7, lr, r7
   28448:	adds	r0, r0, r6
   2844c:	adc	r7, r7, r9
   28450:	adds	sl, r0, r1
   28454:	movw	r1, #49430	; 0xc116
   28458:	movt	r1, #6564	; 0x19a4
   2845c:	adc	r6, r7, r1
   28460:	ldr	r1, [fp, #-216]	; 0xffffff28
   28464:	adds	r0, r3, sl
   28468:	ldr	r3, [fp, #-192]	; 0xffffff40
   2846c:	str	r0, [fp, #-196]	; 0xffffff3c
   28470:	adc	r2, r1, r6
   28474:	ldr	r1, [fp, #-180]	; 0xffffff4c
   28478:	orr	r7, r2, r3
   2847c:	str	r2, [fp, #-168]	; 0xffffff58
   28480:	and	r7, r7, r1
   28484:	and	r1, r2, r3
   28488:	orr	lr, r7, r1
   2848c:	lsl	r7, r2, #25
   28490:	lsl	r1, r2, #30
   28494:	orr	r7, r7, r0, lsr #7
   28498:	orr	r1, r1, r0, lsr #2
   2849c:	eor	r1, r1, r7
   284a0:	lsl	r7, r0, #4
   284a4:	orr	r7, r7, r2, lsr #28
   284a8:	eor	r9, r1, r7
   284ac:	lsl	r7, r0, #25
   284b0:	lsl	r1, r0, #30
   284b4:	orr	r7, r7, r2, lsr #7
   284b8:	orr	r1, r1, r2, lsr #2
   284bc:	eor	r1, r1, r7
   284c0:	lsr	r7, r0, #28
   284c4:	orr	r7, r7, r2, lsl #4
   284c8:	ldr	r2, [fp, #-212]	; 0xffffff2c
   284cc:	eor	r3, r1, r7
   284d0:	ldr	r1, [fp, #-204]	; 0xffffff34
   284d4:	orr	r7, r0, r1
   284d8:	and	r7, r7, r2
   284dc:	and	r2, r0, r1
   284e0:	orr	r2, r7, r2
   284e4:	eor	r7, r4, r5
   284e8:	adds	r0, r3, r2
   284ec:	ldr	r3, [fp, #-224]	; 0xffffff20
   284f0:	str	r0, [fp, #-216]	; 0xffffff28
   284f4:	adc	r0, r9, lr
   284f8:	str	r0, [fp, #-260]	; 0xfffffefc
   284fc:	ldr	r0, [fp, #-200]	; 0xffffff38
   28500:	adds	lr, sl, r0
   28504:	ldr	r0, [fp, #-184]	; 0xffffff48
   28508:	lsl	r1, lr, #14
   2850c:	and	r7, lr, r7
   28510:	eor	r7, r7, r5
   28514:	adc	r9, r6, r0
   28518:	ldr	r0, [fp, #-220]	; 0xffffff24
   2851c:	lsr	r6, lr, #18
   28520:	lsl	r2, r9, #23
   28524:	orr	r1, r1, r9, lsr #18
   28528:	orr	r6, r6, r9, lsl #14
   2852c:	orr	r2, r2, lr, lsr #9
   28530:	eor	r1, r1, r2
   28534:	lsl	r2, lr, #18
   28538:	orr	r2, r2, r9, lsr #14
   2853c:	eor	sl, r1, r2
   28540:	ldr	r1, [sp, #368]	; 0x170
   28544:	lsl	r2, lr, #23
   28548:	orr	r2, r2, r9, lsr #9
   2854c:	eor	r2, r6, r2
   28550:	lsr	r6, lr, #14
   28554:	adds	r1, r1, r0
   28558:	ldr	r0, [sp, #364]	; 0x16c
   2855c:	orr	r6, r6, r9, lsl #18
   28560:	eor	r2, r2, r6
   28564:	eor	r6, ip, r8
   28568:	and	r6, r9, r6
   2856c:	adc	r4, r0, r3
   28570:	movw	r0, #43859	; 0xab53
   28574:	eor	r6, r6, r8
   28578:	adds	r1, r1, r7
   2857c:	ldr	r3, [fp, #-192]	; 0xffffff40
   28580:	movt	r0, #20801	; 0x5141
   28584:	adc	r4, r4, r6
   28588:	adds	r1, r1, r2
   2858c:	ldr	r6, [fp, #-168]	; 0xffffff58
   28590:	adc	r2, r4, sl
   28594:	adds	r1, r1, r0
   28598:	movw	r0, #27656	; 0x6c08
   2859c:	movt	r0, #7735	; 0x1e37
   285a0:	adc	r4, r2, r0
   285a4:	ldr	r0, [fp, #-216]	; 0xffffff28
   285a8:	ldr	r2, [fp, #-260]	; 0xfffffefc
   285ac:	adds	r0, r0, r1
   285b0:	adc	sl, r2, r4
   285b4:	orr	r2, sl, r6
   285b8:	and	r6, sl, r6
   285bc:	lsl	r7, sl, #30
   285c0:	str	sl, [fp, #-184]	; 0xffffff48
   285c4:	and	r2, r2, r3
   285c8:	orr	r7, r7, r0, lsr #2
   285cc:	ldr	r3, [fp, #-196]	; 0xffffff3c
   285d0:	orr	r2, r2, r6
   285d4:	lsl	r6, sl, #25
   285d8:	orr	r6, r6, r0, lsr #7
   285dc:	str	r2, [fp, #-216]	; 0xffffff28
   285e0:	eor	r6, r7, r6
   285e4:	lsl	r7, r0, #4
   285e8:	orr	r7, r7, sl, lsr #28
   285ec:	eor	r2, r6, r7
   285f0:	lsl	r7, r0, #25
   285f4:	ldr	r6, [fp, #-204]	; 0xffffff34
   285f8:	str	r2, [fp, #-224]	; 0xffffff20
   285fc:	lsl	r2, r0, #30
   28600:	orr	r7, r7, sl, lsr #7
   28604:	orr	r2, r2, sl, lsr #2
   28608:	eor	r2, r2, r7
   2860c:	lsr	r7, r0, #28
   28610:	orr	r7, r7, sl, lsl #4
   28614:	and	sl, r0, r3
   28618:	eor	r2, r2, r7
   2861c:	orr	r7, r0, r3
   28620:	mov	r3, r0
   28624:	and	r7, r7, r6
   28628:	str	r3, [fp, #-220]	; 0xffffff24
   2862c:	orr	r7, r7, sl
   28630:	adds	r0, r2, r7
   28634:	ldr	r2, [fp, #-224]	; 0xffffff20
   28638:	str	r0, [fp, #-200]	; 0xffffff38
   2863c:	ldr	r0, [fp, #-216]	; 0xffffff28
   28640:	adc	r0, r2, r0
   28644:	str	r0, [fp, #-224]	; 0xffffff20
   28648:	ldr	r0, [fp, #-208]	; 0xffffff30
   2864c:	adds	r1, r1, r0
   28650:	ldr	r0, [fp, #-188]	; 0xffffff44
   28654:	adc	r2, r4, r0
   28658:	mov	r0, r1
   2865c:	lsl	r1, r1, #14
   28660:	lsl	r6, r2, #23
   28664:	orr	r1, r1, r2, lsr #18
   28668:	lsr	r7, r0, #18
   2866c:	mov	r4, r0
   28670:	str	r2, [fp, #-216]	; 0xffffff28
   28674:	orr	r6, r6, r0, lsr #9
   28678:	orr	r7, r7, r2, lsl #14
   2867c:	str	r4, [fp, #-260]	; 0xfffffefc
   28680:	eor	r1, r1, r6
   28684:	lsl	r6, r0, #18
   28688:	orr	r6, r6, r2, lsr #14
   2868c:	eor	sl, r1, r6
   28690:	lsl	r6, r0, #23
   28694:	orr	r6, r6, r2, lsr #9
   28698:	eor	r6, r7, r6
   2869c:	lsr	r7, r0, #14
   286a0:	ldr	r0, [fp, #-256]	; 0xffffff00
   286a4:	orr	r7, r7, r2, lsl #18
   286a8:	eor	r6, r6, r7
   286ac:	eor	r7, r9, ip
   286b0:	eor	r1, lr, r0
   286b4:	and	r7, r2, r7
   286b8:	ldr	r2, [fp, #-224]	; 0xffffff20
   286bc:	and	r1, r4, r1
   286c0:	eor	r7, r7, ip
   286c4:	eor	r1, r1, r0
   286c8:	ldr	r0, [sp, #352]	; 0x160
   286cc:	adds	r5, r0, r5
   286d0:	ldr	r0, [sp, #348]	; 0x15c
   286d4:	adc	r8, r0, r8
   286d8:	movw	r0, #60313	; 0xeb99
   286dc:	adds	r1, r5, r1
   286e0:	movt	r0, #57230	; 0xdf8e
   286e4:	adc	r5, r8, r7
   286e8:	adds	r1, r1, r6
   286ec:	ldr	r8, [fp, #-184]	; 0xffffff48
   286f0:	ldr	r7, [fp, #-168]	; 0xffffff58
   286f4:	adc	r5, r5, sl
   286f8:	adds	r1, r1, r0
   286fc:	movw	r0, #30540	; 0x774c
   28700:	movt	r0, #10056	; 0x2748
   28704:	adc	r5, r5, r0
   28708:	ldr	r0, [fp, #-200]	; 0xffffff38
   2870c:	adds	r0, r0, r1
   28710:	adc	r2, r2, r5
   28714:	str	r0, [fp, #-200]	; 0xffffff38
   28718:	orr	r6, r2, r8
   2871c:	str	r2, [fp, #-188]	; 0xffffff44
   28720:	and	r6, r6, r7
   28724:	and	r7, r2, r8
   28728:	and	r8, r0, r3
   2872c:	orr	r6, r6, r7
   28730:	lsl	r7, r2, #25
   28734:	str	r6, [fp, #-224]	; 0xffffff20
   28738:	lsl	r6, r2, #30
   2873c:	orr	r7, r7, r0, lsr #7
   28740:	orr	r6, r6, r0, lsr #2
   28744:	eor	r6, r6, r7
   28748:	lsl	r7, r0, #4
   2874c:	orr	r7, r7, r2, lsr #28
   28750:	eor	sl, r6, r7
   28754:	lsl	r7, r0, #25
   28758:	lsl	r6, r0, #30
   2875c:	orr	r7, r7, r2, lsr #7
   28760:	orr	r6, r6, r2, lsr #2
   28764:	eor	r6, r6, r7
   28768:	lsr	r7, r0, #28
   2876c:	orr	r7, r7, r2, lsl #4
   28770:	ldr	r2, [fp, #-196]	; 0xffffff3c
   28774:	eor	r6, r6, r7
   28778:	orr	r7, r0, r3
   2877c:	and	r7, r7, r2
   28780:	ldr	r2, [fp, #-256]	; 0xffffff00
   28784:	orr	r7, r7, r8
   28788:	eor	r8, r4, lr
   2878c:	ldr	r4, [fp, #-220]	; 0xffffff24
   28790:	adds	r0, r6, r7
   28794:	str	r0, [fp, #-208]	; 0xffffff30
   28798:	ldr	r0, [fp, #-224]	; 0xffffff20
   2879c:	adc	r0, sl, r0
   287a0:	str	r0, [fp, #-224]	; 0xffffff20
   287a4:	ldr	r0, [fp, #-212]	; 0xffffff2c
   287a8:	adds	sl, r1, r0
   287ac:	ldr	r0, [fp, #-180]	; 0xffffff4c
   287b0:	lsl	r7, sl, #14
   287b4:	adc	r5, r5, r0
   287b8:	ldr	r0, [fp, #-216]	; 0xffffff28
   287bc:	lsl	r6, r5, #23
   287c0:	orr	r7, r7, r5, lsr #18
   287c4:	orr	r6, r6, sl, lsr #9
   287c8:	eor	r6, r7, r6
   287cc:	lsl	r7, sl, #18
   287d0:	orr	r7, r7, r5, lsr #14
   287d4:	eor	r1, r6, r7
   287d8:	lsl	r7, sl, #23
   287dc:	lsr	r6, sl, #18
   287e0:	orr	r7, r7, r5, lsr #9
   287e4:	orr	r6, r6, r5, lsl #14
   287e8:	eor	r6, r6, r7
   287ec:	lsr	r7, sl, #14
   287f0:	orr	r7, r7, r5, lsl #18
   287f4:	eor	r6, r6, r7
   287f8:	eor	r7, r0, r9
   287fc:	and	r0, sl, r8
   28800:	eor	r8, r0, lr
   28804:	ldr	r0, [fp, #-324]	; 0xfffffebc
   28808:	and	r7, r5, r7
   2880c:	eor	r7, r7, r9
   28810:	adds	r3, r0, r2
   28814:	ldr	r0, [fp, #-328]	; 0xfffffeb8
   28818:	ldr	r2, [fp, #-224]	; 0xffffff20
   2881c:	adc	r0, r0, ip
   28820:	adds	r3, r3, r8
   28824:	ldr	ip, [fp, #-188]	; 0xffffff44
   28828:	adc	r0, r0, r7
   2882c:	adds	r3, r3, r6
   28830:	ldr	r6, [fp, #-184]	; 0xffffff48
   28834:	adc	r0, r0, r1
   28838:	movw	r1, #18600	; 0x48a8
   2883c:	movt	r1, #57755	; 0xe19b
   28840:	adds	r3, r3, r1
   28844:	movw	r1, #48309	; 0xbcb5
   28848:	movt	r1, #13488	; 0x34b0
   2884c:	adc	r0, r0, r1
   28850:	ldr	r1, [fp, #-208]	; 0xffffff30
   28854:	adds	r1, r1, r3
   28858:	adc	r2, r2, r0
   2885c:	str	r1, [fp, #-208]	; 0xffffff30
   28860:	orr	r7, r2, ip
   28864:	str	r2, [fp, #-180]	; 0xffffff4c
   28868:	and	r7, r7, r6
   2886c:	and	r6, r2, ip
   28870:	orr	r7, r7, r6
   28874:	lsl	r6, r2, #25
   28878:	str	r7, [fp, #-224]	; 0xffffff20
   2887c:	lsl	r7, r2, #30
   28880:	orr	r6, r6, r1, lsr #7
   28884:	orr	r7, r7, r1, lsr #2
   28888:	eor	r6, r7, r6
   2888c:	lsl	r7, r1, #4
   28890:	orr	r7, r7, r2, lsr #28
   28894:	eor	r8, r6, r7
   28898:	lsl	r7, r1, #25
   2889c:	lsl	r6, r1, #30
   288a0:	orr	r7, r7, r2, lsr #7
   288a4:	orr	r6, r6, r2, lsr #2
   288a8:	eor	r6, r6, r7
   288ac:	lsr	r7, r1, #28
   288b0:	orr	r7, r7, r2, lsl #4
   288b4:	ldr	r2, [fp, #-200]	; 0xffffff38
   288b8:	eor	r6, r6, r7
   288bc:	orr	r7, r1, r2
   288c0:	and	ip, r1, r2
   288c4:	and	r7, r7, r4
   288c8:	orr	r7, r7, ip
   288cc:	adds	r1, r6, r7
   288d0:	str	r1, [fp, #-212]	; 0xffffff2c
   288d4:	ldr	r1, [fp, #-224]	; 0xffffff20
   288d8:	adc	r1, r8, r1
   288dc:	str	r1, [fp, #-224]	; 0xffffff20
   288e0:	ldr	r1, [fp, #-204]	; 0xffffff34
   288e4:	adds	r4, r3, r1
   288e8:	ldr	r1, [fp, #-192]	; 0xffffff40
   288ec:	lsr	r7, r4, #18
   288f0:	str	r4, [fp, #-256]	; 0xffffff00
   288f4:	adc	ip, r0, r1
   288f8:	lsl	r0, r4, #14
   288fc:	ldr	r1, [fp, #-260]	; 0xfffffefc
   28900:	lsl	r6, ip, #23
   28904:	orr	r0, r0, ip, lsr #18
   28908:	orr	r7, r7, ip, lsl #14
   2890c:	orr	r6, r6, r4, lsr #9
   28910:	eor	r0, r0, r6
   28914:	lsl	r6, r4, #18
   28918:	orr	r6, r6, ip, lsr #14
   2891c:	eor	r8, r0, r6
   28920:	lsl	r6, r4, #23
   28924:	ldr	r0, [fp, #-216]	; 0xffffff28
   28928:	orr	r6, r6, ip, lsr #9
   2892c:	eor	r6, r7, r6
   28930:	lsr	r7, r4, #14
   28934:	orr	r7, r7, ip, lsl #18
   28938:	eor	r6, r6, r7
   2893c:	eor	r7, r5, r0
   28940:	and	r7, ip, r7
   28944:	eor	r7, r7, r0
   28948:	eor	r0, sl, r1
   2894c:	and	r0, r4, r0
   28950:	eor	r0, r0, r1
   28954:	ldr	r1, [fp, #-320]	; 0xfffffec0
   28958:	adds	lr, r1, lr
   2895c:	ldr	r1, [fp, #-176]	; 0xffffff50
   28960:	adc	r9, r1, r9
   28964:	movw	r1, #23139	; 0x5a63
   28968:	adds	r0, lr, r0
   2896c:	movt	r1, #50633	; 0xc5c9
   28970:	adc	r7, r9, r7
   28974:	adds	r0, r0, r6
   28978:	adc	r7, r7, r8
   2897c:	adds	r8, r0, r1
   28980:	ldr	r0, [fp, #-212]	; 0xffffff2c
   28984:	movw	r1, #3251	; 0xcb3
   28988:	movt	r1, #14620	; 0x391c
   2898c:	adc	r7, r7, r1
   28990:	adds	r0, r0, r8
   28994:	str	r0, [fp, #-204]	; 0xffffff34
   28998:	ldr	r1, [fp, #-224]	; 0xffffff20
   2899c:	ldr	r3, [fp, #-180]	; 0xffffff4c
   289a0:	adc	r2, r1, r7
   289a4:	ldr	r1, [fp, #-188]	; 0xffffff44
   289a8:	orr	r6, r2, r3
   289ac:	str	r2, [fp, #-192]	; 0xffffff40
   289b0:	and	r6, r6, r1
   289b4:	and	r1, r2, r3
   289b8:	orr	lr, r6, r1
   289bc:	lsl	r6, r2, #25
   289c0:	lsl	r1, r2, #30
   289c4:	orr	r6, r6, r0, lsr #7
   289c8:	orr	r1, r1, r0, lsr #2
   289cc:	eor	r1, r1, r6
   289d0:	lsl	r6, r0, #4
   289d4:	orr	r6, r6, r2, lsr #28
   289d8:	eor	r9, r1, r6
   289dc:	lsl	r6, r0, #25
   289e0:	lsl	r1, r0, #30
   289e4:	orr	r6, r6, r2, lsr #7
   289e8:	orr	r1, r1, r2, lsr #2
   289ec:	eor	r1, r1, r6
   289f0:	lsr	r6, r0, #28
   289f4:	orr	r6, r6, r2, lsl #4
   289f8:	ldr	r2, [fp, #-200]	; 0xffffff38
   289fc:	eor	r3, r1, r6
   28a00:	ldr	r1, [fp, #-208]	; 0xffffff30
   28a04:	orr	r6, r0, r1
   28a08:	and	r6, r6, r2
   28a0c:	and	r2, r0, r1
   28a10:	orr	r2, r6, r2
   28a14:	adds	r0, r3, r2
   28a18:	ldr	r3, [fp, #-216]	; 0xffffff28
   28a1c:	str	r0, [fp, #-176]	; 0xffffff50
   28a20:	ldr	r0, [fp, #-196]	; 0xffffff3c
   28a24:	adc	lr, r9, lr
   28a28:	adds	r8, r8, r0
   28a2c:	ldr	r0, [fp, #-168]	; 0xffffff58
   28a30:	lsl	r1, r8, #14
   28a34:	lsr	r6, r8, #18
   28a38:	adc	r0, r7, r0
   28a3c:	eor	r7, r4, sl
   28a40:	lsl	r2, r0, #23
   28a44:	orr	r1, r1, r0, lsr #18
   28a48:	orr	r6, r6, r0, lsl #14
   28a4c:	str	r0, [fp, #-224]	; 0xffffff20
   28a50:	and	r7, r8, r7
   28a54:	orr	r2, r2, r8, lsr #9
   28a58:	eor	r7, r7, sl
   28a5c:	eor	r1, r1, r2
   28a60:	lsl	r2, r8, #18
   28a64:	orr	r2, r2, r0, lsr #14
   28a68:	eor	r9, r1, r2
   28a6c:	lsl	r2, r8, #23
   28a70:	ldr	r1, [fp, #-260]	; 0xfffffefc
   28a74:	orr	r2, r2, r0, lsr #9
   28a78:	eor	r2, r6, r2
   28a7c:	lsr	r6, r8, #14
   28a80:	orr	r6, r6, r0, lsl #18
   28a84:	eor	r2, r2, r6
   28a88:	eor	r6, ip, r5
   28a8c:	and	r6, r0, r6
   28a90:	ldr	r0, [sp, #356]	; 0x164
   28a94:	eor	r6, r6, r5
   28a98:	adds	r1, r0, r1
   28a9c:	ldr	r0, [fp, #-308]	; 0xfffffecc
   28aa0:	adc	r4, r0, r3
   28aa4:	movw	r0, #35531	; 0x8acb
   28aa8:	adds	r1, r1, r7
   28aac:	ldr	r7, [fp, #-192]	; 0xffffff40
   28ab0:	ldr	r3, [fp, #-180]	; 0xffffff4c
   28ab4:	movt	r0, #58177	; 0xe341
   28ab8:	adc	r4, r4, r6
   28abc:	adds	r1, r1, r2
   28ac0:	adc	r2, r4, r9
   28ac4:	adds	r1, r1, r0
   28ac8:	movw	r0, #43594	; 0xaa4a
   28acc:	movt	r0, #20184	; 0x4ed8
   28ad0:	adc	r4, r2, r0
   28ad4:	ldr	r0, [fp, #-176]	; 0xffffff50
   28ad8:	adds	r9, r0, r1
   28adc:	adc	r0, lr, r4
   28ae0:	str	r9, [fp, #-196]	; 0xffffff3c
   28ae4:	orr	r2, r0, r7
   28ae8:	and	r6, r0, r7
   28aec:	lsl	r7, r0, #30
   28af0:	str	r0, [fp, #-168]	; 0xffffff58
   28af4:	and	r2, r2, r3
   28af8:	orr	r7, r7, r9, lsr #2
   28afc:	ldr	r3, [fp, #-204]	; 0xffffff34
   28b00:	orr	r2, r2, r6
   28b04:	lsl	r6, r0, #25
   28b08:	orr	r6, r6, r9, lsr #7
   28b0c:	str	r2, [fp, #-176]	; 0xffffff50
   28b10:	lsl	r2, r9, #30
   28b14:	orr	r2, r2, r0, lsr #2
   28b18:	eor	r6, r7, r6
   28b1c:	lsl	r7, r9, #4
   28b20:	orr	r7, r7, r0, lsr #28
   28b24:	eor	lr, r6, r7
   28b28:	lsl	r7, r9, #25
   28b2c:	ldr	r6, [fp, #-208]	; 0xffffff30
   28b30:	orr	r7, r7, r0, lsr #7
   28b34:	eor	r2, r2, r7
   28b38:	lsr	r7, r9, #28
   28b3c:	orr	r7, r7, r0, lsl #4
   28b40:	ldr	r0, [fp, #-176]	; 0xffffff50
   28b44:	eor	r2, r2, r7
   28b48:	orr	r7, r9, r3
   28b4c:	and	r9, r9, r3
   28b50:	and	r7, r7, r6
   28b54:	orr	r7, r7, r9
   28b58:	adds	r3, r2, r7
   28b5c:	adc	r0, lr, r0
   28b60:	ldr	lr, [fp, #-224]	; 0xffffff20
   28b64:	str	r0, [fp, #-176]	; 0xffffff50
   28b68:	ldr	r0, [fp, #-220]	; 0xffffff24
   28b6c:	adds	r1, r1, r0
   28b70:	ldr	r0, [fp, #-184]	; 0xffffff48
   28b74:	adc	r4, r4, r0
   28b78:	mov	r0, r1
   28b7c:	lsl	r1, r1, #14
   28b80:	lsl	r6, r4, #23
   28b84:	orr	r1, r1, r4, lsr #18
   28b88:	lsr	r7, r0, #18
   28b8c:	mov	r2, r0
   28b90:	str	r0, [fp, #-216]	; 0xffffff28
   28b94:	orr	r6, r6, r0, lsr #9
   28b98:	orr	r7, r7, r4, lsl #14
   28b9c:	eor	r1, r1, r6
   28ba0:	lsl	r6, r0, #18
   28ba4:	orr	r6, r6, r4, lsr #14
   28ba8:	eor	r9, r1, r6
   28bac:	lsl	r6, r0, #23
   28bb0:	orr	r6, r6, r4, lsr #9
   28bb4:	eor	r6, r7, r6
   28bb8:	lsr	r7, r0, #14
   28bbc:	ldr	r0, [fp, #-256]	; 0xffffff00
   28bc0:	orr	r7, r7, r4, lsl #18
   28bc4:	eor	r6, r6, r7
   28bc8:	eor	r7, lr, ip
   28bcc:	eor	r1, r8, r0
   28bd0:	and	r7, r4, r7
   28bd4:	and	r1, r2, r1
   28bd8:	eor	r7, r7, ip
   28bdc:	eor	r1, r1, r0
   28be0:	ldr	r0, [fp, #-312]	; 0xfffffec8
   28be4:	adds	sl, r0, sl
   28be8:	ldr	r0, [fp, #-316]	; 0xfffffec4
   28bec:	adc	r5, r0, r5
   28bf0:	movw	r0, #58227	; 0xe373
   28bf4:	adds	r1, sl, r1
   28bf8:	movt	r0, #30563	; 0x7763
   28bfc:	adc	r5, r5, r7
   28c00:	adds	r1, r1, r6
   28c04:	ldr	r7, [fp, #-168]	; 0xffffff58
   28c08:	adc	r5, r5, r9
   28c0c:	adds	r1, r1, r0
   28c10:	movw	r0, #51791	; 0xca4f
   28c14:	movt	r0, #23452	; 0x5b9c
   28c18:	adc	r5, r5, r0
   28c1c:	ldr	r0, [fp, #-176]	; 0xffffff50
   28c20:	adds	r2, r3, r1
   28c24:	ldr	r3, [fp, #-192]	; 0xffffff40
   28c28:	lsl	sl, r2, #30
   28c2c:	str	r2, [fp, #-212]	; 0xffffff2c
   28c30:	adc	r0, r0, r5
   28c34:	orr	r6, r0, r7
   28c38:	and	r7, r0, r7
   28c3c:	str	r0, [fp, #-176]	; 0xffffff50
   28c40:	and	r6, r6, r3
   28c44:	orr	r3, r6, r7
   28c48:	lsl	r7, r0, #25
   28c4c:	lsl	r6, r0, #30
   28c50:	orr	r7, r7, r2, lsr #7
   28c54:	orr	r6, r6, r2, lsr #2
   28c58:	str	r3, [fp, #-220]	; 0xffffff24
   28c5c:	ldr	r3, [fp, #-196]	; 0xffffff3c
   28c60:	eor	r6, r6, r7
   28c64:	lsl	r7, r2, #4
   28c68:	orr	r7, r7, r0, lsr #28
   28c6c:	eor	r9, r6, r7
   28c70:	lsl	r7, r2, #25
   28c74:	orr	r6, sl, r0, lsr #2
   28c78:	orr	r7, r7, r0, lsr #7
   28c7c:	eor	r6, r6, r7
   28c80:	lsr	r7, r2, #28
   28c84:	orr	r7, r7, r0, lsl #4
   28c88:	ldr	r0, [fp, #-204]	; 0xffffff34
   28c8c:	eor	r6, r6, r7
   28c90:	orr	r7, r2, r3
   28c94:	and	r7, r7, r0
   28c98:	and	r0, r2, r3
   28c9c:	ldr	r2, [sp, #360]	; 0x168
   28ca0:	ldr	r3, [fp, #-256]	; 0xffffff00
   28ca4:	orr	r0, r7, r0
   28ca8:	adds	r0, r6, r0
   28cac:	str	r0, [fp, #-184]	; 0xffffff48
   28cb0:	ldr	r0, [fp, #-220]	; 0xffffff24
   28cb4:	adc	r0, r9, r0
   28cb8:	str	r0, [fp, #-220]	; 0xffffff24
   28cbc:	ldr	r0, [fp, #-200]	; 0xffffff38
   28cc0:	adds	r9, r1, r0
   28cc4:	ldr	r0, [fp, #-188]	; 0xffffff44
   28cc8:	lsr	r7, r9, #18
   28ccc:	adc	r5, r5, r0
   28cd0:	lsl	r0, r9, #14
   28cd4:	adds	r3, r2, r3
   28cd8:	lsl	r6, r5, #23
   28cdc:	orr	r0, r0, r5, lsr #18
   28ce0:	orr	r7, r7, r5, lsl #14
   28ce4:	orr	r6, r6, r9, lsr #9
   28ce8:	eor	r0, r0, r6
   28cec:	lsl	r6, r9, #18
   28cf0:	orr	r6, r6, r5, lsr #14
   28cf4:	eor	r1, r0, r6
   28cf8:	lsl	r6, r9, #23
   28cfc:	mov	r0, lr
   28d00:	ldr	r0, [fp, #-216]	; 0xffffff28
   28d04:	orr	r6, r6, r5, lsr #9
   28d08:	eor	r6, r7, r6
   28d0c:	lsr	r7, r9, #14
   28d10:	orr	r7, r7, r5, lsl #18
   28d14:	eor	r0, r0, r8
   28d18:	and	r0, r9, r0
   28d1c:	eor	sl, r6, r7
   28d20:	ldr	r6, [fp, #-296]	; 0xfffffed8
   28d24:	eor	r7, r4, lr
   28d28:	eor	r0, r0, r8
   28d2c:	and	r7, r5, r7
   28d30:	eor	r7, r7, lr
   28d34:	adc	r6, r6, ip
   28d38:	adds	r0, r3, r0
   28d3c:	adc	r3, r6, r7
   28d40:	adds	r0, r0, sl
   28d44:	ldr	r7, [fp, #-176]	; 0xffffff50
   28d48:	adc	r3, r3, r1
   28d4c:	movw	r1, #47267	; 0xb8a3
   28d50:	movt	r1, #54962	; 0xd6b2
   28d54:	adds	lr, r0, r1
   28d58:	ldr	r0, [fp, #-184]	; 0xffffff48
   28d5c:	movw	r1, #28659	; 0x6ff3
   28d60:	movt	r1, #26670	; 0x682e
   28d64:	adc	r6, r3, r1
   28d68:	adds	r2, r0, lr
   28d6c:	ldr	r0, [fp, #-220]	; 0xffffff24
   28d70:	str	r2, [fp, #-188]	; 0xffffff44
   28d74:	adc	r1, r0, r6
   28d78:	ldr	r0, [fp, #-168]	; 0xffffff58
   28d7c:	orr	r3, r1, r7
   28d80:	and	r7, r1, r7
   28d84:	str	r1, [fp, #-184]	; 0xffffff48
   28d88:	and	r3, r3, r0
   28d8c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   28d90:	orr	ip, r3, r7
   28d94:	lsl	r7, r1, #25
   28d98:	lsl	r3, r1, #30
   28d9c:	orr	r7, r7, r2, lsr #7
   28da0:	orr	r3, r3, r2, lsr #2
   28da4:	eor	r3, r3, r7
   28da8:	lsl	r7, r2, #4
   28dac:	orr	r7, r7, r1, lsr #28
   28db0:	eor	sl, r3, r7
   28db4:	lsl	r7, r2, #25
   28db8:	lsl	r3, r2, #30
   28dbc:	orr	r7, r7, r1, lsr #7
   28dc0:	orr	r3, r3, r1, lsr #2
   28dc4:	eor	r3, r3, r7
   28dc8:	lsr	r7, r2, #28
   28dcc:	orr	r7, r7, r1, lsl #4
   28dd0:	ldr	r1, [fp, #-196]	; 0xffffff3c
   28dd4:	eor	r3, r3, r7
   28dd8:	orr	r7, r2, r0
   28ddc:	and	r7, r7, r1
   28de0:	and	r1, r2, r0
   28de4:	orr	r1, r7, r1
   28de8:	adds	r0, r3, r1
   28dec:	ldr	r3, [fp, #-224]	; 0xffffff20
   28df0:	str	r0, [fp, #-200]	; 0xffffff38
   28df4:	adc	r0, sl, ip
   28df8:	str	r0, [fp, #-256]	; 0xffffff00
   28dfc:	ldr	r0, [fp, #-208]	; 0xffffff30
   28e00:	adds	r2, lr, r0
   28e04:	ldr	r0, [fp, #-180]	; 0xffffff4c
   28e08:	str	r2, [fp, #-220]	; 0xffffff24
   28e0c:	adc	ip, r6, r0
   28e10:	lsl	r0, r2, #14
   28e14:	lsr	r6, r2, #18
   28e18:	lsl	r1, ip, #23
   28e1c:	orr	r0, r0, ip, lsr #18
   28e20:	orr	r6, r6, ip, lsl #14
   28e24:	orr	r1, r1, r2, lsr #9
   28e28:	eor	r0, r0, r1
   28e2c:	lsl	r1, r2, #18
   28e30:	orr	r1, r1, ip, lsr #14
   28e34:	eor	sl, r0, r1
   28e38:	ldr	r0, [fp, #-216]	; 0xffffff28
   28e3c:	lsl	r1, r2, #23
   28e40:	orr	r1, r1, ip, lsr #9
   28e44:	eor	r1, r6, r1
   28e48:	lsr	r6, r2, #14
   28e4c:	eor	r7, r9, r0
   28e50:	orr	r6, r6, ip, lsl #18
   28e54:	and	r7, r2, r7
   28e58:	ldr	r2, [fp, #-300]	; 0xfffffed4
   28e5c:	eor	r7, r7, r0
   28e60:	ldr	r0, [fp, #-304]	; 0xfffffed0
   28e64:	eor	r1, r1, r6
   28e68:	eor	r6, r5, r4
   28e6c:	and	r6, ip, r6
   28e70:	eor	r6, r6, r4
   28e74:	adds	r0, r0, r8
   28e78:	adc	lr, r2, r3
   28e7c:	adds	r0, r0, r7
   28e80:	ldr	r3, [fp, #-176]	; 0xffffff50
   28e84:	adc	r7, lr, r6
   28e88:	adds	r0, r0, r1
   28e8c:	ldr	r6, [fp, #-184]	; 0xffffff48
   28e90:	adc	r1, r7, sl
   28e94:	movw	r7, #45820	; 0xb2fc
   28e98:	movt	r7, #24047	; 0x5def
   28e9c:	adds	sl, r0, r7
   28ea0:	ldr	r0, [fp, #-200]	; 0xffffff38
   28ea4:	movw	r7, #33518	; 0x82ee
   28ea8:	movt	r7, #29839	; 0x748f
   28eac:	adc	r1, r1, r7
   28eb0:	adds	r2, r0, sl
   28eb4:	ldr	r0, [fp, #-256]	; 0xffffff00
   28eb8:	str	r2, [fp, #-208]	; 0xffffff30
   28ebc:	adc	r0, r0, r1
   28ec0:	orr	r7, r0, r6
   28ec4:	and	r6, r0, r6
   28ec8:	str	r0, [fp, #-200]	; 0xffffff38
   28ecc:	and	r7, r7, r3
   28ed0:	orr	r3, r7, r6
   28ed4:	lsl	r6, r0, #25
   28ed8:	lsl	r7, r0, #30
   28edc:	orr	r6, r6, r2, lsr #7
   28ee0:	orr	r7, r7, r2, lsr #2
   28ee4:	str	r3, [fp, #-180]	; 0xffffff4c
   28ee8:	ldr	r3, [fp, #-212]	; 0xffffff2c
   28eec:	eor	r6, r7, r6
   28ef0:	lsl	r7, r2, #4
   28ef4:	orr	r7, r7, r0, lsr #28
   28ef8:	eor	r8, r6, r7
   28efc:	lsl	r7, r2, #25
   28f00:	lsl	r6, r2, #30
   28f04:	orr	r7, r7, r0, lsr #7
   28f08:	orr	r6, r6, r0, lsr #2
   28f0c:	eor	r6, r6, r7
   28f10:	lsr	r7, r2, #28
   28f14:	orr	r7, r7, r0, lsl #4
   28f18:	ldr	r0, [fp, #-188]	; 0xffffff44
   28f1c:	eor	r6, r6, r7
   28f20:	orr	r7, r2, r0
   28f24:	and	lr, r2, r0
   28f28:	ldr	r0, [fp, #-180]	; 0xffffff4c
   28f2c:	ldr	r2, [fp, #-216]	; 0xffffff28
   28f30:	and	r7, r7, r3
   28f34:	orr	r7, r7, lr
   28f38:	adds	lr, r6, r7
   28f3c:	adc	r0, r8, r0
   28f40:	str	r0, [fp, #-180]	; 0xffffff4c
   28f44:	ldr	r0, [fp, #-204]	; 0xffffff34
   28f48:	adds	sl, sl, r0
   28f4c:	ldr	r0, [fp, #-192]	; 0xffffff40
   28f50:	lsr	r7, sl, #18
   28f54:	adc	r0, r1, r0
   28f58:	lsl	r1, sl, #14
   28f5c:	lsl	r6, r0, #23
   28f60:	orr	r1, r1, r0, lsr #18
   28f64:	orr	r7, r7, r0, lsl #14
   28f68:	str	r0, [fp, #-256]	; 0xffffff00
   28f6c:	orr	r6, r6, sl, lsr #9
   28f70:	eor	r1, r1, r6
   28f74:	lsl	r6, sl, #18
   28f78:	orr	r6, r6, r0, lsr #14
   28f7c:	eor	r8, r1, r6
   28f80:	lsl	r6, sl, #23
   28f84:	orr	r6, r6, r0, lsr #9
   28f88:	eor	r6, r7, r6
   28f8c:	lsr	r7, sl, #14
   28f90:	orr	r7, r7, r0, lsl #18
   28f94:	eor	r6, r6, r7
   28f98:	eor	r7, ip, r5
   28f9c:	and	r7, r0, r7
   28fa0:	ldr	r0, [fp, #-220]	; 0xffffff24
   28fa4:	eor	r7, r7, r5
   28fa8:	eor	r1, r0, r9
   28fac:	ldr	r0, [sp, #372]	; 0x174
   28fb0:	and	r1, sl, r1
   28fb4:	eor	r1, r1, r9
   28fb8:	adds	r2, r0, r2
   28fbc:	ldr	r0, [fp, #-292]	; 0xfffffedc
   28fc0:	adc	r4, r0, r4
   28fc4:	movw	r0, #12128	; 0x2f60
   28fc8:	adds	r1, r2, r1
   28fcc:	movt	r0, #17175	; 0x4317
   28fd0:	adc	r2, r4, r7
   28fd4:	adds	r1, r1, r6
   28fd8:	ldr	r7, [fp, #-200]	; 0xffffff38
   28fdc:	adc	r2, r2, r8
   28fe0:	adds	r3, r1, r0
   28fe4:	movw	r0, #25455	; 0x636f
   28fe8:	ldr	r1, [fp, #-184]	; 0xffffff48
   28fec:	movt	r0, #30885	; 0x78a5
   28ff0:	adc	r2, r2, r0
   28ff4:	ldr	r0, [fp, #-180]	; 0xffffff4c
   28ff8:	adds	r8, lr, r3
   28ffc:	str	r8, [fp, #-192]	; 0xffffff40
   29000:	adc	r0, r0, r2
   29004:	orr	r4, r0, r7
   29008:	and	r6, r0, r7
   2900c:	lsl	r7, r0, #30
   29010:	str	r0, [fp, #-180]	; 0xffffff4c
   29014:	and	r4, r4, r1
   29018:	orr	r7, r7, r8, lsr #2
   2901c:	orr	r1, r4, r6
   29020:	lsl	r6, r0, #25
   29024:	lsl	r4, r8, #30
   29028:	orr	r6, r6, r8, lsr #7
   2902c:	orr	r4, r4, r0, lsr #2
   29030:	str	r1, [fp, #-216]	; 0xffffff28
   29034:	ldr	r1, [fp, #-208]	; 0xffffff30
   29038:	eor	r6, r7, r6
   2903c:	lsl	r7, r8, #4
   29040:	orr	r7, r7, r0, lsr #28
   29044:	eor	lr, r6, r7
   29048:	lsl	r7, r8, #25
   2904c:	ldr	r6, [fp, #-188]	; 0xffffff44
   29050:	orr	r7, r7, r0, lsr #7
   29054:	eor	r4, r4, r7
   29058:	lsr	r7, r8, #28
   2905c:	orr	r7, r7, r0, lsl #4
   29060:	eor	r4, r4, r7
   29064:	orr	r7, r8, r1
   29068:	and	r8, r8, r1
   2906c:	and	r7, r7, r6
   29070:	orr	r7, r7, r8
   29074:	adds	r0, r4, r7
   29078:	str	r0, [fp, #-204]	; 0xffffff34
   2907c:	ldr	r0, [fp, #-216]	; 0xffffff28
   29080:	adc	r0, lr, r0
   29084:	ldr	lr, [fp, #-256]	; 0xffffff00
   29088:	str	r0, [fp, #-224]	; 0xffffff20
   2908c:	ldr	r0, [fp, #-196]	; 0xffffff3c
   29090:	adds	r4, r3, r0
   29094:	ldr	r0, [fp, #-168]	; 0xffffff58
   29098:	ldr	r3, [fp, #-200]	; 0xffffff38
   2909c:	lsl	r1, r4, #14
   290a0:	lsr	r7, r4, #18
   290a4:	adc	r0, r2, r0
   290a8:	ldr	r2, [fp, #-224]	; 0xffffff20
   290ac:	lsl	r6, r0, #23
   290b0:	orr	r1, r1, r0, lsr #18
   290b4:	orr	r7, r7, r0, lsl #14
   290b8:	str	r0, [fp, #-216]	; 0xffffff28
   290bc:	orr	r6, r6, r4, lsr #9
   290c0:	eor	r1, r1, r6
   290c4:	lsl	r6, r4, #18
   290c8:	orr	r6, r6, r0, lsr #14
   290cc:	eor	r8, r1, r6
   290d0:	lsl	r6, r4, #23
   290d4:	orr	r6, r6, r0, lsr #9
   290d8:	eor	r6, r7, r6
   290dc:	lsr	r7, r4, #14
   290e0:	orr	r7, r7, r0, lsl #18
   290e4:	eor	r6, r6, r7
   290e8:	eor	r7, lr, ip
   290ec:	and	r7, r0, r7
   290f0:	ldr	r0, [fp, #-220]	; 0xffffff24
   290f4:	eor	r7, r7, ip
   290f8:	eor	r1, sl, r0
   290fc:	and	r1, r4, r1
   29100:	eor	r1, r1, r0
   29104:	ldr	r0, [sp, #376]	; 0x178
   29108:	adds	r9, r0, r9
   2910c:	ldr	r0, [sp, #380]	; 0x17c
   29110:	adc	r5, r0, r5
   29114:	movw	r0, #43890	; 0xab72
   29118:	adds	r1, r9, r1
   2911c:	movt	r0, #41456	; 0xa1f0
   29120:	adc	r5, r5, r7
   29124:	adds	r1, r1, r6
   29128:	adc	r5, r5, r8
   2912c:	adds	r1, r1, r0
   29130:	movw	r0, #30740	; 0x7814
   29134:	movt	r0, #33992	; 0x84c8
   29138:	adc	r5, r5, r0
   2913c:	ldr	r0, [fp, #-204]	; 0xffffff34
   29140:	adds	r0, r0, r1
   29144:	adc	r9, r2, r5
   29148:	ldr	r2, [fp, #-180]	; 0xffffff4c
   2914c:	str	r0, [fp, #-204]	; 0xffffff34
   29150:	orr	r6, r9, r2
   29154:	and	r7, r9, r2
   29158:	and	r6, r6, r3
   2915c:	ldr	r3, [fp, #-192]	; 0xffffff40
   29160:	orr	r2, r6, r7
   29164:	lsl	r7, r9, #25
   29168:	lsl	r6, r9, #30
   2916c:	orr	r7, r7, r0, lsr #7
   29170:	orr	r6, r6, r0, lsr #2
   29174:	str	r2, [fp, #-196]	; 0xffffff3c
   29178:	mov	r2, r9
   2917c:	str	r2, [fp, #-224]	; 0xffffff20
   29180:	eor	r6, r6, r7
   29184:	lsl	r7, r0, #4
   29188:	orr	r7, r7, r9, lsr #28
   2918c:	eor	r8, r6, r7
   29190:	lsl	r7, r0, #25
   29194:	orr	r7, r7, r9, lsr #7
   29198:	lsl	r9, r0, #30
   2919c:	orr	r6, r9, r2, lsr #2
   291a0:	eor	r6, r6, r7
   291a4:	lsr	r7, r0, #28
   291a8:	orr	r7, r7, r2, lsl #4
   291ac:	eor	r9, r6, r7
   291b0:	orr	r7, r0, r3
   291b4:	mov	r6, r0
   291b8:	ldr	r0, [fp, #-208]	; 0xffffff30
   291bc:	and	r7, r7, r0
   291c0:	and	r0, r6, r3
   291c4:	ldr	r3, [fp, #-216]	; 0xffffff28
   291c8:	orr	r0, r7, r0
   291cc:	adds	r0, r9, r0
   291d0:	str	r0, [fp, #-168]	; 0xffffff58
   291d4:	ldr	r0, [fp, #-196]	; 0xffffff3c
   291d8:	adc	r0, r8, r0
   291dc:	str	r0, [fp, #-260]	; 0xfffffefc
   291e0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   291e4:	adds	r8, r1, r0
   291e8:	ldr	r0, [fp, #-176]	; 0xffffff50
   291ec:	lsr	r7, r8, #18
   291f0:	adc	r5, r5, r0
   291f4:	lsl	r0, r8, #14
   291f8:	lsl	r6, r5, #23
   291fc:	orr	r0, r0, r5, lsr #18
   29200:	orr	r7, r7, r5, lsl #14
   29204:	orr	r6, r6, r8, lsr #9
   29208:	eor	r0, r0, r6
   2920c:	lsl	r6, r8, #18
   29210:	orr	r6, r6, r5, lsr #14
   29214:	eor	r1, r0, r6
   29218:	lsl	r6, r8, #23
   2921c:	mov	r0, lr
   29220:	eor	r0, r4, sl
   29224:	orr	r6, r6, r5, lsr #9
   29228:	and	r0, r8, r0
   2922c:	eor	r0, r0, sl
   29230:	eor	r6, r7, r6
   29234:	lsr	r7, r8, #14
   29238:	orr	r7, r7, r5, lsl #18
   2923c:	eor	r9, r6, r7
   29240:	eor	r7, r3, lr
   29244:	ldr	r6, [sp, #384]	; 0x180
   29248:	ldr	r3, [fp, #-220]	; 0xffffff24
   2924c:	and	r7, r5, r7
   29250:	eor	r7, r7, lr
   29254:	adds	r3, r6, r3
   29258:	ldr	r6, [fp, #-288]	; 0xfffffee0
   2925c:	adc	r6, r6, ip
   29260:	adds	r0, r3, r0
   29264:	adc	r3, r6, r7
   29268:	adds	r0, r0, r9
   2926c:	adc	r3, r3, r1
   29270:	movw	r1, #14828	; 0x39ec
   29274:	movt	r1, #6756	; 0x1a64
   29278:	adds	lr, r0, r1
   2927c:	ldr	r0, [fp, #-168]	; 0xffffff58
   29280:	movw	r1, #520	; 0x208
   29284:	movt	r1, #36039	; 0x8cc7
   29288:	adc	r7, r3, r1
   2928c:	adds	ip, r0, lr
   29290:	ldr	r0, [fp, #-260]	; 0xfffffefc
   29294:	str	ip, [fp, #-196]	; 0xffffff3c
   29298:	adc	r1, r0, r7
   2929c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   292a0:	orr	r3, r1, r2
   292a4:	and	r6, r1, r2
   292a8:	ldr	r2, [fp, #-192]	; 0xffffff40
   292ac:	str	r1, [fp, #-168]	; 0xffffff58
   292b0:	and	r3, r3, r0
   292b4:	orr	r0, r3, r6
   292b8:	lsl	r6, r1, #25
   292bc:	lsl	r3, r1, #30
   292c0:	orr	r6, r6, ip, lsr #7
   292c4:	orr	r3, r3, ip, lsr #2
   292c8:	str	r0, [fp, #-176]	; 0xffffff50
   292cc:	ldr	r0, [fp, #-204]	; 0xffffff34
   292d0:	eor	r3, r3, r6
   292d4:	lsl	r6, ip, #4
   292d8:	orr	r6, r6, r1, lsr #28
   292dc:	eor	r9, r3, r6
   292e0:	lsl	r6, ip, #25
   292e4:	lsl	r3, ip, #30
   292e8:	orr	r6, r6, r1, lsr #7
   292ec:	orr	r3, r3, r1, lsr #2
   292f0:	eor	r3, r3, r6
   292f4:	lsr	r6, ip, #28
   292f8:	orr	r6, r6, r1, lsl #4
   292fc:	eor	r3, r3, r6
   29300:	orr	r6, ip, r0
   29304:	and	ip, ip, r0
   29308:	ldr	r0, [fp, #-176]	; 0xffffff50
   2930c:	and	r6, r6, r2
   29310:	ldr	r2, [fp, #-256]	; 0xffffff00
   29314:	orr	r6, r6, ip
   29318:	adds	r3, r3, r6
   2931c:	adc	r0, r9, r0
   29320:	str	r0, [fp, #-176]	; 0xffffff50
   29324:	ldr	r0, [fp, #-188]	; 0xffffff44
   29328:	adds	r1, lr, r0
   2932c:	ldr	r0, [fp, #-184]	; 0xffffff48
   29330:	str	r1, [fp, #-188]	; 0xffffff44
   29334:	adc	ip, r7, r0
   29338:	lsl	r0, r1, #14
   2933c:	lsr	r7, r1, #18
   29340:	lsl	r6, ip, #23
   29344:	orr	r0, r0, ip, lsr #18
   29348:	orr	r7, r7, ip, lsl #14
   2934c:	orr	r6, r6, r1, lsr #9
   29350:	eor	r0, r0, r6
   29354:	lsl	r6, r1, #18
   29358:	orr	r6, r6, ip, lsr #14
   2935c:	eor	r9, r0, r6
   29360:	lsl	r6, r1, #23
   29364:	ldr	r0, [fp, #-216]	; 0xffffff28
   29368:	orr	r6, r6, ip, lsr #9
   2936c:	eor	r6, r7, r6
   29370:	lsr	r7, r1, #14
   29374:	orr	r7, r7, ip, lsl #18
   29378:	eor	r6, r6, r7
   2937c:	eor	r7, r5, r0
   29380:	and	r7, ip, r7
   29384:	eor	r7, r7, r0
   29388:	eor	r0, r8, r4
   2938c:	and	r0, r1, r0
   29390:	ldr	r1, [sp, #388]	; 0x184
   29394:	eor	r0, r0, r4
   29398:	adds	sl, r1, sl
   2939c:	ldr	r1, [sp, #392]	; 0x188
   293a0:	adc	lr, r1, r2
   293a4:	movw	r1, #7720	; 0x1e28
   293a8:	adds	r0, sl, r0
   293ac:	ldr	r2, [fp, #-168]	; 0xffffff58
   293b0:	movt	r1, #9059	; 0x2363
   293b4:	adc	r7, lr, r7
   293b8:	adds	r0, r0, r6
   293bc:	adc	r7, r7, r9
   293c0:	adds	r9, r0, r1
   293c4:	movw	r1, #65530	; 0xfffa
   293c8:	movt	r1, #37054	; 0x90be
   293cc:	adc	r6, r7, r1
   293d0:	ldr	r1, [fp, #-176]	; 0xffffff50
   293d4:	adds	r0, r3, r9
   293d8:	str	r0, [fp, #-184]	; 0xffffff48
   293dc:	adc	r3, r1, r6
   293e0:	ldr	r1, [fp, #-224]	; 0xffffff20
   293e4:	orr	r7, r3, r2
   293e8:	str	r3, [fp, #-176]	; 0xffffff50
   293ec:	and	r7, r7, r1
   293f0:	and	r1, r3, r2
   293f4:	ldr	r2, [fp, #-196]	; 0xffffff3c
   293f8:	orr	r1, r7, r1
   293fc:	lsl	r7, r3, #25
   29400:	str	r1, [fp, #-212]	; 0xffffff2c
   29404:	lsl	r1, r3, #30
   29408:	orr	r7, r7, r0, lsr #7
   2940c:	orr	r1, r1, r0, lsr #2
   29410:	and	lr, r0, r2
   29414:	eor	r1, r1, r7
   29418:	lsl	r7, r0, #4
   2941c:	orr	r7, r7, r3, lsr #28
   29420:	eor	sl, r1, r7
   29424:	lsl	r7, r0, #25
   29428:	lsl	r1, r0, #30
   2942c:	orr	r7, r7, r3, lsr #7
   29430:	orr	r1, r1, r3, lsr #2
   29434:	eor	r1, r1, r7
   29438:	lsr	r7, r0, #28
   2943c:	orr	r7, r7, r3, lsl #4
   29440:	ldr	r3, [fp, #-204]	; 0xffffff34
   29444:	eor	r1, r1, r7
   29448:	orr	r7, r0, r2
   2944c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29450:	ldr	r2, [fp, #-216]	; 0xffffff28
   29454:	and	r7, r7, r3
   29458:	orr	r7, r7, lr
   2945c:	adds	r3, r1, r7
   29460:	adc	r0, sl, r0
   29464:	str	r0, [fp, #-212]	; 0xffffff2c
   29468:	ldr	r0, [fp, #-208]	; 0xffffff30
   2946c:	adds	r9, r9, r0
   29470:	ldr	r0, [fp, #-200]	; 0xffffff38
   29474:	lsl	r1, r9, #14
   29478:	lsr	r7, r9, #18
   2947c:	adc	r0, r6, r0
   29480:	lsl	r6, r0, #23
   29484:	orr	r1, r1, r0, lsr #18
   29488:	orr	r7, r7, r0, lsl #14
   2948c:	mov	lr, r0
   29490:	orr	r6, r6, r9, lsr #9
   29494:	str	lr, [fp, #-256]	; 0xffffff00
   29498:	eor	r1, r1, r6
   2949c:	lsl	r6, r9, #18
   294a0:	orr	r6, r6, r0, lsr #14
   294a4:	eor	sl, r1, r6
   294a8:	lsl	r6, r9, #23
   294ac:	orr	r6, r6, r0, lsr #9
   294b0:	eor	r6, r7, r6
   294b4:	lsr	r7, r9, #14
   294b8:	orr	r7, r7, r0, lsl #18
   294bc:	eor	r6, r6, r7
   294c0:	eor	r7, ip, r5
   294c4:	and	r7, r0, r7
   294c8:	ldr	r0, [fp, #-188]	; 0xffffff44
   294cc:	eor	r7, r7, r5
   294d0:	eor	r1, r0, r8
   294d4:	ldr	r0, [fp, #-284]	; 0xfffffee4
   294d8:	and	r1, r9, r1
   294dc:	eor	r1, r1, r8
   294e0:	adds	r4, r0, r4
   294e4:	ldr	r0, [fp, #-172]	; 0xffffff54
   294e8:	adc	r2, r0, r2
   294ec:	movw	r0, #48617	; 0xbde9
   294f0:	adds	r1, r4, r1
   294f4:	movt	r0, #56962	; 0xde82
   294f8:	adc	r2, r2, r7
   294fc:	adds	r1, r1, r6
   29500:	adc	r2, r2, sl
   29504:	adds	r1, r1, r0
   29508:	movw	r0, #27883	; 0x6ceb
   2950c:	movt	r0, #42064	; 0xa450
   29510:	adc	r4, r2, r0
   29514:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29518:	adds	r6, r3, r1
   2951c:	ldr	r3, [fp, #-176]	; 0xffffff50
   29520:	adc	sl, r0, r4
   29524:	ldr	r0, [fp, #-168]	; 0xffffff58
   29528:	orr	r2, sl, r3
   2952c:	and	r7, sl, r3
   29530:	mov	r3, sl
   29534:	str	r3, [fp, #-216]	; 0xffffff28
   29538:	and	r2, r2, r0
   2953c:	orr	r0, r2, r7
   29540:	lsl	r7, sl, #25
   29544:	lsl	r2, sl, #30
   29548:	orr	r7, r7, r6, lsr #7
   2954c:	orr	r2, r2, r6, lsr #2
   29550:	str	r0, [fp, #-208]	; 0xffffff30
   29554:	eor	r2, r2, r7
   29558:	lsl	r7, r6, #4
   2955c:	orr	r7, r7, sl, lsr #28
   29560:	eor	r0, r2, r7
   29564:	lsl	r7, r6, #25
   29568:	mov	r2, r6
   2956c:	orr	r7, r7, sl, lsr #7
   29570:	lsl	sl, r6, #30
   29574:	str	r0, [fp, #-212]	; 0xffffff2c
   29578:	ldr	r0, [fp, #-184]	; 0xffffff48
   2957c:	str	r2, [fp, #-200]	; 0xffffff38
   29580:	orr	r6, sl, r3, lsr #2
   29584:	eor	sl, r6, r7
   29588:	lsr	r7, r2, #28
   2958c:	mov	r6, r2
   29590:	orr	r7, r7, r3, lsl #4
   29594:	eor	sl, sl, r7
   29598:	orr	r7, r2, r0
   2959c:	ldr	r2, [fp, #-196]	; 0xffffff3c
   295a0:	and	r7, r7, r2
   295a4:	and	r2, r6, r0
   295a8:	orr	r2, r7, r2
   295ac:	adds	r0, sl, r2
   295b0:	ldr	r2, [fp, #-212]	; 0xffffff2c
   295b4:	ldr	sl, [fp, #-276]	; 0xfffffeec
   295b8:	str	r0, [fp, #-172]	; 0xffffff54
   295bc:	ldr	r0, [fp, #-208]	; 0xffffff30
   295c0:	adc	r0, r2, r0
   295c4:	str	r0, [fp, #-220]	; 0xffffff24
   295c8:	ldr	r0, [fp, #-192]	; 0xffffff40
   295cc:	adds	r1, r1, r0
   295d0:	ldr	r0, [fp, #-180]	; 0xffffff4c
   295d4:	adc	r4, r4, r0
   295d8:	mov	r0, r1
   295dc:	lsl	r1, r1, #14
   295e0:	adds	r8, sl, r8
   295e4:	lsl	r6, r4, #23
   295e8:	orr	r1, r1, r4, lsr #18
   295ec:	lsr	r7, r0, #18
   295f0:	mov	r2, r0
   295f4:	str	r0, [fp, #-208]	; 0xffffff30
   295f8:	orr	r6, r6, r0, lsr #9
   295fc:	orr	r7, r7, r4, lsl #14
   29600:	eor	r1, r1, r6
   29604:	lsl	r6, r0, #18
   29608:	orr	r6, r6, r4, lsr #14
   2960c:	eor	r1, r1, r6
   29610:	lsl	r6, r0, #23
   29614:	orr	r6, r6, r4, lsr #9
   29618:	str	r1, [fp, #-180]	; 0xffffff4c
   2961c:	eor	r6, r7, r6
   29620:	lsr	r7, r0, #14
   29624:	ldr	r0, [fp, #-188]	; 0xffffff44
   29628:	orr	r7, r7, r4, lsl #18
   2962c:	eor	r6, r6, r7
   29630:	eor	r7, lr, ip
   29634:	eor	r1, r9, r0
   29638:	and	r7, r4, r7
   2963c:	and	r1, r2, r1
   29640:	eor	r7, r7, ip
   29644:	ldr	r2, [fp, #-176]	; 0xffffff50
   29648:	eor	r1, r1, r0
   2964c:	ldr	r0, [fp, #-280]	; 0xfffffee8
   29650:	adc	r5, r0, r5
   29654:	ldr	r0, [fp, #-180]	; 0xffffff4c
   29658:	adds	r1, r8, r1
   2965c:	adc	r5, r5, r7
   29660:	adds	r1, r1, r6
   29664:	adc	r5, r5, r0
   29668:	movw	r0, #30997	; 0x7915
   2966c:	movt	r0, #45766	; 0xb2c6
   29670:	adds	r1, r1, r0
   29674:	movw	r0, #41975	; 0xa3f7
   29678:	movt	r0, #48889	; 0xbef9
   2967c:	adc	r5, r5, r0
   29680:	ldr	r0, [fp, #-172]	; 0xffffff54
   29684:	adds	r8, r0, r1
   29688:	ldr	r0, [fp, #-220]	; 0xffffff24
   2968c:	str	r8, [fp, #-212]	; 0xffffff2c
   29690:	adc	r0, r0, r5
   29694:	orr	r6, r0, r3
   29698:	and	r7, r0, r3
   2969c:	ldr	r3, [fp, #-200]	; 0xffffff38
   296a0:	str	r0, [fp, #-172]	; 0xffffff54
   296a4:	and	r6, r6, r2
   296a8:	orr	r2, r6, r7
   296ac:	lsl	r7, r0, #25
   296b0:	lsl	r6, r0, #30
   296b4:	orr	r7, r7, r8, lsr #7
   296b8:	orr	r6, r6, r8, lsr #2
   296bc:	str	r2, [fp, #-192]	; 0xffffff40
   296c0:	ldr	r2, [fp, #-184]	; 0xffffff48
   296c4:	eor	r6, r6, r7
   296c8:	lsl	r7, r8, #4
   296cc:	orr	r7, r7, r0, lsr #28
   296d0:	eor	sl, r6, r7
   296d4:	lsl	r7, r8, #25
   296d8:	lsl	r6, r8, #30
   296dc:	orr	r7, r7, r0, lsr #7
   296e0:	orr	r6, r6, r0, lsr #2
   296e4:	eor	r6, r6, r7
   296e8:	lsr	r7, r8, #28
   296ec:	orr	r7, r7, r0, lsl #4
   296f0:	eor	r6, r6, r7
   296f4:	orr	r7, r8, r3
   296f8:	and	r8, r8, r3
   296fc:	and	r7, r7, r2
   29700:	ldr	r2, [fp, #-188]	; 0xffffff44
   29704:	orr	r7, r7, r8
   29708:	adds	r0, r6, r7
   2970c:	str	r0, [fp, #-180]	; 0xffffff4c
   29710:	ldr	r0, [fp, #-192]	; 0xffffff40
   29714:	adc	r0, sl, r0
   29718:	str	r0, [fp, #-192]	; 0xffffff40
   2971c:	ldr	r0, [fp, #-204]	; 0xffffff34
   29720:	adds	r8, r1, r0
   29724:	ldr	r0, [fp, #-224]	; 0xffffff20
   29728:	ldr	r1, [fp, #-268]	; 0xfffffef4
   2972c:	lsl	r6, r8, #14
   29730:	adc	r5, r5, r0
   29734:	ldr	r0, [fp, #-208]	; 0xffffff30
   29738:	adds	r3, r1, r2
   2973c:	ldr	r1, [fp, #-272]	; 0xfffffef0
   29740:	ldr	r2, [fp, #-172]	; 0xffffff54
   29744:	lsl	r7, r5, #23
   29748:	orr	r6, r6, r5, lsr #18
   2974c:	orr	r7, r7, r8, lsr #9
   29750:	eor	r6, r6, r7
   29754:	lsl	r7, r8, #18
   29758:	eor	r0, r0, r9
   2975c:	adc	ip, r1, ip
   29760:	movw	r1, #21291	; 0x532b
   29764:	orr	r7, r7, r5, lsr #14
   29768:	and	r0, r8, r0
   2976c:	movt	r1, #58226	; 0xe372
   29770:	eor	r0, r0, r9
   29774:	eor	sl, r6, r7
   29778:	lsl	r7, r8, #23
   2977c:	lsr	r6, r8, #18
   29780:	adds	r0, r3, r0
   29784:	orr	r7, r7, r5, lsr #9
   29788:	orr	r6, r6, r5, lsl #14
   2978c:	eor	r6, r6, r7
   29790:	lsr	r7, r8, #14
   29794:	orr	r7, r7, r5, lsl #18
   29798:	eor	r6, r6, r7
   2979c:	eor	r7, r4, lr
   297a0:	and	r7, r5, r7
   297a4:	eor	r7, r7, lr
   297a8:	adc	r3, ip, r7
   297ac:	adds	r0, r0, r6
   297b0:	ldr	r6, [fp, #-216]	; 0xffffff28
   297b4:	adc	r3, r3, sl
   297b8:	adds	lr, r0, r1
   297bc:	ldr	r0, [fp, #-180]	; 0xffffff4c
   297c0:	movw	r1, #30962	; 0x78f2
   297c4:	movt	r1, #50801	; 0xc671
   297c8:	adc	r3, r3, r1
   297cc:	adds	r1, r0, lr
   297d0:	ldr	r0, [fp, #-192]	; 0xffffff40
   297d4:	str	r1, [fp, #-188]	; 0xffffff44
   297d8:	adc	ip, r0, r3
   297dc:	orr	r7, ip, r2
   297e0:	and	r7, r7, r6
   297e4:	and	r6, ip, r2
   297e8:	mov	r2, ip
   297ec:	orr	r0, r7, r6
   297f0:	lsl	r6, ip, #25
   297f4:	lsl	r7, ip, #30
   297f8:	str	r2, [fp, #-220]	; 0xffffff24
   297fc:	orr	r6, r6, r1, lsr #7
   29800:	orr	r7, r7, r1, lsr #2
   29804:	str	r0, [fp, #-192]	; 0xffffff40
   29808:	mov	r0, r1
   2980c:	eor	r6, r7, r6
   29810:	lsl	r7, r1, #4
   29814:	orr	r7, r7, ip, lsr #28
   29818:	eor	sl, r6, r7
   2981c:	lsl	r7, r1, #25
   29820:	orr	r7, r7, ip, lsr #7
   29824:	lsl	ip, r1, #30
   29828:	orr	r6, ip, r2, lsr #2
   2982c:	eor	r7, r6, r7
   29830:	lsr	r6, r1, #28
   29834:	orr	r6, r6, r2, lsl #4
   29838:	eor	ip, r7, r6
   2983c:	ldr	r7, [fp, #-212]	; 0xffffff2c
   29840:	orr	r6, r1, r7
   29844:	ldr	r1, [fp, #-200]	; 0xffffff38
   29848:	and	r6, r6, r1
   2984c:	and	r1, r0, r7
   29850:	orr	r1, r6, r1
   29854:	adds	r0, ip, r1
   29858:	ldr	r1, [fp, #-196]	; 0xffffff3c
   2985c:	str	r0, [fp, #-180]	; 0xffffff4c
   29860:	ldr	r0, [fp, #-192]	; 0xffffff40
   29864:	adc	r0, sl, r0
   29868:	adds	ip, lr, r1
   2986c:	str	r0, [fp, #-204]	; 0xffffff34
   29870:	ldr	r0, [fp, #-168]	; 0xffffff58
   29874:	lsr	r6, ip, #18
   29878:	adc	r3, r3, r0
   2987c:	lsl	r0, ip, #14
   29880:	lsl	r1, r3, #23
   29884:	orr	r0, r0, r3, lsr #18
   29888:	orr	r6, r6, r3, lsl #14
   2988c:	str	r3, [fp, #-196]	; 0xffffff3c
   29890:	orr	r1, r1, ip, lsr #9
   29894:	eor	r0, r0, r1
   29898:	lsl	r1, ip, #18
   2989c:	orr	r1, r1, r3, lsr #14
   298a0:	eor	sl, r0, r1
   298a4:	ldr	r0, [fp, #-208]	; 0xffffff30
   298a8:	lsl	r1, ip, #23
   298ac:	orr	r1, r1, r3, lsr #9
   298b0:	eor	r1, r6, r1
   298b4:	lsr	r6, ip, #14
   298b8:	eor	r7, r8, r0
   298bc:	orr	r6, r6, r3, lsl #18
   298c0:	and	r7, ip, r7
   298c4:	eor	r7, r7, r0
   298c8:	ldr	r0, [sp, #424]	; 0x1a8
   298cc:	eor	r1, r1, r6
   298d0:	eor	r6, r5, r4
   298d4:	and	r6, r3, r6
   298d8:	ldr	r3, [fp, #-256]	; 0xffffff00
   298dc:	eor	r6, r6, r4
   298e0:	adds	r9, r0, r9
   298e4:	ldr	r0, [sp, #420]	; 0x1a4
   298e8:	adc	lr, r0, r3
   298ec:	adds	r0, r9, r7
   298f0:	ldr	r3, [fp, #-204]	; 0xffffff34
   298f4:	adc	r7, lr, r6
   298f8:	adds	r0, r0, r1
   298fc:	ldr	r6, [fp, #-172]	; 0xffffff54
   29900:	adc	r1, r7, sl
   29904:	movw	r7, #24988	; 0x619c
   29908:	movt	r7, #59942	; 0xea26
   2990c:	adds	r9, r0, r7
   29910:	ldr	r0, [fp, #-180]	; 0xffffff4c
   29914:	movw	r7, #16078	; 0x3ece
   29918:	movt	r7, #51751	; 0xca27
   2991c:	adc	r1, r1, r7
   29920:	adds	r0, r0, r9
   29924:	adc	r3, r3, r1
   29928:	str	r0, [fp, #-192]	; 0xffffff40
   2992c:	orr	r7, r3, r2
   29930:	str	r3, [fp, #-168]	; 0xffffff58
   29934:	and	r7, r7, r6
   29938:	and	r6, r3, r2
   2993c:	orr	r2, r7, r6
   29940:	lsl	r6, r3, #25
   29944:	lsl	r7, r3, #30
   29948:	orr	r6, r6, r0, lsr #7
   2994c:	orr	r7, r7, r0, lsr #2
   29950:	str	r2, [fp, #-204]	; 0xffffff34
   29954:	ldr	r2, [fp, #-188]	; 0xffffff44
   29958:	eor	r6, r7, r6
   2995c:	lsl	r7, r0, #4
   29960:	orr	r7, r7, r3, lsr #28
   29964:	and	lr, r0, r2
   29968:	eor	sl, r6, r7
   2996c:	lsl	r7, r0, #25
   29970:	lsl	r6, r0, #30
   29974:	orr	r7, r7, r3, lsr #7
   29978:	orr	r6, r6, r3, lsr #2
   2997c:	eor	r6, r6, r7
   29980:	lsr	r7, r0, #28
   29984:	orr	r7, r7, r3, lsl #4
   29988:	ldr	r3, [fp, #-212]	; 0xffffff2c
   2998c:	eor	r6, r6, r7
   29990:	orr	r7, r0, r2
   29994:	ldr	r2, [fp, #-208]	; 0xffffff30
   29998:	and	r7, r7, r3
   2999c:	ldr	r3, [fp, #-196]	; 0xffffff3c
   299a0:	orr	r7, r7, lr
   299a4:	adds	r0, r6, r7
   299a8:	str	r0, [fp, #-180]	; 0xffffff4c
   299ac:	ldr	r0, [fp, #-204]	; 0xffffff34
   299b0:	adc	r0, sl, r0
   299b4:	str	r0, [fp, #-224]	; 0xffffff20
   299b8:	ldr	r0, [fp, #-184]	; 0xffffff48
   299bc:	adds	r9, r9, r0
   299c0:	ldr	r0, [fp, #-176]	; 0xffffff50
   299c4:	lsr	r7, r9, #18
   299c8:	adc	lr, r1, r0
   299cc:	lsl	r1, r9, #14
   299d0:	ldr	r0, [sp, #248]	; 0xf8
   299d4:	lsl	r6, lr, #23
   299d8:	orr	r1, r1, lr, lsr #18
   299dc:	orr	r7, r7, lr, lsl #14
   299e0:	orr	r6, r6, r9, lsr #9
   299e4:	eor	r1, r1, r6
   299e8:	lsl	r6, r9, #18
   299ec:	adds	r2, r0, r2
   299f0:	ldr	r0, [sp, #244]	; 0xf4
   299f4:	orr	r6, r6, lr, lsr #14
   299f8:	eor	sl, r1, r6
   299fc:	lsl	r6, r9, #23
   29a00:	eor	r1, ip, r8
   29a04:	orr	r6, r6, lr, lsr #9
   29a08:	and	r1, r9, r1
   29a0c:	adc	r4, r0, r4
   29a10:	movw	r0, #49671	; 0xc207
   29a14:	eor	r1, r1, r8
   29a18:	movt	r0, #8640	; 0x21c0
   29a1c:	eor	r6, r7, r6
   29a20:	lsr	r7, r9, #14
   29a24:	adds	r1, r2, r1
   29a28:	orr	r7, r7, lr, lsl #18
   29a2c:	eor	r6, r6, r7
   29a30:	eor	r7, r3, r5
   29a34:	and	r7, lr, r7
   29a38:	eor	r7, r7, r5
   29a3c:	adc	r2, r4, r7
   29a40:	adds	r1, r1, r6
   29a44:	ldr	r6, [fp, #-220]	; 0xffffff24
   29a48:	adc	r2, r2, sl
   29a4c:	adds	r1, r1, r0
   29a50:	movw	r0, #47303	; 0xb8c7
   29a54:	movt	r0, #53638	; 0xd186
   29a58:	adc	r4, r2, r0
   29a5c:	ldr	r0, [fp, #-180]	; 0xffffff4c
   29a60:	adds	r7, r0, r1
   29a64:	ldr	r0, [fp, #-224]	; 0xffffff20
   29a68:	adc	sl, r0, r4
   29a6c:	ldr	r0, [fp, #-168]	; 0xffffff58
   29a70:	str	sl, [fp, #-180]	; 0xffffff4c
   29a74:	orr	r2, sl, r0
   29a78:	and	r2, r2, r6
   29a7c:	and	r6, sl, r0
   29a80:	orr	r0, r2, r6
   29a84:	lsl	r6, sl, #25
   29a88:	lsl	r2, sl, #30
   29a8c:	orr	r6, r6, r7, lsr #7
   29a90:	orr	r2, r2, r7, lsr #2
   29a94:	str	r0, [fp, #-184]	; 0xffffff48
   29a98:	eor	r2, r2, r6
   29a9c:	lsl	r6, r7, #4
   29aa0:	orr	r6, r6, sl, lsr #28
   29aa4:	eor	r0, r2, r6
   29aa8:	lsl	r6, r7, #25
   29aac:	mov	r2, sl
   29ab0:	orr	r6, r6, sl, lsr #7
   29ab4:	lsl	sl, r7, #30
   29ab8:	str	r0, [fp, #-208]	; 0xffffff30
   29abc:	mov	r0, r7
   29ac0:	orr	r7, sl, r2, lsr #2
   29ac4:	str	r0, [fp, #-204]	; 0xffffff34
   29ac8:	eor	r6, r7, r6
   29acc:	lsr	r7, r0, #28
   29ad0:	orr	r7, r7, r2, lsl #4
   29ad4:	ldr	r2, [fp, #-188]	; 0xffffff44
   29ad8:	eor	sl, r6, r7
   29adc:	ldr	r6, [fp, #-192]	; 0xffffff40
   29ae0:	orr	r7, r0, r6
   29ae4:	and	r7, r7, r2
   29ae8:	and	r2, r0, r6
   29aec:	orr	r2, r7, r2
   29af0:	adds	r0, sl, r2
   29af4:	ldr	r2, [fp, #-208]	; 0xffffff30
   29af8:	str	r0, [fp, #-176]	; 0xffffff50
   29afc:	ldr	r0, [fp, #-184]	; 0xffffff48
   29b00:	adc	r0, r2, r0
   29b04:	str	r0, [fp, #-184]	; 0xffffff48
   29b08:	ldr	r0, [fp, #-200]	; 0xffffff38
   29b0c:	adds	r1, r1, r0
   29b10:	ldr	r0, [fp, #-216]	; 0xffffff28
   29b14:	adc	r2, r4, r0
   29b18:	mov	r0, r1
   29b1c:	lsl	r1, r1, #14
   29b20:	lsl	r6, r2, #23
   29b24:	orr	r1, r1, r2, lsr #18
   29b28:	lsr	r7, r0, #18
   29b2c:	str	r0, [fp, #-224]	; 0xffffff20
   29b30:	mov	r4, r2
   29b34:	str	r2, [fp, #-200]	; 0xffffff38
   29b38:	orr	r6, r6, r0, lsr #9
   29b3c:	orr	r7, r7, r2, lsl #14
   29b40:	eor	r1, r1, r6
   29b44:	lsl	r6, r0, #18
   29b48:	orr	r6, r6, r2, lsr #14
   29b4c:	eor	r1, r1, r6
   29b50:	lsl	r6, r0, #23
   29b54:	orr	r6, r6, r2, lsr #9
   29b58:	str	r1, [fp, #-208]	; 0xffffff30
   29b5c:	mov	r1, r3
   29b60:	eor	r1, r9, ip
   29b64:	and	r1, r0, r1
   29b68:	eor	r6, r7, r6
   29b6c:	lsr	r7, r0, #14
   29b70:	eor	r1, r1, ip
   29b74:	orr	r7, r7, r2, lsl #18
   29b78:	eor	sl, r6, r7
   29b7c:	eor	r7, lr, r3
   29b80:	and	r7, r2, r7
   29b84:	ldr	r2, [fp, #-184]	; 0xffffff48
   29b88:	eor	r7, r7, r3
   29b8c:	mov	r3, r0
   29b90:	ldr	r0, [sp, #396]	; 0x18c
   29b94:	adds	r6, r0, r8
   29b98:	ldr	r0, [fp, #-264]	; 0xfffffef8
   29b9c:	adc	r5, r0, r5
   29ba0:	ldr	r0, [fp, #-208]	; 0xffffff30
   29ba4:	adds	r1, r6, r1
   29ba8:	ldr	r6, [fp, #-180]	; 0xffffff4c
   29bac:	adc	r5, r5, r7
   29bb0:	adds	r1, r1, sl
   29bb4:	adc	r5, r5, r0
   29bb8:	movw	r0, #60190	; 0xeb1e
   29bbc:	movt	r0, #52704	; 0xcde0
   29bc0:	adds	r1, r1, r0
   29bc4:	movw	r0, #32214	; 0x7dd6
   29bc8:	movt	r0, #60122	; 0xeada
   29bcc:	adc	r7, r5, r0
   29bd0:	ldr	r0, [fp, #-176]	; 0xffffff50
   29bd4:	adds	r0, r0, r1
   29bd8:	adc	sl, r2, r7
   29bdc:	ldr	r2, [fp, #-168]	; 0xffffff58
   29be0:	str	r0, [fp, #-208]	; 0xffffff30
   29be4:	orr	r5, sl, r6
   29be8:	and	r6, sl, r6
   29bec:	str	sl, [fp, #-184]	; 0xffffff48
   29bf0:	and	r5, r5, r2
   29bf4:	orr	r2, r5, r6
   29bf8:	lsl	r6, sl, #25
   29bfc:	lsl	r5, sl, #30
   29c00:	orr	r6, r6, r0, lsr #7
   29c04:	orr	r5, r5, r0, lsr #2
   29c08:	str	r2, [fp, #-216]	; 0xffffff28
   29c0c:	ldr	r2, [fp, #-204]	; 0xffffff34
   29c10:	eor	r5, r5, r6
   29c14:	lsl	r6, r0, #4
   29c18:	orr	r6, r6, sl, lsr #28
   29c1c:	eor	r8, r5, r6
   29c20:	lsl	r6, r0, #25
   29c24:	lsl	r5, r0, #30
   29c28:	orr	r6, r6, sl, lsr #7
   29c2c:	orr	r5, r5, sl, lsr #2
   29c30:	eor	r5, r5, r6
   29c34:	lsr	r6, r0, #28
   29c38:	orr	r6, r6, sl, lsl #4
   29c3c:	eor	sl, r5, r6
   29c40:	orr	r6, r0, r2
   29c44:	mov	r5, r0
   29c48:	ldr	r0, [fp, #-192]	; 0xffffff40
   29c4c:	and	r6, r6, r0
   29c50:	and	r0, r5, r2
   29c54:	ldr	r2, [fp, #-196]	; 0xffffff3c
   29c58:	orr	r0, r6, r0
   29c5c:	adds	r0, sl, r0
   29c60:	str	r0, [fp, #-176]	; 0xffffff50
   29c64:	ldr	r0, [fp, #-216]	; 0xffffff28
   29c68:	adc	r0, r8, r0
   29c6c:	str	r0, [fp, #-216]	; 0xffffff28
   29c70:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29c74:	adds	r5, r1, r0
   29c78:	ldr	r0, [fp, #-172]	; 0xffffff54
   29c7c:	ldr	r1, [sp, #204]	; 0xcc
   29c80:	adc	r8, r7, r0
   29c84:	lsl	r0, r5, #14
   29c88:	lsr	r7, r5, #18
   29c8c:	lsl	r6, r8, #23
   29c90:	orr	r0, r0, r8, lsr #18
   29c94:	orr	r7, r7, r8, lsl #14
   29c98:	orr	r6, r6, r5, lsr #9
   29c9c:	eor	r0, r0, r6
   29ca0:	lsl	r6, r5, #18
   29ca4:	orr	r6, r6, r8, lsr #14
   29ca8:	eor	r0, r0, r6
   29cac:	lsl	r6, r5, #23
   29cb0:	orr	r6, r6, r8, lsr #9
   29cb4:	str	r0, [fp, #-172]	; 0xffffff54
   29cb8:	eor	r0, r3, r9
   29cbc:	and	r0, r5, r0
   29cc0:	eor	r6, r7, r6
   29cc4:	lsr	r7, r5, #14
   29cc8:	eor	r0, r0, r9
   29ccc:	orr	r7, r7, r8, lsl #18
   29cd0:	eor	sl, r6, r7
   29cd4:	ldr	r6, [sp, #208]	; 0xd0
   29cd8:	eor	r7, r4, lr
   29cdc:	and	r7, r8, r7
   29ce0:	eor	r7, r7, lr
   29ce4:	adds	r6, r6, ip
   29ce8:	adc	r3, r1, r2
   29cec:	ldr	r1, [fp, #-172]	; 0xffffff54
   29cf0:	adds	r0, r6, r0
   29cf4:	ldr	r2, [fp, #-216]	; 0xffffff28
   29cf8:	ldr	r6, [fp, #-184]	; 0xffffff48
   29cfc:	adc	r3, r3, r7
   29d00:	adds	r0, r0, sl
   29d04:	adc	r3, r3, r1
   29d08:	movw	r1, #53624	; 0xd178
   29d0c:	movt	r1, #61038	; 0xee6e
   29d10:	adds	r0, r0, r1
   29d14:	movw	r1, #20351	; 0x4f7f
   29d18:	movt	r1, #62845	; 0xf57d
   29d1c:	adc	r7, r3, r1
   29d20:	ldr	r1, [fp, #-176]	; 0xffffff50
   29d24:	adds	r1, r1, r0
   29d28:	adc	r4, r2, r7
   29d2c:	ldr	r2, [fp, #-180]	; 0xffffff4c
   29d30:	str	r1, [fp, #-196]	; 0xffffff3c
   29d34:	orr	r3, r4, r6
   29d38:	and	r6, r4, r6
   29d3c:	str	r4, [fp, #-172]	; 0xffffff54
   29d40:	and	r3, r3, r2
   29d44:	orr	r2, r3, r6
   29d48:	lsl	r6, r4, #25
   29d4c:	lsl	r3, r4, #30
   29d50:	orr	r6, r6, r1, lsr #7
   29d54:	orr	r3, r3, r1, lsr #2
   29d58:	str	r2, [fp, #-176]	; 0xffffff50
   29d5c:	ldr	r2, [fp, #-208]	; 0xffffff30
   29d60:	eor	r3, r3, r6
   29d64:	lsl	r6, r1, #4
   29d68:	orr	r6, r6, r4, lsr #28
   29d6c:	and	ip, r1, r2
   29d70:	eor	sl, r3, r6
   29d74:	lsl	r6, r1, #25
   29d78:	lsl	r3, r1, #30
   29d7c:	orr	r6, r6, r4, lsr #7
   29d80:	orr	r3, r3, r4, lsr #2
   29d84:	eor	r3, r3, r6
   29d88:	lsr	r6, r1, #28
   29d8c:	orr	r6, r6, r4, lsl #4
   29d90:	ldr	r4, [fp, #-204]	; 0xffffff34
   29d94:	eor	r3, r3, r6
   29d98:	orr	r6, r1, r2
   29d9c:	ldr	r1, [fp, #-176]	; 0xffffff50
   29da0:	ldr	r2, [fp, #-184]	; 0xffffff48
   29da4:	and	r6, r6, r4
   29da8:	orr	r6, r6, ip
   29dac:	adds	r3, r3, r6
   29db0:	adc	r1, sl, r1
   29db4:	ldr	sl, [sp, #216]	; 0xd8
   29db8:	str	r1, [fp, #-176]	; 0xffffff50
   29dbc:	ldr	r1, [fp, #-188]	; 0xffffff44
   29dc0:	adds	r4, r0, r1
   29dc4:	ldr	r0, [fp, #-220]	; 0xffffff24
   29dc8:	ldr	r1, [fp, #-224]	; 0xffffff20
   29dcc:	str	r4, [fp, #-256]	; 0xffffff00
   29dd0:	adc	ip, r7, r0
   29dd4:	lsl	r0, r4, #14
   29dd8:	lsr	r7, r4, #18
   29ddc:	adds	r9, sl, r9
   29de0:	lsl	r6, ip, #23
   29de4:	orr	r0, r0, ip, lsr #18
   29de8:	orr	r7, r7, ip, lsl #14
   29dec:	orr	r6, r6, r4, lsr #9
   29df0:	eor	r0, r0, r6
   29df4:	lsl	r6, r4, #18
   29df8:	orr	r6, r6, ip, lsr #14
   29dfc:	eor	r0, r0, r6
   29e00:	lsl	r6, r4, #23
   29e04:	orr	r6, r6, ip, lsr #9
   29e08:	str	r0, [fp, #-188]	; 0xffffff44
   29e0c:	ldr	r0, [fp, #-200]	; 0xffffff38
   29e10:	eor	r6, r7, r6
   29e14:	lsr	r7, r4, #14
   29e18:	orr	r7, r7, ip, lsl #18
   29e1c:	eor	r6, r6, r7
   29e20:	eor	r7, r8, r0
   29e24:	and	r7, ip, r7
   29e28:	eor	r7, r7, r0
   29e2c:	eor	r0, r5, r1
   29e30:	and	r0, r4, r0
   29e34:	eor	r0, r0, r1
   29e38:	ldr	r1, [sp, #212]	; 0xd4
   29e3c:	adc	lr, r1, lr
   29e40:	ldr	r1, [fp, #-188]	; 0xffffff44
   29e44:	adds	r0, r9, r0
   29e48:	adc	r7, lr, r7
   29e4c:	adds	r0, r0, r6
   29e50:	adc	r7, r7, r1
   29e54:	movw	r1, #28602	; 0x6fba
   29e58:	movt	r1, #29207	; 0x7217
   29e5c:	adds	sl, r0, r1
   29e60:	movw	r1, #26538	; 0x67aa
   29e64:	movt	r1, #1776	; 0x6f0
   29e68:	adc	r6, r7, r1
   29e6c:	ldr	r1, [fp, #-176]	; 0xffffff50
   29e70:	adds	r0, r3, sl
   29e74:	str	r0, [fp, #-188]	; 0xffffff44
   29e78:	adc	r3, r1, r6
   29e7c:	ldr	r1, [fp, #-172]	; 0xffffff54
   29e80:	str	r3, [fp, #-176]	; 0xffffff50
   29e84:	orr	r7, r3, r1
   29e88:	and	r1, r3, r1
   29e8c:	and	r7, r7, r2
   29e90:	orr	r1, r7, r1
   29e94:	lsl	r7, r3, #25
   29e98:	str	r1, [fp, #-216]	; 0xffffff28
   29e9c:	lsl	r1, r3, #30
   29ea0:	orr	r7, r7, r0, lsr #7
   29ea4:	orr	r1, r1, r0, lsr #2
   29ea8:	eor	r1, r1, r7
   29eac:	lsl	r7, r0, #4
   29eb0:	orr	r7, r7, r3, lsr #28
   29eb4:	eor	r9, r1, r7
   29eb8:	lsl	r7, r0, #25
   29ebc:	lsl	r1, r0, #30
   29ec0:	orr	r7, r7, r3, lsr #7
   29ec4:	orr	r1, r1, r3, lsr #2
   29ec8:	eor	r1, r1, r7
   29ecc:	lsr	r7, r0, #28
   29ed0:	orr	r7, r7, r3, lsl #4
   29ed4:	ldr	r3, [fp, #-208]	; 0xffffff30
   29ed8:	eor	r2, r1, r7
   29edc:	ldr	r1, [fp, #-196]	; 0xffffff3c
   29ee0:	orr	r7, r0, r1
   29ee4:	and	lr, r0, r1
   29ee8:	and	r7, r7, r3
   29eec:	orr	r7, r7, lr
   29ef0:	adds	r0, r2, r7
   29ef4:	ldr	r2, [fp, #-224]	; 0xffffff20
   29ef8:	str	r0, [fp, #-212]	; 0xffffff2c
   29efc:	ldr	r0, [fp, #-216]	; 0xffffff28
   29f00:	adc	r0, r9, r0
   29f04:	str	r0, [fp, #-220]	; 0xffffff24
   29f08:	ldr	r0, [fp, #-192]	; 0xffffff40
   29f0c:	adds	lr, sl, r0
   29f10:	ldr	r0, [fp, #-168]	; 0xffffff58
   29f14:	lsl	r1, lr, #14
   29f18:	lsr	r7, lr, #18
   29f1c:	adc	r0, r6, r0
   29f20:	lsl	r6, r0, #23
   29f24:	orr	r1, r1, r0, lsr #18
   29f28:	orr	r7, r7, r0, lsl #14
   29f2c:	mov	r3, r0
   29f30:	str	r0, [fp, #-216]	; 0xffffff28
   29f34:	orr	r6, r6, lr, lsr #9
   29f38:	eor	r1, r1, r6
   29f3c:	lsl	r6, lr, #18
   29f40:	orr	r6, r6, r0, lsr #14
   29f44:	eor	r9, r1, r6
   29f48:	lsl	r6, lr, #23
   29f4c:	eor	r1, r4, r5
   29f50:	ldr	r4, [fp, #-200]	; 0xffffff38
   29f54:	orr	r6, r6, r0, lsr #9
   29f58:	and	r1, lr, r1
   29f5c:	eor	r1, r1, r5
   29f60:	eor	r6, r7, r6
   29f64:	lsr	r7, lr, #14
   29f68:	orr	r7, r7, r0, lsl #18
   29f6c:	eor	r6, r6, r7
   29f70:	eor	r7, ip, r8
   29f74:	and	r7, r0, r7
   29f78:	ldr	r0, [sp, #224]	; 0xe0
   29f7c:	eor	r7, r7, r8
   29f80:	adds	r2, r0, r2
   29f84:	ldr	r0, [sp, #220]	; 0xdc
   29f88:	adc	r4, r0, r4
   29f8c:	movw	r0, #39078	; 0x98a6
   29f90:	adds	r1, r2, r1
   29f94:	movt	r0, #41672	; 0xa2c8
   29f98:	adc	r2, r4, r7
   29f9c:	adds	r1, r1, r6
   29fa0:	ldr	r7, [fp, #-176]	; 0xffffff50
   29fa4:	ldr	r6, [fp, #-172]	; 0xffffff54
   29fa8:	adc	r2, r2, r9
   29fac:	adds	sl, r1, r0
   29fb0:	movw	r0, #32197	; 0x7dc5
   29fb4:	ldr	r1, [fp, #-220]	; 0xffffff24
   29fb8:	movt	r0, #2659	; 0xa63
   29fbc:	adc	r4, r2, r0
   29fc0:	ldr	r0, [fp, #-212]	; 0xffffff2c
   29fc4:	adds	r0, r0, sl
   29fc8:	adc	r1, r1, r4
   29fcc:	str	r0, [fp, #-192]	; 0xffffff40
   29fd0:	orr	r2, r1, r7
   29fd4:	str	r1, [fp, #-168]	; 0xffffff58
   29fd8:	and	r2, r2, r6
   29fdc:	and	r6, r1, r7
   29fe0:	lsl	r7, r1, #30
   29fe4:	orr	r2, r2, r6
   29fe8:	lsl	r6, r1, #25
   29fec:	orr	r7, r7, r0, lsr #2
   29ff0:	orr	r6, r6, r0, lsr #7
   29ff4:	str	r2, [fp, #-200]	; 0xffffff38
   29ff8:	eor	r6, r7, r6
   29ffc:	lsl	r7, r0, #4
   2a000:	orr	r7, r7, r1, lsr #28
   2a004:	eor	r2, r6, r7
   2a008:	lsl	r7, r0, #25
   2a00c:	ldr	r6, [fp, #-196]	; 0xffffff3c
   2a010:	str	r2, [fp, #-212]	; 0xffffff2c
   2a014:	lsl	r2, r0, #30
   2a018:	orr	r7, r7, r1, lsr #7
   2a01c:	orr	r2, r2, r1, lsr #2
   2a020:	eor	r2, r2, r7
   2a024:	lsr	r7, r0, #28
   2a028:	orr	r7, r7, r1, lsl #4
   2a02c:	ldr	r1, [fp, #-188]	; 0xffffff44
   2a030:	eor	r2, r2, r7
   2a034:	orr	r7, r0, r1
   2a038:	and	r9, r0, r1
   2a03c:	ldr	r0, [fp, #-200]	; 0xffffff38
   2a040:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2a044:	and	r7, r7, r6
   2a048:	orr	r7, r7, r9
   2a04c:	adds	r2, r2, r7
   2a050:	adc	r0, r1, r0
   2a054:	str	r0, [fp, #-220]	; 0xffffff24
   2a058:	ldr	r0, [fp, #-204]	; 0xffffff34
   2a05c:	adds	r1, sl, r0
   2a060:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2a064:	adc	r4, r4, r0
   2a068:	mov	r0, r1
   2a06c:	lsl	r1, r1, #14
   2a070:	lsl	r6, r4, #23
   2a074:	orr	r1, r1, r4, lsr #18
   2a078:	lsr	r7, r0, #18
   2a07c:	str	r0, [fp, #-212]	; 0xffffff2c
   2a080:	orr	r6, r6, r0, lsr #9
   2a084:	orr	r7, r7, r4, lsl #14
   2a088:	eor	r1, r1, r6
   2a08c:	lsl	r6, r0, #18
   2a090:	orr	r6, r6, r4, lsr #14
   2a094:	eor	r9, r1, r6
   2a098:	lsl	r6, r0, #23
   2a09c:	orr	r6, r6, r4, lsr #9
   2a0a0:	eor	r6, r7, r6
   2a0a4:	lsr	r7, r0, #14
   2a0a8:	orr	r7, r7, r4, lsl #18
   2a0ac:	eor	r6, r6, r7
   2a0b0:	eor	r7, r3, ip
   2a0b4:	ldr	r3, [fp, #-256]	; 0xffffff00
   2a0b8:	and	r7, r4, r7
   2a0bc:	eor	r7, r7, ip
   2a0c0:	eor	r1, lr, r3
   2a0c4:	and	r1, r0, r1
   2a0c8:	ldr	r0, [sp, #232]	; 0xe8
   2a0cc:	eor	r1, r1, r3
   2a0d0:	adds	r5, r0, r5
   2a0d4:	ldr	r0, [sp, #228]	; 0xe4
   2a0d8:	adc	r8, r0, r8
   2a0dc:	movw	r0, #3502	; 0xdae
   2a0e0:	adds	r1, r5, r1
   2a0e4:	movt	r0, #48889	; 0xbef9
   2a0e8:	adc	r5, r8, r7
   2a0ec:	adds	r1, r1, r6
   2a0f0:	ldr	r7, [fp, #-176]	; 0xffffff50
   2a0f4:	adc	r5, r5, r9
   2a0f8:	adds	sl, r1, r0
   2a0fc:	movw	r0, #38916	; 0x9804
   2a100:	ldr	r1, [fp, #-168]	; 0xffffff58
   2a104:	movt	r0, #4415	; 0x113f
   2a108:	adc	r5, r5, r0
   2a10c:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a110:	adds	r2, r2, sl
   2a114:	lsl	r8, r2, #30
   2a118:	str	r2, [fp, #-200]	; 0xffffff38
   2a11c:	adc	r0, r0, r5
   2a120:	orr	r6, r0, r1
   2a124:	str	r0, [fp, #-180]	; 0xffffff4c
   2a128:	and	r6, r6, r7
   2a12c:	and	r7, r0, r1
   2a130:	orr	r1, r6, r7
   2a134:	lsl	r7, r0, #25
   2a138:	lsl	r6, r0, #30
   2a13c:	orr	r7, r7, r2, lsr #7
   2a140:	orr	r6, r6, r2, lsr #2
   2a144:	str	r1, [fp, #-220]	; 0xffffff24
   2a148:	ldr	r1, [fp, #-192]	; 0xffffff40
   2a14c:	eor	r6, r6, r7
   2a150:	lsl	r7, r2, #4
   2a154:	orr	r7, r7, r0, lsr #28
   2a158:	eor	r9, r6, r7
   2a15c:	lsl	r7, r2, #25
   2a160:	orr	r6, r8, r0, lsr #2
   2a164:	orr	r7, r7, r0, lsr #7
   2a168:	eor	r6, r6, r7
   2a16c:	lsr	r7, r2, #28
   2a170:	orr	r7, r7, r0, lsl #4
   2a174:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a178:	eor	r6, r6, r7
   2a17c:	orr	r7, r2, r1
   2a180:	and	r7, r7, r0
   2a184:	and	r0, r2, r1
   2a188:	ldr	r1, [sp, #192]	; 0xc0
   2a18c:	movw	r2, #18203	; 0x471b
   2a190:	orr	r0, r7, r0
   2a194:	movt	r2, #4892	; 0x131c
   2a198:	adds	r0, r6, r0
   2a19c:	str	r0, [fp, #-204]	; 0xffffff34
   2a1a0:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a1a4:	adc	r0, r9, r0
   2a1a8:	str	r0, [fp, #-220]	; 0xffffff24
   2a1ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a1b0:	adds	r9, sl, r0
   2a1b4:	ldr	r0, [fp, #-184]	; 0xffffff48
   2a1b8:	lsr	r7, r9, #18
   2a1bc:	adc	r5, r5, r0
   2a1c0:	lsl	r0, r9, #14
   2a1c4:	adds	r3, r1, r3
   2a1c8:	ldr	r1, [sp, #236]	; 0xec
   2a1cc:	lsl	r6, r5, #23
   2a1d0:	orr	r0, r0, r5, lsr #18
   2a1d4:	orr	r7, r7, r5, lsl #14
   2a1d8:	orr	r6, r6, r9, lsr #9
   2a1dc:	eor	r0, r0, r6
   2a1e0:	lsl	r6, r9, #18
   2a1e4:	adc	r1, r1, ip
   2a1e8:	orr	r6, r6, r5, lsr #14
   2a1ec:	eor	r8, r0, r6
   2a1f0:	lsl	r6, r9, #23
   2a1f4:	ldr	r0, [fp, #-216]	; 0xffffff28
   2a1f8:	orr	r6, r6, r5, lsr #9
   2a1fc:	eor	r6, r7, r6
   2a200:	lsr	r7, r9, #14
   2a204:	orr	r7, r7, r5, lsl #18
   2a208:	eor	r6, r6, r7
   2a20c:	eor	r7, r4, r0
   2a210:	and	r7, r5, r7
   2a214:	eor	r7, r7, r0
   2a218:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2a21c:	eor	r0, r0, lr
   2a220:	and	r0, r9, r0
   2a224:	eor	r0, r0, lr
   2a228:	adds	r0, r3, r0
   2a22c:	adc	r1, r1, r7
   2a230:	adds	r0, r0, r6
   2a234:	ldr	r6, [fp, #-180]	; 0xffffff4c
   2a238:	ldr	r7, [fp, #-168]	; 0xffffff58
   2a23c:	adc	r1, r1, r8
   2a240:	adds	sl, r0, r2
   2a244:	ldr	r0, [fp, #-204]	; 0xffffff34
   2a248:	movw	r2, #2869	; 0xb35
   2a24c:	movt	r2, #7025	; 0x1b71
   2a250:	adc	r1, r1, r2
   2a254:	adds	r2, r0, sl
   2a258:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a25c:	str	r2, [fp, #-204]	; 0xffffff34
   2a260:	adc	r0, r0, r1
   2a264:	orr	r3, r0, r6
   2a268:	str	r0, [fp, #-184]	; 0xffffff48
   2a26c:	and	r3, r3, r7
   2a270:	and	r7, r0, r6
   2a274:	lsl	r6, r0, #30
   2a278:	orr	ip, r3, r7
   2a27c:	lsl	r7, r0, #25
   2a280:	orr	r6, r6, r2, lsr #2
   2a284:	lsl	r3, r2, #30
   2a288:	orr	r7, r7, r2, lsr #7
   2a28c:	orr	r3, r3, r0, lsr #2
   2a290:	eor	r7, r6, r7
   2a294:	lsl	r6, r2, #4
   2a298:	orr	r6, r6, r0, lsr #28
   2a29c:	eor	r8, r7, r6
   2a2a0:	lsl	r6, r2, #25
   2a2a4:	ldr	r7, [fp, #-192]	; 0xffffff40
   2a2a8:	orr	r6, r6, r0, lsr #7
   2a2ac:	eor	r3, r3, r6
   2a2b0:	lsr	r6, r2, #28
   2a2b4:	orr	r6, r6, r0, lsl #4
   2a2b8:	ldr	r0, [fp, #-200]	; 0xffffff38
   2a2bc:	eor	r3, r3, r6
   2a2c0:	orr	r6, r2, r0
   2a2c4:	and	r6, r6, r7
   2a2c8:	and	r7, r2, r0
   2a2cc:	orr	r6, r6, r7
   2a2d0:	adds	r0, r3, r6
   2a2d4:	ldr	r3, [fp, #-216]	; 0xffffff28
   2a2d8:	str	r0, [fp, #-220]	; 0xffffff24
   2a2dc:	ldr	r0, [fp, #-196]	; 0xffffff3c
   2a2e0:	adc	ip, r8, ip
   2a2e4:	adds	r2, sl, r0
   2a2e8:	ldr	r0, [fp, #-172]	; 0xffffff54
   2a2ec:	lsr	r7, r2, #18
   2a2f0:	str	r2, [fp, #-208]	; 0xffffff30
   2a2f4:	adc	sl, r1, r0
   2a2f8:	lsl	r0, r2, #14
   2a2fc:	lsl	r1, sl, #23
   2a300:	orr	r0, r0, sl, lsr #18
   2a304:	orr	r7, r7, sl, lsl #14
   2a308:	orr	r1, r1, r2, lsr #9
   2a30c:	eor	r0, r0, r1
   2a310:	lsl	r1, r2, #18
   2a314:	orr	r1, r1, sl, lsr #14
   2a318:	eor	r8, r0, r1
   2a31c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2a320:	lsl	r1, r2, #23
   2a324:	orr	r1, r1, sl, lsr #9
   2a328:	eor	r1, r7, r1
   2a32c:	lsr	r7, r2, #14
   2a330:	eor	r6, r9, r0
   2a334:	orr	r7, r7, sl, lsl #18
   2a338:	and	r6, r2, r6
   2a33c:	ldr	r2, [sp, #196]	; 0xc4
   2a340:	eor	r6, r6, r0
   2a344:	ldr	r0, [sp, #200]	; 0xc8
   2a348:	eor	r1, r1, r7
   2a34c:	eor	r7, r5, r4
   2a350:	and	r7, sl, r7
   2a354:	eor	r7, r7, r4
   2a358:	adds	r0, r0, lr
   2a35c:	adc	lr, r2, r3
   2a360:	movw	r2, #32132	; 0x7d84
   2a364:	adds	r0, r0, r6
   2a368:	ldr	r6, [fp, #-184]	; 0xffffff48
   2a36c:	movt	r2, #8964	; 0x2304
   2a370:	adc	r7, lr, r7
   2a374:	adds	r0, r0, r1
   2a378:	adc	r1, r7, r8
   2a37c:	adds	r8, r0, r2
   2a380:	movw	r2, #30709	; 0x77f5
   2a384:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a388:	movt	r2, #10459	; 0x28db
   2a38c:	adc	r3, r1, r2
   2a390:	ldr	r1, [fp, #-180]	; 0xffffff4c
   2a394:	adds	r0, r0, r8
   2a398:	adc	r2, ip, r3
   2a39c:	str	r0, [fp, #-196]	; 0xffffff3c
   2a3a0:	orr	r7, r2, r6
   2a3a4:	and	r6, r2, r6
   2a3a8:	str	r2, [fp, #-172]	; 0xffffff54
   2a3ac:	and	r7, r7, r1
   2a3b0:	ldr	r1, [fp, #-204]	; 0xffffff34
   2a3b4:	orr	ip, r7, r6
   2a3b8:	lsl	r6, r2, #25
   2a3bc:	lsl	r7, r2, #30
   2a3c0:	orr	r6, r6, r0, lsr #7
   2a3c4:	orr	r7, r7, r0, lsr #2
   2a3c8:	eor	r7, r7, r6
   2a3cc:	lsl	r6, r0, #4
   2a3d0:	orr	r6, r6, r2, lsr #28
   2a3d4:	eor	lr, r7, r6
   2a3d8:	lsl	r6, r0, #25
   2a3dc:	lsl	r7, r0, #30
   2a3e0:	orr	r6, r6, r2, lsr #7
   2a3e4:	orr	r7, r7, r2, lsr #2
   2a3e8:	eor	r6, r7, r6
   2a3ec:	lsr	r7, r0, #28
   2a3f0:	orr	r7, r7, r2, lsl #4
   2a3f4:	ldr	r2, [fp, #-200]	; 0xffffff38
   2a3f8:	eor	r6, r6, r7
   2a3fc:	orr	r7, r0, r1
   2a400:	and	r7, r7, r2
   2a404:	and	r2, r0, r1
   2a408:	orr	r2, r7, r2
   2a40c:	adds	r0, r6, r2
   2a410:	str	r0, [fp, #-216]	; 0xffffff28
   2a414:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a418:	adc	ip, lr, ip
   2a41c:	adds	r8, r8, r0
   2a420:	ldr	r0, [fp, #-176]	; 0xffffff50
   2a424:	lsl	r1, r8, #14
   2a428:	lsr	r7, r8, #18
   2a42c:	adc	r0, r3, r0
   2a430:	ldr	r3, [fp, #-184]	; 0xffffff48
   2a434:	lsl	r2, r0, #23
   2a438:	orr	r1, r1, r0, lsr #18
   2a43c:	orr	r7, r7, r0, lsl #14
   2a440:	str	r0, [fp, #-188]	; 0xffffff44
   2a444:	orr	r2, r2, r8, lsr #9
   2a448:	eor	r1, r1, r2
   2a44c:	lsl	r2, r8, #18
   2a450:	orr	r2, r2, r0, lsr #14
   2a454:	eor	lr, r1, r2
   2a458:	lsl	r2, r8, #23
   2a45c:	ldr	r1, [fp, #-212]	; 0xffffff2c
   2a460:	orr	r2, r2, r0, lsr #9
   2a464:	eor	r2, r7, r2
   2a468:	lsr	r7, r8, #14
   2a46c:	orr	r7, r7, r0, lsl #18
   2a470:	eor	r2, r2, r7
   2a474:	eor	r7, sl, r5
   2a478:	and	r7, r0, r7
   2a47c:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a480:	eor	r7, r7, r5
   2a484:	eor	r6, r0, r9
   2a488:	ldr	r0, [sp, #64]	; 0x40
   2a48c:	and	r6, r8, r6
   2a490:	eor	r6, r6, r9
   2a494:	adds	r1, r0, r1
   2a498:	ldr	r0, [sp, #60]	; 0x3c
   2a49c:	adc	r4, r0, r4
   2a4a0:	movw	r0, #9363	; 0x2493
   2a4a4:	adds	r1, r1, r6
   2a4a8:	ldr	r6, [fp, #-172]	; 0xffffff54
   2a4ac:	movt	r0, #16583	; 0x40c7
   2a4b0:	adc	r4, r4, r7
   2a4b4:	adds	r1, r1, r2
   2a4b8:	adc	r2, r4, lr
   2a4bc:	adds	r1, r1, r0
   2a4c0:	movw	r0, #43899	; 0xab7b
   2a4c4:	movt	r0, #13002	; 0x32ca
   2a4c8:	adc	r7, r2, r0
   2a4cc:	ldr	r0, [fp, #-216]	; 0xffffff28
   2a4d0:	adds	r0, r0, r1
   2a4d4:	adc	lr, ip, r7
   2a4d8:	orr	r2, lr, r6
   2a4dc:	and	r6, lr, r6
   2a4e0:	lsl	r4, lr, #30
   2a4e4:	and	r2, r2, r3
   2a4e8:	orr	r4, r4, r0, lsr #2
   2a4ec:	orr	ip, r2, r6
   2a4f0:	lsl	r6, lr, #25
   2a4f4:	mov	r2, lr
   2a4f8:	orr	r6, r6, r0, lsr #7
   2a4fc:	mov	r3, r2
   2a500:	str	r2, [fp, #-176]	; 0xffffff50
   2a504:	eor	r6, r4, r6
   2a508:	lsl	r4, r0, #4
   2a50c:	orr	r4, r4, lr, lsr #28
   2a510:	eor	lr, r6, r4
   2a514:	lsl	r6, r0, #25
   2a518:	ldr	r4, [fp, #-204]	; 0xffffff34
   2a51c:	orr	r6, r6, r2, lsr #7
   2a520:	lsl	r2, r0, #30
   2a524:	orr	r2, r2, r3, lsr #2
   2a528:	eor	r2, r2, r6
   2a52c:	lsr	r6, r0, #28
   2a530:	orr	r6, r6, r3, lsl #4
   2a534:	ldr	r3, [fp, #-196]	; 0xffffff3c
   2a538:	eor	r2, r2, r6
   2a53c:	orr	r6, r0, r3
   2a540:	and	r6, r6, r4
   2a544:	and	r4, r0, r3
   2a548:	mov	r3, r0
   2a54c:	orr	r4, r6, r4
   2a550:	str	r3, [fp, #-220]	; 0xffffff24
   2a554:	adds	r0, r2, r4
   2a558:	str	r0, [fp, #-216]	; 0xffffff28
   2a55c:	adc	r0, lr, ip
   2a560:	str	r0, [fp, #-224]	; 0xffffff20
   2a564:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a568:	adds	r1, r1, r0
   2a56c:	ldr	r0, [fp, #-168]	; 0xffffff58
   2a570:	adc	ip, r7, r0
   2a574:	mov	r0, r1
   2a578:	lsl	r1, r1, #14
   2a57c:	lsl	r7, ip, #23
   2a580:	orr	r1, r1, ip, lsr #18
   2a584:	lsr	r4, r0, #18
   2a588:	mov	r2, r0
   2a58c:	str	r0, [fp, #-212]	; 0xffffff2c
   2a590:	orr	r7, r7, r0, lsr #9
   2a594:	orr	r4, r4, ip, lsl #14
   2a598:	eor	r1, r1, r7
   2a59c:	lsl	r7, r0, #18
   2a5a0:	orr	r7, r7, ip, lsr #14
   2a5a4:	eor	r1, r1, r7
   2a5a8:	lsl	r7, r0, #23
   2a5ac:	orr	r7, r7, ip, lsr #9
   2a5b0:	eor	r4, r4, r7
   2a5b4:	lsr	r7, r0, #14
   2a5b8:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a5bc:	orr	r7, r7, ip, lsl #18
   2a5c0:	eor	r4, r4, r7
   2a5c4:	eor	r7, r0, sl
   2a5c8:	ldr	r0, [fp, #-208]	; 0xffffff30
   2a5cc:	and	r7, ip, r7
   2a5d0:	eor	r7, r7, sl
   2a5d4:	eor	lr, r8, r0
   2a5d8:	and	r6, r2, lr
   2a5dc:	eor	lr, r6, r0
   2a5e0:	ldr	r0, [sp, #72]	; 0x48
   2a5e4:	adds	r6, r0, r9
   2a5e8:	ldr	r0, [sp, #68]	; 0x44
   2a5ec:	adc	r5, r0, r5
   2a5f0:	movw	r0, #48828	; 0xbebc
   2a5f4:	adds	r6, r6, lr
   2a5f8:	movt	r0, #5577	; 0x15c9
   2a5fc:	adc	r7, r5, r7
   2a600:	adds	r6, r6, r4
   2a604:	ldr	r4, [fp, #-176]	; 0xffffff50
   2a608:	ldr	r5, [fp, #-172]	; 0xffffff54
   2a60c:	adc	r1, r7, r1
   2a610:	adds	r7, r6, r0
   2a614:	movw	r0, #48650	; 0xbe0a
   2a618:	movt	r0, #15518	; 0x3c9e
   2a61c:	adc	r6, r1, r0
   2a620:	ldr	r0, [fp, #-216]	; 0xffffff28
   2a624:	ldr	r1, [fp, #-224]	; 0xffffff20
   2a628:	adds	r0, r0, r7
   2a62c:	adc	r2, r1, r6
   2a630:	str	r0, [fp, #-256]	; 0xffffff00
   2a634:	orr	r1, r2, r4
   2a638:	str	r2, [fp, #-224]	; 0xffffff20
   2a63c:	and	r1, r1, r5
   2a640:	and	r5, r2, r4
   2a644:	lsl	r4, r2, #30
   2a648:	orr	lr, r1, r5
   2a64c:	lsl	r1, r2, #25
   2a650:	orr	r4, r4, r0, lsr #2
   2a654:	lsl	r5, r0, #30
   2a658:	orr	r1, r1, r0, lsr #7
   2a65c:	orr	r5, r5, r2, lsr #2
   2a660:	eor	r1, r4, r1
   2a664:	lsl	r4, r0, #4
   2a668:	orr	r4, r4, r2, lsr #28
   2a66c:	eor	r9, r1, r4
   2a670:	lsl	r1, r0, #25
   2a674:	and	r4, r0, r3
   2a678:	orr	r1, r1, r2, lsr #7
   2a67c:	eor	r1, r5, r1
   2a680:	lsr	r5, r0, #28
   2a684:	orr	r5, r5, r2, lsl #4
   2a688:	ldr	r2, [fp, #-196]	; 0xffffff3c
   2a68c:	eor	r1, r1, r5
   2a690:	orr	r5, r0, r3
   2a694:	ldr	r0, [fp, #-200]	; 0xffffff38
   2a698:	and	r5, r5, r2
   2a69c:	orr	r4, r5, r4
   2a6a0:	adds	r4, r1, r4
   2a6a4:	adc	lr, r9, lr
   2a6a8:	adds	r1, r7, r0
   2a6ac:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2a6b0:	lsl	r7, r1, #14
   2a6b4:	adc	r2, r6, r0
   2a6b8:	mov	r0, r1
   2a6bc:	ldr	r6, [fp, #-224]	; 0xffffff20
   2a6c0:	lsl	r1, r2, #23
   2a6c4:	orr	r7, r7, r2, lsr #18
   2a6c8:	lsr	r5, r0, #18
   2a6cc:	mov	r3, r0
   2a6d0:	str	r0, [fp, #-216]	; 0xffffff28
   2a6d4:	str	r2, [fp, #-192]	; 0xffffff40
   2a6d8:	orr	r1, r1, r0, lsr #9
   2a6dc:	orr	r5, r5, r2, lsl #14
   2a6e0:	eor	r1, r7, r1
   2a6e4:	lsl	r7, r0, #18
   2a6e8:	orr	r7, r7, r2, lsr #14
   2a6ec:	eor	r9, r1, r7
   2a6f0:	lsl	r7, r0, #23
   2a6f4:	orr	r7, r7, r2, lsr #9
   2a6f8:	eor	r5, r5, r7
   2a6fc:	lsr	r7, r0, #14
   2a700:	ldr	r0, [fp, #-188]	; 0xffffff44
   2a704:	orr	r7, r7, r2, lsl #18
   2a708:	eor	r5, r5, r7
   2a70c:	eor	r7, ip, r0
   2a710:	and	r7, r2, r7
   2a714:	ldr	r2, [fp, #-208]	; 0xffffff30
   2a718:	eor	r7, r7, r0
   2a71c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2a720:	eor	r1, r0, r8
   2a724:	ldr	r0, [sp, #80]	; 0x50
   2a728:	and	r1, r3, r1
   2a72c:	eor	r1, r1, r8
   2a730:	adds	r3, r0, r2
   2a734:	ldr	r0, [sp, #76]	; 0x4c
   2a738:	adc	sl, r0, sl
   2a73c:	movw	r0, #3404	; 0xd4c
   2a740:	adds	r1, r3, r1
   2a744:	movt	r0, #39952	; 0x9c10
   2a748:	adc	r3, sl, r7
   2a74c:	adds	r1, r1, r5
   2a750:	mov	sl, r6
   2a754:	adc	r3, r3, r9
   2a758:	adds	r5, r1, r0
   2a75c:	movw	r0, #26564	; 0x67c4
   2a760:	movt	r0, #17181	; 0x431d
   2a764:	adc	r7, r3, r0
   2a768:	ldr	r3, [fp, #-176]	; 0xffffff50
   2a76c:	adds	r2, r4, r5
   2a770:	ldr	r4, [fp, #-256]	; 0xffffff00
   2a774:	adc	r0, lr, r7
   2a778:	str	r2, [fp, #-168]	; 0xffffff58
   2a77c:	orr	r1, r0, r6
   2a780:	str	r0, [fp, #-208]	; 0xffffff30
   2a784:	and	r1, r1, r3
   2a788:	and	r3, r0, r6
   2a78c:	orr	lr, r1, r3
   2a790:	lsl	r1, r0, #25
   2a794:	lsl	r3, r0, #30
   2a798:	orr	r1, r1, r2, lsr #7
   2a79c:	orr	r3, r3, r2, lsr #2
   2a7a0:	eor	r1, r3, r1
   2a7a4:	lsl	r3, r2, #4
   2a7a8:	orr	r3, r3, r0, lsr #28
   2a7ac:	eor	r9, r1, r3
   2a7b0:	lsl	r1, r2, #25
   2a7b4:	lsl	r3, r2, #30
   2a7b8:	orr	r1, r1, r0, lsr #7
   2a7bc:	orr	r3, r3, r0, lsr #2
   2a7c0:	eor	r1, r3, r1
   2a7c4:	lsr	r3, r2, #28
   2a7c8:	orr	r3, r3, r0, lsl #4
   2a7cc:	ldr	r0, [fp, #-220]	; 0xffffff24
   2a7d0:	eor	r1, r1, r3
   2a7d4:	orr	r3, r2, r4
   2a7d8:	and	r3, r3, r0
   2a7dc:	and	r0, r2, r4
   2a7e0:	ldr	r2, [fp, #-188]	; 0xffffff44
   2a7e4:	orr	r0, r3, r0
   2a7e8:	adds	r0, r1, r0
   2a7ec:	str	r0, [fp, #-180]	; 0xffffff4c
   2a7f0:	ldr	r0, [fp, #-204]	; 0xffffff34
   2a7f4:	adc	r6, r9, lr
   2a7f8:	adds	r1, r5, r0
   2a7fc:	ldr	r0, [fp, #-184]	; 0xffffff48
   2a800:	lsr	r5, r1, #18
   2a804:	mov	r3, r1
   2a808:	str	r1, [fp, #-200]	; 0xffffff38
   2a80c:	adc	lr, r7, r0
   2a810:	lsl	r0, r1, #14
   2a814:	lsl	r7, lr, #23
   2a818:	orr	r0, r0, lr, lsr #18
   2a81c:	orr	r5, r5, lr, lsl #14
   2a820:	str	lr, [fp, #-204]	; 0xffffff34
   2a824:	orr	r7, r7, r1, lsr #9
   2a828:	eor	r0, r0, r7
   2a82c:	lsl	r7, r1, #18
   2a830:	orr	r7, r7, lr, lsr #14
   2a834:	eor	r9, r0, r7
   2a838:	lsl	r7, r1, #23
   2a83c:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a840:	orr	r7, r7, lr, lsr #9
   2a844:	eor	r7, r5, r7
   2a848:	lsr	r5, r1, #14
   2a84c:	ldr	r1, [fp, #-216]	; 0xffffff28
   2a850:	orr	r5, r5, lr, lsl #18
   2a854:	eor	r7, r7, r5
   2a858:	eor	r5, r0, ip
   2a85c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   2a860:	and	r5, lr, r5
   2a864:	eor	r5, r5, ip
   2a868:	eor	r1, r1, r0
   2a86c:	and	r1, r3, r1
   2a870:	eor	r1, r1, r0
   2a874:	ldr	r0, [sp, #88]	; 0x58
   2a878:	adds	r3, r0, r8
   2a87c:	ldr	r0, [sp, #84]	; 0x54
   2a880:	adc	r0, r0, r2
   2a884:	movw	r2, #17078	; 0x42b6
   2a888:	adds	r1, r3, r1
   2a88c:	movt	r2, #52030	; 0xcb3e
   2a890:	adc	r0, r0, r5
   2a894:	adds	r1, r1, r7
   2a898:	adc	r0, r0, r9
   2a89c:	adds	r3, r1, r2
   2a8a0:	movw	r1, #54462	; 0xd4be
   2a8a4:	movt	r1, #19653	; 0x4cc5
   2a8a8:	adc	r0, r0, r1
   2a8ac:	ldr	r1, [fp, #-180]	; 0xffffff4c
   2a8b0:	adds	r5, r1, r3
   2a8b4:	adc	r7, r6, r0
   2a8b8:	ldr	r6, [fp, #-208]	; 0xffffff30
   2a8bc:	str	r5, [fp, #-188]	; 0xffffff44
   2a8c0:	str	r7, [fp, #-184]	; 0xffffff48
   2a8c4:	orr	r1, r7, r6
   2a8c8:	and	r2, r7, r6
   2a8cc:	mov	r9, r6
   2a8d0:	and	r1, r1, sl
   2a8d4:	orr	r8, r1, r2
   2a8d8:	lsl	r2, r7, #25
   2a8dc:	lsl	r1, r7, #30
   2a8e0:	orr	r2, r2, r5, lsr #7
   2a8e4:	orr	r1, r1, r5, lsr #2
   2a8e8:	eor	r1, r1, r2
   2a8ec:	lsl	r2, r5, #4
   2a8f0:	orr	r2, r2, r7, lsr #28
   2a8f4:	eor	r6, r1, r2
   2a8f8:	lsl	r2, r5, #25
   2a8fc:	lsl	r1, r5, #30
   2a900:	orr	r2, r2, r7, lsr #7
   2a904:	orr	r1, r1, r7, lsr #2
   2a908:	eor	r1, r1, r2
   2a90c:	lsr	r2, r5, #28
   2a910:	orr	r2, r2, r7, lsl #4
   2a914:	ldr	r7, [fp, #-168]	; 0xffffff58
   2a918:	eor	r1, r1, r2
   2a91c:	orr	r2, r5, r7
   2a920:	and	r2, r2, r4
   2a924:	and	r4, r5, r7
   2a928:	ldr	r7, [fp, #-216]	; 0xffffff28
   2a92c:	orr	r2, r2, r4
   2a930:	adds	sl, r1, r2
   2a934:	adc	r1, r6, r8
   2a938:	str	r1, [fp, #-260]	; 0xfffffefc
   2a93c:	ldr	r1, [fp, #-196]	; 0xffffff3c
   2a940:	adds	r4, r3, r1
   2a944:	ldr	r1, [fp, #-172]	; 0xffffff54
   2a948:	lsr	r3, r4, #18
   2a94c:	mov	r6, r4
   2a950:	str	r4, [fp, #-180]	; 0xffffff4c
   2a954:	adc	r5, r0, r1
   2a958:	lsl	r0, r4, #14
   2a95c:	lsl	r2, r5, #23
   2a960:	orr	r0, r0, r5, lsr #18
   2a964:	orr	r3, r3, r5, lsl #14
   2a968:	str	r5, [fp, #-172]	; 0xffffff54
   2a96c:	orr	r2, r2, r4, lsr #9
   2a970:	eor	r0, r0, r2
   2a974:	lsl	r2, r4, #18
   2a978:	orr	r2, r2, r5, lsr #14
   2a97c:	eor	r1, r0, r2
   2a980:	lsl	r2, r4, #23
   2a984:	ldr	r0, [fp, #-192]	; 0xffffff40
   2a988:	orr	r2, r2, r5, lsr #9
   2a98c:	eor	r2, r3, r2
   2a990:	lsr	r3, r4, #14
   2a994:	orr	r3, r3, r5, lsl #18
   2a998:	eor	r2, r2, r3
   2a99c:	eor	r3, lr, r0
   2a9a0:	and	r3, r5, r3
   2a9a4:	ldr	r5, [sp, #92]	; 0x5c
   2a9a8:	eor	r3, r3, r0
   2a9ac:	ldr	r0, [fp, #-200]	; 0xffffff38
   2a9b0:	eor	r4, r0, r7
   2a9b4:	ldr	r0, [sp, #96]	; 0x60
   2a9b8:	and	r4, r6, r4
   2a9bc:	eor	r4, r4, r7
   2a9c0:	ldr	r7, [fp, #-212]	; 0xffffff2c
   2a9c4:	adds	r0, r0, r7
   2a9c8:	ldr	r7, [fp, #-188]	; 0xffffff44
   2a9cc:	adc	ip, r5, ip
   2a9d0:	adds	r0, r0, r4
   2a9d4:	adc	r3, ip, r3
   2a9d8:	adds	r0, r0, r2
   2a9dc:	movw	r2, #32298	; 0x7e2a
   2a9e0:	movt	r2, #64613	; 0xfc65
   2a9e4:	adc	r1, r3, r1
   2a9e8:	adds	r0, r0, r2
   2a9ec:	movw	r2, #10652	; 0x299c
   2a9f0:	movt	r2, #22911	; 0x597f
   2a9f4:	adc	r1, r1, r2
   2a9f8:	ldr	r2, [fp, #-260]	; 0xfffffefc
   2a9fc:	adds	r8, sl, r0
   2aa00:	lsl	lr, r8, #30
   2aa04:	and	r6, r8, r7
   2aa08:	adc	ip, r2, r1
   2aa0c:	ldr	r2, [fp, #-184]	; 0xffffff48
   2aa10:	orr	r3, ip, r2
   2aa14:	and	r4, ip, r2
   2aa18:	ldr	r2, [fp, #-168]	; 0xffffff58
   2aa1c:	and	r3, r3, r9
   2aa20:	orr	r9, r3, r4
   2aa24:	lsl	r4, ip, #25
   2aa28:	lsl	r3, ip, #30
   2aa2c:	orr	r4, r4, r8, lsr #7
   2aa30:	orr	r3, r3, r8, lsr #2
   2aa34:	eor	r3, r3, r4
   2aa38:	lsl	r4, r8, #4
   2aa3c:	orr	r4, r4, ip, lsr #28
   2aa40:	eor	sl, r3, r4
   2aa44:	lsl	r4, r8, #25
   2aa48:	orr	r3, lr, ip, lsr #2
   2aa4c:	orr	r4, r4, ip, lsr #7
   2aa50:	eor	r3, r3, r4
   2aa54:	lsr	r4, r8, #28
   2aa58:	orr	r4, r4, ip, lsl #4
   2aa5c:	eor	r3, r3, r4
   2aa60:	orr	r4, r8, r7
   2aa64:	and	r4, r4, r2
   2aa68:	orr	r6, r4, r6
   2aa6c:	adds	r5, r3, r6
   2aa70:	adc	r2, sl, r9
   2aa74:	str	r2, [fp, #-196]	; 0xffffff3c
   2aa78:	ldr	r2, [fp, #-220]	; 0xffffff24
   2aa7c:	adds	r9, r0, r2
   2aa80:	ldr	r0, [fp, #-176]	; 0xffffff50
   2aa84:	ldr	r2, [fp, #-192]	; 0xffffff40
   2aa88:	lsr	r4, r9, #18
   2aa8c:	adc	lr, r1, r0
   2aa90:	lsl	r0, r9, #14
   2aa94:	lsl	r1, lr, #23
   2aa98:	orr	r0, r0, lr, lsr #18
   2aa9c:	orr	r4, r4, lr, lsl #14
   2aaa0:	orr	r1, r1, r9, lsr #9
   2aaa4:	eor	r0, r0, r1
   2aaa8:	lsl	r1, r9, #18
   2aaac:	orr	r1, r1, lr, lsr #14
   2aab0:	eor	r3, r0, r1
   2aab4:	lsl	r1, r9, #23
   2aab8:	ldr	r0, [fp, #-204]	; 0xffffff34
   2aabc:	orr	r1, r1, lr, lsr #9
   2aac0:	eor	r1, r4, r1
   2aac4:	lsr	r4, r9, #14
   2aac8:	orr	r4, r4, lr, lsl #18
   2aacc:	eor	sl, r1, r4
   2aad0:	ldr	r1, [fp, #-172]	; 0xffffff54
   2aad4:	eor	r4, r1, r0
   2aad8:	ldr	r1, [fp, #-200]	; 0xffffff38
   2aadc:	and	r4, lr, r4
   2aae0:	eor	r4, r4, r0
   2aae4:	ldr	r0, [fp, #-180]	; 0xffffff4c
   2aae8:	eor	r6, r0, r1
   2aaec:	ldr	r0, [sp, #100]	; 0x64
   2aaf0:	and	r6, r9, r6
   2aaf4:	eor	r6, r6, r1
   2aaf8:	ldr	r1, [fp, #-216]	; 0xffffff28
   2aafc:	adds	r0, r0, r1
   2ab00:	ldr	r1, [sp, #104]	; 0x68
   2ab04:	adc	r1, r1, r2
   2ab08:	movw	r2, #64236	; 0xfaec
   2ab0c:	adds	r0, r0, r6
   2ab10:	movt	r2, #15062	; 0x3ad6
   2ab14:	adc	r1, r1, r4
   2ab18:	adds	r0, r0, sl
   2ab1c:	adc	r1, r1, r3
   2ab20:	adds	r2, r0, r2
   2ab24:	movw	r0, #28587	; 0x6fab
   2ab28:	movt	r0, #24523	; 0x5fcb
   2ab2c:	adc	r3, r1, r0
   2ab30:	ldr	r0, [fp, #-196]	; 0xffffff3c
   2ab34:	ldr	r1, [fp, #-184]	; 0xffffff48
   2ab38:	adds	r4, r5, r2
   2ab3c:	and	sl, r4, r8
   2ab40:	adc	r6, r0, r3
   2ab44:	orr	r0, r6, ip
   2ab48:	and	r0, r0, r1
   2ab4c:	and	r1, r6, ip
   2ab50:	orr	r5, r0, r1
   2ab54:	ldr	r0, [sp, #124]	; 0x7c
   2ab58:	orr	r1, r4, r8
   2ab5c:	and	r1, r1, r7
   2ab60:	orr	r1, r1, sl
   2ab64:	ldm	r0, {r0, sl}
   2ab68:	adds	r7, r1, r0
   2ab6c:	lsl	r0, r6, #30
   2ab70:	lsl	r1, r4, #30
   2ab74:	adc	sl, r5, sl
   2ab78:	lsl	r5, r6, #25
   2ab7c:	orr	r0, r0, r4, lsr #2
   2ab80:	orr	r1, r1, r6, lsr #2
   2ab84:	orr	r5, r5, r4, lsr #7
   2ab88:	eor	r0, r0, r5
   2ab8c:	lsl	r5, r4, #4
   2ab90:	orr	r5, r5, r6, lsr #28
   2ab94:	eor	r0, r0, r5
   2ab98:	lsl	r5, r4, #25
   2ab9c:	orr	r5, r5, r6, lsr #7
   2aba0:	eor	r1, r1, r5
   2aba4:	lsr	r5, r4, #28
   2aba8:	orr	r5, r5, r6, lsl #4
   2abac:	eor	r1, r1, r5
   2abb0:	adds	r1, r7, r1
   2abb4:	adc	r0, sl, r0
   2abb8:	str	r1, [fp, #-176]	; 0xffffff50
   2abbc:	ldr	r1, [fp, #-224]	; 0xffffff20
   2abc0:	str	r0, [fp, #-192]	; 0xffffff40
   2abc4:	ldr	r0, [fp, #-256]	; 0xffffff00
   2abc8:	adds	r0, r2, r0
   2abcc:	adc	r1, r3, r1
   2abd0:	lsl	r5, r0, #14
   2abd4:	ldr	r3, [fp, #-200]	; 0xffffff38
   2abd8:	lsl	r7, r1, #23
   2abdc:	orr	r5, r5, r1, lsr #18
   2abe0:	orr	r7, r7, r0, lsr #9
   2abe4:	eor	r5, r5, r7
   2abe8:	lsl	r7, r0, #18
   2abec:	orr	r7, r7, r1, lsr #14
   2abf0:	eor	r2, r5, r7
   2abf4:	lsl	r7, r0, #23
   2abf8:	lsr	r5, r0, #18
   2abfc:	orr	r7, r7, r1, lsr #9
   2ac00:	orr	r5, r5, r1, lsl #14
   2ac04:	str	r2, [fp, #-196]	; 0xffffff3c
   2ac08:	eor	r5, r5, r7
   2ac0c:	lsr	r7, r0, #14
   2ac10:	orr	r7, r7, r1, lsl #18
   2ac14:	eor	r2, r5, r7
   2ac18:	str	r2, [fp, #-212]	; 0xffffff2c
   2ac1c:	ldr	r2, [fp, #-172]	; 0xffffff54
   2ac20:	eor	r7, lr, r2
   2ac24:	and	r7, r1, r7
   2ac28:	eor	r7, r7, r2
   2ac2c:	ldr	r2, [fp, #-180]	; 0xffffff4c
   2ac30:	eor	sl, r9, r2
   2ac34:	and	r5, r0, sl
   2ac38:	eor	sl, r5, r2
   2ac3c:	ldr	r2, [sp, #108]	; 0x6c
   2ac40:	adds	r5, r2, r3
   2ac44:	ldr	r2, [sp, #112]	; 0x70
   2ac48:	ldr	r3, [fp, #-204]	; 0xffffff34
   2ac4c:	adc	r3, r2, r3
   2ac50:	ldr	r2, [fp, #-212]	; 0xffffff2c
   2ac54:	adds	r5, r5, sl
   2ac58:	adc	r3, r3, r7
   2ac5c:	ldr	r7, [sp, #124]	; 0x7c
   2ac60:	adds	r5, r5, r2
   2ac64:	ldr	r2, [fp, #-196]	; 0xffffff3c
   2ac68:	adc	r3, r3, r2
   2ac6c:	movw	r2, #22551	; 0x5817
   2ac70:	movt	r2, #19015	; 0x4a47
   2ac74:	adds	r5, r5, r2
   2ac78:	movw	r2, #6540	; 0x198c
   2ac7c:	movt	r2, #27716	; 0x6c44
   2ac80:	adc	sl, r3, r2
   2ac84:	ldr	r2, [fp, #-176]	; 0xffffff50
   2ac88:	ldr	r3, [fp, #-192]	; 0xffffff40
   2ac8c:	adds	r2, r2, r5
   2ac90:	adc	r3, r3, sl
   2ac94:	str	r2, [fp, #-256]	; 0xffffff00
   2ac98:	str	r3, [sp, #416]	; 0x1a0
   2ac9c:	strd	r2, [r7]
   2aca0:	ldr	r2, [sp, #8]
   2aca4:	ldr	r7, [r2]
   2aca8:	ldr	r3, [r2, #4]
   2acac:	adds	r4, r4, r7
   2acb0:	adc	r3, r6, r3
   2acb4:	str	r4, [sp, #408]	; 0x198
   2acb8:	str	r3, [sp, #412]	; 0x19c
   2acbc:	str	r4, [r2]
   2acc0:	str	r3, [r2, #4]
   2acc4:	ldr	r6, [sp, #12]
   2acc8:	ldr	r4, [r6]
   2accc:	ldr	r3, [r6, #4]
   2acd0:	adds	r2, r8, r4
   2acd4:	adc	r3, ip, r3
   2acd8:	str	r2, [sp, #240]	; 0xf0
   2acdc:	strd	r2, [r6]
   2ace0:	mov	r8, r3
   2ace4:	ldr	r7, [sp, #16]
   2ace8:	ldr	r6, [fp, #-188]	; 0xffffff44
   2acec:	ldrd	r2, [r7]
   2acf0:	adds	r4, r6, r2
   2acf4:	ldr	r2, [fp, #-184]	; 0xffffff48
   2acf8:	str	r4, [sp, #116]	; 0x74
   2acfc:	adc	r2, r2, r3
   2ad00:	str	r2, [sp, #120]	; 0x78
   2ad04:	str	r4, [r7]
   2ad08:	str	r2, [r7, #4]
   2ad0c:	ldr	r7, [sp, #20]
   2ad10:	ldr	r6, [fp, #-168]	; 0xffffff58
   2ad14:	ldrd	r2, [r7]
   2ad18:	adds	r2, r6, r2
   2ad1c:	ldr	r6, [fp, #-208]	; 0xffffff30
   2ad20:	adc	r3, r6, r3
   2ad24:	adds	r2, r2, r5
   2ad28:	adc	r5, r3, sl
   2ad2c:	str	r2, [fp, #-168]	; 0xffffff58
   2ad30:	stm	r7, {r2, r5}
   2ad34:	ldr	r7, [sp, #24]
   2ad38:	ldrd	r2, [r7]
   2ad3c:	adds	r4, r0, r2
   2ad40:	adc	r0, r1, r3
   2ad44:	ldr	r3, [fp, #-164]	; 0xffffff5c
   2ad48:	str	r0, [fp, #-260]	; 0xfffffefc
   2ad4c:	str	r4, [r7]
   2ad50:	str	r0, [r7, #4]
   2ad54:	ldr	r2, [sp, #28]
   2ad58:	add	r3, r3, #128	; 0x80
   2ad5c:	ldrd	r0, [r2]
   2ad60:	adds	r7, r9, r0
   2ad64:	adc	r0, lr, r1
   2ad68:	str	r7, [sp, #400]	; 0x190
   2ad6c:	str	r0, [sp, #404]	; 0x194
   2ad70:	str	r7, [r2]
   2ad74:	str	r0, [r2, #4]
   2ad78:	ldr	r2, [sp, #32]
   2ad7c:	ldr	r7, [fp, #-180]	; 0xffffff4c
   2ad80:	ldrd	r0, [r2]
   2ad84:	adds	r6, r7, r0
   2ad88:	ldr	r0, [fp, #-172]	; 0xffffff54
   2ad8c:	adc	ip, r0, r1
   2ad90:	ldr	r1, [sp, #36]	; 0x24
   2ad94:	stm	r2, {r6, ip}
   2ad98:	cmp	r3, r1
   2ad9c:	bcc	21744 <__assert_fail@plt+0x10320>
   2ada0:	ldr	r0, [sp, #424]	; 0x1a8
   2ada4:	ldr	r1, [sp, #248]	; 0xf8
   2ada8:	ldr	r2, [sp, #244]	; 0xf4
   2adac:	str	r0, [fp, #-160]	; 0xffffff60
   2adb0:	ldr	r0, [sp, #420]	; 0x1a4
   2adb4:	str	r0, [fp, #-156]	; 0xffffff64
   2adb8:	ldr	r0, [sp, #4]
   2adbc:	stm	r0, {r1, r2}
   2adc0:	sub	sp, fp, #28
   2adc4:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2adc8:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2adcc:	add	fp, sp, #24
   2add0:	sub	sp, sp, #176	; 0xb0
   2add4:	mov	r6, r0
   2add8:	movw	r0, #32840	; 0x8048
   2addc:	mov	r8, r1
   2ade0:	bl	32610 <__assert_fail@plt+0x211ec>
   2ade4:	cmp	r0, #0
   2ade8:	beq	2ae4c <__assert_fail@plt+0x19a28>
   2adec:	add	r5, sp, #4
   2adf0:	mov	r4, r0
   2adf4:	mov	r0, r5
   2adf8:	bl	2aeb0 <__assert_fail@plt+0x19a8c>
   2adfc:	b	2ae10 <__assert_fail@plt+0x199ec>
   2ae00:	mov	r0, r4
   2ae04:	mov	r1, #32768	; 0x8000
   2ae08:	mov	r2, r5
   2ae0c:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2ae10:	mov	r7, #0
   2ae14:	add	r0, r4, r7
   2ae18:	rsb	r2, r7, #32768	; 0x8000
   2ae1c:	mov	r1, #1
   2ae20:	mov	r3, r6
   2ae24:	bl	113e8 <fread_unlocked@plt>
   2ae28:	add	r7, r0, r7
   2ae2c:	cmp	r7, #32768	; 0x8000
   2ae30:	beq	2ae00 <__assert_fail@plt+0x199dc>
   2ae34:	ldr	r1, [r6]
   2ae38:	cmp	r0, #0
   2ae3c:	beq	2ae5c <__assert_fail@plt+0x19a38>
   2ae40:	tst	r1, #16
   2ae44:	beq	2ae14 <__assert_fail@plt+0x199f0>
   2ae48:	b	2ae68 <__assert_fail@plt+0x19a44>
   2ae4c:	mov	r5, #1
   2ae50:	mov	r0, r5
   2ae54:	sub	sp, fp, #24
   2ae58:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ae5c:	mov	r5, #1
   2ae60:	tst	r1, #32
   2ae64:	bne	2ae90 <__assert_fail@plt+0x19a6c>
   2ae68:	cmp	r7, #0
   2ae6c:	beq	2ae80 <__assert_fail@plt+0x19a5c>
   2ae70:	add	r2, sp, #4
   2ae74:	mov	r0, r4
   2ae78:	mov	r1, r7
   2ae7c:	bl	2b100 <__assert_fail@plt+0x19cdc>
   2ae80:	add	r0, sp, #4
   2ae84:	mov	r1, r8
   2ae88:	bl	2af78 <__assert_fail@plt+0x19b54>
   2ae8c:	mov	r5, #0
   2ae90:	mov	r0, r4
   2ae94:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   2ae98:	mov	r0, r5
   2ae9c:	sub	sp, fp, #24
   2aea0:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
	...
   2aeb0:	add	r2, pc, #56	; 0x38
   2aeb4:	add	r3, pc, #68	; 0x44
   2aeb8:	mov	r1, #0
   2aebc:	vld1.64	{d16-d17}, [r3 :128]
   2aec0:	vld1.64	{d18-d19}, [r2 :128]
   2aec4:	add	r2, r0, #16
   2aec8:	str	r1, [r0, #40]	; 0x28
   2aecc:	str	r1, [r0, #32]
   2aed0:	vst1.32	{d16-d17}, [r2]
   2aed4:	mov	r2, #36	; 0x24
   2aed8:	vst1.32	{d18-d19}, [r0], r2
   2aedc:	str	r1, [r0]
   2aee0:	bx	lr
   2aee4:	nop	{0}
   2aee8:	nop	{0}
   2aeec:	nop	{0}
   2aef0:	orrvc	r1, r0, #116391936	; 0x6f00000
   2aef4:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2aef8:			; <UNDEFINED> instruction: 0x172442d7
   2aefc:	ble	fe2ac704 <optarg@@GLIBC_2.4+0xfe265574>
   2af00:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2af04:	ldrtne	r3, [r1], -sl, lsr #17
   2af08:	orr	lr, sp, #1232	; 0x4d0
   2af0c:	rscslt	r0, fp, lr, asr #28
   2af10:	ldr	r2, [r0]
   2af14:	rev	r2, r2
   2af18:	str	r2, [r1]
   2af1c:	ldr	r2, [r0, #4]
   2af20:	rev	r2, r2
   2af24:	str	r2, [r1, #4]
   2af28:	ldr	r2, [r0, #8]
   2af2c:	rev	r2, r2
   2af30:	str	r2, [r1, #8]
   2af34:	ldr	r2, [r0, #12]
   2af38:	rev	r2, r2
   2af3c:	str	r2, [r1, #12]
   2af40:	ldr	r2, [r0, #16]
   2af44:	rev	r2, r2
   2af48:	str	r2, [r1, #16]
   2af4c:	ldr	r2, [r0, #20]
   2af50:	rev	r2, r2
   2af54:	str	r2, [r1, #20]
   2af58:	ldr	r2, [r0, #24]
   2af5c:	rev	r2, r2
   2af60:	str	r2, [r1, #24]
   2af64:	ldr	r0, [r0, #28]
   2af68:	rev	r0, r0
   2af6c:	str	r0, [r1, #28]
   2af70:	mov	r0, r1
   2af74:	bx	lr
   2af78:	push	{r4, r5, r6, r7, fp, lr}
   2af7c:	add	fp, sp, #16
   2af80:	mov	r4, r1
   2af84:	ldr	r1, [r0, #40]	; 0x28
   2af88:	ldr	r3, [r0, #32]
   2af8c:	ldr	r2, [r0, #36]	; 0x24
   2af90:	mov	r5, r0
   2af94:	mov	r7, #32
   2af98:	add	r6, r5, #44	; 0x2c
   2af9c:	add	r0, r3, r1
   2afa0:	cmp	r1, #56	; 0x38
   2afa4:	movwcc	r7, #16
   2afa8:	cmp	r0, r3
   2afac:	str	r0, [r5, #32]
   2afb0:	mvn	r3, #7
   2afb4:	addcc	r2, r2, #1
   2afb8:	add	r3, r3, r7, lsl #2
   2afbc:	strcc	r2, [r5, #36]	; 0x24
   2afc0:	lsl	r2, r2, #3
   2afc4:	orr	r2, r2, r0, lsr #29
   2afc8:	lsl	r0, r0, #3
   2afcc:	rev	r0, r0
   2afd0:	rev	r2, r2
   2afd4:	str	r2, [r6, r3]
   2afd8:	add	r2, r6, r7, lsl #2
   2afdc:	str	r0, [r2, #-4]
   2afe0:	add	r0, r6, r1
   2afe4:	sub	r2, r3, r1
   2afe8:	movw	r1, #25584	; 0x63f0
   2afec:	movt	r1, #3
   2aff0:	bl	111c0 <memcpy@plt>
   2aff4:	lsl	r1, r7, #2
   2aff8:	mov	r0, r6
   2affc:	mov	r2, r5
   2b000:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2b004:	ldr	r0, [r5]
   2b008:	rev	r0, r0
   2b00c:	str	r0, [r4]
   2b010:	ldr	r0, [r5, #4]
   2b014:	rev	r0, r0
   2b018:	str	r0, [r4, #4]
   2b01c:	ldr	r0, [r5, #8]
   2b020:	rev	r0, r0
   2b024:	str	r0, [r4, #8]
   2b028:	ldr	r0, [r5, #12]
   2b02c:	rev	r0, r0
   2b030:	str	r0, [r4, #12]
   2b034:	ldr	r0, [r5, #16]
   2b038:	rev	r0, r0
   2b03c:	str	r0, [r4, #16]
   2b040:	ldr	r0, [r5, #20]
   2b044:	rev	r0, r0
   2b048:	str	r0, [r4, #20]
   2b04c:	ldr	r0, [r5, #24]
   2b050:	rev	r0, r0
   2b054:	str	r0, [r4, #24]
   2b058:	ldr	r0, [r5, #28]
   2b05c:	rev	r0, r0
   2b060:	str	r0, [r4, #28]
   2b064:	mov	r0, r4
   2b068:	pop	{r4, r5, r6, r7, fp, pc}
   2b06c:	nop	{0}
   2b070:	push	{r4, r5, fp, lr}
   2b074:	add	fp, sp, #8
   2b078:	sub	sp, sp, #176	; 0xb0
   2b07c:	mov	r4, r2
   2b080:	add	r2, pc, #88	; 0x58
   2b084:	add	r5, sp, #4
   2b088:	vld1.64	{d16-d17}, [r2 :128]
   2b08c:	add	r2, pc, #92	; 0x5c
   2b090:	mov	r3, r5
   2b094:	vld1.64	{d18-d19}, [r2 :128]
   2b098:	add	r2, r5, #16
   2b09c:	vst1.32	{d16-d17}, [r2]
   2b0a0:	mov	r2, #36	; 0x24
   2b0a4:	vst1.32	{d18-d19}, [r3], r2
   2b0a8:	mov	r2, #0
   2b0ac:	str	r2, [r3]
   2b0b0:	str	r2, [sp, #44]	; 0x2c
   2b0b4:	str	r2, [sp, #36]	; 0x24
   2b0b8:	mov	r2, r5
   2b0bc:	bl	2b100 <__assert_fail@plt+0x19cdc>
   2b0c0:	mov	r0, r5
   2b0c4:	mov	r1, r4
   2b0c8:	bl	2af78 <__assert_fail@plt+0x19b54>
   2b0cc:	sub	sp, fp, #8
   2b0d0:	pop	{r4, r5, fp, pc}
   2b0d4:	nop	{0}
   2b0d8:	nop	{0}
   2b0dc:	nop	{0}
   2b0e0:	stmdbge	pc!, {r2, r3, r4, r5, r7, ip, sp}^	; <UNPREDICTABLE>
   2b0e4:	ldrtne	r3, [r1], -sl, lsr #17
   2b0e8:	orr	lr, sp, #1232	; 0x4d0
   2b0ec:	rscslt	r0, fp, lr, asr #28
   2b0f0:	orrvc	r1, r0, #116391936	; 0x6f00000
   2b0f4:	ldmdbmi	r4, {r0, r3, r4, r5, r7, r9, ip, sp, pc}
   2b0f8:			; <UNDEFINED> instruction: 0x172442d7
   2b0fc:	ble	fe2ac904 <optarg@@GLIBC_2.4+0xfe265774>
   2b100:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b104:	add	fp, sp, #28
   2b108:	sub	sp, sp, #12
   2b10c:	ldr	r5, [r2, #40]	; 0x28
   2b110:	mov	r4, r2
   2b114:	mov	r8, r1
   2b118:	mov	r6, r0
   2b11c:	cmp	r5, #0
   2b120:	beq	2b190 <__assert_fail@plt+0x19d6c>
   2b124:	rsb	r7, r5, #128	; 0x80
   2b128:	add	r9, r4, #44	; 0x2c
   2b12c:	mov	r1, r6
   2b130:	cmp	r7, r8
   2b134:	add	r0, r9, r5
   2b138:	movhi	r7, r8
   2b13c:	mov	r2, r7
   2b140:	bl	111c0 <memcpy@plt>
   2b144:	ldr	r0, [r4, #40]	; 0x28
   2b148:	add	r0, r0, r7
   2b14c:	cmp	r0, #65	; 0x41
   2b150:	str	r0, [r4, #40]	; 0x28
   2b154:	bcc	2b188 <__assert_fail@plt+0x19d64>
   2b158:	bic	r1, r0, #63	; 0x3f
   2b15c:	mov	r0, r9
   2b160:	mov	r2, r4
   2b164:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2b168:	ldr	r0, [r4, #40]	; 0x28
   2b16c:	and	r2, r0, #63	; 0x3f
   2b170:	add	r0, r7, r5
   2b174:	bic	r0, r0, #63	; 0x3f
   2b178:	str	r2, [r4, #40]	; 0x28
   2b17c:	add	r1, r9, r0
   2b180:	mov	r0, r9
   2b184:	bl	111c0 <memcpy@plt>
   2b188:	sub	r8, r8, r7
   2b18c:	add	r6, r6, r7
   2b190:	cmp	r8, #64	; 0x40
   2b194:	bcc	2b234 <__assert_fail@plt+0x19e10>
   2b198:	tst	r6, #3
   2b19c:	beq	2b248 <__assert_fail@plt+0x19e24>
   2b1a0:	cmp	r8, #65	; 0x41
   2b1a4:	bcc	2b270 <__assert_fail@plt+0x19e4c>
   2b1a8:	add	r5, r4, #44	; 0x2c
   2b1ac:	sub	r0, r8, #65	; 0x41
   2b1b0:	mov	r7, r6
   2b1b4:	str	r8, [sp, #8]
   2b1b8:	bic	r0, r0, #63	; 0x3f
   2b1bc:	add	sl, r5, #32
   2b1c0:	add	r9, r5, #16
   2b1c4:	str	r0, [sp, #4]
   2b1c8:	mov	r0, #64	; 0x40
   2b1cc:	add	r1, r6, #48	; 0x30
   2b1d0:	mov	r2, r4
   2b1d4:	vld1.8	{d16-d17}, [r7], r0
   2b1d8:	add	r0, r6, #32
   2b1dc:	vld1.8	{d18-d19}, [r1]
   2b1e0:	mov	r1, #48	; 0x30
   2b1e4:	vld1.8	{d20-d21}, [r0]
   2b1e8:	mov	r0, r5
   2b1ec:	vst1.8	{d16-d17}, [r0], r1
   2b1f0:	add	r1, r6, #16
   2b1f4:	vld1.8	{d16-d17}, [r1]
   2b1f8:	vst1.8	{d18-d19}, [r0]
   2b1fc:	mov	r0, r5
   2b200:	mov	r1, #64	; 0x40
   2b204:	vst1.8	{d20-d21}, [sl]
   2b208:	vst1.8	{d16-d17}, [r9]
   2b20c:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2b210:	sub	r8, r8, #64	; 0x40
   2b214:	mov	r6, r7
   2b218:	cmp	r8, #64	; 0x40
   2b21c:	bhi	2b1c8 <__assert_fail@plt+0x19da4>
   2b220:	ldr	r0, [sp, #8]
   2b224:	ldr	r1, [sp, #4]
   2b228:	sub	r0, r0, r1
   2b22c:	sub	r8, r0, #64	; 0x40
   2b230:	b	2b278 <__assert_fail@plt+0x19e54>
   2b234:	mov	r7, r6
   2b238:	cmp	r8, #0
   2b23c:	bne	2b278 <__assert_fail@plt+0x19e54>
   2b240:	sub	sp, fp, #28
   2b244:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b248:	bic	r5, r8, #63	; 0x3f
   2b24c:	mov	r0, r6
   2b250:	mov	r2, r4
   2b254:	mov	r1, r5
   2b258:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2b25c:	add	r7, r6, r5
   2b260:	and	r8, r8, #63	; 0x3f
   2b264:	cmp	r8, #0
   2b268:	bne	2b278 <__assert_fail@plt+0x19e54>
   2b26c:	b	2b240 <__assert_fail@plt+0x19e1c>
   2b270:	mov	r7, r6
   2b274:	mov	r8, #64	; 0x40
   2b278:	ldr	r5, [r4, #40]	; 0x28
   2b27c:	add	r6, r4, #44	; 0x2c
   2b280:	mov	r1, r7
   2b284:	mov	r2, r8
   2b288:	add	r0, r6, r5
   2b28c:	bl	111c0 <memcpy@plt>
   2b290:	add	r5, r5, r8
   2b294:	cmp	r5, #64	; 0x40
   2b298:	bcc	2b2c0 <__assert_fail@plt+0x19e9c>
   2b29c:	mov	r0, r6
   2b2a0:	mov	r1, #64	; 0x40
   2b2a4:	mov	r2, r4
   2b2a8:	bl	2b2cc <__assert_fail@plt+0x19ea8>
   2b2ac:	sub	r5, r5, #64	; 0x40
   2b2b0:	add	r1, r4, #108	; 0x6c
   2b2b4:	mov	r0, r6
   2b2b8:	mov	r2, r5
   2b2bc:	bl	111c0 <memcpy@plt>
   2b2c0:	str	r5, [r4, #40]	; 0x28
   2b2c4:	sub	sp, fp, #28
   2b2c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2b2cc:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2b2d0:	add	fp, sp, #28
   2b2d4:	sub	sp, sp, #168	; 0xa8
   2b2d8:	ldr	r3, [r2, #32]
   2b2dc:	str	r2, [sp, #4]
   2b2e0:	adds	r3, r3, r1
   2b2e4:	bic	r1, r1, #3
   2b2e8:	str	r3, [r2, #32]
   2b2ec:	ldr	r3, [r2, #36]	; 0x24
   2b2f0:	adc	r3, r3, #0
   2b2f4:	str	r3, [r2, #36]	; 0x24
   2b2f8:	add	r2, r0, r1
   2b2fc:	cmp	r2, r0
   2b300:	bls	2d810 <__assert_fail@plt+0x1c3ec>
   2b304:	ldr	r6, [sp, #4]
   2b308:	ldm	r6, {r1, r3}
   2b30c:	str	r3, [sp, #92]	; 0x5c
   2b310:	add	ip, r6, #12
   2b314:	ldr	sl, [r6, #8]
   2b318:	ldr	r8, [r6, #24]
   2b31c:	ldr	r9, [r6, #28]
   2b320:	ldm	ip, {r3, r5, ip}
   2b324:	str	r2, [sp]
   2b328:	str	r0, [fp, #-96]	; 0xffffffa0
   2b32c:	ldr	r2, [r0]
   2b330:	str	r3, [sp, #96]	; 0x60
   2b334:	mov	r7, r1
   2b338:	str	r5, [sp, #68]	; 0x44
   2b33c:	str	ip, [sp, #36]	; 0x24
   2b340:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b344:	ldr	r3, [r0, #4]
   2b348:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b34c:	ldr	r4, [r0, #8]
   2b350:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b354:	rev	r4, r4
   2b358:	str	r4, [fp, #-84]	; 0xffffffac
   2b35c:	ldr	r4, [r0, #12]
   2b360:	movw	r0, #17689	; 0x4519
   2b364:	movt	r0, #31180	; 0x79cc
   2b368:	rev	r4, r4
   2b36c:	str	r4, [fp, #-80]	; 0xffffffb0
   2b370:	add	r4, r5, r1, ror #20
   2b374:	eor	r1, ip, r5
   2b378:	eor	r1, r1, r8
   2b37c:	add	r6, r4, r0
   2b380:	add	r1, r9, r1
   2b384:	rev	r0, r2
   2b388:	add	r1, r1, r6, ror #25
   2b38c:	mov	r4, r0
   2b390:	str	r0, [sp, #28]
   2b394:	add	r1, r1, r0
   2b398:	rev	r0, r3
   2b39c:	eor	r2, r1, r1, ror #23
   2b3a0:	add	r3, r0, r8
   2b3a4:	mov	r8, r5
   2b3a8:	str	r0, [sp, #32]
   2b3ac:	eor	r9, r2, r1, ror #15
   2b3b0:	ldr	r2, [sp, #92]	; 0x5c
   2b3b4:	eor	r1, r5, ip, ror #13
   2b3b8:	mov	r5, r0
   2b3bc:	mov	r0, r7
   2b3c0:	str	r0, [sp, #20]
   2b3c4:	eor	r1, r1, r9
   2b3c8:	add	r1, r3, r1
   2b3cc:	eor	r3, r2, sl
   2b3d0:	eor	r3, r3, r7
   2b3d4:	ldr	r7, [sp, #96]	; 0x60
   2b3d8:	add	r3, r3, r7
   2b3dc:	ror	r7, r6, #25
   2b3e0:	mov	r6, r0
   2b3e4:	eor	r7, r7, r0, ror #20
   2b3e8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b3ec:	add	r3, r3, r7
   2b3f0:	ldr	r7, [r0, #16]
   2b3f4:	rev	r0, r7
   2b3f8:	eor	r7, r0, r4
   2b3fc:	mov	r4, r0
   2b400:	str	r0, [sp, #56]	; 0x38
   2b404:	movw	r0, #35378	; 0x8a32
   2b408:	add	ip, r3, r7
   2b40c:	movt	r0, #62360	; 0xf398
   2b410:	str	r4, [fp, #-76]	; 0xffffffb4
   2b414:	eor	r4, r9, r8, ror #13
   2b418:	ldr	r8, [sp, #20]
   2b41c:	add	r3, r9, ip, ror #20
   2b420:	add	r7, r3, r0
   2b424:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b428:	add	r1, r1, r7, ror #25
   2b42c:	eor	r3, r1, r1, ror #23
   2b430:	eor	lr, r3, r1, ror #15
   2b434:	ror	r1, r7, #25
   2b438:	eor	r7, r6, r2, ror #23
   2b43c:	ldr	r6, [r0, #20]
   2b440:	movw	r0, #5221	; 0x1465
   2b444:	mov	r2, r9
   2b448:	eor	r1, r1, ip, ror #20
   2b44c:	movt	r0, #59185	; 0xe731
   2b450:	eor	r7, r7, ip
   2b454:	mov	r9, lr
   2b458:	rev	r3, r6
   2b45c:	eor	r6, r3, r5
   2b460:	str	r3, [fp, #-72]	; 0xffffffb8
   2b464:	eor	r5, r4, lr
   2b468:	str	r3, [sp, #40]	; 0x28
   2b46c:	add	r6, r6, sl
   2b470:	add	r7, r6, r7
   2b474:	ldr	r6, [sp, #36]	; 0x24
   2b478:	add	sl, r7, r1
   2b47c:	add	r1, lr, sl, ror #20
   2b480:	add	r1, r1, r0
   2b484:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b488:	ldr	r4, [r0, #24]
   2b48c:	rev	r0, r4
   2b490:	str	r0, [fp, #-68]	; 0xffffffbc
   2b494:	mov	r7, r0
   2b498:	str	r0, [sp, #52]	; 0x34
   2b49c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b4a0:	ldr	r4, [r0, #28]
   2b4a4:	rev	r0, r4
   2b4a8:	str	r0, [sp, #88]	; 0x58
   2b4ac:	str	r0, [fp, #-64]	; 0xffffffc0
   2b4b0:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b4b4:	ldr	r4, [r0, #32]
   2b4b8:	rev	r0, r4
   2b4bc:	str	r0, [sp, #48]	; 0x30
   2b4c0:	str	r0, [fp, #-60]	; 0xffffffc4
   2b4c4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b4c8:	ldr	r4, [r0, #36]	; 0x24
   2b4cc:	rev	r0, r4
   2b4d0:	str	r0, [sp, #96]	; 0x60
   2b4d4:	str	r0, [fp, #-56]	; 0xffffffc8
   2b4d8:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b4dc:	ldr	r4, [r0, #40]	; 0x28
   2b4e0:	rev	r0, r4
   2b4e4:	str	r0, [sp, #84]	; 0x54
   2b4e8:	str	r0, [fp, #-52]	; 0xffffffcc
   2b4ec:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b4f0:	ldr	r4, [r0, #44]	; 0x2c
   2b4f4:	rev	r0, r4
   2b4f8:	str	r0, [sp, #60]	; 0x3c
   2b4fc:	str	r0, [fp, #-48]	; 0xffffffd0
   2b500:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b504:	ldr	r4, [r0, #48]	; 0x30
   2b508:	rev	r0, r4
   2b50c:	str	r0, [sp, #80]	; 0x50
   2b510:	str	r0, [fp, #-44]	; 0xffffffd4
   2b514:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b518:	ldr	r4, [r0, #52]	; 0x34
   2b51c:	rev	r0, r4
   2b520:	str	r0, [sp, #76]	; 0x4c
   2b524:	str	r0, [fp, #-40]	; 0xffffffd8
   2b528:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b52c:	ldr	r4, [r0, #56]	; 0x38
   2b530:	rev	r0, r4
   2b534:	str	r0, [sp, #72]	; 0x48
   2b538:	str	r0, [fp, #-36]	; 0xffffffdc
   2b53c:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2b540:	ldr	r4, [r0, #60]	; 0x3c
   2b544:	rev	r0, r4
   2b548:	str	r0, [fp, #-32]	; 0xffffffe0
   2b54c:	str	r0, [sp, #64]	; 0x40
   2b550:	ldr	r0, [fp, #-84]	; 0xffffffac
   2b554:	ldr	r3, [fp, #-80]	; 0xffffffb0
   2b558:	add	r4, r0, r6, ror #13
   2b55c:	str	r0, [sp, #24]
   2b560:	eor	r6, r7, r0
   2b564:	ldr	r0, [sp, #92]	; 0x5c
   2b568:	str	r3, [sp, #44]	; 0x2c
   2b56c:	add	r4, r4, r5
   2b570:	add	r4, r4, r1, ror #25
   2b574:	ror	r1, r1, #25
   2b578:	add	r6, r6, r0, ror #23
   2b57c:	eor	r1, r1, sl, ror #20
   2b580:	movw	r0, #10443	; 0x28cb
   2b584:	eor	r5, r4, r4, ror #23
   2b588:	movt	r0, #52834	; 0xce62
   2b58c:	eor	lr, r5, r4, ror #15
   2b590:	eor	r5, ip, r8, ror #23
   2b594:	ldr	r4, [sp, #48]	; 0x30
   2b598:	eor	r5, r5, sl
   2b59c:	add	r5, r6, r5
   2b5a0:	eor	r6, r9, r2, ror #13
   2b5a4:	add	r1, r5, r1
   2b5a8:	add	r5, lr, r1, ror #20
   2b5ac:	eor	r6, r6, lr
   2b5b0:	add	r5, r5, r0
   2b5b4:	ldr	r0, [sp, #68]	; 0x44
   2b5b8:	add	r7, r3, r0, ror #13
   2b5bc:	ldr	r0, [sp, #88]	; 0x58
   2b5c0:	add	r7, r7, r6
   2b5c4:	add	r7, r7, r5, ror #25
   2b5c8:	eor	r0, r0, r3
   2b5cc:	movw	r3, #20887	; 0x5197
   2b5d0:	eor	r6, r7, r7, ror #23
   2b5d4:	add	r0, r0, r8, ror #23
   2b5d8:	movt	r3, #40132	; 0x9cc4
   2b5dc:	eor	r6, r6, r7, ror #15
   2b5e0:	ror	r7, r5, #25
   2b5e4:	eor	r5, sl, ip, ror #23
   2b5e8:	eor	r7, r7, r1, ror #20
   2b5ec:	eor	r5, r5, r1
   2b5f0:	add	r0, r0, r5
   2b5f4:	eor	r5, lr, r9, ror #13
   2b5f8:	add	r0, r0, r7
   2b5fc:	add	r7, r6, r0, ror #20
   2b600:	eor	r5, r5, r6
   2b604:	add	r7, r7, r3
   2b608:	ldr	r3, [sp, #56]	; 0x38
   2b60c:	add	r2, r3, r2, ror #13
   2b610:	eor	r3, r4, r3
   2b614:	add	r3, r3, ip, ror #23
   2b618:	add	r2, r2, r5
   2b61c:	add	r2, r2, r7, ror #25
   2b620:	eor	r5, r2, r2, ror #23
   2b624:	eor	r8, r5, r2, ror #15
   2b628:	ror	r2, r7, #25
   2b62c:	eor	r7, r1, sl, ror #23
   2b630:	ldr	r5, [sp, #40]	; 0x28
   2b634:	eor	r2, r2, r0, ror #20
   2b638:	eor	r7, r7, r0
   2b63c:	add	r3, r3, r7
   2b640:	movw	r7, #41775	; 0xa32f
   2b644:	add	ip, r3, r2
   2b648:	movt	r7, #14728	; 0x3988
   2b64c:	add	r4, r5, r9, ror #13
   2b650:	add	r3, r8, ip, ror #20
   2b654:	add	r3, r3, r7
   2b658:	eor	r7, r6, lr, ror #13
   2b65c:	eor	r7, r7, r8
   2b660:	add	r7, r4, r7
   2b664:	add	r7, r7, r3, ror #25
   2b668:	ror	r3, r3, #25
   2b66c:	eor	r3, r3, ip, ror #20
   2b670:	eor	r4, r7, r7, ror #23
   2b674:	eor	r2, r4, r7, ror #15
   2b678:	ldr	r7, [sp, #96]	; 0x60
   2b67c:	eor	r4, r0, r1, ror #23
   2b680:	eor	r4, r4, ip
   2b684:	mov	r9, r2
   2b688:	eor	r7, r7, r5
   2b68c:	movw	r5, #18014	; 0x465e
   2b690:	add	r7, r7, sl, ror #23
   2b694:	ldr	sl, [sp, #52]	; 0x34
   2b698:	movt	r5, #29457	; 0x7311
   2b69c:	add	r4, r7, r4
   2b6a0:	add	r3, r4, r3
   2b6a4:	add	r4, r2, r3, ror #20
   2b6a8:	add	r7, r4, r5
   2b6ac:	eor	r4, r8, r6, ror #13
   2b6b0:	add	r5, sl, lr, ror #13
   2b6b4:	eor	r4, r4, r2
   2b6b8:	add	r5, r5, r4
   2b6bc:	add	r5, r5, r7, ror #25
   2b6c0:	ror	r7, r7, #25
   2b6c4:	eor	lr, r7, r3, ror #20
   2b6c8:	eor	r4, r5, r5, ror #23
   2b6cc:	eor	r2, r4, r5, ror #15
   2b6d0:	ldr	r4, [sp, #84]	; 0x54
   2b6d4:	eor	r5, ip, r0, ror #23
   2b6d8:	eor	r5, r5, r3
   2b6dc:	str	r2, [sp, #36]	; 0x24
   2b6e0:	eor	r7, r4, sl
   2b6e4:	ldr	r4, [sp, #88]	; 0x58
   2b6e8:	add	r1, r7, r1, ror #23
   2b6ec:	add	r1, r1, r5
   2b6f0:	movw	r5, #36028	; 0x8cbc
   2b6f4:	add	r1, r1, lr
   2b6f8:	movt	r5, #58914	; 0xe622
   2b6fc:	add	r6, r4, r6, ror #13
   2b700:	add	r7, r2, r1, ror #20
   2b704:	add	r7, r7, r5
   2b708:	eor	r5, r9, r8, ror #13
   2b70c:	eor	r5, r5, r2
   2b710:	add	r6, r6, r5
   2b714:	add	r6, r6, r7, ror #25
   2b718:	ror	r7, r7, #25
   2b71c:	eor	r7, r7, r1, ror #20
   2b720:	eor	r5, r6, r6, ror #23
   2b724:	eor	sl, r5, r6, ror #15
   2b728:	ldr	r5, [sp, #60]	; 0x3c
   2b72c:	eor	r6, r3, ip, ror #23
   2b730:	eor	r6, r6, r1
   2b734:	eor	r5, r5, r4
   2b738:	ldr	r4, [sp, #48]	; 0x30
   2b73c:	add	r0, r5, r0, ror #23
   2b740:	add	r0, r0, r6
   2b744:	add	r6, r0, r7
   2b748:	movw	r7, #6521	; 0x1979
   2b74c:	add	r5, r4, r8, ror #13
   2b750:	add	r0, sl, r6, ror #20
   2b754:	movt	r7, #52293	; 0xcc45
   2b758:	add	r0, r0, r7
   2b75c:	eor	r7, r2, r9, ror #13
   2b760:	eor	r7, r7, sl
   2b764:	add	r7, r5, r7
   2b768:	add	r7, r7, r0, ror #25
   2b76c:	ror	r0, r0, #25
   2b770:	eor	r0, r0, r6, ror #20
   2b774:	eor	r5, r7, r7, ror #23
   2b778:	eor	lr, r5, r7, ror #15
   2b77c:	ldr	r7, [sp, #80]	; 0x50
   2b780:	eor	r5, r1, r3, ror #23
   2b784:	eor	r5, r5, r6
   2b788:	str	lr, [sp, #92]	; 0x5c
   2b78c:	eor	r7, r7, r4
   2b790:	ldr	r4, [sp, #96]	; 0x60
   2b794:	add	r2, r7, ip, ror #23
   2b798:	ldr	ip, [sp, #36]	; 0x24
   2b79c:	add	r2, r2, r5
   2b7a0:	movw	r5, #13043	; 0x32f3
   2b7a4:	add	r8, r2, r0
   2b7a8:	movt	r5, #39050	; 0x988a
   2b7ac:	add	r7, r4, r9, ror #13
   2b7b0:	add	r0, lr, r8, ror #20
   2b7b4:	add	r0, r0, r5
   2b7b8:	eor	r5, sl, ip, ror #13
   2b7bc:	eor	r5, r5, lr
   2b7c0:	add	r7, r7, r5
   2b7c4:	add	r7, r7, r0, ror #25
   2b7c8:	ror	r0, r0, #25
   2b7cc:	eor	r0, r0, r8, ror #20
   2b7d0:	eor	r5, r7, r7, ror #23
   2b7d4:	eor	r2, r5, r7, ror #15
   2b7d8:	ldr	r5, [sp, #76]	; 0x4c
   2b7dc:	eor	r7, r6, r1, ror #23
   2b7e0:	eor	r7, r7, r8
   2b7e4:	str	r2, [sp, #68]	; 0x44
   2b7e8:	eor	r5, r5, r4
   2b7ec:	eor	r4, r8, r6, ror #23
   2b7f0:	add	r3, r5, r3, ror #23
   2b7f4:	add	r3, r3, r7
   2b7f8:	movw	r7, #26087	; 0x65e7
   2b7fc:	add	r9, r3, r0
   2b800:	ldr	r0, [sp, #84]	; 0x54
   2b804:	movt	r7, #12564	; 0x3114
   2b808:	add	r3, r2, r9, ror #20
   2b80c:	eor	r4, r4, r9
   2b810:	add	r3, r3, r7
   2b814:	eor	r7, lr, sl, ror #13
   2b818:	add	r5, r0, ip, ror #13
   2b81c:	eor	r7, r7, r2
   2b820:	add	r7, r5, r7
   2b824:	add	r7, r7, r3, ror #25
   2b828:	ror	r3, r3, #25
   2b82c:	eor	r3, r3, r9, ror #20
   2b830:	eor	r5, r7, r7, ror #23
   2b834:	eor	ip, r5, r7, ror #15
   2b838:	ldr	r5, [sp, #72]	; 0x48
   2b83c:	str	ip, [sp, #12]
   2b840:	eor	r5, r5, r0
   2b844:	ldr	r0, [sp, #60]	; 0x3c
   2b848:	add	r1, r5, r1, ror #23
   2b84c:	add	r1, r1, r4
   2b850:	movw	r4, #52174	; 0xcbce
   2b854:	add	r2, r1, r3
   2b858:	ldr	r3, [sp, #68]	; 0x44
   2b85c:	movt	r4, #25128	; 0x6228
   2b860:	add	r5, r0, sl, ror #13
   2b864:	add	r1, ip, r2, ror #20
   2b868:	add	r1, r1, r4
   2b86c:	eor	r4, r3, lr, ror #13
   2b870:	mov	lr, r2
   2b874:	str	lr, [sp, #20]
   2b878:	eor	r4, r4, ip
   2b87c:	add	r4, r5, r4
   2b880:	add	r4, r4, r1, ror #25
   2b884:	ror	r1, r1, #25
   2b888:	eor	r1, r1, r2, ror #20
   2b88c:	eor	r5, r4, r4, ror #23
   2b890:	eor	sl, r5, r4, ror #15
   2b894:	ldr	r5, [sp, #64]	; 0x40
   2b898:	eor	r4, r9, r8, ror #23
   2b89c:	eor	r4, r4, r2
   2b8a0:	eor	r7, r5, r0
   2b8a4:	movw	r5, #38812	; 0x979c
   2b8a8:	ldr	r0, [sp, #80]	; 0x50
   2b8ac:	add	r6, r7, r6, ror #23
   2b8b0:	ldr	r7, [sp, #92]	; 0x5c
   2b8b4:	movt	r5, #50257	; 0xc451
   2b8b8:	add	r4, r6, r4
   2b8bc:	add	r2, r4, r1
   2b8c0:	add	r1, sl, r2, ror #20
   2b8c4:	add	r7, r0, r7, ror #13
   2b8c8:	str	r2, [sp, #36]	; 0x24
   2b8cc:	add	r6, r1, r5
   2b8d0:	eor	r1, ip, r3, ror #13
   2b8d4:	ldr	r5, [sp, #28]
   2b8d8:	mov	r3, sl
   2b8dc:	mov	ip, lr
   2b8e0:	str	r3, [sp, #16]
   2b8e4:	eor	r1, r1, sl
   2b8e8:	ldr	sl, [sp, #44]	; 0x2c
   2b8ec:	add	r1, r7, r1
   2b8f0:	add	r1, r1, r6, ror #25
   2b8f4:	eor	r7, r1, r1, ror #23
   2b8f8:	eor	r4, r7, r1, ror #15
   2b8fc:	ror	r7, r6, #25
   2b900:	eor	r6, lr, r9, ror #23
   2b904:	ldr	lr, [sp, #76]	; 0x4c
   2b908:	eor	r1, r7, r2, ror #20
   2b90c:	ldr	r7, [sp, #88]	; 0x58
   2b910:	eor	r6, r6, r2
   2b914:	str	r1, [sp, #92]	; 0x5c
   2b918:	eor	r7, r7, r5
   2b91c:	ldr	r5, [sp, #84]	; 0x54
   2b920:	eor	r7, r7, lr, ror #17
   2b924:	eor	r5, r5, sl, ror #25
   2b928:	eor	r5, r5, r7
   2b92c:	eor	r5, r5, r7, ror #17
   2b930:	eor	r1, r5, r7, ror #9
   2b934:	movw	r7, #12089	; 0x2f39
   2b938:	movt	r7, #34979	; 0x88a3
   2b93c:	eor	r5, r1, r0
   2b940:	ldr	r0, [sp, #92]	; 0x5c
   2b944:	str	r1, [sp, #28]
   2b948:	add	r2, r5, r8, ror #23
   2b94c:	ldr	r8, [sp, #12]
   2b950:	add	r2, r2, r6
   2b954:	add	r6, r2, r0
   2b958:	ldr	r0, [sp, #68]	; 0x44
   2b95c:	add	r2, r4, r6, ror #20
   2b960:	mov	sl, r6
   2b964:	str	r6, [sp, #92]	; 0x5c
   2b968:	add	r7, r2, r7
   2b96c:	eor	r2, r3, r8, ror #13
   2b970:	add	r5, lr, r0, ror #13
   2b974:	mov	r0, lr
   2b978:	ldr	lr, [sp, #56]	; 0x38
   2b97c:	eor	r2, r2, r4
   2b980:	add	r2, r5, r2
   2b984:	add	r2, r2, r7, ror #25
   2b988:	ror	r7, r7, #25
   2b98c:	eor	r1, r7, r6, ror #20
   2b990:	eor	r5, r2, r2, ror #23
   2b994:	str	r1, [sp, #8]
   2b998:	ldr	r1, [sp, #36]	; 0x24
   2b99c:	eor	r2, r5, r2, ror #15
   2b9a0:	eor	r5, r1, ip, ror #23
   2b9a4:	eor	ip, r5, r6
   2b9a8:	ldr	r5, [sp, #48]	; 0x30
   2b9ac:	ldr	r6, [sp, #32]
   2b9b0:	eor	r7, r5, r6
   2b9b4:	ldr	r6, [sp, #60]	; 0x3c
   2b9b8:	ldr	r5, [sp, #72]	; 0x48
   2b9bc:	eor	r7, r7, r5, ror #17
   2b9c0:	eor	r6, r6, lr, ror #25
   2b9c4:	eor	r6, r6, r7
   2b9c8:	eor	r6, r6, r7, ror #17
   2b9cc:	eor	r7, r6, r7, ror #9
   2b9d0:	eor	r6, r7, r0
   2b9d4:	str	r7, [sp, #68]	; 0x44
   2b9d8:	ldr	r7, [sp, #8]
   2b9dc:	add	r0, r6, r9, ror #23
   2b9e0:	movw	r6, #24179	; 0x5e73
   2b9e4:	mov	r9, r5
   2b9e8:	movt	r6, #4422	; 0x1146
   2b9ec:	add	r0, r0, ip
   2b9f0:	add	r0, r0, r7
   2b9f4:	add	r7, r2, r0, ror #20
   2b9f8:	add	lr, r7, r6
   2b9fc:	eor	r7, r4, r3, ror #13
   2ba00:	add	r6, r5, r8, ror #13
   2ba04:	ldr	r5, [sp, #24]
   2ba08:	ldr	r8, [sp, #40]	; 0x28
   2ba0c:	eor	r7, r7, r2
   2ba10:	add	r7, r6, r7
   2ba14:	add	r7, r7, lr, ror #25
   2ba18:	eor	r6, r7, r7, ror #23
   2ba1c:	eor	ip, r6, r7, ror #15
   2ba20:	ror	r7, lr, #25
   2ba24:	ldr	lr, [sp, #64]	; 0x40
   2ba28:	eor	r6, sl, r1, ror #23
   2ba2c:	eor	r3, r7, r0, ror #20
   2ba30:	ldr	r7, [sp, #96]	; 0x60
   2ba34:	eor	r6, r6, r0
   2ba38:	str	r3, [sp, #12]
   2ba3c:	eor	r5, r7, r5
   2ba40:	ldr	r7, [sp, #80]	; 0x50
   2ba44:	eor	r5, r5, lr, ror #17
   2ba48:	eor	r7, r7, r8, ror #25
   2ba4c:	eor	r7, r7, r5
   2ba50:	eor	r7, r7, r5, ror #17
   2ba54:	eor	r1, r7, r5, ror #9
   2ba58:	movw	r7, #48358	; 0xbce6
   2ba5c:	movt	r7, #8844	; 0x228c
   2ba60:	eor	r5, r1, r9
   2ba64:	str	r1, [sp, #32]
   2ba68:	ldr	r1, [sp, #20]
   2ba6c:	ldr	r9, [sp, #28]
   2ba70:	add	r3, r5, r1, ror #23
   2ba74:	ldr	r1, [sp, #12]
   2ba78:	add	r3, r3, r6
   2ba7c:	add	r8, r3, r1
   2ba80:	ldr	r1, [sp, #16]
   2ba84:	add	r3, ip, r8, ror #20
   2ba88:	add	r7, r3, r7
   2ba8c:	eor	r3, r2, r4, ror #13
   2ba90:	add	r6, lr, r1, ror #13
   2ba94:	add	r1, r9, r4, ror #13
   2ba98:	eor	r3, r3, ip
   2ba9c:	add	r3, r6, r3
   2baa0:	add	r3, r3, r7, ror #25
   2baa4:	ror	r7, r7, #25
   2baa8:	eor	sl, r7, r8, ror #20
   2baac:	ldr	r7, [sp, #52]	; 0x34
   2bab0:	eor	r6, r3, r3, ror #23
   2bab4:	eor	r3, r6, r3, ror #15
   2bab8:	mvn	r6, r3
   2babc:	and	r5, r3, ip
   2bac0:	and	r6, r6, r2, ror #13
   2bac4:	orr	r6, r5, r6
   2bac8:	ldr	r5, [sp, #44]	; 0x2c
   2bacc:	add	r1, r1, r6
   2bad0:	str	r1, [sp, #24]
   2bad4:	ldr	r1, [sp, #92]	; 0x5c
   2bad8:	eor	r6, r0, r1, ror #23
   2badc:	ldr	r1, [sp, #84]	; 0x54
   2bae0:	eor	r6, r6, r8
   2bae4:	eor	r5, r1, r5
   2bae8:	ldr	r1, [sp, #76]	; 0x4c
   2baec:	eor	r5, r5, r9, ror #17
   2baf0:	eor	r1, r1, r7, ror #25
   2baf4:	ldr	r7, [sp, #36]	; 0x24
   2baf8:	eor	r1, r1, r5
   2bafc:	eor	r1, r1, r5, ror #17
   2bb00:	eor	r1, r1, r5, ror #9
   2bb04:	str	r1, [sp, #44]	; 0x2c
   2bb08:	eor	r1, r1, lr
   2bb0c:	add	r1, r1, r7, ror #23
   2bb10:	add	r1, r1, r6
   2bb14:	add	r4, r1, sl
   2bb18:	movw	r1, #31367	; 0x7a87
   2bb1c:	movt	r1, #40330	; 0x9d8a
   2bb20:	add	r1, r1, r4, ror #20
   2bb24:	add	r5, r1, r3
   2bb28:	ldr	r1, [sp, #24]
   2bb2c:	add	r1, r1, r5, ror #25
   2bb30:	eor	r7, r1, r1, ror #23
   2bb34:	eor	lr, r7, r1, ror #15
   2bb38:	ldr	r1, [sp, #68]	; 0x44
   2bb3c:	mvn	r7, lr
   2bb40:	and	r6, lr, r3
   2bb44:	and	r7, r7, ip, ror #13
   2bb48:	add	r2, r1, r2, ror #13
   2bb4c:	orr	r7, r6, r7
   2bb50:	orr	r6, r8, r0, ror #23
   2bb54:	add	sl, r2, r7
   2bb58:	ror	r7, r5, #25
   2bb5c:	and	r5, r8, r0, ror #23
   2bb60:	ldr	r2, [sp, #60]	; 0x3c
   2bb64:	and	r6, r4, r6
   2bb68:	eor	r7, r7, r4, ror #20
   2bb6c:	orr	r6, r6, r5
   2bb70:	ldr	r5, [sp, #56]	; 0x38
   2bb74:	eor	r5, r2, r5
   2bb78:	ldr	r2, [sp, #88]	; 0x58
   2bb7c:	eor	r5, r5, r1, ror #17
   2bb80:	ldr	r1, [sp, #72]	; 0x48
   2bb84:	eor	r2, r1, r2, ror #25
   2bb88:	eor	r2, r2, r5
   2bb8c:	eor	r2, r2, r5, ror #17
   2bb90:	eor	r1, r2, r5, ror #9
   2bb94:	str	r1, [sp, #56]	; 0x38
   2bb98:	eor	r2, r1, r9
   2bb9c:	ldr	r1, [sp, #92]	; 0x5c
   2bba0:	add	r2, r2, r1, ror #23
   2bba4:	ldr	r1, [sp, #32]
   2bba8:	add	r2, r2, r6
   2bbac:	add	r5, r2, r7
   2bbb0:	movw	r2, #62735	; 0xf50f
   2bbb4:	movt	r2, #15124	; 0x3b14
   2bbb8:	add	r2, r2, r5, ror #20
   2bbbc:	add	r2, r2, lr
   2bbc0:	add	r7, sl, r2, ror #25
   2bbc4:	ror	r2, r2, #25
   2bbc8:	eor	sl, r2, r5, ror #20
   2bbcc:	ldr	r2, [sp, #80]	; 0x50
   2bbd0:	eor	r6, r7, r7, ror #23
   2bbd4:	eor	r9, r6, r7, ror #15
   2bbd8:	mvn	r7, r9
   2bbdc:	and	r6, r9, lr
   2bbe0:	and	r7, r7, r3, ror #13
   2bbe4:	orr	r7, r6, r7
   2bbe8:	add	r6, r1, ip, ror #13
   2bbec:	mov	ip, r1
   2bbf0:	add	r7, r6, r7
   2bbf4:	orr	r6, r4, r8, ror #23
   2bbf8:	str	r7, [sp, #36]	; 0x24
   2bbfc:	and	r7, r4, r8, ror #23
   2bc00:	and	r6, r5, r6
   2bc04:	orr	r7, r6, r7
   2bc08:	ldr	r6, [sp, #40]	; 0x28
   2bc0c:	eor	r6, r2, r6
   2bc10:	ldr	r2, [sp, #48]	; 0x30
   2bc14:	eor	r6, r6, r1, ror #17
   2bc18:	ldr	r1, [sp, #64]	; 0x40
   2bc1c:	eor	r2, r1, r2, ror #25
   2bc20:	eor	r2, r2, r6
   2bc24:	eor	r2, r2, r6, ror #17
   2bc28:	eor	r1, r2, r6, ror #9
   2bc2c:	ldr	r2, [sp, #68]	; 0x44
   2bc30:	str	r1, [sp, #92]	; 0x5c
   2bc34:	eor	r2, r1, r2
   2bc38:	movw	r1, #59934	; 0xea1e
   2bc3c:	add	r0, r2, r0, ror #23
   2bc40:	movt	r1, #30249	; 0x7629
   2bc44:	add	r0, r0, r7
   2bc48:	add	r0, r0, sl
   2bc4c:	ldr	sl, [sp, #44]	; 0x2c
   2bc50:	add	r2, r1, r0, ror #20
   2bc54:	ldr	r1, [sp, #36]	; 0x24
   2bc58:	add	r7, r2, r9
   2bc5c:	add	r3, sl, r3, ror #13
   2bc60:	add	r2, r1, r7, ror #25
   2bc64:	eor	r6, r2, r2, ror #23
   2bc68:	eor	r1, r6, r2, ror #15
   2bc6c:	ldr	r2, [sp, #96]	; 0x60
   2bc70:	mvn	r6, r1
   2bc74:	str	r1, [sp, #36]	; 0x24
   2bc78:	and	r1, r1, r9
   2bc7c:	and	r6, r6, lr, ror #13
   2bc80:	orr	r1, r1, r6
   2bc84:	and	r6, r5, r4, ror #23
   2bc88:	add	r1, r3, r1
   2bc8c:	ror	r3, r7, #25
   2bc90:	orr	r7, r5, r4, ror #23
   2bc94:	str	r1, [sp, #40]	; 0x28
   2bc98:	ldr	r1, [sp, #76]	; 0x4c
   2bc9c:	eor	r3, r3, r0, ror #20
   2bca0:	and	r7, r0, r7
   2bca4:	orr	r7, r7, r6
   2bca8:	ldr	r6, [sp, #52]	; 0x34
   2bcac:	eor	r6, r1, r6
   2bcb0:	ldr	r1, [sp, #28]
   2bcb4:	eor	r6, r6, sl, ror #17
   2bcb8:	eor	r1, r1, r2, ror #25
   2bcbc:	ldr	r2, [sp, #56]	; 0x38
   2bcc0:	eor	r1, r1, r6
   2bcc4:	eor	r1, r1, r6, ror #17
   2bcc8:	eor	r1, r1, r6, ror #9
   2bccc:	str	r1, [sp, #52]	; 0x34
   2bcd0:	eor	r1, r1, ip
   2bcd4:	add	r1, r1, r8, ror #23
   2bcd8:	ldr	r8, [sp, #36]	; 0x24
   2bcdc:	add	r1, r1, r7
   2bce0:	add	ip, r1, r3
   2bce4:	movw	r1, #54332	; 0xd43c
   2bce8:	ldr	r3, [sp, #40]	; 0x28
   2bcec:	movt	r1, #60499	; 0xec53
   2bcf0:	add	r1, r1, ip, ror #20
   2bcf4:	add	r1, r1, r8
   2bcf8:	add	r3, r3, r1, ror #25
   2bcfc:	ror	r1, r1, #25
   2bd00:	eor	r1, r1, ip, ror #20
   2bd04:	eor	r6, r3, r3, ror #23
   2bd08:	str	r1, [sp, #24]
   2bd0c:	ldr	r1, [sp, #72]	; 0x48
   2bd10:	eor	r3, r6, r3, ror #15
   2bd14:	mvn	r6, r3
   2bd18:	and	r7, r3, r8
   2bd1c:	and	r6, r6, r9, ror #13
   2bd20:	orr	r6, r7, r6
   2bd24:	add	r7, r2, lr, ror #13
   2bd28:	mov	lr, r2
   2bd2c:	add	r7, r7, r6
   2bd30:	orr	r6, r0, r5, ror #23
   2bd34:	str	r7, [sp, #40]	; 0x28
   2bd38:	and	r7, r0, r5, ror #23
   2bd3c:	and	r6, ip, r6
   2bd40:	orr	r6, r6, r7
   2bd44:	ldr	r7, [sp, #88]	; 0x58
   2bd48:	eor	r7, r1, r7
   2bd4c:	ldr	r1, [sp, #68]	; 0x44
   2bd50:	eor	r7, r7, r2, ror #17
   2bd54:	ldr	r2, [sp, #84]	; 0x54
   2bd58:	eor	r1, r1, r2, ror #25
   2bd5c:	ldr	r2, [sp, #24]
   2bd60:	eor	r1, r1, r7
   2bd64:	eor	r1, r1, r7, ror #17
   2bd68:	eor	r1, r1, r7, ror #9
   2bd6c:	str	r1, [sp, #88]	; 0x58
   2bd70:	eor	r1, r1, sl
   2bd74:	add	r1, r1, r4, ror #23
   2bd78:	add	r1, r1, r6
   2bd7c:	add	r4, r1, r2
   2bd80:	movw	r1, #43129	; 0xa879
   2bd84:	ldr	r2, [sp, #92]	; 0x5c
   2bd88:	movt	r1, #55463	; 0xd8a7
   2bd8c:	add	r1, r1, r4, ror #20
   2bd90:	add	r6, r1, r3
   2bd94:	ldr	r1, [sp, #40]	; 0x28
   2bd98:	add	r1, r1, r6, ror #25
   2bd9c:	eor	r7, r1, r1, ror #23
   2bda0:	eor	sl, r7, r1, ror #15
   2bda4:	mvn	r7, sl
   2bda8:	and	r1, sl, r3
   2bdac:	and	r7, r7, r8, ror #13
   2bdb0:	orr	r1, r1, r7
   2bdb4:	add	r7, r2, r9, ror #13
   2bdb8:	add	r9, r7, r1
   2bdbc:	ror	r7, r6, #25
   2bdc0:	orr	r6, ip, r0, ror #23
   2bdc4:	and	r1, ip, r0, ror #23
   2bdc8:	eor	r8, r7, r4, ror #20
   2bdcc:	ldr	r7, [sp, #48]	; 0x30
   2bdd0:	and	r6, r4, r6
   2bdd4:	orr	r1, r6, r1
   2bdd8:	ldr	r6, [sp, #64]	; 0x40
   2bddc:	eor	r6, r6, r7
   2bde0:	ldr	r7, [sp, #60]	; 0x3c
   2bde4:	eor	r6, r6, r2, ror #17
   2bde8:	ldr	r2, [sp, #32]
   2bdec:	eor	r7, r2, r7, ror #25
   2bdf0:	eor	r7, r7, r6
   2bdf4:	eor	r7, r7, r6, ror #17
   2bdf8:	eor	r2, r7, r6, ror #9
   2bdfc:	eor	r6, r2, lr
   2be00:	str	r2, [sp, #40]	; 0x28
   2be04:	ldr	lr, [sp, #80]	; 0x50
   2be08:	add	r5, r6, r5, ror #23
   2be0c:	add	r1, r5, r1
   2be10:	add	r5, r1, r8
   2be14:	movw	r1, #20723	; 0x50f3
   2be18:	ldr	r8, [sp, #52]	; 0x34
   2be1c:	movt	r1, #45391	; 0xb14f
   2be20:	add	r1, r1, r5, ror #20
   2be24:	add	r1, r1, sl
   2be28:	add	r7, r9, r1, ror #25
   2be2c:	ror	r1, r1, #25
   2be30:	eor	r9, r1, r5, ror #20
   2be34:	ldr	r1, [sp, #28]
   2be38:	eor	r6, r7, r7, ror #23
   2be3c:	eor	r7, r6, r7, ror #15
   2be40:	mvn	r6, r7
   2be44:	and	r2, r7, sl
   2be48:	and	r6, r6, r3, ror #13
   2be4c:	orr	r2, r2, r6
   2be50:	ldr	r6, [sp, #36]	; 0x24
   2be54:	add	r6, r8, r6, ror #13
   2be58:	add	r2, r6, r2
   2be5c:	orr	r6, r4, ip, ror #23
   2be60:	str	r2, [sp, #48]	; 0x30
   2be64:	and	r2, r4, ip, ror #23
   2be68:	and	r6, r5, r6
   2be6c:	orr	r2, r6, r2
   2be70:	ldr	r6, [sp, #96]	; 0x60
   2be74:	eor	r6, r1, r6
   2be78:	ldr	r1, [sp, #44]	; 0x2c
   2be7c:	eor	r6, r6, r8, ror #17
   2be80:	eor	r1, r1, lr, ror #25
   2be84:	eor	r1, r1, r6
   2be88:	eor	r1, r1, r6, ror #17
   2be8c:	eor	r6, r1, r6, ror #9
   2be90:	ldr	r1, [sp, #92]	; 0x5c
   2be94:	str	r6, [sp, #96]	; 0x60
   2be98:	eor	r1, r6, r1
   2be9c:	add	r0, r1, r0, ror #23
   2bea0:	movw	r1, #41447	; 0xa1e7
   2bea4:	movt	r1, #25246	; 0x629e
   2bea8:	add	r0, r0, r2
   2beac:	ldr	r2, [sp, #48]	; 0x30
   2beb0:	add	r0, r0, r9
   2beb4:	add	r1, r1, r0, ror #20
   2beb8:	add	r1, r1, r7
   2bebc:	add	r2, r2, r1, ror #25
   2bec0:	ror	r1, r1, #25
   2bec4:	eor	r9, r1, r0, ror #20
   2bec8:	ldr	r1, [sp, #84]	; 0x54
   2becc:	eor	r6, r2, r2, ror #23
   2bed0:	eor	lr, r6, r2, ror #15
   2bed4:	mvn	r2, lr
   2bed8:	and	r6, lr, r7
   2bedc:	and	r2, r2, sl, ror #13
   2bee0:	orr	r6, r6, r2
   2bee4:	ldr	r2, [sp, #88]	; 0x58
   2bee8:	add	r3, r2, r3, ror #13
   2beec:	add	r3, r3, r6
   2bef0:	and	r6, r5, r4, ror #23
   2bef4:	str	r3, [sp, #48]	; 0x30
   2bef8:	orr	r3, r5, r4, ror #23
   2befc:	and	r3, r0, r3
   2bf00:	orr	r3, r3, r6
   2bf04:	ldr	r6, [sp, #68]	; 0x44
   2bf08:	eor	r6, r6, r1
   2bf0c:	ldr	r1, [sp, #76]	; 0x4c
   2bf10:	eor	r6, r6, r2, ror #17
   2bf14:	ldr	r2, [sp, #56]	; 0x38
   2bf18:	eor	r2, r2, r1, ror #25
   2bf1c:	eor	r2, r2, r6
   2bf20:	eor	r2, r2, r6, ror #17
   2bf24:	eor	r1, r2, r6, ror #9
   2bf28:	eor	r2, r1, r8
   2bf2c:	str	r1, [sp, #84]	; 0x54
   2bf30:	movw	r1, #17358	; 0x43ce
   2bf34:	add	r2, r2, ip, ror #23
   2bf38:	movt	r1, #50493	; 0xc53d
   2bf3c:	ldr	ip, [sp, #40]	; 0x28
   2bf40:	add	r2, r2, r3
   2bf44:	add	r9, r2, r9
   2bf48:	ldr	r2, [sp, #48]	; 0x30
   2bf4c:	add	r1, r1, r9, ror #20
   2bf50:	add	r1, r1, lr
   2bf54:	add	r2, r2, r1, ror #25
   2bf58:	ror	r1, r1, #25
   2bf5c:	eor	r1, r1, r9, ror #20
   2bf60:	eor	r3, r2, r2, ror #23
   2bf64:	str	r1, [sp, #36]	; 0x24
   2bf68:	ldr	r1, [sp, #32]
   2bf6c:	eor	r3, r3, r2, ror #15
   2bf70:	mvn	r2, r3
   2bf74:	and	r6, r3, lr
   2bf78:	and	r2, r2, r7, ror #13
   2bf7c:	orr	r2, r6, r2
   2bf80:	add	r6, ip, sl, ror #13
   2bf84:	mov	sl, ip
   2bf88:	add	r2, r6, r2
   2bf8c:	orr	r6, r0, r5, ror #23
   2bf90:	str	r2, [sp, #48]	; 0x30
   2bf94:	and	r2, r0, r5, ror #23
   2bf98:	and	r6, r9, r6
   2bf9c:	orr	r8, r6, r2
   2bfa0:	ldr	r2, [sp, #60]	; 0x3c
   2bfa4:	eor	r6, r1, r2
   2bfa8:	ldr	r1, [sp, #92]	; 0x5c
   2bfac:	ldr	r2, [sp, #72]	; 0x48
   2bfb0:	eor	r6, r6, ip, ror #17
   2bfb4:	eor	r1, r1, r2, ror #25
   2bfb8:	eor	r1, r1, r6
   2bfbc:	eor	r1, r1, r6, ror #17
   2bfc0:	eor	r2, r1, r6, ror #9
   2bfc4:	ldr	r1, [sp, #88]	; 0x58
   2bfc8:	ldr	r6, [sp, #48]	; 0x30
   2bfcc:	str	r2, [sp, #24]
   2bfd0:	eor	r1, r2, r1
   2bfd4:	ldr	r2, [sp, #36]	; 0x24
   2bfd8:	add	r1, r1, r4, ror #23
   2bfdc:	add	r1, r1, r8
   2bfe0:	add	r1, r1, r2
   2bfe4:	movw	r2, #34717	; 0x879d
   2bfe8:	movt	r2, #35450	; 0x8a7a
   2bfec:	add	r2, r2, r1, ror #20
   2bff0:	add	r2, r2, r3
   2bff4:	add	r6, r6, r2, ror #25
   2bff8:	ror	r2, r2, #25
   2bffc:	eor	r2, r2, r1, ror #20
   2c000:	eor	r4, r6, r6, ror #23
   2c004:	str	r2, [sp, #48]	; 0x30
   2c008:	ldr	r2, [sp, #80]	; 0x50
   2c00c:	eor	ip, r4, r6, ror #15
   2c010:	mvn	r4, ip
   2c014:	and	r6, ip, r3
   2c018:	and	r4, r4, lr, ror #13
   2c01c:	orr	r8, r6, r4
   2c020:	ldr	r4, [sp, #96]	; 0x60
   2c024:	add	r6, r4, r7, ror #13
   2c028:	and	r7, r9, r0, ror #23
   2c02c:	add	r6, r6, r8
   2c030:	ldr	r8, [sp, #64]	; 0x40
   2c034:	str	r6, [sp, #60]	; 0x3c
   2c038:	orr	r6, r9, r0, ror #23
   2c03c:	and	r6, r1, r6
   2c040:	orr	r6, r6, r7
   2c044:	ldr	r7, [sp, #44]	; 0x2c
   2c048:	eor	r7, r7, r2
   2c04c:	eor	r7, r7, r4, ror #17
   2c050:	ldr	r4, [sp, #52]	; 0x34
   2c054:	eor	r4, r4, r8, ror #25
   2c058:	eor	r4, r4, r7
   2c05c:	eor	r4, r4, r7, ror #17
   2c060:	eor	r2, r4, r7, ror #9
   2c064:	eor	r4, r2, sl
   2c068:	str	r2, [sp, #80]	; 0x50
   2c06c:	ldr	r2, [sp, #48]	; 0x30
   2c070:	add	r4, r4, r5, ror #23
   2c074:	add	r4, r4, r6
   2c078:	add	r2, r4, r2
   2c07c:	movw	r4, #3899	; 0xf3b
   2c080:	movt	r4, #5365	; 0x14f5
   2c084:	add	r4, r4, r2, ror #20
   2c088:	add	r5, r4, ip
   2c08c:	ldr	r4, [sp, #60]	; 0x3c
   2c090:	add	r4, r4, r5, ror #25
   2c094:	eor	r6, r4, r4, ror #23
   2c098:	eor	sl, r6, r4, ror #15
   2c09c:	ldr	r4, [sp, #84]	; 0x54
   2c0a0:	mvn	r6, sl
   2c0a4:	and	r7, sl, ip
   2c0a8:	and	r6, r6, r3, ror #13
   2c0ac:	orr	r6, r7, r6
   2c0b0:	add	r7, r4, lr, ror #13
   2c0b4:	add	lr, r7, r6
   2c0b8:	ror	r6, r5, #25
   2c0bc:	orr	r5, r1, r9, ror #23
   2c0c0:	and	r7, r1, r9, ror #23
   2c0c4:	eor	r8, r6, r2, ror #20
   2c0c8:	ldr	r6, [sp, #56]	; 0x38
   2c0cc:	and	r5, r2, r5
   2c0d0:	orr	r5, r5, r7
   2c0d4:	ldr	r7, [sp, #76]	; 0x4c
   2c0d8:	eor	r7, r6, r7
   2c0dc:	ldr	r6, [sp, #28]
   2c0e0:	eor	r7, r7, r4, ror #17
   2c0e4:	ldr	r4, [sp, #88]	; 0x58
   2c0e8:	eor	r6, r4, r6, ror #25
   2c0ec:	eor	r6, r6, r7
   2c0f0:	eor	r6, r6, r7, ror #17
   2c0f4:	eor	r4, r6, r7, ror #9
   2c0f8:	ldr	r6, [sp, #96]	; 0x60
   2c0fc:	str	r4, [sp, #76]	; 0x4c
   2c100:	eor	r6, r4, r6
   2c104:	movw	r4, #7798	; 0x1e76
   2c108:	add	r0, r6, r0, ror #23
   2c10c:	movt	r4, #10730	; 0x29ea
   2c110:	add	r0, r0, r5
   2c114:	add	r0, r0, r8
   2c118:	add	r5, r4, r0, ror #20
   2c11c:	ldr	r4, [sp, #24]
   2c120:	add	r5, r5, sl
   2c124:	add	r7, lr, r5, ror #25
   2c128:	add	r3, r4, r3, ror #13
   2c12c:	eor	r6, r7, r7, ror #23
   2c130:	eor	lr, r6, r7, ror #15
   2c134:	mvn	r6, lr
   2c138:	and	r7, lr, sl
   2c13c:	and	r6, r6, ip, ror #13
   2c140:	orr	r6, r7, r6
   2c144:	and	r7, r2, r1, ror #23
   2c148:	add	r8, r3, r6
   2c14c:	ror	r3, r5, #25
   2c150:	orr	r5, r2, r1, ror #23
   2c154:	ldr	r6, [sp, #92]	; 0x5c
   2c158:	eor	r3, r3, r0, ror #20
   2c15c:	and	r5, r0, r5
   2c160:	orr	r5, r5, r7
   2c164:	ldr	r7, [sp, #72]	; 0x48
   2c168:	eor	r7, r6, r7
   2c16c:	ldr	r6, [sp, #40]	; 0x28
   2c170:	eor	r7, r7, r4, ror #17
   2c174:	ldr	r4, [sp, #68]	; 0x44
   2c178:	eor	r6, r6, r4, ror #25
   2c17c:	eor	r6, r6, r7
   2c180:	eor	r6, r6, r7, ror #17
   2c184:	eor	r4, r6, r7, ror #9
   2c188:	ldr	r6, [sp, #84]	; 0x54
   2c18c:	str	r4, [sp, #36]	; 0x24
   2c190:	eor	r6, r4, r6
   2c194:	movw	r4, #15596	; 0x3cec
   2c198:	add	r6, r6, r9, ror #23
   2c19c:	movt	r4, #21460	; 0x53d4
   2c1a0:	add	r5, r6, r5
   2c1a4:	add	r3, r5, r3
   2c1a8:	add	r5, r4, r3, ror #20
   2c1ac:	add	r6, r5, lr
   2c1b0:	add	r5, r8, r6, ror #25
   2c1b4:	ror	r6, r6, #25
   2c1b8:	eor	r8, r6, r3, ror #20
   2c1bc:	ldr	r6, [sp, #64]	; 0x40
   2c1c0:	eor	r7, r5, r5, ror #23
   2c1c4:	eor	r9, r7, r5, ror #15
   2c1c8:	ldr	r5, [sp, #80]	; 0x50
   2c1cc:	mvn	r7, r9
   2c1d0:	and	r4, r9, lr
   2c1d4:	and	r7, r7, sl, ror #13
   2c1d8:	orr	r4, r4, r7
   2c1dc:	add	r7, r5, ip, ror #13
   2c1e0:	ldr	ip, [sp, #24]
   2c1e4:	add	r7, r7, r4
   2c1e8:	orr	r4, r0, r2, ror #23
   2c1ec:	str	r7, [sp, #72]	; 0x48
   2c1f0:	and	r7, r0, r2, ror #23
   2c1f4:	and	r4, r3, r4
   2c1f8:	orr	r4, r4, r7
   2c1fc:	ldr	r7, [sp, #52]	; 0x34
   2c200:	eor	r7, r7, r6
   2c204:	ldr	r6, [sp, #32]
   2c208:	eor	r7, r7, r5, ror #17
   2c20c:	ldr	r5, [sp, #96]	; 0x60
   2c210:	eor	r6, r5, r6, ror #25
   2c214:	eor	r6, r6, r7
   2c218:	eor	r6, r6, r7, ror #17
   2c21c:	eor	r5, r6, r7, ror #9
   2c220:	eor	r6, r5, ip
   2c224:	str	r5, [sp, #48]	; 0x30
   2c228:	ldr	r5, [sp, #72]	; 0x48
   2c22c:	add	r1, r6, r1, ror #23
   2c230:	add	r1, r1, r4
   2c234:	movw	r4, #31192	; 0x79d8
   2c238:	movt	r4, #42920	; 0xa7a8
   2c23c:	add	r1, r1, r8
   2c240:	add	r4, r4, r1, ror #20
   2c244:	add	r4, r4, r9
   2c248:	add	r7, r5, r4, ror #25
   2c24c:	ror	r4, r4, #25
   2c250:	eor	r6, r7, r7, ror #23
   2c254:	eor	r5, r6, r7, ror #15
   2c258:	mvn	r6, r5
   2c25c:	str	r5, [sp, #60]	; 0x3c
   2c260:	and	r7, r5, r9
   2c264:	ldr	r5, [sp, #76]	; 0x4c
   2c268:	and	r6, r6, lr, ror #13
   2c26c:	orr	r6, r7, r6
   2c270:	add	r7, r5, sl, ror #13
   2c274:	eor	sl, r4, r1, ror #20
   2c278:	ldr	r4, [sp, #28]
   2c27c:	add	r8, r7, r6
   2c280:	orr	r7, r3, r0, ror #23
   2c284:	and	r6, r3, r0, ror #23
   2c288:	and	r7, r1, r7
   2c28c:	orr	r6, r7, r6
   2c290:	ldr	r7, [sp, #88]	; 0x58
   2c294:	eor	r7, r7, r4
   2c298:	ldr	r4, [sp, #44]	; 0x2c
   2c29c:	eor	r7, r7, r5, ror #17
   2c2a0:	ldr	r5, [sp, #84]	; 0x54
   2c2a4:	eor	r4, r5, r4, ror #25
   2c2a8:	eor	r4, r4, r7
   2c2ac:	eor	r4, r4, r7, ror #17
   2c2b0:	eor	r5, r4, r7, ror #9
   2c2b4:	ldr	r4, [sp, #80]	; 0x50
   2c2b8:	str	r5, [sp, #72]	; 0x48
   2c2bc:	eor	r4, r5, r4
   2c2c0:	ldr	r5, [sp, #36]	; 0x24
   2c2c4:	add	r2, r4, r2, ror #23
   2c2c8:	movw	r4, #62385	; 0xf3b1
   2c2cc:	movt	r4, #20304	; 0x4f50
   2c2d0:	add	r2, r2, r6
   2c2d4:	add	r2, r2, sl
   2c2d8:	ldr	sl, [sp, #60]	; 0x3c
   2c2dc:	add	r4, r4, r2, ror #20
   2c2e0:	add	r6, r4, sl
   2c2e4:	add	r4, r8, r6, ror #25
   2c2e8:	ror	r6, r6, #25
   2c2ec:	eor	r7, r4, r4, ror #23
   2c2f0:	eor	r8, r7, r4, ror #15
   2c2f4:	mvn	r7, r8
   2c2f8:	and	r4, r8, sl
   2c2fc:	and	r7, r7, r9, ror #13
   2c300:	orr	r4, r4, r7
   2c304:	add	r7, r5, lr, ror #13
   2c308:	mov	lr, r5
   2c30c:	add	r7, r7, r4
   2c310:	orr	r4, r1, r3, ror #23
   2c314:	str	r7, [sp, #64]	; 0x40
   2c318:	eor	r7, r6, r2, ror #20
   2c31c:	ldr	r6, [sp, #40]	; 0x28
   2c320:	and	r4, r2, r4
   2c324:	str	r7, [sp, #28]
   2c328:	and	r7, r1, r3, ror #23
   2c32c:	orr	r4, r4, r7
   2c330:	ldr	r7, [sp, #68]	; 0x44
   2c334:	eor	r7, r6, r7
   2c338:	eor	r7, r7, r5, ror #17
   2c33c:	ldr	r5, [sp, #56]	; 0x38
   2c340:	eor	r6, ip, r5, ror #25
   2c344:	eor	r6, r6, r7
   2c348:	eor	r6, r6, r7, ror #17
   2c34c:	eor	r6, r6, r7, ror #9
   2c350:	ldr	r7, [sp, #76]	; 0x4c
   2c354:	str	r6, [sp, #68]	; 0x44
   2c358:	eor	r6, r6, r7
   2c35c:	ldr	r7, [sp, #28]
   2c360:	add	r0, r6, r0, ror #23
   2c364:	add	r0, r0, r4
   2c368:	movw	r4, #59234	; 0xe762
   2c36c:	movt	r4, #40609	; 0x9ea1
   2c370:	add	ip, r0, r7
   2c374:	ldr	r0, [sp, #64]	; 0x40
   2c378:	add	r4, r4, ip, ror #20
   2c37c:	add	r4, r4, r8
   2c380:	add	r7, r0, r4, ror #25
   2c384:	eor	r6, r7, r7, ror #23
   2c388:	eor	r6, r6, r7, ror #15
   2c38c:	mvn	r7, r6
   2c390:	and	r5, r6, r8
   2c394:	and	r7, r7, sl, ror #13
   2c398:	ldr	sl, [sp, #48]	; 0x30
   2c39c:	orr	r7, r5, r7
   2c3a0:	add	r5, sl, r9, ror #13
   2c3a4:	add	r0, r5, r7
   2c3a8:	ror	r5, r4, #25
   2c3ac:	orr	r4, r2, r1, ror #23
   2c3b0:	and	r7, r2, r1, ror #23
   2c3b4:	str	r0, [sp, #28]
   2c3b8:	eor	r9, r5, ip, ror #20
   2c3bc:	ldr	r0, [sp, #96]	; 0x60
   2c3c0:	ldr	r5, [sp, #32]
   2c3c4:	and	r4, ip, r4
   2c3c8:	orr	r4, r4, r7
   2c3cc:	eor	r7, r0, r5
   2c3d0:	ldr	r0, [sp, #92]	; 0x5c
   2c3d4:	ldr	r5, [sp, #80]	; 0x50
   2c3d8:	eor	r7, r7, sl, ror #17
   2c3dc:	eor	r5, r5, r0, ror #25
   2c3e0:	eor	r5, r5, r7
   2c3e4:	eor	r5, r5, r7, ror #17
   2c3e8:	eor	r0, r5, r7, ror #9
   2c3ec:	eor	r5, r0, lr
   2c3f0:	str	r0, [sp, #64]	; 0x40
   2c3f4:	ldr	r0, [sp, #28]
   2c3f8:	add	r3, r5, r3, ror #23
   2c3fc:	add	r3, r3, r4
   2c400:	movw	r4, #52933	; 0xcec5
   2c404:	movt	r4, #15683	; 0x3d43
   2c408:	add	r3, r3, r9
   2c40c:	add	r4, r4, r3, ror #20
   2c410:	add	r4, r4, r6
   2c414:	add	r7, r0, r4, ror #25
   2c418:	ldr	r0, [sp, #72]	; 0x48
   2c41c:	eor	r5, r7, r7, ror #23
   2c420:	eor	r9, r5, r7, ror #15
   2c424:	mvn	r7, r9
   2c428:	and	r5, r9, r6
   2c42c:	and	r7, r7, r8, ror #13
   2c430:	orr	r7, r5, r7
   2c434:	ldr	r5, [sp, #60]	; 0x3c
   2c438:	add	r5, r0, r5, ror #13
   2c43c:	add	r7, r5, r7
   2c440:	ror	r5, r4, #25
   2c444:	orr	r4, ip, r2, ror #23
   2c448:	str	r7, [sp, #32]
   2c44c:	and	r7, ip, r2, ror #23
   2c450:	eor	lr, r5, r3, ror #20
   2c454:	ldr	r5, [sp, #44]	; 0x2c
   2c458:	and	r4, r3, r4
   2c45c:	orr	r7, r4, r7
   2c460:	ldr	r4, [sp, #84]	; 0x54
   2c464:	eor	r4, r4, r5
   2c468:	ldr	r5, [sp, #52]	; 0x34
   2c46c:	eor	r4, r4, r0, ror #17
   2c470:	ldr	r0, [sp, #76]	; 0x4c
   2c474:	eor	r5, r0, r5, ror #25
   2c478:	eor	r5, r5, r4
   2c47c:	eor	r5, r5, r4, ror #17
   2c480:	eor	r0, r5, r4, ror #9
   2c484:	eor	r4, r0, sl
   2c488:	str	r0, [sp, #60]	; 0x3c
   2c48c:	ldr	r0, [sp, #32]
   2c490:	add	r1, r4, r1, ror #23
   2c494:	movw	r4, #40330	; 0x9d8a
   2c498:	movt	r4, #31367	; 0x7a87
   2c49c:	add	r1, r1, r7
   2c4a0:	add	lr, r1, lr
   2c4a4:	add	r1, r9, lr, ror #20
   2c4a8:	add	r1, r1, r4
   2c4ac:	add	r7, r0, r1, ror #25
   2c4b0:	ldr	r0, [sp, #68]	; 0x44
   2c4b4:	ror	r1, r1, #25
   2c4b8:	eor	r1, r1, lr, ror #20
   2c4bc:	eor	r5, r7, r7, ror #23
   2c4c0:	eor	sl, r5, r7, ror #15
   2c4c4:	and	r7, r3, ip, ror #23
   2c4c8:	mvn	r4, sl
   2c4cc:	and	r5, sl, r9
   2c4d0:	and	r4, r4, r6, ror #13
   2c4d4:	orr	r4, r5, r4
   2c4d8:	add	r5, r0, r8, ror #13
   2c4dc:	add	r8, r5, r4
   2c4e0:	orr	r5, r3, ip, ror #23
   2c4e4:	ldr	r4, [sp, #56]	; 0x38
   2c4e8:	and	r5, lr, r5
   2c4ec:	orr	r5, r5, r7
   2c4f0:	ldr	r7, [sp, #24]
   2c4f4:	eor	r7, r7, r4
   2c4f8:	ldr	r4, [sp, #36]	; 0x24
   2c4fc:	eor	r7, r7, r0, ror #17
   2c500:	ldr	r0, [sp, #88]	; 0x58
   2c504:	eor	r4, r4, r0, ror #25
   2c508:	ldr	r0, [sp, #72]	; 0x48
   2c50c:	eor	r4, r4, r7
   2c510:	eor	r4, r4, r7, ror #17
   2c514:	eor	r4, r4, r7, ror #9
   2c518:	str	r4, [sp, #56]	; 0x38
   2c51c:	eor	r4, r4, r0
   2c520:	ldr	r0, [sp, #64]	; 0x40
   2c524:	add	r2, r4, r2, ror #23
   2c528:	movw	r4, #15124	; 0x3b14
   2c52c:	movt	r4, #62735	; 0xf50f
   2c530:	add	r2, r2, r5
   2c534:	add	r1, r2, r1
   2c538:	add	r6, r0, r6, ror #13
   2c53c:	add	r2, sl, r1, ror #20
   2c540:	add	r2, r2, r4
   2c544:	add	r4, r8, r2, ror #25
   2c548:	ror	r2, r2, #25
   2c54c:	eor	r2, r2, r1, ror #20
   2c550:	eor	r5, r4, r4, ror #23
   2c554:	eor	r8, r5, r4, ror #15
   2c558:	mvn	r5, r8
   2c55c:	and	r7, r8, sl
   2c560:	and	r5, r5, r9, ror #13
   2c564:	orr	r5, r7, r5
   2c568:	and	r7, lr, r3, ror #23
   2c56c:	add	r4, r6, r5
   2c570:	orr	r6, lr, r3, ror #23
   2c574:	ldr	r5, [sp, #92]	; 0x5c
   2c578:	and	r6, r1, r6
   2c57c:	orr	r6, r6, r7
   2c580:	ldr	r7, [sp, #80]	; 0x50
   2c584:	eor	r7, r7, r5
   2c588:	ldr	r5, [sp, #40]	; 0x28
   2c58c:	eor	r7, r7, r0, ror #17
   2c590:	ldr	r0, [sp, #48]	; 0x30
   2c594:	eor	r5, r0, r5, ror #25
   2c598:	ldr	r0, [sp, #68]	; 0x44
   2c59c:	eor	r5, r5, r7
   2c5a0:	eor	r5, r5, r7, ror #17
   2c5a4:	eor	r5, r5, r7, ror #9
   2c5a8:	str	r5, [sp, #92]	; 0x5c
   2c5ac:	eor	r5, r5, r0
   2c5b0:	add	r0, r5, ip, ror #23
   2c5b4:	movw	r5, #30249	; 0x7629
   2c5b8:	movt	r5, #59934	; 0xea1e
   2c5bc:	add	r0, r0, r6
   2c5c0:	add	r0, r0, r2
   2c5c4:	add	r2, r8, r0, ror #20
   2c5c8:	add	r2, r2, r5
   2c5cc:	add	r5, r4, r2, ror #25
   2c5d0:	ldr	r4, [sp, #60]	; 0x3c
   2c5d4:	ror	r2, r2, #25
   2c5d8:	eor	r6, r5, r5, ror #23
   2c5dc:	eor	r6, r6, r5, ror #15
   2c5e0:	mvn	r5, r6
   2c5e4:	and	r7, r6, r8
   2c5e8:	and	r5, r5, sl, ror #13
   2c5ec:	orr	r5, r7, r5
   2c5f0:	add	r7, r4, r9, ror #13
   2c5f4:	eor	r9, r2, r0, ror #20
   2c5f8:	ldr	r2, [sp, #76]	; 0x4c
   2c5fc:	add	ip, r7, r5
   2c600:	orr	r7, r1, lr, ror #23
   2c604:	and	r5, r1, lr, ror #23
   2c608:	and	r7, r0, r7
   2c60c:	orr	r5, r7, r5
   2c610:	ldr	r7, [sp, #52]	; 0x34
   2c614:	eor	r7, r2, r7
   2c618:	ldr	r2, [sp, #96]	; 0x60
   2c61c:	eor	r7, r7, r4, ror #17
   2c620:	ldr	r4, [sp, #72]	; 0x48
   2c624:	eor	r2, r4, r2, ror #25
   2c628:	eor	r2, r2, r7
   2c62c:	eor	r2, r2, r7, ror #17
   2c630:	eor	r4, r2, r7, ror #9
   2c634:	ldr	r2, [sp, #64]	; 0x40
   2c638:	str	r4, [sp, #32]
   2c63c:	eor	r2, r4, r2
   2c640:	add	r2, r2, r3, ror #23
   2c644:	add	r2, r2, r5
   2c648:	movw	r5, #60499	; 0xec53
   2c64c:	add	r2, r2, r9
   2c650:	movt	r5, #54332	; 0xd43c
   2c654:	add	r3, r6, r2, ror #20
   2c658:	add	r3, r3, r5
   2c65c:	add	r5, ip, r3, ror #25
   2c660:	ror	r3, r3, #25
   2c664:	eor	r7, r5, r5, ror #23
   2c668:	eor	r9, r7, r5, ror #15
   2c66c:	ldr	r5, [sp, #56]	; 0x38
   2c670:	mvn	r7, r9
   2c674:	and	r4, r9, r6
   2c678:	and	r7, r7, r8, ror #13
   2c67c:	orr	r4, r4, r7
   2c680:	add	r7, r5, sl, ror #13
   2c684:	eor	sl, r3, r2, ror #20
   2c688:	ldr	r3, [sp, #88]	; 0x58
   2c68c:	add	ip, r7, r4
   2c690:	orr	r4, r0, r1, ror #23
   2c694:	and	r7, r0, r1, ror #23
   2c698:	and	r4, r2, r4
   2c69c:	orr	r4, r4, r7
   2c6a0:	ldr	r7, [sp, #36]	; 0x24
   2c6a4:	eor	r7, r7, r3
   2c6a8:	ldr	r3, [sp, #84]	; 0x54
   2c6ac:	eor	r7, r7, r5, ror #17
   2c6b0:	ldr	r5, [sp, #68]	; 0x44
   2c6b4:	eor	r3, r5, r3, ror #25
   2c6b8:	movw	r5, #55463	; 0xd8a7
   2c6bc:	movt	r5, #43129	; 0xa879
   2c6c0:	eor	r3, r3, r7
   2c6c4:	eor	r3, r3, r7, ror #17
   2c6c8:	eor	r7, r3, r7, ror #9
   2c6cc:	ldr	r3, [sp, #60]	; 0x3c
   2c6d0:	str	r7, [sp, #88]	; 0x58
   2c6d4:	eor	r3, r7, r3
   2c6d8:	add	r3, r3, lr, ror #23
   2c6dc:	add	r3, r3, r4
   2c6e0:	add	r3, r3, sl
   2c6e4:	ldr	sl, [sp, #92]	; 0x5c
   2c6e8:	add	r7, r9, r3, ror #20
   2c6ec:	add	r7, r7, r5
   2c6f0:	add	r4, ip, r7, ror #25
   2c6f4:	ror	r7, r7, #25
   2c6f8:	eor	r5, r4, r4, ror #23
   2c6fc:	eor	ip, r5, r4, ror #15
   2c700:	mvn	r5, ip
   2c704:	and	r4, ip, r9
   2c708:	and	r5, r5, r6, ror #13
   2c70c:	orr	r5, r4, r5
   2c710:	add	r4, sl, r8, ror #13
   2c714:	eor	r8, r7, r3, ror #20
   2c718:	ldr	r7, [sp, #40]	; 0x28
   2c71c:	add	r5, r4, r5
   2c720:	orr	r4, r2, r0, ror #23
   2c724:	str	r5, [sp, #52]	; 0x34
   2c728:	and	r5, r2, r0, ror #23
   2c72c:	and	r4, r3, r4
   2c730:	orr	lr, r4, r5
   2c734:	ldr	r5, [sp, #48]	; 0x30
   2c738:	ldr	r4, [sp, #24]
   2c73c:	eor	r5, r5, r7
   2c740:	ldr	r7, [sp, #64]	; 0x40
   2c744:	eor	r5, r5, sl, ror #17
   2c748:	eor	r7, r7, r4, ror #25
   2c74c:	eor	r7, r7, r5
   2c750:	eor	r7, r7, r5, ror #17
   2c754:	eor	r4, r7, r5, ror #9
   2c758:	ldr	r5, [sp, #56]	; 0x38
   2c75c:	str	r4, [sp, #40]	; 0x28
   2c760:	eor	r5, r4, r5
   2c764:	add	r1, r5, r1, ror #23
   2c768:	movw	r5, #45391	; 0xb14f
   2c76c:	movt	r5, #20723	; 0x50f3
   2c770:	add	r1, r1, lr
   2c774:	add	sl, r1, r8
   2c778:	ldr	r1, [sp, #52]	; 0x34
   2c77c:	ldr	r8, [sp, #32]
   2c780:	add	r4, ip, sl, ror #20
   2c784:	add	r5, r4, r5
   2c788:	add	r7, r1, r5, ror #25
   2c78c:	add	r6, r8, r6, ror #13
   2c790:	ldr	r1, [sp, #80]	; 0x50
   2c794:	ror	r5, r5, #25
   2c798:	eor	r5, r5, sl, ror #20
   2c79c:	eor	r4, r7, r7, ror #23
   2c7a0:	eor	lr, r4, r7, ror #15
   2c7a4:	mvn	r7, lr
   2c7a8:	and	r4, lr, ip
   2c7ac:	and	r7, r7, r9, ror #13
   2c7b0:	orr	r4, r4, r7
   2c7b4:	and	r7, r3, r2, ror #23
   2c7b8:	add	r4, r6, r4
   2c7bc:	orr	r6, r3, r2, ror #23
   2c7c0:	str	r4, [sp, #52]	; 0x34
   2c7c4:	ldr	r4, [sp, #96]	; 0x60
   2c7c8:	and	r6, sl, r6
   2c7cc:	orr	r6, r6, r7
   2c7d0:	ldr	r7, [sp, #72]	; 0x48
   2c7d4:	eor	r7, r7, r4
   2c7d8:	ldr	r4, [sp, #60]	; 0x3c
   2c7dc:	eor	r7, r7, r8, ror #17
   2c7e0:	eor	r4, r4, r1, ror #25
   2c7e4:	ldr	r1, [sp, #92]	; 0x5c
   2c7e8:	eor	r4, r4, r7
   2c7ec:	eor	r4, r4, r7, ror #17
   2c7f0:	eor	r4, r4, r7, ror #9
   2c7f4:	str	r4, [sp, #96]	; 0x60
   2c7f8:	eor	r4, r4, r1
   2c7fc:	ldr	r1, [sp, #52]	; 0x34
   2c800:	add	r0, r4, r0, ror #23
   2c804:	add	r0, r0, r6
   2c808:	add	r0, r0, r5
   2c80c:	movw	r5, #25246	; 0x629e
   2c810:	add	r4, lr, r0, ror #20
   2c814:	movt	r5, #41447	; 0xa1e7
   2c818:	add	r4, r4, r5
   2c81c:	add	r5, r1, r4, ror #25
   2c820:	ldr	r1, [sp, #88]	; 0x58
   2c824:	ror	r4, r4, #25
   2c828:	eor	r6, r5, r5, ror #23
   2c82c:	eor	r6, r6, r5, ror #15
   2c830:	mvn	r5, r6
   2c834:	and	r7, r6, lr
   2c838:	and	r5, r5, ip, ror #13
   2c83c:	orr	r5, r7, r5
   2c840:	add	r7, r1, r9, ror #13
   2c844:	eor	r9, r4, r0, ror #20
   2c848:	ldr	r4, [sp, #84]	; 0x54
   2c84c:	add	r5, r7, r5
   2c850:	orr	r7, sl, r3, ror #23
   2c854:	str	r5, [sp, #52]	; 0x34
   2c858:	and	r5, sl, r3, ror #23
   2c85c:	and	r7, r0, r7
   2c860:	orr	r5, r7, r5
   2c864:	ldr	r7, [sp, #68]	; 0x44
   2c868:	eor	r7, r7, r4
   2c86c:	ldr	r4, [sp, #56]	; 0x38
   2c870:	eor	r7, r7, r1, ror #17
   2c874:	ldr	r1, [sp, #76]	; 0x4c
   2c878:	eor	r4, r4, r1, ror #25
   2c87c:	eor	r4, r4, r7
   2c880:	eor	r4, r4, r7, ror #17
   2c884:	eor	r1, r4, r7, ror #9
   2c888:	eor	r4, r1, r8
   2c88c:	str	r1, [sp, #28]
   2c890:	ldr	r1, [sp, #52]	; 0x34
   2c894:	add	r2, r4, r2, ror #23
   2c898:	add	r2, r2, r5
   2c89c:	movw	r5, #50493	; 0xc53d
   2c8a0:	add	r2, r2, r9
   2c8a4:	movt	r5, #17358	; 0x43ce
   2c8a8:	add	r4, r6, r2, ror #20
   2c8ac:	add	r4, r4, r5
   2c8b0:	add	r5, r1, r4, ror #25
   2c8b4:	ldr	r1, [sp, #40]	; 0x28
   2c8b8:	eor	r7, r5, r5, ror #23
   2c8bc:	eor	r9, r7, r5, ror #15
   2c8c0:	mvn	r7, r9
   2c8c4:	and	r5, r9, r6
   2c8c8:	and	r7, r7, lr, ror #13
   2c8cc:	orr	r5, r5, r7
   2c8d0:	add	r7, r1, ip, ror #13
   2c8d4:	mov	ip, r1
   2c8d8:	add	r7, r7, r5
   2c8dc:	ror	r5, r4, #25
   2c8e0:	orr	r4, r0, sl, ror #23
   2c8e4:	str	r7, [sp, #52]	; 0x34
   2c8e8:	and	r7, r0, sl, ror #23
   2c8ec:	eor	r8, r5, r2, ror #20
   2c8f0:	ldr	r5, [sp, #64]	; 0x40
   2c8f4:	and	r4, r2, r4
   2c8f8:	orr	r4, r4, r7
   2c8fc:	ldr	r7, [sp, #24]
   2c900:	eor	r7, r5, r7
   2c904:	ldr	r5, [sp, #36]	; 0x24
   2c908:	eor	r7, r7, r1, ror #17
   2c90c:	ldr	r1, [sp, #92]	; 0x5c
   2c910:	eor	r5, r1, r5, ror #25
   2c914:	ldr	r1, [sp, #88]	; 0x58
   2c918:	eor	r5, r5, r7
   2c91c:	eor	r5, r5, r7, ror #17
   2c920:	eor	r5, r5, r7, ror #9
   2c924:	str	r5, [sp, #84]	; 0x54
   2c928:	eor	r5, r5, r1
   2c92c:	ldr	r1, [sp, #52]	; 0x34
   2c930:	add	r3, r5, r3, ror #23
   2c934:	movw	r5, #35450	; 0x8a7a
   2c938:	movt	r5, #34717	; 0x879d
   2c93c:	add	r3, r3, r4
   2c940:	add	r3, r3, r8
   2c944:	add	r4, r9, r3, ror #20
   2c948:	add	r4, r4, r5
   2c94c:	add	r7, r1, r4, ror #25
   2c950:	ldr	r1, [sp, #96]	; 0x60
   2c954:	eor	r5, r7, r7, ror #23
   2c958:	eor	r8, r5, r7, ror #15
   2c95c:	mvn	r7, r8
   2c960:	and	r5, r8, r9
   2c964:	and	r7, r7, r6, ror #13
   2c968:	orr	r7, r5, r7
   2c96c:	add	r5, r1, lr, ror #13
   2c970:	add	r7, r5, r7
   2c974:	ror	r5, r4, #25
   2c978:	orr	r4, r2, r0, ror #23
   2c97c:	str	r7, [sp, #52]	; 0x34
   2c980:	and	r7, r2, r0, ror #23
   2c984:	eor	lr, r5, r3, ror #20
   2c988:	ldr	r5, [sp, #60]	; 0x3c
   2c98c:	and	r4, r3, r4
   2c990:	orr	r7, r4, r7
   2c994:	ldr	r4, [sp, #80]	; 0x50
   2c998:	eor	r4, r5, r4
   2c99c:	ldr	r5, [sp, #32]
   2c9a0:	eor	r4, r4, r1, ror #17
   2c9a4:	ldr	r1, [sp, #48]	; 0x30
   2c9a8:	eor	r5, r5, r1, ror #25
   2c9ac:	eor	r5, r5, r4
   2c9b0:	eor	r5, r5, r4, ror #17
   2c9b4:	eor	r1, r5, r4, ror #9
   2c9b8:	movw	r5, #5365	; 0x14f5
   2c9bc:	movt	r5, #3899	; 0xf3b
   2c9c0:	eor	r4, r1, ip
   2c9c4:	str	r1, [sp, #80]	; 0x50
   2c9c8:	add	r1, r4, sl, ror #23
   2c9cc:	add	r1, r1, r7
   2c9d0:	add	sl, r1, lr
   2c9d4:	ldr	r1, [sp, #52]	; 0x34
   2c9d8:	ldr	lr, [sp, #28]
   2c9dc:	add	r7, r8, sl, ror #20
   2c9e0:	add	r7, r7, r5
   2c9e4:	add	r5, r1, r7, ror #25
   2c9e8:	add	r6, lr, r6, ror #13
   2c9ec:	ldr	r1, [sp, #72]	; 0x48
   2c9f0:	ror	r7, r7, #25
   2c9f4:	eor	r7, r7, sl, ror #20
   2c9f8:	eor	r4, r5, r5, ror #23
   2c9fc:	eor	ip, r4, r5, ror #15
   2ca00:	mvn	r5, ip
   2ca04:	and	r4, ip, r8
   2ca08:	and	r5, r5, r9, ror #13
   2ca0c:	orr	r5, r4, r5
   2ca10:	and	r4, r3, r2, ror #23
   2ca14:	add	r6, r6, r5
   2ca18:	orr	r5, r3, r2, ror #23
   2ca1c:	str	r6, [sp, #52]	; 0x34
   2ca20:	ldr	r6, [sp, #56]	; 0x38
   2ca24:	and	r5, sl, r5
   2ca28:	orr	r5, r5, r4
   2ca2c:	ldr	r4, [sp, #76]	; 0x4c
   2ca30:	eor	r4, r6, r4
   2ca34:	ldr	r6, [sp, #88]	; 0x58
   2ca38:	eor	r4, r4, lr, ror #17
   2ca3c:	eor	r6, r6, r1, ror #25
   2ca40:	ldr	r1, [sp, #96]	; 0x60
   2ca44:	eor	r6, r6, r4
   2ca48:	eor	r6, r6, r4, ror #17
   2ca4c:	eor	r4, r6, r4, ror #9
   2ca50:	str	r4, [sp, #76]	; 0x4c
   2ca54:	eor	r4, r4, r1
   2ca58:	ldr	r1, [sp, #52]	; 0x34
   2ca5c:	add	r0, r4, r0, ror #23
   2ca60:	add	r0, r0, r5
   2ca64:	movw	r5, #10730	; 0x29ea
   2ca68:	add	r0, r0, r7
   2ca6c:	movt	r5, #7798	; 0x1e76
   2ca70:	add	r4, ip, r0, ror #20
   2ca74:	add	r4, r4, r5
   2ca78:	add	r7, r1, r4, ror #25
   2ca7c:	ldr	r1, [sp, #84]	; 0x54
   2ca80:	eor	r6, r7, r7, ror #23
   2ca84:	eor	r6, r6, r7, ror #15
   2ca88:	mvn	r7, r6
   2ca8c:	and	r5, r6, ip
   2ca90:	and	r7, r7, r8, ror #13
   2ca94:	orr	r7, r5, r7
   2ca98:	add	r5, r1, r9, ror #13
   2ca9c:	add	r5, r5, r7
   2caa0:	and	r7, sl, r3, ror #23
   2caa4:	str	r5, [sp, #44]	; 0x2c
   2caa8:	ror	r5, r4, #25
   2caac:	orr	r4, sl, r3, ror #23
   2cab0:	eor	r9, r5, r0, ror #20
   2cab4:	ldr	r5, [sp, #92]	; 0x5c
   2cab8:	and	r4, r0, r4
   2cabc:	orr	r4, r4, r7
   2cac0:	ldr	r7, [sp, #36]	; 0x24
   2cac4:	eor	r7, r5, r7
   2cac8:	ldr	r5, [sp, #40]	; 0x28
   2cacc:	eor	r7, r7, r1, ror #17
   2cad0:	ldr	r1, [sp, #68]	; 0x44
   2cad4:	eor	r5, r5, r1, ror #25
   2cad8:	eor	r5, r5, r7
   2cadc:	eor	r5, r5, r7, ror #17
   2cae0:	eor	r1, r5, r7, ror #9
   2cae4:	eor	r5, r1, lr
   2cae8:	str	r1, [sp, #52]	; 0x34
   2caec:	ldr	r1, [sp, #44]	; 0x2c
   2caf0:	add	r2, r5, r2, ror #23
   2caf4:	movw	r5, #21460	; 0x53d4
   2caf8:	movt	r5, #15596	; 0x3cec
   2cafc:	add	r2, r2, r4
   2cb00:	add	r2, r2, r9
   2cb04:	add	r4, r6, r2, ror #20
   2cb08:	add	r4, r4, r5
   2cb0c:	add	r7, r1, r4, ror #25
   2cb10:	ldr	r1, [sp, #80]	; 0x50
   2cb14:	ror	r4, r4, #25
   2cb18:	eor	r5, r7, r7, ror #23
   2cb1c:	eor	lr, r5, r7, ror #15
   2cb20:	mvn	r5, lr
   2cb24:	and	r7, lr, r6
   2cb28:	and	r5, r5, ip, ror #13
   2cb2c:	orr	r5, r7, r5
   2cb30:	add	r7, r1, r8, ror #13
   2cb34:	eor	r8, r4, r2, ror #20
   2cb38:	ldr	r4, [sp, #48]	; 0x30
   2cb3c:	add	r9, r7, r5
   2cb40:	orr	r7, r0, sl, ror #23
   2cb44:	and	r5, r0, sl, ror #23
   2cb48:	and	r7, r2, r7
   2cb4c:	orr	r5, r7, r5
   2cb50:	ldr	r7, [sp, #32]
   2cb54:	eor	r7, r7, r4
   2cb58:	ldr	r4, [sp, #96]	; 0x60
   2cb5c:	eor	r7, r7, r1, ror #17
   2cb60:	ldr	r1, [sp, #64]	; 0x40
   2cb64:	eor	r4, r4, r1, ror #25
   2cb68:	ldr	r1, [sp, #84]	; 0x54
   2cb6c:	eor	r4, r4, r7
   2cb70:	eor	r4, r4, r7, ror #17
   2cb74:	eor	r4, r4, r7, ror #9
   2cb78:	str	r4, [sp, #48]	; 0x30
   2cb7c:	eor	r4, r4, r1
   2cb80:	ldr	r1, [sp, #76]	; 0x4c
   2cb84:	add	r3, r4, r3, ror #23
   2cb88:	add	r3, r3, r5
   2cb8c:	movw	r5, #42920	; 0xa7a8
   2cb90:	add	r3, r3, r8
   2cb94:	movt	r5, #31192	; 0x79d8
   2cb98:	add	r4, lr, r3, ror #20
   2cb9c:	add	r4, r4, r5
   2cba0:	add	r5, r9, r4, ror #25
   2cba4:	eor	r7, r5, r5, ror #23
   2cba8:	eor	r8, r7, r5, ror #15
   2cbac:	mvn	r5, r8
   2cbb0:	and	r7, r8, lr
   2cbb4:	and	r5, r5, r6, ror #13
   2cbb8:	orr	r5, r7, r5
   2cbbc:	add	r7, r1, ip, ror #13
   2cbc0:	add	ip, r7, r5
   2cbc4:	ror	r5, r4, #25
   2cbc8:	orr	r4, r2, r0, ror #23
   2cbcc:	and	r7, r2, r0, ror #23
   2cbd0:	eor	r9, r5, r3, ror #20
   2cbd4:	ldr	r5, [sp, #72]	; 0x48
   2cbd8:	and	r4, r3, r4
   2cbdc:	orr	r4, r4, r7
   2cbe0:	ldr	r7, [sp, #88]	; 0x58
   2cbe4:	eor	r7, r7, r5
   2cbe8:	ldr	r5, [sp, #28]
   2cbec:	eor	r7, r7, r1, ror #17
   2cbf0:	ldr	r1, [sp, #60]	; 0x3c
   2cbf4:	eor	r5, r5, r1, ror #25
   2cbf8:	ldr	r1, [sp, #80]	; 0x50
   2cbfc:	eor	r5, r5, r7
   2cc00:	eor	r5, r5, r7, ror #17
   2cc04:	eor	r5, r5, r7, ror #9
   2cc08:	str	r5, [sp, #44]	; 0x2c
   2cc0c:	eor	r5, r5, r1
   2cc10:	add	r1, r5, sl, ror #23
   2cc14:	movw	r5, #20304	; 0x4f50
   2cc18:	movt	r5, #62385	; 0xf3b1
   2cc1c:	add	r1, r1, r4
   2cc20:	add	r1, r1, r9
   2cc24:	add	r4, r8, r1, ror #20
   2cc28:	add	r4, r4, r5
   2cc2c:	add	r7, ip, r4, ror #25
   2cc30:	ror	r4, r4, #25
   2cc34:	eor	ip, r4, r1, ror #20
   2cc38:	ldr	r4, [sp, #40]	; 0x28
   2cc3c:	eor	r5, r7, r7, ror #23
   2cc40:	eor	r9, r5, r7, ror #15
   2cc44:	mvn	r5, r9
   2cc48:	and	r7, r9, r8
   2cc4c:	and	r5, r5, lr, ror #13
   2cc50:	orr	r7, r7, r5
   2cc54:	ldr	r5, [sp, #52]	; 0x34
   2cc58:	add	r6, r5, r6, ror #13
   2cc5c:	add	sl, r6, r7
   2cc60:	orr	r6, r3, r2, ror #23
   2cc64:	and	r7, r3, r2, ror #23
   2cc68:	and	r6, r1, r6
   2cc6c:	orr	r6, r6, r7
   2cc70:	ldr	r7, [sp, #68]	; 0x44
   2cc74:	eor	r7, r4, r7
   2cc78:	ldr	r4, [sp, #84]	; 0x54
   2cc7c:	eor	r7, r7, r5, ror #17
   2cc80:	ldr	r5, [sp, #56]	; 0x38
   2cc84:	eor	r5, r4, r5, ror #25
   2cc88:	ldr	r4, [sp, #76]	; 0x4c
   2cc8c:	eor	r5, r5, r7
   2cc90:	eor	r5, r5, r7, ror #17
   2cc94:	eor	r5, r5, r7, ror #9
   2cc98:	str	r5, [sp, #68]	; 0x44
   2cc9c:	eor	r5, r5, r4
   2cca0:	add	r0, r5, r0, ror #23
   2cca4:	movw	r5, #40609	; 0x9ea1
   2cca8:	movt	r5, #59234	; 0xe762
   2ccac:	add	r0, r0, r6
   2ccb0:	add	ip, r0, ip
   2ccb4:	ldr	r0, [sp, #48]	; 0x30
   2ccb8:	add	r4, r9, ip, ror #20
   2ccbc:	add	r4, r4, r5
   2ccc0:	add	r5, sl, r4, ror #25
   2ccc4:	eor	r6, r5, r5, ror #23
   2ccc8:	eor	r6, r6, r5, ror #15
   2cccc:	mvn	r5, r6
   2ccd0:	and	r7, r6, r9
   2ccd4:	and	r5, r5, r8, ror #13
   2ccd8:	orr	r5, r7, r5
   2ccdc:	add	r7, r0, lr, ror #13
   2cce0:	add	lr, r7, r5
   2cce4:	ror	r5, r4, #25
   2cce8:	orr	r4, r1, r3, ror #23
   2ccec:	and	r7, r1, r3, ror #23
   2ccf0:	eor	sl, r5, ip, ror #20
   2ccf4:	ldr	r5, [sp, #64]	; 0x40
   2ccf8:	and	r4, ip, r4
   2ccfc:	orr	r4, r4, r7
   2cd00:	ldr	r7, [sp, #96]	; 0x60
   2cd04:	eor	r7, r7, r5
   2cd08:	ldr	r5, [sp, #80]	; 0x50
   2cd0c:	eor	r7, r7, r0, ror #17
   2cd10:	ldr	r0, [sp, #92]	; 0x5c
   2cd14:	eor	r5, r5, r0, ror #25
   2cd18:	ldr	r0, [sp, #52]	; 0x34
   2cd1c:	eor	r5, r5, r7
   2cd20:	eor	r5, r5, r7, ror #17
   2cd24:	eor	r5, r5, r7, ror #9
   2cd28:	str	r5, [sp, #64]	; 0x40
   2cd2c:	eor	r5, r5, r0
   2cd30:	add	r2, r5, r2, ror #23
   2cd34:	movw	r5, #15683	; 0x3d43
   2cd38:	movt	r5, #52933	; 0xcec5
   2cd3c:	add	r2, r2, r4
   2cd40:	add	r2, r2, sl
   2cd44:	add	r4, r6, r2, ror #20
   2cd48:	add	r4, r4, r5
   2cd4c:	add	r7, lr, r4, ror #25
   2cd50:	ror	r4, r4, #25
   2cd54:	eor	sl, r4, r2, ror #20
   2cd58:	ldr	r4, [sp, #28]
   2cd5c:	eor	r5, r7, r7, ror #23
   2cd60:	eor	r0, r5, r7, ror #15
   2cd64:	mvn	r5, r0
   2cd68:	str	r0, [sp, #36]	; 0x24
   2cd6c:	and	r7, r0, r6
   2cd70:	ldr	r0, [sp, #44]	; 0x2c
   2cd74:	and	r5, r5, r9, ror #13
   2cd78:	orr	r5, r7, r5
   2cd7c:	add	r7, r0, r8, ror #13
   2cd80:	mov	lr, r0
   2cd84:	add	r8, r7, r5
   2cd88:	orr	r7, ip, r1, ror #23
   2cd8c:	and	r5, ip, r1, ror #23
   2cd90:	and	r7, r2, r7
   2cd94:	orr	r5, r7, r5
   2cd98:	ldr	r7, [sp, #60]	; 0x3c
   2cd9c:	eor	r7, r4, r7
   2cda0:	ldr	r4, [sp, #32]
   2cda4:	eor	r7, r7, r0, ror #17
   2cda8:	ldr	r0, [sp, #76]	; 0x4c
   2cdac:	eor	r4, r0, r4, ror #25
   2cdb0:	ldr	r0, [sp, #48]	; 0x30
   2cdb4:	eor	r4, r4, r7
   2cdb8:	eor	r4, r4, r7, ror #17
   2cdbc:	eor	r4, r4, r7, ror #9
   2cdc0:	str	r4, [sp, #72]	; 0x48
   2cdc4:	eor	r4, r4, r0
   2cdc8:	add	r3, r4, r3, ror #23
   2cdcc:	movw	r4, #31367	; 0x7a87
   2cdd0:	movt	r4, #40330	; 0x9d8a
   2cdd4:	add	r3, r3, r5
   2cdd8:	add	r3, r3, sl
   2cddc:	ldr	sl, [sp, #36]	; 0x24
   2cde0:	add	r4, r4, r3, ror #20
   2cde4:	add	r4, r4, sl
   2cde8:	add	r5, r8, r4, ror #25
   2cdec:	eor	r7, r5, r5, ror #23
   2cdf0:	eor	r0, r7, r5, ror #15
   2cdf4:	mvn	r5, r0
   2cdf8:	str	r0, [sp, #20]
   2cdfc:	and	r7, r0, sl
   2ce00:	ldr	r0, [sp, #68]	; 0x44
   2ce04:	and	r5, r5, r6, ror #13
   2ce08:	orr	r5, r7, r5
   2ce0c:	add	r7, r0, r9, ror #13
   2ce10:	add	r5, r7, r5
   2ce14:	and	r7, r2, ip, ror #23
   2ce18:	str	r5, [sp, #60]	; 0x3c
   2ce1c:	ror	r5, r4, #25
   2ce20:	orr	r4, r2, ip, ror #23
   2ce24:	eor	r9, r5, r3, ror #20
   2ce28:	ldr	r5, [sp, #56]	; 0x38
   2ce2c:	and	r4, r3, r4
   2ce30:	orr	r4, r4, r7
   2ce34:	ldr	r7, [sp, #84]	; 0x54
   2ce38:	eor	r7, r7, r5
   2ce3c:	ldr	r5, [sp, #52]	; 0x34
   2ce40:	eor	r7, r7, r0, ror #17
   2ce44:	ldr	r0, [sp, #88]	; 0x58
   2ce48:	eor	r5, r5, r0, ror #25
   2ce4c:	eor	r5, r5, r7
   2ce50:	eor	r5, r5, r7, ror #17
   2ce54:	eor	r0, r5, r7, ror #9
   2ce58:	eor	r5, r0, lr
   2ce5c:	str	r0, [sp, #56]	; 0x38
   2ce60:	ldr	r0, [sp, #60]	; 0x3c
   2ce64:	add	r1, r5, r1, ror #23
   2ce68:	add	r1, r1, r4
   2ce6c:	movw	r4, #62735	; 0xf50f
   2ce70:	add	r8, r1, r9
   2ce74:	movt	r4, #15124	; 0x3b14
   2ce78:	ldr	r1, [sp, #20]
   2ce7c:	add	r4, r4, r8, ror #20
   2ce80:	add	r4, r4, r1
   2ce84:	add	r7, r0, r4, ror #25
   2ce88:	ror	r4, r4, #25
   2ce8c:	eor	r4, r4, r8, ror #20
   2ce90:	eor	r5, r7, r7, ror #23
   2ce94:	eor	r0, r5, r7, ror #15
   2ce98:	mvn	r5, r0
   2ce9c:	and	r7, r0, r1
   2cea0:	str	r0, [sp, #24]
   2cea4:	ldr	r0, [sp, #92]	; 0x5c
   2cea8:	and	r5, r5, sl, ror #13
   2ceac:	ldr	sl, [sp, #64]	; 0x40
   2ceb0:	orr	r5, r7, r5
   2ceb4:	and	r7, r3, r2, ror #23
   2ceb8:	add	r6, sl, r6, ror #13
   2cebc:	add	r9, r6, r5
   2cec0:	orr	r6, r3, r2, ror #23
   2cec4:	ldr	r5, [sp, #48]	; 0x30
   2cec8:	and	r6, r8, r6
   2cecc:	orr	r6, r6, r7
   2ced0:	ldr	r7, [sp, #80]	; 0x50
   2ced4:	eor	r7, r7, r0
   2ced8:	ldr	r0, [sp, #40]	; 0x28
   2cedc:	eor	r7, r7, sl, ror #17
   2cee0:	eor	r5, r5, r0, ror #25
   2cee4:	eor	r5, r5, r7
   2cee8:	eor	r5, r5, r7, ror #17
   2ceec:	eor	r0, r5, r7, ror #9
   2cef0:	ldr	r7, [sp, #68]	; 0x44
   2cef4:	str	r0, [sp, #92]	; 0x5c
   2cef8:	eor	r5, r0, r7
   2cefc:	add	r0, r5, ip, ror #23
   2cf00:	ldr	ip, [sp, #24]
   2cf04:	add	r0, r0, r6
   2cf08:	add	lr, r0, r4
   2cf0c:	movw	r4, #59934	; 0xea1e
   2cf10:	ldr	r0, [sp, #36]	; 0x24
   2cf14:	movt	r4, #30249	; 0x7629
   2cf18:	add	r4, r4, lr, ror #20
   2cf1c:	add	r5, r4, ip
   2cf20:	add	r4, r9, r5, ror #25
   2cf24:	eor	r6, r4, r4, ror #23
   2cf28:	eor	r4, r6, r4, ror #15
   2cf2c:	mvn	r6, r4
   2cf30:	and	r7, r4, ip
   2cf34:	and	r6, r6, r1, ror #13
   2cf38:	ldr	r1, [sp, #72]	; 0x48
   2cf3c:	orr	r6, r7, r6
   2cf40:	add	r7, r1, r0, ror #13
   2cf44:	add	r0, r7, r6
   2cf48:	ror	r6, r5, #25
   2cf4c:	orr	r5, r8, r3, ror #23
   2cf50:	and	r7, r8, r3, ror #23
   2cf54:	str	r0, [sp, #36]	; 0x24
   2cf58:	eor	r9, r6, lr, ror #20
   2cf5c:	ldr	r6, [sp, #76]	; 0x4c
   2cf60:	ldr	r0, [sp, #32]
   2cf64:	and	r5, lr, r5
   2cf68:	orr	r5, r5, r7
   2cf6c:	eor	r7, r6, r0
   2cf70:	ldr	r6, [sp, #96]	; 0x60
   2cf74:	ldr	r0, [sp, #44]	; 0x2c
   2cf78:	eor	r7, r7, r1, ror #17
   2cf7c:	ldr	r1, [sp, #68]	; 0x44
   2cf80:	eor	r6, r0, r6, ror #25
   2cf84:	eor	r6, r6, r7
   2cf88:	eor	r6, r6, r7, ror #17
   2cf8c:	eor	r0, r6, r7, ror #9
   2cf90:	eor	r6, r0, sl
   2cf94:	str	r0, [sp, #60]	; 0x3c
   2cf98:	ldr	r0, [sp, #36]	; 0x24
   2cf9c:	add	r2, r6, r2, ror #23
   2cfa0:	add	r2, r2, r5
   2cfa4:	movw	r5, #54332	; 0xd43c
   2cfa8:	movt	r5, #60499	; 0xec53
   2cfac:	add	r2, r2, r9
   2cfb0:	add	r5, r5, r2, ror #20
   2cfb4:	add	r5, r5, r4
   2cfb8:	add	r7, r0, r5, ror #25
   2cfbc:	ldr	r0, [sp, #20]
   2cfc0:	ror	r5, r5, #25
   2cfc4:	eor	r9, r5, r2, ror #20
   2cfc8:	ldr	r5, [sp, #52]	; 0x34
   2cfcc:	eor	r6, r7, r7, ror #23
   2cfd0:	eor	sl, r6, r7, ror #15
   2cfd4:	mvn	r6, sl
   2cfd8:	and	r7, sl, r4
   2cfdc:	and	r6, r6, ip, ror #13
   2cfe0:	ldr	ip, [sp, #56]	; 0x38
   2cfe4:	orr	r6, r7, r6
   2cfe8:	add	r7, ip, r0, ror #13
   2cfec:	add	r0, r7, r6
   2cff0:	orr	r6, lr, r8, ror #23
   2cff4:	and	r7, lr, r8, ror #23
   2cff8:	str	r0, [sp, #32]
   2cffc:	ldr	r0, [sp, #88]	; 0x58
   2d000:	and	r6, r2, r6
   2d004:	orr	r6, r6, r7
   2d008:	eor	r7, r5, r0
   2d00c:	ldr	r0, [sp, #28]
   2d010:	eor	r7, r7, ip, ror #17
   2d014:	eor	r5, r1, r0, ror #25
   2d018:	ldr	r1, [sp, #72]	; 0x48
   2d01c:	eor	r5, r5, r7
   2d020:	eor	r5, r5, r7, ror #17
   2d024:	eor	r0, r5, r7, ror #9
   2d028:	eor	r5, r0, r1
   2d02c:	str	r0, [sp, #36]	; 0x24
   2d030:	ldr	r0, [sp, #32]
   2d034:	ldr	r1, [sp, #24]
   2d038:	add	r3, r5, r3, ror #23
   2d03c:	add	r3, r3, r6
   2d040:	add	r6, r3, r9
   2d044:	movw	r3, #43129	; 0xa879
   2d048:	movt	r3, #55463	; 0xd8a7
   2d04c:	add	r3, r3, r6, ror #20
   2d050:	add	r5, r3, sl
   2d054:	add	r3, r0, r5, ror #25
   2d058:	ldr	r0, [sp, #92]	; 0x5c
   2d05c:	eor	r7, r3, r3, ror #23
   2d060:	eor	r9, r7, r3, ror #15
   2d064:	mvn	r7, r9
   2d068:	and	r3, r9, sl
   2d06c:	and	r7, r7, r4, ror #13
   2d070:	orr	r3, r3, r7
   2d074:	add	r7, r0, r1, ror #13
   2d078:	add	r1, r7, r3
   2d07c:	ror	r7, r5, #25
   2d080:	orr	r5, r2, lr, ror #23
   2d084:	and	r3, r2, lr, ror #23
   2d088:	str	r1, [sp, #32]
   2d08c:	eor	r1, r7, r6, ror #20
   2d090:	ldr	r7, [sp, #40]	; 0x28
   2d094:	and	r5, r6, r5
   2d098:	orr	r3, r5, r3
   2d09c:	ldr	r5, [sp, #48]	; 0x30
   2d0a0:	str	r1, [sp, #24]
   2d0a4:	eor	r5, r5, r7
   2d0a8:	ldr	r7, [sp, #64]	; 0x40
   2d0ac:	eor	r5, r5, r0, ror #17
   2d0b0:	ldr	r0, [sp, #84]	; 0x54
   2d0b4:	eor	r7, r7, r0, ror #25
   2d0b8:	eor	r7, r7, r5
   2d0bc:	eor	r7, r7, r5, ror #17
   2d0c0:	eor	r0, r7, r5, ror #9
   2d0c4:	eor	r5, r0, ip
   2d0c8:	str	r0, [sp, #88]	; 0x58
   2d0cc:	ldr	r0, [sp, #24]
   2d0d0:	add	r1, r5, r8, ror #23
   2d0d4:	add	r1, r1, r3
   2d0d8:	movw	r3, #20723	; 0x50f3
   2d0dc:	movt	r3, #45391	; 0xb14f
   2d0e0:	add	ip, r1, r0
   2d0e4:	ldr	r0, [sp, #32]
   2d0e8:	ldr	r1, [sp, #60]	; 0x3c
   2d0ec:	add	r3, r3, ip, ror #20
   2d0f0:	add	r3, r3, r9
   2d0f4:	add	r7, r0, r3, ror #25
   2d0f8:	ror	r3, r3, #25
   2d0fc:	eor	r3, r3, ip, ror #20
   2d100:	eor	r5, r7, r7, ror #23
   2d104:	eor	r0, r5, r7, ror #15
   2d108:	mvn	r7, r0
   2d10c:	and	r5, r0, r9
   2d110:	str	r0, [sp, #32]
   2d114:	and	r7, r7, sl, ror #13
   2d118:	orr	r7, r5, r7
   2d11c:	add	r5, r1, r4, ror #13
   2d120:	and	r4, r6, r2, ror #23
   2d124:	add	r0, r5, r7
   2d128:	orr	r5, r6, r2, ror #23
   2d12c:	str	r0, [sp, #40]	; 0x28
   2d130:	ldr	r0, [sp, #96]	; 0x60
   2d134:	and	r5, ip, r5
   2d138:	orr	r5, r5, r4
   2d13c:	ldr	r4, [sp, #44]	; 0x2c
   2d140:	eor	r4, r4, r0
   2d144:	ldr	r0, [sp, #80]	; 0x50
   2d148:	eor	r4, r4, r1, ror #17
   2d14c:	ldr	r1, [sp, #72]	; 0x48
   2d150:	eor	r7, r1, r0, ror #25
   2d154:	ldr	r0, [sp, #92]	; 0x5c
   2d158:	ldr	r1, [sp, #40]	; 0x28
   2d15c:	eor	r7, r7, r4
   2d160:	eor	r7, r7, r4, ror #17
   2d164:	eor	r4, r7, r4, ror #9
   2d168:	str	r4, [sp, #96]	; 0x60
   2d16c:	eor	r4, r4, r0
   2d170:	add	r0, r4, lr, ror #23
   2d174:	add	r0, r0, r5
   2d178:	add	r8, r0, r3
   2d17c:	movw	r3, #41447	; 0xa1e7
   2d180:	ldr	r0, [sp, #32]
   2d184:	movt	r3, #25246	; 0x629e
   2d188:	add	r3, r3, r8, ror #20
   2d18c:	add	r3, r3, r0
   2d190:	add	r7, r1, r3, ror #25
   2d194:	mov	r1, r0
   2d198:	ror	r3, r3, #25
   2d19c:	eor	lr, r3, r8, ror #20
   2d1a0:	ldr	r3, [sp, #28]
   2d1a4:	eor	r5, r7, r7, ror #23
   2d1a8:	eor	r4, r5, r7, ror #15
   2d1ac:	and	r5, r4, r0
   2d1b0:	ldr	r0, [sp, #36]	; 0x24
   2d1b4:	mvn	r7, r4
   2d1b8:	and	r7, r7, r9, ror #13
   2d1bc:	orr	r7, r5, r7
   2d1c0:	add	r5, r0, sl, ror #13
   2d1c4:	ldr	sl, [sp, #56]	; 0x38
   2d1c8:	add	r7, r5, r7
   2d1cc:	orr	r5, ip, r6, ror #23
   2d1d0:	str	r7, [sp, #24]
   2d1d4:	and	r7, ip, r6, ror #23
   2d1d8:	and	r5, r8, r5
   2d1dc:	orr	r7, r5, r7
   2d1e0:	ldr	r5, [sp, #68]	; 0x44
   2d1e4:	eor	r5, r5, r3
   2d1e8:	ldr	r3, [sp, #76]	; 0x4c
   2d1ec:	eor	r5, r5, r0, ror #17
   2d1f0:	eor	r3, sl, r3, ror #25
   2d1f4:	eor	r3, r3, r5
   2d1f8:	eor	r3, r3, r5, ror #17
   2d1fc:	eor	r0, r3, r5, ror #9
   2d200:	ldr	r3, [sp, #60]	; 0x3c
   2d204:	str	r0, [sp, #40]	; 0x28
   2d208:	eor	r3, r0, r3
   2d20c:	ldr	r0, [sp, #24]
   2d210:	add	r2, r3, r2, ror #23
   2d214:	add	r2, r2, r7
   2d218:	add	lr, r2, lr
   2d21c:	movw	r2, #17358	; 0x43ce
   2d220:	movt	r2, #50493	; 0xc53d
   2d224:	add	r2, r2, lr, ror #20
   2d228:	add	r2, r2, r4
   2d22c:	add	r3, r0, r2, ror #25
   2d230:	ldr	r0, [sp, #88]	; 0x58
   2d234:	ror	r2, r2, #25
   2d238:	eor	r2, r2, lr, ror #20
   2d23c:	eor	r7, r3, r3, ror #23
   2d240:	eor	sl, r7, r3, ror #15
   2d244:	and	r7, r8, ip, ror #23
   2d248:	mvn	r3, sl
   2d24c:	and	r5, sl, r4
   2d250:	and	r3, r3, r1, ror #13
   2d254:	ldr	r1, [sp, #64]	; 0x40
   2d258:	orr	r3, r5, r3
   2d25c:	add	r5, r0, r9, ror #13
   2d260:	add	r9, r5, r3
   2d264:	ldr	r3, [sp, #84]	; 0x54
   2d268:	orr	r5, r8, ip, ror #23
   2d26c:	and	r5, lr, r5
   2d270:	orr	r5, r5, r7
   2d274:	eor	r7, r1, r3
   2d278:	ldr	r3, [sp, #52]	; 0x34
   2d27c:	ldr	r1, [sp, #92]	; 0x5c
   2d280:	eor	r7, r7, r0, ror #17
   2d284:	eor	r3, r1, r3, ror #25
   2d288:	ldr	r1, [sp, #36]	; 0x24
   2d28c:	eor	r3, r3, r7
   2d290:	eor	r3, r3, r7, ror #17
   2d294:	eor	r0, r3, r7, ror #9
   2d298:	eor	r3, r0, r1
   2d29c:	str	r0, [sp, #84]	; 0x54
   2d2a0:	ldr	r0, [sp, #96]	; 0x60
   2d2a4:	ldr	r1, [sp, #32]
   2d2a8:	add	r3, r3, r6, ror #23
   2d2ac:	add	r3, r3, r5
   2d2b0:	add	r6, r3, r2
   2d2b4:	movw	r2, #34717	; 0x879d
   2d2b8:	movt	r2, #35450	; 0x8a7a
   2d2bc:	add	r2, r2, r6, ror #20
   2d2c0:	add	r2, r2, sl
   2d2c4:	add	r3, r9, r2, ror #25
   2d2c8:	ror	r2, r2, #25
   2d2cc:	eor	r5, r3, r3, ror #23
   2d2d0:	eor	r9, r5, r3, ror #15
   2d2d4:	eor	r3, r2, r6, ror #20
   2d2d8:	ldr	r2, [sp, #80]	; 0x50
   2d2dc:	mvn	r5, r9
   2d2e0:	and	r7, r9, sl
   2d2e4:	and	r5, r5, r4, ror #13
   2d2e8:	orr	r5, r7, r5
   2d2ec:	add	r7, r0, r1, ror #13
   2d2f0:	add	r1, r7, r5
   2d2f4:	orr	r7, lr, r8, ror #23
   2d2f8:	and	r5, lr, r8, ror #23
   2d2fc:	str	r1, [sp, #28]
   2d300:	ldr	r1, [sp, #72]	; 0x48
   2d304:	and	r7, r6, r7
   2d308:	orr	r5, r7, r5
   2d30c:	eor	r7, r1, r2
   2d310:	ldr	r1, [sp, #48]	; 0x30
   2d314:	eor	r7, r7, r0, ror #17
   2d318:	ldr	r0, [sp, #60]	; 0x3c
   2d31c:	eor	r2, r0, r1, ror #25
   2d320:	ldr	r0, [sp, #88]	; 0x58
   2d324:	eor	r2, r2, r7
   2d328:	eor	r2, r2, r7, ror #17
   2d32c:	eor	r1, r2, r7, ror #9
   2d330:	eor	r2, r1, r0
   2d334:	str	r1, [sp, #32]
   2d338:	ldr	r0, [sp, #28]
   2d33c:	add	r1, r2, ip, ror #23
   2d340:	movw	r2, #3899	; 0xf3b
   2d344:	movt	r2, #5365	; 0x14f5
   2d348:	add	r1, r1, r5
   2d34c:	add	r1, r1, r3
   2d350:	add	r2, r2, r1, ror #20
   2d354:	add	r2, r2, r9
   2d358:	add	r5, r0, r2, ror #25
   2d35c:	ldr	r0, [sp, #40]	; 0x28
   2d360:	ror	r2, r2, #25
   2d364:	eor	r2, r2, r1, ror #20
   2d368:	eor	r7, r5, r5, ror #23
   2d36c:	eor	r5, r7, r5, ror #15
   2d370:	add	r4, r0, r4, ror #13
   2d374:	mvn	r7, r5
   2d378:	and	r3, r5, r9
   2d37c:	and	r7, r7, sl, ror #13
   2d380:	orr	r3, r3, r7
   2d384:	and	r7, r6, lr, ror #23
   2d388:	add	ip, r4, r3
   2d38c:	orr	r4, r6, lr, ror #23
   2d390:	ldr	r3, [sp, #76]	; 0x4c
   2d394:	and	r4, r1, r4
   2d398:	orr	r7, r4, r7
   2d39c:	ldr	r4, [sp, #56]	; 0x38
   2d3a0:	eor	r4, r4, r3
   2d3a4:	ldr	r3, [sp, #44]	; 0x2c
   2d3a8:	eor	r4, r4, r0, ror #17
   2d3ac:	ldr	r0, [sp, #36]	; 0x24
   2d3b0:	eor	r3, r0, r3, ror #25
   2d3b4:	ldr	r0, [sp, #96]	; 0x60
   2d3b8:	eor	r3, r3, r4
   2d3bc:	eor	r3, r3, r4, ror #17
   2d3c0:	eor	r3, r3, r4, ror #9
   2d3c4:	str	r3, [sp, #80]	; 0x50
   2d3c8:	eor	r3, r3, r0
   2d3cc:	add	r0, r3, r8, ror #23
   2d3d0:	add	r0, r0, r7
   2d3d4:	add	r2, r0, r2
   2d3d8:	movw	r0, #7798	; 0x1e76
   2d3dc:	movt	r0, #10730	; 0x29ea
   2d3e0:	add	r0, r0, r2, ror #20
   2d3e4:	add	r3, r0, r5
   2d3e8:	add	r0, ip, r3, ror #25
   2d3ec:	ror	r3, r3, #25
   2d3f0:	eor	r8, r3, r2, ror #20
   2d3f4:	ldr	r3, [sp, #52]	; 0x34
   2d3f8:	eor	r7, r0, r0, ror #23
   2d3fc:	eor	ip, r7, r0, ror #15
   2d400:	ldr	r0, [sp, #84]	; 0x54
   2d404:	mvn	r7, ip
   2d408:	and	r4, ip, r5
   2d40c:	and	r7, r7, r9, ror #13
   2d410:	orr	r4, r4, r7
   2d414:	add	r7, r0, sl, ror #13
   2d418:	add	r4, r7, r4
   2d41c:	orr	r7, r1, r6, ror #23
   2d420:	str	r4, [sp, #28]
   2d424:	and	r4, r1, r6, ror #23
   2d428:	and	r7, r2, r7
   2d42c:	orr	sl, r7, r4
   2d430:	ldr	r7, [sp, #92]	; 0x5c
   2d434:	ldr	r4, [sp, #88]	; 0x58
   2d438:	eor	r7, r7, r3
   2d43c:	ldr	r3, [sp, #68]	; 0x44
   2d440:	eor	r7, r7, r0, ror #17
   2d444:	ldr	r0, [sp, #40]	; 0x28
   2d448:	eor	r3, r4, r3, ror #25
   2d44c:	eor	r3, r3, r7
   2d450:	eor	r3, r3, r7, ror #17
   2d454:	eor	r3, r3, r7, ror #9
   2d458:	str	r3, [sp, #76]	; 0x4c
   2d45c:	eor	r3, r3, r0
   2d460:	ldr	r0, [sp, #28]
   2d464:	add	r3, r3, lr, ror #23
   2d468:	add	r3, r3, sl
   2d46c:	ldr	sl, [sp, #32]
   2d470:	add	lr, r3, r8
   2d474:	movw	r3, #15596	; 0x3cec
   2d478:	movt	r3, #21460	; 0x53d4
   2d47c:	add	r3, r3, lr, ror #20
   2d480:	add	r3, r3, ip
   2d484:	add	r4, r0, r3, ror #25
   2d488:	ror	r3, r3, #25
   2d48c:	eor	r7, r4, r4, ror #23
   2d490:	eor	r8, r7, r4, ror #15
   2d494:	mvn	r7, r8
   2d498:	and	r4, r8, ip
   2d49c:	and	r7, r7, r5, ror #13
   2d4a0:	orr	r7, r4, r7
   2d4a4:	add	r4, sl, r9, ror #13
   2d4a8:	eor	r9, r3, lr, ror #20
   2d4ac:	orr	r3, r2, r1, ror #23
   2d4b0:	add	r0, r4, r7
   2d4b4:	and	r7, r2, r1, ror #23
   2d4b8:	and	r3, lr, r3
   2d4bc:	ldr	r4, [sp, #48]	; 0x30
   2d4c0:	str	r0, [sp, #52]	; 0x34
   2d4c4:	orr	r0, r3, r7
   2d4c8:	ldr	r3, [sp, #60]	; 0x3c
   2d4cc:	ldr	r7, [sp, #96]	; 0x60
   2d4d0:	eor	r3, r3, r4
   2d4d4:	ldr	r4, [sp, #64]	; 0x40
   2d4d8:	eor	r3, r3, sl, ror #17
   2d4dc:	eor	r4, r7, r4, ror #25
   2d4e0:	eor	r4, r4, r3
   2d4e4:	eor	r4, r4, r3, ror #17
   2d4e8:	eor	r3, r4, r3, ror #9
   2d4ec:	ldr	r4, [sp, #84]	; 0x54
   2d4f0:	str	r3, [sp, #48]	; 0x30
   2d4f4:	eor	r4, r3, r4
   2d4f8:	movw	r3, #31192	; 0x79d8
   2d4fc:	add	r4, r4, r6, ror #23
   2d500:	movt	r3, #42920	; 0xa7a8
   2d504:	add	r4, r4, r0
   2d508:	ldr	r0, [sp, #52]	; 0x34
   2d50c:	add	r6, r4, r9
   2d510:	add	r4, r3, r6, ror #20
   2d514:	add	r4, r4, r8
   2d518:	add	r7, r0, r4, ror #25
   2d51c:	eor	r3, r7, r7, ror #23
   2d520:	eor	r0, r3, r7, ror #15
   2d524:	mvn	r3, r0
   2d528:	mov	r9, r0
   2d52c:	and	r7, r0, r8
   2d530:	ldr	r0, [sp, #80]	; 0x50
   2d534:	and	r3, r3, ip, ror #13
   2d538:	str	r9, [sp, #28]
   2d53c:	orr	r3, r7, r3
   2d540:	add	r7, r0, r5, ror #13
   2d544:	orr	r5, lr, r2, ror #23
   2d548:	add	r3, r7, r3
   2d54c:	ror	r7, r4, #25
   2d550:	and	r4, lr, r2, ror #23
   2d554:	and	r5, r6, r5
   2d558:	str	r3, [sp, #24]
   2d55c:	ldr	r3, [sp, #44]	; 0x2c
   2d560:	eor	r7, r7, r6, ror #20
   2d564:	orr	r5, r5, r4
   2d568:	ldr	r4, [sp, #36]	; 0x24
   2d56c:	str	r4, [fp, #-64]	; 0xffffffc0
   2d570:	eor	r4, r4, r3
   2d574:	ldr	r3, [sp, #72]	; 0x48
   2d578:	eor	r4, r4, r0, ror #17
   2d57c:	ldr	r0, [sp, #40]	; 0x28
   2d580:	eor	r3, r0, r3, ror #25
   2d584:	eor	r3, r3, r4
   2d588:	eor	r3, r3, r4, ror #17
   2d58c:	eor	r0, r3, r4, ror #9
   2d590:	ldr	r4, [sp, #68]	; 0x44
   2d594:	eor	r3, r0, sl
   2d598:	str	r0, [sp, #52]	; 0x34
   2d59c:	ldr	r0, [sp, #24]
   2d5a0:	mov	sl, r9
   2d5a4:	add	r1, r3, r1, ror #23
   2d5a8:	movw	r3, #62385	; 0xf3b1
   2d5ac:	movt	r3, #20304	; 0x4f50
   2d5b0:	add	r1, r1, r5
   2d5b4:	add	r1, r1, r7
   2d5b8:	add	r3, r3, r1, ror #20
   2d5bc:	add	r3, r3, r9
   2d5c0:	add	r7, r0, r3, ror #25
   2d5c4:	ror	r3, r3, #25
   2d5c8:	eor	r3, r3, r1, ror #20
   2d5cc:	eor	r5, r7, r7, ror #23
   2d5d0:	eor	r0, r5, r7, ror #15
   2d5d4:	and	r5, r0, r9
   2d5d8:	ldr	r9, [sp, #76]	; 0x4c
   2d5dc:	mvn	r7, r0
   2d5e0:	str	r0, [sp, #44]	; 0x2c
   2d5e4:	and	r7, r7, r8, ror #13
   2d5e8:	orr	r7, r5, r7
   2d5ec:	and	r5, r6, lr, ror #23
   2d5f0:	add	r0, r9, ip, ror #13
   2d5f4:	add	ip, r0, r7
   2d5f8:	orr	r7, r6, lr, ror #23
   2d5fc:	ldr	r0, [sp, #84]	; 0x54
   2d600:	and	r7, r1, r7
   2d604:	orr	r7, r7, r5
   2d608:	ldr	r5, [sp, #88]	; 0x58
   2d60c:	str	r5, [fp, #-60]	; 0xffffffc4
   2d610:	eor	r5, r5, r4
   2d614:	ldr	r4, [sp, #56]	; 0x38
   2d618:	str	r0, [fp, #-48]	; 0xffffffd0
   2d61c:	eor	r5, r5, r9, ror #17
   2d620:	ldr	r9, [sp, #48]	; 0x30
   2d624:	str	r4, [fp, #-76]	; 0xffffffb4
   2d628:	eor	r4, r0, r4, ror #25
   2d62c:	eor	r4, r4, r5
   2d630:	eor	r4, r4, r5, ror #17
   2d634:	eor	r0, r4, r5, ror #9
   2d638:	ldr	r4, [sp, #80]	; 0x50
   2d63c:	str	r0, [sp, #88]	; 0x58
   2d640:	eor	r5, r0, r4
   2d644:	ldr	r4, [sp, #44]	; 0x2c
   2d648:	add	r2, r5, r2, ror #23
   2d64c:	add	r2, r2, r7
   2d650:	add	r2, r2, r3
   2d654:	movw	r3, #59234	; 0xe762
   2d658:	movt	r3, #40609	; 0x9ea1
   2d65c:	add	r3, r3, r2, ror #20
   2d660:	add	r3, r3, r4
   2d664:	add	r0, ip, r3, ror #25
   2d668:	ror	r3, r3, #25
   2d66c:	eor	r7, r0, r0, ror #23
   2d670:	eor	ip, r7, r0, ror #15
   2d674:	mvn	r0, ip
   2d678:	and	r7, ip, r4
   2d67c:	and	r0, r0, sl, ror #13
   2d680:	mov	sl, r4
   2d684:	and	r4, r1, r6, ror #23
   2d688:	orr	r0, r7, r0
   2d68c:	add	r7, r9, r8, ror #13
   2d690:	eor	r8, r3, r2, ror #20
   2d694:	ldr	r3, [sp, #32]
   2d698:	add	r5, r7, r0
   2d69c:	orr	r7, r1, r6, ror #23
   2d6a0:	ldr	r0, [sp, #64]	; 0x40
   2d6a4:	and	r7, r2, r7
   2d6a8:	orr	r7, r7, r4
   2d6ac:	ldr	r4, [sp, #96]	; 0x60
   2d6b0:	str	r4, [fp, #-56]	; 0xffffffc8
   2d6b4:	eor	r4, r4, r0
   2d6b8:	ldr	r0, [sp, #92]	; 0x5c
   2d6bc:	eor	r4, r4, r9, ror #17
   2d6c0:	str	r0, [fp, #-72]	; 0xffffffb8
   2d6c4:	eor	r0, r3, r0, ror #25
   2d6c8:	str	r3, [fp, #-44]	; 0xffffffd4
   2d6cc:	ldr	r3, [sp, #76]	; 0x4c
   2d6d0:	eor	r0, r0, r4
   2d6d4:	eor	r0, r0, r4, ror #17
   2d6d8:	str	r3, [fp, #-36]	; 0xffffffdc
   2d6dc:	eor	r0, r0, r4, ror #9
   2d6e0:	ldr	r4, [sp, #40]	; 0x28
   2d6e4:	str	r0, [fp, #-84]	; 0xffffffac
   2d6e8:	eor	r0, r0, r3
   2d6ec:	ldr	r3, [sp, #52]	; 0x34
   2d6f0:	add	r0, r0, lr, ror #23
   2d6f4:	ldr	lr, [sp, #4]
   2d6f8:	str	r4, [fp, #-52]	; 0xffffffcc
   2d6fc:	add	r0, r0, r7
   2d700:	add	r7, r0, r8
   2d704:	movw	r0, #52933	; 0xcec5
   2d708:	movt	r0, #15683	; 0x3d43
   2d70c:	add	r0, r0, r7, ror #20
   2d710:	add	r8, r0, ip
   2d714:	add	r0, r5, r8, ror #25
   2d718:	ldr	r5, [sp, #72]	; 0x48
   2d71c:	eor	r4, r4, r5
   2d720:	ldr	r5, [sp, #60]	; 0x3c
   2d724:	eor	r4, r4, r3, ror #17
   2d728:	ldr	r3, [sp, #80]	; 0x50
   2d72c:	str	r5, [fp, #-68]	; 0xffffffbc
   2d730:	eor	r5, r3, r5, ror #25
   2d734:	str	r3, [fp, #-40]	; 0xffffffd8
   2d738:	str	r9, [fp, #-32]	; 0xffffffe0
   2d73c:	ror	r3, r8, #25
   2d740:	eor	r3, r3, r7, ror #20
   2d744:	eor	r5, r5, r4
   2d748:	eor	r5, r5, r4, ror #17
   2d74c:	eor	r5, r5, r4, ror #9
   2d750:	str	r5, [fp, #-80]	; 0xffffffb0
   2d754:	eor	r5, r5, r9
   2d758:	ldr	r4, [lr, #16]
   2d75c:	add	r6, r5, r6, ror #23
   2d760:	ldr	r5, [lr, #8]
   2d764:	eor	r4, r0, r4
   2d768:	eor	r4, r4, r0, ror #23
   2d76c:	eor	r0, r4, r0, ror #15
   2d770:	orr	r4, r2, r1, ror #23
   2d774:	str	r0, [sp, #68]	; 0x44
   2d778:	and	r0, r2, r1, ror #23
   2d77c:	and	r4, r7, r4
   2d780:	orr	r0, r4, r0
   2d784:	ldr	r4, [lr, #12]
   2d788:	add	r0, r6, r0
   2d78c:	add	r0, r0, r3
   2d790:	ldm	lr, {r3, r6}
   2d794:	eor	r6, r7, r6
   2d798:	str	r6, [sp, #92]	; 0x5c
   2d79c:	eor	r8, r0, r3
   2d7a0:	ldr	r3, [lr, #20]
   2d7a4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   2d7a8:	eor	ip, ip, r3
   2d7ac:	ldr	r3, [lr, #24]
   2d7b0:	add	r0, r0, #64	; 0x40
   2d7b4:	eor	r7, r3, sl, ror #13
   2d7b8:	eor	sl, r5, r2, ror #23
   2d7bc:	ldr	r2, [lr, #28]
   2d7c0:	ldr	r3, [sp, #28]
   2d7c4:	ldr	r5, [sp, #68]	; 0x44
   2d7c8:	str	r8, [lr]
   2d7cc:	eor	r2, r2, r3, ror #13
   2d7d0:	eor	r3, r4, r1, ror #23
   2d7d4:	mov	r1, r8
   2d7d8:	mov	r8, r7
   2d7dc:	add	r4, lr, #12
   2d7e0:	mov	r9, r2
   2d7e4:	ldr	r2, [sp]
   2d7e8:	stmib	lr, {r6, sl}
   2d7ec:	stm	r4, {r3, r5, ip}
   2d7f0:	str	r7, [lr, #24]
   2d7f4:	str	r9, [lr, #28]
   2d7f8:	cmp	r0, r2
   2d7fc:	bcc	2b328 <__assert_fail@plt+0x19f04>
   2d800:	ldr	r0, [sp, #88]	; 0x58
   2d804:	str	r0, [fp, #-88]	; 0xffffffa8
   2d808:	ldr	r0, [sp, #52]	; 0x34
   2d80c:	str	r0, [fp, #-92]	; 0xffffffa4
   2d810:	sub	sp, fp, #28
   2d814:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2d818:	b	11178 <posix_fadvise64@plt>
   2d81c:	cmp	r0, #0
   2d820:	bxeq	lr
   2d824:	push	{r4, sl, fp, lr}
   2d828:	add	fp, sp, #8
   2d82c:	sub	sp, sp, #16
   2d830:	mov	r4, r1
   2d834:	bl	1134c <fileno@plt>
   2d838:	mov	r1, #0
   2d83c:	mov	r2, #0
   2d840:	mov	r3, #0
   2d844:	str	r1, [sp]
   2d848:	stmib	sp, {r1, r4}
   2d84c:	bl	11178 <posix_fadvise64@plt>
   2d850:	sub	sp, fp, #8
   2d854:	pop	{r4, sl, fp, pc}
   2d858:	push	{r4, r5, r6, sl, fp, lr}
   2d85c:	add	fp, sp, #16
   2d860:	sub	sp, sp, #8
   2d864:	mov	r4, r0
   2d868:	bl	1134c <fileno@plt>
   2d86c:	cmn	r0, #1
   2d870:	ble	2d8e4 <__assert_fail@plt+0x1c4c0>
   2d874:	mov	r0, r4
   2d878:	bl	1128c <__freading@plt>
   2d87c:	cmp	r0, #0
   2d880:	beq	2d8ac <__assert_fail@plt+0x1c488>
   2d884:	mov	r0, r4
   2d888:	bl	1134c <fileno@plt>
   2d88c:	mov	r1, #1
   2d890:	mov	r2, #0
   2d894:	mov	r3, #0
   2d898:	str	r1, [sp]
   2d89c:	bl	11220 <lseek64@plt>
   2d8a0:	and	r0, r0, r1
   2d8a4:	cmn	r0, #1
   2d8a8:	beq	2d8e4 <__assert_fail@plt+0x1c4c0>
   2d8ac:	mov	r0, r4
   2d8b0:	bl	2d8f4 <__assert_fail@plt+0x1c4d0>
   2d8b4:	cmp	r0, #0
   2d8b8:	beq	2d8e4 <__assert_fail@plt+0x1c4c0>
   2d8bc:	bl	11304 <__errno_location@plt>
   2d8c0:	ldr	r6, [r0]
   2d8c4:	mov	r5, r0
   2d8c8:	mov	r0, r4
   2d8cc:	bl	11364 <fclose@plt>
   2d8d0:	cmp	r6, #0
   2d8d4:	strne	r6, [r5]
   2d8d8:	mvnne	r0, #0
   2d8dc:	sub	sp, fp, #16
   2d8e0:	pop	{r4, r5, r6, sl, fp, pc}
   2d8e4:	mov	r0, r4
   2d8e8:	sub	sp, fp, #16
   2d8ec:	pop	{r4, r5, r6, sl, fp, lr}
   2d8f0:	b	11364 <fclose@plt>
   2d8f4:	push	{r4, sl, fp, lr}
   2d8f8:	add	fp, sp, #8
   2d8fc:	sub	sp, sp, #8
   2d900:	mov	r4, r0
   2d904:	cmp	r0, #0
   2d908:	beq	2d940 <__assert_fail@plt+0x1c51c>
   2d90c:	mov	r0, r4
   2d910:	bl	1128c <__freading@plt>
   2d914:	cmp	r0, #0
   2d918:	beq	2d940 <__assert_fail@plt+0x1c51c>
   2d91c:	ldrb	r0, [r4, #1]
   2d920:	tst	r0, #1
   2d924:	beq	2d940 <__assert_fail@plt+0x1c51c>
   2d928:	mov	r0, #1
   2d92c:	mov	r2, #0
   2d930:	mov	r3, #0
   2d934:	str	r0, [sp]
   2d938:	mov	r0, r4
   2d93c:	bl	2da28 <__assert_fail@plt+0x1c604>
   2d940:	mov	r0, r4
   2d944:	sub	sp, fp, #8
   2d948:	pop	{r4, sl, fp, lr}
   2d94c:	b	11184 <fflush@plt>
   2d950:	push	{r4, r5, r6, r7, fp, lr}
   2d954:	add	fp, sp, #16
   2d958:	mov	r5, r1
   2d95c:	bl	113d0 <fopen64@plt>
   2d960:	mov	r4, #0
   2d964:	cmp	r0, #0
   2d968:	beq	2d9d0 <__assert_fail@plt+0x1c5ac>
   2d96c:	mov	r6, r0
   2d970:	bl	1134c <fileno@plt>
   2d974:	cmp	r0, #2
   2d978:	bhi	2d9d8 <__assert_fail@plt+0x1c5b4>
   2d97c:	bl	30bc0 <__assert_fail@plt+0x1f79c>
   2d980:	cmn	r0, #1
   2d984:	ble	2d9e0 <__assert_fail@plt+0x1c5bc>
   2d988:	mov	r7, r0
   2d98c:	mov	r0, r6
   2d990:	bl	2d858 <__assert_fail@plt+0x1c434>
   2d994:	cmp	r0, #0
   2d998:	bne	2d9b4 <__assert_fail@plt+0x1c590>
   2d99c:	mov	r0, r7
   2d9a0:	mov	r1, r5
   2d9a4:	bl	11130 <fdopen@plt>
   2d9a8:	mov	r4, r0
   2d9ac:	cmp	r0, #0
   2d9b0:	bne	2d9d0 <__assert_fail@plt+0x1c5ac>
   2d9b4:	bl	11304 <__errno_location@plt>
   2d9b8:	ldr	r5, [r0]
   2d9bc:	mov	r4, r0
   2d9c0:	mov	r0, r7
   2d9c4:	bl	1140c <close@plt>
   2d9c8:	str	r5, [r4]
   2d9cc:	mov	r4, #0
   2d9d0:	mov	r0, r4
   2d9d4:	pop	{r4, r5, r6, r7, fp, pc}
   2d9d8:	mov	r0, r6
   2d9dc:	pop	{r4, r5, r6, r7, fp, pc}
   2d9e0:	bl	11304 <__errno_location@plt>
   2d9e4:	ldr	r7, [r0]
   2d9e8:	mov	r5, r0
   2d9ec:	mov	r0, r6
   2d9f0:	bl	2d858 <__assert_fail@plt+0x1c434>
   2d9f4:	mov	r0, r4
   2d9f8:	str	r7, [r5]
   2d9fc:	pop	{r4, r5, r6, r7, fp, pc}
   2da00:	push	{r4, r5, r6, sl, fp, lr}
   2da04:	add	fp, sp, #16
   2da08:	mov	r4, r0
   2da0c:	bl	11304 <__errno_location@plt>
   2da10:	ldr	r6, [r0]
   2da14:	mov	r5, r0
   2da18:	mov	r0, r4
   2da1c:	bl	1119c <free@plt>
   2da20:	str	r6, [r5]
   2da24:	pop	{r4, r5, r6, sl, fp, pc}
   2da28:	push	{r4, r5, r6, r7, fp, lr}
   2da2c:	add	fp, sp, #16
   2da30:	sub	sp, sp, #8
   2da34:	mov	r4, r0
   2da38:	ldr	r0, [r0, #4]
   2da3c:	mov	r5, r3
   2da40:	mov	r6, r2
   2da44:	ldr	r1, [r4, #8]
   2da48:	cmp	r1, r0
   2da4c:	bne	2da68 <__assert_fail@plt+0x1c644>
   2da50:	ldrd	r0, [r4, #16]
   2da54:	cmp	r1, r0
   2da58:	bne	2da68 <__assert_fail@plt+0x1c644>
   2da5c:	ldr	r0, [r4, #36]	; 0x24
   2da60:	cmp	r0, #0
   2da64:	beq	2da80 <__assert_fail@plt+0x1c65c>
   2da68:	mov	r0, r4
   2da6c:	mov	r2, r6
   2da70:	mov	r3, r5
   2da74:	sub	sp, fp, #16
   2da78:	pop	{r4, r5, r6, r7, fp, lr}
   2da7c:	b	11370 <fseeko64@plt>
   2da80:	ldr	r7, [fp, #8]
   2da84:	mov	r0, r4
   2da88:	bl	1134c <fileno@plt>
   2da8c:	mov	r2, r6
   2da90:	mov	r3, r5
   2da94:	str	r7, [sp]
   2da98:	bl	11220 <lseek64@plt>
   2da9c:	and	r2, r0, r1
   2daa0:	cmn	r2, #1
   2daa4:	beq	2dac4 <__assert_fail@plt+0x1c6a0>
   2daa8:	strd	r0, [r4, #80]	; 0x50
   2daac:	ldr	r0, [r4]
   2dab0:	bic	r0, r0, #16
   2dab4:	str	r0, [r4]
   2dab8:	mov	r0, #0
   2dabc:	sub	sp, fp, #16
   2dac0:	pop	{r4, r5, r6, r7, fp, pc}
   2dac4:	mvn	r0, #0
   2dac8:	sub	sp, fp, #16
   2dacc:	pop	{r4, r5, r6, r7, fp, pc}
   2dad0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2dad4:	add	fp, sp, #28
   2dad8:	sub	sp, sp, #4
   2dadc:	vpush	{d8-d9}
   2dae0:	sub	sp, sp, #104	; 0x68
   2dae4:	mov	r6, r3
   2dae8:	mov	r7, r2
   2daec:	str	r1, [sp, #44]	; 0x2c
   2daf0:	mov	sl, r0
   2daf4:	bl	113b8 <localeconv@plt>
   2daf8:	ldr	r5, [r0]
   2dafc:	mov	r4, r0
   2db00:	mov	r0, r5
   2db04:	bl	112ec <strlen@plt>
   2db08:	sub	r1, r0, #1
   2db0c:	movw	r2, #25648	; 0x6430
   2db10:	cmp	r1, #16
   2db14:	movt	r2, #3
   2db18:	movcs	r0, #1
   2db1c:	movcc	r2, r5
   2db20:	ldr	r5, [r4, #4]
   2db24:	str	r0, [sp, #12]
   2db28:	ldr	r0, [r4, #8]
   2db2c:	str	r2, [sp, #8]
   2db30:	str	r0, [sp, #16]
   2db34:	mov	r0, r5
   2db38:	bl	112ec <strlen@plt>
   2db3c:	cmp	r0, #17
   2db40:	movw	r0, #647	; 0x287
   2db44:	movw	r1, #14287	; 0x37cf
   2db48:	str	r7, [sp, #32]
   2db4c:	ldr	r4, [fp, #16]
   2db50:	str	r6, [sp, #40]	; 0x28
   2db54:	add	r0, r7, r0
   2db58:	movt	r1, #3
   2db5c:	movcc	r1, r5
   2db60:	ldr	r7, [fp, #8]
   2db64:	ldr	r5, [fp, #12]
   2db68:	str	r0, [sp, #36]	; 0x24
   2db6c:	ands	r0, r6, #32
   2db70:	str	r1, [sp, #52]	; 0x34
   2db74:	str	r0, [sp, #24]
   2db78:	mov	r0, #1000	; 0x3e8
   2db7c:	movwne	r0, #1024	; 0x400
   2db80:	str	r0, [sp, #20]
   2db84:	and	r0, r6, #3
   2db88:	ldr	r6, [fp, #20]
   2db8c:	str	r0, [sp, #48]	; 0x30
   2db90:	subs	r0, r7, r4
   2db94:	sbcs	r0, r5, r6
   2db98:	bcs	2dc84 <__assert_fail@plt+0x1c860>
   2db9c:	orrs	r0, r7, r5
   2dba0:	beq	2dd8c <__assert_fail@plt+0x1c968>
   2dba4:	ldr	r9, [fp, #16]
   2dba8:	mov	r1, r6
   2dbac:	mov	r2, r7
   2dbb0:	mov	r3, r5
   2dbb4:	mov	r0, r9
   2dbb8:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dbbc:	mov	r4, r0
   2dbc0:	mov	r8, r1
   2dbc4:	umull	r0, r1, r0, r7
   2dbc8:	mla	r1, r4, r5, r1
   2dbcc:	mla	r1, r8, r7, r1
   2dbd0:	subs	r0, r9, r0
   2dbd4:	sbc	r1, r6, r1
   2dbd8:	orrs	r0, r0, r1
   2dbdc:	bne	2dd8c <__assert_fail@plt+0x1c968>
   2dbe0:	ldr	r5, [sp, #44]	; 0x2c
   2dbe4:	mov	r0, sl
   2dbe8:	mov	r2, r4
   2dbec:	mov	r3, r8
   2dbf0:	mov	r1, r5
   2dbf4:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dbf8:	mov	r9, r1
   2dbfc:	umull	r2, r1, r0, r4
   2dc00:	str	r0, [sp, #28]
   2dc04:	mov	r3, r8
   2dc08:	mla	r1, r0, r8, r1
   2dc0c:	mla	r1, r9, r4, r1
   2dc10:	subs	r0, sl, r2
   2dc14:	mov	r2, #10
   2dc18:	sbc	r1, r5, r1
   2dc1c:	umull	r5, r0, r0, r2
   2dc20:	mov	r2, r4
   2dc24:	add	r1, r1, r1, lsl #2
   2dc28:	add	r6, r0, r1, lsl #1
   2dc2c:	mov	r0, r5
   2dc30:	mov	r1, r6
   2dc34:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dc38:	mov	r7, r0
   2dc3c:	umull	r0, r2, r0, r4
   2dc40:	mla	r2, r7, r8, r2
   2dc44:	mla	r1, r1, r4, r2
   2dc48:	mov	r2, #2
   2dc4c:	subs	r0, r5, r0
   2dc50:	sbc	r1, r6, r1
   2dc54:	subs	r3, r4, r0, lsl #1
   2dc58:	lsl	r1, r1, #1
   2dc5c:	orr	r1, r1, r0, lsr #31
   2dc60:	orr	ip, r1, r0, lsl #1
   2dc64:	sbcs	r3, r8, r1
   2dc68:	movwcc	r2, #3
   2dc6c:	cmp	ip, #0
   2dc70:	movwne	ip, #1
   2dc74:	rsbs	r0, r4, r0, lsl #1
   2dc78:	sbcs	r0, r1, r8
   2dc7c:	movcs	ip, r2
   2dc80:	b	2dcf0 <__assert_fail@plt+0x1c8cc>
   2dc84:	mov	r0, r7
   2dc88:	mov	r1, r5
   2dc8c:	mov	r2, r4
   2dc90:	mov	r3, r6
   2dc94:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dc98:	mov	r2, r0
   2dc9c:	mov	r3, r1
   2dca0:	umull	r0, r1, r0, r4
   2dca4:	mla	r1, r2, r6, r1
   2dca8:	mla	r1, r3, r4, r1
   2dcac:	subs	r0, r7, r0
   2dcb0:	sbc	r1, r5, r1
   2dcb4:	orrs	r0, r0, r1
   2dcb8:	bne	2dd8c <__assert_fail@plt+0x1c968>
   2dcbc:	ldr	r4, [sp, #44]	; 0x2c
   2dcc0:	umull	r0, r1, r2, sl
   2dcc4:	mla	r1, r2, r4, r1
   2dcc8:	str	r0, [sp, #28]
   2dccc:	mla	r9, r3, sl, r1
   2dcd0:	mov	r1, r9
   2dcd4:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dcd8:	eor	r1, r1, r4
   2dcdc:	eor	r0, r0, sl
   2dce0:	orrs	r0, r0, r1
   2dce4:	bne	2dd8c <__assert_fail@plt+0x1c968>
   2dce8:	mov	ip, #0
   2dcec:	mov	r7, #0
   2dcf0:	ldr	r0, [sp, #40]	; 0x28
   2dcf4:	ldr	r8, [sp, #20]
   2dcf8:	ldr	r5, [sp, #48]	; 0x30
   2dcfc:	mvn	r3, #0
   2dd00:	ands	r4, r0, #16
   2dd04:	beq	2e0a0 <__assert_fail@plt+0x1cc7c>
   2dd08:	ldr	sl, [sp, #28]
   2dd0c:	mov	r3, #0
   2dd10:	subs	r0, sl, r8
   2dd14:	sbcs	r0, r9, #0
   2dd18:	bcc	2e664 <__assert_fail@plt+0x1d240>
   2dd1c:	mov	r0, sl
   2dd20:	mov	r1, r9
   2dd24:	mov	r2, r8
   2dd28:	mov	r3, #0
   2dd2c:	mov	r6, r5
   2dd30:	mov	r5, ip
   2dd34:	bl	32e9c <__assert_fail@plt+0x21a78>
   2dd38:	mov	r3, sl
   2dd3c:	mov	sl, r0
   2dd40:	mov	r2, r5
   2dd44:	mov	r9, r1
   2dd48:	mls	r0, r0, r8, r3
   2dd4c:	add	r0, r0, r0, lsl #2
   2dd50:	add	r0, r7, r0, lsl #1
   2dd54:	udiv	r7, r0, r8
   2dd58:	mls	r0, r7, r8, r0
   2dd5c:	lsl	r0, r0, #1
   2dd60:	orr	r0, r0, r5, lsr #1
   2dd64:	cmp	r0, r8
   2dd68:	bcs	2e2a8 <__assert_fail@plt+0x1ce84>
   2dd6c:	rsb	r1, r2, #0
   2dd70:	subs	ip, r0, r1
   2dd74:	movwne	ip, #1
   2dd78:	subs	r0, sl, r8
   2dd7c:	mov	r3, #1
   2dd80:	sbcs	r0, r9, #0
   2dd84:	bcs	2e2c8 <__assert_fail@plt+0x1cea4>
   2dd88:	b	2e3ec <__assert_fail@plt+0x1cfc8>
   2dd8c:	ldr	r9, [fp, #16]
   2dd90:	mov	r1, r6
   2dd94:	mov	r0, r9
   2dd98:	bl	32e28 <__assert_fail@plt+0x21a04>
   2dd9c:	vmov	d8, r0, r1
   2dda0:	ldr	r1, [sp, #44]	; 0x2c
   2dda4:	mov	r0, sl
   2dda8:	bl	32e28 <__assert_fail@plt+0x21a04>
   2ddac:	mov	r4, r0
   2ddb0:	mov	r6, r1
   2ddb4:	mov	r0, r7
   2ddb8:	mov	r1, r5
   2ddbc:	bl	32e28 <__assert_fail@plt+0x21a04>
   2ddc0:	vmov	d16, r0, r1
   2ddc4:	vmov	d17, r4, r6
   2ddc8:	ldr	r5, [sp, #40]	; 0x28
   2ddcc:	tst	r5, #16
   2ddd0:	vdiv.f64	d16, d16, d8
   2ddd4:	vmul.f64	d8, d16, d17
   2ddd8:	bne	2de58 <__assert_fail@plt+0x1ca34>
   2dddc:	ldr	r6, [sp, #48]	; 0x30
   2dde0:	cmp	r6, #1
   2dde4:	beq	2e0e8 <__assert_fail@plt+0x1ccc4>
   2dde8:	vldr	d16, [pc, #752]	; 2e0e0 <__assert_fail@plt+0x1ccbc>
   2ddec:	ldr	r7, [sp, #36]	; 0x24
   2ddf0:	ldr	sl, [sp, #32]
   2ddf4:	vcmpe.f64	d8, d16
   2ddf8:	vmrs	APSR_nzcv, fpscr
   2ddfc:	bpl	2e0f0 <__assert_fail@plt+0x1cccc>
   2de00:	vmov	r0, r1, d8
   2de04:	bl	32ee8 <__assert_fail@plt+0x21ac4>
   2de08:	mov	r4, r0
   2de0c:	mov	r8, r1
   2de10:	mov	r0, #0
   2de14:	cmp	r6, #0
   2de18:	mov	r2, #0
   2de1c:	bne	2de44 <__assert_fail@plt+0x1ca20>
   2de20:	mov	r0, r4
   2de24:	mov	r1, r8
   2de28:	bl	32e28 <__assert_fail@plt+0x21a04>
   2de2c:	vmov	d16, r0, r1
   2de30:	mov	r2, #0
   2de34:	mov	r0, #0
   2de38:	vcmp.f64	d8, d16
   2de3c:	vmrs	APSR_nzcv, fpscr
   2de40:	movwne	r0, #1
   2de44:	adds	r0, r0, r4
   2de48:	adc	r1, r2, r8
   2de4c:	bl	32e28 <__assert_fail@plt+0x21a04>
   2de50:	vmov	d8, r0, r1
   2de54:	b	2e0f0 <__assert_fail@plt+0x1cccc>
   2de58:	ldr	r0, [sp, #20]
   2de5c:	mov	r1, #1
   2de60:	vmov	s0, r0
   2de64:	vcvt.f64.u32	d16, s0
   2de68:	ldr	r6, [sp, #48]	; 0x30
   2de6c:	vmul.f64	d17, d16, d16
   2de70:	vcmpe.f64	d17, d8
   2de74:	vmrs	APSR_nzcv, fpscr
   2de78:	bls	2de90 <__assert_fail@plt+0x1ca6c>
   2de7c:	ldr	r7, [sp, #36]	; 0x24
   2de80:	ldr	sl, [sp, #32]
   2de84:	ldr	r9, [sp, #12]
   2de88:	vmov.f64	d17, d16
   2de8c:	b	2df2c <__assert_fail@plt+0x1cb08>
   2de90:	vmul.f64	d18, d17, d16
   2de94:	ldr	r7, [sp, #36]	; 0x24
   2de98:	ldr	sl, [sp, #32]
   2de9c:	ldr	r9, [sp, #12]
   2dea0:	mov	r1, #2
   2dea4:	vcmpe.f64	d18, d8
   2dea8:	vmrs	APSR_nzcv, fpscr
   2deac:	bhi	2df2c <__assert_fail@plt+0x1cb08>
   2deb0:	vmul.f64	d19, d18, d16
   2deb4:	vmov.f64	d17, d18
   2deb8:	mov	r1, #3
   2debc:	vcmpe.f64	d19, d8
   2dec0:	vmrs	APSR_nzcv, fpscr
   2dec4:	bhi	2df2c <__assert_fail@plt+0x1cb08>
   2dec8:	vmul.f64	d18, d19, d16
   2decc:	vmov.f64	d17, d19
   2ded0:	mov	r1, #4
   2ded4:	vcmpe.f64	d18, d8
   2ded8:	vmrs	APSR_nzcv, fpscr
   2dedc:	bhi	2df2c <__assert_fail@plt+0x1cb08>
   2dee0:	vmul.f64	d19, d18, d16
   2dee4:	vmov.f64	d17, d18
   2dee8:	mov	r1, #5
   2deec:	vcmpe.f64	d19, d8
   2def0:	vmrs	APSR_nzcv, fpscr
   2def4:	bhi	2df2c <__assert_fail@plt+0x1cb08>
   2def8:	vmul.f64	d18, d19, d16
   2defc:	vmov.f64	d17, d19
   2df00:	mov	r1, #6
   2df04:	vcmpe.f64	d18, d8
   2df08:	vmrs	APSR_nzcv, fpscr
   2df0c:	bhi	2df2c <__assert_fail@plt+0x1cb08>
   2df10:	vmul.f64	d16, d18, d16
   2df14:	mov	r1, #7
   2df18:	vmov.f64	d17, d18
   2df1c:	vcmpe.f64	d16, d8
   2df20:	vmrs	APSR_nzcv, fpscr
   2df24:	movls	r1, #8
   2df28:	vmovls.f64	d17, d16
   2df2c:	vdiv.f64	d8, d8, d17
   2df30:	cmp	r6, #1
   2df34:	str	r1, [sp, #28]
   2df38:	vmov.f64	d16, d8
   2df3c:	beq	2dfac <__assert_fail@plt+0x1cb88>
   2df40:	vldr	d16, [pc, #408]	; 2e0e0 <__assert_fail@plt+0x1ccbc>
   2df44:	vcmpe.f64	d8, d16
   2df48:	vmov.f64	d16, d8
   2df4c:	vmrs	APSR_nzcv, fpscr
   2df50:	bpl	2dfac <__assert_fail@plt+0x1cb88>
   2df54:	vmov	r0, r1, d8
   2df58:	bl	32ee8 <__assert_fail@plt+0x21ac4>
   2df5c:	mov	r4, r0
   2df60:	mov	r8, r1
   2df64:	mov	r0, #0
   2df68:	cmp	r6, #0
   2df6c:	mov	r2, #0
   2df70:	bne	2df98 <__assert_fail@plt+0x1cb74>
   2df74:	mov	r0, r4
   2df78:	mov	r1, r8
   2df7c:	bl	32e28 <__assert_fail@plt+0x21a04>
   2df80:	vmov	d16, r0, r1
   2df84:	mov	r2, #0
   2df88:	mov	r0, #0
   2df8c:	vcmp.f64	d8, d16
   2df90:	vmrs	APSR_nzcv, fpscr
   2df94:	movwne	r0, #1
   2df98:	adds	r0, r0, r4
   2df9c:	adc	r1, r2, r8
   2dfa0:	bl	32e28 <__assert_fail@plt+0x21a04>
   2dfa4:	vmov	d16, r0, r1
   2dfa8:	ldr	r6, [sp, #48]	; 0x30
   2dfac:	movw	r3, #25656	; 0x6438
   2dfb0:	mov	r0, sl
   2dfb4:	mov	r1, #1
   2dfb8:	mvn	r2, #0
   2dfbc:	vstr	d16, [sp]
   2dfc0:	movt	r3, #3
   2dfc4:	bl	11310 <__sprintf_chk@plt>
   2dfc8:	ldr	r1, [sp, #24]
   2dfcc:	mov	r0, #3
   2dfd0:	cmp	r1, #0
   2dfd4:	movwne	r0, #2
   2dfd8:	add	r4, r0, r9
   2dfdc:	mov	r0, sl
   2dfe0:	bl	112ec <strlen@plt>
   2dfe4:	cmp	r4, r0
   2dfe8:	bcs	2e068 <__assert_fail@plt+0x1cc44>
   2dfec:	vmov.f64	d9, #36	; 0x41200000  10.0
   2dff0:	cmp	r6, #1
   2dff4:	vmul.f64	d8, d8, d9
   2dff8:	beq	2e090 <__assert_fail@plt+0x1cc6c>
   2dffc:	vldr	d16, [pc, #220]	; 2e0e0 <__assert_fail@plt+0x1ccbc>
   2e000:	vcmpe.f64	d8, d16
   2e004:	vmrs	APSR_nzcv, fpscr
   2e008:	bpl	2e090 <__assert_fail@plt+0x1cc6c>
   2e00c:	vmov	r0, r1, d8
   2e010:	bl	32ee8 <__assert_fail@plt+0x21ac4>
   2e014:	ldr	r9, [fp, #16]
   2e018:	mov	r4, r0
   2e01c:	mov	r8, r1
   2e020:	mov	r0, #0
   2e024:	cmp	r6, #0
   2e028:	mov	r2, #0
   2e02c:	bne	2e054 <__assert_fail@plt+0x1cc30>
   2e030:	mov	r0, r4
   2e034:	mov	r1, r8
   2e038:	bl	32e28 <__assert_fail@plt+0x21a04>
   2e03c:	vmov	d16, r0, r1
   2e040:	mov	r2, #0
   2e044:	mov	r0, #0
   2e048:	vcmp.f64	d8, d16
   2e04c:	vmrs	APSR_nzcv, fpscr
   2e050:	movwne	r0, #1
   2e054:	adds	r0, r0, r4
   2e058:	adc	r1, r2, r8
   2e05c:	bl	32e28 <__assert_fail@plt+0x21a04>
   2e060:	vmov	d8, r0, r1
   2e064:	b	2e094 <__assert_fail@plt+0x1cc70>
   2e068:	mov	r2, r0
   2e06c:	add	r4, r9, #1
   2e070:	tst	r5, #8
   2e074:	beq	2e088 <__assert_fail@plt+0x1cc64>
   2e078:	add	r0, r2, sl
   2e07c:	ldrb	r0, [r0, #-1]
   2e080:	cmp	r0, #48	; 0x30
   2e084:	beq	2dfec <__assert_fail@plt+0x1cbc8>
   2e088:	ldr	r9, [fp, #16]
   2e08c:	b	2e124 <__assert_fail@plt+0x1cd00>
   2e090:	ldr	r9, [fp, #16]
   2e094:	vdiv.f64	d16, d8, d9
   2e098:	vstr	d16, [sp]
   2e09c:	b	2e0fc <__assert_fail@plt+0x1ccd8>
   2e0a0:	ldr	r6, [sp, #36]	; 0x24
   2e0a4:	ldr	sl, [sp, #28]
   2e0a8:	cmp	r5, #0
   2e0ac:	beq	2e670 <__assert_fail@plt+0x1d24c>
   2e0b0:	cmp	r5, #1
   2e0b4:	bne	2e6e0 <__assert_fail@plt+0x1d2bc>
   2e0b8:	mov	r0, #0
   2e0bc:	rsbs	r1, ip, #0
   2e0c0:	and	r2, sl, #1
   2e0c4:	sbc	r0, r0, #0
   2e0c8:	eor	r1, r2, r1
   2e0cc:	orrs	r0, r1, r0
   2e0d0:	addne	r7, r7, #1
   2e0d4:	cmp	r7, #5
   2e0d8:	bgt	2e67c <__assert_fail@plt+0x1d258>
   2e0dc:	b	2e6e0 <__assert_fail@plt+0x1d2bc>
   2e0e0:	andeq	r0, r0, r0
   2e0e4:	mvnsmi	r0, #0
   2e0e8:	ldr	r7, [sp, #36]	; 0x24
   2e0ec:	ldr	sl, [sp, #32]
   2e0f0:	mvn	r0, #0
   2e0f4:	vstr	d8, [sp]
   2e0f8:	str	r0, [sp, #28]
   2e0fc:	movw	r3, #25650	; 0x6432
   2e100:	mov	r0, sl
   2e104:	mov	r1, #1
   2e108:	mvn	r2, #0
   2e10c:	movt	r3, #3
   2e110:	bl	11310 <__sprintf_chk@plt>
   2e114:	mov	r0, sl
   2e118:	bl	112ec <strlen@plt>
   2e11c:	mov	r2, r0
   2e120:	mov	r4, #0
   2e124:	sub	r0, r7, r2
   2e128:	mov	r1, sl
   2e12c:	mov	r8, r0
   2e130:	bl	11190 <memmove@plt>
   2e134:	sub	r6, r7, r4
   2e138:	tst	r5, #4
   2e13c:	bne	2e738 <__assert_fail@plt+0x1d314>
   2e140:	ldr	r3, [sp, #28]
   2e144:	tst	r5, #128	; 0x80
   2e148:	beq	2e850 <__assert_fail@plt+0x1d42c>
   2e14c:	cmn	r3, #1
   2e150:	bgt	2e23c <__assert_fail@plt+0x1ce18>
   2e154:	subs	r0, r9, #2
   2e158:	ldr	r0, [fp, #20]
   2e15c:	mov	r3, #0
   2e160:	sbcs	r0, r0, #0
   2e164:	bcc	2e23c <__assert_fail@plt+0x1ce18>
   2e168:	ldr	r0, [sp, #20]
   2e16c:	mov	r3, #1
   2e170:	subs	r0, r0, r9
   2e174:	ldr	r0, [fp, #20]
   2e178:	rscs	r0, r0, #0
   2e17c:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e180:	ldr	r0, [sp, #20]
   2e184:	mov	r3, #2
   2e188:	umull	r1, r0, r0, r0
   2e18c:	subs	r2, r1, r9
   2e190:	ldr	r2, [fp, #20]
   2e194:	sbcs	r2, r0, r2
   2e198:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e19c:	ldr	r3, [sp, #20]
   2e1a0:	umull	r1, r2, r1, r3
   2e1a4:	mla	r2, r0, r3, r2
   2e1a8:	mov	r3, #3
   2e1ac:	subs	r0, r1, r9
   2e1b0:	ldr	r0, [fp, #20]
   2e1b4:	sbcs	r0, r2, r0
   2e1b8:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e1bc:	ldr	r3, [sp, #20]
   2e1c0:	umull	r0, r1, r1, r3
   2e1c4:	mla	r1, r2, r3, r1
   2e1c8:	mov	r3, #4
   2e1cc:	subs	r2, r0, r9
   2e1d0:	ldr	r2, [fp, #20]
   2e1d4:	sbcs	r2, r1, r2
   2e1d8:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e1dc:	ldr	r3, [sp, #20]
   2e1e0:	umull	r0, r2, r0, r3
   2e1e4:	mla	r1, r1, r3, r2
   2e1e8:	mov	r3, #5
   2e1ec:	subs	r2, r0, r9
   2e1f0:	ldr	r2, [fp, #20]
   2e1f4:	sbcs	r2, r1, r2
   2e1f8:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e1fc:	ldr	r3, [sp, #20]
   2e200:	umull	r0, r2, r0, r3
   2e204:	mla	r1, r1, r3, r2
   2e208:	mov	r3, #6
   2e20c:	subs	r2, r0, r9
   2e210:	ldr	r2, [fp, #20]
   2e214:	sbcs	r2, r1, r2
   2e218:	bcs	2e23c <__assert_fail@plt+0x1ce18>
   2e21c:	ldr	r3, [sp, #20]
   2e220:	umull	r0, r2, r0, r3
   2e224:	mla	r1, r1, r3, r2
   2e228:	mov	r3, #7
   2e22c:	subs	r0, r0, r9
   2e230:	ldr	r0, [fp, #20]
   2e234:	sbcs	r0, r1, r0
   2e238:	movwcc	r3, #8
   2e23c:	and	r0, r5, #256	; 0x100
   2e240:	tst	r5, #64	; 0x40
   2e244:	orrsne	r1, r3, r0
   2e248:	movne	r1, #32
   2e24c:	addne	r7, sl, #648	; 0x288
   2e250:	strbne	r1, [sl, #647]	; 0x287
   2e254:	cmp	r3, #0
   2e258:	beq	2e280 <__assert_fail@plt+0x1ce5c>
   2e25c:	ldr	r1, [sp, #24]
   2e260:	cmp	r1, #0
   2e264:	moveq	r1, #107	; 0x6b
   2e268:	cmpeq	r3, #1
   2e26c:	beq	2e27c <__assert_fail@plt+0x1ce58>
   2e270:	movw	r1, #25736	; 0x6488
   2e274:	movt	r1, #3
   2e278:	ldrb	r1, [r1, r3]
   2e27c:	strb	r1, [r7], #1
   2e280:	cmp	r0, #0
   2e284:	beq	2e850 <__assert_fail@plt+0x1d42c>
   2e288:	ldr	r0, [sp, #24]
   2e28c:	cmp	r0, #0
   2e290:	cmpne	r3, #0
   2e294:	movne	r0, #105	; 0x69
   2e298:	strbne	r0, [r7], #1
   2e29c:	mov	r0, #66	; 0x42
   2e2a0:	strb	r0, [r7], #1
   2e2a4:	b	2e850 <__assert_fail@plt+0x1d42c>
   2e2a8:	add	r0, r0, r2
   2e2ac:	mov	ip, #2
   2e2b0:	cmp	r8, r0
   2e2b4:	movwcc	ip, #3
   2e2b8:	subs	r0, sl, r8
   2e2bc:	mov	r3, #1
   2e2c0:	sbcs	r0, r9, #0
   2e2c4:	bcc	2e3ec <__assert_fail@plt+0x1cfc8>
   2e2c8:	mov	r0, sl
   2e2cc:	mov	r1, r9
   2e2d0:	mov	r2, r8
   2e2d4:	mov	r3, #0
   2e2d8:	str	r4, [sp, #44]	; 0x2c
   2e2dc:	mov	r4, ip
   2e2e0:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e2e4:	mov	r2, r4
   2e2e8:	mov	r4, r0
   2e2ec:	mls	r0, r0, r8, sl
   2e2f0:	mov	r9, r1
   2e2f4:	add	r0, r0, r0, lsl #2
   2e2f8:	add	r0, r7, r0, lsl #1
   2e2fc:	udiv	r7, r0, r8
   2e300:	mls	r0, r7, r8, r0
   2e304:	lsl	r0, r0, #1
   2e308:	orr	r0, r0, r2, lsr #1
   2e30c:	cmp	r0, r8
   2e310:	bcs	2e334 <__assert_fail@plt+0x1cf10>
   2e314:	rsb	r1, r2, #0
   2e318:	subs	ip, r0, r1
   2e31c:	movwne	ip, #1
   2e320:	subs	r0, r4, r8
   2e324:	mov	r3, #2
   2e328:	sbcs	r0, r9, #0
   2e32c:	bcs	2e370 <__assert_fail@plt+0x1cf4c>
   2e330:	b	2e354 <__assert_fail@plt+0x1cf30>
   2e334:	add	r0, r0, r2
   2e338:	mov	ip, #2
   2e33c:	cmp	r8, r0
   2e340:	movwcc	ip, #3
   2e344:	subs	r0, r4, r8
   2e348:	mov	r3, #2
   2e34c:	sbcs	r0, r9, #0
   2e350:	bcs	2e370 <__assert_fail@plt+0x1cf4c>
   2e354:	mov	sl, r4
   2e358:	ldr	r4, [sp, #44]	; 0x2c
   2e35c:	mov	r5, r6
   2e360:	rsbs	r0, sl, #9
   2e364:	rscs	r0, r9, #0
   2e368:	bcc	2e664 <__assert_fail@plt+0x1d240>
   2e36c:	b	2e3fc <__assert_fail@plt+0x1cfd8>
   2e370:	mov	r0, r4
   2e374:	mov	r1, r9
   2e378:	mov	r2, r8
   2e37c:	mov	r3, #0
   2e380:	mov	r5, ip
   2e384:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e388:	mov	sl, r0
   2e38c:	mls	r0, r0, r8, r4
   2e390:	mov	r2, r5
   2e394:	mov	r9, r1
   2e398:	add	r0, r0, r0, lsl #2
   2e39c:	add	r0, r7, r0, lsl #1
   2e3a0:	udiv	r7, r0, r8
   2e3a4:	mls	r0, r7, r8, r0
   2e3a8:	lsl	r0, r0, #1
   2e3ac:	orr	r0, r0, r5, lsr #1
   2e3b0:	cmp	r0, r8
   2e3b4:	bcs	2e3c8 <__assert_fail@plt+0x1cfa4>
   2e3b8:	rsb	r1, r2, #0
   2e3bc:	subs	ip, r0, r1
   2e3c0:	movwne	ip, #1
   2e3c4:	b	2e3d8 <__assert_fail@plt+0x1cfb4>
   2e3c8:	add	r0, r0, r2
   2e3cc:	mov	ip, #2
   2e3d0:	cmp	r8, r0
   2e3d4:	movwcc	ip, #3
   2e3d8:	ldr	r4, [sp, #44]	; 0x2c
   2e3dc:	subs	r0, sl, r8
   2e3e0:	mov	r3, #3
   2e3e4:	sbcs	r0, r9, #0
   2e3e8:	bcs	2e4c8 <__assert_fail@plt+0x1d0a4>
   2e3ec:	mov	r5, r6
   2e3f0:	rsbs	r0, sl, #9
   2e3f4:	rscs	r0, r9, #0
   2e3f8:	bcc	2e664 <__assert_fail@plt+0x1d240>
   2e3fc:	cmp	r5, #1
   2e400:	bne	2e418 <__assert_fail@plt+0x1cff4>
   2e404:	and	r0, r7, #1
   2e408:	add	r0, ip, r0
   2e40c:	cmp	r0, #2
   2e410:	bhi	2e428 <__assert_fail@plt+0x1d004>
   2e414:	b	2e45c <__assert_fail@plt+0x1d038>
   2e418:	cmp	r5, #0
   2e41c:	bne	2e45c <__assert_fail@plt+0x1d038>
   2e420:	cmp	ip, #0
   2e424:	beq	2e45c <__assert_fail@plt+0x1d038>
   2e428:	adds	r0, sl, #1
   2e42c:	add	r7, r7, #1
   2e430:	mov	ip, #0
   2e434:	adc	r1, r9, #0
   2e438:	cmp	r7, #10
   2e43c:	bne	2e45c <__assert_fail@plt+0x1d038>
   2e440:	rsbs	r2, r0, #9
   2e444:	mov	r7, #0
   2e448:	mov	sl, r0
   2e44c:	mov	r9, r1
   2e450:	mov	ip, #0
   2e454:	rscs	r2, r1, #0
   2e458:	bcc	2e530 <__assert_fail@plt+0x1d10c>
   2e45c:	ldr	r0, [sp, #40]	; 0x28
   2e460:	tst	r0, #8
   2e464:	beq	2e484 <__assert_fail@plt+0x1d060>
   2e468:	cmp	r7, #0
   2e46c:	bne	2e484 <__assert_fail@plt+0x1d060>
   2e470:	ldr	r6, [sp, #36]	; 0x24
   2e474:	mov	r7, #0
   2e478:	cmp	r5, #0
   2e47c:	bne	2e0b0 <__assert_fail@plt+0x1cc8c>
   2e480:	b	2e670 <__assert_fail@plt+0x1d24c>
   2e484:	ldr	r1, [sp, #32]
   2e488:	ldr	r2, [sp, #12]
   2e48c:	add	r0, r7, #48	; 0x30
   2e490:	mov	r7, r4
   2e494:	mov	r4, r3
   2e498:	strb	r0, [r1, #646]!	; 0x286
   2e49c:	sub	r0, r1, r2
   2e4a0:	ldr	r1, [sp, #8]
   2e4a4:	mov	r6, r0
   2e4a8:	bl	111c0 <memcpy@plt>
   2e4ac:	mov	r3, r4
   2e4b0:	mov	r4, r7
   2e4b4:	mov	ip, #0
   2e4b8:	mov	r7, #0
   2e4bc:	cmp	r5, #0
   2e4c0:	bne	2e0b0 <__assert_fail@plt+0x1cc8c>
   2e4c4:	b	2e670 <__assert_fail@plt+0x1d24c>
   2e4c8:	mov	r0, sl
   2e4cc:	mov	r1, r9
   2e4d0:	mov	r2, r8
   2e4d4:	mov	r3, #0
   2e4d8:	mov	r4, ip
   2e4dc:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e4e0:	mov	r2, r4
   2e4e4:	mov	r4, r0
   2e4e8:	mls	r0, r0, r8, sl
   2e4ec:	mov	r9, r1
   2e4f0:	add	r0, r0, r0, lsl #2
   2e4f4:	add	r0, r7, r0, lsl #1
   2e4f8:	udiv	r7, r0, r8
   2e4fc:	mls	r0, r7, r8, r0
   2e500:	lsl	r0, r0, #1
   2e504:	orr	r0, r0, r2, lsr #1
   2e508:	cmp	r0, r8
   2e50c:	bcs	2e54c <__assert_fail@plt+0x1d128>
   2e510:	rsb	r1, r2, #0
   2e514:	subs	ip, r0, r1
   2e518:	movwne	ip, #1
   2e51c:	subs	r0, r4, r8
   2e520:	mov	r3, #4
   2e524:	sbcs	r0, r9, #0
   2e528:	bcc	2e354 <__assert_fail@plt+0x1cf30>
   2e52c:	b	2e56c <__assert_fail@plt+0x1d148>
   2e530:	ldr	r6, [sp, #36]	; 0x24
   2e534:	mov	ip, #0
   2e538:	mov	sl, #10
   2e53c:	mov	r9, #0
   2e540:	cmp	r5, #0
   2e544:	bne	2e0b0 <__assert_fail@plt+0x1cc8c>
   2e548:	b	2e670 <__assert_fail@plt+0x1d24c>
   2e54c:	add	r0, r0, r2
   2e550:	mov	ip, #2
   2e554:	cmp	r8, r0
   2e558:	movwcc	ip, #3
   2e55c:	subs	r0, r4, r8
   2e560:	mov	r3, #4
   2e564:	sbcs	r0, r9, #0
   2e568:	bcc	2e354 <__assert_fail@plt+0x1cf30>
   2e56c:	mov	r0, r4
   2e570:	mov	r1, r9
   2e574:	mov	r2, r8
   2e578:	mov	r3, #0
   2e57c:	mov	r5, ip
   2e580:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e584:	mov	sl, r0
   2e588:	mls	r0, r0, r8, r4
   2e58c:	mov	r2, r5
   2e590:	mov	r9, r1
   2e594:	add	r0, r0, r0, lsl #2
   2e598:	add	r0, r7, r0, lsl #1
   2e59c:	udiv	r7, r0, r8
   2e5a0:	mls	r0, r7, r8, r0
   2e5a4:	lsl	r0, r0, #1
   2e5a8:	orr	r0, r0, r5, lsr #1
   2e5ac:	cmp	r0, r8
   2e5b0:	bcs	2e5c4 <__assert_fail@plt+0x1d1a0>
   2e5b4:	rsb	r1, r2, #0
   2e5b8:	subs	ip, r0, r1
   2e5bc:	movwne	ip, #1
   2e5c0:	b	2e5d4 <__assert_fail@plt+0x1d1b0>
   2e5c4:	add	r0, r0, r2
   2e5c8:	mov	ip, #2
   2e5cc:	cmp	r8, r0
   2e5d0:	movwcc	ip, #3
   2e5d4:	ldr	r4, [sp, #44]	; 0x2c
   2e5d8:	subs	r0, sl, r8
   2e5dc:	mov	r3, #5
   2e5e0:	sbcs	r0, r9, #0
   2e5e4:	bcc	2e3ec <__assert_fail@plt+0x1cfc8>
   2e5e8:	mov	r0, sl
   2e5ec:	mov	r1, r9
   2e5f0:	mov	r2, r8
   2e5f4:	mov	r3, #0
   2e5f8:	mov	r4, ip
   2e5fc:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e600:	mov	r2, r4
   2e604:	mov	r4, r0
   2e608:	mls	r0, r0, r8, sl
   2e60c:	mov	r9, r1
   2e610:	add	r0, r0, r0, lsl #2
   2e614:	add	r0, r7, r0, lsl #1
   2e618:	udiv	r7, r0, r8
   2e61c:	mls	r0, r7, r8, r0
   2e620:	lsl	r0, r0, #1
   2e624:	orr	r0, r0, r2, lsr #1
   2e628:	cmp	r0, r8
   2e62c:	bcs	2e86c <__assert_fail@plt+0x1d448>
   2e630:	rsb	r1, r2, #0
   2e634:	subs	ip, r0, r1
   2e638:	movwne	ip, #1
   2e63c:	subs	r0, r4, r8
   2e640:	mov	r3, #6
   2e644:	sbcs	r0, r9, #0
   2e648:	bcs	2e88c <__assert_fail@plt+0x1d468>
   2e64c:	mov	sl, r4
   2e650:	ldr	r4, [sp, #44]	; 0x2c
   2e654:	mov	r5, r6
   2e658:	rsbs	r0, sl, #9
   2e65c:	rscs	r0, r9, #0
   2e660:	bcs	2e3fc <__assert_fail@plt+0x1cfd8>
   2e664:	ldr	r6, [sp, #36]	; 0x24
   2e668:	cmp	r5, #0
   2e66c:	bne	2e0b0 <__assert_fail@plt+0x1cc8c>
   2e670:	add	r0, r7, ip
   2e674:	cmp	r0, #1
   2e678:	blt	2e6e0 <__assert_fail@plt+0x1d2bc>
   2e67c:	adds	sl, sl, #1
   2e680:	adc	r9, r9, #0
   2e684:	cmp	r3, #7
   2e688:	bgt	2e6e0 <__assert_fail@plt+0x1d2bc>
   2e68c:	cmp	r4, #0
   2e690:	beq	2e6e0 <__assert_fail@plt+0x1d2bc>
   2e694:	ldr	r7, [sp, #36]	; 0x24
   2e698:	eor	r0, sl, r8
   2e69c:	orrs	r0, r0, r9
   2e6a0:	bne	2e6e4 <__assert_fail@plt+0x1d2c0>
   2e6a4:	ldr	r0, [sp, #40]	; 0x28
   2e6a8:	add	r3, r3, #1
   2e6ac:	mov	r9, #0
   2e6b0:	mov	sl, #1
   2e6b4:	str	r3, [sp, #28]
   2e6b8:	tst	r0, #8
   2e6bc:	bne	2e6e8 <__assert_fail@plt+0x1d2c4>
   2e6c0:	ldr	r2, [sp, #12]
   2e6c4:	mov	r0, #48	; 0x30
   2e6c8:	ldr	r1, [sp, #8]
   2e6cc:	strb	r0, [r6, #-1]!
   2e6d0:	sub	r6, r6, r2
   2e6d4:	mov	r0, r6
   2e6d8:	bl	111c0 <memcpy@plt>
   2e6dc:	b	2e6e8 <__assert_fail@plt+0x1d2c4>
   2e6e0:	ldr	r7, [sp, #36]	; 0x24
   2e6e4:	str	r3, [sp, #28]
   2e6e8:	mov	r8, r6
   2e6ec:	mov	r0, sl
   2e6f0:	mov	r1, r9
   2e6f4:	mov	r2, #10
   2e6f8:	mov	r3, #0
   2e6fc:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e700:	add	r2, r0, r0, lsl #2
   2e704:	sub	r2, sl, r2, lsl #1
   2e708:	orr	r2, r2, #48	; 0x30
   2e70c:	strb	r2, [r8, #-1]!
   2e710:	rsbs	r2, sl, #9
   2e714:	mov	sl, r0
   2e718:	rscs	r2, r9, #0
   2e71c:	mov	r9, r1
   2e720:	bcc	2e6ec <__assert_fail@plt+0x1d2c8>
   2e724:	ldr	sl, [sp, #32]
   2e728:	ldr	r5, [sp, #40]	; 0x28
   2e72c:	ldr	r9, [fp, #16]
   2e730:	tst	r5, #4
   2e734:	beq	2e140 <__assert_fail@plt+0x1cd1c>
   2e738:	ldr	r9, [sp, #52]	; 0x34
   2e73c:	mov	r5, r8
   2e740:	sub	r4, r6, r8
   2e744:	mov	r0, r9
   2e748:	bl	112ec <strlen@plt>
   2e74c:	add	r8, sp, #56	; 0x38
   2e750:	str	r0, [sp, #48]	; 0x30
   2e754:	mov	r1, r5
   2e758:	mov	r2, r4
   2e75c:	mov	r0, r8
   2e760:	bl	111c0 <memcpy@plt>
   2e764:	ldr	r5, [sp, #16]
   2e768:	ldrb	r7, [r5]
   2e76c:	cmp	r7, #255	; 0xff
   2e770:	mov	sl, r7
   2e774:	moveq	sl, r4
   2e778:	cmp	r7, #0
   2e77c:	mvneq	sl, #0
   2e780:	cmp	sl, r4
   2e784:	movhi	sl, r4
   2e788:	sub	r0, r6, sl
   2e78c:	sub	r6, r4, sl
   2e790:	mov	r2, sl
   2e794:	add	r1, r8, r6
   2e798:	mov	r8, r0
   2e79c:	bl	111c0 <memcpy@plt>
   2e7a0:	cmp	r6, #0
   2e7a4:	beq	2e834 <__assert_fail@plt+0x1d410>
   2e7a8:	clz	r0, r7
   2e7ac:	lsr	r9, r0, #5
   2e7b0:	ldr	r0, [sp, #48]	; 0x30
   2e7b4:	rsb	r0, r0, #0
   2e7b8:	str	r0, [sp, #44]	; 0x2c
   2e7bc:	ldr	r0, [sp, #44]	; 0x2c
   2e7c0:	ldr	r1, [sp, #52]	; 0x34
   2e7c4:	ldr	r2, [sp, #48]	; 0x30
   2e7c8:	add	r4, r8, r0
   2e7cc:	mov	r0, r4
   2e7d0:	bl	111c0 <memcpy@plt>
   2e7d4:	tst	r9, #1
   2e7d8:	add	r0, sp, #56	; 0x38
   2e7dc:	addeq	r5, r5, #1
   2e7e0:	mov	r9, r5
   2e7e4:	ldrb	r5, [r5]
   2e7e8:	cmp	r5, #255	; 0xff
   2e7ec:	mov	r7, r5
   2e7f0:	moveq	r7, r6
   2e7f4:	cmp	r5, #0
   2e7f8:	moveq	r7, sl
   2e7fc:	cmp	r6, r7
   2e800:	movcc	r7, r6
   2e804:	sub	r6, r6, r7
   2e808:	sub	r8, r4, r7
   2e80c:	mov	r2, r7
   2e810:	add	r1, r0, r6
   2e814:	mov	r0, r8
   2e818:	bl	111c0 <memcpy@plt>
   2e81c:	clz	r0, r5
   2e820:	mov	r5, r9
   2e824:	cmp	r6, #0
   2e828:	mov	sl, r7
   2e82c:	lsr	r9, r0, #5
   2e830:	bne	2e7bc <__assert_fail@plt+0x1d398>
   2e834:	ldr	r7, [sp, #36]	; 0x24
   2e838:	ldr	sl, [sp, #32]
   2e83c:	ldr	r5, [sp, #40]	; 0x28
   2e840:	ldr	r9, [fp, #16]
   2e844:	ldr	r3, [sp, #28]
   2e848:	tst	r5, #128	; 0x80
   2e84c:	bne	2e14c <__assert_fail@plt+0x1cd28>
   2e850:	mov	r0, #0
   2e854:	strb	r0, [r7]
   2e858:	mov	r0, r8
   2e85c:	sub	sp, fp, #48	; 0x30
   2e860:	vpop	{d8-d9}
   2e864:	add	sp, sp, #4
   2e868:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2e86c:	add	r0, r0, r2
   2e870:	mov	ip, #2
   2e874:	cmp	r8, r0
   2e878:	movwcc	ip, #3
   2e87c:	subs	r0, r4, r8
   2e880:	mov	r3, #6
   2e884:	sbcs	r0, r9, #0
   2e888:	bcc	2e64c <__assert_fail@plt+0x1d228>
   2e88c:	mov	r0, r4
   2e890:	mov	r1, r9
   2e894:	mov	r2, r8
   2e898:	mov	r3, #0
   2e89c:	mov	r5, ip
   2e8a0:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e8a4:	mov	r6, r8
   2e8a8:	mov	r8, r0
   2e8ac:	mov	r2, r5
   2e8b0:	mov	r9, r1
   2e8b4:	mls	r0, r0, r6, r4
   2e8b8:	add	r0, r0, r0, lsl #2
   2e8bc:	add	r0, r7, r0, lsl #1
   2e8c0:	udiv	r4, r0, r6
   2e8c4:	mls	r0, r4, r6, r0
   2e8c8:	lsl	r0, r0, #1
   2e8cc:	orr	r0, r0, r2, lsr #1
   2e8d0:	cmp	r0, r6
   2e8d4:	bcs	2e918 <__assert_fail@plt+0x1d4f4>
   2e8d8:	rsb	r1, r2, #0
   2e8dc:	subs	ip, r0, r1
   2e8e0:	movwne	ip, #1
   2e8e4:	subs	r0, r8, r6
   2e8e8:	mov	r3, #7
   2e8ec:	sbcs	r0, r9, #0
   2e8f0:	bcs	2e938 <__assert_fail@plt+0x1d514>
   2e8f4:	mov	r7, r4
   2e8f8:	ldr	r5, [sp, #48]	; 0x30
   2e8fc:	ldr	r4, [sp, #44]	; 0x2c
   2e900:	mov	sl, r8
   2e904:	mov	r8, r6
   2e908:	rsbs	r0, sl, #9
   2e90c:	rscs	r0, r9, #0
   2e910:	bcc	2e664 <__assert_fail@plt+0x1d240>
   2e914:	b	2e3fc <__assert_fail@plt+0x1cfd8>
   2e918:	add	r0, r0, r2
   2e91c:	mov	ip, #2
   2e920:	cmp	r6, r0
   2e924:	movwcc	ip, #3
   2e928:	subs	r0, r8, r6
   2e92c:	mov	r3, #7
   2e930:	sbcs	r0, r9, #0
   2e934:	bcc	2e8f4 <__assert_fail@plt+0x1d4d0>
   2e938:	mov	r0, r8
   2e93c:	mov	r1, r9
   2e940:	mov	r2, r6
   2e944:	mov	r3, #0
   2e948:	mov	r5, ip
   2e94c:	bl	32e9c <__assert_fail@plt+0x21a78>
   2e950:	mov	sl, r0
   2e954:	mls	r0, r0, r6, r8
   2e958:	mov	r2, r5
   2e95c:	mov	r9, r1
   2e960:	mov	r8, r6
   2e964:	add	r0, r0, r0, lsl #2
   2e968:	add	r0, r4, r0, lsl #1
   2e96c:	udiv	r7, r0, r6
   2e970:	mls	r0, r7, r6, r0
   2e974:	lsl	r0, r0, #1
   2e978:	orr	r0, r0, r5, lsr #1
   2e97c:	cmp	r0, r6
   2e980:	bcs	2e994 <__assert_fail@plt+0x1d570>
   2e984:	rsb	r1, r2, #0
   2e988:	subs	ip, r0, r1
   2e98c:	movwne	ip, #1
   2e990:	b	2e9a4 <__assert_fail@plt+0x1d580>
   2e994:	add	r0, r0, r2
   2e998:	mov	ip, #2
   2e99c:	cmp	r8, r0
   2e9a0:	movwcc	ip, #3
   2e9a4:	ldr	r5, [sp, #48]	; 0x30
   2e9a8:	ldr	r4, [sp, #44]	; 0x2c
   2e9ac:	mov	r3, #8
   2e9b0:	rsbs	r0, sl, #9
   2e9b4:	rscs	r0, r9, #0
   2e9b8:	bcc	2e664 <__assert_fail@plt+0x1d240>
   2e9bc:	b	2e3fc <__assert_fail@plt+0x1cfd8>
   2e9c0:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   2e9c4:	add	fp, sp, #24
   2e9c8:	sub	sp, sp, #8
   2e9cc:	mov	r4, r2
   2e9d0:	mov	r8, r1
   2e9d4:	cmp	r0, #0
   2e9d8:	bne	2ea04 <__assert_fail@plt+0x1d5e0>
   2e9dc:	movw	r0, #25662	; 0x643e
   2e9e0:	movt	r0, #3
   2e9e4:	bl	11268 <getenv@plt>
   2e9e8:	cmp	r0, #0
   2e9ec:	bne	2ea04 <__assert_fail@plt+0x1d5e0>
   2e9f0:	movw	r0, #25673	; 0x6449
   2e9f4:	movt	r0, #3
   2e9f8:	bl	11268 <getenv@plt>
   2e9fc:	cmp	r0, #0
   2ea00:	beq	2eb30 <__assert_fail@plt+0x1d70c>
   2ea04:	mov	r6, r0
   2ea08:	movw	r7, #25760	; 0x64a0
   2ea0c:	movw	r1, #25748	; 0x6494
   2ea10:	mov	r3, #4
   2ea14:	ldrb	r5, [r6], #1
   2ea18:	movt	r7, #3
   2ea1c:	movt	r1, #3
   2ea20:	mov	r2, r7
   2ea24:	cmp	r5, #39	; 0x27
   2ea28:	movne	r6, r0
   2ea2c:	mov	r0, r6
   2ea30:	bl	1addc <__assert_fail@plt+0x99b8>
   2ea34:	sub	r1, r5, #39	; 0x27
   2ea38:	cmp	r0, #0
   2ea3c:	clz	r1, r1
   2ea40:	lsr	r1, r1, #5
   2ea44:	lsl	r5, r1, #2
   2ea48:	bmi	2ea80 <__assert_fail@plt+0x1d65c>
   2ea4c:	ldr	r0, [r7, r0, lsl #2]
   2ea50:	mov	r2, #1
   2ea54:	mov	r1, #0
   2ea58:	str	r2, [r4]
   2ea5c:	str	r1, [r4, #4]
   2ea60:	orr	r1, r0, r5
   2ea64:	mov	r0, #0
   2ea68:	str	r1, [r8]
   2ea6c:	ldrd	r2, [r4]
   2ea70:	orrs	r1, r2, r3
   2ea74:	beq	2eabc <__assert_fail@plt+0x1d698>
   2ea78:	sub	sp, fp, #24
   2ea7c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2ea80:	movw	r0, #25683	; 0x6453
   2ea84:	add	r1, sp, #4
   2ea88:	mov	r2, #0
   2ea8c:	mov	r3, r4
   2ea90:	mov	r7, #0
   2ea94:	movt	r0, #3
   2ea98:	str	r0, [sp]
   2ea9c:	mov	r0, r6
   2eaa0:	bl	31908 <__assert_fail@plt+0x204e4>
   2eaa4:	cmp	r0, #0
   2eaa8:	beq	2eaec <__assert_fail@plt+0x1d6c8>
   2eaac:	str	r7, [r8]
   2eab0:	ldrd	r2, [r4]
   2eab4:	orrs	r1, r2, r3
   2eab8:	bne	2ea78 <__assert_fail@plt+0x1d654>
   2eabc:	movw	r0, #25719	; 0x6477
   2eac0:	movt	r0, #3
   2eac4:	bl	11268 <getenv@plt>
   2eac8:	cmp	r0, #0
   2eacc:	mov	r2, #512	; 0x200
   2ead0:	mov	r0, #4
   2ead4:	mov	r1, #0
   2ead8:	movweq	r2, #1024	; 0x400
   2eadc:	str	r2, [r4]
   2eae0:	str	r1, [r4, #4]
   2eae4:	sub	sp, fp, #24
   2eae8:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   2eaec:	ldrb	r0, [r6]
   2eaf0:	sub	r0, r0, #48	; 0x30
   2eaf4:	uxtb	r0, r0
   2eaf8:	cmp	r0, #10
   2eafc:	bcc	2eb28 <__assert_fail@plt+0x1d704>
   2eb00:	ldr	r0, [sp, #4]
   2eb04:	cmp	r0, r6
   2eb08:	beq	2eb58 <__assert_fail@plt+0x1d734>
   2eb0c:	ldrb	r2, [r6, #1]
   2eb10:	add	r1, r6, #1
   2eb14:	mov	r6, r1
   2eb18:	sub	r2, r2, #48	; 0x30
   2eb1c:	uxtb	r2, r2
   2eb20:	cmp	r2, #10
   2eb24:	bcs	2eb04 <__assert_fail@plt+0x1d6e0>
   2eb28:	mov	r1, r5
   2eb2c:	b	2ea64 <__assert_fail@plt+0x1d640>
   2eb30:	movw	r0, #25719	; 0x6477
   2eb34:	movt	r0, #3
   2eb38:	bl	11268 <getenv@plt>
   2eb3c:	cmp	r0, #0
   2eb40:	mov	r2, #512	; 0x200
   2eb44:	mov	r1, #0
   2eb48:	movweq	r2, #1024	; 0x400
   2eb4c:	str	r2, [r4]
   2eb50:	str	r1, [r4, #4]
   2eb54:	b	2ea64 <__assert_fail@plt+0x1d640>
   2eb58:	ldrb	r2, [r0, #-1]
   2eb5c:	orr	r1, r5, #384	; 0x180
   2eb60:	cmp	r2, #66	; 0x42
   2eb64:	mov	r2, r1
   2eb68:	orrne	r2, r5, #128	; 0x80
   2eb6c:	bne	2eb80 <__assert_fail@plt+0x1d75c>
   2eb70:	ldrb	r0, [r0, #-2]
   2eb74:	cmp	r0, #105	; 0x69
   2eb78:	orreq	r1, r2, #32
   2eb7c:	b	2ea64 <__assert_fail@plt+0x1d640>
   2eb80:	orr	r1, r2, #32
   2eb84:	b	2ea64 <__assert_fail@plt+0x1d640>
   2eb88:	push	{r4, r5, r6, sl, fp, lr}
   2eb8c:	add	fp, sp, #16
   2eb90:	mov	r5, r0
   2eb94:	mov	r0, #0
   2eb98:	mov	r4, r1
   2eb9c:	add	r6, r2, #19
   2eba0:	strb	r0, [r2, #20]
   2eba4:	mov	r0, r5
   2eba8:	mov	r1, r4
   2ebac:	mov	r2, #10
   2ebb0:	mov	r3, #0
   2ebb4:	bl	32e9c <__assert_fail@plt+0x21a78>
   2ebb8:	add	r2, r0, r0, lsl #2
   2ebbc:	sub	r2, r5, r2, lsl #1
   2ebc0:	orr	r2, r2, #48	; 0x30
   2ebc4:	strb	r2, [r6], #-1
   2ebc8:	rsbs	r2, r5, #9
   2ebcc:	mov	r5, r0
   2ebd0:	rscs	r2, r4, #0
   2ebd4:	mov	r4, r1
   2ebd8:	bcc	2eba4 <__assert_fail@plt+0x1d780>
   2ebdc:	add	r0, r6, #1
   2ebe0:	pop	{r4, r5, r6, sl, fp, pc}
   2ebe4:	push	{r4, r5, fp, lr}
   2ebe8:	add	fp, sp, #8
   2ebec:	cmp	r0, #0
   2ebf0:	beq	2ec84 <__assert_fail@plt+0x1d860>
   2ebf4:	mov	r1, #47	; 0x2f
   2ebf8:	mov	r4, r0
   2ebfc:	bl	113a0 <strrchr@plt>
   2ec00:	cmp	r0, #0
   2ec04:	mov	r5, r4
   2ec08:	addne	r5, r0, #1
   2ec0c:	sub	r0, r5, r4
   2ec10:	cmp	r0, #7
   2ec14:	blt	2ec68 <__assert_fail@plt+0x1d844>
   2ec18:	movw	r1, #25824	; 0x64e0
   2ec1c:	sub	r0, r5, #7
   2ec20:	mov	r2, #7
   2ec24:	movt	r1, #3
   2ec28:	bl	113f4 <strncmp@plt>
   2ec2c:	cmp	r0, #0
   2ec30:	bne	2ec68 <__assert_fail@plt+0x1d844>
   2ec34:	movw	r1, #25832	; 0x64e8
   2ec38:	mov	r0, r5
   2ec3c:	mov	r2, #3
   2ec40:	movt	r1, #3
   2ec44:	bl	113f4 <strncmp@plt>
   2ec48:	cmp	r0, #0
   2ec4c:	beq	2ec58 <__assert_fail@plt+0x1d834>
   2ec50:	mov	r4, r5
   2ec54:	b	2ec68 <__assert_fail@plt+0x1d844>
   2ec58:	movw	r0, #29040	; 0x7170
   2ec5c:	add	r4, r5, #3
   2ec60:	movt	r0, #4
   2ec64:	str	r4, [r0]
   2ec68:	movw	r0, #29044	; 0x7174
   2ec6c:	movt	r0, #4
   2ec70:	str	r4, [r0]
   2ec74:	movw	r0, #29124	; 0x71c4
   2ec78:	movt	r0, #4
   2ec7c:	str	r4, [r0]
   2ec80:	pop	{r4, r5, fp, pc}
   2ec84:	movw	r0, #29056	; 0x7180
   2ec88:	mov	r1, #55	; 0x37
   2ec8c:	mov	r2, #1
   2ec90:	movt	r0, #4
   2ec94:	ldr	r3, [r0]
   2ec98:	movw	r0, #25768	; 0x64a8
   2ec9c:	movt	r0, #3
   2eca0:	bl	11214 <fwrite@plt>
   2eca4:	bl	11400 <abort@plt>
   2eca8:	push	{r4, r5, r6, sl, fp, lr}
   2ecac:	add	fp, sp, #16
   2ecb0:	mov	r4, r0
   2ecb4:	movw	r0, #29128	; 0x71c8
   2ecb8:	movt	r0, #4
   2ecbc:	cmp	r4, #0
   2ecc0:	moveq	r4, r0
   2ecc4:	bl	11304 <__errno_location@plt>
   2ecc8:	ldr	r6, [r0]
   2eccc:	mov	r5, r0
   2ecd0:	mov	r0, r4
   2ecd4:	mov	r1, #48	; 0x30
   2ecd8:	bl	316ec <__assert_fail@plt+0x202c8>
   2ecdc:	str	r6, [r5]
   2ece0:	pop	{r4, r5, r6, sl, fp, pc}
   2ece4:	movw	r1, #29128	; 0x71c8
   2ece8:	cmp	r0, #0
   2ecec:	movt	r1, #4
   2ecf0:	movne	r1, r0
   2ecf4:	ldr	r0, [r1]
   2ecf8:	bx	lr
   2ecfc:	movw	r2, #29128	; 0x71c8
   2ed00:	cmp	r0, #0
   2ed04:	movt	r2, #4
   2ed08:	movne	r2, r0
   2ed0c:	str	r1, [r2]
   2ed10:	bx	lr
   2ed14:	movw	r3, #29128	; 0x71c8
   2ed18:	cmp	r0, #0
   2ed1c:	and	r2, r2, #1
   2ed20:	movt	r3, #4
   2ed24:	movne	r3, r0
   2ed28:	ubfx	r0, r1, #5, #3
   2ed2c:	and	r1, r1, #31
   2ed30:	add	ip, r3, r0, lsl #2
   2ed34:	mov	r0, #1
   2ed38:	ldr	r3, [ip, #8]
   2ed3c:	and	r0, r0, r3, lsr r1
   2ed40:	eor	r2, r0, r2
   2ed44:	eor	r1, r3, r2, lsl r1
   2ed48:	str	r1, [ip, #8]
   2ed4c:	bx	lr
   2ed50:	movw	r2, #29128	; 0x71c8
   2ed54:	cmp	r0, #0
   2ed58:	movt	r2, #4
   2ed5c:	movne	r2, r0
   2ed60:	ldr	r0, [r2, #4]
   2ed64:	str	r1, [r2, #4]
   2ed68:	bx	lr
   2ed6c:	push	{fp, lr}
   2ed70:	mov	fp, sp
   2ed74:	movw	r3, #29128	; 0x71c8
   2ed78:	cmp	r0, #0
   2ed7c:	movt	r3, #4
   2ed80:	movne	r3, r0
   2ed84:	cmp	r1, #0
   2ed88:	mov	r0, #10
   2ed8c:	cmpne	r2, #0
   2ed90:	str	r0, [r3]
   2ed94:	bne	2ed9c <__assert_fail@plt+0x1d978>
   2ed98:	bl	11400 <abort@plt>
   2ed9c:	str	r1, [r3, #40]	; 0x28
   2eda0:	str	r2, [r3, #44]	; 0x2c
   2eda4:	pop	{fp, pc}
   2eda8:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2edac:	add	fp, sp, #28
   2edb0:	sub	sp, sp, #20
   2edb4:	mov	r7, r0
   2edb8:	ldr	r0, [fp, #8]
   2edbc:	movw	r5, #29128	; 0x71c8
   2edc0:	mov	r8, r3
   2edc4:	mov	r9, r2
   2edc8:	mov	sl, r1
   2edcc:	movt	r5, #4
   2edd0:	cmp	r0, #0
   2edd4:	movne	r5, r0
   2edd8:	bl	11304 <__errno_location@plt>
   2eddc:	ldr	r2, [r5, #40]	; 0x28
   2ede0:	ldr	r3, [r5, #44]	; 0x2c
   2ede4:	mov	r4, r0
   2ede8:	ldm	r5, {r0, r1}
   2edec:	add	r5, r5, #8
   2edf0:	ldr	r6, [r4]
   2edf4:	stm	sp, {r0, r1, r5}
   2edf8:	mov	r0, r7
   2edfc:	mov	r1, sl
   2ee00:	str	r2, [sp, #12]
   2ee04:	str	r3, [sp, #16]
   2ee08:	mov	r2, r9
   2ee0c:	mov	r3, r8
   2ee10:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   2ee14:	str	r6, [r4]
   2ee18:	sub	sp, fp, #28
   2ee1c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   2ee20:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   2ee24:	add	fp, sp, #28
   2ee28:	sub	sp, sp, #156	; 0x9c
   2ee2c:	str	r0, [fp, #-84]	; 0xffffffac
   2ee30:	add	r0, r2, #1
   2ee34:	mov	r6, r1
   2ee38:	mov	r7, r3
   2ee3c:	str	r2, [fp, #-80]	; 0xffffffb0
   2ee40:	str	r0, [sp, #80]	; 0x50
   2ee44:	ldr	r0, [fp, #12]
   2ee48:	and	r1, r0, #1
   2ee4c:	str	r1, [sp, #36]	; 0x24
   2ee50:	and	r1, r0, #4
   2ee54:	str	r1, [sp, #32]
   2ee58:	ubfx	r8, r0, #1, #1
   2ee5c:	bl	1122c <__ctype_get_mb_cur_max@plt>
   2ee60:	str	r0, [sp, #40]	; 0x28
   2ee64:	ldr	r0, [fp, #24]
   2ee68:	ldr	r4, [fp, #8]
   2ee6c:	mov	r1, #0
   2ee70:	str	r1, [fp, #-52]	; 0xffffffcc
   2ee74:	mov	r1, #0
   2ee78:	str	r1, [sp, #60]	; 0x3c
   2ee7c:	mov	r1, #1
   2ee80:	str	r1, [sp, #84]	; 0x54
   2ee84:	str	r0, [sp, #76]	; 0x4c
   2ee88:	ldr	r0, [fp, #20]
   2ee8c:	str	r0, [sp, #72]	; 0x48
   2ee90:	mov	r0, #0
   2ee94:	str	r0, [sp, #56]	; 0x38
   2ee98:	mov	r0, #0
   2ee9c:	str	r0, [fp, #-88]	; 0xffffffa8
   2eea0:	mov	r0, #0
   2eea4:	str	r0, [fp, #-72]	; 0xffffffb8
   2eea8:	mov	r0, #0
   2eeac:	cmp	r4, #10
   2eeb0:	bhi	301cc <__assert_fail@plt+0x1eda8>
   2eeb4:	add	r1, pc, #24
   2eeb8:	ldr	ip, [fp, #-84]	; 0xffffffac
   2eebc:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2eec0:	mov	r5, r6
   2eec4:	mov	r9, #0
   2eec8:	mov	r2, #1
   2eecc:	mov	r3, #0
   2eed0:	ldr	pc, [r1, r4, lsl #2]
   2eed4:	muleq	r2, ip, pc	; <UNPREDICTABLE>
   2eed8:	ldrdeq	lr, [r2], -r8
   2eedc:	andeq	lr, r2, ip, lsr #31
   2eee0:	muleq	r2, r4, pc	; <UNPREDICTABLE>
   2eee4:	andeq	lr, r2, ip, asr #31
   2eee8:	andeq	pc, r2, r0, lsr r0	; <UNPREDICTABLE>
   2eeec:			; <UNDEFINED> instruction: 0x0002efbc
   2eef0:	andeq	pc, r2, r8, lsr #5
   2eef4:	andeq	lr, r2, r0, lsl #30
   2eef8:	andeq	lr, r2, r0, lsl #30
   2eefc:	andeq	pc, r2, r8, lsr r1	; <UNPREDICTABLE>
   2ef00:	movw	r6, #25914	; 0x653a
   2ef04:	mov	r0, #0
   2ef08:	mov	r2, #5
   2ef0c:	movt	r6, #3
   2ef10:	mov	r1, r6
   2ef14:	bl	111e4 <dcgettext@plt>
   2ef18:	cmp	r0, r6
   2ef1c:	str	r0, [sp, #72]	; 0x48
   2ef20:	bne	2f110 <__assert_fail@plt+0x1dcec>
   2ef24:	bl	328f8 <__assert_fail@plt+0x214d4>
   2ef28:	ldrb	r1, [r0]
   2ef2c:	and	r1, r1, #223	; 0xdf
   2ef30:	cmp	r1, #71	; 0x47
   2ef34:	beq	2f090 <__assert_fail@plt+0x1dc6c>
   2ef38:	cmp	r1, #85	; 0x55
   2ef3c:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef40:	ldrb	r1, [r0, #1]
   2ef44:	and	r1, r1, #223	; 0xdf
   2ef48:	cmp	r1, #84	; 0x54
   2ef4c:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef50:	ldrb	r1, [r0, #2]
   2ef54:	and	r1, r1, #223	; 0xdf
   2ef58:	cmp	r1, #70	; 0x46
   2ef5c:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef60:	ldrb	r1, [r0, #3]
   2ef64:	cmp	r1, #45	; 0x2d
   2ef68:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef6c:	ldrb	r1, [r0, #4]
   2ef70:	cmp	r1, #56	; 0x38
   2ef74:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef78:	ldrb	r0, [r0, #5]
   2ef7c:	cmp	r0, #0
   2ef80:	movw	r0, #25918	; 0x653e
   2ef84:	movt	r0, #3
   2ef88:	str	r0, [sp, #72]	; 0x48
   2ef8c:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2ef90:	b	2f110 <__assert_fail@plt+0x1dcec>
   2ef94:	mov	r0, #1
   2ef98:	b	2efd8 <__assert_fail@plt+0x1dbb4>
   2ef9c:	mov	r4, #0
   2efa0:	mov	r9, #0
   2efa4:	mov	r2, r0
   2efa8:	b	2f028 <__assert_fail@plt+0x1dc04>
   2efac:	tst	r8, #1
   2efb0:	bne	2efd8 <__assert_fail@plt+0x1dbb4>
   2efb4:	mov	r2, r0
   2efb8:	b	2f000 <__assert_fail@plt+0x1dbdc>
   2efbc:	mov	r0, #1
   2efc0:	mov	r9, #0
   2efc4:	mov	r4, #5
   2efc8:	b	2f044 <__assert_fail@plt+0x1dc20>
   2efcc:	mov	r2, #1
   2efd0:	tst	r8, #1
   2efd4:	beq	2f000 <__assert_fail@plt+0x1dbdc>
   2efd8:	mov	r1, #1
   2efdc:	mov	r9, #0
   2efe0:	mov	r4, #2
   2efe4:	mov	r2, r0
   2efe8:	mov	r3, #1
   2efec:	str	r1, [fp, #-72]	; 0xffffffb8
   2eff0:	movw	r1, #25916	; 0x653c
   2eff4:	movt	r1, #3
   2eff8:	str	r1, [fp, #-88]	; 0xffffffa8
   2effc:	b	2f2a8 <__assert_fail@plt+0x1de84>
   2f000:	cmp	r5, #0
   2f004:	mov	r9, #1
   2f008:	mov	r4, #2
   2f00c:	movne	r0, #39	; 0x27
   2f010:	strbne	r0, [ip]
   2f014:	movw	r0, #25916	; 0x653c
   2f018:	movt	r0, #3
   2f01c:	str	r0, [fp, #-88]	; 0xffffffa8
   2f020:	mov	r0, #1
   2f024:	str	r0, [fp, #-72]	; 0xffffffb8
   2f028:	mov	r3, #0
   2f02c:	b	2f2a8 <__assert_fail@plt+0x1de84>
   2f030:	mov	r4, #5
   2f034:	tst	r8, #1
   2f038:	beq	2f060 <__assert_fail@plt+0x1dc3c>
   2f03c:	mov	r0, #1
   2f040:	mov	r9, #0
   2f044:	str	r0, [fp, #-72]	; 0xffffffb8
   2f048:	movw	r0, #25912	; 0x6538
   2f04c:	mov	r2, #1
   2f050:	mov	r3, #1
   2f054:	movt	r0, #3
   2f058:	str	r0, [fp, #-88]	; 0xffffffa8
   2f05c:	b	2f2a8 <__assert_fail@plt+0x1de84>
   2f060:	cmp	r5, #0
   2f064:	mov	r3, #0
   2f068:	mov	r9, #1
   2f06c:	mov	r2, #1
   2f070:	movne	r0, #34	; 0x22
   2f074:	strbne	r0, [ip]
   2f078:	movw	r0, #25912	; 0x6538
   2f07c:	movt	r0, #3
   2f080:	str	r0, [fp, #-88]	; 0xffffffa8
   2f084:	mov	r0, #1
   2f088:	str	r0, [fp, #-72]	; 0xffffffb8
   2f08c:	b	2f2a8 <__assert_fail@plt+0x1de84>
   2f090:	ldrb	r1, [r0, #1]
   2f094:	and	r1, r1, #223	; 0xdf
   2f098:	cmp	r1, #66	; 0x42
   2f09c:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0a0:	ldrb	r1, [r0, #2]
   2f0a4:	cmp	r1, #49	; 0x31
   2f0a8:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0ac:	ldrb	r1, [r0, #3]
   2f0b0:	cmp	r1, #56	; 0x38
   2f0b4:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0b8:	ldrb	r1, [r0, #4]
   2f0bc:	cmp	r1, #48	; 0x30
   2f0c0:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0c4:	ldrb	r1, [r0, #5]
   2f0c8:	cmp	r1, #51	; 0x33
   2f0cc:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0d0:	ldrb	r1, [r0, #6]
   2f0d4:	cmp	r1, #48	; 0x30
   2f0d8:	bne	2f0f4 <__assert_fail@plt+0x1dcd0>
   2f0dc:	ldrb	r0, [r0, #7]
   2f0e0:	cmp	r0, #0
   2f0e4:	movw	r0, #25926	; 0x6546
   2f0e8:	movt	r0, #3
   2f0ec:	str	r0, [sp, #72]	; 0x48
   2f0f0:	beq	2f110 <__assert_fail@plt+0x1dcec>
   2f0f4:	movw	r1, #25912	; 0x6538
   2f0f8:	movw	r0, #25916	; 0x653c
   2f0fc:	cmp	r4, #9
   2f100:	movt	r1, #3
   2f104:	movt	r0, #3
   2f108:	moveq	r0, r1
   2f10c:	str	r0, [sp, #72]	; 0x48
   2f110:	movw	r6, #25916	; 0x653c
   2f114:	mov	r0, #0
   2f118:	mov	r2, #5
   2f11c:	movt	r6, #3
   2f120:	mov	r1, r6
   2f124:	bl	111e4 <dcgettext@plt>
   2f128:	cmp	r0, r6
   2f12c:	str	r0, [sp, #76]	; 0x4c
   2f130:	beq	2f17c <__assert_fail@plt+0x1dd58>
   2f134:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f138:	mov	r9, #0
   2f13c:	tst	r8, #1
   2f140:	bne	2f284 <__assert_fail@plt+0x1de60>
   2f144:	ldr	r0, [sp, #72]	; 0x48
   2f148:	ldrb	r0, [r0]
   2f14c:	cmp	r0, #0
   2f150:	beq	2f284 <__assert_fail@plt+0x1de60>
   2f154:	ldr	r1, [sp, #72]	; 0x48
   2f158:	mov	r9, #0
   2f15c:	add	r1, r1, #1
   2f160:	cmp	r9, r5
   2f164:	strbcc	r0, [ip, r9]
   2f168:	ldrb	r0, [r1, r9]
   2f16c:	add	r9, r9, #1
   2f170:	cmp	r0, #0
   2f174:	bne	2f160 <__assert_fail@plt+0x1dd3c>
   2f178:	b	2f284 <__assert_fail@plt+0x1de60>
   2f17c:	bl	328f8 <__assert_fail@plt+0x214d4>
   2f180:	ldrb	r1, [r0]
   2f184:	and	r1, r1, #223	; 0xdf
   2f188:	cmp	r1, #71	; 0x47
   2f18c:	beq	2f1fc <__assert_fail@plt+0x1ddd8>
   2f190:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f194:	cmp	r1, #85	; 0x55
   2f198:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f19c:	ldrb	r1, [r0, #1]
   2f1a0:	and	r1, r1, #223	; 0xdf
   2f1a4:	cmp	r1, #84	; 0x54
   2f1a8:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f1ac:	ldrb	r1, [r0, #2]
   2f1b0:	and	r1, r1, #223	; 0xdf
   2f1b4:	cmp	r1, #70	; 0x46
   2f1b8:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f1bc:	ldrb	r1, [r0, #3]
   2f1c0:	cmp	r1, #45	; 0x2d
   2f1c4:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f1c8:	ldrb	r1, [r0, #4]
   2f1cc:	cmp	r1, #56	; 0x38
   2f1d0:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f1d4:	ldrb	r0, [r0, #5]
   2f1d8:	cmp	r0, #0
   2f1dc:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f1e0:	movw	r0, #25922	; 0x6542
   2f1e4:	movt	r0, #3
   2f1e8:	str	r0, [sp, #76]	; 0x4c
   2f1ec:	mov	r9, #0
   2f1f0:	tst	r8, #1
   2f1f4:	beq	2f144 <__assert_fail@plt+0x1dd20>
   2f1f8:	b	2f284 <__assert_fail@plt+0x1de60>
   2f1fc:	ldrb	r1, [r0, #1]
   2f200:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f204:	and	r1, r1, #223	; 0xdf
   2f208:	cmp	r1, #66	; 0x42
   2f20c:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f210:	ldrb	r1, [r0, #2]
   2f214:	cmp	r1, #49	; 0x31
   2f218:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f21c:	ldrb	r1, [r0, #3]
   2f220:	cmp	r1, #56	; 0x38
   2f224:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f228:	ldrb	r1, [r0, #4]
   2f22c:	cmp	r1, #48	; 0x30
   2f230:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f234:	ldrb	r1, [r0, #5]
   2f238:	cmp	r1, #51	; 0x33
   2f23c:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f240:	ldrb	r1, [r0, #6]
   2f244:	cmp	r1, #48	; 0x30
   2f248:	bne	2f258 <__assert_fail@plt+0x1de34>
   2f24c:	ldrb	r0, [r0, #7]
   2f250:	cmp	r0, #0
   2f254:	beq	3006c <__assert_fail@plt+0x1ec48>
   2f258:	movw	r0, #25916	; 0x653c
   2f25c:	cmp	r4, #9
   2f260:	movt	r0, #3
   2f264:	mov	r1, r0
   2f268:	movw	r0, #25912	; 0x6538
   2f26c:	movt	r0, #3
   2f270:	moveq	r1, r0
   2f274:	str	r1, [sp, #76]	; 0x4c
   2f278:	mov	r9, #0
   2f27c:	tst	r8, #1
   2f280:	beq	2f144 <__assert_fail@plt+0x1dd20>
   2f284:	ldr	r6, [sp, #76]	; 0x4c
   2f288:	mov	r0, r6
   2f28c:	bl	112ec <strlen@plt>
   2f290:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f294:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2f298:	str	r0, [fp, #-72]	; 0xffffffb8
   2f29c:	str	r6, [fp, #-88]	; 0xffffffa8
   2f2a0:	mov	r2, #1
   2f2a4:	mov	r3, r8
   2f2a8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f2ac:	str	r4, [fp, #-64]	; 0xffffffc0
   2f2b0:	mov	sl, #0
   2f2b4:	str	r3, [fp, #-76]	; 0xffffffb4
   2f2b8:	str	r2, [sp, #88]	; 0x58
   2f2bc:	cmp	r0, #0
   2f2c0:	movwne	r0, #1
   2f2c4:	and	r1, r0, r3
   2f2c8:	and	r1, r2, r1
   2f2cc:	str	r1, [sp, #48]	; 0x30
   2f2d0:	sub	r1, r4, #2
   2f2d4:	clz	r1, r1
   2f2d8:	lsr	r1, r1, #5
   2f2dc:	and	r1, r1, r3
   2f2e0:	str	r1, [sp, #44]	; 0x2c
   2f2e4:	subs	r1, r4, #2
   2f2e8:	eor	r4, r3, #1
   2f2ec:	movwne	r1, #1
   2f2f0:	str	r4, [sp, #92]	; 0x5c
   2f2f4:	orr	r4, r1, r4
   2f2f8:	and	r1, r1, r2
   2f2fc:	and	r0, r0, r1
   2f300:	str	r4, [sp, #64]	; 0x40
   2f304:	ldr	r4, [sp, #84]	; 0x54
   2f308:	str	r0, [fp, #-60]	; 0xffffffc4
   2f30c:	orr	r0, r1, r3
   2f310:	ldr	r1, [fp, #16]
   2f314:	eor	r0, r0, #1
   2f318:	clz	r1, r1
   2f31c:	lsr	r1, r1, #5
   2f320:	orr	r0, r1, r0
   2f324:	str	r0, [fp, #-68]	; 0xffffffbc
   2f328:	eor	r0, r2, #1
   2f32c:	str	r0, [sp, #52]	; 0x34
   2f330:	cmn	r7, #1
   2f334:	beq	2f344 <__assert_fail@plt+0x1df20>
   2f338:	cmp	sl, r7
   2f33c:	bne	2f350 <__assert_fail@plt+0x1df2c>
   2f340:	b	2ffe4 <__assert_fail@plt+0x1ebc0>
   2f344:	ldrb	r0, [lr, sl]
   2f348:	cmp	r0, #0
   2f34c:	beq	2ffec <__assert_fail@plt+0x1ebc8>
   2f350:	ldr	r0, [fp, #-60]	; 0xffffffc4
   2f354:	cmp	r0, #0
   2f358:	beq	2f3b8 <__assert_fail@plt+0x1df94>
   2f35c:	ldr	r0, [fp, #-72]	; 0xffffffb8
   2f360:	mov	r6, r5
   2f364:	add	r5, sl, r0
   2f368:	cmp	r0, #2
   2f36c:	bcc	2f3d8 <__assert_fail@plt+0x1dfb4>
   2f370:	mov	r0, #0
   2f374:	cmn	r7, #1
   2f378:	str	r0, [fp, #-56]	; 0xffffffc8
   2f37c:	bne	2f394 <__assert_fail@plt+0x1df70>
   2f380:	mov	r0, lr
   2f384:	bl	112ec <strlen@plt>
   2f388:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2f38c:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f390:	mov	r7, r0
   2f394:	cmp	r5, r7
   2f398:	bls	2f3e8 <__assert_fail@plt+0x1dfc4>
   2f39c:	mov	r0, #0
   2f3a0:	mov	r5, r6
   2f3a4:	str	r0, [fp, #-48]	; 0xffffffd0
   2f3a8:	ldrb	r6, [lr, sl]
   2f3ac:	cmp	r6, #126	; 0x7e
   2f3b0:	bls	2f438 <__assert_fail@plt+0x1e014>
   2f3b4:	b	2f994 <__assert_fail@plt+0x1e570>
   2f3b8:	mov	r0, #0
   2f3bc:	str	r0, [fp, #-56]	; 0xffffffc8
   2f3c0:	mov	r0, #0
   2f3c4:	str	r0, [fp, #-48]	; 0xffffffd0
   2f3c8:	ldrb	r6, [lr, sl]
   2f3cc:	cmp	r6, #126	; 0x7e
   2f3d0:	bls	2f438 <__assert_fail@plt+0x1e014>
   2f3d4:	b	2f994 <__assert_fail@plt+0x1e570>
   2f3d8:	mov	r0, #0
   2f3dc:	str	r0, [fp, #-56]	; 0xffffffc8
   2f3e0:	cmp	r5, r7
   2f3e4:	bhi	2f39c <__assert_fail@plt+0x1df78>
   2f3e8:	ldr	r1, [fp, #-88]	; 0xffffffa8
   2f3ec:	ldr	r2, [fp, #-72]	; 0xffffffb8
   2f3f0:	add	r0, lr, sl
   2f3f4:	bl	112e0 <bcmp@plt>
   2f3f8:	ldr	r2, [sp, #92]	; 0x5c
   2f3fc:	cmp	r0, #0
   2f400:	mov	r1, r0
   2f404:	mov	r5, r6
   2f408:	movwne	r1, #1
   2f40c:	orr	r1, r1, r2
   2f410:	tst	r1, #1
   2f414:	beq	300ac <__assert_fail@plt+0x1ec88>
   2f418:	ldr	ip, [fp, #-84]	; 0xffffffac
   2f41c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2f420:	clz	r0, r0
   2f424:	lsr	r0, r0, #5
   2f428:	str	r0, [fp, #-48]	; 0xffffffd0
   2f42c:	ldrb	r6, [lr, sl]
   2f430:	cmp	r6, #126	; 0x7e
   2f434:	bhi	2f994 <__assert_fail@plt+0x1e570>
   2f438:	add	r3, pc, #16
   2f43c:	mov	r8, #1
   2f440:	mov	r2, #110	; 0x6e
   2f444:	mov	r0, #97	; 0x61
   2f448:	mov	r1, #0
   2f44c:	ldr	pc, [r3, r6, lsl #2]
   2f450:	andeq	pc, r2, ip, asr #14
   2f454:	muleq	r2, r4, r9
   2f458:	muleq	r2, r4, r9
   2f45c:	muleq	r2, r4, r9
   2f460:	muleq	r2, r4, r9
   2f464:	muleq	r2, r4, r9
   2f468:	muleq	r2, r4, r9
   2f46c:	andeq	pc, r2, r8, asr #20
   2f470:	andeq	pc, r2, ip, lsr #14
   2f474:	andeq	pc, r2, r4, lsr #14
   2f478:	andeq	pc, r2, r8, lsr r7	; <UNPREDICTABLE>
   2f47c:	andeq	pc, r2, r8, ror #16
   2f480:	andeq	pc, r2, ip, lsl r7	; <UNPREDICTABLE>
   2f484:	andeq	pc, r2, r4, lsr r7	; <UNPREDICTABLE>
   2f488:	muleq	r2, r4, r9
   2f48c:	muleq	r2, r4, r9
   2f490:	muleq	r2, r4, r9
   2f494:	muleq	r2, r4, r9
   2f498:	muleq	r2, r4, r9
   2f49c:	muleq	r2, r4, r9
   2f4a0:	muleq	r2, r4, r9
   2f4a4:	muleq	r2, r4, r9
   2f4a8:	muleq	r2, r4, r9
   2f4ac:	muleq	r2, r4, r9
   2f4b0:	muleq	r2, r4, r9
   2f4b4:	muleq	r2, r4, r9
   2f4b8:	muleq	r2, r4, r9
   2f4bc:	muleq	r2, r4, r9
   2f4c0:	muleq	r2, r4, r9
   2f4c4:	muleq	r2, r4, r9
   2f4c8:	muleq	r2, r4, r9
   2f4cc:	muleq	r2, r4, r9
   2f4d0:	andeq	pc, r2, r0, asr #13
   2f4d4:	andeq	pc, r2, r4, asr #13
   2f4d8:	andeq	pc, r2, r4, asr #13
   2f4dc:			; <UNDEFINED> instruction: 0x0002f6b4
   2f4e0:	andeq	pc, r2, r4, asr #13
   2f4e4:	andeq	pc, r2, ip, asr #12
   2f4e8:	andeq	pc, r2, r4, asr #13
   2f4ec:	andeq	pc, r2, r0, ror r8	; <UNPREDICTABLE>
   2f4f0:	andeq	pc, r2, r4, asr #13
   2f4f4:	andeq	pc, r2, r4, asr #13
   2f4f8:	andeq	pc, r2, r4, asr #13
   2f4fc:	andeq	pc, r2, ip, asr #12
   2f500:	andeq	pc, r2, ip, asr #12
   2f504:	andeq	pc, r2, ip, asr #12
   2f508:	andeq	pc, r2, ip, asr #12
   2f50c:	andeq	pc, r2, ip, asr #12
   2f510:	andeq	pc, r2, ip, asr #12
   2f514:	andeq	pc, r2, ip, asr #12
   2f518:	andeq	pc, r2, ip, asr #12
   2f51c:	andeq	pc, r2, ip, asr #12
   2f520:	andeq	pc, r2, ip, asr #12
   2f524:	andeq	pc, r2, ip, asr #12
   2f528:	andeq	pc, r2, ip, asr #12
   2f52c:	andeq	pc, r2, ip, asr #12
   2f530:	andeq	pc, r2, ip, asr #12
   2f534:	andeq	pc, r2, ip, asr #12
   2f538:	andeq	pc, r2, ip, asr #12
   2f53c:	andeq	pc, r2, r4, asr #13
   2f540:	andeq	pc, r2, r4, asr #13
   2f544:	andeq	pc, r2, r4, asr #13
   2f548:	andeq	pc, r2, r4, asr #13
   2f54c:	andeq	pc, r2, r4, lsr r8	; <UNPREDICTABLE>
   2f550:	muleq	r2, r4, r9
   2f554:	andeq	pc, r2, ip, asr #12
   2f558:	andeq	pc, r2, ip, asr #12
   2f55c:	andeq	pc, r2, ip, asr #12
   2f560:	andeq	pc, r2, ip, asr #12
   2f564:	andeq	pc, r2, ip, asr #12
   2f568:	andeq	pc, r2, ip, asr #12
   2f56c:	andeq	pc, r2, ip, asr #12
   2f570:	andeq	pc, r2, ip, asr #12
   2f574:	andeq	pc, r2, ip, asr #12
   2f578:	andeq	pc, r2, ip, asr #12
   2f57c:	andeq	pc, r2, ip, asr #12
   2f580:	andeq	pc, r2, ip, asr #12
   2f584:	andeq	pc, r2, ip, asr #12
   2f588:	andeq	pc, r2, ip, asr #12
   2f58c:	andeq	pc, r2, ip, asr #12
   2f590:	andeq	pc, r2, ip, asr #12
   2f594:	andeq	pc, r2, ip, asr #12
   2f598:	andeq	pc, r2, ip, asr #12
   2f59c:	andeq	pc, r2, ip, asr #12
   2f5a0:	andeq	pc, r2, ip, asr #12
   2f5a4:	andeq	pc, r2, ip, asr #12
   2f5a8:	andeq	pc, r2, ip, asr #12
   2f5ac:	andeq	pc, r2, ip, asr #12
   2f5b0:	andeq	pc, r2, ip, asr #12
   2f5b4:	andeq	pc, r2, ip, asr #12
   2f5b8:	andeq	pc, r2, ip, asr #12
   2f5bc:	andeq	pc, r2, r4, asr #13
   2f5c0:	strdeq	pc, [r2], -r8
   2f5c4:	andeq	pc, r2, ip, asr #12
   2f5c8:	andeq	pc, r2, r4, asr #13
   2f5cc:	andeq	pc, r2, ip, asr #12
   2f5d0:	andeq	pc, r2, r4, asr #13
   2f5d4:	andeq	pc, r2, ip, asr #12
   2f5d8:	andeq	pc, r2, ip, asr #12
   2f5dc:	andeq	pc, r2, ip, asr #12
   2f5e0:	andeq	pc, r2, ip, asr #12
   2f5e4:	andeq	pc, r2, ip, asr #12
   2f5e8:	andeq	pc, r2, ip, asr #12
   2f5ec:	andeq	pc, r2, ip, asr #12
   2f5f0:	andeq	pc, r2, ip, asr #12
   2f5f4:	andeq	pc, r2, ip, asr #12
   2f5f8:	andeq	pc, r2, ip, asr #12
   2f5fc:	andeq	pc, r2, ip, asr #12
   2f600:	andeq	pc, r2, ip, asr #12
   2f604:	andeq	pc, r2, ip, asr #12
   2f608:	andeq	pc, r2, ip, asr #12
   2f60c:	andeq	pc, r2, ip, asr #12
   2f610:	andeq	pc, r2, ip, asr #12
   2f614:	andeq	pc, r2, ip, asr #12
   2f618:	andeq	pc, r2, ip, asr #12
   2f61c:	andeq	pc, r2, ip, asr #12
   2f620:	andeq	pc, r2, ip, asr #12
   2f624:	andeq	pc, r2, ip, asr #12
   2f628:	andeq	pc, r2, ip, asr #12
   2f62c:	andeq	pc, r2, ip, asr #12
   2f630:	andeq	pc, r2, ip, asr #12
   2f634:	andeq	pc, r2, ip, asr #12
   2f638:	andeq	pc, r2, ip, asr #12
   2f63c:	andeq	pc, r2, ip, lsl #13
   2f640:	andeq	pc, r2, r4, asr #13
   2f644:	andeq	pc, r2, ip, lsl #13
   2f648:			; <UNDEFINED> instruction: 0x0002f6b4
   2f64c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f650:	tst	r0, #1
   2f654:	bne	2f90c <__assert_fail@plt+0x1e4e8>
   2f658:	ldr	r1, [fp, #16]
   2f65c:	ubfx	r0, r6, #5, #3
   2f660:	mov	r2, #1
   2f664:	ldr	r0, [r1, r0, lsl #2]
   2f668:	and	r1, r6, #31
   2f66c:	tst	r0, r2, lsl r1
   2f670:	beq	2f90c <__assert_fail@plt+0x1e4e8>
   2f674:	mov	r0, r6
   2f678:	mov	r1, r8
   2f67c:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2f680:	tst	r2, #1
   2f684:	beq	2f92c <__assert_fail@plt+0x1e508>
   2f688:	b	30088 <__assert_fail@plt+0x1ec64>
   2f68c:	cmp	r7, #1
   2f690:	beq	2f6b4 <__assert_fail@plt+0x1e290>
   2f694:	mov	r8, #0
   2f698:	cmn	r7, #1
   2f69c:	bne	2f8f8 <__assert_fail@plt+0x1e4d4>
   2f6a0:	ldrb	r0, [lr, #1]
   2f6a4:	cmp	r0, #0
   2f6a8:	beq	2f6b4 <__assert_fail@plt+0x1e290>
   2f6ac:	mvn	r7, #0
   2f6b0:	b	2f8f8 <__assert_fail@plt+0x1e4d4>
   2f6b4:	mov	r8, #0
   2f6b8:	cmp	sl, #0
   2f6bc:	bne	2f8f8 <__assert_fail@plt+0x1e4d4>
   2f6c0:	mov	r1, #1
   2f6c4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f6c8:	cmp	r0, #2
   2f6cc:	bne	2f6e4 <__assert_fail@plt+0x1e2c0>
   2f6d0:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2f6d4:	mov	r8, r1
   2f6d8:	tst	r0, #1
   2f6dc:	beq	2f64c <__assert_fail@plt+0x1e228>
   2f6e0:	b	30088 <__assert_fail@plt+0x1ec64>
   2f6e4:	mov	r8, r1
   2f6e8:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f6ec:	tst	r0, #1
   2f6f0:	beq	2f658 <__assert_fail@plt+0x1e234>
   2f6f4:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2f6f8:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f6fc:	cmp	r0, #2
   2f700:	bne	2f9c0 <__assert_fail@plt+0x1e59c>
   2f704:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2f708:	tst	r0, #1
   2f70c:	bne	30088 <__assert_fail@plt+0x1ec64>
   2f710:	mov	r0, #0
   2f714:	str	r0, [fp, #-56]	; 0xffffffc8
   2f718:	b	2f9d8 <__assert_fail@plt+0x1e5b4>
   2f71c:	mov	r0, #102	; 0x66
   2f720:	b	2fa48 <__assert_fail@plt+0x1e624>
   2f724:	mov	r2, #116	; 0x74
   2f728:	b	2f738 <__assert_fail@plt+0x1e314>
   2f72c:	mov	r0, #98	; 0x62
   2f730:	b	2fa48 <__assert_fail@plt+0x1e624>
   2f734:	mov	r2, #114	; 0x72
   2f738:	ldr	r0, [sp, #64]	; 0x40
   2f73c:	tst	r0, #1
   2f740:	mov	r0, r2
   2f744:	bne	2fa48 <__assert_fail@plt+0x1e624>
   2f748:	b	30088 <__assert_fail@plt+0x1ec64>
   2f74c:	ldr	r0, [sp, #88]	; 0x58
   2f750:	tst	r0, #1
   2f754:	beq	2fa68 <__assert_fail@plt+0x1e644>
   2f758:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2f75c:	tst	r0, #1
   2f760:	bne	301c4 <__assert_fail@plt+0x1eda0>
   2f764:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f768:	ldr	r1, [fp, #-52]	; 0xffffffcc
   2f76c:	subs	r0, r0, #2
   2f770:	movwne	r0, #1
   2f774:	orr	r0, r0, r1
   2f778:	tst	r0, #1
   2f77c:	bne	2f7b8 <__assert_fail@plt+0x1e394>
   2f780:	cmp	r9, r5
   2f784:	movcc	r0, #39	; 0x27
   2f788:	strbcc	r0, [ip, r9]
   2f78c:	add	r0, r9, #1
   2f790:	cmp	r0, r5
   2f794:	movcc	r1, #36	; 0x24
   2f798:	strbcc	r1, [ip, r0]
   2f79c:	add	r0, r9, #2
   2f7a0:	add	r9, r9, #3
   2f7a4:	cmp	r0, r5
   2f7a8:	movcc	r1, #39	; 0x27
   2f7ac:	strbcc	r1, [ip, r0]
   2f7b0:	mov	r0, #1
   2f7b4:	str	r0, [fp, #-52]	; 0xffffffcc
   2f7b8:	mov	r1, #1
   2f7bc:	cmp	r9, r5
   2f7c0:	mov	r8, #0
   2f7c4:	mov	r6, #48	; 0x30
   2f7c8:	str	r1, [fp, #-56]	; 0xffffffc8
   2f7cc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2f7d0:	movcc	r0, #92	; 0x5c
   2f7d4:	strbcc	r0, [ip, r9]
   2f7d8:	add	r0, r9, #1
   2f7dc:	cmp	r1, #2
   2f7e0:	beq	2fc34 <__assert_fail@plt+0x1e810>
   2f7e4:	add	r1, sl, #1
   2f7e8:	cmp	r1, r7
   2f7ec:	bcs	2fc34 <__assert_fail@plt+0x1e810>
   2f7f0:	ldrb	r1, [lr, r1]
   2f7f4:	sub	r1, r1, #48	; 0x30
   2f7f8:	uxtb	r1, r1
   2f7fc:	cmp	r1, #9
   2f800:	bhi	2fc34 <__assert_fail@plt+0x1e810>
   2f804:	cmp	r0, r5
   2f808:	movcc	r1, #48	; 0x30
   2f80c:	strbcc	r1, [ip, r0]
   2f810:	add	r0, r9, #2
   2f814:	add	r9, r9, #3
   2f818:	cmp	r0, r5
   2f81c:	movcc	r1, #48	; 0x30
   2f820:	strbcc	r1, [ip, r0]
   2f824:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f828:	tst	r0, #1
   2f82c:	beq	2f658 <__assert_fail@plt+0x1e234>
   2f830:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2f834:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f838:	mov	r6, #63	; 0x3f
   2f83c:	cmp	r0, #5
   2f840:	beq	2fc48 <__assert_fail@plt+0x1e824>
   2f844:	mov	r1, #0
   2f848:	cmp	r0, #2
   2f84c:	str	r1, [fp, #-56]	; 0xffffffc8
   2f850:	bne	2fd10 <__assert_fail@plt+0x1e8ec>
   2f854:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2f858:	mov	r8, #0
   2f85c:	tst	r0, #1
   2f860:	beq	2f64c <__assert_fail@plt+0x1e228>
   2f864:	b	30088 <__assert_fail@plt+0x1ec64>
   2f868:	mov	r0, #118	; 0x76
   2f86c:	b	2fa48 <__assert_fail@plt+0x1e624>
   2f870:	mov	r0, #1
   2f874:	mov	r6, #39	; 0x27
   2f878:	str	r0, [sp, #60]	; 0x3c
   2f87c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   2f880:	cmp	r0, #2
   2f884:	bne	2fa88 <__assert_fail@plt+0x1e664>
   2f888:	ldr	r0, [fp, #-76]	; 0xffffffb4
   2f88c:	tst	r0, #1
   2f890:	bne	30088 <__assert_fail@plt+0x1ec64>
   2f894:	ldr	r2, [sp, #56]	; 0x38
   2f898:	clz	r1, r5
   2f89c:	mov	r8, #1
   2f8a0:	lsr	r1, r1, #5
   2f8a4:	cmp	r2, #0
   2f8a8:	mov	r0, r2
   2f8ac:	movwne	r0, #1
   2f8b0:	orrs	r0, r0, r1
   2f8b4:	moveq	r2, r5
   2f8b8:	moveq	r5, r0
   2f8bc:	cmp	r9, r5
   2f8c0:	str	r2, [sp, #56]	; 0x38
   2f8c4:	movcc	r0, #39	; 0x27
   2f8c8:	strbcc	r0, [ip, r9]
   2f8cc:	add	r0, r9, #1
   2f8d0:	cmp	r0, r5
   2f8d4:	movcc	r1, #92	; 0x5c
   2f8d8:	strbcc	r1, [ip, r0]
   2f8dc:	add	r0, r9, #2
   2f8e0:	add	r9, r9, #3
   2f8e4:	cmp	r0, r5
   2f8e8:	movcc	r1, #39	; 0x27
   2f8ec:	strbcc	r1, [ip, r0]
   2f8f0:	mov	r0, #0
   2f8f4:	str	r0, [fp, #-52]	; 0xffffffcc
   2f8f8:	mov	r0, #0
   2f8fc:	str	r0, [fp, #-56]	; 0xffffffc8
   2f900:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2f904:	tst	r0, #1
   2f908:	beq	2f658 <__assert_fail@plt+0x1e234>
   2f90c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   2f910:	mov	r1, r8
   2f914:	cmp	r0, #0
   2f918:	mov	r0, r6
   2f91c:	beq	2f9e0 <__assert_fail@plt+0x1e5bc>
   2f920:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2f924:	tst	r2, #1
   2f928:	bne	30088 <__assert_fail@plt+0x1ec64>
   2f92c:	ldr	r2, [fp, #-64]	; 0xffffffc0
   2f930:	ldr	r3, [fp, #-52]	; 0xffffffcc
   2f934:	subs	r2, r2, #2
   2f938:	movwne	r2, #1
   2f93c:	orr	r2, r2, r3
   2f940:	tst	r2, #1
   2f944:	bne	2f980 <__assert_fail@plt+0x1e55c>
   2f948:	cmp	r9, r5
   2f94c:	movcc	r2, #39	; 0x27
   2f950:	strbcc	r2, [ip, r9]
   2f954:	add	r2, r9, #1
   2f958:	cmp	r2, r5
   2f95c:	movcc	r3, #36	; 0x24
   2f960:	strbcc	r3, [ip, r2]
   2f964:	add	r2, r9, #2
   2f968:	add	r9, r9, #3
   2f96c:	cmp	r2, r5
   2f970:	movcc	r3, #39	; 0x27
   2f974:	strbcc	r3, [ip, r2]
   2f978:	mov	r2, #1
   2f97c:	str	r2, [fp, #-52]	; 0xffffffcc
   2f980:	cmp	r9, r5
   2f984:	movcc	r2, #92	; 0x5c
   2f988:	strbcc	r2, [ip, r9]
   2f98c:	add	r9, r9, #1
   2f990:	b	2fa28 <__assert_fail@plt+0x1e604>
   2f994:	ldr	r0, [sp, #40]	; 0x28
   2f998:	cmp	r0, #1
   2f99c:	bne	2fa9c <__assert_fail@plt+0x1e678>
   2f9a0:	bl	112bc <__ctype_b_loc@plt>
   2f9a4:	ldr	r0, [r0]
   2f9a8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2f9ac:	mov	r1, #1
   2f9b0:	add	r0, r0, r6, lsl #1
   2f9b4:	ldrb	r0, [r0, #1]
   2f9b8:	ubfx	r8, r0, #6, #1
   2f9bc:	b	2fdf4 <__assert_fail@plt+0x1e9d0>
   2f9c0:	ldr	r1, [sp, #48]	; 0x30
   2f9c4:	mov	r0, #0
   2f9c8:	str	r0, [fp, #-56]	; 0xffffffc8
   2f9cc:	mov	r0, #92	; 0x5c
   2f9d0:	cmp	r1, #0
   2f9d4:	beq	2fa48 <__assert_fail@plt+0x1e624>
   2f9d8:	mov	r6, #92	; 0x5c
   2f9dc:	mov	r8, #0
   2f9e0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2f9e4:	cmp	r0, #0
   2f9e8:	bne	2fa20 <__assert_fail@plt+0x1e5fc>
   2f9ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2f9f0:	tst	r0, #1
   2f9f4:	beq	2fa20 <__assert_fail@plt+0x1e5fc>
   2f9f8:	cmp	r9, r5
   2f9fc:	movcc	r0, #39	; 0x27
   2fa00:	strbcc	r0, [ip, r9]
   2fa04:	add	r0, r9, #1
   2fa08:	add	r9, r9, #2
   2fa0c:	cmp	r0, r5
   2fa10:	movcc	r1, #39	; 0x27
   2fa14:	strbcc	r1, [ip, r0]
   2fa18:	mov	r0, #0
   2fa1c:	str	r0, [fp, #-52]	; 0xffffffcc
   2fa20:	mov	r1, r8
   2fa24:	mov	r0, r6
   2fa28:	cmp	r9, r5
   2fa2c:	and	r4, r4, r1
   2fa30:	strbcc	r0, [ip, r9]
   2fa34:	add	r9, r9, #1
   2fa38:	add	sl, sl, #1
   2fa3c:	cmn	r7, #1
   2fa40:	bne	2f338 <__assert_fail@plt+0x1df14>
   2fa44:	b	2f344 <__assert_fail@plt+0x1df20>
   2fa48:	mov	r1, #0
   2fa4c:	mov	r8, #0
   2fa50:	str	r1, [fp, #-56]	; 0xffffffc8
   2fa54:	ldr	r1, [sp, #88]	; 0x58
   2fa58:	tst	r1, #1
   2fa5c:	mov	r1, #0
   2fa60:	beq	2f64c <__assert_fail@plt+0x1e228>
   2fa64:	b	2f920 <__assert_fail@plt+0x1e4fc>
   2fa68:	ldr	r0, [sp, #36]	; 0x24
   2fa6c:	mov	r6, #0
   2fa70:	mov	r8, #0
   2fa74:	cmp	r0, #0
   2fa78:	mov	r0, #0
   2fa7c:	str	r0, [fp, #-56]	; 0xffffffc8
   2fa80:	bne	2fa38 <__assert_fail@plt+0x1e614>
   2fa84:	b	2f64c <__assert_fail@plt+0x1e228>
   2fa88:	mov	r8, #1
   2fa8c:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2fa90:	tst	r0, #1
   2fa94:	beq	2f658 <__assert_fail@plt+0x1e234>
   2fa98:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2fa9c:	mov	r0, #0
   2faa0:	cmn	r7, #1
   2faa4:	str	r0, [fp, #-36]	; 0xffffffdc
   2faa8:	str	r0, [fp, #-40]	; 0xffffffd8
   2faac:	bne	2fac0 <__assert_fail@plt+0x1e69c>
   2fab0:	mov	r0, lr
   2fab4:	bl	112ec <strlen@plt>
   2fab8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fabc:	mov	r7, r0
   2fac0:	ldr	r0, [sp, #44]	; 0x2c
   2fac4:	str	r4, [sp, #84]	; 0x54
   2fac8:	str	r5, [sp, #28]
   2facc:	cmp	r0, #0
   2fad0:	beq	2fd24 <__assert_fail@plt+0x1e900>
   2fad4:	ldr	r0, [sp, #80]	; 0x50
   2fad8:	mov	r8, #1
   2fadc:	mov	r5, #0
   2fae0:	add	r0, r0, sl
   2fae4:	str	r0, [sp, #24]
   2fae8:	sub	r0, fp, #40	; 0x28
   2faec:	mov	r3, r0
   2faf0:	b	2fb2c <__assert_fail@plt+0x1e708>
   2faf4:	ldr	r5, [sp, #68]	; 0x44
   2faf8:	add	r5, r0, r5
   2fafc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2fb00:	bl	11208 <iswprint@plt>
   2fb04:	cmp	r0, #0
   2fb08:	sub	r4, fp, #40	; 0x28
   2fb0c:	movwne	r0, #1
   2fb10:	and	r8, r8, r0
   2fb14:	mov	r0, r4
   2fb18:	bl	111d8 <mbsinit@plt>
   2fb1c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fb20:	mov	r3, r4
   2fb24:	cmp	r0, #0
   2fb28:	bne	2fde8 <__assert_fail@plt+0x1e9c4>
   2fb2c:	str	r5, [sp, #68]	; 0x44
   2fb30:	add	r5, r5, sl
   2fb34:	sub	r0, fp, #44	; 0x2c
   2fb38:	add	r1, lr, r5
   2fb3c:	sub	r2, r7, r5
   2fb40:	bl	32930 <__assert_fail@plt+0x2150c>
   2fb44:	cmn	r0, #2
   2fb48:	beq	2fda8 <__assert_fail@plt+0x1e984>
   2fb4c:	ldr	ip, [fp, #-84]	; 0xffffffac
   2fb50:	cmn	r0, #1
   2fb54:	beq	2fd9c <__assert_fail@plt+0x1e978>
   2fb58:	cmp	r0, #0
   2fb5c:	beq	2fda0 <__assert_fail@plt+0x1e97c>
   2fb60:	cmp	r0, #2
   2fb64:	bcc	2faf4 <__assert_fail@plt+0x1e6d0>
   2fb68:	ldr	r1, [sp, #68]	; 0x44
   2fb6c:	ldr	r2, [sp, #24]
   2fb70:	add	r1, r2, r1
   2fb74:	sub	r2, r0, #1
   2fb78:	ldrb	r3, [r1]
   2fb7c:	sub	r3, r3, #91	; 0x5b
   2fb80:	cmp	r3, #33	; 0x21
   2fb84:	bls	2fba4 <__assert_fail@plt+0x1e780>
   2fb88:	add	r1, r1, #1
   2fb8c:	subs	r2, r2, #1
   2fb90:	beq	2faf4 <__assert_fail@plt+0x1e6d0>
   2fb94:	ldrb	r3, [r1]
   2fb98:	sub	r3, r3, #91	; 0x5b
   2fb9c:	cmp	r3, #33	; 0x21
   2fba0:	bhi	2fb88 <__assert_fail@plt+0x1e764>
   2fba4:	add	r5, pc, #0
   2fba8:	ldr	pc, [r5, r3, lsl #2]
   2fbac:	andeq	r0, r3, r0, asr #1
   2fbb0:	andeq	r0, r3, r0, asr #1
   2fbb4:	andeq	pc, r2, r8, lsl #23
   2fbb8:	andeq	r0, r3, r0, asr #1
   2fbbc:	andeq	pc, r2, r8, lsl #23
   2fbc0:	andeq	r0, r3, r0, asr #1
   2fbc4:	andeq	pc, r2, r8, lsl #23
   2fbc8:	andeq	pc, r2, r8, lsl #23
   2fbcc:	andeq	pc, r2, r8, lsl #23
   2fbd0:	andeq	pc, r2, r8, lsl #23
   2fbd4:	andeq	pc, r2, r8, lsl #23
   2fbd8:	andeq	pc, r2, r8, lsl #23
   2fbdc:	andeq	pc, r2, r8, lsl #23
   2fbe0:	andeq	pc, r2, r8, lsl #23
   2fbe4:	andeq	pc, r2, r8, lsl #23
   2fbe8:	andeq	pc, r2, r8, lsl #23
   2fbec:	andeq	pc, r2, r8, lsl #23
   2fbf0:	andeq	pc, r2, r8, lsl #23
   2fbf4:	andeq	pc, r2, r8, lsl #23
   2fbf8:	andeq	pc, r2, r8, lsl #23
   2fbfc:	andeq	pc, r2, r8, lsl #23
   2fc00:	andeq	pc, r2, r8, lsl #23
   2fc04:	andeq	pc, r2, r8, lsl #23
   2fc08:	andeq	pc, r2, r8, lsl #23
   2fc0c:	andeq	pc, r2, r8, lsl #23
   2fc10:	andeq	pc, r2, r8, lsl #23
   2fc14:	andeq	pc, r2, r8, lsl #23
   2fc18:	andeq	pc, r2, r8, lsl #23
   2fc1c:	andeq	pc, r2, r8, lsl #23
   2fc20:	andeq	pc, r2, r8, lsl #23
   2fc24:	andeq	pc, r2, r8, lsl #23
   2fc28:	andeq	pc, r2, r8, lsl #23
   2fc2c:	andeq	pc, r2, r8, lsl #23
   2fc30:	andeq	r0, r3, r0, asr #1
   2fc34:	mov	r9, r0
   2fc38:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2fc3c:	tst	r0, #1
   2fc40:	beq	2f658 <__assert_fail@plt+0x1e234>
   2fc44:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2fc48:	mov	r0, #0
   2fc4c:	str	r0, [fp, #-56]	; 0xffffffc8
   2fc50:	ldr	r0, [sp, #32]
   2fc54:	cmp	r0, #0
   2fc58:	beq	2fd10 <__assert_fail@plt+0x1e8ec>
   2fc5c:	add	r0, sl, #2
   2fc60:	mov	r1, r7
   2fc64:	cmp	r0, r7
   2fc68:	bcs	2fd10 <__assert_fail@plt+0x1e8ec>
   2fc6c:	add	r1, sl, lr
   2fc70:	ldrb	r1, [r1, #1]
   2fc74:	cmp	r1, #63	; 0x3f
   2fc78:	bne	2fd10 <__assert_fail@plt+0x1e8ec>
   2fc7c:	ldrb	r8, [lr, r0]
   2fc80:	sub	r2, r8, #33	; 0x21
   2fc84:	cmp	r2, #29
   2fc88:	bhi	2fd10 <__assert_fail@plt+0x1e8ec>
   2fc8c:	mov	r1, r4
   2fc90:	movw	r4, #20929	; 0x51c1
   2fc94:	mov	r3, #1
   2fc98:	movt	r4, #14336	; 0x3800
   2fc9c:	tst	r4, r3, lsl r2
   2fca0:	beq	2ffcc <__assert_fail@plt+0x1eba8>
   2fca4:	ldr	r2, [fp, #-76]	; 0xffffffb4
   2fca8:	tst	r2, #1
   2fcac:	bne	30088 <__assert_fail@plt+0x1ec64>
   2fcb0:	cmp	r9, r5
   2fcb4:	mov	r6, r8
   2fcb8:	mov	r4, r1
   2fcbc:	mov	sl, r0
   2fcc0:	mov	r8, #0
   2fcc4:	movcc	r2, #63	; 0x3f
   2fcc8:	strbcc	r2, [ip, r9]
   2fccc:	add	r2, r9, #1
   2fcd0:	cmp	r2, r5
   2fcd4:	movcc	r3, #34	; 0x22
   2fcd8:	strbcc	r3, [ip, r2]
   2fcdc:	add	r2, r9, #2
   2fce0:	cmp	r2, r5
   2fce4:	movcc	r3, #34	; 0x22
   2fce8:	strbcc	r3, [ip, r2]
   2fcec:	add	r2, r9, #3
   2fcf0:	add	r9, r9, #4
   2fcf4:	cmp	r2, r5
   2fcf8:	movcc	r3, #63	; 0x3f
   2fcfc:	strbcc	r3, [ip, r2]
   2fd00:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2fd04:	tst	r0, #1
   2fd08:	beq	2f658 <__assert_fail@plt+0x1e234>
   2fd0c:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2fd10:	mov	r8, #0
   2fd14:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2fd18:	tst	r0, #1
   2fd1c:	beq	2f658 <__assert_fail@plt+0x1e234>
   2fd20:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2fd24:	mov	r8, #1
   2fd28:	mov	r5, #0
   2fd2c:	sub	r4, fp, #40	; 0x28
   2fd30:	str	r5, [sp, #68]	; 0x44
   2fd34:	add	r5, r5, sl
   2fd38:	sub	r0, fp, #44	; 0x2c
   2fd3c:	mov	r3, r4
   2fd40:	add	r1, lr, r5
   2fd44:	sub	r2, r7, r5
   2fd48:	bl	32930 <__assert_fail@plt+0x2150c>
   2fd4c:	cmn	r0, #2
   2fd50:	beq	2fda8 <__assert_fail@plt+0x1e984>
   2fd54:	cmn	r0, #1
   2fd58:	beq	2fd9c <__assert_fail@plt+0x1e978>
   2fd5c:	ldr	r5, [sp, #68]	; 0x44
   2fd60:	cmp	r0, #0
   2fd64:	beq	2fde4 <__assert_fail@plt+0x1e9c0>
   2fd68:	add	r5, r0, r5
   2fd6c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   2fd70:	bl	11208 <iswprint@plt>
   2fd74:	cmp	r0, #0
   2fd78:	sub	r4, fp, #40	; 0x28
   2fd7c:	movwne	r0, #1
   2fd80:	and	r8, r8, r0
   2fd84:	mov	r0, r4
   2fd88:	bl	111d8 <mbsinit@plt>
   2fd8c:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fd90:	cmp	r0, #0
   2fd94:	beq	2fd30 <__assert_fail@plt+0x1e90c>
   2fd98:	b	2fde8 <__assert_fail@plt+0x1e9c4>
   2fd9c:	mov	r8, #0
   2fda0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fda4:	b	2fddc <__assert_fail@plt+0x1e9b8>
   2fda8:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fdac:	mov	r8, #0
   2fdb0:	cmp	r5, r7
   2fdb4:	bcs	2fddc <__assert_fail@plt+0x1e9b8>
   2fdb8:	ldrb	r0, [lr, r5]
   2fdbc:	cmp	r0, #0
   2fdc0:	beq	2fddc <__assert_fail@plt+0x1e9b8>
   2fdc4:	ldr	r0, [sp, #68]	; 0x44
   2fdc8:	add	r0, r0, #1
   2fdcc:	add	r5, r0, sl
   2fdd0:	str	r0, [sp, #68]	; 0x44
   2fdd4:	cmp	r5, r7
   2fdd8:	bcc	2fdb8 <__assert_fail@plt+0x1e994>
   2fddc:	ldr	r5, [sp, #68]	; 0x44
   2fde0:	b	2fde8 <__assert_fail@plt+0x1e9c4>
   2fde4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   2fde8:	mov	r1, r5
   2fdec:	ldr	r5, [sp, #28]
   2fdf0:	ldr	r4, [sp, #84]	; 0x54
   2fdf4:	ldr	r0, [sp, #52]	; 0x34
   2fdf8:	ldr	ip, [fp, #-84]	; 0xffffffac
   2fdfc:	cmp	r1, #1
   2fe00:	orr	r2, r8, r0
   2fe04:	mov	r0, r1
   2fe08:	bhi	2fe14 <__assert_fail@plt+0x1e9f0>
   2fe0c:	tst	r2, #1
   2fe10:	bne	2f64c <__assert_fail@plt+0x1e228>
   2fe14:	add	r0, r0, sl
   2fe18:	str	r2, [sp, #84]	; 0x54
   2fe1c:	str	r0, [fp, #-56]	; 0xffffffc8
   2fe20:	mov	r0, #0
   2fe24:	tst	r2, #1
   2fe28:	bne	2ff08 <__assert_fail@plt+0x1eae4>
   2fe2c:	ldr	r1, [fp, #-76]	; 0xffffffb4
   2fe30:	tst	r1, #1
   2fe34:	bne	30088 <__assert_fail@plt+0x1ec64>
   2fe38:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2fe3c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   2fe40:	subs	r2, r1, #2
   2fe44:	movwne	r2, #1
   2fe48:	orr	r2, r2, r0
   2fe4c:	tst	r2, #1
   2fe50:	bne	2fe8c <__assert_fail@plt+0x1ea68>
   2fe54:	cmp	r9, r5
   2fe58:	add	r2, r9, #1
   2fe5c:	mov	r0, #1
   2fe60:	movcc	r1, #39	; 0x27
   2fe64:	str	r0, [fp, #-52]	; 0xffffffcc
   2fe68:	strbcc	r1, [ip, r9]
   2fe6c:	cmp	r2, r5
   2fe70:	movcc	r1, #36	; 0x24
   2fe74:	strbcc	r1, [ip, r2]
   2fe78:	add	r2, r9, #2
   2fe7c:	add	r9, r9, #3
   2fe80:	cmp	r2, r5
   2fe84:	movcc	r1, #39	; 0x27
   2fe88:	strbcc	r1, [ip, r2]
   2fe8c:	cmp	r9, r5
   2fe90:	add	r2, r9, #1
   2fe94:	movcc	r1, #92	; 0x5c
   2fe98:	strbcc	r1, [ip, r9]
   2fe9c:	cmp	r2, r5
   2fea0:	bcs	2feb4 <__assert_fail@plt+0x1ea90>
   2fea4:	uxtb	r3, r6
   2fea8:	mov	r1, #48	; 0x30
   2feac:	orr	r3, r1, r3, lsr #6
   2feb0:	strb	r3, [ip, r2]
   2feb4:	add	r2, r9, #2
   2feb8:	add	r9, r9, #3
   2febc:	cmp	r2, r5
   2fec0:	lsrcc	r3, r6, #3
   2fec4:	movcc	r1, #6
   2fec8:	bficc	r3, r1, #3, #29
   2fecc:	mov	r1, #6
   2fed0:	bfi	r6, r1, #3, #29
   2fed4:	strbcc	r3, [ip, r2]
   2fed8:	mov	r2, #1
   2fedc:	b	2ff3c <__assert_fail@plt+0x1eb18>
   2fee0:	ldr	r1, [sp, #80]	; 0x50
   2fee4:	cmp	r9, r2
   2fee8:	mov	r5, r2
   2feec:	ldr	r2, [sp, #84]	; 0x54
   2fef0:	strbcc	r6, [ip, r9]
   2fef4:	add	r9, r9, #1
   2fef8:	ldrb	r6, [r1, sl]
   2fefc:	mov	sl, r3
   2ff00:	tst	r2, #1
   2ff04:	beq	2fe2c <__assert_fail@plt+0x1ea08>
   2ff08:	ldr	r1, [fp, #-48]	; 0xffffffd0
   2ff0c:	tst	r1, #1
   2ff10:	beq	2ff30 <__assert_fail@plt+0x1eb0c>
   2ff14:	cmp	r9, r5
   2ff18:	mov	r2, r0
   2ff1c:	movcc	r1, #92	; 0x5c
   2ff20:	strbcc	r1, [ip, r9]
   2ff24:	add	r9, r9, #1
   2ff28:	mov	r1, #0
   2ff2c:	b	2ff38 <__assert_fail@plt+0x1eb14>
   2ff30:	mov	r1, #0
   2ff34:	mov	r2, r0
   2ff38:	str	r1, [fp, #-48]	; 0xffffffd0
   2ff3c:	mov	r0, r2
   2ff40:	and	r1, r2, #1
   2ff44:	ldr	r2, [fp, #-56]	; 0xffffffc8
   2ff48:	add	r3, sl, #1
   2ff4c:	cmp	r2, r3
   2ff50:	bls	2ffb0 <__assert_fail@plt+0x1eb8c>
   2ff54:	mov	r2, r5
   2ff58:	ldr	r5, [fp, #-52]	; 0xffffffcc
   2ff5c:	cmp	r1, #0
   2ff60:	movwne	r1, #1
   2ff64:	mvn	r5, r5
   2ff68:	orr	r5, r5, r1
   2ff6c:	tst	r5, #1
   2ff70:	bne	2fee0 <__assert_fail@plt+0x1eabc>
   2ff74:	cmp	r9, r2
   2ff78:	movcc	r5, r4
   2ff7c:	movcc	r4, #39	; 0x27
   2ff80:	strbcc	r4, [ip, r9]
   2ff84:	movcc	r4, r5
   2ff88:	add	r5, r9, #1
   2ff8c:	add	r9, r9, #2
   2ff90:	cmp	r5, r2
   2ff94:	movcc	r1, r4
   2ff98:	movcc	r4, #39	; 0x27
   2ff9c:	strbcc	r4, [ip, r5]
   2ffa0:	movcc	r4, r1
   2ffa4:	mov	r1, #0
   2ffa8:	str	r1, [fp, #-52]	; 0xffffffcc
   2ffac:	b	2fee0 <__assert_fail@plt+0x1eabc>
   2ffb0:	cmp	r1, #0
   2ffb4:	movwne	r1, #1
   2ffb8:	str	r1, [fp, #-56]	; 0xffffffc8
   2ffbc:	ldr	r0, [fp, #-56]	; 0xffffffc8
   2ffc0:	cmp	r0, #0
   2ffc4:	beq	2f9ec <__assert_fail@plt+0x1e5c8>
   2ffc8:	b	2fa20 <__assert_fail@plt+0x1e5fc>
   2ffcc:	mov	r8, #0
   2ffd0:	mov	r4, r1
   2ffd4:	ldr	r0, [fp, #-68]	; 0xffffffbc
   2ffd8:	tst	r0, #1
   2ffdc:	beq	2f658 <__assert_fail@plt+0x1e234>
   2ffe0:	b	2f90c <__assert_fail@plt+0x1e4e8>
   2ffe4:	mov	r7, sl
   2ffe8:	b	2fff0 <__assert_fail@plt+0x1ebcc>
   2ffec:	mvn	r7, #0
   2fff0:	ldr	r1, [fp, #-64]	; 0xffffffc0
   2fff4:	ldr	r3, [fp, #-76]	; 0xffffffb4
   2fff8:	ldr	r2, [sp, #88]	; 0x58
   2fffc:	eor	r0, r1, #2
   30000:	orr	r0, r0, r9
   30004:	clz	r0, r0
   30008:	lsr	r0, r0, #5
   3000c:	tst	r3, r0
   30010:	bne	30088 <__assert_fail@plt+0x1ec64>
   30014:	subs	r0, r1, #2
   30018:	movwne	r0, #1
   3001c:	orr	r0, r3, r0
   30020:	tst	r0, #1
   30024:	ldreq	r0, [sp, #60]	; 0x3c
   30028:	eoreq	r0, r0, #1
   3002c:	tsteq	r0, #1
   30030:	bne	30164 <__assert_fail@plt+0x1ed40>
   30034:	tst	r4, #1
   30038:	bne	30128 <__assert_fail@plt+0x1ed04>
   3003c:	ldr	r6, [sp, #56]	; 0x38
   30040:	mov	r8, #0
   30044:	cmp	r6, #0
   30048:	beq	30160 <__assert_fail@plt+0x1ed3c>
   3004c:	mov	r1, #0
   30050:	mov	r4, #2
   30054:	cmp	r5, #0
   30058:	mov	r0, r2
   3005c:	mov	r3, #0
   30060:	str	r1, [sp, #84]	; 0x54
   30064:	beq	2eeac <__assert_fail@plt+0x1da88>
   30068:	b	30164 <__assert_fail@plt+0x1ed40>
   3006c:	movw	r0, #25930	; 0x654a
   30070:	movt	r0, #3
   30074:	str	r0, [sp, #76]	; 0x4c
   30078:	mov	r9, #0
   3007c:	tst	r8, #1
   30080:	beq	2f144 <__assert_fail@plt+0x1dd20>
   30084:	b	2f284 <__assert_fail@plt+0x1de60>
   30088:	ldr	r1, [sp, #88]	; 0x58
   3008c:	mov	r0, #2
   30090:	tst	r1, #1
   30094:	movwne	r0, #4
   30098:	ldr	r2, [fp, #-64]	; 0xffffffc0
   3009c:	ldr	r1, [fp, #12]
   300a0:	cmp	r2, #2
   300a4:	moveq	r2, r0
   300a8:	b	300e0 <__assert_fail@plt+0x1ecbc>
   300ac:	ldr	ip, [fp, #-84]	; 0xffffffac
   300b0:	ldr	lr, [fp, #-80]	; 0xffffffb0
   300b4:	ldr	r1, [fp, #12]
   300b8:	ldr	r2, [fp, #-64]	; 0xffffffc0
   300bc:	b	300e0 <__assert_fail@plt+0x1ecbc>
   300c0:	ldr	r1, [sp, #88]	; 0x58
   300c4:	ldr	lr, [fp, #-80]	; 0xffffffb0
   300c8:	ldr	r5, [sp, #28]
   300cc:	mov	r0, #2
   300d0:	tst	r1, #1
   300d4:	ldr	r1, [fp, #12]
   300d8:	movwne	r0, #4
   300dc:	mov	r2, r0
   300e0:	mov	r0, #0
   300e4:	bic	r1, r1, #2
   300e8:	str	r2, [sp]
   300ec:	mov	r2, lr
   300f0:	str	r0, [sp, #8]
   300f4:	ldr	r0, [sp, #72]	; 0x48
   300f8:	str	r1, [sp, #4]
   300fc:	mov	r1, r5
   30100:	str	r0, [sp, #12]
   30104:	ldr	r0, [sp, #76]	; 0x4c
   30108:	str	r0, [sp, #16]
   3010c:	mov	r0, ip
   30110:	mov	r3, r7
   30114:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   30118:	mov	r9, r0
   3011c:	mov	r0, r9
   30120:	sub	sp, fp, #28
   30124:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30128:	mov	r0, #5
   3012c:	ldr	r1, [sp, #56]	; 0x38
   30130:	ldr	r2, [fp, #-80]	; 0xffffffb0
   30134:	str	r0, [sp]
   30138:	ldr	r0, [fp, #12]
   3013c:	str	r0, [sp, #4]
   30140:	ldr	r0, [fp, #16]
   30144:	str	r0, [sp, #8]
   30148:	ldr	r0, [sp, #72]	; 0x48
   3014c:	str	r0, [sp, #12]
   30150:	ldr	r0, [sp, #76]	; 0x4c
   30154:	str	r0, [sp, #16]
   30158:	ldr	r0, [fp, #-84]	; 0xffffffac
   3015c:	b	30110 <__assert_fail@plt+0x1ecec>
   30160:	mov	r3, #0
   30164:	ldr	r1, [fp, #-88]	; 0xffffffa8
   30168:	cmp	r1, #0
   3016c:	beq	301a8 <__assert_fail@plt+0x1ed84>
   30170:	ldr	r2, [fp, #-84]	; 0xffffffac
   30174:	tst	r3, #1
   30178:	bne	301ac <__assert_fail@plt+0x1ed88>
   3017c:	ldrb	r0, [r1]
   30180:	cmp	r0, #0
   30184:	beq	301ac <__assert_fail@plt+0x1ed88>
   30188:	add	r1, r1, #1
   3018c:	cmp	r9, r5
   30190:	strbcc	r0, [r2, r9]
   30194:	add	r9, r9, #1
   30198:	ldrb	r0, [r1], #1
   3019c:	cmp	r0, #0
   301a0:	bne	3018c <__assert_fail@plt+0x1ed68>
   301a4:	b	301ac <__assert_fail@plt+0x1ed88>
   301a8:	ldr	r2, [fp, #-84]	; 0xffffffac
   301ac:	cmp	r9, r5
   301b0:	movcc	r0, #0
   301b4:	strbcc	r0, [r2, r9]
   301b8:	mov	r0, r9
   301bc:	sub	sp, fp, #28
   301c0:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   301c4:	mov	r0, #4
   301c8:	b	30098 <__assert_fail@plt+0x1ec74>
   301cc:	bl	11400 <abort@plt>
   301d0:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   301d4:	add	fp, sp, #28
   301d8:	sub	sp, sp, #28
   301dc:	movw	r5, #29128	; 0x71c8
   301e0:	cmp	r2, #0
   301e4:	mov	r4, r1
   301e8:	mov	r7, r0
   301ec:	str	r0, [sp, #20]
   301f0:	movt	r5, #4
   301f4:	movne	r5, r2
   301f8:	bl	11304 <__errno_location@plt>
   301fc:	mov	sl, r0
   30200:	ldr	r2, [r5, #40]	; 0x28
   30204:	ldr	r3, [r5, #44]	; 0x2c
   30208:	ldm	r5, {r0, r1}
   3020c:	orr	r8, r1, #1
   30210:	add	r9, r5, #8
   30214:	mov	r1, #0
   30218:	ldr	r6, [sl]
   3021c:	stm	sp, {r0, r8, r9}
   30220:	mov	r0, #0
   30224:	str	r2, [sp, #12]
   30228:	str	r3, [sp, #16]
   3022c:	mov	r2, r7
   30230:	mov	r3, r4
   30234:	str	r6, [sp, #24]
   30238:	mov	r6, r4
   3023c:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   30240:	add	r7, r0, #1
   30244:	mov	r0, r7
   30248:	bl	312bc <__assert_fail@plt+0x1fe98>
   3024c:	mov	r4, r0
   30250:	ldr	r0, [r5]
   30254:	ldr	r2, [r5, #44]	; 0x2c
   30258:	ldr	r1, [r5, #40]	; 0x28
   3025c:	mov	r3, r6
   30260:	stm	sp, {r0, r8, r9}
   30264:	str	r2, [sp, #16]
   30268:	ldr	r2, [sp, #20]
   3026c:	str	r1, [sp, #12]
   30270:	mov	r0, r4
   30274:	mov	r1, r7
   30278:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   3027c:	ldr	r0, [sp, #24]
   30280:	str	r0, [sl]
   30284:	mov	r0, r4
   30288:	sub	sp, fp, #28
   3028c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30290:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30294:	add	fp, sp, #28
   30298:	sub	sp, sp, #36	; 0x24
   3029c:	movw	r8, #29128	; 0x71c8
   302a0:	cmp	r3, #0
   302a4:	mov	r4, r2
   302a8:	str	r2, [sp, #24]
   302ac:	mov	r5, r1
   302b0:	mov	r6, r0
   302b4:	str	r0, [sp, #20]
   302b8:	movt	r8, #4
   302bc:	movne	r8, r3
   302c0:	bl	11304 <__errno_location@plt>
   302c4:	str	r0, [sp, #28]
   302c8:	ldr	r1, [r8, #40]	; 0x28
   302cc:	ldr	r2, [r8, #44]	; 0x2c
   302d0:	ldr	r7, [r0]
   302d4:	cmp	r4, #0
   302d8:	add	sl, r8, #8
   302dc:	mov	r0, #0
   302e0:	ldm	r8, {r3, r9}
   302e4:	orreq	r9, r9, #1
   302e8:	stm	sp, {r3, r9, sl}
   302ec:	str	r1, [sp, #12]
   302f0:	str	r2, [sp, #16]
   302f4:	mov	r1, #0
   302f8:	mov	r2, r6
   302fc:	mov	r3, r5
   30300:	str	r7, [sp, #32]
   30304:	mov	r7, r5
   30308:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   3030c:	add	r4, r0, #1
   30310:	mov	r5, r0
   30314:	mov	r0, r4
   30318:	bl	312bc <__assert_fail@plt+0x1fe98>
   3031c:	mov	r6, r0
   30320:	ldr	r0, [r8]
   30324:	ldr	r2, [r8, #44]	; 0x2c
   30328:	ldr	r1, [r8, #40]	; 0x28
   3032c:	mov	r3, r7
   30330:	stm	sp, {r0, r9, sl}
   30334:	str	r2, [sp, #16]
   30338:	ldr	r2, [sp, #20]
   3033c:	str	r1, [sp, #12]
   30340:	mov	r0, r6
   30344:	mov	r1, r4
   30348:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   3034c:	ldr	r0, [sp, #24]
   30350:	ldr	r1, [sp, #32]
   30354:	ldr	r2, [sp, #28]
   30358:	cmp	r0, #0
   3035c:	str	r1, [r2]
   30360:	strne	r5, [r0]
   30364:	mov	r0, r6
   30368:	sub	sp, fp, #28
   3036c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30370:	push	{r4, r5, r6, r7, fp, lr}
   30374:	add	fp, sp, #16
   30378:	movw	r4, #29024	; 0x7160
   3037c:	movt	r4, #4
   30380:	ldrd	r6, [r4]
   30384:	cmp	r7, #2
   30388:	blt	303b4 <__assert_fail@plt+0x1ef90>
   3038c:	add	r5, r6, #12
   30390:	mov	r7, #0
   30394:	ldr	r0, [r5, r7, lsl #3]
   30398:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   3039c:	ldr	r1, [r4, #4]
   303a0:	add	r2, r7, #2
   303a4:	add	r0, r7, #1
   303a8:	mov	r7, r0
   303ac:	cmp	r2, r1
   303b0:	blt	30394 <__assert_fail@plt+0x1ef70>
   303b4:	ldr	r0, [r6, #4]
   303b8:	movw	r5, #29176	; 0x71f8
   303bc:	movt	r5, #4
   303c0:	cmp	r0, r5
   303c4:	beq	303d8 <__assert_fail@plt+0x1efb4>
   303c8:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   303cc:	mov	r0, #256	; 0x100
   303d0:	str	r0, [r4, #8]
   303d4:	str	r5, [r4, #12]
   303d8:	add	r5, r4, #8
   303dc:	cmp	r6, r5
   303e0:	beq	303f0 <__assert_fail@plt+0x1efcc>
   303e4:	mov	r0, r6
   303e8:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   303ec:	str	r5, [r4]
   303f0:	mov	r0, #1
   303f4:	str	r0, [r4, #4]
   303f8:	pop	{r4, r5, r6, r7, fp, pc}
   303fc:	movw	r3, #29128	; 0x71c8
   30400:	mvn	r2, #0
   30404:	movt	r3, #4
   30408:	b	3040c <__assert_fail@plt+0x1efe8>
   3040c:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   30410:	add	fp, sp, #28
   30414:	sub	sp, sp, #44	; 0x2c
   30418:	mov	r7, r3
   3041c:	str	r2, [sp, #36]	; 0x24
   30420:	str	r1, [sp, #32]
   30424:	mov	r5, r0
   30428:	bl	11304 <__errno_location@plt>
   3042c:	cmp	r5, #0
   30430:	bmi	30598 <__assert_fail@plt+0x1f174>
   30434:	cmn	r5, #-2147483647	; 0x80000001
   30438:	beq	30598 <__assert_fail@plt+0x1f174>
   3043c:	movw	r8, #29024	; 0x7160
   30440:	mov	r4, r0
   30444:	ldr	r0, [r0]
   30448:	movt	r8, #4
   3044c:	str	r4, [sp, #28]
   30450:	ldr	r1, [r8, #4]
   30454:	ldr	r6, [r8]
   30458:	str	r0, [sp, #24]
   3045c:	cmp	r1, r5
   30460:	ble	3046c <__assert_fail@plt+0x1f048>
   30464:	mov	sl, r6
   30468:	b	304d4 <__assert_fail@plt+0x1f0b0>
   3046c:	mov	r0, #8
   30470:	add	r9, r8, #8
   30474:	str	r1, [fp, #-32]	; 0xffffffe0
   30478:	sub	r1, r5, r1
   3047c:	mvn	r3, #-2147483648	; 0x80000000
   30480:	str	r0, [sp]
   30484:	subs	r0, r6, r9
   30488:	add	r2, r1, #1
   3048c:	sub	r1, fp, #32
   30490:	movne	r0, r6
   30494:	bl	314bc <__assert_fail@plt+0x20098>
   30498:	mov	sl, r0
   3049c:	cmp	r6, r9
   304a0:	str	r0, [r8]
   304a4:	bne	304b0 <__assert_fail@plt+0x1f08c>
   304a8:	ldrd	r0, [r8, #8]
   304ac:	stm	sl, {r0, r1}
   304b0:	ldr	r1, [r8, #4]
   304b4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   304b8:	add	r0, sl, r1, lsl #3
   304bc:	sub	r1, r2, r1
   304c0:	lsl	r2, r1, #3
   304c4:	mov	r1, #0
   304c8:	bl	11334 <memset@plt>
   304cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   304d0:	str	r0, [r8, #4]
   304d4:	mov	r9, sl
   304d8:	ldm	r7, {r0, r1}
   304dc:	orr	r8, r1, #1
   304e0:	add	r1, r7, #8
   304e4:	ldr	r2, [r7, #40]	; 0x28
   304e8:	ldr	r3, [r7, #44]	; 0x2c
   304ec:	ldr	r6, [r9, r5, lsl #3]!
   304f0:	str	r1, [sp, #20]
   304f4:	ldr	r4, [r9, #4]!
   304f8:	stm	sp, {r0, r8}
   304fc:	add	r0, sp, #8
   30500:	stm	r0, {r1, r2, r3}
   30504:	ldr	r2, [sp, #32]
   30508:	ldr	r3, [sp, #36]	; 0x24
   3050c:	mov	r1, r6
   30510:	mov	r0, r4
   30514:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   30518:	cmp	r6, r0
   3051c:	bhi	30580 <__assert_fail@plt+0x1f15c>
   30520:	add	r6, r0, #1
   30524:	movw	r0, #29176	; 0x71f8
   30528:	movt	r0, #4
   3052c:	str	r6, [sl, r5, lsl #3]
   30530:	cmp	r4, r0
   30534:	beq	30540 <__assert_fail@plt+0x1f11c>
   30538:	mov	r0, r4
   3053c:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   30540:	mov	r0, r6
   30544:	bl	312bc <__assert_fail@plt+0x1fe98>
   30548:	str	r0, [r9]
   3054c:	mov	r4, r0
   30550:	add	r3, sp, #8
   30554:	ldr	r0, [r7]
   30558:	ldr	r1, [r7, #40]	; 0x28
   3055c:	ldr	r2, [r7, #44]	; 0x2c
   30560:	stm	sp, {r0, r8}
   30564:	ldr	r0, [sp, #20]
   30568:	stm	r3, {r0, r1, r2}
   3056c:	ldr	r2, [sp, #32]
   30570:	ldr	r3, [sp, #36]	; 0x24
   30574:	mov	r0, r4
   30578:	mov	r1, r6
   3057c:	bl	2ee20 <__assert_fail@plt+0x1d9fc>
   30580:	ldr	r1, [sp, #24]
   30584:	ldr	r0, [sp, #28]
   30588:	str	r1, [r0]
   3058c:	mov	r0, r4
   30590:	sub	sp, fp, #28
   30594:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   30598:	bl	11400 <abort@plt>
   3059c:	movw	r3, #29128	; 0x71c8
   305a0:	movt	r3, #4
   305a4:	b	3040c <__assert_fail@plt+0x1efe8>
   305a8:	movw	r3, #29128	; 0x71c8
   305ac:	mov	r1, r0
   305b0:	mov	r0, #0
   305b4:	mvn	r2, #0
   305b8:	movt	r3, #4
   305bc:	b	3040c <__assert_fail@plt+0x1efe8>
   305c0:	movw	r3, #29128	; 0x71c8
   305c4:	mov	r2, r1
   305c8:	mov	r1, r0
   305cc:	mov	r0, #0
   305d0:	movt	r3, #4
   305d4:	b	3040c <__assert_fail@plt+0x1efe8>
   305d8:	push	{fp, lr}
   305dc:	mov	fp, sp
   305e0:	sub	sp, sp, #48	; 0x30
   305e4:	vmov.i32	q8, #0	; 0x00000000
   305e8:	mov	ip, #32
   305ec:	mov	r3, sp
   305f0:	mov	lr, r2
   305f4:	cmp	r1, #10
   305f8:	add	r2, r3, #16
   305fc:	vst1.64	{d16-d17}, [r3], ip
   30600:	vst1.64	{d16-d17}, [r2]
   30604:	vst1.64	{d16-d17}, [r3]
   30608:	beq	30628 <__assert_fail@plt+0x1f204>
   3060c:	str	r1, [sp]
   30610:	mov	r3, sp
   30614:	mov	r1, lr
   30618:	mvn	r2, #0
   3061c:	bl	3040c <__assert_fail@plt+0x1efe8>
   30620:	mov	sp, fp
   30624:	pop	{fp, pc}
   30628:	bl	11400 <abort@plt>
   3062c:	push	{r4, sl, fp, lr}
   30630:	add	fp, sp, #8
   30634:	sub	sp, sp, #48	; 0x30
   30638:	vmov.i32	q8, #0	; 0x00000000
   3063c:	mov	ip, r3
   30640:	mov	r3, sp
   30644:	mov	lr, #32
   30648:	cmp	r1, #10
   3064c:	add	r4, r3, #16
   30650:	vst1.64	{d16-d17}, [r3], lr
   30654:	vst1.64	{d16-d17}, [r4]
   30658:	vst1.64	{d16-d17}, [r3]
   3065c:	beq	3067c <__assert_fail@plt+0x1f258>
   30660:	str	r1, [sp]
   30664:	mov	r1, r2
   30668:	mov	r3, sp
   3066c:	mov	r2, ip
   30670:	bl	3040c <__assert_fail@plt+0x1efe8>
   30674:	sub	sp, fp, #8
   30678:	pop	{r4, sl, fp, pc}
   3067c:	bl	11400 <abort@plt>
   30680:	push	{fp, lr}
   30684:	mov	fp, sp
   30688:	sub	sp, sp, #48	; 0x30
   3068c:	vmov.i32	q8, #0	; 0x00000000
   30690:	mov	r3, sp
   30694:	mov	ip, #32
   30698:	cmp	r0, #10
   3069c:	add	r2, r3, #16
   306a0:	vst1.64	{d16-d17}, [r3], ip
   306a4:	vst1.64	{d16-d17}, [r2]
   306a8:	vst1.64	{d16-d17}, [r3]
   306ac:	beq	306cc <__assert_fail@plt+0x1f2a8>
   306b0:	str	r0, [sp]
   306b4:	mov	r3, sp
   306b8:	mov	r0, #0
   306bc:	mvn	r2, #0
   306c0:	bl	3040c <__assert_fail@plt+0x1efe8>
   306c4:	mov	sp, fp
   306c8:	pop	{fp, pc}
   306cc:	bl	11400 <abort@plt>
   306d0:	push	{fp, lr}
   306d4:	mov	fp, sp
   306d8:	sub	sp, sp, #48	; 0x30
   306dc:	vmov.i32	q8, #0	; 0x00000000
   306e0:	mov	r3, sp
   306e4:	mov	ip, #32
   306e8:	cmp	r0, #10
   306ec:	add	lr, r3, #16
   306f0:	vst1.64	{d16-d17}, [r3], ip
   306f4:	vst1.64	{d16-d17}, [lr]
   306f8:	vst1.64	{d16-d17}, [r3]
   306fc:	beq	30718 <__assert_fail@plt+0x1f2f4>
   30700:	str	r0, [sp]
   30704:	mov	r3, sp
   30708:	mov	r0, #0
   3070c:	bl	3040c <__assert_fail@plt+0x1efe8>
   30710:	mov	sp, fp
   30714:	pop	{fp, pc}
   30718:	bl	11400 <abort@plt>
   3071c:	push	{r4, sl, fp, lr}
   30720:	add	fp, sp, #8
   30724:	sub	sp, sp, #48	; 0x30
   30728:	mov	lr, r0
   3072c:	movw	r0, #29128	; 0x71c8
   30730:	mov	ip, r1
   30734:	mov	r1, #32
   30738:	mov	r4, #1
   3073c:	movt	r0, #4
   30740:	add	r3, r0, #16
   30744:	vld1.64	{d16-d17}, [r0], r1
   30748:	vld1.64	{d20-d21}, [r0]
   3074c:	vld1.64	{d18-d19}, [r3]
   30750:	mov	r3, sp
   30754:	add	r0, r3, #32
   30758:	add	r1, r3, #16
   3075c:	vst1.64	{d20-d21}, [r0]
   30760:	mov	r0, #28
   30764:	vst1.64	{d18-d19}, [r1]
   30768:	mov	r1, r3
   3076c:	and	r0, r0, r2, lsr #3
   30770:	and	r2, r2, #31
   30774:	vst1.64	{d16-d17}, [r1], r0
   30778:	ldr	r0, [r1, #8]
   3077c:	bic	r4, r4, r0, lsr r2
   30780:	eor	r0, r0, r4, lsl r2
   30784:	mov	r2, ip
   30788:	str	r0, [r1, #8]
   3078c:	mov	r0, #0
   30790:	mov	r1, lr
   30794:	bl	3040c <__assert_fail@plt+0x1efe8>
   30798:	sub	sp, fp, #8
   3079c:	pop	{r4, sl, fp, pc}
   307a0:	push	{fp, lr}
   307a4:	mov	fp, sp
   307a8:	sub	sp, sp, #48	; 0x30
   307ac:	mov	ip, r0
   307b0:	movw	r0, #29128	; 0x71c8
   307b4:	mov	r2, #32
   307b8:	movt	r0, #4
   307bc:	add	r3, r0, #16
   307c0:	vld1.64	{d16-d17}, [r0], r2
   307c4:	vld1.64	{d20-d21}, [r0]
   307c8:	vld1.64	{d18-d19}, [r3]
   307cc:	mov	r3, sp
   307d0:	add	r0, r3, #32
   307d4:	add	r2, r3, #16
   307d8:	vst1.64	{d20-d21}, [r0]
   307dc:	mov	r0, #28
   307e0:	vst1.64	{d18-d19}, [r2]
   307e4:	mov	r2, r3
   307e8:	and	r0, r0, r1, lsr #3
   307ec:	and	r1, r1, #31
   307f0:	vst1.64	{d16-d17}, [r2], r0
   307f4:	mov	r0, #1
   307f8:	ldr	lr, [r2, #8]
   307fc:	bic	r0, r0, lr, lsr r1
   30800:	eor	r0, lr, r0, lsl r1
   30804:	mov	r1, ip
   30808:	str	r0, [r2, #8]
   3080c:	mov	r0, #0
   30810:	mvn	r2, #0
   30814:	bl	3040c <__assert_fail@plt+0x1efe8>
   30818:	mov	sp, fp
   3081c:	pop	{fp, pc}
   30820:	push	{fp, lr}
   30824:	mov	fp, sp
   30828:	sub	sp, sp, #48	; 0x30
   3082c:	mov	r1, r0
   30830:	movw	r0, #29128	; 0x71c8
   30834:	mov	r3, #32
   30838:	movt	r0, #4
   3083c:	add	r2, r0, #16
   30840:	vld1.64	{d16-d17}, [r0], r3
   30844:	mov	r3, sp
   30848:	vld1.64	{d18-d19}, [r2]
   3084c:	vld1.64	{d20-d21}, [r0]
   30850:	add	r2, r3, #16
   30854:	add	r0, r3, #32
   30858:	vst1.64	{d18-d19}, [r2]
   3085c:	vst1.64	{d20-d21}, [r0]
   30860:	mov	r0, #12
   30864:	mov	r2, r3
   30868:	vst1.64	{d16-d17}, [r2], r0
   3086c:	ldr	r0, [r2]
   30870:	orr	r0, r0, #67108864	; 0x4000000
   30874:	str	r0, [r2]
   30878:	mov	r0, #0
   3087c:	mvn	r2, #0
   30880:	bl	3040c <__assert_fail@plt+0x1efe8>
   30884:	mov	sp, fp
   30888:	pop	{fp, pc}
   3088c:	push	{fp, lr}
   30890:	mov	fp, sp
   30894:	sub	sp, sp, #48	; 0x30
   30898:	mov	ip, r1
   3089c:	mov	r1, r0
   308a0:	movw	r0, #29128	; 0x71c8
   308a4:	mov	r2, #32
   308a8:	movt	r0, #4
   308ac:	add	r3, r0, #16
   308b0:	vld1.64	{d16-d17}, [r0], r2
   308b4:	vld1.64	{d18-d19}, [r3]
   308b8:	vld1.64	{d20-d21}, [r0]
   308bc:	mov	r3, sp
   308c0:	add	r2, r3, #16
   308c4:	add	r0, r3, #32
   308c8:	vst1.64	{d18-d19}, [r2]
   308cc:	vst1.64	{d20-d21}, [r0]
   308d0:	mov	r0, #12
   308d4:	mov	r2, r3
   308d8:	vst1.64	{d16-d17}, [r2], r0
   308dc:	ldr	r0, [r2]
   308e0:	orr	r0, r0, #67108864	; 0x4000000
   308e4:	str	r0, [r2]
   308e8:	mov	r0, #0
   308ec:	mov	r2, ip
   308f0:	bl	3040c <__assert_fail@plt+0x1efe8>
   308f4:	mov	sp, fp
   308f8:	pop	{fp, pc}
   308fc:	push	{r4, sl, fp, lr}
   30900:	add	fp, sp, #8
   30904:	sub	sp, sp, #96	; 0x60
   30908:	vmov.i32	q8, #0	; 0x00000000
   3090c:	mov	ip, r2
   30910:	mov	r2, sp
   30914:	mov	r4, #28
   30918:	cmp	r1, #10
   3091c:	mov	r3, r2
   30920:	add	lr, r2, #16
   30924:	vst1.64	{d16-d17}, [r3], r4
   30928:	vst1.64	{d16-d17}, [lr]
   3092c:	vst1.32	{d16-d17}, [r3]
   30930:	beq	30980 <__assert_fail@plt+0x1f55c>
   30934:	vld1.64	{d16-d17}, [r2], r4
   30938:	vld1.64	{d18-d19}, [lr]
   3093c:	add	r3, sp, #48	; 0x30
   30940:	vld1.32	{d20-d21}, [r2]
   30944:	add	r2, r3, #20
   30948:	add	r4, r3, #4
   3094c:	vst1.32	{d18-d19}, [r2]
   30950:	add	r2, r3, #32
   30954:	vst1.32	{d16-d17}, [r4]
   30958:	vst1.32	{d20-d21}, [r2]
   3095c:	str	r1, [sp, #48]	; 0x30
   30960:	mvn	r2, #0
   30964:	ldr	r1, [sp, #60]	; 0x3c
   30968:	orr	r1, r1, #67108864	; 0x4000000
   3096c:	str	r1, [sp, #60]	; 0x3c
   30970:	mov	r1, ip
   30974:	bl	3040c <__assert_fail@plt+0x1efe8>
   30978:	sub	sp, fp, #8
   3097c:	pop	{r4, sl, fp, pc}
   30980:	bl	11400 <abort@plt>
   30984:	push	{r4, r5, r6, sl, fp, lr}
   30988:	add	fp, sp, #16
   3098c:	sub	sp, sp, #48	; 0x30
   30990:	mov	ip, r3
   30994:	movw	r3, #29128	; 0x71c8
   30998:	mov	r6, #32
   3099c:	cmp	r1, #0
   309a0:	mov	r4, sp
   309a4:	movt	r3, #4
   309a8:	cmpne	r2, #0
   309ac:	add	r5, r4, #16
   309b0:	add	lr, r3, #16
   309b4:	vld1.64	{d16-d17}, [r3], r6
   309b8:	vld1.64	{d18-d19}, [lr]
   309bc:	vld1.64	{d20-d21}, [r3]
   309c0:	mov	r3, #10
   309c4:	vst1.64	{d16-d17}, [r4], r6
   309c8:	vst1.64	{d18-d19}, [r5]
   309cc:	vst1.64	{d20-d21}, [r4]
   309d0:	str	r3, [sp]
   309d4:	bne	309dc <__assert_fail@plt+0x1f5b8>
   309d8:	bl	11400 <abort@plt>
   309dc:	str	r2, [sp, #44]	; 0x2c
   309e0:	str	r1, [sp, #40]	; 0x28
   309e4:	mov	r3, sp
   309e8:	mov	r1, ip
   309ec:	mvn	r2, #0
   309f0:	bl	3040c <__assert_fail@plt+0x1efe8>
   309f4:	sub	sp, fp, #16
   309f8:	pop	{r4, r5, r6, sl, fp, pc}
   309fc:	push	{r4, r5, r6, sl, fp, lr}
   30a00:	add	fp, sp, #16
   30a04:	sub	sp, sp, #48	; 0x30
   30a08:	mov	lr, r3
   30a0c:	movw	r3, #29128	; 0x71c8
   30a10:	mov	r6, #32
   30a14:	cmp	r1, #0
   30a18:	mov	r4, sp
   30a1c:	movt	r3, #4
   30a20:	cmpne	r2, #0
   30a24:	add	r5, r4, #16
   30a28:	add	ip, r3, #16
   30a2c:	vld1.64	{d16-d17}, [r3], r6
   30a30:	vld1.64	{d18-d19}, [ip]
   30a34:	vld1.64	{d20-d21}, [r3]
   30a38:	mov	r3, #10
   30a3c:	vst1.64	{d16-d17}, [r4], r6
   30a40:	vst1.64	{d18-d19}, [r5]
   30a44:	vst1.64	{d20-d21}, [r4]
   30a48:	str	r3, [sp]
   30a4c:	bne	30a54 <__assert_fail@plt+0x1f630>
   30a50:	bl	11400 <abort@plt>
   30a54:	ldr	ip, [fp, #8]
   30a58:	str	r2, [sp, #44]	; 0x2c
   30a5c:	str	r1, [sp, #40]	; 0x28
   30a60:	mov	r3, sp
   30a64:	mov	r1, lr
   30a68:	mov	r2, ip
   30a6c:	bl	3040c <__assert_fail@plt+0x1efe8>
   30a70:	sub	sp, fp, #16
   30a74:	pop	{r4, r5, r6, sl, fp, pc}
   30a78:	push	{r4, sl, fp, lr}
   30a7c:	add	fp, sp, #8
   30a80:	sub	sp, sp, #48	; 0x30
   30a84:	movw	r3, #29128	; 0x71c8
   30a88:	mov	lr, #32
   30a8c:	mov	ip, r2
   30a90:	cmp	r0, #0
   30a94:	movt	r3, #4
   30a98:	cmpne	r1, #0
   30a9c:	add	r2, r3, #16
   30aa0:	vld1.64	{d16-d17}, [r3], lr
   30aa4:	vld1.64	{d20-d21}, [r3]
   30aa8:	vld1.64	{d18-d19}, [r2]
   30aac:	mov	r2, sp
   30ab0:	add	r4, r2, #16
   30ab4:	vst1.64	{d16-d17}, [r2], lr
   30ab8:	vst1.64	{d20-d21}, [r2]
   30abc:	mov	r2, #10
   30ac0:	vst1.64	{d18-d19}, [r4]
   30ac4:	str	r2, [sp]
   30ac8:	bne	30ad0 <__assert_fail@plt+0x1f6ac>
   30acc:	bl	11400 <abort@plt>
   30ad0:	str	r1, [sp, #44]	; 0x2c
   30ad4:	str	r0, [sp, #40]	; 0x28
   30ad8:	mov	r3, sp
   30adc:	mov	r0, #0
   30ae0:	mov	r1, ip
   30ae4:	mvn	r2, #0
   30ae8:	bl	3040c <__assert_fail@plt+0x1efe8>
   30aec:	sub	sp, fp, #8
   30af0:	pop	{r4, sl, fp, pc}
   30af4:	push	{r4, r5, fp, lr}
   30af8:	add	fp, sp, #8
   30afc:	sub	sp, sp, #48	; 0x30
   30b00:	mov	ip, r3
   30b04:	movw	r3, #29128	; 0x71c8
   30b08:	mov	r4, #32
   30b0c:	mov	lr, r2
   30b10:	cmp	r0, #0
   30b14:	movt	r3, #4
   30b18:	cmpne	r1, #0
   30b1c:	add	r2, r3, #16
   30b20:	vld1.64	{d16-d17}, [r3], r4
   30b24:	vld1.64	{d20-d21}, [r3]
   30b28:	vld1.64	{d18-d19}, [r2]
   30b2c:	mov	r2, sp
   30b30:	add	r5, r2, #16
   30b34:	vst1.64	{d16-d17}, [r2], r4
   30b38:	vst1.64	{d20-d21}, [r2]
   30b3c:	mov	r2, #10
   30b40:	vst1.64	{d18-d19}, [r5]
   30b44:	str	r2, [sp]
   30b48:	bne	30b50 <__assert_fail@plt+0x1f72c>
   30b4c:	bl	11400 <abort@plt>
   30b50:	str	r1, [sp, #44]	; 0x2c
   30b54:	str	r0, [sp, #40]	; 0x28
   30b58:	mov	r3, sp
   30b5c:	mov	r0, #0
   30b60:	mov	r1, lr
   30b64:	mov	r2, ip
   30b68:	bl	3040c <__assert_fail@plt+0x1efe8>
   30b6c:	sub	sp, fp, #8
   30b70:	pop	{r4, r5, fp, pc}
   30b74:	movw	r3, #28976	; 0x7130
   30b78:	movt	r3, #4
   30b7c:	b	3040c <__assert_fail@plt+0x1efe8>
   30b80:	movw	r3, #28976	; 0x7130
   30b84:	mov	r2, r1
   30b88:	mov	r1, r0
   30b8c:	mov	r0, #0
   30b90:	movt	r3, #4
   30b94:	b	3040c <__assert_fail@plt+0x1efe8>
   30b98:	movw	r3, #28976	; 0x7130
   30b9c:	mvn	r2, #0
   30ba0:	movt	r3, #4
   30ba4:	b	3040c <__assert_fail@plt+0x1efe8>
   30ba8:	movw	r3, #28976	; 0x7130
   30bac:	mov	r1, r0
   30bb0:	mov	r0, #0
   30bb4:	mvn	r2, #0
   30bb8:	movt	r3, #4
   30bbc:	b	3040c <__assert_fail@plt+0x1efe8>
   30bc0:	mov	r1, #0
   30bc4:	mov	r2, #3
   30bc8:	b	32718 <__assert_fail@plt+0x212f4>
   30bcc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   30bd0:	add	fp, sp, #24
   30bd4:	sub	sp, sp, #32
   30bd8:	ldr	r6, [fp, #12]
   30bdc:	ldr	r7, [fp, #8]
   30be0:	mov	r4, r2
   30be4:	mov	r8, r0
   30be8:	cmp	r1, #0
   30bec:	beq	30c14 <__assert_fail@plt+0x1f7f0>
   30bf0:	movw	r2, #26020	; 0x65a4
   30bf4:	mov	r5, r1
   30bf8:	str	r3, [sp, #4]
   30bfc:	str	r4, [sp]
   30c00:	mov	r0, r8
   30c04:	mov	r1, #1
   30c08:	movt	r2, #3
   30c0c:	mov	r3, r5
   30c10:	b	30c2c <__assert_fail@plt+0x1f808>
   30c14:	movw	r2, #26032	; 0x65b0
   30c18:	str	r3, [sp]
   30c1c:	mov	r0, r8
   30c20:	mov	r1, #1
   30c24:	mov	r3, r4
   30c28:	movt	r2, #3
   30c2c:	bl	11358 <__fprintf_chk@plt>
   30c30:	movw	r1, #26039	; 0x65b7
   30c34:	mov	r0, #0
   30c38:	mov	r2, #5
   30c3c:	movt	r1, #3
   30c40:	bl	111e4 <dcgettext@plt>
   30c44:	movw	r2, #26757	; 0x6885
   30c48:	mov	r3, r0
   30c4c:	movw	r0, #2022	; 0x7e6
   30c50:	mov	r1, #1
   30c54:	movt	r2, #3
   30c58:	str	r0, [sp]
   30c5c:	mov	r0, r8
   30c60:	bl	11358 <__fprintf_chk@plt>
   30c64:	movw	r4, #14286	; 0x37ce
   30c68:	mov	r1, r8
   30c6c:	movt	r4, #3
   30c70:	mov	r0, r4
   30c74:	bl	11148 <fputs_unlocked@plt>
   30c78:	movw	r1, #26043	; 0x65bb
   30c7c:	mov	r0, #0
   30c80:	mov	r2, #5
   30c84:	movt	r1, #3
   30c88:	bl	111e4 <dcgettext@plt>
   30c8c:	movw	r3, #26214	; 0x6666
   30c90:	mov	r2, r0
   30c94:	mov	r0, r8
   30c98:	mov	r1, #1
   30c9c:	movt	r3, #3
   30ca0:	bl	11358 <__fprintf_chk@plt>
   30ca4:	mov	r0, r4
   30ca8:	mov	r1, r8
   30cac:	bl	11148 <fputs_unlocked@plt>
   30cb0:	cmp	r6, #9
   30cb4:	bhi	30cf0 <__assert_fail@plt+0x1f8cc>
   30cb8:	add	r0, pc, #0
   30cbc:	ldr	pc, [r0, r6, lsl #2]
   30cc0:	andeq	r0, r3, r8, ror #25
   30cc4:	strdeq	r0, [r3], -ip
   30cc8:	andeq	r0, r3, ip, lsr #26
   30ccc:	andeq	r0, r3, r4, asr sp
   30cd0:	andeq	r0, r3, ip, ror sp
   30cd4:	andeq	r0, r3, r4, lsr #27
   30cd8:	andeq	r0, r3, ip, asr #27
   30cdc:	andeq	r0, r3, r4, lsl #28
   30ce0:	andeq	r0, r3, ip, lsr #29
   30ce4:	andeq	r0, r3, r4, asr lr
   30ce8:	sub	sp, fp, #24
   30cec:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30cf0:	movw	r1, #26567	; 0x67c7
   30cf4:	movt	r1, #3
   30cf8:	b	30e5c <__assert_fail@plt+0x1fa38>
   30cfc:	movw	r1, #26248	; 0x6688
   30d00:	mov	r0, #0
   30d04:	mov	r2, #5
   30d08:	movt	r1, #3
   30d0c:	bl	111e4 <dcgettext@plt>
   30d10:	ldr	r3, [r7]
   30d14:	mov	r2, r0
   30d18:	mov	r0, r8
   30d1c:	mov	r1, #1
   30d20:	sub	sp, fp, #24
   30d24:	pop	{r4, r5, r6, r7, r8, sl, fp, lr}
   30d28:	b	11358 <__fprintf_chk@plt>
   30d2c:	movw	r1, #26264	; 0x6698
   30d30:	mov	r0, #0
   30d34:	mov	r2, #5
   30d38:	movt	r1, #3
   30d3c:	bl	111e4 <dcgettext@plt>
   30d40:	mov	r2, r0
   30d44:	ldr	r3, [r7]
   30d48:	ldr	r0, [r7, #4]
   30d4c:	str	r0, [sp]
   30d50:	b	30e40 <__assert_fail@plt+0x1fa1c>
   30d54:	movw	r1, #26287	; 0x66af
   30d58:	mov	r0, #0
   30d5c:	mov	r2, #5
   30d60:	movt	r1, #3
   30d64:	bl	111e4 <dcgettext@plt>
   30d68:	mov	r2, r0
   30d6c:	ldr	r3, [r7]
   30d70:	ldmib	r7, {r0, r1}
   30d74:	stm	sp, {r0, r1}
   30d78:	b	30e40 <__assert_fail@plt+0x1fa1c>
   30d7c:	movw	r1, #26315	; 0x66cb
   30d80:	mov	r0, #0
   30d84:	mov	r2, #5
   30d88:	movt	r1, #3
   30d8c:	bl	111e4 <dcgettext@plt>
   30d90:	ldr	r3, [r7]
   30d94:	mov	r2, r0
   30d98:	ldmib	r7, {r0, r1, r7}
   30d9c:	stm	sp, {r0, r1, r7}
   30da0:	b	30e40 <__assert_fail@plt+0x1fa1c>
   30da4:	movw	r1, #26347	; 0x66eb
   30da8:	mov	r0, #0
   30dac:	mov	r2, #5
   30db0:	movt	r1, #3
   30db4:	bl	111e4 <dcgettext@plt>
   30db8:	ldr	r3, [r7]
   30dbc:	mov	r2, r0
   30dc0:	ldmib	r7, {r0, r1, r6, r7}
   30dc4:	stm	sp, {r0, r1, r6, r7}
   30dc8:	b	30e40 <__assert_fail@plt+0x1fa1c>
   30dcc:	movw	r1, #26383	; 0x670f
   30dd0:	mov	r0, #0
   30dd4:	mov	r2, #5
   30dd8:	movt	r1, #3
   30ddc:	bl	111e4 <dcgettext@plt>
   30de0:	mov	r2, r0
   30de4:	ldr	r3, [r7]
   30de8:	ldmib	r7, {r0, r1, r6}
   30dec:	ldr	r5, [r7, #16]
   30df0:	ldr	r7, [r7, #20]
   30df4:	stm	sp, {r0, r1, r6}
   30df8:	str	r5, [sp, #12]
   30dfc:	str	r7, [sp, #16]
   30e00:	b	30e40 <__assert_fail@plt+0x1fa1c>
   30e04:	movw	r1, #26423	; 0x6737
   30e08:	mov	r0, #0
   30e0c:	mov	r2, #5
   30e10:	movt	r1, #3
   30e14:	bl	111e4 <dcgettext@plt>
   30e18:	mov	r2, r0
   30e1c:	ldr	r3, [r7]
   30e20:	ldmib	r7, {r0, r1, r6}
   30e24:	ldr	r5, [r7, #16]
   30e28:	ldr	r4, [r7, #20]
   30e2c:	ldr	r7, [r7, #24]
   30e30:	stm	sp, {r0, r1, r6}
   30e34:	str	r5, [sp, #12]
   30e38:	str	r4, [sp, #16]
   30e3c:	str	r7, [sp, #20]
   30e40:	mov	r0, r8
   30e44:	mov	r1, #1
   30e48:	bl	11358 <__fprintf_chk@plt>
   30e4c:	sub	sp, fp, #24
   30e50:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30e54:	movw	r1, #26515	; 0x6793
   30e58:	movt	r1, #3
   30e5c:	mov	r0, #0
   30e60:	mov	r2, #5
   30e64:	bl	111e4 <dcgettext@plt>
   30e68:	mov	ip, r0
   30e6c:	ldr	r3, [r7]
   30e70:	ldr	r0, [r7, #4]
   30e74:	ldr	r1, [r7, #8]
   30e78:	ldr	r6, [r7, #12]
   30e7c:	ldr	r5, [r7, #16]
   30e80:	ldr	r4, [r7, #20]
   30e84:	ldr	r2, [r7, #24]
   30e88:	ldr	lr, [r7, #28]
   30e8c:	ldr	r7, [r7, #32]
   30e90:	stm	sp, {r0, r1, r6}
   30e94:	str	r5, [sp, #12]
   30e98:	str	r4, [sp, #16]
   30e9c:	str	r2, [sp, #20]
   30ea0:	str	lr, [sp, #24]
   30ea4:	str	r7, [sp, #28]
   30ea8:	b	30ef0 <__assert_fail@plt+0x1facc>
   30eac:	movw	r1, #26467	; 0x6763
   30eb0:	mov	r0, #0
   30eb4:	mov	r2, #5
   30eb8:	movt	r1, #3
   30ebc:	bl	111e4 <dcgettext@plt>
   30ec0:	mov	ip, r0
   30ec4:	ldr	r3, [r7]
   30ec8:	ldmib	r7, {r0, r1, r6}
   30ecc:	ldr	r5, [r7, #16]
   30ed0:	ldr	r4, [r7, #20]
   30ed4:	ldr	r2, [r7, #24]
   30ed8:	ldr	r7, [r7, #28]
   30edc:	stm	sp, {r0, r1, r6}
   30ee0:	str	r5, [sp, #12]
   30ee4:	str	r4, [sp, #16]
   30ee8:	str	r2, [sp, #20]
   30eec:	str	r7, [sp, #24]
   30ef0:	mov	r0, r8
   30ef4:	mov	r1, #1
   30ef8:	mov	r2, ip
   30efc:	bl	11358 <__fprintf_chk@plt>
   30f00:	sub	sp, fp, #24
   30f04:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   30f08:	push	{r4, sl, fp, lr}
   30f0c:	add	fp, sp, #8
   30f10:	sub	sp, sp, #8
   30f14:	ldr	ip, [fp, #8]
   30f18:	mov	lr, #0
   30f1c:	ldr	r4, [ip, lr, lsl #2]
   30f20:	add	lr, lr, #1
   30f24:	cmp	r4, #0
   30f28:	bne	30f1c <__assert_fail@plt+0x1faf8>
   30f2c:	sub	r4, lr, #1
   30f30:	str	ip, [sp]
   30f34:	str	r4, [sp, #4]
   30f38:	bl	30bcc <__assert_fail@plt+0x1f7a8>
   30f3c:	sub	sp, fp, #8
   30f40:	pop	{r4, sl, fp, pc}
   30f44:	push	{fp, lr}
   30f48:	mov	fp, sp
   30f4c:	sub	sp, sp, #48	; 0x30
   30f50:	ldr	ip, [fp, #8]
   30f54:	ldr	lr, [ip]
   30f58:	cmp	lr, #0
   30f5c:	str	lr, [sp, #8]
   30f60:	beq	30ffc <__assert_fail@plt+0x1fbd8>
   30f64:	ldr	lr, [ip, #4]
   30f68:	cmp	lr, #0
   30f6c:	str	lr, [sp, #12]
   30f70:	beq	31004 <__assert_fail@plt+0x1fbe0>
   30f74:	ldr	lr, [ip, #8]
   30f78:	cmp	lr, #0
   30f7c:	str	lr, [sp, #16]
   30f80:	beq	3100c <__assert_fail@plt+0x1fbe8>
   30f84:	ldr	lr, [ip, #12]
   30f88:	cmp	lr, #0
   30f8c:	str	lr, [sp, #20]
   30f90:	beq	31014 <__assert_fail@plt+0x1fbf0>
   30f94:	ldr	lr, [ip, #16]
   30f98:	cmp	lr, #0
   30f9c:	str	lr, [sp, #24]
   30fa0:	beq	3101c <__assert_fail@plt+0x1fbf8>
   30fa4:	ldr	lr, [ip, #20]
   30fa8:	cmp	lr, #0
   30fac:	str	lr, [sp, #28]
   30fb0:	beq	31024 <__assert_fail@plt+0x1fc00>
   30fb4:	ldr	lr, [ip, #24]
   30fb8:	cmp	lr, #0
   30fbc:	str	lr, [sp, #32]
   30fc0:	beq	3102c <__assert_fail@plt+0x1fc08>
   30fc4:	ldr	lr, [ip, #28]
   30fc8:	cmp	lr, #0
   30fcc:	str	lr, [sp, #36]	; 0x24
   30fd0:	beq	31034 <__assert_fail@plt+0x1fc10>
   30fd4:	ldr	lr, [ip, #32]
   30fd8:	cmp	lr, #0
   30fdc:	str	lr, [sp, #40]	; 0x28
   30fe0:	beq	3103c <__assert_fail@plt+0x1fc18>
   30fe4:	ldr	lr, [ip, #36]	; 0x24
   30fe8:	mov	ip, #10
   30fec:	cmp	lr, #0
   30ff0:	str	lr, [sp, #44]	; 0x2c
   30ff4:	movweq	ip, #9
   30ff8:	b	31040 <__assert_fail@plt+0x1fc1c>
   30ffc:	mov	ip, #0
   31000:	b	31040 <__assert_fail@plt+0x1fc1c>
   31004:	mov	ip, #1
   31008:	b	31040 <__assert_fail@plt+0x1fc1c>
   3100c:	mov	ip, #2
   31010:	b	31040 <__assert_fail@plt+0x1fc1c>
   31014:	mov	ip, #3
   31018:	b	31040 <__assert_fail@plt+0x1fc1c>
   3101c:	mov	ip, #4
   31020:	b	31040 <__assert_fail@plt+0x1fc1c>
   31024:	mov	ip, #5
   31028:	b	31040 <__assert_fail@plt+0x1fc1c>
   3102c:	mov	ip, #6
   31030:	b	31040 <__assert_fail@plt+0x1fc1c>
   31034:	mov	ip, #7
   31038:	b	31040 <__assert_fail@plt+0x1fc1c>
   3103c:	mov	ip, #8
   31040:	add	lr, sp, #8
   31044:	str	ip, [sp, #4]
   31048:	str	lr, [sp]
   3104c:	bl	30bcc <__assert_fail@plt+0x1f7a8>
   31050:	mov	sp, fp
   31054:	pop	{fp, pc}
   31058:	push	{fp, lr}
   3105c:	mov	fp, sp
   31060:	sub	sp, sp, #56	; 0x38
   31064:	add	ip, fp, #8
   31068:	str	ip, [sp, #12]
   3106c:	ldr	lr, [fp, #8]
   31070:	cmp	lr, #0
   31074:	str	lr, [sp, #16]
   31078:	beq	31114 <__assert_fail@plt+0x1fcf0>
   3107c:	ldr	lr, [ip, #4]
   31080:	cmp	lr, #0
   31084:	str	lr, [sp, #20]
   31088:	beq	3111c <__assert_fail@plt+0x1fcf8>
   3108c:	ldr	lr, [ip, #8]
   31090:	cmp	lr, #0
   31094:	str	lr, [sp, #24]
   31098:	beq	31124 <__assert_fail@plt+0x1fd00>
   3109c:	ldr	lr, [ip, #12]
   310a0:	cmp	lr, #0
   310a4:	str	lr, [sp, #28]
   310a8:	beq	3112c <__assert_fail@plt+0x1fd08>
   310ac:	ldr	lr, [ip, #16]
   310b0:	cmp	lr, #0
   310b4:	str	lr, [sp, #32]
   310b8:	beq	31134 <__assert_fail@plt+0x1fd10>
   310bc:	ldr	lr, [ip, #20]
   310c0:	cmp	lr, #0
   310c4:	str	lr, [sp, #36]	; 0x24
   310c8:	beq	3113c <__assert_fail@plt+0x1fd18>
   310cc:	ldr	lr, [ip, #24]
   310d0:	cmp	lr, #0
   310d4:	str	lr, [sp, #40]	; 0x28
   310d8:	beq	31144 <__assert_fail@plt+0x1fd20>
   310dc:	ldr	lr, [ip, #28]
   310e0:	cmp	lr, #0
   310e4:	str	lr, [sp, #44]	; 0x2c
   310e8:	beq	3114c <__assert_fail@plt+0x1fd28>
   310ec:	ldr	lr, [ip, #32]
   310f0:	cmp	lr, #0
   310f4:	str	lr, [sp, #48]	; 0x30
   310f8:	beq	31154 <__assert_fail@plt+0x1fd30>
   310fc:	ldr	lr, [ip, #36]	; 0x24
   31100:	mov	ip, #10
   31104:	cmp	lr, #0
   31108:	str	lr, [sp, #52]	; 0x34
   3110c:	movweq	ip, #9
   31110:	b	31158 <__assert_fail@plt+0x1fd34>
   31114:	mov	ip, #0
   31118:	b	31158 <__assert_fail@plt+0x1fd34>
   3111c:	mov	ip, #1
   31120:	b	31158 <__assert_fail@plt+0x1fd34>
   31124:	mov	ip, #2
   31128:	b	31158 <__assert_fail@plt+0x1fd34>
   3112c:	mov	ip, #3
   31130:	b	31158 <__assert_fail@plt+0x1fd34>
   31134:	mov	ip, #4
   31138:	b	31158 <__assert_fail@plt+0x1fd34>
   3113c:	mov	ip, #5
   31140:	b	31158 <__assert_fail@plt+0x1fd34>
   31144:	mov	ip, #6
   31148:	b	31158 <__assert_fail@plt+0x1fd34>
   3114c:	mov	ip, #7
   31150:	b	31158 <__assert_fail@plt+0x1fd34>
   31154:	mov	ip, #8
   31158:	add	lr, sp, #16
   3115c:	str	ip, [sp, #4]
   31160:	str	lr, [sp]
   31164:	bl	30bcc <__assert_fail@plt+0x1f7a8>
   31168:	mov	sp, fp
   3116c:	pop	{fp, pc}
   31170:	push	{fp, lr}
   31174:	mov	fp, sp
   31178:	movw	r0, #29068	; 0x718c
   3117c:	movt	r0, #4
   31180:	ldr	r1, [r0]
   31184:	movw	r0, #14286	; 0x37ce
   31188:	movt	r0, #3
   3118c:	bl	11148 <fputs_unlocked@plt>
   31190:	movw	r1, #26627	; 0x6803
   31194:	mov	r0, #0
   31198:	mov	r2, #5
   3119c:	movt	r1, #3
   311a0:	bl	111e4 <dcgettext@plt>
   311a4:	movw	r2, #26647	; 0x6817
   311a8:	mov	r1, r0
   311ac:	mov	r0, #1
   311b0:	movt	r2, #3
   311b4:	bl	11340 <__printf_chk@plt>
   311b8:	movw	r1, #26669	; 0x682d
   311bc:	mov	r0, #0
   311c0:	mov	r2, #5
   311c4:	movt	r1, #3
   311c8:	bl	111e4 <dcgettext@plt>
   311cc:	movw	r2, #14507	; 0x38ab
   311d0:	movw	r3, #15346	; 0x3bf2
   311d4:	mov	r1, r0
   311d8:	mov	r0, #1
   311dc:	movt	r2, #3
   311e0:	movt	r3, #3
   311e4:	bl	11340 <__printf_chk@plt>
   311e8:	movw	r1, #26689	; 0x6841
   311ec:	mov	r0, #0
   311f0:	mov	r2, #5
   311f4:	movt	r1, #3
   311f8:	bl	111e4 <dcgettext@plt>
   311fc:	movw	r2, #26728	; 0x6868
   31200:	mov	r1, r0
   31204:	mov	r0, #1
   31208:	movt	r2, #3
   3120c:	pop	{fp, lr}
   31210:	b	11340 <__printf_chk@plt>
   31214:	push	{r4, r5, r6, sl, fp, lr}
   31218:	add	fp, sp, #16
   3121c:	mov	r4, r2
   31220:	mov	r5, r1
   31224:	mov	r6, r0
   31228:	bl	32994 <__assert_fail@plt+0x21570>
   3122c:	cmp	r0, #0
   31230:	popne	{r4, r5, r6, sl, fp, pc}
   31234:	cmp	r6, #0
   31238:	beq	3124c <__assert_fail@plt+0x1fe28>
   3123c:	cmp	r5, #0
   31240:	cmpne	r4, #0
   31244:	bne	3124c <__assert_fail@plt+0x1fe28>
   31248:	pop	{r4, r5, r6, sl, fp, pc}
   3124c:	bl	317c8 <__assert_fail@plt+0x203a4>
   31250:	push	{r4, r5, r6, sl, fp, lr}
   31254:	add	fp, sp, #16
   31258:	mov	r4, r2
   3125c:	mov	r5, r1
   31260:	mov	r6, r0
   31264:	bl	32994 <__assert_fail@plt+0x21570>
   31268:	cmp	r0, #0
   3126c:	popne	{r4, r5, r6, sl, fp, pc}
   31270:	cmp	r6, #0
   31274:	beq	31288 <__assert_fail@plt+0x1fe64>
   31278:	cmp	r5, #0
   3127c:	cmpne	r4, #0
   31280:	bne	31288 <__assert_fail@plt+0x1fe64>
   31284:	pop	{r4, r5, r6, sl, fp, pc}
   31288:	bl	317c8 <__assert_fail@plt+0x203a4>
   3128c:	push	{fp, lr}
   31290:	mov	fp, sp
   31294:	bl	32610 <__assert_fail@plt+0x211ec>
   31298:	cmp	r0, #0
   3129c:	popne	{fp, pc}
   312a0:	bl	317c8 <__assert_fail@plt+0x203a4>
   312a4:	push	{fp, lr}
   312a8:	mov	fp, sp
   312ac:	bl	32610 <__assert_fail@plt+0x211ec>
   312b0:	cmp	r0, #0
   312b4:	popne	{fp, pc}
   312b8:	bl	317c8 <__assert_fail@plt+0x203a4>
   312bc:	push	{fp, lr}
   312c0:	mov	fp, sp
   312c4:	bl	32610 <__assert_fail@plt+0x211ec>
   312c8:	cmp	r0, #0
   312cc:	popne	{fp, pc}
   312d0:	bl	317c8 <__assert_fail@plt+0x203a4>
   312d4:	push	{r4, r5, fp, lr}
   312d8:	add	fp, sp, #8
   312dc:	mov	r4, r1
   312e0:	mov	r5, r0
   312e4:	bl	32640 <__assert_fail@plt+0x2121c>
   312e8:	cmp	r0, #0
   312ec:	popne	{r4, r5, fp, pc}
   312f0:	cmp	r5, #0
   312f4:	beq	31304 <__assert_fail@plt+0x1fee0>
   312f8:	cmp	r4, #0
   312fc:	bne	31304 <__assert_fail@plt+0x1fee0>
   31300:	pop	{r4, r5, fp, pc}
   31304:	bl	317c8 <__assert_fail@plt+0x203a4>
   31308:	push	{fp, lr}
   3130c:	mov	fp, sp
   31310:	cmp	r1, #0
   31314:	orreq	r1, r1, #1
   31318:	bl	32640 <__assert_fail@plt+0x2121c>
   3131c:	cmp	r0, #0
   31320:	popne	{fp, pc}
   31324:	bl	317c8 <__assert_fail@plt+0x203a4>
   31328:	push	{fp, lr}
   3132c:	mov	fp, sp
   31330:	clz	r3, r2
   31334:	lsr	ip, r3, #5
   31338:	clz	r3, r1
   3133c:	lsr	r3, r3, #5
   31340:	orrs	r3, r3, ip
   31344:	movwne	r1, #1
   31348:	movwne	r2, #1
   3134c:	bl	32994 <__assert_fail@plt+0x21570>
   31350:	cmp	r0, #0
   31354:	popne	{fp, pc}
   31358:	bl	317c8 <__assert_fail@plt+0x203a4>
   3135c:	push	{fp, lr}
   31360:	mov	fp, sp
   31364:	mov	r2, r1
   31368:	mov	r1, r0
   3136c:	mov	r0, #0
   31370:	bl	32994 <__assert_fail@plt+0x21570>
   31374:	cmp	r0, #0
   31378:	popne	{fp, pc}
   3137c:	bl	317c8 <__assert_fail@plt+0x203a4>
   31380:	push	{fp, lr}
   31384:	mov	fp, sp
   31388:	mov	r2, r1
   3138c:	mov	r1, r0
   31390:	clz	r0, r2
   31394:	clz	r3, r1
   31398:	lsr	r0, r0, #5
   3139c:	lsr	r3, r3, #5
   313a0:	orrs	r0, r3, r0
   313a4:	mov	r0, #0
   313a8:	movwne	r1, #1
   313ac:	movwne	r2, #1
   313b0:	bl	32994 <__assert_fail@plt+0x21570>
   313b4:	cmp	r0, #0
   313b8:	popne	{fp, pc}
   313bc:	bl	317c8 <__assert_fail@plt+0x203a4>
   313c0:	push	{r4, r5, r6, sl, fp, lr}
   313c4:	add	fp, sp, #16
   313c8:	ldr	r5, [r1]
   313cc:	mov	r4, r1
   313d0:	mov	r6, r0
   313d4:	cmp	r0, #0
   313d8:	beq	313f0 <__assert_fail@plt+0x1ffcc>
   313dc:	mov	r0, #1
   313e0:	add	r0, r0, r5, lsr #1
   313e4:	adds	r5, r5, r0
   313e8:	bcc	313f8 <__assert_fail@plt+0x1ffd4>
   313ec:	b	31434 <__assert_fail@plt+0x20010>
   313f0:	cmp	r5, #0
   313f4:	movweq	r5, #64	; 0x40
   313f8:	mov	r0, r6
   313fc:	mov	r1, r5
   31400:	mov	r2, #1
   31404:	bl	32994 <__assert_fail@plt+0x21570>
   31408:	cmp	r5, #0
   3140c:	mov	r1, r5
   31410:	movwne	r1, #1
   31414:	cmp	r0, #0
   31418:	bne	3142c <__assert_fail@plt+0x20008>
   3141c:	clz	r2, r6
   31420:	lsr	r2, r2, #5
   31424:	orrs	r1, r2, r1
   31428:	bne	31434 <__assert_fail@plt+0x20010>
   3142c:	str	r5, [r4]
   31430:	pop	{r4, r5, r6, sl, fp, pc}
   31434:	bl	317c8 <__assert_fail@plt+0x203a4>
   31438:	push	{r4, r5, r6, r7, fp, lr}
   3143c:	add	fp, sp, #16
   31440:	ldr	r5, [r1]
   31444:	mov	r6, r2
   31448:	mov	r4, r1
   3144c:	mov	r7, r0
   31450:	cmp	r0, #0
   31454:	beq	3146c <__assert_fail@plt+0x20048>
   31458:	mov	r0, #1
   3145c:	add	r0, r0, r5, lsr #1
   31460:	adds	r5, r5, r0
   31464:	bcc	31484 <__assert_fail@plt+0x20060>
   31468:	b	314b8 <__assert_fail@plt+0x20094>
   3146c:	cmp	r5, #0
   31470:	bne	31484 <__assert_fail@plt+0x20060>
   31474:	mov	r0, #64	; 0x40
   31478:	cmp	r6, #64	; 0x40
   3147c:	udiv	r5, r0, r6
   31480:	addhi	r5, r5, #1
   31484:	mov	r0, r7
   31488:	mov	r1, r5
   3148c:	mov	r2, r6
   31490:	bl	32994 <__assert_fail@plt+0x21570>
   31494:	cmp	r0, #0
   31498:	bne	314b0 <__assert_fail@plt+0x2008c>
   3149c:	cmp	r7, #0
   314a0:	beq	314b8 <__assert_fail@plt+0x20094>
   314a4:	cmp	r6, #0
   314a8:	cmpne	r5, #0
   314ac:	bne	314b8 <__assert_fail@plt+0x20094>
   314b0:	str	r5, [r4]
   314b4:	pop	{r4, r5, r6, r7, fp, pc}
   314b8:	bl	317c8 <__assert_fail@plt+0x203a4>
   314bc:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   314c0:	add	fp, sp, #24
   314c4:	mov	r8, r1
   314c8:	ldr	r1, [r1]
   314cc:	mov	r5, r0
   314d0:	add	r0, r1, r1, asr #1
   314d4:	cmp	r0, r1
   314d8:	mvnvs	r0, #-2147483648	; 0x80000000
   314dc:	cmp	r0, r3
   314e0:	mov	r7, r0
   314e4:	movgt	r7, r3
   314e8:	cmn	r3, #1
   314ec:	movle	r7, r0
   314f0:	ldr	r0, [fp, #8]
   314f4:	cmn	r0, #1
   314f8:	ble	31520 <__assert_fail@plt+0x200fc>
   314fc:	cmp	r0, #0
   31500:	beq	31574 <__assert_fail@plt+0x20150>
   31504:	cmn	r7, #1
   31508:	ble	31548 <__assert_fail@plt+0x20124>
   3150c:	mvn	r4, #-2147483648	; 0x80000000
   31510:	udiv	r6, r4, r0
   31514:	cmp	r6, r7
   31518:	bge	31574 <__assert_fail@plt+0x20150>
   3151c:	b	31584 <__assert_fail@plt+0x20160>
   31520:	cmn	r7, #1
   31524:	ble	31564 <__assert_fail@plt+0x20140>
   31528:	cmn	r0, #1
   3152c:	beq	31574 <__assert_fail@plt+0x20150>
   31530:	mov	r6, #-2147483648	; 0x80000000
   31534:	mvn	r4, #-2147483648	; 0x80000000
   31538:	sdiv	r6, r6, r0
   3153c:	cmp	r6, r7
   31540:	bge	31574 <__assert_fail@plt+0x20150>
   31544:	b	31584 <__assert_fail@plt+0x20160>
   31548:	beq	31574 <__assert_fail@plt+0x20150>
   3154c:	mov	r6, #-2147483648	; 0x80000000
   31550:	mvn	r4, #-2147483648	; 0x80000000
   31554:	sdiv	r6, r6, r7
   31558:	cmp	r6, r0
   3155c:	bge	31574 <__assert_fail@plt+0x20150>
   31560:	b	31584 <__assert_fail@plt+0x20160>
   31564:	mvn	r4, #-2147483648	; 0x80000000
   31568:	sdiv	r6, r4, r0
   3156c:	cmp	r7, r6
   31570:	blt	31584 <__assert_fail@plt+0x20160>
   31574:	mul	r6, r7, r0
   31578:	mov	r4, #64	; 0x40
   3157c:	cmp	r6, #63	; 0x3f
   31580:	bgt	3158c <__assert_fail@plt+0x20168>
   31584:	sdiv	r7, r4, r0
   31588:	mul	r6, r7, r0
   3158c:	cmp	r5, #0
   31590:	moveq	r4, #0
   31594:	streq	r4, [r8]
   31598:	sub	r4, r7, r1
   3159c:	cmp	r4, r2
   315a0:	bge	3164c <__assert_fail@plt+0x20228>
   315a4:	add	r7, r1, r2
   315a8:	mov	r6, #0
   315ac:	mov	r2, #0
   315b0:	cmp	r7, r3
   315b4:	movwgt	r6, #1
   315b8:	cmn	r3, #1
   315bc:	movwgt	r2, #1
   315c0:	cmp	r7, r1
   315c4:	bvs	31680 <__assert_fail@plt+0x2025c>
   315c8:	ands	r1, r2, r6
   315cc:	bne	31680 <__assert_fail@plt+0x2025c>
   315d0:	cmn	r0, #1
   315d4:	ble	315fc <__assert_fail@plt+0x201d8>
   315d8:	cmp	r0, #0
   315dc:	beq	31648 <__assert_fail@plt+0x20224>
   315e0:	cmn	r7, #1
   315e4:	ble	31620 <__assert_fail@plt+0x201fc>
   315e8:	mvn	r1, #-2147483648	; 0x80000000
   315ec:	udiv	r1, r1, r0
   315f0:	cmp	r1, r7
   315f4:	bge	31648 <__assert_fail@plt+0x20224>
   315f8:	b	31680 <__assert_fail@plt+0x2025c>
   315fc:	cmn	r7, #1
   31600:	ble	31638 <__assert_fail@plt+0x20214>
   31604:	cmn	r0, #1
   31608:	beq	31648 <__assert_fail@plt+0x20224>
   3160c:	mov	r1, #-2147483648	; 0x80000000
   31610:	sdiv	r1, r1, r0
   31614:	cmp	r1, r7
   31618:	bge	31648 <__assert_fail@plt+0x20224>
   3161c:	b	31680 <__assert_fail@plt+0x2025c>
   31620:	beq	31648 <__assert_fail@plt+0x20224>
   31624:	mov	r1, #-2147483648	; 0x80000000
   31628:	sdiv	r1, r1, r7
   3162c:	cmp	r1, r0
   31630:	bge	31648 <__assert_fail@plt+0x20224>
   31634:	b	31680 <__assert_fail@plt+0x2025c>
   31638:	mvn	r1, #-2147483648	; 0x80000000
   3163c:	sdiv	r1, r1, r0
   31640:	cmp	r7, r1
   31644:	blt	31680 <__assert_fail@plt+0x2025c>
   31648:	mul	r6, r7, r0
   3164c:	mov	r0, r5
   31650:	mov	r1, r6
   31654:	bl	32640 <__assert_fail@plt+0x2121c>
   31658:	cmp	r6, #0
   3165c:	movwne	r6, #1
   31660:	cmp	r0, #0
   31664:	bne	31678 <__assert_fail@plt+0x20254>
   31668:	clz	r1, r5
   3166c:	lsr	r1, r1, #5
   31670:	orrs	r1, r1, r6
   31674:	bne	31680 <__assert_fail@plt+0x2025c>
   31678:	str	r7, [r8]
   3167c:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
   31680:	bl	317c8 <__assert_fail@plt+0x203a4>
   31684:	push	{fp, lr}
   31688:	mov	fp, sp
   3168c:	mov	r1, #1
   31690:	bl	325bc <__assert_fail@plt+0x21198>
   31694:	cmp	r0, #0
   31698:	popne	{fp, pc}
   3169c:	bl	317c8 <__assert_fail@plt+0x203a4>
   316a0:	push	{fp, lr}
   316a4:	mov	fp, sp
   316a8:	bl	325bc <__assert_fail@plt+0x21198>
   316ac:	cmp	r0, #0
   316b0:	popne	{fp, pc}
   316b4:	bl	317c8 <__assert_fail@plt+0x203a4>
   316b8:	push	{fp, lr}
   316bc:	mov	fp, sp
   316c0:	mov	r1, #1
   316c4:	bl	325bc <__assert_fail@plt+0x21198>
   316c8:	cmp	r0, #0
   316cc:	popne	{fp, pc}
   316d0:	bl	317c8 <__assert_fail@plt+0x203a4>
   316d4:	push	{fp, lr}
   316d8:	mov	fp, sp
   316dc:	bl	325bc <__assert_fail@plt+0x21198>
   316e0:	cmp	r0, #0
   316e4:	popne	{fp, pc}
   316e8:	bl	317c8 <__assert_fail@plt+0x203a4>
   316ec:	push	{r4, r5, fp, lr}
   316f0:	add	fp, sp, #8
   316f4:	mov	r5, r0
   316f8:	mov	r0, r1
   316fc:	mov	r4, r1
   31700:	bl	32610 <__assert_fail@plt+0x211ec>
   31704:	cmp	r0, #0
   31708:	beq	3171c <__assert_fail@plt+0x202f8>
   3170c:	mov	r1, r5
   31710:	mov	r2, r4
   31714:	pop	{r4, r5, fp, lr}
   31718:	b	111c0 <memcpy@plt>
   3171c:	bl	317c8 <__assert_fail@plt+0x203a4>
   31720:	push	{r4, r5, fp, lr}
   31724:	add	fp, sp, #8
   31728:	mov	r5, r0
   3172c:	mov	r0, r1
   31730:	mov	r4, r1
   31734:	bl	32610 <__assert_fail@plt+0x211ec>
   31738:	cmp	r0, #0
   3173c:	beq	31750 <__assert_fail@plt+0x2032c>
   31740:	mov	r1, r5
   31744:	mov	r2, r4
   31748:	pop	{r4, r5, fp, lr}
   3174c:	b	111c0 <memcpy@plt>
   31750:	bl	317c8 <__assert_fail@plt+0x203a4>
   31754:	push	{r4, r5, fp, lr}
   31758:	add	fp, sp, #8
   3175c:	mov	r5, r0
   31760:	add	r0, r1, #1
   31764:	mov	r4, r1
   31768:	bl	32610 <__assert_fail@plt+0x211ec>
   3176c:	cmp	r0, #0
   31770:	beq	3178c <__assert_fail@plt+0x20368>
   31774:	mov	r1, #0
   31778:	mov	r2, r4
   3177c:	strb	r1, [r0, r4]
   31780:	mov	r1, r5
   31784:	pop	{r4, r5, fp, lr}
   31788:	b	111c0 <memcpy@plt>
   3178c:	bl	317c8 <__assert_fail@plt+0x203a4>
   31790:	push	{r4, r5, fp, lr}
   31794:	add	fp, sp, #8
   31798:	mov	r4, r0
   3179c:	bl	112ec <strlen@plt>
   317a0:	add	r5, r0, #1
   317a4:	mov	r0, r5
   317a8:	bl	32610 <__assert_fail@plt+0x211ec>
   317ac:	cmp	r0, #0
   317b0:	beq	317c4 <__assert_fail@plt+0x203a0>
   317b4:	mov	r1, r4
   317b8:	mov	r2, r5
   317bc:	pop	{r4, r5, fp, lr}
   317c0:	b	111c0 <memcpy@plt>
   317c4:	bl	317c8 <__assert_fail@plt+0x203a4>
   317c8:	push	{fp, lr}
   317cc:	mov	fp, sp
   317d0:	movw	r0, #28968	; 0x7128
   317d4:	movw	r1, #26804	; 0x68b4
   317d8:	mov	r2, #5
   317dc:	movt	r0, #4
   317e0:	movt	r1, #3
   317e4:	ldr	r4, [r0]
   317e8:	mov	r0, #0
   317ec:	bl	111e4 <dcgettext@plt>
   317f0:	movw	r2, #25238	; 0x6296
   317f4:	mov	r3, r0
   317f8:	mov	r0, r4
   317fc:	mov	r1, #0
   31800:	movt	r2, #3
   31804:	bl	1125c <error@plt>
   31808:	bl	11400 <abort@plt>
   3180c:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
   31810:	add	fp, sp, #24
   31814:	sub	sp, sp, #16
   31818:	mov	r8, r0
   3181c:	ldr	r0, [fp, #16]
   31820:	mov	r5, r3
   31824:	mov	r6, r2
   31828:	mov	r2, r1
   3182c:	add	r3, sp, #8
   31830:	mov	r1, #0
   31834:	str	r0, [sp]
   31838:	mov	r0, r8
   3183c:	bl	31908 <__assert_fail@plt+0x204e4>
   31840:	cmp	r0, #0
   31844:	bne	318d0 <__assert_fail@plt+0x204ac>
   31848:	ldr	r4, [sp, #8]
   3184c:	ldr	r7, [sp, #12]
   31850:	subs	r0, r4, r6
   31854:	sbcs	r0, r7, r5
   31858:	bcc	3187c <__assert_fail@plt+0x20458>
   3185c:	ldr	r1, [fp, #8]
   31860:	ldr	r0, [fp, #12]
   31864:	subs	r1, r1, r4
   31868:	sbcs	r0, r0, r7
   3186c:	movcs	r0, r4
   31870:	movcs	r1, r7
   31874:	subcs	sp, fp, #24
   31878:	popcs	{r4, r5, r6, r7, r8, sl, fp, pc}
   3187c:	bl	11304 <__errno_location@plt>
   31880:	subs	r1, r4, #1073741824	; 0x40000000
   31884:	sbcs	r1, r7, #0
   31888:	movcc	r1, #34	; 0x22
   3188c:	movcs	r1, #75	; 0x4b
   31890:	str	r1, [r0]
   31894:	ldr	r6, [r0]
   31898:	ldr	r4, [fp, #24]
   3189c:	ldr	r5, [fp, #20]
   318a0:	mov	r0, r8
   318a4:	bl	30ba8 <__assert_fail@plt+0x1f784>
   318a8:	subs	r1, r6, #22
   318ac:	movw	r2, #25253	; 0x62a5
   318b0:	str	r0, [sp]
   318b4:	mov	r3, r5
   318b8:	movne	r1, r6
   318bc:	cmp	r4, #0
   318c0:	movt	r2, #3
   318c4:	movweq	r4, #1
   318c8:	mov	r0, r4
   318cc:	bl	1125c <error@plt>
   318d0:	cmp	r0, #1
   318d4:	beq	318ec <__assert_fail@plt+0x204c8>
   318d8:	cmp	r0, #3
   318dc:	bne	318f8 <__assert_fail@plt+0x204d4>
   318e0:	bl	11304 <__errno_location@plt>
   318e4:	mov	r1, #0
   318e8:	b	31890 <__assert_fail@plt+0x2046c>
   318ec:	bl	11304 <__errno_location@plt>
   318f0:	mov	r1, #75	; 0x4b
   318f4:	b	31890 <__assert_fail@plt+0x2046c>
   318f8:	bl	11304 <__errno_location@plt>
   318fc:	b	31894 <__assert_fail@plt+0x20470>
   31900:	mov	r1, #10
   31904:	b	3180c <__assert_fail@plt+0x203e8>
   31908:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3190c:	add	fp, sp, #28
   31910:	sub	sp, sp, #44	; 0x2c
   31914:	cmp	r2, #37	; 0x25
   31918:	bcs	3259c <__assert_fail@plt+0x21178>
   3191c:	ldr	sl, [fp, #8]
   31920:	mov	r6, r2
   31924:	mov	r7, r1
   31928:	mov	r4, r0
   3192c:	str	r3, [sp, #36]	; 0x24
   31930:	bl	11304 <__errno_location@plt>
   31934:	mov	r5, r0
   31938:	mov	r0, #0
   3193c:	str	r0, [r5]
   31940:	bl	112bc <__ctype_b_loc@plt>
   31944:	ldr	r1, [r0]
   31948:	mov	r2, r4
   3194c:	ldrb	r0, [r2], #1
   31950:	add	r3, r1, r0, lsl #1
   31954:	ldrb	r3, [r3, #1]
   31958:	tst	r3, #32
   3195c:	bne	3194c <__assert_fail@plt+0x20528>
   31960:	cmp	r7, #0
   31964:	sub	r9, fp, #32
   31968:	mov	r8, #4
   3196c:	movne	r9, r7
   31970:	cmp	r0, #45	; 0x2d
   31974:	beq	31d34 <__assert_fail@plt+0x20910>
   31978:	mov	r0, r4
   3197c:	mov	r1, r9
   31980:	mov	r2, r6
   31984:	mov	r3, #0
   31988:	bl	111cc <__strtoull_internal@plt>
   3198c:	mov	r7, r1
   31990:	ldr	r1, [r9]
   31994:	cmp	r1, r4
   31998:	beq	319d0 <__assert_fail@plt+0x205ac>
   3199c:	mov	r6, r0
   319a0:	ldr	r0, [r5]
   319a4:	cmp	r0, #0
   319a8:	beq	31cec <__assert_fail@plt+0x208c8>
   319ac:	cmp	r0, #34	; 0x22
   319b0:	bne	31d34 <__assert_fail@plt+0x20910>
   319b4:	mov	r8, #1
   319b8:	cmp	sl, #0
   319bc:	beq	32588 <__assert_fail@plt+0x21164>
   319c0:	ldrb	r4, [r1]
   319c4:	cmp	r4, #0
   319c8:	bne	31a14 <__assert_fail@plt+0x205f0>
   319cc:	b	32588 <__assert_fail@plt+0x21164>
   319d0:	cmp	sl, #0
   319d4:	beq	31d34 <__assert_fail@plt+0x20910>
   319d8:	mov	r5, r1
   319dc:	ldrb	r1, [r4]
   319e0:	cmp	r1, #0
   319e4:	beq	31d34 <__assert_fail@plt+0x20910>
   319e8:	mov	r0, sl
   319ec:	bl	112f8 <strchr@plt>
   319f0:	cmp	r0, #0
   319f4:	beq	31d34 <__assert_fail@plt+0x20910>
   319f8:	mov	r1, r5
   319fc:	mov	r8, #0
   31a00:	mov	r6, #1
   31a04:	mov	r7, #0
   31a08:	ldrb	r4, [r1]
   31a0c:	cmp	r4, #0
   31a10:	beq	32588 <__assert_fail@plt+0x21164>
   31a14:	str	r1, [sp, #32]
   31a18:	mov	r0, sl
   31a1c:	mov	r1, r4
   31a20:	bl	112f8 <strchr@plt>
   31a24:	cmp	r0, #0
   31a28:	beq	31d28 <__assert_fail@plt+0x20904>
   31a2c:	sub	r0, r4, #69	; 0x45
   31a30:	mov	r1, #1
   31a34:	mov	r3, #0
   31a38:	mov	r5, #1024	; 0x400
   31a3c:	cmp	r0, #47	; 0x2f
   31a40:	str	r1, [sp, #28]
   31a44:	bhi	31b48 <__assert_fail@plt+0x20724>
   31a48:	add	r1, pc, #0
   31a4c:	ldr	pc, [r1, r0, lsl #2]
   31a50:	andeq	r1, r3, r0, lsl fp
   31a54:	andeq	r1, r3, r8, asr #22
   31a58:	andeq	r1, r3, r0, lsl fp
   31a5c:	andeq	r1, r3, r8, asr #22
   31a60:	andeq	r1, r3, r8, asr #22
   31a64:	andeq	r1, r3, r8, asr #22
   31a68:	andeq	r1, r3, r0, lsl fp
   31a6c:	andeq	r1, r3, r8, asr #22
   31a70:	andeq	r1, r3, r0, lsl fp
   31a74:	andeq	r1, r3, r8, asr #22
   31a78:	andeq	r1, r3, r8, asr #22
   31a7c:	andeq	r1, r3, r0, lsl fp
   31a80:	andeq	r1, r3, r8, asr #22
   31a84:	andeq	r1, r3, r8, asr #22
   31a88:	andeq	r1, r3, r8, asr #22
   31a8c:	andeq	r1, r3, r0, lsl fp
   31a90:	andeq	r1, r3, r8, asr #22
   31a94:	andeq	r1, r3, r8, asr #22
   31a98:	andeq	r1, r3, r8, asr #22
   31a9c:	andeq	r1, r3, r8, asr #22
   31aa0:	andeq	r1, r3, r0, lsl fp
   31aa4:	andeq	r1, r3, r0, lsl fp
   31aa8:	andeq	r1, r3, r8, asr #22
   31aac:	andeq	r1, r3, r8, asr #22
   31ab0:	andeq	r1, r3, r8, asr #22
   31ab4:	andeq	r1, r3, r8, asr #22
   31ab8:	andeq	r1, r3, r8, asr #22
   31abc:	andeq	r1, r3, r8, asr #22
   31ac0:	andeq	r1, r3, r8, asr #22
   31ac4:	andeq	r1, r3, r8, asr #22
   31ac8:	andeq	r1, r3, r8, asr #22
   31acc:	andeq	r1, r3, r8, asr #22
   31ad0:	andeq	r1, r3, r8, asr #22
   31ad4:	andeq	r1, r3, r8, asr #22
   31ad8:	andeq	r1, r3, r0, lsl fp
   31adc:	andeq	r1, r3, r8, asr #22
   31ae0:	andeq	r1, r3, r8, asr #22
   31ae4:	andeq	r1, r3, r8, asr #22
   31ae8:	andeq	r1, r3, r0, lsl fp
   31aec:	andeq	r1, r3, r8, asr #22
   31af0:	andeq	r1, r3, r0, lsl fp
   31af4:	andeq	r1, r3, r8, asr #22
   31af8:	andeq	r1, r3, r8, asr #22
   31afc:	andeq	r1, r3, r8, asr #22
   31b00:	andeq	r1, r3, r8, asr #22
   31b04:	andeq	r1, r3, r8, asr #22
   31b08:	andeq	r1, r3, r8, asr #22
   31b0c:	andeq	r1, r3, r0, lsl fp
   31b10:	mov	r0, sl
   31b14:	mov	r1, #48	; 0x30
   31b18:	bl	112f8 <strchr@plt>
   31b1c:	cmp	r0, #0
   31b20:	beq	31b44 <__assert_fail@plt+0x20720>
   31b24:	ldr	r1, [sp, #32]
   31b28:	ldrb	r0, [r1, #1]
   31b2c:	cmp	r0, #66	; 0x42
   31b30:	cmpne	r0, #68	; 0x44
   31b34:	bne	31cfc <__assert_fail@plt+0x208d8>
   31b38:	mov	r5, #1000	; 0x3e8
   31b3c:	mov	r0, #2
   31b40:	str	r0, [sp, #28]
   31b44:	mov	r3, #0
   31b48:	sub	r0, r4, #66	; 0x42
   31b4c:	cmp	r0, #53	; 0x35
   31b50:	bhi	31d28 <__assert_fail@plt+0x20904>
   31b54:	add	r1, pc, #0
   31b58:	ldr	pc, [r1, r0, lsl #2]
   31b5c:	muleq	r3, r8, r0
   31b60:	andeq	r1, r3, r8, lsr #26
   31b64:	andeq	r1, r3, r8, lsr #26
   31b68:	andeq	r2, r3, r0, asr #1
   31b6c:	andeq	r1, r3, r8, lsr #26
   31b70:	andeq	r1, r3, r4, lsr ip
   31b74:	andeq	r1, r3, r8, lsr #26
   31b78:	andeq	r1, r3, r8, lsr #26
   31b7c:	andeq	r1, r3, r8, lsr #26
   31b80:	andeq	r1, r3, r0, asr #26
   31b84:	andeq	r1, r3, r8, lsr #26
   31b88:	andeq	r1, r3, r8, lsl #27
   31b8c:	andeq	r1, r3, r8, lsr #26
   31b90:	andeq	r1, r3, r8, lsr #26
   31b94:	andeq	r2, r3, r4, lsl r2
   31b98:	andeq	r1, r3, r8, lsr #26
   31b9c:	andeq	r1, r3, r8, lsr #26
   31ba0:	andeq	r1, r3, r8, lsr #26
   31ba4:	andeq	r1, r3, r4, lsl lr
   31ba8:	andeq	r1, r3, r8, lsr #26
   31bac:	andeq	r1, r3, r8, lsr #26
   31bb0:	andeq	r1, r3, r8, lsr #26
   31bb4:	andeq	r1, r3, r8, lsr #26
   31bb8:	andeq	r2, r3, ip, lsr r3
   31bbc:	strdeq	r1, [r3], -ip
   31bc0:	andeq	r1, r3, r8, lsr #26
   31bc4:	andeq	r1, r3, r8, lsr #26
   31bc8:	andeq	r1, r3, r8, lsr #26
   31bcc:	andeq	r1, r3, r8, lsr #26
   31bd0:	andeq	r1, r3, r8, lsr #26
   31bd4:	andeq	r1, r3, r8, lsr #26
   31bd8:	andeq	r1, r3, r8, lsr #26
   31bdc:	andeq	r2, r3, r0, lsl r5
   31be0:	andeq	r2, r3, r8, ror #10
   31be4:	andeq	r1, r3, r8, lsr #26
   31be8:	andeq	r1, r3, r8, lsr #26
   31bec:	andeq	r1, r3, r8, lsr #26
   31bf0:	andeq	r1, r3, r4, lsr ip
   31bf4:	andeq	r1, r3, r8, lsr #26
   31bf8:	andeq	r1, r3, r8, lsr #26
   31bfc:	andeq	r1, r3, r8, lsr #26
   31c00:	andeq	r1, r3, r0, asr #26
   31c04:	andeq	r1, r3, r8, lsr #26
   31c08:	andeq	r1, r3, r8, lsl #27
   31c0c:	andeq	r1, r3, r8, lsr #26
   31c10:	andeq	r1, r3, r8, lsr #26
   31c14:	andeq	r1, r3, r8, lsr #26
   31c18:	andeq	r1, r3, r8, lsr #26
   31c1c:	andeq	r1, r3, r8, lsr #26
   31c20:	andeq	r1, r3, r8, lsr #26
   31c24:	andeq	r1, r3, r4, lsl lr
   31c28:	andeq	r1, r3, r8, lsr #26
   31c2c:	andeq	r1, r3, r8, lsr #26
   31c30:	andeq	r2, r3, r4, asr #10
   31c34:	mvn	r0, #0
   31c38:	mvn	r1, #0
   31c3c:	mov	r2, r5
   31c40:	mov	sl, r3
   31c44:	bl	32e9c <__assert_fail@plt+0x21a78>
   31c48:	subs	r3, r0, r6
   31c4c:	umull	r4, r2, r6, r5
   31c50:	mov	lr, #0
   31c54:	str	r1, [sp, #20]
   31c58:	sbcs	r3, r1, r7
   31c5c:	movwcc	lr, #1
   31c60:	mla	ip, r6, sl, r2
   31c64:	mov	r2, r1
   31c68:	mov	r2, #0
   31c6c:	cmp	lr, #0
   31c70:	mla	r7, r7, r5, ip
   31c74:	mvnne	r4, #0
   31c78:	mvnne	r7, #0
   31c7c:	subs	r6, r0, r4
   31c80:	sbcs	r6, r1, r7
   31c84:	umull	r3, r6, r4, r5
   31c88:	movwcc	r2, #1
   31c8c:	cmp	r2, #0
   31c90:	mvnne	r3, #0
   31c94:	cmp	r2, #0
   31c98:	str	r6, [sp, #16]
   31c9c:	umull	r6, ip, r3, r5
   31ca0:	mla	r1, r3, sl, ip
   31ca4:	ldr	ip, [sp, #16]
   31ca8:	str	r1, [sp, #12]
   31cac:	mla	r4, r4, sl, ip
   31cb0:	mla	r4, r7, r5, r4
   31cb4:	mvnne	r4, #0
   31cb8:	subs	r0, r0, r3
   31cbc:	ldr	r0, [sp, #20]
   31cc0:	ldr	r7, [sp, #12]
   31cc4:	sbcs	r0, r0, r4
   31cc8:	mov	r0, #0
   31ccc:	mla	r7, r4, r5, r7
   31cd0:	movwcc	r0, #1
   31cd4:	cmp	r0, #0
   31cd8:	mov	r1, r0
   31cdc:	orr	r0, lr, r2
   31ce0:	mvnne	r7, #0
   31ce4:	mvnne	r6, #0
   31ce8:	b	32334 <__assert_fail@plt+0x20f10>
   31cec:	mov	r8, r0
   31cf0:	cmp	sl, #0
   31cf4:	bne	319c0 <__assert_fail@plt+0x2059c>
   31cf8:	b	32588 <__assert_fail@plt+0x21164>
   31cfc:	cmp	r0, #105	; 0x69
   31d00:	mov	r3, #0
   31d04:	bne	31b48 <__assert_fail@plt+0x20724>
   31d08:	ldrb	r0, [r1, #2]
   31d0c:	mov	r1, #1
   31d10:	cmp	r0, #66	; 0x42
   31d14:	movweq	r1, #3
   31d18:	str	r1, [sp, #28]
   31d1c:	sub	r0, r4, #66	; 0x42
   31d20:	cmp	r0, #53	; 0x35
   31d24:	bls	31b54 <__assert_fail@plt+0x20730>
   31d28:	ldr	r0, [sp, #36]	; 0x24
   31d2c:	orr	r8, r8, #2
   31d30:	strd	r6, [r0]
   31d34:	mov	r0, r8
   31d38:	sub	sp, fp, #28
   31d3c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   31d40:	mvn	r0, #0
   31d44:	mvn	r1, #0
   31d48:	mov	r2, r5
   31d4c:	mov	r4, r3
   31d50:	bl	32e9c <__assert_fail@plt+0x21a78>
   31d54:	subs	r0, r0, r6
   31d58:	mov	r2, #0
   31d5c:	sbcs	r0, r1, r7
   31d60:	umull	r0, r1, r6, r5
   31d64:	movwcc	r2, #1
   31d68:	cmp	r2, #0
   31d6c:	mla	r1, r6, r4, r1
   31d70:	mov	r3, r2
   31d74:	mvnne	r0, #0
   31d78:	mla	r7, r7, r5, r1
   31d7c:	mvnne	r7, #0
   31d80:	mov	r6, r0
   31d84:	b	32568 <__assert_fail@plt+0x21144>
   31d88:	mvn	r0, #0
   31d8c:	mvn	r1, #0
   31d90:	mov	r2, r5
   31d94:	str	r3, [sp, #24]
   31d98:	bl	32e9c <__assert_fail@plt+0x21a78>
   31d9c:	subs	r3, r0, r6
   31da0:	mov	ip, r0
   31da4:	umull	r4, r0, r6, r5
   31da8:	mov	sl, #0
   31dac:	sbcs	r3, r1, r7
   31db0:	mov	r3, #0
   31db4:	movwcc	r3, #1
   31db8:	cmp	r3, #0
   31dbc:	str	r0, [sp, #20]
   31dc0:	ldr	r0, [sp, #24]
   31dc4:	mvnne	r4, #0
   31dc8:	cmp	r3, #0
   31dcc:	umull	lr, r2, r4, r5
   31dd0:	mla	r2, r4, r0, r2
   31dd4:	str	r2, [sp, #16]
   31dd8:	ldr	r2, [sp, #20]
   31ddc:	mla	r6, r6, r0, r2
   31de0:	ldr	r0, [sp, #16]
   31de4:	mla	r6, r7, r5, r6
   31de8:	mvnne	r6, #0
   31dec:	mla	r7, r6, r5, r0
   31df0:	subs	r0, ip, r4
   31df4:	sbcs	r0, r1, r6
   31df8:	movwcc	sl, #1
   31dfc:	cmp	sl, #0
   31e00:	orr	r3, r3, sl
   31e04:	mvnne	lr, #0
   31e08:	mvnne	r7, #0
   31e0c:	mov	r6, lr
   31e10:	b	32568 <__assert_fail@plt+0x21144>
   31e14:	mvn	r0, #0
   31e18:	mvn	r1, #0
   31e1c:	mov	r2, r5
   31e20:	mov	sl, r3
   31e24:	bl	32e9c <__assert_fail@plt+0x21a78>
   31e28:	subs	r3, r0, r6
   31e2c:	mov	ip, r1
   31e30:	umull	r2, lr, r6, r5
   31e34:	str	r0, [sp, #20]
   31e38:	sbcs	r3, r1, r7
   31e3c:	mov	r1, #0
   31e40:	str	ip, [sp, #16]
   31e44:	movwcc	r1, #1
   31e48:	mla	r6, r6, sl, lr
   31e4c:	mov	lr, #0
   31e50:	cmp	r1, #0
   31e54:	mla	r7, r7, r5, r6
   31e58:	mvnne	r2, #0
   31e5c:	cmp	r1, #0
   31e60:	umull	r3, r4, r2, r5
   31e64:	mvnne	r7, #0
   31e68:	mla	r4, r2, sl, r4
   31e6c:	subs	r2, r0, r2
   31e70:	sbcs	r2, ip, r7
   31e74:	mla	r4, r7, r5, r4
   31e78:	mov	r2, #0
   31e7c:	movwcc	lr, #1
   31e80:	cmp	lr, #0
   31e84:	mvnne	r3, #0
   31e88:	mvnne	r4, #0
   31e8c:	subs	r7, r0, r3
   31e90:	mov	r0, r5
   31e94:	sbcs	r7, ip, r4
   31e98:	umull	r5, r7, r3, r5
   31e9c:	movwcc	r2, #1
   31ea0:	cmp	r2, #0
   31ea4:	mla	r3, r3, sl, r7
   31ea8:	mvnne	r5, #0
   31eac:	cmp	r2, #0
   31eb0:	mla	r3, r4, r0, r3
   31eb4:	umull	r6, ip, r5, r0
   31eb8:	mvnne	r3, #0
   31ebc:	mla	ip, r5, sl, ip
   31ec0:	mla	r7, r3, r0, ip
   31ec4:	ldr	r0, [sp, #20]
   31ec8:	subs	r0, r0, r5
   31ecc:	ldr	r0, [sp, #16]
   31ed0:	sbcs	r0, r0, r3
   31ed4:	mov	r0, #0
   31ed8:	movwcc	r0, #1
   31edc:	cmp	r0, #0
   31ee0:	mov	r3, r0
   31ee4:	orr	r0, r1, lr
   31ee8:	orr	r0, r0, r2
   31eec:	mvnne	r7, #0
   31ef0:	mvnne	r6, #0
   31ef4:	orr	r3, r0, r3
   31ef8:	b	32568 <__assert_fail@plt+0x21144>
   31efc:	mvn	r0, #0
   31f00:	mvn	r1, #0
   31f04:	mov	r2, r5
   31f08:	mov	r4, r3
   31f0c:	str	r3, [sp, #24]
   31f10:	bl	32e9c <__assert_fail@plt+0x21a78>
   31f14:	umull	r3, r2, r6, r5
   31f18:	mla	r2, r6, r4, r2
   31f1c:	subs	r6, r0, r6
   31f20:	sbcs	r6, r1, r7
   31f24:	mov	r6, #0
   31f28:	mla	r2, r7, r5, r2
   31f2c:	mov	r7, #0
   31f30:	movwcc	r6, #1
   31f34:	cmp	r6, #0
   31f38:	str	r6, [sp, #20]
   31f3c:	mvnne	r3, #0
   31f40:	mvnne	r2, #0
   31f44:	subs	r4, r0, r3
   31f48:	umull	r6, ip, r3, r5
   31f4c:	sbcs	r4, r1, r2
   31f50:	ldr	r4, [sp, #24]
   31f54:	movwcc	r7, #1
   31f58:	cmp	r7, #0
   31f5c:	mov	lr, r7
   31f60:	str	r7, [sp, #16]
   31f64:	mvnne	r6, #0
   31f68:	cmp	lr, #0
   31f6c:	mov	lr, #0
   31f70:	umull	sl, r7, r6, r5
   31f74:	mla	r3, r3, r4, ip
   31f78:	mla	r2, r2, r5, r3
   31f7c:	mvnne	r2, #0
   31f80:	subs	r3, r0, r6
   31f84:	mla	r7, r6, r4, r7
   31f88:	mov	r4, r0
   31f8c:	mov	r0, #0
   31f90:	mla	r7, r2, r5, r7
   31f94:	sbcs	r2, r1, r2
   31f98:	mov	r3, r4
   31f9c:	movwcc	r0, #1
   31fa0:	str	r3, [sp, #4]
   31fa4:	cmp	r0, #0
   31fa8:	str	r0, [sp, #12]
   31fac:	mov	r0, r1
   31fb0:	mvnne	sl, #0
   31fb4:	mvnne	r7, #0
   31fb8:	str	r0, [sp, #8]
   31fbc:	subs	r2, r4, sl
   31fc0:	ldr	r4, [sp, #24]
   31fc4:	sbcs	r2, r1, r7
   31fc8:	umull	r6, r2, sl, r5
   31fcc:	movwcc	lr, #1
   31fd0:	cmp	lr, #0
   31fd4:	mvnne	r6, #0
   31fd8:	mla	r2, sl, r4, r2
   31fdc:	cmp	lr, #0
   31fe0:	umull	r1, ip, r6, r5
   31fe4:	mla	r2, r7, r5, r2
   31fe8:	mvnne	r2, #0
   31fec:	mla	ip, r6, r4, ip
   31ff0:	subs	r6, r3, r6
   31ff4:	mla	r7, r2, r5, ip
   31ff8:	sbcs	r2, r0, r2
   31ffc:	mov	ip, #0
   32000:	mov	r2, #0
   32004:	movwcc	ip, #1
   32008:	cmp	ip, #0
   3200c:	mvnne	r1, #0
   32010:	mvnne	r7, #0
   32014:	subs	r6, r3, r1
   32018:	ldr	r3, [sp, #24]
   3201c:	sbcs	r6, r0, r7
   32020:	umull	r0, sl, r1, r5
   32024:	movwcc	r2, #1
   32028:	cmp	r2, #0
   3202c:	mvnne	r0, #0
   32030:	mla	r1, r1, r3, sl
   32034:	cmp	r2, #0
   32038:	umull	r6, r4, r0, r5
   3203c:	mla	r1, r7, r5, r1
   32040:	mvnne	r1, #0
   32044:	mla	r4, r0, r3, r4
   32048:	ldr	r3, [sp, #4]
   3204c:	mla	r7, r1, r5, r4
   32050:	ldr	r5, [sp, #16]
   32054:	subs	r0, r3, r0
   32058:	ldr	r0, [sp, #8]
   3205c:	sbcs	r0, r0, r1
   32060:	mov	r0, #0
   32064:	movwcc	r0, #1
   32068:	cmp	r0, #0
   3206c:	mov	r1, r0
   32070:	ldr	r0, [sp, #20]
   32074:	mvnne	r7, #0
   32078:	mvnne	r6, #0
   3207c:	orr	r0, r0, r5
   32080:	ldr	r5, [sp, #12]
   32084:	orr	r0, r0, r5
   32088:	orr	r0, r0, lr
   3208c:	orr	r0, r0, ip
   32090:	orr	r0, r0, r2
   32094:	b	32504 <__assert_fail@plt+0x210e0>
   32098:	mov	r1, #0
   3209c:	lsl	r2, r7, #10
   320a0:	lsl	r0, r6, #10
   320a4:	lsr	r3, r7, #22
   320a8:	cmp	r1, r7, lsr #22
   320ac:	orr	r2, r2, r6, lsr #22
   320b0:	mvnne	r0, #0
   320b4:	movwne	r3, #1
   320b8:	cmp	r1, r7, lsr #22
   320bc:	b	32534 <__assert_fail@plt+0x21110>
   320c0:	mvn	r0, #0
   320c4:	mvn	r1, #0
   320c8:	mov	r2, r5
   320cc:	mov	sl, r3
   320d0:	bl	32e9c <__assert_fail@plt+0x21a78>
   320d4:	subs	r2, r0, r6
   320d8:	mov	ip, r0
   320dc:	mov	r0, #0
   320e0:	sbcs	r2, r1, r7
   320e4:	umull	r4, r2, r6, r5
   320e8:	movwcc	r0, #1
   320ec:	cmp	r0, #0
   320f0:	mla	r2, r6, sl, r2
   320f4:	str	r0, [sp, #20]
   320f8:	mvnne	r4, #0
   320fc:	cmp	r0, #0
   32100:	mla	r2, r7, r5, r2
   32104:	mov	r0, #0
   32108:	umull	lr, r3, r4, r5
   3210c:	mvnne	r2, #0
   32110:	mla	r3, r4, sl, r3
   32114:	mla	r6, r2, r5, r3
   32118:	subs	r3, ip, r4
   3211c:	mov	r3, r1
   32120:	sbcs	r2, r1, r2
   32124:	str	r3, [sp, #8]
   32128:	movwcc	r0, #1
   3212c:	cmp	r0, #0
   32130:	str	r0, [sp, #16]
   32134:	mov	r0, ip
   32138:	mvnne	lr, #0
   3213c:	mvnne	r6, #0
   32140:	str	r0, [sp, #12]
   32144:	subs	r2, ip, lr
   32148:	umull	r7, r4, lr, r5
   3214c:	sbcs	r2, r1, r6
   32150:	mov	r2, #0
   32154:	movwcc	r2, #1
   32158:	mla	r4, lr, sl, r4
   3215c:	cmp	r2, #0
   32160:	mla	r6, r6, r5, r4
   32164:	mov	r4, #0
   32168:	mvnne	r7, #0
   3216c:	cmp	r2, #0
   32170:	umull	r1, ip, r7, r5
   32174:	mvnne	r6, #0
   32178:	mla	ip, r7, sl, ip
   3217c:	subs	r7, r0, r7
   32180:	sbcs	r7, r3, r6
   32184:	mla	lr, r6, r5, ip
   32188:	mov	ip, #0
   3218c:	movwcc	ip, #1
   32190:	cmp	ip, #0
   32194:	mvnne	r1, #0
   32198:	mvnne	lr, #0
   3219c:	subs	r7, r0, r1
   321a0:	sbcs	r7, r3, lr
   321a4:	umull	r0, r7, r1, r5
   321a8:	movwcc	r4, #1
   321ac:	cmp	r4, #0
   321b0:	mla	r1, r1, sl, r7
   321b4:	mvnne	r0, #0
   321b8:	cmp	r4, #0
   321bc:	mla	r1, lr, r5, r1
   321c0:	umull	r6, r3, r0, r5
   321c4:	mvnne	r1, #0
   321c8:	mla	r3, r0, sl, r3
   321cc:	mla	r7, r1, r5, r3
   321d0:	ldr	r3, [sp, #12]
   321d4:	subs	r0, r3, r0
   321d8:	ldr	r0, [sp, #8]
   321dc:	ldr	r3, [sp, #16]
   321e0:	sbcs	r0, r0, r1
   321e4:	mov	r0, #0
   321e8:	movwcc	r0, #1
   321ec:	cmp	r0, #0
   321f0:	mov	r1, r0
   321f4:	ldr	r0, [sp, #20]
   321f8:	mvnne	r7, #0
   321fc:	mvnne	r6, #0
   32200:	orr	r0, r0, r3
   32204:	orr	r0, r0, r2
   32208:	orr	r0, r0, ip
   3220c:	orr	r0, r0, r4
   32210:	b	32334 <__assert_fail@plt+0x20f10>
   32214:	mvn	r0, #0
   32218:	mvn	r1, #0
   3221c:	mov	r2, r5
   32220:	mov	sl, r3
   32224:	bl	32e9c <__assert_fail@plt+0x21a78>
   32228:	umull	r3, r2, r6, r5
   3222c:	mov	lr, r1
   32230:	mov	r1, r0
   32234:	mla	r2, r6, sl, r2
   32238:	subs	r6, r0, r6
   3223c:	mov	r0, #0
   32240:	sbcs	r6, lr, r7
   32244:	mla	r2, r7, r5, r2
   32248:	movwcc	r0, #1
   3224c:	cmp	r0, #0
   32250:	str	r0, [sp, #20]
   32254:	mov	r0, r1
   32258:	mvnne	r3, #0
   3225c:	mvnne	r2, #0
   32260:	str	r0, [sp, #16]
   32264:	subs	r4, r1, r3
   32268:	umull	r7, ip, r3, r5
   3226c:	sbcs	r4, lr, r2
   32270:	mov	r4, #0
   32274:	movwcc	r4, #1
   32278:	mla	r3, r3, sl, ip
   3227c:	mov	ip, #0
   32280:	cmp	r4, #0
   32284:	mla	r2, r2, r5, r3
   32288:	mvnne	r7, #0
   3228c:	cmp	r4, #0
   32290:	umull	r1, r6, r7, r5
   32294:	mvnne	r2, #0
   32298:	mla	r6, r7, sl, r6
   3229c:	mla	r3, r2, r5, r6
   322a0:	subs	r6, r0, r7
   322a4:	sbcs	r2, lr, r2
   322a8:	mov	r2, #0
   322ac:	movwcc	ip, #1
   322b0:	cmp	ip, #0
   322b4:	mvnne	r1, #0
   322b8:	mvnne	r3, #0
   322bc:	subs	r6, r0, r1
   322c0:	sbcs	r6, lr, r3
   322c4:	umull	r0, r6, r1, r5
   322c8:	movwcc	r2, #1
   322cc:	cmp	r2, #0
   322d0:	mvnne	r0, #0
   322d4:	cmp	r2, #0
   322d8:	str	r6, [sp, #12]
   322dc:	umull	r6, r7, r0, r5
   322e0:	mla	r7, r0, sl, r7
   322e4:	str	r7, [sp, #8]
   322e8:	ldr	r7, [sp, #12]
   322ec:	mla	r1, r1, sl, r7
   322f0:	mla	r1, r3, r5, r1
   322f4:	ldr	r3, [sp, #8]
   322f8:	mvnne	r1, #0
   322fc:	mla	r7, r1, r5, r3
   32300:	ldr	r3, [sp, #16]
   32304:	subs	r0, r3, r0
   32308:	sbcs	r0, lr, r1
   3230c:	mov	r0, #0
   32310:	movwcc	r0, #1
   32314:	cmp	r0, #0
   32318:	mov	r1, r0
   3231c:	ldr	r0, [sp, #20]
   32320:	mvnne	r7, #0
   32324:	mvnne	r6, #0
   32328:	orr	r0, r0, r4
   3232c:	orr	r0, r0, ip
   32330:	orr	r0, r0, r2
   32334:	orr	r3, r0, r1
   32338:	b	32568 <__assert_fail@plt+0x21144>
   3233c:	mvn	r0, #0
   32340:	mvn	r1, #0
   32344:	mov	r2, r5
   32348:	mov	sl, r3
   3234c:	bl	32e9c <__assert_fail@plt+0x21a78>
   32350:	mov	ip, r1
   32354:	subs	r1, r0, r6
   32358:	umull	r3, lr, r6, r5
   3235c:	mov	r2, r5
   32360:	sbcs	r1, ip, r7
   32364:	mov	r1, #0
   32368:	str	ip, [sp, #4]
   3236c:	movwcc	r1, #1
   32370:	mla	r6, r6, sl, lr
   32374:	cmp	r1, #0
   32378:	mla	r7, r7, r2, r6
   3237c:	str	r1, [sp, #20]
   32380:	mvnne	r3, #0
   32384:	cmp	r1, #0
   32388:	mov	r1, r0
   3238c:	umull	r4, r5, r3, r5
   32390:	mvnne	r7, #0
   32394:	mov	lr, r1
   32398:	mla	r5, r3, sl, r5
   3239c:	subs	r3, r0, r3
   323a0:	sbcs	r0, ip, r7
   323a4:	mov	r0, #0
   323a8:	mla	r5, r7, r2, r5
   323ac:	movwcc	r0, #1
   323b0:	cmp	r0, #0
   323b4:	str	r0, [sp, #16]
   323b8:	mvnne	r4, #0
   323bc:	mvnne	r5, #0
   323c0:	subs	r0, r1, r4
   323c4:	mov	r1, #0
   323c8:	sbcs	r0, ip, r5
   323cc:	umull	r3, r0, r4, r2
   323d0:	movwcc	r1, #1
   323d4:	cmp	r1, #0
   323d8:	mla	r0, r4, sl, r0
   323dc:	mov	r4, lr
   323e0:	str	r1, [sp, #12]
   323e4:	mvnne	r3, #0
   323e8:	cmp	r1, #0
   323ec:	mla	r0, r5, r2, r0
   323f0:	str	r4, [sp]
   323f4:	umull	r7, r6, r3, r2
   323f8:	mvnne	r0, #0
   323fc:	mla	r6, r3, sl, r6
   32400:	subs	r3, lr, r3
   32404:	mov	r3, #0
   32408:	mla	r5, r0, r2, r6
   3240c:	sbcs	r0, ip, r0
   32410:	mov	r0, #0
   32414:	movwcc	r0, #1
   32418:	cmp	r0, #0
   3241c:	str	r0, [sp, #8]
   32420:	mvnne	r7, #0
   32424:	mvnne	r5, #0
   32428:	subs	r0, lr, r7
   3242c:	sbcs	r0, ip, r5
   32430:	umull	r6, r0, r7, r2
   32434:	movwcc	r3, #1
   32438:	cmp	r3, #0
   3243c:	mla	r7, r7, sl, r0
   32440:	mov	r0, ip
   32444:	mvnne	r6, #0
   32448:	cmp	r3, #0
   3244c:	mla	r7, r5, r2, r7
   32450:	mov	r5, #0
   32454:	umull	r1, lr, r6, r2
   32458:	mvnne	r7, #0
   3245c:	mla	lr, r6, sl, lr
   32460:	subs	r6, r4, r6
   32464:	mla	lr, r7, r2, lr
   32468:	sbcs	r7, ip, r7
   3246c:	mov	ip, #0
   32470:	movwcc	ip, #1
   32474:	cmp	ip, #0
   32478:	mvnne	r1, #0
   3247c:	mvnne	lr, #0
   32480:	subs	r7, r4, r1
   32484:	sbcs	r7, r0, lr
   32488:	umull	r0, r7, r1, r2
   3248c:	movwcc	r5, #1
   32490:	cmp	r5, #0
   32494:	mla	r1, r1, sl, r7
   32498:	mvnne	r0, #0
   3249c:	cmp	r5, #0
   324a0:	mla	r1, lr, r2, r1
   324a4:	umull	r6, r4, r0, r2
   324a8:	mvnne	r1, #0
   324ac:	mla	r4, r0, sl, r4
   324b0:	mla	r7, r1, r2, r4
   324b4:	ldr	r2, [sp]
   324b8:	subs	r0, r2, r0
   324bc:	ldr	r0, [sp, #4]
   324c0:	ldr	r2, [sp, #16]
   324c4:	sbcs	r0, r0, r1
   324c8:	mov	r0, #0
   324cc:	movwcc	r0, #1
   324d0:	cmp	r0, #0
   324d4:	mov	r1, r0
   324d8:	ldr	r0, [sp, #20]
   324dc:	mvnne	r7, #0
   324e0:	mvnne	r6, #0
   324e4:	orr	r0, r0, r2
   324e8:	ldr	r2, [sp, #12]
   324ec:	orr	r0, r0, r2
   324f0:	ldr	r2, [sp, #8]
   324f4:	orr	r0, r0, r2
   324f8:	orr	r0, r0, r3
   324fc:	orr	r0, r0, ip
   32500:	orr	r0, r0, r5
   32504:	orr	r0, r0, r1
   32508:	and	r3, r0, #1
   3250c:	b	32568 <__assert_fail@plt+0x21144>
   32510:	mov	r1, #0
   32514:	lsl	r2, r7, #9
   32518:	lsl	r0, r6, #9
   3251c:	lsr	r3, r7, #23
   32520:	cmp	r1, r7, lsr #23
   32524:	orr	r2, r2, r6, lsr #23
   32528:	mvnne	r0, #0
   3252c:	movwne	r3, #1
   32530:	cmp	r1, r7, lsr #23
   32534:	mvnne	r2, #0
   32538:	mov	r6, r0
   3253c:	mov	r7, r2
   32540:	b	32568 <__assert_fail@plt+0x21144>
   32544:	lsl	r1, r7, #1
   32548:	cmp	r7, #0
   3254c:	lsl	r0, r6, #1
   32550:	lsr	r3, r7, #31
   32554:	orr	r1, r1, r6, lsr #31
   32558:	mvnmi	r0, #0
   3255c:	mvnmi	r1, #0
   32560:	mov	r6, r0
   32564:	mov	r7, r1
   32568:	ldr	r1, [sp, #32]
   3256c:	ldr	r2, [sp, #28]
   32570:	orr	r8, r3, r8
   32574:	add	r0, r1, r2
   32578:	str	r0, [r9]
   3257c:	ldrb	r0, [r1, r2]
   32580:	cmp	r0, #0
   32584:	orrne	r8, r8, #2
   32588:	ldr	r0, [sp, #36]	; 0x24
   3258c:	strd	r6, [r0]
   32590:	mov	r0, r8
   32594:	sub	sp, fp, #28
   32598:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3259c:	movw	r0, #26821	; 0x68c5
   325a0:	movw	r1, #26859	; 0x68eb
   325a4:	movw	r3, #26875	; 0x68fb
   325a8:	mov	r2, #85	; 0x55
   325ac:	movt	r0, #3
   325b0:	movt	r1, #3
   325b4:	movt	r3, #3
   325b8:	bl	11424 <__assert_fail@plt>
   325bc:	clz	r2, r1
   325c0:	clz	r3, r0
   325c4:	lsr	r2, r2, #5
   325c8:	lsr	r3, r3, #5
   325cc:	orrs	r2, r3, r2
   325d0:	movwne	r1, #1
   325d4:	movwne	r0, #1
   325d8:	cmp	r1, #0
   325dc:	beq	3260c <__assert_fail@plt+0x211e8>
   325e0:	mvn	r2, #-2147483648	; 0x80000000
   325e4:	udiv	r2, r2, r1
   325e8:	cmp	r2, r0
   325ec:	bcs	3260c <__assert_fail@plt+0x211e8>
   325f0:	push	{fp, lr}
   325f4:	mov	fp, sp
   325f8:	bl	11304 <__errno_location@plt>
   325fc:	mov	r1, #12
   32600:	str	r1, [r0]
   32604:	mov	r0, #0
   32608:	pop	{fp, pc}
   3260c:	b	1113c <calloc@plt>
   32610:	cmp	r0, #0
   32614:	movweq	r0, #1
   32618:	cmn	r0, #1
   3261c:	ble	32624 <__assert_fail@plt+0x21200>
   32620:	b	11274 <malloc@plt>
   32624:	push	{fp, lr}
   32628:	mov	fp, sp
   3262c:	bl	11304 <__errno_location@plt>
   32630:	mov	r1, #12
   32634:	str	r1, [r0]
   32638:	mov	r0, #0
   3263c:	pop	{fp, pc}
   32640:	push	{fp, lr}
   32644:	mov	fp, sp
   32648:	cmp	r0, #0
   3264c:	beq	32668 <__assert_fail@plt+0x21244>
   32650:	cmp	r1, #0
   32654:	beq	32674 <__assert_fail@plt+0x21250>
   32658:	cmn	r1, #1
   3265c:	ble	32680 <__assert_fail@plt+0x2125c>
   32660:	pop	{fp, lr}
   32664:	b	111f0 <realloc@plt>
   32668:	mov	r0, r1
   3266c:	pop	{fp, lr}
   32670:	b	32610 <__assert_fail@plt+0x211ec>
   32674:	bl	2da00 <__assert_fail@plt+0x1c5dc>
   32678:	mov	r0, #0
   3267c:	pop	{fp, pc}
   32680:	bl	11304 <__errno_location@plt>
   32684:	mov	r1, #12
   32688:	str	r1, [r0]
   3268c:	mov	r0, #0
   32690:	pop	{fp, pc}
   32694:	push	{r4, r5, r6, sl, fp, lr}
   32698:	add	fp, sp, #16
   3269c:	mov	r4, r0
   326a0:	bl	11244 <__fpending@plt>
   326a4:	ldr	r6, [r4]
   326a8:	mov	r5, r0
   326ac:	mov	r0, r4
   326b0:	bl	2d858 <__assert_fail@plt+0x1c434>
   326b4:	tst	r6, #32
   326b8:	bne	326f0 <__assert_fail@plt+0x212cc>
   326bc:	cmp	r0, #0
   326c0:	mov	r4, r0
   326c4:	mvnne	r4, #0
   326c8:	cmp	r5, #0
   326cc:	bne	326fc <__assert_fail@plt+0x212d8>
   326d0:	cmp	r0, #0
   326d4:	beq	326fc <__assert_fail@plt+0x212d8>
   326d8:	bl	11304 <__errno_location@plt>
   326dc:	ldr	r0, [r0]
   326e0:	subs	r4, r0, #9
   326e4:	mvnne	r4, #0
   326e8:	mov	r0, r4
   326ec:	pop	{r4, r5, r6, sl, fp, pc}
   326f0:	mvn	r4, #0
   326f4:	cmp	r0, #0
   326f8:	beq	32704 <__assert_fail@plt+0x212e0>
   326fc:	mov	r0, r4
   32700:	pop	{r4, r5, r6, sl, fp, pc}
   32704:	bl	11304 <__errno_location@plt>
   32708:	mov	r1, #0
   3270c:	str	r1, [r0]
   32710:	mov	r0, r4
   32714:	pop	{r4, r5, r6, sl, fp, pc}
   32718:	sub	sp, sp, #8
   3271c:	push	{r4, r5, r6, r7, fp, lr}
   32720:	add	fp, sp, #16
   32724:	sub	sp, sp, #8
   32728:	mov	r5, r0
   3272c:	add	r0, fp, #8
   32730:	cmp	r1, #11
   32734:	str	r2, [fp, #8]
   32738:	str	r3, [fp, #12]
   3273c:	str	r0, [sp, #4]
   32740:	bhi	3277c <__assert_fail@plt+0x21358>
   32744:	mov	r0, #1
   32748:	movw	r2, #1300	; 0x514
   3274c:	tst	r2, r0, lsl r1
   32750:	bne	3283c <__assert_fail@plt+0x21418>
   32754:	movw	r2, #2570	; 0xa0a
   32758:	tst	r2, r0, lsl r1
   3275c:	bne	327a4 <__assert_fail@plt+0x21380>
   32760:	cmp	r1, #0
   32764:	bne	3277c <__assert_fail@plt+0x21358>
   32768:	ldr	r0, [sp, #4]
   3276c:	add	r1, r0, #4
   32770:	str	r1, [sp, #4]
   32774:	mov	r1, #0
   32778:	b	32848 <__assert_fail@plt+0x21424>
   3277c:	sub	r0, r1, #1024	; 0x400
   32780:	cmp	r0, #10
   32784:	bhi	3283c <__assert_fail@plt+0x21418>
   32788:	mov	r2, #1
   3278c:	movw	r3, #645	; 0x285
   32790:	tst	r3, r2, lsl r0
   32794:	bne	3283c <__assert_fail@plt+0x21418>
   32798:	movw	r3, #1282	; 0x502
   3279c:	tst	r3, r2, lsl r0
   327a0:	beq	327b0 <__assert_fail@plt+0x2138c>
   327a4:	mov	r0, r5
   327a8:	bl	1137c <fcntl64@plt>
   327ac:	b	32854 <__assert_fail@plt+0x21430>
   327b0:	cmp	r0, #6
   327b4:	bne	3283c <__assert_fail@plt+0x21418>
   327b8:	ldr	r0, [sp, #4]
   327bc:	movw	r7, #29432	; 0x72f8
   327c0:	movt	r7, #4
   327c4:	add	r1, r0, #4
   327c8:	str	r1, [sp, #4]
   327cc:	ldr	r6, [r0]
   327d0:	ldr	r0, [r7]
   327d4:	cmp	r0, #0
   327d8:	bmi	32878 <__assert_fail@plt+0x21454>
   327dc:	mov	r0, r5
   327e0:	movw	r1, #1030	; 0x406
   327e4:	mov	r2, r6
   327e8:	bl	1137c <fcntl64@plt>
   327ec:	mov	r4, r0
   327f0:	cmn	r0, #1
   327f4:	bgt	3286c <__assert_fail@plt+0x21448>
   327f8:	bl	11304 <__errno_location@plt>
   327fc:	ldr	r0, [r0]
   32800:	cmp	r0, #22
   32804:	bne	3286c <__assert_fail@plt+0x21448>
   32808:	mov	r0, r5
   3280c:	mov	r1, #0
   32810:	mov	r2, r6
   32814:	bl	1137c <fcntl64@plt>
   32818:	mov	r4, r0
   3281c:	cmp	r0, #0
   32820:	bmi	32858 <__assert_fail@plt+0x21434>
   32824:	mvn	r0, #0
   32828:	str	r0, [r7]
   3282c:	mov	r0, #1
   32830:	cmp	r0, #0
   32834:	bne	328a4 <__assert_fail@plt+0x21480>
   32838:	b	32858 <__assert_fail@plt+0x21434>
   3283c:	ldr	r0, [sp, #4]
   32840:	add	r2, r0, #4
   32844:	str	r2, [sp, #4]
   32848:	ldr	r2, [r0]
   3284c:	mov	r0, r5
   32850:	bl	1137c <fcntl64@plt>
   32854:	mov	r4, r0
   32858:	mov	r0, r4
   3285c:	sub	sp, fp, #16
   32860:	pop	{r4, r5, r6, r7, fp, lr}
   32864:	add	sp, sp, #8
   32868:	bx	lr
   3286c:	mov	r0, #1
   32870:	str	r0, [r7]
   32874:	b	32858 <__assert_fail@plt+0x21434>
   32878:	mov	r0, r5
   3287c:	mov	r1, #0
   32880:	mov	r2, r6
   32884:	bl	1137c <fcntl64@plt>
   32888:	mov	r4, r0
   3288c:	ldr	r0, [r7]
   32890:	add	r0, r0, #1
   32894:	clz	r0, r0
   32898:	lsr	r0, r0, #5
   3289c:	cmp	r0, #0
   328a0:	beq	32858 <__assert_fail@plt+0x21434>
   328a4:	cmp	r4, #0
   328a8:	bmi	32858 <__assert_fail@plt+0x21434>
   328ac:	mov	r0, r4
   328b0:	mov	r1, #1
   328b4:	bl	1137c <fcntl64@plt>
   328b8:	cmp	r0, #0
   328bc:	bmi	328d8 <__assert_fail@plt+0x214b4>
   328c0:	orr	r2, r0, #1
   328c4:	mov	r0, r4
   328c8:	mov	r1, #2
   328cc:	bl	1137c <fcntl64@plt>
   328d0:	cmn	r0, #1
   328d4:	bne	32858 <__assert_fail@plt+0x21434>
   328d8:	bl	11304 <__errno_location@plt>
   328dc:	ldr	r6, [r0]
   328e0:	mov	r5, r0
   328e4:	mov	r0, r4
   328e8:	bl	1140c <close@plt>
   328ec:	str	r6, [r5]
   328f0:	mvn	r4, #0
   328f4:	b	32858 <__assert_fail@plt+0x21434>
   328f8:	push	{fp, lr}
   328fc:	mov	fp, sp
   32900:	mov	r0, #14
   32904:	bl	113ac <nl_langinfo@plt>
   32908:	movw	r1, #14287	; 0x37cf
   3290c:	cmp	r0, #0
   32910:	movt	r1, #3
   32914:	movne	r1, r0
   32918:	movw	r0, #26954	; 0x694a
   3291c:	ldrb	r2, [r1]
   32920:	movt	r0, #3
   32924:	cmp	r2, #0
   32928:	movne	r0, r1
   3292c:	pop	{fp, pc}
   32930:	push	{r4, r5, r6, r7, fp, lr}
   32934:	add	fp, sp, #16
   32938:	sub	sp, sp, #8
   3293c:	cmp	r0, #0
   32940:	add	r5, sp, #4
   32944:	mov	r7, r2
   32948:	mov	r4, r1
   3294c:	movne	r5, r0
   32950:	mov	r0, r5
   32954:	bl	11250 <mbrtowc@plt>
   32958:	mov	r6, r0
   3295c:	cmp	r7, #0
   32960:	beq	32988 <__assert_fail@plt+0x21564>
   32964:	cmn	r6, #2
   32968:	bcc	32988 <__assert_fail@plt+0x21564>
   3296c:	mov	r0, #0
   32970:	bl	329d0 <__assert_fail@plt+0x215ac>
   32974:	cmp	r0, #0
   32978:	bne	32988 <__assert_fail@plt+0x21564>
   3297c:	ldrb	r0, [r4]
   32980:	mov	r6, #1
   32984:	str	r0, [r5]
   32988:	mov	r0, r6
   3298c:	sub	sp, fp, #16
   32990:	pop	{r4, r5, r6, r7, fp, pc}
   32994:	cmp	r2, #0
   32998:	beq	329c8 <__assert_fail@plt+0x215a4>
   3299c:	mvn	r3, #0
   329a0:	udiv	r3, r3, r2
   329a4:	cmp	r3, r1
   329a8:	bcs	329c8 <__assert_fail@plt+0x215a4>
   329ac:	push	{fp, lr}
   329b0:	mov	fp, sp
   329b4:	bl	11304 <__errno_location@plt>
   329b8:	mov	r1, #12
   329bc:	str	r1, [r0]
   329c0:	mov	r0, #0
   329c4:	pop	{fp, pc}
   329c8:	mul	r1, r2, r1
   329cc:	b	32640 <__assert_fail@plt+0x2121c>
   329d0:	push	{r4, sl, fp, lr}
   329d4:	add	fp, sp, #8
   329d8:	sub	sp, sp, #264	; 0x108
   329dc:	add	r1, sp, #7
   329e0:	movw	r2, #257	; 0x101
   329e4:	bl	32a3c <__assert_fail@plt+0x21618>
   329e8:	mov	r4, #0
   329ec:	cmp	r0, #0
   329f0:	bne	32a30 <__assert_fail@plt+0x2160c>
   329f4:	movw	r1, #15687	; 0x3d47
   329f8:	add	r0, sp, #7
   329fc:	mov	r2, #2
   32a00:	movt	r1, #3
   32a04:	bl	112e0 <bcmp@plt>
   32a08:	cmp	r0, #0
   32a0c:	beq	32a30 <__assert_fail@plt+0x2160c>
   32a10:	movw	r1, #26960	; 0x6950
   32a14:	add	r0, sp, #7
   32a18:	mov	r2, #6
   32a1c:	movt	r1, #3
   32a20:	bl	112e0 <bcmp@plt>
   32a24:	cmp	r0, #0
   32a28:	mov	r4, r0
   32a2c:	movwne	r4, #1
   32a30:	mov	r0, r4
   32a34:	sub	sp, fp, #8
   32a38:	pop	{r4, sl, fp, pc}
   32a3c:	push	{r4, r5, r6, r7, fp, lr}
   32a40:	add	fp, sp, #16
   32a44:	mov	r4, r1
   32a48:	mov	r1, #0
   32a4c:	mov	r6, r2
   32a50:	bl	11394 <setlocale@plt>
   32a54:	cmp	r0, #0
   32a58:	beq	32a88 <__assert_fail@plt+0x21664>
   32a5c:	mov	r7, r0
   32a60:	bl	112ec <strlen@plt>
   32a64:	cmp	r0, r6
   32a68:	bcs	32aa4 <__assert_fail@plt+0x21680>
   32a6c:	add	r2, r0, #1
   32a70:	mov	r0, r4
   32a74:	mov	r1, r7
   32a78:	bl	111c0 <memcpy@plt>
   32a7c:	mov	r5, #0
   32a80:	mov	r0, r5
   32a84:	pop	{r4, r5, r6, r7, fp, pc}
   32a88:	mov	r5, #22
   32a8c:	cmp	r6, #0
   32a90:	beq	32acc <__assert_fail@plt+0x216a8>
   32a94:	mov	r0, #0
   32a98:	strb	r0, [r4]
   32a9c:	mov	r0, r5
   32aa0:	pop	{r4, r5, r6, r7, fp, pc}
   32aa4:	mov	r5, #34	; 0x22
   32aa8:	cmp	r6, #0
   32aac:	beq	32acc <__assert_fail@plt+0x216a8>
   32ab0:	sub	r6, r6, #1
   32ab4:	mov	r0, r4
   32ab8:	mov	r1, r7
   32abc:	mov	r2, r6
   32ac0:	bl	111c0 <memcpy@plt>
   32ac4:	mov	r0, #0
   32ac8:	strb	r0, [r4, r6]
   32acc:	mov	r0, r5
   32ad0:	pop	{r4, r5, r6, r7, fp, pc}
   32ad4:	mov	r1, #0
   32ad8:	b	11394 <setlocale@plt>
   32adc:	eor	r1, r1, #-2147483648	; 0x80000000
   32ae0:	b	32ae8 <__assert_fail@plt+0x216c4>
   32ae4:	eor	r3, r3, #-2147483648	; 0x80000000
   32ae8:	push	{r4, r5, lr}
   32aec:	lsl	r4, r1, #1
   32af0:	lsl	r5, r3, #1
   32af4:	teq	r4, r5
   32af8:	teqeq	r0, r2
   32afc:	orrsne	ip, r4, r0
   32b00:	orrsne	ip, r5, r2
   32b04:	mvnsne	ip, r4, asr #21
   32b08:	mvnsne	ip, r5, asr #21
   32b0c:	beq	32cf8 <__assert_fail@plt+0x218d4>
   32b10:	lsr	r4, r4, #21
   32b14:	rsbs	r5, r4, r5, lsr #21
   32b18:	rsblt	r5, r5, #0
   32b1c:	ble	32b3c <__assert_fail@plt+0x21718>
   32b20:	add	r4, r4, r5
   32b24:	eor	r2, r0, r2
   32b28:	eor	r3, r1, r3
   32b2c:	eor	r0, r2, r0
   32b30:	eor	r1, r3, r1
   32b34:	eor	r2, r0, r2
   32b38:	eor	r3, r1, r3
   32b3c:	cmp	r5, #54	; 0x36
   32b40:	pophi	{r4, r5, pc}
   32b44:	tst	r1, #-2147483648	; 0x80000000
   32b48:	lsl	r1, r1, #12
   32b4c:	mov	ip, #1048576	; 0x100000
   32b50:	orr	r1, ip, r1, lsr #12
   32b54:	beq	32b60 <__assert_fail@plt+0x2173c>
   32b58:	rsbs	r0, r0, #0
   32b5c:	rsc	r1, r1, #0
   32b60:	tst	r3, #-2147483648	; 0x80000000
   32b64:	lsl	r3, r3, #12
   32b68:	orr	r3, ip, r3, lsr #12
   32b6c:	beq	32b78 <__assert_fail@plt+0x21754>
   32b70:	rsbs	r2, r2, #0
   32b74:	rsc	r3, r3, #0
   32b78:	teq	r4, r5
   32b7c:	beq	32ce0 <__assert_fail@plt+0x218bc>
   32b80:	sub	r4, r4, #1
   32b84:	rsbs	lr, r5, #32
   32b88:	blt	32ba4 <__assert_fail@plt+0x21780>
   32b8c:	lsl	ip, r2, lr
   32b90:	adds	r0, r0, r2, lsr r5
   32b94:	adc	r1, r1, #0
   32b98:	adds	r0, r0, r3, lsl lr
   32b9c:	adcs	r1, r1, r3, asr r5
   32ba0:	b	32bc0 <__assert_fail@plt+0x2179c>
   32ba4:	sub	r5, r5, #32
   32ba8:	add	lr, lr, #32
   32bac:	cmp	r2, #1
   32bb0:	lsl	ip, r3, lr
   32bb4:	orrcs	ip, ip, #2
   32bb8:	adds	r0, r0, r3, asr r5
   32bbc:	adcs	r1, r1, r3, asr #31
   32bc0:	and	r5, r1, #-2147483648	; 0x80000000
   32bc4:	bpl	32bd4 <__assert_fail@plt+0x217b0>
   32bc8:	rsbs	ip, ip, #0
   32bcc:	rscs	r0, r0, #0
   32bd0:	rsc	r1, r1, #0
   32bd4:	cmp	r1, #1048576	; 0x100000
   32bd8:	bcc	32c18 <__assert_fail@plt+0x217f4>
   32bdc:	cmp	r1, #2097152	; 0x200000
   32be0:	bcc	32c00 <__assert_fail@plt+0x217dc>
   32be4:	lsrs	r1, r1, #1
   32be8:	rrxs	r0, r0
   32bec:	rrx	ip, ip
   32bf0:	add	r4, r4, #1
   32bf4:	lsl	r2, r4, #21
   32bf8:	cmn	r2, #4194304	; 0x400000
   32bfc:	bcs	32d58 <__assert_fail@plt+0x21934>
   32c00:	cmp	ip, #-2147483648	; 0x80000000
   32c04:	lsrseq	ip, r0, #1
   32c08:	adcs	r0, r0, #0
   32c0c:	adc	r1, r1, r4, lsl #20
   32c10:	orr	r1, r1, r5
   32c14:	pop	{r4, r5, pc}
   32c18:	lsls	ip, ip, #1
   32c1c:	adcs	r0, r0, r0
   32c20:	adc	r1, r1, r1
   32c24:	tst	r1, #1048576	; 0x100000
   32c28:	sub	r4, r4, #1
   32c2c:	bne	32c00 <__assert_fail@plt+0x217dc>
   32c30:	teq	r1, #0
   32c34:	moveq	r1, r0
   32c38:	moveq	r0, #0
   32c3c:	clz	r3, r1
   32c40:	addeq	r3, r3, #32
   32c44:	sub	r3, r3, #11
   32c48:	subs	r2, r3, #32
   32c4c:	bge	32c70 <__assert_fail@plt+0x2184c>
   32c50:	adds	r2, r2, #12
   32c54:	ble	32c6c <__assert_fail@plt+0x21848>
   32c58:	add	ip, r2, #20
   32c5c:	rsb	r2, r2, #12
   32c60:	lsl	r0, r1, ip
   32c64:	lsr	r1, r1, r2
   32c68:	b	32c80 <__assert_fail@plt+0x2185c>
   32c6c:	add	r2, r2, #20
   32c70:	rsble	ip, r2, #32
   32c74:	lsl	r1, r1, r2
   32c78:	orrle	r1, r1, r0, lsr ip
   32c7c:	lslle	r0, r0, r2
   32c80:	subs	r4, r4, r3
   32c84:	addge	r1, r1, r4, lsl #20
   32c88:	orrge	r1, r1, r5
   32c8c:	popge	{r4, r5, pc}
   32c90:	mvn	r4, r4
   32c94:	subs	r4, r4, #31
   32c98:	bge	32cd4 <__assert_fail@plt+0x218b0>
   32c9c:	adds	r4, r4, #12
   32ca0:	bgt	32cbc <__assert_fail@plt+0x21898>
   32ca4:	add	r4, r4, #20
   32ca8:	rsb	r2, r4, #32
   32cac:	lsr	r0, r0, r4
   32cb0:	orr	r0, r0, r1, lsl r2
   32cb4:	orr	r1, r5, r1, lsr r4
   32cb8:	pop	{r4, r5, pc}
   32cbc:	rsb	r4, r4, #12
   32cc0:	rsb	r2, r4, #32
   32cc4:	lsr	r0, r0, r2
   32cc8:	orr	r0, r0, r1, lsl r4
   32ccc:	mov	r1, r5
   32cd0:	pop	{r4, r5, pc}
   32cd4:	lsr	r0, r1, r4
   32cd8:	mov	r1, r5
   32cdc:	pop	{r4, r5, pc}
   32ce0:	teq	r4, #0
   32ce4:	eor	r3, r3, #1048576	; 0x100000
   32ce8:	eoreq	r1, r1, #1048576	; 0x100000
   32cec:	addeq	r4, r4, #1
   32cf0:	subne	r5, r5, #1
   32cf4:	b	32b80 <__assert_fail@plt+0x2175c>
   32cf8:	mvns	ip, r4, asr #21
   32cfc:	mvnsne	ip, r5, asr #21
   32d00:	beq	32d68 <__assert_fail@plt+0x21944>
   32d04:	teq	r4, r5
   32d08:	teqeq	r0, r2
   32d0c:	beq	32d20 <__assert_fail@plt+0x218fc>
   32d10:	orrs	ip, r4, r0
   32d14:	moveq	r1, r3
   32d18:	moveq	r0, r2
   32d1c:	pop	{r4, r5, pc}
   32d20:	teq	r1, r3
   32d24:	movne	r1, #0
   32d28:	movne	r0, #0
   32d2c:	popne	{r4, r5, pc}
   32d30:	lsrs	ip, r4, #21
   32d34:	bne	32d48 <__assert_fail@plt+0x21924>
   32d38:	lsls	r0, r0, #1
   32d3c:	adcs	r1, r1, r1
   32d40:	orrcs	r1, r1, #-2147483648	; 0x80000000
   32d44:	pop	{r4, r5, pc}
   32d48:	adds	r4, r4, #4194304	; 0x400000
   32d4c:	addcc	r1, r1, #1048576	; 0x100000
   32d50:	popcc	{r4, r5, pc}
   32d54:	and	r5, r1, #-2147483648	; 0x80000000
   32d58:	orr	r1, r5, #2130706432	; 0x7f000000
   32d5c:	orr	r1, r1, #15728640	; 0xf00000
   32d60:	mov	r0, #0
   32d64:	pop	{r4, r5, pc}
   32d68:	mvns	ip, r4, asr #21
   32d6c:	movne	r1, r3
   32d70:	movne	r0, r2
   32d74:	mvnseq	ip, r5, asr #21
   32d78:	movne	r3, r1
   32d7c:	movne	r2, r0
   32d80:	orrs	r4, r0, r1, lsl #12
   32d84:	orrseq	r5, r2, r3, lsl #12
   32d88:	teqeq	r1, r3
   32d8c:	orrne	r1, r1, #524288	; 0x80000
   32d90:	pop	{r4, r5, pc}
   32d94:	teq	r0, #0
   32d98:	moveq	r1, #0
   32d9c:	bxeq	lr
   32da0:	push	{r4, r5, lr}
   32da4:	mov	r4, #1024	; 0x400
   32da8:	add	r4, r4, #50	; 0x32
   32dac:	mov	r5, #0
   32db0:	mov	r1, #0
   32db4:	b	32c30 <__assert_fail@plt+0x2180c>
   32db8:	teq	r0, #0
   32dbc:	moveq	r1, #0
   32dc0:	bxeq	lr
   32dc4:	push	{r4, r5, lr}
   32dc8:	mov	r4, #1024	; 0x400
   32dcc:	add	r4, r4, #50	; 0x32
   32dd0:	ands	r5, r0, #-2147483648	; 0x80000000
   32dd4:	rsbmi	r0, r0, #0
   32dd8:	mov	r1, #0
   32ddc:	b	32c30 <__assert_fail@plt+0x2180c>
   32de0:	lsls	r2, r0, #1
   32de4:	asr	r1, r2, #3
   32de8:	rrx	r1, r1
   32dec:	lsl	r0, r2, #28
   32df0:	andsne	r3, r2, #-16777216	; 0xff000000
   32df4:	teqne	r3, #-16777216	; 0xff000000
   32df8:	eorne	r1, r1, #939524096	; 0x38000000
   32dfc:	bxne	lr
   32e00:	bics	r2, r2, #-16777216	; 0xff000000
   32e04:	bxeq	lr
   32e08:	teq	r3, #-16777216	; 0xff000000
   32e0c:	orreq	r1, r1, #524288	; 0x80000
   32e10:	bxeq	lr
   32e14:	push	{r4, r5, lr}
   32e18:	mov	r4, #896	; 0x380
   32e1c:	and	r5, r1, #-2147483648	; 0x80000000
   32e20:	bic	r1, r1, #-2147483648	; 0x80000000
   32e24:	b	32c30 <__assert_fail@plt+0x2180c>
   32e28:	orrs	r2, r0, r1
   32e2c:	bxeq	lr
   32e30:	push	{r4, r5, lr}
   32e34:	mov	r5, #0
   32e38:	b	32e58 <__assert_fail@plt+0x21a34>
   32e3c:	orrs	r2, r0, r1
   32e40:	bxeq	lr
   32e44:	push	{r4, r5, lr}
   32e48:	ands	r5, r1, #-2147483648	; 0x80000000
   32e4c:	bpl	32e58 <__assert_fail@plt+0x21a34>
   32e50:	rsbs	r0, r0, #0
   32e54:	rsc	r1, r1, #0
   32e58:	mov	r4, #1024	; 0x400
   32e5c:	add	r4, r4, #50	; 0x32
   32e60:	lsrs	ip, r1, #22
   32e64:	beq	32bd4 <__assert_fail@plt+0x217b0>
   32e68:	mov	r2, #3
   32e6c:	lsrs	ip, ip, #3
   32e70:	addne	r2, r2, #3
   32e74:	lsrs	ip, ip, #3
   32e78:	addne	r2, r2, #3
   32e7c:	add	r2, r2, ip, lsr #3
   32e80:	rsb	r3, r2, #32
   32e84:	lsl	ip, r0, r3
   32e88:	lsr	r0, r0, r2
   32e8c:	orr	r0, r0, r1, lsl r3
   32e90:	lsr	r1, r1, r2
   32e94:	add	r4, r4, r2
   32e98:	b	32bd4 <__assert_fail@plt+0x217b0>
   32e9c:	cmp	r3, #0
   32ea0:	cmpeq	r2, #0
   32ea4:	bne	32ebc <__assert_fail@plt+0x21a98>
   32ea8:	cmp	r1, #0
   32eac:	cmpeq	r0, #0
   32eb0:	mvnne	r1, #0
   32eb4:	mvnne	r0, #0
   32eb8:	b	32ed8 <__assert_fail@plt+0x21ab4>
   32ebc:	sub	sp, sp, #8
   32ec0:	push	{sp, lr}
   32ec4:	bl	32f28 <__assert_fail@plt+0x21b04>
   32ec8:	ldr	lr, [sp, #4]
   32ecc:	add	sp, sp, #8
   32ed0:	pop	{r2, r3}
   32ed4:	bx	lr
   32ed8:	push	{r1, lr}
   32edc:	mov	r0, #8
   32ee0:	bl	11154 <raise@plt>
   32ee4:	pop	{r1, pc}
   32ee8:	vmov	d6, r0, r1
   32eec:	vldr	d7, [pc, #36]	; 32f18 <__assert_fail@plt+0x21af4>
   32ef0:	vldr	d5, [pc, #40]	; 32f20 <__assert_fail@plt+0x21afc>
   32ef4:	vmul.f64	d7, d6, d7
   32ef8:	vcvt.u32.f64	s14, d7
   32efc:	vcvt.f64.u32	d4, s14
   32f00:	vmov	r1, s14
   32f04:	vmls.f64	d6, d4, d5
   32f08:	vcvt.u32.f64	s15, d6
   32f0c:	vmov	r0, s15
   32f10:	bx	lr
   32f14:	nop			; (mov r0, r0)
   32f18:	andeq	r0, r0, r0
   32f1c:	ldclcc	0, cr0, [r0]
   32f20:	andeq	r0, r0, r0
   32f24:	mvnsmi	r0, r0
   32f28:	cmp	r1, r3
   32f2c:	cmpeq	r0, r2
   32f30:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   32f34:	mov	r4, r0
   32f38:	movcc	r0, #0
   32f3c:	mov	r5, r1
   32f40:	ldr	lr, [sp, #36]	; 0x24
   32f44:	movcc	r1, r0
   32f48:	bcc	33044 <__assert_fail@plt+0x21c20>
   32f4c:	cmp	r3, #0
   32f50:	clzeq	ip, r2
   32f54:	clzne	ip, r3
   32f58:	addeq	ip, ip, #32
   32f5c:	cmp	r5, #0
   32f60:	clzeq	r1, r4
   32f64:	addeq	r1, r1, #32
   32f68:	clzne	r1, r5
   32f6c:	sub	ip, ip, r1
   32f70:	sub	sl, ip, #32
   32f74:	lsl	r9, r3, ip
   32f78:	rsb	fp, ip, #32
   32f7c:	orr	r9, r9, r2, lsl sl
   32f80:	orr	r9, r9, r2, lsr fp
   32f84:	lsl	r8, r2, ip
   32f88:	cmp	r5, r9
   32f8c:	cmpeq	r4, r8
   32f90:	movcc	r0, #0
   32f94:	movcc	r1, r0
   32f98:	bcc	32fb4 <__assert_fail@plt+0x21b90>
   32f9c:	mov	r0, #1
   32fa0:	subs	r4, r4, r8
   32fa4:	lsl	r1, r0, sl
   32fa8:	orr	r1, r1, r0, lsr fp
   32fac:	lsl	r0, r0, ip
   32fb0:	sbc	r5, r5, r9
   32fb4:	cmp	ip, #0
   32fb8:	beq	33044 <__assert_fail@plt+0x21c20>
   32fbc:	lsr	r6, r8, #1
   32fc0:	orr	r6, r6, r9, lsl #31
   32fc4:	lsr	r7, r9, #1
   32fc8:	mov	r2, ip
   32fcc:	b	32ff0 <__assert_fail@plt+0x21bcc>
   32fd0:	subs	r3, r4, r6
   32fd4:	sbc	r8, r5, r7
   32fd8:	adds	r3, r3, r3
   32fdc:	adc	r8, r8, r8
   32fe0:	adds	r4, r3, #1
   32fe4:	adc	r5, r8, #0
   32fe8:	subs	r2, r2, #1
   32fec:	beq	3300c <__assert_fail@plt+0x21be8>
   32ff0:	cmp	r5, r7
   32ff4:	cmpeq	r4, r6
   32ff8:	bcs	32fd0 <__assert_fail@plt+0x21bac>
   32ffc:	adds	r4, r4, r4
   33000:	adc	r5, r5, r5
   33004:	subs	r2, r2, #1
   33008:	bne	32ff0 <__assert_fail@plt+0x21bcc>
   3300c:	lsr	r3, r4, ip
   33010:	orr	r3, r3, r5, lsl fp
   33014:	lsr	r2, r5, ip
   33018:	orr	r3, r3, r5, lsr sl
   3301c:	adds	r0, r0, r4
   33020:	mov	r4, r3
   33024:	lsl	r3, r2, ip
   33028:	orr	r3, r3, r4, lsl sl
   3302c:	lsl	ip, r4, ip
   33030:	orr	r3, r3, r4, lsr fp
   33034:	adc	r1, r1, r5
   33038:	subs	r0, r0, ip
   3303c:	mov	r5, r2
   33040:	sbc	r1, r1, r3
   33044:	cmp	lr, #0
   33048:	strdne	r4, [lr]
   3304c:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   33050:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   33054:	mov	r7, r0
   33058:	ldr	r6, [pc, #72]	; 330a8 <__assert_fail@plt+0x21c84>
   3305c:	ldr	r5, [pc, #72]	; 330ac <__assert_fail@plt+0x21c88>
   33060:	add	r6, pc, r6
   33064:	add	r5, pc, r5
   33068:	sub	r6, r6, r5
   3306c:	mov	r8, r1
   33070:	mov	r9, r2
   33074:	bl	11110 <fdopen@plt-0x20>
   33078:	asrs	r6, r6, #2
   3307c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   33080:	mov	r4, #0
   33084:	add	r4, r4, #1
   33088:	ldr	r3, [r5], #4
   3308c:	mov	r2, r9
   33090:	mov	r1, r8
   33094:	mov	r0, r7
   33098:	blx	r3
   3309c:	cmp	r6, r4
   330a0:	bne	33084 <__assert_fail@plt+0x21c60>
   330a4:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   330a8:	andeq	r3, r1, r4, lsr #29
   330ac:	muleq	r1, ip, lr
   330b0:	bx	lr
   330b4:	ldr	r3, [pc, #12]	; 330c8 <__assert_fail@plt+0x21ca4>
   330b8:	mov	r1, #0
   330bc:	add	r3, pc, r3
   330c0:	ldr	r2, [r3]
   330c4:	b	1131c <__cxa_atexit@plt>
   330c8:	andeq	r4, r1, r0, asr r0

Disassembly of section .fini:

000330cc <.fini>:
   330cc:	push	{r3, lr}
   330d0:	pop	{r3, pc}
