$date
	Mon Jun 23 17:17:58 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipo_reg $end
$var wire 1 ! q3 $end
$var wire 1 " q2 $end
$var wire 1 # q1 $end
$var wire 1 $ q0 $end
$var reg 1 % clk $end
$var reg 1 & d0 $end
$var reg 1 ' d1 $end
$var reg 1 ( d2 $end
$var reg 1 ) d3 $end
$var reg 1 * rst $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 1 & d0 $end
$var wire 1 ' d1 $end
$var wire 1 ( d2 $end
$var wire 1 ) d3 $end
$var wire 1 * rst $end
$var wire 1 + set $end
$var wire 1 , q3_bar $end
$var wire 1 ! q3 $end
$var wire 1 - q2_bar $end
$var wire 1 " q2 $end
$var wire 1 . q1_bar $end
$var wire 1 # q1 $end
$var wire 1 / q0_bar $end
$var wire 1 $ q0 $end
$scope module dff0 $end
$var wire 1 % clk $end
$var wire 1 & d $end
$var wire 1 / q_bar $end
$var wire 1 * rst $end
$var wire 1 + set $end
$var reg 1 $ q $end
$upscope $end
$scope module dff1 $end
$var wire 1 % clk $end
$var wire 1 ' d $end
$var wire 1 . q_bar $end
$var wire 1 * rst $end
$var wire 1 + set $end
$var reg 1 # q $end
$upscope $end
$scope module dff2 $end
$var wire 1 % clk $end
$var wire 1 ( d $end
$var wire 1 - q_bar $end
$var wire 1 * rst $end
$var wire 1 + set $end
$var reg 1 " q $end
$upscope $end
$scope module dff3 $end
$var wire 1 % clk $end
$var wire 1 ) d $end
$var wire 1 , q_bar $end
$var wire 1 * rst $end
$var wire 1 + set $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
1-
1,
0+
1*
x)
x(
x'
x&
0%
0$
0#
0"
0!
$end
#5
1%
#10
0%
1)
1(
1'
0&
0*
#15
0.
0-
0,
1#
1"
1!
1%
#20
0%
0)
1&
#25
1,
0/
0!
1$
1%
#30
0%
1)
0(
#35
1-
0,
0"
1!
1%
#40
0%
0)
1(
0'
#45
1,
0-
1.
0!
1"
0#
1%
#50
0%
1)
#55
0,
1!
1%
#60
0%
0)
0(
1'
0&
#65
1,
1-
0.
1/
0!
0"
1#
0$
1%
#70
0%
1)
#75
0,
1!
1%
#80
0%
0)
1(
1&
#85
1,
0-
0/
0!
1"
1$
1%
#90
0%
1)
0(
0'
0&
#95
1/
1.
1-
0,
0$
0#
0"
1!
1%
#100
0%
1(
1'
#105
0-
0.
1"
1#
1%
#110
0%
