// Seed: 48542780
module module_0 (
    input tri1 id_0
);
  wire id_2;
endmodule
module module_1 #(
    parameter id_2 = 32'd27,
    parameter id_4 = 32'd50
) (
    input  wand id_0,
    output wire id_1,
    input  tri0 _id_2,
    input  wor  id_3,
    output tri0 _id_4
);
  logic [(  id_4  ) : -1] id_6;
  assign id_6[-1'd0] = 1;
  module_0 modCall_1 (id_3);
  assign modCall_1.id_0 = 0;
  assign id_1 = 1'b0;
  wire id_7;
  struct packed {
    id_8 id_9;
    logic [$realtime ==  id_2 : 1 'b0] id_10;
  } [(  -1  ) : -1] id_11 = -1 > id_11.id_8;
endmodule
