{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677401175484 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create VHDL File Quartus Prime " "Running Quartus Prime Create VHDL File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677401175484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Feb 26 09:46:15 2023 " "Processing started: Sun Feb 26 09:46:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677401175484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1677401175484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC-Full -c CRC-Full --convert_bdf_to_vhdl=/home/jaka/Documents/Programiranje/Komunkacijska-vezja-in-naprave/Quartus/CRC-Full.bdf " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC-Full -c CRC-Full --convert_bdf_to_vhdl=/home/jaka/Documents/Programiranje/Komunkacijska-vezja-in-naprave/Quartus/CRC-Full.bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1677401175484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CRC-Full.bdf 1 1 " "Found 1 design units, including 1 entities, in source file CRC-Full.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CRC-Full " "Found entity 1: CRC-Full" {  } { { "CRC-Full.bdf" "" { Schematic "/home/jaka/Documents/Programiranje/Komunkacijska-vezja-in-naprave/Quartus/CRC-Full.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677401175575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1677401175575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" " " "Elaborating entity \"\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1677401175599 ""}
{ "Error" "EGDFX_ILLEGAL_VHDL_ENTITY_NAME" "CRC-Full " "Design name \"CRC-Full\" is illegal for VHDL" {  } { { "CRC-Full.bdf" "" { Schematic "/home/jaka/Documents/Programiranje/Komunkacijska-vezja-in-naprave/Quartus/CRC-Full.bdf" { } } }  } 0 275068 "Design name \"%1!s!\" is illegal for VHDL" 0 0 "Design Software" 0 -1 1677401175601 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1677401175601 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Create VHDL File 2 s 0 s Quartus Prime " "Quartus Prime Create VHDL File was unsuccessful. 2 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "614 " "Peak virtual memory: 614 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677401175605 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Feb 26 09:46:15 2023 " "Processing ended: Sun Feb 26 09:46:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677401175605 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677401175605 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677401175605 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1677401175605 ""}
