+++
title = "Read Only Memory"
author = ["Kiran"]
date = 2024-07-23T13:11:00-04:00
tags = ["rtl"]
draft = false
css = "../../zcustom.css"
+++

[Design](https://github.com/24x7fpga/iVerilog/blob/master/design/rom/rom.sv) -- [Testbench](https://github.com/24x7fpga/iVerilog/blob/master/tb_design/tb_rom/tb_rom.sv) -- [RTL Design Directory]({{< relref "2024_06_05_00_21_53_rtl_design_directory.md" >}})


## Read Only Memory(ROM): An Overview {#read-only-memory--rom--an-overview}

Read-only memory widely known as ROM is a non-volatile memory that is used to store data or programs that do not change over time. As the name suggests, data can only be read from the memory. In digital design, ROM can be used to store image data or signal data for processing.


#### Memory File {#memory-file}

A memory file is a simple file with an extension of \*.mem that can store data in decimal, binary, or hexadecimal format. An example of a seven-segment ROM file is shown below:

```nil
0111111 // 0
0000110 // 1
1011011 // 2
1001111 // 3
1100110 // 4
1101101 // 5
1111101 // 6
0000111 // 7
1111111 // 8
1101111 // 9
```


#### Verilog Code {#verilog-code}

```verilog
module rom #(parameter N = 7)(/*AUTOARG*/
   // Outputs
   data,
   // Inputs
   addr, en
   );
   // output
   output [N-1:0] data;
   //input
   input [$clog2(N):0] addr;
   input	       en;

  /*AUTOREG*/
  /*AUTOWIRE*/

   reg [N-1:0]       mem [0:9];

   initial
     begin
        $display("-------- Loading ROM --------");
        $readmemb("memory.mem", mem);
     end

   assign data = (en && (addr <= 'h9)) ? mem[addr] : 'h0;

endmodule
```
