vendor_name = ModelSim
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/ff_jk.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/cont_10_assyc.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/mux2_1.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf_cont_10_assyc.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/registrador_4bits.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf_registrador_4bits.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf_cont_10_ssyc.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/decadico.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf_decadico.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/mod_test1.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf-modtest1.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/mod_test2.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf-modtest2.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/mod_test4.v
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/wf-modtest4.vwf
source_file = 1, C:/Users/Alysson/Documents/MeusProjetos/logic-circuits/Experimento 06/implementacao-hardware/db/relatorio-5.cbx.xml
design_name = mod_test4
instance = comp, \LEDR[0]~output , LEDR[0]~output, mod_test4, 1
instance = comp, \LEDR[1]~output , LEDR[1]~output, mod_test4, 1
instance = comp, \LEDR[2]~output , LEDR[2]~output, mod_test4, 1
instance = comp, \LEDR[3]~output , LEDR[3]~output, mod_test4, 1
instance = comp, \SW~input , SW~input, mod_test4, 1
instance = comp, \cs1|ff1|q~0 , cs1|ff1|q~0, mod_test4, 1
instance = comp, \cs1|ff2|q~0 , cs1|ff2|q~0, mod_test4, 1
instance = comp, \cs1|ff2|q , cs1|ff2|q, mod_test4, 1
instance = comp, \cs1|ff3|q~0 , cs1|ff3|q~0, mod_test4, 1
instance = comp, \cs1|ff3|q , cs1|ff3|q, mod_test4, 1
instance = comp, \cs1|ff4|q~0 , cs1|ff4|q~0, mod_test4, 1
instance = comp, \cs1|ff4|q , cs1|ff4|q, mod_test4, 1
instance = comp, \cs1|nand1~0 , cs1|nand1~0, mod_test4, 1
instance = comp, \cs1|ff1|q , cs1|ff1|q, mod_test4, 1
