<!DOCTYPE html>
<html lang="en">

<!-- Head tag -->
<head><meta name="generator" content="Hexo 3.8.0">

    <!-- hexo-inject:begin --><!-- hexo-inject:end --><meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1">

    <!--Description-->

    

    
        <meta name="description" content="第一章 设计任务和要求&amp;emsp;&amp;emsp;设计并制作一台具有实时采样方式和等效采样方式的数字示波器，示意图如图1所示。&amp;emsp;&amp;emsp;1．基本要求&amp;emsp;&amp;emsp;&amp;emsp;(1) 被测周期信号的频率范围为10Hz～10MHz，仪器输入阻抗为1M，显示屏的刻度为8 div×10">
    

    <!--Author-->
    
        <meta name="author" content="Herve Lin">
    

    <!--Open Graph Title-->
    
        <meta property="og:title" content="DIY迷你！超便携数字示波器">
    

    <!--Open Graph Description-->
    
        <meta property="og:description" content="第一章 设计任务和要求&amp;emsp;&amp;emsp;设计并制作一台具有实时采样方式和等效采样方式的数字示波器，示意图如图1所示。&amp;emsp;&amp;emsp;1．基本要求&amp;emsp;&amp;emsp;&amp;emsp;(1) 被测周期信号的频率范围为10Hz～10MHz，仪器输入阻抗为1M，显示屏的刻度为8 div×10">
    

    <!--Open Graph Site Name-->
        <meta property="og:site_name" content="Herve&#39;s blog">

    <!--Type page-->
    
        <meta property="og:type" content="article">
    

    <!--Page Cover-->
    
    
        <meta property="og:image" content="http://yoursite.com/img/home-bg.jpg">
    

        <meta name="twitter:card" content="summary_large_image">

    

    
        <meta name="twitter:image" content="http://yoursite.com/img/home-bg.jpg">
    

    <!-- Title -->
    
    <title>DIY迷你！超便携数字示波器 - Herve&#39;s blog</title>

    <!-- Bootstrap Core CSS -->
    <link href="//maxcdn.bootstrapcdn.com/bootstrap/3.3.6/css/bootstrap.min.css" rel="stylesheet">

    <!-- Custom CSS -->
    <link rel="stylesheet" href="/css/style.css">

    <!-- Custom Fonts -->
    <link href="//maxcdn.bootstrapcdn.com/font-awesome/4.6.3/css/font-awesome.min.css" rel="stylesheet" type="text/css">
    <link href="//fonts.googleapis.com/css?family=Lora:400,700,400italic,700italic" rel="stylesheet" type="text/css">
    <link href="//fonts.googleapis.com/css?family=Open+Sans:300italic,400italic,600italic,700italic,800italic,400,300,600,700,800" rel="stylesheet" type="text/css">

    <!-- HTML5 Shim and Respond.js IE8 support of HTML5 elements and media queries -->
    <!-- WARNING: Respond.js doesn't work if you view the page via file:// -->
    <!--[if lt IE 9]>
    <script src="//oss.maxcdn.com/libs/html5shiv/3.7.0/html5shiv.js"></script>
    <script src="//oss.maxcdn.com/libs/respond.js/1.4.2/respond.min.js"></script>
    <![endif]-->

    <!-- Gallery -->
    <link href="//cdnjs.cloudflare.com/ajax/libs/featherlight/1.3.5/featherlight.min.css" type="text/css" rel="stylesheet">

    <!-- Google Analytics -->
    


    <!-- favicon --><!-- hexo-inject:begin --><!-- hexo-inject:end -->
    

</head>


<body>

    <!-- hexo-inject:begin --><!-- hexo-inject:end --><!-- Menu -->
    <!-- Navigation -->
<nav class="navbar navbar-default navbar-custom navbar-fixed-top">
    <div class="container-fluid">
        <!-- Brand and toggle get grouped for better mobile display -->
        <div class="navbar-header page-scroll">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target="#bs-example-navbar-collapse-1">
                <span class="sr-only">Toggle navigation</span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
                <span class="icon-bar"></span>
            </button>
            <a class="navbar-brand" href="/">MENU</a>
        </div>

        <!-- Collect the nav links, forms, and other content for toggling -->
        <div class="collapse navbar-collapse" id="bs-example-navbar-collapse-1">
            <ul class="nav navbar-nav navbar-right">
                
                    <li>
                        <a href="/">
                            
                                Home
                            
                        </a>
                    </li>
                
                    <li>
                        <a href="/archives">
                            
                                Archives
                            
                        </a>
                    </li>
                
                    <li>
                        <a href="/tags">
                            
                                Tags
                            
                        </a>
                    </li>
                
                    <li>
                        <a href="/categories">
                            
                                Categories
                            
                        </a>
                    </li>
                
                    <li>
                        <a href="https://github.com/klugjo/hexo-theme-clean-blog">
                            
                                <i class="fa fa-github fa-stack-2x"></i>
                            
                        </a>
                    </li>
                
            </ul>
        </div>
        <!-- /.navbar-collapse -->
    </div>
    <!-- /.container -->
</nav>

    <!-- Main Content -->
    <!-- Page Header -->
<!-- Set your background image for this header in your post front-matter: cover -->

<header class="intro-header" style="background-image: url('/img/home-bg.jpg')">
    <div class="container">
        <div class="row">
            <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                <div class="post-heading">
                    <h1>DIY迷你！超便携数字示波器</h1>
                    
                    <span class="meta">
                        <!-- Date and Author -->
                        
                        
                            2016-06-07
                        
                    </span>
                </div>
            </div>
        </div>
    </div>
</header>

<!-- Post Content -->
<article>
    <div class="container">
        <div class="row">

            <!-- Tags and categories -->
           
                <div class="col-lg-4 col-lg-offset-2 col-md-5 col-md-offset-1 post-tags">
                    
                        


<a href="/tags/DIY/">#DIY</a> <a href="/tags/单片机/">#单片机</a> <a href="/tags/FPGA/">#FPGA</a>


                    
                </div>
                <div class="col-lg-4 col-md-5 post-categories">
                    
                </div>
            

            <!-- Gallery -->
            

            <!-- Post Main Content -->
            <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                <h2 id="第一章-设计任务和要求"><a href="#第一章-设计任务和要求" class="headerlink" title="第一章 设计任务和要求"></a>第一章 设计任务和要求</h2><p>&emsp;&emsp;设计并制作一台具有实时采样方式和等效采样方式的数字示波器，示意图如图1所示。<br>&emsp;&emsp;1．基本要求<br>&emsp;&emsp;&emsp;(1) 被测周期信号的频率范围为10Hz～10MHz，仪器输入阻抗为1M，显示屏的刻度为8 div×10div，垂直分辨率为8bits，水平显示分辨率≥20点/ div。<br>&emsp;&emsp;&emsp;(2) 垂直灵敏度要求含1V/div、0.1V/div两档。电压测量误差≤5%。<br>&emsp;&emsp;&emsp;(3) 实时采样速率≤1MSa/s，等效采样速率≥200MSa/s；扫描速度要求含20ms/div、2μs /div、100 ns/div三档，波形周期测量误差≤5%。<br>&emsp;&emsp;&emsp;(4) 仪器的触发电路采用内触发方式，要求上升沿触发，触发电平可调。<br>&emsp;&emsp;&emsp;(5) 被测信号的显示波形应无明显失真。<br>&emsp;&emsp;2．发挥部分<br>&emsp;&emsp;&emsp;(1) 提高仪器垂直灵敏度，要求增加2mV/div档，其电压测量误差≤5%，输入短路时的输出噪声峰-峰值小于2mV。<br>&emsp;&emsp;&emsp;(2) 增加存储/调出功能，即按动一次“存储”键，仪器即可存储当前波形，并能在需要时调出存储的波形予以显示。<br>&emsp;&emsp;&emsp;(3) 增加单次触发功能，即按动一次“单次触发”键，仪器能对满足触发条件的信号进行一次采集与存储（被测信号的频率范围限定为10Hz～50kHz）。<br>&emsp;&emsp;&emsp;(4) 能提供频率为100kHz的方波校准信号，要求幅度值为0.3V±5%（负载电阻≥1 M时），频率误差≤5%。<br>&emsp;&emsp;&emsp;(5) 其他。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.1.JPG"><br><em>图一、数字示波器示意图</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.2.JPG"><br><em>图二、可控放大器组成框图</em></div>

<h2 id="第二章-总体方案"><a href="#第二章-总体方案" class="headerlink" title="第二章 总体方案"></a>第二章 总体方案</h2><h3 id="2-1-方案的描述"><a href="#2-1-方案的描述" class="headerlink" title="2.1 方案的描述"></a>2.1 方案的描述</h3><p>&emsp;&emsp;模拟电压信号通过高带宽衰减器后进入一级可调增益放大器，进过放大进入偏置电路，在进入一个八位ADC芯片，ADC芯片读出AD值后将数据送给FPGA，FPGA进行触发，缓存，滤波，数学变换或计算后将预与用户交互的显示数据发送给STM32单片机，交由单片机与用户交互。</p>
<h3 id="2-2-方案的比较分析"><a href="#2-2-方案的比较分析" class="headerlink" title="2.2 方案的比较分析"></a>2.2 方案的比较分析</h3><p>&emsp;&emsp;预选方案一：<br>&emsp;&emsp;使用单个集成ADC外设单片机STM32F103C8T6进行采集显示所有功能：</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/table.1.JPG"><br></div>

<p>&emsp;&emsp;这款单片机带有2个10通道12位ADC，在外设总线时钟设置在56MHZ时能进行1us间隔也就是1Mhz的转换速率，但是这里有个坑，我们可以看一下在这款单片机的datasheet上对ADC性能的描述。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/table.2.JPG"><br>*</div>

<p>&emsp;&emsp;对于这种逐步逼近型的ADC，他总的转换时间需要包括采样时间和逐步逼近耗时，总的下来，最理想的状态它只能做到大概55Khz的采样速率。单单这一点我们得抛弃这个方案，更不外乎说在人机交互方面，屏幕需要极高的通信速率或运算速率才能得到流畅的显示效果。72Mhz的CPU频率是不够的。当然也有具备更好ADC性能的单片机可以选用，像TI就有做，但是碍于使用成本，不考虑。</p>
<p>&emsp;&emsp;预选方案二：<br>&emsp;&emsp;使用单个带FSMC高速接口单片机STM32F103VET6以及ANALOG公司的高速AD芯片AD9288搭配使用。</p>
<p>&emsp;&emsp;屏幕驱动方式我们决定采用FSMC并行方式，相对于用SPI之类的串口协议来驱动LCD，FSMC可以快上几十倍的速度，经过我们的测试能跑到30多帧的刷新率。而大部分LCD都是与NOR/PRAM一样的时序，用FSMC驱动在适合不过，大大降低了CPU在LCD通信这一块的占用率。</p>
<p>&emsp;&emsp;但是，我们的设计要求直接采样要到达1Mhz，等效采样要到达200Mhz，采用一块72Mhz CPU时钟、流水线指令执行的MCU来对ADC的时钟进行精确控制，高效率的缓存和滤波是十分难以做到的，任何一个用户输入产生的中断就会延迟采样模块的运行。所以，我们决定把AD采样处理和用户交互分开，AD采样及数字处理交由FPGA去完成，用Verilog HDL去描述硬件计算的电路行为，用户交互在STM32单片机上用C语言来抽象。现在的FPGA也很便宜了，我们采用的EP4CE6E22C8一片不到20块钱。</p>
<p>&emsp;&emsp;预选方案三：<br>&emsp;&emsp;使用AD9288辅助模拟信号的高速数字化，而ALTERA的低端FPGA EP4CE6E22C8负责AD数据的并行触发保持，滤波以及数学变换。STM32F103VET6负责USB通信，LCD驱动，用户按键响应，用户交互行为处理和电池管理。<br>&emsp;&emsp;电路功能框图：</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.3.JPG"><br><em>图三、功能框图</em></div>

<h2 id="第三章-单元电路设计"><a href="#第三章-单元电路设计" class="headerlink" title="第三章 单元电路设计"></a>第三章 单元电路设计</h2><h3 id="3-1-前端信号衰减器设计"><a href="#3-1-前端信号衰减器设计" class="headerlink" title="3.1 前端信号衰减器设计"></a>3.1 前端信号衰减器设计</h3><h4 id="3-1-1-原理框图"><a href="#3-1-1-原理框图" class="headerlink" title="3.1.1 原理框图"></a>3.1.1 原理框图</h4><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.4.JPG"><br><em>图四、前端原理图</em></div>

<h4 id="3-1-2-参数计算"><a href="#3-1-2-参数计算" class="headerlink" title="3.1.2 参数计算"></a>3.1.2 参数计算</h4><p>&emsp;&emsp;设定两档衰减器衰减倍数：对于1V/DIV衰减倍数为100倍，对于0.1V/DIV和2mV/DIV衰减倍数为0.5倍。由继电器来控制选通衰减通道。<br>在这里采用阻容补偿式分压电路：</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.5.JPG"><br><em>图五</em></div>

<p>&emsp;&emsp;图中R1、R2为分压电阻，C1、C2为补偿电容，当满足关系式C1R1 = C2R2时分压比K在整个通频带是理想均匀的，K=R2/（R1+R2）=C1/（C1+C2）。由于我们的输入阻抗要求为1MOhm，所以R1+R2=1MOhm。最终求得：<br>K=100  R1 = 990k，R2 = 10k， C1 = 5p，  C2 = 495p<br>K=2       R1 = 500k，R2 = 500k，C1 = 250p，C2 = 250p</p>
<h4 id="3-1-3-PSPICE仿真"><a href="#3-1-3-PSPICE仿真" class="headerlink" title="3.1.3 PSPICE仿真"></a>3.1.3 PSPICE仿真</h4><p>&emsp;&emsp;仿真原理图如图下，信号源为正弦信号发生器，幅度为1V，对信号频率进行扫描仿真，由100Hz到10MHz用对数方式扫描。信号输入接入由AD8065组成的电压跟随器在输出观察仿真结果。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.6.JPG"><br><em>图六、仿真原理图</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.7.JPG"><br><em>图七、100~10kHz扫描，上至下分别为0.5、0.01倍</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.8.JPG"><br><em>图八、100k~1MHz扫描，上至下分别为0.5、0.01倍</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.9.JPG"><br><em>图九、1M、5M&amp;10MHz扫描，上至下分别为0.5、0.01倍</em></div>

<p>&emsp;&emsp;可以看到在100~10MHz，衰减器都呈现为非常理想的性能，在实际电路中还需要对高频信号在补偿，所以实际我们还并上两个精密可变电容，用来后期校正。</p>
<p>&emsp;&emsp;去掉补偿电容我们再来观察仿真结果，见图十。我们发现随着频率增加，衰减比急剧下降，这是因为电阻的寄生电容经高频信号的耦合，导致分压阻抗减小，而低端电阻的阻抗减小速度小于高端电阻，导致分出来的电压下降。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.10.JPG"><br><em>图九、去掉补偿电容的衰减结果</em></div>


<h3 id="3-2-信号放大与偏置的设计"><a href="#3-2-信号放大与偏置的设计" class="headerlink" title="3.2 信号放大与偏置的设计"></a>3.2 信号放大与偏置的设计</h3><h4 id="3-2-1-原理框图"><a href="#3-2-1-原理框图" class="headerlink" title="3.2.1 原理框图"></a>3.2.1 原理框图</h4><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.11.JPG"><br><em>图十一、原理框图</em></div>

<h4 id="3-2-2-参数设计"><a href="#3-2-2-参数设计" class="headerlink" title="3.2.2 参数设计"></a>3.2.2 参数设计</h4><p>&emsp;&emsp;放大器我们采用可调增益放大器AD603，电平偏置使用一个由AD8065组成的反相加法器，与一个数字变阻器产生的-1V相加达到偏置1V的效果。</p>
<p>&emsp;&emsp;AD603是由电压控制的可变增益放大器，这里我们选用一块DAC：AD5320来产生控制电压。当我们示波器的电压档位为1V/DIV，还需要放大1/[(1/4)*512mv]/100 = 12.8，AD603的控制电压为G+口和G-口的电压差，VG-设定为1.7V。VG+的电压设定由公式Gain(dB)=40(VG+ - VG-) +30来计算。在AD603的DATASHEET可以看到：</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.12.JPG"><br><em>图十二、我们设计的为+10dB到+50dB的增益范围模式</em></div>

<p>&emsp;&emsp;而偏置电路由数字变阻器X9C104产生电压送入电压跟随器增强驱动能力再接入反向放大器，到达偏置的效果，因为我们选用的ADC需要由VDD/3的偏置，同时也是给示波器增加一个波形平移的功能。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.13.JPG"><br><em>图十三、三种增益范围由FDBK口控制</em></div>

<h4 id="3-2-3-PSPICE仿真"><a href="#3-2-3-PSPICE仿真" class="headerlink" title="3.2.3 PSPICE仿真"></a>3.2.3 PSPICE仿真</h4><p>仿真原理图的设计：</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.14.JPG"><br><em>图十四、仿真原理图</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.15.JPG"><br><em>图十五、30mv、1MHz的原正弦信号，分别放大6.25倍和2.56倍波形无明显失真</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.16.JPG"><br><em>图十六、2mv、1MHz的正弦信号放大为128倍，波形不失真，但考虑到实际运放的失调电压，实际结果还需要做滤波和等效等数字变换才能得到接近的效果。</em></div>

<h3 id="3-3-ADC电路设计"><a href="#3-3-ADC电路设计" class="headerlink" title="3.3 ADC电路设计"></a>3.3 ADC电路设计</h3><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.17.JPG"><br><em>图十七</em></div>

<p>&emsp;&emsp;AD9288是一款双核8位单芯片采样模数转换器（ADC），内置片内采样保持电路，专门针对低成本、低功耗、小尺寸和易用性进行了优化。该产品采用100 MSPS转换速率工作，在整个工作范围内都具有出色的动态性能。每个通道均可以独立工作。</p>
<p>&emsp;&emsp;该ADC只需一个3 V（2.7 V至3.6 V）单电源和一个编码时钟就能充分发挥工作性能。对于大多数应用来说，无需外部基准电压源或驱动器件。数字输出为TTL/CMOS兼容，单独的输出电源引脚支持3.3 V或2.5 V逻辑接口。</p>
<p>&emsp;&emsp;编码输入为TTL/CMOS兼容，8位数字输出可以采用+3 V（2.5 V至3.6 V）电源供电。用户可选项提供各种省电模式、数字数据格式和数字数据定时方案组合。在省电模式下，数字输出被置为高阻状态。</p>
<p>&emsp;&emsp;AD9288采用先进的CMOS工艺制造，提供48引脚表面贴装塑料封装（7x7 mm、1.4 mm 48引脚LQFP），额定温度范围为-40°C至+85°C工业温度范围。引脚排列设计可实现10位升级。</p>
<h3 id="3-4-FPGA电路设计"><a href="#3-4-FPGA电路设计" class="headerlink" title="3.4 FPGA电路设计"></a>3.4 FPGA电路设计</h3><p>&emsp;&emsp;很简单的外围电路，FLASH以AS的方式配置FPGA，FPGA分配几个IO直接驱动三极管来控制光耦和继电器。256MB的SRAM给FPGA提供大的缓存空间，减缓自身资源的压力。整个系统时钟经过50MHz的有源晶振倍频到120MHz，轻轻松松完成高速采样。需要注意的是高速时钟走线要与模拟电路有所隔离，防止耦合，我们在高速信号旁做了包地处理，与第二层地层尽可能的打多了孔，保证地的完整。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.18.JPG"><br><em>图十八、要注意的是CLK型的PIN只能复用为输入的IO口，要避免分配到驱动型的IO到CLK型PIN脚。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.19.JPG"><br><em>图十九、SDRAM的驱动比较复杂，涉及自动刷新的等对时许要求高的操作，所以我们决定使用ALTERA的IP来驱动，当时钟高于50MHz（120MHz），我们给SDRAM的时钟相对控制时钟的相位延迟了90°。</em></div>

<h3 id="3-5-STM32电路设计"><a href="#3-5-STM32电路设计" class="headerlink" title="3.5 STM32电路设计"></a>3.5 STM32电路设计</h3><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.20.JPG"><br><em>图二十、STM32主要的IO配置与外围电路设置。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.21.JPG"><br><em>图二十一、LCD的控制口与数据口与STM32的FSMC接口相连。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.22.JPG"><br><em>图二十二、与用户交互的按钮，分别下拉。控制示波器的AUTO，STOP，VOLT档位，TIME档位，触发电压，波形储存等。</em></div>

<h3 id="3-6-电源设计"><a href="#3-6-电源设计" class="headerlink" title="3.6 电源设计"></a>3.6 电源设计</h3><p>&emsp;&emsp;本电路系统需要用到+3.3V，+2.5V，+1.2V，+5V， -5V。我们直接使用线性稳压芯片1117系列、BUCK降压芯片LM2596和BOOST升压芯片LM27313以及电容反压芯片TPS60403来从+3.7V的锂电池获得电压。用LTC4050来给锂电池充电，充电电流来之USB的+5V总线。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.23.JPG"><br><em>图二十三、给STM32的+3.3V电源。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.24.JPG"><br><em>图二十四、+5V、FPGA与ADC的+3.3V，FPGA的+2.5V、1.2V。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.25.JPG"><br><em>图二十五、运放的-5V。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.26.JPG"><br><em>图二十六、锂电池充电电路，充电电流设置为600MA。。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.27.JPG"><br><em>图二十七、锂电池升+5V电路。</em></div>

<h3 id="3-7-软件设计"><a href="#3-7-软件设计" class="headerlink" title="3.7 软件设计"></a>3.7 软件设计</h3><h4 id="3-7-1-FPGA软件设计"><a href="#3-7-1-FPGA软件设计" class="headerlink" title="3.7.1 FPGA软件设计"></a>3.7.1 FPGA软件设计</h4><h5 id="3-7-1-1-FPGA的VERILOG-HDL模块框图"><a href="#3-7-1-1-FPGA的VERILOG-HDL模块框图" class="headerlink" title="3.7.1.1 FPGA的VERILOG HDL模块框图"></a>3.7.1.1 FPGA的VERILOG HDL模块框图</h5><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.28.JPG"><br><em>图二十八</em></div>

<p>&emsp;&emsp;采样频率控制模块代码：<br><figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br><span class="line">256</span><br><span class="line">257</span><br><span class="line">258</span><br><span class="line">259</span><br><span class="line">260</span><br><span class="line">261</span><br><span class="line">262</span><br><span class="line">263</span><br><span class="line">264</span><br><span class="line">265</span><br><span class="line">266</span><br><span class="line">267</span><br><span class="line">268</span><br><span class="line">269</span><br><span class="line">270</span><br><span class="line">271</span><br><span class="line">272</span><br><span class="line">273</span><br><span class="line">274</span><br><span class="line">275</span><br><span class="line">276</span><br><span class="line">277</span><br><span class="line">278</span><br><span class="line">279</span><br><span class="line">280</span><br><span class="line">281</span><br><span class="line">282</span><br><span class="line">283</span><br><span class="line">284</span><br><span class="line">285</span><br><span class="line">286</span><br><span class="line">287</span><br><span class="line">288</span><br><span class="line">289</span><br><span class="line">290</span><br><span class="line">291</span><br><span class="line">292</span><br><span class="line">293</span><br><span class="line">294</span><br><span class="line">295</span><br><span class="line">296</span><br><span class="line">297</span><br><span class="line">298</span><br><span class="line">299</span><br><span class="line">300</span><br><span class="line">301</span><br><span class="line">302</span><br><span class="line">303</span><br><span class="line">304</span><br><span class="line">305</span><br><span class="line">306</span><br><span class="line">307</span><br><span class="line">308</span><br><span class="line">309</span><br><span class="line">310</span><br><span class="line">311</span><br><span class="line">312</span><br><span class="line">313</span><br><span class="line">314</span><br><span class="line">315</span><br><span class="line">316</span><br><span class="line">317</span><br><span class="line">318</span><br><span class="line">319</span><br><span class="line">320</span><br><span class="line">321</span><br><span class="line">322</span><br><span class="line">323</span><br><span class="line">324</span><br><span class="line">325</span><br><span class="line">326</span><br><span class="line">327</span><br><span class="line">328</span><br><span class="line">329</span><br><span class="line">330</span><br><span class="line">331</span><br><span class="line">332</span><br><span class="line">333</span><br><span class="line">334</span><br><span class="line">335</span><br><span class="line">336</span><br><span class="line">337</span><br><span class="line">338</span><br><span class="line">339</span><br><span class="line">340</span><br><span class="line">341</span><br><span class="line">342</span><br><span class="line">343</span><br><span class="line">344</span><br><span class="line">345</span><br><span class="line">346</span><br><span class="line">347</span><br><span class="line">348</span><br><span class="line">349</span><br><span class="line">350</span><br><span class="line">351</span><br><span class="line">352</span><br><span class="line">353</span><br><span class="line">354</span><br><span class="line">355</span><br><span class="line">356</span><br><span class="line">357</span><br><span class="line">358</span><br><span class="line">359</span><br><span class="line">360</span><br><span class="line">361</span><br><span class="line">362</span><br><span class="line">363</span><br><span class="line">364</span><br><span class="line">365</span><br><span class="line">366</span><br><span class="line">367</span><br><span class="line">368</span><br><span class="line">369</span><br><span class="line">370</span><br><span class="line">371</span><br><span class="line">372</span><br><span class="line">373</span><br><span class="line">374</span><br><span class="line">375</span><br><span class="line">376</span><br><span class="line">377</span><br><span class="line">378</span><br><span class="line">379</span><br><span class="line">380</span><br><span class="line">381</span><br><span class="line">382</span><br><span class="line">383</span><br><span class="line">384</span><br><span class="line">385</span><br><span class="line">386</span><br><span class="line">387</span><br><span class="line">388</span><br><span class="line">389</span><br><span class="line">390</span><br><span class="line">391</span><br><span class="line">392</span><br><span class="line">393</span><br><span class="line">394</span><br><span class="line">395</span><br><span class="line">396</span><br><span class="line">397</span><br><span class="line">398</span><br><span class="line">399</span><br><span class="line">400</span><br><span class="line">401</span><br><span class="line">402</span><br><span class="line">403</span><br><span class="line">404</span><br><span class="line">405</span><br><span class="line">406</span><br><span class="line">407</span><br><span class="line">408</span><br><span class="line">409</span><br><span class="line">410</span><br><span class="line">411</span><br><span class="line">412</span><br><span class="line">413</span><br><span class="line">414</span><br><span class="line">415</span><br><span class="line">416</span><br><span class="line">417</span><br><span class="line">418</span><br><span class="line">419</span><br><span class="line">420</span><br><span class="line">421</span><br><span class="line">422</span><br><span class="line">423</span><br><span class="line">424</span><br><span class="line">425</span><br><span class="line">426</span><br><span class="line">427</span><br><span class="line">428</span><br><span class="line">429</span><br><span class="line">430</span><br><span class="line">431</span><br><span class="line">432</span><br><span class="line">433</span><br><span class="line">434</span><br><span class="line">435</span><br><span class="line">436</span><br><span class="line">437</span><br><span class="line">438</span><br><span class="line">439</span><br><span class="line">440</span><br><span class="line">441</span><br><span class="line">442</span><br><span class="line">443</span><br><span class="line">444</span><br><span class="line">445</span><br><span class="line">446</span><br><span class="line">447</span><br><span class="line">448</span><br><span class="line">449</span><br><span class="line">450</span><br><span class="line">451</span><br><span class="line">452</span><br><span class="line">453</span><br><span class="line">454</span><br><span class="line">455</span><br><span class="line">456</span><br><span class="line">457</span><br><span class="line">458</span><br><span class="line">459</span><br><span class="line">460</span><br><span class="line">461</span><br><span class="line">462</span><br><span class="line">463</span><br><span class="line">464</span><br><span class="line">465</span><br><span class="line">466</span><br><span class="line">467</span><br><span class="line">468</span><br><span class="line">469</span><br><span class="line">470</span><br><span class="line">471</span><br><span class="line">472</span><br><span class="line">473</span><br><span class="line">474</span><br><span class="line">475</span><br><span class="line">476</span><br><span class="line">477</span><br><span class="line">478</span><br><span class="line">479</span><br><span class="line">480</span><br><span class="line">481</span><br><span class="line">482</span><br><span class="line">483</span><br><span class="line">484</span><br><span class="line">485</span><br><span class="line">486</span><br><span class="line">487</span><br><span class="line">488</span><br><span class="line">489</span><br><span class="line">490</span><br><span class="line">491</span><br><span class="line">492</span><br><span class="line">493</span><br><span class="line">494</span><br><span class="line">495</span><br><span class="line">496</span><br><span class="line">497</span><br><span class="line">498</span><br><span class="line">499</span><br><span class="line">500</span><br><span class="line">501</span><br><span class="line">502</span><br><span class="line">503</span><br><span class="line">504</span><br><span class="line">505</span><br><span class="line">506</span><br><span class="line">507</span><br><span class="line">508</span><br><span class="line">509</span><br><span class="line">510</span><br><span class="line">511</span><br><span class="line">512</span><br><span class="line">513</span><br><span class="line">514</span><br><span class="line">515</span><br><span class="line">516</span><br><span class="line">517</span><br><span class="line">518</span><br><span class="line">519</span><br><span class="line">520</span><br><span class="line">521</span><br><span class="line">522</span><br><span class="line">523</span><br><span class="line">524</span><br><span class="line">525</span><br><span class="line">526</span><br><span class="line">527</span><br><span class="line">528</span><br><span class="line">529</span><br><span class="line">530</span><br><span class="line">531</span><br><span class="line">532</span><br><span class="line">533</span><br><span class="line">534</span><br><span class="line">535</span><br><span class="line">536</span><br><span class="line">537</span><br><span class="line">538</span><br><span class="line">539</span><br><span class="line">540</span><br><span class="line">541</span><br><span class="line">542</span><br><span class="line">543</span><br><span class="line">544</span><br><span class="line">545</span><br><span class="line">546</span><br><span class="line">547</span><br><span class="line">548</span><br><span class="line">549</span><br><span class="line">550</span><br><span class="line">551</span><br><span class="line">552</span><br><span class="line">553</span><br><span class="line">554</span><br><span class="line">555</span><br><span class="line">556</span><br><span class="line">557</span><br><span class="line">558</span><br><span class="line">559</span><br><span class="line">560</span><br><span class="line">561</span><br><span class="line">562</span><br><span class="line">563</span><br><span class="line">564</span><br><span class="line">565</span><br><span class="line">566</span><br><span class="line">567</span><br><span class="line">568</span><br><span class="line">569</span><br><span class="line">570</span><br><span class="line">571</span><br><span class="line">572</span><br><span class="line">573</span><br><span class="line">574</span><br><span class="line">575</span><br><span class="line">576</span><br><span class="line">577</span><br><span class="line">578</span><br><span class="line">579</span><br><span class="line">580</span><br><span class="line">581</span><br><span class="line">582</span><br><span class="line">583</span><br><span class="line">584</span><br><span class="line">585</span><br><span class="line">586</span><br><span class="line">587</span><br><span class="line">588</span><br><span class="line">589</span><br><span class="line">590</span><br><span class="line">591</span><br><span class="line">592</span><br><span class="line">593</span><br><span class="line">594</span><br><span class="line">595</span><br><span class="line">596</span><br><span class="line">597</span><br><span class="line">598</span><br><span class="line">599</span><br><span class="line">600</span><br><span class="line">601</span><br><span class="line">602</span><br><span class="line">603</span><br><span class="line">604</span><br><span class="line">605</span><br><span class="line">606</span><br><span class="line">607</span><br><span class="line">608</span><br><span class="line">609</span><br><span class="line">610</span><br><span class="line">611</span><br><span class="line">612</span><br><span class="line">613</span><br><span class="line">614</span><br><span class="line">615</span><br><span class="line">616</span><br><span class="line">617</span><br><span class="line">618</span><br><span class="line">619</span><br><span class="line">620</span><br><span class="line">621</span><br><span class="line">622</span><br><span class="line">623</span><br><span class="line">624</span><br><span class="line">625</span><br><span class="line">626</span><br><span class="line">627</span><br><span class="line">628</span><br><span class="line">629</span><br><span class="line">630</span><br><span class="line">631</span><br><span class="line">632</span><br><span class="line">633</span><br><span class="line">634</span><br><span class="line">635</span><br><span class="line">636</span><br><span class="line">637</span><br><span class="line">638</span><br><span class="line">639</span><br><span class="line">640</span><br><span class="line">641</span><br><span class="line">642</span><br><span class="line">643</span><br><span class="line">644</span><br><span class="line">645</span><br><span class="line">646</span><br><span class="line">647</span><br><span class="line">648</span><br><span class="line">649</span><br><span class="line">650</span><br><span class="line">651</span><br><span class="line">652</span><br><span class="line">653</span><br><span class="line">654</span><br><span class="line">655</span><br><span class="line">656</span><br><span class="line">657</span><br><span class="line">658</span><br><span class="line">659</span><br><span class="line">660</span><br><span class="line">661</span><br><span class="line">662</span><br><span class="line">663</span><br><span class="line">664</span><br><span class="line">665</span><br><span class="line">666</span><br><span class="line">667</span><br><span class="line">668</span><br><span class="line">669</span><br><span class="line">670</span><br><span class="line">671</span><br><span class="line">672</span><br><span class="line">673</span><br><span class="line">674</span><br><span class="line">675</span><br><span class="line">676</span><br><span class="line">677</span><br><span class="line">678</span><br><span class="line">679</span><br><span class="line">680</span><br><span class="line">681</span><br><span class="line">682</span><br><span class="line">683</span><br><span class="line">684</span><br><span class="line">685</span><br><span class="line">686</span><br><span class="line">687</span><br><span class="line">688</span><br><span class="line">689</span><br><span class="line">690</span><br><span class="line">691</span><br><span class="line">692</span><br><span class="line">693</span><br><span class="line">694</span><br><span class="line">695</span><br><span class="line">696</span><br><span class="line">697</span><br><span class="line">698</span><br><span class="line">699</span><br><span class="line">700</span><br><span class="line">701</span><br><span class="line">702</span><br><span class="line">703</span><br><span class="line">704</span><br><span class="line">705</span><br><span class="line">706</span><br><span class="line">707</span><br><span class="line">708</span><br><span class="line">709</span><br><span class="line">710</span><br><span class="line">711</span><br><span class="line">712</span><br><span class="line">713</span><br><span class="line">714</span><br><span class="line">715</span><br><span class="line">716</span><br><span class="line">717</span><br><span class="line">718</span><br><span class="line">719</span><br><span class="line">720</span><br><span class="line">721</span><br><span class="line">722</span><br><span class="line">723</span><br><span class="line">724</span><br><span class="line">725</span><br><span class="line">726</span><br><span class="line">727</span><br><span class="line">728</span><br><span class="line">729</span><br><span class="line">730</span><br><span class="line">731</span><br><span class="line">732</span><br><span class="line">733</span><br><span class="line">734</span><br><span class="line">735</span><br><span class="line">736</span><br><span class="line">737</span><br><span class="line">738</span><br><span class="line">739</span><br><span class="line">740</span><br><span class="line">741</span><br><span class="line">742</span><br><span class="line">743</span><br><span class="line">744</span><br><span class="line">745</span><br><span class="line">746</span><br><span class="line">747</span><br><span class="line">748</span><br><span class="line">749</span><br><span class="line">750</span><br><span class="line">751</span><br><span class="line">752</span><br><span class="line">753</span><br><span class="line">754</span><br><span class="line">755</span><br><span class="line">756</span><br><span class="line">757</span><br><span class="line">758</span><br><span class="line">759</span><br><span class="line">760</span><br><span class="line">761</span><br><span class="line">762</span><br><span class="line">763</span><br><span class="line">764</span><br><span class="line">765</span><br><span class="line">766</span><br><span class="line">767</span><br><span class="line">768</span><br><span class="line">769</span><br><span class="line">770</span><br><span class="line">771</span><br><span class="line">772</span><br><span class="line">773</span><br><span class="line">774</span><br><span class="line">775</span><br><span class="line">776</span><br><span class="line">777</span><br><span class="line">778</span><br><span class="line">779</span><br><span class="line">780</span><br><span class="line">781</span><br><span class="line">782</span><br><span class="line">783</span><br><span class="line">784</span><br><span class="line">785</span><br><span class="line">786</span><br><span class="line">787</span><br><span class="line">788</span><br><span class="line">789</span><br><span class="line">790</span><br><span class="line">791</span><br><span class="line">792</span><br><span class="line">793</span><br><span class="line">794</span><br><span class="line">795</span><br><span class="line">796</span><br><span class="line">797</span><br><span class="line">798</span><br><span class="line">799</span><br><span class="line">800</span><br><span class="line">801</span><br><span class="line">802</span><br><span class="line">803</span><br><span class="line">804</span><br><span class="line">805</span><br><span class="line">806</span><br><span class="line">807</span><br><span class="line">808</span><br><span class="line">809</span><br><span class="line">810</span><br><span class="line">811</span><br><span class="line">812</span><br><span class="line">813</span><br><span class="line">814</span><br><span class="line">815</span><br><span class="line">816</span><br><span class="line">817</span><br><span class="line">818</span><br><span class="line">819</span><br><span class="line">820</span><br><span class="line">821</span><br><span class="line">822</span><br><span class="line">823</span><br><span class="line">824</span><br><span class="line">825</span><br><span class="line">826</span><br><span class="line">827</span><br><span class="line">828</span><br><span class="line">829</span><br><span class="line">830</span><br><span class="line">831</span><br><span class="line">832</span><br><span class="line">833</span><br><span class="line">834</span><br><span class="line">835</span><br><span class="line">836</span><br><span class="line">837</span><br><span class="line">838</span><br><span class="line">839</span><br><span class="line">840</span><br><span class="line">841</span><br><span class="line">842</span><br><span class="line">843</span><br><span class="line">844</span><br><span class="line">845</span><br><span class="line">846</span><br><span class="line">847</span><br><span class="line">848</span><br><span class="line">849</span><br><span class="line">850</span><br><span class="line">851</span><br><span class="line">852</span><br><span class="line">853</span><br><span class="line">854</span><br><span class="line">855</span><br><span class="line">856</span><br><span class="line">857</span><br><span class="line">858</span><br><span class="line">859</span><br><span class="line">860</span><br><span class="line">861</span><br><span class="line">862</span><br><span class="line">863</span><br><span class="line">864</span><br><span class="line">865</span><br><span class="line">866</span><br><span class="line">867</span><br><span class="line">868</span><br><span class="line">869</span><br><span class="line">870</span><br><span class="line">871</span><br><span class="line">872</span><br><span class="line">873</span><br><span class="line">874</span><br><span class="line">875</span><br><span class="line">876</span><br><span class="line">877</span><br><span class="line">878</span><br><span class="line">879</span><br><span class="line">880</span><br><span class="line">881</span><br><span class="line">882</span><br><span class="line">883</span><br><span class="line">884</span><br><span class="line">885</span><br><span class="line">886</span><br><span class="line">887</span><br><span class="line">888</span><br><span class="line">889</span><br><span class="line">890</span><br><span class="line">891</span><br><span class="line">892</span><br><span class="line">893</span><br><span class="line">894</span><br><span class="line">895</span><br><span class="line">896</span><br><span class="line">897</span><br><span class="line">898</span><br><span class="line">899</span><br><span class="line">900</span><br><span class="line">901</span><br><span class="line">902</span><br><span class="line">903</span><br><span class="line">904</span><br><span class="line">905</span><br><span class="line">906</span><br><span class="line">907</span><br><span class="line">908</span><br><span class="line">909</span><br><span class="line">910</span><br><span class="line">911</span><br><span class="line">912</span><br><span class="line">913</span><br><span class="line">914</span><br><span class="line">915</span><br><span class="line">916</span><br><span class="line">917</span><br><span class="line">918</span><br><span class="line">919</span><br><span class="line">920</span><br><span class="line">921</span><br><span class="line">922</span><br><span class="line">923</span><br><span class="line">924</span><br><span class="line">925</span><br><span class="line">926</span><br><span class="line">927</span><br><span class="line">928</span><br><span class="line">929</span><br><span class="line">930</span><br><span class="line">931</span><br><span class="line">932</span><br><span class="line">933</span><br><span class="line">934</span><br><span class="line">935</span><br><span class="line">936</span><br><span class="line">937</span><br><span class="line">938</span><br><span class="line">939</span><br><span class="line">940</span><br><span class="line">941</span><br><span class="line">942</span><br><span class="line">943</span><br><span class="line">944</span><br><span class="line">945</span><br><span class="line">946</span><br><span class="line">947</span><br><span class="line">948</span><br><span class="line">949</span><br><span class="line">950</span><br><span class="line">951</span><br><span class="line">952</span><br><span class="line">953</span><br><span class="line">954</span><br><span class="line">955</span><br><span class="line">956</span><br><span class="line">957</span><br><span class="line">958</span><br><span class="line">959</span><br><span class="line">960</span><br><span class="line">961</span><br><span class="line">962</span><br><span class="line">963</span><br><span class="line">964</span><br><span class="line">965</span><br><span class="line">966</span><br><span class="line">967</span><br><span class="line">968</span><br><span class="line">969</span><br><span class="line">970</span><br><span class="line">971</span><br><span class="line">972</span><br><span class="line">973</span><br><span class="line">974</span><br><span class="line">975</span><br><span class="line">976</span><br><span class="line">977</span><br><span class="line">978</span><br><span class="line">979</span><br><span class="line">980</span><br><span class="line">981</span><br><span class="line">982</span><br><span class="line">983</span><br><span class="line">984</span><br><span class="line">985</span><br><span class="line">986</span><br><span class="line">987</span><br><span class="line">988</span><br><span class="line">989</span><br><span class="line">990</span><br><span class="line">991</span><br><span class="line">992</span><br><span class="line">993</span><br><span class="line">994</span><br><span class="line">995</span><br><span class="line">996</span><br><span class="line">997</span><br><span class="line">998</span><br><span class="line">999</span><br><span class="line">1000</span><br><span class="line">1001</span><br><span class="line">1002</span><br><span class="line">1003</span><br><span class="line">1004</span><br><span class="line">1005</span><br><span class="line">1006</span><br><span class="line">1007</span><br><span class="line">1008</span><br><span class="line">1009</span><br><span class="line">1010</span><br><span class="line">1011</span><br><span class="line">1012</span><br><span class="line">1013</span><br><span class="line">1014</span><br><span class="line">1015</span><br><span class="line">1016</span><br><span class="line">1017</span><br><span class="line">1018</span><br><span class="line">1019</span><br><span class="line">1020</span><br><span class="line">1021</span><br><span class="line">1022</span><br><span class="line">1023</span><br><span class="line">1024</span><br><span class="line">1025</span><br><span class="line">1026</span><br><span class="line">1027</span><br><span class="line">1028</span><br><span class="line">1029</span><br><span class="line">1030</span><br><span class="line">1031</span><br><span class="line">1032</span><br><span class="line">1033</span><br><span class="line">1034</span><br><span class="line">1035</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> sample_freq_ctrl(</span><br><span class="line">    clk,</span><br><span class="line">    rstn,</span><br><span class="line"></span><br><span class="line">    cpu_ctrl_data,</span><br><span class="line">    </span><br><span class="line">    raw_clk_0_in,</span><br><span class="line">    raw_clk_1_in,</span><br><span class="line">    raw_clk_2_in,</span><br><span class="line">    </span><br><span class="line">    raw_clk_3_in,</span><br><span class="line">    </span><br><span class="line">    mem_clk_out,</span><br><span class="line">    adc_clk_out</span><br><span class="line">    </span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">input</span> rstn;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">4</span>:<span class="number">0</span>] cpu_ctrl_data;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> raw_clk_0_in; <span class="comment">// 80M</span></span><br><span class="line"><span class="keyword">input</span> raw_clk_1_in; <span class="comment">// 66M</span></span><br><span class="line"><span class="keyword">input</span> raw_clk_2_in; <span class="comment">// 10M</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> raw_clk_3_in; <span class="comment">// 32M </span></span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> mem_clk_out;</span><br><span class="line"><span class="keyword">output</span> adc_clk_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> mem_clk_out;</span><br><span class="line"><span class="keyword">reg</span> adc_clk_out;</span><br><span class="line"></span><br><span class="line">low_clk_gen#(</span><br><span class="line">    <span class="variable">.FREQ_WORD</span>(<span class="number">32'd2147483648</span>) <span class="comment">//16MHz </span></span><br><span class="line">    )</span><br><span class="line">    clk_16m_gen(   </span><br><span class="line">        <span class="variable">.clk</span>(raw_clk_3_in), <span class="comment">//32MHz</span></span><br><span class="line">        <span class="variable">.rst_n</span>(rstn), </span><br><span class="line">        <span class="variable">.clk_out</span>(clk_16mhz)</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line">low_clk_gen#(</span><br><span class="line">    <span class="variable">.FREQ_WORD</span>(<span class="number">32'd85900</span>) <span class="comment">//640KHz </span></span><br><span class="line">    )</span><br><span class="line">    clk_640_gen(   </span><br><span class="line">        <span class="variable">.clk</span>(raw_clk_3_in),</span><br><span class="line">        <span class="variable">.rst_n</span>(rstn), </span><br><span class="line">        <span class="variable">.clk_out</span>(clk_640hz)</span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> clk_16mhz;</span><br><span class="line"><span class="keyword">wire</span> clk_640hz;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            mem_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">            adc_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">case</span>(cpu_ctrl_data)</span><br><span class="line">            <span class="number">5'd0</span>:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    mem_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">                    adc_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="number">5'd3</span>:</span><br><span class="line">                <span class="keyword">begin</span> </span><br><span class="line">                    mem_clk_out &lt;= clk_640hz;</span><br><span class="line">                    adc_clk_out &lt;= raw_clk_2_in;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="number">5'd13</span>:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    mem_clk_out &lt;= clk_16mhz;</span><br><span class="line">                    adc_clk_out &lt;= raw_clk_1_in;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="number">5'd23</span>:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    mem_clk_out &lt;= raw_clk_3_in;</span><br><span class="line">                    adc_clk_out &lt;= raw_clk_0_in;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    mem_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">                    adc_clk_out &lt;= <span class="number">0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span>    </span><br><span class="line">        </span><br><span class="line"><span class="keyword">endmodule</span>        </span><br><span class="line"></span><br><span class="line"></span><br><span class="line">低频时钟发生模块：</span><br><span class="line"><span class="comment">/*************************************************</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">fc = 50MHz 50*10^6</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">fo = fc*K/(2^32)</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">K = fo*(2^32)/fc</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">= fo*(2^32)/(50*10^6)</span></span><br><span class="line"><span class="comment"></span></span><br><span class="line"><span class="comment">**************************************************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> low_clk_gen</span><br><span class="line">#</span><br><span class="line">(</span><br><span class="line">    <span class="keyword">parameter</span> FREQ_WORD = <span class="number">32'd85900</span> <span class="comment">//1KHz </span></span><br><span class="line">)</span><br><span class="line">(   </span><br><span class="line">    <span class="keyword">input</span> clk, <span class="comment">//50MHz</span></span><br><span class="line">    <span class="keyword">input</span> rst_n, <span class="comment">//clock reset</span></span><br><span class="line">    <span class="keyword">output</span> <span class="keyword">reg</span> clk_out</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="comment">//--------------------------------------</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] max_value = <span class="number">32'b0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            max_value &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            max_value &lt;= max_value + FREQ_WORD;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">//--------------------------------------</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(!rst_n)</span><br><span class="line">            clk_out &lt;= <span class="number">1'b0</span>;</span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span>(max_value &lt; <span class="number">32'h7FFF_FFFF</span>)</span><br><span class="line">                    clk_out &lt;= <span class="number">1'b0</span>;</span><br><span class="line">                <span class="keyword">else</span></span><br><span class="line">                    clk_out &lt;= <span class="number">1'b1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line">ADC采样与触发控制模块：</span><br><span class="line"><span class="comment">/***********************</span></span><br><span class="line"><span class="comment">   </span></span><br><span class="line"><span class="comment">    320bit per frame</span></span><br><span class="line"><span class="comment">        </span></span><br><span class="line"><span class="comment">***********************/</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> adc_sample_mem(</span><br><span class="line">    clk,</span><br><span class="line">    rstn,</span><br><span class="line">    </span><br><span class="line">    ch1_raw_data_in,</span><br><span class="line">    ch2_raw_data_in,</span><br><span class="line">    </span><br><span class="line">    mem_clk_in,</span><br><span class="line">    </span><br><span class="line">    trig_sel_in,</span><br><span class="line">    trig_data_in,</span><br><span class="line">    trig_ch1_pluse,</span><br><span class="line">    trig_ch2_pluse,</span><br><span class="line">    </span><br><span class="line">    mem_sample_done, <span class="comment">// have sample a frame</span></span><br><span class="line">    </span><br><span class="line">    cpu_rd,</span><br><span class="line">    mem_address,</span><br><span class="line">    mem_ch1_data_out,</span><br><span class="line">    mem_ch2_data_out,</span><br><span class="line">    </span><br><span class="line">    ch1_debug_data_out,</span><br><span class="line">    ch2_debug_data_out</span><br><span class="line"></span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">input</span> rstn;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] ch1_raw_data_in;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] ch2_raw_data_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> mem_clk_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] trig_sel_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] trig_data_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> trig_ch1_pluse;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> trig_ch2_pluse;    </span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> mem_sample_done;</span><br><span class="line"><span class="keyword">input</span> cpu_rd;</span><br><span class="line"><span class="keyword">input</span> [<span class="number">15</span>:<span class="number">0</span>] mem_address;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] mem_ch1_data_out;</span><br><span class="line"><span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] mem_ch2_data_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ch1_debug_data_out;</span><br><span class="line"><span class="keyword">output</span> <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ch2_debug_data_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> mem_sample_done;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem_ch1_data_out;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] mem_ch2_data_out;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ch1_mem[<span class="number">319</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] ch2_mem[<span class="number">319</span>:<span class="number">0</span>];</span><br><span class="line"></span><br><span class="line"><span class="comment">//reg [15:0] ch1_mem_counter;</span></span><br><span class="line"><span class="comment">//reg [15:0] ch2_mem_counter;</span></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">15</span>:<span class="number">0</span>] mem_counter;</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">4</span>:<span class="number">0</span>] trig_state; </span><br><span class="line"><span class="comment">// 00: start sample wait for trig</span></span><br><span class="line"><span class="comment">// 01: trig detect, start write ram</span></span><br><span class="line"><span class="comment">// 02: write ram done, mem_sample_done = 1; detect cpu_rd</span></span><br><span class="line"><span class="comment">// 03: cpu_rd = 1 detect, output data; detect cpu_rd</span></span><br><span class="line"><span class="comment">// 04: cpu_rd = 0 detect, mem_sample_done = 0, return state 1;</span></span><br><span class="line"><span class="keyword">parameter</span> [<span class="number">5</span>:<span class="number">0</span>] TS_WAIT_TRIG = <span class="number">5'b00000</span>,</span><br><span class="line">                TS_WRITE_RAM = <span class="number">5'b00001</span>,</span><br><span class="line">                TS_WRITE_DONE = <span class="number">5'b00010</span>,</span><br><span class="line">                TS_SEND_DATA = <span class="number">5'b00100</span>,</span><br><span class="line">                TS_SEND_DONE_RESTART = <span class="number">5'b01000</span>;</span><br><span class="line">                        </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> mem_clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        ch1_debug_data_out &lt;= <span class="number">0</span>;</span><br><span class="line">        ch2_debug_data_out &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        ch1_debug_data_out &lt;= ch1_raw_data_in;</span><br><span class="line">        ch2_debug_data_out &lt;= ch2_raw_data_in;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> mem_clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            trig_ch1_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(trig_sel_in)</span><br><span class="line">                <span class="number">3'd00</span>,<span class="number">3'd02</span>:  <span class="comment">// posedge trig detect</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">if</span>(ch1_raw_data_in &gt; trig_data_in)</span><br><span class="line">                            trig_ch1_pluse &lt;= <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            trig_ch1_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="number">3'd01</span>,<span class="number">3'd03</span>:  <span class="comment">// negedge trig detect</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">if</span>(ch1_raw_data_in &lt; trig_data_in)</span><br><span class="line">                            trig_ch1_pluse &lt;= <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            trig_ch1_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span>                                                   </span><br><span class="line">                <span class="keyword">default</span>:</span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        trig_ch1_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span>    </span><br><span class="line">        <span class="keyword">end</span>  </span><br><span class="line"> </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> mem_clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            trig_ch2_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span>(trig_sel_in)</span><br><span class="line">                <span class="number">3'd00</span>,<span class="number">3'd02</span>:  <span class="comment">// posedge trig detect</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">if</span>(ch1_raw_data_in &gt; trig_data_in)</span><br><span class="line">                            trig_ch2_pluse &lt;= <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            trig_ch2_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="number">3'd01</span>,<span class="number">3'd03</span>:  <span class="comment">// negedge trig detect</span></span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        <span class="keyword">if</span>(ch1_raw_data_in &lt; trig_data_in)</span><br><span class="line">                            trig_ch2_pluse &lt;= <span class="number">1</span>;</span><br><span class="line">                        <span class="keyword">else</span></span><br><span class="line">                            trig_ch2_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span>                                                   </span><br><span class="line">                <span class="keyword">default</span>:</span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        trig_ch2_pluse &lt;= <span class="number">0</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span>    </span><br><span class="line">        <span class="keyword">end</span>     </span><br><span class="line">                </span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> mem_clk_in <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            trig_state &lt;= TS_WAIT_TRIG;</span><br><span class="line">            </span><br><span class="line">            mem_counter &lt;= <span class="number">0</span>;</span><br><span class="line">            </span><br><span class="line">            mem_sample_done &lt;= <span class="number">0</span>;</span><br><span class="line">            </span><br><span class="line">            mem_ch1_data_out &lt;= <span class="number">0</span>;</span><br><span class="line">            mem_ch2_data_out &lt;= <span class="number">0</span>;     </span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">case</span>(trig_state)</span><br><span class="line">            TS_WAIT_TRIG: </span><br><span class="line">                <span class="keyword">case</span>(trig_sel_in)</span><br><span class="line">                    <span class="number">3'd00</span>:  <span class="comment">// posedge trig detect main in ch1</span></span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            <span class="keyword">if</span>((ch1_raw_data_in &gt; trig_data_in) &amp;&amp; (trig_state == TS_WAIT_TRIG) )</span><br><span class="line">                                trig_state &lt;= TS_WRITE_RAM;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="number">3'd01</span>:  <span class="comment">// negedge trig detect main in ch1</span></span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            <span class="keyword">if</span>((ch1_raw_data_in &lt; trig_data_in) &amp;&amp; (trig_state == TS_WAIT_TRIG) )</span><br><span class="line">                                trig_state &lt;= TS_WRITE_RAM;</span><br><span class="line">                        <span class="keyword">end</span>                        </span><br><span class="line">                    <span class="number">3'd02</span>:  <span class="comment">// posedge trig detect main in ch2</span></span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            <span class="keyword">if</span>((ch1_raw_data_in &gt; trig_data_in) &amp;&amp; (trig_state == TS_WAIT_TRIG) )</span><br><span class="line">                                trig_state &lt;= TS_WRITE_RAM;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="number">3'd03</span>:  <span class="comment">// negedge trig detect main in ch2</span></span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            <span class="keyword">if</span>((ch1_raw_data_in &lt; trig_data_in) &amp;&amp; (trig_state == TS_WAIT_TRIG) )</span><br><span class="line">                                trig_state &lt;= TS_WRITE_RAM;</span><br><span class="line">                        <span class="keyword">end</span>                             </span><br><span class="line">                    <span class="keyword">default</span>:</span><br><span class="line">                        trig_state &lt;= TS_WAIT_TRIG;</span><br><span class="line">                <span class="keyword">endcase</span>   </span><br><span class="line">            TS_WRITE_RAM:</span><br><span class="line">                <span class="keyword">if</span>(mem_counter &lt; <span class="number">320</span>)</span><br><span class="line">                    <span class="keyword">begin</span></span><br><span class="line">                        ch1_mem[mem_counter] &lt;= ch1_raw_data_in;</span><br><span class="line">                        ch2_mem[mem_counter] &lt;= ch2_raw_data_in;</span><br><span class="line">                            </span><br><span class="line">                        mem_counter &lt;= mem_counter + <span class="number">1</span>;</span><br><span class="line">                    <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">else</span> </span><br><span class="line">                    <span class="keyword">if</span>(!cpu_rd)</span><br><span class="line">                        <span class="keyword">begin</span>                           </span><br><span class="line">                            mem_sample_done &lt;= <span class="number">1</span>;                       </span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span></span><br><span class="line">                        <span class="keyword">begin</span> </span><br><span class="line">                            mem_counter &lt;= <span class="number">0</span>;</span><br><span class="line">                            </span><br><span class="line">                            trig_state &lt;= TS_SEND_DATA;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">            TS_SEND_DATA:</span><br><span class="line">                <span class="keyword">begin</span></span><br><span class="line">                    <span class="keyword">if</span>(cpu_rd)</span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            mem_ch1_data_out &lt;= ch1_mem[mem_address];</span><br><span class="line">                            mem_ch2_data_out &lt;= ch2_mem[mem_address];</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                    <span class="keyword">else</span></span><br><span class="line">                        <span class="keyword">begin</span></span><br><span class="line">                            trig_state &lt;= TS_SEND_DONE_RESTART;</span><br><span class="line">                        <span class="keyword">end</span></span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            TS_SEND_DONE_RESTART:</span><br><span class="line">                <span class="keyword">begin</span> </span><br><span class="line">                    mem_sample_done &lt;= <span class="number">0</span>;</span><br><span class="line">                    </span><br><span class="line">                    trig_state &lt;= TS_WAIT_TRIG;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">default</span>:</span><br><span class="line">                trig_state &lt;= TS_WAIT_TRIG;</span><br><span class="line">        <span class="keyword">endcase</span>                   </span><br><span class="line">    </span><br><span class="line"><span class="keyword">endmodule</span> </span><br><span class="line"></span><br><span class="line">ADC通道与编码格式控制模块：</span><br><span class="line"><span class="keyword">module</span> ad9288_ctrl(</span><br><span class="line">    clk,</span><br><span class="line">    rstn,</span><br><span class="line">    </span><br><span class="line">    cpu_ctrl_in,</span><br><span class="line">    </span><br><span class="line">    adc_dfs,</span><br><span class="line">    adc_s1,</span><br><span class="line">    adc_s2</span><br><span class="line">    );</span><br><span class="line">    </span><br><span class="line"><span class="keyword">input</span> clk;</span><br><span class="line"><span class="keyword">input</span> rstn;</span><br><span class="line"></span><br><span class="line"><span class="keyword">input</span> [<span class="number">2</span>:<span class="number">0</span>] cpu_ctrl_in;</span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> adc_dfs;</span><br><span class="line"><span class="keyword">output</span> adc_s1;</span><br><span class="line"><span class="keyword">output</span> adc_s2;</span><br><span class="line"></span><br><span class="line"><span class="comment">//reg adc_dfs;</span></span><br><span class="line"><span class="keyword">reg</span> adc_s1;</span><br><span class="line"><span class="keyword">reg</span> adc_s2;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> adc_dfs;</span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> adc_dfs = <span class="number">0</span>;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rstn)</span><br><span class="line">    <span class="keyword">if</span>(!rstn)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            <span class="comment">//adc_dfs &lt;= 0;</span></span><br><span class="line">            adc_s1 &lt;= <span class="number">0</span>;</span><br><span class="line">            adc_s2 &lt;= <span class="number">0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">case</span>(cpu_ctrl_in)</span><br><span class="line">			<span class="number">3'd0</span>:	<span class="comment">// all disable</span></span><br><span class="line">				<span class="keyword">begin</span> </span><br><span class="line">					adc_s1 &lt;= <span class="number">1'd0</span>;</span><br><span class="line">					adc_s2 &lt;= <span class="number">1'd0</span>;</span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="number">3'd1</span>:	<span class="comment">// enable ch1, ch1 connect to chB</span></span><br><span class="line">				<span class="keyword">begin</span> </span><br><span class="line">					adc_s1 &lt;= <span class="number">1'd1</span>;</span><br><span class="line">					adc_s2 &lt;= <span class="number">1'd0</span>; <span class="comment">// chA and chB all enable,(ad9288 can not only standby chA)</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="number">3'd2</span>:	<span class="comment">// enable ch2, ch2 connect to chA</span></span><br><span class="line">				<span class="keyword">begin</span>	</span><br><span class="line">					adc_s1 &lt;= <span class="number">1'd0</span>;</span><br><span class="line">					adc_s2 &lt;= <span class="number">1'd1</span>;	<span class="comment">// chB standby(ch1 close)</span></span><br><span class="line">				<span class="keyword">end</span></span><br><span class="line">			<span class="number">3'd3</span>:	<span class="comment">// enable all ch</span></span><br><span class="line">				<span class="keyword">begin</span> </span><br><span class="line">					adc_s1 &lt;= <span class="number">1'd1</span>;</span><br><span class="line">					adc_s2 &lt;= <span class="number">1'd0</span>; </span><br><span class="line">				<span class="keyword">end</span>		</span><br><span class="line">		<span class="keyword">endcase</span></span><br><span class="line">	       </span><br><span class="line"><span class="keyword">endmodule</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line">NIOS软核顶层模块：</span><br><span class="line"><span class="comment">// bbho_kernel.v</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// Generated using ACDS version 14.1 186 at 2017.06.07.23:14:18</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="meta-keyword">timescale</span> 1 ps / 1 ps</span></span><br><span class="line"><span class="keyword">module</span> bbho_kernel (</span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]  adc_ctrl_export,          <span class="comment">//          adc_ctrl.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  ch1_data_in_export,       <span class="comment">//       ch1_data_in.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ch1_freq_data_in_export,  <span class="comment">//  ch1_freq_data_in.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  ch2_data_in_export,       <span class="comment">//       ch2_data_in.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span> [<span class="number">31</span>:<span class="number">0</span>] ch2_freq_data_in_export,  <span class="comment">//  ch2_freq_data_in.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        clk_clk,                  <span class="comment">//               clk.clk</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        cpu_rd_export,            <span class="comment">//            cpu_rd.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        epcs_dclk,                <span class="comment">//              epcs.dclk</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        epcs_sce,                 <span class="comment">//                  .sce</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        epcs_sdo,                 <span class="comment">//                  .sdo</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        epcs_data0,               <span class="comment">//                  .data0</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        freq_count_done_export,   <span class="comment">//   freq_count_done.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        freq_count_start_export,  <span class="comment">//  freq_count_start.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] gpio_a_export,            <span class="comment">//            gpio_a.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  gpio_debug_readin_export, <span class="comment">// gpio_debug_readin.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] mem_addr_export,          <span class="comment">//          mem_addr.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        mem_sample_done_export,   <span class="comment">//   mem_sample_done.export</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        reset_reset_n,            <span class="comment">//             reset.reset_n</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">4</span>:<span class="number">0</span>]  sample_freq_export,       <span class="comment">//       sample_freq.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">12</span>:<span class="number">0</span>] sdram_addr,               <span class="comment">//             sdram.addr</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]  sdram_ba,                 <span class="comment">//                  .ba</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        sdram_cas_n,              <span class="comment">//                  .cas_n</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        sdram_cke,                <span class="comment">//                  .cke</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        sdram_cs_n,               <span class="comment">//                  .cs_n</span></span><br><span class="line">		<span class="keyword">inout</span>  <span class="keyword">wire</span> [<span class="number">15</span>:<span class="number">0</span>] sdram_dq,                 <span class="comment">//                  .dq</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">1</span>:<span class="number">0</span>]  sdram_dqm,                <span class="comment">//                  .dqm</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        sdram_ras_n,              <span class="comment">//                  .ras_n</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        sdram_we_n,               <span class="comment">//                  .we_n</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span>        spi_MISO,                 <span class="comment">//               spi.MISO</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        spi_MOSI,                 <span class="comment">//                  .MOSI</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        spi_SCLK,                 <span class="comment">//                  .SCLK</span></span><br><span class="line">		<span class="keyword">input</span>  <span class="keyword">wire</span>        spi_SS_n,                 <span class="comment">//                  .SS_n</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>]  trig_data_export,         <span class="comment">//         trig_data.export</span></span><br><span class="line">		<span class="keyword">output</span> <span class="keyword">wire</span> [<span class="number">2</span>:<span class="number">0</span>]  trig_sel_export           <span class="comment">//          trig_sel.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] nios2_kernel_data_master_readdata;                                    <span class="comment">// mm_interconnect_0:Nios2_kernel_data_master_readdata -&gt; Nios2_kernel:d_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_data_master_waitrequest;                                 <span class="comment">// mm_interconnect_0:Nios2_kernel_data_master_waitrequest -&gt; Nios2_kernel:d_waitrequest</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_data_master_debugaccess;                                 <span class="comment">// Nios2_kernel:jtag_debug_module_debugaccess_to_roms -&gt; mm_interconnect_0:Nios2_kernel_data_master_debugaccess</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">25</span>:<span class="number">0</span>] nios2_kernel_data_master_address;                                     <span class="comment">// Nios2_kernel:d_address -&gt; mm_interconnect_0:Nios2_kernel_data_master_address</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">3</span>:<span class="number">0</span>] nios2_kernel_data_master_byteenable;                                  <span class="comment">// Nios2_kernel:d_byteenable -&gt; mm_interconnect_0:Nios2_kernel_data_master_byteenable</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_data_master_read;                                        <span class="comment">// Nios2_kernel:d_read -&gt; mm_interconnect_0:Nios2_kernel_data_master_read</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_data_master_write;                                       <span class="comment">// Nios2_kernel:d_write -&gt; mm_interconnect_0:Nios2_kernel_data_master_write</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] nios2_kernel_data_master_writedata;                                   <span class="comment">// Nios2_kernel:d_writedata -&gt; mm_interconnect_0:Nios2_kernel_data_master_writedata</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] nios2_kernel_instruction_master_readdata;                             <span class="comment">// mm_interconnect_0:Nios2_kernel_instruction_master_readdata -&gt; Nios2_kernel:i_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_instruction_master_waitrequest;                          <span class="comment">// mm_interconnect_0:Nios2_kernel_instruction_master_waitrequest -&gt; Nios2_kernel:i_waitrequest</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">25</span>:<span class="number">0</span>] nios2_kernel_instruction_master_address;                              <span class="comment">// Nios2_kernel:i_address -&gt; mm_interconnect_0:Nios2_kernel_instruction_master_address</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_instruction_master_read;                                 <span class="comment">// Nios2_kernel:i_read -&gt; mm_interconnect_0:Nios2_kernel_instruction_master_read</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_instruction_master_readdatavalid;                        <span class="comment">// mm_interconnect_0:Nios2_kernel_instruction_master_readdatavalid -&gt; Nios2_kernel:i_readdatavalid</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_jtag_uart_avalon_jtag_slave_chipselect;             <span class="comment">// mm_interconnect_0:Jtag_uart_avalon_jtag_slave_chipselect -&gt; Jtag_uart:av_chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_jtag_uart_avalon_jtag_slave_readdata;               <span class="comment">// Jtag_uart:av_readdata -&gt; mm_interconnect_0:Jtag_uart_avalon_jtag_slave_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_jtag_uart_avalon_jtag_slave_waitrequest;            <span class="comment">// Jtag_uart:av_waitrequest -&gt; mm_interconnect_0:Jtag_uart_avalon_jtag_slave_waitrequest</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">0</span>:<span class="number">0</span>] mm_interconnect_0_jtag_uart_avalon_jtag_slave_address;                <span class="comment">// mm_interconnect_0:Jtag_uart_avalon_jtag_slave_address -&gt; Jtag_uart:av_address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_jtag_uart_avalon_jtag_slave_read;                   <span class="comment">// mm_interconnect_0:Jtag_uart_avalon_jtag_slave_read -&gt; Jtag_uart:av_read_n</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_jtag_uart_avalon_jtag_slave_write;                  <span class="comment">// mm_interconnect_0:Jtag_uart_avalon_jtag_slave_write -&gt; Jtag_uart:av_write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_jtag_uart_avalon_jtag_slave_writedata;              <span class="comment">// mm_interconnect_0:Jtag_uart_avalon_jtag_slave_writedata -&gt; Jtag_uart:av_writedata</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_sysid_control_slave_readdata;                       <span class="comment">// Sysid:readdata -&gt; mm_interconnect_0:Sysid_control_slave_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">0</span>:<span class="number">0</span>] mm_interconnect_0_sysid_control_slave_address;                        <span class="comment">// mm_interconnect_0:Sysid_control_slave_address -&gt; Sysid:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_epcs_flash_controller_epcs_control_port_chipselect; <span class="comment">// mm_interconnect_0:Epcs_flash_controller_epcs_control_port_chipselect -&gt; Epcs_flash_controller:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_epcs_flash_controller_epcs_control_port_readdata;   <span class="comment">// Epcs_flash_controller:readdata -&gt; mm_interconnect_0:Epcs_flash_controller_epcs_control_port_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">8</span>:<span class="number">0</span>] mm_interconnect_0_epcs_flash_controller_epcs_control_port_address;    <span class="comment">// mm_interconnect_0:Epcs_flash_controller_epcs_control_port_address -&gt; Epcs_flash_controller:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_epcs_flash_controller_epcs_control_port_read;       <span class="comment">// mm_interconnect_0:Epcs_flash_controller_epcs_control_port_read -&gt; Epcs_flash_controller:read_n</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_epcs_flash_controller_epcs_control_port_write;      <span class="comment">// mm_interconnect_0:Epcs_flash_controller_epcs_control_port_write -&gt; Epcs_flash_controller:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_epcs_flash_controller_epcs_control_port_writedata;  <span class="comment">// mm_interconnect_0:Epcs_flash_controller_epcs_control_port_writedata -&gt; Epcs_flash_controller:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_nios2_kernel_jtag_debug_module_readdata;            <span class="comment">// Nios2_kernel:jtag_debug_module_readdata -&gt; mm_interconnect_0:Nios2_kernel_jtag_debug_module_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_nios2_kernel_jtag_debug_module_waitrequest;         <span class="comment">// Nios2_kernel:jtag_debug_module_waitrequest -&gt; mm_interconnect_0:Nios2_kernel_jtag_debug_module_waitrequest</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_nios2_kernel_jtag_debug_module_debugaccess;         <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_debugaccess -&gt; Nios2_kernel:jtag_debug_module_debugaccess</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">8</span>:<span class="number">0</span>] mm_interconnect_0_nios2_kernel_jtag_debug_module_address;             <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_address -&gt; Nios2_kernel:jtag_debug_module_address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_nios2_kernel_jtag_debug_module_read;                <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_read -&gt; Nios2_kernel:jtag_debug_module_read</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">3</span>:<span class="number">0</span>] mm_interconnect_0_nios2_kernel_jtag_debug_module_byteenable;          <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_byteenable -&gt; Nios2_kernel:jtag_debug_module_byteenable</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_nios2_kernel_jtag_debug_module_write;               <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_write -&gt; Nios2_kernel:jtag_debug_module_write</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_nios2_kernel_jtag_debug_module_writedata;           <span class="comment">// mm_interconnect_0:Nios2_kernel_jtag_debug_module_writedata -&gt; Nios2_kernel:jtag_debug_module_writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sdram_controller_s1_chipselect;                     <span class="comment">// mm_interconnect_0:Sdram_controller_s1_chipselect -&gt; Sdram_controller:az_cs</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">15</span>:<span class="number">0</span>] mm_interconnect_0_sdram_controller_s1_readdata;                       <span class="comment">// Sdram_controller:za_data -&gt; mm_interconnect_0:Sdram_controller_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sdram_controller_s1_waitrequest;                    <span class="comment">// Sdram_controller:za_waitrequest -&gt; mm_interconnect_0:Sdram_controller_s1_waitrequest</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">23</span>:<span class="number">0</span>] mm_interconnect_0_sdram_controller_s1_address;                        <span class="comment">// mm_interconnect_0:Sdram_controller_s1_address -&gt; Sdram_controller:az_addr</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sdram_controller_s1_read;                           <span class="comment">// mm_interconnect_0:Sdram_controller_s1_read -&gt; Sdram_controller:az_rd_n</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_sdram_controller_s1_byteenable;                     <span class="comment">// mm_interconnect_0:Sdram_controller_s1_byteenable -&gt; Sdram_controller:az_be_n</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sdram_controller_s1_readdatavalid;                  <span class="comment">// Sdram_controller:za_valid -&gt; mm_interconnect_0:Sdram_controller_s1_readdatavalid</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sdram_controller_s1_write;                          <span class="comment">// mm_interconnect_0:Sdram_controller_s1_write -&gt; Sdram_controller:az_wr_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">15</span>:<span class="number">0</span>] mm_interconnect_0_sdram_controller_s1_writedata;                      <span class="comment">// mm_interconnect_0:Sdram_controller_s1_writedata -&gt; Sdram_controller:az_data</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_ch1_data_in_s1_readdata;                            <span class="comment">// ch1_data_in:readdata -&gt; mm_interconnect_0:ch1_data_in_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_ch1_data_in_s1_address;                             <span class="comment">// mm_interconnect_0:ch1_data_in_s1_address -&gt; ch1_data_in:address</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_ch2_data_in_s1_readdata;                            <span class="comment">// ch2_data_in:readdata -&gt; mm_interconnect_0:ch2_data_in_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_ch2_data_in_s1_address;                             <span class="comment">// mm_interconnect_0:ch2_data_in_s1_address -&gt; ch2_data_in:address</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_mem_sample_done_s1_readdata;                        <span class="comment">// mem_sample_done:readdata -&gt; mm_interconnect_0:mem_sample_done_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_mem_sample_done_s1_address;                         <span class="comment">// mm_interconnect_0:mem_sample_done_s1_address -&gt; mem_sample_done:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_trig_sel_out_s1_chipselect;                         <span class="comment">// mm_interconnect_0:trig_sel_out_s1_chipselect -&gt; trig_sel_out:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_trig_sel_out_s1_readdata;                           <span class="comment">// trig_sel_out:readdata -&gt; mm_interconnect_0:trig_sel_out_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_trig_sel_out_s1_address;                            <span class="comment">// mm_interconnect_0:trig_sel_out_s1_address -&gt; trig_sel_out:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_trig_sel_out_s1_write;                              <span class="comment">// mm_interconnect_0:trig_sel_out_s1_write -&gt; trig_sel_out:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_trig_sel_out_s1_writedata;                          <span class="comment">// mm_interconnect_0:trig_sel_out_s1_writedata -&gt; trig_sel_out:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_trig_data_out_s1_chipselect;                        <span class="comment">// mm_interconnect_0:trig_data_out_s1_chipselect -&gt; trig_data_out:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_trig_data_out_s1_readdata;                          <span class="comment">// trig_data_out:readdata -&gt; mm_interconnect_0:trig_data_out_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_trig_data_out_s1_address;                           <span class="comment">// mm_interconnect_0:trig_data_out_s1_address -&gt; trig_data_out:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_trig_data_out_s1_write;                             <span class="comment">// mm_interconnect_0:trig_data_out_s1_write -&gt; trig_data_out:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_trig_data_out_s1_writedata;                         <span class="comment">// mm_interconnect_0:trig_data_out_s1_writedata -&gt; trig_data_out:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sample_freq_ctrl_out_s1_chipselect;                 <span class="comment">// mm_interconnect_0:sample_freq_ctrl_out_s1_chipselect -&gt; sample_freq_ctrl_out:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_sample_freq_ctrl_out_s1_readdata;                   <span class="comment">// sample_freq_ctrl_out:readdata -&gt; mm_interconnect_0:sample_freq_ctrl_out_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_sample_freq_ctrl_out_s1_address;                    <span class="comment">// mm_interconnect_0:sample_freq_ctrl_out_s1_address -&gt; sample_freq_ctrl_out:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_sample_freq_ctrl_out_s1_write;                      <span class="comment">// mm_interconnect_0:sample_freq_ctrl_out_s1_write -&gt; sample_freq_ctrl_out:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_sample_freq_ctrl_out_s1_writedata;                  <span class="comment">// mm_interconnect_0:sample_freq_ctrl_out_s1_writedata -&gt; sample_freq_ctrl_out:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_cpu_rd_s1_chipselect;                               <span class="comment">// mm_interconnect_0:cpu_rd_s1_chipselect -&gt; cpu_rd:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_cpu_rd_s1_readdata;                                 <span class="comment">// cpu_rd:readdata -&gt; mm_interconnect_0:cpu_rd_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_cpu_rd_s1_address;                                  <span class="comment">// mm_interconnect_0:cpu_rd_s1_address -&gt; cpu_rd:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_cpu_rd_s1_write;                                    <span class="comment">// mm_interconnect_0:cpu_rd_s1_write -&gt; cpu_rd:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_cpu_rd_s1_writedata;                                <span class="comment">// mm_interconnect_0:cpu_rd_s1_writedata -&gt; cpu_rd:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_mem_addr_out_s1_chipselect;                         <span class="comment">// mm_interconnect_0:mem_addr_out_s1_chipselect -&gt; mem_addr_out:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_mem_addr_out_s1_readdata;                           <span class="comment">// mem_addr_out:readdata -&gt; mm_interconnect_0:mem_addr_out_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_mem_addr_out_s1_address;                            <span class="comment">// mm_interconnect_0:mem_addr_out_s1_address -&gt; mem_addr_out:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_mem_addr_out_s1_write;                              <span class="comment">// mm_interconnect_0:mem_addr_out_s1_write -&gt; mem_addr_out:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_mem_addr_out_s1_writedata;                          <span class="comment">// mm_interconnect_0:mem_addr_out_s1_writedata -&gt; mem_addr_out:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_adc_ctrl_s1_chipselect;                             <span class="comment">// mm_interconnect_0:adc_ctrl_s1_chipselect -&gt; adc_ctrl:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_adc_ctrl_s1_readdata;                               <span class="comment">// adc_ctrl:readdata -&gt; mm_interconnect_0:adc_ctrl_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_adc_ctrl_s1_address;                                <span class="comment">// mm_interconnect_0:adc_ctrl_s1_address -&gt; adc_ctrl:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_adc_ctrl_s1_write;                                  <span class="comment">// mm_interconnect_0:adc_ctrl_s1_write -&gt; adc_ctrl:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_adc_ctrl_s1_writedata;                              <span class="comment">// mm_interconnect_0:adc_ctrl_s1_writedata -&gt; adc_ctrl:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_gpio_a_s1_chipselect;                               <span class="comment">// mm_interconnect_0:gpio_a_s1_chipselect -&gt; gpio_a:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_gpio_a_s1_readdata;                                 <span class="comment">// gpio_a:readdata -&gt; mm_interconnect_0:gpio_a_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_gpio_a_s1_address;                                  <span class="comment">// mm_interconnect_0:gpio_a_s1_address -&gt; gpio_a:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_gpio_a_s1_write;                                    <span class="comment">// mm_interconnect_0:gpio_a_s1_write -&gt; gpio_a:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_gpio_a_s1_writedata;                                <span class="comment">// mm_interconnect_0:gpio_a_s1_writedata -&gt; gpio_a:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_read_from_ad9288_s1_readdata;                       <span class="comment">// read_from_ad9288:readdata -&gt; mm_interconnect_0:read_from_ad9288_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_read_from_ad9288_s1_address;                        <span class="comment">// mm_interconnect_0:read_from_ad9288_s1_address -&gt; read_from_ad9288:address</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_ch1_freq_data_in_s1_readdata;                       <span class="comment">// ch1_freq_data_in:readdata -&gt; mm_interconnect_0:ch1_freq_data_in_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_ch1_freq_data_in_s1_address;                        <span class="comment">// mm_interconnect_0:ch1_freq_data_in_s1_address -&gt; ch1_freq_data_in:address</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_ch2_freq_data_in_s1_readdata;                       <span class="comment">// ch2_freq_data_in:readdata -&gt; mm_interconnect_0:ch2_freq_data_in_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_ch2_freq_data_in_s1_address;                        <span class="comment">// mm_interconnect_0:ch2_freq_data_in_s1_address -&gt; ch2_freq_data_in:address</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_freq_count_done_s1_readdata;                        <span class="comment">// freq_count_done:readdata -&gt; mm_interconnect_0:freq_count_done_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_freq_count_done_s1_address;                         <span class="comment">// mm_interconnect_0:freq_count_done_s1_address -&gt; freq_count_done:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_freq_count_start_s1_chipselect;                     <span class="comment">// mm_interconnect_0:freq_count_start_s1_chipselect -&gt; freq_count_start:chipselect</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_freq_count_start_s1_readdata;                       <span class="comment">// freq_count_start:readdata -&gt; mm_interconnect_0:freq_count_start_s1_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">1</span>:<span class="number">0</span>] mm_interconnect_0_freq_count_start_s1_address;                        <span class="comment">// mm_interconnect_0:freq_count_start_s1_address -&gt; freq_count_start:address</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_freq_count_start_s1_write;                          <span class="comment">// mm_interconnect_0:freq_count_start_s1_write -&gt; freq_count_start:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] mm_interconnect_0_freq_count_start_s1_writedata;                      <span class="comment">// mm_interconnect_0:freq_count_start_s1_writedata -&gt; freq_count_start:writedata</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_spi_spi_control_port_chipselect;                    <span class="comment">// mm_interconnect_0:Spi_spi_control_port_chipselect -&gt; Spi:spi_select</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">15</span>:<span class="number">0</span>] mm_interconnect_0_spi_spi_control_port_readdata;                      <span class="comment">// Spi:data_to_cpu -&gt; mm_interconnect_0:Spi_spi_control_port_readdata</span></span><br><span class="line">	<span class="keyword">wire</span>   [<span class="number">2</span>:<span class="number">0</span>] mm_interconnect_0_spi_spi_control_port_address;                       <span class="comment">// mm_interconnect_0:Spi_spi_control_port_address -&gt; Spi:mem_addr</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_spi_spi_control_port_read;                          <span class="comment">// mm_interconnect_0:Spi_spi_control_port_read -&gt; Spi:read_n</span></span><br><span class="line">	<span class="keyword">wire</span>         mm_interconnect_0_spi_spi_control_port_write;                         <span class="comment">// mm_interconnect_0:Spi_spi_control_port_write -&gt; Spi:write_n</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">15</span>:<span class="number">0</span>] mm_interconnect_0_spi_spi_control_port_writedata;                     <span class="comment">// mm_interconnect_0:Spi_spi_control_port_writedata -&gt; Spi:data_from_cpu</span></span><br><span class="line">	<span class="keyword">wire</span>         irq_mapper_receiver0_irq;                                             <span class="comment">// Epcs_flash_controller:irq -&gt; irq_mapper:receiver0_irq</span></span><br><span class="line">	<span class="keyword">wire</span>         irq_mapper_receiver1_irq;                                             <span class="comment">// Jtag_uart:av_irq -&gt; irq_mapper:receiver1_irq</span></span><br><span class="line">	<span class="keyword">wire</span>         irq_mapper_receiver2_irq;                                             <span class="comment">// Spi:irq -&gt; irq_mapper:receiver2_irq</span></span><br><span class="line">	<span class="keyword">wire</span>  [<span class="number">31</span>:<span class="number">0</span>] nios2_kernel_d_irq_irq;                                               <span class="comment">// irq_mapper:sender_irq -&gt; Nios2_kernel:d_irq</span></span><br><span class="line">	<span class="keyword">wire</span>         rst_controller_reset_out_reset;                                       <span class="comment">// rst_controller:reset_out -&gt; [Epcs_flash_controller:reset_n, Jtag_uart:rst_n, Nios2_kernel:reset_n, Sdram_controller:reset_n, Spi:reset_n, Sysid:reset_n, adc_ctrl:reset_n, ch1_data_in:reset_n, ch1_freq_data_in:reset_n, ch2_data_in:reset_n, ch2_freq_data_in:reset_n, cpu_rd:reset_n, freq_count_done:reset_n, freq_count_start:reset_n, gpio_a:reset_n, irq_mapper:reset, mem_addr_out:reset_n, mem_sample_done:reset_n, mm_interconnect_0:Nios2_kernel_reset_n_reset_bridge_in_reset_reset, read_from_ad9288:reset_n, rst_translator:in_reset, sample_freq_ctrl_out:reset_n, trig_data_out:reset_n, trig_sel_out:reset_n]</span></span><br><span class="line">	<span class="keyword">wire</span>         rst_controller_reset_out_reset_req;                                   <span class="comment">// rst_controller:reset_req -&gt; [Epcs_flash_controller:reset_req, Nios2_kernel:reset_req, rst_translator:reset_req_in]</span></span><br><span class="line">	<span class="keyword">wire</span>         nios2_kernel_jtag_debug_module_reset_reset;                           <span class="comment">// Nios2_kernel:jtag_debug_module_resetrequest -&gt; rst_controller:reset_in1</span></span><br><span class="line"></span><br><span class="line">	bbho_kernel_Epcs_flash_controller epcs_flash_controller (</span><br><span class="line">		<span class="variable">.clk</span>           (clk_clk),                                                              <span class="comment">//               clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>       (~rst_controller_reset_out_reset),                                      <span class="comment">//             reset.reset_n</span></span><br><span class="line">		<span class="variable">.reset_req</span>     (rst_controller_reset_out_reset_req),                                   <span class="comment">//                  .reset_req</span></span><br><span class="line">		<span class="variable">.address</span>       (mm_interconnect_0_epcs_flash_controller_epcs_control_port_address),    <span class="comment">// epcs_control_port.address</span></span><br><span class="line">		<span class="variable">.chipselect</span>    (mm_interconnect_0_epcs_flash_controller_epcs_control_port_chipselect), <span class="comment">//                  .chipselect</span></span><br><span class="line">		<span class="variable">.dataavailable</span> (),                                                                     <span class="comment">//                  .dataavailable</span></span><br><span class="line">		<span class="variable">.endofpacket</span>   (),                                                                     <span class="comment">//                  .endofpacket</span></span><br><span class="line">		<span class="variable">.read_n</span>        (~mm_interconnect_0_epcs_flash_controller_epcs_control_port_read),      <span class="comment">//                  .read_n</span></span><br><span class="line">		<span class="variable">.readdata</span>      (mm_interconnect_0_epcs_flash_controller_epcs_control_port_readdata),   <span class="comment">//                  .readdata</span></span><br><span class="line">		<span class="variable">.readyfordata</span>  (),                                                                     <span class="comment">//                  .readyfordata</span></span><br><span class="line">		<span class="variable">.write_n</span>       (~mm_interconnect_0_epcs_flash_controller_epcs_control_port_write),     <span class="comment">//                  .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>     (mm_interconnect_0_epcs_flash_controller_epcs_control_port_writedata),  <span class="comment">//                  .writedata</span></span><br><span class="line">		<span class="variable">.irq</span>           (irq_mapper_receiver0_irq),                                             <span class="comment">//               irq.irq</span></span><br><span class="line">		<span class="variable">.dclk</span>          (epcs_dclk),                                                            <span class="comment">//          external.export</span></span><br><span class="line">		<span class="variable">.sce</span>           (epcs_sce),                                                             <span class="comment">//                  .export</span></span><br><span class="line">		<span class="variable">.sdo</span>           (epcs_sdo),                                                             <span class="comment">//                  .export</span></span><br><span class="line">		<span class="variable">.data0</span>         (epcs_data0)                                                            <span class="comment">//                  .export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_Jtag_uart jtag_uart (</span><br><span class="line">		<span class="variable">.clk</span>            (clk_clk),                                                   <span class="comment">//               clk.clk</span></span><br><span class="line">		<span class="variable">.rst_n</span>          (~rst_controller_reset_out_reset),                           <span class="comment">//             reset.reset_n</span></span><br><span class="line">		<span class="variable">.av_chipselect</span>  (mm_interconnect_0_jtag_uart_avalon_jtag_slave_chipselect),  <span class="comment">// avalon_jtag_slave.chipselect</span></span><br><span class="line">		<span class="variable">.av_address</span>     (mm_interconnect_0_jtag_uart_avalon_jtag_slave_address),     <span class="comment">//                  .address</span></span><br><span class="line">		<span class="variable">.av_read_n</span>      (~mm_interconnect_0_jtag_uart_avalon_jtag_slave_read),       <span class="comment">//                  .read_n</span></span><br><span class="line">		<span class="variable">.av_readdata</span>    (mm_interconnect_0_jtag_uart_avalon_jtag_slave_readdata),    <span class="comment">//                  .readdata</span></span><br><span class="line">		<span class="variable">.av_write_n</span>     (~mm_interconnect_0_jtag_uart_avalon_jtag_slave_write),      <span class="comment">//                  .write_n</span></span><br><span class="line">		<span class="variable">.av_writedata</span>   (mm_interconnect_0_jtag_uart_avalon_jtag_slave_writedata),   <span class="comment">//                  .writedata</span></span><br><span class="line">		<span class="variable">.av_waitrequest</span> (mm_interconnect_0_jtag_uart_avalon_jtag_slave_waitrequest), <span class="comment">//                  .waitrequest</span></span><br><span class="line">		<span class="variable">.av_irq</span>         (irq_mapper_receiver1_irq)                                   <span class="comment">//               irq.irq</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_Nios2_kernel nios2_kernel (</span><br><span class="line">		<span class="variable">.clk</span>                                   (clk_clk),                                                      <span class="comment">//                       clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>                               (~rst_controller_reset_out_reset),                              <span class="comment">//                   reset_n.reset_n</span></span><br><span class="line">		<span class="variable">.reset_req</span>                             (rst_controller_reset_out_reset_req),                           <span class="comment">//                          .reset_req</span></span><br><span class="line">		<span class="variable">.d_address</span>                             (nios2_kernel_data_master_address),                             <span class="comment">//               data_master.address</span></span><br><span class="line">		<span class="variable">.d_byteenable</span>                          (nios2_kernel_data_master_byteenable),                          <span class="comment">//                          .byteenable</span></span><br><span class="line">		<span class="variable">.d_read</span>                                (nios2_kernel_data_master_read),                                <span class="comment">//                          .read</span></span><br><span class="line">		<span class="variable">.d_readdata</span>                            (nios2_kernel_data_master_readdata),                            <span class="comment">//                          .readdata</span></span><br><span class="line">		<span class="variable">.d_waitrequest</span>                         (nios2_kernel_data_master_waitrequest),                         <span class="comment">//                          .waitrequest</span></span><br><span class="line">		<span class="variable">.d_write</span>                               (nios2_kernel_data_master_write),                               <span class="comment">//                          .write</span></span><br><span class="line">		<span class="variable">.d_writedata</span>                           (nios2_kernel_data_master_writedata),                           <span class="comment">//                          .writedata</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_debugaccess_to_roms</span> (nios2_kernel_data_master_debugaccess),                         <span class="comment">//                          .debugaccess</span></span><br><span class="line">		<span class="variable">.i_address</span>                             (nios2_kernel_instruction_master_address),                      <span class="comment">//        instruction_master.address</span></span><br><span class="line">		<span class="variable">.i_read</span>                                (nios2_kernel_instruction_master_read),                         <span class="comment">//                          .read</span></span><br><span class="line">		<span class="variable">.i_readdata</span>                            (nios2_kernel_instruction_master_readdata),                     <span class="comment">//                          .readdata</span></span><br><span class="line">		<span class="variable">.i_waitrequest</span>                         (nios2_kernel_instruction_master_waitrequest),                  <span class="comment">//                          .waitrequest</span></span><br><span class="line">		<span class="variable">.i_readdatavalid</span>                       (nios2_kernel_instruction_master_readdatavalid),                <span class="comment">//                          .readdatavalid</span></span><br><span class="line">		<span class="variable">.d_irq</span>                                 (nios2_kernel_d_irq_irq),                                       <span class="comment">//                     d_irq.irq</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_resetrequest</span>        (nios2_kernel_jtag_debug_module_reset_reset),                   <span class="comment">//   jtag_debug_module_reset.reset</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_address</span>             (mm_interconnect_0_nios2_kernel_jtag_debug_module_address),     <span class="comment">//         jtag_debug_module.address</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_byteenable</span>          (mm_interconnect_0_nios2_kernel_jtag_debug_module_byteenable),  <span class="comment">//                          .byteenable</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_debugaccess</span>         (mm_interconnect_0_nios2_kernel_jtag_debug_module_debugaccess), <span class="comment">//                          .debugaccess</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_read</span>                (mm_interconnect_0_nios2_kernel_jtag_debug_module_read),        <span class="comment">//                          .read</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_readdata</span>            (mm_interconnect_0_nios2_kernel_jtag_debug_module_readdata),    <span class="comment">//                          .readdata</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_waitrequest</span>         (mm_interconnect_0_nios2_kernel_jtag_debug_module_waitrequest), <span class="comment">//                          .waitrequest</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_write</span>               (mm_interconnect_0_nios2_kernel_jtag_debug_module_write),       <span class="comment">//                          .write</span></span><br><span class="line">		<span class="variable">.jtag_debug_module_writedata</span>           (mm_interconnect_0_nios2_kernel_jtag_debug_module_writedata),   <span class="comment">//                          .writedata</span></span><br><span class="line">		<span class="variable">.no_ci_readra</span>                          ()                                                              <span class="comment">// custom_instruction_master.readra</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_Sdram_controller sdram_controller (</span><br><span class="line">		<span class="variable">.clk</span>            (clk_clk),                                             <span class="comment">//   clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>        (~rst_controller_reset_out_reset),                     <span class="comment">// reset.reset_n</span></span><br><span class="line">		<span class="variable">.az_addr</span>        (mm_interconnect_0_sdram_controller_s1_address),       <span class="comment">//    s1.address</span></span><br><span class="line">		<span class="variable">.az_be_n</span>        (~mm_interconnect_0_sdram_controller_s1_byteenable),   <span class="comment">//      .byteenable_n</span></span><br><span class="line">		<span class="variable">.az_cs</span>          (mm_interconnect_0_sdram_controller_s1_chipselect),    <span class="comment">//      .chipselect</span></span><br><span class="line">		<span class="variable">.az_data</span>        (mm_interconnect_0_sdram_controller_s1_writedata),     <span class="comment">//      .writedata</span></span><br><span class="line">		<span class="variable">.az_rd_n</span>        (~mm_interconnect_0_sdram_controller_s1_read),         <span class="comment">//      .read_n</span></span><br><span class="line">		<span class="variable">.az_wr_n</span>        (~mm_interconnect_0_sdram_controller_s1_write),        <span class="comment">//      .write_n</span></span><br><span class="line">		<span class="variable">.za_data</span>        (mm_interconnect_0_sdram_controller_s1_readdata),      <span class="comment">//      .readdata</span></span><br><span class="line">		<span class="variable">.za_valid</span>       (mm_interconnect_0_sdram_controller_s1_readdatavalid), <span class="comment">//      .readdatavalid</span></span><br><span class="line">		<span class="variable">.za_waitrequest</span> (mm_interconnect_0_sdram_controller_s1_waitrequest),   <span class="comment">//      .waitrequest</span></span><br><span class="line">		<span class="variable">.zs_addr</span>        (sdram_addr),                                          <span class="comment">//  wire.export</span></span><br><span class="line">		<span class="variable">.zs_ba</span>          (sdram_ba),                                            <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_cas_n</span>       (sdram_cas_n),                                         <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_cke</span>         (sdram_cke),                                           <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_cs_n</span>        (sdram_cs_n),                                          <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_dq</span>          (sdram_dq),                                            <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_dqm</span>         (sdram_dqm),                                           <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_ras_n</span>       (sdram_ras_n),                                         <span class="comment">//      .export</span></span><br><span class="line">		<span class="variable">.zs_we_n</span>        (sdram_we_n)                                           <span class="comment">//      .export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_Spi spi (</span><br><span class="line">		<span class="variable">.clk</span>           (clk_clk),                                           <span class="comment">//              clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>       (~rst_controller_reset_out_reset),                   <span class="comment">//            reset.reset_n</span></span><br><span class="line">		<span class="variable">.data_from_cpu</span> (mm_interconnect_0_spi_spi_control_port_writedata),  <span class="comment">// spi_control_port.writedata</span></span><br><span class="line">		<span class="variable">.data_to_cpu</span>   (mm_interconnect_0_spi_spi_control_port_readdata),   <span class="comment">//                 .readdata</span></span><br><span class="line">		<span class="variable">.mem_addr</span>      (mm_interconnect_0_spi_spi_control_port_address),    <span class="comment">//                 .address</span></span><br><span class="line">		<span class="variable">.read_n</span>        (~mm_interconnect_0_spi_spi_control_port_read),      <span class="comment">//                 .read_n</span></span><br><span class="line">		<span class="variable">.spi_select</span>    (mm_interconnect_0_spi_spi_control_port_chipselect), <span class="comment">//                 .chipselect</span></span><br><span class="line">		<span class="variable">.write_n</span>       (~mm_interconnect_0_spi_spi_control_port_write),     <span class="comment">//                 .write_n</span></span><br><span class="line">		<span class="variable">.irq</span>           (irq_mapper_receiver2_irq),                          <span class="comment">//              irq.irq</span></span><br><span class="line">		<span class="variable">.MISO</span>          (spi_MISO),                                          <span class="comment">//         external.export</span></span><br><span class="line">		<span class="variable">.MOSI</span>          (spi_MOSI),                                          <span class="comment">//                 .export</span></span><br><span class="line">		<span class="variable">.SCLK</span>          (spi_SCLK),                                          <span class="comment">//                 .export</span></span><br><span class="line">		<span class="variable">.SS_n</span>          (spi_SS_n)                                           <span class="comment">//                 .export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_Sysid sysid (</span><br><span class="line">		<span class="variable">.clock</span>    (clk_clk),                                        <span class="comment">//           clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),                <span class="comment">//         reset.reset_n</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_sysid_control_slave_readdata), <span class="comment">// control_slave.readdata</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_sysid_control_slave_address)   <span class="comment">//              .address</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_adc_ctrl adc_ctrl (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                  <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),          <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_adc_ctrl_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_adc_ctrl_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_adc_ctrl_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_adc_ctrl_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_adc_ctrl_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (adc_ctrl_export)                           <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_ch1_data_in ch1_data_in (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                   <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),           <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_ch1_data_in_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_ch1_data_in_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (ch1_data_in_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_ch1_freq_data_in ch1_freq_data_in (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                        <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),                <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_ch1_freq_data_in_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_ch1_freq_data_in_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (ch1_freq_data_in_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_ch1_data_in ch2_data_in (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                   <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),           <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_ch2_data_in_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_ch2_data_in_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (ch2_data_in_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_ch1_freq_data_in ch2_freq_data_in (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                        <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),                <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_ch2_freq_data_in_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_ch2_freq_data_in_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (ch2_freq_data_in_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_cpu_rd cpu_rd (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),        <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_cpu_rd_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_cpu_rd_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_cpu_rd_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_cpu_rd_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_cpu_rd_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (cpu_rd_export)                           <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_freq_count_done freq_count_done (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                       <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),               <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_freq_count_done_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_freq_count_done_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (freq_count_done_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_cpu_rd freq_count_start (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                          <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),                  <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_freq_count_start_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_freq_count_start_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_freq_count_start_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_freq_count_start_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_freq_count_start_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (freq_count_start_export)                           <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_gpio_a gpio_a (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),        <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_gpio_a_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_gpio_a_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_gpio_a_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_gpio_a_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_gpio_a_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (gpio_a_export)                           <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_gpio_a mem_addr_out (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                      <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),              <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_mem_addr_out_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_mem_addr_out_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_mem_addr_out_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_mem_addr_out_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_mem_addr_out_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (mem_addr_export)                               <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_freq_count_done mem_sample_done (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                       <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),               <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_mem_sample_done_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_mem_sample_done_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (mem_sample_done_export)                         <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_ch1_data_in read_from_ad9288 (</span><br><span class="line">		<span class="variable">.clk</span>      (clk_clk),                                        <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>  (~rst_controller_reset_out_reset),                <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>  (mm_interconnect_0_read_from_ad9288_s1_address),  <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.readdata</span> (mm_interconnect_0_read_from_ad9288_s1_readdata), <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.in_port</span>  (gpio_debug_readin_export)                        <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_sample_freq_ctrl_out sample_freq_ctrl_out (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                              <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),                      <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_sample_freq_ctrl_out_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_sample_freq_ctrl_out_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_sample_freq_ctrl_out_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_sample_freq_ctrl_out_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_sample_freq_ctrl_out_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (sample_freq_export)                                    <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_trig_data_out trig_data_out (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                       <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),               <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_trig_data_out_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_trig_data_out_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_trig_data_out_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_trig_data_out_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_trig_data_out_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (trig_data_export)                               <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_adc_ctrl trig_sel_out (</span><br><span class="line">		<span class="variable">.clk</span>        (clk_clk),                                      <span class="comment">//                 clk.clk</span></span><br><span class="line">		<span class="variable">.reset_n</span>    (~rst_controller_reset_out_reset),              <span class="comment">//               reset.reset_n</span></span><br><span class="line">		<span class="variable">.address</span>    (mm_interconnect_0_trig_sel_out_s1_address),    <span class="comment">//                  s1.address</span></span><br><span class="line">		<span class="variable">.write_n</span>    (~mm_interconnect_0_trig_sel_out_s1_write),     <span class="comment">//                    .write_n</span></span><br><span class="line">		<span class="variable">.writedata</span>  (mm_interconnect_0_trig_sel_out_s1_writedata),  <span class="comment">//                    .writedata</span></span><br><span class="line">		<span class="variable">.chipselect</span> (mm_interconnect_0_trig_sel_out_s1_chipselect), <span class="comment">//                    .chipselect</span></span><br><span class="line">		<span class="variable">.readdata</span>   (mm_interconnect_0_trig_sel_out_s1_readdata),   <span class="comment">//                    .readdata</span></span><br><span class="line">		<span class="variable">.out_port</span>   (trig_sel_export)                               <span class="comment">// external_connection.export</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_mm_interconnect_0 mm_interconnect_0 (</span><br><span class="line">		<span class="variable">.Clk_clk_clk</span>                                        (clk_clk),                                                              <span class="comment">//                                    Clk_clk.clk</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_reset_n_reset_bridge_in_reset_reset</span>   (rst_controller_reset_out_reset),                                       <span class="comment">// Nios2_kernel_reset_n_reset_bridge_in_reset.reset</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_address</span>                   (nios2_kernel_data_master_address),                                     <span class="comment">//                   Nios2_kernel_data_master.address</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_waitrequest</span>               (nios2_kernel_data_master_waitrequest),                                 <span class="comment">//                                           .waitrequest</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_byteenable</span>                (nios2_kernel_data_master_byteenable),                                  <span class="comment">//                                           .byteenable</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_read</span>                      (nios2_kernel_data_master_read),                                        <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_readdata</span>                  (nios2_kernel_data_master_readdata),                                    <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_write</span>                     (nios2_kernel_data_master_write),                                       <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_writedata</span>                 (nios2_kernel_data_master_writedata),                                   <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_data_master_debugaccess</span>               (nios2_kernel_data_master_debugaccess),                                 <span class="comment">//                                           .debugaccess</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_instruction_master_address</span>            (nios2_kernel_instruction_master_address),                              <span class="comment">//            Nios2_kernel_instruction_master.address</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_instruction_master_waitrequest</span>        (nios2_kernel_instruction_master_waitrequest),                          <span class="comment">//                                           .waitrequest</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_instruction_master_read</span>               (nios2_kernel_instruction_master_read),                                 <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_instruction_master_readdata</span>           (nios2_kernel_instruction_master_readdata),                             <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_instruction_master_readdatavalid</span>      (nios2_kernel_instruction_master_readdatavalid),                        <span class="comment">//                                           .readdatavalid</span></span><br><span class="line">		<span class="variable">.adc_ctrl_s1_address</span>                                (mm_interconnect_0_adc_ctrl_s1_address),                                <span class="comment">//                                adc_ctrl_s1.address</span></span><br><span class="line">		<span class="variable">.adc_ctrl_s1_write</span>                                  (mm_interconnect_0_adc_ctrl_s1_write),                                  <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.adc_ctrl_s1_readdata</span>                               (mm_interconnect_0_adc_ctrl_s1_readdata),                               <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.adc_ctrl_s1_writedata</span>                              (mm_interconnect_0_adc_ctrl_s1_writedata),                              <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.adc_ctrl_s1_chipselect</span>                             (mm_interconnect_0_adc_ctrl_s1_chipselect),                             <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.ch1_data_in_s1_address</span>                             (mm_interconnect_0_ch1_data_in_s1_address),                             <span class="comment">//                             ch1_data_in_s1.address</span></span><br><span class="line">		<span class="variable">.ch1_data_in_s1_readdata</span>                            (mm_interconnect_0_ch1_data_in_s1_readdata),                            <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.ch1_freq_data_in_s1_address</span>                        (mm_interconnect_0_ch1_freq_data_in_s1_address),                        <span class="comment">//                        ch1_freq_data_in_s1.address</span></span><br><span class="line">		<span class="variable">.ch1_freq_data_in_s1_readdata</span>                       (mm_interconnect_0_ch1_freq_data_in_s1_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.ch2_data_in_s1_address</span>                             (mm_interconnect_0_ch2_data_in_s1_address),                             <span class="comment">//                             ch2_data_in_s1.address</span></span><br><span class="line">		<span class="variable">.ch2_data_in_s1_readdata</span>                            (mm_interconnect_0_ch2_data_in_s1_readdata),                            <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.ch2_freq_data_in_s1_address</span>                        (mm_interconnect_0_ch2_freq_data_in_s1_address),                        <span class="comment">//                        ch2_freq_data_in_s1.address</span></span><br><span class="line">		<span class="variable">.ch2_freq_data_in_s1_readdata</span>                       (mm_interconnect_0_ch2_freq_data_in_s1_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.cpu_rd_s1_address</span>                                  (mm_interconnect_0_cpu_rd_s1_address),                                  <span class="comment">//                                  cpu_rd_s1.address</span></span><br><span class="line">		<span class="variable">.cpu_rd_s1_write</span>                                    (mm_interconnect_0_cpu_rd_s1_write),                                    <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.cpu_rd_s1_readdata</span>                                 (mm_interconnect_0_cpu_rd_s1_readdata),                                 <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.cpu_rd_s1_writedata</span>                                (mm_interconnect_0_cpu_rd_s1_writedata),                                <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.cpu_rd_s1_chipselect</span>                               (mm_interconnect_0_cpu_rd_s1_chipselect),                               <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_address</span>    (mm_interconnect_0_epcs_flash_controller_epcs_control_port_address),    <span class="comment">//    Epcs_flash_controller_epcs_control_port.address</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_write</span>      (mm_interconnect_0_epcs_flash_controller_epcs_control_port_write),      <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_read</span>       (mm_interconnect_0_epcs_flash_controller_epcs_control_port_read),       <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_readdata</span>   (mm_interconnect_0_epcs_flash_controller_epcs_control_port_readdata),   <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_writedata</span>  (mm_interconnect_0_epcs_flash_controller_epcs_control_port_writedata),  <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Epcs_flash_controller_epcs_control_port_chipselect</span> (mm_interconnect_0_epcs_flash_controller_epcs_control_port_chipselect), <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.freq_count_done_s1_address</span>                         (mm_interconnect_0_freq_count_done_s1_address),                         <span class="comment">//                         freq_count_done_s1.address</span></span><br><span class="line">		<span class="variable">.freq_count_done_s1_readdata</span>                        (mm_interconnect_0_freq_count_done_s1_readdata),                        <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.freq_count_start_s1_address</span>                        (mm_interconnect_0_freq_count_start_s1_address),                        <span class="comment">//                        freq_count_start_s1.address</span></span><br><span class="line">		<span class="variable">.freq_count_start_s1_write</span>                          (mm_interconnect_0_freq_count_start_s1_write),                          <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.freq_count_start_s1_readdata</span>                       (mm_interconnect_0_freq_count_start_s1_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.freq_count_start_s1_writedata</span>                      (mm_interconnect_0_freq_count_start_s1_writedata),                      <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.freq_count_start_s1_chipselect</span>                     (mm_interconnect_0_freq_count_start_s1_chipselect),                     <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.gpio_a_s1_address</span>                                  (mm_interconnect_0_gpio_a_s1_address),                                  <span class="comment">//                                  gpio_a_s1.address</span></span><br><span class="line">		<span class="variable">.gpio_a_s1_write</span>                                    (mm_interconnect_0_gpio_a_s1_write),                                    <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.gpio_a_s1_readdata</span>                                 (mm_interconnect_0_gpio_a_s1_readdata),                                 <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.gpio_a_s1_writedata</span>                                (mm_interconnect_0_gpio_a_s1_writedata),                                <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.gpio_a_s1_chipselect</span>                               (mm_interconnect_0_gpio_a_s1_chipselect),                               <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_address</span>                (mm_interconnect_0_jtag_uart_avalon_jtag_slave_address),                <span class="comment">//                Jtag_uart_avalon_jtag_slave.address</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_write</span>                  (mm_interconnect_0_jtag_uart_avalon_jtag_slave_write),                  <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_read</span>                   (mm_interconnect_0_jtag_uart_avalon_jtag_slave_read),                   <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_readdata</span>               (mm_interconnect_0_jtag_uart_avalon_jtag_slave_readdata),               <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_writedata</span>              (mm_interconnect_0_jtag_uart_avalon_jtag_slave_writedata),              <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_waitrequest</span>            (mm_interconnect_0_jtag_uart_avalon_jtag_slave_waitrequest),            <span class="comment">//                                           .waitrequest</span></span><br><span class="line">		<span class="variable">.Jtag_uart_avalon_jtag_slave_chipselect</span>             (mm_interconnect_0_jtag_uart_avalon_jtag_slave_chipselect),             <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.mem_addr_out_s1_address</span>                            (mm_interconnect_0_mem_addr_out_s1_address),                            <span class="comment">//                            mem_addr_out_s1.address</span></span><br><span class="line">		<span class="variable">.mem_addr_out_s1_write</span>                              (mm_interconnect_0_mem_addr_out_s1_write),                              <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.mem_addr_out_s1_readdata</span>                           (mm_interconnect_0_mem_addr_out_s1_readdata),                           <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.mem_addr_out_s1_writedata</span>                          (mm_interconnect_0_mem_addr_out_s1_writedata),                          <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.mem_addr_out_s1_chipselect</span>                         (mm_interconnect_0_mem_addr_out_s1_chipselect),                         <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.mem_sample_done_s1_address</span>                         (mm_interconnect_0_mem_sample_done_s1_address),                         <span class="comment">//                         mem_sample_done_s1.address</span></span><br><span class="line">		<span class="variable">.mem_sample_done_s1_readdata</span>                        (mm_interconnect_0_mem_sample_done_s1_readdata),                        <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_address</span>             (mm_interconnect_0_nios2_kernel_jtag_debug_module_address),             <span class="comment">//             Nios2_kernel_jtag_debug_module.address</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_write</span>               (mm_interconnect_0_nios2_kernel_jtag_debug_module_write),               <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_read</span>                (mm_interconnect_0_nios2_kernel_jtag_debug_module_read),                <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_readdata</span>            (mm_interconnect_0_nios2_kernel_jtag_debug_module_readdata),            <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_writedata</span>           (mm_interconnect_0_nios2_kernel_jtag_debug_module_writedata),           <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_byteenable</span>          (mm_interconnect_0_nios2_kernel_jtag_debug_module_byteenable),          <span class="comment">//                                           .byteenable</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_waitrequest</span>         (mm_interconnect_0_nios2_kernel_jtag_debug_module_waitrequest),         <span class="comment">//                                           .waitrequest</span></span><br><span class="line">		<span class="variable">.Nios2_kernel_jtag_debug_module_debugaccess</span>         (mm_interconnect_0_nios2_kernel_jtag_debug_module_debugaccess),         <span class="comment">//                                           .debugaccess</span></span><br><span class="line">		<span class="variable">.read_from_ad9288_s1_address</span>                        (mm_interconnect_0_read_from_ad9288_s1_address),                        <span class="comment">//                        read_from_ad9288_s1.address</span></span><br><span class="line">		<span class="variable">.read_from_ad9288_s1_readdata</span>                       (mm_interconnect_0_read_from_ad9288_s1_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.sample_freq_ctrl_out_s1_address</span>                    (mm_interconnect_0_sample_freq_ctrl_out_s1_address),                    <span class="comment">//                    sample_freq_ctrl_out_s1.address</span></span><br><span class="line">		<span class="variable">.sample_freq_ctrl_out_s1_write</span>                      (mm_interconnect_0_sample_freq_ctrl_out_s1_write),                      <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.sample_freq_ctrl_out_s1_readdata</span>                   (mm_interconnect_0_sample_freq_ctrl_out_s1_readdata),                   <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.sample_freq_ctrl_out_s1_writedata</span>                  (mm_interconnect_0_sample_freq_ctrl_out_s1_writedata),                  <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.sample_freq_ctrl_out_s1_chipselect</span>                 (mm_interconnect_0_sample_freq_ctrl_out_s1_chipselect),                 <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_address</span>                        (mm_interconnect_0_sdram_controller_s1_address),                        <span class="comment">//                        Sdram_controller_s1.address</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_write</span>                          (mm_interconnect_0_sdram_controller_s1_write),                          <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_read</span>                           (mm_interconnect_0_sdram_controller_s1_read),                           <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_readdata</span>                       (mm_interconnect_0_sdram_controller_s1_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_writedata</span>                      (mm_interconnect_0_sdram_controller_s1_writedata),                      <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_byteenable</span>                     (mm_interconnect_0_sdram_controller_s1_byteenable),                     <span class="comment">//                                           .byteenable</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_readdatavalid</span>                  (mm_interconnect_0_sdram_controller_s1_readdatavalid),                  <span class="comment">//                                           .readdatavalid</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_waitrequest</span>                    (mm_interconnect_0_sdram_controller_s1_waitrequest),                    <span class="comment">//                                           .waitrequest</span></span><br><span class="line">		<span class="variable">.Sdram_controller_s1_chipselect</span>                     (mm_interconnect_0_sdram_controller_s1_chipselect),                     <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_address</span>                       (mm_interconnect_0_spi_spi_control_port_address),                       <span class="comment">//                       Spi_spi_control_port.address</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_write</span>                         (mm_interconnect_0_spi_spi_control_port_write),                         <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_read</span>                          (mm_interconnect_0_spi_spi_control_port_read),                          <span class="comment">//                                           .read</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_readdata</span>                      (mm_interconnect_0_spi_spi_control_port_readdata),                      <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_writedata</span>                     (mm_interconnect_0_spi_spi_control_port_writedata),                     <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.Spi_spi_control_port_chipselect</span>                    (mm_interconnect_0_spi_spi_control_port_chipselect),                    <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.Sysid_control_slave_address</span>                        (mm_interconnect_0_sysid_control_slave_address),                        <span class="comment">//                        Sysid_control_slave.address</span></span><br><span class="line">		<span class="variable">.Sysid_control_slave_readdata</span>                       (mm_interconnect_0_sysid_control_slave_readdata),                       <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.trig_data_out_s1_address</span>                           (mm_interconnect_0_trig_data_out_s1_address),                           <span class="comment">//                           trig_data_out_s1.address</span></span><br><span class="line">		<span class="variable">.trig_data_out_s1_write</span>                             (mm_interconnect_0_trig_data_out_s1_write),                             <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.trig_data_out_s1_readdata</span>                          (mm_interconnect_0_trig_data_out_s1_readdata),                          <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.trig_data_out_s1_writedata</span>                         (mm_interconnect_0_trig_data_out_s1_writedata),                         <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.trig_data_out_s1_chipselect</span>                        (mm_interconnect_0_trig_data_out_s1_chipselect),                        <span class="comment">//                                           .chipselect</span></span><br><span class="line">		<span class="variable">.trig_sel_out_s1_address</span>                            (mm_interconnect_0_trig_sel_out_s1_address),                            <span class="comment">//                            trig_sel_out_s1.address</span></span><br><span class="line">		<span class="variable">.trig_sel_out_s1_write</span>                              (mm_interconnect_0_trig_sel_out_s1_write),                              <span class="comment">//                                           .write</span></span><br><span class="line">		<span class="variable">.trig_sel_out_s1_readdata</span>                           (mm_interconnect_0_trig_sel_out_s1_readdata),                           <span class="comment">//                                           .readdata</span></span><br><span class="line">		<span class="variable">.trig_sel_out_s1_writedata</span>                          (mm_interconnect_0_trig_sel_out_s1_writedata),                          <span class="comment">//                                           .writedata</span></span><br><span class="line">		<span class="variable">.trig_sel_out_s1_chipselect</span>                         (mm_interconnect_0_trig_sel_out_s1_chipselect)                          <span class="comment">//                                           .chipselect</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	bbho_kernel_irq_mapper irq_mapper (</span><br><span class="line">		<span class="variable">.clk</span>           (clk_clk),                        <span class="comment">//       clk.clk</span></span><br><span class="line">		<span class="variable">.reset</span>         (rst_controller_reset_out_reset), <span class="comment">// clk_reset.reset</span></span><br><span class="line">		<span class="variable">.receiver0_irq</span> (irq_mapper_receiver0_irq),       <span class="comment">// receiver0.irq</span></span><br><span class="line">		<span class="variable">.receiver1_irq</span> (irq_mapper_receiver1_irq),       <span class="comment">// receiver1.irq</span></span><br><span class="line">		<span class="variable">.receiver2_irq</span> (irq_mapper_receiver2_irq),       <span class="comment">// receiver2.irq</span></span><br><span class="line">		<span class="variable">.sender_irq</span>    (nios2_kernel_d_irq_irq)          <span class="comment">//    sender.irq</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line">	altera_reset_controller #(</span><br><span class="line">		<span class="variable">.NUM_RESET_INPUTS</span>          (<span class="number">2</span>),</span><br><span class="line">		<span class="variable">.OUTPUT_RESET_SYNC_EDGES</span>   (<span class="string">"deassert"</span>),</span><br><span class="line">		<span class="variable">.SYNC_DEPTH</span>                (<span class="number">2</span>),</span><br><span class="line">		<span class="variable">.RESET_REQUEST_PRESENT</span>     (<span class="number">1</span>),</span><br><span class="line">		<span class="variable">.RESET_REQ_WAIT_TIME</span>       (<span class="number">1</span>),</span><br><span class="line">		<span class="variable">.MIN_RST_ASSERTION_TIME</span>    (<span class="number">3</span>),</span><br><span class="line">		<span class="variable">.RESET_REQ_EARLY_DSRT_TIME</span> (<span class="number">1</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN0</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN1</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN2</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN3</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN4</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN5</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN6</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN7</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN8</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN9</span>     (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN10</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN11</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN12</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN13</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN14</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.USE_RESET_REQUEST_IN15</span>    (<span class="number">0</span>),</span><br><span class="line">		<span class="variable">.ADAPT_RESET_REQUEST</span>       (<span class="number">0</span>)</span><br><span class="line">	) rst_controller (</span><br><span class="line">		<span class="variable">.reset_in0</span>      (~reset_reset_n),                             <span class="comment">// reset_in0.reset</span></span><br><span class="line">		<span class="variable">.reset_in1</span>      (nios2_kernel_jtag_debug_module_reset_reset), <span class="comment">// reset_in1.reset</span></span><br><span class="line">		<span class="variable">.clk</span>            (clk_clk),                                    <span class="comment">//       clk.clk</span></span><br><span class="line">		<span class="variable">.reset_out</span>      (rst_controller_reset_out_reset),             <span class="comment">// reset_out.reset</span></span><br><span class="line">		<span class="variable">.reset_req</span>      (rst_controller_reset_out_reset_req),         <span class="comment">//          .reset_req</span></span><br><span class="line">		<span class="variable">.reset_req_in0</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in1</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in2</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in2</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in3</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in3</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in4</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in4</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in5</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in5</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in6</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in6</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in7</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in7</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in8</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in8</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in9</span>      (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in9</span>  (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in10</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in10</span> (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in11</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in11</span> (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in12</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in12</span> (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in13</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in13</span> (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in14</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in14</span> (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_in15</span>     (<span class="number">1'b0</span>),                                       <span class="comment">// (terminated)</span></span><br><span class="line">		<span class="variable">.reset_req_in15</span> (<span class="number">1'b0</span>)                                        <span class="comment">// (terminated)</span></span><br><span class="line">	);</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure></p>
<h4 id="3-7-2-STM32软件设计"><a href="#3-7-2-STM32软件设计" class="headerlink" title="3.7.2 STM32软件设计"></a>3.7.2 STM32软件设计</h4><h5 id="3-7-2-1-STM32的程序模块框图"><a href="#3-7-2-1-STM32的程序模块框图" class="headerlink" title="3.7.2.1 STM32的程序模块框图"></a>3.7.2.1 STM32的程序模块框图</h5><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.29.JPG"><br><em>图二十九</em></div>

<h5 id="3-7-2-2-STM32的LCD驱动函数"><a href="#3-7-2-2-STM32的LCD驱动函数" class="headerlink" title="3.7.2.2 STM32的LCD驱动函数"></a>3.7.2.2 STM32的LCD驱动函数</h5><p>&emsp;&emsp;LCD驱动我们写了两种驱动方式，一种为FSMC驱动LCD，另一种为模拟IO驱动LCD。</p>
<p>&emsp;&emsp;FSMC驱动LCD可以快上几十倍的速度，经过我们的测试能跑到30多帧的刷新率。而大部分LCD都是与NOR/PRAM一样的时序，用FSMC驱动在适合不过，大大降低了CPU在LCD通信这一块的占用率。</p>
<p>&emsp;&emsp;模拟IO驱动LCD是为了如果FSMC驱动LCD时出现错误，检测是否是硬件出错还是软件调试出现问题。由于PCB布线时，已经LCD引脚接在FSMC复用功能的引脚上，所以模拟IO驱动LCD的刷新率不高。</p>
<h6 id="FSMC驱动LCD"><a href="#FSMC驱动LCD" class="headerlink" title="FSMC驱动LCD"></a>FSMC驱动LCD</h6><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.30.JPG"><br><em>图三十</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.31.JPG"><br><em>图三十一</em></div>


<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.32.JPG"><br><em>图三十二</em></div>

<h5 id="3-7-2-3-STM32的GUI设计"><a href="#3-7-2-3-STM32的GUI设计" class="headerlink" title="3.7.2.3 STM32的GUI设计"></a>3.7.2.3 STM32的GUI设计</h5><p>&emsp;&emsp;我们设计数字示波器的波形显示界面像素为256<em>320，而我们使用的LCD屏幕像素尺寸为320</em>480，所以需要以此为基础，进行LCD的GUI设计。</p>
<p>&emsp;&emsp;LCD的GUI设计分为三部分：第一部分为波形显示界面，第二部分为边缘菜单显示界面，第三部分为按动MENU按键弹出保存、读取界面进行操作。</p>
<p>&emsp;&emsp;波形显示界面我们决定放在左上角的位置。因为波形显示界面的像素占据总像素的大部分，而为了贴近我们平时实验室中的使用的示波器，所以我们决定放在左上角。余下的右边以及底边做成了常用显示菜单：STOP，RUN，AUTO，频道，时间，电压，频率。而MENU弹出菜单设计在波形显示界面内。因为MENU菜单里为存储波形，读取波形的操作，这时已经选择好了需要的波形，所以可以占用波形显示界面。</p>
<p>&emsp;&emsp;根据数字示波器应用的需求，我们设计了9个外部按键，包括STOP、RUN、MENU、垂直分辨率调节、水平分辨率调节、触发电平可调等。</p>
<p>&emsp;&emsp;其中，MENU的软件设计需要利用其它的按键中断，所以采用了状态机的写法，根据不同的状态，执行不同的中断服务程序，有利于程序的简洁。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.33.JPG"><br><em>图三十三</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.34.JPG"><br><em>图三十四</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.35.JPG"><br><em>图三十五</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.36.JPG"><br><em>图三十六</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.37.JPG"><br><em>图三十七</em></div>

<h5 id="3-7-2-4-STM32产生频率为100kHz的方波校准信号"><a href="#3-7-2-4-STM32产生频率为100kHz的方波校准信号" class="headerlink" title="3.7.2.4 STM32产生频率为100kHz的方波校准信号"></a>3.7.2.4 STM32产生频率为100kHz的方波校准信号</h5><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.38.JPG"><br><em>图三十八</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.39.JPG"><br><em>图三十九</em></div>

<p>3.7.2.5 STM32与FPGA通信</p>
<p>&emsp;&emsp;STM32与FPGA通信采用SPI的方式进行，提高信号、数据的传输效率。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.40.JPG"><br><em>图四十</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.41.JPG"><br><em>图四十一</em></div>

<h2 id="第四章-设备实体与测试"><a href="#第四章-设备实体与测试" class="headerlink" title="第四章 设备实体与测试"></a>第四章 设备实体与测试</h2><h3 id="4-1-设备外观图展示"><a href="#4-1-设备外观图展示" class="headerlink" title="4.1 设备外观图展示"></a>4.1 设备外观图展示</h3><p>&emsp;&emsp;屏幕为3.5寸，设备大小为85*100mm，适合手持。</p>
<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.42.JPG"><br><em>图四十二、正面外观</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.43.JPG"><br><em>图四十三、背面外观，有压克力保护模拟电路部分。</em></div>

<h3 id="4-2-衰减电路与放大电路波形实测"><a href="#4-2-衰减电路与放大电路波形实测" class="headerlink" title="4.2 衰减电路与放大电路波形实测"></a>4.2 衰减电路与放大电路波形实测</h3><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.44.JPG"><br><em>图四十四、测试衰减电路</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.45.JPG"><br><em>图四十五、激励源</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.46.JPG"><br><em>图四十六、5MHz 8V正弦信号衰减 倍数：100</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.47.JPG"><br><em>图四十七、10MHz 8V正弦信号衰减 倍数：100</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.48.JPG"><br><em>图四十八、20MHz 8V正弦信号衰减 倍数：100</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.49.JPG"><br><em>图四十九、40MHz 8V正弦信号衰减 倍数：100 已经达不到要求的倍数</em></div>

<p>&emsp;&emsp;分析结果：<br>&emsp;&emsp;衰减电路在我们需要的同频带内能达到完美性能，并且通过电压跟随和放大器后，不发生失真。</p>
<h3 id="4-3-自测波形测试"><a href="#4-3-自测波形测试" class="headerlink" title="4.3 自测波形测试"></a>4.3 自测波形测试</h3><div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.50.JPG"><br><em>图五十、可以产生0.3V，100kHz的方波，并且可以自己测到较准确的数值。</em></div>

<div align="center"><br><img src="/DIY迷你！超便携数字示波器/figure.51.JPG"><br><em>图五十一</em></div>

<p>&emsp;&emsp;分析结果：<br>&emsp;&emsp;在0.1V档位可以测到3DIV，100kHz的方波型号。十分完美。 </p>


                
            </div>

            <!-- Comments -->
            
                <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                    


                </div>
            
        </div>
    </div>
</article>

    <!-- Footer -->
    <hr>

<!-- Footer -->
<footer>
    <div class="container">
        <div class="row">
            <div class="col-lg-8 col-lg-offset-2 col-md-10 col-md-offset-1">
                <ul class="list-inline text-center">
                    

                    

                    
                        <li>
                            <a href="https://github.com/HerveLin" target="_blank">
                                <span class="fa-stack fa-lg">
                                    <i class="fa fa-circle fa-stack-2x"></i>
                                    <i class="fa fa-github fa-stack-1x fa-inverse"></i>
                                </span>
                            </a>
                        </li>
                    

                    

                    

                    
                </ul>
                <p class="copyright text-muted">&copy; 2019 Herve Lin<br></p>
                <p class="copyright text-muted">Original Theme <a target="_blank" href="http://startbootstrap.com/template-overviews/clean-blog/">Clean Blog</a> from <a href="http://startbootstrap.com/" target="_blank">Start Bootstrap</a></p>
                <p class="copyright text-muted">Adapted for <a target="_blank" href="https://hexo.io/">Hexo</a> by <a href="http://www.codeblocq.com/" target="_blank">Jonathan Klughertz</a></p>
            </div>
        </div>
    </div>
</footer>


    <!-- After footer scripts -->
    
<!-- jQuery -->
<script src="//code.jquery.com/jquery-2.1.4.min.js"></script>

<!-- Bootstrap -->
<script src="//maxcdn.bootstrapcdn.com/bootstrap/3.3.6/js/bootstrap.min.js"></script>

<!-- Gallery -->
<script src="//cdnjs.cloudflare.com/ajax/libs/featherlight/1.3.5/featherlight.min.js" type="text/javascript" charset="utf-8"></script>

<!-- Disqus Comments --><!-- hexo-inject:begin --><!-- hexo-inject:end -->



</body>

</html>