package cpu.defines

import chisel3._
import chisel3.util._

object RVZicsrInstr extends HasInstrType {
  def CSRRW  = BitPat("b????????????_?????_001_?????_1110011")
  def CSRRS  = BitPat("b????????????_?????_010_?????_1110011")
  def CSRRC  = BitPat("b????????????_?????_011_?????_1110011")
  def CSRRWI = BitPat("b????????????_?????_101_?????_1110011")
  def CSRRSI = BitPat("b????????????_?????_110_?????_1110011")
  def CSRRCI = BitPat("b????????????_?????_111_?????_1110011")

  val table = Array(
    CSRRW  -> List(InstrI, FuType.csr, CSROpType.csrrw),
    CSRRS  -> List(InstrI, FuType.csr, CSROpType.csrrs),
    CSRRC  -> List(InstrI, FuType.csr, CSROpType.csrrc),
    CSRRWI -> List(InstrI, FuType.csr, CSROpType.csrrwi),
    CSRRSI -> List(InstrI, FuType.csr, CSROpType.csrrsi),
    CSRRCI -> List(InstrI, FuType.csr, CSROpType.csrrci)
  )
}
