

================================================================
== Vitis HLS Report for 'compute_CONV_layer'
================================================================
* Date:           Mon Apr 12 16:11:43 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        project_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                        |                            |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                Instance                |           Module           |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +----------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_MLP_fu_4112                         |MLP                         |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        |grp_load_mlp_weights_one_layer_fu_8133  |load_mlp_weights_one_layer  |   371702|   371702|  3.717 ms|  3.717 ms|  371702|  371702|     none|
        |grp_compute_edge_embedding_fu_8157      |compute_edge_embedding      |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        |grp_message_passing_fu_8173             |message_passing             |        ?|        ?|         ?|         ?|       ?|       ?|     none|
        +----------------------------------------+----------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+------+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM |
+---------------------+---------+------+---------+---------+------+
|DSP                  |        -|     -|        -|        -|     -|
|Expression           |        -|     -|        0|        2|     -|
|FIFO                 |        -|     -|        -|        -|     -|
|Instance             |        8|    10|    24127|    40188|  2000|
|Memory               |       35|     -|        8|      600|    24|
|Multiplexer          |        -|     -|        -|      341|     -|
|Register             |        -|     -|       10|        -|     -|
+---------------------+---------+------+---------+---------+------+
|Total                |       43|    10|    24145|    41131|  2024|
+---------------------+---------+------+---------+---------+------+
|Available SLR        |     1344|  3008|   869120|   434560|   320|
+---------------------+---------+------+---------+---------+------+
|Utilization SLR (%)  |        3|    ~0|        2|        9|   632|
+---------------------+---------+------+---------+---------+------+
|Available            |     4032|  9024|  2607360|  1303680|   960|
+---------------------+---------+------+---------+---------+------+
|Utilization (%)      |        1|    ~0|       ~0|        3|   210|
+---------------------+---------+------+---------+---------+------+

+ Detail: 
    * Instance: 
    +----------------------------------------+----------------------------+---------+----+-------+-------+------+
    |                Instance                |           Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM |
    +----------------------------------------+----------------------------+---------+----+-------+-------+------+
    |grp_MLP_fu_4112                         |MLP                         |        8|   6|  22499|  37618|  2000|
    |grp_compute_edge_embedding_fu_8157      |compute_edge_embedding      |        0|   1|    298|    758|     0|
    |grp_load_mlp_weights_one_layer_fu_8133  |load_mlp_weights_one_layer  |        0|   0|    968|   1215|     0|
    |grp_message_passing_fu_8173             |message_passing             |        0|   3|    362|    597|     0|
    +----------------------------------------+----------------------------+---------+----+-------+-------+------+
    |Total                                   |                            |        8|  10|  24127|  40188|  2000|
    +----------------------------------------+----------------------------+---------+----+-------+-------+------+

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |       Memory       |                Module               | BRAM_18K| FF| LUT | URAM|  Words | Bits| Banks| W*Bits*Banks|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |edge_embedding_V_U  |compute_CONV_layer_edge_embedding_V  |        0|  4|  300|   12|  600000|   32|     1|     19200000|
    |message_V_U         |compute_CONV_layer_message_V         |        0|  4|  300|   12|  300000|   32|     1|      9600000|
    |mlp_1_bias_V_U      |compute_CONV_layer_mlp_1_bias_V      |        2|  0|    0|    0|     600|   32|     1|        19200|
    |mlp_1_weights_V_U   |compute_CONV_layer_mlp_1_weights_V   |       16|  0|    0|    0|  180000|   32|     1|      5760000|
    |mlp_2_weights_V_U   |compute_CONV_layer_mlp_1_weights_V   |       16|  0|    0|    0|  180000|   32|     1|      5760000|
    |mlp_2_bias_V_U      |compute_CONV_layer_mlp_2_bias_V      |        1|  0|    0|    0|     300|   32|     1|         9600|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+
    |Total               |                                     |       35|  8|  600|   24| 1260900|  192|     6|     40348800|
    +--------------------+-------------------------------------+---------+---+-----+-----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  37|          7|    1|          7|
    |edge_embedding_V_address0  |  14|          3|   20|         60|
    |edge_embedding_V_ce0       |  14|          3|    1|          3|
    |edge_embedding_V_ce1       |   9|          2|    1|          2|
    |edge_embedding_V_we1       |   9|          2|    1|          2|
    |m_axi_mem_ARVALID          |   9|          2|    1|          2|
    |m_axi_mem_RREADY           |   9|          2|    1|          2|
    |message_V_address0         |  14|          3|   19|         57|
    |message_V_ce0              |  14|          3|    1|          3|
    |message_V_ce1              |   9|          2|    1|          2|
    |message_V_we1              |   9|          2|    1|          2|
    |mlp_1_bias_V_address0      |  14|          3|   10|         30|
    |mlp_1_bias_V_ce0           |  14|          3|    1|          3|
    |mlp_1_bias_V_we0           |   9|          2|    1|          2|
    |mlp_1_weights_V_address0   |  14|          3|   18|         54|
    |mlp_1_weights_V_ce0        |  14|          3|    1|          3|
    |mlp_1_weights_V_we0        |   9|          2|    1|          2|
    |mlp_2_bias_V_address0      |  14|          3|    9|         27|
    |mlp_2_bias_V_ce0           |  14|          3|    1|          3|
    |mlp_2_bias_V_we0           |   9|          2|    1|          2|
    |mlp_2_weights_V_address0   |  14|          3|   18|         54|
    |mlp_2_weights_V_ce0        |  14|          3|    1|          3|
    |mlp_2_weights_V_we0        |   9|          2|    1|          2|
    |node_embedding_V_address0  |  14|          3|   19|         57|
    |node_embedding_V_ce0       |  14|          3|    1|          3|
    |node_embedding_V_ce1       |   9|          2|    1|          2|
    |node_embedding_V_we1       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 341|         73|  133|        391|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+---+----+-----+-----------+
    |                         Name                        | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                            |  6|   0|    6|          0|
    |grp_MLP_fu_4112_ap_start_reg                         |  1|   0|    1|          0|
    |grp_compute_edge_embedding_fu_8157_ap_start_reg      |  1|   0|    1|          0|
    |grp_load_mlp_weights_one_layer_fu_8133_ap_start_reg  |  1|   0|    1|          0|
    |grp_message_passing_fu_8173_ap_start_reg             |  1|   0|    1|          0|
    +-----------------------------------------------------+---+----+-----+-----------+
    |Total                                                | 10|   0|   10|          0|
    +-----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|            compute_CONV_layer|  return value|
|m_axi_mem_AWVALID                |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWREADY                |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWADDR                 |  out|   64|       m_axi|                           mem|       pointer|
|m_axi_mem_AWID                   |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_AWLEN                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_AWSIZE                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_AWBURST                |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_AWLOCK                 |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_AWCACHE                |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWPROT                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_AWQOS                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWREGION               |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_AWUSER                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WVALID                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WREADY                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WDATA                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_WSTRB                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_WLAST                  |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WID                    |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_WUSER                  |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARVALID                |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARREADY                |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARADDR                 |  out|   64|       m_axi|                           mem|       pointer|
|m_axi_mem_ARID                   |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_ARLEN                  |  out|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_ARSIZE                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_ARBURST                |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_ARLOCK                 |  out|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_ARCACHE                |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARPROT                 |  out|    3|       m_axi|                           mem|       pointer|
|m_axi_mem_ARQOS                  |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARREGION               |  out|    4|       m_axi|                           mem|       pointer|
|m_axi_mem_ARUSER                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RVALID                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RREADY                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RDATA                  |   in|   32|       m_axi|                           mem|       pointer|
|m_axi_mem_RLAST                  |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RID                    |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RUSER                  |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_RRESP                  |   in|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_BVALID                 |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BREADY                 |  out|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BRESP                  |   in|    2|       m_axi|                           mem|       pointer|
|m_axi_mem_BID                    |   in|    1|       m_axi|                           mem|       pointer|
|m_axi_mem_BUSER                  |   in|    1|       m_axi|                           mem|       pointer|
|num_of_nodes                     |   in|   32|     ap_none|                  num_of_nodes|        scalar|
|num_of_edges                     |   in|   32|     ap_none|                  num_of_edges|        scalar|
|layer                            |   in|    3|     ap_none|                         layer|        scalar|
|gnn_node_mlp_1_weights_fixed     |   in|   64|     ap_none|  gnn_node_mlp_1_weights_fixed|        scalar|
|gnn_node_mlp_1_bias_fixed        |   in|   64|     ap_none|     gnn_node_mlp_1_bias_fixed|        scalar|
|gnn_node_mlp_2_weights_fixed     |   in|   64|     ap_none|  gnn_node_mlp_2_weights_fixed|        scalar|
|gnn_node_mlp_2_bias_fixed        |   in|   64|     ap_none|     gnn_node_mlp_2_bias_fixed|        scalar|
|edge_embedding_table_V_address0  |  out|   15|   ap_memory|        edge_embedding_table_V|         array|
|edge_embedding_table_V_ce0       |  out|    1|   ap_memory|        edge_embedding_table_V|         array|
|edge_embedding_table_V_q0        |   in|   32|   ap_memory|        edge_embedding_table_V|         array|
|edge_attr_address0               |  out|   13|   ap_memory|                     edge_attr|         array|
|edge_attr_ce0                    |  out|    1|   ap_memory|                     edge_attr|         array|
|edge_attr_q0                     |   in|   32|   ap_memory|                     edge_attr|         array|
|edge_list_address0               |  out|   12|   ap_memory|                     edge_list|         array|
|edge_list_ce0                    |  out|    1|   ap_memory|                     edge_list|         array|
|edge_list_q0                     |   in|   32|   ap_memory|                     edge_list|         array|
|edge_list_address1               |  out|   12|   ap_memory|                     edge_list|         array|
|edge_list_ce1                    |  out|    1|   ap_memory|                     edge_list|         array|
|edge_list_q1                     |   in|   32|   ap_memory|                     edge_list|         array|
|node_embedding_V_address0        |  out|   19|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_ce0             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_q0              |   in|   32|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_address1        |  out|   19|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_ce1             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_we1             |  out|    1|   ap_memory|              node_embedding_V|         array|
|node_embedding_V_d1              |  out|   32|   ap_memory|              node_embedding_V|         array|
|mlp_eps_V_address0               |  out|    3|   ap_memory|                     mlp_eps_V|         array|
|mlp_eps_V_ce0                    |  out|    1|   ap_memory|                     mlp_eps_V|         array|
|mlp_eps_V_q0                     |   in|   32|   ap_memory|                     mlp_eps_V|         array|
+---------------------------------+-----+-----+------------+------------------------------+--------------+

