# do controller.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller
# 
# Top level modules:
# 	controller
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module controller_vlg_sample_tst
# -- Compiling module controller_vlg_check_tst
# -- Compiling module controller_vlg_vec_tst
# 
# Top level modules:
# 	controller_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.controller_vlg_vec_tst 
# Loading work.controller_vlg_vec_tst
# Loading work.controller
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading work.controller_vlg_sample_tst
# Loading work.controller_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from controller_v.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from controller_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /controller_vlg_vec_tst File: controller.vt
# ERROR! Vector Mismatch for output port load :: @time = 5000.000 ps
#      Expected value = 0
#      Real value = x
# ERROR! Vector Mismatch for output port load :: @time = 10000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 35000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 60000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 85000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 110000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 135000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 160000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 185000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 210000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 235000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 260000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 285000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 310000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 335000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 360000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 385000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 410000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 435000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 460000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 485000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 510000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 535000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 560000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 585000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 610000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 635000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 660000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 685000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 710000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 735000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 760000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 785000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 810000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 835000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 860000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 885000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 910000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 935000.000 ps
#      Expected value = 0
#      Real value = 1
# ERROR! Vector Mismatch for output port load :: @time = 960000.000 ps
#      Expected value = 1
#      Real value = 0
# ERROR! Vector Mismatch for output port load :: @time = 985000.000 ps
#      Expected value = 0
#      Real value = 1
#          41 mismatched vectors : Simulation failed !
# ** Note: $finish    : controller.vt(237)
#    Time: 1 us  Iteration: 0  Instance: /controller_vlg_vec_tst/tb_out
