// Seed: 2274986296
module module_0 (
    output tri1 id_0
);
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    input supply1 id_2,
    input supply0 id_3,
    output tri0 id_4,
    input tri0 id_5,
    output wor id_6,
    output supply0 id_7,
    input uwire id_8,
    input wire id_9,
    input wor id_10,
    output supply0 id_11,
    output wand id_12
    , id_48,
    input tri1 id_13,
    input wor id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    input tri0 id_18,
    input supply1 id_19,
    output tri1 id_20
    , id_49,
    output wand id_21,
    input wire id_22,
    input supply0 id_23,
    input tri id_24,
    input supply0 id_25,
    output wand id_26,
    input supply1 id_27,
    output wor id_28,
    input tri id_29#(
        .id_50(1),
        .id_51(1),
        .id_52(-1),
        .id_53(1'h0),
        .id_54((1)),
        .id_55(1)
    )
    , id_56,
    input tri1 id_30,
    output supply1 id_31,
    input supply1 id_32,
    input wand id_33,
    input uwire id_34,
    input uwire id_35,
    output tri id_36,
    input tri0 id_37,
    output tri1 id_38,
    output supply0 id_39,
    input tri1 id_40,
    input tri0 id_41
    , id_57,
    input wor id_42,
    input tri1 id_43,
    input tri id_44
    , id_58,
    output tri1 id_45,
    input wand id_46
);
  logic id_59;
  xor primCall (
      id_28,
      id_5,
      id_41,
      id_30,
      id_3,
      id_42,
      id_55,
      id_37,
      id_46,
      id_13,
      id_23,
      id_57,
      id_48,
      id_24,
      id_8,
      id_2,
      id_56,
      id_49,
      id_53,
      id_22,
      id_34,
      id_27,
      id_19,
      id_10,
      id_54,
      id_52,
      id_25,
      id_32,
      id_43,
      id_15,
      id_50,
      id_59,
      id_51,
      id_29,
      id_33,
      id_14
  );
  module_0 modCall_1 (id_28);
  assign modCall_1.id_0 = 0;
endmodule
