#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr  5 17:27:04 2019
# Process ID: 11832
# Current directory: D:/projectsXilinx/LVDS-reading
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2844 D:\projectsXilinx\LVDS-reading\LVDS-reading.xpr
# Log file: D:/projectsXilinx/LVDS-reading/vivado.log
# Journal file: D:/projectsXilinx/LVDS-reading\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/projectsXilinx/LVDS-reading/LVDS-reading.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 692.801 ; gain = 103.469
file mkdir D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new
set_property SOURCE_SET sources_1 [get_filesets sim_2]
close [ open D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd w ]
add_files -fileset sim_2 D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd
WARNING: [filemgmt 56-12] File 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd' cannot be added to the project because it already exists in the project, skipping this file
set_property top main_sim [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
set_property simulator_language VHDL [current_project]
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
ERROR: [VRFC 10-2989] 'line_buffer_part' is not declared [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:76]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:59]
INFO: [VRFC 10-3070] VHDL file 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 720.781 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
open_project D:/projectsXilinx/multiplexer/multiplexer.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 720.781 ; gain = 0.000
open_project D:/projectsXilinx/testy_xc7/testy_xc7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 770.168 ; gain = 49.387
update_compile_order -fileset sources_1
current_project LVDS-reading
current_project testy_xc7
current_project LVDS-reading
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
ERROR: [VRFC 10-2989] 'line_buffer_part' is not declared [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:76]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:59]
INFO: [VRFC 10-3070] VHDL file 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd, line 60. Unresolved signal "index_y" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 796.805 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd, line 60. Unresolved signal "index_y" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 796.805 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
ERROR: [XSIM 43-3249] File D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd, line 68. Unresolved signal "index_buffer" is multiply driven.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 796.805 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xsim.dir/main_sim_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 83.219 ; gain = 0.000
INFO: [Common 17-206] Exiting Webtalk at Sun Apr  7 15:20:58 2019...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 796.805 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '28' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 24 out of bound 23 downto 0
Time: 99 ns  Iteration: 1  Process: /main_sim/uut/readPixelValue
  File: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd

HDL Line: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:88
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 810.879 ; gain = 14.074
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:38 . Memory (MB): peak = 810.879 ; gain = 14.074
current_project testy_xc7
close_project
current_project LVDS-reading
run all
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 828.680 ; gain = 2.125
clear
invalid command name "clear"
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 24 out of bound 23 downto 0
Time: 99 ns  Iteration: 1  Process: /main_sim/uut/readPixelValue
  File: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd

HDL Line: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:88
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 858.047 ; gain = 12.805
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
ERROR: [VRFC 10-3800] use := to assign to variable 'index_bit' [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:102]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:59]
INFO: [VRFC 10-3070] VHDL file 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index -2147483648 out of bound 23 downto 0
Time: 3 ns  Iteration: 1  Process: /main_sim/uut/readPixelValue
  File: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd

HDL Line: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:86
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 868.438 ; gain = 8.070
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 873.496 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
ERROR: Index 24 out of bound 23 downto 0
Time: 99 ns  Iteration: 1  Process: /main_sim/uut/readPixelValue
  File: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd

HDL Line: D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd:89
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 873.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 875.102 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 3 [D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit main_sim in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 877.828 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 877.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 877.828 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:35 . Memory (MB): peak = 877.828 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 880.305 ; gain = 2.477
run all
run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 880.305 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sim_2/new/main_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main_sim'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 880.305 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:46 ; elapsed = 00:00:43 . Memory (MB): peak = 880.305 ; gain = 0.000
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 140
remove_bps -file {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} -line 140
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 167
remove_bps -file {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} -line 167
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 167
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 903.762 ; gain = 0.000
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 141
remove_bps -file {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} -line 141
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 141
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
"xvhdl --incr --relax -prj main_sim_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'main'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 978cdfacf92c4093ae7f5c7d6633ec28 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.main [main_default]
Compiling architecture behavioral of entity xil_defaultlib.main_sim
Built simulation snapshot main_sim_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/projectsXilinx/LVDS-reading/LVDS-reading.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_2:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 167 in file 'D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd' not restored because it is no longer a breakable line.
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 903.762 ; gain = 0.000
run all
Stopped at time : 51175 ns : File "D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd" Line 141
remove_bps -file {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} -line 141
add_bp {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} 141
remove_bps -file {D:/projectsXilinx/LVDS-reading/LVDS-reading.srcs/sources_1/new/main.vhd} -line 141
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 991.965 ; gain = 0.148
run all
run 52428800 ns
run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 994.563 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 52428800 ns
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 994.563 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
open_project D:/projectsXilinx/testy_xc7/testy_xc7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 994.563 ; gain = 0.000
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7s6cpga196-1
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s6cpga196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1207.172 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 132 instances

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1290.121 ; gain = 295.559
close_project
current_project LVDS-reading
close_project
exit
