//
// File created by:  xrun
// Do not modify this file
//
-define
TSMC_INITIALIZE_MEM
-define
UNIT_DELAY
-exclude_file
xminitialize.exclude
-xmhierarchy
tb_mtm_riscv_soc
-v
/cad/dk/PDK_CRN45GS_DGO_11_25/digital/Front_End/verilog/tpfn40lpgv2od3_120a/tpfn40lpgv2od3.v
-v
/cad/dk/PDK_CRN45GS_DGO_11_25/IMEC_RAM_generator/ram/ts1n40lpb4096x32m4m_250a/VERILOG/ts1n40lpb4096x32m4m_250a_tt1p1v25c.v
+nowarnTRNNOP
-64bit
-define
KMIE_IMPLEMENT_ASIC
-F
functional.f
-l
xrun.log.339
-q
-timescale
1ns/1ps
-xminitialize
rand_2state:339
+nowarnDSEM2009
+nowarnDSEMEL
+nowarnZROMCW
