Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 16:42:41 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (DFFRS_X2)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (DFFRS_X2)                              0.09       0.09 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.09 r
  EX_STAGE/U14/Z (CLKBUF_X3)                              0.07       0.16 r
  EX_STAGE/U111/Z (MUX2_X1)                               0.12       0.28 f
  EX_STAGE/ALU_DP/A[11] (ALU_abs)                         0.00       0.28 f
  EX_STAGE/ALU_DP/U358/Z (XOR2_X1)                        0.09       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/A[11] (SUBTRACTOR_N64_0)        0.00       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[11] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U652/ZN (NOR2_X1)        0.04       0.41 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U959/ZN (OAI21_X1)       0.03       0.44 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U958/ZN (AOI21_X1)       0.06       0.50 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U999/ZN (OAI21_X1)       0.03       0.53 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U982/ZN (AOI21_X1)       0.06       0.58 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U993/ZN (OAI21_X1)       0.03       0.62 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U667/ZN (AOI21_X1)       0.04       0.66 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1039/ZN (OAI21_X1)      0.03       0.69 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U650/ZN (AOI21_X1)       0.04       0.73 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1022/ZN (OAI21_X1)      0.03       0.76 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U658/ZN (AOI21_X1)       0.04       0.81 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U998/ZN (OAI21_X1)       0.03       0.84 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U694/ZN (AOI21_X1)       0.04       0.88 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1038/ZN (OAI21_X1)      0.03       0.91 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U698/ZN (AOI21_X1)       0.04       0.96 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1021/ZN (OAI21_X1)      0.03       0.99 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U700/ZN (AOI21_X1)       0.04       1.03 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1002/ZN (OAI21_X1)      0.03       1.06 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U651/ZN (AOI21_X1)       0.04       1.10 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1020/ZN (OAI21_X1)      0.03       1.14 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U656/ZN (AOI21_X1)       0.04       1.18 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1019/ZN (OAI21_X1)      0.03       1.21 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U666/ZN (AOI21_X1)       0.04       1.25 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1037/ZN (OAI21_X1)      0.03       1.29 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U657/ZN (AOI21_X1)       0.04       1.33 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1036/ZN (OAI21_X1)      0.03       1.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1035/ZN (AOI21_X1)      0.04       1.40 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1023/ZN (INV_X1)        0.03       1.43 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U590/ZN (NAND2_X1)       0.04       1.47 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U586/ZN (NAND3_X1)       0.04       1.51 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U597/ZN (NAND2_X1)       0.03       1.54 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U600/ZN (NAND3_X1)       0.03       1.57 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U9/CO (FA_X1)            0.10       1.67 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U607/ZN (NAND2_X1)       0.04       1.70 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U538/ZN (NAND3_X1)       0.04       1.74 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U550/ZN (NAND2_X1)       0.04       1.78 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U537/ZN (NAND3_X1)       0.04       1.82 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U502/ZN (NAND2_X1)       0.04       1.86 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U559/ZN (NAND3_X1)       0.03       1.89 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U615/ZN (NAND2_X1)       0.04       1.93 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U525/ZN (NAND3_X1)       0.04       1.97 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U522/ZN (NAND2_X1)       0.04       2.01 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U618/ZN (NAND3_X1)       0.03       2.04 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U645/ZN (NAND2_X1)       0.03       2.07 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U569/ZN (AND3_X1)        0.05       2.12 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U570/ZN (XNOR2_X1)       0.03       2.15 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.15 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.15 f
  EX_STAGE/ALU_DP/U702/ZN (AOI22_X1)                      0.05       2.20 r
  EX_STAGE/ALU_DP/U709/ZN (NAND2_X1)                      0.03       2.23 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.23 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.23 f
  ALU_RESULT_1_reg[63]/D (DFFR_X2)                        0.01       2.24 f
  data arrival time                                                  2.24

  clock MY_CLK (rise edge)                                2.31       2.31
  clock network delay (ideal)                             0.00       2.31
  clock uncertainty                                      -0.07       2.24
  ALU_RESULT_1_reg[63]/CK (DFFR_X2)                       0.00       2.24 r
  library setup time                                     -0.04       2.20
  data required time                                                 2.20
  --------------------------------------------------------------------------
  data required time                                                 2.20
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.04


1
