# 25. Hardware Emulation

<details>
  <summary> Vitis-DesignFlow: 25. Hardware Emulation </summary>

<p align="center" >
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation.png"    width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_2.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_3.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_4.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_5.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_6.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_7.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_8.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_9.png"  width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_10.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_11.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_12.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_13.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_14.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_15.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_16.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_17.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_18.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_19.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_20.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_21.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_22.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_23.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_24.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_25.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_26.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_27.png" width = "90%" > 
    <img src = "https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/images/25_Hardware-Emulation_28.png" width = "90%" > 
    
</p>   

</details>

## Resource

-   [Vitis-DesignFlow-HW-Emulation-Quiz+Solution.pdf](https://rfpga.s3.us-west-1.amazonaws.com/Function-Acceleration-on-FPGA-with-Vitis-Part-1_Fundamental/Vitis-DesignFlow-HW-Emulation-Quiz%2BSolution.pdf)



---

[Previous](./24_Software-Emulation.md) | [Next](./26_Actual-FPGA-Hardware.md)