# SOME DESCRIPTIVE TITLE.
# Copyright (C) 2003-2025, LLVM Project
# This file is distributed under the same license as the LLVM package.
# FIRST AUTHOR <EMAIL@ADDRESS>, YEAR.
#
#, fuzzy
msgid ""
msgstr ""
"Project-Id-Version: LLVM 20\n"
"Report-Msgid-Bugs-To: \n"
"POT-Creation-Date: 2025-10-07 18:12+0000\n"
"PO-Revision-Date: YEAR-MO-DA HO:MI+ZONE\n"
"Last-Translator: FULL NAME <EMAIL@ADDRESS>\n"
"Language-Team: LANGUAGE <LL@li.org>\n"
"Language: zh_TW\n"
"MIME-Version: 1.0\n"
"Content-Type: text/plain; charset=UTF-8\n"
"Content-Transfer-Encoding: 8bit\n"

#: ../../../AMDGPU/gfx940_hwreg.rst:11
msgid "hwreg"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:13
msgid "Bits of a hardware register being accessed."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:15
msgid "The bits of this operand have the following meaning:"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:18
msgid "Bits"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:18 ../../../AMDGPU/gfx940_hwreg.rst:31
#: ../../../AMDGPU/gfx940_hwreg.rst:45
msgid "Description"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:18
msgid "Value Range"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:20
msgid "5:0"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:20
msgid "Register *id*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:20
msgid "0..63"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:21
msgid "10:6"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:21
msgid "First bit *offset*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:21
msgid "0..31"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:22
msgid "15:11"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:22
msgid "*Size* in bits."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:22
msgid "1..32"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:25
msgid "This operand may be specified as one of the following:"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:27
msgid ""
"An :ref:`integer_number<amdgpu_synid_integer_number>` or an :ref:"
"`absolute_expression<amdgpu_synid_absolute_expression>`. The value must be "
"in the range from 0 to 0xFFFF."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:28
msgid "An *hwreg* value which is described below."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:31
msgid "Hwreg Value Syntax"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:33
msgid "hwreg({0..63})"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:33
msgid "All bits of a register indicated by the register *id*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:34
msgid "hwreg(<*name*>)"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:34
msgid "All bits of a register indicated by the register *name*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:35
msgid "hwreg({0..63}, {0..31}, {1..32})"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:35
msgid ""
"Register bits indicated by the register *id*, first bit *offset* and *size*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:36
msgid "hwreg(<*name*>, {0..31}, {1..32})"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:36
msgid ""
"Register bits indicated by the register *name*, first bit *offset* and "
"*size*."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:39
msgid ""
"Numeric values may be specified as positive :ref:`integer "
"numbers<amdgpu_synid_integer_number>` or :ref:`absolute "
"expressions<amdgpu_synid_absolute_expression>`."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:42
msgid "Predefined register *names* include:"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:45
msgid "Name"
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:47
msgid "HW_REG_MODE"
msgstr "HW_REG_MODE"

#: ../../../AMDGPU/gfx940_hwreg.rst:47
msgid "Shader writable mode bits."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:48
msgid "HW_REG_STATUS"
msgstr "HW_REG_STATUS"

#: ../../../AMDGPU/gfx940_hwreg.rst:48
msgid "Shader read-only status."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:49
msgid "HW_REG_TRAPSTS"
msgstr "HW_REG_TRAPSTS"

#: ../../../AMDGPU/gfx940_hwreg.rst:49
msgid "Trap status."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:50
msgid "HW_REG_HW_ID"
msgstr "HW_REG_HW_ID"

#: ../../../AMDGPU/gfx940_hwreg.rst:50
msgid "Id of wave, simd, compute unit, etc."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:51
msgid "HW_REG_GPR_ALLOC"
msgstr "HW_REG_GPR_ALLOC"

#: ../../../AMDGPU/gfx940_hwreg.rst:51
msgid "Per-wave SGPR and VGPR allocation."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:52
msgid "HW_REG_LDS_ALLOC"
msgstr "HW_REG_LDS_ALLOC"

#: ../../../AMDGPU/gfx940_hwreg.rst:52
msgid "Per-wave LDS allocation."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:53
msgid "HW_REG_IB_STS"
msgstr "HW_REG_IB_STS"

#: ../../../AMDGPU/gfx940_hwreg.rst:53
msgid "Counters of outstanding instructions."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:54
msgid "HW_REG_SH_MEM_BASES"
msgstr "HW_REG_SH_MEM_BASES"

#: ../../../AMDGPU/gfx940_hwreg.rst:54
msgid "Memory aperture."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:55
msgid "HW_REG_TBA_LO"
msgstr "HW_REG_TBA_LO"

#: ../../../AMDGPU/gfx940_hwreg.rst:55
msgid "tba_lo register."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:56
msgid "HW_REG_TBA_HI"
msgstr "HW_REG_TBA_HI"

#: ../../../AMDGPU/gfx940_hwreg.rst:56
msgid "tba_hi register."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:57
msgid "HW_REG_TMA_LO"
msgstr "HW_REG_TMA_LO"

#: ../../../AMDGPU/gfx940_hwreg.rst:57
msgid "tma_lo register."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:58
msgid "HW_REG_TMA_HI"
msgstr "HW_REG_TMA_HI"

#: ../../../AMDGPU/gfx940_hwreg.rst:58
msgid "tma_hi register."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:59
msgid "HW_REG_XCC_ID"
msgstr "HW_REG_XCC_ID"

#: ../../../AMDGPU/gfx940_hwreg.rst:59
msgid "ID of this XCC (compute accelerator chip)."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:60
msgid "HW_REG_SQ_PERF_SNAPSHOT_DATA"
msgstr "HW_REG_SQ_PERF_SNAPSHOT_DATA"

#: ../../../AMDGPU/gfx940_hwreg.rst:60
msgid "Performance snapshot data (first part)."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:61
msgid "HW_REG_SQ_PERF_SNAPSHOT_DATA1"
msgstr "HW_REG_SQ_PERF_SNAPSHOT_DATA1"

#: ../../../AMDGPU/gfx940_hwreg.rst:61
msgid "Performance snapshot data (second part)."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:62
msgid "HW_REG_SQ_PERF_SNAPSHOT_PC_LO"
msgstr "HW_REG_SQ_PERF_SNAPSHOT_PC_LO"

#: ../../../AMDGPU/gfx940_hwreg.rst:62
msgid "PC.lo of wave when snapshot was taken."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:63
msgid "HW_REG_SQ_PERF_SNAPSHOT_PC_HI"
msgstr "HW_REG_SQ_PERF_SNAPSHOT_PC_HI"

#: ../../../AMDGPU/gfx940_hwreg.rst:63
msgid "PC.hi of wave when snapshot was taken."
msgstr ""

#: ../../../AMDGPU/gfx940_hwreg.rst:66
msgid "Examples:"
msgstr "範例："
