TCH_TDC_OV_CH0_EDGE_0.vhd,vhdl,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_CH0_EDGE_0/sim/TCH_TDC_OV_CH0_EDGE_0.vhd,
TCH_TDC_OV_Edge_Detect_0_0.vhd,vhdl,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_Edge_Detect_0_0/sim/TCH_TDC_OV_Edge_Detect_0_0.vhd,
TCH_TDC_OV_DIG_TIMER_0_0.vhd,vhdl,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_DIG_TIMER_0_0/sim/TCH_TDC_OV_DIG_TIMER_0_0.vhd,
xlconstant_v1_1_vl_rfs.v,verilog,xlconstant_v1_1_6,../../../../TwoChannelTDC.srcs/sources_1/bd/TCH_TDC_OV/ipshared/66e7/hdl/xlconstant_v1_1_vl_rfs.v,
TCH_TDC_OV_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_xlconstant_0_0/sim/TCH_TDC_OV_xlconstant_0_0.v,
util_vector_logic_v2_0_vl_rfs.v,verilog,util_vector_logic_v2_0_1,../../../../TwoChannelTDC.srcs/sources_1/bd/TCH_TDC_OV/ipshared/2137/hdl/util_vector_logic_v2_0_vl_rfs.v,
TCH_TDC_OV_util_vector_logic_0_0.v,verilog,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_0_0/sim/TCH_TDC_OV_util_vector_logic_0_0.v,
TCH_TDC_OV.vhd,vhdl,xil_defaultlib,../../../bd/TCH_TDC_OV/sim/TCH_TDC_OV.vhd,
TCH_TDC_OV_util_vector_logic_1_0.v,verilog,xil_defaultlib,../../../bd/TCH_TDC_OV/ip/TCH_TDC_OV_util_vector_logic_1_0/sim/TCH_TDC_OV_util_vector_logic_1_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
