{"vcs1":{"timestamp_begin":1739258398.249742099, "rt":0.26, "ut":0.12, "st":0.11}}
{"vcselab":{"timestamp_begin":1739258398.586666625, "rt":0.26, "ut":0.16, "st":0.09}}
{"link":{"timestamp_begin":1739258398.903314781, "rt":0.15, "ut":0.06, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739258398.019553979}
{"VCS_COMP_START_TIME": 1739258398.019553979}
{"VCS_COMP_END_TIME": 1739258399.119265959}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150344}}
