<module name="PLL0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="PID" acronym="PID" offset="0x0" width="32" description="Peripheral release details.">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="Business unit - Processors" range="" rwaccess="R"/>
    <bitfield id="FUNC" width="12" begin="27" end="16" resetval="0x182" description="Module functional identifier - PLL MMR" range="" rwaccess="R"/>
    <bitfield id="R_RTL" width="5" begin="15" end="11" resetval="0x0" description="RTL revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="X_MAJOR" width="3" begin="10" end="8" resetval="0x0" description="Major revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom revision number - actual value determined by RTL" range="" rwaccess="R"/>
    <bitfield id="Y_MINOR" width="6" begin="5" end="0" resetval="0x0" description="Minor revision number - actual value determined by RTL" range="" rwaccess="R"/>
  </register>
  <register id="PLL_MMR_CFG0" acronym="PLL_MMR_CFG0" offset="0x8" width="32" description="Indicates the configuration of this set of PLL control registers.">
    <bitfield id="PLL15_TYPE" width="2" begin="31" end="30" resetval="0x0" description="Indicates PLL15 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL14_TYPE" width="2" begin="29" end="28" resetval="0x0" description="Indicates PLL14 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL13_TYPE" width="2" begin="27" end="26" resetval="0x0" description="Indicates PLL13 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL12_TYPE" width="2" begin="25" end="24" resetval="0x0" description="Indicates PLL12 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL11_TYPE" width="2" begin="23" end="22" resetval="0x0" description="Indicates PLL11 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL10_TYPE" width="2" begin="21" end="20" resetval="0x0" description="Indicates PLL10 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL9_TYPE" width="2" begin="19" end="18" resetval="0x0" description="Indicates PLL9 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL8_TYPE" width="2" begin="17" end="16" resetval="0x0" description="Indicates PLL8 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL7_TYPE" width="2" begin="15" end="14" resetval="0x1" description="Indicates PLL7 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL6_TYPE" width="2" begin="13" end="12" resetval="0x1" description="Indicates PLL6 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL5_TYPE" width="2" begin="11" end="10" resetval="0x0" description="Indicates PLL5 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL4_TYPE" width="2" begin="9" end="8" resetval="0x2" description="Indicates PLL4 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL3_TYPE" width="2" begin="7" end="6" resetval="0x2" description="Indicates PLL3 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL2_TYPE" width="2" begin="5" end="4" resetval="0x2" description="Indicates PLL2 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL1_TYPE" width="2" begin="3" end="2" resetval="0x2" description="Indicates PLL1 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
    <bitfield id="PLL0_TYPE" width="2" begin="1" end="0" resetval="0x2" description="Indicates PLL0 presence and type 0h - PLL is not present 1h - Standard ADPLLM is present 2h - Low-jitter ADPLLLJM is present 3h - Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL_MMR_CFG1" acronym="PLL_MMR_CFG1" offset="0xC" width="32" description="Indicates the configuration of this set of PLL control registers.">
    <bitfield id="PLL_NUM15_HSDIV" width="2" begin="31" end="30" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL15" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM14_HSDIV" width="2" begin="29" end="28" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL14" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM13_HSDIV" width="2" begin="27" end="26" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL13" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM12_HSDIV" width="2" begin="25" end="24" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL12" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM11_HSDIV" width="2" begin="23" end="22" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL11" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM10_HSDIV" width="2" begin="21" end="20" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL10" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM9_HSDIV" width="2" begin="19" end="18" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL9" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM8_HSDIV" width="2" begin="17" end="16" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL8" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM7_HSDIV" width="2" begin="15" end="14" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL7" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM6_HSDIV" width="2" begin="13" end="12" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL6" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM5_HSDIV" width="2" begin="11" end="10" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL5" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM4_HSDIV" width="2" begin="9" end="8" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL4" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM3_HSDIV" width="2" begin="7" end="6" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL3" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM2_HSDIV" width="2" begin="5" end="4" resetval="0x1" description="Indicates the number of High Speed dividers used on PLL2" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM1_HSDIV" width="2" begin="3" end="2" resetval="0x0" description="Indicates the number of High Speed dividers used on PLL1" range="" rwaccess="R"/>
    <bitfield id="PLL_NUM0_HSDIV" width="2" begin="1" end="0" resetval="0x1" description="Indicates the number of High Speed dividers used on PLL0" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_KICK0" acronym="PLL0_KICK0" offset="0x10" width="32" description="Lower 32-bits of PLL0 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL0 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL0_KICK1" acronym="PLL0_KICK1" offset="0x14" width="32" description="Upper 32-bits of PLL0 register write lock key This register must be written with the designated key value following a write to with its key value before PLL0 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition0 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_FREQ_CTRL0" acronym="PLL0_PLL_FREQ_CTRL0" offset="0x20" width="32" description="PLL frequency programming values.">
    <bitfield id="SD_DIV" width="8" begin="31" end="24" resetval="0x2" description="Sigma-Delta divider (SD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="12" begin="19" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="N_DIV" width="8" begin="7" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_FREQ_CTRL1" acronym="PLL0_PLL_FREQ_CTRL1" offset="0x24" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_FREQ_DCO" width="3" begin="26" end="24" resetval="0x2" description="DCO frequency range selector 2h - HS2 mode - DCOCLK is 750 to 1500 MHz 4h - HS1 mode - DCOCLK is 1250 to 2500 MHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_CLKDIV" acronym="PLL0_PLL_CLKDIV" offset="0x28" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="7" begin="14" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_PROG" acronym="PLL0_PLL_PROG" offset="0x2C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_CTRL" acronym="PLL0_PLL_CTRL" offset="0x30" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_DECRZ" width="1" begin="26" end="26" resetval="0x1" description="Decreases loop bandwidth ranges" range="" rwaccess="RW"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN" width="1" begin="5" end="5" resetval="0x0" description="CLKOUTLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x1" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x1" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_STAT" acronym="PLL0_PLL_STAT" offset="0x34" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN_ACK" width="1" begin="5" end="5" resetval="0xX" description="CLKOUTLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_PLL_PWR_CTRL" acronym="PLL0_PLL_PWR_CTRL" offset="0x38" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_PWR_STAT" acronym="PLL0_PLL_PWR_STAT" offset="0x3C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_PLL_SS_SPREAD" acronym="PLL0_PLL_SS_SPREAD" offset="0x40" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="3" begin="26" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_PLL_SS_MODFREQ" acronym="PLL0_PLL_SS_MODFREQ" offset="0x44" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CLKDIV" acronym="PLL0_HSDIV_CLKDIV" offset="0x120" width="32" description="Divider values for the HSDIVIDER output clocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV4" width="6" begin="29" end="24" resetval="0x0" description="CLKOUT4 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV3" width="6" begin="21" end="16" resetval="0x0" description="CLKOUT3 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV2" width="6" begin="13" end="8" resetval="0x0" description="CLKOUT2 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV1" width="6" begin="5" end="0" resetval="0x0" description="CLKOUT1 divider value" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_CTRL" acronym="PLL0_HSDIV_CTRL" offset="0x124" width="32" description="Controls the HSDIVIDER features and mode of operation.">
    <bitfield id="TENABLDIV" width="1" begin="31" end="31" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPAREIN" width="5" begin="20" end="16" resetval="0x0" description="Test mode inputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT4_EN" width="1" begin="3" end="3" resetval="0x1" description="CLKOUT4 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT3_EN" width="1" begin="2" end="2" resetval="0x1" description="CLKOUT3 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT2_EN" width="1" begin="1" end="1" resetval="0x1" description="CLKOUT2 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT1_EN" width="1" begin="0" end="0" resetval="0x1" description="CLKOUT1 enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_STAT" acronym="PLL0_HSDIV_STAT" offset="0x128" width="32" description="Indicates the status of HSDIVIDER operation.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPAREOUT" width="5" begin="20" end="16" resetval="0xX" description="Test outputs" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="15" end="15" resetval="0xX" description="When set, indicates that all enabled output clocks are out of bypass" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV4_CHANGE_ACK" width="1" begin="11" end="11" resetval="0xX" description="CLKOUT4 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV3_CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="CLKOUT3 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV2_CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="CLKOUT2 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV1_CHANGE_ACK" width="1" begin="8" end="8" resetval="0xX" description="CLKOUT1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT4_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT4 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT3_EN_ACK" width="1" begin="2" end="2" resetval="0xX" description="CLKOUT3 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT2_EN_ACK" width="1" begin="1" end="1" resetval="0xX" description="CLKOUT2 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT1_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUT1 enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL0_HSDIV_PWR_CTRL" acronym="PLL0_HSDIV_PWR_CTRL" offset="0x12C" width="32" description="Controls HSDIVIDER power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO" width="1" begin="20" end="20" resetval="0x0" description="Output isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISO latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Set to 1 to switch off VDDA logic to prevent leakage when VDD power is off and VDDA power is active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISO latch preset (active low)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL0_HSDIV_PWR_STAT" acronym="PLL0_HSDIV_PWR_STAT" offset="0x130" width="32" description="Indicates the HSDIVIDER power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="29" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_KICK0" acronym="PLL1_KICK0" offset="0x1010" width="32" description="Lower 32-bits of PLL1 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL1 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL1_KICK1" acronym="PLL1_KICK1" offset="0x1014" width="32" description="Upper 32-bits of PLL1 register write lock key This register must be written with the designated key value following a write to with its key value before PLL1 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition1 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_FREQ_CTRL0" acronym="PLL1_PLL_FREQ_CTRL0" offset="0x1020" width="32" description="PLL frequency programming values.">
    <bitfield id="SD_DIV" width="8" begin="31" end="24" resetval="0x2" description="Sigma-Delta divider (SD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="12" begin="19" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="N_DIV" width="8" begin="7" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_FREQ_CTRL1" acronym="PLL1_PLL_FREQ_CTRL1" offset="0x1024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_FREQ_DCO" width="3" begin="26" end="24" resetval="0x2" description="DCO frequency range selector 2h - HS2 mode - DCOCLK is 750 to 1500 MHz 4h - HS1 mode - DCOCLK is 1250 to 2500 MHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_CLKDIV" acronym="PLL1_PLL_CLKDIV" offset="0x1028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="7" begin="14" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_PROG" acronym="PLL1_PLL_PROG" offset="0x102C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_CTRL" acronym="PLL1_PLL_CTRL" offset="0x1030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_DECRZ" width="1" begin="26" end="26" resetval="0x1" description="Decreases loop bandwidth ranges" range="" rwaccess="RW"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN" width="1" begin="5" end="5" resetval="0x0" description="CLKOUTLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_STAT" acronym="PLL1_PLL_STAT" offset="0x1034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN_ACK" width="1" begin="5" end="5" resetval="0xX" description="CLKOUTLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_PLL_PWR_CTRL" acronym="PLL1_PLL_PWR_CTRL" offset="0x1038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_PWR_STAT" acronym="PLL1_PLL_PWR_STAT" offset="0x103C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL1_PLL_SS_SPREAD" acronym="PLL1_PLL_SS_SPREAD" offset="0x1040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="3" begin="26" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL1_PLL_SS_MODFREQ" acronym="PLL1_PLL_SS_MODFREQ" offset="0x1044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_KICK0" acronym="PLL2_KICK0" offset="0x2010" width="32" description="Lower 32-bits of PLL2 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL2 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL2_KICK1" acronym="PLL2_KICK1" offset="0x2014" width="32" description="Upper 32-bits of PLL2 register write lock key This register must be written with the designated key value following a write to with its key value before PLL2 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition2 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_FREQ_CTRL0" acronym="PLL2_PLL_FREQ_CTRL0" offset="0x2020" width="32" description="PLL frequency programming values.">
    <bitfield id="SD_DIV" width="8" begin="31" end="24" resetval="0x2" description="Sigma-Delta divider (SD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="12" begin="19" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="N_DIV" width="8" begin="7" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_FREQ_CTRL1" acronym="PLL2_PLL_FREQ_CTRL1" offset="0x2024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_FREQ_DCO" width="3" begin="26" end="24" resetval="0x2" description="DCO frequency range selector 2h - HS2 mode - DCOCLK is 750 to 1500 MHz 4h - HS1 mode - DCOCLK is 1250 to 2500 MHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_CLKDIV" acronym="PLL2_PLL_CLKDIV" offset="0x2028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="7" begin="14" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_PROG" acronym="PLL2_PLL_PROG" offset="0x202C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_CTRL" acronym="PLL2_PLL_CTRL" offset="0x2030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_DECRZ" width="1" begin="26" end="26" resetval="0x1" description="Decreases loop bandwidth ranges" range="" rwaccess="RW"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN" width="1" begin="5" end="5" resetval="0x0" description="CLKOUTLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_STAT" acronym="PLL2_PLL_STAT" offset="0x2034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN_ACK" width="1" begin="5" end="5" resetval="0xX" description="CLKOUTLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_PLL_PWR_CTRL" acronym="PLL2_PLL_PWR_CTRL" offset="0x2038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_PWR_STAT" acronym="PLL2_PLL_PWR_STAT" offset="0x203C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_PLL_SS_SPREAD" acronym="PLL2_PLL_SS_SPREAD" offset="0x2040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="3" begin="26" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_PLL_SS_MODFREQ" acronym="PLL2_PLL_SS_MODFREQ" offset="0x2044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CLKDIV" acronym="PLL2_HSDIV_CLKDIV" offset="0x2120" width="32" description="Divider values for the HSDIVIDER output clocks.">
    <bitfield id="RESERVED" width="2" begin="31" end="30" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV4" width="6" begin="29" end="24" resetval="0x0" description="CLKOUT4 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="23" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV3" width="6" begin="21" end="16" resetval="0x0" description="CLKOUT3 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="15" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV2" width="6" begin="13" end="8" resetval="0x0" description="CLKOUT2 divider value" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="7" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HSDIV1" width="6" begin="5" end="0" resetval="0x0" description="CLKOUT1 divider value" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_CTRL" acronym="PLL2_HSDIV_CTRL" offset="0x2124" width="32" description="Controls the HSDIVIDER features and mode of operation.">
    <bitfield id="TENABLDIV" width="1" begin="31" end="31" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="10" begin="30" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPAREIN" width="5" begin="20" end="16" resetval="0x0" description="Test mode inputs" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="12" begin="15" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT4_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT4 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT3_EN" width="1" begin="2" end="2" resetval="0x0" description="CLKOUT3 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT2_EN" width="1" begin="1" end="1" resetval="0x0" description="CLKOUT2 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT1_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUT1 enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_STAT" acronym="PLL2_HSDIV_STAT" offset="0x2128" width="32" description="Indicates the status of HSDIVIDER operation.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SPAREOUT" width="5" begin="20" end="16" resetval="0xX" description="Test outputs" range="" rwaccess="R"/>
    <bitfield id="LOCK" width="1" begin="15" end="15" resetval="0xX" description="When set, indicates that all enabled output clocks are out of bypass" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV4_CHANGE_ACK" width="1" begin="11" end="11" resetval="0xX" description="CLKOUT4 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV3_CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="CLKOUT3 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV2_CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="CLKOUT2 divider change done" range="" rwaccess="R"/>
    <bitfield id="DIV1_CHANGE_ACK" width="1" begin="8" end="8" resetval="0xX" description="CLKOUT1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUT4_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT4 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT3_EN_ACK" width="1" begin="2" end="2" resetval="0xX" description="CLKOUT3 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT2_EN_ACK" width="1" begin="1" end="1" resetval="0xX" description="CLKOUT2 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT1_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUT1 enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL2_HSDIV_PWR_CTRL" acronym="PLL2_HSDIV_PWR_CTRL" offset="0x212C" width="32" description="Controls HSDIVIDER power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="22" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO" width="1" begin="20" end="20" resetval="0x0" description="Output isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="19" end="17" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISO latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="AIPOFF" width="1" begin="8" end="8" resetval="0x0" description="Set to 1 to switch off VDDA logic to prevent leakage when VDD power is off and VDDA power is active" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="7" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISO latch preset (active low)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL2_HSDIV_PWR_STAT" acronym="PLL2_HSDIV_PWR_STAT" offset="0x2130" width="32" description="Indicates the HSDIVIDER power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="15" begin="29" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_KICK0" acronym="PLL3_KICK0" offset="0x3010" width="32" description="Lower 32-bits of PLL3 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL3 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL3_KICK1" acronym="PLL3_KICK1" offset="0x3014" width="32" description="Upper 32-bits of PLL3 register write lock key This register must be written with the designated key value following a write to with its key value before PLL3 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition3 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_FREQ_CTRL0" acronym="PLL3_PLL_FREQ_CTRL0" offset="0x3020" width="32" description="PLL frequency programming values.">
    <bitfield id="SD_DIV" width="8" begin="31" end="24" resetval="0x2" description="Sigma-Delta divider (SD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="12" begin="19" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="N_DIV" width="8" begin="7" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_FREQ_CTRL1" acronym="PLL3_PLL_FREQ_CTRL1" offset="0x3024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_FREQ_DCO" width="3" begin="26" end="24" resetval="0x2" description="DCO frequency range selector 2h - HS2 mode - DCOCLK is 750 to 1500 MHz 4h - HS1 mode - DCOCLK is 1250 to 2500 MHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_CLKDIV" acronym="PLL3_PLL_CLKDIV" offset="0x3028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="7" begin="14" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_PROG" acronym="PLL3_PLL_PROG" offset="0x302C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_CTRL" acronym="PLL3_PLL_CTRL" offset="0x3030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_DECRZ" width="1" begin="26" end="26" resetval="0x1" description="Decreases loop bandwidth ranges" range="" rwaccess="RW"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN" width="1" begin="5" end="5" resetval="0x0" description="CLKOUTLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_STAT" acronym="PLL3_PLL_STAT" offset="0x3034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN_ACK" width="1" begin="5" end="5" resetval="0xX" description="CLKOUTLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_PLL_PWR_CTRL" acronym="PLL3_PLL_PWR_CTRL" offset="0x3038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_PWR_STAT" acronym="PLL3_PLL_PWR_STAT" offset="0x303C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL3_PLL_SS_SPREAD" acronym="PLL3_PLL_SS_SPREAD" offset="0x3040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="3" begin="26" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL3_PLL_SS_MODFREQ" acronym="PLL3_PLL_SS_MODFREQ" offset="0x3044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_KICK0" acronym="PLL4_KICK0" offset="0x4010" width="32" description="Lower 32-bits of PLL4 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL4 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL4_KICK1" acronym="PLL4_KICK1" offset="0x4014" width="32" description="Upper 32-bits of PLL4 register write lock key This register must be written with the designated key value following a write to with its key value before PLL4 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition4 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_FREQ_CTRL0" acronym="PLL4_PLL_FREQ_CTRL0" offset="0x4020" width="32" description="PLL frequency programming values.">
    <bitfield id="SD_DIV" width="8" begin="31" end="24" resetval="0x2" description="Sigma-Delta divider (SD)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="23" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="12" begin="19" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="N_DIV" width="8" begin="7" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_FREQ_CTRL1" acronym="PLL4_PLL_FREQ_CTRL1" offset="0x4024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SEL_FREQ_DCO" width="3" begin="26" end="24" resetval="0x2" description="DCO frequency range selector 2h - HS2 mode - DCOCLK is 750 to 1500 MHz 4h - HS1 mode - DCOCLK is 1250 to 2500 MHz" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_CLKDIV" acronym="PLL4_PLL_CLKDIV" offset="0x4028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="17" begin="31" end="15" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="7" begin="14" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_PROG" acronym="PLL4_PLL_PROG" offset="0x402C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_CTRL" acronym="PLL4_PLL_CTRL" offset="0x4030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="29" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_DECRZ" width="1" begin="26" end="26" resetval="0x1" description="Decreases loop bandwidth ranges" range="" rwaccess="RW"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="23" end="23" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="14" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN" width="1" begin="5" end="5" resetval="0x0" description="CLKOUTLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_STAT" acronym="PLL4_PLL_STAT" offset="0x4034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTLDO_EN_ACK" width="1" begin="5" end="5" resetval="0xX" description="CLKOUTLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="2" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL4_PLL_PWR_CTRL" acronym="PLL4_PLL_PWR_CTRL" offset="0x4038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_PWR_STAT" acronym="PLL4_PLL_PWR_STAT" offset="0x403C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL4_PLL_SS_SPREAD" acronym="PLL4_PLL_SS_SPREAD" offset="0x4040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="5" begin="31" end="27" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="3" begin="26" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL4_PLL_SS_MODFREQ" acronym="PLL4_PLL_SS_MODFREQ" offset="0x4044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_KICK0" acronym="PLL6_KICK0" offset="0x6010" width="32" description="Lower 32-bits of PLL6 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL6 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL6_KICK1" acronym="PLL6_KICK1" offset="0x6014" width="32" description="Upper 32-bits of PLL6 register write lock key This register must be written with the designated key value following a write to with its key value before PLL6 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition6 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_FREQ_CTRL0" acronym="PLL6_PLL_FREQ_CTRL0" offset="0x6020" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="11" begin="18" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="N_DIV" width="7" begin="6" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_FREQ_CTRL1" acronym="PLL6_PLL_FREQ_CTRL1" offset="0x6024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_CLKDIV" acronym="PLL6_PLL_CLKDIV" offset="0x6028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M3_DIV" width="5" begin="20" end="16" resetval="0x1" description="CLKOUHIF output divider (M3):" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="5" begin="12" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_PROG" acronym="PLL6_PLL_PROG" offset="0x602C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_CTRL" acronym="PLL6_PLL_CTRL" offset="0x6030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_CORRECTOR_EN" width="1" begin="27" end="27" resetval="0x0" description="Must be set to 1 when CLKOUT &amp;amp;gt; 1.4 GHz is required" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="LPMODE" width="1" begin="23" end="23" resetval="0x0" description="Low power mode enable" range="" rwaccess="RW"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="LOWCURRSTBY" width="1" begin="21" end="21" resetval="0x0" description="IDLE/LOSSCLK relock control" range="" rwaccess="RW"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RELOCK_RAMP_EN" width="1" begin="19" end="19" resetval="0x0" description="Relock clock ramp enable" range="" rwaccess="RW"/>
    <bitfield id="CLKINPHIF_SEL" width="1" begin="18" end="18" resetval="0x0" description="CLKOUTHIF clock source select" range="" rwaccess="RW"/>
    <bitfield id="REGM4X_EN" width="1" begin="17" end="17" resetval="0x0" description="Enable 4x REGM mode" range="" rwaccess="RW"/>
    <bitfield id="DRIFTGUARD_EN" width="1" begin="16" end="16" resetval="0x0" description="Re-calibration enable" range="" rwaccess="RW"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRAMP_LEVEL" width="2" begin="13" end="12" resetval="0x0" description="Controls the clock ramp sequence 0h - No ramping 1h - Bypass clock to Fout/8 to Fout/4 to Fout/2 to Fout 2h - Bypass clock to Fout/4 to Fout/2 to Fout/1.5 to Fout 3h - Reserved - no ramping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRAMP_RATE" width="3" begin="10" end="8" resetval="0x0" description="Controls the time spent on each ramp step 0h - 2 REFCLK periods 1h - 4 REFCLK periods 2h - 8 REFCLK periods 3h - 16 REFCLK periods 4h - 32 REFCLK periods 5h - 64 REFCLK periods 6h - 128 REFCLK periods 7h - 256 REFCLK periods" range="" rwaccess="RW"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTX2_EN" width="1" begin="2" end="2" resetval="0x0" description="CLKOUTX2 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTHIF_EN" width="1" begin="1" end="1" resetval="0x0" description="CLKOUTHIF enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_STAT" acronym="PLL6_PLL_STAT" offset="0x6034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M3CHANGE_ACK" width="1" begin="11" end="11" resetval="0xX" description="M3 divider change done" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTX2_EN_ACK" width="1" begin="2" end="2" resetval="0xX" description="CLKOUTX2 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTHIF_EN_ACK" width="1" begin="1" end="1" resetval="0xX" description="CLKOUTHIF enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL6_PLL_PWR_CTRL" acronym="PLL6_PLL_PWR_CTRL" offset="0x6038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_PWR_STAT" acronym="PLL6_PLL_PWR_STAT" offset="0x603C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL6_PLL_SS_SPREAD" acronym="PLL6_PLL_SS_SPREAD" offset="0x6040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="2" begin="25" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL6_PLL_SS_MODFREQ" acronym="PLL6_PLL_SS_MODFREQ" offset="0x6044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_KICK0" acronym="PLL7_KICK0" offset="0x7010" width="32" description="Lower 32-bits of PLL7 register write lock key This register must be written with the designated key value followed by a write to with its key value before PLL7 registers can be written.">
    <bitfield id="KEY" width="31" begin="31" end="1" resetval="0x0" description="Write the kick0 unlock value followed by the kick1 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
    <bitfield id="UNLOCKED" width="1" begin="0" end="0" resetval="0x0" description="Unlock status." range="" rwaccess="R"/>
  </register>
  <register id="PLL7_KICK1" acronym="PLL7_KICK1" offset="0x7014" width="32" description="Upper 32-bits of PLL7 register write lock key This register must be written with the designated key value following a write to with its key value before PLL7 registers can be written.">
    <bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="Write the kick1 unlock value after the kick0 unlock value to unlock the write-protected Partition7 registers" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_FREQ_CTRL0" acronym="PLL7_PLL_FREQ_CTRL0" offset="0x7020" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_INT_MULT" width="11" begin="18" end="8" resetval="0x0" description="PLL feedback multiplier (M) integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="N_DIV" width="7" begin="6" end="0" resetval="0x0" description="PLL Input clock divider (N)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_FREQ_CTRL1" acronym="PLL7_PLL_FREQ_CTRL1" offset="0x7024" width="32" description="PLL frequency programming values.">
    <bitfield id="RESERVED" width="14" begin="31" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M_FRAC_MULT" width="18" begin="17" end="0" resetval="0x0" description="PLL feedback multiplier (M) fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_CLKDIV" acronym="PLL7_PLL_CLKDIV" offset="0x7028" width="32" description="Divider values for the PLL output clocks.">
    <bitfield id="RESERVED" width="11" begin="31" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M3_DIV" width="5" begin="20" end="16" resetval="0x1" description="CLKOUHIF output divider (M3):" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="3" begin="15" end="13" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M2_DIV" width="5" begin="12" end="8" resetval="0x1" description="PLL DCO output divider (M2)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="4" begin="7" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M1_DIV" width="4" begin="3" end="0" resetval="0x0" description="PLL bypass output divider (M1)" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_PROG" acronym="PLL7_PLL_PROG" offset="0x702C" width="32" description="Drives the signals used to load the PLL frequency configuration values.">
    <bitfield id="RESERVED" width="23" begin="31" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIV_PROG" width="1" begin="8" end="8" resetval="0x0" description="Output divider load enable" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="PROG_SM" width="2" begin="1" end="0" resetval="0x1" description="PLL programming state 0h - Activation 1h - Programming IDLE state 2h - Load PLL loop values (PLL_FREQ_CTRL0, PLL_FREQ_CTRL1) 3h - Calibrate and lock" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_CTRL" acronym="PLL7_PLL_CTRL" offset="0x7030" width="32" description="Controls the PLL features and mode of operation.">
    <bitfield id="SSC_EN" width="1" begin="31" end="31" resetval="0x0" description="Enable spread spectrum operation" range="" rwaccess="RW"/>
    <bitfield id="DOWNSPREAD" width="1" begin="30" end="30" resetval="0x0" description="Spread spectrum clocking spread operation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="29" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DC_CORRECTOR_EN" width="1" begin="27" end="27" resetval="0x0" description="Must be set to 1 when CLKOUT &amp;amp;gt; 1.4 GHz is required" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="26" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BW_CONTROL" width="2" begin="25" end="24" resetval="0x0" description="Loop bandwidth control 0h - BW = REFCLK/30 to REFCLK/70 1h - BW = REFCLK/60 to REFCLK/10 2h - BW = REFCLK/120 to REFCLK/280 3h - BW = REFCLK/240 to REFCLK/560" range="" rwaccess="RW"/>
    <bitfield id="LPMODE" width="1" begin="23" end="23" resetval="0x0" description="Low power mode enable" range="" rwaccess="RW"/>
    <bitfield id="RELAXED_LOCK" width="1" begin="22" end="22" resetval="0x0" description="Enable relaxed lock mode" range="" rwaccess="RW"/>
    <bitfield id="LOWCURRSTBY" width="1" begin="21" end="21" resetval="0x0" description="IDLE/LOSSCLK relock control" range="" rwaccess="RW"/>
    <bitfield id="CYCLESLIP_EN" width="1" begin="20" end="20" resetval="0x0" description="Enable recalibration on cycle slip between REFCLK and Feedback clock" range="" rwaccess="RW"/>
    <bitfield id="RELOCK_RAMP_EN" width="1" begin="19" end="19" resetval="0x0" description="Relock clock ramp enable" range="" rwaccess="RW"/>
    <bitfield id="CLKINPHIF_SEL" width="1" begin="18" end="18" resetval="0x0" description="CLKOUTHIF clock source select" range="" rwaccess="RW"/>
    <bitfield id="REGM4X_EN" width="1" begin="17" end="17" resetval="0x0" description="Enable 4x REGM mode" range="" rwaccess="RW"/>
    <bitfield id="DRIFTGUARD_EN" width="1" begin="16" end="16" resetval="0x0" description="Re-calibration enable" range="" rwaccess="RW"/>
    <bitfield id="ULOWCLK_EN" width="1" begin="15" end="15" resetval="0x0" description="Bypass mode clock select" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="14" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRAMP_LEVEL" width="2" begin="13" end="12" resetval="0x0" description="Controls the clock ramp sequence 0h - No ramping 1h - Bypass clock to Fout/8 to Fout/4 to Fout/2 to Fout 2h - Bypass clock to Fout/4 to Fout/2 to Fout/1.5 to Fout 3h - Reserved - no ramping" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="11" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKRAMP_RATE" width="3" begin="10" end="8" resetval="0x0" description="Controls the time spent on each ramp step 0h - 2 REFCLK periods 1h - 4 REFCLK periods 2h - 8 REFCLK periods 3h - 16 REFCLK periods 4h - 32 REFCLK periods 5h - 64 REFCLK periods 6h - 128 REFCLK periods 7h - 256 REFCLK periods" range="" rwaccess="RW"/>
    <bitfield id="IDLE" width="1" begin="7" end="7" resetval="0x0" description="Set PLL in idle mode" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN" width="1" begin="4" end="4" resetval="0x0" description="CLKDCOLDO enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUT_EN" width="1" begin="3" end="3" resetval="0x0" description="CLKOUT enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTX2_EN" width="1" begin="2" end="2" resetval="0x0" description="CLKOUTX2 enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTHIF_EN" width="1" begin="1" end="1" resetval="0x0" description="CLKOUTHIF enable" range="" rwaccess="RW"/>
    <bitfield id="CLKOUTBYPASS_EN" width="1" begin="0" end="0" resetval="0x0" description="CLKOUTBYPASS enable" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_STAT" acronym="PLL7_PLL_STAT" offset="0x7034" width="32" description="Indicates the status of PLL operation.">
    <bitfield id="SS_ACK" width="1" begin="31" end="31" resetval="0xX" description="Spread spectrum clocking status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="30" end="28" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RECAL" width="1" begin="27" end="27" resetval="0xX" description="Internal recalibration required" range="" rwaccess="R"/>
    <bitfield id="LOSSREF" width="1" begin="26" end="26" resetval="0xX" description="Reference input loss indicator" range="" rwaccess="R"/>
    <bitfield id="FREQLOCK" width="1" begin="25" end="25" resetval="0xX" description="PLL is in frequency lock" range="" rwaccess="R"/>
    <bitfield id="PHASELOCK" width="1" begin="24" end="24" resetval="0xX" description="PLL is in phase lock" range="" rwaccess="R"/>
    <bitfield id="HIGHJITTER" width="1" begin="23" end="23" resetval="0xX" description="High jitter status" range="" rwaccess="R"/>
    <bitfield id="LOCK2" width="1" begin="22" end="22" resetval="0xX" description="ADPLL internal loop lock status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="21" end="21" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TVALID" width="1" begin="20" end="20" resetval="0xX" description="Valid phase lock indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="4" begin="19" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_CLKTYPE" width="1" begin="15" end="15" resetval="0xX" description="Bypass mode CLK source indicator" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="3" begin="14" end="12" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="M3CHANGE_ACK" width="1" begin="11" end="11" resetval="0xX" description="M3 divider change done" range="" rwaccess="R"/>
    <bitfield id="M2CHANGE_ACK" width="1" begin="10" end="10" resetval="0xX" description="M2 divider change done" range="" rwaccess="R"/>
    <bitfield id="M1CHANGE_ACK" width="1" begin="9" end="9" resetval="0xX" description="M1 divider change done" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="1" begin="8" end="8" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="BYPASS_ACK" width="1" begin="7" end="7" resetval="0xX" description="Bypass status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="2" begin="6" end="5" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="CLKDCOLDO_EN_ACK" width="1" begin="4" end="4" resetval="0xX" description="CLKDCOLDO enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUT_EN_ACK" width="1" begin="3" end="3" resetval="0xX" description="CLKOUT enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTX2_EN_ACK" width="1" begin="2" end="2" resetval="0xX" description="CLKOUTX2 enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTHIF_EN_ACK" width="1" begin="1" end="1" resetval="0xX" description="CLKOUTHIF enable status" range="" rwaccess="R"/>
    <bitfield id="CLKOUTBYPASS_EN_ACK" width="1" begin="0" end="0" resetval="0xX" description="CLKOUTBYPASS enable status" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_PLL_PWR_CTRL" acronym="PLL7_PLL_PWR_CTRL" offset="0x7038" width="32" description="Controls PLL power features.">
    <bitfield id="PONIN" width="1" begin="31" end="31" resetval="0x1" description="Weak power switch control" range="" rwaccess="RW"/>
    <bitfield id="PGOODIN" width="1" begin="30" end="30" resetval="0x1" description="Strong power switch control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="29" end="24" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RET" width="1" begin="23" end="23" resetval="0x0" description="Retention mode control (digital)" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="22" end="22" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN" width="1" begin="21" end="21" resetval="0x0" description="LDO domain testmode scan pin control" range="" rwaccess="RW"/>
    <bitfield id="ISORET" width="1" begin="20" end="20" resetval="0x0" description="Output pin isolation control" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="19" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_CLR" width="1" begin="17" end="17" resetval="0x0" description="ISOSCAN latch clear" range="" rwaccess="RW"/>
    <bitfield id="ISO_CLR" width="1" begin="16" end="16" resetval="0x0" description="ISORET latch clear" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="7" begin="15" end="9" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="OFFMODE" width="1" begin="8" end="8" resetval="0x0" description="VDDA logic powerdown" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="7" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ISOSCAN_PRE_Z" width="1" begin="1" end="1" resetval="0x1" description="ISOSCAN latch preset" range="" rwaccess="RW"/>
    <bitfield id="ISO_PRE_Z" width="1" begin="0" end="0" resetval="0x1" description="ISORET latch preset" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_PWR_STAT" acronym="PLL7_PLL_PWR_STAT" offset="0x703C" width="32" description="Indicates the PLL power state.">
    <bitfield id="PONOUT" width="1" begin="31" end="31" resetval="0xX" description="Weak power switch status" range="" rwaccess="R"/>
    <bitfield id="PGOODOUT" width="1" begin="30" end="30" resetval="0xX" description="Strong power switch status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="29" end="16" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="TICOPWDN" width="1" begin="15" end="15" resetval="0xX" description="Core DCO power down status" range="" rwaccess="R"/>
    <bitfield id="LDOPWDN" width="1" begin="14" end="14" resetval="0xX" description="Internal LDO powerdown status" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="14" begin="13" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="PLL7_PLL_SS_SPREAD" acronym="PLL7_PLL_SS_SPREAD" offset="0x7040" width="32" description="Defines the frequency spread when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="6" begin="31" end="26" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_INT" width="2" begin="25" end="24" resetval="0x0" description="Spread spectrum spread control integer part" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="6" begin="23" end="18" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DELTA_MSTEP_FRAC" width="18" begin="17" end="0" resetval="0x0" description="Spread spectrum spread control fractional part" range="" rwaccess="RW"/>
  </register>
  <register id="PLL7_PLL_SS_MODFREQ" acronym="PLL7_PLL_SS_MODFREQ" offset="0x7044" width="32" description="Defines the modulation frequency when spread spectrum clocking is enabled.">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_EXP" width="3" begin="10" end="8" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider exponent" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="7" end="7" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="MODFREQ_DIV_MANT" width="7" begin="6" end="0" resetval="0x0" description="Spread spectrum modulation frequency REFCLK divider mantissa" range="" rwaccess="RW"/>
  </register>
</module>
