Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 30 14:46:03 2024
| Host         : WORKSTATION running 64-bit major release  (build 9200)
| Command      : report_methodology -file core_uart_wrapper_zedboard_methodology_drc_routed.rpt -pb core_uart_wrapper_zedboard_methodology_drc_routed.pb -rpx core_uart_wrapper_zedboard_methodology_drc_routed.rpx
| Design       : core_uart_wrapper_zedboard
| Device       : xc7z020clg484-3
| Speed File   : -3
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 17         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on BTN8 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on SW0 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on SW1 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on SW2 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on SW3 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on SW4 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on SW5 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on SW6 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on SW7 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on UART_RX relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LD0 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LD1 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LD3 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LD4 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on LD6 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on LD7 relative to clock(s) OSC_100M
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on UART_TX relative to clock(s) OSC_100M
Related violations: <none>


