regmap	,	V_1
irq_set_chip_and_handler	,	F_107
irq_set_chained_handler	,	F_110
gpiochip_remove	,	F_112
functions	,	V_84
virq	,	V_155
shift	,	V_43
mtk_gpio_set	,	F_9
ENOSYS	,	V_166
mtk_eint_mask	,	F_72
"mediatek,pctl-regmap"	,	L_13
mtk_pinctrl	,	V_2
debounce	,	V_154
dev	,	V_24
eint_reg_base	,	V_138
irq_desc	,	V_182
max_drv	,	V_52
of_parse_phandle	,	F_94
"build state failed: %d\n"	,	L_14
pctl_dev	,	V_133
has_config	,	V_105
db_cnt	,	V_144
ARRAY_SIZE	,	F_33
reg_pullsel	,	V_60
eint_base	,	V_135
mtk_desc_pin	,	V_81
regmap_read	,	F_56
PIN_CONFIG_INPUT_SCHMITT_ENABLE	,	V_68
IRQ_TYPE_LEVEL_LOW	,	V_172
mtk_eint_init	,	F_79
mtk_get_port	,	F_2
mtk_pmx_get_funcs_cnt	,	F_41
input	,	V_17
node	,	V_99
dom_en	,	V_178
domain	,	V_129
of_node	,	V_195
GFP_KERNEL	,	V_191
mtk_pconf_set_driving	,	F_13
irq_domain_simple_ops	,	V_208
dbnc_ctrl	,	V_181
"pins-are-numbered"	,	L_11
PIN_CONFIG_BIAS_DISABLE	,	V_64
MTK_GET_PIN_FUNC	,	F_32
MT_LEVEL_SENSITIVE	,	V_142
"invalid function %d on pin %d .\n"	,	L_2
handle_level_irq	,	V_210
device_node	,	V_98
rst	,	V_160
regmap2	,	V_8
irq_data_get_irq_chip_data	,	F_61
soft_set	,	V_188
regmap1	,	V_9
arg	,	V_58
mtk_gpio_get_direction	,	F_55
"only support pins-are-numbered format\n"	,	L_12
clr_offset	,	V_159
IRQF_VALID	,	V_211
PIN_CONFIG_BIAS_PULL_DOWN	,	V_66
eintmux	,	V_134
mtk_pinctrl_irq_chip	,	V_209
EINT_DBNC_SET_DBNC_BITS	,	V_167
chip	,	V_22
stat	,	V_185
devm_ioremap_resource	,	F_103
mtk_pctrl_is_function_valid	,	F_24
mtk_pctrl_get_groups_count	,	F_38
d	,	V_131
g	,	V_76
pinctrl_request_gpio	,	F_48
i	,	V_35
irq	,	V_127
pin_drv_grp	,	V_38
mtk_gpio_free	,	F_49
regmap_update_bits	,	F_14
"couldn't parse and map irq\n"	,	L_17
pinctrl_dev	,	V_12
pol_clr	,	V_149
pinctrl_gpio_direction_input	,	F_52
config	,	V_71
platform_device	,	V_189
chip_error	,	V_206
pinctrl_utils_reserve_map	,	F_29
n_grp_cls	,	V_49
__iomem	,	T_2
ack	,	V_177
sens_set	,	V_176
mtk_pctrl_dt_subnode_to_map	,	F_26
mtk_eint_ack	,	F_78
gpiochip_lock_as_irq	,	F_62
type1_start	,	V_6
mtk_eint_irq_handler	,	F_81
mtk_pinctrl_devdata	,	V_193
PIN_CONFIG_OUTPUT	,	V_67
reg	,	V_136
PIN_CONFIG_BIAS_PULL_UP	,	V_65
mtk_pctrl_get_group_name	,	F_39
mtk_pconf_parse_conf	,	F_17
port_shf	,	V_11
dbnc	,	V_162
mtk_pctrl_dt_node_to_map	,	F_35
ret	,	V_28
res	,	V_198
mtk_pconf_set_ies_smt	,	F_11
mtk_pctrl_init	,	F_91
irq_domain_add_linear	,	F_105
ap_num	,	V_137
mtk_pconf_group_set	,	F_19
npins	,	V_46
type1_end	,	V_7
"unable to match pin %d to group\n"	,	L_6
mtk_eint_get_mask	,	F_69
pctldev	,	V_13
__ffs	,	F_85
port	,	V_148
read_val	,	V_125
name	,	V_85
generic_handle_irq	,	F_86
platform_get_resource	,	F_102
pinctrl_map	,	V_88
spec_ies_smt_set	,	V_29
desc	,	V_123
eint_dual_edges	,	V_153
irq_get_chip	,	F_82
mtk_eint_get_offset	,	F_66
chained_irq_exit	,	F_87
np_config	,	V_111
"missing pins property in node %s .\n"	,	L_4
pinconf_generic_parse_dt_config	,	F_28
MAX_GPIO_MODE_PER_REG	,	V_118
dev_err	,	F_16
"Couldn't register IRQ domain\n"	,	L_18
pinctrl_utils_dt_free_map	,	F_37
param	,	V_27
regmap_write	,	F_8
num_maps	,	V_91
pinctrl_unregister	,	F_113
pinctrl_register	,	F_99
selector	,	V_113
"Can not find pin\n"	,	L_8
"invalid pins value.\n"	,	L_5
mtk_pmx_set_mux	,	F_46
mask	,	V_42
owner	,	V_200
MTK_GET_PIN_NO	,	F_31
mtk_eint_unmask	,	F_73
mtk_drv_group_desc	,	V_44
PIN_MAP_TYPE_MUX_GROUP	,	V_93
grp	,	V_48
mask_set	,	V_151
low_bit	,	V_55
CLR_ADDR	,	F_6
length	,	V_108
ngroups	,	V_77
mtk_pin_drv_grp	,	V_34
label	,	V_205
set_irq_flags	,	F_109
BIT	,	F_5
drv_grp	,	V_45
unmask	,	V_161
dbnc_clr	,	V_165
func	,	V_83
reg_addr	,	V_18
step	,	V_53
base	,	V_124
of_find_property	,	F_27
mtk_pinctrl_irq_request_resources	,	F_60
ENOMEM	,	V_192
dev_get_drvdata	,	F_10
pinmux_offset	,	V_119
ngpio	,	V_204
mtk_gpio_get	,	F_57
"invaild function %d on group %d .\n"	,	L_7
pinctrl_gpio_range	,	V_14
hwirq	,	V_132
bit	,	V_19
grp_desc	,	V_50
soft_clr	,	V_187
mtk_pmx_get_func_groups	,	F_43
irq_set_chip_data	,	F_108
number	,	V_87
mtk_find_pin_by_eint_num	,	F_45
mtk_pinctrl_irq_release_resources	,	F_64
mtk_pinctrl_group	,	V_75
"pinmux"	,	L_3
ies_offset	,	V_32
enable	,	V_56
property	,	V_100
mtk_pconf_set_pull_select	,	F_15
pctrl_error	,	V_202
pinconf_to_config_param	,	F_20
reserved_maps	,	V_90
val	,	V_40
mtk_gpio_direction_output	,	F_53
din_offset	,	V_126
mtk_pctrl_find_group_by_pin	,	F_22
pullen_offset	,	V_62
bits	,	V_41
index	,	V_179
dir_offset	,	V_20
mtk_pctrl_find_function_by_pin	,	F_23
dout_offset	,	V_25
ENOSPC	,	V_92
clr_bit	,	V_158
fail	,	V_109
pol_set	,	V_150
mtk_pctrl_desc	,	V_199
mtk_find_pin_drv_grp_by_pin	,	F_12
syscon_node_to_regmap	,	F_95
mask_clr	,	V_152
chained_irq_enter	,	F_84
mtk_pctrl_dt_node_to_map_func	,	F_25
NO_EINT_SUPPORT	,	V_128
irq_data	,	V_130
pinconf_to_config_argument	,	F_21
ctrl_offset	,	V_180
status	,	V_184
eint	,	V_121
range	,	V_15
pins	,	V_82
pinctrl_free_gpio	,	F_50
irq_get_handler_data	,	F_83
fnum	,	V_80
IRQ_TYPE_EDGE_BOTH	,	V_170
"Unable to get Pinctrl resource\n"	,	L_16
min_drv	,	V_51
pinctrl_pin_desc	,	V_194
prop	,	V_196
for_each_child_of_node	,	F_36
map	,	V_89
high_bit	,	V_54
err	,	V_106
pin_config_param	,	V_26
"unable to lock HW IRQ %lu for IRQ\n"	,	L_9
reg_offset	,	V_147
IRQ_TYPE_EDGE_RISING	,	V_174
EINVAL	,	V_47
SET_ADDR	,	F_7
isup	,	V_57
PIN_CONFIG_INPUT_ENABLE	,	V_31
devm_kcalloc	,	F_90
eint_offset	,	V_156
udelay	,	F_76
num_funcs	,	V_103
curr_level	,	V_146
num_configs	,	V_74
data	,	V_94
mtk_pctrl_get_group_pins	,	F_40
maps_per_pin	,	V_104
gpiochip_unlock_as_irq	,	F_65
IRQ_TYPE_EDGE_FALLING	,	V_173
pinctrl_dev_get_drvdata	,	F_4
grp_names	,	V_115
gpiochip_add	,	F_100
mtk_gpio_chip	,	V_203
PIN_MAP_TYPE_CONFIGS_GROUP	,	V_110
mode	,	V_116
PIN_CONFIG_DRIVE_STRENGTH	,	V_69
pdev	,	V_190
port_mask	,	V_10
pin	,	V_4
u32	,	T_1
function	,	V_96
dual_edges	,	V_186
eintnum	,	V_122
mtk_eint_flip_edge	,	F_70
mtk_pmx_set_mode	,	F_44
pctl	,	V_3
group	,	V_70
mtk_eint_set_type	,	F_77
mtk_pconf_group_get	,	F_18
EINT_DBNC_SET_EN	,	V_168
sens	,	V_139
gpiochip_add_pin_range	,	F_101
offset	,	V_16
resource	,	V_197
n_pin_drv_grps	,	V_36
irq_create_mapping	,	F_106
THIS_MODULE	,	V_201
spec_pull_set	,	V_61
PTR_ERR	,	F_97
"couldn't register pinctrl driver\n"	,	L_15
start_level	,	V_145
"Can't configure IRQ%d (EINT%lu) for type 0x%X\n"	,	L_10
driving	,	V_39
sens_clr	,	V_175
pinctrl_gpio_direction_output	,	F_54
mtk_eint_offsets	,	V_140
eint_num	,	V_120
dbnc_arr	,	V_163
irq_of_parse_and_map	,	F_104
dbnc_set	,	V_164
mtk_eint_debounce_process	,	F_80
set_offset	,	V_157
platform_set_drvdata	,	F_93
devm_kzalloc	,	F_92
configs	,	V_73
of_property_read_u32_index	,	F_30
np	,	V_112
platform_get_drvdata	,	F_89
reg_pullen	,	V_59
EINT_DBNC_RST_BIT	,	V_169
smt_offset	,	V_33
devdata	,	V_5
mtk_gpio_functions	,	V_97
mtk_gpio_direction_input	,	F_51
port_align	,	V_30
"invalid pull-up argument %d on pin %d .\n"	,	L_1
num_groups	,	V_114
mux	,	V_95
eint_offsets	,	V_141
irqd_to_hwirq	,	F_63
mtk_gpio_set_debounce	,	F_74
mtk_gpio_request	,	F_47
irq_find_mapping	,	F_59
reserve	,	V_107
mtk_gpio_to_irq	,	F_58
IORESOURCE_MEM	,	V_207
value	,	V_23
irq_chip	,	V_183
pin_drv	,	V_37
mtk_desc_function	,	V_78
dev_name	,	F_98
readl	,	F_68
mtk_eint_can_en_debounce	,	F_67
writel	,	F_71
pullsel_offset	,	V_63
groups	,	V_72
IRQ_TYPE_LEVEL_MASK	,	V_171
irq_get_irq_data	,	F_75
gpio_chip	,	V_21
pinctrl_utils_add_map_configs	,	F_34
GPIO_MODE_BITS	,	V_117
mtk_pctrl_build_state	,	F_88
mtk_pmx_get_func_name	,	F_42
mtk_get_regmap	,	F_1
muxval	,	V_86
MT_EDGE_SENSITIVE	,	V_143
irq_set_handler_data	,	F_111
pinfunc	,	V_101
pin_num	,	V_79
num_pins	,	V_102
mtk_pmx_gpio_set_direction	,	F_3
IS_ERR	,	F_96
