// Seed: 1113561431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  reg id_4;
  reg id_5;
  always @(posedge 1) begin
    if (1'h0) begin
      if (id_4) id_4 <= #1 id_2;
    end else id_5 <= #id_4 1'b0;
  end
  logic id_6;
  assign id_1 = 1;
endmodule
