// Seed: 480717902
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  output id_10;
  input id_9;
  inout id_8;
  input id_7;
  inout id_6;
  inout id_5;
  input id_4;
  inout id_3;
  input id_2;
  input id_1;
  logic id_10;
  defparam id_11.id_12 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  assign id_8 = id_1;
  type_17 id_10 (
      .id_0((1'b0)),
      .id_1(id_1),
      .id_2(id_11),
      .id_3(1),
      .id_4(1),
      .id_5(id_7),
      .id_6(id_4),
      .id_7(id_11)
  );
  logic id_12;
  logic id_13;
  logic id_14;
  logic id_15;
  logic id_16;
endmodule
