Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date              : Mon Mar 11 23:48:24 2019
| Host              : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -setup -nworst 5 -max_paths 5 -file timing_setup.txt
| Design            : wrapper_csn
| Device            : xcvu9p-flgc2104
| Speed File        : -1  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
-------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.394        0.000                      0                  658        2.850        0.000                       0                  1617  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk          {0.000 3.125}        6.250           160.000         
clk_wrapper  {0.000 500.000}      1000.000        1.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.394        0.000                      0                  658        2.850        0.000                       0                   945  
clk_wrapper                                                                             498.562        0.000                       0                   672  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.850ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[208]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.231ns (38.956%)  route 3.496ns (61.044%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 1.014ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.963     3.104    shift_reg_tap_i/clk_c
    SLICE_X108Y516       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y516       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.199 r  shift_reg_tap_i/sr_p.sr_1[208]/Q
                         net (fo=7, routed)           0.260     3.459    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/input_slr_0
    SLICE_X109Y516       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     3.577 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.331     3.908    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_1
    SLICE_X109Y515       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     3.988 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.206     4.194    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_19
    SLICE_X108Y516       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     4.316 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.227     4.543    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/pt_61_0
    SLICE_X108Y516       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.660 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.763    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X108Y515       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.827 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.106     4.933    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_10
    SLICE_X108Y515       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.031 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.295     5.326    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/pt_67_0
    SLICE_X109Y512       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.475 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.157     5.632    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2_21
    SLICE_X108Y511       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.799 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=5, routed)           0.216     6.015    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_23
    SLICE_X108Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.113 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=5, routed)           0.132     6.245    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/pt_84_0
    SLICE_X107Y513       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.396 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     6.499    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X107Y512       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.563 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=7, routed)           0.125     6.688    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_22
    SLICE_X107Y513       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.176     6.864 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.156     7.020    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/pt_94_0
    SLICE_X107Y514       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.120 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.053     7.173    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_60
    SLICE_X107Y514       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.286 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.110     7.396    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_62
    SLICE_X107Y514       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.085     7.481 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.476     7.957    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_118_0
    SLICE_X101Y517       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     8.057 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.140     8.197    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3_8
    SLICE_X101Y517       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     8.313 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=2, routed)           0.124     8.437    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/pt_14[0]
    SLICE_X100Y517       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     8.616 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO_0/O
                         net (fo=1, routed)           0.107     8.723    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO_0
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.762 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO/O
                         net (fo=1, routed)           0.069     8.831    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.716     8.796    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/clk_c
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/C
                         clock pessimism              0.438     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X100Y517       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.225    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[208]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.231ns (38.956%)  route 3.496ns (61.044%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 1.014ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.963     3.104    shift_reg_tap_i/clk_c
    SLICE_X108Y516       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y516       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.199 f  shift_reg_tap_i/sr_p.sr_1[208]/Q
                         net (fo=7, routed)           0.260     3.459    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/input_slr_0
    SLICE_X109Y516       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     3.577 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.331     3.908    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_1
    SLICE_X109Y515       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     3.988 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.206     4.194    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_19
    SLICE_X108Y516       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     4.316 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.227     4.543    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/pt_61_0
    SLICE_X108Y516       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.660 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.763    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X108Y515       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.827 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.106     4.933    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_10
    SLICE_X108Y515       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.031 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.295     5.326    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/pt_67_0
    SLICE_X109Y512       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.475 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.157     5.632    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2_21
    SLICE_X108Y511       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.799 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=5, routed)           0.216     6.015    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_23
    SLICE_X108Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.113 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=5, routed)           0.132     6.245    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/pt_84_0
    SLICE_X107Y513       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.396 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     6.499    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X107Y512       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.563 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=7, routed)           0.125     6.688    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_22
    SLICE_X107Y513       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.176     6.864 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.156     7.020    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/pt_94_0
    SLICE_X107Y514       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.120 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.053     7.173    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_60
    SLICE_X107Y514       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.286 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.110     7.396    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_62
    SLICE_X107Y514       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.085     7.481 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.476     7.957    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_118_0
    SLICE_X101Y517       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     8.057 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.140     8.197    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3_8
    SLICE_X101Y517       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     8.313 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=2, routed)           0.124     8.437    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/pt_14[0]
    SLICE_X100Y517       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     8.616 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO_0/O
                         net (fo=1, routed)           0.107     8.723    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO_0
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.762 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO/O
                         net (fo=1, routed)           0.069     8.831    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.716     8.796    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/clk_c
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/C
                         clock pessimism              0.438     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X100Y517       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.225    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[208]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.231ns (38.956%)  route 3.496ns (61.044%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 1.014ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.963     3.104    shift_reg_tap_i/clk_c
    SLICE_X108Y516       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y516       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.199 r  shift_reg_tap_i/sr_p.sr_1[208]/Q
                         net (fo=7, routed)           0.260     3.459    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/input_slr_0
    SLICE_X109Y516       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     3.577 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.331     3.908    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_1
    SLICE_X109Y515       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     3.988 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.206     4.194    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_19
    SLICE_X108Y516       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     4.316 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.227     4.543    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/pt_61_0
    SLICE_X108Y516       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.660 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.763    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X108Y515       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.827 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.106     4.933    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_10
    SLICE_X108Y515       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.031 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.295     5.326    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/pt_67_0
    SLICE_X109Y512       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.475 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.157     5.632    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2_21
    SLICE_X108Y511       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.799 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=5, routed)           0.216     6.015    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_23
    SLICE_X108Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.113 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=5, routed)           0.132     6.245    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/pt_84_0
    SLICE_X107Y513       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.396 f  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     6.499    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X107Y512       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.563 f  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=7, routed)           0.125     6.688    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_22
    SLICE_X107Y513       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.176     6.864 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.156     7.020    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/pt_94_0
    SLICE_X107Y514       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.120 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.053     7.173    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_60
    SLICE_X107Y514       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.286 r  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.110     7.396    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_62
    SLICE_X107Y514       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.085     7.481 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.476     7.957    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_118_0
    SLICE_X101Y517       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     8.057 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.140     8.197    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3_8
    SLICE_X101Y517       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     8.313 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=2, routed)           0.124     8.437    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/pt_14[0]
    SLICE_X100Y517       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     8.616 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO_0/O
                         net (fo=1, routed)           0.107     8.723    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO_0
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.762 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO/O
                         net (fo=1, routed)           0.069     8.831    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.716     8.796    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/clk_c
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/C
                         clock pessimism              0.438     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X100Y517       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.225    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[208]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.231ns (38.956%)  route 3.496ns (61.044%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 1.014ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.963     3.104    shift_reg_tap_i/clk_c
    SLICE_X108Y516       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y516       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.199 r  shift_reg_tap_i/sr_p.sr_1[208]/Q
                         net (fo=7, routed)           0.260     3.459    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/input_slr_0
    SLICE_X109Y516       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     3.577 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.331     3.908    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_1
    SLICE_X109Y515       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     3.988 r  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.206     4.194    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_19
    SLICE_X108Y516       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     4.316 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.227     4.543    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/pt_61_0
    SLICE_X108Y516       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.660 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.763    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X108Y515       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.827 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.106     4.933    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_10
    SLICE_X108Y515       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.031 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.295     5.326    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/pt_67_0
    SLICE_X109Y512       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.475 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.157     5.632    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2_21
    SLICE_X108Y511       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.799 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=5, routed)           0.216     6.015    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_23
    SLICE_X108Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.113 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=5, routed)           0.132     6.245    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/pt_84_0
    SLICE_X107Y513       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.396 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     6.499    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X107Y512       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.563 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=7, routed)           0.125     6.688    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_22
    SLICE_X107Y513       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.176     6.864 f  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.156     7.020    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/pt_94_0
    SLICE_X107Y514       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.120 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.053     7.173    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_60
    SLICE_X107Y514       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.286 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.110     7.396    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_62
    SLICE_X107Y514       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.085     7.481 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.476     7.957    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_118_0
    SLICE_X101Y517       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     8.057 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.140     8.197    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3_8
    SLICE_X101Y517       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     8.313 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=2, routed)           0.124     8.437    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/pt_14[0]
    SLICE_X100Y517       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     8.616 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO_0/O
                         net (fo=1, routed)           0.107     8.723    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO_0
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.762 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO/O
                         net (fo=1, routed)           0.069     8.831    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.716     8.796    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/clk_c
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/C
                         clock pessimism              0.438     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X100Y517       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.225    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 shift_reg_tap_i/sr_p.sr_1[208]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Destination:            dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.125ns period=6.250ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.250ns  (clk rise@6.250ns - clk rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.231ns (38.956%)  route 3.496ns (61.044%))
  Logic Levels:           19  (LUT3=1 LUT4=2 LUT5=9 LUT6=7)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.546ns = ( 8.796 - 6.250 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.438ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.963ns (routing 1.014ns, distribution 0.949ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.926ns, distribution 0.790ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AV33                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.779     0.779 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.779    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.779 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.334     1.113    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.141 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.963     3.104    shift_reg_tap_i/clk_c
    SLICE_X108Y516       FDRE                                         r  shift_reg_tap_i/sr_p.sr_1[208]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y516       FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     3.199 f  shift_reg_tap_i/sr_p.sr_1[208]/Q
                         net (fo=7, routed)           0.260     3.459    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/input_slr_0
    SLICE_X109Y516       LUT4 (Prop_D5LUT_SLICEL_I3_O)
                                                      0.118     3.577 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o5_lut6_2_o5/O
                         net (fo=1, routed)           0.331     3.908    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c2_lut6_2_o6_1
    SLICE_X109Y515       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.080     3.988 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=10, routed)          0.206     4.194    dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/un1_b_i_19
    SLICE_X108Y516       LUT3 (Prop_A5LUT_SLICEM_I2_O)
                                                      0.122     4.316 f  dut_inst/stage_g.0.pair_g.8.csn_cmp_inst/b_o_comb.pt_lut6_2_o5_lut6_2_o5[0]/O
                         net (fo=1, routed)           0.227     4.543    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/pt_61_0
    SLICE_X108Y516       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.117     4.660 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     4.763    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c2_5
    SLICE_X108Y515       LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.064     4.827 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.106     4.933    dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/un1_b_i_10
    SLICE_X108Y515       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     5.031 r  dut_inst/stage_g.1.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[1]/O
                         net (fo=3, routed)           0.295     5.326    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/pt_67_0
    SLICE_X109Y512       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.149     5.475 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.157     5.632    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c2_21
    SLICE_X108Y511       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.167     5.799 r  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_c4_lut6_2_o5_lut6_2_o5/O
                         net (fo=5, routed)           0.216     6.015    dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/un1_b_i_23
    SLICE_X108Y514       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.098     6.113 f  dut_inst/stage_g.2.pair_g.7.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o6[0]/O
                         net (fo=5, routed)           0.132     6.245    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/pt_84_0
    SLICE_X107Y513       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.151     6.396 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.103     6.499    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c2_9
    SLICE_X107Y512       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.064     6.563 r  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=7, routed)           0.125     6.688    dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/un1_b_i_22
    SLICE_X107Y513       LUT5 (Prop_B5LUT_SLICEM_I4_O)
                                                      0.176     6.864 f  dut_inst/stage_g.3.pair_g.8.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.156     7.020    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/pt_94_0
    SLICE_X107Y514       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     7.120 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2/O
                         net (fo=1, routed)           0.053     7.173    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c2_60
    SLICE_X107Y514       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.113     7.286 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_c4/O
                         net (fo=5, routed)           0.110     7.396    dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/un1_b_i_62
    SLICE_X107Y514       LUT5 (Prop_A5LUT_SLICEM_I4_O)
                                                      0.085     7.481 f  dut_inst/stage_g.4.pair_g.9.csn_cmp_inst/a_o_comb.pt_lut6_2_o5_lut6_2_o5[1]/O
                         net (fo=3, routed)           0.476     7.957    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/pt_118_0
    SLICE_X101Y517       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.100     8.057 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3/O
                         net (fo=7, routed)           0.140     8.197    dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/un1_b_i_c3_8
    SLICE_X101Y517       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.116     8.313 r  dut_inst/stage_g.5.pair_g.4.csn_cmp_inst/a_o_comb.pt[0]/O
                         net (fo=2, routed)           0.124     8.437    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/pt_14[0]
    SLICE_X100Y517       LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.179     8.616 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO_0/O
                         net (fo=1, routed)           0.107     8.723    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO_0
    SLICE_X100Y517       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.039     8.762 r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret_RNO/O
                         net (fo=1, routed)           0.069     8.831    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/idx_ret_26_ret_RNO
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.250     6.250 r  
    AV33                                              0.000     6.250 r  clk (IN)
                         net (fo=0)                   0.000     6.250    clk_ibuf_iso/I
    AV33                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.510     6.760 r  clk_ibuf_iso/INBUF_INST/O
                         net (fo=1, routed)           0.000     6.760    clk_ibuf_iso/OUT
    AV33                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     6.760 r  clk_ibuf_iso/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.296     7.056    clk_ibuf_iso
    BUFGCE_X1Y224        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     7.080 r  clk_ibuf/O
    X3Y8 (CLOCK_ROOT)    net (fo=944, routed)         1.716     8.796    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/clk_c
    SLICE_X100Y517       FDRE                                         r  dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret/C
                         clock pessimism              0.438     9.234    
                         clock uncertainty           -0.035     9.198    
    SLICE_X100Y517       FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     9.225    dut_inst/stage_g.6.pair_g.9.csn_cmp_inst/ret_array_1_7.idx_ret_26_ret
  -------------------------------------------------------------------
                         required time                          9.225    
                         arrival time                          -8.831    
  -------------------------------------------------------------------
                         slack                                  0.394    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.125 }
Period(ns):         6.250
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.499         6.250       4.751      BUFGCE_X1Y224   clk_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X100Y513  dut_inst/ret_array_1_0.idx_ret_17/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X100Y513  dut_inst/ret_array_1_0.pt_ret[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X100Y513  dut_inst/ret_array_1_0.pt_ret[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         6.250       5.700      SLICE_X100Y512  dut_inst/ret_array_1_0.pt_ret[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X103Y521  shift_reg_tap_o/sr_p.sr_1[17]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X102Y514  dut_inst/ret_array_1_11.idx_ret_27[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X102Y514  dut_inst/ret_array_1_11.idx_ret_27[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X105Y512  dut_inst/ret_array_1_17.idx_ret_18[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X107Y511  shift_reg_tap_i/sr_p.sr_1[239]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y513  dut_inst/ret_array_1_0.idx_ret_17/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y513  dut_inst/ret_array_1_0.pt_ret[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y513  dut_inst/ret_array_1_0.pt_ret[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y512  dut_inst/ret_array_1_0.pt_ret[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         3.125       2.850      SLICE_X100Y513  dut_inst/ret_array_1_0.pt_ret_3[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_wrapper
  To Clock:  clk_wrapper

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack      498.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_wrapper
Waveform(ns):       { 0.000 500.000 }
Period(ns):         1000.000
Sources:            { clk_wrapper }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location               Pin
Min Period        n/a     FDRE/C    n/a            3.195         1000.000    996.805    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Min Period        n/a     BUFGCE/I  n/a            1.499         1000.000    998.501    BUFGCE_X1Y230          clk_wrapper_ibuf/I
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X110Y512         lsfr_1/shiftreg_vector[262]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X110Y512         lsfr_1/shiftreg_vector[263]/C
Min Period        n/a     FDRE/C    n/a            0.550         1000.000    999.450    SLICE_X110Y512         lsfr_1/shiftreg_vector[264]/C
Low Pulse Width   Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X97Y530          reducer_1/delay_block[1][14]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X102Y529         reducer_1/delay_block[1][27]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X100Y530         reducer_1/delay_block[1][29]/C
High Pulse Width  Fast    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Slow    FDRE/C    n/a            1.438         500.000     498.562    BITSLICE_RX_TX_X1Y483  reducer_1/delay_block[5][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y512         lsfr_1/shiftreg_vector[265]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y513         lsfr_1/shiftreg_vector[266]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         500.000     499.725    SLICE_X109Y513         lsfr_1/shiftreg_vector[267]/C



