{"vcs1":{"timestamp_begin":1737281300.021257498, "rt":0.21, "ut":0.07, "st":0.10}}
{"vcselab":{"timestamp_begin":1737281300.307690068, "rt":0.43, "ut":0.12, "st":0.06}}
{"link":{"timestamp_begin":1737281300.798216241, "rt":0.21, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737281299.783810104}
{"VCS_COMP_START_TIME": 1737281299.783810104}
{"VCS_COMP_END_TIME": 1737281301.072834747}
{"VCS_USER_OPTIONS": "-sverilog full_adder.v FA_tb.v -o simv"}
{"vcs1": {"peak_mem": 261612}}
{"vcselab": {"peak_mem": 133964}}
