============================================================
  Generated by:           Encounter(R) RTL Compiler v14.10-s022_1
  Generated on:           Jul 25 2021  01:10:55 pm
  Module:                 ms_serial_by2_mul_synth
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

           Pin                 Type       Fanout Load Slew Delay Arrival   
                                                 (fF) (ps)  (ps)   (ps)    
---------------------------------------------------------------------------
(clock clk_int1)             launch                                    0 R 
TOP
  genblk1[1].genblk1.sng
    ctr
      countval_reg[2]/CLK                                0             0 R 
      countval_reg[2]/Q      DFFSR             1  1.5   10  +115     115 F 
      drc_bufs68/A                                            +0     115   
      drc_bufs68/Y           BUFX2             4 10.7   14   +42     156 F 
    ctr/countval[2] 
    g161/A                                                    +0     156   
    g161/Y                   INVX1             1  2.5    0    +3     160 R 
    g159/A                                                    +0     160   
    g159/Y                   OR2X1             2  4.4   33   +45     205 R 
    g157/B                                                    +0     205   
    g157/Y                   NAND3X1           1  1.5   15   +18     222 F 
    drc_bufs/A                                                +0     222   
    drc_bufs/Y               BUFX2             1  1.9    2   +33     256 F 
    g155/C                                                    +0     256   
    g155/Y                   OAI21X1           3  6.2   61   +28     284 R 
    g154/A                                                    +0     284   
    g154/Y                   INVX1             1  1.9    7   +29     313 F 
    g153/C                                                    +0     313   
    g153/Y                   OAI21X1           3  6.9   64   +32     345 R 
  genblk1[1].genblk1.sng/sn_out[0] 
  g260/B                                                      +0     345   
  g260/Y                     AND2X1            4 11.1   70   +66     411 R 
  g254/C                                                      +0     411   
  g254/Y                     NAND3X1           1  1.5   13   +23     434 F 
  drc_bufs267/A                                               +0     434   
  drc_bufs267/Y              BUFX2             1  1.5    1   +33     467 F 
  g253/A                                                      +0     467   
  g253/Y                     INVX1             1 12.7   28   +32     498 R 
  genblk2.stoch2bin/data_in[11] 
    par_ctr/a[11] 
      p0/a[3] 
        p1/a[3] 
          fa0/cin 
            g2/A                                              +0     498   
            g2/YS            FAX1              1  3.8   26   +86     584 R 
          fa0/s 
          ha0/b 
            g17/B                                             +0     584   
            g17/YS           HAX1              1  4.0   19   +60     644 F 
          ha0/s 
        p1/y[0] 
        g168/A                                                +0     644   
        g168/YC              HAX1              1  8.8   35   +65     709 F 
        g167/B                                                +0     709   
        g167/YC              FAX1              1  7.1   29   +89     797 F 
        g166/C                                                +0     797   
        g166/YS              FAX1              1 12.7   67  +103     900 R 
      p0/y[2] 
      g234/A                                                  +0     900   
      g234/YS                FAX1              2 11.1   34  +108    1008 F 
    par_ctr/y[2] 
    ctr/data_in[2] 
      g825/B                                                  +0    1008   
      g825/YC                FAX1              1  7.1   29   +88    1096 F 
      g821/C                                                  +0    1096   
      g821/YC                FAX1              1  7.1   29   +82    1178 F 
      g817/C                                                  +0    1178   
      g817/YC                FAX1              1  7.1   29   +82    1260 F 
      g813/C                                                  +0    1260   
      g813/YC                FAX1              1  7.1   26   +82    1341 F 
      g809/C                                                  +0    1341   
      g809/YC                FAX1              1  7.1   27   +81    1422 F 
      g805/C                                                  +0    1422   
      g805/YC                FAX1              1  7.1   27   +81    1503 F 
      g801/C                                                  +0    1503   
      g801/YC                FAX1              1  7.1   27   +81    1585 F 
      g797/C                                                  +0    1585   
      g797/YC                FAX1              1  7.1   27   +81    1666 F 
      g793/C                                                  +0    1666   
      g793/YC                FAX1              1 10.9   37   +89    1755 F 
      g2/A                                                    +0    1755   
      g2/YS                  FAX1              1  2.8   21   +84    1838 R 
      g787/A                                                  +0    1838   
      g787/Y                 MUX2X1            1  1.5   21   +23    1861 F 
      g786/A                                                  +0    1861   
      g786/Y                 INVX1             1  2.0    0    +4    1865 R 
      countval_reg[11]/D     DFFSR                            +0    1865   
      countval_reg[11]/CLK   setup                       0   +70    1936 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                                5000 R 
                             uncertainty                     -50    4950 R 
---------------------------------------------------------------------------
Cost Group   : 'clk' (path_group 'clk')
Timing slack :    3014ps 
Start-point  : TOP/genblk1[1].genblk1.sng/ctr/countval_reg[2]/CLK
End-point    : TOP/genblk2.stoch2bin/ctr/countval_reg[11]/D
