
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: O-2018.09M-SP1-1
Install: C:\Microsemi\Libero_SoC_v12.3\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-95FBL6H

Implementation : synthesis
Synopsys HDL compiler and linker, Version comp2018q4p1, Build 221R, Built Apr 25 2019 09:13:02

Modified Files: 3
FID:  path (prevtimestamp, timestamp)
10       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16)
11       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\ov7670_ctrl_reg.v (2021-02-09 14:24:14, 2021-02-09 16:08:43)
14       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\top_ov7670.v (2021-02-09 14:43:04, 2021-02-09 16:27:59)

*******************************************************************
Modules that may have changed as a result of file changes: 15
MID:  lib.cell.view
0        work.FCCC_C0.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
1        work.FCCC_C0_FCCC_C0_0_FCCC.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
2        work.OSC_C0.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
3        work.OSC_C0_OSC_C0_0_OSC.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
4        work.RCOSC_1MHZ.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
5        work.RCOSC_1MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
6        work.RCOSC_25_50MHZ.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
7        work.RCOSC_25_50MHZ_FAB.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
8        work.XTLOSC.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
9        work.XTLOSC_FAB.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
10       work.ov7670_ctrl_reg.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\ov7670_ctrl_reg.v (2021-02-09 14:24:14, 2021-02-09 16:08:43) <-- (module definition)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\top_ov7670.v (2021-02-09 14:43:04, 2021-02-09 16:27:59) <-- (may instantiate this module)
11       work.ov7670_top_ctrl.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\top_ov7670.v (2021-02-09 14:43:04, 2021-02-09 16:27:59) <-- (may instantiate this module)
12       work.sccb_desgin.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (module definition)
13       work.sccb_master.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\top_ov7670.v (2021-02-09 14:43:04, 2021-02-09 16:27:59) <-- (may instantiate this module)
14       work.top_ov7670.verilog may have changed because the following files changed:
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\sccb_desgin\sccb_desgin.v (2021-02-09 14:49:14, 2021-02-09 18:08:16) <-- (may instantiate this module)
                        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\top_ov7670.v (2021-02-09 14:43:04, 2021-02-09 16:27:59) <-- (module definition)

*******************************************************************
Unmodified files: 12
FID:  path (timestamp)
0        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\generic\igloo2.v (2019-07-02 06:54:09)
1        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\hypermods.v (2019-07-02 06:54:10)
2        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_objects.v (2019-07-02 06:54:10)
3        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\scemi_pipes.svh (2019-07-02 06:54:10)
4        C:\Microsemi\Libero_SoC_v12.3\SynplifyPro\lib\vlog\umr_capim.v (2019-07-02 06:54:10)
5        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\Actel\SgCore\OSC\2.0.101\osc_comps.v (2021-01-19 23:49:41)
6        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\FCCC_C0\FCCC_C0.v (2021-02-09 14:47:51)
7        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.v (2021-02-09 14:47:51)
8        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\OSC_C0\OSC_C0.v (2021-02-09 14:45:57)
9        C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.v (2021-02-09 14:45:57)
12       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\ov7670_top_ctrl.v (2021-02-09 12:25:55)
13       C:\Users\cheec\Desktop\Master\RISC-V_FreeRTOS_Computer_Vision\SCCB_Testing\sccb_fpga_design\sccb_jderobot\hdl\sccb_master.v (2021-02-09 11:26:45)

*******************************************************************
Unchanged modules: 0
MID:  lib.cell.view
