{
  "module_name": "gpmc-omap.h",
  "hash_id": "935bcd9d125e7ae01662b604bdfa325125c92200009c67ee8e64bb23c4ba42e3",
  "original_prompt": "Ingested from linux-6.6.14/include/linux/platform_data/gpmc-omap.h",
  "human_readable_source": " \n \n\n#ifndef _GPMC_OMAP_H_\n#define _GPMC_OMAP_H_\n\n \n#define GPMC_CS_NUM\t\t8\n\n \nstruct gpmc_bool_timings {\n\tbool cycle2cyclediffcsen;\n\tbool cycle2cyclesamecsen;\n\tbool we_extra_delay;\n\tbool oe_extra_delay;\n\tbool adv_extra_delay;\n\tbool cs_extra_delay;\n\tbool time_para_granularity;\n};\n\n \nstruct gpmc_timings {\n\t \n\tu32 sync_clk;\n\n\t \n\tu32 cs_on;\t\t \n\tu32 cs_rd_off;\t\t \n\tu32 cs_wr_off;\t\t \n\n\t \n\tu32 adv_on;\t\t \n\tu32 adv_rd_off;\t\t \n\tu32 adv_wr_off;\t\t \n\tu32 adv_aad_mux_on;\t \n\tu32 adv_aad_mux_rd_off;\t \n\tu32 adv_aad_mux_wr_off;\t \n\n\t \n\tu32 we_on;\t\t \n\tu32 we_off;\t\t \n\n\t \n\tu32 oe_on;\t\t \n\tu32 oe_off;\t\t \n\tu32 oe_aad_mux_on;\t \n\tu32 oe_aad_mux_off;\t \n\n\t \n\tu32 page_burst_access;\t \n\tu32 access;\t\t \n\tu32 rd_cycle;\t\t \n\tu32 wr_cycle;\t\t \n\n\tu32 bus_turnaround;\n\tu32 cycle2cycle_delay;\n\n\tu32 wait_monitoring;\n\tu32 clk_activation;\n\n\t \n\tu32 wr_access;\t\t \n\tu32 wr_data_mux_bus;\t \n\n\tstruct gpmc_bool_timings bool_timings;\n};\n\n \nstruct gpmc_device_timings {\n\tu32 t_ceasu;\t \n\tu32 t_avdasu;\t \n\t \n\tu32 t_avdp_r;\t \n\tu32 t_avdp_w;\n\tu32 t_aavdh;\t \n\tu32 t_oeasu;\t \n\tu32 t_aa;\t \n\tu32 t_iaa;\t \n\tu32 t_oe;\t \n\tu32 t_ce;\t \n\tu32 t_rd_cycle;\t \n\tu32 t_cez_r;\t \n\tu32 t_cez_w;\t \n\tu32 t_oez;\t \n\tu32 t_weasu;\t \n\tu32 t_wpl;\t \n\tu32 t_wph;\t \n\tu32 t_wr_cycle;\t \n\n\tu32 clk;\n\tu32 t_bacc;\t \n\tu32 t_ces;\t \n\tu32 t_avds;\t \n\tu32 t_avdh;\t \n\tu32 t_ach;\t \n\tu32 t_rdyo;\t \n\n\tu32 t_ce_rdyz;\t \n\tu32 t_ce_avd;\t \n\n\t \n\tu8 cyc_aavdh_oe; \n\tu8 cyc_aavdh_we; \n\tu8 cyc_oe;\t \n\tu8 cyc_wpl;\t \n\tu32 cyc_iaa;\t \n\n\t \n\tbool ce_xdelay;\n\tbool avd_xdelay;\n\tbool oe_xdelay;\n\tbool we_xdelay;\n};\n\n#define GPMC_BURST_4\t\t\t4\t \n#define GPMC_BURST_8\t\t\t8\t \n#define GPMC_BURST_16\t\t\t16\t \n#define GPMC_DEVWIDTH_8BIT\t\t1\t \n#define GPMC_DEVWIDTH_16BIT\t\t2\t \n#define GPMC_MUX_AAD\t\t\t1\t \n#define GPMC_MUX_AD\t\t\t2\t \n\n \n#define GPMC_WAITPINPOLARITY_INVALID UINT_MAX\n#define GPMC_WAITPINPOLARITY_ACTIVE_LOW 0\n#define GPMC_WAITPINPOLARITY_ACTIVE_HIGH 1\n\n#define GPMC_WAITPIN_INVALID UINT_MAX\n\nstruct gpmc_settings {\n\tbool burst_wrap;\t \n\tbool burst_read;\t \n\tbool burst_write;\t \n\tbool device_nand;\t \n\tbool sync_read;\t\t \n\tbool sync_write;\t \n\tbool wait_on_read;\t \n\tbool wait_on_write;\t \n\tu32 burst_len;\t\t \n\tu32 device_width;\t \n\tu32 mux_add_data;\t \n\tu32 wait_pin;\t\t \n\tu32 wait_pin_polarity;\n};\n\n \nstruct gpmc_omap_cs_data {\n\tbool valid;\t\t\t \n\tbool is_nand;\t\t\t \n\tstruct gpmc_settings *settings;\n\tstruct gpmc_device_timings *device_timings;\n\tstruct gpmc_timings *gpmc_timings;\n\tstruct platform_device *pdev;\t \n\tunsigned int pdata_size;\n};\n\nstruct gpmc_omap_platform_data {\n\tstruct gpmc_omap_cs_data cs[GPMC_CS_NUM];\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}