
timer_pwm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003d9c  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000028  20000000  00003d9c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          000001d4  20000028  00003dc4  00020028  2**2
                  ALLOC
  3 .stack        00000404  200001fc  00003f98  00020028  2**0
                  ALLOC
  4 .ARM.attributes 0000002a  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  00020052  2**0
                  CONTENTS, READONLY
  6 .debug_info   0004a385  00000000  00000000  000200ab  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000525f  00000000  00000000  0006a430  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    00005f96  00000000  00000000  0006f68f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 00000780  00000000  00000000  00075625  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000b68  00000000  00000000  00075da5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000094de  00000000  00000000  0007690d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00012945  00000000  00000000  0007fdeb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007b570  00000000  00000000  00092730  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001358  00000000  00000000  0010dca0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	00 06 00 20 51 1f 00 00 4f 1f 00 00 4f 1f 00 00     ... Q...O...O...
	...
      2c:	4f 1f 00 00 00 00 00 00 00 00 00 00 4f 1f 00 00     O...........O...
      3c:	4f 1f 00 00 4f 1f 00 00 4f 1f 00 00 4f 1f 00 00     O...O...O...O...
      4c:	4f 1f 00 00 4f 1f 00 00 4f 1f 00 00 4f 1f 00 00     O...O...O...O...
      5c:	4f 1f 00 00 4f 1f 00 00 21 11 00 00 31 11 00 00     O...O...!...1...
      6c:	41 11 00 00 19 1c 00 00 a5 1c 00 00 af 1c 00 00     A...............
      7c:	4f 1f 00 00 4f 1f 00 00 4f 1f 00 00 4f 1f 00 00     O...O...O...O...

0000008c <__do_global_dtors_aux>:
      8c:	b510      	push	{r4, lr}
      8e:	4c06      	ldr	r4, [pc, #24]	; (a8 <__do_global_dtors_aux+0x1c>)
      90:	7823      	ldrb	r3, [r4, #0]
      92:	2b00      	cmp	r3, #0
      94:	d107      	bne.n	a6 <__do_global_dtors_aux+0x1a>
      96:	4b05      	ldr	r3, [pc, #20]	; (ac <__do_global_dtors_aux+0x20>)
      98:	2b00      	cmp	r3, #0
      9a:	d002      	beq.n	a2 <__do_global_dtors_aux+0x16>
      9c:	4804      	ldr	r0, [pc, #16]	; (b0 <__do_global_dtors_aux+0x24>)
      9e:	e000      	b.n	a2 <__do_global_dtors_aux+0x16>
      a0:	bf00      	nop
      a2:	2301      	movs	r3, #1
      a4:	7023      	strb	r3, [r4, #0]
      a6:	bd10      	pop	{r4, pc}
      a8:	20000028 	.word	0x20000028
      ac:	00000000 	.word	0x00000000
      b0:	00003d9c 	.word	0x00003d9c

000000b4 <frame_dummy>:
      b4:	4b08      	ldr	r3, [pc, #32]	; (d8 <frame_dummy+0x24>)
      b6:	b510      	push	{r4, lr}
      b8:	2b00      	cmp	r3, #0
      ba:	d003      	beq.n	c4 <frame_dummy+0x10>
      bc:	4907      	ldr	r1, [pc, #28]	; (dc <frame_dummy+0x28>)
      be:	4808      	ldr	r0, [pc, #32]	; (e0 <frame_dummy+0x2c>)
      c0:	e000      	b.n	c4 <frame_dummy+0x10>
      c2:	bf00      	nop
      c4:	4807      	ldr	r0, [pc, #28]	; (e4 <frame_dummy+0x30>)
      c6:	6803      	ldr	r3, [r0, #0]
      c8:	2b00      	cmp	r3, #0
      ca:	d100      	bne.n	ce <frame_dummy+0x1a>
      cc:	bd10      	pop	{r4, pc}
      ce:	4b06      	ldr	r3, [pc, #24]	; (e8 <frame_dummy+0x34>)
      d0:	2b00      	cmp	r3, #0
      d2:	d0fb      	beq.n	cc <frame_dummy+0x18>
      d4:	4798      	blx	r3
      d6:	e7f9      	b.n	cc <frame_dummy+0x18>
      d8:	00000000 	.word	0x00000000
      dc:	2000002c 	.word	0x2000002c
      e0:	00003d9c 	.word	0x00003d9c
      e4:	00003d9c 	.word	0x00003d9c
      e8:	00000000 	.word	0x00000000

000000ec <is_button_one_pressed>:
		const uint8_t gpio_pin)
{
	PortGroup *const port_base = port_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask  = (1UL << (gpio_pin % 32));

	return (port_base->IN.reg & pin_mask);
      ec:	4b14      	ldr	r3, [pc, #80]	; (140 <is_button_one_pressed+0x54>)
      ee:	4915      	ldr	r1, [pc, #84]	; (144 <is_button_one_pressed+0x58>)
      f0:	6a18      	ldr	r0, [r3, #32]
      f2:	4a15      	ldr	r2, [pc, #84]	; (148 <is_button_one_pressed+0x5c>)
      f4:	4b15      	ldr	r3, [pc, #84]	; (14c <is_button_one_pressed+0x60>)
/************************************************************************/
/* Button 1 function													*/
/************************************************************************/
bool is_button_one_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_1)) {
      f6:	0440      	lsls	r0, r0, #17
      f8:	d418      	bmi.n	12c <is_button_one_pressed+0x40>
    BUTTON_ONE_PRESS_STATUS = true;
      fa:	2001      	movs	r0, #1
      fc:	7008      	strb	r0, [r1, #0]
    press_B1_delay_count--;
      fe:	6819      	ldr	r1, [r3, #0]
     100:	3901      	subs	r1, #1
     102:	6019      	str	r1, [r3, #0]
    long_press_B1_delay_count--;
     104:	6811      	ldr	r1, [r2, #0]
     106:	3901      	subs	r1, #1

  } else {
    BUTTON_ONE_PRESS_STATUS = false;
    press_B1_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B1_delay_count = DELAY_PRESS_CN;
     108:	6011      	str	r1, [r2, #0]

  }

  // long press delay logic
  if (long_press_B1_delay_count <= 0) {
     10a:	6811      	ldr	r1, [r2, #0]
     10c:	2900      	cmp	r1, #0
     10e:	dc04      	bgt.n	11a <is_button_one_pressed+0x2e>
    LongPressB1Flag = true;
     110:	2001      	movs	r0, #1
     112:	490f      	ldr	r1, [pc, #60]	; (150 <is_button_one_pressed+0x64>)
     114:	7008      	strb	r0, [r1, #0]
    long_press_B1_delay_count = 0;
     116:	2100      	movs	r1, #0
     118:	6011      	str	r1, [r2, #0]
     11a:	2000      	movs	r0, #0
  }

  // debounce logic
  if (press_B1_delay_count <= 0) {
     11c:	6819      	ldr	r1, [r3, #0]
     11e:	4a0d      	ldr	r2, [pc, #52]	; (154 <is_button_one_pressed+0x68>)
     120:	4281      	cmp	r1, r0
     122:	dc0a      	bgt.n	13a <is_button_one_pressed+0x4e>
    BUTTON_ONE_RELEASE_STATUS = false;
     124:	7010      	strb	r0, [r2, #0]
    press_B1_delay_count = 0;
     126:	6018      	str	r0, [r3, #0]
    return true;
     128:	3001      	adds	r0, #1

  } else {
    BUTTON_ONE_RELEASE_STATUS = true;
    return false;
  }
}
     12a:	4770      	bx	lr
    BUTTON_ONE_PRESS_STATUS = false;
     12c:	2000      	movs	r0, #0
     12e:	7008      	strb	r0, [r1, #0]
    press_B1_delay_count = DELAY_DEBOUNCE_CN;
     130:	2102      	movs	r1, #2
     132:	6019      	str	r1, [r3, #0]
    long_press_B1_delay_count = DELAY_PRESS_CN;
     134:	318f      	adds	r1, #143	; 0x8f
     136:	31ff      	adds	r1, #255	; 0xff
     138:	e7e6      	b.n	108 <is_button_one_pressed+0x1c>
    BUTTON_ONE_RELEASE_STATUS = true;
     13a:	2301      	movs	r3, #1
     13c:	7013      	strb	r3, [r2, #0]
    return false;
     13e:	e7f4      	b.n	12a <is_button_one_pressed+0x3e>
     140:	41004400 	.word	0x41004400
     144:	20000044 	.word	0x20000044
     148:	20000000 	.word	0x20000000
     14c:	20000008 	.word	0x20000008
     150:	20000048 	.word	0x20000048
     154:	20000045 	.word	0x20000045

00000158 <is_button_two_pressed>:
     158:	4b14      	ldr	r3, [pc, #80]	; (1ac <is_button_two_pressed+0x54>)
     15a:	4915      	ldr	r1, [pc, #84]	; (1b0 <is_button_two_pressed+0x58>)
     15c:	6a18      	ldr	r0, [r3, #32]
     15e:	4a15      	ldr	r2, [pc, #84]	; (1b4 <is_button_two_pressed+0x5c>)
     160:	4b15      	ldr	r3, [pc, #84]	; (1b8 <is_button_two_pressed+0x60>)
/************************************************************************/
/* Button 2 function														*/
/************************************************************************/
bool is_button_two_pressed(void) {

  if (!port_pin_get_input_level(BUTTON_2)) {
     162:	0400      	lsls	r0, r0, #16
     164:	d418      	bmi.n	198 <is_button_two_pressed+0x40>
    BUTTON_TWO_PRESS_STATUS = true;
     166:	2001      	movs	r0, #1
     168:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count--;
     16a:	6819      	ldr	r1, [r3, #0]
     16c:	3901      	subs	r1, #1
     16e:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count--;
     170:	6811      	ldr	r1, [r2, #0]
     172:	3901      	subs	r1, #1

  } else {
    BUTTON_TWO_PRESS_STATUS = false;
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
    long_press_B2_delay_count = DELAY_PRESS_CN;
     174:	6011      	str	r1, [r2, #0]

  }

  // long press delay logic
  if (long_press_B2_delay_count <= 0) {
     176:	6811      	ldr	r1, [r2, #0]
     178:	2900      	cmp	r1, #0
     17a:	dc04      	bgt.n	186 <is_button_two_pressed+0x2e>
    LongPressB2Flag = true;
     17c:	2001      	movs	r0, #1
     17e:	490f      	ldr	r1, [pc, #60]	; (1bc <is_button_two_pressed+0x64>)
     180:	7008      	strb	r0, [r1, #0]
    long_press_B2_delay_count = 0;
     182:	2100      	movs	r1, #0
     184:	6011      	str	r1, [r2, #0]
     186:	2000      	movs	r0, #0
  }

  // debounce logic
  if (press_B2_delay_count <= 0) {
     188:	6819      	ldr	r1, [r3, #0]
     18a:	4a0d      	ldr	r2, [pc, #52]	; (1c0 <is_button_two_pressed+0x68>)
     18c:	4281      	cmp	r1, r0
     18e:	dc0a      	bgt.n	1a6 <is_button_two_pressed+0x4e>
    BUTTON_TWO_RELEASE_STATUS = false;
     190:	7010      	strb	r0, [r2, #0]
    press_B2_delay_count = 0;
     192:	6018      	str	r0, [r3, #0]
    return true;
     194:	3001      	adds	r0, #1

  } else {
    BUTTON_TWO_RELEASE_STATUS = true;
    return false;
  }
     196:	4770      	bx	lr
    BUTTON_TWO_PRESS_STATUS = false;
     198:	2000      	movs	r0, #0
     19a:	7008      	strb	r0, [r1, #0]
    press_B2_delay_count = DELAY_DEBOUNCE_CN;
     19c:	2102      	movs	r1, #2
     19e:	6019      	str	r1, [r3, #0]
    long_press_B2_delay_count = DELAY_PRESS_CN;
     1a0:	318f      	adds	r1, #143	; 0x8f
     1a2:	31ff      	adds	r1, #255	; 0xff
     1a4:	e7e6      	b.n	174 <is_button_two_pressed+0x1c>
    BUTTON_TWO_RELEASE_STATUS = true;
     1a6:	2301      	movs	r3, #1
     1a8:	7013      	strb	r3, [r2, #0]
    return false;
     1aa:	e7f4      	b.n	196 <is_button_two_pressed+0x3e>
     1ac:	41004400 	.word	0x41004400
     1b0:	20000046 	.word	0x20000046
     1b4:	20000004 	.word	0x20000004
     1b8:	2000000c 	.word	0x2000000c
     1bc:	20000049 	.word	0x20000049
     1c0:	20000047 	.word	0x20000047

000001c4 <set_pwm_color_channel>:
#include "pwm_led.h"

uint8_t pwm_led_toggle_count = 0;


void set_pwm_color_channel(uint8_t channel, bool enable) {
     1c4:	b510      	push	{r4, lr}
     1c6:	1e0a      	subs	r2, r1, #0
     1c8:	4c0a      	ldr	r4, [pc, #40]	; (1f4 <set_pwm_color_channel+0x30>)
	
	
	if (enable){
     1ca:	d000      	beq.n	1ce <set_pwm_color_channel+0xa>
		tcc_set_compare_value(&tcc_instance,
     1cc:	4a0a      	ldr	r2, [pc, #40]	; (1f8 <set_pwm_color_channel+0x34>)
		channel,
		0x3FF);
	}else{
		tcc_set_compare_value(&tcc_instance,
     1ce:	0001      	movs	r1, r0
     1d0:	0020      	movs	r0, r4
     1d2:	f001 fcfb 	bl	1bcc <tcc_set_compare_value>
	Tcc *const tcc_module = module_inst->hw;
	uint32_t last_cmd;

	/* Wait until last command is done */
	do {
		while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
     1d6:	2104      	movs	r1, #4
     1d8:	201f      	movs	r0, #31
     1da:	6822      	ldr	r2, [r4, #0]
     1dc:	6893      	ldr	r3, [r2, #8]
     1de:	420b      	tst	r3, r1
     1e0:	d1fc      	bne.n	1dc <set_pwm_color_channel+0x18>
			/* Wait for sync */
		}
		last_cmd = tcc_module->CTRLBSET.reg & TCC_CTRLBSET_CMD_Msk;
     1e2:	7953      	ldrb	r3, [r2, #5]
     1e4:	4383      	bics	r3, r0
		if (last_cmd == TCC_CTRLBSET_CMD_NONE) {
     1e6:	d002      	beq.n	1ee <set_pwm_color_channel+0x2a>
			break;
		} else if (last_cmd == TCC_CTRLBSET_CMD_UPDATE) {
     1e8:	2b60      	cmp	r3, #96	; 0x60
     1ea:	d1f7      	bne.n	1dc <set_pwm_color_channel+0x18>
		channel,
		ZERO_DUTY_CYCLE);
	}
	
	tcc_force_double_buffer_update(&tcc_instance);
}
     1ec:	bd10      	pop	{r4, pc}
			return;
		}
	} while (1);

	/* Write command to execute */
	tcc_module->CTRLBSET.reg = TCC_CTRLBSET_CMD_UPDATE;
     1ee:	2360      	movs	r3, #96	; 0x60
     1f0:	7153      	strb	r3, [r2, #5]
     1f2:	e7fb      	b.n	1ec <set_pwm_color_channel+0x28>
     1f4:	20000098 	.word	0x20000098
     1f8:	000003ff 	.word	0x000003ff

000001fc <pwm_led_system_cleanup>:



void pwm_led_system_cleanup(void) {
	set_pwm_color_channel(RED_CHANNEL, false);
     1fc:	2100      	movs	r1, #0
void pwm_led_system_cleanup(void) {
     1fe:	b510      	push	{r4, lr}
	set_pwm_color_channel(RED_CHANNEL, false);
     200:	0008      	movs	r0, r1
     202:	f7ff ffdf 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(BLUE_CHANNEL, false);
     206:	2100      	movs	r1, #0
     208:	2002      	movs	r0, #2
     20a:	f7ff ffdb 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(GREEN_CHANNEL, false);
     20e:	2100      	movs	r1, #0
     210:	2001      	movs	r0, #1
     212:	f7ff ffd7 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(WHITE_CHANNEL, false);
     216:	2100      	movs	r1, #0
     218:	2003      	movs	r0, #3
     21a:	f7ff ffd3 	bl	1c4 <set_pwm_color_channel>
}
     21e:	bd10      	pop	{r4, pc}

00000220 <set_pwm_color>:



void set_pwm_color(int color) {
	
	set_pwm_color_channel(RED_CHANNEL, false);
     220:	2100      	movs	r1, #0
void set_pwm_color(int color) {
     222:	b510      	push	{r4, lr}
     224:	0004      	movs	r4, r0
	set_pwm_color_channel(RED_CHANNEL, false);
     226:	0008      	movs	r0, r1
     228:	f7ff ffcc 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(BLUE_CHANNEL, false);
     22c:	2100      	movs	r1, #0
     22e:	2002      	movs	r0, #2
     230:	f7ff ffc8 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(GREEN_CHANNEL, false);
     234:	2100      	movs	r1, #0
     236:	2001      	movs	r0, #1
     238:	f7ff ffc4 	bl	1c4 <set_pwm_color_channel>
	set_pwm_color_channel(WHITE_CHANNEL, false);
     23c:	2100      	movs	r1, #0
     23e:	2003      	movs	r0, #3
     240:	f7ff ffc0 	bl	1c4 <set_pwm_color_channel>
		
	
	switch (color) {
     244:	2c06      	cmp	r4, #6
     246:	d80a      	bhi.n	25e <set_pwm_color+0x3e>
     248:	0020      	movs	r0, r4
		case 5:  // Purple (Red + Blue)
		set_pwm_color_channel(RED_CHANNEL, true);
		set_pwm_color_channel(BLUE_CHANNEL, true);
		break;
		case 6:  // Cyan (Blue + Green)
		set_pwm_color_channel(BLUE_CHANNEL, true);
     24a:	2101      	movs	r1, #1
	switch (color) {
     24c:	f002 f810 	bl	2270 <__gnu_thumb1_case_uqi>
     250:	08140e04 	.word	0x08140e04
     254:	100a      	.short	0x100a
     256:	16          	.byte	0x16
     257:	00          	.byte	0x00
		set_pwm_color_channel(RED_CHANNEL, true);
     258:	2000      	movs	r0, #0
		set_pwm_color_channel(GREEN_CHANNEL, true);
     25a:	f7ff ffb3 	bl	1c4 <set_pwm_color_channel>
		break;
		default:
		break;
	}
}
     25e:	bd10      	pop	{r4, pc}
		set_pwm_color_channel(WHITE_CHANNEL, true);
     260:	2003      	movs	r0, #3
     262:	e7fa      	b.n	25a <set_pwm_color+0x3a>
		set_pwm_color_channel(RED_CHANNEL, true);
     264:	2000      	movs	r0, #0
		set_pwm_color_channel(BLUE_CHANNEL, true);
     266:	f7ff ffad 	bl	1c4 <set_pwm_color_channel>
		set_pwm_color_channel(GREEN_CHANNEL, true);
     26a:	2101      	movs	r1, #1
     26c:	0008      	movs	r0, r1
     26e:	e7f4      	b.n	25a <set_pwm_color+0x3a>
		set_pwm_color_channel(RED_CHANNEL, true);
     270:	2000      	movs	r0, #0
     272:	f7ff ffa7 	bl	1c4 <set_pwm_color_channel>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     276:	2101      	movs	r1, #1
     278:	2002      	movs	r0, #2
     27a:	e7ee      	b.n	25a <set_pwm_color+0x3a>
		set_pwm_color_channel(BLUE_CHANNEL, true);
     27c:	2002      	movs	r0, #2
     27e:	e7f2      	b.n	266 <set_pwm_color+0x46>

00000280 <configure_pwm_tcc>:


void configure_pwm_tcc(void)
{
     280:	b570      	push	{r4, r5, r6, lr}
	tcc_get_config_defaults(&config_tcc, CONF_PWM_MODULE);
     282:	4c1c      	ldr	r4, [pc, #112]	; (2f4 <configure_pwm_tcc+0x74>)
     284:	491c      	ldr	r1, [pc, #112]	; (2f8 <configure_pwm_tcc+0x78>)
     286:	0020      	movs	r0, r4
     288:	f001 fad2 	bl	1830 <tcc_get_config_defaults>
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
	
	config_tcc.compare.match[RED_CHANNEL]								= CONF_DEFAULT_MATCH_COMPARE;
     28c:	2300      	movs	r3, #0

	config_tcc.counter.period											= CONF_DEFAULT_PERIOD;
	
	
	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
	config_tcc.pins.wave_out_pin_mux[RED_CHANNEL]						= MUX_PA04F_TCC0_WO0;
     28e:	2105      	movs	r1, #5
	config_tcc.compare.match[RED_CHANNEL]								= CONF_DEFAULT_MATCH_COMPARE;
     290:	61e3      	str	r3, [r4, #28]
	config_tcc.compare.match[BLUE_CHANNEL]								= CONF_DEFAULT_MATCH_COMPARE;
     292:	6263      	str	r3, [r4, #36]	; 0x24
	config_tcc.compare.match[GREEN_CHANNEL]								= CONF_DEFAULT_MATCH_COMPARE;
     294:	6223      	str	r3, [r4, #32]
	config_tcc.compare.match[WHITE_CHANNEL]								= CONF_DEFAULT_MATCH_COMPARE;
     296:	62a3      	str	r3, [r4, #40]	; 0x28
	config_tcc.counter.period											= CONF_DEFAULT_PERIOD;
     298:	4b18      	ldr	r3, [pc, #96]	; (2fc <configure_pwm_tcc+0x7c>)
	config_tcc.pins.wave_out_pin_mux[RED_CHANNEL]						= MUX_PA04F_TCC0_WO0;
     29a:	67a1      	str	r1, [r4, #120]	; 0x78
	config_tcc.compare.match[RED_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] =					true;
	
	config_tcc.pins.wave_out_pin[GREEN_CHANNEL]							= PIN_PA05F_TCC0_WO1;		// GREEN
     29c:	65e1      	str	r1, [r4, #92]	; 0x5c
	config_tcc.pins.wave_out_pin_mux[GREEN_CHANNEL]						= MUX_PA05F_TCC0_WO1;
     29e:	67e1      	str	r1, [r4, #124]	; 0x7c
	config_tcc.compare.match[GREEN_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL] = true;
     2a0:	0021      	movs	r1, r4
	config_tcc.counter.period											= CONF_DEFAULT_PERIOD;
     2a2:	6063      	str	r3, [r4, #4]
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] =					true;
     2a4:	2301      	movs	r3, #1
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL] = true;
     2a6:	3199      	adds	r1, #153	; 0x99
	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
     2a8:	2204      	movs	r2, #4
	config_tcc.pins.enable_wave_out_pin[GREEN_CHANNEL] = true;
     2aa:	700b      	strb	r3, [r1, #0]

	config_tcc.pins.wave_out_pin[BLUE_CHANNEL]							= PIN_PA08E_TCC0_WO2;		// BLUE
     2ac:	2108      	movs	r1, #8
     2ae:	6621      	str	r1, [r4, #96]	; 0x60
	config_tcc.pins.wave_out_pin_mux[BLUE_CHANNEL]						= MUX_PA08E_TCC0_WO2;
     2b0:	18a1      	adds	r1, r4, r2
     2b2:	67ca      	str	r2, [r1, #124]	; 0x7c
	config_tcc.compare.match[BLUE_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.pins.enable_wave_out_pin[BLUE_CHANNEL] = true;
     2b4:	0021      	movs	r1, r4
     2b6:	319a      	adds	r1, #154	; 0x9a
     2b8:	700b      	strb	r3, [r1, #0]

	config_tcc.pins.wave_out_pin[WHITE_CHANNEL]							= PIN_PA09E_TCC0_WO3;		// WHITE
     2ba:	2109      	movs	r1, #9
     2bc:	6661      	str	r1, [r4, #100]	; 0x64
	config_tcc.pins.wave_out_pin_mux[WHITE_CHANNEL]						= MUX_PA09E_TCC0_WO3;
     2be:	0021      	movs	r1, r4
     2c0:	3108      	adds	r1, #8
     2c2:	67ca      	str	r2, [r1, #124]	; 0x7c
	config_tcc.pins.wave_out_pin[RED_CHANNEL]							= PIN_PA04F_TCC0_WO0;		// RED
     2c4:	65a2      	str	r2, [r4, #88]	; 0x58
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] =					true;
     2c6:	0020      	movs	r0, r4
	config_tcc.compare.match[WHITE_CHANNEL]								= ZERO_DUTY_CYCLE;
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL] = true;
     2c8:	0022      	movs	r2, r4
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
     2ca:	2502      	movs	r5, #2
	
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     2cc:	4e0c      	ldr	r6, [pc, #48]	; (300 <configure_pwm_tcc+0x80>)
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] =					true;
     2ce:	3098      	adds	r0, #152	; 0x98
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL] = true;
     2d0:	329b      	adds	r2, #155	; 0x9b
	config_tcc.pins.enable_wave_out_pin[RED_CHANNEL] =					true;
     2d2:	7003      	strb	r3, [r0, #0]
	config_tcc.pins.enable_wave_out_pin[WHITE_CHANNEL] = true;
     2d4:	7013      	strb	r3, [r2, #0]
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     2d6:	4908      	ldr	r1, [pc, #32]	; (2f8 <configure_pwm_tcc+0x78>)
     2d8:	0022      	movs	r2, r4
     2da:	0030      	movs	r0, r6
	config_tcc.compare.wave_generation = TCC_WAVE_GENERATION_SINGLE_SLOPE_PWM;
     2dc:	7625      	strb	r5, [r4, #24]
	tcc_init(&tcc_instance, CONF_PWM_MODULE, &config_tcc);
     2de:	f001 fb19 	bl	1914 <tcc_init>
     2e2:	6833      	ldr	r3, [r6, #0]
	while (tcc_module->SYNCBUSY.reg & TCC_SYNCBUSY_ENABLE) {
     2e4:	689a      	ldr	r2, [r3, #8]
     2e6:	422a      	tst	r2, r5
     2e8:	d1fc      	bne.n	2e4 <configure_pwm_tcc+0x64>
	tcc_module->CTRLA.reg |= TCC_CTRLA_ENABLE;
     2ea:	681a      	ldr	r2, [r3, #0]
     2ec:	4315      	orrs	r5, r2
     2ee:	601d      	str	r5, [r3, #0]
	tcc_enable(&tcc_instance);
	
}
     2f0:	bd70      	pop	{r4, r5, r6, pc}
     2f2:	46c0      	nop			; (mov r8, r8)
     2f4:	200000f4 	.word	0x200000f4
     2f8:	42001400 	.word	0x42001400
     2fc:	00000fff 	.word	0x00000fff
     300:	20000098 	.word	0x20000098

00000304 <set_pwm_red>:
5	p	(r + b)
6	c	(b + g)
*/
	

void set_pwm_red(void){
     304:	b510      	push	{r4, lr}
	set_pwm_color(0);
     306:	2000      	movs	r0, #0
     308:	f7ff ff8a 	bl	220 <set_pwm_color>
}
     30c:	bd10      	pop	{r4, pc}

0000030e <set_pwm_green>:

void set_pwm_green(void){
     30e:	b510      	push	{r4, lr}
	set_pwm_color(1);
     310:	2001      	movs	r0, #1
     312:	f7ff ff85 	bl	220 <set_pwm_color>
	
}
     316:	bd10      	pop	{r4, pc}

00000318 <set_pwm_blue>:

void set_pwm_blue(void){
     318:	b510      	push	{r4, lr}
	set_pwm_color(2);
     31a:	2002      	movs	r0, #2
     31c:	f7ff ff80 	bl	220 <set_pwm_color>
}
     320:	bd10      	pop	{r4, pc}

00000322 <set_pwm_white>:

void set_pwm_white(void){
     322:	b510      	push	{r4, lr}
	set_pwm_color(3);
     324:	2003      	movs	r0, #3
     326:	f7ff ff7b 	bl	220 <set_pwm_color>
}
     32a:	bd10      	pop	{r4, pc}

0000032c <set_pwm_yellow>:


void set_pwm_yellow(void){
     32c:	b510      	push	{r4, lr}
	set_pwm_color(4);
     32e:	2004      	movs	r0, #4
     330:	f7ff ff76 	bl	220 <set_pwm_color>
	
}
     334:	bd10      	pop	{r4, pc}

00000336 <set_pwm_purple>:

void set_pwm_purple(void){
     336:	b510      	push	{r4, lr}
	set_pwm_color(5);
     338:	2005      	movs	r0, #5
     33a:	f7ff ff71 	bl	220 <set_pwm_color>
	
}
     33e:	bd10      	pop	{r4, pc}

00000340 <set_pwm_cyan>:

void set_pwm_cyan(void){
     340:	b510      	push	{r4, lr}
	set_pwm_color(6);
     342:	2006      	movs	r0, #6
     344:	f7ff ff6c 	bl	220 <set_pwm_color>
	
}
     348:	bd10      	pop	{r4, pc}
	...

0000034c <cycle_pwm_led>:


void cycle_pwm_led(void) {
     34c:	b510      	push	{r4, lr}
switch (pwm_led_toggle_count) {
     34e:	4c13      	ldr	r4, [pc, #76]	; (39c <cycle_pwm_led+0x50>)
     350:	7820      	ldrb	r0, [r4, #0]
     352:	3801      	subs	r0, #1
     354:	2806      	cmp	r0, #6
     356:	d81c      	bhi.n	392 <cycle_pwm_led+0x46>
     358:	f001 ff8a 	bl	2270 <__gnu_thumb1_case_uqi>
     35c:	0f0c0904 	.word	0x0f0c0904
     360:	1512      	.short	0x1512
     362:	18          	.byte	0x18
     363:	00          	.byte	0x00
	case 1:
	set_pwm_red();
     364:	f7ff ffce 	bl	304 <set_pwm_red>
	set_battery_low_routine();
     368:	f001 fee8 	bl	213c <set_battery_low_routine>
	case 8:
	pwm_led_system_cleanup();							// Reset to 1 for red
	pwm_led_toggle_count = 0;
	break;
}
}
     36c:	bd10      	pop	{r4, pc}
	set_pwm_green();
     36e:	f7ff ffce 	bl	30e <set_pwm_green>
	break;
     372:	e7fb      	b.n	36c <cycle_pwm_led+0x20>
	set_pwm_blue();
     374:	f7ff ffd0 	bl	318 <set_pwm_blue>
	break;
     378:	e7f8      	b.n	36c <cycle_pwm_led+0x20>
	set_pwm_yellow();
     37a:	f7ff ffd7 	bl	32c <set_pwm_yellow>
	break;
     37e:	e7f5      	b.n	36c <cycle_pwm_led+0x20>
	set_pwm_purple();
     380:	f7ff ffd9 	bl	336 <set_pwm_purple>
	break;
     384:	e7f2      	b.n	36c <cycle_pwm_led+0x20>
	set_pwm_cyan();
     386:	f7ff ffdb 	bl	340 <set_pwm_cyan>
	break;
     38a:	e7ef      	b.n	36c <cycle_pwm_led+0x20>
	set_pwm_white();
     38c:	f7ff ffc9 	bl	322 <set_pwm_white>
	break;
     390:	e7ec      	b.n	36c <cycle_pwm_led+0x20>
	pwm_led_system_cleanup();							// Reset to 1 for red
     392:	f7ff ff33 	bl	1fc <pwm_led_system_cleanup>
	pwm_led_toggle_count = 0;
     396:	2300      	movs	r3, #0
     398:	7023      	strb	r3, [r4, #0]
}
     39a:	e7e7      	b.n	36c <cycle_pwm_led+0x20>
     39c:	2000004a 	.word	0x2000004a

000003a0 <configure_pwm_generator>:
	struct tc_config config_tc;
	tc_get_config_defaults (&config_tc);

	config_tc.clock_source = TC_CLOCK_SOURCE;
	config_tc.counter_size = TC_COUNTER_SIZE;
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     3a0:	21a0      	movs	r1, #160	; 0xa0
{
     3a2:	b500      	push	{lr}
     3a4:	b08f      	sub	sp, #60	; 0x3c
{
	/* Sanity check arguments */
	Assert(config);

	/* Write default config to config struct */
	config->clock_source               = GCLK_GENERATOR_0;
     3a6:	aa01      	add	r2, sp, #4
	config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     3a8:	00c9      	lsls	r1, r1, #3
     3aa:	8091      	strh	r1, [r2, #4]

	config_tc.counter_8_bit.value = 0;
	config_tc.counter_8_bit.period = PWM_PERIOD_VALUE;
     3ac:	212d      	movs	r1, #45	; 0x2d
     3ae:	2300      	movs	r3, #0
     3b0:	2055      	movs	r0, #85	; 0x55
     3b2:	4469      	add	r1, sp

	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;

	config->counter_16_bit.value                   = 0x0000;
     3b4:	8513      	strh	r3, [r2, #40]	; 0x28
     3b6:	7008      	strb	r0, [r1, #0]

	config_tc.counter_8_bit.compare_capture_channel[0] = INITIAL_DUTY_CYCLE;
     3b8:	212e      	movs	r1, #46	; 0x2e
     3ba:	3840      	subs	r0, #64	; 0x40
     3bc:	4469      	add	r1, sp
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     3be:	8553      	strh	r3, [r2, #42]	; 0x2a
     3c0:	7008      	strb	r0, [r1, #0]

	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     3c2:	2140      	movs	r1, #64	; 0x40
	config->clock_source               = GCLK_GENERATOR_0;
     3c4:	7013      	strb	r3, [r2, #0]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     3c6:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     3c8:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     3ca:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     3cc:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     3ce:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     3d0:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     3d2:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     3d4:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     3d6:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     3d8:	6253      	str	r3, [r2, #36]	; 0x24
	config->counter_16_bit.compare_capture_channel\
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     3da:	8593      	strh	r3, [r2, #44]	; 0x2c
	config_tc.counter_size = TC_COUNTER_SIZE;
     3dc:	3304      	adds	r3, #4
     3de:	7093      	strb	r3, [r2, #2]
	config_tc.wave_generation = TC_WAVE_GENERATION_NORMAL_PWM;
     3e0:	7191      	strb	r1, [r2, #6]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
	config_tc.pwm_channel[0].pin_mux = PWM_MUX_OUT;
     3e2:	6193      	str	r3, [r2, #24]
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     3e4:	3936      	subs	r1, #54	; 0x36

	config_tc.pwm_channel[0].enabled = true;
     3e6:	3b03      	subs	r3, #3
	config_tc.pwm_channel[0].pin_out = PWM_PIN_OUT;
     3e8:	6151      	str	r1, [r2, #20]
	config_tc.pwm_channel[0].enabled = true;
     3ea:	7413      	strb	r3, [r2, #16]
	
	tc_init (&pwm_generator_instance, PWM_GENERATOR, &config_tc);
     3ec:	4902      	ldr	r1, [pc, #8]	; (3f8 <configure_pwm_generator+0x58>)
     3ee:	4803      	ldr	r0, [pc, #12]	; (3fc <configure_pwm_generator+0x5c>)
     3f0:	f001 fc74 	bl	1cdc <tc_init>
}
     3f4:	b00f      	add	sp, #60	; 0x3c
     3f6:	bd00      	pop	{pc}
     3f8:	42001c00 	.word	0x42001c00
     3fc:	20000198 	.word	0x20000198

00000400 <pwm_motor_cleanup>:




void pwm_motor_cleanup(void){
     400:	b570      	push	{r4, r5, r6, lr}
	PULSATING_MOTOR_ROUTINE = false;
     402:	2400      	movs	r4, #0
     404:	4b0d      	ldr	r3, [pc, #52]	; (43c <STACK_SIZE+0x3c>)
	motor_toggle_count = 0;
	tc_set_compare_value (&pwm_generator_instance,
     406:	4d0e      	ldr	r5, [pc, #56]	; (440 <STACK_SIZE+0x40>)
	PULSATING_MOTOR_ROUTINE = false;
     408:	701c      	strb	r4, [r3, #0]
	motor_toggle_count = 0;
     40a:	4b0e      	ldr	r3, [pc, #56]	; (444 <STACK_SIZE+0x44>)
	tc_set_compare_value (&pwm_generator_instance,
     40c:	2215      	movs	r2, #21
     40e:	0021      	movs	r1, r4
     410:	0028      	movs	r0, r5
	motor_toggle_count = 0;
     412:	701c      	strb	r4, [r3, #0]
	tc_set_compare_value (&pwm_generator_instance,
     414:	f001 fd76 	bl	1f04 <tc_set_compare_value>
	TC_COMPARE_CAPTURE_CHANNEL_0,
	INITIAL_DUTY_CYCLE);
	PWM_RUNNING = false;
     418:	4b0b      	ldr	r3, [pc, #44]	; (448 <STACK_SIZE+0x48>)
     41a:	701c      	strb	r4, [r3, #0]
     41c:	682b      	ldr	r3, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     41e:	7bda      	ldrb	r2, [r3, #15]
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	TcCount8 *const tc_module = &(module_inst->hw->COUNT8);

	while (tc_is_syncing(module_inst)) {
     420:	b252      	sxtb	r2, r2
     422:	2a00      	cmp	r2, #0
     424:	dbfb      	blt.n	41e <STACK_SIZE+0x1e>
		/* Wait for sync */
	}

	/* Disbale interrupt */
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     426:	223b      	movs	r2, #59	; 0x3b
	/* Clear interrupt flag */
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;

	/* Disable TC module */
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     428:	2102      	movs	r1, #2
	tc_module->INTENCLR.reg = TC_INTENCLR_MASK;
     42a:	731a      	strb	r2, [r3, #12]
	tc_module->INTFLAG.reg = TC_INTFLAG_MASK;
     42c:	739a      	strb	r2, [r3, #14]
	tc_module->CTRLA.reg  &= ~TC_CTRLA_ENABLE;
     42e:	881a      	ldrh	r2, [r3, #0]
     430:	438a      	bics	r2, r1
     432:	801a      	strh	r2, [r3, #0]

	/* Set the pin to high or low atomically based on the requested level */
	if (level) {
		port_base->OUTSET.reg = pin_mask;
	} else {
		port_base->OUTCLR.reg = pin_mask;
     434:	2240      	movs	r2, #64	; 0x40
     436:	4b05      	ldr	r3, [pc, #20]	; (44c <STACK_SIZE+0x4c>)
     438:	615a      	str	r2, [r3, #20]
	tc_disable (&pwm_generator_instance);
	port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);
}
     43a:	bd70      	pop	{r4, r5, r6, pc}
     43c:	2000004c 	.word	0x2000004c
     440:	20000198 	.word	0x20000198
     444:	2000004e 	.word	0x2000004e
     448:	2000004d 	.word	0x2000004d
     44c:	41004400 	.word	0x41004400

00000450 <cycle_pwm_motor>:



void cycle_pwm_motor (void)
{
     450:	b510      	push	{r4, lr}
	{
		if (PWM_RUNNING)
     452:	4b0e      	ldr	r3, [pc, #56]	; (48c <cycle_pwm_motor+0x3c>)
     454:	781b      	ldrb	r3, [r3, #0]
     456:	2b00      	cmp	r3, #0
     458:	d00b      	beq.n	472 <cycle_pwm_motor+0x22>
		{
			
			if (motor_toggle_count == 2)
     45a:	4b0d      	ldr	r3, [pc, #52]	; (490 <cycle_pwm_motor+0x40>)
			{
				tc_set_compare_value (&pwm_generator_instance,
     45c:	2222      	movs	r2, #34	; 0x22
			if (motor_toggle_count == 2)
     45e:	781b      	ldrb	r3, [r3, #0]
     460:	2b02      	cmp	r3, #2
     462:	d002      	beq.n	46a <cycle_pwm_motor+0x1a>
				TC_COMPARE_CAPTURE_CHANNEL_0, FIRST_DUTY_CYCLE);


			}
			else if (motor_toggle_count == 3)
     464:	2b03      	cmp	r3, #3
     466:	d105      	bne.n	474 <cycle_pwm_motor+0x24>
			{
				tc_set_compare_value (&pwm_generator_instance,
     468:	224d      	movs	r2, #77	; 0x4d
     46a:	2100      	movs	r1, #0
     46c:	4809      	ldr	r0, [pc, #36]	; (494 <cycle_pwm_motor+0x44>)
     46e:	f001 fd49 	bl	1f04 <tc_set_compare_value>
				pwm_motor_cleanup();
			}
		}
	}

}
     472:	bd10      	pop	{r4, pc}
			else if (motor_toggle_count == 4)
     474:	2b04      	cmp	r3, #4
     476:	d104      	bne.n	482 <cycle_pwm_motor+0x32>
				PULSATING_MOTOR_ROUTINE = true;
     478:	2201      	movs	r2, #1
     47a:	4b07      	ldr	r3, [pc, #28]	; (498 <cycle_pwm_motor+0x48>)
     47c:	701a      	strb	r2, [r3, #0]
				tc_set_compare_value (&pwm_generator_instance,
     47e:	324c      	adds	r2, #76	; 0x4c
     480:	e7f3      	b.n	46a <cycle_pwm_motor+0x1a>
			else if (motor_toggle_count > 4)
     482:	2b04      	cmp	r3, #4
     484:	d9f5      	bls.n	472 <cycle_pwm_motor+0x22>
				pwm_motor_cleanup();
     486:	f7ff ffbb 	bl	400 <pwm_motor_cleanup>
}
     48a:	e7f2      	b.n	472 <cycle_pwm_motor+0x22>
     48c:	2000004d 	.word	0x2000004d
     490:	2000004e 	.word	0x2000004e
     494:	20000198 	.word	0x20000198
     498:	2000004c 	.word	0x2000004c

0000049c <toggle_nsleep>:



 void toggle_nsleep(void){
	 static bool PULSATING_MOTOR = false;
	 if (PULSATING_MOTOR_ROUTINE){
     49c:	4b08      	ldr	r3, [pc, #32]	; (4c0 <toggle_nsleep+0x24>)
     49e:	781b      	ldrb	r3, [r3, #0]
     4a0:	2b00      	cmp	r3, #0
     4a2:	d008      	beq.n	4b6 <toggle_nsleep+0x1a>
		 if (PULSATING_MOTOR){
     4a4:	4b07      	ldr	r3, [pc, #28]	; (4c4 <toggle_nsleep+0x28>)
     4a6:	4a08      	ldr	r2, [pc, #32]	; (4c8 <toggle_nsleep+0x2c>)
     4a8:	7818      	ldrb	r0, [r3, #0]
     4aa:	2140      	movs	r1, #64	; 0x40
     4ac:	2800      	cmp	r0, #0
     4ae:	d003      	beq.n	4b8 <toggle_nsleep+0x1c>
     4b0:	6151      	str	r1, [r2, #20]
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,LOW);
			 PULSATING_MOTOR = false;
     4b2:	2200      	movs	r2, #0
     4b4:	701a      	strb	r2, [r3, #0]
			 }else{
			 PULSATING_MOTOR = true;
			 port_pin_set_output_level(MOTOR_NSLEEP_PIN,HIGH);
		 }
	 }
 }
     4b6:	4770      	bx	lr
			 PULSATING_MOTOR = true;
     4b8:	2001      	movs	r0, #1
     4ba:	7018      	strb	r0, [r3, #0]
		port_base->OUTSET.reg = pin_mask;
     4bc:	6191      	str	r1, [r2, #24]
 }
     4be:	e7fa      	b.n	4b6 <toggle_nsleep+0x1a>
     4c0:	2000004c 	.word	0x2000004c
     4c4:	2000004b 	.word	0x2000004b
     4c8:	41004400 	.word	0x41004400

000004cc <system_shutdown>:
 *  Author: jatan
 */ 

 #include <system_logic.h>

 void system_shutdown(void) {
     4cc:	b510      	push	{r4, lr}
	 pwm_motor_cleanup(); // shutdown pwm motor
     4ce:	f7ff ff97 	bl	400 <pwm_motor_cleanup>
	 pwm_led_system_cleanup(); // shutdown illumination led
     4d2:	f7ff fe93 	bl	1fc <pwm_led_system_cleanup>
 }
     4d6:	bd10      	pop	{r4, pc}

000004d8 <regular_routine>:



 void regular_routine(void) {
     4d8:	b510      	push	{r4, lr}
	 static bool motor_status_changed = false;
	 static bool led_button_status_changed = false;

	 //-------------------------------------------------------------

	 if (is_button_one_pressed()) {
     4da:	f7ff fe07 	bl	ec <is_button_one_pressed>
     4de:	2800      	cmp	r0, #0
     4e0:	d007      	beq.n	4f2 <regular_routine+0x1a>
		 if (LongPressB1Flag) {
     4e2:	4c28      	ldr	r4, [pc, #160]	; (584 <regular_routine+0xac>)
     4e4:	7823      	ldrb	r3, [r4, #0]
     4e6:	2b00      	cmp	r3, #0
     4e8:	d01e      	beq.n	528 <regular_routine+0x50>
			 system_shutdown();
     4ea:	f7ff ffef 	bl	4cc <system_shutdown>
			 LongPressB1Flag = false; // ALLOW IT TO CYCLE AGAIN
     4ee:	2300      	movs	r3, #0
     4f0:	7023      	strb	r3, [r4, #0]
				 }
			 }
		 }
	 }

	 if (BUTTON_ONE_RELEASE_STATUS) {
     4f2:	4b25      	ldr	r3, [pc, #148]	; (588 <regular_routine+0xb0>)
     4f4:	781b      	ldrb	r3, [r3, #0]
     4f6:	2b00      	cmp	r3, #0
     4f8:	d002      	beq.n	500 <regular_routine+0x28>
		 motor_status_changed = false;
     4fa:	2200      	movs	r2, #0
     4fc:	4b23      	ldr	r3, [pc, #140]	; (58c <regular_routine+0xb4>)
     4fe:	701a      	strb	r2, [r3, #0]
	 }

	 //-------------------------------------------------------

	 if (is_button_two_pressed()) {
     500:	f7ff fe2a 	bl	158 <is_button_two_pressed>
     504:	2800      	cmp	r0, #0
     506:	d007      	beq.n	518 <regular_routine+0x40>
		 if (LongPressB2Flag) {
     508:	4c21      	ldr	r4, [pc, #132]	; (590 <regular_routine+0xb8>)
     50a:	7823      	ldrb	r3, [r4, #0]
     50c:	2b00      	cmp	r3, #0
     50e:	d02b      	beq.n	568 <regular_routine+0x90>
			 system_shutdown();
     510:	f7ff ffdc 	bl	4cc <system_shutdown>
			 LongPressB2Flag = false; // ALLOW IT TO CYCLE AGAIN
     514:	2300      	movs	r3, #0
     516:	7023      	strb	r3, [r4, #0]
				 led_button_status_changed = true;
				 cycle_pwm_led();
			 }
		 }
	 }
	 if (BUTTON_TWO_RELEASE_STATUS) {
     518:	4b1e      	ldr	r3, [pc, #120]	; (594 <regular_routine+0xbc>)
     51a:	781b      	ldrb	r3, [r3, #0]
     51c:	2b00      	cmp	r3, #0
     51e:	d002      	beq.n	526 <regular_routine+0x4e>
		 led_button_status_changed = false;
     520:	2200      	movs	r2, #0
     522:	4b1d      	ldr	r3, [pc, #116]	; (598 <regular_routine+0xc0>)
     524:	701a      	strb	r2, [r3, #0]
	 }
 }
     526:	bd10      	pop	{r4, pc}
			 if (!motor_status_changed) {
     528:	4918      	ldr	r1, [pc, #96]	; (58c <regular_routine+0xb4>)
     52a:	780b      	ldrb	r3, [r1, #0]
     52c:	2b00      	cmp	r3, #0
     52e:	d1e0      	bne.n	4f2 <regular_routine+0x1a>
				 motor_toggle_count++;
     530:	4a1a      	ldr	r2, [pc, #104]	; (59c <regular_routine+0xc4>)
     532:	7813      	ldrb	r3, [r2, #0]
     534:	3301      	adds	r3, #1
     536:	7013      	strb	r3, [r2, #0]
				 motor_status_changed = true;
     538:	2201      	movs	r2, #1
				 if (!PWM_RUNNING) {
     53a:	4b19      	ldr	r3, [pc, #100]	; (5a0 <regular_routine+0xc8>)
				 motor_status_changed = true;
     53c:	700a      	strb	r2, [r1, #0]
				 if (!PWM_RUNNING) {
     53e:	7819      	ldrb	r1, [r3, #0]
     540:	2900      	cmp	r1, #0
     542:	d10e      	bne.n	562 <regular_routine+0x8a>
					 PWM_RUNNING = true;
     544:	701a      	strb	r2, [r3, #0]
     546:	4b17      	ldr	r3, [pc, #92]	; (5a4 <regular_routine+0xcc>)
     548:	681b      	ldr	r3, [r3, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     54a:	7bda      	ldrb	r2, [r3, #15]
	while (tc_is_syncing(module_inst)) {
     54c:	b252      	sxtb	r2, r2
     54e:	2a00      	cmp	r2, #0
     550:	dbfb      	blt.n	54a <regular_routine+0x72>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     552:	2202      	movs	r2, #2
     554:	8819      	ldrh	r1, [r3, #0]
     556:	430a      	orrs	r2, r1
     558:	801a      	strh	r2, [r3, #0]
     55a:	2240      	movs	r2, #64	; 0x40
     55c:	4b12      	ldr	r3, [pc, #72]	; (5a8 <regular_routine+0xd0>)
     55e:	619a      	str	r2, [r3, #24]
     560:	e7c7      	b.n	4f2 <regular_routine+0x1a>
					 cycle_pwm_motor();
     562:	f7ff ff75 	bl	450 <cycle_pwm_motor>
     566:	e7c4      	b.n	4f2 <regular_routine+0x1a>
			 if (!led_button_status_changed) {
     568:	4a0b      	ldr	r2, [pc, #44]	; (598 <regular_routine+0xc0>)
     56a:	7813      	ldrb	r3, [r2, #0]
     56c:	2b00      	cmp	r3, #0
     56e:	d1d3      	bne.n	518 <regular_routine+0x40>
				 pwm_led_toggle_count++;
     570:	490e      	ldr	r1, [pc, #56]	; (5ac <regular_routine+0xd4>)
     572:	780b      	ldrb	r3, [r1, #0]
     574:	3301      	adds	r3, #1
     576:	700b      	strb	r3, [r1, #0]
				 led_button_status_changed = true;
     578:	2301      	movs	r3, #1
     57a:	7013      	strb	r3, [r2, #0]
				 cycle_pwm_led();
     57c:	f7ff fee6 	bl	34c <cycle_pwm_led>
     580:	e7ca      	b.n	518 <regular_routine+0x40>
     582:	46c0      	nop			; (mov r8, r8)
     584:	20000048 	.word	0x20000048
     588:	20000045 	.word	0x20000045
     58c:	20000050 	.word	0x20000050
     590:	20000049 	.word	0x20000049
     594:	20000047 	.word	0x20000047
     598:	2000004f 	.word	0x2000004f
     59c:	2000004e 	.word	0x2000004e
     5a0:	2000004d 	.word	0x2000004d
     5a4:	20000198 	.word	0x20000198
     5a8:	41004400 	.word	0x41004400
     5ac:	2000004a 	.word	0x2000004a

000005b0 <system_logic>:
 
 /************************************************************************/
 /* LOGIC MACHINE		                                                */
 /************************************************************************/

 void system_logic(void) {
     5b0:	b510      	push	{r4, lr}
	 if (!VBUS_STATE) {
     5b2:	4b17      	ldr	r3, [pc, #92]	; (610 <system_logic+0x60>)
     5b4:	781b      	ldrb	r3, [r3, #0]
     5b6:	2b00      	cmp	r3, #0
     5b8:	d114      	bne.n	5e4 <system_logic+0x34>
		 reset_chip();
     5ba:	f001 fd53 	bl	2064 <reset_chip>
		 configure_pwm_generator();						// Enable Motor PWM
     5be:	f7ff feef 	bl	3a0 <configure_pwm_generator>
			 } else if (!CHARGN_OFF_STATE) {
			 BATTERY_CHARGING = false;
			 BATTERY_CHARGED = true;
		 }
	 }
	 if (SYS_TICK_10MS) {
     5c2:	4b14      	ldr	r3, [pc, #80]	; (614 <system_logic+0x64>)
     5c4:	781a      	ldrb	r2, [r3, #0]
     5c6:	2a00      	cmp	r2, #0
     5c8:	d003      	beq.n	5d2 <system_logic+0x22>
		 SYS_TICK_10MS = false;
     5ca:	2200      	movs	r2, #0
     5cc:	701a      	strb	r2, [r3, #0]
		 regular_routine();
     5ce:	f7ff ff83 	bl	4d8 <regular_routine>
	 }
	 if (SYS_TICK_200MS) {
     5d2:	4b11      	ldr	r3, [pc, #68]	; (618 <system_logic+0x68>)
     5d4:	781a      	ldrb	r2, [r3, #0]
     5d6:	2a00      	cmp	r2, #0
     5d8:	d003      	beq.n	5e2 <system_logic+0x32>
		 SYS_TICK_200MS = false;
     5da:	2200      	movs	r2, #0
     5dc:	701a      	strb	r2, [r3, #0]
		 toggle_nsleep();
     5de:	f7ff ff5d 	bl	49c <toggle_nsleep>
	 }
     5e2:	bd10      	pop	{r4, pc}
		 system_shutdown();
     5e4:	f7ff ff72 	bl	4cc <system_shutdown>
		 if (!CHARGN_ON_STATE) {							// battery charging (plugged in)
     5e8:	4b0c      	ldr	r3, [pc, #48]	; (61c <system_logic+0x6c>)
     5ea:	781b      	ldrb	r3, [r3, #0]
     5ec:	2b00      	cmp	r3, #0
     5ee:	d105      	bne.n	5fc <system_logic+0x4c>
			 BATTERY_CHARGING = true;						// show battery charge routine
     5f0:	2101      	movs	r1, #1
     5f2:	4a0b      	ldr	r2, [pc, #44]	; (620 <system_logic+0x70>)
     5f4:	7011      	strb	r1, [r2, #0]
			 BATTERY_CHARGED = false;
     5f6:	4a0b      	ldr	r2, [pc, #44]	; (624 <system_logic+0x74>)
     5f8:	7013      	strb	r3, [r2, #0]
     5fa:	e7e2      	b.n	5c2 <system_logic+0x12>
			 } else if (!CHARGN_OFF_STATE) {
     5fc:	4b0a      	ldr	r3, [pc, #40]	; (628 <system_logic+0x78>)
     5fe:	781b      	ldrb	r3, [r3, #0]
     600:	2b00      	cmp	r3, #0
     602:	d1de      	bne.n	5c2 <system_logic+0x12>
			 BATTERY_CHARGING = false;
     604:	4a06      	ldr	r2, [pc, #24]	; (620 <system_logic+0x70>)
     606:	7013      	strb	r3, [r2, #0]
			 BATTERY_CHARGED = true;
     608:	2201      	movs	r2, #1
     60a:	4b06      	ldr	r3, [pc, #24]	; (624 <system_logic+0x74>)
     60c:	701a      	strb	r2, [r3, #0]
     60e:	e7d8      	b.n	5c2 <system_logic+0x12>
     610:	200001b4 	.word	0x200001b4
     614:	20000052 	.word	0x20000052
     618:	20000053 	.word	0x20000053
     61c:	200001ba 	.word	0x200001ba
     620:	200001b9 	.word	0x200001b9
     624:	200001b7 	.word	0x200001b7
     628:	200001b5 	.word	0x200001b5

0000062c <sys_tc_callback>:
	static int tick_count_50ms;
	static int tick_count_100ms;
	static int tick_count_200ms;
	
	
	tick_count_1ms++;
     62c:	4919      	ldr	r1, [pc, #100]	; (694 <sys_tc_callback+0x68>)
     62e:	680b      	ldr	r3, [r1, #0]
     630:	1c5a      	adds	r2, r3, #1
     632:	600a      	str	r2, [r1, #0]
     634:	4b18      	ldr	r3, [pc, #96]	; (698 <sys_tc_callback+0x6c>)
	
	
	//port_pin_toggle_output_level (LED0_PIN);					// visually check sys clock on PA16
	
	// Check for 10ms interval
	if (tick_count_1ms >= 10)
     636:	2a09      	cmp	r2, #9
     638:	dd07      	ble.n	64a <sys_tc_callback+0x1e>
	{
		tick_count_10ms++;
     63a:	681a      	ldr	r2, [r3, #0]
     63c:	3201      	adds	r2, #1
     63e:	601a      	str	r2, [r3, #0]
		tick_count_1ms = 0;
     640:	2200      	movs	r2, #0
     642:	600a      	str	r2, [r1, #0]
		SYS_TICK_10MS = true;									// Flag for 10ms interval
     644:	2101      	movs	r1, #1
     646:	4a15      	ldr	r2, [pc, #84]	; (69c <sys_tc_callback+0x70>)
     648:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 50ms interval
	if (tick_count_10ms >= 5)
     64a:	6819      	ldr	r1, [r3, #0]
     64c:	4a14      	ldr	r2, [pc, #80]	; (6a0 <sys_tc_callback+0x74>)
     64e:	2904      	cmp	r1, #4
     650:	dd07      	ble.n	662 <sys_tc_callback+0x36>
	{
		tick_count_50ms++;
     652:	6811      	ldr	r1, [r2, #0]
     654:	3101      	adds	r1, #1
     656:	6011      	str	r1, [r2, #0]
		tick_count_10ms = 0;
     658:	2100      	movs	r1, #0
     65a:	6019      	str	r1, [r3, #0]
		SYS_TICK_50MS = true;									// Flag for 50ms interval
     65c:	4b11      	ldr	r3, [pc, #68]	; (6a4 <sys_tc_callback+0x78>)
     65e:	3101      	adds	r1, #1
     660:	7019      	strb	r1, [r3, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	// Check for 100ms interval
	if (tick_count_50ms >= 2)
     662:	6811      	ldr	r1, [r2, #0]
     664:	4b10      	ldr	r3, [pc, #64]	; (6a8 <sys_tc_callback+0x7c>)
     666:	2901      	cmp	r1, #1
     668:	dd07      	ble.n	67a <sys_tc_callback+0x4e>
	{
		tick_count_100ms++;
     66a:	6819      	ldr	r1, [r3, #0]
     66c:	3101      	adds	r1, #1
     66e:	6019      	str	r1, [r3, #0]
		tick_count_50ms = 0;
     670:	2100      	movs	r1, #0
     672:	6011      	str	r1, [r2, #0]
		SYS_TICK_100MS = true;									// Flag for 100ms interval
     674:	4a0d      	ldr	r2, [pc, #52]	; (6ac <sys_tc_callback+0x80>)
     676:	3101      	adds	r1, #1
     678:	7011      	strb	r1, [r2, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
	
	// Check for 200ms interval
	if (tick_count_100ms >= 2)
     67a:	681a      	ldr	r2, [r3, #0]
     67c:	2a01      	cmp	r2, #1
     67e:	dd08      	ble.n	692 <sys_tc_callback+0x66>
	{
		tick_count_200ms++;
     680:	490b      	ldr	r1, [pc, #44]	; (6b0 <sys_tc_callback+0x84>)
     682:	680a      	ldr	r2, [r1, #0]
     684:	3201      	adds	r2, #1
     686:	600a      	str	r2, [r1, #0]
		tick_count_100ms = 0;
     688:	2200      	movs	r2, #0
     68a:	601a      	str	r2, [r3, #0]
		SYS_TICK_200MS = true;									// Flag for 200ms interval
     68c:	4b09      	ldr	r3, [pc, #36]	; (6b4 <sys_tc_callback+0x88>)
     68e:	3201      	adds	r2, #1
     690:	701a      	strb	r2, [r3, #0]
		//port_pin_toggle_output_level (LED0_PIN);				// visually check sys clock on PA16
	}
	
}
     692:	4770      	bx	lr
     694:	20000060 	.word	0x20000060
     698:	2000005c 	.word	0x2000005c
     69c:	20000052 	.word	0x20000052
     6a0:	20000068 	.word	0x20000068
     6a4:	20000054 	.word	0x20000054
     6a8:	20000058 	.word	0x20000058
     6ac:	20000051 	.word	0x20000051
     6b0:	20000064 	.word	0x20000064
     6b4:	20000053 	.word	0x20000053

000006b8 <configure_port_pins>:
{
     6b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     6ba:	2502      	movs	r5, #2
	config->direction  = PORT_PIN_DIR_INPUT;
     6bc:	2600      	movs	r6, #0
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     6be:	2701      	movs	r7, #1
     6c0:	ac01      	add	r4, sp, #4
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     6c2:	0021      	movs	r1, r4
     6c4:	201b      	movs	r0, #27
     6c6:	7026      	strb	r6, [r4, #0]
	config->powersave  = false;
     6c8:	70a6      	strb	r6, [r4, #2]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;
     6ca:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(VBUS_PIN, &config_port_pin);
     6cc:	f000 f948 	bl	960 <port_pin_set_config>
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     6d0:	0021      	movs	r1, r4
     6d2:	2006      	movs	r0, #6
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     6d4:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;						// START AT PULL DOWN.
     6d6:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(MOTOR_NSLEEP_PIN, &config_port_pin);
     6d8:	f000 f942 	bl	960 <port_pin_set_config>
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     6dc:	0021      	movs	r1, r4
     6de:	2007      	movs	r0, #7
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     6e0:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_UP;							// START AT PULL UP.
     6e2:	7067      	strb	r7, [r4, #1]
	port_pin_set_config(SWITCH_OFF_PIN, &config_port_pin);
     6e4:	f000 f93c 	bl	960 <port_pin_set_config>
	port_pin_set_config(BUTTON_2, &config_port_pin);
     6e8:	0021      	movs	r1, r4
     6ea:	200f      	movs	r0, #15
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     6ec:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     6ee:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_2, &config_port_pin);
     6f0:	f000 f936 	bl	960 <port_pin_set_config>
	port_pin_set_config(CHARGN_ON_PIN, &config_port_pin);
     6f4:	0021      	movs	r1, r4
     6f6:	200b      	movs	r0, #11
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     6f8:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     6fa:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(CHARGN_ON_PIN, &config_port_pin);
     6fc:	f000 f930 	bl	960 <port_pin_set_config>
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     700:	0021      	movs	r1, r4
     702:	2003      	movs	r0, #3
	config_port_pin.direction  = PORT_PIN_DIR_OUTPUT;
     704:	7027      	strb	r7, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     706:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(CHARGN_OFF_PIN, &config_port_pin);
     708:	f000 f92a 	bl	960 <port_pin_set_config>
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     70c:	0028      	movs	r0, r5
     70e:	0021      	movs	r1, r4
	config_port_pin.direction  = PORT_PIN_DIR_INPUT;
     710:	7026      	strb	r6, [r4, #0]
	config_port_pin.input_pull = PORT_PIN_PULL_DOWN;							// START AT PULL DOWN.
     712:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(SAMPLE_ADC_PIN, &config_port_pin);
     714:	f000 f924 	bl	960 <port_pin_set_config>
}
     718:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
	...

0000071c <configure_system_tc>:
	config->clock_source               = GCLK_GENERATOR_0;
     71c:	2300      	movs	r3, #0
 {
     71e:	b510      	push	{r4, lr}
     720:	b08e      	sub	sp, #56	; 0x38
     722:	aa01      	add	r2, sp, #4
	config->counter_16_bit.value                   = 0x0000;
     724:	8513      	strh	r3, [r2, #40]	; 0x28
	config->clock_source               = GCLK_GENERATOR_0;
     726:	7013      	strb	r3, [r2, #0]
	config->wave_generation            = TC_WAVE_GENERATION_NORMAL_FREQ;
     728:	7193      	strb	r3, [r2, #6]
	config->reload_action              = TC_RELOAD_ACTION_GCLK;
     72a:	8113      	strh	r3, [r2, #8]
	config->run_in_standby             = false;
     72c:	7053      	strb	r3, [r2, #1]
	config->waveform_invert_output     = TC_WAVEFORM_INVERT_OUTPUT_NONE;
     72e:	7293      	strb	r3, [r2, #10]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_0] = false;
     730:	72d3      	strb	r3, [r2, #11]
	config->enable_capture_on_channel[TC_COMPARE_CAPTURE_CHANNEL_1] = false;
     732:	7313      	strb	r3, [r2, #12]
	config->count_direction            = TC_COUNT_DIRECTION_UP;
     734:	7393      	strb	r3, [r2, #14]
	config->oneshot                    = false;
     736:	7353      	strb	r3, [r2, #13]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_out = 0;
     738:	6153      	str	r3, [r2, #20]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].pin_mux = 0;
     73a:	6193      	str	r3, [r2, #24]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].enabled = false;
     73c:	7713      	strb	r3, [r2, #28]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_out = 0;
     73e:	6213      	str	r3, [r2, #32]
	config->pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_1].pin_mux = 0;
     740:	6253      	str	r3, [r2, #36]	; 0x24
		[TC_COMPARE_CAPTURE_CHANNEL_0]                        = 0x0000;
     742:	8553      	strh	r3, [r2, #42]	; 0x2a
		[TC_COMPARE_CAPTURE_CHANNEL_1]                        = 0x0000;
     744:	8593      	strh	r3, [r2, #44]	; 0x2c
	 config_tc.counter_size = TC_COUNTER_SIZE;
     746:	3304      	adds	r3, #4
     748:	7093      	strb	r3, [r2, #2]
	 config_tc.clock_prescaler = TC_CLOCK_PRESCALER;
     74a:	23a0      	movs	r3, #160	; 0xa0
     74c:	00db      	lsls	r3, r3, #3
     74e:	8093      	strh	r3, [r2, #4]
	 config_tc.counter_8_bit.period = SYSTEM_TC_PERIOD_VALUE;
     750:	232d      	movs	r3, #45	; 0x2d
     752:	216f      	movs	r1, #111	; 0x6f
     754:	446b      	add	r3, sp
     756:	7019      	strb	r1, [r3, #0]
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     758:	2301      	movs	r3, #1
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     75a:	4c08      	ldr	r4, [pc, #32]	; (77c <configure_system_tc+0x60>)
	 config_tc.pwm_channel[TC_COMPARE_CAPTURE_CHANNEL_0].enabled = true;
     75c:	7413      	strb	r3, [r2, #16]
	 tc_init (&system_timer_instance, SYSTEM_TC, &config_tc);
     75e:	4908      	ldr	r1, [pc, #32]	; (780 <configure_system_tc+0x64>)
     760:	0020      	movs	r0, r4
     762:	f001 fabb 	bl	1cdc <tc_init>
     766:	6823      	ldr	r3, [r4, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
     768:	7bda      	ldrb	r2, [r3, #15]
	while (tc_is_syncing(module_inst)) {
     76a:	b252      	sxtb	r2, r2
     76c:	2a00      	cmp	r2, #0
     76e:	dbfb      	blt.n	768 <configure_system_tc+0x4c>
	tc_module->CTRLA.reg |= TC_CTRLA_ENABLE;
     770:	2202      	movs	r2, #2
     772:	8819      	ldrh	r1, [r3, #0]
     774:	430a      	orrs	r2, r1
     776:	801a      	strh	r2, [r3, #0]
 }
     778:	b00e      	add	sp, #56	; 0x38
     77a:	bd10      	pop	{r4, pc}
     77c:	200000d8 	.word	0x200000d8
     780:	42001800 	.word	0x42001800

00000784 <system_tc_callbacks>:
{
     784:	b510      	push	{r4, lr}
	tc_register_callback (&system_timer_instance, sys_tc_callback,
     786:	4c0c      	ldr	r4, [pc, #48]	; (7b8 <system_tc_callbacks+0x34>)
     788:	2200      	movs	r2, #0
     78a:	490c      	ldr	r1, [pc, #48]	; (7bc <system_tc_callbacks+0x38>)
     78c:	0020      	movs	r0, r4
     78e:	f001 fa48 	bl	1c22 <tc_register_callback>
	/* Sanity check arguments */
	Assert(module);


	/* Enable interrupts for this TC module */
	system_interrupt_enable(_tc_interrupt_get_interrupt_vector(_tc_get_inst_index(module->hw)));
     792:	6820      	ldr	r0, [r4, #0]
     794:	f001 fa90 	bl	1cb8 <_tc_get_inst_index>
	return (enum system_interrupt_vector)tc_interrupt_vectors[inst_num];
     798:	4b09      	ldr	r3, [pc, #36]	; (7c0 <system_tc_callbacks+0x3c>)
 * \param[in] vector Interrupt vector to enable
 */
static inline void system_interrupt_enable(
		const enum system_interrupt_vector vector)
{
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
     79a:	5c1a      	ldrb	r2, [r3, r0]
     79c:	231f      	movs	r3, #31
     79e:	401a      	ands	r2, r3
     7a0:	3b1e      	subs	r3, #30
     7a2:	0019      	movs	r1, r3
     7a4:	4091      	lsls	r1, r2
     7a6:	4a07      	ldr	r2, [pc, #28]	; (7c4 <system_tc_callbacks+0x40>)
     7a8:	6011      	str	r1, [r2, #0]
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->enable_callback_mask |= TC_INTFLAG_MC(2);
		module->hw->COUNT8.INTENSET.reg = TC_INTFLAG_MC(2);
	}
	else {
		module->enable_callback_mask |= (1 << callback_type);
     7aa:	7e62      	ldrb	r2, [r4, #25]
     7ac:	431a      	orrs	r2, r3
     7ae:	7662      	strb	r2, [r4, #25]
		module->hw->COUNT8.INTENSET.reg = (1 << callback_type);
     7b0:	6822      	ldr	r2, [r4, #0]
     7b2:	7353      	strb	r3, [r2, #13]
}
     7b4:	bd10      	pop	{r4, pc}
     7b6:	46c0      	nop			; (mov r8, r8)
     7b8:	200000d8 	.word	0x200000d8
     7bc:	0000062d 	.word	0x0000062d
     7c0:	00003cbc 	.word	0x00003cbc
     7c4:	e000e100 	.word	0xe000e100

000007c8 <startup_default_pin_state>:
		port_base->OUTCLR.reg = pin_mask;
     7c8:	2240      	movs	r2, #64	; 0x40
     7ca:	4b07      	ldr	r3, [pc, #28]	; (7e8 <startup_default_pin_state+0x20>)
     7cc:	615a      	str	r2, [r3, #20]
     7ce:	1892      	adds	r2, r2, r2
     7d0:	615a      	str	r2, [r3, #20]
     7d2:	2280      	movs	r2, #128	; 0x80
     7d4:	0212      	lsls	r2, r2, #8
     7d6:	615a      	str	r2, [r3, #20]
     7d8:	2280      	movs	r2, #128	; 0x80
     7da:	0112      	lsls	r2, r2, #4
     7dc:	615a      	str	r2, [r3, #20]
		port_base->OUTSET.reg = pin_mask;
     7de:	2208      	movs	r2, #8
     7e0:	619a      	str	r2, [r3, #24]
		port_base->OUTCLR.reg = pin_mask;
     7e2:	3a04      	subs	r2, #4
     7e4:	615a      	str	r2, [r3, #20]
	 port_pin_set_output_level(SWITCH_OFF_PIN,LOW);
	 port_pin_set_output_level(BUTTON_2,LOW);
	 port_pin_set_output_level(CHARGN_ON_PIN,LOW);
	 port_pin_set_output_level(CHARGN_OFF_PIN,HIGH);
	 port_pin_set_output_level(SAMPLE_ADC_PIN,LOW);
 }
     7e6:	4770      	bx	lr
     7e8:	41004400 	.word	0x41004400

000007ec <startup_sys_configs>:


/************************************************************************/
/* SYSTEM startup function call (config functions)						*/
/************************************************************************/
void startup_sys_configs(void){
     7ec:	b510      	push	{r4, lr}
	system_init();									// System Initialize
     7ee:	f000 ffe8 	bl	17c2 <system_init>
	cpu_irq_enable();
     7f2:	2201      	movs	r2, #1
     7f4:	4b08      	ldr	r3, [pc, #32]	; (818 <startup_sys_configs+0x2c>)
     7f6:	701a      	strb	r2, [r3, #0]
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     7f8:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     7fc:	b662      	cpsie	i
	system_interrupt_enable_global();				// System Interrupts
	configure_port_pins();							// System PORTs
     7fe:	f7ff ff5b 	bl	6b8 <configure_port_pins>
	startup_default_pin_state();
     802:	f7ff ffe1 	bl	7c8 <startup_default_pin_state>
	configure_system_tc();							// System Clock
     806:	f7ff ff89 	bl	71c <configure_system_tc>
	system_tc_callbacks();							// System Clock Callback
     80a:	f7ff ffbb 	bl	784 <system_tc_callbacks>
	i2c_master_setup();								// Startup I2C
     80e:	f001 fcd7 	bl	21c0 <i2c_master_setup>
	configure_pwm_tcc();							// Startup PWM
     812:	f7ff fd35 	bl	280 <configure_pwm_tcc>
     816:	bd10      	pop	{r4, pc}
     818:	20000010 	.word	0x20000010

0000081c <get_vbus_state>:
	return (port_base->IN.reg & pin_mask);
     81c:	4b03      	ldr	r3, [pc, #12]	; (82c <get_vbus_state+0x10>)
/* GET SYSTEM STATES			                                        */
/************************************************************************/


void get_vbus_state(void) {
  VBUS_STATE = port_pin_get_input_level(VBUS_PIN);
     81e:	4a04      	ldr	r2, [pc, #16]	; (830 <get_vbus_state+0x14>)
     820:	6a1b      	ldr	r3, [r3, #32]
     822:	011b      	lsls	r3, r3, #4
     824:	0fdb      	lsrs	r3, r3, #31
     826:	7013      	strb	r3, [r2, #0]
}
     828:	4770      	bx	lr
     82a:	46c0      	nop			; (mov r8, r8)
     82c:	41004400 	.word	0x41004400
     830:	200001b4 	.word	0x200001b4

00000834 <get_charging_on_status_state>:
     834:	4b03      	ldr	r3, [pc, #12]	; (844 <get_charging_on_status_state+0x10>)

void get_charging_on_status_state(void) {
  CHARGN_ON_STATE = port_pin_get_input_level(CHARGN_ON_PIN);
     836:	4a04      	ldr	r2, [pc, #16]	; (848 <get_charging_on_status_state+0x14>)
     838:	6a1b      	ldr	r3, [r3, #32]
     83a:	051b      	lsls	r3, r3, #20
     83c:	0fdb      	lsrs	r3, r3, #31
     83e:	7013      	strb	r3, [r2, #0]
}
     840:	4770      	bx	lr
     842:	46c0      	nop			; (mov r8, r8)
     844:	41004400 	.word	0x41004400
     848:	200001ba 	.word	0x200001ba

0000084c <get_charging_off_status_state>:
     84c:	4b03      	ldr	r3, [pc, #12]	; (85c <get_charging_off_status_state+0x10>)

void get_charging_off_status_state(void) {
  CHARGN_OFF_STATE = port_pin_get_input_level(CHARGN_OFF_PIN);
     84e:	4a04      	ldr	r2, [pc, #16]	; (860 <get_charging_off_status_state+0x14>)
     850:	6a1b      	ldr	r3, [r3, #32]
     852:	071b      	lsls	r3, r3, #28
     854:	0fdb      	lsrs	r3, r3, #31
     856:	7013      	strb	r3, [r2, #0]
}
     858:	4770      	bx	lr
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	41004400 	.word	0x41004400
     860:	200001b5 	.word	0x200001b5

00000864 <update_battery_states>:

void update_battery_states(void) {
     864:	b510      	push	{r4, lr}
  get_vbus_state();
     866:	f7ff ffd9 	bl	81c <get_vbus_state>
  get_charging_on_status_state();
     86a:	f7ff ffe3 	bl	834 <get_charging_on_status_state>
  get_charging_off_status_state();
     86e:	f7ff ffed 	bl	84c <get_charging_off_status_state>

}
     872:	bd10      	pop	{r4, pc}

00000874 <display_battery_state>:

/************************************************************************/
/* Indication LED Control                                               */
/************************************************************************/

void display_battery_state(void) {
     874:	b510      	push	{r4, lr}
  2. Steady red light when device has a low battery
  3. Blinking green light when device is charging
  4. Steady green light when the device is at least 100% charged.
  */

  if (BATTERY_LOWEST) {
     876:	4b0e      	ldr	r3, [pc, #56]	; (8b0 <display_battery_state+0x3c>)
     878:	781b      	ldrb	r3, [r3, #0]
     87a:	2b00      	cmp	r3, #0
     87c:	d002      	beq.n	884 <display_battery_state+0x10>
    set_battery_low_routine();
     87e:	f001 fc5d 	bl	213c <set_battery_low_routine>
    set_color_cyan(); // set_color_green(); (currently flipped hence,)
  } else if (BATTERY_CHARGING) {
    set_battery_charge_routine();
  }

}
     882:	bd10      	pop	{r4, pc}
  } else if (BATTERY_LOW) {
     884:	4b0b      	ldr	r3, [pc, #44]	; (8b4 <display_battery_state+0x40>)
     886:	781b      	ldrb	r3, [r3, #0]
     888:	2b00      	cmp	r3, #0
     88a:	d002      	beq.n	892 <display_battery_state+0x1e>
    set_color_red();
     88c:	f001 fbba 	bl	2004 <set_color_red>
     890:	e7f7      	b.n	882 <display_battery_state+0xe>
  } else if (BATTERY_CHARGED) {
     892:	4b09      	ldr	r3, [pc, #36]	; (8b8 <display_battery_state+0x44>)
     894:	781b      	ldrb	r3, [r3, #0]
     896:	2b00      	cmp	r3, #0
     898:	d002      	beq.n	8a0 <display_battery_state+0x2c>
    set_color_cyan(); // set_color_green(); (currently flipped hence,)
     89a:	f001 fbcb 	bl	2034 <set_color_cyan>
     89e:	e7f0      	b.n	882 <display_battery_state+0xe>
  } else if (BATTERY_CHARGING) {
     8a0:	4b06      	ldr	r3, [pc, #24]	; (8bc <display_battery_state+0x48>)
     8a2:	781b      	ldrb	r3, [r3, #0]
     8a4:	2b00      	cmp	r3, #0
     8a6:	d0ec      	beq.n	882 <display_battery_state+0xe>
    set_battery_charge_routine();
     8a8:	f001 fbf4 	bl	2094 <set_battery_charge_routine>
}
     8ac:	e7e9      	b.n	882 <display_battery_state+0xe>
     8ae:	46c0      	nop			; (mov r8, r8)
     8b0:	200001b6 	.word	0x200001b6
     8b4:	200001b8 	.word	0x200001b8
     8b8:	200001b7 	.word	0x200001b7
     8bc:	200001b9 	.word	0x200001b9

000008c0 <system_state>:

/************************************************************************/
/* STATE MACHINE		                                                */
/************************************************************************/

void system_state(void) {
     8c0:	b510      	push	{r4, lr}
  update_battery_states();
     8c2:	f7ff ffcf 	bl	864 <update_battery_states>
  display_battery_state();
     8c6:	f7ff ffd5 	bl	874 <display_battery_state>
     8ca:	bd10      	pop	{r4, pc}

000008cc <cpu_irq_enter_critical>:
volatile bool g_interrupt_enabled = true;
#endif

void cpu_irq_enter_critical(void)
{
	if (cpu_irq_critical_section_counter == 0) {
     8cc:	4b09      	ldr	r3, [pc, #36]	; (8f4 <cpu_irq_enter_critical+0x28>)
     8ce:	6819      	ldr	r1, [r3, #0]
     8d0:	2900      	cmp	r1, #0
     8d2:	d10b      	bne.n	8ec <cpu_irq_enter_critical+0x20>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     8d4:	f3ef 8010 	mrs	r0, PRIMASK
     8d8:	4a07      	ldr	r2, [pc, #28]	; (8f8 <cpu_irq_enter_critical+0x2c>)
		if (cpu_irq_is_enabled()) {
     8da:	2800      	cmp	r0, #0
     8dc:	d105      	bne.n	8ea <cpu_irq_enter_critical+0x1e>
  __ASM volatile ("cpsid i" : : : "memory");
     8de:	b672      	cpsid	i
  __ASM volatile ("dmb 0xF":::"memory");
     8e0:	f3bf 8f5f 	dmb	sy
			cpu_irq_disable();
     8e4:	4905      	ldr	r1, [pc, #20]	; (8fc <cpu_irq_enter_critical+0x30>)
     8e6:	7008      	strb	r0, [r1, #0]
			cpu_irq_prev_interrupt_state = true;
     8e8:	2101      	movs	r1, #1
		} else {
			/* Make sure the to save the prev state as false */
			cpu_irq_prev_interrupt_state = false;
     8ea:	7011      	strb	r1, [r2, #0]
		}

	}

	cpu_irq_critical_section_counter++;
     8ec:	681a      	ldr	r2, [r3, #0]
     8ee:	3201      	adds	r2, #1
     8f0:	601a      	str	r2, [r3, #0]
}
     8f2:	4770      	bx	lr
     8f4:	2000006c 	.word	0x2000006c
     8f8:	20000070 	.word	0x20000070
     8fc:	20000010 	.word	0x20000010

00000900 <cpu_irq_leave_critical>:
void cpu_irq_leave_critical(void)
{
	/* Check if the user is trying to leave a critical section when not in a critical section */
	Assert(cpu_irq_critical_section_counter > 0);

	cpu_irq_critical_section_counter--;
     900:	4b08      	ldr	r3, [pc, #32]	; (924 <cpu_irq_leave_critical+0x24>)
     902:	681a      	ldr	r2, [r3, #0]
     904:	3a01      	subs	r2, #1
     906:	601a      	str	r2, [r3, #0]

	/* Only enable global interrupts when the counter reaches 0 and the state of the global interrupt flag
	   was enabled when entering critical state */
	if ((cpu_irq_critical_section_counter == 0) && (cpu_irq_prev_interrupt_state)) {
     908:	681b      	ldr	r3, [r3, #0]
     90a:	2b00      	cmp	r3, #0
     90c:	d109      	bne.n	922 <cpu_irq_leave_critical+0x22>
     90e:	4b06      	ldr	r3, [pc, #24]	; (928 <cpu_irq_leave_critical+0x28>)
     910:	781b      	ldrb	r3, [r3, #0]
     912:	2b00      	cmp	r3, #0
     914:	d005      	beq.n	922 <cpu_irq_leave_critical+0x22>
		cpu_irq_enable();
     916:	2201      	movs	r2, #1
     918:	4b04      	ldr	r3, [pc, #16]	; (92c <cpu_irq_leave_critical+0x2c>)
     91a:	701a      	strb	r2, [r3, #0]
     91c:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
     920:	b662      	cpsie	i
	}
}
     922:	4770      	bx	lr
     924:	2000006c 	.word	0x2000006c
     928:	20000070 	.word	0x20000070
     92c:	20000010 	.word	0x20000010

00000930 <system_board_init>:
void board_init(void);
#  pragma weak board_init=system_board_init
#endif

void system_board_init(void)
{
     930:	b573      	push	{r0, r1, r4, r5, r6, lr}
	config->input_pull = PORT_PIN_PULL_UP;
     932:	2501      	movs	r5, #1
	config->powersave  = false;
     934:	2600      	movs	r6, #0
	config->input_pull = PORT_PIN_PULL_UP;
     936:	ac01      	add	r4, sp, #4
	struct port_config pin_conf;
	port_get_config_defaults(&pin_conf);

	/* Configure LEDs as outputs, turn them off */
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
	port_pin_set_config(LED_0_PIN, &pin_conf);
     938:	0021      	movs	r1, r4
     93a:	2010      	movs	r0, #16
     93c:	7065      	strb	r5, [r4, #1]
	config->powersave  = false;
     93e:	70a6      	strb	r6, [r4, #2]
	pin_conf.direction  = PORT_PIN_DIR_OUTPUT;
     940:	7025      	strb	r5, [r4, #0]
	port_pin_set_config(LED_0_PIN, &pin_conf);
     942:	f000 f80d 	bl	960 <port_pin_set_config>
		port_base->OUTSET.reg = pin_mask;
     946:	2280      	movs	r2, #128	; 0x80
     948:	4b04      	ldr	r3, [pc, #16]	; (95c <system_board_init+0x2c>)
     94a:	0252      	lsls	r2, r2, #9
     94c:	619a      	str	r2, [r3, #24]
	port_pin_set_output_level(LED_0_PIN, LED_0_INACTIVE);

	/* Set buttons as inputs */
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
	pin_conf.input_pull = PORT_PIN_PULL_UP;
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     94e:	0021      	movs	r1, r4
     950:	200e      	movs	r0, #14
	pin_conf.direction  = PORT_PIN_DIR_INPUT;
     952:	7026      	strb	r6, [r4, #0]
	pin_conf.input_pull = PORT_PIN_PULL_UP;
     954:	7065      	strb	r5, [r4, #1]
	port_pin_set_config(BUTTON_0_PIN, &pin_conf);
     956:	f000 f803 	bl	960 <port_pin_set_config>
}
     95a:	bd73      	pop	{r0, r1, r4, r5, r6, pc}
     95c:	41004400 	.word	0x41004400

00000960 <port_pin_set_config>:
 *  \param[in] config    Configuration settings for the pin
 */
void port_pin_set_config(
		const uint8_t gpio_pin,
		const struct port_config *const config)
{
     960:	b507      	push	{r0, r1, r2, lr}
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->mux_position = SYSTEM_PINMUX_GPIO;
     962:	2280      	movs	r2, #128	; 0x80
     964:	ab01      	add	r3, sp, #4
     966:	701a      	strb	r2, [r3, #0]

	struct system_pinmux_config pinmux_config;
	system_pinmux_get_config_defaults(&pinmux_config);

	pinmux_config.mux_position = SYSTEM_PINMUX_GPIO;
	pinmux_config.direction    = (enum system_pinmux_pin_dir)config->direction;
     968:	780a      	ldrb	r2, [r1, #0]
     96a:	705a      	strb	r2, [r3, #1]
	pinmux_config.input_pull   = (enum system_pinmux_pin_pull)config->input_pull;
     96c:	784a      	ldrb	r2, [r1, #1]
     96e:	709a      	strb	r2, [r3, #2]
	pinmux_config.powersave    = config->powersave;
     970:	788a      	ldrb	r2, [r1, #2]

	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     972:	0019      	movs	r1, r3
	pinmux_config.powersave    = config->powersave;
     974:	70da      	strb	r2, [r3, #3]
	system_pinmux_pin_set_config(gpio_pin, &pinmux_config);
     976:	f000 ff0f 	bl	1798 <system_pinmux_pin_set_config>
}
     97a:	bd07      	pop	{r0, r1, r2, pc}

0000097c <_i2c_master_wait_for_sync>:
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);

#if defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_1)
	return (i2c_hw->STATUS.reg & SERCOM_I2CM_STATUS_SYNCBUSY);
#elif defined(FEATURE_SERCOM_SYNCBUSY_SCHEME_VERSION_2)
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     97c:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     97e:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     980:	69ca      	ldr	r2, [r1, #28]
		const struct i2c_master_module *const module)
{
	/* Sanity check */
	Assert(module);

	while (i2c_master_is_syncing(module)) {
     982:	421a      	tst	r2, r3
     984:	d1fc      	bne.n	980 <_i2c_master_wait_for_sync+0x4>
		/* Wait for I2C module to sync. */
	}
}
     986:	4770      	bx	lr

00000988 <i2c_master_init>:
 */
enum status_code i2c_master_init(
		struct i2c_master_module *const module,
		Sercom *const hw,
		const struct i2c_master_config *const config)
{
     988:	b5f0      	push	{r4, r5, r6, r7, lr}
     98a:	0007      	movs	r7, r0
     98c:	b08b      	sub	sp, #44	; 0x2c
	Assert(module);
	Assert(hw);
	Assert(config);

	/* Initialize software module */
	module->hw = hw;
     98e:	6039      	str	r1, [r7, #0]

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     990:	0008      	movs	r0, r1
{
     992:	0014      	movs	r4, r2
     994:	000e      	movs	r6, r1
	uint32_t sercom_index = _sercom_get_sercom_inst_index(module->hw);
     996:	f000 fb7d 	bl	1094 <_sercom_get_sercom_inst_index>
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBD, 1 << pm_index);
	} else {
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
	}
#else
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     99a:	2501      	movs	r5, #1
	pm_index     = sercom_index + PM_APBCMASK_SERCOM0_Pos;
     99c:	1c83      	adds	r3, r0, #2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC, 1 << pm_index);
     99e:	409d      	lsls	r5, r3
     9a0:	002b      	movs	r3, r5
		case SYSTEM_CLOCK_APB_APBB:
			PM->APBBMASK.reg |= mask;
			break;

		case SYSTEM_CLOCK_APB_APBC:
			PM->APBCMASK.reg |= mask;
     9a2:	4a9a      	ldr	r2, [pc, #616]	; (c0c <i2c_master_init+0x284>)
	gclk_index   = sercom_index + SERCOM0_GCLK_ID_CORE;
     9a4:	300e      	adds	r0, #14
     9a6:	6a11      	ldr	r1, [r2, #32]

	/* Set up the GCLK for the module */
	struct system_gclk_chan_config gclk_chan_conf;
	system_gclk_chan_get_config_defaults(&gclk_chan_conf);
	gclk_chan_conf.source_generator = config->generator_source;
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9a8:	b2c5      	uxtb	r5, r0
     9aa:	430b      	orrs	r3, r1
     9ac:	6213      	str	r3, [r2, #32]
	gclk_chan_conf.source_generator = config->generator_source;
     9ae:	7b23      	ldrb	r3, [r4, #12]
     9b0:	aa08      	add	r2, sp, #32
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9b2:	0011      	movs	r1, r2
     9b4:	0028      	movs	r0, r5
	gclk_chan_conf.source_generator = config->generator_source;
     9b6:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(gclk_index, &gclk_chan_conf);
     9b8:	f000 fe8c 	bl	16d4 <system_gclk_chan_set_config>
	system_gclk_chan_enable(gclk_index);
     9bc:	0028      	movs	r0, r5
     9be:	f000 fe4d 	bl	165c <system_gclk_chan_enable>
	sercom_set_gclk_generator(config->generator_source, false);
     9c2:	7b20      	ldrb	r0, [r4, #12]
     9c4:	2100      	movs	r1, #0
     9c6:	f000 faed 	bl	fa4 <sercom_set_gclk_generator>

	/* Check if module is enabled. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9ca:	6833      	ldr	r3, [r6, #0]
		return STATUS_ERR_DENIED;
     9cc:	201c      	movs	r0, #28
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_ENABLE) {
     9ce:	079b      	lsls	r3, r3, #30
     9d0:	d500      	bpl.n	9d4 <i2c_master_init+0x4c>
     9d2:	e10d      	b.n	bf0 <i2c_master_init+0x268>
	}

	/* Check if reset is in progress. */
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9d4:	2301      	movs	r3, #1
     9d6:	6835      	ldr	r5, [r6, #0]
		return STATUS_BUSY;
     9d8:	3817      	subs	r0, #23
	if (i2c_module->CTRLA.reg & SERCOM_I2CM_CTRLA_SWRST) {
     9da:	401d      	ands	r5, r3
     9dc:	d000      	beq.n	9e0 <i2c_master_init+0x58>
     9de:	e107      	b.n	bf0 <i2c_master_init+0x268>
	}

#if I2C_MASTER_CALLBACK_MODE == true
	/* Get sercom instance index and register callback. */
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     9e0:	6838      	ldr	r0, [r7, #0]
     9e2:	f000 fb57 	bl	1094 <_sercom_get_sercom_inst_index>
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     9e6:	498a      	ldr	r1, [pc, #552]	; (c10 <i2c_master_init+0x288>)
	uint8_t instance_index = _sercom_get_sercom_inst_index(module->hw);
     9e8:	9001      	str	r0, [sp, #4]
	_sercom_set_handler(instance_index, _i2c_master_interrupt_handler);
     9ea:	f000 fb71 	bl	10d0 <_sercom_set_handler>
	_sercom_instances[instance_index] = module;
     9ee:	9b01      	ldr	r3, [sp, #4]

	/* Initialize values in module. */
	module->registered_callback = 0;
     9f0:	763d      	strb	r5, [r7, #24]
	_sercom_instances[instance_index] = module;
     9f2:	009a      	lsls	r2, r3, #2
     9f4:	4b87      	ldr	r3, [pc, #540]	; (c14 <i2c_master_init+0x28c>)
	module->enabled_callback = 0;
     9f6:	767d      	strb	r5, [r7, #25]
	_sercom_instances[instance_index] = module;
     9f8:	50d7      	str	r7, [r2, r3]
	module->buffer_length = 0;
	module->buffer_remaining = 0;

	module->status = STATUS_OK;
     9fa:	1dbb      	adds	r3, r7, #6
	module->buffer_length = 0;
     9fc:	837d      	strh	r5, [r7, #26]
	module->buffer_remaining = 0;
     9fe:	83bd      	strh	r5, [r7, #28]
	module->status = STATUS_OK;
     a00:	77dd      	strb	r5, [r3, #31]
	module->buffer = NULL;
#endif

	/* Set sercom module to operate in I2C master mode. */
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     a02:	2314      	movs	r3, #20
	module->buffer = NULL;
     a04:	623d      	str	r5, [r7, #32]
	i2c_module->CTRLA.reg = SERCOM_I2CM_CTRLA_MODE(0x5);
     a06:	6033      	str	r3, [r6, #0]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a08:	683b      	ldr	r3, [r7, #0]
     a0a:	ae09      	add	r6, sp, #36	; 0x24
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     a0c:	0018      	movs	r0, r3
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     a0e:	9301      	str	r3, [sp, #4]
	uint8_t sercom_index = _sercom_get_sercom_inst_index(sercom_hw);
     a10:	f000 fb40 	bl	1094 <_sercom_get_sercom_inst_index>
     a14:	2380      	movs	r3, #128	; 0x80
     a16:	9004      	str	r0, [sp, #16]
	uint32_t pad0 = config->pinmux_pad0;
     a18:	69e0      	ldr	r0, [r4, #28]
     a1a:	7033      	strb	r3, [r6, #0]
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a1c:	3b7f      	subs	r3, #127	; 0x7f
	config->direction    = SYSTEM_PINMUX_PIN_DIR_INPUT;
     a1e:	7075      	strb	r5, [r6, #1]
	config->powersave    = false;
     a20:	70f5      	strb	r5, [r6, #3]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
     a22:	70b3      	strb	r3, [r6, #2]
	uint32_t pad1 = config->pinmux_pad1;
     a24:	6a25      	ldr	r5, [r4, #32]
	if (pad0 == PINMUX_DEFAULT) {
     a26:	2800      	cmp	r0, #0
     a28:	d103      	bne.n	a32 <i2c_master_init+0xaa>
		pad0 = _sercom_get_default_pad(sercom_hw, 0);
     a2a:	0001      	movs	r1, r0
     a2c:	9801      	ldr	r0, [sp, #4]
     a2e:	f000 fad7 	bl	fe0 <_sercom_get_default_pad>
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a32:	2302      	movs	r3, #2
	pin_conf.mux_position = pad0 & 0xFFFF;
     a34:	7030      	strb	r0, [r6, #0]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     a36:	0c00      	lsrs	r0, r0, #16
     a38:	b2c0      	uxtb	r0, r0
     a3a:	0031      	movs	r1, r6
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a3c:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad0 >> 16, &pin_conf);
     a3e:	f000 feab 	bl	1798 <system_pinmux_pin_set_config>
	if (pad1 == PINMUX_DEFAULT) {
     a42:	2d00      	cmp	r5, #0
     a44:	d104      	bne.n	a50 <i2c_master_init+0xc8>
		pad1 = _sercom_get_default_pad(sercom_hw, 1);
     a46:	2101      	movs	r1, #1
     a48:	9801      	ldr	r0, [sp, #4]
     a4a:	f000 fac9 	bl	fe0 <_sercom_get_default_pad>
     a4e:	0005      	movs	r5, r0
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a50:	2302      	movs	r3, #2
	pin_conf.mux_position = pad1 & 0xFFFF;
     a52:	7035      	strb	r5, [r6, #0]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     a54:	0c2d      	lsrs	r5, r5, #16
     a56:	b2e8      	uxtb	r0, r5
     a58:	0031      	movs	r1, r6
	pin_conf.direction    = SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK;
     a5a:	7073      	strb	r3, [r6, #1]
	system_pinmux_pin_set_config(pad1 >> 16, &pin_conf);
     a5c:	f000 fe9c 	bl	1798 <system_pinmux_pin_set_config>
	module->unknown_bus_state_timeout = config->unknown_bus_state_timeout;
     a60:	8aa3      	ldrh	r3, [r4, #20]
     a62:	80fb      	strh	r3, [r7, #6]
	module->buffer_timeout = config->buffer_timeout;
     a64:	8ae3      	ldrh	r3, [r4, #22]
     a66:	813b      	strh	r3, [r7, #8]
	if (config->run_in_standby || system_is_debugger_present()) {
     a68:	7e22      	ldrb	r2, [r4, #24]
		tmp_ctrla = SERCOM_I2CM_CTRLA_RUNSTDBY;
     a6a:	2380      	movs	r3, #128	; 0x80
	if (config->run_in_standby || system_is_debugger_present()) {
     a6c:	2a00      	cmp	r2, #0
     a6e:	d106      	bne.n	a7e <i2c_master_init+0xf6>
 * \retval false Debugger is not connected to the system
 *
 */
static inline bool system_is_debugger_present(void)
{
	return DSU->STATUSB.reg & DSU_STATUSB_DBGPRES;
     a70:	4b69      	ldr	r3, [pc, #420]	; (c18 <i2c_master_init+0x290>)
     a72:	3202      	adds	r2, #2
     a74:	789b      	ldrb	r3, [r3, #2]
     a76:	4013      	ands	r3, r2
		tmp_ctrla = 0;
     a78:	1e5f      	subs	r7, r3, #1
     a7a:	41bb      	sbcs	r3, r7
     a7c:	01db      	lsls	r3, r3, #7
	tmp_ctrla |= config->transfer_speed;
     a7e:	68a2      	ldr	r2, [r4, #8]
     a80:	6927      	ldr	r7, [r4, #16]
     a82:	4317      	orrs	r7, r2
     a84:	431f      	orrs	r7, r3
	if (config->scl_low_timeout) {
     a86:	1d63      	adds	r3, r4, #5
     a88:	7fdb      	ldrb	r3, [r3, #31]
     a8a:	2b00      	cmp	r3, #0
     a8c:	d002      	beq.n	a94 <i2c_master_init+0x10c>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_LOWTOUTEN;
     a8e:	2380      	movs	r3, #128	; 0x80
     a90:	05db      	lsls	r3, r3, #23
     a92:	431f      	orrs	r7, r3
		tmp_ctrla |= config->inactive_timeout;
     a94:	6aa3      	ldr	r3, [r4, #40]	; 0x28
     a96:	431f      	orrs	r7, r3
	if (config->scl_stretch_only_after_ack_bit || (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED)) {
     a98:	0023      	movs	r3, r4
     a9a:	332c      	adds	r3, #44	; 0x2c
     a9c:	781b      	ldrb	r3, [r3, #0]
     a9e:	2b00      	cmp	r3, #0
     aa0:	d103      	bne.n	aaa <i2c_master_init+0x122>
     aa2:	2380      	movs	r3, #128	; 0x80
     aa4:	049b      	lsls	r3, r3, #18
     aa6:	429a      	cmp	r2, r3
     aa8:	d102      	bne.n	ab0 <i2c_master_init+0x128>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SCLSM;
     aaa:	2380      	movs	r3, #128	; 0x80
     aac:	051b      	lsls	r3, r3, #20
     aae:	431f      	orrs	r7, r3
	if (config->slave_scl_low_extend_timeout) {
     ab0:	0023      	movs	r3, r4
     ab2:	332d      	adds	r3, #45	; 0x2d
     ab4:	781b      	ldrb	r3, [r3, #0]
     ab6:	2b00      	cmp	r3, #0
     ab8:	d002      	beq.n	ac0 <i2c_master_init+0x138>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_SEXTTOEN;
     aba:	2380      	movs	r3, #128	; 0x80
     abc:	041b      	lsls	r3, r3, #16
     abe:	431f      	orrs	r7, r3
	if (config->master_scl_low_extend_timeout) {
     ac0:	0023      	movs	r3, r4
     ac2:	332e      	adds	r3, #46	; 0x2e
     ac4:	781b      	ldrb	r3, [r3, #0]
     ac6:	2b00      	cmp	r3, #0
     ac8:	d002      	beq.n	ad0 <i2c_master_init+0x148>
		tmp_ctrla |= SERCOM_I2CM_CTRLA_MEXTTOEN;
     aca:	2380      	movs	r3, #128	; 0x80
     acc:	03db      	lsls	r3, r3, #15
     ace:	431f      	orrs	r7, r3
	i2c_module->CTRLA.reg |= tmp_ctrla;
     ad0:	9b01      	ldr	r3, [sp, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     ad2:	9804      	ldr	r0, [sp, #16]
	i2c_module->CTRLA.reg |= tmp_ctrla;
     ad4:	681b      	ldr	r3, [r3, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     ad6:	9a01      	ldr	r2, [sp, #4]
	i2c_module->CTRLA.reg |= tmp_ctrla;
     ad8:	431f      	orrs	r7, r3
     ada:	9b01      	ldr	r3, [sp, #4]
	uint32_t fscl        = 1000 * config->baud_rate;
     adc:	25fa      	movs	r5, #250	; 0xfa
	i2c_module->CTRLA.reg |= tmp_ctrla;
     ade:	601f      	str	r7, [r3, #0]
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     ae0:	2380      	movs	r3, #128	; 0x80
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     ae2:	300e      	adds	r0, #14
	i2c_module->CTRLB.reg = SERCOM_I2CM_CTRLB_SMEN;
     ae4:	005b      	lsls	r3, r3, #1
     ae6:	6053      	str	r3, [r2, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     ae8:	b2c0      	uxtb	r0, r0
     aea:	f000 fdff 	bl	16ec <system_gclk_chan_get_hz>
	uint32_t fscl        = 1000 * config->baud_rate;
     aee:	6823      	ldr	r3, [r4, #0]
     af0:	00ad      	lsls	r5, r5, #2
     af2:	435d      	muls	r5, r3
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     af4:	6863      	ldr	r3, [r4, #4]
	uint32_t fgclk       = system_gclk_chan_get_hz(SERCOM0_GCLK_ID_CORE + sercom_index);
     af6:	9004      	str	r0, [sp, #16]
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     af8:	9305      	str	r3, [sp, #20]
	tmp_baud = (int32_t)(div_ceil(
     afa:	f003 f85d 	bl	3bb8 <__aeabi_ui2d>
     afe:	0006      	movs	r6, r0
     b00:	0068      	lsls	r0, r5, #1
     b02:	000f      	movs	r7, r1
     b04:	f003 f858 	bl	3bb8 <__aeabi_ui2d>
     b08:	9002      	str	r0, [sp, #8]
     b0a:	9103      	str	r1, [sp, #12]
     b0c:	8e20      	ldrh	r0, [r4, #48]	; 0x30
     b0e:	f003 f853 	bl	3bb8 <__aeabi_ui2d>
     b12:	4a42      	ldr	r2, [pc, #264]	; (c1c <i2c_master_init+0x294>)
     b14:	9006      	str	r0, [sp, #24]
     b16:	9107      	str	r1, [sp, #28]
     b18:	4b41      	ldr	r3, [pc, #260]	; (c20 <i2c_master_init+0x298>)
     b1a:	0030      	movs	r0, r6
     b1c:	0039      	movs	r1, r7
     b1e:	f002 fa81 	bl	3024 <__aeabi_dmul>
     b22:	0002      	movs	r2, r0
     b24:	000b      	movs	r3, r1
     b26:	9806      	ldr	r0, [sp, #24]
     b28:	9907      	ldr	r1, [sp, #28]
     b2a:	f002 fa7b 	bl	3024 <__aeabi_dmul>
     b2e:	2200      	movs	r2, #0
     b30:	4b3c      	ldr	r3, [pc, #240]	; (c24 <i2c_master_init+0x29c>)
     b32:	f001 fc33 	bl	239c <__aeabi_dadd>
     b36:	9006      	str	r0, [sp, #24]
     b38:	9107      	str	r1, [sp, #28]
     b3a:	0028      	movs	r0, r5
     b3c:	f003 f83c 	bl	3bb8 <__aeabi_ui2d>
     b40:	0002      	movs	r2, r0
     b42:	000b      	movs	r3, r1
     b44:	9806      	ldr	r0, [sp, #24]
     b46:	9907      	ldr	r1, [sp, #28]
     b48:	f002 fa6c 	bl	3024 <__aeabi_dmul>
     b4c:	0002      	movs	r2, r0
     b4e:	000b      	movs	r3, r1
     b50:	0030      	movs	r0, r6
     b52:	0039      	movs	r1, r7
     b54:	f002 fce6 	bl	3524 <__aeabi_dsub>
     b58:	9a02      	ldr	r2, [sp, #8]
     b5a:	9b03      	ldr	r3, [sp, #12]
     b5c:	f001 fc1e 	bl	239c <__aeabi_dadd>
     b60:	2200      	movs	r2, #0
     b62:	4b31      	ldr	r3, [pc, #196]	; (c28 <i2c_master_init+0x2a0>)
     b64:	f002 fcde 	bl	3524 <__aeabi_dsub>
     b68:	9a02      	ldr	r2, [sp, #8]
     b6a:	9b03      	ldr	r3, [sp, #12]
     b6c:	f001 ff26 	bl	29bc <__aeabi_ddiv>
     b70:	f002 ffee 	bl	3b50 <__aeabi_d2iz>
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     b74:	2380      	movs	r3, #128	; 0x80
     b76:	68a2      	ldr	r2, [r4, #8]
	tmp_baud = (int32_t)(div_ceil(
     b78:	9002      	str	r0, [sp, #8]
	if (config->transfer_speed == I2C_MASTER_SPEED_HIGH_SPEED) {
     b7a:	049b      	lsls	r3, r3, #18
     b7c:	429a      	cmp	r2, r3
     b7e:	d141      	bne.n	c04 <i2c_master_init+0x27c>
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     b80:	23fa      	movs	r3, #250	; 0xfa
     b82:	9d05      	ldr	r5, [sp, #20]
     b84:	009b      	lsls	r3, r3, #2
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     b86:	0032      	movs	r2, r6
	uint32_t fscl_hs     = 1000 * config->baud_rate_high_speed;
     b88:	435d      	muls	r5, r3
		tmp_baudlow_hs = (int32_t)((fgclk * 2.0) / (3.0 * fscl_hs) - 1);
     b8a:	0030      	movs	r0, r6
     b8c:	003b      	movs	r3, r7
     b8e:	0039      	movs	r1, r7
     b90:	f001 fc04 	bl	239c <__aeabi_dadd>
     b94:	0006      	movs	r6, r0
     b96:	0028      	movs	r0, r5
     b98:	000f      	movs	r7, r1
     b9a:	f003 f80d 	bl	3bb8 <__aeabi_ui2d>
     b9e:	2200      	movs	r2, #0
     ba0:	4b22      	ldr	r3, [pc, #136]	; (c2c <i2c_master_init+0x2a4>)
     ba2:	f002 fa3f 	bl	3024 <__aeabi_dmul>
     ba6:	0002      	movs	r2, r0
     ba8:	000b      	movs	r3, r1
     baa:	0030      	movs	r0, r6
     bac:	0039      	movs	r1, r7
     bae:	f001 ff05 	bl	29bc <__aeabi_ddiv>
     bb2:	2200      	movs	r2, #0
     bb4:	4b1c      	ldr	r3, [pc, #112]	; (c28 <i2c_master_init+0x2a0>)
     bb6:	f002 fcb5 	bl	3524 <__aeabi_dsub>
     bba:	f002 ffc9 	bl	3b50 <__aeabi_d2iz>
     bbe:	1e06      	subs	r6, r0, #0
		if (tmp_baudlow_hs) {
     bc0:	d018      	beq.n	bf4 <i2c_master_init+0x26c>
			tmp_baud_hs = (int32_t)(fgclk / fscl_hs) - 2 - tmp_baudlow_hs;
     bc2:	0029      	movs	r1, r5
     bc4:	9804      	ldr	r0, [sp, #16]
     bc6:	f001 fb5d 	bl	2284 <__udivsi3>
     bca:	3802      	subs	r0, #2
     bcc:	1b83      	subs	r3, r0, r6
	if (tmp_baud > 255 || tmp_baud < 0 || tmp_baud_hs > 255 || tmp_baud_hs < 0) {
     bce:	9a02      	ldr	r2, [sp, #8]
     bd0:	2040      	movs	r0, #64	; 0x40
     bd2:	2aff      	cmp	r2, #255	; 0xff
     bd4:	d80c      	bhi.n	bf0 <i2c_master_init+0x268>
     bd6:	2bff      	cmp	r3, #255	; 0xff
     bd8:	d80a      	bhi.n	bf0 <i2c_master_init+0x268>
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     bda:	20ff      	movs	r0, #255	; 0xff
     bdc:	0014      	movs	r4, r2
     bde:	0400      	lsls	r0, r0, #16
     be0:	041b      	lsls	r3, r3, #16
     be2:	4003      	ands	r3, r0
	enum status_code tmp_status_code = STATUS_OK;
     be4:	2000      	movs	r0, #0
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     be6:	0636      	lsls	r6, r6, #24
     be8:	4334      	orrs	r4, r6
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     bea:	9a01      	ldr	r2, [sp, #4]
			SERCOM_I2CM_BAUD_HSBAUD(tmp_baud_hs) | SERCOM_I2CM_BAUD_HSBAUDLOW(tmp_baudlow_hs);
     bec:	4323      	orrs	r3, r4
		i2c_module->BAUD.reg = SERCOM_I2CM_BAUD_BAUD(tmp_baud) |
     bee:	60d3      	str	r3, [r2, #12]

	/* Set config and return status. */
	return _i2c_master_set_config(module, config);
}
     bf0:	b00b      	add	sp, #44	; 0x2c
     bf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
			tmp_baud_hs = (int32_t)(div_ceil(fgclk, 2 * fscl_hs)) - 1;
     bf4:	9b04      	ldr	r3, [sp, #16]
     bf6:	0069      	lsls	r1, r5, #1
     bf8:	1e48      	subs	r0, r1, #1
     bfa:	18c0      	adds	r0, r0, r3
     bfc:	f001 fb42 	bl	2284 <__udivsi3>
     c00:	1e43      	subs	r3, r0, #1
     c02:	e7e4      	b.n	bce <i2c_master_init+0x246>
	int32_t tmp_baudlow_hs = 0;
     c04:	2600      	movs	r6, #0
	int32_t tmp_baud_hs = 0;
     c06:	0033      	movs	r3, r6
     c08:	e7e1      	b.n	bce <i2c_master_init+0x246>
     c0a:	46c0      	nop			; (mov r8, r8)
     c0c:	40000400 	.word	0x40000400
     c10:	00000e25 	.word	0x00000e25
     c14:	200001bc 	.word	0x200001bc
     c18:	41002000 	.word	0x41002000
     c1c:	e826d695 	.word	0xe826d695
     c20:	3e112e0b 	.word	0x3e112e0b
     c24:	40240000 	.word	0x40240000
     c28:	3ff00000 	.word	0x3ff00000
     c2c:	40080000 	.word	0x40080000

00000c30 <_i2c_master_address_response>:

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Check for error and ignore bus-error; workaround for BUSSTATE stuck in
	 * BUSY */
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     c30:	2202      	movs	r2, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c32:	6803      	ldr	r3, [r0, #0]
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     c34:	7e19      	ldrb	r1, [r3, #24]
     c36:	4211      	tst	r1, r2
     c38:	d006      	beq.n	c48 <_i2c_master_address_response+0x18>

		/* Clear write interrupt flag */
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     c3a:	761a      	strb	r2, [r3, #24]

		/* Check arbitration. */
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     c3c:	8b5b      	ldrh	r3, [r3, #26]
			/* Return packet collision. */
			return STATUS_ERR_PACKET_COLLISION;
     c3e:	2041      	movs	r0, #65	; 0x41
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     c40:	4213      	tst	r3, r2
     c42:	d10a      	bne.n	c5a <_i2c_master_address_response+0x2a>

		/* Return bad address value. */
		return STATUS_ERR_BAD_ADDRESS;
	}

	return STATUS_OK;
     c44:	2000      	movs	r0, #0
     c46:	e008      	b.n	c5a <_i2c_master_address_response+0x2a>
	} else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     c48:	8b5a      	ldrh	r2, [r3, #26]
     c4a:	0752      	lsls	r2, r2, #29
     c4c:	d5fa      	bpl.n	c44 <_i2c_master_address_response+0x14>
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     c4e:	22c0      	movs	r2, #192	; 0xc0
		return STATUS_ERR_BAD_ADDRESS;
     c50:	2018      	movs	r0, #24
		i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     c52:	6859      	ldr	r1, [r3, #4]
     c54:	0292      	lsls	r2, r2, #10
     c56:	430a      	orrs	r2, r1
     c58:	605a      	str	r2, [r3, #4]
}
     c5a:	4770      	bx	lr

00000c5c <_i2c_master_wait_for_bus>:
 * \retval STATUS_ERR_TIMEOUT  If no response was given within specified timeout
 *                             period
 */
enum status_code _i2c_master_wait_for_bus(
		struct i2c_master_module *const module)
{
     c5c:	b570      	push	{r4, r5, r6, lr}
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Wait for reply. */
	uint16_t timeout_counter = 0;
     c5e:	2200      	movs	r2, #0
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     c60:	2601      	movs	r6, #1
     c62:	2402      	movs	r4, #2
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c64:	6801      	ldr	r1, [r0, #0]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     c66:	7e0b      	ldrb	r3, [r1, #24]
     c68:	4033      	ands	r3, r6
     c6a:	d102      	bne.n	c72 <_i2c_master_wait_for_bus+0x16>
			!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB)) {
     c6c:	7e0d      	ldrb	r5, [r1, #24]
	while (!(i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB) &&
     c6e:	4225      	tst	r5, r4
     c70:	d001      	beq.n	c76 <_i2c_master_wait_for_bus+0x1a>
		/* Check timeout condition. */
		if (++timeout_counter >= module->buffer_timeout) {
			return STATUS_ERR_TIMEOUT;
		}
	}
	return STATUS_OK;
     c72:	2000      	movs	r0, #0
     c74:	e005      	b.n	c82 <_i2c_master_wait_for_bus+0x26>
		if (++timeout_counter >= module->buffer_timeout) {
     c76:	3201      	adds	r2, #1
     c78:	8903      	ldrh	r3, [r0, #8]
     c7a:	b292      	uxth	r2, r2
     c7c:	4293      	cmp	r3, r2
     c7e:	d8f2      	bhi.n	c66 <_i2c_master_wait_for_bus+0xa>
			return STATUS_ERR_TIMEOUT;
     c80:	2012      	movs	r0, #18
}
     c82:	bd70      	pop	{r4, r5, r6, pc}

00000c84 <_i2c_master_send_hs_master_code>:
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
	/* Return value. */
	enum status_code tmp_status;

	/* Set NACK for high speed code */
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c84:	2380      	movs	r3, #128	; 0x80
{
     c86:	b510      	push	{r4, lr}
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     c88:	6804      	ldr	r4, [r0, #0]
	i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c8a:	02db      	lsls	r3, r3, #11
     c8c:	6862      	ldr	r2, [r4, #4]
     c8e:	4313      	orrs	r3, r2
     c90:	6063      	str	r3, [r4, #4]
	/* Send high speed code */
	i2c_module->ADDR.reg = hs_master_code;
     c92:	6261      	str	r1, [r4, #36]	; 0x24
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     c94:	f7ff ffe2 	bl	c5c <_i2c_master_wait_for_bus>
	/* Clear write interrupt flag */
	i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     c98:	2301      	movs	r3, #1
     c9a:	7623      	strb	r3, [r4, #24]

	return tmp_status;
}
     c9c:	bd10      	pop	{r4, pc}
	...

00000ca0 <_i2c_master_write_packet>:
 *                                      acknowledged the address
 */
static enum status_code _i2c_master_write_packet(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     ca0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
     ca2:	000f      	movs	r7, r1
	SercomI2cm *const i2c_module = &(module->hw->I2CM);

	/* Return value. */
	enum status_code tmp_status;
	uint16_t tmp_data_length = packet->data_length;
     ca4:	884b      	ldrh	r3, [r1, #2]
{
     ca6:	0005      	movs	r5, r0
	uint16_t tmp_data_length = packet->data_length;
     ca8:	9301      	str	r3, [sp, #4]
	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     caa:	6804      	ldr	r4, [r0, #0]

	_i2c_master_wait_for_sync(module);
     cac:	f7ff fe66 	bl	97c <_i2c_master_wait_for_sync>

	/* Switch to high speed mode */
	if (packet->high_speed) {
     cb0:	7a7b      	ldrb	r3, [r7, #9]
     cb2:	2b00      	cmp	r3, #0
     cb4:	d003      	beq.n	cbe <_i2c_master_write_packet+0x1e>
		_i2c_master_send_hs_master_code(module, packet->hs_master_code);
     cb6:	7ab9      	ldrb	r1, [r7, #10]
     cb8:	0028      	movs	r0, r5
     cba:	f7ff ffe3 	bl	c84 <_i2c_master_send_hs_master_code>
	}

	/* Set action to ACK. */
	i2c_module->CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     cbe:	6863      	ldr	r3, [r4, #4]
     cc0:	4a24      	ldr	r2, [pc, #144]	; (d54 <_i2c_master_write_packet+0xb4>)
     cc2:	4013      	ands	r3, r2
     cc4:	6063      	str	r3, [r4, #4]
     cc6:	7a7a      	ldrb	r2, [r7, #9]
     cc8:	883b      	ldrh	r3, [r7, #0]

	/* Set address and direction bit. Will send start command on bus. */
	if (packet->ten_bit_address) {
     cca:	7a39      	ldrb	r1, [r7, #8]
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     ccc:	005b      	lsls	r3, r3, #1
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     cce:	0392      	lsls	r2, r2, #14
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     cd0:	4313      	orrs	r3, r2
	if (packet->ten_bit_address) {
     cd2:	2900      	cmp	r1, #0
     cd4:	d002      	beq.n	cdc <_i2c_master_write_packet+0x3c>
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos) |
     cd6:	2280      	movs	r2, #128	; 0x80
     cd8:	0212      	lsls	r2, r2, #8
     cda:	4313      	orrs	r3, r2
			SERCOM_I2CM_ADDR_TENBITEN;
	} else {
		i2c_module->ADDR.reg = (packet->address << 1) | I2C_TRANSFER_WRITE |
     cdc:	6263      	str	r3, [r4, #36]	; 0x24
			(packet->high_speed << SERCOM_I2CM_ADDR_HS_Pos);
	}
	/* Wait for response on bus. */
	tmp_status = _i2c_master_wait_for_bus(module);
     cde:	0028      	movs	r0, r5
     ce0:	f7ff ffbc 	bl	c5c <_i2c_master_wait_for_bus>
     ce4:	1e06      	subs	r6, r0, #0

	/* Check for address response error unless previous error is
	 * detected. */
	if (tmp_status == STATUS_OK) {
     ce6:	d115      	bne.n	d14 <_i2c_master_write_packet+0x74>
		tmp_status = _i2c_master_address_response(module);
     ce8:	0028      	movs	r0, r5
     cea:	f7ff ffa1 	bl	c30 <_i2c_master_address_response>
     cee:	1e06      	subs	r6, r0, #0
	}

	/* Check that no error has occurred. */
	if (tmp_status == STATUS_OK) {
     cf0:	d110      	bne.n	d14 <_i2c_master_write_packet+0x74>
     cf2:	9000      	str	r0, [sp, #0]
		/* Buffer counter. */
		uint16_t buffer_counter = 0;

		/* Write data buffer. */
		while (tmp_data_length--) {
     cf4:	9b00      	ldr	r3, [sp, #0]
     cf6:	9a01      	ldr	r2, [sp, #4]
     cf8:	4293      	cmp	r3, r2
     cfa:	d10d      	bne.n	d18 <_i2c_master_write_packet+0x78>
     cfc:	2600      	movs	r6, #0
				tmp_status = STATUS_ERR_OVERFLOW;
				break;
			}
		}

		if (module->send_stop) {
     cfe:	7aab      	ldrb	r3, [r5, #10]
     d00:	2b00      	cmp	r3, #0
     d02:	d007      	beq.n	d14 <_i2c_master_write_packet+0x74>
			/* Stop command */
			_i2c_master_wait_for_sync(module);
     d04:	0028      	movs	r0, r5
     d06:	f7ff fe39 	bl	97c <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     d0a:	23c0      	movs	r3, #192	; 0xc0
     d0c:	6862      	ldr	r2, [r4, #4]
     d0e:	029b      	lsls	r3, r3, #10
     d10:	4313      	orrs	r3, r2
     d12:	6063      	str	r3, [r4, #4]
		}
	}

	return tmp_status;
}
     d14:	0030      	movs	r0, r6
     d16:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
			if (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) {
     d18:	2220      	movs	r2, #32
     d1a:	8b63      	ldrh	r3, [r4, #26]
     d1c:	4213      	tst	r3, r2
     d1e:	d016      	beq.n	d4e <_i2c_master_write_packet+0xae>
			_i2c_master_wait_for_sync(module);
     d20:	0028      	movs	r0, r5
     d22:	f7ff fe2b 	bl	97c <_i2c_master_wait_for_sync>
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     d26:	687b      	ldr	r3, [r7, #4]
     d28:	9a00      	ldr	r2, [sp, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
     d2a:	0028      	movs	r0, r5
			i2c_module->DATA.reg = packet->data[buffer_counter++];
     d2c:	5c9a      	ldrb	r2, [r3, r2]
     d2e:	0023      	movs	r3, r4
     d30:	3328      	adds	r3, #40	; 0x28
     d32:	701a      	strb	r2, [r3, #0]
			tmp_status = _i2c_master_wait_for_bus(module);
     d34:	f7ff ff92 	bl	c5c <_i2c_master_wait_for_bus>
     d38:	1e06      	subs	r6, r0, #0
			if (tmp_status != STATUS_OK) {
     d3a:	d1e0      	bne.n	cfe <_i2c_master_write_packet+0x5e>
     d3c:	9a00      	ldr	r2, [sp, #0]
			if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     d3e:	8b63      	ldrh	r3, [r4, #26]
     d40:	3201      	adds	r2, #1
     d42:	9200      	str	r2, [sp, #0]
     d44:	2204      	movs	r2, #4
     d46:	4213      	tst	r3, r2
     d48:	d0d4      	beq.n	cf4 <_i2c_master_write_packet+0x54>
				tmp_status = STATUS_ERR_OVERFLOW;
     d4a:	261e      	movs	r6, #30
     d4c:	e7d7      	b.n	cfe <_i2c_master_write_packet+0x5e>
				return STATUS_ERR_PACKET_COLLISION;
     d4e:	2641      	movs	r6, #65	; 0x41
     d50:	e7e0      	b.n	d14 <_i2c_master_write_packet+0x74>
     d52:	46c0      	nop			; (mov r8, r8)
     d54:	fffbffff 	.word	0xfffbffff

00000d58 <i2c_master_write_packet_wait>:
 *                                      last data sent
 */
enum status_code i2c_master_write_packet_wait(
		struct i2c_master_module *const module,
		struct i2c_master_packet *const packet)
{
     d58:	b510      	push	{r4, lr}
	Assert(module->hw);
	Assert(packet);

#if I2C_MASTER_CALLBACK_MODE == true
	/* Check if the I2C module is busy with a job */
	if (module->buffer_remaining > 0) {
     d5a:	8b82      	ldrh	r2, [r0, #28]
{
     d5c:	0003      	movs	r3, r0
		return STATUS_BUSY;
     d5e:	2005      	movs	r0, #5
	if (module->buffer_remaining > 0) {
     d60:	2a00      	cmp	r2, #0
     d62:	d105      	bne.n	d70 <i2c_master_write_packet_wait+0x18>
	}
#endif

	module->send_stop = true;
     d64:	3201      	adds	r2, #1
     d66:	729a      	strb	r2, [r3, #10]
	module->send_nack = true;
     d68:	72da      	strb	r2, [r3, #11]

	return _i2c_master_write_packet(module, packet);
     d6a:	0018      	movs	r0, r3
     d6c:	f7ff ff98 	bl	ca0 <_i2c_master_write_packet>
}
     d70:	bd10      	pop	{r4, pc}

00000d72 <_i2c_master_wait_for_sync>:
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     d72:	2307      	movs	r3, #7
	SercomI2cm *const i2c_hw = &(module->hw->I2CM);
     d74:	6801      	ldr	r1, [r0, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
     d76:	69ca      	ldr	r2, [r1, #28]
	while (i2c_master_is_syncing(module)) {
     d78:	421a      	tst	r2, r3
     d7a:	d1fc      	bne.n	d76 <_i2c_master_wait_for_sync+0x4>
}
     d7c:	4770      	bx	lr

00000d7e <_i2c_master_read>:
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_read(
		struct i2c_master_module *const module)
{
     d7e:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     d80:	6805      	ldr	r5, [r0, #0]
{
     d82:	0004      	movs	r4, r0
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     d84:	682a      	ldr	r2, [r5, #0]

	/* Find index to save next value in buffer */
	uint16_t buffer_index = module->buffer_length;
     d86:	8b46      	ldrh	r6, [r0, #26]
	buffer_index -= module->buffer_remaining;
     d88:	8b83      	ldrh	r3, [r0, #28]
     d8a:	1af6      	subs	r6, r6, r3

	module->buffer_remaining--;
     d8c:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
     d8e:	b2b6      	uxth	r6, r6
	module->buffer_remaining--;
     d90:	3b01      	subs	r3, #1
     d92:	b29b      	uxth	r3, r3
     d94:	8383      	strh	r3, [r0, #28]
     d96:	7ac3      	ldrb	r3, [r0, #11]

	if (sclsm_flag) {
     d98:	0112      	lsls	r2, r2, #4
     d9a:	d50a      	bpl.n	db2 <_i2c_master_read+0x34>
		if (module->send_nack && module->buffer_remaining == 1) {
     d9c:	2b00      	cmp	r3, #0
     d9e:	d00d      	beq.n	dbc <_i2c_master_read+0x3e>
     da0:	8b83      	ldrh	r3, [r0, #28]
     da2:	2b01      	cmp	r3, #1
     da4:	d10a      	bne.n	dbc <_i2c_master_read+0x3e>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
		}
	} else {
		if (module->send_nack && module->buffer_remaining == 0) {
			/* Set action to NACK. */
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     da6:	2380      	movs	r3, #128	; 0x80
     da8:	686a      	ldr	r2, [r5, #4]
     daa:	02db      	lsls	r3, r3, #11
     dac:	4313      	orrs	r3, r2
     dae:	606b      	str	r3, [r5, #4]
     db0:	e004      	b.n	dbc <_i2c_master_read+0x3e>
		if (module->send_nack && module->buffer_remaining == 0) {
     db2:	2b00      	cmp	r3, #0
     db4:	d002      	beq.n	dbc <_i2c_master_read+0x3e>
     db6:	8b83      	ldrh	r3, [r0, #28]
     db8:	2b00      	cmp	r3, #0
     dba:	d0f4      	beq.n	da6 <_i2c_master_read+0x28>
		}
	}

	if (module->buffer_remaining == 0) {
     dbc:	8ba3      	ldrh	r3, [r4, #28]
     dbe:	2b00      	cmp	r3, #0
     dc0:	d10a      	bne.n	dd8 <_i2c_master_read+0x5a>
		if (module->send_stop) {
     dc2:	7aa3      	ldrb	r3, [r4, #10]
     dc4:	2b00      	cmp	r3, #0
     dc6:	d007      	beq.n	dd8 <_i2c_master_read+0x5a>
			/* Send stop condition */
			_i2c_master_wait_for_sync(module);
     dc8:	0020      	movs	r0, r4
     dca:	f7ff ffd2 	bl	d72 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     dce:	23c0      	movs	r3, #192	; 0xc0
     dd0:	686a      	ldr	r2, [r5, #4]
     dd2:	029b      	lsls	r3, r3, #10
     dd4:	4313      	orrs	r3, r2
     dd6:	606b      	str	r3, [r5, #4]
		}
	}
	
	/* Read byte from slave and put in buffer */
	_i2c_master_wait_for_sync(module);
     dd8:	0020      	movs	r0, r4
     dda:	f7ff ffca 	bl	d72 <_i2c_master_wait_for_sync>
	module->buffer[buffer_index] = i2c_module->DATA.reg;
     dde:	6a23      	ldr	r3, [r4, #32]
     de0:	3528      	adds	r5, #40	; 0x28
     de2:	199e      	adds	r6, r3, r6
     de4:	782b      	ldrb	r3, [r5, #0]
     de6:	b2db      	uxtb	r3, r3
     de8:	7033      	strb	r3, [r6, #0]
}
     dea:	bd70      	pop	{r4, r5, r6, pc}

00000dec <_i2c_master_write>:
 * Write next data. Used by interrupt handler to send next data byte to slave.
 *
 * \param[in,out] module  Pointer to software module structure
 */
static void _i2c_master_write(struct i2c_master_module *const module)
{
     dec:	b570      	push	{r4, r5, r6, lr}
	/* Sanity check arguments. */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     dee:	6806      	ldr	r6, [r0, #0]
{
     df0:	0004      	movs	r4, r0

	/* Check for ack from slave */
	if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK)
     df2:	8b73      	ldrh	r3, [r6, #26]
     df4:	075b      	lsls	r3, r3, #29
     df6:	d503      	bpl.n	e00 <_i2c_master_write+0x14>
	{
		/* Set status */
		module->status = STATUS_ERR_OVERFLOW;
     df8:	231e      	movs	r3, #30
     dfa:	3406      	adds	r4, #6
     dfc:	77e3      	strb	r3, [r4, #31]
	module->buffer_remaining--;

	/* Write byte from buffer to slave */
	_i2c_master_wait_for_sync(module);
	i2c_module->DATA.reg = module->buffer[buffer_index];
}
     dfe:	bd70      	pop	{r4, r5, r6, pc}
	uint16_t buffer_index = module->buffer_length;
     e00:	8b45      	ldrh	r5, [r0, #26]
	buffer_index -= module->buffer_remaining;
     e02:	8b83      	ldrh	r3, [r0, #28]
	i2c_module->DATA.reg = module->buffer[buffer_index];
     e04:	3628      	adds	r6, #40	; 0x28
	buffer_index -= module->buffer_remaining;
     e06:	1aed      	subs	r5, r5, r3
	module->buffer_remaining--;
     e08:	8b83      	ldrh	r3, [r0, #28]
	buffer_index -= module->buffer_remaining;
     e0a:	b2ad      	uxth	r5, r5
	module->buffer_remaining--;
     e0c:	3b01      	subs	r3, #1
     e0e:	b29b      	uxth	r3, r3
     e10:	8383      	strh	r3, [r0, #28]
	_i2c_master_wait_for_sync(module);
     e12:	f7ff ffae 	bl	d72 <_i2c_master_wait_for_sync>
	i2c_module->DATA.reg = module->buffer[buffer_index];
     e16:	6a23      	ldr	r3, [r4, #32]
     e18:	195d      	adds	r5, r3, r5
     e1a:	782b      	ldrb	r3, [r5, #0]
     e1c:	b2db      	uxtb	r3, r3
     e1e:	7033      	strb	r3, [r6, #0]
     e20:	e7ed      	b.n	dfe <_i2c_master_write+0x12>
	...

00000e24 <_i2c_master_interrupt_handler>:
 *
 * \param[in] instance  SERCOM instance that triggered the interrupt
 */
void _i2c_master_interrupt_handler(
		uint8_t instance)
{
     e24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	/* Get software module for callback handling */
	struct i2c_master_module *module =
     e26:	4b5e      	ldr	r3, [pc, #376]	; (fa0 <_i2c_master_interrupt_handler+0x17c>)
     e28:	0080      	lsls	r0, r0, #2
     e2a:	58c4      	ldr	r4, [r0, r3]
			(struct i2c_master_module*)_sercom_instances[instance];

	Assert(module);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
     e2c:	6825      	ldr	r5, [r4, #0]
     e2e:	1da6      	adds	r6, r4, #6
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     e30:	682b      	ldr	r3, [r5, #0]

	/* Combine callback registered and enabled masks */
	uint8_t callback_mask = module->enabled_callback;
     e32:	7e62      	ldrb	r2, [r4, #25]
	callback_mask &= module->registered_callback;
     e34:	7e27      	ldrb	r7, [r4, #24]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     e36:	011b      	lsls	r3, r3, #4
	callback_mask &= module->registered_callback;
     e38:	4017      	ands	r7, r2

	/* Check if the module should respond to address ack */
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     e3a:	8b62      	ldrh	r2, [r4, #26]
	bool sclsm_flag = i2c_module->CTRLA.bit.SCLSM;
     e3c:	0fdb      	lsrs	r3, r3, #31
	if ((module->buffer_length <= 0) && (module->buffer_remaining > 0)) {
     e3e:	2a00      	cmp	r2, #0
     e40:	d12e      	bne.n	ea0 <_i2c_master_interrupt_handler+0x7c>
     e42:	8ba2      	ldrh	r2, [r4, #28]
     e44:	2a00      	cmp	r2, #0
     e46:	d02b      	beq.n	ea0 <_i2c_master_interrupt_handler+0x7c>
	if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_MB)
     e48:	2301      	movs	r3, #1
     e4a:	7e2a      	ldrb	r2, [r5, #24]
     e4c:	421a      	tst	r2, r3
     e4e:	d006      	beq.n	e5e <_i2c_master_interrupt_handler+0x3a>
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     e50:	2202      	movs	r2, #2
		i2c_module->INTFLAG.reg = SERCOM_I2CM_INTENCLR_MB;
     e52:	762b      	strb	r3, [r5, #24]
		if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_ARBLOST) {
     e54:	8b6b      	ldrh	r3, [r5, #26]
     e56:	4013      	ands	r3, r2
     e58:	d010      	beq.n	e7c <_i2c_master_interrupt_handler+0x58>
			module->status = STATUS_ERR_PACKET_COLLISION;
     e5a:	2341      	movs	r3, #65	; 0x41
     e5c:	77f3      	strb	r3, [r6, #31]
	module->buffer_length = module->buffer_remaining;
     e5e:	8ba3      	ldrh	r3, [r4, #28]
     e60:	b29b      	uxth	r3, r3
     e62:	8363      	strh	r3, [r4, #26]
	if (module->status == STATUS_BUSY) {
     e64:	7ff3      	ldrb	r3, [r6, #31]
     e66:	2b05      	cmp	r3, #5
     e68:	d13c      	bne.n	ee4 <_i2c_master_interrupt_handler+0xc0>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
		/* Check that bus ownership is not lost */
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
			module->status = STATUS_ERR_PACKET_COLLISION;
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e6a:	1d63      	adds	r3, r4, #5
     e6c:	7fdb      	ldrb	r3, [r3, #31]
			_i2c_master_write(module);
     e6e:	0020      	movs	r0, r4
		} else if (module->transfer_direction == I2C_TRANSFER_WRITE) {
     e70:	2b00      	cmp	r3, #0
     e72:	d000      	beq.n	e76 <_i2c_master_interrupt_handler+0x52>
     e74:	e08a      	b.n	f8c <_i2c_master_interrupt_handler+0x168>
			_i2c_master_write(module);
     e76:	f7ff ffb9 	bl	dec <_i2c_master_write>
     e7a:	e033      	b.n	ee4 <_i2c_master_interrupt_handler+0xc0>
		else if (i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_RXNACK) {
     e7c:	8b6a      	ldrh	r2, [r5, #26]
     e7e:	0752      	lsls	r2, r2, #29
     e80:	d5ed      	bpl.n	e5e <_i2c_master_interrupt_handler+0x3a>
			module->status           = STATUS_ERR_BAD_ADDRESS;
     e82:	2218      	movs	r2, #24
     e84:	77f2      	strb	r2, [r6, #31]
			module->buffer_remaining = 0;
     e86:	83a3      	strh	r3, [r4, #28]
			if (module->send_stop) {
     e88:	7aa3      	ldrb	r3, [r4, #10]
     e8a:	2b00      	cmp	r3, #0
     e8c:	d0e7      	beq.n	e5e <_i2c_master_interrupt_handler+0x3a>
				_i2c_master_wait_for_sync(module);
     e8e:	0020      	movs	r0, r4
     e90:	f7ff ff6f 	bl	d72 <_i2c_master_wait_for_sync>
				i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     e94:	23c0      	movs	r3, #192	; 0xc0
     e96:	686a      	ldr	r2, [r5, #4]
     e98:	029b      	lsls	r3, r3, #10
     e9a:	4313      	orrs	r3, r2
     e9c:	606b      	str	r3, [r5, #4]
     e9e:	e7de      	b.n	e5e <_i2c_master_interrupt_handler+0x3a>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     ea0:	8b62      	ldrh	r2, [r4, #26]
     ea2:	2a00      	cmp	r2, #0
     ea4:	d05f      	beq.n	f66 <_i2c_master_interrupt_handler+0x142>
     ea6:	8ba2      	ldrh	r2, [r4, #28]
     ea8:	2a00      	cmp	r2, #0
     eaa:	d15c      	bne.n	f66 <_i2c_master_interrupt_handler+0x142>
			(module->status == STATUS_BUSY) &&
     eac:	7ff2      	ldrb	r2, [r6, #31]
	} else if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     eae:	2a05      	cmp	r2, #5
     eb0:	d159      	bne.n	f66 <_i2c_master_interrupt_handler+0x142>
			(module->transfer_direction == I2C_TRANSFER_WRITE)) {
     eb2:	1d62      	adds	r2, r4, #5
     eb4:	7fd2      	ldrb	r2, [r2, #31]
     eb6:	b2d2      	uxtb	r2, r2
			(module->status == STATUS_BUSY) &&
     eb8:	2a00      	cmp	r2, #0
     eba:	d154      	bne.n	f66 <_i2c_master_interrupt_handler+0x142>
		i2c_module->INTENCLR.reg =
     ebc:	2303      	movs	r3, #3
     ebe:	752b      	strb	r3, [r5, #20]
		module->buffer_length = 0;
     ec0:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
     ec2:	77f2      	strb	r2, [r6, #31]
		if (module->send_stop) {
     ec4:	7aa3      	ldrb	r3, [r4, #10]
     ec6:	2b00      	cmp	r3, #0
     ec8:	d04a      	beq.n	f60 <_i2c_master_interrupt_handler+0x13c>
			_i2c_master_wait_for_sync(module);
     eca:	0020      	movs	r0, r4
     ecc:	f7ff ff51 	bl	d72 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(3);
     ed0:	23c0      	movs	r3, #192	; 0xc0
     ed2:	686a      	ldr	r2, [r5, #4]
     ed4:	029b      	lsls	r3, r3, #10
     ed6:	4313      	orrs	r3, r2
     ed8:	606b      	str	r3, [r5, #4]
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE)) {
     eda:	07fb      	lsls	r3, r7, #31
     edc:	d502      	bpl.n	ee4 <_i2c_master_interrupt_handler+0xc0>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     ede:	68e3      	ldr	r3, [r4, #12]
     ee0:	0020      	movs	r0, r4
     ee2:	4798      	blx	r3
			_i2c_master_read(module);
		}
	}

	/* Check if read buffer transfer is complete */
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     ee4:	8b63      	ldrh	r3, [r4, #26]
     ee6:	2b00      	cmp	r3, #0
     ee8:	d01b      	beq.n	f22 <_i2c_master_interrupt_handler+0xfe>
     eea:	8ba3      	ldrh	r3, [r4, #28]
     eec:	2b00      	cmp	r3, #0
     eee:	d118      	bne.n	f22 <_i2c_master_interrupt_handler+0xfe>
			(module->status == STATUS_BUSY) &&
     ef0:	7ff3      	ldrb	r3, [r6, #31]
	if ((module->buffer_length > 0) && (module->buffer_remaining <= 0) &&
     ef2:	2b05      	cmp	r3, #5
     ef4:	d115      	bne.n	f22 <_i2c_master_interrupt_handler+0xfe>
			(module->transfer_direction == I2C_TRANSFER_READ)) {
     ef6:	1d63      	adds	r3, r4, #5
     ef8:	7fda      	ldrb	r2, [r3, #31]
			(module->status == STATUS_BUSY) &&
     efa:	2a01      	cmp	r2, #1
     efc:	d111      	bne.n	f22 <_i2c_master_interrupt_handler+0xfe>
		
		/* Clear read interrupt flag */
		if (i2c_module->INTFLAG.reg & SERCOM_I2CM_INTFLAG_SB) {
     efe:	7e29      	ldrb	r1, [r5, #24]
     f00:	3201      	adds	r2, #1
     f02:	4211      	tst	r1, r2
     f04:	d000      	beq.n	f08 <_i2c_master_interrupt_handler+0xe4>
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     f06:	762a      	strb	r2, [r5, #24]
		}
		/* Stop packet operation */
		i2c_module->INTENCLR.reg =
     f08:	2203      	movs	r2, #3
     f0a:	752a      	strb	r2, [r5, #20]
				SERCOM_I2CM_INTENCLR_MB | SERCOM_I2CM_INTENCLR_SB;
		module->buffer_length = 0;
     f0c:	2200      	movs	r2, #0
     f0e:	8362      	strh	r2, [r4, #26]
		module->status        = STATUS_OK;
     f10:	77f2      	strb	r2, [r6, #31]

		/* Call appropriate callback if enabled and registered */
		if ((callback_mask & (1 << I2C_MASTER_CALLBACK_READ_COMPLETE))
     f12:	07ba      	lsls	r2, r7, #30
     f14:	d53d      	bpl.n	f92 <_i2c_master_interrupt_handler+0x16e>
				&& (module->transfer_direction == I2C_TRANSFER_READ)) {
     f16:	7fda      	ldrb	r2, [r3, #31]
     f18:	2a01      	cmp	r2, #1
     f1a:	d13a      	bne.n	f92 <_i2c_master_interrupt_handler+0x16e>
			module->callbacks[I2C_MASTER_CALLBACK_READ_COMPLETE](module);
     f1c:	6923      	ldr	r3, [r4, #16]
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     f1e:	0020      	movs	r0, r4
     f20:	4798      	blx	r3
		}
	}

	/* Check for error */
	if ((module->status != STATUS_BUSY) && (module->status != STATUS_OK)) {
     f22:	7ff3      	ldrb	r3, [r6, #31]
     f24:	2b05      	cmp	r3, #5
     f26:	d01a      	beq.n	f5e <_i2c_master_interrupt_handler+0x13a>
     f28:	7ff3      	ldrb	r3, [r6, #31]
     f2a:	2b00      	cmp	r3, #0
     f2c:	d017      	beq.n	f5e <_i2c_master_interrupt_handler+0x13a>
		/* Stop packet operation */
		i2c_module->INTENCLR.reg = SERCOM_I2CM_INTENCLR_MB |
     f2e:	2303      	movs	r3, #3
     f30:	752b      	strb	r3, [r5, #20]
				SERCOM_I2CM_INTENCLR_SB;

		module->buffer_length = 0;
     f32:	2300      	movs	r3, #0
     f34:	8363      	strh	r3, [r4, #26]
		module->buffer_remaining = 0;
     f36:	83a3      	strh	r3, [r4, #28]

		/* Send nack and stop command unless arbitration is lost */
		if ((module->status != STATUS_ERR_PACKET_COLLISION) &&
     f38:	7ff3      	ldrb	r3, [r6, #31]
     f3a:	2b41      	cmp	r3, #65	; 0x41
     f3c:	d00a      	beq.n	f54 <_i2c_master_interrupt_handler+0x130>
     f3e:	7aa3      	ldrb	r3, [r4, #10]
     f40:	2b00      	cmp	r3, #0
     f42:	d007      	beq.n	f54 <_i2c_master_interrupt_handler+0x130>
				module->send_stop) {
			_i2c_master_wait_for_sync(module);
     f44:	0020      	movs	r0, r4
     f46:	f7ff ff14 	bl	d72 <_i2c_master_wait_for_sync>
			i2c_module->CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT |
     f4a:	23e0      	movs	r3, #224	; 0xe0
     f4c:	686a      	ldr	r2, [r5, #4]
     f4e:	02db      	lsls	r3, r3, #11
     f50:	4313      	orrs	r3, r2
     f52:	606b      	str	r3, [r5, #4]
					SERCOM_I2CM_CTRLB_CMD(3);
		}

		/* Call error callback if enabled and registered */
		if (callback_mask & (1 << I2C_MASTER_CALLBACK_ERROR)) {
     f54:	077b      	lsls	r3, r7, #29
     f56:	d502      	bpl.n	f5e <_i2c_master_interrupt_handler+0x13a>
			module->callbacks[I2C_MASTER_CALLBACK_ERROR](module);
     f58:	6963      	ldr	r3, [r4, #20]
     f5a:	0020      	movs	r0, r4
     f5c:	4798      	blx	r3
		}
	}
}
     f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			i2c_module->INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     f60:	2301      	movs	r3, #1
     f62:	762b      	strb	r3, [r5, #24]
     f64:	e7b9      	b.n	eda <_i2c_master_interrupt_handler+0xb6>
	} else if ((module->buffer_length > 0) && (module->buffer_remaining > 0)){
     f66:	8b62      	ldrh	r2, [r4, #26]
     f68:	2a00      	cmp	r2, #0
     f6a:	d0bb      	beq.n	ee4 <_i2c_master_interrupt_handler+0xc0>
     f6c:	8ba2      	ldrh	r2, [r4, #28]
     f6e:	2a00      	cmp	r2, #0
     f70:	d0b8      	beq.n	ee4 <_i2c_master_interrupt_handler+0xc0>
		if ((!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(2))) &&
     f72:	8b6a      	ldrh	r2, [r5, #26]
     f74:	0692      	lsls	r2, r2, #26
     f76:	d500      	bpl.n	f7a <_i2c_master_interrupt_handler+0x156>
     f78:	e777      	b.n	e6a <_i2c_master_interrupt_handler+0x46>
     f7a:	2b00      	cmp	r3, #0
     f7c:	d003      	beq.n	f86 <_i2c_master_interrupt_handler+0x162>
				(!(sclsm_flag && (module->buffer_remaining == 1))))	{
     f7e:	8ba3      	ldrh	r3, [r4, #28]
     f80:	2b01      	cmp	r3, #1
     f82:	d100      	bne.n	f86 <_i2c_master_interrupt_handler+0x162>
     f84:	e771      	b.n	e6a <_i2c_master_interrupt_handler+0x46>
			module->status = STATUS_ERR_PACKET_COLLISION;
     f86:	2341      	movs	r3, #65	; 0x41
     f88:	77f3      	strb	r3, [r6, #31]
     f8a:	e7ab      	b.n	ee4 <_i2c_master_interrupt_handler+0xc0>
			_i2c_master_read(module);
     f8c:	f7ff fef7 	bl	d7e <_i2c_master_read>
     f90:	e7a8      	b.n	ee4 <_i2c_master_interrupt_handler+0xc0>
		} else if ((callback_mask & (1 << I2C_MASTER_CALLBACK_WRITE_COMPLETE))
     f92:	07fa      	lsls	r2, r7, #31
     f94:	d5c5      	bpl.n	f22 <_i2c_master_interrupt_handler+0xfe>
				&& (module->transfer_direction == I2C_TRANSFER_WRITE)) {
     f96:	7fdb      	ldrb	r3, [r3, #31]
     f98:	2b00      	cmp	r3, #0
     f9a:	d1c2      	bne.n	f22 <_i2c_master_interrupt_handler+0xfe>
			module->callbacks[I2C_MASTER_CALLBACK_WRITE_COMPLETE](module);
     f9c:	68e3      	ldr	r3, [r4, #12]
     f9e:	e7be      	b.n	f1e <_i2c_master_interrupt_handler+0xfa>
     fa0:	200001bc 	.word	0x200001bc

00000fa4 <sercom_set_gclk_generator>:
 *                                         forced.
 */
enum status_code sercom_set_gclk_generator(
		const enum gclk_generator generator_source,
		const bool force_change)
{
     fa4:	b537      	push	{r0, r1, r2, r4, r5, lr}
	/* Check if valid option */
	if (!_sercom_config.generator_is_set || force_change) {
     fa6:	4c0d      	ldr	r4, [pc, #52]	; (fdc <sercom_set_gclk_generator+0x38>)
{
     fa8:	0005      	movs	r5, r0
	if (!_sercom_config.generator_is_set || force_change) {
     faa:	7823      	ldrb	r3, [r4, #0]
     fac:	2b00      	cmp	r3, #0
     fae:	d001      	beq.n	fb4 <sercom_set_gclk_generator+0x10>
     fb0:	2900      	cmp	r1, #0
     fb2:	d00c      	beq.n	fce <sercom_set_gclk_generator+0x2a>
		/* Create and fill a GCLK configuration structure for the new config */
		struct system_gclk_chan_config gclk_chan_conf;
		system_gclk_chan_get_config_defaults(&gclk_chan_conf);
		gclk_chan_conf.source_generator = generator_source;
     fb4:	a901      	add	r1, sp, #4
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     fb6:	200d      	movs	r0, #13
		gclk_chan_conf.source_generator = generator_source;
     fb8:	700d      	strb	r5, [r1, #0]
		system_gclk_chan_set_config(SERCOM_GCLK_ID, &gclk_chan_conf);
     fba:	f000 fb8b 	bl	16d4 <system_gclk_chan_set_config>
		system_gclk_chan_enable(SERCOM_GCLK_ID);
     fbe:	200d      	movs	r0, #13
     fc0:	f000 fb4c 	bl	165c <system_gclk_chan_enable>

		/* Save config */
		_sercom_config.generator_source = generator_source;
		_sercom_config.generator_is_set = true;
     fc4:	2301      	movs	r3, #1

		return STATUS_OK;
     fc6:	2000      	movs	r0, #0
		_sercom_config.generator_source = generator_source;
     fc8:	7065      	strb	r5, [r4, #1]
		_sercom_config.generator_is_set = true;
     fca:	7023      	strb	r3, [r4, #0]
		return STATUS_OK;
	}

	/* Return invalid config to already initialized GCLK */
	return STATUS_ERR_ALREADY_INITIALIZED;
}
     fcc:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
	} else if (generator_source == _sercom_config.generator_source) {
     fce:	7863      	ldrb	r3, [r4, #1]
		return STATUS_OK;
     fd0:	0008      	movs	r0, r1
	} else if (generator_source == _sercom_config.generator_source) {
     fd2:	42ab      	cmp	r3, r5
     fd4:	d0fa      	beq.n	fcc <sercom_set_gclk_generator+0x28>
	return STATUS_ERR_ALREADY_INITIALIZED;
     fd6:	201d      	movs	r0, #29
     fd8:	e7f8      	b.n	fcc <sercom_set_gclk_generator+0x28>
     fda:	46c0      	nop			; (mov r8, r8)
     fdc:	20000071 	.word	0x20000071

00000fe0 <_sercom_get_default_pad>:
 */
uint32_t _sercom_get_default_pad(
		Sercom *const sercom_module,
		const uint8_t pad)
{
	switch ((uintptr_t)sercom_module) {
     fe0:	4a1d      	ldr	r2, [pc, #116]	; (1058 <_sercom_get_default_pad+0x78>)
{
     fe2:	0003      	movs	r3, r0
     fe4:	b500      	push	{lr}
     fe6:	0008      	movs	r0, r1
	switch ((uintptr_t)sercom_module) {
     fe8:	4293      	cmp	r3, r2
     fea:	d013      	beq.n	1014 <_sercom_get_default_pad+0x34>
     fec:	4a1b      	ldr	r2, [pc, #108]	; (105c <_sercom_get_default_pad+0x7c>)
     fee:	4293      	cmp	r3, r2
     ff0:	d01d      	beq.n	102e <_sercom_get_default_pad+0x4e>
     ff2:	4a1b      	ldr	r2, [pc, #108]	; (1060 <_sercom_get_default_pad+0x80>)
     ff4:	4293      	cmp	r3, r2
     ff6:	d127      	bne.n	1048 <_sercom_get_default_pad+0x68>
		/* Auto-generate a lookup table for the default SERCOM pad defaults */
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
	}

	Assert(false);
	return 0;
     ff8:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
     ffa:	2903      	cmp	r1, #3
     ffc:	d804      	bhi.n	1008 <_sercom_get_default_pad+0x28>
     ffe:	f001 f937 	bl	2270 <__gnu_thumb1_case_uqi>
    1002:	0225      	.short	0x0225
    1004:	0705      	.short	0x0705
    1006:	4b17      	ldr	r3, [pc, #92]	; (1064 <_sercom_get_default_pad+0x84>)
}
    1008:	0018      	movs	r0, r3
    100a:	bd00      	pop	{pc}
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    100c:	4b16      	ldr	r3, [pc, #88]	; (1068 <_sercom_get_default_pad+0x88>)
    100e:	e7fb      	b.n	1008 <_sercom_get_default_pad+0x28>
    1010:	4b16      	ldr	r3, [pc, #88]	; (106c <_sercom_get_default_pad+0x8c>)
    1012:	e7f9      	b.n	1008 <_sercom_get_default_pad+0x28>
	return 0;
    1014:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1016:	2903      	cmp	r1, #3
    1018:	d8f6      	bhi.n	1008 <_sercom_get_default_pad+0x28>
    101a:	f001 f929 	bl	2270 <__gnu_thumb1_case_uqi>
    101e:	0219      	.short	0x0219
    1020:	0604      	.short	0x0604
    1022:	4b13      	ldr	r3, [pc, #76]	; (1070 <_sercom_get_default_pad+0x90>)
    1024:	e7f0      	b.n	1008 <_sercom_get_default_pad+0x28>
    1026:	4b13      	ldr	r3, [pc, #76]	; (1074 <_sercom_get_default_pad+0x94>)
    1028:	e7ee      	b.n	1008 <_sercom_get_default_pad+0x28>
    102a:	4b13      	ldr	r3, [pc, #76]	; (1078 <_sercom_get_default_pad+0x98>)
    102c:	e7ec      	b.n	1008 <_sercom_get_default_pad+0x28>
	return 0;
    102e:	2300      	movs	r3, #0
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    1030:	2903      	cmp	r1, #3
    1032:	d8e9      	bhi.n	1008 <_sercom_get_default_pad+0x28>
    1034:	f001 f91c 	bl	2270 <__gnu_thumb1_case_uqi>
    1038:	0604020e 	.word	0x0604020e
    103c:	4b0f      	ldr	r3, [pc, #60]	; (107c <_sercom_get_default_pad+0x9c>)
    103e:	e7e3      	b.n	1008 <_sercom_get_default_pad+0x28>
    1040:	4b0f      	ldr	r3, [pc, #60]	; (1080 <_sercom_get_default_pad+0xa0>)
    1042:	e7e1      	b.n	1008 <_sercom_get_default_pad+0x28>
    1044:	4b0f      	ldr	r3, [pc, #60]	; (1084 <_sercom_get_default_pad+0xa4>)
    1046:	e7df      	b.n	1008 <_sercom_get_default_pad+0x28>
	return 0;
    1048:	2300      	movs	r3, #0
    104a:	e7dd      	b.n	1008 <_sercom_get_default_pad+0x28>
		MREPEAT(SERCOM_INST_NUM, _SERCOM_PAD_DEFAULTS_CASE, pad)
    104c:	4b0e      	ldr	r3, [pc, #56]	; (1088 <_sercom_get_default_pad+0xa8>)
    104e:	e7db      	b.n	1008 <_sercom_get_default_pad+0x28>
    1050:	4b0e      	ldr	r3, [pc, #56]	; (108c <_sercom_get_default_pad+0xac>)
    1052:	e7d9      	b.n	1008 <_sercom_get_default_pad+0x28>
    1054:	4b0e      	ldr	r3, [pc, #56]	; (1090 <_sercom_get_default_pad+0xb0>)
    1056:	e7d7      	b.n	1008 <_sercom_get_default_pad+0x28>
    1058:	42000c00 	.word	0x42000c00
    105c:	42001000 	.word	0x42001000
    1060:	42000800 	.word	0x42000800
    1064:	00050003 	.word	0x00050003
    1068:	00060003 	.word	0x00060003
    106c:	00070003 	.word	0x00070003
    1070:	00170002 	.word	0x00170002
    1074:	001e0003 	.word	0x001e0003
    1078:	001f0003 	.word	0x001f0003
    107c:	00170003 	.word	0x00170003
    1080:	00100003 	.word	0x00100003
    1084:	00190003 	.word	0x00190003
    1088:	00040003 	.word	0x00040003
    108c:	00160002 	.word	0x00160002
    1090:	00160003 	.word	0x00160003

00001094 <_sercom_get_sercom_inst_index>:
 *
 * \return Index of given instance.
 */
uint8_t _sercom_get_sercom_inst_index(
		Sercom *const sercom_instance)
{
    1094:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	/* Save all available SERCOM instances for compare */
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    1096:	4b0c      	ldr	r3, [pc, #48]	; (10c8 <_sercom_get_sercom_inst_index+0x34>)
{
    1098:	0001      	movs	r1, r0
	Sercom *sercom_instances[SERCOM_INST_NUM] = SERCOM_INSTS;
    109a:	0018      	movs	r0, r3
    109c:	aa01      	add	r2, sp, #4
    109e:	c870      	ldmia	r0!, {r4, r5, r6}
    10a0:	c270      	stmia	r2!, {r4, r5, r6}

	/* Find index for sercom instance */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    10a2:	9a01      	ldr	r2, [sp, #4]
    10a4:	428a      	cmp	r2, r1
    10a6:	d00a      	beq.n	10be <_sercom_get_sercom_inst_index+0x2a>
    10a8:	685a      	ldr	r2, [r3, #4]
    10aa:	428a      	cmp	r2, r1
    10ac:	d009      	beq.n	10c2 <_sercom_get_sercom_inst_index+0x2e>
    10ae:	689b      	ldr	r3, [r3, #8]
		}
	}

	/* Invalid data given */
	Assert(false);
	return 0;
    10b0:	2000      	movs	r0, #0
		if ((uintptr_t)sercom_instance == (uintptr_t)sercom_instances[i]) {
    10b2:	428b      	cmp	r3, r1
    10b4:	d101      	bne.n	10ba <_sercom_get_sercom_inst_index+0x26>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10b6:	3002      	adds	r0, #2
			return i;
    10b8:	b2c0      	uxtb	r0, r0
}
    10ba:	b004      	add	sp, #16
    10bc:	bd70      	pop	{r4, r5, r6, pc}
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    10be:	2000      	movs	r0, #0
    10c0:	e7fa      	b.n	10b8 <_sercom_get_sercom_inst_index+0x24>
    10c2:	2001      	movs	r0, #1
    10c4:	e7f8      	b.n	10b8 <_sercom_get_sercom_inst_index+0x24>
    10c6:	46c0      	nop			; (mov r8, r8)
    10c8:	00003cc0 	.word	0x00003cc0

000010cc <_sercom_default_handler>:
 */
static void _sercom_default_handler(
		const uint8_t instance)
{
	Assert(false);
}
    10cc:	4770      	bx	lr
	...

000010d0 <_sercom_set_handler>:
 * \param[in]  interrupt_handler  Pointer to instance callback handler.
 */
void _sercom_set_handler(
		const uint8_t instance,
		const sercom_handler_t interrupt_handler)
{
    10d0:	b570      	push	{r4, r5, r6, lr}
	/* Initialize handlers with default handler and device instances with 0 */
	if (_handler_table_initialized == false) {
    10d2:	4e09      	ldr	r6, [pc, #36]	; (10f8 <_sercom_set_handler+0x28>)
    10d4:	4b09      	ldr	r3, [pc, #36]	; (10fc <_sercom_set_handler+0x2c>)
    10d6:	7832      	ldrb	r2, [r6, #0]
    10d8:	2a00      	cmp	r2, #0
    10da:	d109      	bne.n	10f0 <_sercom_set_handler+0x20>
		for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
			_sercom_instances[i] = NULL;
    10dc:	4c08      	ldr	r4, [pc, #32]	; (1100 <_sercom_set_handler+0x30>)
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    10de:	4d09      	ldr	r5, [pc, #36]	; (1104 <_sercom_set_handler+0x34>)
			_sercom_instances[i] = NULL;
    10e0:	6022      	str	r2, [r4, #0]
    10e2:	6062      	str	r2, [r4, #4]
    10e4:	60a2      	str	r2, [r4, #8]
		}

		_handler_table_initialized = true;
    10e6:	3201      	adds	r2, #1
			_sercom_interrupt_handlers[i] = &_sercom_default_handler;
    10e8:	601d      	str	r5, [r3, #0]
    10ea:	605d      	str	r5, [r3, #4]
    10ec:	609d      	str	r5, [r3, #8]
		_handler_table_initialized = true;
    10ee:	7032      	strb	r2, [r6, #0]
	}

	/* Save interrupt handler */
	_sercom_interrupt_handlers[instance] = interrupt_handler;
    10f0:	0080      	lsls	r0, r0, #2
    10f2:	5019      	str	r1, [r3, r0]
}
    10f4:	bd70      	pop	{r4, r5, r6, pc}
    10f6:	46c0      	nop			; (mov r8, r8)
    10f8:	20000073 	.word	0x20000073
    10fc:	20000074 	.word	0x20000074
    1100:	200001bc 	.word	0x200001bc
    1104:	000010cd 	.word	0x000010cd

00001108 <_sercom_get_interrupt_vector>:
 * \retval SYSTEM_INTERRUPT_MODULE_SERCOM7
 */
enum system_interrupt_vector _sercom_get_interrupt_vector(
		Sercom *const sercom_instance)
{
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    1108:	2309      	movs	r3, #9
{
    110a:	b513      	push	{r0, r1, r4, lr}
	const uint8_t sercom_int_vectors[SERCOM_INST_NUM] =
    110c:	ac01      	add	r4, sp, #4
    110e:	7023      	strb	r3, [r4, #0]
    1110:	3301      	adds	r3, #1
    1112:	7063      	strb	r3, [r4, #1]
    1114:	3301      	adds	r3, #1
    1116:	70a3      	strb	r3, [r4, #2]
		{
			MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_VECT_NUM, ~)
		};

	/* Retrieve the index of the SERCOM being requested */
	uint8_t instance_index = _sercom_get_sercom_inst_index(sercom_instance);
    1118:	f7ff ffbc 	bl	1094 <_sercom_get_sercom_inst_index>

	/* Get the vector number from the lookup table for the requested SERCOM */
	return (enum system_interrupt_vector)sercom_int_vectors[instance_index];
    111c:	5620      	ldrsb	r0, [r4, r0]
}
    111e:	bd16      	pop	{r1, r2, r4, pc}

00001120 <SERCOM0_Handler>:

/** Auto-generate a set of interrupt handlers for each SERCOM in the device */
MREPEAT(SERCOM_INST_NUM, _SERCOM_INTERRUPT_HANDLER, ~)
    1120:	b510      	push	{r4, lr}
    1122:	4b02      	ldr	r3, [pc, #8]	; (112c <SERCOM0_Handler+0xc>)
    1124:	2000      	movs	r0, #0
    1126:	681b      	ldr	r3, [r3, #0]
    1128:	4798      	blx	r3
    112a:	bd10      	pop	{r4, pc}
    112c:	20000074 	.word	0x20000074

00001130 <SERCOM1_Handler>:
    1130:	b510      	push	{r4, lr}
    1132:	4b02      	ldr	r3, [pc, #8]	; (113c <SERCOM1_Handler+0xc>)
    1134:	2001      	movs	r0, #1
    1136:	685b      	ldr	r3, [r3, #4]
    1138:	4798      	blx	r3
    113a:	bd10      	pop	{r4, pc}
    113c:	20000074 	.word	0x20000074

00001140 <SERCOM2_Handler>:
    1140:	b510      	push	{r4, lr}
    1142:	4b02      	ldr	r3, [pc, #8]	; (114c <SERCOM2_Handler+0xc>)
    1144:	2002      	movs	r0, #2
    1146:	689b      	ldr	r3, [r3, #8]
    1148:	4798      	blx	r3
    114a:	bd10      	pop	{r4, pc}
    114c:	20000074 	.word	0x20000074

00001150 <_system_dfll_wait_for_sync>:
 * \internal
 * \brief Wait for sync to the DFLL control registers.
 */
static inline void _system_dfll_wait_for_sync(void)
{
	while (!(SYSCTRL->PCLKSR.reg & SYSCTRL_PCLKSR_DFLLRDY)) {
    1150:	2310      	movs	r3, #16
    1152:	4902      	ldr	r1, [pc, #8]	; (115c <_system_dfll_wait_for_sync+0xc>)
    1154:	68ca      	ldr	r2, [r1, #12]
    1156:	421a      	tst	r2, r3
    1158:	d0fc      	beq.n	1154 <_system_dfll_wait_for_sync+0x4>
		/* Wait for DFLL sync */
	}
}
    115a:	4770      	bx	lr
    115c:	40000800 	.word	0x40000800

00001160 <system_clock_source_enable.part.0>:
	case SYSTEM_CLOCK_SOURCE_XOSC32K:
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
		break;

	case SYSTEM_CLOCK_SOURCE_DFLL:
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1160:	2202      	movs	r2, #2
enum status_code system_clock_source_enable(
    1162:	b570      	push	{r4, r5, r6, lr}
	SYSCTRL->DFLLCTRL.reg = 0;
    1164:	2600      	movs	r6, #0
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    1166:	4d0a      	ldr	r5, [pc, #40]	; (1190 <system_clock_source_enable.part.0+0x30>)
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1168:	4c0a      	ldr	r4, [pc, #40]	; (1194 <system_clock_source_enable.part.0+0x34>)
		_system_clock_inst.dfll.control |= SYSCTRL_DFLLCTRL_ENABLE;
    116a:	682b      	ldr	r3, [r5, #0]
    116c:	4313      	orrs	r3, r2
    116e:	602b      	str	r3, [r5, #0]
	SYSCTRL->DFLLCTRL.reg = SYSCTRL_DFLLCTRL_ENABLE;
    1170:	84a2      	strh	r2, [r4, #36]	; 0x24
	_system_dfll_wait_for_sync();
    1172:	f7ff ffed 	bl	1150 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLMUL.reg = _system_clock_inst.dfll.mul;
    1176:	68ab      	ldr	r3, [r5, #8]
    1178:	62e3      	str	r3, [r4, #44]	; 0x2c
	SYSCTRL->DFLLVAL.reg = _system_clock_inst.dfll.val;
    117a:	686b      	ldr	r3, [r5, #4]
    117c:	62a3      	str	r3, [r4, #40]	; 0x28
	SYSCTRL->DFLLCTRL.reg = 0;
    117e:	84a6      	strh	r6, [r4, #36]	; 0x24
	_system_dfll_wait_for_sync();
    1180:	f7ff ffe6 	bl	1150 <_system_dfll_wait_for_sync>
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1184:	682b      	ldr	r3, [r5, #0]
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
	}

	return STATUS_OK;
}
    1186:	0030      	movs	r0, r6
	SYSCTRL->DFLLCTRL.reg = _system_clock_inst.dfll.control;
    1188:	b29b      	uxth	r3, r3
    118a:	84a3      	strh	r3, [r4, #36]	; 0x24
}
    118c:	bd70      	pop	{r4, r5, r6, pc}
    118e:	46c0      	nop			; (mov r8, r8)
    1190:	20000080 	.word	0x20000080
    1194:	40000800 	.word	0x40000800

00001198 <system_clock_source_get_hz>:
{
    1198:	b570      	push	{r4, r5, r6, lr}
	switch (clock_source) {
    119a:	2808      	cmp	r0, #8
    119c:	d806      	bhi.n	11ac <system_clock_source_get_hz+0x14>
    119e:	f001 f867 	bl	2270 <__gnu_thumb1_case_uqi>
    11a2:	0508      	.short	0x0508
    11a4:	12303005 	.word	0x12303005
    11a8:	150b      	.short	0x150b
    11aa:	28          	.byte	0x28
    11ab:	00          	.byte	0x00
		return 0;
    11ac:	2400      	movs	r4, #0
}
    11ae:	0020      	movs	r0, r4
    11b0:	bd70      	pop	{r4, r5, r6, pc}
		return _system_clock_inst.xosc.frequency;
    11b2:	4b16      	ldr	r3, [pc, #88]	; (120c <system_clock_source_get_hz+0x74>)
    11b4:	691c      	ldr	r4, [r3, #16]
    11b6:	e7fa      	b.n	11ae <system_clock_source_get_hz+0x16>
		return 8000000UL >> SYSCTRL->OSC8M.bit.PRESC;
    11b8:	4b15      	ldr	r3, [pc, #84]	; (1210 <system_clock_source_get_hz+0x78>)
    11ba:	4c16      	ldr	r4, [pc, #88]	; (1214 <system_clock_source_get_hz+0x7c>)
    11bc:	6a1b      	ldr	r3, [r3, #32]
    11be:	059b      	lsls	r3, r3, #22
    11c0:	0f9b      	lsrs	r3, r3, #30
    11c2:	40dc      	lsrs	r4, r3
    11c4:	e7f3      	b.n	11ae <system_clock_source_get_hz+0x16>
		return _system_clock_inst.xosc32k.frequency;
    11c6:	4b11      	ldr	r3, [pc, #68]	; (120c <system_clock_source_get_hz+0x74>)
    11c8:	695c      	ldr	r4, [r3, #20]
    11ca:	e7f0      	b.n	11ae <system_clock_source_get_hz+0x16>
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    11cc:	4d0f      	ldr	r5, [pc, #60]	; (120c <system_clock_source_get_hz+0x74>)
			return 0;
    11ce:	2400      	movs	r4, #0
		if (!(_system_clock_inst.dfll.control & SYSCTRL_DFLLCTRL_ENABLE))
    11d0:	682b      	ldr	r3, [r5, #0]
    11d2:	079b      	lsls	r3, r3, #30
    11d4:	d5eb      	bpl.n	11ae <system_clock_source_get_hz+0x16>
		_system_dfll_wait_for_sync();
    11d6:	f7ff ffbb 	bl	1150 <_system_dfll_wait_for_sync>
		switch(_system_clock_inst.dfll.control &
    11da:	2224      	movs	r2, #36	; 0x24
    11dc:	682b      	ldr	r3, [r5, #0]
    11de:	4013      	ands	r3, r2
    11e0:	2b04      	cmp	r3, #4
    11e2:	d111      	bne.n	1208 <system_clock_source_get_hz+0x70>
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11e4:	0020      	movs	r0, r4
    11e6:	f000 fa81 	bl	16ec <system_gclk_chan_get_hz>
					(_system_clock_inst.dfll.mul & 0xffff);
    11ea:	68ac      	ldr	r4, [r5, #8]
    11ec:	b2a4      	uxth	r4, r4
			return system_gclk_chan_get_hz(SYSCTRL_GCLK_ID_DFLL48) *
    11ee:	4344      	muls	r4, r0
    11f0:	e7dd      	b.n	11ae <system_clock_source_get_hz+0x16>
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11f2:	4b09      	ldr	r3, [pc, #36]	; (1218 <system_clock_source_get_hz+0x80>)
			return 0;
    11f4:	2400      	movs	r4, #0
		if (!(SYSCTRL->DPLLSTATUS.reg & SYSCTRL_DPLLSTATUS_ENABLE)) {
    11f6:	781b      	ldrb	r3, [r3, #0]
    11f8:	075b      	lsls	r3, r3, #29
    11fa:	d5d8      	bpl.n	11ae <system_clock_source_get_hz+0x16>
		return _system_clock_inst.dpll.frequency;
    11fc:	4b03      	ldr	r3, [pc, #12]	; (120c <system_clock_source_get_hz+0x74>)
    11fe:	68dc      	ldr	r4, [r3, #12]
    1200:	e7d5      	b.n	11ae <system_clock_source_get_hz+0x16>
		return 32768UL;
    1202:	2480      	movs	r4, #128	; 0x80
    1204:	0224      	lsls	r4, r4, #8
    1206:	e7d2      	b.n	11ae <system_clock_source_get_hz+0x16>
			return 48000000UL;
    1208:	4c04      	ldr	r4, [pc, #16]	; (121c <system_clock_source_get_hz+0x84>)
    120a:	e7d0      	b.n	11ae <system_clock_source_get_hz+0x16>
    120c:	20000080 	.word	0x20000080
    1210:	40000800 	.word	0x40000800
    1214:	007a1200 	.word	0x007a1200
    1218:	40000850 	.word	0x40000850
    121c:	02dc6c00 	.word	0x02dc6c00

00001220 <system_clock_source_osc8m_set_config>:
{
    1220:	b570      	push	{r4, r5, r6, lr}
	temp.bit.ONDEMAND = config->on_demand;
    1222:	7884      	ldrb	r4, [r0, #2]
	temp.bit.PRESC    = config->prescaler;
    1224:	7802      	ldrb	r2, [r0, #0]
	SYSCTRL->OSC8M = temp;
    1226:	7845      	ldrb	r5, [r0, #1]
    1228:	2001      	movs	r0, #1
    122a:	2640      	movs	r6, #64	; 0x40
    122c:	4005      	ands	r5, r0
    122e:	4020      	ands	r0, r4
    1230:	2480      	movs	r4, #128	; 0x80
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1232:	4908      	ldr	r1, [pc, #32]	; (1254 <system_clock_source_osc8m_set_config+0x34>)
	SYSCTRL->OSC8M = temp;
    1234:	01ad      	lsls	r5, r5, #6
	SYSCTRL_OSC8M_Type temp = SYSCTRL->OSC8M;
    1236:	6a0b      	ldr	r3, [r1, #32]
	SYSCTRL->OSC8M = temp;
    1238:	01c0      	lsls	r0, r0, #7
    123a:	43b3      	bics	r3, r6
    123c:	432b      	orrs	r3, r5
    123e:	43a3      	bics	r3, r4
    1240:	4303      	orrs	r3, r0
    1242:	2003      	movs	r0, #3
    1244:	4002      	ands	r2, r0
    1246:	4804      	ldr	r0, [pc, #16]	; (1258 <system_clock_source_osc8m_set_config+0x38>)
    1248:	0212      	lsls	r2, r2, #8
    124a:	4003      	ands	r3, r0
    124c:	4313      	orrs	r3, r2
    124e:	620b      	str	r3, [r1, #32]
}
    1250:	bd70      	pop	{r4, r5, r6, pc}
    1252:	46c0      	nop			; (mov r8, r8)
    1254:	40000800 	.word	0x40000800
    1258:	fffffcff 	.word	0xfffffcff

0000125c <system_clock_source_osc32k_set_config>:
{
    125c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    125e:	4f18      	ldr	r7, [pc, #96]	; (12c0 <system_clock_source_osc32k_set_config+0x64>)
	temp.bit.EN1K     = config->enable_1khz_output;
    1260:	7846      	ldrb	r6, [r0, #1]
	SYSCTRL_OSC32K_Type temp = SYSCTRL->OSC32K;
    1262:	69bb      	ldr	r3, [r7, #24]
    1264:	0019      	movs	r1, r3
	temp.bit.STARTUP  = config->startup_time;
    1266:	7803      	ldrb	r3, [r0, #0]
    1268:	9301      	str	r3, [sp, #4]
	SYSCTRL->OSC32K  = temp;
    126a:	2304      	movs	r3, #4
	temp.bit.WRTLOCK  = config->write_once;
    126c:	7942      	ldrb	r2, [r0, #5]
	temp.bit.ONDEMAND = config->on_demand;
    126e:	7904      	ldrb	r4, [r0, #4]
	temp.bit.RUNSTDBY = config->run_in_standby;
    1270:	78c5      	ldrb	r5, [r0, #3]
	temp.bit.WRTLOCK  = config->write_once;
    1272:	9200      	str	r2, [sp, #0]
	SYSCTRL->OSC32K  = temp;
    1274:	2201      	movs	r2, #1
    1276:	4399      	bics	r1, r3
    1278:	2308      	movs	r3, #8
    127a:	7880      	ldrb	r0, [r0, #2]
    127c:	4016      	ands	r6, r2
    127e:	4010      	ands	r0, r2
    1280:	0080      	lsls	r0, r0, #2
    1282:	4308      	orrs	r0, r1
    1284:	4398      	bics	r0, r3
    1286:	00f6      	lsls	r6, r6, #3
    1288:	4306      	orrs	r6, r0
    128a:	4015      	ands	r5, r2
    128c:	01a8      	lsls	r0, r5, #6
    128e:	0035      	movs	r5, r6
    1290:	3338      	adds	r3, #56	; 0x38
    1292:	439d      	bics	r5, r3
    1294:	4305      	orrs	r5, r0
    1296:	4014      	ands	r4, r2
    1298:	01e3      	lsls	r3, r4, #7
    129a:	2080      	movs	r0, #128	; 0x80
    129c:	002c      	movs	r4, r5
    129e:	4384      	bics	r4, r0
    12a0:	431c      	orrs	r4, r3
    12a2:	2307      	movs	r3, #7
    12a4:	9901      	ldr	r1, [sp, #4]
    12a6:	400b      	ands	r3, r1
    12a8:	4906      	ldr	r1, [pc, #24]	; (12c4 <system_clock_source_osc32k_set_config+0x68>)
    12aa:	021b      	lsls	r3, r3, #8
    12ac:	4021      	ands	r1, r4
    12ae:	4319      	orrs	r1, r3
    12b0:	9b00      	ldr	r3, [sp, #0]
    12b2:	401a      	ands	r2, r3
    12b4:	0313      	lsls	r3, r2, #12
    12b6:	4a04      	ldr	r2, [pc, #16]	; (12c8 <system_clock_source_osc32k_set_config+0x6c>)
    12b8:	400a      	ands	r2, r1
    12ba:	431a      	orrs	r2, r3
    12bc:	61ba      	str	r2, [r7, #24]
}
    12be:	bdf7      	pop	{r0, r1, r2, r4, r5, r6, r7, pc}
    12c0:	40000800 	.word	0x40000800
    12c4:	fffff8ff 	.word	0xfffff8ff
    12c8:	ffffefff 	.word	0xffffefff

000012cc <system_clock_source_dfll_set_config>:
{
    12cc:	b510      	push	{r4, lr}
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    12ce:	7a02      	ldrb	r2, [r0, #8]
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    12d0:	8943      	ldrh	r3, [r0, #10]
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    12d2:	0692      	lsls	r2, r2, #26
			SYSCTRL_DFLLVAL_FINE(config->fine_value);
    12d4:	059b      	lsls	r3, r3, #22
    12d6:	0d9b      	lsrs	r3, r3, #22
			SYSCTRL_DFLLVAL_COARSE(config->coarse_value) |
    12d8:	0c12      	lsrs	r2, r2, #16
    12da:	431a      	orrs	r2, r3
	_system_clock_inst.dfll.val =
    12dc:	4b17      	ldr	r3, [pc, #92]	; (133c <system_clock_source_dfll_set_config+0x70>)
    12de:	605a      	str	r2, [r3, #4]
			(uint32_t)config->wakeup_lock     |
    12e0:	79c1      	ldrb	r1, [r0, #7]
    12e2:	7982      	ldrb	r2, [r0, #6]
			(uint32_t)config->quick_lock      |
    12e4:	8884      	ldrh	r4, [r0, #4]
			(uint32_t)config->wakeup_lock     |
    12e6:	430a      	orrs	r2, r1
			(uint32_t)config->quick_lock      |
    12e8:	8841      	ldrh	r1, [r0, #2]
    12ea:	4321      	orrs	r1, r4
    12ec:	430a      	orrs	r2, r1
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    12ee:	7841      	ldrb	r1, [r0, #1]
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    12f0:	7804      	ldrb	r4, [r0, #0]
			((uint32_t)config->on_demand << SYSCTRL_DFLLCTRL_ONDEMAND_Pos);
    12f2:	01c9      	lsls	r1, r1, #7
			(uint32_t)config->chill_cycle     |
    12f4:	430a      	orrs	r2, r1
	_system_clock_inst.dfll.control =
    12f6:	601a      	str	r2, [r3, #0]
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
    12f8:	2c04      	cmp	r4, #4
    12fa:	d10d      	bne.n	1318 <system_clock_source_dfll_set_config+0x4c>
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    12fc:	7b02      	ldrb	r2, [r0, #12]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    12fe:	8a01      	ldrh	r1, [r0, #16]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1300:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1302:	430a      	orrs	r2, r1
    1304:	89c1      	ldrh	r1, [r0, #14]
    1306:	480e      	ldr	r0, [pc, #56]	; (1340 <system_clock_source_dfll_set_config+0x74>)
    1308:	0409      	lsls	r1, r1, #16
    130a:	4001      	ands	r1, r0
    130c:	430a      	orrs	r2, r1
		_system_clock_inst.dfll.mul =
    130e:	609a      	str	r2, [r3, #8]
		_system_clock_inst.dfll.control |= config->loop_mode;
    1310:	681a      	ldr	r2, [r3, #0]
    1312:	4314      	orrs	r4, r2
    1314:	601c      	str	r4, [r3, #0]
}
    1316:	bd10      	pop	{r4, pc}
	if (config->loop_mode == SYSTEM_CLOCK_DFLL_LOOP_MODE_USB_RECOVERY) {
    1318:	2c20      	cmp	r4, #32
    131a:	d1fc      	bne.n	1316 <system_clock_source_dfll_set_config+0x4a>
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    131c:	7b02      	ldrb	r2, [r0, #12]
				SYSCTRL_DFLLMUL_MUL(config->multiply_factor);
    131e:	8a01      	ldrh	r1, [r0, #16]
				SYSCTRL_DFLLMUL_CSTEP(config->coarse_max_step) |
    1320:	0692      	lsls	r2, r2, #26
				SYSCTRL_DFLLMUL_FSTEP(config->fine_max_step)   |
    1322:	430a      	orrs	r2, r1
    1324:	89c1      	ldrh	r1, [r0, #14]
    1326:	4806      	ldr	r0, [pc, #24]	; (1340 <system_clock_source_dfll_set_config+0x74>)
    1328:	0409      	lsls	r1, r1, #16
    132a:	4001      	ands	r1, r0
    132c:	430a      	orrs	r2, r1
		_system_clock_inst.dfll.mul =
    132e:	609a      	str	r2, [r3, #8]
		_system_clock_inst.dfll.control |= config->loop_mode |
    1330:	6819      	ldr	r1, [r3, #0]
    1332:	4a04      	ldr	r2, [pc, #16]	; (1344 <system_clock_source_dfll_set_config+0x78>)
    1334:	430a      	orrs	r2, r1
    1336:	601a      	str	r2, [r3, #0]
}
    1338:	e7ed      	b.n	1316 <system_clock_source_dfll_set_config+0x4a>
    133a:	46c0      	nop			; (mov r8, r8)
    133c:	20000080 	.word	0x20000080
    1340:	03ff0000 	.word	0x03ff0000
    1344:	00000424 	.word	0x00000424

00001348 <system_clock_source_enable>:
{
    1348:	b510      	push	{r4, lr}
	switch (clock_source) {
    134a:	2808      	cmp	r0, #8
    134c:	d806      	bhi.n	135c <system_clock_source_enable+0x14>
    134e:	f000 ff8f 	bl	2270 <__gnu_thumb1_case_uqi>
    1352:	0514      	.short	0x0514
    1354:	1a0e0c05 	.word	0x1a0e0c05
    1358:	2007      	.short	0x2007
    135a:	23          	.byte	0x23
    135b:	00          	.byte	0x00
		return STATUS_ERR_INVALID_ARG;
    135c:	2017      	movs	r0, #23
}
    135e:	bd10      	pop	{r4, pc}
		SYSCTRL->OSC8M.reg |= SYSCTRL_OSC8M_ENABLE;
    1360:	2302      	movs	r3, #2
    1362:	4a10      	ldr	r2, [pc, #64]	; (13a4 <system_clock_source_enable+0x5c>)
    1364:	6a11      	ldr	r1, [r2, #32]
    1366:	430b      	orrs	r3, r1
    1368:	6213      	str	r3, [r2, #32]
		return STATUS_OK;
    136a:	2000      	movs	r0, #0
    136c:	e7f7      	b.n	135e <system_clock_source_enable+0x16>
		SYSCTRL->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    136e:	2302      	movs	r3, #2
    1370:	4a0c      	ldr	r2, [pc, #48]	; (13a4 <system_clock_source_enable+0x5c>)
    1372:	6991      	ldr	r1, [r2, #24]
    1374:	430b      	orrs	r3, r1
    1376:	6193      	str	r3, [r2, #24]
    1378:	e7f7      	b.n	136a <system_clock_source_enable+0x22>
		SYSCTRL->XOSC.reg |= SYSCTRL_XOSC_ENABLE;
    137a:	2302      	movs	r3, #2
    137c:	4a09      	ldr	r2, [pc, #36]	; (13a4 <system_clock_source_enable+0x5c>)
    137e:	8a11      	ldrh	r1, [r2, #16]
    1380:	430b      	orrs	r3, r1
    1382:	8213      	strh	r3, [r2, #16]
    1384:	e7f1      	b.n	136a <system_clock_source_enable+0x22>
		SYSCTRL->XOSC32K.reg |= SYSCTRL_XOSC32K_ENABLE;
    1386:	2302      	movs	r3, #2
    1388:	4a06      	ldr	r2, [pc, #24]	; (13a4 <system_clock_source_enable+0x5c>)
    138a:	8a91      	ldrh	r1, [r2, #20]
    138c:	430b      	orrs	r3, r1
    138e:	8293      	strh	r3, [r2, #20]
    1390:	e7eb      	b.n	136a <system_clock_source_enable+0x22>
    1392:	f7ff fee5 	bl	1160 <system_clock_source_enable.part.0>
    1396:	e7e2      	b.n	135e <system_clock_source_enable+0x16>
		SYSCTRL->DPLLCTRLA.reg |= SYSCTRL_DPLLCTRLA_ENABLE;
    1398:	2302      	movs	r3, #2
    139a:	4a03      	ldr	r2, [pc, #12]	; (13a8 <system_clock_source_enable+0x60>)
    139c:	7811      	ldrb	r1, [r2, #0]
    139e:	430b      	orrs	r3, r1
    13a0:	7013      	strb	r3, [r2, #0]
    13a2:	e7e2      	b.n	136a <system_clock_source_enable+0x22>
    13a4:	40000800 	.word	0x40000800
    13a8:	40000844 	.word	0x40000844

000013ac <system_clock_init>:
 */
void system_clock_init(void)
{
	/* Various bits in the INTFLAG register can be set to one at startup.
	   This will ensure that these bits are cleared */
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    13ac:	23c2      	movs	r3, #194	; 0xc2
static inline void system_flash_set_waitstates(uint8_t wait_states)
{
	Assert(NVMCTRL_CTRLB_RWS((uint32_t)wait_states) ==
			((uint32_t)wait_states << NVMCTRL_CTRLB_RWS_Pos));

	NVMCTRL->CTRLB.bit.RWS = wait_states;
    13ae:	221e      	movs	r2, #30
{
    13b0:	b5f0      	push	{r4, r5, r6, r7, lr}
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13b2:	2500      	movs	r5, #0
	SYSCTRL->INTFLAG.reg = SYSCTRL_INTFLAG_BOD33RDY | SYSCTRL_INTFLAG_BOD33DET |
    13b4:	4e48      	ldr	r6, [pc, #288]	; (14d8 <system_clock_init+0x12c>)
    13b6:	00db      	lsls	r3, r3, #3
    13b8:	4948      	ldr	r1, [pc, #288]	; (14dc <system_clock_init+0x130>)
    13ba:	60b3      	str	r3, [r6, #8]
    13bc:	684b      	ldr	r3, [r1, #4]
{
    13be:	b08d      	sub	sp, #52	; 0x34
    13c0:	4393      	bics	r3, r2
    13c2:	3a1c      	subs	r2, #28
    13c4:	4313      	orrs	r3, r2
	gclk_conf.source_generator = GCLK_GENERATOR_2;
    13c6:	ac07      	add	r4, sp, #28
    13c8:	604b      	str	r3, [r1, #4]
    13ca:	7022      	strb	r2, [r4, #0]
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    13cc:	b2e8      	uxtb	r0, r5
    13ce:	0021      	movs	r1, r4
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13d0:	3501      	adds	r5, #1
		system_gclk_chan_set_config(gclk_id, &gclk_conf);
    13d2:	f000 f97f 	bl	16d4 <system_gclk_chan_set_config>
	for (gclk_id = 0; gclk_id < GCLK_NUM; gclk_id++) {
    13d6:	2d18      	cmp	r5, #24
    13d8:	d1f8      	bne.n	13cc <system_clock_init+0x20>


	/* OSCK32K */
#if CONF_CLOCK_OSC32K_ENABLE == true
	SYSCTRL->OSC32K.bit.CALIB =
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    13da:	4f41      	ldr	r7, [pc, #260]	; (14e0 <system_clock_init+0x134>)
	SYSCTRL->OSC32K.bit.CALIB =
    13dc:	69b2      	ldr	r2, [r6, #24]
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    13de:	683b      	ldr	r3, [r7, #0]
	SYSCTRL->OSC32K.bit.CALIB =
    13e0:	4940      	ldr	r1, [pc, #256]	; (14e4 <system_clock_init+0x138>)
			(*(uint32_t *)FUSES_OSC32K_ADDR >> FUSES_OSC32K_Pos);
    13e2:	04db      	lsls	r3, r3, #19
	SYSCTRL->OSC32K.bit.CALIB =
    13e4:	0e5b      	lsrs	r3, r3, #25
    13e6:	400a      	ands	r2, r1
    13e8:	041b      	lsls	r3, r3, #16
    13ea:	4313      	orrs	r3, r2
    13ec:	61b3      	str	r3, [r6, #24]
	config->enable_1khz_output  = true;
    13ee:	2301      	movs	r3, #1
	config->run_in_standby      = false;
    13f0:	2500      	movs	r5, #0
	config->enable_1khz_output  = true;
    13f2:	a802      	add	r0, sp, #8
    13f4:	7043      	strb	r3, [r0, #1]
	config->enable_32khz_output = true;
    13f6:	7083      	strb	r3, [r0, #2]
	config->on_demand           = true;
    13f8:	7103      	strb	r3, [r0, #4]
	config->startup_time        = SYSTEM_OSC32K_STARTUP_130;
    13fa:	3306      	adds	r3, #6
    13fc:	7003      	strb	r3, [r0, #0]
	config->run_in_standby      = false;
    13fe:	70c5      	strb	r5, [r0, #3]
	config->write_once          = false;
    1400:	7145      	strb	r5, [r0, #5]
	osc32k_conf.enable_1khz_output  = CONF_CLOCK_OSC32K_ENABLE_1KHZ_OUTPUT;
	osc32k_conf.enable_32khz_output = CONF_CLOCK_OSC32K_ENABLE_32KHZ_OUTPUT;
	osc32k_conf.on_demand           = CONF_CLOCK_OSC32K_ON_DEMAND;
	osc32k_conf.run_in_standby      = CONF_CLOCK_OSC32K_RUN_IN_STANDBY;

	system_clock_source_osc32k_set_config(&osc32k_conf);
    1402:	f7ff ff2b 	bl	125c <system_clock_source_osc32k_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC32K);
    1406:	2004      	movs	r0, #4
    1408:	f7ff ff9e 	bl	1348 <system_clock_source_enable>
	config->fine_value      = 0xff / 4; /* Midpoint */
    140c:	233f      	movs	r3, #63	; 0x3f
    140e:	8163      	strh	r3, [r4, #10]
	/* DFLL Config (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	struct system_clock_source_dfll_config dfll_conf;
	system_clock_source_dfll_get_config_defaults(&dfll_conf);

	dfll_conf.loop_mode      = CONF_CLOCK_DFLL_LOOP_MODE;
    1410:	3b3b      	subs	r3, #59	; 0x3b
	config->quick_lock      = SYSTEM_CLOCK_DFLL_QUICK_LOCK_ENABLE;
    1412:	8065      	strh	r5, [r4, #2]
	config->chill_cycle     = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_ENABLE;
    1414:	80a5      	strh	r5, [r4, #4]
	config->wakeup_lock     = SYSTEM_CLOCK_DFLL_WAKEUP_LOCK_KEEP;
    1416:	71a5      	strb	r5, [r4, #6]
	config->stable_tracking = SYSTEM_CLOCK_DFLL_STABLE_TRACKING_TRACK_AFTER_LOCK;
    1418:	71e5      	strb	r5, [r4, #7]
    141a:	7023      	strb	r3, [r4, #0]
	dfll_conf.on_demand      = false;
    141c:	7065      	strb	r5, [r4, #1]
	/* Using DFLL48M COARSE CAL value from NVM Software Calibration Area Mapping
	   in DFLL.COARSE helps to output a frequency close to 48 MHz.*/
#define NVM_DFLL_COARSE_POS    58 /* DFLL48M Coarse calibration value bit position.*/
#define NVM_DFLL_COARSE_SIZE   6  /* DFLL48M Coarse calibration value bit size.*/

	uint32_t coarse =( *((uint32_t *)(NVMCTRL_OTP4)
    141e:	683b      	ldr	r3, [r7, #0]
    1420:	0e9b      	lsrs	r3, r3, #26
			+ (NVM_DFLL_COARSE_POS / 32))
		>> (NVM_DFLL_COARSE_POS % 32))
		& ((1 << NVM_DFLL_COARSE_SIZE) - 1);
	/* In some revision chip, the coarse calibration value is not correct. */
	if (coarse == 0x3f) {
    1422:	2b3f      	cmp	r3, #63	; 0x3f
    1424:	d100      	bne.n	1428 <system_clock_init+0x7c>
		coarse = 0x1f;
    1426:	3b20      	subs	r3, #32
	}

	dfll_conf.coarse_value = coarse;
    1428:	7223      	strb	r3, [r4, #8]
#  else
	dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;
#  endif

	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		dfll_conf.multiply_factor = CONF_CLOCK_DFLL_MULTIPLY_FACTOR;
    142a:	23b7      	movs	r3, #183	; 0xb7
    142c:	00db      	lsls	r3, r3, #3
    142e:	8223      	strh	r3, [r4, #16]
	}

	dfll_conf.coarse_max_step = CONF_CLOCK_DFLL_MAX_COARSE_STEP_SIZE;
    1430:	2307      	movs	r3, #7
    1432:	7323      	strb	r3, [r4, #12]
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    1434:	233f      	movs	r3, #63	; 0x3f
	config->run_in_standby  = false;
    1436:	2500      	movs	r5, #0
	config->on_demand       = true;
    1438:	2701      	movs	r7, #1
		dfll_conf.chill_cycle = SYSTEM_CLOCK_DFLL_CHILL_CYCLE_DISABLE;

		dfll_conf.multiply_factor = 48000;
	}

	system_clock_source_dfll_set_config(&dfll_conf);
    143a:	0020      	movs	r0, r4
	dfll_conf.fine_max_step   = CONF_CLOCK_DFLL_MAX_FINE_STEP_SIZE;
    143c:	81e3      	strh	r3, [r4, #14]
	system_clock_source_dfll_set_config(&dfll_conf);
    143e:	f7ff ff45 	bl	12cc <system_clock_source_dfll_set_config>
	config->run_in_standby  = false;
    1442:	a801      	add	r0, sp, #4
    1444:	7045      	strb	r5, [r0, #1]
	config->on_demand       = true;
    1446:	7087      	strb	r7, [r0, #2]

	/* OSC8M */
	struct system_clock_source_osc8m_config osc8m_conf;
	system_clock_source_osc8m_get_config_defaults(&osc8m_conf);

	osc8m_conf.prescaler       = CONF_CLOCK_OSC8M_PRESCALER;
    1448:	7005      	strb	r5, [r0, #0]
	osc8m_conf.on_demand       = CONF_CLOCK_OSC8M_ON_DEMAND;
	osc8m_conf.run_in_standby  = CONF_CLOCK_OSC8M_RUN_IN_STANDBY;

	system_clock_source_osc8m_set_config(&osc8m_conf);
    144a:	f7ff fee9 	bl	1220 <system_clock_source_osc8m_set_config>
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_OSC8M);
    144e:	2006      	movs	r0, #6
    1450:	f7ff ff7a 	bl	1348 <system_clock_source_enable>


	/* GCLK */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	system_gclk_init();
    1454:	f000 f850 	bl	14f8 <system_gclk_init>

	/* Configure all GCLK generators except for the main generator, which
	 * is configured later after all other clock systems are set up */
	MREPEAT(GCLK_GEN_NUM, _CONF_CLOCK_GCLK_CONFIG_NONMAIN, ~);
    1458:	2304      	movs	r3, #4
{
	/* Sanity check arguments */
	Assert(config);

	/* Default configuration values */
	config->division_factor    = 1;
    145a:	ac04      	add	r4, sp, #16
    145c:	0021      	movs	r1, r4
    145e:	0038      	movs	r0, r7
    1460:	7023      	strb	r3, [r4, #0]
    1462:	6067      	str	r7, [r4, #4]
	config->high_when_disabled = false;
    1464:	7065      	strb	r5, [r4, #1]
#elif (SAMC20) || (SAMC21)
	config->source_clock       = GCLK_SOURCE_OSC48M;
#else
	config->source_clock       = GCLK_SOURCE_OSC8M;
#endif
	config->run_in_standby     = false;
    1466:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1468:	7265      	strb	r5, [r4, #9]
    146a:	f000 f855 	bl	1518 <system_gclk_gen_set_config>
    146e:	0038      	movs	r0, r7
    1470:	f000 f8a0 	bl	15b4 <system_gclk_gen_enable>
    1474:	2307      	movs	r3, #7
    1476:	0021      	movs	r1, r4
    1478:	2003      	movs	r0, #3
    147a:	7023      	strb	r3, [r4, #0]
	config->division_factor    = 1;
    147c:	6067      	str	r7, [r4, #4]
	config->high_when_disabled = false;
    147e:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    1480:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    1482:	7265      	strb	r5, [r4, #9]
    1484:	f000 f848 	bl	1518 <system_gclk_gen_set_config>
    1488:	2003      	movs	r0, #3
    148a:	f000 f893 	bl	15b4 <system_gclk_gen_enable>
	if (CONF_CLOCK_DFLL_LOOP_MODE == SYSTEM_CLOCK_DFLL_LOOP_MODE_CLOSED) {
		struct system_gclk_chan_config dfll_gclk_chan_conf;

		system_gclk_chan_get_config_defaults(&dfll_gclk_chan_conf);
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    148e:	0021      	movs	r1, r4
    1490:	0028      	movs	r0, r5
		dfll_gclk_chan_conf.source_generator = CONF_CLOCK_DFLL_SOURCE_GCLK_GENERATOR;
    1492:	7027      	strb	r7, [r4, #0]
		system_gclk_chan_set_config(SYSCTRL_GCLK_ID_DFLL48, &dfll_gclk_chan_conf);
    1494:	f000 f91e 	bl	16d4 <system_gclk_chan_set_config>
		system_gclk_chan_enable(SYSCTRL_GCLK_ID_DFLL48);
    1498:	0028      	movs	r0, r5
    149a:	f000 f8df 	bl	165c <system_gclk_chan_enable>
    149e:	f7ff fe5f 	bl	1160 <system_clock_source_enable.part.0>
	return ((SYSCTRL->PCLKSR.reg & mask) == mask);
    14a2:	22d0      	movs	r2, #208	; 0xd0
    14a4:	68f3      	ldr	r3, [r6, #12]
    14a6:	4013      	ands	r3, r2


	/* DFLL Enable (Open and Closed Loop) */
#if CONF_CLOCK_DFLL_ENABLE == true
	system_clock_source_enable(SYSTEM_CLOCK_SOURCE_DFLL);
	while(!system_clock_source_is_ready(SYSTEM_CLOCK_SOURCE_DFLL));
    14a8:	2bd0      	cmp	r3, #208	; 0xd0
    14aa:	d1fb      	bne.n	14a4 <system_clock_init+0xf8>
	PM->CPUSEL.reg = (uint32_t)divider;
    14ac:	2500      	movs	r5, #0
    14ae:	4b0e      	ldr	r3, [pc, #56]	; (14e8 <system_clock_init+0x13c>)
	system_apb_clock_set_divider(SYSTEM_CLOCK_APB_APBC, CONF_CLOCK_APBC_DIVIDER);

	/* GCLK 0 */
#if CONF_CLOCK_CONFIGURE_GCLK == true
	/* Configure the main GCLK last as it might depend on other generators */
	_CONF_CLOCK_GCLK_CONFIG(0, ~);
    14b0:	0021      	movs	r1, r4
    14b2:	721d      	strb	r5, [r3, #8]
			PM->APBASEL.reg = (uint32_t)divider;
    14b4:	725d      	strb	r5, [r3, #9]
			PM->APBBSEL.reg = (uint32_t)divider;
    14b6:	729d      	strb	r5, [r3, #10]
			PM->APBCSEL.reg = (uint32_t)divider;
    14b8:	72dd      	strb	r5, [r3, #11]
	config->division_factor    = 1;
    14ba:	2301      	movs	r3, #1
    14bc:	0028      	movs	r0, r5
    14be:	6063      	str	r3, [r4, #4]
	config->source_clock       = GCLK_SOURCE_OSC8M;
    14c0:	3305      	adds	r3, #5
    14c2:	7023      	strb	r3, [r4, #0]
	config->high_when_disabled = false;
    14c4:	7065      	strb	r5, [r4, #1]
	config->run_in_standby     = false;
    14c6:	7225      	strb	r5, [r4, #8]
	config->output_enable      = false;
    14c8:	7265      	strb	r5, [r4, #9]
    14ca:	f000 f825 	bl	1518 <system_gclk_gen_set_config>
    14ce:	0028      	movs	r0, r5
    14d0:	f000 f870 	bl	15b4 <system_gclk_gen_enable>
#endif
}
    14d4:	b00d      	add	sp, #52	; 0x34
    14d6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    14d8:	40000800 	.word	0x40000800
    14dc:	41004000 	.word	0x41004000
    14e0:	00806024 	.word	0x00806024
    14e4:	ff80ffff 	.word	0xff80ffff
    14e8:	40000400 	.word	0x40000400

000014ec <system_gclk_is_syncing>:
 * \retval false if the module has completed synchronization
 * \retval true if the module synchronization is ongoing
 */
static inline bool system_gclk_is_syncing(void)
{
	if (GCLK->STATUS.reg & GCLK_STATUS_SYNCBUSY){
    14ec:	4b01      	ldr	r3, [pc, #4]	; (14f4 <system_gclk_is_syncing+0x8>)
    14ee:	7858      	ldrb	r0, [r3, #1]
    14f0:	09c0      	lsrs	r0, r0, #7
		return true;
	}

	return false;
}
    14f2:	4770      	bx	lr
    14f4:	40000c00 	.word	0x40000c00

000014f8 <system_gclk_init>:
			PM->APBAMASK.reg |= mask;
    14f8:	2308      	movs	r3, #8
    14fa:	4a05      	ldr	r2, [pc, #20]	; (1510 <system_gclk_init+0x18>)
    14fc:	6991      	ldr	r1, [r2, #24]
    14fe:	430b      	orrs	r3, r1
    1500:	6193      	str	r3, [r2, #24]
{
	/* Turn on the digital interface clock */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBA, PM_APBAMASK_GCLK);

	/* Software reset the module to ensure it is re-initialized correctly */
	GCLK->CTRL.reg = GCLK_CTRL_SWRST;
    1502:	2301      	movs	r3, #1
    1504:	4a03      	ldr	r2, [pc, #12]	; (1514 <system_gclk_init+0x1c>)
    1506:	7013      	strb	r3, [r2, #0]
	while (GCLK->CTRL.reg & GCLK_CTRL_SWRST) {
    1508:	7811      	ldrb	r1, [r2, #0]
    150a:	4219      	tst	r1, r3
    150c:	d1fc      	bne.n	1508 <system_gclk_init+0x10>
		/* Wait for reset to complete */
	}
}
    150e:	4770      	bx	lr
    1510:	40000400 	.word	0x40000400
    1514:	40000c00 	.word	0x40000c00

00001518 <system_gclk_gen_set_config>:
 * \param[in] config     Configuration settings for the generator
 */
void system_gclk_gen_set_config(
		const uint8_t generator,
		struct system_gclk_gen_config *const config)
{
    1518:	b570      	push	{r4, r5, r6, lr}
	/* Cache new register configurations to minimize sync requirements. */
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
	uint32_t new_gendiv_config  = (generator << GCLK_GENDIV_ID_Pos);

	/* Select the requested source clock for the generator */
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    151a:	780c      	ldrb	r4, [r1, #0]

	/* Configure the clock to be either high or low when disabled */
	if (config->high_when_disabled) {
    151c:	784b      	ldrb	r3, [r1, #1]
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    151e:	0224      	lsls	r4, r4, #8
{
    1520:	0006      	movs	r6, r0
	uint32_t new_genctrl_config = (generator << GCLK_GENCTRL_ID_Pos);
    1522:	0005      	movs	r5, r0
	new_genctrl_config |= config->source_clock << GCLK_GENCTRL_SRC_Pos;
    1524:	4304      	orrs	r4, r0
	if (config->high_when_disabled) {
    1526:	2b00      	cmp	r3, #0
    1528:	d002      	beq.n	1530 <system_gclk_gen_set_config+0x18>
		new_genctrl_config |= GCLK_GENCTRL_OOV;
    152a:	2380      	movs	r3, #128	; 0x80
    152c:	02db      	lsls	r3, r3, #11
    152e:	431c      	orrs	r4, r3
	}

	/* Configure if the clock output to I/O pin should be enabled. */
	if (config->output_enable) {
    1530:	7a4b      	ldrb	r3, [r1, #9]
    1532:	2b00      	cmp	r3, #0
    1534:	d002      	beq.n	153c <system_gclk_gen_set_config+0x24>
		new_genctrl_config |= GCLK_GENCTRL_OE;
    1536:	2380      	movs	r3, #128	; 0x80
    1538:	031b      	lsls	r3, r3, #12
    153a:	431c      	orrs	r4, r3
	}

	/* Set division factor */
	if (config->division_factor > 1) {
    153c:	684b      	ldr	r3, [r1, #4]
    153e:	2b01      	cmp	r3, #1
    1540:	d912      	bls.n	1568 <system_gclk_gen_set_config+0x50>
		/* Check if division is a power of two */
		if (((config->division_factor & (config->division_factor - 1)) == 0)) {
    1542:	1e5d      	subs	r5, r3, #1
    1544:	401d      	ands	r5, r3
    1546:	2202      	movs	r2, #2
    1548:	2d00      	cmp	r5, #0
    154a:	d006      	beq.n	155a <system_gclk_gen_set_config+0x42>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
		} else {
			/* Set integer division factor */

			new_gendiv_config  |=
					(config->division_factor) << GCLK_GENDIV_DIV_Pos;
    154c:	021d      	lsls	r5, r3, #8

			/* Enable non-binary division with increased duty cycle accuracy */
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    154e:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |=
    1550:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1552:	029b      	lsls	r3, r3, #10
    1554:	e007      	b.n	1566 <system_gclk_gen_set_config+0x4e>
				div2_count++;
    1556:	3501      	adds	r5, #1
						mask <<= 1) {
    1558:	0052      	lsls	r2, r2, #1
			for (mask = (1UL << 1); mask < config->division_factor;
    155a:	429a      	cmp	r2, r3
    155c:	d3fb      	bcc.n	1556 <system_gclk_gen_set_config+0x3e>
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    155e:	2380      	movs	r3, #128	; 0x80
			new_gendiv_config  |= div2_count << GCLK_GENDIV_DIV_Pos;
    1560:	022d      	lsls	r5, r5, #8
    1562:	4335      	orrs	r5, r6
			new_genctrl_config |= GCLK_GENCTRL_DIVSEL;
    1564:	035b      	lsls	r3, r3, #13
			new_genctrl_config |= GCLK_GENCTRL_IDC;
    1566:	431c      	orrs	r4, r3
		}

	}

	/* Enable or disable the clock in standby mode */
	if (config->run_in_standby) {
    1568:	7a0b      	ldrb	r3, [r1, #8]
    156a:	2b00      	cmp	r3, #0
    156c:	d002      	beq.n	1574 <system_gclk_gen_set_config+0x5c>
		new_genctrl_config |= GCLK_GENCTRL_RUNSTDBY;
    156e:	2380      	movs	r3, #128	; 0x80
    1570:	039b      	lsls	r3, r3, #14
    1572:	431c      	orrs	r4, r3
	}

	while (system_gclk_is_syncing()) {
    1574:	f7ff ffba 	bl	14ec <system_gclk_is_syncing>
    1578:	2800      	cmp	r0, #0
    157a:	d1fb      	bne.n	1574 <system_gclk_gen_set_config+0x5c>
	cpu_irq_enter_critical();
    157c:	f7ff f9a6 	bl	8cc <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the correct generator */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1580:	4b0a      	ldr	r3, [pc, #40]	; (15ac <system_gclk_gen_set_config+0x94>)
    1582:	701e      	strb	r6, [r3, #0]

	/* Write the new generator configuration */
	while (system_gclk_is_syncing()) {
    1584:	f7ff ffb2 	bl	14ec <system_gclk_is_syncing>
    1588:	2800      	cmp	r0, #0
    158a:	d1fb      	bne.n	1584 <system_gclk_gen_set_config+0x6c>
		/* Wait for synchronization */
	};
	GCLK->GENDIV.reg  = new_gendiv_config;
    158c:	4b08      	ldr	r3, [pc, #32]	; (15b0 <system_gclk_gen_set_config+0x98>)
    158e:	609d      	str	r5, [r3, #8]
    1590:	001d      	movs	r5, r3

	while (system_gclk_is_syncing()) {
    1592:	f7ff ffab 	bl	14ec <system_gclk_is_syncing>
    1596:	2800      	cmp	r0, #0
    1598:	d1fb      	bne.n	1592 <system_gclk_gen_set_config+0x7a>
		/* Wait for synchronization */
	};
	GCLK->GENCTRL.reg = new_genctrl_config | (GCLK->GENCTRL.reg & GCLK_GENCTRL_GENEN);
    159a:	2280      	movs	r2, #128	; 0x80
    159c:	686b      	ldr	r3, [r5, #4]
    159e:	0252      	lsls	r2, r2, #9
    15a0:	4013      	ands	r3, r2
    15a2:	431c      	orrs	r4, r3
    15a4:	606c      	str	r4, [r5, #4]
	cpu_irq_leave_critical();
    15a6:	f7ff f9ab 	bl	900 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    15aa:	bd70      	pop	{r4, r5, r6, pc}
    15ac:	40000c08 	.word	0x40000c08
    15b0:	40000c00 	.word	0x40000c00

000015b4 <system_gclk_gen_enable>:
 *
 * \param[in] generator  Generic Clock Generator index to enable
 */
void system_gclk_gen_enable(
		const uint8_t generator)
{
    15b4:	b510      	push	{r4, lr}
    15b6:	0004      	movs	r4, r0
	while (system_gclk_is_syncing()) {
    15b8:	f7ff ff98 	bl	14ec <system_gclk_is_syncing>
    15bc:	2800      	cmp	r0, #0
    15be:	d1fb      	bne.n	15b8 <system_gclk_gen_enable+0x4>
	cpu_irq_enter_critical();
    15c0:	f7ff f984 	bl	8cc <cpu_irq_enter_critical>
	};

	system_interrupt_enter_critical_section();

	/* Select the requested generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15c4:	4b07      	ldr	r3, [pc, #28]	; (15e4 <system_gclk_gen_enable+0x30>)
    15c6:	701c      	strb	r4, [r3, #0]
	while (system_gclk_is_syncing()) {
    15c8:	f7ff ff90 	bl	14ec <system_gclk_is_syncing>
    15cc:	2800      	cmp	r0, #0
    15ce:	d1fb      	bne.n	15c8 <system_gclk_gen_enable+0x14>
		/* Wait for synchronization */
	};

	/* Enable generator */
	GCLK->GENCTRL.reg |= GCLK_GENCTRL_GENEN;
    15d0:	2380      	movs	r3, #128	; 0x80
    15d2:	4a05      	ldr	r2, [pc, #20]	; (15e8 <system_gclk_gen_enable+0x34>)
    15d4:	025b      	lsls	r3, r3, #9
    15d6:	6851      	ldr	r1, [r2, #4]
    15d8:	430b      	orrs	r3, r1
    15da:	6053      	str	r3, [r2, #4]
	cpu_irq_leave_critical();
    15dc:	f7ff f990 	bl	900 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    15e0:	bd10      	pop	{r4, pc}
    15e2:	46c0      	nop			; (mov r8, r8)
    15e4:	40000c04 	.word	0x40000c04
    15e8:	40000c00 	.word	0x40000c00

000015ec <system_gclk_gen_get_hz>:
 *
 * \return The frequency of the generic clock generator, in Hz.
 */
uint32_t system_gclk_gen_get_hz(
		const uint8_t generator)
{
    15ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    15ee:	0007      	movs	r7, r0
	while (system_gclk_is_syncing()) {
    15f0:	f7ff ff7c 	bl	14ec <system_gclk_is_syncing>
    15f4:	2800      	cmp	r0, #0
    15f6:	d1fb      	bne.n	15f0 <system_gclk_gen_get_hz+0x4>
	};

	system_interrupt_enter_critical_section();

	/* Select the appropriate generator */
	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    15f8:	4e15      	ldr	r6, [pc, #84]	; (1650 <system_gclk_gen_get_hz+0x64>)
	cpu_irq_enter_critical();
    15fa:	f7ff f967 	bl	8cc <cpu_irq_enter_critical>
    15fe:	7037      	strb	r7, [r6, #0]
	while (system_gclk_is_syncing()) {
    1600:	f7ff ff74 	bl	14ec <system_gclk_is_syncing>
    1604:	2800      	cmp	r0, #0
    1606:	d1fb      	bne.n	1600 <system_gclk_gen_get_hz+0x14>
		/* Wait for synchronization */
	};

	/* Get the frequency of the source connected to the GCLK generator */
	uint32_t gen_input_hz = system_clock_source_get_hz(
			(enum system_clock_source)GCLK->GENCTRL.bit.SRC);
    1608:	4c12      	ldr	r4, [pc, #72]	; (1654 <system_gclk_gen_get_hz+0x68>)
    160a:	6860      	ldr	r0, [r4, #4]
    160c:	04c0      	lsls	r0, r0, #19
    160e:	0ec0      	lsrs	r0, r0, #27
	uint32_t gen_input_hz = system_clock_source_get_hz(
    1610:	f7ff fdc2 	bl	1198 <system_clock_source_get_hz>
    1614:	0005      	movs	r5, r0

	*((uint8_t*)&GCLK->GENCTRL.reg) = generator;
    1616:	7037      	strb	r7, [r6, #0]

	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    1618:	6866      	ldr	r6, [r4, #4]

	/* Select the appropriate generator division register */
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    161a:	4b0f      	ldr	r3, [pc, #60]	; (1658 <system_gclk_gen_get_hz+0x6c>)
	uint8_t divsel = GCLK->GENCTRL.bit.DIVSEL;
    161c:	02f6      	lsls	r6, r6, #11
    161e:	0ff6      	lsrs	r6, r6, #31
	*((uint8_t*)&GCLK->GENDIV.reg) = generator;
    1620:	701f      	strb	r7, [r3, #0]
	while (system_gclk_is_syncing()) {
    1622:	f7ff ff63 	bl	14ec <system_gclk_is_syncing>
    1626:	2800      	cmp	r0, #0
    1628:	d1fb      	bne.n	1622 <system_gclk_gen_get_hz+0x36>
		/* Wait for synchronization */
	};

	uint32_t divider = GCLK->GENDIV.bit.DIV;
    162a:	68a4      	ldr	r4, [r4, #8]
    162c:	0224      	lsls	r4, r4, #8
    162e:	0c24      	lsrs	r4, r4, #16
	cpu_irq_leave_critical();
    1630:	f7ff f966 	bl	900 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();

	/* Check if the generator is using fractional or binary division */
	if (!divsel && divider > 1) {
    1634:	2e00      	cmp	r6, #0
    1636:	d108      	bne.n	164a <system_gclk_gen_get_hz+0x5e>
    1638:	2c01      	cmp	r4, #1
    163a:	d904      	bls.n	1646 <system_gclk_gen_get_hz+0x5a>
		gen_input_hz /= divider;
    163c:	0028      	movs	r0, r5
    163e:	0021      	movs	r1, r4
    1640:	f000 fe20 	bl	2284 <__udivsi3>
    1644:	0005      	movs	r5, r0
	} else if (divsel) {
		gen_input_hz >>= (divider+1);
	}

	return gen_input_hz;
}
    1646:	0028      	movs	r0, r5
    1648:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gen_input_hz >>= (divider+1);
    164a:	3401      	adds	r4, #1
    164c:	40e5      	lsrs	r5, r4
	return gen_input_hz;
    164e:	e7fa      	b.n	1646 <system_gclk_gen_get_hz+0x5a>
    1650:	40000c04 	.word	0x40000c04
    1654:	40000c00 	.word	0x40000c00
    1658:	40000c08 	.word	0x40000c08

0000165c <system_gclk_chan_enable>:
 *
 * \param[in] channel   Generic Clock channel to enable
 */
void system_gclk_chan_enable(
		const uint8_t channel)
{
    165c:	b510      	push	{r4, lr}
    165e:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1660:	f7ff f934 	bl	8cc <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1664:	4b05      	ldr	r3, [pc, #20]	; (167c <system_gclk_chan_enable+0x20>)

	/* Enable the generic clock */
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    1666:	4a06      	ldr	r2, [pc, #24]	; (1680 <system_gclk_chan_enable+0x24>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1668:	701c      	strb	r4, [r3, #0]
	GCLK->CLKCTRL.reg |= GCLK_CLKCTRL_CLKEN;
    166a:	2380      	movs	r3, #128	; 0x80
    166c:	8851      	ldrh	r1, [r2, #2]
    166e:	01db      	lsls	r3, r3, #7
    1670:	430b      	orrs	r3, r1
    1672:	8053      	strh	r3, [r2, #2]
	cpu_irq_leave_critical();
    1674:	f7ff f944 	bl	900 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    1678:	bd10      	pop	{r4, pc}
    167a:	46c0      	nop			; (mov r8, r8)
    167c:	40000c02 	.word	0x40000c02
    1680:	40000c00 	.word	0x40000c00

00001684 <system_gclk_chan_disable>:
 *
 * \param[in] channel  Generic Clock channel to disable
 */
void system_gclk_chan_disable(
		const uint8_t channel)
{
    1684:	b510      	push	{r4, lr}
    1686:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    1688:	f7ff f920 	bl	8cc <cpu_irq_enter_critical>
	system_interrupt_enter_critical_section();

	/* Select the requested generator channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    168c:	4b0d      	ldr	r3, [pc, #52]	; (16c4 <system_gclk_chan_disable+0x40>)
	/* Sanity check WRTLOCK */
	Assert(!GCLK->CLKCTRL.bit.WRTLOCK);

	/* Switch to known-working source so that the channel can be disabled */
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
	GCLK->CLKCTRL.bit.GEN = 0;
    168e:	4a0e      	ldr	r2, [pc, #56]	; (16c8 <system_gclk_chan_disable+0x44>)
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    1690:	701c      	strb	r4, [r3, #0]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1692:	4b0e      	ldr	r3, [pc, #56]	; (16cc <system_gclk_chan_disable+0x48>)

	/* Disable the generic clock */
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    1694:	4c0e      	ldr	r4, [pc, #56]	; (16d0 <system_gclk_chan_disable+0x4c>)
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    1696:	8858      	ldrh	r0, [r3, #2]
	GCLK->CLKCTRL.bit.GEN = 0;
    1698:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    169a:	0500      	lsls	r0, r0, #20
	GCLK->CLKCTRL.bit.GEN = 0;
    169c:	4011      	ands	r1, r2
    169e:	8059      	strh	r1, [r3, #2]
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    16a0:	8859      	ldrh	r1, [r3, #2]
	uint32_t prev_gen_id = GCLK->CLKCTRL.bit.GEN;
    16a2:	0f00      	lsrs	r0, r0, #28
	GCLK->CLKCTRL.reg &= ~GCLK_CLKCTRL_CLKEN;
    16a4:	4021      	ands	r1, r4
    16a6:	8059      	strh	r1, [r3, #2]
    16a8:	0011      	movs	r1, r2
	while (GCLK->CLKCTRL.reg & GCLK_CLKCTRL_CLKEN) {
    16aa:	2280      	movs	r2, #128	; 0x80
    16ac:	01d2      	lsls	r2, r2, #7
    16ae:	885c      	ldrh	r4, [r3, #2]
    16b0:	4214      	tst	r4, r2
    16b2:	d1fc      	bne.n	16ae <system_gclk_chan_disable+0x2a>
		/* Wait for clock to become disabled */
	}

	/* Restore previous configured clock generator */
	GCLK->CLKCTRL.bit.GEN = prev_gen_id;
    16b4:	885a      	ldrh	r2, [r3, #2]
    16b6:	0200      	lsls	r0, r0, #8
    16b8:	400a      	ands	r2, r1
    16ba:	4302      	orrs	r2, r0
    16bc:	805a      	strh	r2, [r3, #2]
	cpu_irq_leave_critical();
    16be:	f7ff f91f 	bl	900 <cpu_irq_leave_critical>

	system_interrupt_leave_critical_section();
}
    16c2:	bd10      	pop	{r4, pc}
    16c4:	40000c02 	.word	0x40000c02
    16c8:	fffff0ff 	.word	0xfffff0ff
    16cc:	40000c00 	.word	0x40000c00
    16d0:	ffffbfff 	.word	0xffffbfff

000016d4 <system_gclk_chan_set_config>:
{
    16d4:	b510      	push	{r4, lr}
	new_clkctrl_config |= config->source_generator << GCLK_CLKCTRL_GEN_Pos;
    16d6:	780c      	ldrb	r4, [r1, #0]
    16d8:	0224      	lsls	r4, r4, #8
    16da:	4304      	orrs	r4, r0
	system_gclk_chan_disable(channel);
    16dc:	f7ff ffd2 	bl	1684 <system_gclk_chan_disable>
	GCLK->CLKCTRL.reg = new_clkctrl_config;
    16e0:	4b01      	ldr	r3, [pc, #4]	; (16e8 <system_gclk_chan_set_config+0x14>)
    16e2:	b2a4      	uxth	r4, r4
    16e4:	805c      	strh	r4, [r3, #2]
}
    16e6:	bd10      	pop	{r4, pc}
    16e8:	40000c00 	.word	0x40000c00

000016ec <system_gclk_chan_get_hz>:
 *
 * \return The frequency of the generic clock channel, in Hz.
 */
uint32_t system_gclk_chan_get_hz(
		const uint8_t channel)
{
    16ec:	b510      	push	{r4, lr}
    16ee:	0004      	movs	r4, r0
	cpu_irq_enter_critical();
    16f0:	f7ff f8ec 	bl	8cc <cpu_irq_enter_critical>
	uint8_t gen_id;

	system_interrupt_enter_critical_section();

	/* Select the requested generic clock channel */
	*((uint8_t*)&GCLK->CLKCTRL.reg) = channel;
    16f4:	4b05      	ldr	r3, [pc, #20]	; (170c <system_gclk_chan_get_hz+0x20>)
    16f6:	701c      	strb	r4, [r3, #0]
	gen_id = GCLK->CLKCTRL.bit.GEN;
    16f8:	4b05      	ldr	r3, [pc, #20]	; (1710 <system_gclk_chan_get_hz+0x24>)
    16fa:	885c      	ldrh	r4, [r3, #2]
	cpu_irq_leave_critical();
    16fc:	f7ff f900 	bl	900 <cpu_irq_leave_critical>
    1700:	0524      	lsls	r4, r4, #20
    1702:	0f24      	lsrs	r4, r4, #28

	system_interrupt_leave_critical_section();

	/* Return the clock speed of the associated GCLK generator */
	return system_gclk_gen_get_hz(gen_id);
    1704:	0020      	movs	r0, r4
    1706:	f7ff ff71 	bl	15ec <system_gclk_gen_get_hz>
}
    170a:	bd10      	pop	{r4, pc}
    170c:	40000c02 	.word	0x40000c02
    1710:	40000c00 	.word	0x40000c00

00001714 <_system_pinmux_config>:

	/* Track the configuration bits into a temporary variable before writing */
	uint32_t pin_cfg = 0;

	/* Enabled powersave mode, don't create configuration */
	if (!config->powersave) {
    1714:	78d3      	ldrb	r3, [r2, #3]
{
    1716:	b530      	push	{r4, r5, lr}
	if (!config->powersave) {
    1718:	2b00      	cmp	r3, #0
    171a:	d135      	bne.n	1788 <_system_pinmux_config+0x74>
		/* Enable the pin peripheral MUX flag if non-GPIO selected (pinmux will
		 * be written later) and store the new MUX mask */
		if (config->mux_position != SYSTEM_PINMUX_GPIO) {
    171c:	7814      	ldrb	r4, [r2, #0]
    171e:	2c80      	cmp	r4, #128	; 0x80
    1720:	d003      	beq.n	172a <_system_pinmux_config+0x16>
			pin_cfg |= PORT_WRCONFIG_PMUXEN;
			pin_cfg |= (config->mux_position << PORT_WRCONFIG_PMUX_Pos);
    1722:	2380      	movs	r3, #128	; 0x80
    1724:	0624      	lsls	r4, r4, #24
    1726:	025b      	lsls	r3, r3, #9
    1728:	4323      	orrs	r3, r4
		}

		/* Check if the user has requested that the input buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_INPUT) ||
    172a:	2502      	movs	r5, #2
    172c:	7854      	ldrb	r4, [r2, #1]
    172e:	43ac      	bics	r4, r5
    1730:	d106      	bne.n	1740 <_system_pinmux_config+0x2c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Enable input buffer flag */
			pin_cfg |= PORT_WRCONFIG_INEN;

			/* Enable pull-up/pull-down control flag if requested */
			if (config->input_pull != SYSTEM_PINMUX_PIN_PULL_NONE) {
    1732:	7894      	ldrb	r4, [r2, #2]
    1734:	2c00      	cmp	r4, #0
    1736:	d124      	bne.n	1782 <_system_pinmux_config+0x6e>
			pin_cfg |= PORT_WRCONFIG_INEN;
    1738:	2480      	movs	r4, #128	; 0x80
    173a:	02a4      	lsls	r4, r4, #10
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    173c:	4323      	orrs	r3, r4
			}

			/* Clear the port DIR bits to disable the output buffer */
			port->DIRCLR.reg = pin_mask;
    173e:	6041      	str	r1, [r0, #4]
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1740:	7854      	ldrb	r4, [r2, #1]
    1742:	3c01      	subs	r4, #1
    1744:	2c01      	cmp	r4, #1
    1746:	d801      	bhi.n	174c <_system_pinmux_config+0x38>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Cannot use a pull-up if the output driver is enabled,
			 * if requested the input buffer can only sample the current
			 * output state */
			pin_cfg &= ~PORT_WRCONFIG_PULLEN;
    1748:	4c12      	ldr	r4, [pc, #72]	; (1794 <_system_pinmux_config+0x80>)
    174a:	4023      	ands	r3, r4

	/* Configure the lower 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    174c:	24a0      	movs	r4, #160	; 0xa0
	uint32_t lower_pin_mask = (pin_mask & 0xFFFF);
    174e:	b28d      	uxth	r5, r1
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG;
    1750:	05e4      	lsls	r4, r4, #23
    1752:	432c      	orrs	r4, r5
    1754:	431c      	orrs	r4, r3
		= (lower_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1756:	6284      	str	r4, [r0, #40]	; 0x28

	/* Configure the upper 16-bits of the port to the desired configuration,
	 * including the pin peripheral multiplexer just in case it is enabled */
	port->WRCONFIG.reg
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    1758:	24d0      	movs	r4, #208	; 0xd0
	uint32_t upper_pin_mask = (pin_mask >> 16);
    175a:	0c0d      	lsrs	r5, r1, #16
			pin_cfg | PORT_WRCONFIG_WRPMUX | PORT_WRCONFIG_WRPINCFG |
    175c:	0624      	lsls	r4, r4, #24
    175e:	432c      	orrs	r4, r5
    1760:	431c      	orrs	r4, r3
		= (upper_pin_mask << PORT_WRCONFIG_PINMASK_Pos) |
    1762:	6284      	str	r4, [r0, #40]	; 0x28
			PORT_WRCONFIG_HWSEL;

	if(!config->powersave) {
    1764:	78d4      	ldrb	r4, [r2, #3]
    1766:	2c00      	cmp	r4, #0
    1768:	d10a      	bne.n	1780 <_system_pinmux_config+0x6c>
		/* Set the pull-up state once the port pins are configured if one was
		 * requested and it does not violate the valid set of port
		 * configurations */
		if (pin_cfg & PORT_WRCONFIG_PULLEN) {
    176a:	035b      	lsls	r3, r3, #13
    176c:	d503      	bpl.n	1776 <_system_pinmux_config+0x62>
			/* Set the OUT register bits to enable the pull-up if requested,
			 * clear to enable pull-down */
			if (config->input_pull == SYSTEM_PINMUX_PIN_PULL_UP) {
    176e:	7893      	ldrb	r3, [r2, #2]
    1770:	2b01      	cmp	r3, #1
    1772:	d10c      	bne.n	178e <_system_pinmux_config+0x7a>
				port->OUTSET.reg = pin_mask;
    1774:	6181      	str	r1, [r0, #24]
				port->OUTCLR.reg = pin_mask;
			}
		}

		/* Check if the user has requested that the output buffer be enabled */
		if ((config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT) ||
    1776:	7853      	ldrb	r3, [r2, #1]
    1778:	3b01      	subs	r3, #1
    177a:	2b01      	cmp	r3, #1
    177c:	d800      	bhi.n	1780 <_system_pinmux_config+0x6c>
				(config->direction == SYSTEM_PINMUX_PIN_DIR_OUTPUT_WITH_READBACK)) {
			/* Set the port DIR bits to enable the output buffer */
			port->DIRSET.reg = pin_mask;
    177e:	6081      	str	r1, [r0, #8]
		}
	}
}
    1780:	bd30      	pop	{r4, r5, pc}
				pin_cfg |= PORT_WRCONFIG_PULLEN;
    1782:	24c0      	movs	r4, #192	; 0xc0
    1784:	02e4      	lsls	r4, r4, #11
    1786:	e7d9      	b.n	173c <_system_pinmux_config+0x28>
		port->DIRCLR.reg = pin_mask;
    1788:	6041      	str	r1, [r0, #4]
	uint32_t pin_cfg = 0;
    178a:	2300      	movs	r3, #0
    178c:	e7de      	b.n	174c <_system_pinmux_config+0x38>
				port->OUTCLR.reg = pin_mask;
    178e:	6141      	str	r1, [r0, #20]
    1790:	e7f1      	b.n	1776 <_system_pinmux_config+0x62>
    1792:	46c0      	nop			; (mov r8, r8)
    1794:	fffbffff 	.word	0xfffbffff

00001798 <system_pinmux_pin_set_config>:
 * \param[in] config    Configuration settings for the pin
 */
void system_pinmux_pin_set_config(
		const uint8_t gpio_pin,
		const struct system_pinmux_config *const config)
{
    1798:	b510      	push	{r4, lr}
    179a:	0003      	movs	r3, r0
    179c:	000a      	movs	r2, r1
 */
static inline PortGroup* system_pinmux_get_group_from_gpio_pin(
		const uint8_t gpio_pin)
{
	uint8_t port_index  = (gpio_pin / 128);
	uint8_t group_index = (gpio_pin / 32);
    179e:	0944      	lsrs	r4, r0, #5

	/* Array of available ports */
	Port *const ports[PORT_INST_NUM] = PORT_INSTS;

	if (port_index < PORT_INST_NUM) {
    17a0:	09c1      	lsrs	r1, r0, #7
		return &(ports[port_index]->Group[group_index]);
	} else {
		Assert(false);
		return NULL;
    17a2:	2000      	movs	r0, #0
	if (port_index < PORT_INST_NUM) {
    17a4:	4281      	cmp	r1, r0
    17a6:	d102      	bne.n	17ae <system_pinmux_pin_set_config+0x16>
		return &(ports[port_index]->Group[group_index]);
    17a8:	4904      	ldr	r1, [pc, #16]	; (17bc <system_pinmux_pin_set_config+0x24>)
    17aa:	01e0      	lsls	r0, r4, #7
    17ac:	1840      	adds	r0, r0, r1
	PortGroup *const port = system_pinmux_get_group_from_gpio_pin(gpio_pin);
	uint32_t pin_mask = (1UL << (gpio_pin % 32));
    17ae:	211f      	movs	r1, #31
    17b0:	400b      	ands	r3, r1
    17b2:	391e      	subs	r1, #30
    17b4:	4099      	lsls	r1, r3

	_system_pinmux_config(port, pin_mask, config);
    17b6:	f7ff ffad 	bl	1714 <_system_pinmux_config>
}
    17ba:	bd10      	pop	{r4, pc}
    17bc:	41004400 	.word	0x41004400

000017c0 <_system_dummy_init>:
 */
void _system_dummy_init(void);
void _system_dummy_init(void)
{
	return;
}
    17c0:	4770      	bx	lr

000017c2 <system_init>:
 *  - Board hardware initialization (via the Board module)
 *  - Event system driver initialization (via the EVSYS module)
 *  - External Interrupt driver initialization (via the EXTINT module)
 */
void system_init(void)
{
    17c2:	b510      	push	{r4, lr}
	/* Configure GCLK and clock sources according to conf_clocks.h */
	system_clock_init();
    17c4:	f7ff fdf2 	bl	13ac <system_clock_init>
	/* Initialize board hardware */
	system_board_init();
    17c8:	f7ff f8b2 	bl	930 <system_board_init>
	

	
	/* Initialize EVSYS hardware */
	_system_events_init();
    17cc:	f7ff fff8 	bl	17c0 <_system_dummy_init>

	/* Initialize External hardware */
	_system_extint_init();
    17d0:	f7ff fff6 	bl	17c0 <_system_dummy_init>
	
	/* Initialize DIVAS hardware */
	_system_divas_init();
    17d4:	f7ff fff4 	bl	17c0 <_system_dummy_init>
}
    17d8:	bd10      	pop	{r4, pc}

000017da <_tcc_get_inst_index>:
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
}
    17da:	2000      	movs	r0, #0
    17dc:	4770      	bx	lr
	...

000017e0 <_tcc_set_compare_value.isra.5>:
 *
 * \retval  STATUS_OK               The compare value was updated successfully
 * \retval  STATUS_ERR_INVALID_ARG  An invalid channel index was supplied or
 *                                  compare value exceed resolution
 */
static enum status_code _tcc_set_compare_value(
    17e0:	b530      	push	{r4, r5, lr}
    17e2:	0004      	movs	r4, r0
	/* Get a index of the module */
	uint8_t module_index = _tcc_get_inst_index(tcc_module);

	/* Check index */
	if (channel_index >= _tcc_cc_nums[module_index]) {
		return STATUS_ERR_INVALID_ARG;
    17e4:	2017      	movs	r0, #23
	if (channel_index >= _tcc_cc_nums[module_index]) {
    17e6:	2903      	cmp	r1, #3
    17e8:	d813      	bhi.n	1812 <_tcc_set_compare_value.isra.5+0x32>
	}

	uint32_t max_count = _tcc_maxs[module_index];

	/* Check compare value */
	if (compare > max_count) {
    17ea:	4d10      	ldr	r5, [pc, #64]	; (182c <_tcc_set_compare_value.isra.5+0x4c>)
    17ec:	42aa      	cmp	r2, r5
    17ee:	d810      	bhi.n	1812 <_tcc_set_compare_value.isra.5+0x32>
		return STATUS_ERR_INVALID_ARG;
	}

	if (double_buffering_enabled) {
    17f0:	2b00      	cmp	r3, #0
    17f2:	d00f      	beq.n	1814 <_tcc_set_compare_value.isra.5+0x34>
#if (SAML21) || (SAMC20) || (SAMC21) || (SAML22) || (SAMR30) || (SAMR34) || (SAMR35) || (WLR089)
		tcc_module->CCBUF[channel_index].reg = compare;
#else
		while(tcc_module->STATUS.reg  &
				(TCC_STATUS_CCBV0 << channel_index)) {
    17f4:	2380      	movs	r3, #128	; 0x80
    17f6:	025b      	lsls	r3, r3, #9
    17f8:	408b      	lsls	r3, r1
		while(tcc_module->STATUS.reg  &
    17fa:	6b20      	ldr	r0, [r4, #48]	; 0x30
    17fc:	4203      	tst	r3, r0
    17fe:	d1fc      	bne.n	17fa <_tcc_set_compare_value.isra.5+0x1a>
			/* Valid check */
		}
		while(tcc_module->SYNCBUSY.reg  &
				(TCC_SYNCBUSY_CCB0 << channel_index)) {
    1800:	2580      	movs	r5, #128	; 0x80
    1802:	032d      	lsls	r5, r5, #12
    1804:	408d      	lsls	r5, r1
		while(tcc_module->SYNCBUSY.reg  &
    1806:	68a0      	ldr	r0, [r4, #8]
    1808:	4028      	ands	r0, r5
    180a:	d1fc      	bne.n	1806 <_tcc_set_compare_value.isra.5+0x26>
			/* Sync wait */
		}
		tcc_module->CCB[channel_index].reg = compare;
    180c:	311c      	adds	r1, #28
    180e:	0089      	lsls	r1, r1, #2
    1810:	510a      	str	r2, [r1, r4]
			/* Sync wait */
		}
		tcc_module->CC[channel_index].reg = compare;
	}
	return STATUS_OK;
}
    1812:	bd30      	pop	{r4, r5, pc}
		while(tcc_module->SYNCBUSY.reg  & (TCC_SYNCBUSY_CC0 << channel_index)) {
    1814:	2080      	movs	r0, #128	; 0x80
    1816:	0040      	lsls	r0, r0, #1
    1818:	4088      	lsls	r0, r1
    181a:	68a3      	ldr	r3, [r4, #8]
    181c:	4003      	ands	r3, r0
    181e:	d1fc      	bne.n	181a <_tcc_set_compare_value.isra.5+0x3a>
		tcc_module->CC[channel_index].reg = compare;
    1820:	3110      	adds	r1, #16
    1822:	0089      	lsls	r1, r1, #2
    1824:	1861      	adds	r1, r4, r1
    1826:	604a      	str	r2, [r1, #4]
	return STATUS_OK;
    1828:	0018      	movs	r0, r3
    182a:	e7f2      	b.n	1812 <_tcc_set_compare_value.isra.5+0x32>
    182c:	00ffffff 	.word	0x00ffffff

00001830 <tcc_get_config_defaults>:
	config->counter.period                 = _tcc_maxs[module_index];
    1830:	4a37      	ldr	r2, [pc, #220]	; (1910 <tcc_get_config_defaults+0xe0>)
{
    1832:	b510      	push	{r4, lr}
	config->counter.period                 = _tcc_maxs[module_index];
    1834:	6042      	str	r2, [r0, #4]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1836:	0002      	movs	r2, r0
	config->counter.count                  = 0;
    1838:	2300      	movs	r3, #0
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    183a:	0004      	movs	r4, r0
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    183c:	322c      	adds	r2, #44	; 0x2c
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    183e:	3448      	adds	r4, #72	; 0x48
	config->counter.count                  = 0;
    1840:	6003      	str	r3, [r0, #0]
	config->counter.clock_source           = GCLK_GENERATOR_0;
    1842:	7283      	strb	r3, [r0, #10]
	config->counter.clock_prescaler        = TCC_CLOCK_PRESCALER_DIV1;
    1844:	72c3      	strb	r3, [r0, #11]
	config->counter.reload_action          = TCC_RELOAD_ACTION_GCLK;
    1846:	7303      	strb	r3, [r0, #12]
	config->counter.direction              = TCC_COUNT_DIRECTION_UP;
    1848:	7243      	strb	r3, [r0, #9]
	config->counter.oneshot                = false;
    184a:	7203      	strb	r3, [r0, #8]
	MREPEAT(TCC_NUM_CHANNELS,
    184c:	61c3      	str	r3, [r0, #28]
    184e:	6203      	str	r3, [r0, #32]
    1850:	6243      	str	r3, [r0, #36]	; 0x24
    1852:	6283      	str	r3, [r0, #40]	; 0x28
	MREPEAT(TCC_NUM_CHANNELS,
    1854:	7503      	strb	r3, [r0, #20]
    1856:	7543      	strb	r3, [r0, #21]
    1858:	7583      	strb	r3, [r0, #22]
    185a:	75c3      	strb	r3, [r0, #23]
	config->compare.wave_generation = TCC_WAVE_GENERATION_NORMAL_FREQ;
    185c:	7603      	strb	r3, [r0, #24]
	config->compare.wave_ramp       = TCC_RAMP_RAMP1;
    185e:	7643      	strb	r3, [r0, #25]
	MREPEAT(TCC_NUM_CHANNELS,
    1860:	7403      	strb	r3, [r0, #16]
    1862:	7443      	strb	r3, [r0, #17]
    1864:	7483      	strb	r3, [r0, #18]
    1866:	74c3      	strb	r3, [r0, #19]
	MREPEAT(TCC_NUM_FAULTS, _TCC_FAULT_FUNCTION_INIT, 0)
    1868:	7013      	strb	r3, [r2, #0]
    186a:	7053      	strb	r3, [r2, #1]
    186c:	7093      	strb	r3, [r2, #2]
    186e:	70d3      	strb	r3, [r2, #3]
    1870:	7113      	strb	r3, [r2, #4]
    1872:	7153      	strb	r3, [r2, #5]
    1874:	7193      	strb	r3, [r2, #6]
    1876:	71d3      	strb	r3, [r2, #7]
    1878:	7213      	strb	r3, [r2, #8]
    187a:	7253      	strb	r3, [r2, #9]
    187c:	7293      	strb	r3, [r2, #10]
    187e:	72d3      	strb	r3, [r2, #11]
    1880:	320c      	adds	r2, #12
    1882:	7013      	strb	r3, [r2, #0]
    1884:	7053      	strb	r3, [r2, #1]
    1886:	7093      	strb	r3, [r2, #2]
    1888:	70d3      	strb	r3, [r2, #3]
    188a:	7113      	strb	r3, [r2, #4]
    188c:	7153      	strb	r3, [r2, #5]
    188e:	7193      	strb	r3, [r2, #6]
    1890:	71d3      	strb	r3, [r2, #7]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    1892:	7213      	strb	r3, [r2, #8]
    1894:	7253      	strb	r3, [r2, #9]
    1896:	7293      	strb	r3, [r2, #10]
    1898:	72d3      	strb	r3, [r2, #11]
    189a:	7313      	strb	r3, [r2, #12]
    189c:	7353      	strb	r3, [r2, #13]
    189e:	7393      	strb	r3, [r2, #14]
    18a0:	73d3      	strb	r3, [r2, #15]
    18a2:	1d01      	adds	r1, r0, #4
    18a4:	7023      	strb	r3, [r4, #0]
    18a6:	7063      	strb	r3, [r4, #1]
    18a8:	70a3      	strb	r3, [r4, #2]
    18aa:	70e3      	strb	r3, [r4, #3]
    18ac:	7123      	strb	r3, [r4, #4]
    18ae:	7163      	strb	r3, [r4, #5]
    18b0:	71a3      	strb	r3, [r4, #6]
    18b2:	71e3      	strb	r3, [r4, #7]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_OUT_INVERT_INIT, false)
    18b4:	7223      	strb	r3, [r4, #8]
    18b6:	7263      	strb	r3, [r4, #9]
    18b8:	72a3      	strb	r3, [r4, #10]
    18ba:	72e3      	strb	r3, [r4, #11]
    18bc:	7323      	strb	r3, [r4, #12]
    18be:	7363      	strb	r3, [r4, #13]
    18c0:	73a3      	strb	r3, [r4, #14]
    18c2:	73e3      	strb	r3, [r4, #15]
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    18c4:	3450      	adds	r4, #80	; 0x50
    18c6:	7023      	strb	r3, [r4, #0]
    18c8:	6583      	str	r3, [r0, #88]	; 0x58
    18ca:	6783      	str	r3, [r0, #120]	; 0x78
    18cc:	7063      	strb	r3, [r4, #1]
    18ce:	65c3      	str	r3, [r0, #92]	; 0x5c
    18d0:	67c3      	str	r3, [r0, #124]	; 0x7c
    18d2:	70a3      	strb	r3, [r4, #2]
    18d4:	6603      	str	r3, [r0, #96]	; 0x60
    18d6:	67cb      	str	r3, [r1, #124]	; 0x7c
    18d8:	3197      	adds	r1, #151	; 0x97
    18da:	700b      	strb	r3, [r1, #0]
	config->double_buffering_enabled  = true;
    18dc:	2101      	movs	r1, #1
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_NRF_FUNCTION_INIT, 0)
    18de:	3a30      	subs	r2, #48	; 0x30
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    18e0:	6643      	str	r3, [r0, #100]	; 0x64
    18e2:	67d3      	str	r3, [r2, #124]	; 0x7c
    18e4:	3294      	adds	r2, #148	; 0x94
    18e6:	7013      	strb	r3, [r2, #0]
    18e8:	3a14      	subs	r2, #20
    18ea:	6683      	str	r3, [r0, #104]	; 0x68
    18ec:	6013      	str	r3, [r2, #0]
    18ee:	7553      	strb	r3, [r2, #21]
    18f0:	3204      	adds	r2, #4
    18f2:	66c3      	str	r3, [r0, #108]	; 0x6c
    18f4:	6013      	str	r3, [r2, #0]
    18f6:	7493      	strb	r3, [r2, #18]
    18f8:	3204      	adds	r2, #4
    18fa:	6703      	str	r3, [r0, #112]	; 0x70
    18fc:	6013      	str	r3, [r2, #0]
    18fe:	73d3      	strb	r3, [r2, #15]
    1900:	6743      	str	r3, [r0, #116]	; 0x74
    1902:	3204      	adds	r2, #4
	config->run_in_standby            = false;
    1904:	30a1      	adds	r0, #161	; 0xa1
	MREPEAT(TCC_NUM_WAVE_OUTPUTS, _TCC_CHANNEL_OUT_PIN_INIT, 0)
    1906:	6013      	str	r3, [r2, #0]
	config->double_buffering_enabled  = true;
    1908:	7311      	strb	r1, [r2, #12]
	config->run_in_standby            = false;
    190a:	7003      	strb	r3, [r0, #0]
}
    190c:	bd10      	pop	{r4, pc}
    190e:	46c0      	nop			; (mov r8, r8)
    1910:	00ffffff 	.word	0x00ffffff

00001914 <tcc_init>:
{
    1914:	b5f0      	push	{r4, r5, r6, r7, lr}
    1916:	0006      	movs	r6, r0
    1918:	b08f      	sub	sp, #60	; 0x3c
	uint8_t module_index = _tcc_get_inst_index(hw);
    191a:	0008      	movs	r0, r1
{
    191c:	000d      	movs	r5, r1
    191e:	0014      	movs	r4, r2
	uint8_t module_index = _tcc_get_inst_index(hw);
    1920:	f7ff ff5b 	bl	17da <_tcc_get_inst_index>
			PM->APBCMASK.reg |= mask;
    1924:	2320      	movs	r3, #32
    1926:	4aa3      	ldr	r2, [pc, #652]	; (1bb4 <tcc_init+0x2a0>)
    1928:	9009      	str	r0, [sp, #36]	; 0x24
    192a:	6a11      	ldr	r1, [r2, #32]
		return STATUS_ERR_DENIED;
    192c:	201c      	movs	r0, #28
    192e:	430b      	orrs	r3, r1
    1930:	6213      	str	r3, [r2, #32]
	if (hw->CTRLA.reg & TCC_CTRLA_ENABLE) {
    1932:	682b      	ldr	r3, [r5, #0]
    1934:	079b      	lsls	r3, r3, #30
    1936:	d407      	bmi.n	1948 <tcc_init+0x34>
	if (hw->CTRLA.reg & TCC_CTRLA_SWRST) {
    1938:	682b      	ldr	r3, [r5, #0]
    193a:	07db      	lsls	r3, r3, #31
    193c:	d404      	bmi.n	1948 <tcc_init+0x34>
    193e:	4a9e      	ldr	r2, [pc, #632]	; (1bb8 <tcc_init+0x2a4>)
	if ((config->counter.count > count_max)
    1940:	6823      	ldr	r3, [r4, #0]
    1942:	4293      	cmp	r3, r2
    1944:	d902      	bls.n	194c <tcc_init+0x38>
		return STATUS_ERR_INVALID_ARG;
    1946:	2017      	movs	r0, #23
}
    1948:	b00f      	add	sp, #60	; 0x3c
    194a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		|| (config->counter.period > count_max)
    194c:	6863      	ldr	r3, [r4, #4]
    194e:	4293      	cmp	r3, r2
    1950:	d8f9      	bhi.n	1946 <tcc_init+0x32>
    1952:	0023      	movs	r3, r4
    1954:	0021      	movs	r1, r4
    1956:	331c      	adds	r3, #28
    1958:	312c      	adds	r1, #44	; 0x2c
		if ((config->compare.match[i] > count_max)
    195a:	6818      	ldr	r0, [r3, #0]
    195c:	4290      	cmp	r0, r2
    195e:	d8f2      	bhi.n	1946 <tcc_init+0x32>
    1960:	3304      	adds	r3, #4
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    1962:	428b      	cmp	r3, r1
    1964:	d1f9      	bne.n	195a <tcc_init+0x46>
    1966:	2200      	movs	r2, #0
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    1968:	2180      	movs	r1, #128	; 0x80
    196a:	9202      	str	r2, [sp, #8]
    196c:	0449      	lsls	r1, r1, #17
		if (config->capture.channel_function[i] ==
    196e:	18a0      	adds	r0, r4, r2
    1970:	7c00      	ldrb	r0, [r0, #16]
    1972:	2801      	cmp	r0, #1
    1974:	d104      	bne.n	1980 <tcc_init+0x6c>
			ctrla |= (TCC_CTRLA_CPTEN0 << i);
    1976:	0008      	movs	r0, r1
    1978:	4090      	lsls	r0, r2
    197a:	9f02      	ldr	r7, [sp, #8]
    197c:	4307      	orrs	r7, r0
    197e:	9702      	str	r7, [sp, #8]
	for (i = 0; i < TCC_NUM_CHANNELS; i ++) {
    1980:	3201      	adds	r2, #1
    1982:	2a04      	cmp	r2, #4
    1984:	d1f3      	bne.n	196e <tcc_init+0x5a>
	if (config->run_in_standby) {
    1986:	0022      	movs	r2, r4
    1988:	32a1      	adds	r2, #161	; 0xa1
    198a:	7812      	ldrb	r2, [r2, #0]
    198c:	2a00      	cmp	r2, #0
    198e:	d004      	beq.n	199a <tcc_init+0x86>
		ctrla |= TCC_CTRLA_RUNSTDBY;
    1990:	2280      	movs	r2, #128	; 0x80
    1992:	9902      	ldr	r1, [sp, #8]
    1994:	0112      	lsls	r2, r2, #4
    1996:	4311      	orrs	r1, r2
    1998:	9102      	str	r1, [sp, #8]
	if (config->counter.oneshot) {
    199a:	7a22      	ldrb	r2, [r4, #8]
		ctrlb |= TCC_CTRLBSET_ONESHOT;
    199c:	1e51      	subs	r1, r2, #1
    199e:	418a      	sbcs	r2, r1
    19a0:	0092      	lsls	r2, r2, #2
    19a2:	9203      	str	r2, [sp, #12]
	if (config->counter.direction == TCC_COUNT_DIRECTION_DOWN) {
    19a4:	7a62      	ldrb	r2, [r4, #9]
    19a6:	2a01      	cmp	r2, #1
    19a8:	d102      	bne.n	19b0 <tcc_init+0x9c>
		ctrlb |= TCC_CTRLBSET_DIR;
    19aa:	9903      	ldr	r1, [sp, #12]
    19ac:	4311      	orrs	r1, r2
    19ae:	9103      	str	r1, [sp, #12]
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    19b0:	7b22      	ldrb	r2, [r4, #12]
    19b2:	9206      	str	r2, [sp, #24]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    19b4:	7ae2      	ldrb	r2, [r4, #11]
    19b6:	9207      	str	r2, [sp, #28]
    19b8:	2200      	movs	r2, #0
    19ba:	4694      	mov	ip, r2
		if (cfg->capture_channel >= cc_num) {
    19bc:	7a5f      	ldrb	r7, [r3, #9]
    19be:	2f03      	cmp	r7, #3
    19c0:	d8c1      	bhi.n	1946 <tcc_init+0x32>
		if (cfg->filter_value > 0xF) {
    19c2:	7819      	ldrb	r1, [r3, #0]
    19c4:	290f      	cmp	r1, #15
    19c6:	d8be      	bhi.n	1946 <tcc_init+0x32>
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    19c8:	20f0      	movs	r0, #240	; 0xf0
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    19ca:	785a      	ldrb	r2, [r3, #1]
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    19cc:	0500      	lsls	r0, r0, #20
    19ce:	0609      	lsls	r1, r1, #24
    19d0:	4001      	ands	r1, r0
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    19d2:	0412      	lsls	r2, r2, #16
    19d4:	430a      	orrs	r2, r1
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    19d6:	7899      	ldrb	r1, [r3, #2]
				| TCC_FCTRLA_BLANKVAL(cfg->blanking_cycles)
    19d8:	9201      	str	r2, [sp, #4]
				| (cfg->restart ? TCC_FCTRLA_RESTART : 0)
    19da:	1e48      	subs	r0, r1, #1
    19dc:	4181      	sbcs	r1, r0
    19de:	01c9      	lsls	r1, r1, #7
    19e0:	9104      	str	r1, [sp, #16]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    19e2:	78d9      	ldrb	r1, [r3, #3]
				| TCC_FCTRLA_SRC(cfg->source)
    19e4:	2203      	movs	r2, #3
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    19e6:	1e48      	subs	r0, r1, #1
    19e8:	4181      	sbcs	r1, r0
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    19ea:	7918      	ldrb	r0, [r3, #4]
				| (cfg->keep ? TCC_FCTRLA_KEEP : 0)
    19ec:	00c9      	lsls	r1, r1, #3
    19ee:	9105      	str	r1, [sp, #20]
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    19f0:	1e41      	subs	r1, r0, #1
    19f2:	4188      	sbcs	r0, r1
    19f4:	0101      	lsls	r1, r0, #4
				| TCC_FCTRLA_BLANK(cfg->blanking)
    19f6:	2060      	movs	r0, #96	; 0x60
				| (cfg->qualification ? TCC_FCTRLA_QUAL : 0)
    19f8:	9108      	str	r1, [sp, #32]
				| TCC_FCTRLA_BLANK(cfg->blanking)
    19fa:	7999      	ldrb	r1, [r3, #6]
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    19fc:	02bf      	lsls	r7, r7, #10
				| TCC_FCTRLA_BLANK(cfg->blanking)
    19fe:	0149      	lsls	r1, r1, #5
    1a00:	4001      	ands	r1, r0
				| TCC_FCTRLA_SRC(cfg->source)
    1a02:	7958      	ldrb	r0, [r3, #5]
    1a04:	4010      	ands	r0, r2
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1a06:	9a01      	ldr	r2, [sp, #4]
    1a08:	4302      	orrs	r2, r0
    1a0a:	430a      	orrs	r2, r1
				| TCC_FCTRLA_HALT(cfg->halt_action)
    1a0c:	21c0      	movs	r1, #192	; 0xc0
    1a0e:	79d8      	ldrb	r0, [r3, #7]
    1a10:	0089      	lsls	r1, r1, #2
    1a12:	0200      	lsls	r0, r0, #8
    1a14:	4001      	ands	r1, r0
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    1a16:	20e0      	movs	r0, #224	; 0xe0
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1a18:	4311      	orrs	r1, r2
				| TCC_FCTRLA_CAPTURE(cfg->capture_action)
    1a1a:	7a1a      	ldrb	r2, [r3, #8]
    1a1c:	01c0      	lsls	r0, r0, #7
    1a1e:	0312      	lsls	r2, r2, #12
    1a20:	4002      	ands	r2, r0
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    1a22:	20c0      	movs	r0, #192	; 0xc0
    1a24:	0100      	lsls	r0, r0, #4
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1a26:	4311      	orrs	r1, r2
				| TCC_FCTRLA_CHSEL(cfg->capture_channel);
    1a28:	4007      	ands	r7, r0
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1a2a:	430f      	orrs	r7, r1
		value_buffer[i] = fault;
    1a2c:	4661      	mov	r1, ip
		fault = TCC_FCTRLA_FILTERVAL(cfg->filter_value)
    1a2e:	9a04      	ldr	r2, [sp, #16]
    1a30:	330a      	adds	r3, #10
    1a32:	4317      	orrs	r7, r2
    1a34:	9a05      	ldr	r2, [sp, #20]
    1a36:	4317      	orrs	r7, r2
    1a38:	9a08      	ldr	r2, [sp, #32]
    1a3a:	4317      	orrs	r7, r2
		value_buffer[i] = fault;
    1a3c:	aa0c      	add	r2, sp, #48	; 0x30
    1a3e:	508f      	str	r7, [r1, r2]
    1a40:	2204      	movs	r2, #4
    1a42:	4494      	add	ip, r2
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1a44:	4662      	mov	r2, ip
    1a46:	2a08      	cmp	r2, #8
    1a48:	d1b8      	bne.n	19bc <tcc_init+0xa8>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1a4a:	2280      	movs	r2, #128	; 0x80
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1a4c:	2300      	movs	r3, #0
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1a4e:	0252      	lsls	r2, r2, #9
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1a50:	2002      	movs	r0, #2
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1a52:	4694      	mov	ip, r2
	for (i = 0; i < TCC_NUM_FAULTS; i ++) {
    1a54:	9301      	str	r3, [sp, #4]
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1a56:	30ff      	adds	r0, #255	; 0xff
    1a58:	18e2      	adds	r2, r4, r3
		if (config->wave_ext.invert[i]) {
    1a5a:	0017      	movs	r7, r2
    1a5c:	3750      	adds	r7, #80	; 0x50
    1a5e:	783f      	ldrb	r7, [r7, #0]
    1a60:	2f00      	cmp	r7, #0
    1a62:	d004      	beq.n	1a6e <tcc_init+0x15a>
			drvctrl |= (TCC_DRVCTRL_INVEN0 << i);
    1a64:	4667      	mov	r7, ip
    1a66:	409f      	lsls	r7, r3
    1a68:	9901      	ldr	r1, [sp, #4]
    1a6a:	4339      	orrs	r1, r7
    1a6c:	9101      	str	r1, [sp, #4]
		if (config->wave_ext.non_recoverable_fault[i].output !=
    1a6e:	001f      	movs	r7, r3
    1a70:	3741      	adds	r7, #65	; 0x41
    1a72:	5dd2      	ldrb	r2, [r2, r7]
    1a74:	2a00      	cmp	r2, #0
    1a76:	d007      	beq.n	1a88 <tcc_init+0x174>
			if (config->wave_ext.non_recoverable_fault[i].output ==
    1a78:	2a02      	cmp	r2, #2
    1a7a:	d000      	beq.n	1a7e <tcc_init+0x16a>
    1a7c:	e098      	b.n	1bb0 <tcc_init+0x29c>
				drvctrl |= (TCC_DRVCTRL_NRE0 | TCC_DRVCTRL_NRV0) << i;
    1a7e:	0002      	movs	r2, r0
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    1a80:	409a      	lsls	r2, r3
    1a82:	9901      	ldr	r1, [sp, #4]
    1a84:	4311      	orrs	r1, r2
    1a86:	9101      	str	r1, [sp, #4]
	for (i = 0; i < TCC_NUM_WAVE_OUTPUTS; i ++) {
    1a88:	3301      	adds	r3, #1
    1a8a:	2b08      	cmp	r3, #8
    1a8c:	d1e4      	bne.n	1a58 <tcc_init+0x144>
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1a8e:	2230      	movs	r2, #48	; 0x30
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    1a90:	2107      	movs	r1, #7
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1a92:	7e63      	ldrb	r3, [r4, #25]
    1a94:	011b      	lsls	r3, r3, #4
    1a96:	4013      	ands	r3, r2
			TCC_WAVE_WAVEGEN(wav_cfg->wave_generation);
    1a98:	7e22      	ldrb	r2, [r4, #24]
    1a9a:	400a      	ands	r2, r1
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1a9c:	4313      	orrs	r3, r2
			wave |= (TCC_WAVE_POL0 << n);
    1a9e:	2280      	movs	r2, #128	; 0x80
	wave = TCC_WAVE_RAMP(wav_cfg->wave_ramp) |
    1aa0:	9304      	str	r3, [sp, #16]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    1aa2:	2300      	movs	r3, #0
			wave |= (TCC_WAVE_POL0 << n);
    1aa4:	0252      	lsls	r2, r2, #9
		if (wav_cfg->wave_polarity[n]) {
    1aa6:	18e1      	adds	r1, r4, r3
    1aa8:	7d09      	ldrb	r1, [r1, #20]
    1aaa:	2900      	cmp	r1, #0
    1aac:	d004      	beq.n	1ab8 <tcc_init+0x1a4>
			wave |= (TCC_WAVE_POL0 << n);
    1aae:	0011      	movs	r1, r2
    1ab0:	4099      	lsls	r1, r3
    1ab2:	9804      	ldr	r0, [sp, #16]
    1ab4:	4308      	orrs	r0, r1
    1ab6:	9004      	str	r0, [sp, #16]
	for (n = 0; n < TCC_NUM_CHANNELS; n++) {
    1ab8:	3301      	adds	r3, #1
    1aba:	2b04      	cmp	r3, #4
    1abc:	d1f3      	bne.n	1aa6 <tcc_init+0x192>
    1abe:	0031      	movs	r1, r6
		module_inst->callback[i] = NULL;
    1ac0:	2300      	movs	r3, #0
    1ac2:	1d32      	adds	r2, r6, #4
    1ac4:	3134      	adds	r1, #52	; 0x34
    1ac6:	c208      	stmia	r2!, {r3}
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1ac8:	428a      	cmp	r2, r1
    1aca:	d1fc      	bne.n	1ac6 <tcc_init+0x1b2>
	module_inst->register_callback_mask = 0;
    1acc:	6373      	str	r3, [r6, #52]	; 0x34
	module_inst->enable_callback_mask = 0;
    1ace:	63b3      	str	r3, [r6, #56]	; 0x38
	_tcc_instances[module_index] = module_inst;
    1ad0:	9b09      	ldr	r3, [sp, #36]	; 0x24
	gclk_chan_config.source_generator = config->counter.clock_source;
    1ad2:	aa0a      	add	r2, sp, #40	; 0x28
	_tcc_instances[module_index] = module_inst;
    1ad4:	0098      	lsls	r0, r3, #2
    1ad6:	4b39      	ldr	r3, [pc, #228]	; (1bbc <tcc_init+0x2a8>)
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1ad8:	0011      	movs	r1, r2
	_tcc_instances[module_index] = module_inst;
    1ada:	50c6      	str	r6, [r0, r3]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    1adc:	0023      	movs	r3, r4
	module_inst->hw = hw;
    1ade:	6035      	str	r5, [r6, #0]
	module_inst->double_buffering_enabled = config->double_buffering_enabled;
    1ae0:	33a0      	adds	r3, #160	; 0xa0
    1ae2:	781b      	ldrb	r3, [r3, #0]
    1ae4:	363c      	adds	r6, #60	; 0x3c
    1ae6:	7033      	strb	r3, [r6, #0]
	gclk_chan_config.source_generator = config->counter.clock_source;
    1ae8:	7aa3      	ldrb	r3, [r4, #10]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1aea:	2011      	movs	r0, #17
	gclk_chan_config.source_generator = config->counter.clock_source;
    1aec:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(_tcc_gclk_ids[module_index], &gclk_chan_config);
    1aee:	f7ff fdf1 	bl	16d4 <system_gclk_chan_set_config>
	system_gclk_chan_enable(_tcc_gclk_ids[module_index]);
    1af2:	2011      	movs	r0, #17
    1af4:	f7ff fdb2 	bl	165c <system_gclk_chan_enable>
    1af8:	0023      	movs	r3, r4
    1afa:	0027      	movs	r7, r4
    1afc:	0026      	movs	r6, r4
    1afe:	3378      	adds	r3, #120	; 0x78
    1b00:	3798      	adds	r7, #152	; 0x98
    1b02:	3658      	adds	r6, #88	; 0x58
    1b04:	9305      	str	r3, [sp, #20]
		if (!config->pins.enable_wave_out_pin[i]) {
    1b06:	783b      	ldrb	r3, [r7, #0]
    1b08:	2b00      	cmp	r3, #0
    1b0a:	d00d      	beq.n	1b28 <tcc_init+0x214>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1b0c:	2301      	movs	r3, #1
    1b0e:	a90b      	add	r1, sp, #44	; 0x2c
    1b10:	708b      	strb	r3, [r1, #2]
	config->powersave    = false;
    1b12:	2300      	movs	r3, #0
    1b14:	70cb      	strb	r3, [r1, #3]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    1b16:	3320      	adds	r3, #32
    1b18:	18f3      	adds	r3, r6, r3
    1b1a:	781b      	ldrb	r3, [r3, #0]
		system_pinmux_pin_set_config(
    1b1c:	7830      	ldrb	r0, [r6, #0]
		pin_config.mux_position = config->pins.wave_out_pin_mux[i];
    1b1e:	700b      	strb	r3, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1b20:	2301      	movs	r3, #1
    1b22:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1b24:	f7ff fe38 	bl	1798 <system_pinmux_pin_set_config>
	for (i = 0; i <  _tcc_ow_nums[module_index]; i ++) {
    1b28:	9b05      	ldr	r3, [sp, #20]
    1b2a:	3604      	adds	r6, #4
    1b2c:	3701      	adds	r7, #1
    1b2e:	42b3      	cmp	r3, r6
    1b30:	d1e9      	bne.n	1b06 <tcc_init+0x1f2>
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1b32:	9b06      	ldr	r3, [sp, #24]
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1b34:	9a07      	ldr	r2, [sp, #28]
	ctrla |= config->counter.reload_action << TCC_CTRLA_PRESCSYNC_Pos;
    1b36:	031b      	lsls	r3, r3, #12
	ctrla |= config->counter.clock_prescaler << TCC_CTRLA_PRESCALER_Pos;
    1b38:	0212      	lsls	r2, r2, #8
    1b3a:	4313      	orrs	r3, r2
    1b3c:	9a02      	ldr	r2, [sp, #8]
    1b3e:	4313      	orrs	r3, r2
	hw->CTRLA.reg = ctrla;
    1b40:	602b      	str	r3, [r5, #0]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1b42:	2304      	movs	r3, #4
    1b44:	68aa      	ldr	r2, [r5, #8]
    1b46:	421a      	tst	r2, r3
    1b48:	d1fc      	bne.n	1b44 <tcc_init+0x230>
	hw->CTRLBCLR.reg = 0xFF;
    1b4a:	23ff      	movs	r3, #255	; 0xff
    1b4c:	712b      	strb	r3, [r5, #4]
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_CTRLB) {
    1b4e:	3bfb      	subs	r3, #251	; 0xfb
    1b50:	68aa      	ldr	r2, [r5, #8]
    1b52:	421a      	tst	r2, r3
    1b54:	d1fc      	bne.n	1b50 <tcc_init+0x23c>
	hw->CTRLBSET.reg = ctrlb;
    1b56:	466b      	mov	r3, sp
    1b58:	7b1b      	ldrb	r3, [r3, #12]
    1b5a:	716b      	strb	r3, [r5, #5]
	hw->FCTRLA.reg = faults[0];
    1b5c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    1b5e:	60eb      	str	r3, [r5, #12]
	hw->FCTRLB.reg = faults[1];
    1b60:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    1b62:	612b      	str	r3, [r5, #16]
	hw->DRVCTRL.reg = drvctrl;
    1b64:	9b01      	ldr	r3, [sp, #4]
    1b66:	61ab      	str	r3, [r5, #24]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_WAVE | TCC_SYNCBUSY_WAVEB)) {
    1b68:	4b15      	ldr	r3, [pc, #84]	; (1bc0 <tcc_init+0x2ac>)
    1b6a:	68aa      	ldr	r2, [r5, #8]
    1b6c:	421a      	tst	r2, r3
    1b6e:	d1fc      	bne.n	1b6a <tcc_init+0x256>
	hw->WAVE.reg = waves[0];
    1b70:	9b04      	ldr	r3, [sp, #16]
    1b72:	63eb      	str	r3, [r5, #60]	; 0x3c
	while (hw->SYNCBUSY.reg & TCC_SYNCBUSY_COUNT) {
    1b74:	2310      	movs	r3, #16
    1b76:	68aa      	ldr	r2, [r5, #8]
    1b78:	421a      	tst	r2, r3
    1b7a:	d1fc      	bne.n	1b76 <tcc_init+0x262>
	hw->COUNT.reg = config->counter.count;
    1b7c:	6823      	ldr	r3, [r4, #0]
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1b7e:	4a11      	ldr	r2, [pc, #68]	; (1bc4 <tcc_init+0x2b0>)
	hw->COUNT.reg = config->counter.count;
    1b80:	636b      	str	r3, [r5, #52]	; 0x34
	while (hw->SYNCBUSY.reg & (TCC_SYNCBUSY_PER | TCC_SYNCBUSY_PERB)) {
    1b82:	68ab      	ldr	r3, [r5, #8]
    1b84:	4013      	ands	r3, r2
    1b86:	d1fc      	bne.n	1b82 <tcc_init+0x26e>
	hw->PER.reg = (config->counter.period);
    1b88:	6862      	ldr	r2, [r4, #4]
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    1b8a:	490f      	ldr	r1, [pc, #60]	; (1bc8 <tcc_init+0x2b4>)
	hw->PER.reg = (config->counter.period);
    1b8c:	642a      	str	r2, [r5, #64]	; 0x40
			(TCC_SYNCBUSY_CC0 | TCC_SYNCBUSY_CCB0) << i)) {
    1b8e:	000a      	movs	r2, r1
    1b90:	409a      	lsls	r2, r3
		while (hw->SYNCBUSY.reg & (
    1b92:	68a8      	ldr	r0, [r5, #8]
    1b94:	4010      	ands	r0, r2
    1b96:	d1fc      	bne.n	1b92 <tcc_init+0x27e>
		hw->CC[i].reg = (config->compare.match[i]);
    1b98:	009a      	lsls	r2, r3, #2
    1b9a:	18a2      	adds	r2, r4, r2
    1b9c:	69d6      	ldr	r6, [r2, #28]
    1b9e:	001a      	movs	r2, r3
    1ba0:	3210      	adds	r2, #16
    1ba2:	0092      	lsls	r2, r2, #2
    1ba4:	18aa      	adds	r2, r5, r2
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1ba6:	3301      	adds	r3, #1
		hw->CC[i].reg = (config->compare.match[i]);
    1ba8:	6056      	str	r6, [r2, #4]
	for (i = 0; i <  _tcc_cc_nums[module_index]; i ++) {
    1baa:	2b04      	cmp	r3, #4
    1bac:	d1ef      	bne.n	1b8e <tcc_init+0x27a>
    1bae:	e6cb      	b.n	1948 <tcc_init+0x34>
				drvctrl |= (TCC_DRVCTRL_NRE0) << i;
    1bb0:	2201      	movs	r2, #1
    1bb2:	e765      	b.n	1a80 <tcc_init+0x16c>
    1bb4:	40000400 	.word	0x40000400
    1bb8:	00ffffff 	.word	0x00ffffff
    1bbc:	200001c8 	.word	0x200001c8
    1bc0:	00020040 	.word	0x00020040
    1bc4:	00040080 	.word	0x00040080
    1bc8:	00080100 	.word	0x00080100

00001bcc <tcc_set_compare_value>:
		const uint32_t compare)
{
	/* Sanity check arguments */
	Assert(module_inst);

	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1bcc:	0003      	movs	r3, r0
{
    1bce:	b510      	push	{r4, lr}
	return _tcc_set_compare_value(module_inst, channel_index, compare,
    1bd0:	333c      	adds	r3, #60	; 0x3c
    1bd2:	781b      	ldrb	r3, [r3, #0]
    1bd4:	6800      	ldr	r0, [r0, #0]
    1bd6:	f7ff fe03 	bl	17e0 <_tcc_set_compare_value.isra.5>
			module_inst->double_buffering_enabled);
}
    1bda:	bd10      	pop	{r4, pc}

00001bdc <_tcc_interrupt_handler>:
 * \param[in]  module_index  ID of the TCC instance calling the interrupt
 *                           handler
 */
void _tcc_interrupt_handler(
		uint8_t module_index)
{
    1bdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	uint32_t interrupt_and_callback_status_mask;

	struct tcc_module *module =
			(struct tcc_module *)_tcc_instances[module_index];

	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1bde:	2500      	movs	r5, #0
	struct tcc_module *module =
    1be0:	4b0b      	ldr	r3, [pc, #44]	; (1c10 <_tcc_interrupt_handler+0x34>)
    1be2:	0080      	lsls	r0, r0, #2
    1be4:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = (module->hw->INTFLAG.reg &
    1be6:	6823      	ldr	r3, [r4, #0]
    1be8:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1bea:	6ade      	ldr	r6, [r3, #44]	; 0x2c
    1bec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
    1bee:	4013      	ands	r3, r2
    1bf0:	401e      	ands	r6, r3
			module->register_callback_mask &
			module->enable_callback_mask);

	/* Check if callback interrupt has occured */
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
		if (interrupt_and_callback_status_mask & _tcc_intflag[i]) {
    1bf2:	4b08      	ldr	r3, [pc, #32]	; (1c14 <_tcc_interrupt_handler+0x38>)
    1bf4:	58ef      	ldr	r7, [r5, r3]
    1bf6:	4237      	tst	r7, r6
    1bf8:	d005      	beq.n	1c06 <_tcc_interrupt_handler+0x2a>
			/* Invoke the registered and enabled callback function */
			(module->callback[i])(module);
    1bfa:	1963      	adds	r3, r4, r5
    1bfc:	685b      	ldr	r3, [r3, #4]
    1bfe:	0020      	movs	r0, r4
    1c00:	4798      	blx	r3
			/* Clear interrupt flag */
			module->hw->INTFLAG.reg = _tcc_intflag[i];
    1c02:	6823      	ldr	r3, [r4, #0]
    1c04:	62df      	str	r7, [r3, #44]	; 0x2c
    1c06:	3504      	adds	r5, #4
	for (i = 0; i < TCC_CALLBACK_N; i ++) {
    1c08:	2d30      	cmp	r5, #48	; 0x30
    1c0a:	d1f2      	bne.n	1bf2 <_tcc_interrupt_handler+0x16>
		}
	}
}
    1c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1c0e:	46c0      	nop			; (mov r8, r8)
    1c10:	200001c8 	.word	0x200001c8
    1c14:	00003ccc 	.word	0x00003ccc

00001c18 <TCC0_Handler>:
MREPEAT(TCC_INST_NUM, _TCC_INTERRUPT_HANDLER, 0)
    1c18:	b510      	push	{r4, lr}
    1c1a:	2000      	movs	r0, #0
    1c1c:	f7ff ffde 	bl	1bdc <_tcc_interrupt_handler>
    1c20:	bd10      	pop	{r4, pc}

00001c22 <tc_register_callback>:
	/* Sanity check arguments */
	Assert(module);
	Assert(callback_func);

	/* Register callback function */
	module->callback[callback_type] = callback_func;
    1c22:	1c93      	adds	r3, r2, #2
    1c24:	009b      	lsls	r3, r3, #2
    1c26:	5019      	str	r1, [r3, r0]
    1c28:	7e03      	ldrb	r3, [r0, #24]

	/* Set the bit corresponding to the callback_type */
	if (callback_type == TC_CALLBACK_CC_CHANNEL0) {
    1c2a:	2a02      	cmp	r2, #2
    1c2c:	d104      	bne.n	1c38 <tc_register_callback+0x16>
		module->register_callback_mask |= TC_INTFLAG_MC(1);
    1c2e:	320e      	adds	r2, #14
	}
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1c30:	4313      	orrs	r3, r2
	}
	else {
		module->register_callback_mask |= (1 << callback_type);
    1c32:	7603      	strb	r3, [r0, #24]
	}
	return STATUS_OK;
}
    1c34:	2000      	movs	r0, #0
    1c36:	4770      	bx	lr
	else if (callback_type == TC_CALLBACK_CC_CHANNEL1) {
    1c38:	2a03      	cmp	r2, #3
    1c3a:	d101      	bne.n	1c40 <tc_register_callback+0x1e>
		module->register_callback_mask |= TC_INTFLAG_MC(2);
    1c3c:	321d      	adds	r2, #29
    1c3e:	e7f7      	b.n	1c30 <tc_register_callback+0xe>
		module->register_callback_mask |= (1 << callback_type);
    1c40:	2101      	movs	r1, #1
    1c42:	4091      	lsls	r1, r2
    1c44:	430b      	orrs	r3, r1
    1c46:	e7f4      	b.n	1c32 <tc_register_callback+0x10>

00001c48 <_tc_interrupt_handler>:
 * \param[in]  instance  ID of the TC instance calling the interrupt
 *                       handler
 */
void _tc_interrupt_handler(
		uint8_t instance)
{
    1c48:	b570      	push	{r4, r5, r6, lr}
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
			module->register_callback_mask &
			module->enable_callback_mask;

	/* Check if an Overflow interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1c4a:	2601      	movs	r6, #1
	struct tc_module *module
    1c4c:	4b14      	ldr	r3, [pc, #80]	; (1ca0 <_tc_interrupt_handler+0x58>)
    1c4e:	0080      	lsls	r0, r0, #2
    1c50:	58c4      	ldr	r4, [r0, r3]
	interrupt_and_callback_status_mask = module->hw->COUNT8.INTFLAG.reg &
    1c52:	6823      	ldr	r3, [r4, #0]
    1c54:	7e22      	ldrb	r2, [r4, #24]
    1c56:	7e65      	ldrb	r5, [r4, #25]
    1c58:	7b9b      	ldrb	r3, [r3, #14]
    1c5a:	4015      	ands	r5, r2
    1c5c:	401d      	ands	r5, r3
	if (interrupt_and_callback_status_mask & TC_INTFLAG_OVF) {
    1c5e:	4235      	tst	r5, r6
    1c60:	d004      	beq.n	1c6c <_tc_interrupt_handler+0x24>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_OVERFLOW])(module);
    1c62:	68a3      	ldr	r3, [r4, #8]
    1c64:	0020      	movs	r0, r4
    1c66:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_OVF;
    1c68:	6823      	ldr	r3, [r4, #0]
    1c6a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Error interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_ERR) {
    1c6c:	2602      	movs	r6, #2
    1c6e:	4235      	tst	r5, r6
    1c70:	d004      	beq.n	1c7c <_tc_interrupt_handler+0x34>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_ERROR])(module);
    1c72:	68e3      	ldr	r3, [r4, #12]
    1c74:	0020      	movs	r0, r4
    1c76:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_ERR;
    1c78:	6823      	ldr	r3, [r4, #0]
    1c7a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 0 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(1)) {
    1c7c:	2610      	movs	r6, #16
    1c7e:	4235      	tst	r5, r6
    1c80:	d004      	beq.n	1c8c <_tc_interrupt_handler+0x44>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL0])(module);
    1c82:	6923      	ldr	r3, [r4, #16]
    1c84:	0020      	movs	r0, r4
    1c86:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(1);
    1c88:	6823      	ldr	r3, [r4, #0]
    1c8a:	739e      	strb	r6, [r3, #14]
	}

	/* Check if an Match/Capture Channel 1 interrupt has occurred */
	if (interrupt_and_callback_status_mask & TC_INTFLAG_MC(2)) {
    1c8c:	2620      	movs	r6, #32
    1c8e:	4235      	tst	r5, r6
    1c90:	d004      	beq.n	1c9c <_tc_interrupt_handler+0x54>
		/* Invoke registered and enabled callback function */
		(module->callback[TC_CALLBACK_CC_CHANNEL1])(module);
    1c92:	6963      	ldr	r3, [r4, #20]
    1c94:	0020      	movs	r0, r4
    1c96:	4798      	blx	r3
		/* Clear interrupt flag */
		module->hw->COUNT8.INTFLAG.reg = TC_INTFLAG_MC(2);
    1c98:	6823      	ldr	r3, [r4, #0]
    1c9a:	739e      	strb	r6, [r3, #14]
	}
}
    1c9c:	bd70      	pop	{r4, r5, r6, pc}
    1c9e:	46c0      	nop			; (mov r8, r8)
    1ca0:	200001cc 	.word	0x200001cc

00001ca4 <TC1_Handler>:
	MRECURSION(TC_INST_NUM, _TC_INTERRUPT_HANDLER, TC_INST_MAX_ID)
    1ca4:	b510      	push	{r4, lr}
    1ca6:	2000      	movs	r0, #0
    1ca8:	f7ff ffce 	bl	1c48 <_tc_interrupt_handler>
    1cac:	bd10      	pop	{r4, pc}

00001cae <TC2_Handler>:
    1cae:	b510      	push	{r4, lr}
    1cb0:	2001      	movs	r0, #1
    1cb2:	f7ff ffc9 	bl	1c48 <_tc_interrupt_handler>
    1cb6:	bd10      	pop	{r4, pc}

00001cb8 <_tc_get_inst_index>:
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if (hw == tc_modules[i]) {
    1cb8:	4b06      	ldr	r3, [pc, #24]	; (1cd4 <_tc_get_inst_index+0x1c>)
    1cba:	4298      	cmp	r0, r3
    1cbc:	d007      	beq.n	1cce <_tc_get_inst_index+0x16>
    1cbe:	4a06      	ldr	r2, [pc, #24]	; (1cd8 <_tc_get_inst_index+0x20>)
		}
	}

	/* Invalid data given. */
	Assert(false);
	return 0;
    1cc0:	2300      	movs	r3, #0
		if (hw == tc_modules[i]) {
    1cc2:	4290      	cmp	r0, r2
    1cc4:	d101      	bne.n	1cca <_tc_get_inst_index+0x12>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1cc6:	3301      	adds	r3, #1
			return i;
    1cc8:	b2db      	uxtb	r3, r3
}
    1cca:	0018      	movs	r0, r3
    1ccc:	4770      	bx	lr
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    1cce:	2300      	movs	r3, #0
    1cd0:	e7fa      	b.n	1cc8 <_tc_get_inst_index+0x10>
    1cd2:	46c0      	nop			; (mov r8, r8)
    1cd4:	42001800 	.word	0x42001800
    1cd8:	42001c00 	.word	0x42001c00

00001cdc <tc_init>:
 */
enum status_code tc_init(
		struct tc_module *const module_inst,
		Tc *const hw,
		const struct tc_config *const config)
{
    1cdc:	b5f0      	push	{r4, r5, r6, r7, lr}
    1cde:	0005      	movs	r5, r0
    1ce0:	b085      	sub	sp, #20
	uint8_t ctrlbset_tmp = 0;
	/* Temporary variable to hold all updates to the CTRLC
	 * register before they are written to it */
	uint8_t ctrlc_tmp = 0;
	/* Temporary variable to hold TC instance number */
	uint8_t instance = _tc_get_inst_index(hw);
    1ce2:	0008      	movs	r0, r1
{
    1ce4:	0014      	movs	r4, r2
    1ce6:	000e      	movs	r6, r1
	uint8_t instance = _tc_get_inst_index(hw);
    1ce8:	f7ff ffe6 	bl	1cb8 <_tc_get_inst_index>

	/* Array of GLCK ID for different TC instances */
	uint8_t inst_gclk_id[] = TC_INST_GCLK_ID;
    1cec:	466a      	mov	r2, sp
    1cee:	2312      	movs	r3, #18
    1cf0:	7113      	strb	r3, [r2, #4]
    1cf2:	7153      	strb	r3, [r2, #5]
	/* Array of PM APBC mask bit position for different TC instances */
	uint16_t inst_pm_apbmask[] = TC_INST_PM_APBCMASK;
    1cf4:	332e      	adds	r3, #46	; 0x2e
    1cf6:	8113      	strh	r3, [r2, #8]
    1cf8:	3340      	adds	r3, #64	; 0x40
    1cfa:	8153      	strh	r3, [r2, #10]
	struct system_gclk_chan_config gclk_chan_config;

#if TC_ASYNC == true
	/* Initialize parameters */
	for (uint8_t i = 0; i < TC_CALLBACK_N; i++) {
		module_inst->callback[i]        = NULL;
    1cfc:	2300      	movs	r3, #0
    1cfe:	60ab      	str	r3, [r5, #8]
    1d00:	60eb      	str	r3, [r5, #12]
    1d02:	612b      	str	r3, [r5, #16]
    1d04:	616b      	str	r3, [r5, #20]
	}
	module_inst->register_callback_mask     = 0x00;
    1d06:	762b      	strb	r3, [r5, #24]
	module_inst->enable_callback_mask       = 0x00;
    1d08:	766b      	strb	r3, [r5, #25]

	/* Register this instance for callbacks*/
	_tc_instances[instance] = module_inst;
    1d0a:	4b7c      	ldr	r3, [pc, #496]	; (1efc <tc_init+0x220>)
    1d0c:	0082      	lsls	r2, r0, #2
    1d0e:	50d5      	str	r5, [r2, r3]
#endif

	/* Associate the given device instance with the hardware module */
	module_inst->hw = hw;
    1d10:	602e      	str	r6, [r5, #0]
#if SAMD09 || SAMD10 || SAMD11 || SAMHA1 || SAMHA0
	/* Check if even numbered TC modules are being configured in 32-bit
	 * counter size. Only odd numbered counters are allowed to be
	 * configured in 32-bit counter size.
	 */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d12:	78a3      	ldrb	r3, [r4, #2]
	uint8_t instance = _tc_get_inst_index(hw);
    1d14:	0007      	movs	r7, r0
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d16:	2b08      	cmp	r3, #8
    1d18:	d103      	bne.n	1d22 <tc_init+0x46>
			!((instance + TC_INSTANCE_OFFSET) & 0x01)) {
		Assert(false);
		return STATUS_ERR_INVALID_ARG;
    1d1a:	2017      	movs	r0, #23
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT) &&
    1d1c:	07fa      	lsls	r2, r7, #31
    1d1e:	d500      	bpl.n	1d22 <tc_init+0x46>
    1d20:	e0d5      	b.n	1ece <tc_init+0x1f2>
	/* Make the counter size variable in the module_inst struct reflect
	 * the counter size in the module
	 */
	module_inst->counter_size = config->counter_size;

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d22:	2201      	movs	r2, #1
	module_inst->counter_size = config->counter_size;
    1d24:	712b      	strb	r3, [r5, #4]
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d26:	8833      	ldrh	r3, [r6, #0]
		/* We are in the middle of a reset. Abort. */
		return STATUS_BUSY;
    1d28:	2005      	movs	r0, #5
	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_SWRST) {
    1d2a:	4213      	tst	r3, r2
    1d2c:	d000      	beq.n	1d30 <tc_init+0x54>
    1d2e:	e0ce      	b.n	1ece <tc_init+0x1f2>
	}

	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d30:	7bf3      	ldrb	r3, [r6, #15]
		/* Module is used as a slave */
		return STATUS_ERR_DENIED;
    1d32:	3017      	adds	r0, #23
	if (hw->COUNT8.STATUS.reg & TC_STATUS_SLAVE) {
    1d34:	06db      	lsls	r3, r3, #27
    1d36:	d500      	bpl.n	1d3a <tc_init+0x5e>
    1d38:	e0c9      	b.n	1ece <tc_init+0x1f2>
	}

	if (hw->COUNT8.CTRLA.reg & TC_CTRLA_ENABLE) {
    1d3a:	2102      	movs	r1, #2
    1d3c:	8833      	ldrh	r3, [r6, #0]
    1d3e:	400b      	ands	r3, r1
    1d40:	d000      	beq.n	1d44 <tc_init+0x68>
    1d42:	e0c4      	b.n	1ece <tc_init+0x1f2>
		/* Module must be disabled before initialization. Abort. */
		return STATUS_ERR_DENIED;
	}

	/* Set up the TC PWM out pin for channel 0 */
	if (config->pwm_channel[0].enabled) {
    1d44:	7c21      	ldrb	r1, [r4, #16]
    1d46:	2900      	cmp	r1, #0
    1d48:	d008      	beq.n	1d5c <tc_init+0x80>
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d4a:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1d4c:	70cb      	strb	r3, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1d4e:	7e23      	ldrb	r3, [r4, #24]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
		system_pinmux_pin_set_config(
    1d50:	7d20      	ldrb	r0, [r4, #20]
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d52:	708a      	strb	r2, [r1, #2]
		pin_config.mux_position = config->pwm_channel[0].pin_mux;
    1d54:	700b      	strb	r3, [r1, #0]
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d56:	704a      	strb	r2, [r1, #1]
		system_pinmux_pin_set_config(
    1d58:	f7ff fd1e 	bl	1798 <system_pinmux_pin_set_config>
				config->pwm_channel[0].pin_out, &pin_config);
	}

	/* Set up the TC PWM out pin for channel 1 */
	if (config->pwm_channel[1].enabled) {
    1d5c:	7f23      	ldrb	r3, [r4, #28]
    1d5e:	2b00      	cmp	r3, #0
    1d60:	d00e      	beq.n	1d80 <tc_init+0xa4>
	config->powersave    = false;
    1d62:	2200      	movs	r2, #0
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d64:	2301      	movs	r3, #1
    1d66:	a903      	add	r1, sp, #12
	config->powersave    = false;
    1d68:	70ca      	strb	r2, [r1, #3]
		system_pinmux_get_config_defaults(&pin_config);
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d6a:	3224      	adds	r2, #36	; 0x24
	config->input_pull   = SYSTEM_PINMUX_PIN_PULL_UP;
    1d6c:	708b      	strb	r3, [r1, #2]
    1d6e:	18a2      	adds	r2, r4, r2
		pin_config.direction = SYSTEM_PINMUX_PIN_DIR_OUTPUT;
    1d70:	704b      	strb	r3, [r1, #1]
		system_pinmux_pin_set_config(
    1d72:	331f      	adds	r3, #31
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d74:	7812      	ldrb	r2, [r2, #0]
		system_pinmux_pin_set_config(
    1d76:	18e3      	adds	r3, r4, r3
    1d78:	7818      	ldrb	r0, [r3, #0]
		pin_config.mux_position = config->pwm_channel[1].pin_mux;
    1d7a:	700a      	strb	r2, [r1, #0]
		system_pinmux_pin_set_config(
    1d7c:	f7ff fd0c 	bl	1798 <system_pinmux_pin_set_config>
				config->pwm_channel[1].pin_out, &pin_config);
	}

	/* Enable the user interface clock in the PM */
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
			inst_pm_apbmask[instance]);
    1d80:	007a      	lsls	r2, r7, #1
    1d82:	4694      	mov	ip, r2
	system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1d84:	4668      	mov	r0, sp
    1d86:	2208      	movs	r2, #8
    1d88:	1880      	adds	r0, r0, r2
    1d8a:	4662      	mov	r2, ip
    1d8c:	4b5c      	ldr	r3, [pc, #368]	; (1f00 <tc_init+0x224>)
    1d8e:	5a82      	ldrh	r2, [r0, r2]
    1d90:	6a19      	ldr	r1, [r3, #32]
    1d92:	430a      	orrs	r2, r1
    1d94:	621a      	str	r2, [r3, #32]

	/* Enable the slave counter if counter_size is 32-bit */
	if ((config->counter_size == TC_COUNTER_SIZE_32BIT))
    1d96:	78a2      	ldrb	r2, [r4, #2]
    1d98:	2a08      	cmp	r2, #8
    1d9a:	d10a      	bne.n	1db2 <tc_init+0xd6>
	{
		/* Enable the user interface clock in the PM */
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
				inst_pm_apbmask[instance + 1]);
    1d9c:	1c79      	adds	r1, r7, #1
    1d9e:	004a      	lsls	r2, r1, #1
    1da0:	4694      	mov	ip, r2
		system_apb_clock_set_mask(SYSTEM_CLOCK_APB_APBC,
    1da2:	2108      	movs	r1, #8
    1da4:	466a      	mov	r2, sp
    1da6:	1852      	adds	r2, r2, r1
    1da8:	4661      	mov	r1, ip
    1daa:	6a18      	ldr	r0, [r3, #32]
    1dac:	5a52      	ldrh	r2, [r2, r1]
    1dae:	4302      	orrs	r2, r0
    1db0:	621a      	str	r2, [r3, #32]
	}

	/* Setup clock for module */
	system_gclk_chan_get_config_defaults(&gclk_chan_config);
	gclk_chan_config.source_generator = config->clock_source;
    1db2:	466a      	mov	r2, sp
    1db4:	7823      	ldrb	r3, [r4, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1db6:	4669      	mov	r1, sp
	gclk_chan_config.source_generator = config->clock_source;
    1db8:	7013      	strb	r3, [r2, #0]
	system_gclk_chan_set_config(inst_gclk_id[instance], &gclk_chan_config);
    1dba:	466b      	mov	r3, sp
    1dbc:	3304      	adds	r3, #4
    1dbe:	5ddf      	ldrb	r7, [r3, r7]
    1dc0:	0038      	movs	r0, r7
    1dc2:	f7ff fc87 	bl	16d4 <system_gclk_chan_set_config>
	system_gclk_chan_enable(inst_gclk_id[instance]);
    1dc6:	0038      	movs	r0, r7
    1dc8:	f7ff fc48 	bl	165c <system_gclk_chan_enable>

	/* Set ctrla register */
	ctrla_tmp =
    1dcc:	8923      	ldrh	r3, [r4, #8]
    1dce:	88a2      	ldrh	r2, [r4, #4]
			(uint32_t)config->counter_size |
			(uint32_t)config->wave_generation |
    1dd0:	79a1      	ldrb	r1, [r4, #6]
	ctrla_tmp =
    1dd2:	431a      	orrs	r2, r3
			(uint32_t)config->wave_generation |
    1dd4:	78a3      	ldrb	r3, [r4, #2]
    1dd6:	430b      	orrs	r3, r1
	ctrla_tmp =
    1dd8:	4313      	orrs	r3, r2
			(uint32_t)config->reload_action |
			(uint32_t)config->clock_prescaler;

	if (config->run_in_standby) {
    1dda:	7862      	ldrb	r2, [r4, #1]
    1ddc:	2a00      	cmp	r2, #0
    1dde:	d002      	beq.n	1de6 <tc_init+0x10a>
		ctrla_tmp |= TC_CTRLA_RUNSTDBY;
    1de0:	2280      	movs	r2, #128	; 0x80
    1de2:	0112      	lsls	r2, r2, #4
    1de4:	4313      	orrs	r3, r2
    1de6:	6829      	ldr	r1, [r5, #0]
	return (tc_module->STATUS.reg & TC_STATUS_SYNCBUSY);
    1de8:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1dea:	b252      	sxtb	r2, r2
    1dec:	2a00      	cmp	r2, #0
    1dee:	dbfb      	blt.n	1de8 <tc_init+0x10c>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLA.reg = ctrla_tmp;
    1df0:	8033      	strh	r3, [r6, #0]

	/* Set ctrlb register */
	if (config->oneshot) {
    1df2:	7b63      	ldrb	r3, [r4, #13]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1df4:	1e5a      	subs	r2, r3, #1
    1df6:	4193      	sbcs	r3, r2
	}

	if (config->count_direction) {
    1df8:	7ba2      	ldrb	r2, [r4, #14]
		ctrlbset_tmp = TC_CTRLBSET_ONESHOT;
    1dfa:	009b      	lsls	r3, r3, #2
	if (config->count_direction) {
    1dfc:	2a00      	cmp	r2, #0
    1dfe:	d001      	beq.n	1e04 <tc_init+0x128>
		ctrlbset_tmp |= TC_CTRLBSET_DIR;
    1e00:	2201      	movs	r2, #1
    1e02:	4313      	orrs	r3, r2
    1e04:	6829      	ldr	r1, [r5, #0]
    1e06:	7bca      	ldrb	r2, [r1, #15]
	}

	/* Clear old ctrlb configuration */
	while (tc_is_syncing(module_inst)) {
    1e08:	b252      	sxtb	r2, r2
    1e0a:	2a00      	cmp	r2, #0
    1e0c:	dbfb      	blt.n	1e06 <tc_init+0x12a>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLBCLR.reg = 0xFF;
    1e0e:	22ff      	movs	r2, #255	; 0xff
    1e10:	7132      	strb	r2, [r6, #4]

	/* Check if we actually need to go into a wait state. */
	if (ctrlbset_tmp) {
    1e12:	2b00      	cmp	r3, #0
    1e14:	d005      	beq.n	1e22 <tc_init+0x146>
    1e16:	6829      	ldr	r1, [r5, #0]
    1e18:	7bca      	ldrb	r2, [r1, #15]
		while (tc_is_syncing(module_inst)) {
    1e1a:	b252      	sxtb	r2, r2
    1e1c:	2a00      	cmp	r2, #0
    1e1e:	dbfb      	blt.n	1e18 <tc_init+0x13c>
			/* Wait for sync */
		}
		/* Write configuration to register */
		hw->COUNT8.CTRLBSET.reg = ctrlbset_tmp;
    1e20:	7173      	strb	r3, [r6, #5]
	}

	/* Set ctrlc register*/
	ctrlc_tmp = config->waveform_invert_output;
	for (uint8_t i = 0; i < NUMBER_OF_COMPARE_CAPTURE_CHANNELS; i++) {
		if (config->enable_capture_on_channel[i] == true) {
    1e22:	7ae3      	ldrb	r3, [r4, #11]
	ctrlc_tmp = config->waveform_invert_output;
    1e24:	7aa2      	ldrb	r2, [r4, #10]
		if (config->enable_capture_on_channel[i] == true) {
    1e26:	2b00      	cmp	r3, #0
    1e28:	d001      	beq.n	1e2e <tc_init+0x152>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e2a:	2310      	movs	r3, #16
    1e2c:	431a      	orrs	r2, r3
		if (config->enable_capture_on_channel[i] == true) {
    1e2e:	7b23      	ldrb	r3, [r4, #12]
    1e30:	2b00      	cmp	r3, #0
    1e32:	d001      	beq.n	1e38 <tc_init+0x15c>
			ctrlc_tmp |= (TC_CTRLC_CPTEN(1) << i);
    1e34:	2320      	movs	r3, #32
    1e36:	431a      	orrs	r2, r3
    1e38:	6829      	ldr	r1, [r5, #0]
    1e3a:	7bcb      	ldrb	r3, [r1, #15]
		}
	}

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e3c:	b25b      	sxtb	r3, r3
    1e3e:	2b00      	cmp	r3, #0
    1e40:	dbfb      	blt.n	1e3a <tc_init+0x15e>
		/* Wait for sync */
	}
	hw->COUNT8.CTRLC.reg = ctrlc_tmp;
    1e42:	71b2      	strb	r2, [r6, #6]
    1e44:	682b      	ldr	r3, [r5, #0]
    1e46:	7bda      	ldrb	r2, [r3, #15]

	/* Write configuration to register */
	while (tc_is_syncing(module_inst)) {
    1e48:	b252      	sxtb	r2, r2
    1e4a:	2a00      	cmp	r2, #0
    1e4c:	dbfb      	blt.n	1e46 <tc_init+0x16a>
		/* Wait for sync */
	}

	/* Switch for TC counter size  */
	switch (module_inst->counter_size) {
    1e4e:	792a      	ldrb	r2, [r5, #4]
    1e50:	2a04      	cmp	r2, #4
    1e52:	d019      	beq.n	1e88 <tc_init+0x1ac>
    1e54:	2a08      	cmp	r2, #8
    1e56:	d03c      	beq.n	1ed2 <tc_init+0x1f6>

			return STATUS_OK;
	}

	Assert(false);
	return STATUS_ERR_INVALID_ARG;
    1e58:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1e5a:	2a00      	cmp	r2, #0
    1e5c:	d137      	bne.n	1ece <tc_init+0x1f2>
    1e5e:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1e60:	b252      	sxtb	r2, r2
    1e62:	2a00      	cmp	r2, #0
    1e64:	dbfb      	blt.n	1e5e <tc_init+0x182>
				= config->counter_16_bit.value;
    1e66:	8d23      	ldrh	r3, [r4, #40]	; 0x28
    1e68:	8233      	strh	r3, [r6, #16]
    1e6a:	682a      	ldr	r2, [r5, #0]
    1e6c:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e6e:	b25b      	sxtb	r3, r3
    1e70:	2b00      	cmp	r3, #0
    1e72:	dbfb      	blt.n	1e6c <tc_init+0x190>
					config->counter_16_bit.compare_capture_channel[0];
    1e74:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
			hw->COUNT16.CC[0].reg =
    1e76:	8333      	strh	r3, [r6, #24]
    1e78:	682a      	ldr	r2, [r5, #0]
    1e7a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e7c:	b25b      	sxtb	r3, r3
    1e7e:	2b00      	cmp	r3, #0
    1e80:	dbfb      	blt.n	1e7a <tc_init+0x19e>
					config->counter_16_bit.compare_capture_channel[1];
    1e82:	8da3      	ldrh	r3, [r4, #44]	; 0x2c
			hw->COUNT16.CC[1].reg =
    1e84:	8373      	strh	r3, [r6, #26]
    1e86:	e021      	b.n	1ecc <tc_init+0x1f0>
    1e88:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1e8a:	b252      	sxtb	r2, r2
    1e8c:	2a00      	cmp	r2, #0
    1e8e:	dbfb      	blt.n	1e88 <tc_init+0x1ac>
					config->counter_8_bit.value;
    1e90:	0023      	movs	r3, r4
    1e92:	3328      	adds	r3, #40	; 0x28
    1e94:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.COUNT.reg =
    1e96:	7433      	strb	r3, [r6, #16]
    1e98:	682a      	ldr	r2, [r5, #0]
    1e9a:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1e9c:	b25b      	sxtb	r3, r3
    1e9e:	2b00      	cmp	r3, #0
    1ea0:	dbfb      	blt.n	1e9a <tc_init+0x1be>
					config->counter_8_bit.period;
    1ea2:	0023      	movs	r3, r4
    1ea4:	3329      	adds	r3, #41	; 0x29
    1ea6:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.PER.reg =
    1ea8:	7533      	strb	r3, [r6, #20]
    1eaa:	682a      	ldr	r2, [r5, #0]
    1eac:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1eae:	b25b      	sxtb	r3, r3
    1eb0:	2b00      	cmp	r3, #0
    1eb2:	dbfb      	blt.n	1eac <tc_init+0x1d0>
					config->counter_8_bit.compare_capture_channel[0];
    1eb4:	0023      	movs	r3, r4
    1eb6:	332a      	adds	r3, #42	; 0x2a
    1eb8:	781b      	ldrb	r3, [r3, #0]
			hw->COUNT8.CC[0].reg =
    1eba:	7633      	strb	r3, [r6, #24]
    1ebc:	682a      	ldr	r2, [r5, #0]
    1ebe:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ec0:	b25b      	sxtb	r3, r3
    1ec2:	2b00      	cmp	r3, #0
    1ec4:	dbfb      	blt.n	1ebe <tc_init+0x1e2>
					config->counter_8_bit.compare_capture_channel[1];
    1ec6:	342b      	adds	r4, #43	; 0x2b
    1ec8:	7823      	ldrb	r3, [r4, #0]
			hw->COUNT8.CC[1].reg =
    1eca:	7673      	strb	r3, [r6, #25]
			return STATUS_OK;
    1ecc:	2000      	movs	r0, #0
}
    1ece:	b005      	add	sp, #20
    1ed0:	bdf0      	pop	{r4, r5, r6, r7, pc}
    1ed2:	7bda      	ldrb	r2, [r3, #15]
			while (tc_is_syncing(module_inst)) {
    1ed4:	b252      	sxtb	r2, r2
    1ed6:	2a00      	cmp	r2, #0
    1ed8:	dbfb      	blt.n	1ed2 <tc_init+0x1f6>
				= config->counter_32_bit.value;
    1eda:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    1edc:	6133      	str	r3, [r6, #16]
    1ede:	682a      	ldr	r2, [r5, #0]
    1ee0:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ee2:	b25b      	sxtb	r3, r3
    1ee4:	2b00      	cmp	r3, #0
    1ee6:	dbfb      	blt.n	1ee0 <tc_init+0x204>
			hw->COUNT32.CC[0].reg =
    1ee8:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1eea:	61b3      	str	r3, [r6, #24]
    1eec:	682a      	ldr	r2, [r5, #0]
    1eee:	7bd3      	ldrb	r3, [r2, #15]
			while (tc_is_syncing(module_inst)) {
    1ef0:	b25b      	sxtb	r3, r3
    1ef2:	2b00      	cmp	r3, #0
    1ef4:	dbfb      	blt.n	1eee <tc_init+0x212>
					config->counter_32_bit.compare_capture_channel[1];
    1ef6:	6b23      	ldr	r3, [r4, #48]	; 0x30
			hw->COUNT32.CC[1].reg =
    1ef8:	61f3      	str	r3, [r6, #28]
    1efa:	e7e7      	b.n	1ecc <tc_init+0x1f0>
    1efc:	200001cc 	.word	0x200001cc
    1f00:	40000400 	.word	0x40000400

00001f04 <tc_set_compare_value>:
 */
enum status_code tc_set_compare_value(
		const struct tc_module *const module_inst,
		const enum tc_compare_capture_channel channel_index,
		const uint32_t compare)
{
    1f04:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	Assert(module_inst);
	Assert(module_inst->hw);

	/* Get a pointer to the module's hardware instance */
	Tc *const tc_module = module_inst->hw;
    1f06:	6804      	ldr	r4, [r0, #0]
    1f08:	7be3      	ldrb	r3, [r4, #15]

	while (tc_is_syncing(module_inst)) {
    1f0a:	b25b      	sxtb	r3, r3
    1f0c:	2b00      	cmp	r3, #0
    1f0e:	dbfb      	blt.n	1f08 <tc_set_compare_value+0x4>
		/* Wait for sync */
	}

	/* Read out based on the TC counter size */
	switch (module_inst->counter_size) {
    1f10:	7903      	ldrb	r3, [r0, #4]
    1f12:	2b04      	cmp	r3, #4
    1f14:	d00c      	beq.n	1f30 <tc_set_compare_value+0x2c>
    1f16:	2b08      	cmp	r3, #8
    1f18:	d012      	beq.n	1f40 <tc_set_compare_value+0x3c>
						(uint32_t)compare;
				return STATUS_OK;
			}
	}

	return STATUS_ERR_INVALID_ARG;
    1f1a:	2017      	movs	r0, #23
	switch (module_inst->counter_size) {
    1f1c:	2b00      	cmp	r3, #0
    1f1e:	d10e      	bne.n	1f3e <tc_set_compare_value+0x3a>
	return STATUS_ERR_INVALID_ARG;
    1f20:	2017      	movs	r0, #23
			if (channel_index <
    1f22:	2901      	cmp	r1, #1
    1f24:	d80b      	bhi.n	1f3e <tc_set_compare_value+0x3a>
				tc_module->COUNT16.CC[channel_index].reg =
    1f26:	310c      	adds	r1, #12
						(uint16_t)compare;
    1f28:	b292      	uxth	r2, r2
				tc_module->COUNT16.CC[channel_index].reg =
    1f2a:	0049      	lsls	r1, r1, #1
    1f2c:	530a      	strh	r2, [r1, r4]
    1f2e:	e005      	b.n	1f3c <tc_set_compare_value+0x38>
	return STATUS_ERR_INVALID_ARG;
    1f30:	2017      	movs	r0, #23
			if (channel_index <
    1f32:	2901      	cmp	r1, #1
    1f34:	d803      	bhi.n	1f3e <tc_set_compare_value+0x3a>
						(uint8_t)compare;
    1f36:	b2d2      	uxtb	r2, r2
				tc_module->COUNT8.CC[channel_index].reg  =
    1f38:	1861      	adds	r1, r4, r1
    1f3a:	760a      	strb	r2, [r1, #24]
				return STATUS_OK;
    1f3c:	2000      	movs	r0, #0
}
    1f3e:	bd10      	pop	{r4, pc}
	return STATUS_ERR_INVALID_ARG;
    1f40:	2017      	movs	r0, #23
			if (channel_index <
    1f42:	2901      	cmp	r1, #1
    1f44:	d8fb      	bhi.n	1f3e <tc_set_compare_value+0x3a>
				tc_module->COUNT32.CC[channel_index].reg =
    1f46:	3106      	adds	r1, #6
    1f48:	0089      	lsls	r1, r1, #2
    1f4a:	510a      	str	r2, [r1, r4]
    1f4c:	e7f6      	b.n	1f3c <tc_set_compare_value+0x38>

00001f4e <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
    1f4e:	e7fe      	b.n	1f4e <Dummy_Handler>

00001f50 <Reset_Handler>:
        if (pSrc != pDest) {
    1f50:	4821      	ldr	r0, [pc, #132]	; (1fd8 <Reset_Handler+0x88>)
    1f52:	4922      	ldr	r1, [pc, #136]	; (1fdc <Reset_Handler+0x8c>)
{
    1f54:	b570      	push	{r4, r5, r6, lr}
        if (pSrc != pDest) {
    1f56:	4288      	cmp	r0, r1
    1f58:	d004      	beq.n	1f64 <Reset_Handler+0x14>
    1f5a:	2300      	movs	r3, #0
                for (; pDest < &_erelocate;) {
    1f5c:	4c20      	ldr	r4, [pc, #128]	; (1fe0 <Reset_Handler+0x90>)
    1f5e:	18ca      	adds	r2, r1, r3
    1f60:	42a2      	cmp	r2, r4
    1f62:	d332      	bcc.n	1fca <Reset_Handler+0x7a>
                *pDest++ = 0;
    1f64:	2100      	movs	r1, #0
    1f66:	4b1f      	ldr	r3, [pc, #124]	; (1fe4 <Reset_Handler+0x94>)
        for (pDest = &_szero; pDest < &_ezero;) {
    1f68:	4a1f      	ldr	r2, [pc, #124]	; (1fe8 <Reset_Handler+0x98>)
    1f6a:	4293      	cmp	r3, r2
    1f6c:	d331      	bcc.n	1fd2 <Reset_Handler+0x82>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
    1f6e:	21ff      	movs	r1, #255	; 0xff
    1f70:	4b1e      	ldr	r3, [pc, #120]	; (1fec <Reset_Handler+0x9c>)
    1f72:	4a1f      	ldr	r2, [pc, #124]	; (1ff0 <Reset_Handler+0xa0>)
    1f74:	438b      	bics	r3, r1
    1f76:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f78:	2202      	movs	r2, #2
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f7a:	250c      	movs	r5, #12
    1f7c:	2408      	movs	r4, #8
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f7e:	2630      	movs	r6, #48	; 0x30
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f80:	4b1c      	ldr	r3, [pc, #112]	; (1ff4 <Reset_Handler+0xa4>)
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f82:	481d      	ldr	r0, [pc, #116]	; (1ff8 <Reset_Handler+0xa8>)
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
    1f84:	625a      	str	r2, [r3, #36]	; 0x24
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
    1f86:	78c3      	ldrb	r3, [r0, #3]
    1f88:	39fc      	subs	r1, #252	; 0xfc
    1f8a:	438b      	bics	r3, r1
    1f8c:	4313      	orrs	r3, r2
    1f8e:	70c3      	strb	r3, [r0, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
    1f90:	78c3      	ldrb	r3, [r0, #3]
    1f92:	43ab      	bics	r3, r5
    1f94:	4323      	orrs	r3, r4
    1f96:	70c3      	strb	r3, [r0, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
    1f98:	4b18      	ldr	r3, [pc, #96]	; (1ffc <Reset_Handler+0xac>)
    1f9a:	7b98      	ldrb	r0, [r3, #14]
    1f9c:	43b0      	bics	r0, r6
    1f9e:	0006      	movs	r6, r0
    1fa0:	2020      	movs	r0, #32
    1fa2:	4330      	orrs	r0, r6
    1fa4:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
    1fa6:	7b98      	ldrb	r0, [r3, #14]
    1fa8:	43a8      	bics	r0, r5
    1faa:	4304      	orrs	r4, r0
    1fac:	739c      	strb	r4, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
    1fae:	7b98      	ldrb	r0, [r3, #14]
    1fb0:	4388      	bics	r0, r1
    1fb2:	4302      	orrs	r2, r0
    1fb4:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
    1fb6:	2380      	movs	r3, #128	; 0x80
    1fb8:	4a11      	ldr	r2, [pc, #68]	; (2000 <Reset_Handler+0xb0>)
    1fba:	6851      	ldr	r1, [r2, #4]
    1fbc:	430b      	orrs	r3, r1
    1fbe:	6053      	str	r3, [r2, #4]
        __libc_init_array();
    1fc0:	f001 fe50 	bl	3c64 <__libc_init_array>
        main();
    1fc4:	f000 f94c 	bl	2260 <main>
    1fc8:	e7fe      	b.n	1fc8 <Reset_Handler+0x78>
                        *pDest++ = *pSrc++;
    1fca:	58c5      	ldr	r5, [r0, r3]
    1fcc:	3304      	adds	r3, #4
    1fce:	6015      	str	r5, [r2, #0]
    1fd0:	e7c5      	b.n	1f5e <Reset_Handler+0xe>
                *pDest++ = 0;
    1fd2:	c302      	stmia	r3!, {r1}
    1fd4:	e7c9      	b.n	1f6a <Reset_Handler+0x1a>
    1fd6:	46c0      	nop			; (mov r8, r8)
    1fd8:	00003d9c 	.word	0x00003d9c
    1fdc:	20000000 	.word	0x20000000
    1fe0:	20000028 	.word	0x20000028
    1fe4:	20000028 	.word	0x20000028
    1fe8:	200001fc 	.word	0x200001fc
    1fec:	00000000 	.word	0x00000000
    1ff0:	e000ed00 	.word	0xe000ed00
    1ff4:	410070fc 	.word	0x410070fc
    1ff8:	41005000 	.word	0x41005000
    1ffc:	41004800 	.word	0x41004800
    2000:	41004000 	.word	0x41004000

00002004 <set_color_red>:
	{
	}
	
}

void set_color_red(void){
    2004:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_master_packet packet = {
    2006:	ac01      	add	r4, sp, #4
    2008:	220c      	movs	r2, #12
    200a:	2100      	movs	r1, #0
    200c:	0020      	movs	r0, r4
    200e:	f001 fe4d 	bl	3cac <memset>
    2012:	2331      	movs	r3, #49	; 0x31
    2014:	8023      	strh	r3, [r4, #0]
    2016:	3b2f      	subs	r3, #47	; 0x2f
    2018:	8063      	strh	r3, [r4, #2]
    201a:	4b04      	ldr	r3, [pc, #16]	; (202c <set_color_red+0x28>)
    201c:	6063      	str	r3, [r4, #4]
		.address = KTD2026_DEVICE_ADDRESS,
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_color_red,
	};
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
    201e:	0021      	movs	r1, r4
    2020:	4803      	ldr	r0, [pc, #12]	; (2030 <set_color_red+0x2c>)
    2022:	f7fe fe99 	bl	d58 <i2c_master_write_packet_wait>
    2026:	2800      	cmp	r0, #0
    2028:	d1f9      	bne.n	201e <set_color_red+0x1a>
	{
	}
}
    202a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    202c:	2000001d 	.word	0x2000001d
    2030:	200001d4 	.word	0x200001d4

00002034 <set_color_cyan>:
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
	{
	}
}

void set_color_cyan(void){
    2034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	struct i2c_master_packet packet = {
    2036:	ac01      	add	r4, sp, #4
    2038:	220c      	movs	r2, #12
    203a:	2100      	movs	r1, #0
    203c:	0020      	movs	r0, r4
    203e:	f001 fe35 	bl	3cac <memset>
    2042:	2331      	movs	r3, #49	; 0x31
    2044:	8023      	strh	r3, [r4, #0]
    2046:	3b2f      	subs	r3, #47	; 0x2f
    2048:	8063      	strh	r3, [r4, #2]
    204a:	4b04      	ldr	r3, [pc, #16]	; (205c <set_color_cyan+0x28>)
    204c:	6063      	str	r3, [r4, #4]
		.address = KTD2026_DEVICE_ADDRESS,
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_color_cyan,
	};
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
    204e:	0021      	movs	r1, r4
    2050:	4803      	ldr	r0, [pc, #12]	; (2060 <set_color_cyan+0x2c>)
    2052:	f7fe fe81 	bl	d58 <i2c_master_write_packet_wait>
    2056:	2800      	cmp	r0, #0
    2058:	d1f9      	bne.n	204e <set_color_cyan+0x1a>
	{
	}
}
    205a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    205c:	20000019 	.word	0x20000019
    2060:	200001d4 	.word	0x200001d4

00002064 <reset_chip>:
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
	{
	}
}

void reset_chip(void){
    2064:	b51f      	push	{r0, r1, r2, r3, r4, lr}
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_disable_trise_tfall,
	};

	// Disable pwm's timer
	struct i2c_master_packet disable_PWM1_timer = {
    2066:	ac01      	add	r4, sp, #4
    2068:	220c      	movs	r2, #12
    206a:	2100      	movs	r1, #0
    206c:	0020      	movs	r0, r4
    206e:	f001 fe1d 	bl	3cac <memset>
    2072:	2331      	movs	r3, #49	; 0x31
    2074:	8023      	strh	r3, [r4, #0]
    2076:	3b2f      	subs	r3, #47	; 0x2f
    2078:	8063      	strh	r3, [r4, #2]
    207a:	4b04      	ldr	r3, [pc, #16]	; (208c <reset_chip+0x28>)
    207c:	6063      	str	r3, [r4, #4]
	};




	while ((i2c_master_write_packet_wait(&i2c_master_instance, &disable_PWM1_timer)) != STATUS_OK)
    207e:	0021      	movs	r1, r4
    2080:	4803      	ldr	r0, [pc, #12]	; (2090 <reset_chip+0x2c>)
    2082:	f7fe fe69 	bl	d58 <i2c_master_write_packet_wait>
    2086:	2800      	cmp	r0, #0
    2088:	d1f9      	bne.n	207e <reset_chip+0x1a>
	{
	}
}
    208a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}
    208c:	20000011 	.word	0x20000011
    2090:	200001d4 	.word	0x200001d4

00002094 <set_battery_charge_routine>:





void set_battery_charge_routine(void){
    2094:	b5f0      	push	{r4, r5, r6, r7, lr}
    2096:	b08d      	sub	sp, #52	; 0x34

	// Enable PWM GREEN
	struct i2c_master_packet packet = {
    2098:	220c      	movs	r2, #12
    209a:	2100      	movs	r1, #0
    209c:	4668      	mov	r0, sp
    209e:	f001 fe05 	bl	3cac <memset>
    20a2:	2731      	movs	r7, #49	; 0x31
    20a4:	466b      	mov	r3, sp
    20a6:	2202      	movs	r2, #2
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_color_green_PWM,
	};
	
	// Enable Ramp (flash)
	struct i2c_master_packet set_ramp = {
    20a8:	ae03      	add	r6, sp, #12
	struct i2c_master_packet packet = {
    20aa:	805a      	strh	r2, [r3, #2]
    20ac:	801f      	strh	r7, [r3, #0]
    20ae:	4b1e      	ldr	r3, [pc, #120]	; (2128 <set_battery_charge_routine+0x94>)
	struct i2c_master_packet set_ramp = {
    20b0:	220c      	movs	r2, #12
    20b2:	2100      	movs	r1, #0
    20b4:	0030      	movs	r0, r6
	struct i2c_master_packet packet = {
    20b6:	9301      	str	r3, [sp, #4]
	struct i2c_master_packet set_ramp = {
    20b8:	f001 fdf8 	bl	3cac <memset>
    20bc:	2302      	movs	r3, #2
		.data = buffer_set_charge_routine_flash_period,
	};
	

	// Enable Pulse
	struct i2c_master_packet set_trise_tfall = {
    20be:	ad06      	add	r5, sp, #24
	struct i2c_master_packet set_ramp = {
    20c0:	8073      	strh	r3, [r6, #2]
    20c2:	4b1a      	ldr	r3, [pc, #104]	; (212c <set_battery_charge_routine+0x98>)
	struct i2c_master_packet set_trise_tfall = {
    20c4:	220c      	movs	r2, #12
    20c6:	2100      	movs	r1, #0
    20c8:	0028      	movs	r0, r5
	struct i2c_master_packet set_ramp = {
    20ca:	6073      	str	r3, [r6, #4]
    20cc:	8037      	strh	r7, [r6, #0]
	struct i2c_master_packet set_trise_tfall = {
    20ce:	f001 fded 	bl	3cac <memset>
    20d2:	2302      	movs	r3, #2
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_charge_routine_trise_tfall,
	};

	// Enable pwm's timer
	struct i2c_master_packet set_PWM1_timer = {
    20d4:	ac09      	add	r4, sp, #36	; 0x24
	struct i2c_master_packet set_trise_tfall = {
    20d6:	806b      	strh	r3, [r5, #2]
    20d8:	4b15      	ldr	r3, [pc, #84]	; (2130 <set_battery_charge_routine+0x9c>)
	struct i2c_master_packet set_PWM1_timer = {
    20da:	220c      	movs	r2, #12
    20dc:	2100      	movs	r1, #0
    20de:	0020      	movs	r0, r4
	struct i2c_master_packet set_trise_tfall = {
    20e0:	606b      	str	r3, [r5, #4]
    20e2:	802f      	strh	r7, [r5, #0]
	struct i2c_master_packet set_PWM1_timer = {
    20e4:	f001 fde2 	bl	3cac <memset>
    20e8:	2302      	movs	r3, #2
    20ea:	8063      	strh	r3, [r4, #2]
    20ec:	4b11      	ldr	r3, [pc, #68]	; (2134 <set_battery_charge_routine+0xa0>)
    20ee:	8027      	strh	r7, [r4, #0]
    20f0:	6063      	str	r3, [r4, #4]
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_charge_routine_PWM1_timer,
	};


	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
    20f2:	4f11      	ldr	r7, [pc, #68]	; (2138 <set_battery_charge_routine+0xa4>)
    20f4:	4669      	mov	r1, sp
    20f6:	0038      	movs	r0, r7
    20f8:	f7fe fe2e 	bl	d58 <i2c_master_write_packet_wait>
    20fc:	2800      	cmp	r0, #0
    20fe:	d1f8      	bne.n	20f2 <set_battery_charge_routine+0x5e>
	{
	}
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &set_ramp)) != STATUS_OK)
    2100:	0031      	movs	r1, r6
    2102:	0038      	movs	r0, r7
    2104:	f7fe fe28 	bl	d58 <i2c_master_write_packet_wait>
    2108:	2800      	cmp	r0, #0
    210a:	d1f9      	bne.n	2100 <set_battery_charge_routine+0x6c>
	{
	}
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &set_trise_tfall)) != STATUS_OK)
    210c:	0029      	movs	r1, r5
    210e:	0038      	movs	r0, r7
    2110:	f7fe fe22 	bl	d58 <i2c_master_write_packet_wait>
    2114:	2800      	cmp	r0, #0
    2116:	d1f9      	bne.n	210c <set_battery_charge_routine+0x78>
	{
	}

	while ((i2c_master_write_packet_wait(&i2c_master_instance, &set_PWM1_timer)) != STATUS_OK)
    2118:	0021      	movs	r1, r4
    211a:	0038      	movs	r0, r7
    211c:	f7fe fe1c 	bl	d58 <i2c_master_write_packet_wait>
    2120:	2800      	cmp	r0, #0
    2122:	d1f9      	bne.n	2118 <set_battery_charge_routine+0x84>
	{
	}
	
	
}
    2124:	b00d      	add	sp, #52	; 0x34
    2126:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2128:	2000001b 	.word	0x2000001b
    212c:	20000015 	.word	0x20000015
    2130:	20000017 	.word	0x20000017
    2134:	20000013 	.word	0x20000013
    2138:	200001d4 	.word	0x200001d4

0000213c <set_battery_low_routine>:

void set_battery_low_routine(void){
    213c:	b5f0      	push	{r4, r5, r6, r7, lr}
    213e:	b08b      	sub	sp, #44	; 0x2c

	// Enable PWM RED
	struct i2c_master_packet packet = {
    2140:	ae01      	add	r6, sp, #4
    2142:	220c      	movs	r2, #12
    2144:	2100      	movs	r1, #0
    2146:	0030      	movs	r0, r6
    2148:	f001 fdb0 	bl	3cac <memset>
    214c:	2302      	movs	r3, #2
    214e:	2731      	movs	r7, #49	; 0x31
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_color_red_PWM,
	};
	
	// Enable Ramp (flash)
	struct i2c_master_packet set_ramp = {
    2150:	ad04      	add	r5, sp, #16
	struct i2c_master_packet packet = {
    2152:	8073      	strh	r3, [r6, #2]
    2154:	4b16      	ldr	r3, [pc, #88]	; (21b0 <set_battery_low_routine+0x74>)
	struct i2c_master_packet set_ramp = {
    2156:	220c      	movs	r2, #12
    2158:	2100      	movs	r1, #0
    215a:	0028      	movs	r0, r5
	struct i2c_master_packet packet = {
    215c:	6073      	str	r3, [r6, #4]
    215e:	8037      	strh	r7, [r6, #0]
	struct i2c_master_packet set_ramp = {
    2160:	f001 fda4 	bl	3cac <memset>
    2164:	2302      	movs	r3, #2
		.data_length = DATA_LENGTH_PRIMARY,
		.data = buffer_set_low_routine_flash_period,
	};
	
	// Enable Pulse
	struct i2c_master_packet set_trise_tfall = {
    2166:	ac07      	add	r4, sp, #28
	struct i2c_master_packet set_ramp = {
    2168:	806b      	strh	r3, [r5, #2]
    216a:	4b12      	ldr	r3, [pc, #72]	; (21b4 <set_battery_low_routine+0x78>)
	struct i2c_master_packet set_trise_tfall = {
    216c:	220c      	movs	r2, #12
    216e:	2100      	movs	r1, #0
    2170:	0020      	movs	r0, r4
	struct i2c_master_packet set_ramp = {
    2172:	606b      	str	r3, [r5, #4]
    2174:	802f      	strh	r7, [r5, #0]
	struct i2c_master_packet set_trise_tfall = {
    2176:	f001 fd99 	bl	3cac <memset>
    217a:	2302      	movs	r3, #2
    217c:	8063      	strh	r3, [r4, #2]
    217e:	4b0e      	ldr	r3, [pc, #56]	; (21b8 <set_battery_low_routine+0x7c>)
    2180:	8027      	strh	r7, [r4, #0]
    2182:	6063      	str	r3, [r4, #4]
		.data = buffer_set_low_routine_trise_tfall,
	};



	while ((i2c_master_write_packet_wait(&i2c_master_instance, &packet)) != STATUS_OK)
    2184:	4f0d      	ldr	r7, [pc, #52]	; (21bc <set_battery_low_routine+0x80>)
    2186:	0031      	movs	r1, r6
    2188:	0038      	movs	r0, r7
    218a:	f7fe fde5 	bl	d58 <i2c_master_write_packet_wait>
    218e:	2800      	cmp	r0, #0
    2190:	d1f8      	bne.n	2184 <set_battery_low_routine+0x48>
	{
	}
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &set_ramp)) != STATUS_OK)
    2192:	0029      	movs	r1, r5
    2194:	0038      	movs	r0, r7
    2196:	f7fe fddf 	bl	d58 <i2c_master_write_packet_wait>
    219a:	2800      	cmp	r0, #0
    219c:	d1f9      	bne.n	2192 <set_battery_low_routine+0x56>
	{
	}
	
	while ((i2c_master_write_packet_wait(&i2c_master_instance, &set_trise_tfall)) != STATUS_OK)
    219e:	0021      	movs	r1, r4
    21a0:	0038      	movs	r0, r7
    21a2:	f7fe fdd9 	bl	d58 <i2c_master_write_packet_wait>
    21a6:	2800      	cmp	r0, #0
    21a8:	d1f9      	bne.n	219e <set_battery_low_routine+0x62>
	{
	}
	
}
    21aa:	b00b      	add	sp, #44	; 0x2c
    21ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
    21ae:	46c0      	nop			; (mov r8, r8)
    21b0:	2000001f 	.word	0x2000001f
    21b4:	20000021 	.word	0x20000021
    21b8:	20000023 	.word	0x20000023
    21bc:	200001d4 	.word	0x200001d4

000021c0 <i2c_master_setup>:
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
#endif
	config->generator_source = GCLK_GENERATOR_0;
	config->run_in_standby   = false;
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    21c0:	2180      	movs	r1, #128	; 0x80
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    21c2:	2364      	movs	r3, #100	; 0x64





void i2c_master_setup(void){
    21c4:	b570      	push	{r4, r5, r6, lr}
    21c6:	b08e      	sub	sp, #56	; 0x38
    21c8:	aa01      	add	r2, sp, #4
	config->start_hold_time  = I2C_MASTER_START_HOLD_TIME_300NS_600NS;
    21ca:	0389      	lsls	r1, r1, #14
    21cc:	6111      	str	r1, [r2, #16]
	config->buffer_timeout   = 65535;
	config->unknown_bus_state_timeout = 65535;
    21ce:	2101      	movs	r1, #1
	config->baud_rate        = I2C_MASTER_BAUD_RATE_100KHZ;
    21d0:	9301      	str	r3, [sp, #4]
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    21d2:	4b1e      	ldr	r3, [pc, #120]	; (224c <i2c_master_setup+0x8c>)
	config->unknown_bus_state_timeout = 65535;
    21d4:	4249      	negs	r1, r1
	config->baud_rate_high_speed = I2C_MASTER_BAUD_RATE_3400KHZ;
    21d6:	6053      	str	r3, [r2, #4]
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    21d8:	2300      	movs	r3, #0
	config->unknown_bus_state_timeout = 65535;
    21da:	8291      	strh	r1, [r2, #20]
	config->pinmux_pad0      = PINMUX_DEFAULT;
	config->pinmux_pad1      = PINMUX_DEFAULT;
	config->scl_low_timeout  = false;
    21dc:	310a      	adds	r1, #10
    21de:	4469      	add	r1, sp
    21e0:	77cb      	strb	r3, [r1, #31]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
#ifdef FEATURE_I2C_SCL_STRETCH_MODE
	config->scl_stretch_only_after_ack_bit = false;
    21e2:	a90c      	add	r1, sp, #48	; 0x30
    21e4:	700b      	strb	r3, [r1, #0]
#endif
#ifdef FEATURE_I2C_SCL_EXTEND_TIMEOUT
	config->slave_scl_low_extend_timeout   = false;
    21e6:	2131      	movs	r1, #49	; 0x31
    21e8:	4469      	add	r1, sp
    21ea:	700b      	strb	r3, [r1, #0]
	config->master_scl_low_extend_timeout  = false;
    21ec:	2132      	movs	r1, #50	; 0x32
    21ee:	4469      	add	r1, sp
	config->transfer_speed       = I2C_MASTER_SPEED_STANDARD_AND_FAST;
    21f0:	6093      	str	r3, [r2, #8]
	config->generator_source = GCLK_GENERATOR_0;
    21f2:	7313      	strb	r3, [r2, #12]
	config->run_in_standby   = false;
    21f4:	7613      	strb	r3, [r2, #24]
	config->pinmux_pad0      = PINMUX_DEFAULT;
    21f6:	61d3      	str	r3, [r2, #28]
	config->pinmux_pad1      = PINMUX_DEFAULT;
    21f8:	6213      	str	r3, [r2, #32]
	config->inactive_timeout = I2C_MASTER_INACTIVE_TIMEOUT_DISABLED;
    21fa:	6293      	str	r3, [r2, #40]	; 0x28
	config->master_scl_low_extend_timeout  = false;
    21fc:	700b      	strb	r3, [r1, #0]
	struct i2c_master_config config_i2c_master;
	i2c_master_get_config_defaults(&config_i2c_master);
	config_i2c_master.buffer_timeout = 10000;
	i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    21fe:	4e14      	ldr	r6, [pc, #80]	; (2250 <i2c_master_setup+0x90>)
#endif
	/* The typical value is 215ns */
	config->sda_scl_rise_time_ns = 215;
    2200:	33d7      	adds	r3, #215	; 0xd7
    2202:	8613      	strh	r3, [r2, #48]	; 0x30
	config_i2c_master.buffer_timeout = 10000;
    2204:	4b13      	ldr	r3, [pc, #76]	; (2254 <i2c_master_setup+0x94>)
	i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    2206:	4914      	ldr	r1, [pc, #80]	; (2258 <i2c_master_setup+0x98>)
    2208:	0030      	movs	r0, r6
	config_i2c_master.buffer_timeout = 10000;
    220a:	82d3      	strh	r3, [r2, #22]
	i2c_master_init(&i2c_master_instance, MASTER_MODULE, &config_i2c_master);
    220c:	f7fe fbbc 	bl	988 <i2c_master_init>
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2210:	2207      	movs	r2, #7
{
	/* Sanity check of arguments */
	Assert(module);
	Assert(module->hw);

	SercomI2cm *const i2c_module = &(module->hw->I2CM);
    2212:	6835      	ldr	r5, [r6, #0]
	return (i2c_hw->SYNCBUSY.reg & SERCOM_I2CM_SYNCBUSY_MASK);
    2214:	69ec      	ldr	r4, [r5, #28]
    2216:	4014      	ands	r4, r2
	while (i2c_master_is_syncing(module)) {
    2218:	d1fc      	bne.n	2214 <i2c_master_setup+0x54>

	/* Wait for module to sync */
	_i2c_master_wait_for_sync(module);

	/* Enable module */
	i2c_module->CTRLA.reg |= SERCOM_I2CM_CTRLA_ENABLE;
    221a:	2302      	movs	r3, #2
    221c:	682a      	ldr	r2, [r5, #0]
    221e:	4313      	orrs	r3, r2
    2220:	602b      	str	r3, [r5, #0]

#if I2C_MASTER_CALLBACK_MODE == true
	/* Enable module interrupts */
	system_interrupt_enable(_sercom_get_interrupt_vector(module->hw));
    2222:	6830      	ldr	r0, [r6, #0]
    2224:	f7fe ff70 	bl	1108 <_sercom_get_interrupt_vector>
	NVIC->ISER[0] = (uint32_t)(1 << ((uint32_t)vector & 0x0000001f));
    2228:	231f      	movs	r3, #31
    222a:	4018      	ands	r0, r3
    222c:	3b1e      	subs	r3, #30
    222e:	4083      	lsls	r3, r0
    2230:	4a0a      	ldr	r2, [pc, #40]	; (225c <i2c_master_setup+0x9c>)
    2232:	6013      	str	r3, [r2, #0]
#endif
	/* Start timeout if bus state is unknown */
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2234:	2210      	movs	r2, #16
		timeout_counter++;
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2236:	88f0      	ldrh	r0, [r6, #6]
	while (!(i2c_module->STATUS.reg & SERCOM_I2CM_STATUS_BUSSTATE(1))) {
    2238:	8b69      	ldrh	r1, [r5, #26]
    223a:	4211      	tst	r1, r2
    223c:	d103      	bne.n	2246 <i2c_master_setup+0x86>
		timeout_counter++;
    223e:	3401      	adds	r4, #1
		if(timeout_counter >= (module->unknown_bus_state_timeout)) {
    2240:	4284      	cmp	r4, r0
    2242:	d3f9      	bcc.n	2238 <i2c_master_setup+0x78>
			/* Timeout, force bus state to idle */
			i2c_module->STATUS.reg = SERCOM_I2CM_STATUS_BUSSTATE(1);
    2244:	836a      	strh	r2, [r5, #26]
	i2c_master_enable(&i2c_master_instance);
	
}
    2246:	b00e      	add	sp, #56	; 0x38
    2248:	bd70      	pop	{r4, r5, r6, pc}
    224a:	46c0      	nop			; (mov r8, r8)
    224c:	00000d48 	.word	0x00000d48
    2250:	200001d4 	.word	0x200001d4
    2254:	00002710 	.word	0x00002710
    2258:	42001000 	.word	0x42001000
    225c:	e000e100 	.word	0xe000e100

00002260 <main>:
#include "system_state.h"

#include "system_logic.h"


int main(void) {
    2260:	b510      	push	{r4, lr}
  startup_sys_configs();
    2262:	f7fe fac3 	bl	7ec <startup_sys_configs>
  while (true) {
    system_state();						// Get latest system_state
    2266:	f7fe fb2b 	bl	8c0 <system_state>
    system_logic();						// Invoke System Logic
    226a:	f7fe f9a1 	bl	5b0 <system_logic>
    226e:	e7fa      	b.n	2266 <main+0x6>

00002270 <__gnu_thumb1_case_uqi>:
    2270:	b402      	push	{r1}
    2272:	4671      	mov	r1, lr
    2274:	0849      	lsrs	r1, r1, #1
    2276:	0049      	lsls	r1, r1, #1
    2278:	5c09      	ldrb	r1, [r1, r0]
    227a:	0049      	lsls	r1, r1, #1
    227c:	448e      	add	lr, r1
    227e:	bc02      	pop	{r1}
    2280:	4770      	bx	lr
    2282:	46c0      	nop			; (mov r8, r8)

00002284 <__udivsi3>:
    2284:	2200      	movs	r2, #0
    2286:	0843      	lsrs	r3, r0, #1
    2288:	428b      	cmp	r3, r1
    228a:	d374      	bcc.n	2376 <__udivsi3+0xf2>
    228c:	0903      	lsrs	r3, r0, #4
    228e:	428b      	cmp	r3, r1
    2290:	d35f      	bcc.n	2352 <__udivsi3+0xce>
    2292:	0a03      	lsrs	r3, r0, #8
    2294:	428b      	cmp	r3, r1
    2296:	d344      	bcc.n	2322 <__udivsi3+0x9e>
    2298:	0b03      	lsrs	r3, r0, #12
    229a:	428b      	cmp	r3, r1
    229c:	d328      	bcc.n	22f0 <__udivsi3+0x6c>
    229e:	0c03      	lsrs	r3, r0, #16
    22a0:	428b      	cmp	r3, r1
    22a2:	d30d      	bcc.n	22c0 <__udivsi3+0x3c>
    22a4:	22ff      	movs	r2, #255	; 0xff
    22a6:	0209      	lsls	r1, r1, #8
    22a8:	ba12      	rev	r2, r2
    22aa:	0c03      	lsrs	r3, r0, #16
    22ac:	428b      	cmp	r3, r1
    22ae:	d302      	bcc.n	22b6 <__udivsi3+0x32>
    22b0:	1212      	asrs	r2, r2, #8
    22b2:	0209      	lsls	r1, r1, #8
    22b4:	d065      	beq.n	2382 <__udivsi3+0xfe>
    22b6:	0b03      	lsrs	r3, r0, #12
    22b8:	428b      	cmp	r3, r1
    22ba:	d319      	bcc.n	22f0 <__udivsi3+0x6c>
    22bc:	e000      	b.n	22c0 <__udivsi3+0x3c>
    22be:	0a09      	lsrs	r1, r1, #8
    22c0:	0bc3      	lsrs	r3, r0, #15
    22c2:	428b      	cmp	r3, r1
    22c4:	d301      	bcc.n	22ca <__udivsi3+0x46>
    22c6:	03cb      	lsls	r3, r1, #15
    22c8:	1ac0      	subs	r0, r0, r3
    22ca:	4152      	adcs	r2, r2
    22cc:	0b83      	lsrs	r3, r0, #14
    22ce:	428b      	cmp	r3, r1
    22d0:	d301      	bcc.n	22d6 <__udivsi3+0x52>
    22d2:	038b      	lsls	r3, r1, #14
    22d4:	1ac0      	subs	r0, r0, r3
    22d6:	4152      	adcs	r2, r2
    22d8:	0b43      	lsrs	r3, r0, #13
    22da:	428b      	cmp	r3, r1
    22dc:	d301      	bcc.n	22e2 <__udivsi3+0x5e>
    22de:	034b      	lsls	r3, r1, #13
    22e0:	1ac0      	subs	r0, r0, r3
    22e2:	4152      	adcs	r2, r2
    22e4:	0b03      	lsrs	r3, r0, #12
    22e6:	428b      	cmp	r3, r1
    22e8:	d301      	bcc.n	22ee <__udivsi3+0x6a>
    22ea:	030b      	lsls	r3, r1, #12
    22ec:	1ac0      	subs	r0, r0, r3
    22ee:	4152      	adcs	r2, r2
    22f0:	0ac3      	lsrs	r3, r0, #11
    22f2:	428b      	cmp	r3, r1
    22f4:	d301      	bcc.n	22fa <__udivsi3+0x76>
    22f6:	02cb      	lsls	r3, r1, #11
    22f8:	1ac0      	subs	r0, r0, r3
    22fa:	4152      	adcs	r2, r2
    22fc:	0a83      	lsrs	r3, r0, #10
    22fe:	428b      	cmp	r3, r1
    2300:	d301      	bcc.n	2306 <__udivsi3+0x82>
    2302:	028b      	lsls	r3, r1, #10
    2304:	1ac0      	subs	r0, r0, r3
    2306:	4152      	adcs	r2, r2
    2308:	0a43      	lsrs	r3, r0, #9
    230a:	428b      	cmp	r3, r1
    230c:	d301      	bcc.n	2312 <__udivsi3+0x8e>
    230e:	024b      	lsls	r3, r1, #9
    2310:	1ac0      	subs	r0, r0, r3
    2312:	4152      	adcs	r2, r2
    2314:	0a03      	lsrs	r3, r0, #8
    2316:	428b      	cmp	r3, r1
    2318:	d301      	bcc.n	231e <__udivsi3+0x9a>
    231a:	020b      	lsls	r3, r1, #8
    231c:	1ac0      	subs	r0, r0, r3
    231e:	4152      	adcs	r2, r2
    2320:	d2cd      	bcs.n	22be <__udivsi3+0x3a>
    2322:	09c3      	lsrs	r3, r0, #7
    2324:	428b      	cmp	r3, r1
    2326:	d301      	bcc.n	232c <__udivsi3+0xa8>
    2328:	01cb      	lsls	r3, r1, #7
    232a:	1ac0      	subs	r0, r0, r3
    232c:	4152      	adcs	r2, r2
    232e:	0983      	lsrs	r3, r0, #6
    2330:	428b      	cmp	r3, r1
    2332:	d301      	bcc.n	2338 <__udivsi3+0xb4>
    2334:	018b      	lsls	r3, r1, #6
    2336:	1ac0      	subs	r0, r0, r3
    2338:	4152      	adcs	r2, r2
    233a:	0943      	lsrs	r3, r0, #5
    233c:	428b      	cmp	r3, r1
    233e:	d301      	bcc.n	2344 <__udivsi3+0xc0>
    2340:	014b      	lsls	r3, r1, #5
    2342:	1ac0      	subs	r0, r0, r3
    2344:	4152      	adcs	r2, r2
    2346:	0903      	lsrs	r3, r0, #4
    2348:	428b      	cmp	r3, r1
    234a:	d301      	bcc.n	2350 <__udivsi3+0xcc>
    234c:	010b      	lsls	r3, r1, #4
    234e:	1ac0      	subs	r0, r0, r3
    2350:	4152      	adcs	r2, r2
    2352:	08c3      	lsrs	r3, r0, #3
    2354:	428b      	cmp	r3, r1
    2356:	d301      	bcc.n	235c <__udivsi3+0xd8>
    2358:	00cb      	lsls	r3, r1, #3
    235a:	1ac0      	subs	r0, r0, r3
    235c:	4152      	adcs	r2, r2
    235e:	0883      	lsrs	r3, r0, #2
    2360:	428b      	cmp	r3, r1
    2362:	d301      	bcc.n	2368 <__udivsi3+0xe4>
    2364:	008b      	lsls	r3, r1, #2
    2366:	1ac0      	subs	r0, r0, r3
    2368:	4152      	adcs	r2, r2
    236a:	0843      	lsrs	r3, r0, #1
    236c:	428b      	cmp	r3, r1
    236e:	d301      	bcc.n	2374 <__udivsi3+0xf0>
    2370:	004b      	lsls	r3, r1, #1
    2372:	1ac0      	subs	r0, r0, r3
    2374:	4152      	adcs	r2, r2
    2376:	1a41      	subs	r1, r0, r1
    2378:	d200      	bcs.n	237c <__udivsi3+0xf8>
    237a:	4601      	mov	r1, r0
    237c:	4152      	adcs	r2, r2
    237e:	4610      	mov	r0, r2
    2380:	4770      	bx	lr
    2382:	e7ff      	b.n	2384 <__udivsi3+0x100>
    2384:	b501      	push	{r0, lr}
    2386:	2000      	movs	r0, #0
    2388:	f000 f806 	bl	2398 <__aeabi_idiv0>
    238c:	bd02      	pop	{r1, pc}
    238e:	46c0      	nop			; (mov r8, r8)

00002390 <__aeabi_uidivmod>:
    2390:	2900      	cmp	r1, #0
    2392:	d0f7      	beq.n	2384 <__udivsi3+0x100>
    2394:	e776      	b.n	2284 <__udivsi3>
    2396:	4770      	bx	lr

00002398 <__aeabi_idiv0>:
    2398:	4770      	bx	lr
    239a:	46c0      	nop			; (mov r8, r8)

0000239c <__aeabi_dadd>:
    239c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    239e:	4645      	mov	r5, r8
    23a0:	46de      	mov	lr, fp
    23a2:	4657      	mov	r7, sl
    23a4:	464e      	mov	r6, r9
    23a6:	030c      	lsls	r4, r1, #12
    23a8:	b5e0      	push	{r5, r6, r7, lr}
    23aa:	004e      	lsls	r6, r1, #1
    23ac:	0fc9      	lsrs	r1, r1, #31
    23ae:	4688      	mov	r8, r1
    23b0:	000d      	movs	r5, r1
    23b2:	0a61      	lsrs	r1, r4, #9
    23b4:	0f44      	lsrs	r4, r0, #29
    23b6:	430c      	orrs	r4, r1
    23b8:	00c7      	lsls	r7, r0, #3
    23ba:	0319      	lsls	r1, r3, #12
    23bc:	0058      	lsls	r0, r3, #1
    23be:	0fdb      	lsrs	r3, r3, #31
    23c0:	469b      	mov	fp, r3
    23c2:	0a4b      	lsrs	r3, r1, #9
    23c4:	0f51      	lsrs	r1, r2, #29
    23c6:	430b      	orrs	r3, r1
    23c8:	0d76      	lsrs	r6, r6, #21
    23ca:	0d40      	lsrs	r0, r0, #21
    23cc:	0019      	movs	r1, r3
    23ce:	00d2      	lsls	r2, r2, #3
    23d0:	45d8      	cmp	r8, fp
    23d2:	d100      	bne.n	23d6 <__aeabi_dadd+0x3a>
    23d4:	e0ae      	b.n	2534 <__aeabi_dadd+0x198>
    23d6:	1a35      	subs	r5, r6, r0
    23d8:	2d00      	cmp	r5, #0
    23da:	dc00      	bgt.n	23de <__aeabi_dadd+0x42>
    23dc:	e0f6      	b.n	25cc <__aeabi_dadd+0x230>
    23de:	2800      	cmp	r0, #0
    23e0:	d10f      	bne.n	2402 <__aeabi_dadd+0x66>
    23e2:	4313      	orrs	r3, r2
    23e4:	d100      	bne.n	23e8 <__aeabi_dadd+0x4c>
    23e6:	e0db      	b.n	25a0 <__aeabi_dadd+0x204>
    23e8:	1e6b      	subs	r3, r5, #1
    23ea:	2b00      	cmp	r3, #0
    23ec:	d000      	beq.n	23f0 <__aeabi_dadd+0x54>
    23ee:	e137      	b.n	2660 <__aeabi_dadd+0x2c4>
    23f0:	1aba      	subs	r2, r7, r2
    23f2:	4297      	cmp	r7, r2
    23f4:	41bf      	sbcs	r7, r7
    23f6:	1a64      	subs	r4, r4, r1
    23f8:	427f      	negs	r7, r7
    23fa:	1be4      	subs	r4, r4, r7
    23fc:	2601      	movs	r6, #1
    23fe:	0017      	movs	r7, r2
    2400:	e024      	b.n	244c <__aeabi_dadd+0xb0>
    2402:	4bc6      	ldr	r3, [pc, #792]	; (271c <__aeabi_dadd+0x380>)
    2404:	429e      	cmp	r6, r3
    2406:	d04d      	beq.n	24a4 <__aeabi_dadd+0x108>
    2408:	2380      	movs	r3, #128	; 0x80
    240a:	041b      	lsls	r3, r3, #16
    240c:	4319      	orrs	r1, r3
    240e:	2d38      	cmp	r5, #56	; 0x38
    2410:	dd00      	ble.n	2414 <__aeabi_dadd+0x78>
    2412:	e107      	b.n	2624 <__aeabi_dadd+0x288>
    2414:	2d1f      	cmp	r5, #31
    2416:	dd00      	ble.n	241a <__aeabi_dadd+0x7e>
    2418:	e138      	b.n	268c <__aeabi_dadd+0x2f0>
    241a:	2020      	movs	r0, #32
    241c:	1b43      	subs	r3, r0, r5
    241e:	469a      	mov	sl, r3
    2420:	000b      	movs	r3, r1
    2422:	4650      	mov	r0, sl
    2424:	4083      	lsls	r3, r0
    2426:	4699      	mov	r9, r3
    2428:	0013      	movs	r3, r2
    242a:	4648      	mov	r0, r9
    242c:	40eb      	lsrs	r3, r5
    242e:	4318      	orrs	r0, r3
    2430:	0003      	movs	r3, r0
    2432:	4650      	mov	r0, sl
    2434:	4082      	lsls	r2, r0
    2436:	1e50      	subs	r0, r2, #1
    2438:	4182      	sbcs	r2, r0
    243a:	40e9      	lsrs	r1, r5
    243c:	431a      	orrs	r2, r3
    243e:	1aba      	subs	r2, r7, r2
    2440:	1a61      	subs	r1, r4, r1
    2442:	4297      	cmp	r7, r2
    2444:	41a4      	sbcs	r4, r4
    2446:	0017      	movs	r7, r2
    2448:	4264      	negs	r4, r4
    244a:	1b0c      	subs	r4, r1, r4
    244c:	0223      	lsls	r3, r4, #8
    244e:	d562      	bpl.n	2516 <__aeabi_dadd+0x17a>
    2450:	0264      	lsls	r4, r4, #9
    2452:	0a65      	lsrs	r5, r4, #9
    2454:	2d00      	cmp	r5, #0
    2456:	d100      	bne.n	245a <__aeabi_dadd+0xbe>
    2458:	e0df      	b.n	261a <__aeabi_dadd+0x27e>
    245a:	0028      	movs	r0, r5
    245c:	f001 fbe4 	bl	3c28 <__clzsi2>
    2460:	0003      	movs	r3, r0
    2462:	3b08      	subs	r3, #8
    2464:	2b1f      	cmp	r3, #31
    2466:	dd00      	ble.n	246a <__aeabi_dadd+0xce>
    2468:	e0d2      	b.n	2610 <__aeabi_dadd+0x274>
    246a:	2220      	movs	r2, #32
    246c:	003c      	movs	r4, r7
    246e:	1ad2      	subs	r2, r2, r3
    2470:	409d      	lsls	r5, r3
    2472:	40d4      	lsrs	r4, r2
    2474:	409f      	lsls	r7, r3
    2476:	4325      	orrs	r5, r4
    2478:	429e      	cmp	r6, r3
    247a:	dd00      	ble.n	247e <__aeabi_dadd+0xe2>
    247c:	e0c4      	b.n	2608 <__aeabi_dadd+0x26c>
    247e:	1b9e      	subs	r6, r3, r6
    2480:	1c73      	adds	r3, r6, #1
    2482:	2b1f      	cmp	r3, #31
    2484:	dd00      	ble.n	2488 <__aeabi_dadd+0xec>
    2486:	e0f1      	b.n	266c <__aeabi_dadd+0x2d0>
    2488:	2220      	movs	r2, #32
    248a:	0038      	movs	r0, r7
    248c:	0029      	movs	r1, r5
    248e:	1ad2      	subs	r2, r2, r3
    2490:	40d8      	lsrs	r0, r3
    2492:	4091      	lsls	r1, r2
    2494:	4097      	lsls	r7, r2
    2496:	002c      	movs	r4, r5
    2498:	4301      	orrs	r1, r0
    249a:	1e78      	subs	r0, r7, #1
    249c:	4187      	sbcs	r7, r0
    249e:	40dc      	lsrs	r4, r3
    24a0:	2600      	movs	r6, #0
    24a2:	430f      	orrs	r7, r1
    24a4:	077b      	lsls	r3, r7, #29
    24a6:	d009      	beq.n	24bc <__aeabi_dadd+0x120>
    24a8:	230f      	movs	r3, #15
    24aa:	403b      	ands	r3, r7
    24ac:	2b04      	cmp	r3, #4
    24ae:	d005      	beq.n	24bc <__aeabi_dadd+0x120>
    24b0:	1d3b      	adds	r3, r7, #4
    24b2:	42bb      	cmp	r3, r7
    24b4:	41bf      	sbcs	r7, r7
    24b6:	427f      	negs	r7, r7
    24b8:	19e4      	adds	r4, r4, r7
    24ba:	001f      	movs	r7, r3
    24bc:	0223      	lsls	r3, r4, #8
    24be:	d52c      	bpl.n	251a <__aeabi_dadd+0x17e>
    24c0:	4b96      	ldr	r3, [pc, #600]	; (271c <__aeabi_dadd+0x380>)
    24c2:	3601      	adds	r6, #1
    24c4:	429e      	cmp	r6, r3
    24c6:	d100      	bne.n	24ca <__aeabi_dadd+0x12e>
    24c8:	e09a      	b.n	2600 <__aeabi_dadd+0x264>
    24ca:	4645      	mov	r5, r8
    24cc:	4b94      	ldr	r3, [pc, #592]	; (2720 <__aeabi_dadd+0x384>)
    24ce:	08ff      	lsrs	r7, r7, #3
    24d0:	401c      	ands	r4, r3
    24d2:	0760      	lsls	r0, r4, #29
    24d4:	0576      	lsls	r6, r6, #21
    24d6:	0264      	lsls	r4, r4, #9
    24d8:	4307      	orrs	r7, r0
    24da:	0b24      	lsrs	r4, r4, #12
    24dc:	0d76      	lsrs	r6, r6, #21
    24de:	2100      	movs	r1, #0
    24e0:	0324      	lsls	r4, r4, #12
    24e2:	0b23      	lsrs	r3, r4, #12
    24e4:	0d0c      	lsrs	r4, r1, #20
    24e6:	4a8f      	ldr	r2, [pc, #572]	; (2724 <__aeabi_dadd+0x388>)
    24e8:	0524      	lsls	r4, r4, #20
    24ea:	431c      	orrs	r4, r3
    24ec:	4014      	ands	r4, r2
    24ee:	0533      	lsls	r3, r6, #20
    24f0:	4323      	orrs	r3, r4
    24f2:	005b      	lsls	r3, r3, #1
    24f4:	07ed      	lsls	r5, r5, #31
    24f6:	085b      	lsrs	r3, r3, #1
    24f8:	432b      	orrs	r3, r5
    24fa:	0038      	movs	r0, r7
    24fc:	0019      	movs	r1, r3
    24fe:	bc3c      	pop	{r2, r3, r4, r5}
    2500:	4690      	mov	r8, r2
    2502:	4699      	mov	r9, r3
    2504:	46a2      	mov	sl, r4
    2506:	46ab      	mov	fp, r5
    2508:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    250a:	4664      	mov	r4, ip
    250c:	4304      	orrs	r4, r0
    250e:	d100      	bne.n	2512 <__aeabi_dadd+0x176>
    2510:	e211      	b.n	2936 <__aeabi_dadd+0x59a>
    2512:	0004      	movs	r4, r0
    2514:	4667      	mov	r7, ip
    2516:	077b      	lsls	r3, r7, #29
    2518:	d1c6      	bne.n	24a8 <__aeabi_dadd+0x10c>
    251a:	4645      	mov	r5, r8
    251c:	0760      	lsls	r0, r4, #29
    251e:	08ff      	lsrs	r7, r7, #3
    2520:	4307      	orrs	r7, r0
    2522:	08e4      	lsrs	r4, r4, #3
    2524:	4b7d      	ldr	r3, [pc, #500]	; (271c <__aeabi_dadd+0x380>)
    2526:	429e      	cmp	r6, r3
    2528:	d030      	beq.n	258c <__aeabi_dadd+0x1f0>
    252a:	0324      	lsls	r4, r4, #12
    252c:	0576      	lsls	r6, r6, #21
    252e:	0b24      	lsrs	r4, r4, #12
    2530:	0d76      	lsrs	r6, r6, #21
    2532:	e7d4      	b.n	24de <__aeabi_dadd+0x142>
    2534:	1a33      	subs	r3, r6, r0
    2536:	469a      	mov	sl, r3
    2538:	2b00      	cmp	r3, #0
    253a:	dd78      	ble.n	262e <__aeabi_dadd+0x292>
    253c:	2800      	cmp	r0, #0
    253e:	d031      	beq.n	25a4 <__aeabi_dadd+0x208>
    2540:	4876      	ldr	r0, [pc, #472]	; (271c <__aeabi_dadd+0x380>)
    2542:	4286      	cmp	r6, r0
    2544:	d0ae      	beq.n	24a4 <__aeabi_dadd+0x108>
    2546:	2080      	movs	r0, #128	; 0x80
    2548:	0400      	lsls	r0, r0, #16
    254a:	4301      	orrs	r1, r0
    254c:	4653      	mov	r3, sl
    254e:	2b38      	cmp	r3, #56	; 0x38
    2550:	dc00      	bgt.n	2554 <__aeabi_dadd+0x1b8>
    2552:	e0e9      	b.n	2728 <__aeabi_dadd+0x38c>
    2554:	430a      	orrs	r2, r1
    2556:	1e51      	subs	r1, r2, #1
    2558:	418a      	sbcs	r2, r1
    255a:	2100      	movs	r1, #0
    255c:	19d2      	adds	r2, r2, r7
    255e:	42ba      	cmp	r2, r7
    2560:	41bf      	sbcs	r7, r7
    2562:	1909      	adds	r1, r1, r4
    2564:	427c      	negs	r4, r7
    2566:	0017      	movs	r7, r2
    2568:	190c      	adds	r4, r1, r4
    256a:	0223      	lsls	r3, r4, #8
    256c:	d5d3      	bpl.n	2516 <__aeabi_dadd+0x17a>
    256e:	4b6b      	ldr	r3, [pc, #428]	; (271c <__aeabi_dadd+0x380>)
    2570:	3601      	adds	r6, #1
    2572:	429e      	cmp	r6, r3
    2574:	d100      	bne.n	2578 <__aeabi_dadd+0x1dc>
    2576:	e13a      	b.n	27ee <__aeabi_dadd+0x452>
    2578:	2001      	movs	r0, #1
    257a:	4b69      	ldr	r3, [pc, #420]	; (2720 <__aeabi_dadd+0x384>)
    257c:	401c      	ands	r4, r3
    257e:	087b      	lsrs	r3, r7, #1
    2580:	4007      	ands	r7, r0
    2582:	431f      	orrs	r7, r3
    2584:	07e0      	lsls	r0, r4, #31
    2586:	4307      	orrs	r7, r0
    2588:	0864      	lsrs	r4, r4, #1
    258a:	e78b      	b.n	24a4 <__aeabi_dadd+0x108>
    258c:	0023      	movs	r3, r4
    258e:	433b      	orrs	r3, r7
    2590:	d100      	bne.n	2594 <__aeabi_dadd+0x1f8>
    2592:	e1cb      	b.n	292c <__aeabi_dadd+0x590>
    2594:	2280      	movs	r2, #128	; 0x80
    2596:	0312      	lsls	r2, r2, #12
    2598:	4314      	orrs	r4, r2
    259a:	0324      	lsls	r4, r4, #12
    259c:	0b24      	lsrs	r4, r4, #12
    259e:	e79e      	b.n	24de <__aeabi_dadd+0x142>
    25a0:	002e      	movs	r6, r5
    25a2:	e77f      	b.n	24a4 <__aeabi_dadd+0x108>
    25a4:	0008      	movs	r0, r1
    25a6:	4310      	orrs	r0, r2
    25a8:	d100      	bne.n	25ac <__aeabi_dadd+0x210>
    25aa:	e0b4      	b.n	2716 <__aeabi_dadd+0x37a>
    25ac:	1e58      	subs	r0, r3, #1
    25ae:	2800      	cmp	r0, #0
    25b0:	d000      	beq.n	25b4 <__aeabi_dadd+0x218>
    25b2:	e0de      	b.n	2772 <__aeabi_dadd+0x3d6>
    25b4:	18ba      	adds	r2, r7, r2
    25b6:	42ba      	cmp	r2, r7
    25b8:	419b      	sbcs	r3, r3
    25ba:	1864      	adds	r4, r4, r1
    25bc:	425b      	negs	r3, r3
    25be:	18e4      	adds	r4, r4, r3
    25c0:	0017      	movs	r7, r2
    25c2:	2601      	movs	r6, #1
    25c4:	0223      	lsls	r3, r4, #8
    25c6:	d5a6      	bpl.n	2516 <__aeabi_dadd+0x17a>
    25c8:	2602      	movs	r6, #2
    25ca:	e7d5      	b.n	2578 <__aeabi_dadd+0x1dc>
    25cc:	2d00      	cmp	r5, #0
    25ce:	d16e      	bne.n	26ae <__aeabi_dadd+0x312>
    25d0:	1c70      	adds	r0, r6, #1
    25d2:	0540      	lsls	r0, r0, #21
    25d4:	0d40      	lsrs	r0, r0, #21
    25d6:	2801      	cmp	r0, #1
    25d8:	dc00      	bgt.n	25dc <__aeabi_dadd+0x240>
    25da:	e0f9      	b.n	27d0 <__aeabi_dadd+0x434>
    25dc:	1ab8      	subs	r0, r7, r2
    25de:	4684      	mov	ip, r0
    25e0:	4287      	cmp	r7, r0
    25e2:	4180      	sbcs	r0, r0
    25e4:	1ae5      	subs	r5, r4, r3
    25e6:	4240      	negs	r0, r0
    25e8:	1a2d      	subs	r5, r5, r0
    25ea:	0228      	lsls	r0, r5, #8
    25ec:	d400      	bmi.n	25f0 <__aeabi_dadd+0x254>
    25ee:	e089      	b.n	2704 <__aeabi_dadd+0x368>
    25f0:	1bd7      	subs	r7, r2, r7
    25f2:	42ba      	cmp	r2, r7
    25f4:	4192      	sbcs	r2, r2
    25f6:	1b1c      	subs	r4, r3, r4
    25f8:	4252      	negs	r2, r2
    25fa:	1aa5      	subs	r5, r4, r2
    25fc:	46d8      	mov	r8, fp
    25fe:	e729      	b.n	2454 <__aeabi_dadd+0xb8>
    2600:	4645      	mov	r5, r8
    2602:	2400      	movs	r4, #0
    2604:	2700      	movs	r7, #0
    2606:	e76a      	b.n	24de <__aeabi_dadd+0x142>
    2608:	4c45      	ldr	r4, [pc, #276]	; (2720 <__aeabi_dadd+0x384>)
    260a:	1af6      	subs	r6, r6, r3
    260c:	402c      	ands	r4, r5
    260e:	e749      	b.n	24a4 <__aeabi_dadd+0x108>
    2610:	003d      	movs	r5, r7
    2612:	3828      	subs	r0, #40	; 0x28
    2614:	4085      	lsls	r5, r0
    2616:	2700      	movs	r7, #0
    2618:	e72e      	b.n	2478 <__aeabi_dadd+0xdc>
    261a:	0038      	movs	r0, r7
    261c:	f001 fb04 	bl	3c28 <__clzsi2>
    2620:	3020      	adds	r0, #32
    2622:	e71d      	b.n	2460 <__aeabi_dadd+0xc4>
    2624:	430a      	orrs	r2, r1
    2626:	1e51      	subs	r1, r2, #1
    2628:	418a      	sbcs	r2, r1
    262a:	2100      	movs	r1, #0
    262c:	e707      	b.n	243e <__aeabi_dadd+0xa2>
    262e:	2b00      	cmp	r3, #0
    2630:	d000      	beq.n	2634 <__aeabi_dadd+0x298>
    2632:	e0f3      	b.n	281c <__aeabi_dadd+0x480>
    2634:	1c70      	adds	r0, r6, #1
    2636:	0543      	lsls	r3, r0, #21
    2638:	0d5b      	lsrs	r3, r3, #21
    263a:	2b01      	cmp	r3, #1
    263c:	dc00      	bgt.n	2640 <__aeabi_dadd+0x2a4>
    263e:	e0ad      	b.n	279c <__aeabi_dadd+0x400>
    2640:	4b36      	ldr	r3, [pc, #216]	; (271c <__aeabi_dadd+0x380>)
    2642:	4298      	cmp	r0, r3
    2644:	d100      	bne.n	2648 <__aeabi_dadd+0x2ac>
    2646:	e0d1      	b.n	27ec <__aeabi_dadd+0x450>
    2648:	18ba      	adds	r2, r7, r2
    264a:	42ba      	cmp	r2, r7
    264c:	41bf      	sbcs	r7, r7
    264e:	1864      	adds	r4, r4, r1
    2650:	427f      	negs	r7, r7
    2652:	19e4      	adds	r4, r4, r7
    2654:	07e7      	lsls	r7, r4, #31
    2656:	0852      	lsrs	r2, r2, #1
    2658:	4317      	orrs	r7, r2
    265a:	0864      	lsrs	r4, r4, #1
    265c:	0006      	movs	r6, r0
    265e:	e721      	b.n	24a4 <__aeabi_dadd+0x108>
    2660:	482e      	ldr	r0, [pc, #184]	; (271c <__aeabi_dadd+0x380>)
    2662:	4285      	cmp	r5, r0
    2664:	d100      	bne.n	2668 <__aeabi_dadd+0x2cc>
    2666:	e093      	b.n	2790 <__aeabi_dadd+0x3f4>
    2668:	001d      	movs	r5, r3
    266a:	e6d0      	b.n	240e <__aeabi_dadd+0x72>
    266c:	0029      	movs	r1, r5
    266e:	3e1f      	subs	r6, #31
    2670:	40f1      	lsrs	r1, r6
    2672:	2b20      	cmp	r3, #32
    2674:	d100      	bne.n	2678 <__aeabi_dadd+0x2dc>
    2676:	e08d      	b.n	2794 <__aeabi_dadd+0x3f8>
    2678:	2240      	movs	r2, #64	; 0x40
    267a:	1ad3      	subs	r3, r2, r3
    267c:	409d      	lsls	r5, r3
    267e:	432f      	orrs	r7, r5
    2680:	1e7d      	subs	r5, r7, #1
    2682:	41af      	sbcs	r7, r5
    2684:	2400      	movs	r4, #0
    2686:	430f      	orrs	r7, r1
    2688:	2600      	movs	r6, #0
    268a:	e744      	b.n	2516 <__aeabi_dadd+0x17a>
    268c:	002b      	movs	r3, r5
    268e:	0008      	movs	r0, r1
    2690:	3b20      	subs	r3, #32
    2692:	40d8      	lsrs	r0, r3
    2694:	0003      	movs	r3, r0
    2696:	2d20      	cmp	r5, #32
    2698:	d100      	bne.n	269c <__aeabi_dadd+0x300>
    269a:	e07d      	b.n	2798 <__aeabi_dadd+0x3fc>
    269c:	2040      	movs	r0, #64	; 0x40
    269e:	1b45      	subs	r5, r0, r5
    26a0:	40a9      	lsls	r1, r5
    26a2:	430a      	orrs	r2, r1
    26a4:	1e51      	subs	r1, r2, #1
    26a6:	418a      	sbcs	r2, r1
    26a8:	2100      	movs	r1, #0
    26aa:	431a      	orrs	r2, r3
    26ac:	e6c7      	b.n	243e <__aeabi_dadd+0xa2>
    26ae:	2e00      	cmp	r6, #0
    26b0:	d050      	beq.n	2754 <__aeabi_dadd+0x3b8>
    26b2:	4e1a      	ldr	r6, [pc, #104]	; (271c <__aeabi_dadd+0x380>)
    26b4:	42b0      	cmp	r0, r6
    26b6:	d057      	beq.n	2768 <__aeabi_dadd+0x3cc>
    26b8:	2680      	movs	r6, #128	; 0x80
    26ba:	426b      	negs	r3, r5
    26bc:	4699      	mov	r9, r3
    26be:	0436      	lsls	r6, r6, #16
    26c0:	4334      	orrs	r4, r6
    26c2:	464b      	mov	r3, r9
    26c4:	2b38      	cmp	r3, #56	; 0x38
    26c6:	dd00      	ble.n	26ca <__aeabi_dadd+0x32e>
    26c8:	e0d6      	b.n	2878 <__aeabi_dadd+0x4dc>
    26ca:	2b1f      	cmp	r3, #31
    26cc:	dd00      	ble.n	26d0 <__aeabi_dadd+0x334>
    26ce:	e135      	b.n	293c <__aeabi_dadd+0x5a0>
    26d0:	2620      	movs	r6, #32
    26d2:	1af5      	subs	r5, r6, r3
    26d4:	0026      	movs	r6, r4
    26d6:	40ae      	lsls	r6, r5
    26d8:	46b2      	mov	sl, r6
    26da:	003e      	movs	r6, r7
    26dc:	40de      	lsrs	r6, r3
    26de:	46ac      	mov	ip, r5
    26e0:	0035      	movs	r5, r6
    26e2:	4656      	mov	r6, sl
    26e4:	432e      	orrs	r6, r5
    26e6:	4665      	mov	r5, ip
    26e8:	40af      	lsls	r7, r5
    26ea:	1e7d      	subs	r5, r7, #1
    26ec:	41af      	sbcs	r7, r5
    26ee:	40dc      	lsrs	r4, r3
    26f0:	4337      	orrs	r7, r6
    26f2:	1bd7      	subs	r7, r2, r7
    26f4:	42ba      	cmp	r2, r7
    26f6:	4192      	sbcs	r2, r2
    26f8:	1b0c      	subs	r4, r1, r4
    26fa:	4252      	negs	r2, r2
    26fc:	1aa4      	subs	r4, r4, r2
    26fe:	0006      	movs	r6, r0
    2700:	46d8      	mov	r8, fp
    2702:	e6a3      	b.n	244c <__aeabi_dadd+0xb0>
    2704:	4664      	mov	r4, ip
    2706:	4667      	mov	r7, ip
    2708:	432c      	orrs	r4, r5
    270a:	d000      	beq.n	270e <__aeabi_dadd+0x372>
    270c:	e6a2      	b.n	2454 <__aeabi_dadd+0xb8>
    270e:	2500      	movs	r5, #0
    2710:	2600      	movs	r6, #0
    2712:	2700      	movs	r7, #0
    2714:	e706      	b.n	2524 <__aeabi_dadd+0x188>
    2716:	001e      	movs	r6, r3
    2718:	e6c4      	b.n	24a4 <__aeabi_dadd+0x108>
    271a:	46c0      	nop			; (mov r8, r8)
    271c:	000007ff 	.word	0x000007ff
    2720:	ff7fffff 	.word	0xff7fffff
    2724:	800fffff 	.word	0x800fffff
    2728:	2b1f      	cmp	r3, #31
    272a:	dc63      	bgt.n	27f4 <__aeabi_dadd+0x458>
    272c:	2020      	movs	r0, #32
    272e:	1ac3      	subs	r3, r0, r3
    2730:	0008      	movs	r0, r1
    2732:	4098      	lsls	r0, r3
    2734:	469c      	mov	ip, r3
    2736:	4683      	mov	fp, r0
    2738:	4653      	mov	r3, sl
    273a:	0010      	movs	r0, r2
    273c:	40d8      	lsrs	r0, r3
    273e:	0003      	movs	r3, r0
    2740:	4658      	mov	r0, fp
    2742:	4318      	orrs	r0, r3
    2744:	4663      	mov	r3, ip
    2746:	409a      	lsls	r2, r3
    2748:	1e53      	subs	r3, r2, #1
    274a:	419a      	sbcs	r2, r3
    274c:	4653      	mov	r3, sl
    274e:	4302      	orrs	r2, r0
    2750:	40d9      	lsrs	r1, r3
    2752:	e703      	b.n	255c <__aeabi_dadd+0x1c0>
    2754:	0026      	movs	r6, r4
    2756:	433e      	orrs	r6, r7
    2758:	d006      	beq.n	2768 <__aeabi_dadd+0x3cc>
    275a:	43eb      	mvns	r3, r5
    275c:	4699      	mov	r9, r3
    275e:	2b00      	cmp	r3, #0
    2760:	d0c7      	beq.n	26f2 <__aeabi_dadd+0x356>
    2762:	4e94      	ldr	r6, [pc, #592]	; (29b4 <__aeabi_dadd+0x618>)
    2764:	42b0      	cmp	r0, r6
    2766:	d1ac      	bne.n	26c2 <__aeabi_dadd+0x326>
    2768:	000c      	movs	r4, r1
    276a:	0017      	movs	r7, r2
    276c:	0006      	movs	r6, r0
    276e:	46d8      	mov	r8, fp
    2770:	e698      	b.n	24a4 <__aeabi_dadd+0x108>
    2772:	4b90      	ldr	r3, [pc, #576]	; (29b4 <__aeabi_dadd+0x618>)
    2774:	459a      	cmp	sl, r3
    2776:	d00b      	beq.n	2790 <__aeabi_dadd+0x3f4>
    2778:	4682      	mov	sl, r0
    277a:	e6e7      	b.n	254c <__aeabi_dadd+0x1b0>
    277c:	2800      	cmp	r0, #0
    277e:	d000      	beq.n	2782 <__aeabi_dadd+0x3e6>
    2780:	e09e      	b.n	28c0 <__aeabi_dadd+0x524>
    2782:	0018      	movs	r0, r3
    2784:	4310      	orrs	r0, r2
    2786:	d100      	bne.n	278a <__aeabi_dadd+0x3ee>
    2788:	e0e9      	b.n	295e <__aeabi_dadd+0x5c2>
    278a:	001c      	movs	r4, r3
    278c:	0017      	movs	r7, r2
    278e:	46d8      	mov	r8, fp
    2790:	4e88      	ldr	r6, [pc, #544]	; (29b4 <__aeabi_dadd+0x618>)
    2792:	e687      	b.n	24a4 <__aeabi_dadd+0x108>
    2794:	2500      	movs	r5, #0
    2796:	e772      	b.n	267e <__aeabi_dadd+0x2e2>
    2798:	2100      	movs	r1, #0
    279a:	e782      	b.n	26a2 <__aeabi_dadd+0x306>
    279c:	0023      	movs	r3, r4
    279e:	433b      	orrs	r3, r7
    27a0:	2e00      	cmp	r6, #0
    27a2:	d000      	beq.n	27a6 <__aeabi_dadd+0x40a>
    27a4:	e0ab      	b.n	28fe <__aeabi_dadd+0x562>
    27a6:	2b00      	cmp	r3, #0
    27a8:	d100      	bne.n	27ac <__aeabi_dadd+0x410>
    27aa:	e0e7      	b.n	297c <__aeabi_dadd+0x5e0>
    27ac:	000b      	movs	r3, r1
    27ae:	4313      	orrs	r3, r2
    27b0:	d100      	bne.n	27b4 <__aeabi_dadd+0x418>
    27b2:	e677      	b.n	24a4 <__aeabi_dadd+0x108>
    27b4:	18ba      	adds	r2, r7, r2
    27b6:	42ba      	cmp	r2, r7
    27b8:	41bf      	sbcs	r7, r7
    27ba:	1864      	adds	r4, r4, r1
    27bc:	427f      	negs	r7, r7
    27be:	19e4      	adds	r4, r4, r7
    27c0:	0223      	lsls	r3, r4, #8
    27c2:	d400      	bmi.n	27c6 <__aeabi_dadd+0x42a>
    27c4:	e0f2      	b.n	29ac <__aeabi_dadd+0x610>
    27c6:	4b7c      	ldr	r3, [pc, #496]	; (29b8 <__aeabi_dadd+0x61c>)
    27c8:	0017      	movs	r7, r2
    27ca:	401c      	ands	r4, r3
    27cc:	0006      	movs	r6, r0
    27ce:	e669      	b.n	24a4 <__aeabi_dadd+0x108>
    27d0:	0020      	movs	r0, r4
    27d2:	4338      	orrs	r0, r7
    27d4:	2e00      	cmp	r6, #0
    27d6:	d1d1      	bne.n	277c <__aeabi_dadd+0x3e0>
    27d8:	2800      	cmp	r0, #0
    27da:	d15b      	bne.n	2894 <__aeabi_dadd+0x4f8>
    27dc:	001c      	movs	r4, r3
    27de:	4314      	orrs	r4, r2
    27e0:	d100      	bne.n	27e4 <__aeabi_dadd+0x448>
    27e2:	e0a8      	b.n	2936 <__aeabi_dadd+0x59a>
    27e4:	001c      	movs	r4, r3
    27e6:	0017      	movs	r7, r2
    27e8:	46d8      	mov	r8, fp
    27ea:	e65b      	b.n	24a4 <__aeabi_dadd+0x108>
    27ec:	0006      	movs	r6, r0
    27ee:	2400      	movs	r4, #0
    27f0:	2700      	movs	r7, #0
    27f2:	e697      	b.n	2524 <__aeabi_dadd+0x188>
    27f4:	4650      	mov	r0, sl
    27f6:	000b      	movs	r3, r1
    27f8:	3820      	subs	r0, #32
    27fa:	40c3      	lsrs	r3, r0
    27fc:	4699      	mov	r9, r3
    27fe:	4653      	mov	r3, sl
    2800:	2b20      	cmp	r3, #32
    2802:	d100      	bne.n	2806 <__aeabi_dadd+0x46a>
    2804:	e095      	b.n	2932 <__aeabi_dadd+0x596>
    2806:	2340      	movs	r3, #64	; 0x40
    2808:	4650      	mov	r0, sl
    280a:	1a1b      	subs	r3, r3, r0
    280c:	4099      	lsls	r1, r3
    280e:	430a      	orrs	r2, r1
    2810:	1e51      	subs	r1, r2, #1
    2812:	418a      	sbcs	r2, r1
    2814:	464b      	mov	r3, r9
    2816:	2100      	movs	r1, #0
    2818:	431a      	orrs	r2, r3
    281a:	e69f      	b.n	255c <__aeabi_dadd+0x1c0>
    281c:	2e00      	cmp	r6, #0
    281e:	d130      	bne.n	2882 <__aeabi_dadd+0x4e6>
    2820:	0026      	movs	r6, r4
    2822:	433e      	orrs	r6, r7
    2824:	d067      	beq.n	28f6 <__aeabi_dadd+0x55a>
    2826:	43db      	mvns	r3, r3
    2828:	469a      	mov	sl, r3
    282a:	2b00      	cmp	r3, #0
    282c:	d01c      	beq.n	2868 <__aeabi_dadd+0x4cc>
    282e:	4e61      	ldr	r6, [pc, #388]	; (29b4 <__aeabi_dadd+0x618>)
    2830:	42b0      	cmp	r0, r6
    2832:	d060      	beq.n	28f6 <__aeabi_dadd+0x55a>
    2834:	4653      	mov	r3, sl
    2836:	2b38      	cmp	r3, #56	; 0x38
    2838:	dd00      	ble.n	283c <__aeabi_dadd+0x4a0>
    283a:	e096      	b.n	296a <__aeabi_dadd+0x5ce>
    283c:	2b1f      	cmp	r3, #31
    283e:	dd00      	ble.n	2842 <__aeabi_dadd+0x4a6>
    2840:	e09f      	b.n	2982 <__aeabi_dadd+0x5e6>
    2842:	2620      	movs	r6, #32
    2844:	1af3      	subs	r3, r6, r3
    2846:	0026      	movs	r6, r4
    2848:	409e      	lsls	r6, r3
    284a:	469c      	mov	ip, r3
    284c:	46b3      	mov	fp, r6
    284e:	4653      	mov	r3, sl
    2850:	003e      	movs	r6, r7
    2852:	40de      	lsrs	r6, r3
    2854:	0033      	movs	r3, r6
    2856:	465e      	mov	r6, fp
    2858:	431e      	orrs	r6, r3
    285a:	4663      	mov	r3, ip
    285c:	409f      	lsls	r7, r3
    285e:	1e7b      	subs	r3, r7, #1
    2860:	419f      	sbcs	r7, r3
    2862:	4653      	mov	r3, sl
    2864:	40dc      	lsrs	r4, r3
    2866:	4337      	orrs	r7, r6
    2868:	18bf      	adds	r7, r7, r2
    286a:	4297      	cmp	r7, r2
    286c:	4192      	sbcs	r2, r2
    286e:	1864      	adds	r4, r4, r1
    2870:	4252      	negs	r2, r2
    2872:	18a4      	adds	r4, r4, r2
    2874:	0006      	movs	r6, r0
    2876:	e678      	b.n	256a <__aeabi_dadd+0x1ce>
    2878:	4327      	orrs	r7, r4
    287a:	1e7c      	subs	r4, r7, #1
    287c:	41a7      	sbcs	r7, r4
    287e:	2400      	movs	r4, #0
    2880:	e737      	b.n	26f2 <__aeabi_dadd+0x356>
    2882:	4e4c      	ldr	r6, [pc, #304]	; (29b4 <__aeabi_dadd+0x618>)
    2884:	42b0      	cmp	r0, r6
    2886:	d036      	beq.n	28f6 <__aeabi_dadd+0x55a>
    2888:	2680      	movs	r6, #128	; 0x80
    288a:	425b      	negs	r3, r3
    288c:	0436      	lsls	r6, r6, #16
    288e:	469a      	mov	sl, r3
    2890:	4334      	orrs	r4, r6
    2892:	e7cf      	b.n	2834 <__aeabi_dadd+0x498>
    2894:	0018      	movs	r0, r3
    2896:	4310      	orrs	r0, r2
    2898:	d100      	bne.n	289c <__aeabi_dadd+0x500>
    289a:	e603      	b.n	24a4 <__aeabi_dadd+0x108>
    289c:	1ab8      	subs	r0, r7, r2
    289e:	4684      	mov	ip, r0
    28a0:	4567      	cmp	r7, ip
    28a2:	41ad      	sbcs	r5, r5
    28a4:	1ae0      	subs	r0, r4, r3
    28a6:	426d      	negs	r5, r5
    28a8:	1b40      	subs	r0, r0, r5
    28aa:	0205      	lsls	r5, r0, #8
    28ac:	d400      	bmi.n	28b0 <__aeabi_dadd+0x514>
    28ae:	e62c      	b.n	250a <__aeabi_dadd+0x16e>
    28b0:	1bd7      	subs	r7, r2, r7
    28b2:	42ba      	cmp	r2, r7
    28b4:	4192      	sbcs	r2, r2
    28b6:	1b1c      	subs	r4, r3, r4
    28b8:	4252      	negs	r2, r2
    28ba:	1aa4      	subs	r4, r4, r2
    28bc:	46d8      	mov	r8, fp
    28be:	e5f1      	b.n	24a4 <__aeabi_dadd+0x108>
    28c0:	0018      	movs	r0, r3
    28c2:	4310      	orrs	r0, r2
    28c4:	d100      	bne.n	28c8 <__aeabi_dadd+0x52c>
    28c6:	e763      	b.n	2790 <__aeabi_dadd+0x3f4>
    28c8:	08f8      	lsrs	r0, r7, #3
    28ca:	0767      	lsls	r7, r4, #29
    28cc:	4307      	orrs	r7, r0
    28ce:	2080      	movs	r0, #128	; 0x80
    28d0:	08e4      	lsrs	r4, r4, #3
    28d2:	0300      	lsls	r0, r0, #12
    28d4:	4204      	tst	r4, r0
    28d6:	d008      	beq.n	28ea <__aeabi_dadd+0x54e>
    28d8:	08dd      	lsrs	r5, r3, #3
    28da:	4205      	tst	r5, r0
    28dc:	d105      	bne.n	28ea <__aeabi_dadd+0x54e>
    28de:	08d2      	lsrs	r2, r2, #3
    28e0:	0759      	lsls	r1, r3, #29
    28e2:	4311      	orrs	r1, r2
    28e4:	000f      	movs	r7, r1
    28e6:	002c      	movs	r4, r5
    28e8:	46d8      	mov	r8, fp
    28ea:	0f7b      	lsrs	r3, r7, #29
    28ec:	00e4      	lsls	r4, r4, #3
    28ee:	431c      	orrs	r4, r3
    28f0:	00ff      	lsls	r7, r7, #3
    28f2:	4e30      	ldr	r6, [pc, #192]	; (29b4 <__aeabi_dadd+0x618>)
    28f4:	e5d6      	b.n	24a4 <__aeabi_dadd+0x108>
    28f6:	000c      	movs	r4, r1
    28f8:	0017      	movs	r7, r2
    28fa:	0006      	movs	r6, r0
    28fc:	e5d2      	b.n	24a4 <__aeabi_dadd+0x108>
    28fe:	2b00      	cmp	r3, #0
    2900:	d038      	beq.n	2974 <__aeabi_dadd+0x5d8>
    2902:	000b      	movs	r3, r1
    2904:	4313      	orrs	r3, r2
    2906:	d100      	bne.n	290a <__aeabi_dadd+0x56e>
    2908:	e742      	b.n	2790 <__aeabi_dadd+0x3f4>
    290a:	08f8      	lsrs	r0, r7, #3
    290c:	0767      	lsls	r7, r4, #29
    290e:	4307      	orrs	r7, r0
    2910:	2080      	movs	r0, #128	; 0x80
    2912:	08e4      	lsrs	r4, r4, #3
    2914:	0300      	lsls	r0, r0, #12
    2916:	4204      	tst	r4, r0
    2918:	d0e7      	beq.n	28ea <__aeabi_dadd+0x54e>
    291a:	08cb      	lsrs	r3, r1, #3
    291c:	4203      	tst	r3, r0
    291e:	d1e4      	bne.n	28ea <__aeabi_dadd+0x54e>
    2920:	08d2      	lsrs	r2, r2, #3
    2922:	0749      	lsls	r1, r1, #29
    2924:	4311      	orrs	r1, r2
    2926:	000f      	movs	r7, r1
    2928:	001c      	movs	r4, r3
    292a:	e7de      	b.n	28ea <__aeabi_dadd+0x54e>
    292c:	2700      	movs	r7, #0
    292e:	2400      	movs	r4, #0
    2930:	e5d5      	b.n	24de <__aeabi_dadd+0x142>
    2932:	2100      	movs	r1, #0
    2934:	e76b      	b.n	280e <__aeabi_dadd+0x472>
    2936:	2500      	movs	r5, #0
    2938:	2700      	movs	r7, #0
    293a:	e5f3      	b.n	2524 <__aeabi_dadd+0x188>
    293c:	464e      	mov	r6, r9
    293e:	0025      	movs	r5, r4
    2940:	3e20      	subs	r6, #32
    2942:	40f5      	lsrs	r5, r6
    2944:	464b      	mov	r3, r9
    2946:	002e      	movs	r6, r5
    2948:	2b20      	cmp	r3, #32
    294a:	d02d      	beq.n	29a8 <__aeabi_dadd+0x60c>
    294c:	2540      	movs	r5, #64	; 0x40
    294e:	1aed      	subs	r5, r5, r3
    2950:	40ac      	lsls	r4, r5
    2952:	4327      	orrs	r7, r4
    2954:	1e7c      	subs	r4, r7, #1
    2956:	41a7      	sbcs	r7, r4
    2958:	2400      	movs	r4, #0
    295a:	4337      	orrs	r7, r6
    295c:	e6c9      	b.n	26f2 <__aeabi_dadd+0x356>
    295e:	2480      	movs	r4, #128	; 0x80
    2960:	2500      	movs	r5, #0
    2962:	0324      	lsls	r4, r4, #12
    2964:	4e13      	ldr	r6, [pc, #76]	; (29b4 <__aeabi_dadd+0x618>)
    2966:	2700      	movs	r7, #0
    2968:	e5dc      	b.n	2524 <__aeabi_dadd+0x188>
    296a:	4327      	orrs	r7, r4
    296c:	1e7c      	subs	r4, r7, #1
    296e:	41a7      	sbcs	r7, r4
    2970:	2400      	movs	r4, #0
    2972:	e779      	b.n	2868 <__aeabi_dadd+0x4cc>
    2974:	000c      	movs	r4, r1
    2976:	0017      	movs	r7, r2
    2978:	4e0e      	ldr	r6, [pc, #56]	; (29b4 <__aeabi_dadd+0x618>)
    297a:	e593      	b.n	24a4 <__aeabi_dadd+0x108>
    297c:	000c      	movs	r4, r1
    297e:	0017      	movs	r7, r2
    2980:	e590      	b.n	24a4 <__aeabi_dadd+0x108>
    2982:	4656      	mov	r6, sl
    2984:	0023      	movs	r3, r4
    2986:	3e20      	subs	r6, #32
    2988:	40f3      	lsrs	r3, r6
    298a:	4699      	mov	r9, r3
    298c:	4653      	mov	r3, sl
    298e:	2b20      	cmp	r3, #32
    2990:	d00e      	beq.n	29b0 <__aeabi_dadd+0x614>
    2992:	2340      	movs	r3, #64	; 0x40
    2994:	4656      	mov	r6, sl
    2996:	1b9b      	subs	r3, r3, r6
    2998:	409c      	lsls	r4, r3
    299a:	4327      	orrs	r7, r4
    299c:	1e7c      	subs	r4, r7, #1
    299e:	41a7      	sbcs	r7, r4
    29a0:	464b      	mov	r3, r9
    29a2:	2400      	movs	r4, #0
    29a4:	431f      	orrs	r7, r3
    29a6:	e75f      	b.n	2868 <__aeabi_dadd+0x4cc>
    29a8:	2400      	movs	r4, #0
    29aa:	e7d2      	b.n	2952 <__aeabi_dadd+0x5b6>
    29ac:	0017      	movs	r7, r2
    29ae:	e5b2      	b.n	2516 <__aeabi_dadd+0x17a>
    29b0:	2400      	movs	r4, #0
    29b2:	e7f2      	b.n	299a <__aeabi_dadd+0x5fe>
    29b4:	000007ff 	.word	0x000007ff
    29b8:	ff7fffff 	.word	0xff7fffff

000029bc <__aeabi_ddiv>:
    29bc:	b5f0      	push	{r4, r5, r6, r7, lr}
    29be:	4657      	mov	r7, sl
    29c0:	4645      	mov	r5, r8
    29c2:	46de      	mov	lr, fp
    29c4:	464e      	mov	r6, r9
    29c6:	b5e0      	push	{r5, r6, r7, lr}
    29c8:	004c      	lsls	r4, r1, #1
    29ca:	030e      	lsls	r6, r1, #12
    29cc:	b087      	sub	sp, #28
    29ce:	4683      	mov	fp, r0
    29d0:	4692      	mov	sl, r2
    29d2:	001d      	movs	r5, r3
    29d4:	4680      	mov	r8, r0
    29d6:	0b36      	lsrs	r6, r6, #12
    29d8:	0d64      	lsrs	r4, r4, #21
    29da:	0fcf      	lsrs	r7, r1, #31
    29dc:	2c00      	cmp	r4, #0
    29de:	d04f      	beq.n	2a80 <__aeabi_ddiv+0xc4>
    29e0:	4b6f      	ldr	r3, [pc, #444]	; (2ba0 <__aeabi_ddiv+0x1e4>)
    29e2:	429c      	cmp	r4, r3
    29e4:	d035      	beq.n	2a52 <__aeabi_ddiv+0x96>
    29e6:	2380      	movs	r3, #128	; 0x80
    29e8:	0f42      	lsrs	r2, r0, #29
    29ea:	041b      	lsls	r3, r3, #16
    29ec:	00f6      	lsls	r6, r6, #3
    29ee:	4313      	orrs	r3, r2
    29f0:	4333      	orrs	r3, r6
    29f2:	4699      	mov	r9, r3
    29f4:	00c3      	lsls	r3, r0, #3
    29f6:	4698      	mov	r8, r3
    29f8:	4b6a      	ldr	r3, [pc, #424]	; (2ba4 <__aeabi_ddiv+0x1e8>)
    29fa:	2600      	movs	r6, #0
    29fc:	469c      	mov	ip, r3
    29fe:	2300      	movs	r3, #0
    2a00:	4464      	add	r4, ip
    2a02:	9303      	str	r3, [sp, #12]
    2a04:	032b      	lsls	r3, r5, #12
    2a06:	0b1b      	lsrs	r3, r3, #12
    2a08:	469b      	mov	fp, r3
    2a0a:	006b      	lsls	r3, r5, #1
    2a0c:	0fed      	lsrs	r5, r5, #31
    2a0e:	4650      	mov	r0, sl
    2a10:	0d5b      	lsrs	r3, r3, #21
    2a12:	9501      	str	r5, [sp, #4]
    2a14:	d05e      	beq.n	2ad4 <__aeabi_ddiv+0x118>
    2a16:	4a62      	ldr	r2, [pc, #392]	; (2ba0 <__aeabi_ddiv+0x1e4>)
    2a18:	4293      	cmp	r3, r2
    2a1a:	d053      	beq.n	2ac4 <__aeabi_ddiv+0x108>
    2a1c:	465a      	mov	r2, fp
    2a1e:	00d1      	lsls	r1, r2, #3
    2a20:	2280      	movs	r2, #128	; 0x80
    2a22:	0f40      	lsrs	r0, r0, #29
    2a24:	0412      	lsls	r2, r2, #16
    2a26:	4302      	orrs	r2, r0
    2a28:	430a      	orrs	r2, r1
    2a2a:	4693      	mov	fp, r2
    2a2c:	4652      	mov	r2, sl
    2a2e:	00d1      	lsls	r1, r2, #3
    2a30:	4a5c      	ldr	r2, [pc, #368]	; (2ba4 <__aeabi_ddiv+0x1e8>)
    2a32:	4694      	mov	ip, r2
    2a34:	2200      	movs	r2, #0
    2a36:	4463      	add	r3, ip
    2a38:	0038      	movs	r0, r7
    2a3a:	4068      	eors	r0, r5
    2a3c:	4684      	mov	ip, r0
    2a3e:	9002      	str	r0, [sp, #8]
    2a40:	1ae4      	subs	r4, r4, r3
    2a42:	4316      	orrs	r6, r2
    2a44:	2e0f      	cmp	r6, #15
    2a46:	d900      	bls.n	2a4a <__aeabi_ddiv+0x8e>
    2a48:	e0b4      	b.n	2bb4 <__aeabi_ddiv+0x1f8>
    2a4a:	4b57      	ldr	r3, [pc, #348]	; (2ba8 <__aeabi_ddiv+0x1ec>)
    2a4c:	00b6      	lsls	r6, r6, #2
    2a4e:	599b      	ldr	r3, [r3, r6]
    2a50:	469f      	mov	pc, r3
    2a52:	0003      	movs	r3, r0
    2a54:	4333      	orrs	r3, r6
    2a56:	4699      	mov	r9, r3
    2a58:	d16c      	bne.n	2b34 <__aeabi_ddiv+0x178>
    2a5a:	2300      	movs	r3, #0
    2a5c:	4698      	mov	r8, r3
    2a5e:	3302      	adds	r3, #2
    2a60:	2608      	movs	r6, #8
    2a62:	9303      	str	r3, [sp, #12]
    2a64:	e7ce      	b.n	2a04 <__aeabi_ddiv+0x48>
    2a66:	46cb      	mov	fp, r9
    2a68:	4641      	mov	r1, r8
    2a6a:	9a03      	ldr	r2, [sp, #12]
    2a6c:	9701      	str	r7, [sp, #4]
    2a6e:	2a02      	cmp	r2, #2
    2a70:	d165      	bne.n	2b3e <__aeabi_ddiv+0x182>
    2a72:	9b01      	ldr	r3, [sp, #4]
    2a74:	4c4a      	ldr	r4, [pc, #296]	; (2ba0 <__aeabi_ddiv+0x1e4>)
    2a76:	469c      	mov	ip, r3
    2a78:	2300      	movs	r3, #0
    2a7a:	2200      	movs	r2, #0
    2a7c:	4698      	mov	r8, r3
    2a7e:	e06b      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2a80:	0003      	movs	r3, r0
    2a82:	4333      	orrs	r3, r6
    2a84:	4699      	mov	r9, r3
    2a86:	d04e      	beq.n	2b26 <__aeabi_ddiv+0x16a>
    2a88:	2e00      	cmp	r6, #0
    2a8a:	d100      	bne.n	2a8e <__aeabi_ddiv+0xd2>
    2a8c:	e1bc      	b.n	2e08 <__aeabi_ddiv+0x44c>
    2a8e:	0030      	movs	r0, r6
    2a90:	f001 f8ca 	bl	3c28 <__clzsi2>
    2a94:	0003      	movs	r3, r0
    2a96:	3b0b      	subs	r3, #11
    2a98:	2b1c      	cmp	r3, #28
    2a9a:	dd00      	ble.n	2a9e <__aeabi_ddiv+0xe2>
    2a9c:	e1ac      	b.n	2df8 <__aeabi_ddiv+0x43c>
    2a9e:	221d      	movs	r2, #29
    2aa0:	1ad3      	subs	r3, r2, r3
    2aa2:	465a      	mov	r2, fp
    2aa4:	0001      	movs	r1, r0
    2aa6:	40da      	lsrs	r2, r3
    2aa8:	3908      	subs	r1, #8
    2aaa:	408e      	lsls	r6, r1
    2aac:	0013      	movs	r3, r2
    2aae:	4333      	orrs	r3, r6
    2ab0:	4699      	mov	r9, r3
    2ab2:	465b      	mov	r3, fp
    2ab4:	408b      	lsls	r3, r1
    2ab6:	4698      	mov	r8, r3
    2ab8:	2300      	movs	r3, #0
    2aba:	4c3c      	ldr	r4, [pc, #240]	; (2bac <__aeabi_ddiv+0x1f0>)
    2abc:	2600      	movs	r6, #0
    2abe:	1a24      	subs	r4, r4, r0
    2ac0:	9303      	str	r3, [sp, #12]
    2ac2:	e79f      	b.n	2a04 <__aeabi_ddiv+0x48>
    2ac4:	4651      	mov	r1, sl
    2ac6:	465a      	mov	r2, fp
    2ac8:	4311      	orrs	r1, r2
    2aca:	d129      	bne.n	2b20 <__aeabi_ddiv+0x164>
    2acc:	2200      	movs	r2, #0
    2ace:	4693      	mov	fp, r2
    2ad0:	3202      	adds	r2, #2
    2ad2:	e7b1      	b.n	2a38 <__aeabi_ddiv+0x7c>
    2ad4:	4659      	mov	r1, fp
    2ad6:	4301      	orrs	r1, r0
    2ad8:	d01e      	beq.n	2b18 <__aeabi_ddiv+0x15c>
    2ada:	465b      	mov	r3, fp
    2adc:	2b00      	cmp	r3, #0
    2ade:	d100      	bne.n	2ae2 <__aeabi_ddiv+0x126>
    2ae0:	e19e      	b.n	2e20 <__aeabi_ddiv+0x464>
    2ae2:	4658      	mov	r0, fp
    2ae4:	f001 f8a0 	bl	3c28 <__clzsi2>
    2ae8:	0003      	movs	r3, r0
    2aea:	3b0b      	subs	r3, #11
    2aec:	2b1c      	cmp	r3, #28
    2aee:	dd00      	ble.n	2af2 <__aeabi_ddiv+0x136>
    2af0:	e18f      	b.n	2e12 <__aeabi_ddiv+0x456>
    2af2:	0002      	movs	r2, r0
    2af4:	4659      	mov	r1, fp
    2af6:	3a08      	subs	r2, #8
    2af8:	4091      	lsls	r1, r2
    2afa:	468b      	mov	fp, r1
    2afc:	211d      	movs	r1, #29
    2afe:	1acb      	subs	r3, r1, r3
    2b00:	4651      	mov	r1, sl
    2b02:	40d9      	lsrs	r1, r3
    2b04:	000b      	movs	r3, r1
    2b06:	4659      	mov	r1, fp
    2b08:	430b      	orrs	r3, r1
    2b0a:	4651      	mov	r1, sl
    2b0c:	469b      	mov	fp, r3
    2b0e:	4091      	lsls	r1, r2
    2b10:	4b26      	ldr	r3, [pc, #152]	; (2bac <__aeabi_ddiv+0x1f0>)
    2b12:	2200      	movs	r2, #0
    2b14:	1a1b      	subs	r3, r3, r0
    2b16:	e78f      	b.n	2a38 <__aeabi_ddiv+0x7c>
    2b18:	2300      	movs	r3, #0
    2b1a:	2201      	movs	r2, #1
    2b1c:	469b      	mov	fp, r3
    2b1e:	e78b      	b.n	2a38 <__aeabi_ddiv+0x7c>
    2b20:	4651      	mov	r1, sl
    2b22:	2203      	movs	r2, #3
    2b24:	e788      	b.n	2a38 <__aeabi_ddiv+0x7c>
    2b26:	2300      	movs	r3, #0
    2b28:	4698      	mov	r8, r3
    2b2a:	3301      	adds	r3, #1
    2b2c:	2604      	movs	r6, #4
    2b2e:	2400      	movs	r4, #0
    2b30:	9303      	str	r3, [sp, #12]
    2b32:	e767      	b.n	2a04 <__aeabi_ddiv+0x48>
    2b34:	2303      	movs	r3, #3
    2b36:	46b1      	mov	r9, r6
    2b38:	9303      	str	r3, [sp, #12]
    2b3a:	260c      	movs	r6, #12
    2b3c:	e762      	b.n	2a04 <__aeabi_ddiv+0x48>
    2b3e:	2a03      	cmp	r2, #3
    2b40:	d100      	bne.n	2b44 <__aeabi_ddiv+0x188>
    2b42:	e25c      	b.n	2ffe <__aeabi_ddiv+0x642>
    2b44:	9b01      	ldr	r3, [sp, #4]
    2b46:	2a01      	cmp	r2, #1
    2b48:	d000      	beq.n	2b4c <__aeabi_ddiv+0x190>
    2b4a:	e1e4      	b.n	2f16 <__aeabi_ddiv+0x55a>
    2b4c:	4013      	ands	r3, r2
    2b4e:	469c      	mov	ip, r3
    2b50:	2300      	movs	r3, #0
    2b52:	2400      	movs	r4, #0
    2b54:	2200      	movs	r2, #0
    2b56:	4698      	mov	r8, r3
    2b58:	2100      	movs	r1, #0
    2b5a:	0312      	lsls	r2, r2, #12
    2b5c:	0b13      	lsrs	r3, r2, #12
    2b5e:	0d0a      	lsrs	r2, r1, #20
    2b60:	0512      	lsls	r2, r2, #20
    2b62:	431a      	orrs	r2, r3
    2b64:	0523      	lsls	r3, r4, #20
    2b66:	4c12      	ldr	r4, [pc, #72]	; (2bb0 <__aeabi_ddiv+0x1f4>)
    2b68:	4640      	mov	r0, r8
    2b6a:	4022      	ands	r2, r4
    2b6c:	4313      	orrs	r3, r2
    2b6e:	4662      	mov	r2, ip
    2b70:	005b      	lsls	r3, r3, #1
    2b72:	07d2      	lsls	r2, r2, #31
    2b74:	085b      	lsrs	r3, r3, #1
    2b76:	4313      	orrs	r3, r2
    2b78:	0019      	movs	r1, r3
    2b7a:	b007      	add	sp, #28
    2b7c:	bc3c      	pop	{r2, r3, r4, r5}
    2b7e:	4690      	mov	r8, r2
    2b80:	4699      	mov	r9, r3
    2b82:	46a2      	mov	sl, r4
    2b84:	46ab      	mov	fp, r5
    2b86:	bdf0      	pop	{r4, r5, r6, r7, pc}
    2b88:	2300      	movs	r3, #0
    2b8a:	2280      	movs	r2, #128	; 0x80
    2b8c:	469c      	mov	ip, r3
    2b8e:	0312      	lsls	r2, r2, #12
    2b90:	4698      	mov	r8, r3
    2b92:	4c03      	ldr	r4, [pc, #12]	; (2ba0 <__aeabi_ddiv+0x1e4>)
    2b94:	e7e0      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2b96:	2300      	movs	r3, #0
    2b98:	4c01      	ldr	r4, [pc, #4]	; (2ba0 <__aeabi_ddiv+0x1e4>)
    2b9a:	2200      	movs	r2, #0
    2b9c:	4698      	mov	r8, r3
    2b9e:	e7db      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2ba0:	000007ff 	.word	0x000007ff
    2ba4:	fffffc01 	.word	0xfffffc01
    2ba8:	00003cfc 	.word	0x00003cfc
    2bac:	fffffc0d 	.word	0xfffffc0d
    2bb0:	800fffff 	.word	0x800fffff
    2bb4:	45d9      	cmp	r9, fp
    2bb6:	d900      	bls.n	2bba <__aeabi_ddiv+0x1fe>
    2bb8:	e139      	b.n	2e2e <__aeabi_ddiv+0x472>
    2bba:	d100      	bne.n	2bbe <__aeabi_ddiv+0x202>
    2bbc:	e134      	b.n	2e28 <__aeabi_ddiv+0x46c>
    2bbe:	2300      	movs	r3, #0
    2bc0:	4646      	mov	r6, r8
    2bc2:	464d      	mov	r5, r9
    2bc4:	469a      	mov	sl, r3
    2bc6:	3c01      	subs	r4, #1
    2bc8:	465b      	mov	r3, fp
    2bca:	0e0a      	lsrs	r2, r1, #24
    2bcc:	021b      	lsls	r3, r3, #8
    2bce:	431a      	orrs	r2, r3
    2bd0:	020b      	lsls	r3, r1, #8
    2bd2:	0c17      	lsrs	r7, r2, #16
    2bd4:	9303      	str	r3, [sp, #12]
    2bd6:	0413      	lsls	r3, r2, #16
    2bd8:	0c1b      	lsrs	r3, r3, #16
    2bda:	0039      	movs	r1, r7
    2bdc:	0028      	movs	r0, r5
    2bde:	4690      	mov	r8, r2
    2be0:	9301      	str	r3, [sp, #4]
    2be2:	f7ff fb4f 	bl	2284 <__udivsi3>
    2be6:	0002      	movs	r2, r0
    2be8:	9b01      	ldr	r3, [sp, #4]
    2bea:	4683      	mov	fp, r0
    2bec:	435a      	muls	r2, r3
    2bee:	0028      	movs	r0, r5
    2bf0:	0039      	movs	r1, r7
    2bf2:	4691      	mov	r9, r2
    2bf4:	f7ff fbcc 	bl	2390 <__aeabi_uidivmod>
    2bf8:	0c35      	lsrs	r5, r6, #16
    2bfa:	0409      	lsls	r1, r1, #16
    2bfc:	430d      	orrs	r5, r1
    2bfe:	45a9      	cmp	r9, r5
    2c00:	d90d      	bls.n	2c1e <__aeabi_ddiv+0x262>
    2c02:	465b      	mov	r3, fp
    2c04:	4445      	add	r5, r8
    2c06:	3b01      	subs	r3, #1
    2c08:	45a8      	cmp	r8, r5
    2c0a:	d900      	bls.n	2c0e <__aeabi_ddiv+0x252>
    2c0c:	e13a      	b.n	2e84 <__aeabi_ddiv+0x4c8>
    2c0e:	45a9      	cmp	r9, r5
    2c10:	d800      	bhi.n	2c14 <__aeabi_ddiv+0x258>
    2c12:	e137      	b.n	2e84 <__aeabi_ddiv+0x4c8>
    2c14:	2302      	movs	r3, #2
    2c16:	425b      	negs	r3, r3
    2c18:	469c      	mov	ip, r3
    2c1a:	4445      	add	r5, r8
    2c1c:	44e3      	add	fp, ip
    2c1e:	464b      	mov	r3, r9
    2c20:	1aeb      	subs	r3, r5, r3
    2c22:	0039      	movs	r1, r7
    2c24:	0018      	movs	r0, r3
    2c26:	9304      	str	r3, [sp, #16]
    2c28:	f7ff fb2c 	bl	2284 <__udivsi3>
    2c2c:	9b01      	ldr	r3, [sp, #4]
    2c2e:	0005      	movs	r5, r0
    2c30:	4343      	muls	r3, r0
    2c32:	0039      	movs	r1, r7
    2c34:	9804      	ldr	r0, [sp, #16]
    2c36:	4699      	mov	r9, r3
    2c38:	f7ff fbaa 	bl	2390 <__aeabi_uidivmod>
    2c3c:	0433      	lsls	r3, r6, #16
    2c3e:	0409      	lsls	r1, r1, #16
    2c40:	0c1b      	lsrs	r3, r3, #16
    2c42:	430b      	orrs	r3, r1
    2c44:	4599      	cmp	r9, r3
    2c46:	d909      	bls.n	2c5c <__aeabi_ddiv+0x2a0>
    2c48:	4443      	add	r3, r8
    2c4a:	1e6a      	subs	r2, r5, #1
    2c4c:	4598      	cmp	r8, r3
    2c4e:	d900      	bls.n	2c52 <__aeabi_ddiv+0x296>
    2c50:	e11a      	b.n	2e88 <__aeabi_ddiv+0x4cc>
    2c52:	4599      	cmp	r9, r3
    2c54:	d800      	bhi.n	2c58 <__aeabi_ddiv+0x29c>
    2c56:	e117      	b.n	2e88 <__aeabi_ddiv+0x4cc>
    2c58:	3d02      	subs	r5, #2
    2c5a:	4443      	add	r3, r8
    2c5c:	464a      	mov	r2, r9
    2c5e:	1a9b      	subs	r3, r3, r2
    2c60:	465a      	mov	r2, fp
    2c62:	0412      	lsls	r2, r2, #16
    2c64:	432a      	orrs	r2, r5
    2c66:	9903      	ldr	r1, [sp, #12]
    2c68:	4693      	mov	fp, r2
    2c6a:	0c10      	lsrs	r0, r2, #16
    2c6c:	0c0a      	lsrs	r2, r1, #16
    2c6e:	4691      	mov	r9, r2
    2c70:	0409      	lsls	r1, r1, #16
    2c72:	465a      	mov	r2, fp
    2c74:	0c09      	lsrs	r1, r1, #16
    2c76:	464e      	mov	r6, r9
    2c78:	000d      	movs	r5, r1
    2c7a:	0412      	lsls	r2, r2, #16
    2c7c:	0c12      	lsrs	r2, r2, #16
    2c7e:	4345      	muls	r5, r0
    2c80:	9105      	str	r1, [sp, #20]
    2c82:	4351      	muls	r1, r2
    2c84:	4372      	muls	r2, r6
    2c86:	4370      	muls	r0, r6
    2c88:	1952      	adds	r2, r2, r5
    2c8a:	0c0e      	lsrs	r6, r1, #16
    2c8c:	18b2      	adds	r2, r6, r2
    2c8e:	4295      	cmp	r5, r2
    2c90:	d903      	bls.n	2c9a <__aeabi_ddiv+0x2de>
    2c92:	2580      	movs	r5, #128	; 0x80
    2c94:	026d      	lsls	r5, r5, #9
    2c96:	46ac      	mov	ip, r5
    2c98:	4460      	add	r0, ip
    2c9a:	0c15      	lsrs	r5, r2, #16
    2c9c:	0409      	lsls	r1, r1, #16
    2c9e:	0412      	lsls	r2, r2, #16
    2ca0:	0c09      	lsrs	r1, r1, #16
    2ca2:	1828      	adds	r0, r5, r0
    2ca4:	1852      	adds	r2, r2, r1
    2ca6:	4283      	cmp	r3, r0
    2ca8:	d200      	bcs.n	2cac <__aeabi_ddiv+0x2f0>
    2caa:	e0ce      	b.n	2e4a <__aeabi_ddiv+0x48e>
    2cac:	d100      	bne.n	2cb0 <__aeabi_ddiv+0x2f4>
    2cae:	e0c8      	b.n	2e42 <__aeabi_ddiv+0x486>
    2cb0:	1a1d      	subs	r5, r3, r0
    2cb2:	4653      	mov	r3, sl
    2cb4:	1a9e      	subs	r6, r3, r2
    2cb6:	45b2      	cmp	sl, r6
    2cb8:	4192      	sbcs	r2, r2
    2cba:	4252      	negs	r2, r2
    2cbc:	1aab      	subs	r3, r5, r2
    2cbe:	469a      	mov	sl, r3
    2cc0:	4598      	cmp	r8, r3
    2cc2:	d100      	bne.n	2cc6 <__aeabi_ddiv+0x30a>
    2cc4:	e117      	b.n	2ef6 <__aeabi_ddiv+0x53a>
    2cc6:	0039      	movs	r1, r7
    2cc8:	0018      	movs	r0, r3
    2cca:	f7ff fadb 	bl	2284 <__udivsi3>
    2cce:	9b01      	ldr	r3, [sp, #4]
    2cd0:	0005      	movs	r5, r0
    2cd2:	4343      	muls	r3, r0
    2cd4:	0039      	movs	r1, r7
    2cd6:	4650      	mov	r0, sl
    2cd8:	9304      	str	r3, [sp, #16]
    2cda:	f7ff fb59 	bl	2390 <__aeabi_uidivmod>
    2cde:	9804      	ldr	r0, [sp, #16]
    2ce0:	040b      	lsls	r3, r1, #16
    2ce2:	0c31      	lsrs	r1, r6, #16
    2ce4:	4319      	orrs	r1, r3
    2ce6:	4288      	cmp	r0, r1
    2ce8:	d909      	bls.n	2cfe <__aeabi_ddiv+0x342>
    2cea:	4441      	add	r1, r8
    2cec:	1e6b      	subs	r3, r5, #1
    2cee:	4588      	cmp	r8, r1
    2cf0:	d900      	bls.n	2cf4 <__aeabi_ddiv+0x338>
    2cf2:	e107      	b.n	2f04 <__aeabi_ddiv+0x548>
    2cf4:	4288      	cmp	r0, r1
    2cf6:	d800      	bhi.n	2cfa <__aeabi_ddiv+0x33e>
    2cf8:	e104      	b.n	2f04 <__aeabi_ddiv+0x548>
    2cfa:	3d02      	subs	r5, #2
    2cfc:	4441      	add	r1, r8
    2cfe:	9b04      	ldr	r3, [sp, #16]
    2d00:	1acb      	subs	r3, r1, r3
    2d02:	0018      	movs	r0, r3
    2d04:	0039      	movs	r1, r7
    2d06:	9304      	str	r3, [sp, #16]
    2d08:	f7ff fabc 	bl	2284 <__udivsi3>
    2d0c:	9b01      	ldr	r3, [sp, #4]
    2d0e:	4682      	mov	sl, r0
    2d10:	4343      	muls	r3, r0
    2d12:	0039      	movs	r1, r7
    2d14:	9804      	ldr	r0, [sp, #16]
    2d16:	9301      	str	r3, [sp, #4]
    2d18:	f7ff fb3a 	bl	2390 <__aeabi_uidivmod>
    2d1c:	9801      	ldr	r0, [sp, #4]
    2d1e:	040b      	lsls	r3, r1, #16
    2d20:	0431      	lsls	r1, r6, #16
    2d22:	0c09      	lsrs	r1, r1, #16
    2d24:	4319      	orrs	r1, r3
    2d26:	4288      	cmp	r0, r1
    2d28:	d90d      	bls.n	2d46 <__aeabi_ddiv+0x38a>
    2d2a:	4653      	mov	r3, sl
    2d2c:	4441      	add	r1, r8
    2d2e:	3b01      	subs	r3, #1
    2d30:	4588      	cmp	r8, r1
    2d32:	d900      	bls.n	2d36 <__aeabi_ddiv+0x37a>
    2d34:	e0e8      	b.n	2f08 <__aeabi_ddiv+0x54c>
    2d36:	4288      	cmp	r0, r1
    2d38:	d800      	bhi.n	2d3c <__aeabi_ddiv+0x380>
    2d3a:	e0e5      	b.n	2f08 <__aeabi_ddiv+0x54c>
    2d3c:	2302      	movs	r3, #2
    2d3e:	425b      	negs	r3, r3
    2d40:	469c      	mov	ip, r3
    2d42:	4441      	add	r1, r8
    2d44:	44e2      	add	sl, ip
    2d46:	9b01      	ldr	r3, [sp, #4]
    2d48:	042d      	lsls	r5, r5, #16
    2d4a:	1ace      	subs	r6, r1, r3
    2d4c:	4651      	mov	r1, sl
    2d4e:	4329      	orrs	r1, r5
    2d50:	9d05      	ldr	r5, [sp, #20]
    2d52:	464f      	mov	r7, r9
    2d54:	002a      	movs	r2, r5
    2d56:	040b      	lsls	r3, r1, #16
    2d58:	0c08      	lsrs	r0, r1, #16
    2d5a:	0c1b      	lsrs	r3, r3, #16
    2d5c:	435a      	muls	r2, r3
    2d5e:	4345      	muls	r5, r0
    2d60:	437b      	muls	r3, r7
    2d62:	4378      	muls	r0, r7
    2d64:	195b      	adds	r3, r3, r5
    2d66:	0c17      	lsrs	r7, r2, #16
    2d68:	18fb      	adds	r3, r7, r3
    2d6a:	429d      	cmp	r5, r3
    2d6c:	d903      	bls.n	2d76 <__aeabi_ddiv+0x3ba>
    2d6e:	2580      	movs	r5, #128	; 0x80
    2d70:	026d      	lsls	r5, r5, #9
    2d72:	46ac      	mov	ip, r5
    2d74:	4460      	add	r0, ip
    2d76:	0c1d      	lsrs	r5, r3, #16
    2d78:	0412      	lsls	r2, r2, #16
    2d7a:	041b      	lsls	r3, r3, #16
    2d7c:	0c12      	lsrs	r2, r2, #16
    2d7e:	1828      	adds	r0, r5, r0
    2d80:	189b      	adds	r3, r3, r2
    2d82:	4286      	cmp	r6, r0
    2d84:	d200      	bcs.n	2d88 <__aeabi_ddiv+0x3cc>
    2d86:	e093      	b.n	2eb0 <__aeabi_ddiv+0x4f4>
    2d88:	d100      	bne.n	2d8c <__aeabi_ddiv+0x3d0>
    2d8a:	e08e      	b.n	2eaa <__aeabi_ddiv+0x4ee>
    2d8c:	2301      	movs	r3, #1
    2d8e:	4319      	orrs	r1, r3
    2d90:	4ba0      	ldr	r3, [pc, #640]	; (3014 <__aeabi_ddiv+0x658>)
    2d92:	18e3      	adds	r3, r4, r3
    2d94:	2b00      	cmp	r3, #0
    2d96:	dc00      	bgt.n	2d9a <__aeabi_ddiv+0x3de>
    2d98:	e099      	b.n	2ece <__aeabi_ddiv+0x512>
    2d9a:	074a      	lsls	r2, r1, #29
    2d9c:	d000      	beq.n	2da0 <__aeabi_ddiv+0x3e4>
    2d9e:	e09e      	b.n	2ede <__aeabi_ddiv+0x522>
    2da0:	465a      	mov	r2, fp
    2da2:	01d2      	lsls	r2, r2, #7
    2da4:	d506      	bpl.n	2db4 <__aeabi_ddiv+0x3f8>
    2da6:	465a      	mov	r2, fp
    2da8:	4b9b      	ldr	r3, [pc, #620]	; (3018 <__aeabi_ddiv+0x65c>)
    2daa:	401a      	ands	r2, r3
    2dac:	2380      	movs	r3, #128	; 0x80
    2dae:	4693      	mov	fp, r2
    2db0:	00db      	lsls	r3, r3, #3
    2db2:	18e3      	adds	r3, r4, r3
    2db4:	4a99      	ldr	r2, [pc, #612]	; (301c <__aeabi_ddiv+0x660>)
    2db6:	4293      	cmp	r3, r2
    2db8:	dd68      	ble.n	2e8c <__aeabi_ddiv+0x4d0>
    2dba:	2301      	movs	r3, #1
    2dbc:	9a02      	ldr	r2, [sp, #8]
    2dbe:	4c98      	ldr	r4, [pc, #608]	; (3020 <__aeabi_ddiv+0x664>)
    2dc0:	401a      	ands	r2, r3
    2dc2:	2300      	movs	r3, #0
    2dc4:	4694      	mov	ip, r2
    2dc6:	4698      	mov	r8, r3
    2dc8:	2200      	movs	r2, #0
    2dca:	e6c5      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2dcc:	2280      	movs	r2, #128	; 0x80
    2dce:	464b      	mov	r3, r9
    2dd0:	0312      	lsls	r2, r2, #12
    2dd2:	4213      	tst	r3, r2
    2dd4:	d00a      	beq.n	2dec <__aeabi_ddiv+0x430>
    2dd6:	465b      	mov	r3, fp
    2dd8:	4213      	tst	r3, r2
    2dda:	d106      	bne.n	2dea <__aeabi_ddiv+0x42e>
    2ddc:	431a      	orrs	r2, r3
    2dde:	0312      	lsls	r2, r2, #12
    2de0:	0b12      	lsrs	r2, r2, #12
    2de2:	46ac      	mov	ip, r5
    2de4:	4688      	mov	r8, r1
    2de6:	4c8e      	ldr	r4, [pc, #568]	; (3020 <__aeabi_ddiv+0x664>)
    2de8:	e6b6      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2dea:	464b      	mov	r3, r9
    2dec:	431a      	orrs	r2, r3
    2dee:	0312      	lsls	r2, r2, #12
    2df0:	0b12      	lsrs	r2, r2, #12
    2df2:	46bc      	mov	ip, r7
    2df4:	4c8a      	ldr	r4, [pc, #552]	; (3020 <__aeabi_ddiv+0x664>)
    2df6:	e6af      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2df8:	0003      	movs	r3, r0
    2dfa:	465a      	mov	r2, fp
    2dfc:	3b28      	subs	r3, #40	; 0x28
    2dfe:	409a      	lsls	r2, r3
    2e00:	2300      	movs	r3, #0
    2e02:	4691      	mov	r9, r2
    2e04:	4698      	mov	r8, r3
    2e06:	e657      	b.n	2ab8 <__aeabi_ddiv+0xfc>
    2e08:	4658      	mov	r0, fp
    2e0a:	f000 ff0d 	bl	3c28 <__clzsi2>
    2e0e:	3020      	adds	r0, #32
    2e10:	e640      	b.n	2a94 <__aeabi_ddiv+0xd8>
    2e12:	0003      	movs	r3, r0
    2e14:	4652      	mov	r2, sl
    2e16:	3b28      	subs	r3, #40	; 0x28
    2e18:	409a      	lsls	r2, r3
    2e1a:	2100      	movs	r1, #0
    2e1c:	4693      	mov	fp, r2
    2e1e:	e677      	b.n	2b10 <__aeabi_ddiv+0x154>
    2e20:	f000 ff02 	bl	3c28 <__clzsi2>
    2e24:	3020      	adds	r0, #32
    2e26:	e65f      	b.n	2ae8 <__aeabi_ddiv+0x12c>
    2e28:	4588      	cmp	r8, r1
    2e2a:	d200      	bcs.n	2e2e <__aeabi_ddiv+0x472>
    2e2c:	e6c7      	b.n	2bbe <__aeabi_ddiv+0x202>
    2e2e:	464b      	mov	r3, r9
    2e30:	07de      	lsls	r6, r3, #31
    2e32:	085d      	lsrs	r5, r3, #1
    2e34:	4643      	mov	r3, r8
    2e36:	085b      	lsrs	r3, r3, #1
    2e38:	431e      	orrs	r6, r3
    2e3a:	4643      	mov	r3, r8
    2e3c:	07db      	lsls	r3, r3, #31
    2e3e:	469a      	mov	sl, r3
    2e40:	e6c2      	b.n	2bc8 <__aeabi_ddiv+0x20c>
    2e42:	2500      	movs	r5, #0
    2e44:	4592      	cmp	sl, r2
    2e46:	d300      	bcc.n	2e4a <__aeabi_ddiv+0x48e>
    2e48:	e733      	b.n	2cb2 <__aeabi_ddiv+0x2f6>
    2e4a:	9e03      	ldr	r6, [sp, #12]
    2e4c:	4659      	mov	r1, fp
    2e4e:	46b4      	mov	ip, r6
    2e50:	44e2      	add	sl, ip
    2e52:	45b2      	cmp	sl, r6
    2e54:	41ad      	sbcs	r5, r5
    2e56:	426d      	negs	r5, r5
    2e58:	4445      	add	r5, r8
    2e5a:	18eb      	adds	r3, r5, r3
    2e5c:	3901      	subs	r1, #1
    2e5e:	4598      	cmp	r8, r3
    2e60:	d207      	bcs.n	2e72 <__aeabi_ddiv+0x4b6>
    2e62:	4298      	cmp	r0, r3
    2e64:	d900      	bls.n	2e68 <__aeabi_ddiv+0x4ac>
    2e66:	e07f      	b.n	2f68 <__aeabi_ddiv+0x5ac>
    2e68:	d100      	bne.n	2e6c <__aeabi_ddiv+0x4b0>
    2e6a:	e0bc      	b.n	2fe6 <__aeabi_ddiv+0x62a>
    2e6c:	1a1d      	subs	r5, r3, r0
    2e6e:	468b      	mov	fp, r1
    2e70:	e71f      	b.n	2cb2 <__aeabi_ddiv+0x2f6>
    2e72:	4598      	cmp	r8, r3
    2e74:	d1fa      	bne.n	2e6c <__aeabi_ddiv+0x4b0>
    2e76:	9d03      	ldr	r5, [sp, #12]
    2e78:	4555      	cmp	r5, sl
    2e7a:	d9f2      	bls.n	2e62 <__aeabi_ddiv+0x4a6>
    2e7c:	4643      	mov	r3, r8
    2e7e:	468b      	mov	fp, r1
    2e80:	1a1d      	subs	r5, r3, r0
    2e82:	e716      	b.n	2cb2 <__aeabi_ddiv+0x2f6>
    2e84:	469b      	mov	fp, r3
    2e86:	e6ca      	b.n	2c1e <__aeabi_ddiv+0x262>
    2e88:	0015      	movs	r5, r2
    2e8a:	e6e7      	b.n	2c5c <__aeabi_ddiv+0x2a0>
    2e8c:	465a      	mov	r2, fp
    2e8e:	08c9      	lsrs	r1, r1, #3
    2e90:	0752      	lsls	r2, r2, #29
    2e92:	430a      	orrs	r2, r1
    2e94:	055b      	lsls	r3, r3, #21
    2e96:	4690      	mov	r8, r2
    2e98:	0d5c      	lsrs	r4, r3, #21
    2e9a:	465a      	mov	r2, fp
    2e9c:	2301      	movs	r3, #1
    2e9e:	9902      	ldr	r1, [sp, #8]
    2ea0:	0252      	lsls	r2, r2, #9
    2ea2:	4019      	ands	r1, r3
    2ea4:	0b12      	lsrs	r2, r2, #12
    2ea6:	468c      	mov	ip, r1
    2ea8:	e656      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2eaa:	2b00      	cmp	r3, #0
    2eac:	d100      	bne.n	2eb0 <__aeabi_ddiv+0x4f4>
    2eae:	e76f      	b.n	2d90 <__aeabi_ddiv+0x3d4>
    2eb0:	4446      	add	r6, r8
    2eb2:	1e4a      	subs	r2, r1, #1
    2eb4:	45b0      	cmp	r8, r6
    2eb6:	d929      	bls.n	2f0c <__aeabi_ddiv+0x550>
    2eb8:	0011      	movs	r1, r2
    2eba:	4286      	cmp	r6, r0
    2ebc:	d000      	beq.n	2ec0 <__aeabi_ddiv+0x504>
    2ebe:	e765      	b.n	2d8c <__aeabi_ddiv+0x3d0>
    2ec0:	9a03      	ldr	r2, [sp, #12]
    2ec2:	4293      	cmp	r3, r2
    2ec4:	d000      	beq.n	2ec8 <__aeabi_ddiv+0x50c>
    2ec6:	e761      	b.n	2d8c <__aeabi_ddiv+0x3d0>
    2ec8:	e762      	b.n	2d90 <__aeabi_ddiv+0x3d4>
    2eca:	2101      	movs	r1, #1
    2ecc:	4249      	negs	r1, r1
    2ece:	2001      	movs	r0, #1
    2ed0:	1ac2      	subs	r2, r0, r3
    2ed2:	2a38      	cmp	r2, #56	; 0x38
    2ed4:	dd21      	ble.n	2f1a <__aeabi_ddiv+0x55e>
    2ed6:	9b02      	ldr	r3, [sp, #8]
    2ed8:	4003      	ands	r3, r0
    2eda:	469c      	mov	ip, r3
    2edc:	e638      	b.n	2b50 <__aeabi_ddiv+0x194>
    2ede:	220f      	movs	r2, #15
    2ee0:	400a      	ands	r2, r1
    2ee2:	2a04      	cmp	r2, #4
    2ee4:	d100      	bne.n	2ee8 <__aeabi_ddiv+0x52c>
    2ee6:	e75b      	b.n	2da0 <__aeabi_ddiv+0x3e4>
    2ee8:	000a      	movs	r2, r1
    2eea:	1d11      	adds	r1, r2, #4
    2eec:	4291      	cmp	r1, r2
    2eee:	4192      	sbcs	r2, r2
    2ef0:	4252      	negs	r2, r2
    2ef2:	4493      	add	fp, r2
    2ef4:	e754      	b.n	2da0 <__aeabi_ddiv+0x3e4>
    2ef6:	4b47      	ldr	r3, [pc, #284]	; (3014 <__aeabi_ddiv+0x658>)
    2ef8:	18e3      	adds	r3, r4, r3
    2efa:	2b00      	cmp	r3, #0
    2efc:	dde5      	ble.n	2eca <__aeabi_ddiv+0x50e>
    2efe:	2201      	movs	r2, #1
    2f00:	4252      	negs	r2, r2
    2f02:	e7f2      	b.n	2eea <__aeabi_ddiv+0x52e>
    2f04:	001d      	movs	r5, r3
    2f06:	e6fa      	b.n	2cfe <__aeabi_ddiv+0x342>
    2f08:	469a      	mov	sl, r3
    2f0a:	e71c      	b.n	2d46 <__aeabi_ddiv+0x38a>
    2f0c:	42b0      	cmp	r0, r6
    2f0e:	d839      	bhi.n	2f84 <__aeabi_ddiv+0x5c8>
    2f10:	d06e      	beq.n	2ff0 <__aeabi_ddiv+0x634>
    2f12:	0011      	movs	r1, r2
    2f14:	e73a      	b.n	2d8c <__aeabi_ddiv+0x3d0>
    2f16:	9302      	str	r3, [sp, #8]
    2f18:	e73a      	b.n	2d90 <__aeabi_ddiv+0x3d4>
    2f1a:	2a1f      	cmp	r2, #31
    2f1c:	dc3c      	bgt.n	2f98 <__aeabi_ddiv+0x5dc>
    2f1e:	2320      	movs	r3, #32
    2f20:	1a9b      	subs	r3, r3, r2
    2f22:	000c      	movs	r4, r1
    2f24:	4658      	mov	r0, fp
    2f26:	4099      	lsls	r1, r3
    2f28:	4098      	lsls	r0, r3
    2f2a:	1e4b      	subs	r3, r1, #1
    2f2c:	4199      	sbcs	r1, r3
    2f2e:	465b      	mov	r3, fp
    2f30:	40d4      	lsrs	r4, r2
    2f32:	40d3      	lsrs	r3, r2
    2f34:	4320      	orrs	r0, r4
    2f36:	4308      	orrs	r0, r1
    2f38:	001a      	movs	r2, r3
    2f3a:	0743      	lsls	r3, r0, #29
    2f3c:	d009      	beq.n	2f52 <__aeabi_ddiv+0x596>
    2f3e:	230f      	movs	r3, #15
    2f40:	4003      	ands	r3, r0
    2f42:	2b04      	cmp	r3, #4
    2f44:	d005      	beq.n	2f52 <__aeabi_ddiv+0x596>
    2f46:	0001      	movs	r1, r0
    2f48:	1d08      	adds	r0, r1, #4
    2f4a:	4288      	cmp	r0, r1
    2f4c:	419b      	sbcs	r3, r3
    2f4e:	425b      	negs	r3, r3
    2f50:	18d2      	adds	r2, r2, r3
    2f52:	0213      	lsls	r3, r2, #8
    2f54:	d53a      	bpl.n	2fcc <__aeabi_ddiv+0x610>
    2f56:	2301      	movs	r3, #1
    2f58:	9a02      	ldr	r2, [sp, #8]
    2f5a:	2401      	movs	r4, #1
    2f5c:	401a      	ands	r2, r3
    2f5e:	2300      	movs	r3, #0
    2f60:	4694      	mov	ip, r2
    2f62:	4698      	mov	r8, r3
    2f64:	2200      	movs	r2, #0
    2f66:	e5f7      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2f68:	2102      	movs	r1, #2
    2f6a:	4249      	negs	r1, r1
    2f6c:	468c      	mov	ip, r1
    2f6e:	9d03      	ldr	r5, [sp, #12]
    2f70:	44e3      	add	fp, ip
    2f72:	46ac      	mov	ip, r5
    2f74:	44e2      	add	sl, ip
    2f76:	45aa      	cmp	sl, r5
    2f78:	41ad      	sbcs	r5, r5
    2f7a:	426d      	negs	r5, r5
    2f7c:	4445      	add	r5, r8
    2f7e:	18ed      	adds	r5, r5, r3
    2f80:	1a2d      	subs	r5, r5, r0
    2f82:	e696      	b.n	2cb2 <__aeabi_ddiv+0x2f6>
    2f84:	1e8a      	subs	r2, r1, #2
    2f86:	9903      	ldr	r1, [sp, #12]
    2f88:	004d      	lsls	r5, r1, #1
    2f8a:	428d      	cmp	r5, r1
    2f8c:	4189      	sbcs	r1, r1
    2f8e:	4249      	negs	r1, r1
    2f90:	4441      	add	r1, r8
    2f92:	1876      	adds	r6, r6, r1
    2f94:	9503      	str	r5, [sp, #12]
    2f96:	e78f      	b.n	2eb8 <__aeabi_ddiv+0x4fc>
    2f98:	201f      	movs	r0, #31
    2f9a:	4240      	negs	r0, r0
    2f9c:	1ac3      	subs	r3, r0, r3
    2f9e:	4658      	mov	r0, fp
    2fa0:	40d8      	lsrs	r0, r3
    2fa2:	0003      	movs	r3, r0
    2fa4:	2a20      	cmp	r2, #32
    2fa6:	d028      	beq.n	2ffa <__aeabi_ddiv+0x63e>
    2fa8:	2040      	movs	r0, #64	; 0x40
    2faa:	465d      	mov	r5, fp
    2fac:	1a82      	subs	r2, r0, r2
    2fae:	4095      	lsls	r5, r2
    2fb0:	4329      	orrs	r1, r5
    2fb2:	1e4a      	subs	r2, r1, #1
    2fb4:	4191      	sbcs	r1, r2
    2fb6:	4319      	orrs	r1, r3
    2fb8:	2307      	movs	r3, #7
    2fba:	2200      	movs	r2, #0
    2fbc:	400b      	ands	r3, r1
    2fbe:	d009      	beq.n	2fd4 <__aeabi_ddiv+0x618>
    2fc0:	230f      	movs	r3, #15
    2fc2:	2200      	movs	r2, #0
    2fc4:	400b      	ands	r3, r1
    2fc6:	0008      	movs	r0, r1
    2fc8:	2b04      	cmp	r3, #4
    2fca:	d1bd      	bne.n	2f48 <__aeabi_ddiv+0x58c>
    2fcc:	0001      	movs	r1, r0
    2fce:	0753      	lsls	r3, r2, #29
    2fd0:	0252      	lsls	r2, r2, #9
    2fd2:	0b12      	lsrs	r2, r2, #12
    2fd4:	08c9      	lsrs	r1, r1, #3
    2fd6:	4319      	orrs	r1, r3
    2fd8:	2301      	movs	r3, #1
    2fda:	4688      	mov	r8, r1
    2fdc:	9902      	ldr	r1, [sp, #8]
    2fde:	2400      	movs	r4, #0
    2fe0:	4019      	ands	r1, r3
    2fe2:	468c      	mov	ip, r1
    2fe4:	e5b8      	b.n	2b58 <__aeabi_ddiv+0x19c>
    2fe6:	4552      	cmp	r2, sl
    2fe8:	d8be      	bhi.n	2f68 <__aeabi_ddiv+0x5ac>
    2fea:	468b      	mov	fp, r1
    2fec:	2500      	movs	r5, #0
    2fee:	e660      	b.n	2cb2 <__aeabi_ddiv+0x2f6>
    2ff0:	9d03      	ldr	r5, [sp, #12]
    2ff2:	429d      	cmp	r5, r3
    2ff4:	d3c6      	bcc.n	2f84 <__aeabi_ddiv+0x5c8>
    2ff6:	0011      	movs	r1, r2
    2ff8:	e762      	b.n	2ec0 <__aeabi_ddiv+0x504>
    2ffa:	2500      	movs	r5, #0
    2ffc:	e7d8      	b.n	2fb0 <__aeabi_ddiv+0x5f4>
    2ffe:	2280      	movs	r2, #128	; 0x80
    3000:	465b      	mov	r3, fp
    3002:	0312      	lsls	r2, r2, #12
    3004:	431a      	orrs	r2, r3
    3006:	9b01      	ldr	r3, [sp, #4]
    3008:	0312      	lsls	r2, r2, #12
    300a:	0b12      	lsrs	r2, r2, #12
    300c:	469c      	mov	ip, r3
    300e:	4688      	mov	r8, r1
    3010:	4c03      	ldr	r4, [pc, #12]	; (3020 <__aeabi_ddiv+0x664>)
    3012:	e5a1      	b.n	2b58 <__aeabi_ddiv+0x19c>
    3014:	000003ff 	.word	0x000003ff
    3018:	feffffff 	.word	0xfeffffff
    301c:	000007fe 	.word	0x000007fe
    3020:	000007ff 	.word	0x000007ff

00003024 <__aeabi_dmul>:
    3024:	b5f0      	push	{r4, r5, r6, r7, lr}
    3026:	4657      	mov	r7, sl
    3028:	4645      	mov	r5, r8
    302a:	46de      	mov	lr, fp
    302c:	464e      	mov	r6, r9
    302e:	b5e0      	push	{r5, r6, r7, lr}
    3030:	030c      	lsls	r4, r1, #12
    3032:	4698      	mov	r8, r3
    3034:	004e      	lsls	r6, r1, #1
    3036:	0b23      	lsrs	r3, r4, #12
    3038:	b087      	sub	sp, #28
    303a:	0007      	movs	r7, r0
    303c:	4692      	mov	sl, r2
    303e:	469b      	mov	fp, r3
    3040:	0d76      	lsrs	r6, r6, #21
    3042:	0fcd      	lsrs	r5, r1, #31
    3044:	2e00      	cmp	r6, #0
    3046:	d06b      	beq.n	3120 <__aeabi_dmul+0xfc>
    3048:	4b6d      	ldr	r3, [pc, #436]	; (3200 <__aeabi_dmul+0x1dc>)
    304a:	429e      	cmp	r6, r3
    304c:	d035      	beq.n	30ba <__aeabi_dmul+0x96>
    304e:	2480      	movs	r4, #128	; 0x80
    3050:	465b      	mov	r3, fp
    3052:	0f42      	lsrs	r2, r0, #29
    3054:	0424      	lsls	r4, r4, #16
    3056:	00db      	lsls	r3, r3, #3
    3058:	4314      	orrs	r4, r2
    305a:	431c      	orrs	r4, r3
    305c:	00c3      	lsls	r3, r0, #3
    305e:	4699      	mov	r9, r3
    3060:	4b68      	ldr	r3, [pc, #416]	; (3204 <__aeabi_dmul+0x1e0>)
    3062:	46a3      	mov	fp, r4
    3064:	469c      	mov	ip, r3
    3066:	2300      	movs	r3, #0
    3068:	2700      	movs	r7, #0
    306a:	4466      	add	r6, ip
    306c:	9302      	str	r3, [sp, #8]
    306e:	4643      	mov	r3, r8
    3070:	031c      	lsls	r4, r3, #12
    3072:	005a      	lsls	r2, r3, #1
    3074:	0fdb      	lsrs	r3, r3, #31
    3076:	4650      	mov	r0, sl
    3078:	0b24      	lsrs	r4, r4, #12
    307a:	0d52      	lsrs	r2, r2, #21
    307c:	4698      	mov	r8, r3
    307e:	d100      	bne.n	3082 <__aeabi_dmul+0x5e>
    3080:	e076      	b.n	3170 <__aeabi_dmul+0x14c>
    3082:	4b5f      	ldr	r3, [pc, #380]	; (3200 <__aeabi_dmul+0x1dc>)
    3084:	429a      	cmp	r2, r3
    3086:	d06d      	beq.n	3164 <__aeabi_dmul+0x140>
    3088:	2380      	movs	r3, #128	; 0x80
    308a:	0f41      	lsrs	r1, r0, #29
    308c:	041b      	lsls	r3, r3, #16
    308e:	430b      	orrs	r3, r1
    3090:	495c      	ldr	r1, [pc, #368]	; (3204 <__aeabi_dmul+0x1e0>)
    3092:	00e4      	lsls	r4, r4, #3
    3094:	468c      	mov	ip, r1
    3096:	431c      	orrs	r4, r3
    3098:	00c3      	lsls	r3, r0, #3
    309a:	2000      	movs	r0, #0
    309c:	4462      	add	r2, ip
    309e:	4641      	mov	r1, r8
    30a0:	18b6      	adds	r6, r6, r2
    30a2:	4069      	eors	r1, r5
    30a4:	1c72      	adds	r2, r6, #1
    30a6:	9101      	str	r1, [sp, #4]
    30a8:	4694      	mov	ip, r2
    30aa:	4307      	orrs	r7, r0
    30ac:	2f0f      	cmp	r7, #15
    30ae:	d900      	bls.n	30b2 <__aeabi_dmul+0x8e>
    30b0:	e0b0      	b.n	3214 <__aeabi_dmul+0x1f0>
    30b2:	4a55      	ldr	r2, [pc, #340]	; (3208 <__aeabi_dmul+0x1e4>)
    30b4:	00bf      	lsls	r7, r7, #2
    30b6:	59d2      	ldr	r2, [r2, r7]
    30b8:	4697      	mov	pc, r2
    30ba:	465b      	mov	r3, fp
    30bc:	4303      	orrs	r3, r0
    30be:	4699      	mov	r9, r3
    30c0:	d000      	beq.n	30c4 <__aeabi_dmul+0xa0>
    30c2:	e087      	b.n	31d4 <__aeabi_dmul+0x1b0>
    30c4:	2300      	movs	r3, #0
    30c6:	469b      	mov	fp, r3
    30c8:	3302      	adds	r3, #2
    30ca:	2708      	movs	r7, #8
    30cc:	9302      	str	r3, [sp, #8]
    30ce:	e7ce      	b.n	306e <__aeabi_dmul+0x4a>
    30d0:	4642      	mov	r2, r8
    30d2:	9201      	str	r2, [sp, #4]
    30d4:	2802      	cmp	r0, #2
    30d6:	d067      	beq.n	31a8 <__aeabi_dmul+0x184>
    30d8:	2803      	cmp	r0, #3
    30da:	d100      	bne.n	30de <__aeabi_dmul+0xba>
    30dc:	e20e      	b.n	34fc <__aeabi_dmul+0x4d8>
    30de:	2801      	cmp	r0, #1
    30e0:	d000      	beq.n	30e4 <__aeabi_dmul+0xc0>
    30e2:	e162      	b.n	33aa <__aeabi_dmul+0x386>
    30e4:	2300      	movs	r3, #0
    30e6:	2400      	movs	r4, #0
    30e8:	2200      	movs	r2, #0
    30ea:	4699      	mov	r9, r3
    30ec:	9901      	ldr	r1, [sp, #4]
    30ee:	4001      	ands	r1, r0
    30f0:	b2cd      	uxtb	r5, r1
    30f2:	2100      	movs	r1, #0
    30f4:	0312      	lsls	r2, r2, #12
    30f6:	0d0b      	lsrs	r3, r1, #20
    30f8:	0b12      	lsrs	r2, r2, #12
    30fa:	051b      	lsls	r3, r3, #20
    30fc:	4313      	orrs	r3, r2
    30fe:	4a43      	ldr	r2, [pc, #268]	; (320c <__aeabi_dmul+0x1e8>)
    3100:	0524      	lsls	r4, r4, #20
    3102:	4013      	ands	r3, r2
    3104:	431c      	orrs	r4, r3
    3106:	0064      	lsls	r4, r4, #1
    3108:	07ed      	lsls	r5, r5, #31
    310a:	0864      	lsrs	r4, r4, #1
    310c:	432c      	orrs	r4, r5
    310e:	4648      	mov	r0, r9
    3110:	0021      	movs	r1, r4
    3112:	b007      	add	sp, #28
    3114:	bc3c      	pop	{r2, r3, r4, r5}
    3116:	4690      	mov	r8, r2
    3118:	4699      	mov	r9, r3
    311a:	46a2      	mov	sl, r4
    311c:	46ab      	mov	fp, r5
    311e:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3120:	4303      	orrs	r3, r0
    3122:	4699      	mov	r9, r3
    3124:	d04f      	beq.n	31c6 <__aeabi_dmul+0x1a2>
    3126:	465b      	mov	r3, fp
    3128:	2b00      	cmp	r3, #0
    312a:	d100      	bne.n	312e <__aeabi_dmul+0x10a>
    312c:	e189      	b.n	3442 <__aeabi_dmul+0x41e>
    312e:	4658      	mov	r0, fp
    3130:	f000 fd7a 	bl	3c28 <__clzsi2>
    3134:	0003      	movs	r3, r0
    3136:	3b0b      	subs	r3, #11
    3138:	2b1c      	cmp	r3, #28
    313a:	dd00      	ble.n	313e <__aeabi_dmul+0x11a>
    313c:	e17a      	b.n	3434 <__aeabi_dmul+0x410>
    313e:	221d      	movs	r2, #29
    3140:	1ad3      	subs	r3, r2, r3
    3142:	003a      	movs	r2, r7
    3144:	0001      	movs	r1, r0
    3146:	465c      	mov	r4, fp
    3148:	40da      	lsrs	r2, r3
    314a:	3908      	subs	r1, #8
    314c:	408c      	lsls	r4, r1
    314e:	0013      	movs	r3, r2
    3150:	408f      	lsls	r7, r1
    3152:	4323      	orrs	r3, r4
    3154:	469b      	mov	fp, r3
    3156:	46b9      	mov	r9, r7
    3158:	2300      	movs	r3, #0
    315a:	4e2d      	ldr	r6, [pc, #180]	; (3210 <__aeabi_dmul+0x1ec>)
    315c:	2700      	movs	r7, #0
    315e:	1a36      	subs	r6, r6, r0
    3160:	9302      	str	r3, [sp, #8]
    3162:	e784      	b.n	306e <__aeabi_dmul+0x4a>
    3164:	4653      	mov	r3, sl
    3166:	4323      	orrs	r3, r4
    3168:	d12a      	bne.n	31c0 <__aeabi_dmul+0x19c>
    316a:	2400      	movs	r4, #0
    316c:	2002      	movs	r0, #2
    316e:	e796      	b.n	309e <__aeabi_dmul+0x7a>
    3170:	4653      	mov	r3, sl
    3172:	4323      	orrs	r3, r4
    3174:	d020      	beq.n	31b8 <__aeabi_dmul+0x194>
    3176:	2c00      	cmp	r4, #0
    3178:	d100      	bne.n	317c <__aeabi_dmul+0x158>
    317a:	e157      	b.n	342c <__aeabi_dmul+0x408>
    317c:	0020      	movs	r0, r4
    317e:	f000 fd53 	bl	3c28 <__clzsi2>
    3182:	0003      	movs	r3, r0
    3184:	3b0b      	subs	r3, #11
    3186:	2b1c      	cmp	r3, #28
    3188:	dd00      	ble.n	318c <__aeabi_dmul+0x168>
    318a:	e149      	b.n	3420 <__aeabi_dmul+0x3fc>
    318c:	211d      	movs	r1, #29
    318e:	1acb      	subs	r3, r1, r3
    3190:	4651      	mov	r1, sl
    3192:	0002      	movs	r2, r0
    3194:	40d9      	lsrs	r1, r3
    3196:	4653      	mov	r3, sl
    3198:	3a08      	subs	r2, #8
    319a:	4094      	lsls	r4, r2
    319c:	4093      	lsls	r3, r2
    319e:	430c      	orrs	r4, r1
    31a0:	4a1b      	ldr	r2, [pc, #108]	; (3210 <__aeabi_dmul+0x1ec>)
    31a2:	1a12      	subs	r2, r2, r0
    31a4:	2000      	movs	r0, #0
    31a6:	e77a      	b.n	309e <__aeabi_dmul+0x7a>
    31a8:	2501      	movs	r5, #1
    31aa:	9b01      	ldr	r3, [sp, #4]
    31ac:	4c14      	ldr	r4, [pc, #80]	; (3200 <__aeabi_dmul+0x1dc>)
    31ae:	401d      	ands	r5, r3
    31b0:	2300      	movs	r3, #0
    31b2:	2200      	movs	r2, #0
    31b4:	4699      	mov	r9, r3
    31b6:	e79c      	b.n	30f2 <__aeabi_dmul+0xce>
    31b8:	2400      	movs	r4, #0
    31ba:	2200      	movs	r2, #0
    31bc:	2001      	movs	r0, #1
    31be:	e76e      	b.n	309e <__aeabi_dmul+0x7a>
    31c0:	4653      	mov	r3, sl
    31c2:	2003      	movs	r0, #3
    31c4:	e76b      	b.n	309e <__aeabi_dmul+0x7a>
    31c6:	2300      	movs	r3, #0
    31c8:	469b      	mov	fp, r3
    31ca:	3301      	adds	r3, #1
    31cc:	2704      	movs	r7, #4
    31ce:	2600      	movs	r6, #0
    31d0:	9302      	str	r3, [sp, #8]
    31d2:	e74c      	b.n	306e <__aeabi_dmul+0x4a>
    31d4:	2303      	movs	r3, #3
    31d6:	4681      	mov	r9, r0
    31d8:	270c      	movs	r7, #12
    31da:	9302      	str	r3, [sp, #8]
    31dc:	e747      	b.n	306e <__aeabi_dmul+0x4a>
    31de:	2280      	movs	r2, #128	; 0x80
    31e0:	2300      	movs	r3, #0
    31e2:	2500      	movs	r5, #0
    31e4:	0312      	lsls	r2, r2, #12
    31e6:	4699      	mov	r9, r3
    31e8:	4c05      	ldr	r4, [pc, #20]	; (3200 <__aeabi_dmul+0x1dc>)
    31ea:	e782      	b.n	30f2 <__aeabi_dmul+0xce>
    31ec:	465c      	mov	r4, fp
    31ee:	464b      	mov	r3, r9
    31f0:	9802      	ldr	r0, [sp, #8]
    31f2:	e76f      	b.n	30d4 <__aeabi_dmul+0xb0>
    31f4:	465c      	mov	r4, fp
    31f6:	464b      	mov	r3, r9
    31f8:	9501      	str	r5, [sp, #4]
    31fa:	9802      	ldr	r0, [sp, #8]
    31fc:	e76a      	b.n	30d4 <__aeabi_dmul+0xb0>
    31fe:	46c0      	nop			; (mov r8, r8)
    3200:	000007ff 	.word	0x000007ff
    3204:	fffffc01 	.word	0xfffffc01
    3208:	00003d3c 	.word	0x00003d3c
    320c:	800fffff 	.word	0x800fffff
    3210:	fffffc0d 	.word	0xfffffc0d
    3214:	464a      	mov	r2, r9
    3216:	4649      	mov	r1, r9
    3218:	0c17      	lsrs	r7, r2, #16
    321a:	0c1a      	lsrs	r2, r3, #16
    321c:	041b      	lsls	r3, r3, #16
    321e:	0c1b      	lsrs	r3, r3, #16
    3220:	0408      	lsls	r0, r1, #16
    3222:	0019      	movs	r1, r3
    3224:	0c00      	lsrs	r0, r0, #16
    3226:	4341      	muls	r1, r0
    3228:	0015      	movs	r5, r2
    322a:	4688      	mov	r8, r1
    322c:	0019      	movs	r1, r3
    322e:	437d      	muls	r5, r7
    3230:	4379      	muls	r1, r7
    3232:	9503      	str	r5, [sp, #12]
    3234:	4689      	mov	r9, r1
    3236:	0029      	movs	r1, r5
    3238:	0015      	movs	r5, r2
    323a:	4345      	muls	r5, r0
    323c:	444d      	add	r5, r9
    323e:	9502      	str	r5, [sp, #8]
    3240:	4645      	mov	r5, r8
    3242:	0c2d      	lsrs	r5, r5, #16
    3244:	46aa      	mov	sl, r5
    3246:	9d02      	ldr	r5, [sp, #8]
    3248:	4455      	add	r5, sl
    324a:	45a9      	cmp	r9, r5
    324c:	d906      	bls.n	325c <__aeabi_dmul+0x238>
    324e:	468a      	mov	sl, r1
    3250:	2180      	movs	r1, #128	; 0x80
    3252:	0249      	lsls	r1, r1, #9
    3254:	4689      	mov	r9, r1
    3256:	44ca      	add	sl, r9
    3258:	4651      	mov	r1, sl
    325a:	9103      	str	r1, [sp, #12]
    325c:	0c29      	lsrs	r1, r5, #16
    325e:	9104      	str	r1, [sp, #16]
    3260:	4641      	mov	r1, r8
    3262:	0409      	lsls	r1, r1, #16
    3264:	042d      	lsls	r5, r5, #16
    3266:	0c09      	lsrs	r1, r1, #16
    3268:	4688      	mov	r8, r1
    326a:	0029      	movs	r1, r5
    326c:	0c25      	lsrs	r5, r4, #16
    326e:	0424      	lsls	r4, r4, #16
    3270:	4441      	add	r1, r8
    3272:	0c24      	lsrs	r4, r4, #16
    3274:	9105      	str	r1, [sp, #20]
    3276:	0021      	movs	r1, r4
    3278:	4341      	muls	r1, r0
    327a:	4688      	mov	r8, r1
    327c:	0021      	movs	r1, r4
    327e:	4379      	muls	r1, r7
    3280:	468a      	mov	sl, r1
    3282:	4368      	muls	r0, r5
    3284:	4641      	mov	r1, r8
    3286:	4450      	add	r0, sl
    3288:	4681      	mov	r9, r0
    328a:	0c08      	lsrs	r0, r1, #16
    328c:	4448      	add	r0, r9
    328e:	436f      	muls	r7, r5
    3290:	4582      	cmp	sl, r0
    3292:	d903      	bls.n	329c <__aeabi_dmul+0x278>
    3294:	2180      	movs	r1, #128	; 0x80
    3296:	0249      	lsls	r1, r1, #9
    3298:	4689      	mov	r9, r1
    329a:	444f      	add	r7, r9
    329c:	0c01      	lsrs	r1, r0, #16
    329e:	4689      	mov	r9, r1
    32a0:	0039      	movs	r1, r7
    32a2:	4449      	add	r1, r9
    32a4:	9102      	str	r1, [sp, #8]
    32a6:	4641      	mov	r1, r8
    32a8:	040f      	lsls	r7, r1, #16
    32aa:	9904      	ldr	r1, [sp, #16]
    32ac:	0c3f      	lsrs	r7, r7, #16
    32ae:	4688      	mov	r8, r1
    32b0:	0400      	lsls	r0, r0, #16
    32b2:	19c0      	adds	r0, r0, r7
    32b4:	4480      	add	r8, r0
    32b6:	4641      	mov	r1, r8
    32b8:	9104      	str	r1, [sp, #16]
    32ba:	4659      	mov	r1, fp
    32bc:	0c0f      	lsrs	r7, r1, #16
    32be:	0409      	lsls	r1, r1, #16
    32c0:	0c09      	lsrs	r1, r1, #16
    32c2:	4688      	mov	r8, r1
    32c4:	4359      	muls	r1, r3
    32c6:	468a      	mov	sl, r1
    32c8:	0039      	movs	r1, r7
    32ca:	4351      	muls	r1, r2
    32cc:	4689      	mov	r9, r1
    32ce:	4641      	mov	r1, r8
    32d0:	434a      	muls	r2, r1
    32d2:	4651      	mov	r1, sl
    32d4:	0c09      	lsrs	r1, r1, #16
    32d6:	468b      	mov	fp, r1
    32d8:	437b      	muls	r3, r7
    32da:	18d2      	adds	r2, r2, r3
    32dc:	445a      	add	r2, fp
    32de:	4293      	cmp	r3, r2
    32e0:	d903      	bls.n	32ea <__aeabi_dmul+0x2c6>
    32e2:	2380      	movs	r3, #128	; 0x80
    32e4:	025b      	lsls	r3, r3, #9
    32e6:	469b      	mov	fp, r3
    32e8:	44d9      	add	r9, fp
    32ea:	4651      	mov	r1, sl
    32ec:	0409      	lsls	r1, r1, #16
    32ee:	0c09      	lsrs	r1, r1, #16
    32f0:	468a      	mov	sl, r1
    32f2:	4641      	mov	r1, r8
    32f4:	4361      	muls	r1, r4
    32f6:	437c      	muls	r4, r7
    32f8:	0c13      	lsrs	r3, r2, #16
    32fa:	0412      	lsls	r2, r2, #16
    32fc:	444b      	add	r3, r9
    32fe:	4452      	add	r2, sl
    3300:	46a1      	mov	r9, r4
    3302:	468a      	mov	sl, r1
    3304:	003c      	movs	r4, r7
    3306:	4641      	mov	r1, r8
    3308:	436c      	muls	r4, r5
    330a:	434d      	muls	r5, r1
    330c:	4651      	mov	r1, sl
    330e:	444d      	add	r5, r9
    3310:	0c0f      	lsrs	r7, r1, #16
    3312:	197d      	adds	r5, r7, r5
    3314:	45a9      	cmp	r9, r5
    3316:	d903      	bls.n	3320 <__aeabi_dmul+0x2fc>
    3318:	2180      	movs	r1, #128	; 0x80
    331a:	0249      	lsls	r1, r1, #9
    331c:	4688      	mov	r8, r1
    331e:	4444      	add	r4, r8
    3320:	9f04      	ldr	r7, [sp, #16]
    3322:	9903      	ldr	r1, [sp, #12]
    3324:	46b8      	mov	r8, r7
    3326:	4441      	add	r1, r8
    3328:	468b      	mov	fp, r1
    332a:	4583      	cmp	fp, r0
    332c:	4180      	sbcs	r0, r0
    332e:	4241      	negs	r1, r0
    3330:	4688      	mov	r8, r1
    3332:	4651      	mov	r1, sl
    3334:	0408      	lsls	r0, r1, #16
    3336:	042f      	lsls	r7, r5, #16
    3338:	0c00      	lsrs	r0, r0, #16
    333a:	183f      	adds	r7, r7, r0
    333c:	4658      	mov	r0, fp
    333e:	9902      	ldr	r1, [sp, #8]
    3340:	1810      	adds	r0, r2, r0
    3342:	4689      	mov	r9, r1
    3344:	4290      	cmp	r0, r2
    3346:	4192      	sbcs	r2, r2
    3348:	444f      	add	r7, r9
    334a:	46ba      	mov	sl, r7
    334c:	4252      	negs	r2, r2
    334e:	4699      	mov	r9, r3
    3350:	4693      	mov	fp, r2
    3352:	44c2      	add	sl, r8
    3354:	44d1      	add	r9, sl
    3356:	44cb      	add	fp, r9
    3358:	428f      	cmp	r7, r1
    335a:	41bf      	sbcs	r7, r7
    335c:	45c2      	cmp	sl, r8
    335e:	4189      	sbcs	r1, r1
    3360:	4599      	cmp	r9, r3
    3362:	419b      	sbcs	r3, r3
    3364:	4593      	cmp	fp, r2
    3366:	4192      	sbcs	r2, r2
    3368:	427f      	negs	r7, r7
    336a:	4249      	negs	r1, r1
    336c:	0c2d      	lsrs	r5, r5, #16
    336e:	4252      	negs	r2, r2
    3370:	430f      	orrs	r7, r1
    3372:	425b      	negs	r3, r3
    3374:	4313      	orrs	r3, r2
    3376:	197f      	adds	r7, r7, r5
    3378:	18ff      	adds	r7, r7, r3
    337a:	465b      	mov	r3, fp
    337c:	193c      	adds	r4, r7, r4
    337e:	0ddb      	lsrs	r3, r3, #23
    3380:	9a05      	ldr	r2, [sp, #20]
    3382:	0264      	lsls	r4, r4, #9
    3384:	431c      	orrs	r4, r3
    3386:	0243      	lsls	r3, r0, #9
    3388:	4313      	orrs	r3, r2
    338a:	1e5d      	subs	r5, r3, #1
    338c:	41ab      	sbcs	r3, r5
    338e:	465a      	mov	r2, fp
    3390:	0dc0      	lsrs	r0, r0, #23
    3392:	4303      	orrs	r3, r0
    3394:	0252      	lsls	r2, r2, #9
    3396:	4313      	orrs	r3, r2
    3398:	01e2      	lsls	r2, r4, #7
    339a:	d556      	bpl.n	344a <__aeabi_dmul+0x426>
    339c:	2001      	movs	r0, #1
    339e:	085a      	lsrs	r2, r3, #1
    33a0:	4003      	ands	r3, r0
    33a2:	4313      	orrs	r3, r2
    33a4:	07e2      	lsls	r2, r4, #31
    33a6:	4313      	orrs	r3, r2
    33a8:	0864      	lsrs	r4, r4, #1
    33aa:	485a      	ldr	r0, [pc, #360]	; (3514 <__aeabi_dmul+0x4f0>)
    33ac:	4460      	add	r0, ip
    33ae:	2800      	cmp	r0, #0
    33b0:	dd4d      	ble.n	344e <__aeabi_dmul+0x42a>
    33b2:	075a      	lsls	r2, r3, #29
    33b4:	d009      	beq.n	33ca <__aeabi_dmul+0x3a6>
    33b6:	220f      	movs	r2, #15
    33b8:	401a      	ands	r2, r3
    33ba:	2a04      	cmp	r2, #4
    33bc:	d005      	beq.n	33ca <__aeabi_dmul+0x3a6>
    33be:	1d1a      	adds	r2, r3, #4
    33c0:	429a      	cmp	r2, r3
    33c2:	419b      	sbcs	r3, r3
    33c4:	425b      	negs	r3, r3
    33c6:	18e4      	adds	r4, r4, r3
    33c8:	0013      	movs	r3, r2
    33ca:	01e2      	lsls	r2, r4, #7
    33cc:	d504      	bpl.n	33d8 <__aeabi_dmul+0x3b4>
    33ce:	2080      	movs	r0, #128	; 0x80
    33d0:	4a51      	ldr	r2, [pc, #324]	; (3518 <__aeabi_dmul+0x4f4>)
    33d2:	00c0      	lsls	r0, r0, #3
    33d4:	4014      	ands	r4, r2
    33d6:	4460      	add	r0, ip
    33d8:	4a50      	ldr	r2, [pc, #320]	; (351c <__aeabi_dmul+0x4f8>)
    33da:	4290      	cmp	r0, r2
    33dc:	dd00      	ble.n	33e0 <__aeabi_dmul+0x3bc>
    33de:	e6e3      	b.n	31a8 <__aeabi_dmul+0x184>
    33e0:	2501      	movs	r5, #1
    33e2:	08db      	lsrs	r3, r3, #3
    33e4:	0762      	lsls	r2, r4, #29
    33e6:	431a      	orrs	r2, r3
    33e8:	0264      	lsls	r4, r4, #9
    33ea:	9b01      	ldr	r3, [sp, #4]
    33ec:	4691      	mov	r9, r2
    33ee:	0b22      	lsrs	r2, r4, #12
    33f0:	0544      	lsls	r4, r0, #21
    33f2:	0d64      	lsrs	r4, r4, #21
    33f4:	401d      	ands	r5, r3
    33f6:	e67c      	b.n	30f2 <__aeabi_dmul+0xce>
    33f8:	2280      	movs	r2, #128	; 0x80
    33fa:	4659      	mov	r1, fp
    33fc:	0312      	lsls	r2, r2, #12
    33fe:	4211      	tst	r1, r2
    3400:	d008      	beq.n	3414 <__aeabi_dmul+0x3f0>
    3402:	4214      	tst	r4, r2
    3404:	d106      	bne.n	3414 <__aeabi_dmul+0x3f0>
    3406:	4322      	orrs	r2, r4
    3408:	0312      	lsls	r2, r2, #12
    340a:	0b12      	lsrs	r2, r2, #12
    340c:	4645      	mov	r5, r8
    340e:	4699      	mov	r9, r3
    3410:	4c43      	ldr	r4, [pc, #268]	; (3520 <__aeabi_dmul+0x4fc>)
    3412:	e66e      	b.n	30f2 <__aeabi_dmul+0xce>
    3414:	465b      	mov	r3, fp
    3416:	431a      	orrs	r2, r3
    3418:	0312      	lsls	r2, r2, #12
    341a:	0b12      	lsrs	r2, r2, #12
    341c:	4c40      	ldr	r4, [pc, #256]	; (3520 <__aeabi_dmul+0x4fc>)
    341e:	e668      	b.n	30f2 <__aeabi_dmul+0xce>
    3420:	0003      	movs	r3, r0
    3422:	4654      	mov	r4, sl
    3424:	3b28      	subs	r3, #40	; 0x28
    3426:	409c      	lsls	r4, r3
    3428:	2300      	movs	r3, #0
    342a:	e6b9      	b.n	31a0 <__aeabi_dmul+0x17c>
    342c:	f000 fbfc 	bl	3c28 <__clzsi2>
    3430:	3020      	adds	r0, #32
    3432:	e6a6      	b.n	3182 <__aeabi_dmul+0x15e>
    3434:	0003      	movs	r3, r0
    3436:	3b28      	subs	r3, #40	; 0x28
    3438:	409f      	lsls	r7, r3
    343a:	2300      	movs	r3, #0
    343c:	46bb      	mov	fp, r7
    343e:	4699      	mov	r9, r3
    3440:	e68a      	b.n	3158 <__aeabi_dmul+0x134>
    3442:	f000 fbf1 	bl	3c28 <__clzsi2>
    3446:	3020      	adds	r0, #32
    3448:	e674      	b.n	3134 <__aeabi_dmul+0x110>
    344a:	46b4      	mov	ip, r6
    344c:	e7ad      	b.n	33aa <__aeabi_dmul+0x386>
    344e:	2501      	movs	r5, #1
    3450:	1a2a      	subs	r2, r5, r0
    3452:	2a38      	cmp	r2, #56	; 0x38
    3454:	dd06      	ble.n	3464 <__aeabi_dmul+0x440>
    3456:	9b01      	ldr	r3, [sp, #4]
    3458:	2400      	movs	r4, #0
    345a:	401d      	ands	r5, r3
    345c:	2300      	movs	r3, #0
    345e:	2200      	movs	r2, #0
    3460:	4699      	mov	r9, r3
    3462:	e646      	b.n	30f2 <__aeabi_dmul+0xce>
    3464:	2a1f      	cmp	r2, #31
    3466:	dc21      	bgt.n	34ac <__aeabi_dmul+0x488>
    3468:	2520      	movs	r5, #32
    346a:	0020      	movs	r0, r4
    346c:	1aad      	subs	r5, r5, r2
    346e:	001e      	movs	r6, r3
    3470:	40ab      	lsls	r3, r5
    3472:	40a8      	lsls	r0, r5
    3474:	40d6      	lsrs	r6, r2
    3476:	1e5d      	subs	r5, r3, #1
    3478:	41ab      	sbcs	r3, r5
    347a:	4330      	orrs	r0, r6
    347c:	4318      	orrs	r0, r3
    347e:	40d4      	lsrs	r4, r2
    3480:	0743      	lsls	r3, r0, #29
    3482:	d009      	beq.n	3498 <__aeabi_dmul+0x474>
    3484:	230f      	movs	r3, #15
    3486:	4003      	ands	r3, r0
    3488:	2b04      	cmp	r3, #4
    348a:	d005      	beq.n	3498 <__aeabi_dmul+0x474>
    348c:	0003      	movs	r3, r0
    348e:	1d18      	adds	r0, r3, #4
    3490:	4298      	cmp	r0, r3
    3492:	419b      	sbcs	r3, r3
    3494:	425b      	negs	r3, r3
    3496:	18e4      	adds	r4, r4, r3
    3498:	0223      	lsls	r3, r4, #8
    349a:	d521      	bpl.n	34e0 <__aeabi_dmul+0x4bc>
    349c:	2501      	movs	r5, #1
    349e:	9b01      	ldr	r3, [sp, #4]
    34a0:	2401      	movs	r4, #1
    34a2:	401d      	ands	r5, r3
    34a4:	2300      	movs	r3, #0
    34a6:	2200      	movs	r2, #0
    34a8:	4699      	mov	r9, r3
    34aa:	e622      	b.n	30f2 <__aeabi_dmul+0xce>
    34ac:	251f      	movs	r5, #31
    34ae:	0021      	movs	r1, r4
    34b0:	426d      	negs	r5, r5
    34b2:	1a28      	subs	r0, r5, r0
    34b4:	40c1      	lsrs	r1, r0
    34b6:	0008      	movs	r0, r1
    34b8:	2a20      	cmp	r2, #32
    34ba:	d01d      	beq.n	34f8 <__aeabi_dmul+0x4d4>
    34bc:	355f      	adds	r5, #95	; 0x5f
    34be:	1aaa      	subs	r2, r5, r2
    34c0:	4094      	lsls	r4, r2
    34c2:	4323      	orrs	r3, r4
    34c4:	1e5c      	subs	r4, r3, #1
    34c6:	41a3      	sbcs	r3, r4
    34c8:	2507      	movs	r5, #7
    34ca:	4303      	orrs	r3, r0
    34cc:	401d      	ands	r5, r3
    34ce:	2200      	movs	r2, #0
    34d0:	2d00      	cmp	r5, #0
    34d2:	d009      	beq.n	34e8 <__aeabi_dmul+0x4c4>
    34d4:	220f      	movs	r2, #15
    34d6:	2400      	movs	r4, #0
    34d8:	401a      	ands	r2, r3
    34da:	0018      	movs	r0, r3
    34dc:	2a04      	cmp	r2, #4
    34de:	d1d6      	bne.n	348e <__aeabi_dmul+0x46a>
    34e0:	0003      	movs	r3, r0
    34e2:	0765      	lsls	r5, r4, #29
    34e4:	0264      	lsls	r4, r4, #9
    34e6:	0b22      	lsrs	r2, r4, #12
    34e8:	08db      	lsrs	r3, r3, #3
    34ea:	432b      	orrs	r3, r5
    34ec:	2501      	movs	r5, #1
    34ee:	4699      	mov	r9, r3
    34f0:	9b01      	ldr	r3, [sp, #4]
    34f2:	2400      	movs	r4, #0
    34f4:	401d      	ands	r5, r3
    34f6:	e5fc      	b.n	30f2 <__aeabi_dmul+0xce>
    34f8:	2400      	movs	r4, #0
    34fa:	e7e2      	b.n	34c2 <__aeabi_dmul+0x49e>
    34fc:	2280      	movs	r2, #128	; 0x80
    34fe:	2501      	movs	r5, #1
    3500:	0312      	lsls	r2, r2, #12
    3502:	4322      	orrs	r2, r4
    3504:	9901      	ldr	r1, [sp, #4]
    3506:	0312      	lsls	r2, r2, #12
    3508:	0b12      	lsrs	r2, r2, #12
    350a:	400d      	ands	r5, r1
    350c:	4699      	mov	r9, r3
    350e:	4c04      	ldr	r4, [pc, #16]	; (3520 <__aeabi_dmul+0x4fc>)
    3510:	e5ef      	b.n	30f2 <__aeabi_dmul+0xce>
    3512:	46c0      	nop			; (mov r8, r8)
    3514:	000003ff 	.word	0x000003ff
    3518:	feffffff 	.word	0xfeffffff
    351c:	000007fe 	.word	0x000007fe
    3520:	000007ff 	.word	0x000007ff

00003524 <__aeabi_dsub>:
    3524:	b5f0      	push	{r4, r5, r6, r7, lr}
    3526:	4646      	mov	r6, r8
    3528:	46d6      	mov	lr, sl
    352a:	464f      	mov	r7, r9
    352c:	030c      	lsls	r4, r1, #12
    352e:	b5c0      	push	{r6, r7, lr}
    3530:	0fcd      	lsrs	r5, r1, #31
    3532:	004e      	lsls	r6, r1, #1
    3534:	0a61      	lsrs	r1, r4, #9
    3536:	0f44      	lsrs	r4, r0, #29
    3538:	430c      	orrs	r4, r1
    353a:	00c1      	lsls	r1, r0, #3
    353c:	0058      	lsls	r0, r3, #1
    353e:	0d40      	lsrs	r0, r0, #21
    3540:	4684      	mov	ip, r0
    3542:	468a      	mov	sl, r1
    3544:	000f      	movs	r7, r1
    3546:	0319      	lsls	r1, r3, #12
    3548:	0f50      	lsrs	r0, r2, #29
    354a:	0a49      	lsrs	r1, r1, #9
    354c:	4301      	orrs	r1, r0
    354e:	48c6      	ldr	r0, [pc, #792]	; (3868 <__aeabi_dsub+0x344>)
    3550:	0d76      	lsrs	r6, r6, #21
    3552:	46a8      	mov	r8, r5
    3554:	0fdb      	lsrs	r3, r3, #31
    3556:	00d2      	lsls	r2, r2, #3
    3558:	4584      	cmp	ip, r0
    355a:	d100      	bne.n	355e <__aeabi_dsub+0x3a>
    355c:	e0d8      	b.n	3710 <__aeabi_dsub+0x1ec>
    355e:	2001      	movs	r0, #1
    3560:	4043      	eors	r3, r0
    3562:	42ab      	cmp	r3, r5
    3564:	d100      	bne.n	3568 <__aeabi_dsub+0x44>
    3566:	e0a6      	b.n	36b6 <__aeabi_dsub+0x192>
    3568:	4660      	mov	r0, ip
    356a:	1a35      	subs	r5, r6, r0
    356c:	2d00      	cmp	r5, #0
    356e:	dc00      	bgt.n	3572 <__aeabi_dsub+0x4e>
    3570:	e105      	b.n	377e <__aeabi_dsub+0x25a>
    3572:	2800      	cmp	r0, #0
    3574:	d110      	bne.n	3598 <__aeabi_dsub+0x74>
    3576:	000b      	movs	r3, r1
    3578:	4313      	orrs	r3, r2
    357a:	d100      	bne.n	357e <__aeabi_dsub+0x5a>
    357c:	e0d7      	b.n	372e <__aeabi_dsub+0x20a>
    357e:	1e6b      	subs	r3, r5, #1
    3580:	2b00      	cmp	r3, #0
    3582:	d000      	beq.n	3586 <__aeabi_dsub+0x62>
    3584:	e14b      	b.n	381e <__aeabi_dsub+0x2fa>
    3586:	4653      	mov	r3, sl
    3588:	1a9f      	subs	r7, r3, r2
    358a:	45ba      	cmp	sl, r7
    358c:	4180      	sbcs	r0, r0
    358e:	1a64      	subs	r4, r4, r1
    3590:	4240      	negs	r0, r0
    3592:	1a24      	subs	r4, r4, r0
    3594:	2601      	movs	r6, #1
    3596:	e01e      	b.n	35d6 <__aeabi_dsub+0xb2>
    3598:	4bb3      	ldr	r3, [pc, #716]	; (3868 <__aeabi_dsub+0x344>)
    359a:	429e      	cmp	r6, r3
    359c:	d048      	beq.n	3630 <__aeabi_dsub+0x10c>
    359e:	2380      	movs	r3, #128	; 0x80
    35a0:	041b      	lsls	r3, r3, #16
    35a2:	4319      	orrs	r1, r3
    35a4:	2d38      	cmp	r5, #56	; 0x38
    35a6:	dd00      	ble.n	35aa <__aeabi_dsub+0x86>
    35a8:	e119      	b.n	37de <__aeabi_dsub+0x2ba>
    35aa:	2d1f      	cmp	r5, #31
    35ac:	dd00      	ble.n	35b0 <__aeabi_dsub+0x8c>
    35ae:	e14c      	b.n	384a <__aeabi_dsub+0x326>
    35b0:	2320      	movs	r3, #32
    35b2:	000f      	movs	r7, r1
    35b4:	1b5b      	subs	r3, r3, r5
    35b6:	0010      	movs	r0, r2
    35b8:	409a      	lsls	r2, r3
    35ba:	409f      	lsls	r7, r3
    35bc:	40e8      	lsrs	r0, r5
    35be:	1e53      	subs	r3, r2, #1
    35c0:	419a      	sbcs	r2, r3
    35c2:	40e9      	lsrs	r1, r5
    35c4:	4307      	orrs	r7, r0
    35c6:	4317      	orrs	r7, r2
    35c8:	4653      	mov	r3, sl
    35ca:	1bdf      	subs	r7, r3, r7
    35cc:	1a61      	subs	r1, r4, r1
    35ce:	45ba      	cmp	sl, r7
    35d0:	41a4      	sbcs	r4, r4
    35d2:	4264      	negs	r4, r4
    35d4:	1b0c      	subs	r4, r1, r4
    35d6:	0223      	lsls	r3, r4, #8
    35d8:	d400      	bmi.n	35dc <__aeabi_dsub+0xb8>
    35da:	e0c5      	b.n	3768 <__aeabi_dsub+0x244>
    35dc:	0264      	lsls	r4, r4, #9
    35de:	0a65      	lsrs	r5, r4, #9
    35e0:	2d00      	cmp	r5, #0
    35e2:	d100      	bne.n	35e6 <__aeabi_dsub+0xc2>
    35e4:	e0f6      	b.n	37d4 <__aeabi_dsub+0x2b0>
    35e6:	0028      	movs	r0, r5
    35e8:	f000 fb1e 	bl	3c28 <__clzsi2>
    35ec:	0003      	movs	r3, r0
    35ee:	3b08      	subs	r3, #8
    35f0:	2b1f      	cmp	r3, #31
    35f2:	dd00      	ble.n	35f6 <__aeabi_dsub+0xd2>
    35f4:	e0e9      	b.n	37ca <__aeabi_dsub+0x2a6>
    35f6:	2220      	movs	r2, #32
    35f8:	003c      	movs	r4, r7
    35fa:	1ad2      	subs	r2, r2, r3
    35fc:	409d      	lsls	r5, r3
    35fe:	40d4      	lsrs	r4, r2
    3600:	409f      	lsls	r7, r3
    3602:	4325      	orrs	r5, r4
    3604:	429e      	cmp	r6, r3
    3606:	dd00      	ble.n	360a <__aeabi_dsub+0xe6>
    3608:	e0db      	b.n	37c2 <__aeabi_dsub+0x29e>
    360a:	1b9e      	subs	r6, r3, r6
    360c:	1c73      	adds	r3, r6, #1
    360e:	2b1f      	cmp	r3, #31
    3610:	dd00      	ble.n	3614 <__aeabi_dsub+0xf0>
    3612:	e10a      	b.n	382a <__aeabi_dsub+0x306>
    3614:	2220      	movs	r2, #32
    3616:	0038      	movs	r0, r7
    3618:	1ad2      	subs	r2, r2, r3
    361a:	0029      	movs	r1, r5
    361c:	4097      	lsls	r7, r2
    361e:	002c      	movs	r4, r5
    3620:	4091      	lsls	r1, r2
    3622:	40d8      	lsrs	r0, r3
    3624:	1e7a      	subs	r2, r7, #1
    3626:	4197      	sbcs	r7, r2
    3628:	40dc      	lsrs	r4, r3
    362a:	2600      	movs	r6, #0
    362c:	4301      	orrs	r1, r0
    362e:	430f      	orrs	r7, r1
    3630:	077b      	lsls	r3, r7, #29
    3632:	d009      	beq.n	3648 <__aeabi_dsub+0x124>
    3634:	230f      	movs	r3, #15
    3636:	403b      	ands	r3, r7
    3638:	2b04      	cmp	r3, #4
    363a:	d005      	beq.n	3648 <__aeabi_dsub+0x124>
    363c:	1d3b      	adds	r3, r7, #4
    363e:	42bb      	cmp	r3, r7
    3640:	41bf      	sbcs	r7, r7
    3642:	427f      	negs	r7, r7
    3644:	19e4      	adds	r4, r4, r7
    3646:	001f      	movs	r7, r3
    3648:	0223      	lsls	r3, r4, #8
    364a:	d525      	bpl.n	3698 <__aeabi_dsub+0x174>
    364c:	4b86      	ldr	r3, [pc, #536]	; (3868 <__aeabi_dsub+0x344>)
    364e:	3601      	adds	r6, #1
    3650:	429e      	cmp	r6, r3
    3652:	d100      	bne.n	3656 <__aeabi_dsub+0x132>
    3654:	e0af      	b.n	37b6 <__aeabi_dsub+0x292>
    3656:	4b85      	ldr	r3, [pc, #532]	; (386c <__aeabi_dsub+0x348>)
    3658:	2501      	movs	r5, #1
    365a:	401c      	ands	r4, r3
    365c:	4643      	mov	r3, r8
    365e:	0762      	lsls	r2, r4, #29
    3660:	08ff      	lsrs	r7, r7, #3
    3662:	0264      	lsls	r4, r4, #9
    3664:	0576      	lsls	r6, r6, #21
    3666:	4317      	orrs	r7, r2
    3668:	0b24      	lsrs	r4, r4, #12
    366a:	0d76      	lsrs	r6, r6, #21
    366c:	401d      	ands	r5, r3
    366e:	2100      	movs	r1, #0
    3670:	0324      	lsls	r4, r4, #12
    3672:	0b23      	lsrs	r3, r4, #12
    3674:	0d0c      	lsrs	r4, r1, #20
    3676:	4a7e      	ldr	r2, [pc, #504]	; (3870 <__aeabi_dsub+0x34c>)
    3678:	0524      	lsls	r4, r4, #20
    367a:	431c      	orrs	r4, r3
    367c:	4014      	ands	r4, r2
    367e:	0533      	lsls	r3, r6, #20
    3680:	4323      	orrs	r3, r4
    3682:	005b      	lsls	r3, r3, #1
    3684:	07ed      	lsls	r5, r5, #31
    3686:	085b      	lsrs	r3, r3, #1
    3688:	432b      	orrs	r3, r5
    368a:	0038      	movs	r0, r7
    368c:	0019      	movs	r1, r3
    368e:	bc1c      	pop	{r2, r3, r4}
    3690:	4690      	mov	r8, r2
    3692:	4699      	mov	r9, r3
    3694:	46a2      	mov	sl, r4
    3696:	bdf0      	pop	{r4, r5, r6, r7, pc}
    3698:	2501      	movs	r5, #1
    369a:	4643      	mov	r3, r8
    369c:	0762      	lsls	r2, r4, #29
    369e:	08ff      	lsrs	r7, r7, #3
    36a0:	4317      	orrs	r7, r2
    36a2:	08e4      	lsrs	r4, r4, #3
    36a4:	401d      	ands	r5, r3
    36a6:	4b70      	ldr	r3, [pc, #448]	; (3868 <__aeabi_dsub+0x344>)
    36a8:	429e      	cmp	r6, r3
    36aa:	d036      	beq.n	371a <__aeabi_dsub+0x1f6>
    36ac:	0324      	lsls	r4, r4, #12
    36ae:	0576      	lsls	r6, r6, #21
    36b0:	0b24      	lsrs	r4, r4, #12
    36b2:	0d76      	lsrs	r6, r6, #21
    36b4:	e7db      	b.n	366e <__aeabi_dsub+0x14a>
    36b6:	4663      	mov	r3, ip
    36b8:	1af3      	subs	r3, r6, r3
    36ba:	2b00      	cmp	r3, #0
    36bc:	dc00      	bgt.n	36c0 <__aeabi_dsub+0x19c>
    36be:	e094      	b.n	37ea <__aeabi_dsub+0x2c6>
    36c0:	4660      	mov	r0, ip
    36c2:	2800      	cmp	r0, #0
    36c4:	d035      	beq.n	3732 <__aeabi_dsub+0x20e>
    36c6:	4868      	ldr	r0, [pc, #416]	; (3868 <__aeabi_dsub+0x344>)
    36c8:	4286      	cmp	r6, r0
    36ca:	d0b1      	beq.n	3630 <__aeabi_dsub+0x10c>
    36cc:	2780      	movs	r7, #128	; 0x80
    36ce:	043f      	lsls	r7, r7, #16
    36d0:	4339      	orrs	r1, r7
    36d2:	2b38      	cmp	r3, #56	; 0x38
    36d4:	dc00      	bgt.n	36d8 <__aeabi_dsub+0x1b4>
    36d6:	e0fd      	b.n	38d4 <__aeabi_dsub+0x3b0>
    36d8:	430a      	orrs	r2, r1
    36da:	0017      	movs	r7, r2
    36dc:	2100      	movs	r1, #0
    36de:	1e7a      	subs	r2, r7, #1
    36e0:	4197      	sbcs	r7, r2
    36e2:	4457      	add	r7, sl
    36e4:	4557      	cmp	r7, sl
    36e6:	4180      	sbcs	r0, r0
    36e8:	1909      	adds	r1, r1, r4
    36ea:	4244      	negs	r4, r0
    36ec:	190c      	adds	r4, r1, r4
    36ee:	0223      	lsls	r3, r4, #8
    36f0:	d53a      	bpl.n	3768 <__aeabi_dsub+0x244>
    36f2:	4b5d      	ldr	r3, [pc, #372]	; (3868 <__aeabi_dsub+0x344>)
    36f4:	3601      	adds	r6, #1
    36f6:	429e      	cmp	r6, r3
    36f8:	d100      	bne.n	36fc <__aeabi_dsub+0x1d8>
    36fa:	e14b      	b.n	3994 <__aeabi_dsub+0x470>
    36fc:	2201      	movs	r2, #1
    36fe:	4b5b      	ldr	r3, [pc, #364]	; (386c <__aeabi_dsub+0x348>)
    3700:	401c      	ands	r4, r3
    3702:	087b      	lsrs	r3, r7, #1
    3704:	4017      	ands	r7, r2
    3706:	431f      	orrs	r7, r3
    3708:	07e2      	lsls	r2, r4, #31
    370a:	4317      	orrs	r7, r2
    370c:	0864      	lsrs	r4, r4, #1
    370e:	e78f      	b.n	3630 <__aeabi_dsub+0x10c>
    3710:	0008      	movs	r0, r1
    3712:	4310      	orrs	r0, r2
    3714:	d000      	beq.n	3718 <__aeabi_dsub+0x1f4>
    3716:	e724      	b.n	3562 <__aeabi_dsub+0x3e>
    3718:	e721      	b.n	355e <__aeabi_dsub+0x3a>
    371a:	0023      	movs	r3, r4
    371c:	433b      	orrs	r3, r7
    371e:	d100      	bne.n	3722 <__aeabi_dsub+0x1fe>
    3720:	e1b9      	b.n	3a96 <__aeabi_dsub+0x572>
    3722:	2280      	movs	r2, #128	; 0x80
    3724:	0312      	lsls	r2, r2, #12
    3726:	4314      	orrs	r4, r2
    3728:	0324      	lsls	r4, r4, #12
    372a:	0b24      	lsrs	r4, r4, #12
    372c:	e79f      	b.n	366e <__aeabi_dsub+0x14a>
    372e:	002e      	movs	r6, r5
    3730:	e77e      	b.n	3630 <__aeabi_dsub+0x10c>
    3732:	0008      	movs	r0, r1
    3734:	4310      	orrs	r0, r2
    3736:	d100      	bne.n	373a <__aeabi_dsub+0x216>
    3738:	e0ca      	b.n	38d0 <__aeabi_dsub+0x3ac>
    373a:	1e58      	subs	r0, r3, #1
    373c:	4684      	mov	ip, r0
    373e:	2800      	cmp	r0, #0
    3740:	d000      	beq.n	3744 <__aeabi_dsub+0x220>
    3742:	e0e7      	b.n	3914 <__aeabi_dsub+0x3f0>
    3744:	4452      	add	r2, sl
    3746:	4552      	cmp	r2, sl
    3748:	4180      	sbcs	r0, r0
    374a:	1864      	adds	r4, r4, r1
    374c:	4240      	negs	r0, r0
    374e:	1824      	adds	r4, r4, r0
    3750:	0017      	movs	r7, r2
    3752:	2601      	movs	r6, #1
    3754:	0223      	lsls	r3, r4, #8
    3756:	d507      	bpl.n	3768 <__aeabi_dsub+0x244>
    3758:	2602      	movs	r6, #2
    375a:	e7cf      	b.n	36fc <__aeabi_dsub+0x1d8>
    375c:	4664      	mov	r4, ip
    375e:	432c      	orrs	r4, r5
    3760:	d100      	bne.n	3764 <__aeabi_dsub+0x240>
    3762:	e1b3      	b.n	3acc <__aeabi_dsub+0x5a8>
    3764:	002c      	movs	r4, r5
    3766:	4667      	mov	r7, ip
    3768:	077b      	lsls	r3, r7, #29
    376a:	d000      	beq.n	376e <__aeabi_dsub+0x24a>
    376c:	e762      	b.n	3634 <__aeabi_dsub+0x110>
    376e:	0763      	lsls	r3, r4, #29
    3770:	08ff      	lsrs	r7, r7, #3
    3772:	431f      	orrs	r7, r3
    3774:	2501      	movs	r5, #1
    3776:	4643      	mov	r3, r8
    3778:	08e4      	lsrs	r4, r4, #3
    377a:	401d      	ands	r5, r3
    377c:	e793      	b.n	36a6 <__aeabi_dsub+0x182>
    377e:	2d00      	cmp	r5, #0
    3780:	d178      	bne.n	3874 <__aeabi_dsub+0x350>
    3782:	1c75      	adds	r5, r6, #1
    3784:	056d      	lsls	r5, r5, #21
    3786:	0d6d      	lsrs	r5, r5, #21
    3788:	2d01      	cmp	r5, #1
    378a:	dc00      	bgt.n	378e <__aeabi_dsub+0x26a>
    378c:	e0f2      	b.n	3974 <__aeabi_dsub+0x450>
    378e:	4650      	mov	r0, sl
    3790:	1a80      	subs	r0, r0, r2
    3792:	4582      	cmp	sl, r0
    3794:	41bf      	sbcs	r7, r7
    3796:	1a65      	subs	r5, r4, r1
    3798:	427f      	negs	r7, r7
    379a:	1bed      	subs	r5, r5, r7
    379c:	4684      	mov	ip, r0
    379e:	0228      	lsls	r0, r5, #8
    37a0:	d400      	bmi.n	37a4 <__aeabi_dsub+0x280>
    37a2:	e08c      	b.n	38be <__aeabi_dsub+0x39a>
    37a4:	4650      	mov	r0, sl
    37a6:	1a17      	subs	r7, r2, r0
    37a8:	42ba      	cmp	r2, r7
    37aa:	4192      	sbcs	r2, r2
    37ac:	1b0c      	subs	r4, r1, r4
    37ae:	4255      	negs	r5, r2
    37b0:	1b65      	subs	r5, r4, r5
    37b2:	4698      	mov	r8, r3
    37b4:	e714      	b.n	35e0 <__aeabi_dsub+0xbc>
    37b6:	2501      	movs	r5, #1
    37b8:	4643      	mov	r3, r8
    37ba:	2400      	movs	r4, #0
    37bc:	401d      	ands	r5, r3
    37be:	2700      	movs	r7, #0
    37c0:	e755      	b.n	366e <__aeabi_dsub+0x14a>
    37c2:	4c2a      	ldr	r4, [pc, #168]	; (386c <__aeabi_dsub+0x348>)
    37c4:	1af6      	subs	r6, r6, r3
    37c6:	402c      	ands	r4, r5
    37c8:	e732      	b.n	3630 <__aeabi_dsub+0x10c>
    37ca:	003d      	movs	r5, r7
    37cc:	3828      	subs	r0, #40	; 0x28
    37ce:	4085      	lsls	r5, r0
    37d0:	2700      	movs	r7, #0
    37d2:	e717      	b.n	3604 <__aeabi_dsub+0xe0>
    37d4:	0038      	movs	r0, r7
    37d6:	f000 fa27 	bl	3c28 <__clzsi2>
    37da:	3020      	adds	r0, #32
    37dc:	e706      	b.n	35ec <__aeabi_dsub+0xc8>
    37de:	430a      	orrs	r2, r1
    37e0:	0017      	movs	r7, r2
    37e2:	2100      	movs	r1, #0
    37e4:	1e7a      	subs	r2, r7, #1
    37e6:	4197      	sbcs	r7, r2
    37e8:	e6ee      	b.n	35c8 <__aeabi_dsub+0xa4>
    37ea:	2b00      	cmp	r3, #0
    37ec:	d000      	beq.n	37f0 <__aeabi_dsub+0x2cc>
    37ee:	e0e5      	b.n	39bc <__aeabi_dsub+0x498>
    37f0:	1c73      	adds	r3, r6, #1
    37f2:	469c      	mov	ip, r3
    37f4:	055b      	lsls	r3, r3, #21
    37f6:	0d5b      	lsrs	r3, r3, #21
    37f8:	2b01      	cmp	r3, #1
    37fa:	dc00      	bgt.n	37fe <__aeabi_dsub+0x2da>
    37fc:	e09f      	b.n	393e <__aeabi_dsub+0x41a>
    37fe:	4b1a      	ldr	r3, [pc, #104]	; (3868 <__aeabi_dsub+0x344>)
    3800:	459c      	cmp	ip, r3
    3802:	d100      	bne.n	3806 <__aeabi_dsub+0x2e2>
    3804:	e0c5      	b.n	3992 <__aeabi_dsub+0x46e>
    3806:	4452      	add	r2, sl
    3808:	4552      	cmp	r2, sl
    380a:	4180      	sbcs	r0, r0
    380c:	1864      	adds	r4, r4, r1
    380e:	4240      	negs	r0, r0
    3810:	1824      	adds	r4, r4, r0
    3812:	07e7      	lsls	r7, r4, #31
    3814:	0852      	lsrs	r2, r2, #1
    3816:	4317      	orrs	r7, r2
    3818:	0864      	lsrs	r4, r4, #1
    381a:	4666      	mov	r6, ip
    381c:	e708      	b.n	3630 <__aeabi_dsub+0x10c>
    381e:	4812      	ldr	r0, [pc, #72]	; (3868 <__aeabi_dsub+0x344>)
    3820:	4285      	cmp	r5, r0
    3822:	d100      	bne.n	3826 <__aeabi_dsub+0x302>
    3824:	e085      	b.n	3932 <__aeabi_dsub+0x40e>
    3826:	001d      	movs	r5, r3
    3828:	e6bc      	b.n	35a4 <__aeabi_dsub+0x80>
    382a:	0029      	movs	r1, r5
    382c:	3e1f      	subs	r6, #31
    382e:	40f1      	lsrs	r1, r6
    3830:	2b20      	cmp	r3, #32
    3832:	d100      	bne.n	3836 <__aeabi_dsub+0x312>
    3834:	e07f      	b.n	3936 <__aeabi_dsub+0x412>
    3836:	2240      	movs	r2, #64	; 0x40
    3838:	1ad3      	subs	r3, r2, r3
    383a:	409d      	lsls	r5, r3
    383c:	432f      	orrs	r7, r5
    383e:	1e7d      	subs	r5, r7, #1
    3840:	41af      	sbcs	r7, r5
    3842:	2400      	movs	r4, #0
    3844:	430f      	orrs	r7, r1
    3846:	2600      	movs	r6, #0
    3848:	e78e      	b.n	3768 <__aeabi_dsub+0x244>
    384a:	002b      	movs	r3, r5
    384c:	000f      	movs	r7, r1
    384e:	3b20      	subs	r3, #32
    3850:	40df      	lsrs	r7, r3
    3852:	2d20      	cmp	r5, #32
    3854:	d071      	beq.n	393a <__aeabi_dsub+0x416>
    3856:	2340      	movs	r3, #64	; 0x40
    3858:	1b5d      	subs	r5, r3, r5
    385a:	40a9      	lsls	r1, r5
    385c:	430a      	orrs	r2, r1
    385e:	1e51      	subs	r1, r2, #1
    3860:	418a      	sbcs	r2, r1
    3862:	2100      	movs	r1, #0
    3864:	4317      	orrs	r7, r2
    3866:	e6af      	b.n	35c8 <__aeabi_dsub+0xa4>
    3868:	000007ff 	.word	0x000007ff
    386c:	ff7fffff 	.word	0xff7fffff
    3870:	800fffff 	.word	0x800fffff
    3874:	2e00      	cmp	r6, #0
    3876:	d03e      	beq.n	38f6 <__aeabi_dsub+0x3d2>
    3878:	4eb3      	ldr	r6, [pc, #716]	; (3b48 <__aeabi_dsub+0x624>)
    387a:	45b4      	cmp	ip, r6
    387c:	d045      	beq.n	390a <__aeabi_dsub+0x3e6>
    387e:	2680      	movs	r6, #128	; 0x80
    3880:	0436      	lsls	r6, r6, #16
    3882:	426d      	negs	r5, r5
    3884:	4334      	orrs	r4, r6
    3886:	2d38      	cmp	r5, #56	; 0x38
    3888:	dd00      	ble.n	388c <__aeabi_dsub+0x368>
    388a:	e0a8      	b.n	39de <__aeabi_dsub+0x4ba>
    388c:	2d1f      	cmp	r5, #31
    388e:	dd00      	ble.n	3892 <__aeabi_dsub+0x36e>
    3890:	e11f      	b.n	3ad2 <__aeabi_dsub+0x5ae>
    3892:	2620      	movs	r6, #32
    3894:	0027      	movs	r7, r4
    3896:	4650      	mov	r0, sl
    3898:	1b76      	subs	r6, r6, r5
    389a:	40b7      	lsls	r7, r6
    389c:	40e8      	lsrs	r0, r5
    389e:	4307      	orrs	r7, r0
    38a0:	4650      	mov	r0, sl
    38a2:	40b0      	lsls	r0, r6
    38a4:	1e46      	subs	r6, r0, #1
    38a6:	41b0      	sbcs	r0, r6
    38a8:	40ec      	lsrs	r4, r5
    38aa:	4338      	orrs	r0, r7
    38ac:	1a17      	subs	r7, r2, r0
    38ae:	42ba      	cmp	r2, r7
    38b0:	4192      	sbcs	r2, r2
    38b2:	1b0c      	subs	r4, r1, r4
    38b4:	4252      	negs	r2, r2
    38b6:	1aa4      	subs	r4, r4, r2
    38b8:	4666      	mov	r6, ip
    38ba:	4698      	mov	r8, r3
    38bc:	e68b      	b.n	35d6 <__aeabi_dsub+0xb2>
    38be:	4664      	mov	r4, ip
    38c0:	4667      	mov	r7, ip
    38c2:	432c      	orrs	r4, r5
    38c4:	d000      	beq.n	38c8 <__aeabi_dsub+0x3a4>
    38c6:	e68b      	b.n	35e0 <__aeabi_dsub+0xbc>
    38c8:	2500      	movs	r5, #0
    38ca:	2600      	movs	r6, #0
    38cc:	2700      	movs	r7, #0
    38ce:	e6ea      	b.n	36a6 <__aeabi_dsub+0x182>
    38d0:	001e      	movs	r6, r3
    38d2:	e6ad      	b.n	3630 <__aeabi_dsub+0x10c>
    38d4:	2b1f      	cmp	r3, #31
    38d6:	dc60      	bgt.n	399a <__aeabi_dsub+0x476>
    38d8:	2720      	movs	r7, #32
    38da:	1af8      	subs	r0, r7, r3
    38dc:	000f      	movs	r7, r1
    38de:	4684      	mov	ip, r0
    38e0:	4087      	lsls	r7, r0
    38e2:	0010      	movs	r0, r2
    38e4:	40d8      	lsrs	r0, r3
    38e6:	4307      	orrs	r7, r0
    38e8:	4660      	mov	r0, ip
    38ea:	4082      	lsls	r2, r0
    38ec:	1e50      	subs	r0, r2, #1
    38ee:	4182      	sbcs	r2, r0
    38f0:	40d9      	lsrs	r1, r3
    38f2:	4317      	orrs	r7, r2
    38f4:	e6f5      	b.n	36e2 <__aeabi_dsub+0x1be>
    38f6:	0026      	movs	r6, r4
    38f8:	4650      	mov	r0, sl
    38fa:	4306      	orrs	r6, r0
    38fc:	d005      	beq.n	390a <__aeabi_dsub+0x3e6>
    38fe:	43ed      	mvns	r5, r5
    3900:	2d00      	cmp	r5, #0
    3902:	d0d3      	beq.n	38ac <__aeabi_dsub+0x388>
    3904:	4e90      	ldr	r6, [pc, #576]	; (3b48 <__aeabi_dsub+0x624>)
    3906:	45b4      	cmp	ip, r6
    3908:	d1bd      	bne.n	3886 <__aeabi_dsub+0x362>
    390a:	000c      	movs	r4, r1
    390c:	0017      	movs	r7, r2
    390e:	4666      	mov	r6, ip
    3910:	4698      	mov	r8, r3
    3912:	e68d      	b.n	3630 <__aeabi_dsub+0x10c>
    3914:	488c      	ldr	r0, [pc, #560]	; (3b48 <__aeabi_dsub+0x624>)
    3916:	4283      	cmp	r3, r0
    3918:	d00b      	beq.n	3932 <__aeabi_dsub+0x40e>
    391a:	4663      	mov	r3, ip
    391c:	e6d9      	b.n	36d2 <__aeabi_dsub+0x1ae>
    391e:	2d00      	cmp	r5, #0
    3920:	d000      	beq.n	3924 <__aeabi_dsub+0x400>
    3922:	e096      	b.n	3a52 <__aeabi_dsub+0x52e>
    3924:	0008      	movs	r0, r1
    3926:	4310      	orrs	r0, r2
    3928:	d100      	bne.n	392c <__aeabi_dsub+0x408>
    392a:	e0e2      	b.n	3af2 <__aeabi_dsub+0x5ce>
    392c:	000c      	movs	r4, r1
    392e:	0017      	movs	r7, r2
    3930:	4698      	mov	r8, r3
    3932:	4e85      	ldr	r6, [pc, #532]	; (3b48 <__aeabi_dsub+0x624>)
    3934:	e67c      	b.n	3630 <__aeabi_dsub+0x10c>
    3936:	2500      	movs	r5, #0
    3938:	e780      	b.n	383c <__aeabi_dsub+0x318>
    393a:	2100      	movs	r1, #0
    393c:	e78e      	b.n	385c <__aeabi_dsub+0x338>
    393e:	0023      	movs	r3, r4
    3940:	4650      	mov	r0, sl
    3942:	4303      	orrs	r3, r0
    3944:	2e00      	cmp	r6, #0
    3946:	d000      	beq.n	394a <__aeabi_dsub+0x426>
    3948:	e0a8      	b.n	3a9c <__aeabi_dsub+0x578>
    394a:	2b00      	cmp	r3, #0
    394c:	d100      	bne.n	3950 <__aeabi_dsub+0x42c>
    394e:	e0de      	b.n	3b0e <__aeabi_dsub+0x5ea>
    3950:	000b      	movs	r3, r1
    3952:	4313      	orrs	r3, r2
    3954:	d100      	bne.n	3958 <__aeabi_dsub+0x434>
    3956:	e66b      	b.n	3630 <__aeabi_dsub+0x10c>
    3958:	4452      	add	r2, sl
    395a:	4552      	cmp	r2, sl
    395c:	4180      	sbcs	r0, r0
    395e:	1864      	adds	r4, r4, r1
    3960:	4240      	negs	r0, r0
    3962:	1824      	adds	r4, r4, r0
    3964:	0017      	movs	r7, r2
    3966:	0223      	lsls	r3, r4, #8
    3968:	d400      	bmi.n	396c <__aeabi_dsub+0x448>
    396a:	e6fd      	b.n	3768 <__aeabi_dsub+0x244>
    396c:	4b77      	ldr	r3, [pc, #476]	; (3b4c <__aeabi_dsub+0x628>)
    396e:	4666      	mov	r6, ip
    3970:	401c      	ands	r4, r3
    3972:	e65d      	b.n	3630 <__aeabi_dsub+0x10c>
    3974:	0025      	movs	r5, r4
    3976:	4650      	mov	r0, sl
    3978:	4305      	orrs	r5, r0
    397a:	2e00      	cmp	r6, #0
    397c:	d1cf      	bne.n	391e <__aeabi_dsub+0x3fa>
    397e:	2d00      	cmp	r5, #0
    3980:	d14f      	bne.n	3a22 <__aeabi_dsub+0x4fe>
    3982:	000c      	movs	r4, r1
    3984:	4314      	orrs	r4, r2
    3986:	d100      	bne.n	398a <__aeabi_dsub+0x466>
    3988:	e0a0      	b.n	3acc <__aeabi_dsub+0x5a8>
    398a:	000c      	movs	r4, r1
    398c:	0017      	movs	r7, r2
    398e:	4698      	mov	r8, r3
    3990:	e64e      	b.n	3630 <__aeabi_dsub+0x10c>
    3992:	4666      	mov	r6, ip
    3994:	2400      	movs	r4, #0
    3996:	2700      	movs	r7, #0
    3998:	e685      	b.n	36a6 <__aeabi_dsub+0x182>
    399a:	001f      	movs	r7, r3
    399c:	0008      	movs	r0, r1
    399e:	3f20      	subs	r7, #32
    39a0:	40f8      	lsrs	r0, r7
    39a2:	0007      	movs	r7, r0
    39a4:	2b20      	cmp	r3, #32
    39a6:	d100      	bne.n	39aa <__aeabi_dsub+0x486>
    39a8:	e08e      	b.n	3ac8 <__aeabi_dsub+0x5a4>
    39aa:	2040      	movs	r0, #64	; 0x40
    39ac:	1ac3      	subs	r3, r0, r3
    39ae:	4099      	lsls	r1, r3
    39b0:	430a      	orrs	r2, r1
    39b2:	1e51      	subs	r1, r2, #1
    39b4:	418a      	sbcs	r2, r1
    39b6:	2100      	movs	r1, #0
    39b8:	4317      	orrs	r7, r2
    39ba:	e692      	b.n	36e2 <__aeabi_dsub+0x1be>
    39bc:	2e00      	cmp	r6, #0
    39be:	d114      	bne.n	39ea <__aeabi_dsub+0x4c6>
    39c0:	0026      	movs	r6, r4
    39c2:	4650      	mov	r0, sl
    39c4:	4306      	orrs	r6, r0
    39c6:	d062      	beq.n	3a8e <__aeabi_dsub+0x56a>
    39c8:	43db      	mvns	r3, r3
    39ca:	2b00      	cmp	r3, #0
    39cc:	d15c      	bne.n	3a88 <__aeabi_dsub+0x564>
    39ce:	1887      	adds	r7, r0, r2
    39d0:	4297      	cmp	r7, r2
    39d2:	4192      	sbcs	r2, r2
    39d4:	1864      	adds	r4, r4, r1
    39d6:	4252      	negs	r2, r2
    39d8:	18a4      	adds	r4, r4, r2
    39da:	4666      	mov	r6, ip
    39dc:	e687      	b.n	36ee <__aeabi_dsub+0x1ca>
    39de:	4650      	mov	r0, sl
    39e0:	4320      	orrs	r0, r4
    39e2:	1e44      	subs	r4, r0, #1
    39e4:	41a0      	sbcs	r0, r4
    39e6:	2400      	movs	r4, #0
    39e8:	e760      	b.n	38ac <__aeabi_dsub+0x388>
    39ea:	4e57      	ldr	r6, [pc, #348]	; (3b48 <__aeabi_dsub+0x624>)
    39ec:	45b4      	cmp	ip, r6
    39ee:	d04e      	beq.n	3a8e <__aeabi_dsub+0x56a>
    39f0:	2680      	movs	r6, #128	; 0x80
    39f2:	0436      	lsls	r6, r6, #16
    39f4:	425b      	negs	r3, r3
    39f6:	4334      	orrs	r4, r6
    39f8:	2b38      	cmp	r3, #56	; 0x38
    39fa:	dd00      	ble.n	39fe <__aeabi_dsub+0x4da>
    39fc:	e07f      	b.n	3afe <__aeabi_dsub+0x5da>
    39fe:	2b1f      	cmp	r3, #31
    3a00:	dd00      	ble.n	3a04 <__aeabi_dsub+0x4e0>
    3a02:	e08b      	b.n	3b1c <__aeabi_dsub+0x5f8>
    3a04:	2620      	movs	r6, #32
    3a06:	0027      	movs	r7, r4
    3a08:	4650      	mov	r0, sl
    3a0a:	1af6      	subs	r6, r6, r3
    3a0c:	40b7      	lsls	r7, r6
    3a0e:	40d8      	lsrs	r0, r3
    3a10:	4307      	orrs	r7, r0
    3a12:	4650      	mov	r0, sl
    3a14:	40b0      	lsls	r0, r6
    3a16:	1e46      	subs	r6, r0, #1
    3a18:	41b0      	sbcs	r0, r6
    3a1a:	4307      	orrs	r7, r0
    3a1c:	40dc      	lsrs	r4, r3
    3a1e:	18bf      	adds	r7, r7, r2
    3a20:	e7d6      	b.n	39d0 <__aeabi_dsub+0x4ac>
    3a22:	000d      	movs	r5, r1
    3a24:	4315      	orrs	r5, r2
    3a26:	d100      	bne.n	3a2a <__aeabi_dsub+0x506>
    3a28:	e602      	b.n	3630 <__aeabi_dsub+0x10c>
    3a2a:	4650      	mov	r0, sl
    3a2c:	1a80      	subs	r0, r0, r2
    3a2e:	4582      	cmp	sl, r0
    3a30:	41bf      	sbcs	r7, r7
    3a32:	1a65      	subs	r5, r4, r1
    3a34:	427f      	negs	r7, r7
    3a36:	1bed      	subs	r5, r5, r7
    3a38:	4684      	mov	ip, r0
    3a3a:	0228      	lsls	r0, r5, #8
    3a3c:	d400      	bmi.n	3a40 <__aeabi_dsub+0x51c>
    3a3e:	e68d      	b.n	375c <__aeabi_dsub+0x238>
    3a40:	4650      	mov	r0, sl
    3a42:	1a17      	subs	r7, r2, r0
    3a44:	42ba      	cmp	r2, r7
    3a46:	4192      	sbcs	r2, r2
    3a48:	1b0c      	subs	r4, r1, r4
    3a4a:	4252      	negs	r2, r2
    3a4c:	1aa4      	subs	r4, r4, r2
    3a4e:	4698      	mov	r8, r3
    3a50:	e5ee      	b.n	3630 <__aeabi_dsub+0x10c>
    3a52:	000d      	movs	r5, r1
    3a54:	4315      	orrs	r5, r2
    3a56:	d100      	bne.n	3a5a <__aeabi_dsub+0x536>
    3a58:	e76b      	b.n	3932 <__aeabi_dsub+0x40e>
    3a5a:	4650      	mov	r0, sl
    3a5c:	0767      	lsls	r7, r4, #29
    3a5e:	08c0      	lsrs	r0, r0, #3
    3a60:	4307      	orrs	r7, r0
    3a62:	2080      	movs	r0, #128	; 0x80
    3a64:	08e4      	lsrs	r4, r4, #3
    3a66:	0300      	lsls	r0, r0, #12
    3a68:	4204      	tst	r4, r0
    3a6a:	d007      	beq.n	3a7c <__aeabi_dsub+0x558>
    3a6c:	08cd      	lsrs	r5, r1, #3
    3a6e:	4205      	tst	r5, r0
    3a70:	d104      	bne.n	3a7c <__aeabi_dsub+0x558>
    3a72:	002c      	movs	r4, r5
    3a74:	4698      	mov	r8, r3
    3a76:	08d7      	lsrs	r7, r2, #3
    3a78:	0749      	lsls	r1, r1, #29
    3a7a:	430f      	orrs	r7, r1
    3a7c:	0f7b      	lsrs	r3, r7, #29
    3a7e:	00e4      	lsls	r4, r4, #3
    3a80:	431c      	orrs	r4, r3
    3a82:	00ff      	lsls	r7, r7, #3
    3a84:	4e30      	ldr	r6, [pc, #192]	; (3b48 <__aeabi_dsub+0x624>)
    3a86:	e5d3      	b.n	3630 <__aeabi_dsub+0x10c>
    3a88:	4e2f      	ldr	r6, [pc, #188]	; (3b48 <__aeabi_dsub+0x624>)
    3a8a:	45b4      	cmp	ip, r6
    3a8c:	d1b4      	bne.n	39f8 <__aeabi_dsub+0x4d4>
    3a8e:	000c      	movs	r4, r1
    3a90:	0017      	movs	r7, r2
    3a92:	4666      	mov	r6, ip
    3a94:	e5cc      	b.n	3630 <__aeabi_dsub+0x10c>
    3a96:	2700      	movs	r7, #0
    3a98:	2400      	movs	r4, #0
    3a9a:	e5e8      	b.n	366e <__aeabi_dsub+0x14a>
    3a9c:	2b00      	cmp	r3, #0
    3a9e:	d039      	beq.n	3b14 <__aeabi_dsub+0x5f0>
    3aa0:	000b      	movs	r3, r1
    3aa2:	4313      	orrs	r3, r2
    3aa4:	d100      	bne.n	3aa8 <__aeabi_dsub+0x584>
    3aa6:	e744      	b.n	3932 <__aeabi_dsub+0x40e>
    3aa8:	08c0      	lsrs	r0, r0, #3
    3aaa:	0767      	lsls	r7, r4, #29
    3aac:	4307      	orrs	r7, r0
    3aae:	2080      	movs	r0, #128	; 0x80
    3ab0:	08e4      	lsrs	r4, r4, #3
    3ab2:	0300      	lsls	r0, r0, #12
    3ab4:	4204      	tst	r4, r0
    3ab6:	d0e1      	beq.n	3a7c <__aeabi_dsub+0x558>
    3ab8:	08cb      	lsrs	r3, r1, #3
    3aba:	4203      	tst	r3, r0
    3abc:	d1de      	bne.n	3a7c <__aeabi_dsub+0x558>
    3abe:	08d7      	lsrs	r7, r2, #3
    3ac0:	0749      	lsls	r1, r1, #29
    3ac2:	430f      	orrs	r7, r1
    3ac4:	001c      	movs	r4, r3
    3ac6:	e7d9      	b.n	3a7c <__aeabi_dsub+0x558>
    3ac8:	2100      	movs	r1, #0
    3aca:	e771      	b.n	39b0 <__aeabi_dsub+0x48c>
    3acc:	2500      	movs	r5, #0
    3ace:	2700      	movs	r7, #0
    3ad0:	e5e9      	b.n	36a6 <__aeabi_dsub+0x182>
    3ad2:	002e      	movs	r6, r5
    3ad4:	0027      	movs	r7, r4
    3ad6:	3e20      	subs	r6, #32
    3ad8:	40f7      	lsrs	r7, r6
    3ada:	2d20      	cmp	r5, #32
    3adc:	d02f      	beq.n	3b3e <__aeabi_dsub+0x61a>
    3ade:	2640      	movs	r6, #64	; 0x40
    3ae0:	1b75      	subs	r5, r6, r5
    3ae2:	40ac      	lsls	r4, r5
    3ae4:	4650      	mov	r0, sl
    3ae6:	4320      	orrs	r0, r4
    3ae8:	1e44      	subs	r4, r0, #1
    3aea:	41a0      	sbcs	r0, r4
    3aec:	2400      	movs	r4, #0
    3aee:	4338      	orrs	r0, r7
    3af0:	e6dc      	b.n	38ac <__aeabi_dsub+0x388>
    3af2:	2480      	movs	r4, #128	; 0x80
    3af4:	2500      	movs	r5, #0
    3af6:	0324      	lsls	r4, r4, #12
    3af8:	4e13      	ldr	r6, [pc, #76]	; (3b48 <__aeabi_dsub+0x624>)
    3afa:	2700      	movs	r7, #0
    3afc:	e5d3      	b.n	36a6 <__aeabi_dsub+0x182>
    3afe:	4650      	mov	r0, sl
    3b00:	4320      	orrs	r0, r4
    3b02:	0007      	movs	r7, r0
    3b04:	1e78      	subs	r0, r7, #1
    3b06:	4187      	sbcs	r7, r0
    3b08:	2400      	movs	r4, #0
    3b0a:	18bf      	adds	r7, r7, r2
    3b0c:	e760      	b.n	39d0 <__aeabi_dsub+0x4ac>
    3b0e:	000c      	movs	r4, r1
    3b10:	0017      	movs	r7, r2
    3b12:	e58d      	b.n	3630 <__aeabi_dsub+0x10c>
    3b14:	000c      	movs	r4, r1
    3b16:	0017      	movs	r7, r2
    3b18:	4e0b      	ldr	r6, [pc, #44]	; (3b48 <__aeabi_dsub+0x624>)
    3b1a:	e589      	b.n	3630 <__aeabi_dsub+0x10c>
    3b1c:	001e      	movs	r6, r3
    3b1e:	0027      	movs	r7, r4
    3b20:	3e20      	subs	r6, #32
    3b22:	40f7      	lsrs	r7, r6
    3b24:	2b20      	cmp	r3, #32
    3b26:	d00c      	beq.n	3b42 <__aeabi_dsub+0x61e>
    3b28:	2640      	movs	r6, #64	; 0x40
    3b2a:	1af3      	subs	r3, r6, r3
    3b2c:	409c      	lsls	r4, r3
    3b2e:	4650      	mov	r0, sl
    3b30:	4320      	orrs	r0, r4
    3b32:	1e44      	subs	r4, r0, #1
    3b34:	41a0      	sbcs	r0, r4
    3b36:	4307      	orrs	r7, r0
    3b38:	2400      	movs	r4, #0
    3b3a:	18bf      	adds	r7, r7, r2
    3b3c:	e748      	b.n	39d0 <__aeabi_dsub+0x4ac>
    3b3e:	2400      	movs	r4, #0
    3b40:	e7d0      	b.n	3ae4 <__aeabi_dsub+0x5c0>
    3b42:	2400      	movs	r4, #0
    3b44:	e7f3      	b.n	3b2e <__aeabi_dsub+0x60a>
    3b46:	46c0      	nop			; (mov r8, r8)
    3b48:	000007ff 	.word	0x000007ff
    3b4c:	ff7fffff 	.word	0xff7fffff

00003b50 <__aeabi_d2iz>:
    3b50:	b530      	push	{r4, r5, lr}
    3b52:	4d13      	ldr	r5, [pc, #76]	; (3ba0 <__aeabi_d2iz+0x50>)
    3b54:	030a      	lsls	r2, r1, #12
    3b56:	004b      	lsls	r3, r1, #1
    3b58:	0b12      	lsrs	r2, r2, #12
    3b5a:	0d5b      	lsrs	r3, r3, #21
    3b5c:	0fc9      	lsrs	r1, r1, #31
    3b5e:	2400      	movs	r4, #0
    3b60:	42ab      	cmp	r3, r5
    3b62:	dd10      	ble.n	3b86 <__aeabi_d2iz+0x36>
    3b64:	4c0f      	ldr	r4, [pc, #60]	; (3ba4 <__aeabi_d2iz+0x54>)
    3b66:	42a3      	cmp	r3, r4
    3b68:	dc0f      	bgt.n	3b8a <__aeabi_d2iz+0x3a>
    3b6a:	2480      	movs	r4, #128	; 0x80
    3b6c:	4d0e      	ldr	r5, [pc, #56]	; (3ba8 <__aeabi_d2iz+0x58>)
    3b6e:	0364      	lsls	r4, r4, #13
    3b70:	4322      	orrs	r2, r4
    3b72:	1aed      	subs	r5, r5, r3
    3b74:	2d1f      	cmp	r5, #31
    3b76:	dd0b      	ble.n	3b90 <__aeabi_d2iz+0x40>
    3b78:	480c      	ldr	r0, [pc, #48]	; (3bac <__aeabi_d2iz+0x5c>)
    3b7a:	1ac3      	subs	r3, r0, r3
    3b7c:	40da      	lsrs	r2, r3
    3b7e:	4254      	negs	r4, r2
    3b80:	2900      	cmp	r1, #0
    3b82:	d100      	bne.n	3b86 <__aeabi_d2iz+0x36>
    3b84:	0014      	movs	r4, r2
    3b86:	0020      	movs	r0, r4
    3b88:	bd30      	pop	{r4, r5, pc}
    3b8a:	4b09      	ldr	r3, [pc, #36]	; (3bb0 <__aeabi_d2iz+0x60>)
    3b8c:	18cc      	adds	r4, r1, r3
    3b8e:	e7fa      	b.n	3b86 <__aeabi_d2iz+0x36>
    3b90:	4c08      	ldr	r4, [pc, #32]	; (3bb4 <__aeabi_d2iz+0x64>)
    3b92:	40e8      	lsrs	r0, r5
    3b94:	46a4      	mov	ip, r4
    3b96:	4463      	add	r3, ip
    3b98:	409a      	lsls	r2, r3
    3b9a:	4302      	orrs	r2, r0
    3b9c:	e7ef      	b.n	3b7e <__aeabi_d2iz+0x2e>
    3b9e:	46c0      	nop			; (mov r8, r8)
    3ba0:	000003fe 	.word	0x000003fe
    3ba4:	0000041d 	.word	0x0000041d
    3ba8:	00000433 	.word	0x00000433
    3bac:	00000413 	.word	0x00000413
    3bb0:	7fffffff 	.word	0x7fffffff
    3bb4:	fffffbed 	.word	0xfffffbed

00003bb8 <__aeabi_ui2d>:
    3bb8:	b510      	push	{r4, lr}
    3bba:	1e04      	subs	r4, r0, #0
    3bbc:	d028      	beq.n	3c10 <__aeabi_ui2d+0x58>
    3bbe:	f000 f833 	bl	3c28 <__clzsi2>
    3bc2:	4b15      	ldr	r3, [pc, #84]	; (3c18 <__aeabi_ui2d+0x60>)
    3bc4:	4a15      	ldr	r2, [pc, #84]	; (3c1c <__aeabi_ui2d+0x64>)
    3bc6:	1a1b      	subs	r3, r3, r0
    3bc8:	1ad2      	subs	r2, r2, r3
    3bca:	2a1f      	cmp	r2, #31
    3bcc:	dd15      	ble.n	3bfa <__aeabi_ui2d+0x42>
    3bce:	4a14      	ldr	r2, [pc, #80]	; (3c20 <__aeabi_ui2d+0x68>)
    3bd0:	1ad2      	subs	r2, r2, r3
    3bd2:	4094      	lsls	r4, r2
    3bd4:	2200      	movs	r2, #0
    3bd6:	0324      	lsls	r4, r4, #12
    3bd8:	055b      	lsls	r3, r3, #21
    3bda:	0b24      	lsrs	r4, r4, #12
    3bdc:	0d5b      	lsrs	r3, r3, #21
    3bde:	2100      	movs	r1, #0
    3be0:	0010      	movs	r0, r2
    3be2:	0324      	lsls	r4, r4, #12
    3be4:	0d0a      	lsrs	r2, r1, #20
    3be6:	0b24      	lsrs	r4, r4, #12
    3be8:	0512      	lsls	r2, r2, #20
    3bea:	4322      	orrs	r2, r4
    3bec:	4c0d      	ldr	r4, [pc, #52]	; (3c24 <__aeabi_ui2d+0x6c>)
    3bee:	051b      	lsls	r3, r3, #20
    3bf0:	4022      	ands	r2, r4
    3bf2:	4313      	orrs	r3, r2
    3bf4:	005b      	lsls	r3, r3, #1
    3bf6:	0859      	lsrs	r1, r3, #1
    3bf8:	bd10      	pop	{r4, pc}
    3bfa:	0021      	movs	r1, r4
    3bfc:	4091      	lsls	r1, r2
    3bfe:	000a      	movs	r2, r1
    3c00:	210b      	movs	r1, #11
    3c02:	1a08      	subs	r0, r1, r0
    3c04:	40c4      	lsrs	r4, r0
    3c06:	055b      	lsls	r3, r3, #21
    3c08:	0324      	lsls	r4, r4, #12
    3c0a:	0b24      	lsrs	r4, r4, #12
    3c0c:	0d5b      	lsrs	r3, r3, #21
    3c0e:	e7e6      	b.n	3bde <__aeabi_ui2d+0x26>
    3c10:	2300      	movs	r3, #0
    3c12:	2400      	movs	r4, #0
    3c14:	2200      	movs	r2, #0
    3c16:	e7e2      	b.n	3bde <__aeabi_ui2d+0x26>
    3c18:	0000041e 	.word	0x0000041e
    3c1c:	00000433 	.word	0x00000433
    3c20:	00000413 	.word	0x00000413
    3c24:	800fffff 	.word	0x800fffff

00003c28 <__clzsi2>:
    3c28:	211c      	movs	r1, #28
    3c2a:	2301      	movs	r3, #1
    3c2c:	041b      	lsls	r3, r3, #16
    3c2e:	4298      	cmp	r0, r3
    3c30:	d301      	bcc.n	3c36 <__clzsi2+0xe>
    3c32:	0c00      	lsrs	r0, r0, #16
    3c34:	3910      	subs	r1, #16
    3c36:	0a1b      	lsrs	r3, r3, #8
    3c38:	4298      	cmp	r0, r3
    3c3a:	d301      	bcc.n	3c40 <__clzsi2+0x18>
    3c3c:	0a00      	lsrs	r0, r0, #8
    3c3e:	3908      	subs	r1, #8
    3c40:	091b      	lsrs	r3, r3, #4
    3c42:	4298      	cmp	r0, r3
    3c44:	d301      	bcc.n	3c4a <__clzsi2+0x22>
    3c46:	0900      	lsrs	r0, r0, #4
    3c48:	3904      	subs	r1, #4
    3c4a:	a202      	add	r2, pc, #8	; (adr r2, 3c54 <__clzsi2+0x2c>)
    3c4c:	5c10      	ldrb	r0, [r2, r0]
    3c4e:	1840      	adds	r0, r0, r1
    3c50:	4770      	bx	lr
    3c52:	46c0      	nop			; (mov r8, r8)
    3c54:	02020304 	.word	0x02020304
    3c58:	01010101 	.word	0x01010101
	...

00003c64 <__libc_init_array>:
    3c64:	b570      	push	{r4, r5, r6, lr}
    3c66:	2600      	movs	r6, #0
    3c68:	4d0c      	ldr	r5, [pc, #48]	; (3c9c <__libc_init_array+0x38>)
    3c6a:	4c0d      	ldr	r4, [pc, #52]	; (3ca0 <__libc_init_array+0x3c>)
    3c6c:	1b64      	subs	r4, r4, r5
    3c6e:	10a4      	asrs	r4, r4, #2
    3c70:	42a6      	cmp	r6, r4
    3c72:	d109      	bne.n	3c88 <__libc_init_array+0x24>
    3c74:	2600      	movs	r6, #0
    3c76:	f000 f881 	bl	3d7c <_init>
    3c7a:	4d0a      	ldr	r5, [pc, #40]	; (3ca4 <__libc_init_array+0x40>)
    3c7c:	4c0a      	ldr	r4, [pc, #40]	; (3ca8 <__libc_init_array+0x44>)
    3c7e:	1b64      	subs	r4, r4, r5
    3c80:	10a4      	asrs	r4, r4, #2
    3c82:	42a6      	cmp	r6, r4
    3c84:	d105      	bne.n	3c92 <__libc_init_array+0x2e>
    3c86:	bd70      	pop	{r4, r5, r6, pc}
    3c88:	00b3      	lsls	r3, r6, #2
    3c8a:	58eb      	ldr	r3, [r5, r3]
    3c8c:	4798      	blx	r3
    3c8e:	3601      	adds	r6, #1
    3c90:	e7ee      	b.n	3c70 <__libc_init_array+0xc>
    3c92:	00b3      	lsls	r3, r6, #2
    3c94:	58eb      	ldr	r3, [r5, r3]
    3c96:	4798      	blx	r3
    3c98:	3601      	adds	r6, #1
    3c9a:	e7f2      	b.n	3c82 <__libc_init_array+0x1e>
    3c9c:	00003d88 	.word	0x00003d88
    3ca0:	00003d88 	.word	0x00003d88
    3ca4:	00003d88 	.word	0x00003d88
    3ca8:	00003d8c 	.word	0x00003d8c

00003cac <memset>:
    3cac:	0003      	movs	r3, r0
    3cae:	1882      	adds	r2, r0, r2
    3cb0:	4293      	cmp	r3, r2
    3cb2:	d100      	bne.n	3cb6 <memset+0xa>
    3cb4:	4770      	bx	lr
    3cb6:	7019      	strb	r1, [r3, #0]
    3cb8:	3301      	adds	r3, #1
    3cba:	e7f9      	b.n	3cb0 <memset+0x4>

00003cbc <tc_interrupt_vectors.12490>:
    3cbc:	0e0d 0000 0800 4200 0c00 4200 1000 4200     .......B...B...B

00003ccc <_tcc_intflag>:
    3ccc:	0001 0000 0002 0000 0004 0000 0008 0000     ................
    3cdc:	1000 0000 2000 0000 4000 0000 8000 0000     ..... ...@......
    3cec:	0000 0001 0000 0002 0000 0004 0000 0008     ................
    3cfc:	2bb4 0000 2b96 0000 2b50 0000 2a6e 0000     .+...+..P+..n*..
    3d0c:	2b50 0000 2b88 0000 2b50 0000 2a6e 0000     P+...+..P+..n*..
    3d1c:	2b96 0000 2b96 0000 2b88 0000 2a6e 0000     .+...+...+..n*..
    3d2c:	2a66 0000 2a66 0000 2a66 0000 2dcc 0000     f*..f*..f*...-..
    3d3c:	3214 0000 30d4 0000 30d4 0000 30d0 0000     .2...0...0...0..
    3d4c:	31ec 0000 31ec 0000 31de 0000 30d0 0000     .1...1...1...0..
    3d5c:	31ec 0000 31de 0000 31ec 0000 30d0 0000     .1...1...1...0..
    3d6c:	31f4 0000 31f4 0000 31f4 0000 33f8 0000     .1...1...1...3..

00003d7c <_init>:
    3d7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d7e:	46c0      	nop			; (mov r8, r8)
    3d80:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3d82:	bc08      	pop	{r3}
    3d84:	469e      	mov	lr, r3
    3d86:	4770      	bx	lr

00003d88 <__init_array_start>:
    3d88:	000000b5 	.word	0x000000b5

00003d8c <_fini>:
    3d8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    3d8e:	46c0      	nop			; (mov r8, r8)
    3d90:	bcf8      	pop	{r3, r4, r5, r6, r7}
    3d92:	bc08      	pop	{r3}
    3d94:	469e      	mov	lr, r3
    3d96:	4770      	bx	lr

00003d98 <__fini_array_start>:
    3d98:	0000008d 	.word	0x0000008d
