$date
	Thu Feb 06 13:35:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_fpu_multiply $end
$var wire 32 ! result [31:0] $end
$var reg 32 " a [31:0] $end
$var reg 32 # b [31:0] $end
$scope module dut $end
$var wire 32 $ a [31:0] $end
$var wire 32 % b [31:0] $end
$var wire 1 & sign_b $end
$var wire 1 ' sign_a $end
$var wire 32 ( result [31:0] $end
$var wire 24 ) frac_b [23:0] $end
$var wire 24 * frac_a [23:0] $end
$var wire 8 + exp_b [7:0] $end
$var wire 8 , exp_a [7:0] $end
$var parameter 32 - bias $end
$var parameter 32 . double $end
$var parameter 32 / exponent $end
$var parameter 32 0 mantissa $end
$var parameter 32 1 size $end
$var reg 48 2 diff_mantissa [47:0] $end
$var reg 1 3 found $end
$var reg 9 4 new_exp [8:0] $end
$var reg 1 5 new_sign_bit $end
$scope begin $ivl_for_loop0 $end
$var integer 32 6 i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100000 1
b10111 0
b1000 /
b0 .
b1111111 -
$end
#0
$dumpvars
b110000 6
x5
bx 4
03
b0 2
bx ,
bx +
bx *
bx )
bx00000000000000000000000 (
x'
x&
bx %
bx $
bx #
bx "
bx00000000000000000000000 !
$end
#5000
13
b1000000000000000000000000000000 !
b1000000000000000000000000000000 (
b100000000000000000000000 )
b110000 6
b100000000000000000000000000000000000000000000000 2
b10000000 4
05
b100000000000000000000000 *
0&
b10000000 +
0'
b1111111 ,
b1000000000000000000000000000000 #
b1000000000000000000000000000000 %
b111111100000000000000000000000 "
b111111100000000000000000000000 $
#15000
b1000000110000000000000000000000 !
b1000000110000000000000000000000 (
b110000 6
13
b110000000000000000000000000000000000000000000000 2
b10000001 4
b110000000000000000000000 *
b10000000 ,
b1000000010000000000000000000000 "
b1000000010000000000000000000000 $
#25000
b0 !
b0 (
b0 )
b110000 6
03
b0 2
b111010010 4
b0 +
b0 #
b0 %
#35000
