m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/fouristoOneMuxUsingCaseStatement
vdec2to4
!s110 1598939990
!i10b 1
!s100 Lce>1PAXX2GXAEOcHUk:o3
Ijl0X81ATMnl`NQm?F1C=80
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/dec2to4
w1598939977
8/home/sriram/Documents/Verilog/dec2to4/dec2to4.v
F/home/sriram/Documents/Verilog/dec2to4/dec2to4.v
L0 5
OV;L;10.5b;63
r1
!s85 0
31
!s108 1598939990.000000
!s107 /home/sriram/Documents/Verilog/dec2to4/dec2to4.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/dec2to4/dec2to4.v|
!i113 1
o-work work
tCvgOpt 0
