<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>config_accelerator</thread>
	</reg_ops>
	<thread>
		<name>config_accelerator</name>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>1.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>1.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.0000</total_area>
		<comb_area>1.0000</comb_area>
		<seq_area>1.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>1</total_bits>
		<state_count>4</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>ready_arb</thread>
	</reg_ops>
	<thread>
		<name>ready_arb</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>^</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.0000</total_area>
		<comb_area>5.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>back_method_0</thread>
	</reg_ops>
	<thread>
		<name>back_method_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Muxb_1_2_5_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>69</reg_bits>
		<reg_count>6</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>69</count>
			<total_area>69.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>5.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>111.0000</total_area>
		<comb_area>42.0000</comb_area>
		<seq_area>69.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>69</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>process_0</thread>
	</reg_ops>
	<thread>
		<name>process_0</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4.0000</total_area>
		<comb_area>4.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>load_input</thread>
	</reg_ops>
	<thread>
		<name>load_input</name>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1070</delay>
			<module_name>mac_Sub_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7600</delay>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>33.0000</unit_area>
			<comb_area>33.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>33.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>31.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux2U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>18.0000</unit_area>
			<comb_area>18.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>18.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>17.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>16.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>410</reg_bits>
		<reg_count>22</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>410</count>
			<total_area>410.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>190.6667</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1171.0000</total_area>
		<comb_area>761.0000</comb_area>
		<seq_area>410.0000</seq_area>
		<ded_mults>3</ded_mults>
		<total_bits>410</total_bits>
		<state_count>11</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>valid_arb</thread>
	</reg_ops>
	<thread>
		<name>valid_arb</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>^</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>5.0000</total_area>
		<comb_area>5.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>back_method_1</thread>
	</reg_ops>
	<thread>
		<name>back_method_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Muxb_1_2_5_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>4</reg_bits>
		<reg_count>4</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>4</count>
			<total_area>4.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>4.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.0000</total_area>
		<comb_area>6.0000</comb_area>
		<seq_area>4.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>4</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>process_1</thread>
	</reg_ops>
	<thread>
		<name>process_1</name>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>1.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>0</reg_bits>
		<reg_count>0</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>0</count>
			<total_area>0.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>0.0000</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2.0000</total_area>
		<comb_area>2.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<ded_mults>0</ded_mults>
		<total_bits>0</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>store_output</thread>
	</reg_ops>
	<thread>
		<name>store_output</name>
		<resource>
			<latency>0</latency>
			<delay>1.1070</delay>
			<module_name>mac_Sub_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>128.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>33.0000</unit_area>
			<comb_area>33.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>66.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx7U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>62.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7600</delay>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux2U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>18.0000</unit_area>
			<comb_area>18.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>18.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>17.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3550</delay>
			<module_name>mac_N_Mux_32_2_4_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>16.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>3.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Or_32Sx1U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>|</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>523</reg_bits>
		<reg_count>25</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>523</count>
			<total_area>523.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>345.3333</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1567.0000</total_area>
		<comb_area>1044.0000</comb_area>
		<seq_area>523.0000</seq_area>
		<ded_mults>6</ded_mults>
		<total_bits>523</total_bits>
		<state_count>12</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>1</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>compute_kernel</thread>
	</reg_ops>
	<thread>
		<name>compute_kernel</name>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.1150</delay>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>-</label>
			<unit_area>64.0000</unit_area>
			<comb_area>64.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>64.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>5.8560</delay>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>*</label>
			<unit_area>31.0000</unit_area>
			<comb_area>31.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>3</ded_mults>
			<total_area>62.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>3</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>48.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7600</delay>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Sx2U_32S_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>34.0000</unit_area>
			<comb_area>34.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>1.0250</delay>
			<module_name>mac_Add_32Ux2U_32U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>34.0000</unit_area>
			<comb_area>34.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>34.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&gt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8040</delay>
			<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>&lt;</label>
			<unit_area>32.0000</unit_area>
			<comb_area>32.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3550</delay>
			<module_name>mac_N_Mux_32_2_3_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>MUX(2)</label>
			<unit_area>16.0000</unit_area>
			<comb_area>16.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>32.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7910</delay>
			<module_name>mac_Equal_32Ux32U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>==</label>
			<unit_area>23.0000</unit_area>
			<comb_area>23.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>23.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.7600</delay>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>17.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.8130</delay>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>1</count>
			<label>+</label>
			<unit_area>17.0000</unit_area>
			<comb_area>17.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>17.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_Not_1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>4</count>
			<label>!</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>4.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<resource>
			<latency>0</latency>
			<delay>0.3460</delay>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<resource_kind>FUNCTION</resource_kind>
			<module_origin>CYN_AUTO</module_origin>
			<count>2</count>
			<label>&amp;</label>
			<unit_area>1.0000</unit_area>
			<comb_area>1.0000</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<ded_mults>0</ded_mults>
			<total_area>2.0000</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>421</reg_bits>
		<reg_count>28</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>421</count>
			<total_area>421.0000</total_area>
			<unit_area>1.0000</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<ded_mults>0</ded_mults>
			<latency>1</latency>
			<delay>0.76</delay>
			<setup_time>0.537</setup_time>
		</resource>
		<mux_area>363.6667</mux_area>
		<control_area>0.0000</control_area>
		<total_area>1412.0000</total_area>
		<comb_area>991.0000</comb_area>
		<seq_area>421.0000</seq_area>
		<ded_mults>6</ded_mults>
		<total_bits>421</total_bits>
		<state_count>10</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<state_encoding>
		<thread>load_input</thread>
		<state_reg>
			<name>global_state</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>10</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>11</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>compute_kernel</thread>
		<state_reg>
			<name>global_state1</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>14</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>15</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>16</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>17</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>5</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>store_output</thread>
		<state_reg>
			<name>global_state2</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
			<value>
				<encoded>3</encoded>
				<cycle_id>4</cycle_id>
			</value>
			<value>
				<encoded>4</encoded>
				<cycle_id>5</cycle_id>
			</value>
			<value>
				<encoded>5</encoded>
				<cycle_id>6</cycle_id>
			</value>
			<value>
				<encoded>6</encoded>
				<cycle_id>7</cycle_id>
			</value>
			<value>
				<encoded>7</encoded>
				<cycle_id>8</cycle_id>
			</value>
			<value>
				<encoded>8</encoded>
				<cycle_id>9</cycle_id>
			</value>
			<value>
				<encoded>9</encoded>
				<cycle_id>11</cycle_id>
			</value>
			<value>
				<encoded>10</encoded>
				<cycle_id>12</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<state_encoding>
		<thread>config_accelerator</thread>
		<state_reg>
			<name>global_state3</name>
			<value>
				<encoded>0</encoded>
				<cycle_id>1</cycle_id>
			</value>
			<value>
				<encoded>1</encoded>
				<cycle_id>2</cycle_id>
			</value>
			<value>
				<encoded>2</encoded>
				<cycle_id>3</cycle_id>
			</value>
		</state_reg>
	</state_encoding>
	<memory_mapping>
		<array>
			<name>plm_in_ping</name>
			<dimension>6400</dimension>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<simple_depth>6400</simple_depth>
			<compact_depth>6400</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_in_ping</name>
			<module_name>mac_plm_block_in_dma64</module_name>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<source_loc>1697</source_loc>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_in_pong</name>
			<dimension>6400</dimension>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<simple_depth>6400</simple_depth>
			<compact_depth>6400</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_in_pong</name>
			<module_name>mac_plm_block_in_dma64</module_name>
			<word_count>6400</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>204800</total_bits>
			<source_loc>1698</source_loc>
			<datatype>
				<array>6400</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_out_ping</name>
			<dimension>100</dimension>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<simple_depth>100</simple_depth>
			<compact_depth>100</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_out_ping</name>
			<module_name>mac_plm_block_out_dma64</module_name>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<source_loc>1699</source_loc>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<memory_mapping>
		<array>
			<name>plm_out_pong</name>
			<dimension>100</dimension>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<simple_depth>100</simple_depth>
			<compact_depth>100</compact_depth>
			<flattened>0</flattened>
		</array>
		<module_inst>
			<name>plm_out_pong</name>
			<module_name>mac_plm_block_out_dma64</module_name>
			<word_count>100</word_count>
			<bits_per_word>32</bits_per_word>
			<total_bits>3200</total_bits>
			<source_loc>1700</source_loc>
			<datatype>
				<array>100</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
		</module_inst>
	</memory_mapping>
	<resource>
		<latency>0</latency>
		<delay>1.1070</delay>
		<module_name>mac_Sub_32Sx1U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>192.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>6</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>192.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>192.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>5.8560</delay>
		<module_name>mac_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>*</label>
		<unit_area>31.0000</unit_area>
		<comb_area>31.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>3</ded_mults>
		<total_area>155.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx13U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>128.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Sx1U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>33.0000</unit_area>
		<comb_area>33.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>99.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>96.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_MuxB_64_2_1_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>96.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>96.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7600</delay>
		<module_name>mac_Add_13Ux1U_13U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>85.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_Mux_32_2_2_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.1150</delay>
		<module_name>mac_Sub_32Sx7U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>-</label>
		<unit_area>64.0000</unit_area>
		<comb_area>64.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>64.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8130</delay>
		<module_name>mac_Add_16Ux1U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>51.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8130</delay>
		<module_name>mac_Add_16Ux2U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>18.0000</unit_area>
		<comb_area>18.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>36.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Ux2U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>34.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7600</delay>
		<module_name>mac_Add_13Sx1U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>17.0000</unit_area>
		<comb_area>17.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>34.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>1.0250</delay>
		<module_name>mac_Add_32Sx2U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>+</label>
		<unit_area>34.0000</unit_area>
		<comb_area>34.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>34.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&lt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_3_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.8040</delay>
		<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>&gt;</label>
		<unit_area>32.0000</unit_area>
		<comb_area>32.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>32.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_in_dma64</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<count>2</count>
		<unit_area>13.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>26.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.7910</delay>
		<module_name>mac_Equal_32Ux32U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>==</label>
		<unit_area>23.0000</unit_area>
		<comb_area>23.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>23.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>18</count>
		<not_in_use/>
		<label>!</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>18.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3550</delay>
		<module_name>mac_N_Mux_32_2_4_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>16.0000</unit_area>
		<comb_area>16.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>16.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>7</count>
		<not_in_use/>
		<label>&amp;</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>7.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>5</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>5.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Xor_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>4</count>
		<not_in_use/>
		<label>^</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>4.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_Or_32Sx1U_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>3</count>
		<not_in_use/>
		<label>|</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>3.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.3460</delay>
		<module_name>mac_N_Muxb_1_2_5_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<count>2</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>1.0000</unit_area>
		<comb_area>1.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>1</latency>
		<setup_time>0.0600</setup_time>
		<delay>0.2000</delay>
		<module_name>mac_plm_block_out_dma64</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>LIBRARY</module_origin>
		<count>2</count>
		<unit_area>1.0000</unit_area>
		<comb_area>-1.0000</comb_area>
		<seq_area>-1.0000</seq_area>
		<reg_bits>0</reg_bits>
		<ded_mults>0</ded_mults>
		<total_area>2.0000</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>memlib</cynth_lib>
	</resource>
	<reg_bits>1471</reg_bits>
	<reg_count>121</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>1471</count>
		<total_area>2711.0000</total_area>
		<unit_area>1.8430</unit_area>
		<comb_area>0.8430</comb_area>
		<seq_area>1.0000</seq_area>
		<ded_mults>0</ded_mults>
		<latency>1</latency>
		<delay>0.76</delay>
		<setup_time>0.537</setup_time>
	</resource>
	<mux_area>802.0000</mux_area>
	<control_area>260.2616</control_area>
	<total_area>5752.0000</total_area>
	<comb_area>4253.0000</comb_area>
	<seq_area>1471.0000</seq_area>
	<ded_mults>15</ded_mults>
	<total_bits>1471</total_bits>
	<state_count>49</state_count>
	<netlist>
		<module_name>mac</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>1648</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rst</name>
			<datatype W="1">bool</datatype>
			<source_loc>1649</source_loc>
		</port>
		<source_loc>
			<id>13056</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20052,13034,13088</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_read_chnl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13056</source_loc>
		</port>
		<source_loc>
			<id>13057</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20051,13036,13244</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_read_chnl_data</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13057</source_loc>
		</port>
		<source_loc>
			<id>14620</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14053,14051,14131,14117,18439,20050,12980</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_chnl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>14620</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>7063</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>286</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11871</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7063,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12292</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11871,17987</sub_loc>
		</source_loc>
		<source_loc>
			<id>14476</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12292,20049,13195,13597,13981</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_n</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14476</source_loc>
		</port>
		<source_loc>
			<id>7184</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>158</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11874</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7184,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12328</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11874,17609</sub_loc>
		</source_loc>
		<source_loc>
			<id>6924</id>
			<loc_kind>DECL</loc_kind>
			<label>config</label>
			<file_id>1</file_id>
			<line>38</line>
			<col>21</col>
		</source_loc>
		<source_loc>
			<id>11864</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12262</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11864,18308</sub_loc>
		</source_loc>
		<source_loc>
			<id>14560</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12328,12262,20048,13194,13596,13978</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_vec</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14560</source_loc>
		</port>
		<source_loc>
			<id>11873</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7184,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12329</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11873,17612</sub_loc>
		</source_loc>
		<source_loc>
			<id>11863</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12263</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11863,18311</sub_loc>
		</source_loc>
		<source_loc>
			<id>14562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12329,12263,20047,13193,13595,13973</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>conf_info_mac_len</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14562</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>conf_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>12956</source_loc>
		</port>
		<source_loc>
			<id>13694</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13586,13672,13673</sub_loc>
		</source_loc>
		<source_loc>
			<id>13695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13694,13696,13697,13698</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>acc_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>13695</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<port>
			<direction>out</direction>
			<name>debug</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1654</source_loc>
		</port>
		<source_loc>
			<id>13288</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13187,13226,13229</sub_loc>
		</source_loc>
		<source_loc>
			<id>13299</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13288,13300,13301,13302</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13299</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<source_loc>
			<id>13287</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20045,13225</sub_loc>
		</source_loc>
		<source_loc>
			<id>13293</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13287,13294</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13293</source_loc>
		</port>
		<source_loc>
			<id>13286</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20044,13224</sub_loc>
		</source_loc>
		<source_loc>
			<id>13295</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13286,13296</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13295</source_loc>
		</port>
		<source_loc>
			<id>13285</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20043,13223</sub_loc>
		</source_loc>
		<source_loc>
			<id>13297</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13285,13298</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_read_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13297</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>dma_read_ctrl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13227</source_loc>
		</port>
		<source_loc>
			<id>13693</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13587,13636,13639</sub_loc>
		</source_loc>
		<source_loc>
			<id>13712</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13693,13713,13714,13715</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13712</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</port>
		<source_loc>
			<id>13692</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20040,13635</sub_loc>
		</source_loc>
		<source_loc>
			<id>13706</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13692,13707</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_index</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13706</source_loc>
		</port>
		<source_loc>
			<id>13691</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20039,13634</sub_loc>
		</source_loc>
		<source_loc>
			<id>13708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13691,13709</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_length</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13708</source_loc>
		</port>
		<source_loc>
			<id>13690</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20038,13633</sub_loc>
		</source_loc>
		<source_loc>
			<id>13710</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13690,13711</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_ctrl_data_size</name>
			<datatype W="3">sc_uint</datatype>
			<source_loc>13710</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>dma_write_ctrl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13637</source_loc>
		</port>
		<source_loc>
			<id>14639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13976,20036,13423</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_chnl_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>14639</source_loc>
			<async/>
		</port>
		<source_loc>
			<id>13701</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13661,13702</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dma_write_chnl_data</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13701</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_64</module_name>
		</port>
		<source_loc>
			<id>13467</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20034,13456,13487</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>dma_write_chnl_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13467</source_loc>
		</port>
		<source_file>
			<path>./memlib/c_parts/mac_plm_block_in_dma64.h</path>
			<file_kind>RTL_C</file_kind>
			<file_id>28</file_id>
			<suppressed_file/>
			<mod_time>Sun Mar 28 16:19:17 2021</mod_time>
		</source_file>
		<source_loc>
			<id>987</id>
			<loc_kind>DECL</loc_kind>
			<label>WE0</label>
			<file_id>28</file_id>
			<line>64</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>987</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>988</id>
			<loc_kind>DECL</loc_kind>
			<label>CE0</label>
			<file_id>28</file_id>
			<line>65</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>988</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>989</id>
			<loc_kind>DECL</loc_kind>
			<label>D0</label>
			<file_id>28</file_id>
			<line>66</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>989</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>990</id>
			<loc_kind>DECL</loc_kind>
			<label>A0</label>
			<file_id>28</file_id>
			<line>67</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_A0_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>990</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>991</id>
			<loc_kind>DECL</loc_kind>
			<label>WEM0</label>
			<file_id>28</file_id>
			<line>68</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>991</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>992</id>
			<loc_kind>DECL</loc_kind>
			<label>WE1</label>
			<file_id>28</file_id>
			<line>69</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>992</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>993</id>
			<loc_kind>DECL</loc_kind>
			<label>CE1</label>
			<file_id>28</file_id>
			<line>70</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>993</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>994</id>
			<loc_kind>DECL</loc_kind>
			<label>D1</label>
			<file_id>28</file_id>
			<line>71</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_D1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>994</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>995</id>
			<loc_kind>DECL</loc_kind>
			<label>A1</label>
			<file_id>28</file_id>
			<line>72</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_A1_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>995</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>996</id>
			<loc_kind>DECL</loc_kind>
			<label>WEM1</label>
			<file_id>28</file_id>
			<line>73</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_WEM1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>996</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>997</id>
			<loc_kind>DECL</loc_kind>
			<label>CE2</label>
			<file_id>28</file_id>
			<line>74</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_CE2_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>997</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>998</id>
			<loc_kind>DECL</loc_kind>
			<label>Q2</label>
			<file_id>28</file_id>
			<line>75</line>
			<col>26</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_Q2_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>998</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>999</id>
			<loc_kind>DECL</loc_kind>
			<label>A2</label>
			<file_id>28</file_id>
			<line>76</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_shared_A2_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>999</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>987</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>988</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>989</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_A0_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>990</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>991</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>992</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>993</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_D1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>994</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_A1_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>995</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_WEM1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>996</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_CE2_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>997</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_Q2_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>998</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_shared_A2_wire</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>999</source_loc>
			<preserved/>
		</signal>
		<source_file>
			<path>./memlib/c_parts/mac_plm_block_out_dma64.h</path>
			<file_kind>RTL_C</file_kind>
			<file_id>29</file_id>
			<suppressed_file/>
			<mod_time>Sun Mar 28 16:19:17 2021</mod_time>
		</source_file>
		<source_loc>
			<id>1151</id>
			<loc_kind>DECL</loc_kind>
			<label>WE0</label>
			<file_id>29</file_id>
			<line>64</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1151</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1152</id>
			<loc_kind>DECL</loc_kind>
			<label>CE0</label>
			<file_id>29</file_id>
			<line>65</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1152</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1153</id>
			<loc_kind>DECL</loc_kind>
			<label>D0</label>
			<file_id>29</file_id>
			<line>66</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1153</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1154</id>
			<loc_kind>DECL</loc_kind>
			<label>A0</label>
			<file_id>29</file_id>
			<line>67</line>
			<col>24</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_A0_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1154</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1155</id>
			<loc_kind>DECL</loc_kind>
			<label>WEM0</label>
			<file_id>29</file_id>
			<line>68</line>
			<col>25</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1155</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1156</id>
			<loc_kind>DECL</loc_kind>
			<label>CE1</label>
			<file_id>29</file_id>
			<line>69</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1156</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1158</id>
			<loc_kind>DECL</loc_kind>
			<label>A1</label>
			<file_id>29</file_id>
			<line>71</line>
			<col>24</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_A1_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1158</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1159</id>
			<loc_kind>DECL</loc_kind>
			<label>CE2</label>
			<file_id>29</file_id>
			<line>72</line>
			<col>18</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_CE2_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1159</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1161</id>
			<loc_kind>DECL</loc_kind>
			<label>A2</label>
			<file_id>29</file_id>
			<line>74</line>
			<col>24</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_A2_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1161</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_WE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1151</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_CE0_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1152</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_D0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1153</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_A0_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1154</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_WEM0_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>1155</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_CE1_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1156</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_A1_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1158</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_CE2_wire</name>
			<datatype W="1">bool</datatype>
			<source_loc>1159</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_shared_A2_wire</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>1161</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>cfg_config_accelerator_next</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11479</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>global_state3</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>11479</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_45_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13488</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_41_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13421</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_40_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13420</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_39_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13419</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_38_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13418</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_42_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13422</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_43_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13461</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13428</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20179,13417,13449,13460</sub_loc>
		</source_loc>
		<source_loc>
			<id>13477</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13428,13478,13479</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_valid_flop</name>
			<datatype W="1">bool</datatype>
			<source_loc>13477</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Muxb_1_2_5_4_44_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13462</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14628</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14035,20650,20178,13416,13448,13450,13463,13469,13470</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14628</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13424</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20177,13415,13447,13458</sub_loc>
		</source_loc>
		<source_loc>
			<id>13471</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13424,13472,13473</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13471</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13426</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20176,13413,13446,13459</sub_loc>
		</source_loc>
		<source_loc>
			<id>13474</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13426,13475,13476</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13474</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_14_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13091</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_13_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13090</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_12_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13089</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12978</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_3_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12977</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_2_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12976</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12975</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>12979</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_9_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13035</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_7_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13044</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_6_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13041</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14130,20192,13024,13026,13038,13061,13062,13087</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_ready_mask</name>
			<datatype W="1">bool</datatype>
			<source_loc>14600</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13042</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12985</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20163,12974,13023,13043</sub_loc>
		</source_loc>
		<source_loc>
			<id>13063</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12985,13064,13065</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_ready_flop</name>
			<datatype W="1">bool</datatype>
			<source_loc>13063</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Muxb_1_2_5_4_10_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13045</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14126,20628,20162,12973,13022,13025,13046,13067,13068</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14602</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12981</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20161,12972,13021,13039</sub_loc>
		</source_loc>
		<source_loc>
			<id>13069</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12981,13070,13071</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13069</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12983</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20160,12970,13020,13040</sub_loc>
		</source_loc>
		<source_loc>
			<id>13072</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12983,13073,13074</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			<datatype W="1">bool</datatype>
			<source_loc>13072</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_64_2_1_4_11_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13047</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state2_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1703</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>mac_N_MuxB_64_2_1_4_67_in2</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>20913</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>1160</id>
			<loc_kind>DECL</loc_kind>
			<label>Q2</label>
			<file_id>29</file_id>
			<line>73</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>14950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13647,1160</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_Q2_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14950</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>1157</id>
			<loc_kind>DECL</loc_kind>
			<label>Q1</label>
			<file_id>29</file_id>
			<line>70</line>
			<col>26</col>
		</source_loc>
		<source_loc>
			<id>14951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13649,1157</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14951</source_loc>
			<preserved/>
		</signal>
		<signal>
			<name>mac_N_MuxB_64_2_1_4_67_in3</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>20896</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13650,1160</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_pong_shared_Q2_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14952</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>14953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13652,1157</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_pong_shared_Q1_wire</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14953</source_loc>
			<preserved/>
		</signal>
		<source_loc>
			<id>12191</id>
			<loc_kind>MAPPED</loc_kind>
			<loc_map_kind>cond</loc_map_kind>
			<opcode>870</opcode>
			<sub_loc>20888</sub_loc>
		</source_loc>
		<source_loc>
			<id>12344</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>21001,12191</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_pong_store_output_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>12344</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl39</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_store_output_A1</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>20907</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_store_output_CE2</name>
			<datatype W="1">bool</datatype>
			<source_loc>21001</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl38</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_store_output_A2</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>21017</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl37</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12190</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20884,17438,8301,17438,8409</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_store_output_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>12190</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl36</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_store_output_A1</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>20924</source_loc>
			<async/>
			<preserved/>
		</signal>
		<source_loc>
			<id>12204</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20994,17438,8301,17438,8409</sub_loc>
		</source_loc>
		<signal>
			<name>plm_out_ping_store_output_CE2</name>
			<datatype W="1">bool</datatype>
			<source_loc>12204</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl35</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_store_output_A2</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>21034</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl34</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_66_out1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>13764</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12195</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20884,17438,8309,17438,8438</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_66_in2_slice</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>12195</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl33</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_65_out1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>13762</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12200</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20884,17438,8309,17438,8422</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_65_in2_slice</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>12200</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl32</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux2U_16U_4_64_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>18803</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl31</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17582</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_63_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13756</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx8S_1U_4_58_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13629</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_32Sx1U_32S_4_54_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13614</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_32Sx1U_32S_4_49_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13601</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Sub_32Sx1U_32S_4_48_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13600</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_47_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13599</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_16Ux2U_16U_4_64_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13760</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14552</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18782,13760</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_31</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14552</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_4_4_59_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13752</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14540</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18775,13750</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_26</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14540</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12204,18805,12190,13748</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14573</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx7U_32S_4_60_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13744</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_32Sx1U_32S_4_55_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13743</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18806,18766,18767,18762,13743,13744</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_23</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14587</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_62_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13741</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_53_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13681</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13769</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13740,13741</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_22</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13769</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx1U_32S_4_51_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13738</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_21</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13738</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Sx1U_32S_4_50_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13736</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_20</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13736</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12328,13734</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_19</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14584</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>11875</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17438,7184,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12327</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11875,17606</sub_loc>
		</source_loc>
		<source_loc>
			<id>14554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12327,13732</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_18</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14554</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_61_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13730</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13726,13727,13730</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13768</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_56_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13724</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18756,18807,13723,13724</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_16</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14556</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_69_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13659</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12347</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20149,17814</sub_loc>
		</source_loc>
		<source_loc>
			<id>14575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12347,13607,13618,13642,13660,13704,13705</sub_loc>
		</source_loc>
		<signal>
			<name>dma_write_chnl_set_valid_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14575</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13663</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13667</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13746</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_71_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13670</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_52_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13605</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_28</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13754</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<signal>
			<name>dma_write_ctrl_data_index_slice</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13706</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<source_loc>
			<id>14550</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18781,18776,13752</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_27</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14550</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>dma_write_ctrl_data_length_slice</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13708</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<signal>
			<name>dma_write_ctrl_data_size_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13710</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>s_reg_34</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13766</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_64</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_64_2_1_4_67_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13766</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13492</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20158,13490,13654,13656,13489</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13492</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state2</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1703</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<signal>
			<name>global_state1_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1702</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<source_loc>
			<id>5817</id>
			<loc_kind>OP</loc_kind>
			<file_id>29</file_id>
			<line>105</line>
			<col>95</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_compute_kernel_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>5817</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl30</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20454</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl29</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>5813</id>
			<loc_kind>OP</loc_kind>
			<file_id>29</file_id>
			<line>105</line>
			<col>63</col>
		</source_loc>
		<signal>
			<name>plm_out_ping_compute_kernel_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>5813</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl28</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18711</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_ping_compute_kernel_A0</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>18710</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>5817</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl27</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>20454</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl26</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>5813</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl25</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18713</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_out_pong_compute_kernel_A0</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>18712</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_91_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14153</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_90_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14152</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_88_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14270</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12299,14149</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_compute_kernel_Q2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14489</source_loc>
		</signal>
		<source_loc>
			<id>14491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12301,14150</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_pong_compute_kernel_Q2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14491</source_loc>
		</signal>
		<signal>
			<name>plm_in_pong_compute_kernel_CE2</name>
			<datatype W="1">bool</datatype>
			<source_loc>20452</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl24</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_compute_kernel_A2</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>18085</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl23</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_ping_compute_kernel_CE2</name>
			<datatype W="1">bool</datatype>
			<source_loc>18699</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl22</name>
			<datatype W="2">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>2.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>2.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_2</module_name>
		</signal>
		<signal>
			<name>plm_in_ping_compute_kernel_A2</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>18074</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl21</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_82_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>14260</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_82_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>18704</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl20</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_81_out1</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>14258</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_13Sx1U_13S_4_81_in2</name>
			<datatype W="13">sc_int</datatype>
			<source_loc>18701</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl19</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux2U_32U_4_79_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>18706</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl18</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_78_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18720</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl17</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_77_in3</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18692</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl16</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_76_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14065</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_76_in2</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>18693</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl15</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>14467</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18690,14016</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14467</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>11870</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7063,1339</sub_loc>
		</source_loc>
		<source_loc>
			<id>12293</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11870,17990</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_73_in1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12293</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl14</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>11869</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17439,7063,1340</sub_loc>
		</source_loc>
		<source_loc>
			<id>12294</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11869,17993</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_73_in2</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12294</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl13</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>17963</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_92_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14274</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12310</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17903,20454</sub_loc>
		</source_loc>
		<source_loc>
			<id>14500</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12310,14274</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_61</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14500</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Sx2U_32S_4_89_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14272</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_And_1Ux1U_1U_4_86_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14268</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_58</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14268</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_85_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14266</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_57</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14266</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Equal_32Ux32U_1U_4_84_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14264</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_56</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14264</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_83_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14262</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_55</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14262</source_loc>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_80_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14256</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_52</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14256</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux2U_32U_4_79_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14254</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12312</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17901,20454</sub_loc>
		</source_loc>
		<source_loc>
			<id>14497</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12312,18708,14254</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_51</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14497</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18066,14272</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_60</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14481</source_loc>
			<area>32.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14450</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18719,14252</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_50</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14450</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14505</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18718,18699,14250</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_49</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14505</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_78_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>14248</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14470</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18690,14248</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_48</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14470</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_77_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14246</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_3_4_96_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14162</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14453</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18703,14243,14244</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_46</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14453</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_95_out1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>14164</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14444</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18716,14240,14241</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_45</name>
			<datatype W="7">sc_uint</datatype>
			<source_loc>14444</source_loc>
			<area>14.0000</area>
			<comb_area>7.0000</comb_area>
			<seq_area>7.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_7</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_3_4_94_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14163</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_44</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14238</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_87_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14236</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_98_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14176</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14507</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18729,18709,14231</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_41</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14507</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>14472</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12292,14229</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_40</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14472</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>s_reg_39</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14227</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>14461</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18098,14225</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_38</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14461</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_75_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14223</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14474</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18679,18730,14222,14223</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_37</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14474</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<source_loc>
			<id>14502</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18699,14235,14236</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_43</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14502</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>14275</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14220,14219</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_36</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14275</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<source_loc>
			<id>14205</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13626,13963,14172,14175</sub_loc>
		</source_loc>
		<source_loc>
			<id>14212</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14205,14213,14214,14215</sub_loc>
		</source_loc>
		<signal>
			<name>output_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>14212</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13689</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13585,13625,13628</sub_loc>
		</source_loc>
		<source_loc>
			<id>13718</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13689,13719,13720,13721,14173</sub_loc>
		</source_loc>
		<signal>
			<name>output_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>13718</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_99_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14178</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14167</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14479</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18697,14246</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_47</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14479</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_97_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14170</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_72_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13985</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_74_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14233</source_loc>
			<async/>
		</signal>
		<signal>
			<name>global_state1</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1702</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<source_loc>
			<id>12959</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12955,12958</sub_loc>
		</source_loc>
		<source_loc>
			<id>12960</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12959,12961,12962,13189,13191,13589,13593,13965,13969</sub_loc>
		</source_loc>
		<signal>
			<name>cfg_done</name>
			<datatype W="1">bool</datatype>
			<source_loc>12960</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>global_state_next</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1701</source_loc>
			<async/>
			<state_reg/>
		</signal>
		<signal>
			<name>mac_LessThan_17Sx32S_1U_4_37_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13267</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>4222</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>115</line>
			<col>96</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4222</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl12</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4157</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>107</line>
			<col>76</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4157</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl11</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4155</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>107</line>
			<col>64</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4155</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl10</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12162</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20693,17440,8135</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12162</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_ping_load_input_A0</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20730</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WEM0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4222</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl9</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_CE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4157</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WE0</name>
			<datatype W="1">bool</datatype>
			<source_loc>4155</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12155</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20693,17440,8138</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_pong_load_input_D0</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12155</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_A0</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20712</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_ping_load_input_WEM1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4222</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12166</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20817,17440,7963,17440,8076</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>12166</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>4218</id>
			<loc_kind>OP</loc_kind>
			<file_id>28</file_id>
			<line>115</line>
			<col>64</col>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_WE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>4218</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12180</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20817,17440,8135</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_ping_load_input_D1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12180</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_ping_load_input_A1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20852</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WEM1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>4222</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_CE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>20828</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_WE1</name>
			<datatype W="1">bool</datatype>
			<source_loc>4218</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>gs_ctrl1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>12173</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20817,17440,8138</sub_loc>
		</source_loc>
		<signal>
			<name>plm_in_pong_load_input_D1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>12173</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>plm_in_pong_load_input_A1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>20834</source_loc>
			<async/>
			<preserved/>
		</signal>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_34_out1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>13253</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_13Ux1U_13U_4_33_out1</name>
			<datatype W="13">sc_uint</datatype>
			<source_loc>13251</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_31_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13250</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20628,20132,13027,13048,13059,13245</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_data_buf</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>14594</source_loc>
			<area>64.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_64</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux2U_16U_4_28_in2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>18649</source_loc>
			<async/>
		</signal>
		<signal>
			<name>gs_ctrl0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>18281</source_loc>
			<state_reg/>
			<area>1.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx14S_1U_4_23_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13219</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Or_32Sx1U_32S_4_19_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13209</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_LessThan_2Sx32S_1U_4_18_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13199</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Mul_32Ux32U_32U_4_16_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13207</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14397</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18619,13341</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_9</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14397</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>12148</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20693,17440,7963,17440,8076</sub_loc>
		</source_loc>
		<source_loc>
			<id>14435</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18658,12148,12166,13339</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_8</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>14435</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx13U_32S_4_25_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13335</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_32Sx1U_32S_4_20_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13334</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14438</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18659,18610,18607,18611,13334,13335</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_6</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14438</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Sub_32Sx1U_32S_4_17_out1</name>
			<datatype W="32">sc_int</datatype>
			<source_loc>13332</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_5</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13332</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<source_loc>
			<id>11865</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>17440,6924,1338</sub_loc>
		</source_loc>
		<source_loc>
			<id>12261</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>11865,18305</sub_loc>
		</source_loc>
		<source_loc>
			<id>14411</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12261,13330</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_4</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14411</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_Add_32Ux32U_32U_4_26_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13328</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_35_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13264</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_GreaterThan_32Sx2S_1U_4_22_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13337</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Add_16Ux1U_16U_4_21_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13324</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14413</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18600,18660,13323,13324</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_2</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14413</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_N_MuxB_64_2_1_4_29_out1</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13321</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_15</name>
			<datatype W="64">sc_uint</datatype>
			<source_loc>13321</source_loc>
			<area>128.0000</area>
			<comb_area>64.0000</comb_area>
			<seq_area>64.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_64</module_name>
		</signal>
		<signal>
			<name>mac_Add_16Ux2U_16U_4_28_out1</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>13319</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>14409</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18626,13319</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_14</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14409</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<source_loc>
			<id>12160</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20693,17440,7970,17440,8078</sub_loc>
		</source_loc>
		<source_loc>
			<id>12153</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20693,17440,7970,17440,8094</sub_loc>
		</source_loc>
		<source_loc>
			<id>14390</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12160,12153,13317</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_13</name>
			<datatype W="16">sc_uint</datatype>
			<source_loc>14390</source_loc>
			<area>32.0000</area>
			<comb_area>16.0000</comb_area>
			<seq_area>16.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_16</module_name>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_27_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13315</source_loc>
			<async/>
		</signal>
		<signal>
			<name>s_reg_12</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13315</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13353</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13326,13327,13328</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_3</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13353</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>mac_N_Mux_32_2_2_4_24_out1</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>13311</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_36_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13262</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13342</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13308,13309</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13342</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_as_1</module_name>
		</signal>
		<source_loc>
			<id>14204</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13259,13961,14069,14089</sub_loc>
		</source_loc>
		<source_loc>
			<id>14208</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14204,14209,14210,14211</sub_loc>
		</source_loc>
		<signal>
			<name>input_ready_channel_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>14208</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13289</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13186,13258,13261</sub_loc>
		</source_loc>
		<source_loc>
			<id>13303</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13289,13304,13305,13306,14087</sub_loc>
		</source_loc>
		<signal>
			<name>input_ready_channel_ready</name>
			<datatype W="1">bool</datatype>
			<source_loc>13303</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>mac_LessThan_16Ux32U_1U_4_32_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13256</source_loc>
			<async/>
		</signal>
		<signal>
			<name>mac_Not_1U_1U_4_30_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13241</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>13095</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>20131,13093,13236,13238,13092</sub_loc>
		</source_loc>
		<signal>
			<name>mac_Or_1Ux1U_1U_4_15_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13095</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>12270</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>20123,18434</sub_loc>
		</source_loc>
		<source_loc>
			<id>14431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12270,13201,13213,13232,13242,13291,13292</sub_loc>
		</source_loc>
		<signal>
			<name>dma_read_chnl_set_ready_curr</name>
			<datatype W="1">bool</datatype>
			<source_loc>14431</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<signal>
			<name>s_reg_11</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13313</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<signal>
			<name>dma_read_ctrl_data_index_slice</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13293</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<source_loc>
			<id>14407</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18625,18620,13311</sub_loc>
		</source_loc>
		<signal>
			<name>s_reg_10</name>
			<datatype W="32">sc_uint</datatype>
			<source_loc>14407</source_loc>
			<area>64.0000</area>
			<comb_area>32.0000</comb_area>
			<seq_area>32.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_32</module_name>
		</signal>
		<signal>
			<name>dma_read_ctrl_data_length_slice</name>
			<datatype W="31">sc_uint</datatype>
			<source_loc>13295</source_loc>
			<area>62.0000</area>
			<comb_area>31.0000</comb_area>
			<seq_area>31.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_31</module_name>
		</signal>
		<signal>
			<name>global_state</name>
			<datatype W="4">sc_uint</datatype>
			<source_loc>1701</source_loc>
			<state_reg/>
			<area>4.0000</area>
			<comb_area>0.0000</comb_area>
			<seq_area>4.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5370</setup_time>
			<module_name>regr_ac_4</module_name>
		</signal>
		<signal>
			<name>dma_read_ctrl_data_size_slice</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>13297</source_loc>
			<area>2.0000</area>
			<comb_area>1.0000</comb_area>
			<seq_area>1.0000</seq_area>
			<delay>0.7600</delay>
			<setup_time>0.5800</setup_time>
			<module_name>regr_en_ac_1</module_name>
		</signal>
		<source_loc>
			<id>13802</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13650,13652,14159</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_out_dma64</module_name>
			<name>plm_out_pong_shared</name>
			<instance_name>plm_out_pong_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_out_pong_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_out_pong_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_out_pong_shared_D0_wire</port_conn>
			<port_conn>A0,plm_out_pong_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_out_pong_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_out_pong_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_out_pong_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_out_pong_shared_A1_wire</port_conn>
			<port_conn>CE2,plm_out_pong_shared_CE2_wire</port_conn>
			<port_conn>Q2,plm_out_pong_shared_Q2_wire</port_conn>
			<port_conn>A2,plm_out_pong_shared_A2_wire</port_conn>
			<source_loc>13802</source_loc>
		</module_inst>
		<source_loc>
			<id>13801</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13647,13649,14161</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_out_dma64</module_name>
			<name>plm_out_ping_shared</name>
			<instance_name>plm_out_ping_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_out_ping_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_out_ping_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_out_ping_shared_D0_wire</port_conn>
			<port_conn>A0,plm_out_ping_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_out_ping_shared_WEM0_wire</port_conn>
			<port_conn>CE1,plm_out_ping_shared_CE1_wire</port_conn>
			<port_conn>Q1,plm_out_ping_shared_Q1_wire</port_conn>
			<port_conn>A1,plm_out_ping_shared_A1_wire</port_conn>
			<port_conn>CE2,plm_out_ping_shared_CE2_wire</port_conn>
			<port_conn>Q2,plm_out_ping_shared_Q2_wire</port_conn>
			<port_conn>A2,plm_out_ping_shared_A2_wire</port_conn>
			<source_loc>13801</source_loc>
		</module_inst>
		<source_loc>
			<id>13378</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13248,13252,14148,14150</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_in_dma64</module_name>
			<name>plm_in_pong_shared</name>
			<instance_name>plm_in_pong_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_in_pong_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_in_pong_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_in_pong_shared_D0_wire</port_conn>
			<port_conn>A0,plm_in_pong_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_in_pong_shared_WEM0_wire</port_conn>
			<port_conn>WE1,plm_in_pong_shared_WE1_wire</port_conn>
			<port_conn>CE1,plm_in_pong_shared_CE1_wire</port_conn>
			<port_conn>D1,plm_in_pong_shared_D1_wire</port_conn>
			<port_conn>A1,plm_in_pong_shared_A1_wire</port_conn>
			<port_conn>WEM1,plm_in_pong_shared_WEM1_wire</port_conn>
			<port_conn>CE2,plm_in_pong_shared_CE2_wire</port_conn>
			<port_conn>Q2,plm_in_pong_shared_Q2_wire</port_conn>
			<port_conn>A2,plm_in_pong_shared_A2_wire</port_conn>
			<source_loc>13378</source_loc>
		</module_inst>
		<source_loc>
			<id>13377</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13249,13254,14146,14149</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_plm_block_in_dma64</module_name>
			<name>plm_in_ping_shared</name>
			<instance_name>plm_in_ping_shared</instance_name>
			<port_conn>CLK,clk</port_conn>
			<port_conn>WE0,plm_in_ping_shared_WE0_wire</port_conn>
			<port_conn>CE0,plm_in_ping_shared_CE0_wire</port_conn>
			<port_conn>D0,plm_in_ping_shared_D0_wire</port_conn>
			<port_conn>A0,plm_in_ping_shared_A0_wire</port_conn>
			<port_conn>WEM0,plm_in_ping_shared_WEM0_wire</port_conn>
			<port_conn>WE1,plm_in_ping_shared_WE1_wire</port_conn>
			<port_conn>CE1,plm_in_ping_shared_CE1_wire</port_conn>
			<port_conn>D1,plm_in_ping_shared_D1_wire</port_conn>
			<port_conn>A1,plm_in_ping_shared_A1_wire</port_conn>
			<port_conn>WEM1,plm_in_ping_shared_WEM1_wire</port_conn>
			<port_conn>CE2,plm_in_ping_shared_CE2_wire</port_conn>
			<port_conn>Q2,plm_in_ping_shared_Q2_wire</port_conn>
			<port_conn>A2,plm_in_ping_shared_A2_wire</port_conn>
			<source_loc>13377</source_loc>
		</module_inst>
		<assign>
			<name>drive_debug</name>
			<lhs>
				<name>debug</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
		</assign>
		<source_loc>
			<id>6847</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>32</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10442</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6847</sub_loc>
		</source_loc>
		<source_loc>
			<id>12247</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10442</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_read_ctrl_data_size_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_size_slice</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_data_length_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_length_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_10</name>
					</rhs>
					<lsb>1</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_data_index_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>dma_read_ctrl_data_index_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_11</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_ctrl_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_read_ctrl_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>dma_read_ctrl_ready</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_set_ready_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_30_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
				<name>s_reg_10</name>
				<name>dma_read_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_32_out1</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_input_ready_channel_ready</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>input_ready_channel_ready</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_10</name>
				<name>dma_read_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_32_out1</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_1</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_36_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_10</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_10</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_24_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_11</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_11</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_3</name>
					</rhs>
					<lsb>1</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_12</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_12</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_10</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_13</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_13</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_10</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_14</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_14</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux2U_16U_4_28_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_10</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_15</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="64">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_15</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_29_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>s_reg_10</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_2</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_21_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_22_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_35_out1</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_3</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_26_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_4</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_5</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_5</name>
			</lhs>
			<rhs>
				<name>mac_Sub_32Sx1U_32S_4_17_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_6</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>1.1000</controller_delay>
			<lhs>
				<name>s_reg_6</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Sx1U_32S_4_20_out1</name>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_25_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_22_out1</name>
				<name>input_ready_channel_valid</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_35_out1</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_8</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_8</name>
			</lhs>
			<rhs>
				<name>s_reg_1</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_36_out1</name>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>input_ready_channel_valid</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_s_reg_9</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_9</name>
			</lhs>
			<rhs>
				<name>s_reg_3</name>
			</rhs>
			<cond>
				<name>global_state</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_16</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_16</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_16_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx1U_32S_4_17</name>
			<dissolved_from>mac_Sub_32Sx1U_32S_4_17</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_16_out1</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx1U_32S_4_17_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_18</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_18</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_4</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_18_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Or_32Sx1U_32S_4_19</name>
			<dissolved_from>mac_Or_32Sx1U_32S_4_19</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_5</name>
			</rhs>
			<lhs>
				<name>mac_Or_32Sx1U_32S_4_19_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_32Sx1U_32S_4_20</name>
			<dissolved_from>mac_Add_32Sx1U_32S_4_20</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Or_32Sx1U_32S_4_19_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Sx1U_32S_4_20_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_21</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_21</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_21_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18215</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_22</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_22</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_22_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx14S_1U_4_23</name>
			<dissolved_from>mac_GreaterThan_32Sx14S_1U_4_23</dissolved_from>
			<async/>
			<rhs>
				<value W="14">6400</value>
			</rhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_23_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18342</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_24</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_24</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<value W="32">6400</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_24_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx14S_1U_4_23_out1</name>
			</cond>
			<source_loc>20878</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx13U_32S_4_25</name>
			<dissolved_from>mac_Sub_32Sx13U_32S_4_25</dissolved_from>
			<async/>
			<rhs>
				<value W="13">6400</value>
			</rhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_25_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18561</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_26</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_26</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_9</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_26_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_27</name>
			<dissolved_from>mac_Not_1U_1U_4_27</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_27_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_16Ux2U_16U_4_28_in2</name>
			<async/>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux2U_16U_4_28_in2</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl0</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux2U_16U_4_28</name>
			<dissolved_from>mac_Add_16Ux2U_16U_4_28</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>mac_Add_16Ux2U_16U_4_28_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux2U_16U_4_28_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_64_2_1_4_29</name>
			<dissolved_from>mac_N_MuxB_64_2_1_4_29</dissolved_from>
			<async/>
			<mux_area>32.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>dma_read_chnl_data</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_64_2_1_4_29_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_data_buf</name>
			</rhs>
			<cond>
				<name>dma_read_chnl_ready</name>
			</cond>
			<source_loc>20877</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_30</name>
			<dissolved_from>mac_Not_1U_1U_4_30</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_30_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_31</name>
			<dissolved_from>mac_Not_1U_1U_4_31</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_31_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_16Ux32U_1U_4_32</name>
			<dissolved_from>mac_LessThan_16Ux32U_1U_4_32</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_10</name>
			</rhs>
			<rhs>
				<name>s_reg_14</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_16Ux32U_1U_4_32_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18396</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_13Ux1U_13U_4_33</name>
			<dissolved_from>mac_Add_13Ux1U_13U_4_33</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_13</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_33_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20713</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Add_13Ux1U_13U_4_34</name>
			<dissolved_from>mac_Add_13Ux1U_13U_4_34</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_13</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_34_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20713</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_pong_load_input_A1</name>
			<lhs>
				<name>plm_in_pong_load_input_A1</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_load_input_D1</name>
			<lhs>
				<name>plm_in_pong_load_input_D1</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_pong_load_input_WE1</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WE1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl1</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>s_reg_12</name>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_CE1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl2</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_WEM1</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WEM1</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl3</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_ping_load_input_A1</name>
			<lhs>
				<name>plm_in_ping_load_input_A1</name>
			</lhs>
			<rhs>
				<name>s_reg_13</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_load_input_D1</name>
			<lhs>
				<name>plm_in_ping_load_input_D1</name>
			</lhs>
			<rhs>
				<name>s_reg_15</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_ping_load_input_WE1</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WE1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl4</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_CE1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl5</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_WEM1</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WEM1</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl6</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_pong_load_input_A0</name>
			<lhs>
				<name>plm_in_pong_load_input_A0</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Ux1U_13U_4_33_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_load_input_D0</name>
			<lhs>
				<name>plm_in_pong_load_input_D0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_15</name>
					</rhs>
					<lsb>32</lsb>
					<msb>63</msb>
				</bit_select>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_pong_load_input_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.6920</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl7</name>
				<name>mac_Not_1U_1U_4_31_out1</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_CE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.6920</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl8</name>
				<name>mac_Not_1U_1U_4_31_out1</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_load_input_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.6920</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_load_input_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl9</name>
				<name>mac_Not_1U_1U_4_31_out1</name>
				<name>s_reg_12</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<assign>
			<name>drive_plm_in_ping_load_input_A0</name>
			<lhs>
				<name>plm_in_ping_load_input_A0</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Ux1U_13U_4_34_out1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_load_input_D0</name>
			<lhs>
				<name>plm_in_ping_load_input_D0</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_15</name>
					</rhs>
					<lsb>32</lsb>
					<msb>63</msb>
				</bit_select>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_in_ping_load_input_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl10</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_CE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl11</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_load_input_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_load_input_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl12</name>
				<name>s_reg_8</name>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_35</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_35</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_6</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_35_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_36</name>
			<dissolved_from>mac_Not_1U_1U_4_36</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_8</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_36_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_37</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_37</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_4</name>
			</rhs>
			<rhs>
				<name>s_reg_2</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_37_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_global_state</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state</name>
			</lhs>
			<rhs>
				<name>global_state_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12247</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_global_state_next</name>
			<async/>
			<module_name>mux_4bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.2472</mux_delay>
			<control_delay>1.2472</control_delay>
			<controller_delay>2.8880</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state</name>
			</rhs>
			<lhs>
				<name>global_state_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<cond>
				<name>global_state</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_18_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_22_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_37_out1</name>
				<name>dma_read_ctrl_ready</name>
				<name>s_reg_10</name>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_32_out1</name>
				<name>input_ready_channel_valid</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_35_out1</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl0</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl1</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl2</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl3</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl4</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl4</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl5</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl5</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl6</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl6</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl7</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl7</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl8</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl8</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl9</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl9</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl10</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl10</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl11</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl11</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl12</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl12</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state_next</name>
			</cond>
			<source_loc>18281</source_loc>
			<thread>load_input</thread>
		</thread>
		<source_loc>
			<id>6854</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>36</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10445</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6854</sub_loc>
		</source_loc>
		<source_loc>
			<id>12283</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10445</sub_loc>
		</source_loc>
		<thread>
			<name>drive_input_ready_channel_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>input_ready_channel_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_74_out1</name>
				<name>mac_LessThan_2Sx32S_1U_4_72_out1</name>
				<name>cfg_done</name>
				<name>input_ready_channel_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_97_out1</name>
				<name>s_reg_47</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_99_out1</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_output_ready_channel_ready</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>output_ready_channel_ready</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_74_out1</name>
				<name>mac_LessThan_2Sx32S_1U_4_72_out1</name>
				<name>cfg_done</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_97_out1</name>
				<name>s_reg_47</name>
				<name>input_ready_channel_ready</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
				<name>output_ready_channel_valid</name>
				<name>mac_LessThan_17Sx32S_1U_4_99_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_36</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_36</name>
			</lhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_37</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_37</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_75_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>cfg_done</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_38</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_38</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_39</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_39</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_40</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_40</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_41</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>s_reg_41</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_98_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>output_ready_channel_valid</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_43</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_43</name>
			</lhs>
			<rhs>
				<name>s_reg_36</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_87_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_44</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_44</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>mac_N_Mux_32_2_3_4_94_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_45</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="7">0</value>
				</rhs>
			</reset>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_45</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Ux1U_13U_4_95_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_46</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_46</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>mac_N_Mux_32_2_3_4_96_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_47</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_47</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_77_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_47</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_48</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_48</name>
			</lhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_78_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_47</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_49</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_49</name>
			</lhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_47</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_50</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>28.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_50</name>
			</lhs>
			<rhs>
				<value W="32">0</value>
			</rhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_47</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_51</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_51</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux2U_32U_4_79_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_47</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_52</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_52</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_80_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>s_reg_47</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_55</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_55</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_83_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_56</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_56</name>
			</lhs>
			<rhs>
				<name>mac_Equal_32Ux32U_1U_4_84_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_57</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_57</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_85_out1</name>
			</rhs>
			<cond>
				<name>global_state1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_58</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_58</name>
			</lhs>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_86_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_60</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_60</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Sx2U_32S_4_89_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_s_reg_61</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_61</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_92_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_72</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_72</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_72_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Mul_32Ux32U_32U_4_73_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_73_in2</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<cond>
				<name>gs_ctrl13</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Mul_32Ux32U_32U_4_73_in1</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_39</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_73_in1</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
				<name>gs_ctrl14</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_73</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_73</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_in1</name>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_in2</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_74</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_74</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_74_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_75</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_75</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_75_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18215</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_GreaterThan_32Sx14S_1U_4_76_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_76_in2</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl15</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx14S_1U_4_76</name>
			<dissolved_from>mac_GreaterThan_32Sx14S_1U_4_76</dissolved_from>
			<async/>
			<rhs>
				<value W="14">6400</value>
			</rhs>
			<rhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_76_in2</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx14S_1U_4_76_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18342</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_N_Mux_32_2_2_4_77_in3</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_77_in3</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl16</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_77</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_77</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<value W="32">6400</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_77_out1</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_77_in3</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx14S_1U_4_76_out1</name>
			</cond>
			<source_loc>20878</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Sub_32Sx13U_32S_4_78_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_78_in2</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_73_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl17</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx13U_32S_4_78</name>
			<dissolved_from>mac_Sub_32Sx13U_32S_4_78</dissolved_from>
			<async/>
			<rhs>
				<value W="13">6400</value>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx13U_32S_4_78_in2</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx13U_32S_4_78_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18561</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_32Ux2U_32U_4_79_in2</name>
			<async/>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>mac_N_Mux_32_2_3_4_94_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux2U_32U_4_79_in2</name>
			</lhs>
			<rhs>
				<name>s_reg_44</name>
			</rhs>
			<cond>
				<name>gs_ctrl18</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux2U_32U_4_79</name>
			<dissolved_from>mac_Add_32Ux2U_32U_4_79</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>mac_Add_32Ux2U_32U_4_79_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux2U_32U_4_79_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18095</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_80</name>
			<dissolved_from>mac_Not_1U_1U_4_80</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_80_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Sx1U_13S_4_81_in2</name>
			<async/>
			<module_name>mux_13bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_60</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_81_in2</name>
			</lhs>
			<rhs>
				<value W="13">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl19</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Sx1U_13S_4_81</name>
			<dissolved_from>mac_Add_13Sx1U_13S_4_81</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_81_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_81_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18078</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Sx1U_13S_4_82_in2</name>
			<async/>
			<module_name>mux_13bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>12.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_60</name>
					</rhs>
					<lsb>0</lsb>
					<msb>12</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_82_in2</name>
			</lhs>
			<rhs>
				<value W="13">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl20</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Sx1U_13S_4_82</name>
			<dissolved_from>mac_Add_13Sx1U_13S_4_82</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_82_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Sx1U_13S_4_82_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18078</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_83</name>
			<dissolved_from>mac_Not_1U_1U_4_83</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_83_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Equal_32Ux32U_1U_4_84</name>
			<dissolved_from>mac_Equal_32Ux32U_1U_4_84</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_38</name>
			</rhs>
			<rhs>
				<name>s_reg_51</name>
			</rhs>
			<lhs>
				<name>mac_Equal_32Ux32U_1U_4_84_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18099</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_compute_kernel_A2</name>
			<async/>
			<module_name>mux_13bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>13.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_50</name>
			</rhs>
			<lhs>
				<name>plm_in_ping_compute_kernel_A2</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_81_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl21</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_ping_compute_kernel_CE2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_in_ping_compute_kernel_CE2</name>
			</lhs>
			<rhs>
				<name>s_reg_43</name>
			</rhs>
			<rhs>
				<name>s_reg_49</name>
			</rhs>
			<cond>
				<name>gs_ctrl22</name>
				<name>s_reg_43</name>
				<name>s_reg_47</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_49</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_compute_kernel_A2</name>
			<async/>
			<module_name>mux_13bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>13.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_50</name>
			</rhs>
			<lhs>
				<name>plm_in_pong_compute_kernel_A2</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Sx1U_13S_4_82_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl23</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_in_pong_compute_kernel_CE2</name>
			<async/>
			<module_name>mux_1bx3i1c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_in_pong_compute_kernel_CE2</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_80_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_52</name>
			</rhs>
			<cond>
				<name>gs_ctrl24</name>
				<name>mac_Not_1U_1U_4_80_out1</name>
				<name>s_reg_47</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_52</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_85</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_85</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>plm_in_ping_compute_kernel_Q2</name>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_85_out1</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_Q2</name>
			</rhs>
			<cond>
				<name>s_reg_49</name>
			</cond>
			<source_loc>20878</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_86</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_86</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_56</name>
			</rhs>
			<rhs>
				<name>s_reg_55</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_86_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_87</name>
			<dissolved_from>mac_Not_1U_1U_4_87</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_49</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_87_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_88</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_88</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<rhs>
				<name>s_reg_56</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_88_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Sx2U_32S_4_89</name>
			<dissolved_from>mac_Add_32Sx2U_32S_4_89</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>s_reg_50</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Sx2U_32S_4_89_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_2_4_90</name>
			<dissolved_from>mac_N_Mux_32_2_2_4_90</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>plm_in_ping_compute_kernel_Q2</name>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_2_4_90_out1</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_Q2</name>
			</rhs>
			<cond>
				<name>s_reg_49</name>
			</cond>
			<source_loc>20878</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_91</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_91</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_57</name>
			</rhs>
			<rhs>
				<name>mac_N_Mux_32_2_2_4_90_out1</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_91_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_92</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_92</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_46</name>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_91_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_92_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_32Ux32U_1U_4_93</name>
			<dissolved_from>mac_LessThan_32Ux32U_1U_4_93</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_47</name>
			</rhs>
			<rhs>
				<name>s_reg_60</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18068</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_3_4_94</name>
			<dissolved_from>mac_N_Mux_32_2_3_4_94</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_3_4_94_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_51</name>
			</rhs>
			<cond>
				<name>s_reg_56</name>
			</cond>
			<source_loc>20879</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Add_13Ux1U_13U_4_95</name>
			<dissolved_from>mac_Add_13Ux1U_13U_4_95</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_56</name>
			</rhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_95_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20713</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_3_4_96</name>
			<dissolved_from>mac_N_Mux_32_2_3_4_96</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_3_4_96_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_61</name>
			</rhs>
			<cond>
				<name>s_reg_56</name>
			</cond>
			<source_loc>20879</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<assign>
			<name>drive_plm_out_pong_compute_kernel_A0</name>
			<lhs>
				<name>plm_out_pong_compute_kernel_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_compute_kernel_D0</name>
			<lhs>
				<name>plm_out_pong_compute_kernel_D0</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_92_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl25</name>
				<name>s_reg_58</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>s_reg_58</name>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl26</name>
				<name>s_reg_58</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_compute_kernel_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_compute_kernel_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl27</name>
				<name>s_reg_58</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<assign>
			<name>drive_plm_out_ping_compute_kernel_A0</name>
			<lhs>
				<name>plm_out_ping_compute_kernel_A0</name>
			</lhs>
			<rhs>
				<name>s_reg_45</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_compute_kernel_D0</name>
			<lhs>
				<name>plm_out_ping_compute_kernel_D0</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_92_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_WE0</name>
			<async/>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_WE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl28</name>
				<name>mac_And_1Ux1U_1U_4_88_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_CE0</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_88_out1</name>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_CE0</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl29</name>
				<name>mac_And_1Ux1U_1U_4_88_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_compute_kernel_WEM0</name>
			<async/>
			<module_name>mux_32bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.3460</controller_delay>
			<rhs>
				<value W="32">4294967295</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_compute_kernel_WEM0</name>
			</lhs>
			<rhs>
				<value W="32">18446744073709551615</value>
			</rhs>
			<cond>
				<name>gs_ctrl30</name>
				<name>mac_And_1Ux1U_1U_4_88_out1</name>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_97</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_97</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_48</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_97_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_98</name>
			<dissolved_from>mac_Not_1U_1U_4_98</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_41</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_98_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_99</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_99</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_40</name>
			</rhs>
			<rhs>
				<name>s_reg_37</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_99_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_global_state1</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state1</name>
			</lhs>
			<rhs>
				<name>global_state1_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12283</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_global_state1_next</name>
			<async/>
			<module_name>mux_4bx6i5c</module_name>
			<number_inputs>6</number_inputs>
			<mux_area>5.0000</mux_area>
			<mux_delay>1.1643</mux_delay>
			<control_delay>1.1643</control_delay>
			<controller_delay>2.8880</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state1</name>
			</rhs>
			<lhs>
				<name>global_state1_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">3</value>
			</rhs>
			<cond>
				<name>global_state1</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_72_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_74_out1</name>
				<name>input_ready_channel_ready</name>
				<name>s_reg_47</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_97_out1</name>
				<name>mac_LessThan_32Ux32U_1U_4_93_out1</name>
				<name>output_ready_channel_valid</name>
				<name>mac_LessThan_17Sx32S_1U_4_99_out1</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl13</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl13</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl14</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl14</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl15</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl15</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl16</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl16</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl17</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl17</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl18</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl18</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl19</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl19</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl20</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl20</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl21</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl21</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl22</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl22</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl23</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl23</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl24</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx4i4c</module_name>
			<number_inputs>4</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl24</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<value W="2">3</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl25</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl25</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl26</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl26</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl27</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl27</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl28</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl28</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl29</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl29</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl30</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl30</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state1_next</name>
			</cond>
			<source_loc>17963</source_loc>
			<thread>compute_kernel</thread>
		</thread>
		<source_loc>
			<id>6861</id>
			<loc_kind>OP</loc_kind>
			<file_id>3</file_id>
			<line>40</line>
			<col>39</col>
		</source_loc>
		<source_loc>
			<id>10448</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>7941,6861</sub_loc>
		</source_loc>
		<source_loc>
			<id>12316</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1649,10448</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_write_chnl_data</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="64">0</value>
				</rhs>
			</reset>
			<module_name>mux_64bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>64.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_chnl_data</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_67_out1</name>
			</rhs>
			<rhs>
				<name>s_reg_34</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_size_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_size_slice</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_length_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_length_slice</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_27</name>
					</rhs>
					<lsb>1</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_data_index_slice</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_data_index_slice</name>
			</lhs>
			<rhs>
				<name>s_reg_28</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_ctrl_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_ctrl_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>output_ready_channel_ready</name>
				<name>dma_write_ctrl_ready</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_acc_done</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>acc_done</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_LessThan_2Sx32S_1U_4_52_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_71_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_set_valid_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7540</controller_delay>
			<lhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_69_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_output_ready_channel_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>output_ready_channel_valid</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
				<name>output_ready_channel_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_16</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>s_reg_16</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux1U_16U_4_56_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_17</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">1</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_17</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_61_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_18</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_18</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_n</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_19</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>s_reg_19</name>
			</lhs>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_20</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_20</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Sx1U_32S_4_50_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_21</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_21</name>
			</lhs>
			<rhs>
				<name>mac_Sub_32Sx1U_32S_4_51_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_22</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_22</name>
			</lhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_53_out1</name>
			</rhs>
			<rhs>
				<name>mac_Add_32Ux32U_32U_4_62_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_23</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<module_name>mux_32bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>32.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<lhs>
				<name>s_reg_23</name>
			</lhs>
			<rhs>
				<name>mac_Add_32Sx1U_32S_4_55_out1</name>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx7U_32S_4_60_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_25</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>s_reg_25</name>
			</lhs>
			<rhs>
				<name>s_reg_17</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_26</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_26</name>
			</lhs>
			<rhs>
				<name>s_reg_22</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_27</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="32">0</value>
				</rhs>
			</reset>
			<controller_delay>2.8880</controller_delay>
			<lhs>
				<name>s_reg_27</name>
			</lhs>
			<rhs>
				<name>mac_N_Mux_32_2_4_4_59_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_28</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="31">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_28</name>
			</lhs>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_22</name>
					</rhs>
					<lsb>1</lsb>
					<msb>31</msb>
				</bit_select>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_31</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="16">0</value>
				</rhs>
			</reset>
			<controller_delay>2.5420</controller_delay>
			<lhs>
				<name>s_reg_31</name>
			</lhs>
			<rhs>
				<name>mac_Add_16Ux2U_16U_4_64_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>s_reg_27</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_s_reg_34</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="64">0</value>
				</rhs>
			</reset>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>s_reg_34</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_67_out1</name>
			</rhs>
			<cond>
				<name>global_state2</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_47</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_47</dissolved_from>
			<async/>
			<rhs>
				<name>conf_info_mac_vec</name>
			</rhs>
			<rhs>
				<name>conf_info_mac_len</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_47_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx1U_32S_4_48</name>
			<dissolved_from>mac_Sub_32Sx1U_32S_4_48</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Mul_32Ux32U_32U_4_47_out1</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx1U_32S_4_48_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Or_32Sx1U_32S_4_49</name>
			<dissolved_from>mac_Or_32Sx1U_32S_4_49</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Sub_32Sx1U_32S_4_48_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_32Sx1U_32S_4_49_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_32Sx1U_32S_4_50</name>
			<dissolved_from>mac_Add_32Sx1U_32S_4_50</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Or_32Sx1U_32S_4_49_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Sx1U_32S_4_50_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx1U_32S_4_51</name>
			<dissolved_from>mac_Sub_32Sx1U_32S_4_51</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_19</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx1U_32S_4_51_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_2Sx32S_1U_4_52</name>
			<dissolved_from>mac_LessThan_2Sx32S_1U_4_52</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<lhs>
				<name>mac_LessThan_2Sx32S_1U_4_52_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Mul_32Ux32U_32U_4_53</name>
			<dissolved_from>mac_Mul_32Ux32U_32U_4_53</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<rhs>
				<name>s_reg_20</name>
			</rhs>
			<lhs>
				<name>mac_Mul_32Ux32U_32U_4_53_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Or_32Sx1U_32S_4_54</name>
			<dissolved_from>mac_Or_32Sx1U_32S_4_54</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_21</name>
			</rhs>
			<lhs>
				<name>mac_Or_32Sx1U_32S_4_54_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_32Sx1U_32S_4_55</name>
			<dissolved_from>mac_Add_32Sx1U_32S_4_55</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>mac_Or_32Sx1U_32S_4_54_out1</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Sx1U_32S_4_55_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18330</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux1U_16U_4_56</name>
			<dissolved_from>mac_Add_16Ux1U_16U_4_56</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux1U_16U_4_56_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18215</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_57</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_57</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx8S_1U_4_58</name>
			<dissolved_from>mac_GreaterThan_32Sx8S_1U_4_58</dissolved_from>
			<async/>
			<rhs>
				<value W="8">100</value>
			</rhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx8S_1U_4_58_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17681</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_N_Mux_32_2_4_4_59</name>
			<dissolved_from>mac_N_Mux_32_2_4_4_59</dissolved_from>
			<async/>
			<mux_area>16.0000</mux_area>
			<mux_delay>0.3550</mux_delay>
			<control_delay>0.3550</control_delay>
			<rhs>
				<value W="7">100</value>
			</rhs>
			<lhs>
				<name>mac_N_Mux_32_2_4_4_59_out1</name>
			</lhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<cond>
				<name>mac_GreaterThan_32Sx8S_1U_4_58_out1</name>
			</cond>
			<source_loc>17684</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Sub_32Sx7U_32S_4_60</name>
			<dissolved_from>mac_Sub_32Sx7U_32S_4_60</dissolved_from>
			<async/>
			<rhs>
				<value W="7">100</value>
			</rhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_Sub_32Sx7U_32S_4_60_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>17830</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_61</name>
			<dissolved_from>mac_Not_1U_1U_4_61</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_61_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_32Ux32U_32U_4_62</name>
			<dissolved_from>mac_Add_32Ux32U_32U_4_62</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<rhs>
				<name>s_reg_26</name>
			</rhs>
			<lhs>
				<name>mac_Add_32Ux32U_32U_4_62_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18364</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_63</name>
			<dissolved_from>mac_Not_1U_1U_4_63</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_63_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_16Ux2U_16U_4_64_in2</name>
			<async/>
			<module_name>mux_16bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>14.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux2U_16U_4_64_in2</name>
			</lhs>
			<rhs>
				<value W="16">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl31</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_16Ux2U_16U_4_64</name>
			<dissolved_from>mac_Add_16Ux2U_16U_4_64</dissolved_from>
			<async/>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<rhs>
				<name>mac_Add_16Ux2U_16U_4_64_in2</name>
			</rhs>
			<lhs>
				<name>mac_Add_16Ux2U_16U_4_64_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18505</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Ux1U_13U_4_65_in2_slice</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_31</name>
					</rhs>
					<lsb>0</lsb>
					<msb>6</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_65_in2_slice</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl32</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_13Ux1U_13U_4_65</name>
			<dissolved_from>mac_Add_13Ux1U_13U_4_65</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="6">0</value>
				<name>mac_Add_13Ux1U_13U_4_65_in2_slice</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_65_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20713</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_mac_Add_13Ux1U_13U_4_66_in2_slice</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<bit_select>
					<rhs>
						<name>s_reg_31</name>
					</rhs>
					<lsb>0</lsb>
					<msb>6</msb>
				</bit_select>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_66_in2_slice</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl33</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Add_13Ux1U_13U_4_66</name>
			<dissolved_from>mac_Add_13Ux1U_13U_4_66</dissolved_from>
			<async/>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<rhs>
				<value W="6">0</value>
				<name>mac_Add_13Ux1U_13U_4_66_in2_slice</name>
			</rhs>
			<lhs>
				<name>mac_Add_13Ux1U_13U_4_66_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20713</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_store_output_A2</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<lhs>
				<name>plm_out_ping_store_output_A2</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl34</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_ping_store_output_CE2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_store_output_CE2</name>
			</lhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<cond>
				<name>gs_ctrl35</name>
				<name>s_reg_25</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<assign>
			<name>drive_plm_out_ping_store_output_A1</name>
			<lhs>
				<name>plm_out_ping_store_output_A1</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Ux1U_13U_4_65_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_ping_store_output_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_ping_store_output_CE1</name>
			</lhs>
			<rhs>
				<name>s_reg_25</name>
			</rhs>
			<cond>
				<name>gs_ctrl36</name>
				<name>s_reg_25</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_store_output_A2</name>
			<async/>
			<module_name>mux_7bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.0000</controller_delay>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<lhs>
				<name>plm_out_pong_store_output_A2</name>
			</lhs>
			<rhs>
				<value W="7">0</value>
			</rhs>
			<cond>
				<name>gs_ctrl37</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_plm_out_pong_store_output_CE2</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_store_output_CE2</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_63_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl38</name>
				<name>mac_Not_1U_1U_4_63_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<assign>
			<name>drive_plm_out_pong_store_output_A1</name>
			<lhs>
				<name>plm_out_pong_store_output_A1</name>
			</lhs>
			<rhs>
				<name>mac_Add_13Ux1U_13U_4_66_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>drive_plm_out_pong_store_output_CE1</name>
			<async/>
			<module_name>mux_1bx2i1c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<lhs>
				<name>plm_out_pong_store_output_CE1</name>
			</lhs>
			<rhs>
				<name>mac_Not_1U_1U_4_63_out1</name>
			</rhs>
			<cond>
				<name>gs_ctrl39</name>
				<name>mac_Not_1U_1U_4_63_out1</name>
				<name>s_reg_27</name>
				<name>dma_write_ctrl_ready</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<assign>
			<name>drive_mac_N_MuxB_64_2_1_4_67_in3</name>
			<lhs>
				<name>mac_N_MuxB_64_2_1_4_67_in3</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_shared_Q1_wire</name>
				<name>plm_out_pong_shared_Q2_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_mac_N_MuxB_64_2_1_4_67_in2</name>
			<lhs>
				<name>mac_N_MuxB_64_2_1_4_67_in2</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_shared_Q1_wire</name>
				<name>plm_out_ping_shared_Q2_wire</name>
			</rhs>
		</assign>
		<thread>
			<name>mac_N_MuxB_64_2_1_4_67</name>
			<dissolved_from>mac_N_MuxB_64_2_1_4_67</dissolved_from>
			<async/>
			<mux_area>32.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_67_in2</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_64_2_1_4_67_out1</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_67_in3</name>
			</rhs>
			<cond>
				<name>s_reg_25</name>
			</cond>
			<source_loc>20877</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_16Ux32U_1U_4_68</name>
			<dissolved_from>mac_LessThan_16Ux32U_1U_4_68</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_27</name>
			</rhs>
			<rhs>
				<name>s_reg_31</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18396</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_69</name>
			<dissolved_from>mac_Not_1U_1U_4_69</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_69_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_GreaterThan_32Sx2S_1U_4_70</name>
			<dissolved_from>mac_GreaterThan_32Sx2S_1U_4_70</dissolved_from>
			<async/>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<name>s_reg_23</name>
			</rhs>
			<lhs>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18336</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>mac_LessThan_17Sx32S_1U_4_71</name>
			<dissolved_from>mac_LessThan_17Sx32S_1U_4_71</dissolved_from>
			<async/>
			<rhs>
				<name>s_reg_18</name>
			</rhs>
			<rhs>
				<name>s_reg_16</name>
			</rhs>
			<lhs>
				<name>mac_LessThan_17Sx32S_1U_4_71_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18326</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_global_state2</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="4">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state2</name>
			</lhs>
			<rhs>
				<name>global_state2_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>12316</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_global_state2_next</name>
			<async/>
			<module_name>mux_4bx10i9c</module_name>
			<number_inputs>10</number_inputs>
			<mux_area>7.0000</mux_area>
			<mux_delay>1.2472</mux_delay>
			<control_delay>1.2472</control_delay>
			<controller_delay>3.2340</controller_delay>
			<rhs>
				<value W="4">1</value>
				<name>global_state2</name>
			</rhs>
			<lhs>
				<name>global_state2_next</name>
			</lhs>
			<rhs>
				<value W="4">2</value>
			</rhs>
			<rhs>
				<value W="4">1</value>
			</rhs>
			<rhs>
				<value W="4">9</value>
			</rhs>
			<rhs>
				<value W="4">4</value>
			</rhs>
			<rhs>
				<value W="4">5</value>
			</rhs>
			<rhs>
				<value W="4">6</value>
			</rhs>
			<rhs>
				<value W="4">7</value>
			</rhs>
			<rhs>
				<value W="4">8</value>
			</rhs>
			<rhs>
				<value W="4">10</value>
			</rhs>
			<cond>
				<name>global_state2</name>
				<name>cfg_done</name>
				<name>mac_LessThan_2Sx32S_1U_4_52_out1</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_57_out1</name>
				<name>mac_LessThan_17Sx32S_1U_4_71_out1</name>
				<name>output_ready_channel_ready</name>
				<name>dma_write_ctrl_ready</name>
				<name>s_reg_27</name>
				<name>mac_GreaterThan_32Sx2S_1U_4_70_out1</name>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
				<name>mac_LessThan_16Ux32U_1U_4_68_out1</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl31</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl31</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl32</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl32</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl33</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl33</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl34</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl34</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl35</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl35</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl36</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl36</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl37</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i2c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>1.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl37</name>
			</lhs>
			<rhs>
				<value W="1">0</value>
			</rhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl38</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl38</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<thread>
			<name>drive_gs_ctrl39</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<module_name>mux_2bx3i3c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.4080</controller_delay>
			<lhs>
				<name>gs_ctrl39</name>
			</lhs>
			<rhs>
				<value W="2">0</value>
			</rhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state2_next</name>
			</cond>
			<source_loc>17582</source_loc>
			<thread>store_output</thread>
		</thread>
		<source_loc>
			<id>7780</id>
			<loc_kind>OP</loc_kind>
			<file_id>7</file_id>
			<line>138</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>10566</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1650,1492,1478,7780</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_read_chnl_data_buf</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="64">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_data_buf</name>
			</lhs>
			<rhs>
				<name>mac_N_MuxB_64_2_1_4_11_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_set_ready_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_reset_ready_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_reset_ready_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</lhs>
			<rhs>
				<name>mac_N_Muxb_1_2_5_4_10_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_sync_rcv_ready_flop</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_sync_rcv_ready_flop</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>drive_dma_read_chnl_ready_mask</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_read_chnl_ready_mask</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
			</cond>
			<source_loc>10566</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_6</name>
			<dissolved_from>mac_Not_1U_1U_4_6</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready_mask</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_6_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_7</name>
			<dissolved_from>mac_Not_1U_1U_4_7</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_7_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_8</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_8</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_6_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_8_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_9</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_9</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_N_Muxb_1_2_5_4_10</name>
			<dissolved_from>mac_N_Muxb_1_2_5_4_10</dissolved_from>
			<async/>
			<mux_area>1.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>mac_Not_1U_1U_4_7_out1</name>
			</rhs>
			<lhs>
				<name>mac_N_Muxb_1_2_5_4_10_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<cond>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</cond>
			<source_loc>21052</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<thread>
			<name>mac_N_MuxB_64_2_1_4_11</name>
			<dissolved_from>mac_N_MuxB_64_2_1_4_11</dissolved_from>
			<async/>
			<mux_area>32.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>dma_read_chnl_data</name>
			</rhs>
			<lhs>
				<name>mac_N_MuxB_64_2_1_4_11_out1</name>
			</lhs>
			<rhs>
				<name>dma_read_chnl_data_buf</name>
			</rhs>
			<cond>
				<name>mac_And_1Ux1U_1U_4_9_out1</name>
			</cond>
			<source_loc>20877</source_loc>
			<thread>back_method_0</thread>
		</thread>
		<assign>
			<name>drive_dma_read_chnl_ready</name>
			<lhs>
				<name>dma_read_chnl_ready</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_1</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_1</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_prev</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_sync_rcv_reset_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_2</name>
			<dissolved_from>mac_Not_1U_1U_4_2</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_1_out1</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_2_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_3</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_3</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_ready_flop</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_2_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_3_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_4</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_4</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_sync_rcv_set_ready_prev</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_set_ready_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_5</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_5</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_3_out1</name>
			</rhs>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_4_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_5_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>ready_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_12</name>
			<dissolved_from>mac_Not_1U_1U_4_12</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_12_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_13</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_13</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready_mask</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_12_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_13_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_14</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_14</dissolved_from>
			<async/>
			<rhs>
				<name>dma_read_chnl_ready</name>
			</rhs>
			<rhs>
				<name>dma_read_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_14_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>process_0</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_15</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_15</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_13_out1</name>
			</rhs>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_14_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_15_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>process_0</thread>
		</thread>
		<source_loc>
			<id>8066</id>
			<loc_kind>OP</loc_kind>
			<file_id>11</file_id>
			<line>124</line>
			<col>28</col>
		</source_loc>
		<source_loc>
			<id>10488</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1661,1631,1618,8066</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_set_valid_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10488</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_reset_valid_prev</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10488</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_reset_valid_curr</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</lhs>
			<rhs>
				<name>mac_N_Muxb_1_2_5_4_44_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10488</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>drive_dma_write_chnl_sync_snd_valid_flop</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dma_write_chnl_sync_snd_valid_flop</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10488</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_43</name>
			<dissolved_from>mac_Not_1U_1U_4_43</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_43_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<thread>
			<name>mac_N_Muxb_1_2_5_4_44</name>
			<dissolved_from>mac_N_Muxb_1_2_5_4_44</dissolved_from>
			<async/>
			<mux_area>1.0000</mux_area>
			<mux_delay>0.3460</mux_delay>
			<control_delay>0.3460</control_delay>
			<rhs>
				<name>mac_Not_1U_1U_4_43_out1</name>
			</rhs>
			<lhs>
				<name>mac_N_Muxb_1_2_5_4_44_out1</name>
			</lhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<cond>
				<name>dma_write_chnl_ready</name>
			</cond>
			<source_loc>21052</source_loc>
			<thread>back_method_1</thread>
		</thread>
		<assign>
			<name>drive_dma_write_chnl_valid</name>
			<lhs>
				<name>dma_write_chnl_valid</name>
			</lhs>
			<rhs>
				<name>mac_Or_1Ux1U_1U_4_42_out1</name>
			</rhs>
		</assign>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_38</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_38</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_prev</name>
			</rhs>
			<rhs>
				<name>dma_write_chnl_sync_snd_reset_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_38_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_39</name>
			<dissolved_from>mac_Not_1U_1U_4_39</dissolved_from>
			<async/>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_38_out1</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_39_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_And_1Ux1U_1U_4_40</name>
			<dissolved_from>mac_And_1Ux1U_1U_4_40</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_valid_flop</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_39_out1</name>
			</rhs>
			<lhs>
				<name>mac_And_1Ux1U_1U_4_40_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>20454</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Xor_1Ux1U_1U_4_41</name>
			<dissolved_from>mac_Xor_1Ux1U_1U_4_41</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_sync_snd_set_valid_prev</name>
			</rhs>
			<rhs>
				<name>dma_write_chnl_set_valid_curr</name>
			</rhs>
			<lhs>
				<name>mac_Xor_1Ux1U_1U_4_41_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14079</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_42</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_42</dissolved_from>
			<async/>
			<rhs>
				<name>mac_And_1Ux1U_1U_4_40_out1</name>
			</rhs>
			<rhs>
				<name>mac_Xor_1Ux1U_1U_4_41_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_42_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>valid_arb</thread>
		</thread>
		<thread>
			<name>mac_Not_1U_1U_4_45</name>
			<dissolved_from>mac_Not_1U_1U_4_45</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_valid</name>
			</rhs>
			<lhs>
				<name>mac_Not_1U_1U_4_45_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>18435</source_loc>
			<thread>process_1</thread>
		</thread>
		<thread>
			<name>mac_Or_1Ux1U_1U_4_46</name>
			<dissolved_from>mac_Or_1Ux1U_1U_4_46</dissolved_from>
			<async/>
			<rhs>
				<name>dma_write_chnl_ready</name>
			</rhs>
			<rhs>
				<name>mac_Not_1U_1U_4_45_out1</name>
			</rhs>
			<lhs>
				<name>mac_Or_1Ux1U_1U_4_46_out1</name>
			</lhs>
			<cond>
			</cond>
			<source_loc>14094</source_loc>
			<thread>process_1</thread>
		</thread>
		<source_file>
			<path>/scratch/projects/yingj4/esp/accelerators/stratus_hls/common/inc/utils/configs/esp_config.hpp</path>
			<file_kind>CYNTH_BEH_C</file_kind>
			<file_id>30</file_id>
			<mod_time>Mon Mar 22 23:35:34 2021</mod_time>
		</source_file>
		<source_loc>
			<id>2399</id>
			<loc_kind>FUNC</loc_kind>
			<label>esp_config</label>
			<file_id>30</file_id>
			<line>30</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>6733</id>
			<loc_kind>CALL</loc_kind>
			<label>esp_config</label>
			<file_id>27</file_id>
			<line>24</line>
			<col>13</col>
			<func_def>2399</func_def>
		</source_loc>
		<source_loc>
			<id>6714</id>
			<loc_kind>OP</loc_kind>
			<file_id>30</file_id>
			<line>34</line>
			<col>29</col>
		</source_loc>
		<source_loc>
			<id>10451</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>1696,6733,6714</sub_loc>
		</source_loc>
		<thread>
			<name>drive_cfg_done</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="1">0</value>
				</rhs>
			</reset>
			<controller_delay>0.7250</controller_delay>
			<lhs>
				<name>cfg_done</name>
			</lhs>
			<rhs>
				<value W="1">1</value>
			</rhs>
			<cond>
				<name>global_state3</name>
				<name>conf_done</name>
			</cond>
			<source_loc>10451</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<thread>
			<name>drive_global_state3</name>
			<clock>clk</clock>
			<reset>
				<name>rst</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value W="2">0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>global_state3</name>
			</lhs>
			<rhs>
				<name>cfg_config_accelerator_next</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>10451</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<thread>
			<name>drive_cfg_config_accelerator_next</name>
			<async/>
			<module_name>mux_2bx3i2c</module_name>
			<number_inputs>3</number_inputs>
			<mux_area>2.0000</mux_area>
			<mux_delay>1.1170</mux_delay>
			<control_delay>1.1170</control_delay>
			<controller_delay>0.7250</controller_delay>
			<rhs>
				<value W="2">1</value>
				<name>global_state3</name>
			</rhs>
			<lhs>
				<name>cfg_config_accelerator_next</name>
			</lhs>
			<rhs>
				<value W="2">1</value>
			</rhs>
			<rhs>
				<value W="2">2</value>
			</rhs>
			<cond>
				<name>global_state3</name>
				<name>conf_done</name>
			</cond>
			<source_loc>17454</source_loc>
			<thread>config_accelerator</thread>
		</thread>
		<assign>
			<name>drive_plm_out_pong_shared_WEM0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_A0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_D0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_CE0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_WE0_wire</name>
			<lhs>
				<name>plm_out_pong_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_compute_kernel_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_A2_wire</name>
			<lhs>
				<name>plm_out_pong_shared_A2_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_A2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_CE2_wire</name>
			<lhs>
				<name>plm_out_pong_shared_CE2_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_CE2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_A1_wire</name>
			<lhs>
				<name>plm_out_pong_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_pong_shared_CE1_wire</name>
			<lhs>
				<name>plm_out_pong_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_pong_store_output_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_WEM0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_A0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_D0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_CE0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_WE0_wire</name>
			<lhs>
				<name>plm_out_ping_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_compute_kernel_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_A2_wire</name>
			<lhs>
				<name>plm_out_ping_shared_A2_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_A2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_CE2_wire</name>
			<lhs>
				<name>plm_out_ping_shared_CE2_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_CE2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_A1_wire</name>
			<lhs>
				<name>plm_out_ping_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_out_ping_shared_CE1_wire</name>
			<lhs>
				<name>plm_out_ping_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_out_ping_store_output_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_compute_kernel_Q2</name>
			<lhs>
				<name>plm_in_pong_compute_kernel_Q2</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_shared_Q2_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_A2_wire</name>
			<lhs>
				<name>plm_in_pong_shared_A2_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_A2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_CE2_wire</name>
			<lhs>
				<name>plm_in_pong_shared_CE2_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_compute_kernel_CE2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WEM1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WEM1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WEM1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_A1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_D1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_D1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_D1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_CE1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WE1_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WEM0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_A0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_D0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_CE0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_pong_shared_WE0_wire</name>
			<lhs>
				<name>plm_in_pong_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_pong_load_input_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_compute_kernel_Q2</name>
			<lhs>
				<name>plm_in_ping_compute_kernel_Q2</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_shared_Q2_wire</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_A2_wire</name>
			<lhs>
				<name>plm_in_ping_shared_A2_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_compute_kernel_A2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_CE2_wire</name>
			<lhs>
				<name>plm_in_ping_shared_CE2_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_compute_kernel_CE2</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WEM1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WEM1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WEM1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_A1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_A1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_A1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_D1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_D1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_D1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_CE1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_CE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_CE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WE1_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WE1_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WE1</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WEM0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WEM0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WEM0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_A0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_A0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_A0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_D0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_D0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_D0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_CE0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_CE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_CE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_plm_in_ping_shared_WE0_wire</name>
			<lhs>
				<name>plm_in_ping_shared_WE0_wire</name>
			</lhs>
			<rhs>
				<name>plm_in_ping_load_input_WE0</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_read_ctrl_data_index</name>
			<lhs>
				<name>dma_read_ctrl_data_index</name>
			</lhs>
			<rhs>
				<name>dma_read_ctrl_data_index_slice</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_read_ctrl_data_length</name>
			<lhs>
				<name>dma_read_ctrl_data_length</name>
			</lhs>
			<rhs>
				<name>dma_read_ctrl_data_length_slice</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_read_ctrl_data_size</name>
			<lhs>
				<name>dma_read_ctrl_data_size</name>
			</lhs>
			<rhs>
				<name>dma_read_ctrl_data_size_slice</name>
				<value W="1">0</value>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_write_ctrl_data_index</name>
			<lhs>
				<name>dma_write_ctrl_data_index</name>
			</lhs>
			<rhs>
				<name>dma_write_ctrl_data_index_slice</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_write_ctrl_data_length</name>
			<lhs>
				<name>dma_write_ctrl_data_length</name>
			</lhs>
			<rhs>
				<name>dma_write_ctrl_data_length_slice</name>
			</rhs>
		</assign>
		<assign>
			<name>drive_dma_write_ctrl_data_size</name>
			<lhs>
				<name>dma_write_ctrl_data_size</name>
			</lhs>
			<rhs>
				<name>dma_write_ctrl_data_size_slice</name>
				<value W="1">0</value>
			</rhs>
		</assign>
		<source_loc>
			<id>14317</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14270</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_88</name>
			<instance_name>mac_And_1Ux1U_1U_4_88</instance_name>
			<source_loc>14317</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_88</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14318</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14264</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Equal_32Ux32U_1U_4</module_name>
			<name>mac_Equal_32Ux32U_1U_4_84</name>
			<instance_name>mac_Equal_32Ux32U_1U_4_84</instance_name>
			<source_loc>14318</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Equal_32Ux32U_1U_4_84</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14319</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14065</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx14S_1U_4_76</name>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_76</instance_name>
			<source_loc>14319</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx14S_1U_4_76</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14320</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14233</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_74</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_74</instance_name>
			<source_loc>14320</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_74</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14316</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14268</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_86</name>
			<instance_name>mac_And_1Ux1U_1U_4_86</instance_name>
			<source_loc>14316</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_86</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14321</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14170</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_97</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_97</instance_name>
			<source_loc>14321</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_97</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14322</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14178</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_99</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_99</instance_name>
			<source_loc>14322</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_99</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14323</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13985</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_72</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_72</instance_name>
			<source_loc>14323</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_72</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14324</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14167</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_32Ux32U_1U_4</module_name>
			<name>mac_LessThan_32Ux32U_1U_4_93</name>
			<instance_name>mac_LessThan_32Ux32U_1U_4_93</instance_name>
			<source_loc>14324</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_LessThan_32Ux32U_1U_4_93</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14325</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14016</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_73</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_73</instance_name>
			<source_loc>14325</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_73</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14315</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14274</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_92</name>
			<instance_name>mac_Add_32Ux32U_32U_4_92</instance_name>
			<source_loc>14315</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_92</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14326</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14153</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_91</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_91</instance_name>
			<source_loc>14326</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_91</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14327</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14246</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_77</name>
			<instance_name>mac_N_Mux_32_2_2_4_77</instance_name>
			<source_loc>14327</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_77</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14328</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14266</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_85</name>
			<instance_name>mac_N_Mux_32_2_2_4_85</instance_name>
			<source_loc>14328</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_85</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14314</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14254</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux2U_32U_4</module_name>
			<name>mac_Add_32Ux2U_32U_4_79</name>
			<instance_name>mac_Add_32Ux2U_32U_4_79</instance_name>
			<source_loc>14314</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Ux2U_32U_4_79</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14329</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14152</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_90</name>
			<instance_name>mac_N_Mux_32_2_2_4_90</instance_name>
			<source_loc>14329</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_90</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14330</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14163</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_3_4</module_name>
			<name>mac_N_Mux_32_2_3_4_94</name>
			<instance_name>mac_N_Mux_32_2_3_4_94</instance_name>
			<source_loc>14330</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_3_4_94</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14331</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14162</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_3_4</module_name>
			<name>mac_N_Mux_32_2_3_4_96</name>
			<instance_name>mac_N_Mux_32_2_3_4_96</instance_name>
			<source_loc>14331</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_N_Mux_32_2_3_4_96</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14332</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14256</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_80</name>
			<instance_name>mac_Not_1U_1U_4_80</instance_name>
			<source_loc>14332</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_80</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14333</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14262</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_83</name>
			<instance_name>mac_Not_1U_1U_4_83</instance_name>
			<source_loc>14333</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_83</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14334</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14236</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_87</name>
			<instance_name>mac_Not_1U_1U_4_87</instance_name>
			<source_loc>14334</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_87</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14335</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14176</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_98</name>
			<instance_name>mac_Not_1U_1U_4_98</instance_name>
			<source_loc>14335</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Not_1U_1U_4_98</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14336</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14248</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<name>mac_Sub_32Sx13U_32S_4_78</name>
			<instance_name>mac_Sub_32Sx13U_32S_4_78</instance_name>
			<source_loc>14336</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Sub_32Sx13U_32S_4_78</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12987</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12977</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_3</name>
			<instance_name>mac_And_1Ux1U_1U_4_3</instance_name>
			<source_loc>12987</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_3</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12976</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_2</name>
			<instance_name>mac_Not_1U_1U_4_2</instance_name>
			<source_loc>12988</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Not_1U_1U_4_2</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12989</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12979</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_5</name>
			<instance_name>mac_Or_1Ux1U_1U_4_5</instance_name>
			<source_loc>12989</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_5</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12990</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12975</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_1</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_1</instance_name>
			<source_loc>12990</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_1</dissolved_to>
		</module_inst>
		<source_loc>
			<id>12991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12978</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_4</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_4</instance_name>
			<source_loc>12991</source_loc>
			<thread>ready_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_4</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13075</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13035</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_9</name>
			<instance_name>mac_And_1Ux1U_1U_4_9</instance_name>
			<source_loc>13075</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_9</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13076</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13047</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<name>mac_N_MuxB_64_2_1_4_11</name>
			<instance_name>mac_N_MuxB_64_2_1_4_11</instance_name>
			<source_loc>13076</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_N_MuxB_64_2_1_4_11</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14313</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14272</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Sx2U_32S_4</module_name>
			<name>mac_Add_32Sx2U_32S_4_89</name>
			<instance_name>mac_Add_32Sx2U_32S_4_89</instance_name>
			<source_loc>14313</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_32Sx2U_32S_4_89</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13077</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13045</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Muxb_1_2_5_4</module_name>
			<name>mac_N_Muxb_1_2_5_4_10</name>
			<instance_name>mac_N_Muxb_1_2_5_4_10</instance_name>
			<source_loc>13077</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_N_Muxb_1_2_5_4_10</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13041</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_6</name>
			<instance_name>mac_Not_1U_1U_4_6</instance_name>
			<source_loc>13078</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_6</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13079</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13044</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_7</name>
			<instance_name>mac_Not_1U_1U_4_7</instance_name>
			<source_loc>13079</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_7</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13042</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_8</name>
			<instance_name>mac_Or_1Ux1U_1U_4_8</instance_name>
			<source_loc>13080</source_loc>
			<thread>back_method_0</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_8</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14312</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14223</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_75</name>
			<instance_name>mac_Add_16Ux1U_16U_4_75</instance_name>
			<source_loc>14312</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_75</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13096</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13090</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_13</name>
			<instance_name>mac_And_1Ux1U_1U_4_13</instance_name>
			<source_loc>13096</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_13</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14311</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14164</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<name>mac_Add_13Ux1U_13U_4_95</name>
			<instance_name>mac_Add_13Ux1U_13U_4_95</instance_name>
			<source_loc>14311</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Ux1U_13U_4_95</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13097</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13091</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_14</name>
			<instance_name>mac_And_1Ux1U_1U_4_14</instance_name>
			<source_loc>13097</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_14</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14310</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14260</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<name>mac_Add_13Sx1U_13S_4_82</name>
			<instance_name>mac_Add_13Sx1U_13S_4_82</instance_name>
			<source_loc>14310</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Sx1U_13S_4_82</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13089</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_12</name>
			<instance_name>mac_Not_1U_1U_4_12</instance_name>
			<source_loc>13098</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_Not_1U_1U_4_12</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13092</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_15</name>
			<instance_name>mac_Or_1Ux1U_1U_4_15</instance_name>
			<source_loc>13099</source_loc>
			<thread>process_0</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_15</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13355</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13251</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<name>mac_Add_13Ux1U_13U_4_33</name>
			<instance_name>mac_Add_13Ux1U_13U_4_33</instance_name>
			<source_loc>13355</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_13Ux1U_13U_4_33</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13356</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13253</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<name>mac_Add_13Ux1U_13U_4_34</name>
			<instance_name>mac_Add_13Ux1U_13U_4_34</instance_name>
			<source_loc>13356</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_13Ux1U_13U_4_34</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13357</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13324</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_21</name>
			<instance_name>mac_Add_16Ux1U_16U_4_21</instance_name>
			<source_loc>13357</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_21</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13358</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13319</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux2U_16U_4</module_name>
			<name>mac_Add_16Ux2U_16U_4_28</name>
			<instance_name>mac_Add_16Ux2U_16U_4_28</instance_name>
			<source_loc>13358</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_16Ux2U_16U_4_28</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13359</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13334</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Sx1U_32S_4</module_name>
			<name>mac_Add_32Sx1U_32S_4_20</name>
			<instance_name>mac_Add_32Sx1U_32S_4_20</instance_name>
			<source_loc>13359</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_32Sx1U_32S_4_20</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13360</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13328</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_26</name>
			<instance_name>mac_Add_32Ux32U_32U_4_26</instance_name>
			<source_loc>13360</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_26</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13361</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13219</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx14S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx14S_1U_4_23</name>
			<instance_name>mac_GreaterThan_32Sx14S_1U_4_23</instance_name>
			<source_loc>13361</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx14S_1U_4_23</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13362</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13337</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_22</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_22</instance_name>
			<source_loc>13362</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_22</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13363</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13264</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_35</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_35</instance_name>
			<source_loc>13363</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_35</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13364</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13256</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<name>mac_LessThan_16Ux32U_1U_4_32</name>
			<instance_name>mac_LessThan_16Ux32U_1U_4_32</instance_name>
			<source_loc>13364</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_16Ux32U_1U_4_32</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13365</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13267</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_37</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_37</instance_name>
			<source_loc>13365</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_37</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13366</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13199</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_18</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_18</instance_name>
			<source_loc>13366</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_18</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13367</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13207</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_16</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_16</instance_name>
			<source_loc>13367</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_16</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13368</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13321</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<name>mac_N_MuxB_64_2_1_4_29</name>
			<instance_name>mac_N_MuxB_64_2_1_4_29</instance_name>
			<source_loc>13368</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_N_MuxB_64_2_1_4_29</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13369</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13311</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_2_4</module_name>
			<name>mac_N_Mux_32_2_2_4_24</name>
			<instance_name>mac_N_Mux_32_2_2_4_24</instance_name>
			<source_loc>13369</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_N_Mux_32_2_2_4_24</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13370</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13315</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_27</name>
			<instance_name>mac_Not_1U_1U_4_27</instance_name>
			<source_loc>13370</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_27</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13371</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13241</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_30</name>
			<instance_name>mac_Not_1U_1U_4_30</instance_name>
			<source_loc>13371</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_30</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13372</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13250</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_31</name>
			<instance_name>mac_Not_1U_1U_4_31</instance_name>
			<source_loc>13372</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_31</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13373</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13262</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_36</name>
			<instance_name>mac_Not_1U_1U_4_36</instance_name>
			<source_loc>13373</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Not_1U_1U_4_36</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13374</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13209</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_32Sx1U_32S_4</module_name>
			<name>mac_Or_32Sx1U_32S_4_19</name>
			<instance_name>mac_Or_32Sx1U_32S_4_19</instance_name>
			<source_loc>13374</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Or_32Sx1U_32S_4_19</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13375</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13335</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx13U_32S_4</module_name>
			<name>mac_Sub_32Sx13U_32S_4_25</name>
			<instance_name>mac_Sub_32Sx13U_32S_4_25</instance_name>
			<source_loc>13375</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Sub_32Sx13U_32S_4_25</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13376</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13332</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx1U_32S_4</module_name>
			<name>mac_Sub_32Sx1U_32S_4_17</name>
			<instance_name>mac_Sub_32Sx1U_32S_4_17</instance_name>
			<source_loc>13376</source_loc>
			<thread>load_input</thread>
			<dissolved_to>mac_Sub_32Sx1U_32S_4_17</dissolved_to>
		</module_inst>
		<source_loc>
			<id>14309</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>14258</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Sx1U_13S_4</module_name>
			<name>mac_Add_13Sx1U_13S_4_81</name>
			<instance_name>mac_Add_13Sx1U_13S_4_81</instance_name>
			<source_loc>14309</source_loc>
			<thread>compute_kernel</thread>
			<dissolved_to>mac_Add_13Sx1U_13S_4_81</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13430</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13420</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_And_1Ux1U_1U_4</module_name>
			<name>mac_And_1Ux1U_1U_4_40</name>
			<instance_name>mac_And_1Ux1U_1U_4_40</instance_name>
			<source_loc>13430</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_And_1Ux1U_1U_4_40</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13431</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13419</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_39</name>
			<instance_name>mac_Not_1U_1U_4_39</instance_name>
			<source_loc>13431</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Not_1U_1U_4_39</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13432</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13422</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_42</name>
			<instance_name>mac_Or_1Ux1U_1U_4_42</instance_name>
			<source_loc>13432</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_42</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13433</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13418</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_38</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_38</instance_name>
			<source_loc>13433</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_38</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13434</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13421</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Xor_1Ux1U_1U_4</module_name>
			<name>mac_Xor_1Ux1U_1U_4_41</name>
			<instance_name>mac_Xor_1Ux1U_1U_4_41</instance_name>
			<source_loc>13434</source_loc>
			<thread>valid_arb</thread>
			<dissolved_to>mac_Xor_1Ux1U_1U_4_41</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13480</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13462</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Muxb_1_2_5_4</module_name>
			<name>mac_N_Muxb_1_2_5_4_44</name>
			<instance_name>mac_N_Muxb_1_2_5_4_44</instance_name>
			<source_loc>13480</source_loc>
			<thread>back_method_1</thread>
			<dissolved_to>mac_N_Muxb_1_2_5_4_44</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13481</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13461</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_43</name>
			<instance_name>mac_Not_1U_1U_4_43</instance_name>
			<source_loc>13481</source_loc>
			<thread>back_method_1</thread>
			<dissolved_to>mac_Not_1U_1U_4_43</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13488</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_45</name>
			<instance_name>mac_Not_1U_1U_4_45</instance_name>
			<source_loc>13493</source_loc>
			<thread>process_1</thread>
			<dissolved_to>mac_Not_1U_1U_4_45</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13494</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13489</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_1Ux1U_1U_4</module_name>
			<name>mac_Or_1Ux1U_1U_4_46</name>
			<instance_name>mac_Or_1Ux1U_1U_4_46</instance_name>
			<source_loc>13494</source_loc>
			<thread>process_1</thread>
			<dissolved_to>mac_Or_1Ux1U_1U_4_46</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13762</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<name>mac_Add_13Ux1U_13U_4_65</name>
			<instance_name>mac_Add_13Ux1U_13U_4_65</instance_name>
			<source_loc>13776</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_13Ux1U_13U_4_65</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13777</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13764</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_13Ux1U_13U_4</module_name>
			<name>mac_Add_13Ux1U_13U_4_66</name>
			<instance_name>mac_Add_13Ux1U_13U_4_66</instance_name>
			<source_loc>13777</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_13Ux1U_13U_4_66</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13778</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13724</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux1U_16U_4</module_name>
			<name>mac_Add_16Ux1U_16U_4_56</name>
			<instance_name>mac_Add_16Ux1U_16U_4_56</instance_name>
			<source_loc>13778</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_16Ux1U_16U_4_56</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13779</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13760</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_16Ux2U_16U_4</module_name>
			<name>mac_Add_16Ux2U_16U_4_64</name>
			<instance_name>mac_Add_16Ux2U_16U_4_64</instance_name>
			<source_loc>13779</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_16Ux2U_16U_4_64</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13780</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13736</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Sx1U_32S_4</module_name>
			<name>mac_Add_32Sx1U_32S_4_50</name>
			<instance_name>mac_Add_32Sx1U_32S_4_50</instance_name>
			<source_loc>13780</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_32Sx1U_32S_4_50</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13781</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13743</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Sx1U_32S_4</module_name>
			<name>mac_Add_32Sx1U_32S_4_55</name>
			<instance_name>mac_Add_32Sx1U_32S_4_55</instance_name>
			<source_loc>13781</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_32Sx1U_32S_4_55</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13782</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13741</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Add_32Ux32U_32U_4</module_name>
			<name>mac_Add_32Ux32U_32U_4_62</name>
			<instance_name>mac_Add_32Ux32U_32U_4_62</instance_name>
			<source_loc>13782</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Add_32Ux32U_32U_4_62</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13783</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13746</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_57</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_57</instance_name>
			<source_loc>13783</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_57</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13784</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13667</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx2S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx2S_1U_4_70</name>
			<instance_name>mac_GreaterThan_32Sx2S_1U_4_70</instance_name>
			<source_loc>13784</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx2S_1U_4_70</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13629</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_GreaterThan_32Sx8S_1U_4</module_name>
			<name>mac_GreaterThan_32Sx8S_1U_4_58</name>
			<instance_name>mac_GreaterThan_32Sx8S_1U_4_58</instance_name>
			<source_loc>13785</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_GreaterThan_32Sx8S_1U_4_58</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13786</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13663</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_16Ux32U_1U_4</module_name>
			<name>mac_LessThan_16Ux32U_1U_4_68</name>
			<instance_name>mac_LessThan_16Ux32U_1U_4_68</instance_name>
			<source_loc>13786</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_16Ux32U_1U_4_68</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13670</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_17Sx32S_1U_4</module_name>
			<name>mac_LessThan_17Sx32S_1U_4_71</name>
			<instance_name>mac_LessThan_17Sx32S_1U_4_71</instance_name>
			<source_loc>13787</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_17Sx32S_1U_4_71</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13788</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13605</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_LessThan_2Sx32S_1U_4</module_name>
			<name>mac_LessThan_2Sx32S_1U_4_52</name>
			<instance_name>mac_LessThan_2Sx32S_1U_4_52</instance_name>
			<source_loc>13788</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_LessThan_2Sx32S_1U_4_52</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13789</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13599</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_47</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_47</instance_name>
			<source_loc>13789</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_47</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13790</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13603,13681</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Mul_32Ux32U_32U_4</module_name>
			<name>mac_Mul_32Ux32U_32U_4_53</name>
			<instance_name>mac_Mul_32Ux32U_32U_4_53</instance_name>
			<source_loc>13790</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Mul_32Ux32U_32U_4_53</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13791</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13766</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_MuxB_64_2_1_4</module_name>
			<name>mac_N_MuxB_64_2_1_4_67</name>
			<instance_name>mac_N_MuxB_64_2_1_4_67</instance_name>
			<source_loc>13791</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_N_MuxB_64_2_1_4_67</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13792</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13752</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_N_Mux_32_2_4_4</module_name>
			<name>mac_N_Mux_32_2_4_4_59</name>
			<instance_name>mac_N_Mux_32_2_4_4_59</instance_name>
			<source_loc>13792</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_N_Mux_32_2_4_4_59</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13793</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13730</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_61</name>
			<instance_name>mac_Not_1U_1U_4_61</instance_name>
			<source_loc>13793</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_61</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13794</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13756</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_63</name>
			<instance_name>mac_Not_1U_1U_4_63</instance_name>
			<source_loc>13794</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_63</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13795</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13659</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Not_1U_1U_4</module_name>
			<name>mac_Not_1U_1U_4_69</name>
			<instance_name>mac_Not_1U_1U_4_69</instance_name>
			<source_loc>13795</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Not_1U_1U_4_69</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13796</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13601</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_32Sx1U_32S_4</module_name>
			<name>mac_Or_32Sx1U_32S_4_49</name>
			<instance_name>mac_Or_32Sx1U_32S_4_49</instance_name>
			<source_loc>13796</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Or_32Sx1U_32S_4_49</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13797</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13614</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Or_32Sx1U_32S_4</module_name>
			<name>mac_Or_32Sx1U_32S_4_54</name>
			<instance_name>mac_Or_32Sx1U_32S_4_54</instance_name>
			<source_loc>13797</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Or_32Sx1U_32S_4_54</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13798</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13600</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx1U_32S_4</module_name>
			<name>mac_Sub_32Sx1U_32S_4_48</name>
			<instance_name>mac_Sub_32Sx1U_32S_4_48</instance_name>
			<source_loc>13798</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Sub_32Sx1U_32S_4_48</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13799</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13738</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx1U_32S_4</module_name>
			<name>mac_Sub_32Sx1U_32S_4_51</name>
			<instance_name>mac_Sub_32Sx1U_32S_4_51</instance_name>
			<source_loc>13799</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Sub_32Sx1U_32S_4_51</dissolved_to>
		</module_inst>
		<source_loc>
			<id>13800</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>13744</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>mac_Sub_32Sx7U_32S_4</module_name>
			<name>mac_Sub_32Sx7U_32S_4_60</name>
			<instance_name>mac_Sub_32Sx7U_32S_4_60</instance_name>
			<source_loc>13800</source_loc>
			<thread>store_output</thread>
			<dissolved_to>mac_Sub_32Sx7U_32S_4_60</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 2 warnings, area=5752, bits=1471</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>90177</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>90549</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>251</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>260</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>491</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>8</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1763</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1992</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2776</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>261</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>289</code_num>
			<count>25</count>
		</message_count>
		<message_count>
			<code_num>304</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>133</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>133</count>
		</message_count>
		<message_count>
			<code_num>356</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>402</code_num>
			<count>104</count>
		</message_count>
		<message_count>
			<code_num>403</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>404</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>405</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>110</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>44</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>17</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>11</count>
		</message_count>
		<message_count>
			<code_num>813</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>907</code_num>
			<count>185</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1158</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1159</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>76</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1351</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1434</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>30</count>
		</message_count>
		<message_count>
			<code_num>1702</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1703</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2077</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2078</code_num>
			<count>174</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>60</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2723</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>35</count>
		</message_count>
		<message_count>
			<code_num>2813</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>13</count>
		</message_count>
		<message_count>
			<code_num>2835</code_num>
			<count>12</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2935</code_num>
			<count>20</count>
		</message_count>
		<message_count>
			<code_num>2940</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2941</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>2948</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2949</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>10</count>
		</message_count>
	</message_counts>
	<end_time>Sun Mar 28 16:26:02 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>93</real_time>
			<cpu_time>1</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>5</real_time>
			<cpu_time>4</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>42</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>153</real_time>
			<cpu_time>7</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>153</real_time>
			<cpu_time>7</cpu_time>
		</phase>
	</timers>
	<footprint>742928</footprint>
	<subprocess_footprint>0</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
