

================================================================
== Vitis HLS Report for 'decision_function_49'
================================================================
* Date:           Thu Jan 23 13:40:28 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        my_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.596 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.59>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%x_52_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_52_val" [firmware/BDT.h:86]   --->   Operation 3 'read' 'x_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%x_50_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_50_val" [firmware/BDT.h:86]   --->   Operation 4 'read' 'x_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%x_47_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_47_val" [firmware/BDT.h:86]   --->   Operation 5 'read' 'x_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_46_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_46_val" [firmware/BDT.h:86]   --->   Operation 6 'read' 'x_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_39_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_39_val" [firmware/BDT.h:86]   --->   Operation 7 'read' 'x_39_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_34_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_34_val" [firmware/BDT.h:86]   --->   Operation 8 'read' 'x_34_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%x_32_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_32_val" [firmware/BDT.h:86]   --->   Operation 9 'read' 'x_32_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_30_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_30_val" [firmware/BDT.h:86]   --->   Operation 10 'read' 'x_30_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_24_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_24_val" [firmware/BDT.h:86]   --->   Operation 11 'read' 'x_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_23_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_23_val" [firmware/BDT.h:86]   --->   Operation 12 'read' 'x_23_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_21_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_21_val" [firmware/BDT.h:86]   --->   Operation 13 'read' 'x_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%x_18_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_18_val" [firmware/BDT.h:86]   --->   Operation 14 'read' 'x_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%x_17_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_17_val" [firmware/BDT.h:86]   --->   Operation 15 'read' 'x_17_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%x_15_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_15_val" [firmware/BDT.h:86]   --->   Operation 16 'read' 'x_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_14_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_14_val" [firmware/BDT.h:86]   --->   Operation 17 'read' 'x_14_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x_13_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_13_val" [firmware/BDT.h:86]   --->   Operation 18 'read' 'x_13_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x_11_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_11_val" [firmware/BDT.h:86]   --->   Operation 19 'read' 'x_11_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_10_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_10_val" [firmware/BDT.h:86]   --->   Operation 20 'read' 'x_10_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_9_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_9_val" [firmware/BDT.h:86]   --->   Operation 21 'read' 'x_9_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%x_6_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_6_val" [firmware/BDT.h:86]   --->   Operation 22 'read' 'x_6_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%x_4_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_4_val" [firmware/BDT.h:86]   --->   Operation 23 'read' 'x_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_3_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_3_val" [firmware/BDT.h:86]   --->   Operation 24 'read' 'x_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%x_1_val_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %x_1_val" [firmware/BDT.h:86]   --->   Operation 25 'read' 'x_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%icmp_ln86 = icmp_slt  i18 %x_17_val_read, i18 42" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln86_1298 = icmp_slt  i18 %x_24_val_read, i18 322" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1298' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.79ns)   --->   "%icmp_ln86_1299 = icmp_slt  i18 %x_1_val_read, i18 49010" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1299' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln86_1300 = icmp_slt  i18 %x_11_val_read, i18 386" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1300' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln86_1301 = icmp_slt  i18 %x_47_val_read, i18 166154" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1301' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%icmp_ln86_1302 = icmp_slt  i18 %x_11_val_read, i18 447" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1302' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%icmp_ln86_1303 = icmp_slt  i18 %x_1_val_read, i18 179391" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1303' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%icmp_ln86_1304 = icmp_slt  i18 %x_10_val_read, i18 395" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1304' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%icmp_ln86_1305 = icmp_slt  i18 %x_17_val_read, i18 23" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1305' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.79ns)   --->   "%icmp_ln86_1306 = icmp_slt  i18 %x_4_val_read, i18 97564" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1306' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.79ns)   --->   "%icmp_ln86_1307 = icmp_slt  i18 %x_50_val_read, i18 187528" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1307' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.79ns)   --->   "%icmp_ln86_1308 = icmp_slt  i18 %x_34_val_read, i18 485" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1308' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.79ns)   --->   "%icmp_ln86_1309 = icmp_slt  i18 %x_39_val_read, i18 1512" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1309' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%icmp_ln86_1310 = icmp_slt  i18 %x_6_val_read, i18 66870" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1310' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.79ns)   --->   "%icmp_ln86_1311 = icmp_slt  i18 %x_24_val_read, i18 425" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1311' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln86_1312 = icmp_slt  i18 %x_14_val_read, i18 88" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1312' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln86_1313 = icmp_slt  i18 %x_3_val_read, i18 185281" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1313' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.79ns)   --->   "%icmp_ln86_1314 = icmp_slt  i18 %x_32_val_read, i18 890" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1314' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %x_15_val_read, i32 5, i32 17" [firmware/BDT.h:86]   --->   Operation 44 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.75ns)   --->   "%icmp_ln86_1384 = icmp_slt  i13 %tmp, i13 1" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1384' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln86_1316 = icmp_slt  i18 %x_23_val_read, i18 31" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1316' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.79ns)   --->   "%icmp_ln86_1317 = icmp_slt  i18 %x_1_val_read, i18 214566" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1317' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.79ns)   --->   "%icmp_ln86_1318 = icmp_slt  i18 %x_52_val_read, i18 83457" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1318' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.79ns)   --->   "%icmp_ln86_1319 = icmp_slt  i18 %x_21_val_read, i18 223" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1319' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.79ns)   --->   "%icmp_ln86_1320 = icmp_slt  i18 %x_30_val_read, i18 10931" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1320' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%icmp_ln86_1321 = icmp_slt  i18 %x_11_val_read, i18 198" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1321' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.79ns)   --->   "%icmp_ln86_1322 = icmp_slt  i18 %x_18_val_read, i18 1729" [firmware/BDT.h:86]   --->   Operation 52 'icmp' 'icmp_ln86_1322' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.79ns)   --->   "%icmp_ln86_1323 = icmp_slt  i18 %x_13_val_read, i18 438" [firmware/BDT.h:86]   --->   Operation 53 'icmp' 'icmp_ln86_1323' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%icmp_ln86_1324 = icmp_slt  i18 %x_24_val_read, i18 347" [firmware/BDT.h:86]   --->   Operation 54 'icmp' 'icmp_ln86_1324' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.79ns)   --->   "%icmp_ln86_1325 = icmp_slt  i18 %x_6_val_read, i18 75836" [firmware/BDT.h:86]   --->   Operation 55 'icmp' 'icmp_ln86_1325' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.79ns)   --->   "%icmp_ln86_1326 = icmp_slt  i18 %x_9_val_read, i18 11491" [firmware/BDT.h:86]   --->   Operation 56 'icmp' 'icmp_ln86_1326' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.79ns)   --->   "%icmp_ln86_1327 = icmp_slt  i18 %x_46_val_read, i18 306" [firmware/BDT.h:86]   --->   Operation 57 'icmp' 'icmp_ln86_1327' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.12ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1298, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_621 = xor i1 %icmp_ln86_1298, i1 1" [firmware/BDT.h:104]   --->   Operation 59 'xor' 'xor_ln104_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_621" [firmware/BDT.h:104]   --->   Operation 60 'and' 'and_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.12ns)   --->   "%and_ln102_1250 = and i1 %icmp_ln86_1300, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 61 'and' 'and_ln102_1250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_252)   --->   "%xor_ln104_623 = xor i1 %icmp_ln86_1300, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_252 = and i1 %and_ln102, i1 %xor_ln104_623" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns)   --->   "%and_ln102_1251 = and i1 %icmp_ln86_1301, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 64 'and' 'and_ln102_1251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_253)   --->   "%xor_ln104_624 = xor i1 %icmp_ln86_1301, i1 1" [firmware/BDT.h:104]   --->   Operation 65 'xor' 'xor_ln104_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_253 = and i1 %and_ln104, i1 %xor_ln104_624" [firmware/BDT.h:104]   --->   Operation 66 'and' 'and_ln104_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.12ns)   --->   "%and_ln102_1254 = and i1 %icmp_ln86_1304, i1 %and_ln102_1250" [firmware/BDT.h:102]   --->   Operation 67 'and' 'and_ln102_1254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%xor_ln104_627 = xor i1 %icmp_ln86_1304, i1 1" [firmware/BDT.h:104]   --->   Operation 68 'xor' 'xor_ln104_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns)   --->   "%and_ln102_1255 = and i1 %icmp_ln86_1305, i1 %and_ln104_252" [firmware/BDT.h:102]   --->   Operation 69 'and' 'and_ln102_1255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%xor_ln104_628 = xor i1 %icmp_ln86_1305, i1 1" [firmware/BDT.h:104]   --->   Operation 70 'xor' 'xor_ln104_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.12ns)   --->   "%and_ln102_1256 = and i1 %icmp_ln86_1306, i1 %and_ln102_1251" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1266)   --->   "%xor_ln104_629 = xor i1 %icmp_ln86_1306, i1 1" [firmware/BDT.h:104]   --->   Operation 72 'xor' 'xor_ln104_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.12ns)   --->   "%and_ln102_1257 = and i1 %icmp_ln86_1307, i1 %and_ln104_253" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%xor_ln104_630 = xor i1 %icmp_ln86_1307, i1 1" [firmware/BDT.h:104]   --->   Operation 74 'xor' 'xor_ln104_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%and_ln102_1262 = and i1 %icmp_ln86_1312, i1 %and_ln102_1254" [firmware/BDT.h:102]   --->   Operation 75 'and' 'and_ln102_1262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1278 = and i1 %icmp_ln86_1313, i1 %xor_ln104_627" [firmware/BDT.h:102]   --->   Operation 76 'and' 'and_ln102_1278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node or_ln117)   --->   "%and_ln102_1263 = and i1 %and_ln102_1278, i1 %and_ln102_1250" [firmware/BDT.h:102]   --->   Operation 77 'and' 'and_ln102_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1260)   --->   "%and_ln102_1264 = and i1 %icmp_ln86_1314, i1 %and_ln102_1255" [firmware/BDT.h:102]   --->   Operation 78 'and' 'and_ln102_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%and_ln102_1279 = and i1 %icmp_ln86_1384, i1 %xor_ln104_628" [firmware/BDT.h:102]   --->   Operation 79 'and' 'and_ln102_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%and_ln102_1265 = and i1 %and_ln102_1279, i1 %and_ln104_252" [firmware/BDT.h:102]   --->   Operation 80 'and' 'and_ln102_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1264)   --->   "%and_ln102_1266 = and i1 %icmp_ln86_1316, i1 %and_ln102_1256" [firmware/BDT.h:102]   --->   Operation 81 'and' 'and_ln102_1266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1266)   --->   "%and_ln102_1280 = and i1 %icmp_ln86_1317, i1 %xor_ln104_629" [firmware/BDT.h:102]   --->   Operation 82 'and' 'and_ln102_1280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1266)   --->   "%and_ln102_1267 = and i1 %and_ln102_1280, i1 %and_ln102_1251" [firmware/BDT.h:102]   --->   Operation 83 'and' 'and_ln102_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1268)   --->   "%and_ln102_1268 = and i1 %icmp_ln86_1318, i1 %and_ln102_1257" [firmware/BDT.h:102]   --->   Operation 84 'and' 'and_ln102_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%and_ln102_1281 = and i1 %icmp_ln86_1319, i1 %xor_ln104_630" [firmware/BDT.h:102]   --->   Operation 85 'and' 'and_ln102_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%and_ln102_1269 = and i1 %and_ln102_1281, i1 %and_ln104_253" [firmware/BDT.h:102]   --->   Operation 86 'and' 'and_ln102_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%xor_ln117 = xor i1 %and_ln102_1262, i1 1" [firmware/BDT.h:117]   --->   Operation 87 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%zext_ln117 = zext i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 88 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln117 = or i1 %and_ln102_1254, i1 %and_ln102_1263" [firmware/BDT.h:117]   --->   Operation 89 'or' 'or_ln117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%select_ln117 = select i1 %and_ln102_1254, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 90 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%select_ln117_1257 = select i1 %or_ln117, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 91 'select' 'select_ln117_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1258)   --->   "%zext_ln117_144 = zext i2 %select_ln117_1257" [firmware/BDT.h:117]   --->   Operation 92 'zext' 'zext_ln117_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1260)   --->   "%or_ln117_1178 = or i1 %and_ln102_1250, i1 %and_ln102_1264" [firmware/BDT.h:117]   --->   Operation 93 'or' 'or_ln117_1178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1258 = select i1 %and_ln102_1250, i3 %zext_ln117_144, i3 4" [firmware/BDT.h:117]   --->   Operation 94 'select' 'select_ln117_1258' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.12ns)   --->   "%or_ln117_1179 = or i1 %and_ln102_1250, i1 %and_ln102_1255" [firmware/BDT.h:117]   --->   Operation 95 'or' 'or_ln117_1179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1260)   --->   "%select_ln117_1259 = select i1 %or_ln117_1178, i3 %select_ln117_1258, i3 5" [firmware/BDT.h:117]   --->   Operation 96 'select' 'select_ln117_1259' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%or_ln117_1180 = or i1 %or_ln117_1179, i1 %and_ln102_1265" [firmware/BDT.h:117]   --->   Operation 97 'or' 'or_ln117_1180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1260 = select i1 %or_ln117_1179, i3 %select_ln117_1259, i3 6" [firmware/BDT.h:117]   --->   Operation 98 'select' 'select_ln117_1260' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%select_ln117_1261 = select i1 %or_ln117_1180, i3 %select_ln117_1260, i3 7" [firmware/BDT.h:117]   --->   Operation 99 'select' 'select_ln117_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1262)   --->   "%zext_ln117_145 = zext i3 %select_ln117_1261" [firmware/BDT.h:117]   --->   Operation 100 'zext' 'zext_ln117_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1264)   --->   "%or_ln117_1181 = or i1 %and_ln102, i1 %and_ln102_1266" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1262 = select i1 %and_ln102, i4 %zext_ln117_145, i4 8" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1262' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.12ns)   --->   "%or_ln117_1182 = or i1 %and_ln102, i1 %and_ln102_1256" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1264)   --->   "%select_ln117_1263 = select i1 %or_ln117_1181, i4 %select_ln117_1262, i4 9" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1263' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1266)   --->   "%or_ln117_1183 = or i1 %or_ln117_1182, i1 %and_ln102_1267" [firmware/BDT.h:117]   --->   Operation 105 'or' 'or_ln117_1183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1264 = select i1 %or_ln117_1182, i4 %select_ln117_1263, i4 10" [firmware/BDT.h:117]   --->   Operation 106 'select' 'select_ln117_1264' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.12ns)   --->   "%or_ln117_1184 = or i1 %and_ln102, i1 %and_ln102_1251" [firmware/BDT.h:117]   --->   Operation 107 'or' 'or_ln117_1184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1266)   --->   "%select_ln117_1265 = select i1 %or_ln117_1183, i4 %select_ln117_1264, i4 11" [firmware/BDT.h:117]   --->   Operation 108 'select' 'select_ln117_1265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1268)   --->   "%or_ln117_1185 = or i1 %or_ln117_1184, i1 %and_ln102_1268" [firmware/BDT.h:117]   --->   Operation 109 'or' 'or_ln117_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1266 = select i1 %or_ln117_1184, i4 %select_ln117_1265, i4 12" [firmware/BDT.h:117]   --->   Operation 110 'select' 'select_ln117_1266' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns)   --->   "%or_ln117_1186 = or i1 %or_ln117_1184, i1 %and_ln102_1257" [firmware/BDT.h:117]   --->   Operation 111 'or' 'or_ln117_1186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1268)   --->   "%select_ln117_1267 = select i1 %or_ln117_1185, i4 %select_ln117_1266, i4 13" [firmware/BDT.h:117]   --->   Operation 112 'select' 'select_ln117_1267' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%or_ln117_1187 = or i1 %or_ln117_1186, i1 %and_ln102_1269" [firmware/BDT.h:117]   --->   Operation 113 'or' 'or_ln117_1187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1268 = select i1 %or_ln117_1186, i4 %select_ln117_1267, i4 14" [firmware/BDT.h:117]   --->   Operation 114 'select' 'select_ln117_1268' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%select_ln117_1269 = select i1 %or_ln117_1187, i4 %select_ln117_1268, i4 15" [firmware/BDT.h:117]   --->   Operation 115 'select' 'select_ln117_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1270)   --->   "%zext_ln117_146 = zext i4 %select_ln117_1269" [firmware/BDT.h:117]   --->   Operation 116 'zext' 'zext_ln117_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln117_1270 = select i1 %icmp_ln86, i5 %zext_ln117_146, i5 16" [firmware/BDT.h:117]   --->   Operation 117 'select' 'select_ln117_1270' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.20>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/BDT.h:86]   --->   Operation 118 'specpipeline' 'specpipeline_ln86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.12ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 119 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.12ns)   --->   "%and_ln102_1249 = and i1 %icmp_ln86_1299, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 120 'and' 'and_ln102_1249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_251)   --->   "%xor_ln104_622 = xor i1 %icmp_ln86_1299, i1 1" [firmware/BDT.h:104]   --->   Operation 121 'xor' 'xor_ln104_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_251 = and i1 %xor_ln104_622, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 122 'and' 'and_ln104_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln102_1252 = and i1 %icmp_ln86_1302, i1 %and_ln102_1249" [firmware/BDT.h:102]   --->   Operation 123 'and' 'and_ln102_1252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_254)   --->   "%xor_ln104_625 = xor i1 %icmp_ln86_1302, i1 1" [firmware/BDT.h:104]   --->   Operation 124 'xor' 'xor_ln104_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_254 = and i1 %and_ln102_1249, i1 %xor_ln104_625" [firmware/BDT.h:104]   --->   Operation 125 'and' 'and_ln104_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.12ns)   --->   "%and_ln102_1253 = and i1 %icmp_ln86_1303, i1 %and_ln104_251" [firmware/BDT.h:102]   --->   Operation 126 'and' 'and_ln102_1253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_255)   --->   "%xor_ln104_626 = xor i1 %icmp_ln86_1303, i1 1" [firmware/BDT.h:104]   --->   Operation 127 'xor' 'xor_ln104_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln104_255 = and i1 %and_ln104_251, i1 %xor_ln104_626" [firmware/BDT.h:104]   --->   Operation 128 'and' 'and_ln104_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.12ns)   --->   "%and_ln102_1258 = and i1 %icmp_ln86_1308, i1 %and_ln102_1252" [firmware/BDT.h:102]   --->   Operation 129 'and' 'and_ln102_1258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%xor_ln104_631 = xor i1 %icmp_ln86_1308, i1 1" [firmware/BDT.h:104]   --->   Operation 130 'xor' 'xor_ln104_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.12ns)   --->   "%and_ln102_1259 = and i1 %icmp_ln86_1309, i1 %and_ln104_254" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%xor_ln104_632 = xor i1 %icmp_ln86_1309, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 133 [1/1] (0.12ns)   --->   "%and_ln102_1260 = and i1 %icmp_ln86_1310, i1 %and_ln102_1253" [firmware/BDT.h:102]   --->   Operation 133 'and' 'and_ln102_1260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%xor_ln104_633 = xor i1 %icmp_ln86_1310, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (0.12ns)   --->   "%and_ln102_1261 = and i1 %icmp_ln86_1311, i1 %and_ln104_255" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_634 = xor i1 %icmp_ln86_1311, i1 1" [firmware/BDT.h:104]   --->   Operation 136 'xor' 'xor_ln104_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%and_ln102_1270 = and i1 %icmp_ln86_1320, i1 %and_ln102_1258" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%and_ln102_1282 = and i1 %icmp_ln86_1321, i1 %xor_ln104_631" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%and_ln102_1271 = and i1 %and_ln102_1282, i1 %and_ln102_1252" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%and_ln102_1272 = and i1 %icmp_ln86_1322, i1 %and_ln102_1259" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%and_ln102_1283 = and i1 %icmp_ln86_1323, i1 %xor_ln104_632" [firmware/BDT.h:102]   --->   Operation 141 'and' 'and_ln102_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%and_ln102_1273 = and i1 %and_ln102_1283, i1 %and_ln104_254" [firmware/BDT.h:102]   --->   Operation 142 'and' 'and_ln102_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%and_ln102_1274 = and i1 %icmp_ln86_1324, i1 %and_ln102_1260" [firmware/BDT.h:102]   --->   Operation 143 'and' 'and_ln102_1274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%and_ln102_1284 = and i1 %icmp_ln86_1325, i1 %xor_ln104_633" [firmware/BDT.h:102]   --->   Operation 144 'and' 'and_ln102_1284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%and_ln102_1275 = and i1 %and_ln102_1284, i1 %and_ln102_1253" [firmware/BDT.h:102]   --->   Operation 145 'and' 'and_ln102_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%and_ln102_1276 = and i1 %icmp_ln86_1326, i1 %and_ln102_1261" [firmware/BDT.h:102]   --->   Operation 146 'and' 'and_ln102_1276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1285 = and i1 %icmp_ln86_1327, i1 %xor_ln104_634" [firmware/BDT.h:102]   --->   Operation 147 'and' 'and_ln102_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1277 = and i1 %and_ln102_1285, i1 %and_ln104_255" [firmware/BDT.h:102]   --->   Operation 148 'and' 'and_ln102_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%or_ln117_1188 = or i1 %icmp_ln86, i1 %and_ln102_1270" [firmware/BDT.h:117]   --->   Operation 149 'or' 'or_ln117_1188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.12ns)   --->   "%or_ln117_1189 = or i1 %icmp_ln86, i1 %and_ln102_1258" [firmware/BDT.h:117]   --->   Operation 150 'or' 'or_ln117_1189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1272)   --->   "%select_ln117_1271 = select i1 %or_ln117_1188, i5 %select_ln117_1270, i5 17" [firmware/BDT.h:117]   --->   Operation 151 'select' 'select_ln117_1271' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%or_ln117_1190 = or i1 %or_ln117_1189, i1 %and_ln102_1271" [firmware/BDT.h:117]   --->   Operation 152 'or' 'or_ln117_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1272 = select i1 %or_ln117_1189, i5 %select_ln117_1271, i5 18" [firmware/BDT.h:117]   --->   Operation 153 'select' 'select_ln117_1272' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.12ns)   --->   "%or_ln117_1191 = or i1 %icmp_ln86, i1 %and_ln102_1252" [firmware/BDT.h:117]   --->   Operation 154 'or' 'or_ln117_1191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1274)   --->   "%select_ln117_1273 = select i1 %or_ln117_1190, i5 %select_ln117_1272, i5 19" [firmware/BDT.h:117]   --->   Operation 155 'select' 'select_ln117_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%or_ln117_1192 = or i1 %or_ln117_1191, i1 %and_ln102_1272" [firmware/BDT.h:117]   --->   Operation 156 'or' 'or_ln117_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1274 = select i1 %or_ln117_1191, i5 %select_ln117_1273, i5 20" [firmware/BDT.h:117]   --->   Operation 157 'select' 'select_ln117_1274' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.12ns)   --->   "%or_ln117_1193 = or i1 %or_ln117_1191, i1 %and_ln102_1259" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1276)   --->   "%select_ln117_1275 = select i1 %or_ln117_1192, i5 %select_ln117_1274, i5 21" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%or_ln117_1194 = or i1 %or_ln117_1193, i1 %and_ln102_1273" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1276 = select i1 %or_ln117_1193, i5 %select_ln117_1275, i5 22" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1276' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (0.12ns)   --->   "%or_ln117_1195 = or i1 %icmp_ln86, i1 %and_ln102_1249" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1278)   --->   "%select_ln117_1277 = select i1 %or_ln117_1194, i5 %select_ln117_1276, i5 23" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1277' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%or_ln117_1196 = or i1 %or_ln117_1195, i1 %and_ln102_1274" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1278 = select i1 %or_ln117_1195, i5 %select_ln117_1277, i5 24" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1278' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.12ns)   --->   "%or_ln117_1197 = or i1 %or_ln117_1195, i1 %and_ln102_1260" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1197' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1280)   --->   "%select_ln117_1279 = select i1 %or_ln117_1196, i5 %select_ln117_1278, i5 25" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1279' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%or_ln117_1198 = or i1 %or_ln117_1197, i1 %and_ln102_1275" [firmware/BDT.h:117]   --->   Operation 168 'or' 'or_ln117_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1280 = select i1 %or_ln117_1197, i5 %select_ln117_1279, i5 26" [firmware/BDT.h:117]   --->   Operation 169 'select' 'select_ln117_1280' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 170 [1/1] (0.12ns)   --->   "%or_ln117_1199 = or i1 %or_ln117_1195, i1 %and_ln102_1253" [firmware/BDT.h:117]   --->   Operation 170 'or' 'or_ln117_1199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1282)   --->   "%select_ln117_1281 = select i1 %or_ln117_1198, i5 %select_ln117_1280, i5 27" [firmware/BDT.h:117]   --->   Operation 171 'select' 'select_ln117_1281' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%or_ln117_1200 = or i1 %or_ln117_1199, i1 %and_ln102_1276" [firmware/BDT.h:117]   --->   Operation 172 'or' 'or_ln117_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1282 = select i1 %or_ln117_1199, i5 %select_ln117_1281, i5 28" [firmware/BDT.h:117]   --->   Operation 173 'select' 'select_ln117_1282' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.12ns)   --->   "%or_ln117_1201 = or i1 %or_ln117_1199, i1 %and_ln102_1261" [firmware/BDT.h:117]   --->   Operation 174 'or' 'or_ln117_1201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1284)   --->   "%select_ln117_1283 = select i1 %or_ln117_1200, i5 %select_ln117_1282, i5 29" [firmware/BDT.h:117]   --->   Operation 175 'select' 'select_ln117_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1202 = or i1 %or_ln117_1201, i1 %and_ln102_1277" [firmware/BDT.h:117]   --->   Operation 176 'or' 'or_ln117_1202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln117_1284 = select i1 %or_ln117_1201, i5 %select_ln117_1283, i5 30" [firmware/BDT.h:117]   --->   Operation 177 'select' 'select_ln117_1284' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1285 = select i1 %or_ln117_1202, i5 %select_ln117_1284, i5 31" [firmware/BDT.h:117]   --->   Operation 178 'select' 'select_ln117_1285' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.65ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.32i12.i12.i5, i5 0, i12 4017, i5 1, i12 287, i5 2, i12 3978, i5 3, i12 3623, i5 4, i12 27, i5 5, i12 4020, i5 6, i12 151, i5 7, i12 3961, i5 8, i12 3947, i5 9, i12 4081, i5 10, i12 4036, i5 11, i12 3843, i5 12, i12 322, i5 13, i12 83, i5 14, i12 3234, i5 15, i12 4069, i5 16, i12 3743, i5 17, i12 548, i5 18, i12 180, i5 19, i12 3113, i5 20, i12 83, i5 21, i12 3713, i5 22, i12 673, i5 23, i12 4090, i5 24, i12 365, i5 25, i12 134, i5 26, i12 2770, i5 27, i12 322, i5 28, i12 59, i5 29, i12 582, i5 30, i12 4033, i5 31, i12 3648, i12 0, i5 %select_ln117_1285" [firmware/BDT.h:118]   --->   Operation 179 'sparsemux' 'agg_result' <Predicate = true> <Delay = 0.65> <CoreInst = "SparseMux">   --->   Core 144 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 180 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.596ns
The critical path consists of the following:
	wire read operation ('x_24_val_read', firmware/BDT.h:86) on port 'x_24_val' (firmware/BDT.h:86) [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86_1298', firmware/BDT.h:86) [49]  (0.797 ns)
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [81]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1250', firmware/BDT.h:102) [87]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1254', firmware/BDT.h:102) [99]  (0.122 ns)
	'or' operation 1 bit ('or_ln117', firmware/BDT.h:117) [141]  (0.122 ns)
	'select' operation 2 bit ('select_ln117_1257', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1258', firmware/BDT.h:117) [146]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1259', firmware/BDT.h:117) [148]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1260', firmware/BDT.h:117) [150]  (0.278 ns)
	'select' operation 3 bit ('select_ln117_1261', firmware/BDT.h:117) [151]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1262', firmware/BDT.h:117) [154]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1263', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1264', firmware/BDT.h:117) [158]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1265', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1266', firmware/BDT.h:117) [162]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1267', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1268', firmware/BDT.h:117) [166]  (0.351 ns)
	'select' operation 4 bit ('select_ln117_1269', firmware/BDT.h:117) [167]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1270', firmware/BDT.h:117) [170]  (0.351 ns)

 <State 2>: 3.210ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [80]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1249', firmware/BDT.h:102) [84]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1252', firmware/BDT.h:102) [93]  (0.122 ns)
	'and' operation 1 bit ('and_ln102_1258', firmware/BDT.h:102) [107]  (0.122 ns)
	'or' operation 1 bit ('or_ln117_1189', firmware/BDT.h:117) [171]  (0.122 ns)
	'select' operation 5 bit ('select_ln117_1272', firmware/BDT.h:117) [174]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1273', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1274', firmware/BDT.h:117) [178]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1275', firmware/BDT.h:117) [180]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1276', firmware/BDT.h:117) [182]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1277', firmware/BDT.h:117) [184]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1278', firmware/BDT.h:117) [186]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1279', firmware/BDT.h:117) [188]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1280', firmware/BDT.h:117) [190]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1281', firmware/BDT.h:117) [192]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1282', firmware/BDT.h:117) [194]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1283', firmware/BDT.h:117) [196]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1284', firmware/BDT.h:117) [198]  (0.278 ns)
	'select' operation 5 bit ('select_ln117_1285', firmware/BDT.h:117) [199]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [200]  (0.654 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
