Checking out Encounter license ...
Virtuoso_Digital_Implem 9.1 license checkout succeeded.
	Maximum number of instance allowed (1 x 50000).
**ERROR: (ENCOAX-148):	Could not open shared library libfeoax22.so : liboaDesign.so: cannot open shared object file: No such file or directory

**ERROR: (ENCOAX-148):	OA features will be disabled in this session.


*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2010.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.14-s273_1 (32bit) 02/17/2011 18:35 (Linux 2.6)
@(#)CDS: NanoRoute v09.14-s029 NR110207-1105/USR65-UB (database version 2.30, 112.2.1) {superthreading v1.15}
@(#)CDS: CeltIC v09.14-s097_1 (32bit) 02/08/2011 02:24:38 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: AAE 09.14-s001 (32bit) 02/17/2011 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CTE 09.14-s140_1 (32bit) Feb  8 2011 01:13:15 (Linux 2.6.9-89.0.19.ELsmp)
@(#)CDS: CPE v09.14-s001
--- Starting "Encounter v09.14-s273_1" on Tue Nov  8 19:27:19 2016 (mem=50.6M) ---
--- Running on coe-ee-cad45.sjsuad.sjsu.edu (x86_64 w/Linux 4.7.9-200.fc24.x86_64+debug) ---
This version was compiled on Thu Feb 17 18:35:02 PST 2011.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.lef...
**WARN: (ENCLF-155):	ViaRule only supports routing/cut layer, but poly layer found for viaRule 'M1_POLY', 
Set DBUPerIGU to M2 pitch 380.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Tue Nov  8 19:27:35 2016
viaInitial ends at Tue Nov  8 19:27:35 2016
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../AXI_slave.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.9 (Current mem = 256.312M, initial mem = 50.625M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=256.3M) ***
Set top cell to AXI_slave.
Reading common timing library '/home/010123386@SJSUAD.SJSU.EDU/Documents/new_lib/FreePDK45/osu_soc/lib/files/gscl45nm.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
 read 31 cells in library 'gscl45nm' 
*** End library_loading (cpu=0.00min, mem=0.4M, fe_cpu=0.07min, fe_mem=256.7M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell AXI_slave ...
*** Netlist is unique.
Set DBUPerIGU to techSite CoreSite width 760.
** info: there are 34 modules.
** info: there are 528 stdCell insts.

*** Memory Usage v0.159.2.9 (Current mem = 258.328M, initial mem = 50.625M) ***
*info - Done with setDoAssign with 150 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file '../AXI_slave.sdc' ...
INFO (CTE): constraints read successfully
WARNING (CTE-25): Line: 8 of File ../AXI_slave.sdc : Skipped unsupported command: set_units


*** Read timing constraints (cpu=0:00:00.0 mem=263.2M) ***
Total number of combinational cells: 25
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4
Total number of usable buffers: 2
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF1 CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 3
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R0
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=264.1M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=528 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=683 #term=1899 #term/net=2.78, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=345
stdCell: 528 single + 0 double + 0 multi
Total standard cell length = 0.7108 (mm), area = 0.0018 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 1870 (1756 um^2) / alloc_area 3108 (2917 um^2).
Pin Density = 1.015.
            = total # of pins 1899 / total Instance area 1870.
Iteration  1: Total net bbox = 4.755e+03 (4.62e+03 1.35e+02)
              Est.  stn bbox = 5.100e+03 (4.83e+03 2.67e+02)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  2: Total net bbox = 5.333e+03 (4.17e+03 1.16e+03)
              Est.  stn bbox = 5.785e+03 (4.36e+03 1.42e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  3: Total net bbox = 5.311e+03 (4.19e+03 1.12e+03)
              Est.  stn bbox = 5.842e+03 (4.46e+03 1.38e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  4: Total net bbox = 6.368e+03 (4.13e+03 2.24e+03)
              Est.  stn bbox = 6.974e+03 (4.39e+03 2.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  5: Total net bbox = 6.470e+03 (3.87e+03 2.60e+03)
              Est.  stn bbox = 7.113e+03 (4.17e+03 2.94e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  6: Total net bbox = 6.763e+03 (4.03e+03 2.74e+03)
              Est.  stn bbox = 7.402e+03 (4.33e+03 3.07e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  7: Total net bbox = 7.044e+03 (4.11e+03 2.94e+03)
              Est.  stn bbox = 7.704e+03 (4.43e+03 3.27e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  8: Total net bbox = 7.238e+03 (4.15e+03 3.09e+03)
              Est.  stn bbox = 7.918e+03 (4.47e+03 3.44e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration  9: Total net bbox = 7.273e+03 (4.15e+03 3.12e+03)
              Est.  stn bbox = 7.954e+03 (4.47e+03 3.48e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
Iteration 10: Total net bbox = 7.828e+03 (4.40e+03 3.43e+03)
              Est.  stn bbox = 8.527e+03 (4.74e+03 3.79e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 264.1M
*** cost = 7.828e+03 (4.40e+03 3.43e+03) (cpu for global=0:00:00.1) real=0:00:00.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 144 insts, mean move: 0.71 um, max move: 3.61 um
	max move on inst (w_dch_cur_state_reg[0]): (72.20, 22.61) --> (71.06, 20.14)
Placement tweakage begins.
wire length = 7.891e+03 = 4.514e+03 H + 3.377e+03 V
wire length = 7.516e+03 = 4.212e+03 H + 3.305e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 265 insts, mean move: 3.16 um, max move: 11.59 um
	max move on inst (U610): (73.34, 57.19) --> (69.16, 49.78)
move report: rPlace moves 83 insts, mean move: 0.45 um, max move: 3.99 um
	max move on inst (U590): (75.62, 64.60) --> (74.10, 62.13)
move report: overall moves 332 insts, mean move: 2.67 um, max move: 12.35 um
	max move on inst (U610): (74.10, 57.19) --> (69.16, 49.78)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        12.35 um
  inst (U610) with max move: (74.1, 57.19) -> (69.16, 49.78)
  mean    (X+Y) =         2.67 um
Total instances flipped for legalization: 109
Total instances moved : 332
*** cpu=0:00:00.0   mem=264.3M  mem(used)=0.2M***
Total net length = 7.490e+03 (4.216e+03 3.274e+03) (ext = 2.986e+03)
*** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=264.3M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Starting IO pin assignment...
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 19:27:36 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.69Ghz)

Begin option processing ...
(from .sroute_2110.conf) srouteConnectPowerBump set to false
(from .sroute_2110.conf) routeSpecial set to true
(from .sroute_2110.conf) srouteConnectBlockPin set to false
(from .sroute_2110.conf) srouteFollowCorePinEnd set to 3
(from .sroute_2110.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_2110.conf) sroutePadPinAllPorts set to true
(from .sroute_2110.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 464.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 15 used
Read in 528 components
  528 core components: 0 unplaced, 528 placed, 0 fixed
Read in 401 physical pins
  401 physical pins: 0 unplaced, 401 placed, 0 fixed
Read in 13 logical pins
Read in 277 nets
Read in 2 special nets, 2 routed
Read in 1457 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 44
  Number of Followpin connections: 22
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 475.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 401 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 19:27:36 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 19:27:36 2016

sroute post-processing starts at Tue Nov  8 19:27:36 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 19:27:36 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.52 megs
sroute: Total Peak Memory used = 265.81 megs
<CMD> trialRoute
*** Starting trialRoute (mem=265.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -noPinGuide

routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
Number of multi-gpin terms=14, multi-gpins=38, moved blk term=0/0

Phase 1a route (0:00:00.0 266.1M):
Est net length = 7.996e+03um = 4.348e+03H + 3.648e+03V
Usage: (6.4%H 5.7%V) = (4.853e+03um 6.909e+03um) = (4480 2910)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 267.4M):
Usage: (6.4%H 5.7%V) = (4.847e+03um 6.909e+03um) = (4474 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 267.4M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 267.4M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 268.0M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	89	 2.62%
  6:	0	 0.00%	36	 1.06%
  7:	0	 0.00%	71	 2.09%
  8:	0	 0.00%	82	 2.41%
  9:	0	 0.00%	145	 4.27%
 10:	0	 0.00%	228	 6.71%
 11:	0	 0.00%	351	10.33%
 12:	144	 4.24%	559	16.46%
 13:	586	17.25%	484	14.25%
 14:	68	 2.00%	288	 8.48%
 15:	70	 2.06%	203	 5.98%
 16:	25	 0.74%	169	 4.97%
 17:	249	 7.33%	30	 0.88%
 18:	279	 8.21%	0	 0.00%
 19:	321	 9.45%	9	 0.26%
 20:	1655	48.72%	587	17.28%

Global route (cpu=0.0s real=0.0s 266.8M)
Phase 1l route (0:00:00.0 266.8M):


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 6.0%V) = (5.234e+03um 7.306e+03um) = (4778 3113)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	91	 2.68%
  6:	0	 0.00%	36	 1.06%
  7:	1	 0.03%	75	 2.21%
  8:	3	 0.09%	82	 2.41%
  9:	1	 0.03%	151	 4.45%
 10:	3	 0.09%	242	 7.12%
 11:	7	 0.21%	353	10.39%
 12:	148	 4.36%	557	16.40%
 13:	598	17.60%	474	13.95%
 14:	77	 2.27%	284	 8.36%
 15:	82	 2.41%	200	 5.89%
 16:	19	 0.56%	162	 4.77%
 17:	235	 6.92%	28	 0.82%
 18:	249	 7.33%	0	 0.00%
 19:	324	 9.54%	9	 0.26%
 20:	1650	48.57%	587	17.28%



*** Completed Phase 1 route (0:00:00.0 265.8M) ***


Total length: 8.785e+03um, number of vias: 3569
M1(H) length: 1.089e+02um, number of vias: 1546
M2(V) length: 3.737e+03um, number of vias: 1471
M3(H) length: 4.335e+03um, number of vias: 170
M4(V) length: 3.678e+02um, number of vias: 119
M5(H) length: 6.997e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 265.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=265.8M) ***
Peak Memory Usage was 270.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=265.8M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_slave' of instances=528 and nets=895 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 266.812M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 278.8M, InitMEM = 278.8M)
Number of Loop : 0
Start delay calculation (mem=278.840M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M4_M3_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M10_M9_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M9_M8_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M8_M7_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M7_M6_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M6_M5_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M5_M4_via' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=282.848M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 282.8M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 282.2M **
*** Change effort level medium to high ***
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=274.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected fterm at (66270 184020 4) of net w_dch.WDATA[3]
Net w_dch.WDATA[3] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
Number of multi-gpin terms=14, multi-gpins=38, moved blk term=0/0

Phase 1a route (0:00:00.0 275.5M):
Est net length = 7.996e+03um = 4.348e+03H + 3.648e+03V
Usage: (6.4%H 5.7%V) = (4.853e+03um 6.909e+03um) = (4480 2910)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 276.5M):
Usage: (6.4%H 5.7%V) = (4.847e+03um 6.909e+03um) = (4474 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 276.5M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 276.5M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 277.0M):
Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.4%H 5.7%V) = (4.842e+03um 6.904e+03um) = (4469 2908)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	89	 2.62%
  6:	0	 0.00%	36	 1.06%
  7:	0	 0.00%	71	 2.09%
  8:	0	 0.00%	82	 2.41%
  9:	0	 0.00%	145	 4.27%
 10:	0	 0.00%	228	 6.71%
 11:	0	 0.00%	351	10.33%
 12:	144	 4.24%	559	16.46%
 13:	586	17.25%	484	14.25%
 14:	68	 2.00%	288	 8.48%
 15:	70	 2.06%	203	 5.98%
 16:	25	 0.74%	169	 4.97%
 17:	249	 7.33%	30	 0.88%
 18:	279	 8.21%	0	 0.00%
 19:	321	 9.45%	9	 0.26%
 20:	1655	48.72%	587	17.28%

Global route (cpu=0.0s real=0.0s 276.0M)
Phase 1l route (0:00:00.0 276.0M):


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 6.0%V) = (5.234e+03um 7.306e+03um) = (4778 3113)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	91	 2.68%
  6:	0	 0.00%	36	 1.06%
  7:	1	 0.03%	75	 2.21%
  8:	3	 0.09%	82	 2.41%
  9:	1	 0.03%	151	 4.45%
 10:	3	 0.09%	242	 7.12%
 11:	7	 0.21%	353	10.39%
 12:	148	 4.36%	557	16.40%
 13:	598	17.60%	474	13.95%
 14:	77	 2.27%	284	 8.36%
 15:	82	 2.41%	200	 5.89%
 16:	19	 0.56%	162	 4.77%
 17:	235	 6.92%	28	 0.82%
 18:	249	 7.33%	0	 0.00%
 19:	324	 9.54%	9	 0.26%
 20:	1650	48.57%	587	17.28%



*** Completed Phase 1 route (0:00:00.1 274.2M) ***


Total length: 8.785e+03um, number of vias: 3569
M1(H) length: 1.089e+02um, number of vias: 1546
M2(V) length: 3.737e+03um, number of vias: 1471
M3(H) length: 4.335e+03um, number of vias: 170
M4(V) length: 3.678e+02um, number of vias: 119
M5(H) length: 6.997e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 274.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=274.2M) ***
Peak Memory Usage was 280.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=274.2M) ***

Extraction called for design 'AXI_slave' of instances=528 and nets=895 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.250M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.213  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.183%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 282.8M **
*** Starting optimizing excluded clock nets MEM= 282.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 282.8M) ***
Info: 1 clock net  excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=283.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.213  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 283.1M **
*info: Start fixing DRV (Mem = 283.06M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (283.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.1M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.601834
Start fixing design rules ... (0:00:00.0 283.1M)
Done fixing design rule (0:00:00.0 283.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601834
*** Completed dpFixDRCViolation (0:00:00.0 283.1M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 283.07M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=283.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.213  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 283.1M **
*** Starting optFanout (283.1M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.1M) ***
Start fixing timing ... (0:00:00.0 283.1M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 283.1M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601834
*** Completed optFanout (0:00:00.0 283.1M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=283.1M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.213  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.183%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 283.1M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 1 clock net  excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.183% **

*** starting 1-st reclaim pass: 470 instances 
*** starting 2-nd reclaim pass: 470 instances 
*** starting 3-rd reclaim pass: 366 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 112 **
** Density Change = 1.802% **
** Density after area reclaim = 58.382% **
*** Finished Area Reclaim (0:00:00.2) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 58.382%
density after resizing = 58.382%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=283.4M  mem(used)=0.0M***
*** Starting trialRoute (mem=283.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 0
routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
Number of multi-gpin terms=14, multi-gpins=38, moved blk term=0/0

Phase 1a route (0:00:00.0 284.7M):
Est net length = 8.003e+03um = 4.360e+03H + 3.643e+03V
Usage: (6.5%H 5.7%V) = (4.869e+03um 6.914e+03um) = (4496 2912)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 285.9M):
Usage: (6.5%H 5.7%V) = (4.864e+03um 6.914e+03um) = (4491 2912)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 285.9M):
Usage: (6.5%H 5.7%V) = (4.859e+03um 6.909e+03um) = (4486 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 285.9M):
Usage: (6.5%H 5.7%V) = (4.859e+03um 6.909e+03um) = (4486 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 286.6M):
Usage: (6.5%H 5.7%V) = (4.859e+03um 6.909e+03um) = (4486 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.5%H 5.7%V) = (4.859e+03um 6.909e+03um) = (4486 2910)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	89	 2.62%
  6:	0	 0.00%	35	 1.03%
  7:	0	 0.00%	73	 2.15%
  8:	0	 0.00%	79	 2.33%
  9:	0	 0.00%	139	 4.09%
 10:	0	 0.00%	238	 7.01%
 11:	0	 0.00%	353	10.39%
 12:	144	 4.24%	556	16.37%
 13:	586	17.25%	481	14.16%
 14:	68	 2.00%	294	 8.65%
 15:	70	 2.06%	199	 5.86%
 16:	25	 0.74%	172	 5.06%
 17:	249	 7.33%	27	 0.79%
 18:	280	 8.24%	0	 0.00%
 19:	323	 9.51%	9	 0.26%
 20:	1652	48.63%	587	17.28%

Global route (cpu=0.0s real=0.0s 285.3M)
Phase 1l route (0:00:00.0 285.3M):


*** After '-updateRemainTrks' operation: 

Usage: (6.9%H 6.0%V) = (5.246e+03um 7.300e+03um) = (4791 3110)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  3:	0	 0.00%	22	 0.65%
  4:	0	 0.00%	44	 1.30%
  5:	0	 0.00%	91	 2.68%
  6:	0	 0.00%	35	 1.03%
  7:	1	 0.03%	77	 2.27%
  8:	3	 0.09%	79	 2.33%
  9:	1	 0.03%	144	 4.24%
 10:	3	 0.09%	252	 7.42%
 11:	7	 0.21%	355	10.45%
 12:	148	 4.36%	553	16.28%
 13:	598	17.60%	473	13.92%
 14:	77	 2.27%	290	 8.54%
 15:	82	 2.41%	196	 5.77%
 16:	19	 0.56%	165	 4.86%
 17:	234	 6.89%	25	 0.74%
 18:	251	 7.39%	0	 0.00%
 19:	326	 9.60%	9	 0.26%
 20:	1647	48.48%	587	17.28%



*** Completed Phase 1 route (0:00:00.0 283.4M) ***


Total length: 8.767e+03um, number of vias: 3568
M1(H) length: 1.007e+02um, number of vias: 1546
M2(V) length: 3.723e+03um, number of vias: 1477
M3(H) length: 4.340e+03um, number of vias: 163
M4(V) length: 3.680e+02um, number of vias: 119
M5(H) length: 6.969e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 283.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=283.4M) ***
Peak Memory Usage was 289.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=283.4M) ***

Extraction called for design 'AXI_slave' of instances=528 and nets=895 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 274.891M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 283.4M, InitMEM = 283.4M)
Number of Loop : 0
Start delay calculation (mem=283.410M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=283.410M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 283.4M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=283.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.310  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.382%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.4M **
*info: Start fixing DRV (Mem = 283.41M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (283.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.4M) ***
Start fixing design rules ... (0:00:00.0 283.6M)
Done fixing design rule (0:00:00.0 283.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.583816
*** Completed dpFixDRCViolation (0:00:00.0 283.6M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (283.4M)
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=283.4M) ***
Start fixing design rules ... (0:00:00.0 283.6M)
Done fixing design rule (0:00:00.0 283.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.583816
*** Completed dpFixDRCViolation (0:00:00.0 283.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 283.44M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=283.4M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.310  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.382%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.310  |  0.878  |  0.761  |  0.760  |  0.310  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 58.382%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 283.8M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.2M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:01.0, mem=289.2M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=289.3M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 290.109M)

Start to trace clock trees ...
*** Begin Tracer (mem=290.1M) ***
Tracing Clock clks.clk ...
*** End Tracer (mem=291.1M) ***
***** Allocate Obstruction Memory  Finished (MEM: 290.109M)

#############################################################################
#
# Pre-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check cell drive strength                         :          disabled
Check root input transition                       :          disabled
Check pin capacitance                             :          disabled
Check multiple path through MUX                   :          disabled
Check gating depth                                :          disabled
Check placement near clock pins                   :          disabled
Check route blockages over clock pins             :          disabled
Report FIXED, DontUse and DontTouch               :          disabled
clock gating checks                               :          disabled
MacroModel checks                                 :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Pin capacitance check
   Threshold for MaxCap check                     :          90% of constraint (default)
2) Gating depth check
   Maximum gating depth                           :          10 levels (default)
3) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)
   Allowed clock gate sinks' BBOx overlap ratio   :          0.5 (default)
4) Macromodel check
   MacroModel max delay threshold                 :          0.9 (default)
   MacroModel max skew threshold                  :          0.9 (default)
   MacroModel variance step size                  :          100ps  (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Root Input Transition                             :          [120(ps) 120(ps)]



#############################################################################
#
# Summary of Pre-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check cell drive strength                         :          0(disabled)
Check root input transition                       :          0(disabled)
Check pin capacitance                             :          0(disabled)
Check multiple path through MUX                   :          0(disabled)
Check gating depth                                :          0(disabled)
Check placement near clock pins                   :          0(disabled)
Check route blockages over clock pins             :          0(disabled)
Report FIXED, DontUse and DontTouch               :          0(disabled)
clock gating checks                               :          0(disabled)
MacroModel checks                                 :          0(disabled)


#############################################################################
#
# During-Synthesis Checks and Parameters
#
#############################################################################


Types of Check                                    :          Enabled|Disabled
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          disabled
Check route layer follows preference              :          disabled
Check route follows guide                         :          disabled
clock gating checks                               :          disabled

Parameters of checking :
CTS uses following values to determine if diagnostic checks are successful.
Use setCTSMode to change default values.
----------------------------------------------------------------------------

1) Route layer follows preference check
   Minimum preferred layer utilization            :          80% (default)
   Minimum length to check threshold              :          11.4(um) (default)
2) Route follows guide check
   Deviation in length from route guide           :          25% (default)
   Minimum length to check threshold              :          11.4(um) (default)
   Delay threshold                                :          10(ps) (default)
3) Saving intermediate database
   Save long-running subtrees time                :          0(min) (default)
   Maximum number of saved databases              :          1 (default)
4) Clock gating location check
   Allowed clock gate detour                      :          275.5(um) (default)


****** Clock (clks.clk) Diagnostic check Parameters
Assumed driver input transition                   :          26.1(ps) (derived from INVX8)
Threshold for MaxBufTran check                    :          180(ps) derived from 90% (default) MaxBufTran constraint
Threshold for MaxSinkTran check                   :          180(ps) derived from 90% (default) MaxSinkTran constraint
Movement threshold                                :          2.300250(um) (derived 5% of MaxBuf strength)
Root Input Transition                             :          [120(ps) 120(ps)]



****** Clock Tree (clks.clk) Structure
Max. Skew           : 108(ps)
Max. Sink Transition: 200(ps)
Max. Buf Transition : 200(ps)
Max. Delay          : 10(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX4) (INVX8) 
Nr. Subtrees                    : 1
Nr. Sinks                       : 66
Nr.          Rising  Sync Pins  : 66
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (NULL)
Output_Pin: (clks.clk)
Output_Net: (clks.clk)   
**** CK_START: TopDown Tree Construction for clks.clk (66-leaf) (mem=290.1M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 3 topdown clustering. 
Trig. Edge Skew=4[78,82*] N66 B9 G1 A10(9.8) L[3,3] score=16218 cpu=0:00:00.0 mem=290M 

**** CK_END: TopDown Tree Construction for clks.clk (cpu=0:00:00.2, real=0:00:00.0, mem=290.1M)



**** CK_START: Update Database (mem=290.1M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=290.1M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 28 insts, mean move: 0.60 um, max move: 1.90 um
	max move on inst (burst_addr_d_reg[25]): (40.66, 42.37) --> (42.56, 42.37)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 28 insts, mean move: 0.60 um, max move: 1.90 um
	max move on inst (burst_addr_d_reg[25]): (40.66, 42.37) --> (42.56, 42.37)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         1.90 um
  inst (burst_addr_d_reg[25]) with max move: (40.66, 42.37) -> (42.56, 42.37)
  mean    (X+Y) =         0.60 um
Total instances moved : 28
*** cpu=0:00:00.0   mem=282.6M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 282.594M)

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 82.5(ps)
Min trig. edge delay at sink(R): burst_addr_d_reg[5]/CLK 77.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 77.9~82.5(ps)          0~10(ps)            
Fall Phase Delay               : 95~98.8(ps)            0~10(ps)            
Trig. Edge Skew                : 4.6(ps)                108(ps)             
Rise Skew                      : 4.6(ps)                
Fall Skew                      : 3.8(ps)                
Max. Rise Buffer Tran.         : 67.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 56.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 44.6(ps)               200(ps)             
Max. Fall Sink Tran.           : 38.4(ps)               200(ps)             
Min. Rise Buffer Tran.         : 67.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 56.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 40.1(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.2(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 19:27:38 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 282.00 (Mb)
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_write because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 19:27:38 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 19:27:38 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1848      28.84%
#  Metal 2        V        1848       3.73%
#  Metal 3        H        1848       0.00%
#  Metal 4        V        1848       3.73%
#  Metal 5        H        1848      14.83%
#  Metal 6        V        1848      11.85%
#  Metal 7        H        1848       0.00%
#  Metal 8        V        1848       0.00%
#  Metal 9        H        1848       0.11%
#  Metal 10       V        1848       0.70%
#  ------------------------------------------
#  Total                  18480       6.38%
#
#  10 nets (1.11%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 297.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 298.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 494 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 2 um.
#Total wire length on LAYER metal3 = 244 um.
#Total wire length on LAYER metal4 = 248 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 231
#Up-Via Summary (total 231):
#           
#-----------------------
#  Metal 1           80
#  Metal 2           80
#  Metal 3           71
#-----------------------
#                   231 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 298.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 40.8% required routing.
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 304.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 304.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 479 um.
#Total half perimeter of net bounding box = 363 um.
#Total wire length on LAYER metal1 = 0 um.
#Total wire length on LAYER metal2 = 28 um.
#Total wire length on LAYER metal3 = 194 um.
#Total wire length on LAYER metal4 = 257 um.
#Total wire length on LAYER metal5 = 0 um.
#Total wire length on LAYER metal6 = 0 um.
#Total wire length on LAYER metal7 = 0 um.
#Total wire length on LAYER metal8 = 0 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 0 um.
#Total number of vias = 260
#Up-Via Summary (total 260):
#           
#-----------------------
#  Metal 1           84
#  Metal 2           85
#  Metal 3           91
#-----------------------
#                   260 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 298.00 (Mb)
#Peak memory = 330.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 15.00 (Mb)
#Total memory = 297.00 (Mb)
#Peak memory = 330.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Tue Nov  8 19:27:39 2016
#
*** Look For Un-Routed Clock Tree Net ***

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 83.1(ps)
Min trig. edge delay at sink(R): burst_addr_d_reg[27]/CLK 78.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 78.7~83.1(ps)          0~10(ps)            
Fall Phase Delay               : 95.8~99.4(ps)          0~10(ps)            
Trig. Edge Skew                : 4.4(ps)                108(ps)             
Rise Skew                      : 4.4(ps)                
Fall Skew                      : 3.6(ps)                
Max. Rise Buffer Tran.         : 67.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 56.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 44.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 38.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 67.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 56.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 40.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.3(ps)               0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clks.clk' ...

Calculating clk-route-only downstream delay for clock tree 'clks.clk' ...
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Non-Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=297.0M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=297.0M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Clk-Route-Only Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 83.1(ps)
Min trig. edge delay at sink(R): burst_addr_d_reg[27]/CLK 78.7(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 78.7~83.1(ps)          0~10(ps)            
Fall Phase Delay               : 95.8~99.4(ps)          0~10(ps)            
Trig. Edge Skew                : 4.4(ps)                108(ps)             
Rise Skew                      : 4.4(ps)                
Fall Skew                      : 3.6(ps)                
Max. Rise Buffer Tran.         : 67.7(ps)               200(ps)             
Max. Fall Buffer Tran.         : 56.8(ps)               200(ps)             
Max. Rise Sink Tran.           : 44.4(ps)               200(ps)             
Max. Fall Sink Tran.           : 38.3(ps)               200(ps)             
Min. Rise Buffer Tran.         : 67.7(ps)               0(ps)               
Min. Fall Buffer Tran.         : 56.8(ps)               0(ps)               
Min. Rise Sink Tran.           : 40.2(ps)               0(ps)               
Min. Fall Sink Tran.           : 36.3(ps)               0(ps)               


Clock clks.clk has been routed. Routing guide will not be generated.
Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)



#############################################################################
#
# Summary of During-Synthesis Checks
#
#############################################################################


Types of Check                                    :          Number of warnings
----------------------------------------------------------------------------

Check RefinePlacement move distance               :          0(disabled)
Check route layer follows preference              :          0(disabled)
Check route follows guide                         :          0(disabled)
clock gating checks                               :          0(disabled)

*** End ckSynthesis (cpu=0:00:01.0, real=0:00:01.0, mem=296.7M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=296.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
There are 10 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 296.7M):
Number of multi-gpin terms=13, multi-gpins=35, moved blk term=0/0

Phase 1a route (0:00:00.0 296.7M):
Est net length = 7.676e+03um = 4.199e+03H + 3.477e+03V
Usage: (7.4%H 7.1%V) = (5.458e+03um 8.660e+03um) = (5113 3631)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 297.7M):
Usage: (7.4%H 7.1%V) = (5.453e+03um 8.660e+03um) = (5108 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 297.7M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 297.7M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 298.2M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	54	 1.59%
  5:	0	 0.00%	102	 3.00%
  6:	0	 0.00%	49	 1.44%
  7:	0	 0.00%	105	 3.09%
  8:	0	 0.00%	113	 3.33%
  9:	0	 0.00%	157	 4.62%
 10:	0	 0.00%	223	 6.56%
 11:	0	 0.00%	318	 9.36%
 12:	144	 4.24%	542	15.96%
 13:	586	17.25%	468	13.78%
 14:	68	 2.00%	276	 8.12%
 15:	73	 2.15%	173	 5.09%
 16:	28	 0.82%	168	 4.95%
 17:	265	 7.80%	27	 0.79%
 18:	316	 9.30%	0	 0.00%
 19:	361	10.63%	9	 0.26%
 20:	1556	45.81%	587	17.28%

Global route (cpu=0.0s real=0.0s 297.2M)
Phase 1l route (0:00:00.0 297.2M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.4%V) = (5.833e+03um 9.041e+03um) = (5405 3827)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	55	 1.62%
  5:	0	 0.00%	104	 3.06%
  6:	0	 0.00%	49	 1.44%
  7:	1	 0.03%	107	 3.15%
  8:	3	 0.09%	110	 3.24%
  9:	1	 0.03%	165	 4.86%
 10:	3	 0.09%	237	 6.98%
 11:	7	 0.21%	321	 9.45%
 12:	148	 4.36%	539	15.87%
 13:	598	17.60%	460	13.54%
 14:	77	 2.27%	272	 8.01%
 15:	85	 2.50%	170	 5.00%
 16:	22	 0.65%	161	 4.74%
 17:	250	 7.36%	25	 0.74%
 18:	289	 8.51%	0	 0.00%
 19:	363	10.69%	9	 0.26%
 20:	1550	45.63%	587	17.28%



*** Completed Phase 1 route (0:00:00.1 296.7M) ***


Total length: 8.912e+03um, number of vias: 3680
M1(H) length: 9.440e+01um, number of vias: 1564
M2(V) length: 3.619e+03um, number of vias: 1490
M3(H) length: 4.375e+03um, number of vias: 244
M4(V) length: 5.878e+02um, number of vias: 119
M5(H) length: 6.997e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 296.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=296.7M) ***
Peak Memory Usage was 301.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=296.7M) ***

<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=537 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 296.656M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 801.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 77.8(ps)
Min trig. edge delay at sink(R): burst_addr_d_reg[27]/CLK 74.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 74.4~77.8(ps)          0~10(ps)            
Fall Phase Delay               : 92.4~95.2(ps)          0~10(ps)            
Trig. Edge Skew                : 3.4(ps)                108(ps)             
Rise Skew                      : 3.4(ps)                
Fall Skew                      : 2.8(ps)                
Max. Rise Buffer Tran.         : 66.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 56(ps)                 200(ps)             
Max. Rise Sink Tran.           : 39.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 35.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 66.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 56(ps)                 0(ps)               
Min. Rise Sink Tran.           : 36(ps)                 0(ps)               
Min. Fall Sink Tran.           : 34(ps)                 0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 801                    

Max. Local Skew                : 3.4(ps)                
  burst_addr_d_reg[9]/CLK(R)->
  burst_addr_d_reg[27]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=307.2M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 77.8(ps)
Min trig. edge delay at sink(R): burst_addr_d_reg[27]/CLK 74.4(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 74.4~77.8(ps)          0~10(ps)            
Fall Phase Delay               : 92.4~95.2(ps)          0~10(ps)            
Trig. Edge Skew                : 3.4(ps)                108(ps)             
Rise Skew                      : 3.4(ps)                
Fall Skew                      : 2.8(ps)                
Max. Rise Buffer Tran.         : 66.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 56(ps)                 200(ps)             
Max. Rise Sink Tran.           : 39.2(ps)               200(ps)             
Max. Fall Sink Tran.           : 35.5(ps)               200(ps)             
Min. Rise Buffer Tran.         : 66.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 56(ps)                 0(ps)               
Min. Rise Sink Tran.           : 36(ps)                 0(ps)               
Min. Fall Sink Tran.           : 34(ps)                 0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=307.2M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 308.2M, InitMEM = 308.2M)
Number of Loop : 0
Start delay calculation (mem=308.184M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=308.184M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 308.2M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=307.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected fterm at (66270 184020 4) of net w_dch.WDATA[3]
Net w_dch.WDATA[3] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=13, multi-gpins=35, moved blk term=0/0

Phase 1a route (0:00:00.0 307.2M):
Est net length = 7.676e+03um = 4.199e+03H + 3.477e+03V
Usage: (7.4%H 7.1%V) = (5.458e+03um 8.660e+03um) = (5113 3631)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 308.2M):
Usage: (7.4%H 7.1%V) = (5.453e+03um 8.660e+03um) = (5108 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 308.2M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 308.2M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 308.7M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	54	 1.59%
  5:	0	 0.00%	102	 3.00%
  6:	0	 0.00%	49	 1.44%
  7:	0	 0.00%	105	 3.09%
  8:	0	 0.00%	113	 3.33%
  9:	0	 0.00%	157	 4.62%
 10:	0	 0.00%	223	 6.56%
 11:	0	 0.00%	318	 9.36%
 12:	144	 4.24%	542	15.96%
 13:	586	17.25%	468	13.78%
 14:	68	 2.00%	276	 8.12%
 15:	73	 2.15%	173	 5.09%
 16:	28	 0.82%	168	 4.95%
 17:	265	 7.80%	27	 0.79%
 18:	316	 9.30%	0	 0.00%
 19:	361	10.63%	9	 0.26%
 20:	1556	45.81%	587	17.28%

Global route (cpu=0.0s real=0.0s 307.7M)
Phase 1l route (0:00:00.0 307.7M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.4%V) = (5.833e+03um 9.041e+03um) = (5405 3827)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	55	 1.62%
  5:	0	 0.00%	104	 3.06%
  6:	0	 0.00%	49	 1.44%
  7:	1	 0.03%	107	 3.15%
  8:	3	 0.09%	110	 3.24%
  9:	1	 0.03%	165	 4.86%
 10:	3	 0.09%	237	 6.98%
 11:	7	 0.21%	321	 9.45%
 12:	148	 4.36%	539	15.87%
 13:	598	17.60%	460	13.54%
 14:	77	 2.27%	272	 8.01%
 15:	85	 2.50%	170	 5.00%
 16:	22	 0.65%	161	 4.74%
 17:	250	 7.36%	25	 0.74%
 18:	289	 8.51%	0	 0.00%
 19:	363	10.69%	9	 0.26%
 20:	1550	45.63%	587	17.28%



*** Completed Phase 1 route (0:00:00.0 307.2M) ***


Total length: 8.912e+03um, number of vias: 3680
M1(H) length: 9.440e+01um, number of vias: 1564
M2(V) length: 3.619e+03um, number of vias: 1490
M3(H) length: 4.375e+03um, number of vias: 244
M4(V) length: 5.878e+02um, number of vias: 119
M5(H) length: 6.997e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 307.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=307.2M) ***
Peak Memory Usage was 311.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=307.2M) ***

Extraction called for design 'AXI_slave' of instances=537 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 298.660M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.019%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 307.2M **
*** Starting optimizing excluded clock nets MEM= 307.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 307.2M) ***
*** Starting optimizing excluded clock nets MEM= 307.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 307.2M) ***
************ Recovering area ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 59.019% **

*** starting 1-st reclaim pass: 470 instances 
*** starting 2-nd reclaim pass: 470 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 59.019% **
*** Finished Area Reclaim (0:00:00.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 59.019%
Design contains fractional 20 cells.
density after resizing = 59.019%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=307.2M  mem(used)=0.0M***
*** Starting trialRoute (mem=307.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (193105 184020)
coreBox:    (40280 40280) (153105 144020)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=13, multi-gpins=35, moved blk term=0/0

Phase 1a route (0:00:00.0 307.2M):
Est net length = 7.676e+03um = 4.199e+03H + 3.477e+03V
Usage: (7.4%H 7.1%V) = (5.458e+03um 8.660e+03um) = (5113 3631)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 308.2M):
Usage: (7.4%H 7.1%V) = (5.453e+03um 8.660e+03um) = (5108 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 308.2M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 308.2M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 308.7M):
Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (7.3%H 7.1%V) = (5.448e+03um 8.660e+03um) = (5103 3631)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	54	 1.59%
  5:	0	 0.00%	102	 3.00%
  6:	0	 0.00%	49	 1.44%
  7:	0	 0.00%	105	 3.09%
  8:	0	 0.00%	113	 3.33%
  9:	0	 0.00%	157	 4.62%
 10:	0	 0.00%	223	 6.56%
 11:	0	 0.00%	318	 9.36%
 12:	144	 4.24%	542	15.96%
 13:	586	17.25%	468	13.78%
 14:	68	 2.00%	276	 8.12%
 15:	73	 2.15%	173	 5.09%
 16:	28	 0.82%	168	 4.95%
 17:	265	 7.80%	27	 0.79%
 18:	316	 9.30%	0	 0.00%
 19:	361	10.63%	9	 0.26%
 20:	1556	45.81%	587	17.28%

Global route (cpu=0.0s real=0.0s 307.7M)
Phase 1l route (0:00:00.0 307.7M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (7.8%H 7.4%V) = (5.833e+03um 9.041e+03um) = (5405 3827)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	2	 0.06%
  3:	0	 0.00%	24	 0.71%
  4:	0	 0.00%	55	 1.62%
  5:	0	 0.00%	104	 3.06%
  6:	0	 0.00%	49	 1.44%
  7:	1	 0.03%	107	 3.15%
  8:	3	 0.09%	110	 3.24%
  9:	1	 0.03%	165	 4.86%
 10:	3	 0.09%	237	 6.98%
 11:	7	 0.21%	321	 9.45%
 12:	148	 4.36%	539	15.87%
 13:	598	17.60%	460	13.54%
 14:	77	 2.27%	272	 8.01%
 15:	85	 2.50%	170	 5.00%
 16:	22	 0.65%	161	 4.74%
 17:	250	 7.36%	25	 0.74%
 18:	289	 8.51%	0	 0.00%
 19:	363	10.69%	9	 0.26%
 20:	1550	45.63%	587	17.28%



*** Completed Phase 1 route (0:00:00.1 307.2M) ***


Total length: 8.912e+03um, number of vias: 3680
M1(H) length: 9.440e+01um, number of vias: 1564
M2(V) length: 3.619e+03um, number of vias: 1490
M3(H) length: 4.375e+03um, number of vias: 244
M4(V) length: 5.878e+02um, number of vias: 119
M5(H) length: 6.997e+01um, number of vias: 105
M6(V) length: 7.084e+01um, number of vias: 60
M7(H) length: 2.575e+01um, number of vias: 56
M8(V) length: 3.571e+01um, number of vias: 22
M9(H) length: 8.115e+00um, number of vias: 20
M10(V) length: 2.570e+01um
*** Completed Phase 2 route (0:00:00.0 307.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=307.2M) ***
Peak Memory Usage was 311.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=307.2M) ***

Extraction called for design 'AXI_slave' of instances=537 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 298.660M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 307.2M, InitMEM = 307.2M)
Number of Loop : 0
Start delay calculation (mem=307.180M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=307.180M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 307.2M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 307.2M **
*info: Start fixing DRV (Mem = 307.18M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (307.2M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=307.2M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.590185
Start fixing design rules ... (0:00:00.0 307.2M)
Done fixing design rule (0:00:00.0 307.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.590185
*** Completed dpFixDRCViolation (0:00:00.0 307.2M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (307.2M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=307.2M) ***
Start fixing design rules ... (0:00:00.0 307.2M)
Done fixing design rule (0:00:00.0 307.2M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.590185
*** Completed dpFixDRCViolation (0:00:00.0 307.2M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 307.18M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 307.2M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=307.2M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 307.2M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 307.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.314  |  0.926  |  0.848  |  0.702  |  0.314  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.008   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 59.019%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 307.2M **
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=537 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 308.184M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=537 and nets=904 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 299.7M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0329% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 20.0247% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 30.037% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 40.0288% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 50.0411% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 60.0329% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 70.0247% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 80.037% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 90.0288% (CPU Time= 0:00:00.0  MEM= 302.7M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 302.7M)
Nr. Extracted Resistors     : 8544
Nr. Extracted Ground Cap.   : 9235
Nr. Extracted Coupling Cap. : 15932
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 301.7M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 692 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 299.664M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 308.2M, InitMEM = 308.2M)
Number of Loop : 0
Start delay calculation (mem=308.184M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 310.2M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 692 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=308.184M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 308.2M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 1118 filler insts (cell FILL / prefix FILL).
*INFO: Total 1118 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 19:27:41 2016
#
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchrsp.f0_wdata[5] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_raddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_write because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[0] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[1] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[2] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[3] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRIG-39)  NanoRoute cannot route to pin memif_swchdata.f0_waddr[4] because it might be a logical pin and does not have physical shapes. To fix the problem, check the pin connection in the netlist and ensure the pin shapes exist in the floorplan.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#ERROR (NRDB-631) NET gnd has more than one top-level logical pin
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 310.00 (Mb)
#Peak memory = 330.00 (Mb)
#WARNING (NRIF-19) Fail to complete globalDetailRoute on Tue Nov  8 19:27:41 2016
#
<CMD> selectWire 43.9850 0.2150 44.1250 21.4450 4 clks.clk
<CMD> deselectAll
**ERROR: (ENCSYT-6000):	No Object Selected.
<CMD> selectObject IO_Pin clks.clk
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L2_I5 to match row orient.
Flip instance FECTS_clks_clk___L2_I3 to match row orient.
Flip instance FECTS_clks_clk___L2_I1 to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[4] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[0] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[1] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[2] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[3] to match row orient.
Flip instance w_dch_cur_state_reg[1] to match row orient.
Flip instance burst_addr_d_reg[4] to match row orient.
Flip instance burst_addr_d_reg[5] to match row orient.
Flip instance burst_addr_d_reg[7] to match row orient.
Flip instance burst_addr_d_reg[11] to match row orient.
Flip instance burst_addr_d_reg[12] to match row orient.
Flip instance burst_addr_d_reg[14] to match row orient.
Flip instance burst_addr_d_reg[16] to match row orient.
Flip instance burst_addr_d_reg[17] to match row orient.
Flip instance burst_addr_d_reg[20] to match row orient.
Flip instance burst_addr_d_reg[22] to match row orient.
Flip instance burst_addr_d_reg[23] to match row orient.
Flip instance burst_addr_d_reg[24] to match row orient.
Flip instance burst_addr_d_reg[25] to match row orient.
Flip instance burst_addr_d_reg[26] to match row orient.
Flip instance burst_addr_d_reg[27] to match row orient.
Flip instance burst_addr_d_reg[28] to match row orient.
Flip instance burst_addr_d_reg[29] to match row orient.
Flip instance burst_addr_d_reg[30] to match row orient.
Flip instance burst_addr_d_reg[31] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[0] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[1] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[2] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[3] to match row orient.
Flip instance wchrsp_fifo/w_ptr_reg[3] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[0] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[1] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[2] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[3] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[4] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[0] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[1] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[3] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[4] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[0] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[1] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[4] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[5] to match row orient.
Flip instance FECTS_clks_clk___L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=310.8M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=1655 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=692 #term=1917 #term/net=2.77, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=345
stdCell: 1655 single + 0 double + 0 multi
Total standard cell length = 1.1218 (mm), area = 0.0028 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.623.
Density for the design = 0.623.
       = stdcell_area 2952 (2771 um^2) / alloc_area 4740 (4449 um^2).
Pin Density = 0.649.
            = total # of pins 1917 / total Instance area 2952.
Identified 1118 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.695e+03 (5.15e+03 4.54e+03)
              Est.  stn bbox = 1.021e+04 (5.44e+03 4.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  2: Total net bbox = 8.774e+03 (5.15e+03 3.62e+03)
              Est.  stn bbox = 9.378e+03 (5.44e+03 3.94e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  3: Total net bbox = 8.143e+03 (4.61e+03 3.54e+03)
              Est.  stn bbox = 8.804e+03 (4.95e+03 3.85e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  4: Total net bbox = 8.235e+03 (4.69e+03 3.55e+03)
              Est.  stn bbox = 8.928e+03 (5.05e+03 3.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  5: Total net bbox = 8.358e+03 (4.81e+03 3.55e+03)
              Est.  stn bbox = 9.075e+03 (5.19e+03 3.88e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  6: Total net bbox = 8.885e+03 (4.81e+03 4.07e+03)
              Est.  stn bbox = 9.651e+03 (5.19e+03 4.46e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  7: Total net bbox = 9.058e+03 (4.98e+03 4.07e+03)
              Est.  stn bbox = 9.840e+03 (5.38e+03 4.46e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  8: Total net bbox = 9.247e+03 (4.98e+03 4.26e+03)
              Est.  stn bbox = 1.004e+04 (5.38e+03 4.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration  9: Total net bbox = 9.269e+03 (5.01e+03 4.26e+03)
              Est.  stn bbox = 1.006e+04 (5.40e+03 4.66e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration 10: Total net bbox = 9.243e+03 (5.01e+03 4.24e+03)
              Est.  stn bbox = 1.004e+04 (5.40e+03 4.64e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 310.8M
Iteration 11: Total net bbox = 9.078e+03 (4.98e+03 4.10e+03)
              Est.  stn bbox = 9.879e+03 (5.38e+03 4.50e+03)
              cpu = 0:00:00.0 real = 0:00:01.0 mem = 310.8M
*** cost = 9.078e+03 (4.98e+03 4.10e+03) (cpu for global=0:00:00.1) real=0:00:01.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 68 insts, mean move: 0.67 um, max move: 4.37 um
	max move on inst (intadd_1/U4): (31.92, 47.31) --> (30.02, 44.84)
Placement tweakage begins.
wire length = 9.129e+03 = 4.998e+03 H + 4.131e+03 V
wire length = 8.702e+03 = 4.676e+03 H + 4.026e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 542 insts, mean move: 2.74 um, max move: 13.87 um
	max move on inst (U624): (40.66, 42.37) --> (54.53, 42.37)
move report: rPlace moves 235 insts, mean move: 0.20 um, max move: 2.47 um
	max move on inst (U476): (66.88, 67.07) --> (66.88, 64.60)
move report: overall moves 588 insts, mean move: 2.56 um, max move: 13.68 um
	max move on inst (U624): (40.66, 42.37) --> (54.34, 42.37)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        13.68 um
  inst (U624) with max move: (40.66, 42.37) -> (54.34, 42.37)
  mean    (X+Y) =         2.82 um
Total instances flipped for legalization: 83
Total instances moved : 289
*** cpu=0:00:00.1   mem=310.8M  mem(used)=0.0M***
Total net length = 8.788e+03 (4.716e+03 4.072e+03) (ext = 3.290e+03)
*** End of Placement (cpu=0:00:00.2, real=0:00:01.0, mem=310.8M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Starting IO pin assignment...
INFO: Assigning 13 floating pins in partition AXI_slave.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 19:32:05 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.57Ghz)

Begin option processing ...
(from .sroute_2110.conf) srouteConnectPowerBump set to false
(from .sroute_2110.conf) routeSpecial set to true
(from .sroute_2110.conf) srouteConnectBlockPin set to false
(from .sroute_2110.conf) srouteFollowCorePinEnd set to 3
(from .sroute_2110.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_2110.conf) sroutePadPinAllPorts set to true
(from .sroute_2110.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 503.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 18 used
Read in 1655 components
  1655 core components: 0 unplaced, 1580 placed, 75 fixed
Read in 414 physical pins
  414 physical pins: 0 unplaced, 414 placed, 0 fixed
Read in 265 nets
Read in 2 special nets, 2 routed
Read in 3724 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 56
  Number of Followpin connections: 28
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 509.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 414 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 19:32:05 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 19:32:05 2016

sroute post-processing starts at Tue Nov  8 19:32:05 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 19:32:05 2016
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 302.30 megs
<CMD> trialRoute
*** Starting trialRoute (mem=302.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (218770 213660)
coreBox:    (40280 40280) (178770 173660)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=11, multi-gpins=31, moved blk term=0/0

Phase 1a route (0:00:00.0 302.3M):
Est net length = 8.713e+03um = 4.807e+03H + 3.907e+03V
Usage: (6.0%H 5.7%V) = (6.084e+03um 9.125e+03um) = (5714 3820)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 302.8M):
Usage: (6.0%H 5.7%V) = (6.077e+03um 9.126e+03um) = (5707 3820)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 302.8M):
Usage: (6.0%H 5.7%V) = (6.072e+03um 9.124e+03um) = (5702 3819)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 302.8M):
Usage: (6.0%H 5.7%V) = (6.072e+03um 9.124e+03um) = (5702 3819)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 303.3M):
Usage: (6.0%H 5.7%V) = (6.072e+03um 9.124e+03um) = (5702 3819)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.7%V) = (6.072e+03um 9.124e+03um) = (5702 3819)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	62	 1.38%
  5:	0	 0.00%	59	 1.31%
  6:	0	 0.00%	81	 1.80%
  7:	0	 0.00%	78	 1.73%
  8:	0	 0.00%	78	 1.73%
  9:	0	 0.00%	147	 3.26%
 10:	0	 0.00%	282	 6.26%
 11:	0	 0.00%	339	 7.52%
 12:	170	 3.77%	1006	22.32%
 13:	520	11.54%	654	14.51%
 14:	254	 5.63%	329	 7.30%
 15:	86	 1.91%	376	 8.34%
 16:	99	 2.20%	249	 5.52%
 17:	227	 5.04%	43	 0.95%
 18:	311	 6.90%	2	 0.04%
 19:	364	 8.07%	21	 0.47%
 20:	2477	54.95%	644	14.29%

Global route (cpu=0.0s real=0.0s 302.8M)
Phase 1l route (0:00:00.0 302.8M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.3%H 6.0%V) = (6.415e+03um 9.473e+03um) = (5992 4003)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	61	 1.35%
  5:	0	 0.00%	64	 1.42%
  6:	0	 0.00%	82	 1.82%
  7:	1	 0.02%	74	 1.64%
  8:	0	 0.00%	80	 1.77%
  9:	2	 0.04%	153	 3.39%
 10:	6	 0.13%	296	 6.57%
 11:	7	 0.16%	348	 7.72%
 12:	179	 3.97%	997	22.12%
 13:	524	11.62%	647	14.35%
 14:	265	 5.88%	327	 7.25%
 15:	96	 2.13%	372	 8.25%
 16:	94	 2.09%	240	 5.32%
 17:	213	 4.72%	43	 0.95%
 18:	282	 6.26%	2	 0.04%
 19:	365	 8.10%	20	 0.44%
 20:	2474	54.88%	644	14.29%



*** Completed Phase 1 route (0:00:00.1 302.3M) ***


Total length: 9.876e+03um, number of vias: 3646
M1(H) length: 9.341e+01um, number of vias: 1564
M2(V) length: 4.112e+03um, number of vias: 1487
M3(H) length: 4.968e+03um, number of vias: 231
M4(V) length: 5.319e+02um, number of vias: 109
M5(H) length: 6.034e+01um, number of vias: 96
M6(V) length: 4.370e+01um, number of vias: 60
M7(H) length: 2.211e+01um, number of vias: 57
M8(V) length: 2.441e+01um, number of vias: 21
M9(H) length: 5.040e+00um, number of vias: 21
M10(V) length: 1.502e+01um
*** Completed Phase 2 route (0:00:00.0 302.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=302.3M) ***
Peak Memory Usage was 306.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=302.3M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_slave' of instances=1655 and nets=904 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 303.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0291% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 20.0374% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 30.0249% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 40.0332% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 50.0415% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 60.0291% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 70.0374% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 80.0249% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 90.0332% (CPU Time= 0:00:00.0  MEM= 306.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 306.3M)
Nr. Extracted Resistors     : 8462
Nr. Extracted Ground Cap.   : 9154
Nr. Extracted Coupling Cap. : 16764
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 305.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 692 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 303.309M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 311.8M, InitMEM = 311.8M)
Number of Loop : 0
Start delay calculation (mem=311.828M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 313.8M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 692 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=311.828M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 311.8M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 310.8M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=302.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=302.3M) ***

Extraction called for design 'AXI_slave' of instances=1655 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.305M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.179  |
|           TNS (ns):| -35.317 |
|    Violating Paths:|   45    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    109 (109)     |   -0.123   |    109 (109)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.079%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 310.8M **
*** Starting optimizing excluded clock nets MEM= 310.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 310.8M) ***
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -1.179  |
|           TNS (ns):| -35.317 |
|    Violating Paths:|   45    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    109 (109)     |   -0.123   |    109 (109)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.079%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 310.8M **
*info: Start fixing DRV (Mem = 310.82M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (310.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=310.8M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600794
Start fixing design rules ... (0:00:00.0 310.8M)
Done fixing design rule (0:00:00.1 310.8M)

Summary:
0 buffer added on 0 net (with 2 drivers resized)

Density after buffering = 0.600794
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=310.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed dpFixDRCViolation (0:00:00.1 310.8M)

Re-routed 2 nets
Extraction called for design 'AXI_slave' of instances=1655 and nets=904 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 310.824M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 310.8M, InitMEM = 310.8M)
Number of Loop : 0
Start delay calculation (mem=310.824M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=310.824M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 310.8M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    109
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 310.82M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.064  |
|           TNS (ns):| -0.107  |
|    Violating Paths:|    5    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.079%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 310.8M **
*** Starting optFanout (310.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=310.8M) ***
Start fixing timing ... (0:00:00.0 310.8M)

Start clock batches slack = -0.064ns
End batches slack = 0.200ns
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 310.8M)

Summary:
7 buffers added on 2 nets (with 1 driver resized)

Density after buffering = 0.604050
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 17 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC5_n509): (29.64, 76.95) --> (30.02, 76.95)
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 17 insts, mean move: 0.38 um, max move: 0.38 um
	max move on inst (FE_OFC5_n509): (29.64, 76.95) --> (30.02, 76.95)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.38 um
  inst (FE_OFC5_n509) with max move: (29.64, 76.95) -> (30.02, 76.95)
  mean    (X+Y) =         0.38 um
Total instances moved : 8
*** cpu=0:00:00.0   mem=310.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Completed optFanout (0:00:00.1 310.8M)

Re-routed 0 nets
Extraction called for design 'AXI_slave' of instances=1662 and nets=911 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 310.824M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 310.8M, InitMEM = 310.8M)
Number of Loop : 0
Start delay calculation (mem=310.824M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=310.824M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 310.8M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.185  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.405%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 310.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.405% **

*** starting 1-st reclaim pass: 477 instances 
*** starting 2-nd reclaim pass: 471 instances 
*** starting 3-rd reclaim pass: 60 instances 


** Area Reclaim Summary: Buffer Deletion = 6 Declone = 0 Downsize = 1 **
** Density Change = 0.275% **
** Density after area reclaim = 60.130% **
*** Finished Area Reclaim (0:00:00.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.130%
density after resizing = 60.130%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=310.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=310.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (218770 213660)
coreBox:    (40280 40280) (178770 173660)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=11, multi-gpins=31, moved blk term=0/0

Phase 1a route (0:00:00.0 310.8M):
Est net length = 8.716e+03um = 4.810e+03H + 3.907e+03V
Usage: (6.0%H 5.7%V) = (6.089e+03um 9.130e+03um) = (5719 3822)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 311.3M):
Usage: (6.0%H 5.7%V) = (6.081e+03um 9.131e+03um) = (5711 3822)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 311.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 311.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 311.8M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	62	 1.38%
  5:	0	 0.00%	59	 1.31%
  6:	0	 0.00%	81	 1.80%
  7:	0	 0.00%	78	 1.73%
  8:	0	 0.00%	74	 1.64%
  9:	0	 0.00%	146	 3.24%
 10:	0	 0.00%	287	 6.37%
 11:	0	 0.00%	341	 7.56%
 12:	170	 3.77%	1007	22.34%
 13:	520	11.54%	654	14.51%
 14:	254	 5.63%	329	 7.30%
 15:	86	 1.91%	372	 8.25%
 16:	100	 2.22%	250	 5.55%
 17:	226	 5.01%	44	 0.98%
 18:	312	 6.92%	1	 0.02%
 19:	365	 8.10%	21	 0.47%
 20:	2475	54.90%	644	14.29%

Global route (cpu=0.0s real=0.0s 311.3M)
Phase 1l route (0:00:00.0 311.3M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.3%H 6.0%V) = (6.419e+03um 9.478e+03um) = (5996 4005)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	61	 1.35%
  5:	0	 0.00%	64	 1.42%
  6:	0	 0.00%	82	 1.82%
  7:	1	 0.02%	74	 1.64%
  8:	0	 0.00%	76	 1.69%
  9:	2	 0.04%	152	 3.37%
 10:	6	 0.13%	301	 6.68%
 11:	7	 0.16%	350	 7.76%
 12:	179	 3.97%	998	22.14%
 13:	524	11.62%	647	14.35%
 14:	265	 5.88%	327	 7.25%
 15:	96	 2.13%	368	 8.16%
 16:	95	 2.11%	241	 5.35%
 17:	212	 4.70%	44	 0.98%
 18:	283	 6.28%	1	 0.02%
 19:	365	 8.10%	20	 0.44%
 20:	2473	54.86%	644	14.29%



*** Completed Phase 1 route (0:00:00.0 310.8M) ***


Total length: 9.884e+03um, number of vias: 3650
M1(H) length: 9.342e+01um, number of vias: 1566
M2(V) length: 4.112e+03um, number of vias: 1489
M3(H) length: 4.974e+03um, number of vias: 231
M4(V) length: 5.336e+02um, number of vias: 109
M5(H) length: 6.034e+01um, number of vias: 96
M6(V) length: 4.370e+01um, number of vias: 60
M7(H) length: 2.211e+01um, number of vias: 57
M8(V) length: 2.441e+01um, number of vias: 21
M9(H) length: 5.040e+00um, number of vias: 21
M10(V) length: 1.502e+01um
*** Completed Phase 2 route (0:00:00.0 310.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=310.8M) ***
Peak Memory Usage was 315.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=310.8M) ***

Extraction called for design 'AXI_slave' of instances=1656 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 302.305M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 310.8M, InitMEM = 310.8M)
Number of Loop : 0
Start delay calculation (mem=310.824M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=310.824M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 310.8M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 310.8M **
*info: Start fixing DRV (Mem = 310.82M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (310.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=310.8M) ***
Start fixing design rules ... (0:00:00.0 310.8M)
Done fixing design rule (0:00:00.0 310.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601303
*** Completed dpFixDRCViolation (0:00:00.0 310.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (310.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=310.8M) ***
Start fixing design rules ... (0:00:00.0 310.8M)
Done fixing design rule (0:00:00.0 310.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601303
*** Completed dpFixDRCViolation (0:00:00.0 310.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 310.82M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=310.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 310.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 310.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.228  |  0.458  |  0.445  |  0.701  |  0.228  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 310.8M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=310.8M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=310.8M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=310.8M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 310.824M)

Start to trace clock trees ...
*** Begin Tracer (mem=310.8M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=310.8M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=310.8M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=310.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (218770 213660)
coreBox:    (40280 40280) (178770 173660)
There are 10 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 311.8M):
Number of multi-gpin terms=11, multi-gpins=31, moved blk term=0/0

Phase 1a route (0:00:00.0 311.8M):
Est net length = 8.716e+03um = 4.810e+03H + 3.907e+03V
Usage: (6.0%H 5.7%V) = (6.089e+03um 9.130e+03um) = (5719 3822)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.081e+03um 9.131e+03um) = (5711 3822)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 312.8M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	62	 1.38%
  5:	0	 0.00%	59	 1.31%
  6:	0	 0.00%	81	 1.80%
  7:	0	 0.00%	78	 1.73%
  8:	0	 0.00%	74	 1.64%
  9:	0	 0.00%	146	 3.24%
 10:	0	 0.00%	287	 6.37%
 11:	0	 0.00%	341	 7.56%
 12:	170	 3.77%	1007	22.34%
 13:	520	11.54%	654	14.51%
 14:	254	 5.63%	329	 7.30%
 15:	86	 1.91%	372	 8.25%
 16:	100	 2.22%	250	 5.55%
 17:	226	 5.01%	44	 0.98%
 18:	312	 6.92%	1	 0.02%
 19:	365	 8.10%	21	 0.47%
 20:	2475	54.90%	644	14.29%

Global route (cpu=0.0s real=0.0s 312.3M)
Phase 1l route (0:00:00.0 312.3M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.3%H 6.0%V) = (6.419e+03um 9.478e+03um) = (5996 4005)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	61	 1.35%
  5:	0	 0.00%	64	 1.42%
  6:	0	 0.00%	82	 1.82%
  7:	1	 0.02%	74	 1.64%
  8:	0	 0.00%	76	 1.69%
  9:	2	 0.04%	152	 3.37%
 10:	6	 0.13%	301	 6.68%
 11:	7	 0.16%	350	 7.76%
 12:	179	 3.97%	998	22.14%
 13:	524	11.62%	647	14.35%
 14:	265	 5.88%	327	 7.25%
 15:	96	 2.13%	368	 8.16%
 16:	95	 2.11%	241	 5.35%
 17:	212	 4.70%	44	 0.98%
 18:	283	 6.28%	1	 0.02%
 19:	365	 8.10%	20	 0.44%
 20:	2473	54.86%	644	14.29%



*** Completed Phase 1 route (0:00:00.0 311.8M) ***


Total length: 9.884e+03um, number of vias: 3650
M1(H) length: 9.342e+01um, number of vias: 1566
M2(V) length: 4.112e+03um, number of vias: 1489
M3(H) length: 4.974e+03um, number of vias: 231
M4(V) length: 5.336e+02um, number of vias: 109
M5(H) length: 6.034e+01um, number of vias: 96
M6(V) length: 4.370e+01um, number of vias: 60
M7(H) length: 2.211e+01um, number of vias: 57
M8(V) length: 2.441e+01um, number of vias: 21
M9(H) length: 5.040e+00um, number of vias: 21
M10(V) length: 1.502e+01um
*** Completed Phase 2 route (0:00:00.0 311.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=311.8M) ***
Peak Memory Usage was 316.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=311.8M) ***

<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=1656 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 303.309M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 801.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 107.7(ps)
Min trig. edge delay at sink(R): wchrsp_fifo/w_ptr_reg[1]/CLK 99.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 99.3~107.7(ps)         0~10(ps)            
Fall Phase Delay               : 112.7~119.7(ps)        0~10(ps)            
Trig. Edge Skew                : 8.4(ps)                108(ps)             
Rise Skew                      : 8.4(ps)                
Fall Skew                      : 7(ps)                  
Max. Rise Buffer Tran.         : 73.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 60.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 51.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 73.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 60.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 47.8(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 801                    

Max. Local Skew                : 7.6(ps)                
  burst_addr_d_reg[9]/CLK(R)->
  burst_addr_d_reg[27]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=311.8M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 107.7(ps)
Min trig. edge delay at sink(R): wchrsp_fifo/w_ptr_reg[1]/CLK 99.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 99.3~107.7(ps)         0~10(ps)            
Fall Phase Delay               : 112.7~119.7(ps)        0~10(ps)            
Trig. Edge Skew                : 8.4(ps)                108(ps)             
Rise Skew                      : 8.4(ps)                
Fall Skew                      : 7(ps)                  
Max. Rise Buffer Tran.         : 73.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 60.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 51.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 73.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 60.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 47.8(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=311.8M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 312.8M, InitMEM = 312.8M)
Number of Loop : 0
Start delay calculation (mem=312.832M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=312.832M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 312.8M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 311.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=303.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=303.3M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 311.8M **
*** Starting optimizing excluded clock nets MEM= 311.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 311.8M) ***
*** Starting optimizing excluded clock nets MEM= 311.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 311.8M) ***
************ Recovering area ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.130% **

*** starting 1-st reclaim pass: 471 instances 
*** starting 2-nd reclaim pass: 471 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 60.130% **
*** Finished Area Reclaim (0:00:00.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.130%
Design contains fractional 20 cells.
density after resizing = 60.130%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.0, Real Time = 0:00:01.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=311.8M  mem(used)=0.0M***
Ripped up 0 affected routes.
*** Starting trialRoute (mem=311.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (218770 213660)
coreBox:    (40280 40280) (178770 173660)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=11, multi-gpins=31, moved blk term=0/0

Phase 1a route (0:00:00.0 311.8M):
Est net length = 8.716e+03um = 4.810e+03H + 3.907e+03V
Usage: (6.0%H 5.7%V) = (6.089e+03um 9.130e+03um) = (5719 3822)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.081e+03um 9.131e+03um) = (5711 3822)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 312.3M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 312.8M):
Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (6.0%H 5.7%V) = (6.076e+03um 9.129e+03um) = (5706 3821)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	62	 1.38%
  5:	0	 0.00%	59	 1.31%
  6:	0	 0.00%	81	 1.80%
  7:	0	 0.00%	78	 1.73%
  8:	0	 0.00%	74	 1.64%
  9:	0	 0.00%	146	 3.24%
 10:	0	 0.00%	287	 6.37%
 11:	0	 0.00%	341	 7.56%
 12:	170	 3.77%	1007	22.34%
 13:	520	11.54%	654	14.51%
 14:	254	 5.63%	329	 7.30%
 15:	86	 1.91%	372	 8.25%
 16:	100	 2.22%	250	 5.55%
 17:	226	 5.01%	44	 0.98%
 18:	312	 6.92%	1	 0.02%
 19:	365	 8.10%	21	 0.47%
 20:	2475	54.90%	644	14.29%

Global route (cpu=0.0s real=0.0s 312.3M)
Phase 1l route (0:00:00.0 312.3M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (6.3%H 6.0%V) = (6.419e+03um 9.478e+03um) = (5996 4005)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	57	 1.26%
  4:	0	 0.00%	61	 1.35%
  5:	0	 0.00%	64	 1.42%
  6:	0	 0.00%	82	 1.82%
  7:	1	 0.02%	74	 1.64%
  8:	0	 0.00%	76	 1.69%
  9:	2	 0.04%	152	 3.37%
 10:	6	 0.13%	301	 6.68%
 11:	7	 0.16%	350	 7.76%
 12:	179	 3.97%	998	22.14%
 13:	524	11.62%	647	14.35%
 14:	265	 5.88%	327	 7.25%
 15:	96	 2.13%	368	 8.16%
 16:	95	 2.11%	241	 5.35%
 17:	212	 4.70%	44	 0.98%
 18:	283	 6.28%	1	 0.02%
 19:	365	 8.10%	20	 0.44%
 20:	2473	54.86%	644	14.29%



*** Completed Phase 1 route (0:00:00.0 311.8M) ***


Total length: 9.884e+03um, number of vias: 3650
M1(H) length: 9.342e+01um, number of vias: 1566
M2(V) length: 4.112e+03um, number of vias: 1489
M3(H) length: 4.974e+03um, number of vias: 231
M4(V) length: 5.336e+02um, number of vias: 109
M5(H) length: 6.034e+01um, number of vias: 96
M6(V) length: 4.370e+01um, number of vias: 60
M7(H) length: 2.211e+01um, number of vias: 57
M8(V) length: 2.441e+01um, number of vias: 21
M9(H) length: 5.040e+00um, number of vias: 21
M10(V) length: 1.502e+01um
*** Completed Phase 2 route (0:00:00.0 311.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=311.8M) ***
Peak Memory Usage was 316.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=311.8M) ***

Extraction called for design 'AXI_slave' of instances=1656 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 303.309M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 311.8M, InitMEM = 311.8M)
Number of Loop : 0
Start delay calculation (mem=311.828M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=311.828M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 311.8M) ***

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=311.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 311.8M **
*info: Start fixing DRV (Mem = 311.83M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (311.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=311.8M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.601303
Start fixing design rules ... (0:00:00.0 311.8M)
Done fixing design rule (0:00:00.0 311.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601303
*** Completed dpFixDRCViolation (0:00:00.0 311.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (311.8M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=311.8M) ***
Start fixing design rules ... (0:00:00.0 311.8M)
Done fixing design rule (0:00:00.0 311.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601303
*** Completed dpFixDRCViolation (0:00:00.0 311.8M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 311.83M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=311.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 311.8M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=311.8M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.228  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 311.8M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 311.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.228  |  0.477  |  0.582  |  0.604  |  0.228  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.026   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.130%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 311.8M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=1656 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 312.832M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=1656 and nets=905 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 304.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0353% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 20.0291% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 30.0229% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 40.0374% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 50.0312% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 60.0249% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 70.0395% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 80.0332% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 90.027% (CPU Time= 0:00:00.0  MEM= 307.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 307.3M)
Nr. Extracted Resistors     : 8463
Nr. Extracted Ground Cap.   : 9156
Nr. Extracted Coupling Cap. : 16616
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 306.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 304.312M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 312.8M, InitMEM = 312.8M)
Number of Loop : 0
Start delay calculation (mem=312.832M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 314.8M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=312.832M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 312.8M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 1804 filler insts (cell FILL / prefix FILL).
*INFO: Total 1804 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#WARNING (NRIF-16) Can not execute the command because the total number of fails (1) exceeds or equals to the limit (1).If you want to continue executing the command, increase the limit by 'setNanoRouteMode -envNumberFailLimit 11'.
<CMD> setNanoRouteMode -envNumberFailLimit 11
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 20 20 20 20
Adjusting Core to Left to: 20.1400. Core to Bottom to: 20.1400.
Horizontal Layer M1 offset = 190 (guessed)
Vertical Layer M2 offset = 190 (guessed)
Suggestion: specify LAYER OFFSET in LEF file
Reason: hard to extract LAYER OFFSET from standard cells
Flip instance FECTS_clks_clk___L2_I5 to match row orient.
Flip instance FECTS_clks_clk___L2_I3 to match row orient.
Flip instance FECTS_clks_clk___L2_I1 to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[4] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[0] to match row orient.
Flip instance wchaddr_fifo/depth_left_reg[2] to match row orient.
Flip instance w_dch_cur_state_reg[1] to match row orient.
Flip instance burst_addr_d_reg[4] to match row orient.
Flip instance burst_addr_d_reg[5] to match row orient.
Flip instance burst_addr_d_reg[8] to match row orient.
Flip instance burst_addr_d_reg[9] to match row orient.
Flip instance burst_addr_d_reg[10] to match row orient.
Flip instance burst_addr_d_reg[12] to match row orient.
Flip instance burst_addr_d_reg[15] to match row orient.
Flip instance burst_addr_d_reg[17] to match row orient.
Flip instance burst_addr_d_reg[21] to match row orient.
Flip instance burst_addr_d_reg[22] to match row orient.
Flip instance burst_addr_d_reg[25] to match row orient.
Flip instance burst_addr_d_reg[26] to match row orient.
Flip instance burst_addr_d_reg[27] to match row orient.
Flip instance wready_d_reg to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[0] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[1] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[2] to match row orient.
Flip instance wchrsp_fifo/depth_left_reg[3] to match row orient.
Flip instance wchrsp_fifo/w_ptr_reg[3] to match row orient.
Flip instance wchrsp_fifo/w_ptr_reg[4] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[0] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[1] to match row orient.
Flip instance wchrsp_fifo/r_ptr_reg[2] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[0] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[1] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[2] to match row orient.
Flip instance wchaddr_fifo/w_ptr_reg[4] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[0] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[1] to match row orient.
Flip instance wchaddr_fifo/r_ptr_reg[3] to match row orient.
Flip instance FECTS_clks_clk___L2_I7 to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 5 -width_left 5 -width_bottom 5 -width_top 5 -spacing_top 5 -layer_bottom metal5 -width_right 5 -around core -center 1 -layer_top metal5 -spacing_right 5 -spacing_left 5 -layer_right metal6 -layer_left metal6 -nets { gnd vdd }

The power planner created 8 wires.
<CMD_INTERNAL> amoebaPlace
**WARN: (ENCSP-9007):	The command 'amoebaPlace' is obsolete. It has been replaced by 'placeDesign'.
*** Starting "NanoPlace(TM) placement v0.892.2.20 (mem=312.9M)" ...
Options: ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3460 #block=0 (0 floating + 0 preplaced) #ioInst=0 #net=693 #term=1919 #term/net=2.77, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=345
stdCell: 3460 single + 0 double + 0 multi
Total standard cell length = 1.8082 (mm), area = 0.0045 (mm^2)
Design contains fractional 20 cells.
Average module density = 0.615.
Density for the design = 0.615.
       = stdcell_area 4758 (4466 um^2) / alloc_area 7732 (7257 um^2).
Pin Density = 0.403.
            = total # of pins 1919 / total Instance area 4758.
Identified 2922 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.182e+04 (6.32e+03 5.50e+03)
              Est.  stn bbox = 1.247e+04 (6.71e+03 5.77e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  2: Total net bbox = 1.080e+04 (6.32e+03 4.48e+03)
              Est.  stn bbox = 1.157e+04 (6.71e+03 4.86e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  3: Total net bbox = 9.633e+03 (5.43e+03 4.20e+03)
              Est.  stn bbox = 1.043e+04 (5.86e+03 4.58e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  4: Total net bbox = 9.673e+03 (5.45e+03 4.22e+03)
              Est.  stn bbox = 1.053e+04 (5.88e+03 4.65e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  5: Total net bbox = 9.855e+03 (5.48e+03 4.37e+03)
              Est.  stn bbox = 1.075e+04 (5.95e+03 4.80e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  6: Total net bbox = 9.962e+03 (5.58e+03 4.38e+03)
              Est.  stn bbox = 1.090e+04 (6.05e+03 4.85e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  7: Total net bbox = 1.015e+04 (5.77e+03 4.38e+03)
              Est.  stn bbox = 1.112e+04 (6.26e+03 4.85e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  8: Total net bbox = 1.039e+04 (5.77e+03 4.61e+03)
              Est.  stn bbox = 1.137e+04 (6.26e+03 5.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration  9: Total net bbox = 1.050e+04 (5.88e+03 4.61e+03)
              Est.  stn bbox = 1.149e+04 (6.38e+03 5.11e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration 10: Total net bbox = 1.068e+04 (5.88e+03 4.80e+03)
              Est.  stn bbox = 1.169e+04 (6.38e+03 5.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration 11: Total net bbox = 1.062e+04 (5.82e+03 4.80e+03)
              Est.  stn bbox = 1.163e+04 (6.32e+03 5.31e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration 12: Total net bbox = 1.061e+04 (5.82e+03 4.79e+03)
              Est.  stn bbox = 1.162e+04 (6.32e+03 5.30e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
Iteration 13: Total net bbox = 1.020e+04 (5.65e+03 4.56e+03)
              Est.  stn bbox = 1.121e+04 (6.14e+03 5.06e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 312.9M
*** cost = 1.020e+04 (5.65e+03 4.56e+03) (cpu for global=0:00:00.3) real=0:00:00.0***
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, post-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 301 insts, mean move: 0.59 um, max move: 2.85 um
	max move on inst (FILL_2074): (23.18, 59.66) --> (23.56, 62.13)
Placement tweakage begins.
wire length = 1.025e+04 = 5.653e+03 H + 4.602e+03 V
wire length = 9.795e+03 = 5.261e+03 H + 4.534e+03 V
Placement tweakage ends.
move report: wireLenOpt moves 701 insts, mean move: 2.09 um, max move: 10.83 um
	max move on inst (U531): (40.66, 47.31) --> (41.61, 57.19)
move report: rPlace moves 337 insts, mean move: 0.22 um, max move: 2.28 um
	max move on inst (U398): (69.16, 81.89) --> (71.44, 81.89)
move report: overall moves 962 insts, mean move: 1.68 um, max move: 10.64 um
	max move on inst (U531): (40.66, 47.31) --> (41.42, 57.19)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        10.64 um
  inst (U531) with max move: (40.66, 47.31) -> (41.42, 57.19)
  mean    (X+Y) =         2.34 um
Total instances flipped for legalization: 78
Total instances moved : 295
*** cpu=0:00:00.1   mem=312.9M  mem(used)=0.0M***
Total net length = 9.954e+03 (5.364e+03 4.591e+03) (ext = 3.523e+03)
*** End of Placement (cpu=0:00:00.5, real=0:00:00.0, mem=312.9M) ***
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
Starting IO pin assignment...
INFO: Assigning 13 floating pins in partition AXI_slave.
Completed IO pin assignment.
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
*** Begin SPECIAL ROUTE on Tue Nov  8 19:33:14 2016 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/010123386@SJSUAD.SJSU.EDU/Documents/MS_PROJECT_MEM_SEP/rtl/syn_ibloc/PnR_axi
SPECIAL ROUTE ran on machine: coe-ee-cad45.sjsuad.sjsu.edu (Linux 4.7.9-200.fc24.x86_64+debug x86_64 3.50Ghz)

Begin option processing ...
(from .sroute_2110.conf) srouteConnectPowerBump set to false
(from .sroute_2110.conf) routeSpecial set to true
(from .sroute_2110.conf) srouteConnectBlockPin set to false
(from .sroute_2110.conf) srouteFollowCorePinEnd set to 3
(from .sroute_2110.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_2110.conf) sroutePadPinAllPorts set to true
(from .sroute_2110.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 509.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 22 layers, 10 routing layers, 1 overlap layer
Read in 33 macros, 19 used
Read in 3460 components
  3460 core components: 0 unplaced, 3385 placed, 75 fixed
Read in 414 physical pins
  414 physical pins: 0 unplaced, 414 placed, 0 fixed
Read in 265 nets
Read in 2 special nets, 2 routed
Read in 7334 terminals
Begin power routing ...
**WARN: (ENCSR-1256):	Net vdd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net vdd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
**WARN: (ENCSR-1256):	Net gnd does not have CORE class pad pins to be routed.
	Please check net list or port class.
Net gnd does not have AREAIO class pad pins to be routed.
	Please check net list or port class.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 70
  Number of Followpin connections: 35
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 512.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 414 io pins ...
 Updating DB with 20 via definition ...

sroute post-processing starts at Tue Nov  8 19:33:15 2016
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Tue Nov  8 19:33:15 2016

sroute post-processing starts at Tue Nov  8 19:33:15 2016
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Tue Nov  8 19:33:15 2016
**WARN: (ENCPP-589):	The power planner detected wires that are close to the standard cell area.
**WARN: (ENCPP-590):	Turn on violation markers and run verifyGeometry to display violation details.
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 304.39 megs
<CMD> trialRoute
*** Starting trialRoute (mem=304.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (257560 248240)
coreBox:    (40280 40280) (217560 208240)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=12, multi-gpins=33, moved blk term=0/0

Phase 1a route (0:00:00.0 304.4M):
Est net length = 9.858e+03um = 5.310e+03H + 4.548e+03V
Usage: (4.6%H 4.4%V) = (6.558e+03um 9.689e+03um) = (6291 4054)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 304.9M):
Usage: (4.6%H 4.4%V) = (6.550e+03um 9.690e+03um) = (6282 4054)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 304.9M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 304.9M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 305.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	79	 1.25%
  7:	0	 0.00%	64	 1.01%
  8:	0	 0.00%	118	 1.86%
  9:	0	 0.00%	156	 2.47%
 10:	0	 0.00%	345	 5.45%
 11:	0	 0.00%	528	 8.34%
 12:	525	 8.30%	1303	20.59%
 13:	434	 6.86%	1227	19.39%
 14:	111	 1.75%	634	10.02%
 15:	102	 1.61%	509	 8.04%
 16:	222	 3.51%	413	 6.53%
 17:	226	 3.57%	34	 0.54%
 18:	330	 5.21%	0	 0.00%
 19:	266	 4.20%	10	 0.16%
 20:	4112	64.98%	690	10.90%

Global route (cpu=0.0s real=0.0s 304.9M)
Phase 1l route (0:00:00.0 304.9M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (6.817e+03um 9.993e+03um) = (6548 4214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	81	 1.28%
  7:	0	 0.00%	65	 1.03%
  8:	1	 0.02%	114	 1.80%
  9:	2	 0.03%	163	 2.58%
 10:	0	 0.00%	367	 5.80%
 11:	1	 0.02%	536	 8.47%
 12:	531	 8.39%	1295	20.46%
 13:	438	 6.92%	1219	19.26%
 14:	120	 1.90%	628	 9.92%
 15:	118	 1.86%	505	 7.98%
 16:	246	 3.89%	403	 6.37%
 17:	217	 3.43%	34	 0.54%
 18:	310	 4.90%	0	 0.00%
 19:	233	 3.68%	10	 0.16%
 20:	4111	64.97%	690	10.90%



*** Completed Phase 1 route (0:00:00.1 304.4M) ***


Total length: 1.096e+04um, number of vias: 3592
M1(H) length: 9.251e+01um, number of vias: 1566
M2(V) length: 4.743e+03um, number of vias: 1443
M3(H) length: 5.523e+03um, number of vias: 215
M4(V) length: 4.650e+02um, number of vias: 106
M5(H) length: 2.646e+01um, number of vias: 98
M6(V) length: 4.309e+01um, number of vias: 61
M7(H) length: 1.573e+01um, number of vias: 59
M8(V) length: 3.025e+01um, number of vias: 22
M9(H) length: 1.680e+00um, number of vias: 22
M10(V) length: 1.991e+01um
*** Completed Phase 2 route (0:00:00.0 304.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=304.4M) ***
Peak Memory Usage was 308.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=304.4M) ***

<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.1.placed
Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 305.4M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0295% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 20.0379% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 30.0253% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 40.0337% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 60.0295% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 70.0379% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 80.0253% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 90.0337% (CPU Time= 0:00:00.0  MEM= 308.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 308.4M)
Nr. Extracted Resistors     : 8338
Nr. Extracted Ground Cap.   : 9031
Nr. Extracted Coupling Cap. : 16276
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 307.4M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 305.391M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 313.9M, InitMEM = 313.9M)
Number of Loop : 0
Start delay calculation (mem=313.910M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 315.9M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=313.910M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 313.9M) ***
<CMD> setOptMode -mediumEffort -fixDRC -addPortAsNeeded
**WARN: (ENCTCM-70):	Option "-fixDRC" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
<CMD> optDesign -preCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 312.9M **
*** Change effort level medium to high ***
setExtractRCMode -engine preRoute
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=304.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=304.4M) ***

Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 304.387M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 312.9M **
*** Starting optimizing excluded clock nets MEM= 312.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 312.9M) ***
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
Design contains fractional 20 cells.
Design contains fractional 20 cells.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=312.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 312.9M **
*info: Start fixing DRV (Mem = 312.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (312.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=312.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600707
Start fixing design rules ... (0:00:00.0 312.9M)
Done fixing design rule (0:00:00.0 312.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed dpFixDRCViolation (0:00:00.0 312.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 312.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=312.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 312.9M **
*** Starting optFanout (312.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=312.9M) ***
Start fixing timing ... (0:00:00.0 312.9M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 312.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed optFanout (0:00:00.0 312.9M)


------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=312.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 312.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.071% **

*** starting 1-st reclaim pass: 471 instances 
*** starting 2-nd reclaim pass: 471 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 60.071% **
*** Finished Area Reclaim (0:00:00.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.071%
density after resizing = 60.071%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=312.9M  mem(used)=0.0M***
*** Starting trialRoute (mem=312.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (257560 248240)
coreBox:    (40280 40280) (217560 208240)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=12, multi-gpins=33, moved blk term=0/0

Phase 1a route (0:00:00.0 312.9M):
Est net length = 9.858e+03um = 5.310e+03H + 4.548e+03V
Usage: (4.6%H 4.4%V) = (6.558e+03um 9.689e+03um) = (6291 4054)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 313.4M):
Usage: (4.6%H 4.4%V) = (6.550e+03um 9.690e+03um) = (6282 4054)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 313.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 313.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 313.9M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	79	 1.25%
  7:	0	 0.00%	64	 1.01%
  8:	0	 0.00%	118	 1.86%
  9:	0	 0.00%	156	 2.47%
 10:	0	 0.00%	345	 5.45%
 11:	0	 0.00%	528	 8.34%
 12:	525	 8.30%	1303	20.59%
 13:	434	 6.86%	1227	19.39%
 14:	111	 1.75%	634	10.02%
 15:	102	 1.61%	509	 8.04%
 16:	222	 3.51%	413	 6.53%
 17:	226	 3.57%	34	 0.54%
 18:	330	 5.21%	0	 0.00%
 19:	266	 4.20%	10	 0.16%
 20:	4112	64.98%	690	10.90%

Global route (cpu=0.0s real=0.0s 313.4M)
Phase 1l route (0:00:00.0 313.4M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (6.817e+03um 9.993e+03um) = (6548 4214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	81	 1.28%
  7:	0	 0.00%	65	 1.03%
  8:	1	 0.02%	114	 1.80%
  9:	2	 0.03%	163	 2.58%
 10:	0	 0.00%	367	 5.80%
 11:	1	 0.02%	536	 8.47%
 12:	531	 8.39%	1295	20.46%
 13:	438	 6.92%	1219	19.26%
 14:	120	 1.90%	628	 9.92%
 15:	118	 1.86%	505	 7.98%
 16:	246	 3.89%	403	 6.37%
 17:	217	 3.43%	34	 0.54%
 18:	310	 4.90%	0	 0.00%
 19:	233	 3.68%	10	 0.16%
 20:	4111	64.97%	690	10.90%



*** Completed Phase 1 route (0:00:00.0 312.9M) ***


Total length: 1.096e+04um, number of vias: 3592
M1(H) length: 9.251e+01um, number of vias: 1566
M2(V) length: 4.743e+03um, number of vias: 1443
M3(H) length: 5.523e+03um, number of vias: 215
M4(V) length: 4.650e+02um, number of vias: 106
M5(H) length: 2.646e+01um, number of vias: 98
M6(V) length: 4.309e+01um, number of vias: 61
M7(H) length: 1.573e+01um, number of vias: 59
M8(V) length: 3.025e+01um, number of vias: 22
M9(H) length: 1.680e+00um, number of vias: 22
M10(V) length: 1.991e+01um
*** Completed Phase 2 route (0:00:00.0 312.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=312.9M) ***
Peak Memory Usage was 317.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=312.9M) ***

Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 304.387M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 312.9M, InitMEM = 312.9M)
Number of Loop : 0
Start delay calculation (mem=312.906M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=312.906M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 312.9M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.00min mem=312.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 312.9M **
*info: Start fixing DRV (Mem = 312.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (312.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=312.9M) ***
Start fixing design rules ... (0:00:00.0 312.9M)
Done fixing design rule (0:00:00.0 312.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed dpFixDRCViolation (0:00:00.0 312.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (312.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=312.9M) ***
Start fixing design rules ... (0:00:00.0 312.9M)
Done fixing design rule (0:00:00.0 312.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed dpFixDRCViolation (0:00:00.0 312.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 312.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=312.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 312.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 312.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.245  |  0.314  |  0.457  |  0.669  |  0.245  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 312.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
*** Finished optDesign ***
<CMD_INTERNAL> initECO ./ipo1.txt
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD_INTERNAL> endECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.2.ipo1
<CMD> createClockTreeSpec -output encounter.cts -bufFootprint buf -invFootprint inv
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts -bufFootprint buf -invFootprint inv 
**WARN: (ENCCK-7001):	Option '-bufFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-412):	-bufFootprint is ignored in createClockTreeSpec since in this release the buffer footprint name is automatically generated and provided to this command. If you want to specify a specific list of cells to be used by CTS, please use -bufferList option.
**WARN: (ENCCK-7001):	Option '-invFootprint' for command 'createClockTreeSpec' is obsolete. Use '-bufferList' option as an alternative. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future release, update your script to use '-bufferList'.
**WARN: (ENCCK-415):	-invFootprint is ignored in createClockTreeSpec while dbgGPSAutoCellFunction is set.
CTE Mode
New Clock Spec Generation is ON.
New CTE tracing is ON.
Handle Multi Mode on mixed active views: default_view_hold default_view_setup.
Total 1 clock roots are extracted.
createClockTreeSpec invoking cleanupSpecifyClockTree
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M3 M4 
Est. Cap                : 0.208861(V=0.194667 H=0.223055) (ff/um) [0.00010443]
Est. Res                : 2.67857(V=1.78571 H=3.57143)(ohm/um) [0.00133929]
Est. Via Res            : 4(ohm) [8]
Est. Via Cap            : 0.0684459(ff)
M1(H) w=0.065(um) s=0.065(um) p=0.19(um) es=0.315(um) cap=0.219(ff/um) res=5.85(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.07(um) s=0.075(um) p=0.19(um) es=0.31(um) cap=0.222(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0790658(ff)
M3(H) w=0.07(um) s=0.07(um) p=0.19(um) es=0.31(um) cap=0.223(ff/um) res=3.57(ohm/um) viaRes=4(ohm) viaCap=0.0797668(ff)
M4(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0684459(ff)
M5(H) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M6(V) w=0.14(um) s=0.14(um) p=0.285(um) es=0.43(um) cap=0.195(ff/um) res=1.79(ohm/um) viaRes=4(ohm) viaCap=0.0550314(ff)
M7(H) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.0921863(ff)
M8(V) w=0.4(um) s=0.4(um) p=0.855(um) es=1.31(um) cap=0.16(ff/um) res=0.625(ohm/um) viaRes=4(ohm) viaCap=0.129341(ff)
M9(H) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.181(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.210491(ff)
M10(V) w=0.8(um) s=0.8(um) p=1.71(um) es=2.62(um) cap=0.151(ff/um) res=0.262(ohm/um) viaRes=4(ohm) viaCap=0.268112(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=312.9M) ***
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=312.9M) ***
<CMD> specifyClockTree -clkfile encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...
**WARN: (ENCCK-3217):	'specifyClockTree -clkfile' is obsolete. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use 'specifyClockTree -file'.

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clks.clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clks.clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      YES
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=312.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 312.906M)

Start to trace clock trees ...
*** Begin Tracer (mem=312.9M) ***
**WARN: (ENCCK-767):	Find clock buffer FECTS_clks_clk___L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clks.clk has been synthesized.
*** End Tracer (mem=312.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=312.9M) ***
<CMD> trialRoute -highEffort -guide cts.rguide
*** Starting trialRoute (mem=312.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -highEffort -handlePreroute -keepMarkedOptRoutes -guide cts.rguide -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (257560 248240)
coreBox:    (40280 40280) (217560 208240)
There are 10 prerouted nets with extraSpace.

Phase 0 route (using Routing Guide) (0:00:00.0 313.9M):
Number of multi-gpin terms=12, multi-gpins=33, moved blk term=0/0

Phase 1a route (0:00:00.0 313.9M):
Est net length = 9.858e+03um = 5.310e+03H + 4.548e+03V
Usage: (4.6%H 4.4%V) = (6.558e+03um 9.689e+03um) = (6291 4054)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.550e+03um 9.690e+03um) = (6282 4054)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 314.9M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	79	 1.25%
  7:	0	 0.00%	64	 1.01%
  8:	0	 0.00%	118	 1.86%
  9:	0	 0.00%	156	 2.47%
 10:	0	 0.00%	345	 5.45%
 11:	0	 0.00%	528	 8.34%
 12:	525	 8.30%	1303	20.59%
 13:	434	 6.86%	1227	19.39%
 14:	111	 1.75%	634	10.02%
 15:	102	 1.61%	509	 8.04%
 16:	222	 3.51%	413	 6.53%
 17:	226	 3.57%	34	 0.54%
 18:	330	 5.21%	0	 0.00%
 19:	266	 4.20%	10	 0.16%
 20:	4112	64.98%	690	10.90%

Global route (cpu=0.0s real=0.0s 314.4M)
Phase 1l route (0:00:00.0 314.4M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (6.817e+03um 9.993e+03um) = (6548 4214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	81	 1.28%
  7:	0	 0.00%	65	 1.03%
  8:	1	 0.02%	114	 1.80%
  9:	2	 0.03%	163	 2.58%
 10:	0	 0.00%	367	 5.80%
 11:	1	 0.02%	536	 8.47%
 12:	531	 8.39%	1295	20.46%
 13:	438	 6.92%	1219	19.26%
 14:	120	 1.90%	628	 9.92%
 15:	118	 1.86%	505	 7.98%
 16:	246	 3.89%	403	 6.37%
 17:	217	 3.43%	34	 0.54%
 18:	310	 4.90%	0	 0.00%
 19:	233	 3.68%	10	 0.16%
 20:	4111	64.97%	690	10.90%



*** Completed Phase 1 route (0:00:00.1 313.9M) ***


Total length: 1.096e+04um, number of vias: 3592
M1(H) length: 9.251e+01um, number of vias: 1566
M2(V) length: 4.743e+03um, number of vias: 1443
M3(H) length: 5.523e+03um, number of vias: 215
M4(V) length: 4.650e+02um, number of vias: 106
M5(H) length: 2.646e+01um, number of vias: 98
M6(V) length: 4.309e+01um, number of vias: 61
M7(H) length: 1.573e+01um, number of vias: 59
M8(V) length: 3.025e+01um, number of vias: 22
M9(H) length: 1.680e+00um, number of vias: 22
M10(V) length: 1.991e+01um
*** Completed Phase 2 route (0:00:00.0 313.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=313.9M) ***
Peak Memory Usage was 318.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=313.9M) ***

<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 305.391M)
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clks.clk' ...

Total number of adjacent register pair is 801.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 107.7(ps)
Min trig. edge delay at sink(R): wchrsp_fifo/w_ptr_reg[1]/CLK 99.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 99.3~107.7(ps)         0~10(ps)            
Fall Phase Delay               : 112.7~119.7(ps)        0~10(ps)            
Trig. Edge Skew                : 8.4(ps)                108(ps)             
Rise Skew                      : 8.4(ps)                
Fall Skew                      : 7(ps)                  
Max. Rise Buffer Tran.         : 73.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 60.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 51.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 73.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 60.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 47.8(ps)               0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 801                    

Max. Local Skew                : 7.6(ps)                
  burst_addr_d_reg[9]/CLK(R)->
  burst_addr_d_reg[27]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=313.9M) ***
<CMD> reportClockTree -postRoute -report report.post_troute.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -report report.post_troute.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clks.clk has no reconvergent cell.

#
# Mode                : Setup
# Library Name        : gscl45nm
# Operating Condition : typical
# Process             : 1
# Voltage             : 1.1
# Temperature         : 27
#
********** Clock clks.clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 1
Nr. of Sinks                   : 66
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 2
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): burst_addr_d_reg[9]/CLK 107.7(ps)
Min trig. edge delay at sink(R): wchrsp_fifo/w_ptr_reg[1]/CLK 99.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 99.3~107.7(ps)         0~10(ps)            
Fall Phase Delay               : 112.7~119.7(ps)        0~10(ps)            
Trig. Edge Skew                : 8.4(ps)                108(ps)             
Rise Skew                      : 8.4(ps)                
Fall Skew                      : 7(ps)                  
Max. Rise Buffer Tran.         : 73.5(ps)               200(ps)             
Max. Fall Buffer Tran.         : 60.4(ps)               200(ps)             
Max. Rise Sink Tran.           : 68.5(ps)               200(ps)             
Max. Fall Sink Tran.           : 51.6(ps)               200(ps)             
Min. Rise Buffer Tran.         : 73.5(ps)               0(ps)               
Min. Fall Buffer Tran.         : 60.4(ps)               0(ps)               
Min. Rise Sink Tran.           : 60.8(ps)               0(ps)               
Min. Fall Sink Tran.           : 47.8(ps)               0(ps)               


Generating Clock Analysis Report report.post_troute.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=313.9M) ***
<CMD> setAnalysisMode -setup -async -skew -autoDetectClockTree
**WARN: (ENCTCM-70):	Option "-setup" for command setAnalysisMode is obsolete and has been replaced by "-checkType setup". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-checkType setup".
**WARN: (ENCTCM-70):	Option "-async" for command setAnalysisMode is obsolete and has been replaced by "-asyncChecks async". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-asyncChecks async".
**WARN: (ENCTCM-70):	Option "-skew" for command setAnalysisMode is obsolete and has been replaced by "-skew true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-skew true".
**WARN: (ENCTCM-70):	Option "-autoDetectClockTree" for command setAnalysisMode is obsolete and has been replaced by "-clockPropagation autoDetectClockTree". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-clockPropagation autoDetectClockTree".
**WARN: (ENCSYC-1870):	setAnalysisMode -clockPropagation autoDetectClockTree not supported in CTE timing mode, mapping it to setAnalysisMode -clockPropagation sdcControl
{DETAILMESSAGE}<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.3.cts
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 314.9M, InitMEM = 314.9M)
Number of Loop : 0
Start delay calculation (mem=314.914M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=314.914M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 314.9M) ***
<CMD> setOptMode -highEffort -fixDrc -addPortAsNeeded -incrTrialRoute -restruct -topomap
**WARN: (ENCTCM-70):	Option "-fixDrc" for command setOptMode is obsolete and has been replaced by "-fixDrc true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-fixDrc true".
**WARN: (ENCTCM-70):	Option "-addPortAsNeeded" for command setOptMode is obsolete and has been replaced by "-addPortAsNeeded true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-addPortAsNeeded true".
**WARN: (ENCTCM-70):	Option "-restruct" for command setOptMode is obsolete and has been replaced by "-restruct true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-restruct true".
**WARN: (ENCTCM-70):	Option "-topomap" for command setOptMode is obsolete and has been replaced by "-topoMap true". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-topoMap true".
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> optDesign -postCTS
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 313.9M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=305.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=305.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 313.9M **
*** Starting optimizing excluded clock nets MEM= 313.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 313.9M) ***
*** Starting optimizing excluded clock nets MEM= 313.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 313.9M) ***
************ Recovering area ***************
Info: 10 nets with fixed/cover wires excluded.
Info: 10 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.071% **

*** starting 1-st reclaim pass: 471 instances 
*** starting 2-nd reclaim pass: 471 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 60.071% **
*** Finished Area Reclaim (0:00:00.1) ***
Design contains fractional 20 cells.
Design contains fractional 20 cells.
density before resizing = 60.071%
Design contains fractional 20 cells.
density after resizing = 60.071%
Design contains fractional 20 cells.
default core: bins with density >  0.75 =    0 % ( 0 / 16 )
Design contains fractional 20 cells.
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode.
Finished Phase I. CPU Time = 0:00:00.1, Real Time = 0:00:00.0
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: overall moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.1   mem=313.9M  mem(used)=0.0M***
*** Starting trialRoute (mem=313.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 10
There are 10 nets with 1 extra space.
routingBox: (0 0) (257560 248240)
coreBox:    (40280 40280) (217560 208240)
There are 10 prerouted nets with extraSpace.
Number of multi-gpin terms=12, multi-gpins=33, moved blk term=0/0

Phase 1a route (0:00:00.0 313.9M):
Est net length = 9.858e+03um = 5.310e+03H + 4.548e+03V
Usage: (4.6%H 4.4%V) = (6.558e+03um 9.689e+03um) = (6291 4054)
Obstruct: 0 = 0 (0.0%H) + 0 (0.0%V)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1b route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.550e+03um 9.690e+03um) = (6282 4054)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1c route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1d route (0:00:00.0 314.4M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Phase 1e route (0:00:00.0 314.9M):
Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Usage: (4.6%H 4.4%V) = (6.539e+03um 9.687e+03um) = (6271 4053)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	79	 1.25%
  7:	0	 0.00%	64	 1.01%
  8:	0	 0.00%	118	 1.86%
  9:	0	 0.00%	156	 2.47%
 10:	0	 0.00%	345	 5.45%
 11:	0	 0.00%	528	 8.34%
 12:	525	 8.30%	1303	20.59%
 13:	434	 6.86%	1227	19.39%
 14:	111	 1.75%	634	10.02%
 15:	102	 1.61%	509	 8.04%
 16:	222	 3.51%	413	 6.53%
 17:	226	 3.57%	34	 0.54%
 18:	330	 5.21%	0	 0.00%
 19:	266	 4.20%	10	 0.16%
 20:	4112	64.98%	690	10.90%

Global route (cpu=0.0s real=0.0s 314.4M)
Phase 1l route (0:00:00.0 314.4M):
There are 10 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (4.8%H 4.6%V) = (6.817e+03um 9.993e+03um) = (6548 4214)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  2:	0	 0.00%	1	 0.02%
  3:	0	 0.00%	71	 1.12%
  4:	0	 0.00%	108	 1.71%
  5:	0	 0.00%	38	 0.60%
  6:	0	 0.00%	81	 1.28%
  7:	0	 0.00%	65	 1.03%
  8:	1	 0.02%	114	 1.80%
  9:	2	 0.03%	163	 2.58%
 10:	0	 0.00%	367	 5.80%
 11:	1	 0.02%	536	 8.47%
 12:	531	 8.39%	1295	20.46%
 13:	438	 6.92%	1219	19.26%
 14:	120	 1.90%	628	 9.92%
 15:	118	 1.86%	505	 7.98%
 16:	246	 3.89%	403	 6.37%
 17:	217	 3.43%	34	 0.54%
 18:	310	 4.90%	0	 0.00%
 19:	233	 3.68%	10	 0.16%
 20:	4111	64.97%	690	10.90%



*** Completed Phase 1 route (0:00:00.0 313.9M) ***


Total length: 1.096e+04um, number of vias: 3592
M1(H) length: 9.251e+01um, number of vias: 1566
M2(V) length: 4.743e+03um, number of vias: 1443
M3(H) length: 5.523e+03um, number of vias: 215
M4(V) length: 4.650e+02um, number of vias: 106
M5(H) length: 2.646e+01um, number of vias: 98
M6(V) length: 4.309e+01um, number of vias: 61
M7(H) length: 1.573e+01um, number of vias: 59
M8(V) length: 3.025e+01um, number of vias: 22
M9(H) length: 1.680e+00um, number of vias: 22
M10(V) length: 1.991e+01um
*** Completed Phase 2 route (0:00:00.0 313.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=313.9M) ***
Peak Memory Usage was 318.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=313.9M) ***

Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 305.391M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 313.9M, InitMEM = 313.9M)
Number of Loop : 0
Start delay calculation (mem=313.910M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=313.910M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 313.9M) ***

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=313.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 313.9M **
*info: Start fixing DRV (Mem = 313.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -noSensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (313.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=313.9M) ***
*info: There are 2 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.600707
Start fixing design rules ... (0:00:00.0 313.9M)
Done fixing design rule (0:00:00.0 313.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed dpFixDRCViolation (0:00:00.0 313.9M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (313.9M)
*info: 10 clock nets excluded
*info: 2 special nets excluded.
*info: 159 no-driver nets excluded.
*info: 10 nets with fixed/cover wires excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=313.9M) ***
Start fixing design rules ... (0:00:00.0 313.9M)
Done fixing design rule (0:00:00.0 313.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.600707
*** Completed dpFixDRCViolation (0:00:00.0 313.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    108
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    108
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 313.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=313.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 313.9M **

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=313.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   330   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 313.9M **
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 313.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.245  |  0.333  |  0.598  |  0.573  |  0.245  |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |    0    |   N/A   |
|          All Paths:|   330   |   66    |   132   |   58    |   175   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    108 (108)     |   -0.039   |    108 (108)     |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.071%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 313.9M **
**WARN: (ENCOPT-3195):	Changed analysis mode: setAnalysisMode -clkSrcPath true
*** Finished optDesign ***
<CMD_INTERNAL> initECO ipo2.txt
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 314.914M)
**ERROR: (ENCOPT-513):	'fixSetupViolation' is obsolete. Use the 'optDesign' command instead
<CMD> setExtractRCMode -detail -assumeMetFill
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
**WARN: (ENCEXT-3410):	Option -assumeMetalFill is recommended only in default extraction mode. It will use the basic cap table instead of extnded cap table in detail or TQRC/IQRC mode.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=3460 and nets=905 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 306.4M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0295% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 20.0379% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 30.0253% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 40.0337% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 50.0421% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 60.0295% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 70.0379% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 80.0253% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 90.0337% (CPU Time= 0:00:00.0  MEM= 309.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 309.4M)
Nr. Extracted Resistors     : 8338
Nr. Extracted Ground Cap.   : 9031
Nr. Extracted Coupling Cap. : 16276
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 308.4M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 306.395M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 314.9M, InitMEM = 314.9M)
Number of Loop : 0
Start delay calculation (mem=314.914M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 316.9M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=314.914M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 314.9M) ***
**ERROR: (ENCOPT-625):	Command "fixDRCViolation" is no longer available and has been replaced by "optDesign".
		Please update your script to use "optDesign {-preCTS | -postCTS | -postRoute} -drv".
<CMD_INTERNAL> endECO
<CMD_INTERNAL> cleanupECO
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.4.ipo2
<CMD> addFiller -cell FILL -prefix FILL -fillBoundary
Design contains fractional 20 cells.
*INFO: Adding fillers to top-module.
*INFO:   Added 3008 filler insts (cell FILL / prefix FILL).
*INFO: Total 3008 filler insts added - prefix FILL (CPU: 0:00:00.0).
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*** Applied 6 GNC rules (cpu = 0:00:00.0)
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -override
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Tue Nov  8 19:33:21 2016
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 317.00 (Mb)
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal4. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.280000 for preferred direction tracks is smaller than the pitch 0.285000 for LAYER metal6. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 0.840000 for preferred direction tracks is smaller than the pitch 0.855000 for LAYER metal8. This will cause routability problems for NanoRoute.
#WARNING (NRDB-976) The step 1.680000 for preferred direction tracks is smaller than the pitch 1.710000 for LAYER metal10. This will cause routability problems for NanoRoute.
#NanoRoute Version v09.14-s029 NR110207-1105/USR65-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=15 tracks, using layer metal2's pitch = 0.145.
#Using automatically generated G-grids.
#
#Data preparation is done on Tue Nov  8 19:33:21 2016
#
#Analyzing routing resource...
#Routing resource analysis is done on Tue Nov  8 19:33:21 2016
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3363      13.65%
#  Metal 2        V        3363       3.21%
#  Metal 3        H        3363       0.00%
#  Metal 4        V        3363       3.21%
#  Metal 5        H        3363      12.73%
#  Metal 6        V        3363       9.10%
#  Metal 7        H        3363       0.00%
#  Metal 8        V        3363       0.00%
#  Metal 9        H        3363       0.00%
#  Metal 10       V        3363       0.54%
#  ------------------------------------------
#  Total                  33630       4.24%
#
#  10 nets (1.10%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 325.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#   Metal 5      0(0.00%)   (0.00%)
#   Metal 6      0(0.00%)   (0.00%)
#   Metal 7      0(0.00%)   (0.00%)
#   Metal 8      0(0.00%)   (0.00%)
#   Metal 9      0(0.00%)   (0.00%)
#  Metal 10      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 10524 um.
#Total half perimeter of net bounding box = 10565 um.
#Total wire length on LAYER metal1 = 109 um.
#Total wire length on LAYER metal2 = 4680 um.
#Total wire length on LAYER metal3 = 5016 um.
#Total wire length on LAYER metal4 = 364 um.
#Total wire length on LAYER metal5 = 287 um.
#Total wire length on LAYER metal6 = 7 um.
#Total wire length on LAYER metal7 = 55 um.
#Total wire length on LAYER metal8 = 2 um.
#Total wire length on LAYER metal9 = 0 um.
#Total wire length on LAYER metal10 = 4 um.
#Total number of vias = 3211
#Up-Via Summary (total 3211):
#           
#-----------------------
#  Metal 1         1550
#  Metal 2         1114
#  Metal 3          187
#  Metal 4          103
#  Metal 5           93
#  Metal 6           61
#  Metal 7           59
#  Metal 8           22
#  Metal 9           22
#-----------------------
#                  3211 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 116
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 333.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 333.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 333.00 (Mb)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 10845 um.
#Total half perimeter of net bounding box = 10565 um.
#Total wire length on LAYER metal1 = 579 um.
#Total wire length on LAYER metal2 = 4538 um.
#Total wire length on LAYER metal3 = 4728 um.
#Total wire length on LAYER metal4 = 558 um.
#Total wire length on LAYER metal5 = 296 um.
#Total wire length on LAYER metal6 = 47 um.
#Total wire length on LAYER metal7 = 60 um.
#Total wire length on LAYER metal8 = 16 um.
#Total wire length on LAYER metal9 = 13 um.
#Total wire length on LAYER metal10 = 11 um.
#Total number of vias = 4095
#Up-Via Summary (total 4095):
#           
#-----------------------
#  Metal 1         1901
#  Metal 2         1505
#  Metal 3          317
#  Metal 4          111
#  Metal 5           95
#  Metal 6           63
#  Metal 7           59
#  Metal 8           22
#  Metal 9           22
#-----------------------
#                  4095 
#
#Total number of DRC violations = 1
#Total number of violations on LAYER metal1 = 1
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 1
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#Total number of nets with non-default rule or having extra spacing = 10
#Total wire length = 10846 um.
#Total half perimeter of net bounding box = 10565 um.
#Total wire length on LAYER metal1 = 579 um.
#Total wire length on LAYER metal2 = 4539 um.
#Total wire length on LAYER metal3 = 4728 um.
#Total wire length on LAYER metal4 = 557 um.
#Total wire length on LAYER metal5 = 296 um.
#Total wire length on LAYER metal6 = 47 um.
#Total wire length on LAYER metal7 = 60 um.
#Total wire length on LAYER metal8 = 16 um.
#Total wire length on LAYER metal9 = 13 um.
#Total wire length on LAYER metal10 = 11 um.
#Total number of vias = 4091
#Up-Via Summary (total 4091):
#           
#-----------------------
#  Metal 1         1899
#  Metal 2         1503
#  Metal 3          317
#  Metal 4          111
#  Metal 5           95
#  Metal 6           63
#  Metal 7           59
#  Metal 8           22
#  Metal 9           22
#-----------------------
#                  4091 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#Total number of violations on LAYER metal4 = 0
#Total number of violations on LAYER metal5 = 0
#Total number of violations on LAYER metal6 = 0
#Total number of violations on LAYER metal7 = 0
#Total number of violations on LAYER metal8 = 0
#Total number of violations on LAYER metal9 = 0
#Total number of violations on LAYER metal10 = 0
#detailRoute Statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:04
#Increased memory = 0.00 (Mb)
#Total memory = 326.00 (Mb)
#Peak memory = 358.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.00 (Mb)
#Total memory = 318.00 (Mb)
#Peak memory = 358.00 (Mb)
#Number of warnings = 9
#Total number of warnings = 49
#Number of fails = 0
#Total number of fails = 1
#Complete globalDetailRoute on Tue Nov  8 19:33:25 2016
#
<CMD> setExtractRCMode -detail -noReduce
**WARN: (ENCEXT-1082):	Option '-detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3400):	Option '-noReduce' is obsolete. Use option '-reduce 0.0' instead.
<CMD> extractRC
Extraction called for design 'AXI_slave' of instances=6468 and nets=905 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design AXI_slave.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.065
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.6
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.6
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.6
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 0.6
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 1
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./AXI_slave_fmfGEH_2110.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M4 is not specified, it will use  0.600 microns.
  Layer M4        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M5 is not specified, it will use  0.600 microns.
  Layer M5        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M6 is not specified, it will use  0.600 microns.
  Layer M6        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M7 is not specified, it will use  0.600 microns.
  Layer M7        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M8 is not specified, it will use  0.600 microns.
  Layer M8        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M9 is not specified, it will use  0.600 microns.
  Layer M9        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M10 is not specified, it will use  0.600 microns.
  Layer M10        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 318.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for storing RC.
Extracted 10.0301% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 20.0387% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 30.0258% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 40.0344% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 50.043% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 60.0301% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 70.0387% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 80.0258% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 90.0344% (CPU Time= 0:00:00.0  MEM= 320.3M)
Extracted 100% (CPU Time= 0:00:00.0  MEM= 320.3M)
Nr. Extracted Resistors     : 8579
Nr. Extracted Ground Cap.   : 9256
Nr. Extracted Coupling Cap. : 16388
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 320.3M)
Creating parasitic data file './AXI_slave_fmfGEH_2110.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:02.0  MEM: 318.297M)
<CMD> buildTimingGraph
<CMD_INTERNAL> setCteReport
<CMD> report_timing -nworst  10 -net > timing.rep.5.final
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 326.8M, InitMEM = 326.8M)
Number of Loop : 0
Start delay calculation (mem=326.816M)...
delayCal using detail RC...
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 328.8M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=326.816M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 326.8M) ***
<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 2000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 0.5 ******
**WARN: (ENCOGDS-250):	specified units is smaller than the one in db - you may have rounding problems
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    51                            metal2
    61                              via2
    62                            metal3
    30                              via3
    31                            metal4
    32                              via4
    33                            metal5
    36                              via5
    37                            metal6
    38                              via6
    39                            metal7
    40                              via7
    41                            metal8
    42                              via8
    43                            metal9
    44                              via9
    45                           metal10
    50                               via
    49                            metal1
    51                            metal2
    62                            metal3
    31                            metal4
    39                            metal4
    33                            metal5
    41                            metal5
    37                            metal6
    45                            metal6


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           6468

Ports/Pins                           414
    metal layer metal2               135
    metal layer metal3                53
    metal layer metal4                73
    metal layer metal5                11
    metal layer metal6                55
    metal layer metal7                 2
    metal layer metal8                52
    metal layer metal10               33

Nets                                4756
    metal layer metal1               536
    metal layer metal2              2566
    metal layer metal3              1159
    metal layer metal4               220
    metal layer metal5                55
    metal layer metal6                97
    metal layer metal7                39
    metal layer metal8                40
    metal layer metal9                22
    metal layer metal10               22

    Via Instances                   4091

Special Nets                         113
    metal layer metal1               105
    metal layer metal5                 4
    metal layer metal6                 4

    Via Instances                    358

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                 468
    metal layer metal1                 2
    metal layer metal2               135
    metal layer metal3                53
    metal layer metal4               146
    metal layer metal5                22
    metal layer metal6               110


Blockages                              0


Custom Text                            0


Custom Box                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 328.8M)
Closing parasitic data file './AXI_slave_fmfGEH_2110.rcdb.d/header.seq'. 693 times net's RC data read were performed.
<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 326.8) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2080
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  9 Viols.
  VERIFY GEOMETRY ...... Wiring         :  24 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 33 Viols. 0 Wrngs.
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 9
  Wiring      : 5
  Antenna     : 0
  Short       : 19
  Overlap     : 0
End Summary

  Verification Complete : 33 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 6.9M)

<CMD> verifyConnectivity -type all

******** Start: VERIFY CONNECTIVITY ********
Start Time: Tue Nov  8 19:33:27 2016

Design Name: AXI_slave
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (128.7800, 124.1200)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FECTS_clks_clk___L2_N7: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N6: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N5: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N4: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N3: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N2: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N1: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L2_N0: unconnected terminal, open, dangling Wire.
Net FECTS_clks_clk___L1_N0: unconnected terminal, open, dangling Wire.
Net clks.clk: unconnected terminal, open, dangling Wire.

VC Elapsed Time: 0:00:00.0

Begin Summary 
    85 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    10 Problem(s) (ENCVFC-92): Pieces of the net are not connected together.
    85 Problem(s) (ENCVFC-94): The net has dangling wire(s).
    180 total info(s) created.
End Summary

End Time: Tue Nov  8 19:33:27 2016
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 180 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)


*** Memory Usage v0.159.2.9 (Current mem = 332.742M, initial mem = 50.625M) ***
--- Ending "Encounter" (totcpu=0:00:55.5, real=0:07:37, mem=332.7M) ---
