INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_2x4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_2x4
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sources_1/new/binary_decoder_4x16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4x16
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/projects/verilog/fpga_prototyping_codes/2.9.2Gate_level_binary_decoder/2.9.2Gate_level_binary_decoder.srcs/sim_1/new/binary_decoder_4x16_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_decoder_4x16_tb
