
ubuntu-preinstalled/aa-exec:     file format elf32-littlearm


Disassembly of section .init:

00000cc8 <.init>:
 cc8:	push	{r3, lr}
 ccc:	bl	1354 <closedir@plt+0x3dc>
 cd0:	pop	{r3, pc}

Disassembly of section .plt:

00000cd4 <calloc@plt-0x14>:
 cd4:	push	{lr}		; (str lr, [sp, #-4]!)
 cd8:	ldr	lr, [pc, #4]	; ce4 <calloc@plt-0x4>
 cdc:	add	lr, pc, lr
 ce0:	ldr	pc, [lr, #8]!
 ce4:	andeq	r3, r1, r0, lsl #4

00000ce8 <calloc@plt>:
 ce8:	add	ip, pc, #0, 12
 cec:	add	ip, ip, #77824	; 0x13000
 cf0:	ldr	pc, [ip, #512]!	; 0x200

00000cf4 <strstr@plt>:
 cf4:	add	ip, pc, #0, 12
 cf8:	add	ip, ip, #77824	; 0x13000
 cfc:	ldr	pc, [ip, #504]!	; 0x1f8

00000d00 <strcmp@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #77824	; 0x13000
 d08:	ldr	pc, [ip, #496]!	; 0x1f0

00000d0c <__cxa_finalize@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #77824	; 0x13000
 d14:	ldr	pc, [ip, #488]!	; 0x1e8

00000d18 <rewinddir@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #77824	; 0x13000
 d20:	ldr	pc, [ip, #480]!	; 0x1e0

00000d24 <secure_getenv@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #77824	; 0x13000
 d2c:	ldr	pc, [ip, #472]!	; 0x1d8

00000d30 <read@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #77824	; 0x13000
 d38:	ldr	pc, [ip, #464]!	; 0x1d0

00000d3c <free@plt>:
 d3c:			; <UNDEFINED> instruction: 0xe7fd4778
 d40:	add	ip, pc, #0, 12
 d44:	add	ip, ip, #77824	; 0x13000
 d48:	ldr	pc, [ip, #452]!	; 0x1c4

00000d4c <memcpy@plt>:
 d4c:	add	ip, pc, #0, 12
 d50:	add	ip, ip, #77824	; 0x13000
 d54:	ldr	pc, [ip, #444]!	; 0x1bc

00000d58 <execvp@plt>:
 d58:	add	ip, pc, #0, 12
 d5c:	add	ip, ip, #77824	; 0x13000
 d60:	ldr	pc, [ip, #436]!	; 0x1b4

00000d64 <dcgettext@plt>:
 d64:	add	ip, pc, #0, 12
 d68:	add	ip, ip, #77824	; 0x13000
 d6c:	ldr	pc, [ip, #428]!	; 0x1ac

00000d70 <openat@plt>:
 d70:	add	ip, pc, #0, 12
 d74:	add	ip, ip, #77824	; 0x13000
 d78:	ldr	pc, [ip, #420]!	; 0x1a4

00000d7c <__stack_chk_fail@plt>:
 d7c:	add	ip, pc, #0, 12
 d80:	add	ip, ip, #77824	; 0x13000
 d84:	ldr	pc, [ip, #412]!	; 0x19c

00000d88 <realloc@plt>:
 d88:			; <UNDEFINED> instruction: 0xe7fd4778
 d8c:	add	ip, pc, #0, 12
 d90:	add	ip, ip, #77824	; 0x13000
 d94:	ldr	pc, [ip, #400]!	; 0x190

00000d98 <dup@plt>:
 d98:	add	ip, pc, #0, 12
 d9c:	add	ip, ip, #77824	; 0x13000
 da0:	ldr	pc, [ip, #392]!	; 0x188

00000da4 <__fxstatat@plt>:
 da4:	add	ip, pc, #0, 12
 da8:	add	ip, ip, #77824	; 0x13000
 dac:	ldr	pc, [ip, #384]!	; 0x180

00000db0 <__xstat@plt>:
 db0:	add	ip, pc, #0, 12
 db4:	add	ip, ip, #77824	; 0x13000
 db8:	ldr	pc, [ip, #376]!	; 0x178

00000dbc <__memcpy_chk@plt>:
 dbc:	add	ip, pc, #0, 12
 dc0:	add	ip, ip, #77824	; 0x13000
 dc4:	ldr	pc, [ip, #368]!	; 0x170

00000dc8 <getsockopt@plt>:
 dc8:	add	ip, pc, #0, 12
 dcc:	add	ip, ip, #77824	; 0x13000
 dd0:	ldr	pc, [ip, #360]!	; 0x168

00000dd4 <__stpcpy_chk@plt>:
 dd4:	add	ip, pc, #0, 12
 dd8:	add	ip, ip, #77824	; 0x13000
 ddc:	ldr	pc, [ip, #352]!	; 0x160

00000de0 <__vsyslog_chk@plt>:
 de0:	add	ip, pc, #0, 12
 de4:	add	ip, ip, #77824	; 0x13000
 de8:	ldr	pc, [ip, #344]!	; 0x158

00000dec <strcpy@plt>:
 dec:	add	ip, pc, #0, 12
 df0:	add	ip, ip, #77824	; 0x13000
 df4:	ldr	pc, [ip, #336]!	; 0x150

00000df8 <getmntent@plt>:
 df8:	add	ip, pc, #0, 12
 dfc:	add	ip, ip, #77824	; 0x13000
 e00:	ldr	pc, [ip, #328]!	; 0x148

00000e04 <malloc@plt>:
 e04:	add	ip, pc, #0, 12
 e08:	add	ip, ip, #77824	; 0x13000
 e0c:	ldr	pc, [ip, #320]!	; 0x140

00000e10 <__libc_start_main@plt>:
 e10:	add	ip, pc, #0, 12
 e14:	add	ip, ip, #77824	; 0x13000
 e18:	ldr	pc, [ip, #312]!	; 0x138

00000e1c <__vfprintf_chk@plt>:
 e1c:	add	ip, pc, #0, 12
 e20:	add	ip, ip, #77824	; 0x13000
 e24:	ldr	pc, [ip, #304]!	; 0x130

00000e28 <pthread_once@plt>:
 e28:	add	ip, pc, #0, 12
 e2c:	add	ip, ip, #77824	; 0x13000
 e30:	ldr	pc, [ip, #296]!	; 0x128

00000e34 <closelog@plt>:
 e34:	add	ip, pc, #0, 12
 e38:	add	ip, ip, #77824	; 0x13000
 e3c:	ldr	pc, [ip, #288]!	; 0x120

00000e40 <__gmon_start__@plt>:
 e40:	add	ip, pc, #0, 12
 e44:	add	ip, ip, #77824	; 0x13000
 e48:	ldr	pc, [ip, #280]!	; 0x118

00000e4c <open@plt>:
 e4c:	add	ip, pc, #0, 12
 e50:	add	ip, ip, #77824	; 0x13000
 e54:	ldr	pc, [ip, #272]!	; 0x110

00000e58 <getopt_long@plt>:
 e58:	add	ip, pc, #0, 12
 e5c:	add	ip, ip, #77824	; 0x13000
 e60:	ldr	pc, [ip, #264]!	; 0x108

00000e64 <exit@plt>:
 e64:	add	ip, pc, #0, 12
 e68:	add	ip, ip, #77824	; 0x13000
 e6c:	ldr	pc, [ip, #256]!	; 0x100

00000e70 <syscall@plt>:
 e70:	add	ip, pc, #0, 12
 e74:	add	ip, ip, #77824	; 0x13000
 e78:	ldr	pc, [ip, #248]!	; 0xf8

00000e7c <strlen@plt>:
 e7c:	add	ip, pc, #0, 12
 e80:	add	ip, ip, #77824	; 0x13000
 e84:	ldr	pc, [ip, #240]!	; 0xf0

00000e88 <__errno_location@plt>:
 e88:	add	ip, pc, #0, 12
 e8c:	add	ip, ip, #77824	; 0x13000
 e90:	ldr	pc, [ip, #232]!	; 0xe8

00000e94 <__strcat_chk@plt>:
 e94:	add	ip, pc, #0, 12
 e98:	add	ip, ip, #77824	; 0x13000
 e9c:	ldr	pc, [ip, #224]!	; 0xe0

00000ea0 <__sprintf_chk@plt>:
 ea0:	add	ip, pc, #0, 12
 ea4:	add	ip, ip, #77824	; 0x13000
 ea8:	ldr	pc, [ip, #216]!	; 0xd8

00000eac <__isoc99_sscanf@plt>:
 eac:	add	ip, pc, #0, 12
 eb0:	add	ip, ip, #77824	; 0x13000
 eb4:	ldr	pc, [ip, #208]!	; 0xd0

00000eb8 <__vasprintf_chk@plt>:
 eb8:	add	ip, pc, #0, 12
 ebc:	add	ip, ip, #77824	; 0x13000
 ec0:	ldr	pc, [ip, #200]!	; 0xc8

00000ec4 <memset@plt>:
 ec4:	add	ip, pc, #0, 12
 ec8:	add	ip, ip, #77824	; 0x13000
 ecc:	ldr	pc, [ip, #192]!	; 0xc0

00000ed0 <write@plt>:
 ed0:	add	ip, pc, #0, 12
 ed4:	add	ip, ip, #77824	; 0x13000
 ed8:	ldr	pc, [ip, #184]!	; 0xb8

00000edc <__fprintf_chk@plt>:
 edc:	add	ip, pc, #0, 12
 ee0:	add	ip, ip, #77824	; 0x13000
 ee4:	ldr	pc, [ip, #176]!	; 0xb0

00000ee8 <fclose@plt>:
 ee8:	add	ip, pc, #0, 12
 eec:	add	ip, ip, #77824	; 0x13000
 ef0:	ldr	pc, [ip, #168]!	; 0xa8

00000ef4 <strnlen@plt>:
 ef4:	add	ip, pc, #0, 12
 ef8:	add	ip, ip, #77824	; 0x13000
 efc:	ldr	pc, [ip, #160]!	; 0xa0

00000f00 <endmntent@plt>:
 f00:	add	ip, pc, #0, 12
 f04:	add	ip, ip, #77824	; 0x13000
 f08:	ldr	pc, [ip, #152]!	; 0x98

00000f0c <readdir@plt>:
 f0c:	add	ip, pc, #0, 12
 f10:	add	ip, ip, #77824	; 0x13000
 f14:	ldr	pc, [ip, #144]!	; 0x90

00000f18 <fputc@plt>:
 f18:	add	ip, pc, #0, 12
 f1c:	add	ip, ip, #77824	; 0x13000
 f20:	ldr	pc, [ip, #136]!	; 0x88

00000f24 <fdopendir@plt>:
 f24:	add	ip, pc, #0, 12
 f28:	add	ip, ip, #77824	; 0x13000
 f2c:	ldr	pc, [ip, #128]!	; 0x80

00000f30 <openlog@plt>:
 f30:	add	ip, pc, #0, 12
 f34:	add	ip, ip, #77824	; 0x13000
 f38:	ldr	pc, [ip, #120]!	; 0x78

00000f3c <qsort@plt>:
 f3c:	add	ip, pc, #0, 12
 f40:	add	ip, ip, #77824	; 0x13000
 f44:	ldr	pc, [ip, #112]!	; 0x70

00000f48 <setmntent@plt>:
 f48:	add	ip, pc, #0, 12
 f4c:	add	ip, ip, #77824	; 0x13000
 f50:	ldr	pc, [ip, #104]!	; 0x68

00000f54 <strncmp@plt>:
 f54:	add	ip, pc, #0, 12
 f58:	add	ip, ip, #77824	; 0x13000
 f5c:	ldr	pc, [ip, #96]!	; 0x60

00000f60 <abort@plt>:
 f60:	add	ip, pc, #0, 12
 f64:	add	ip, ip, #77824	; 0x13000
 f68:	ldr	pc, [ip, #88]!	; 0x58

00000f6c <close@plt>:
 f6c:	add	ip, pc, #0, 12
 f70:	add	ip, ip, #77824	; 0x13000
 f74:	ldr	pc, [ip, #80]!	; 0x50

00000f78 <closedir@plt>:
 f78:	add	ip, pc, #0, 12
 f7c:	add	ip, ip, #77824	; 0x13000
 f80:	ldr	pc, [ip, #72]!	; 0x48

Disassembly of section .text:

00000f84 <reallocarray@@Base-0x16cc>:
     f84:	rscsgt	pc, ip, #14614528	; 0xdf0000
     f88:	push	{r5, r6, r9, sp}
     f8c:			; <UNDEFINED> instruction: 0xf5ad4ff0
     f90:	ldcmi	13, cr5, [sp, #524]!	; 0x20c
     f94:	ldrbtmi	fp, [ip], #133	; 0x85
     f98:	strmi	sl, [ip], -r3, lsl #30
     f9c:			; <UNDEFINED> instruction: 0xf85c49bb
     fa0:			; <UNDEFINED> instruction: 0xf50d5005
     fa4:	ldrbtmi	r5, [r9], #-899	; 0xfffffc7d
     fa8:	ldrtmi	r4, [r8], -r6, lsl #12
     fac:	stmdavs	sp!, {r2, r3, r8, r9, ip, sp}
     fb0:			; <UNDEFINED> instruction: 0xf04f601d
     fb4:			; <UNDEFINED> instruction: 0xf7ff0500
     fb8:			; <UNDEFINED> instruction: 0xf8dfeeca
     fbc:			; <UNDEFINED> instruction: 0xf8dfb2d4
     fc0:			; <UNDEFINED> instruction: 0xf8dfa2d4
     fc4:	ldrbtmi	r9, [fp], #724	; 0x2d4
     fc8:	ldrbtmi	r4, [sl], #3508	; 0xdb4
     fcc:	ldrbtmi	r4, [sp], #-1273	; 0xfffffb07
     fd0:			; <UNDEFINED> instruction: 0xf04f463b
     fd4:	ldrbmi	r0, [sl], -r0, lsl #16
     fd8:	ldrtmi	r4, [r0], -r1, lsr #12
     fdc:	andhi	pc, r0, sp, asr #17
     fe0:	svc	0x003af7ff
     fe4:	eorsle	r1, r3, r3, asr #24
     fe8:	ldmdacs	r2, {r2, r5, r6, fp, ip, sp}
     fec:	teqhi	r4, r0, lsl #4	; <UNPREDICTABLE>
     ff0:			; <UNDEFINED> instruction: 0xf010e8df
     ff4:	teqeq	r2, r9, lsr #32
     ff8:	teqeq	r2, r2, lsr r1
     ffc:	eoreq	r0, r5, r6, lsr r1
    1000:	teqeq	r2, r2, lsr r1
    1004:	teqeq	r2, r2, lsr r1
    1008:	teqeq	r2, lr, lsl r0
    100c:	teqeq	r2, r7, lsl r0
    1010:	teqeq	r2, r2, lsr r1
    1014:	teqeq	r2, r2, lsr r1
    1018:	movwcs	r0, #4115	; 0x1013
    101c:	andcc	pc, r0, sl, lsl #17
    1020:	blmi	fe7faf80 <reallocarray@@Base+0xfe7f8930>
    1024:	stmiapl	fp!, {r0, r1, r2, r3, r4, r7, r9, fp, lr}^
    1028:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
    102c:			; <UNDEFINED> instruction: 0xe7cf6053
    1030:	bmi	fe753ea4 <reallocarray@@Base+0xfe751854>
    1034:	ldrbtmi	r5, [sl], #-2283	; 0xfffff715
    1038:	addsvs	r6, r3, fp, lsl r8
    103c:	movwcs	lr, #6088	; 0x17c8
    1040:	andcc	pc, ip, r9, lsl #17
    1044:	blmi	fe67af5c <reallocarray@@Base+0xfe67890c>
    1048:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    104c:	sbfx	r7, sl, #0, #32
    1050:	stmiapl	fp!, {r0, r1, r2, r4, r7, r8, r9, fp, lr}^
    1054:	ldrdls	pc, [r0], -r3
    1058:	vrshl.u8	q10, q7, q0
    105c:	blmi	fe561458 <reallocarray@@Base+0xfe55ee08>
    1060:	ldmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1064:			; <UNDEFINED> instruction: 0xf1ba7a01
    1068:			; <UNDEFINED> instruction: 0xf0000f00
    106c:			; <UNDEFINED> instruction: 0x4650809e
    1070:	svc	0x0004f7ff
    1074:	svccs	0x00001d46
    1078:	adcshi	pc, fp, r0
    107c:			; <UNDEFINED> instruction: 0xf7ff4638
    1080:	strmi	lr, [r6], #-3838	; 0xfffff102
    1084:	svcpl	0x0080f5b6
    1088:	rscshi	pc, r1, r0, lsl #4
    108c:			; <UNDEFINED> instruction: 0xf88dae1b
    1090:	ldrtmi	r8, [r0], -ip, rrx
    1094:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
    1098:	ldrbmi	r4, [r1], -r7, lsl #21
    109c:			; <UNDEFINED> instruction: 0xf8b2447a
    10a0:	strmi	ip, [r3], -r0
    10a4:	andcc	r1, r1, r0, lsr r8
    10a8:	andgt	pc, r3, r6, lsr #16
    10ac:			; <UNDEFINED> instruction: 0xf5021a32
    10b0:			; <UNDEFINED> instruction: 0xf7ff5280
    10b4:	stmibmi	r1, {r4, r7, r9, sl, fp, sp, lr, pc}
    10b8:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    10bc:			; <UNDEFINED> instruction: 0xf5031a33
    10c0:			; <UNDEFINED> instruction: 0xf7ff5380
    10c4:			; <UNDEFINED> instruction: 0x4639ee7c
    10c8:	addpl	pc, r0, #1325400064	; 0x4f000000
    10cc:			; <UNDEFINED> instruction: 0xf7ff4630
    10d0:	blmi	1efcc60 <reallocarray@@Base+0x1efa610>
    10d4:	ldrbtmi	r2, [fp], #-517	; 0xfffffdfb
    10d8:	mulhi	ip, r3, r8
    10dc:	svceq	0x0000f1b8
    10e0:	ldmdbmi	r8!, {r4, r5, r6, ip, lr, pc}^
    10e4:	ldrbtmi	r2, [r9], #-0
    10e8:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    10ec:			; <UNDEFINED> instruction: 0xf0004631
    10f0:			; <UNDEFINED> instruction: 0x4630f9bb
    10f4:	stc2l	0, cr15, [r2, #-0]
    10f8:	andcs	r4, r5, #1884160	; 0x1cc000
    10fc:			; <UNDEFINED> instruction: 0x46074479
    1100:			; <UNDEFINED> instruction: 0xf7ff2000
    1104:			; <UNDEFINED> instruction: 0x4632ee30
    1108:			; <UNDEFINED> instruction: 0xf0004639
    110c:			; <UNDEFINED> instruction: 0xb1aff9e3
    1110:	mrc	7, 5, APSR_nzcv, cr10, cr15, {7}
    1114:	stmdavs	r3, {r0, r2, r9, sp}
    1118:			; <UNDEFINED> instruction: 0xf0002b02
    111c:			; <UNDEFINED> instruction: 0xf1a3808f
    1120:	submi	r0, r8, #1073741827	; 0x40000003
    1124:	stmdacs	r0, {r3, r6, r8, lr}
    1128:	addhi	pc, r8, r0, asr #32
    112c:	rsbsle	r2, pc, r6, lsl fp	; <UNPREDICTABLE>
    1130:	ldrbtmi	r4, [r9], #-2406	; 0xfffff69a
    1134:	mrc	7, 0, APSR_nzcv, cr6, cr15, {7}
    1138:	blx	bd140 <reallocarray@@Base+0xbaaf0>
    113c:	bl	113ed4 <reallocarray@@Base+0x111884>
    1140:	ldrbtmi	r0, [fp], #-1673	; 0xfffff977
    1144:	movwlt	r7, #47131	; 0xb81b
    1148:	andcs	r4, r5, #100352	; 0x18800
    114c:	andcs	r4, r0, r2, ror #18
    1150:	ldrbtmi	r5, [r9], #-2287	; 0xfffff711
    1154:			; <UNDEFINED> instruction: 0xf7ff683d
    1158:	tstcs	r1, r6, lsl #28
    115c:	strtmi	r4, [r8], -r2, lsl #12
    1160:	mrc	7, 5, APSR_nzcv, cr12, cr15, {7}
    1164:	eorcc	pc, r9, r4, asr r8	; <UNPREDICTABLE>
    1168:			; <UNDEFINED> instruction: 0xf8dfb163
    116c:			; <UNDEFINED> instruction: 0x46358170
    1170:	ldmdavs	r8!, {r3, r4, r5, r6, r7, sl, lr}
    1174:	tstcs	r1, r2, asr #12
    1178:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    117c:	svccc	0x0004f855
    1180:	mvnsle	r2, r0, lsl #22
    1184:	andcs	r6, sl, r9, lsr r8
    1188:	mcr	7, 6, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    118c:			; <UNDEFINED> instruction: 0xf8544631
    1190:			; <UNDEFINED> instruction: 0xf7ff0029
    1194:	ldmdbmi	r2, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    1198:	andcs	r2, r0, r5, lsl #4
    119c:			; <UNDEFINED> instruction: 0xf7ff4479
    11a0:			; <UNDEFINED> instruction: 0xf854ede2
    11a4:			; <UNDEFINED> instruction: 0xf0001029
    11a8:	svccs	0x0000f9cb
    11ac:	ldrtmi	sp, [r8], -r6, asr #1
    11b0:	mcr	7, 3, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    11b4:			; <UNDEFINED> instruction: 0xf5b61c46
    11b8:	ldmdale	r8, {r7, r8, r9, sl, fp, ip, lr}^
    11bc:			; <UNDEFINED> instruction: 0xf88dae1b
    11c0:	str	sl, [r0, ip, rrx]
    11c4:	strbmi	r4, [r0], -r7, asr #18
    11c8:			; <UNDEFINED> instruction: 0xf7ff4479
    11cc:	ldrtmi	lr, [r1], -ip, asr #27
    11d0:			; <UNDEFINED> instruction: 0xf94af000
    11d4:			; <UNDEFINED> instruction: 0xf0004630
    11d8:	stmdbmi	r3, {r0, r2, r4, r8, sl, fp, ip, sp, lr, pc}^
    11dc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    11e0:	strbmi	r4, [r0], -r7, lsl #12
    11e4:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    11e8:			; <UNDEFINED> instruction: 0x46394632
    11ec:			; <UNDEFINED> instruction: 0xf972f000
    11f0:			; <UNDEFINED> instruction: 0xf5b6e78d
    11f4:	ldmdale	sl!, {r7, r8, r9, sl, fp, ip, lr}
    11f8:			; <UNDEFINED> instruction: 0xf88dae1b
    11fc:	ldrtmi	r7, [r0], -ip, rrx
    1200:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
    1204:			; <UNDEFINED> instruction: 0x46514a39
    1208:	ldmdahi	r7, {r1, r3, r4, r5, r6, sl, lr}
    120c:	ldmdane	r0!, {r0, r1, r9, sl, lr}
    1210:	rscspl	r3, r7, #1
    1214:			; <UNDEFINED> instruction: 0xf5021a32
    1218:			; <UNDEFINED> instruction: 0xf7ff5280
    121c:	ldmdbmi	r4!, {r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    1220:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
    1224:			; <UNDEFINED> instruction: 0xf5031a33
    1228:			; <UNDEFINED> instruction: 0xf7ff5380
    122c:	ldrb	lr, [r0, -r8, asr #27]
    1230:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
    1234:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    1238:			; <UNDEFINED> instruction: 0xf982f000
    123c:	andcs	r4, r0, lr, lsr #18
    1240:			; <UNDEFINED> instruction: 0xf7ff4479
    1244:	blmi	b7c88c <reallocarray@@Base+0xb7a23c>
    1248:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    124c:	stmdbmi	ip!, {r0, r1, r5, r6, r8, ip, sp, pc}
    1250:			; <UNDEFINED> instruction: 0x46324479
    1254:			; <UNDEFINED> instruction: 0xf974f000
    1258:	tstcs	r1, r0, lsr #16
    125c:			; <UNDEFINED> instruction: 0xf8def000
    1260:	tstcs	r0, r0, lsr #16
    1264:			; <UNDEFINED> instruction: 0xf8daf000
    1268:	ldrbtmi	r4, [r9], #-2342	; 0xfffff6da
    126c:	stmdbmi	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1270:	andcs	r2, r0, r5, lsl #4
    1274:			; <UNDEFINED> instruction: 0xf7ff4479
    1278:			; <UNDEFINED> instruction: 0x4631ed76
    127c:	addpl	pc, r0, #1325400064	; 0x4f000000
    1280:			; <UNDEFINED> instruction: 0xf95ef000
    1284:	andeq	r2, r1, sl, asr #30
    1288:	strdeq	r0, [r0], -r4
    128c:	andeq	r3, r1, lr, asr r0
    1290:	andeq	r1, r0, r2, lsl #30
    1294:	andeq	r3, r1, sl, lsr r1
    1298:	andeq	r3, r1, r8, lsr r1
    129c:	andeq	r2, r1, r2, lsl pc
    12a0:	andeq	r0, r0, r8, lsl r1
    12a4:	ldrdeq	r3, [r1], -ip
    12a8:	andeq	r3, r1, lr, asr #1
    12ac:	strheq	r3, [r1], -sl
    12b0:	strdeq	r0, [r0], -r8
    12b4:	andeq	r3, r1, r4, lsr #1
    12b8:	andeq	r1, r0, r0, lsr #31
    12bc:	andeq	r1, r0, r6, lsl #31
    12c0:	andeq	r3, r1, lr, lsr #32
    12c4:	andeq	r1, r0, sl, lsl lr
    12c8:	andeq	r1, r0, r0, lsr #28
    12cc:	andeq	r1, r0, r2, asr #29
    12d0:	andeq	r2, r1, r2, asr #31
    12d4:	strdeq	r0, [r0], -ip
    12d8:			; <UNDEFINED> instruction: 0x00001eb6
    12dc:	andeq	r1, r0, r8, lsl #31
    12e0:	andeq	r1, r0, r4, ror lr
    12e4:	andeq	r1, r0, r4, lsl #27
    12e8:	andeq	r1, r0, r6, lsl #27
    12ec:	andeq	r1, r0, r4, lsr lr
    12f0:	andeq	r1, r0, lr, lsl lr
    12f4:	andeq	r1, r0, lr, lsl #27
    12f8:	andeq	r1, r0, r4, asr sp
    12fc:			; <UNDEFINED> instruction: 0x00012ebc
    1300:	andeq	r1, r0, r4, lsr #21
    1304:	muleq	r0, r2, sl
    1308:	andeq	r1, r0, r0, ror #24
    130c:	bleq	3d450 <reallocarray@@Base+0x3ae00>
    1310:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    1314:	strbtmi	fp, [sl], -r2, lsl #24
    1318:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    131c:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    1320:	ldrmi	sl, [sl], #776	; 0x308
    1324:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1328:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    132c:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    1330:			; <UNDEFINED> instruction: 0xf85a4b06
    1334:	stmdami	r6, {r0, r1, ip, sp}
    1338:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    133c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1340:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    1344:	andeq	r2, r1, r0, lsr #23
    1348:	andeq	r0, r0, r8, ror #1
    134c:	andeq	r0, r0, r4, lsl #2
    1350:	andeq	r0, r0, ip, lsl #2
    1354:	ldr	r3, [pc, #20]	; 1370 <closedir@plt+0x3f8>
    1358:	ldr	r2, [pc, #20]	; 1374 <closedir@plt+0x3fc>
    135c:	add	r3, pc, r3
    1360:	ldr	r2, [r3, r2]
    1364:	cmp	r2, #0
    1368:	bxeq	lr
    136c:	b	e40 <__gmon_start__@plt>
    1370:	andeq	r2, r1, r0, lsl #23
    1374:	andeq	r0, r0, r0, lsl #2
    1378:	blmi	1d3398 <reallocarray@@Base+0x1d0d48>
    137c:	bmi	1d2564 <reallocarray@@Base+0x1cff14>
    1380:	addmi	r4, r3, #2063597568	; 0x7b000000
    1384:	andle	r4, r3, sl, ror r4
    1388:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    138c:	ldrmi	fp, [r8, -r3, lsl #2]
    1390:	svclt	0x00004770
    1394:	andeq	r2, r1, r4, lsl #27
    1398:	andeq	r2, r1, r0, lsl #27
    139c:	andeq	r2, r1, ip, asr fp
    13a0:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    13a4:	stmdbmi	r9, {r3, fp, lr}
    13a8:	bmi	252590 <reallocarray@@Base+0x24ff40>
    13ac:	bne	252598 <reallocarray@@Base+0x24ff48>
    13b0:	svceq	0x00cb447a
    13b4:			; <UNDEFINED> instruction: 0x01a1eb03
    13b8:	andle	r1, r3, r9, asr #32
    13bc:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    13c0:	ldrmi	fp, [r8, -r3, lsl #2]
    13c4:	svclt	0x00004770
    13c8:	andeq	r2, r1, r8, asr sp
    13cc:	andeq	r2, r1, r4, asr sp
    13d0:	andeq	r2, r1, r0, lsr fp
    13d4:	andeq	r0, r0, r4, lsl r1
    13d8:	blmi	2ae800 <reallocarray@@Base+0x2ac1b0>
    13dc:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    13e0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    13e4:	blmi	26f998 <reallocarray@@Base+0x26d348>
    13e8:	ldrdlt	r5, [r3, -r3]!
    13ec:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    13f0:			; <UNDEFINED> instruction: 0xf7ff6818
    13f4:			; <UNDEFINED> instruction: 0xf7ffec8c
    13f8:	blmi	1c12fc <reallocarray@@Base+0x1becac>
    13fc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1400:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1404:	andeq	r2, r1, r2, lsr #26
    1408:	andeq	r2, r1, r0, lsl #22
    140c:	andeq	r0, r0, ip, ror #1
    1410:	andeq	r2, r1, r2, lsl ip
    1414:	andeq	r2, r1, r2, lsl #26
    1418:	svclt	0x0000e7c4
    141c:			; <UNDEFINED> instruction: 0x4603b570
    1420:	addlt	r4, r2, sp, lsl #26
    1424:	strmi	r4, [ip], -sp, lsl #20
    1428:	stmiapl	sl!, {r0, r2, r3, r4, r5, r6, sl, lr}
    142c:	tstlt	r9, r6, lsl r8
    1430:	strcs	r4, [r1], #-2571	; 0xfffff5f5
    1434:	ldmdavs	r6, {r1, r3, r5, r7, fp, ip, lr}
    1438:	andcs	r4, r5, #163840	; 0x28000
    143c:	movwls	r2, #4096	; 0x1000
    1440:			; <UNDEFINED> instruction: 0xf7ff4479
    1444:	blls	7c68c <reallocarray@@Base+0x7a03c>
    1448:	strmi	r2, [r2], -r1, lsl #2
    144c:			; <UNDEFINED> instruction: 0xf7ff4630
    1450:	strtmi	lr, [r0], -r6, asr #26
    1454:	stc	7, cr15, [r6, #-1020]	; 0xfffffc04
    1458:			; <UNDEFINED> instruction: 0x00012ab8
    145c:	andeq	r0, r0, r8, lsl #2
    1460:	strdeq	r0, [r0], -ip
    1464:	ldrdeq	r1, [r0], -ip
    1468:	blmi	52e4ac <reallocarray@@Base+0x52be5c>
    146c:	bmi	5538c4 <reallocarray@@Base+0x551274>
    1470:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1474:	ldmdavc	fp, {r2, r4, fp, lr}
    1478:	addlt	fp, r2, r0, lsl r5
    147c:	ldrbtmi	r5, [r8], #-2186	; 0xfffff776
    1480:	andls	r6, r1, #1179648	; 0x120000
    1484:	andeq	pc, r0, #79	; 0x4f
    1488:	teqlt	fp, r4, lsl #20
    148c:	blge	1544d0 <reallocarray@@Base+0x151e80>
    1490:	mrscs	r9, SP_irq
    1494:	stmdavs	r0, {r8, fp, ip, lr}
    1498:	stcl	7, cr15, [r0], {255}	; 0xff
    149c:	blmi	253cd4 <reallocarray@@Base+0x251684>
    14a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    14a4:	blls	5b514 <reallocarray@@Base+0x58ec4>
    14a8:	qaddle	r4, sl, r4
    14ac:	pop	{r1, ip, sp, pc}
    14b0:	andlt	r4, r4, r0, lsl r0
    14b4:			; <UNDEFINED> instruction: 0xf7ff4770
    14b8:	svclt	0x0000ec62
    14bc:	muleq	r1, r4, ip
    14c0:	andeq	r2, r1, lr, ror #20
    14c4:	strdeq	r0, [r0], -r4
    14c8:	andeq	r2, r1, r2, ror #20
    14cc:	strdeq	r0, [r0], -ip
    14d0:	andeq	r2, r1, r0, asr #20
    14d4:	blmi	52e518 <reallocarray@@Base+0x52bec8>
    14d8:	bmi	553930 <reallocarray@@Base+0x5512e0>
    14dc:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    14e0:	ldmdavc	fp, {r2, r4, fp, lr}^
    14e4:	addlt	fp, r2, r0, lsl r5
    14e8:	ldrbtmi	r5, [r8], #-2186	; 0xfffff776
    14ec:	andls	r6, r1, #1179648	; 0x120000
    14f0:	andeq	pc, r0, #79	; 0x4f
    14f4:	teqlt	fp, r4, lsl #20
    14f8:	blge	15453c <reallocarray@@Base+0x151eec>
    14fc:	mrscs	r9, SP_irq
    1500:	stmdavs	r0, {r8, fp, ip, lr}
    1504:	stc	7, cr15, [sl], {255}	; 0xff
    1508:	blmi	253d40 <reallocarray@@Base+0x2516f0>
    150c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1510:	blls	5b580 <reallocarray@@Base+0x58f30>
    1514:	qaddle	r4, sl, r4
    1518:	pop	{r1, ip, sp, pc}
    151c:	andlt	r4, r4, r0, lsl r0
    1520:			; <UNDEFINED> instruction: 0xf7ff4770
    1524:	svclt	0x0000ec2c
    1528:	andeq	r2, r1, r8, lsr #24
    152c:	andeq	r2, r1, r2, lsl #20
    1530:	strdeq	r0, [r0], -r4
    1534:	strdeq	r2, [r1], -r6
    1538:	strdeq	r0, [r0], -ip
    153c:	ldrdeq	r2, [r1], -r4
    1540:	strlt	r4, [pc], #-3084	; 1548 <closedir@plt+0x5d0>
    1544:	stmdbmi	ip, {r2, r3, r4, r5, r6, sl, lr}
    1548:	addlt	fp, r3, r0, lsl #10
    154c:	stmdapl	r1!, {r2, r8, r9, fp, sp, pc}^
    1550:			; <UNDEFINED> instruction: 0xf853480a
    1554:	stmdavs	r9, {r2, r8, r9, fp, sp}
    1558:			; <UNDEFINED> instruction: 0xf04f9101
    155c:	stfmis	f0, [r8], {-0}
    1560:	tstcs	r1, r8, ror r4
    1564:	stmdbpl	r0, {r8, r9, ip, pc}
    1568:			; <UNDEFINED> instruction: 0xf7ff6800
    156c:	andcs	lr, r1, r8, asr ip
    1570:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1574:	muleq	r1, ip, r9
    1578:	strdeq	r0, [r0], -r4
    157c:	andeq	r2, r1, r0, lsl #19
    1580:	strdeq	r0, [r0], -ip
    1584:	mvnsmi	lr, sp, lsr #18
    1588:			; <UNDEFINED> instruction: 0x460c461e
    158c:			; <UNDEFINED> instruction: 0x4605b1f9
    1590:			; <UNDEFINED> instruction: 0x46174690
    1594:			; <UNDEFINED> instruction: 0x2c0abb0a
    1598:	stccs	0, cr13, [r3], {40}	; 0x28
    159c:	mcrne	13, 3, sp, cr0, cr7, {0}
    15a0:	blcs	a58654 <reallocarray@@Base+0xa56004>
    15a4:	cdpne	15, 10, cr11, cr1, cr4, {0}
    15a8:	andle	r1, r2, ip, ror #16
    15ac:	stmdbcc	r1, {r0, r1, r2, r3, sp, lr, pc}
    15b0:	strtmi	sp, [r3], -lr
    15b4:	ldmdavc	sl, {r0, sl, fp, ip, sp}
    15b8:	mvnsle	r2, r0, lsr #20
    15bc:	bcs	a1f84c <reallocarray@@Base+0xa1d1fc>
    15c0:	strdcc	sp, [r2, -r5]
    15c4:	strtmi	r2, [r9], #-512	; 0xfffffe00
    15c8:	strtpl	r7, [sl], #-26	; 0xffffffe6
    15cc:	tstcs	r0, r7, lsl r0
    15d0:	tstlt	r6, r8, lsl #12
    15d4:	pop	{r0, r4, r5, sp, lr}
    15d8:	mcrne	1, 2, r8, cr11, cr0, {7}
    15dc:	stclpl	8, cr1, [r2], {199}	; 0xc7
    15e0:	svclt	0x000c2a0a
    15e4:	smladcs	r0, ip, r6, r4
    15e8:	bicsle	r2, r6, sl, lsl #24
    15ec:	strtmi	r4, [r2], -fp, lsl #18
    15f0:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    15f4:	stc	7, cr15, [lr], #1020	; 0x3fc
    15f8:	bicsle	r2, r0, r0, lsl #16
    15fc:	stccs	6, cr4, [r0, #-4]
    1600:	andcs	fp, r0, #12, 30	; 0x30
    1604:	andeq	pc, r1, #8
    1608:	svccs	0x00004628
    160c:	andcs	fp, r0, #8, 30
    1610:	sbcsle	r2, lr, r0, lsl #20
    1614:	eorsvc	r2, fp, r0, lsl #6
    1618:	svclt	0x0000e7db
    161c:	andeq	r1, r0, r2, asr sl
    1620:	mvnsmi	lr, sp, lsr #18
    1624:	stcmi	6, cr4, [fp], #-608	; 0xfffffda0
    1628:	blmi	aed838 <reallocarray@@Base+0xaeb1e8>
    162c:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
    1630:	movwls	r6, #6171	; 0x181b
    1634:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1638:	suble	r2, r1, r0, lsl #20
    163c:	stmdbmi	r7!, {r0, r1, r3, r9, sl, lr}
    1640:			; <UNDEFINED> instruction: 0x46024614
    1644:			; <UNDEFINED> instruction: 0x46684479
    1648:	strls	r2, [r0, -r0, lsl #14]
    164c:			; <UNDEFINED> instruction: 0xf8d8f001
    1650:	sfmle	f4, 4, [r2, #-736]!	; 0xfffffd20
    1654:	movwlt	r9, #28160	; 0x6e00
    1658:	ldrtmi	r2, [r0], -r1, lsl #2
    165c:	bl	ffdbf660 <reallocarray@@Base+0xffdbd010>
    1660:	strmi	r1, [r5], -r3, asr #24
    1664:			; <UNDEFINED> instruction: 0x4621d015
    1668:			; <UNDEFINED> instruction: 0xf7ff4642
    166c:	strmi	lr, [r0, #3122]	; 0xc32
    1670:	eorle	r4, r0, r4, lsl #12
    1674:	stc	7, cr15, [r8], {255}	; 0xff
    1678:	svclt	0x00143401
    167c:	stmdavs	r4, {r0, r1, r2, r6, sl, sp}
    1680:	svclt	0x00184607
    1684:	strtmi	r6, [r8], -r4
    1688:	ldrbcc	pc, [pc, #79]!	; 16df <closedir@plt+0x767>	; <UNPREDICTABLE>
    168c:	stcl	7, cr15, [lr], #-1020	; 0xfffffc04
    1690:			; <UNDEFINED> instruction: 0x4630603c
    1694:	bl	153f698 <reallocarray@@Base+0x153d048>
    1698:			; <UNDEFINED> instruction: 0xf04fe001
    169c:	bmi	40eea0 <reallocarray@@Base+0x40c850>
    16a0:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    16a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    16a8:	subsmi	r9, sl, r1, lsl #22
    16ac:	strtmi	sp, [r8], -pc, lsl #2
    16b0:	pop	{r1, ip, sp, pc}
    16b4:			; <UNDEFINED> instruction: 0x462881f0
    16b8:			; <UNDEFINED> instruction: 0xf7ff463d
    16bc:	ubfx	lr, r8, #24, #9
    16c0:	bl	ff8bf6c4 <reallocarray@@Base+0xff8bd074>
    16c4:	ldrbcc	pc, [pc, #79]!	; 171b <closedir@plt+0x7a3>	; <UNPREDICTABLE>
    16c8:	andvs	r2, r3, r6, lsl r3
    16cc:			; <UNDEFINED> instruction: 0xf7ffe7e7
    16d0:	svclt	0x0000eb56
    16d4:			; <UNDEFINED> instruction: 0x000128b4
    16d8:	strdeq	r0, [r0], -r4
    16dc:	andeq	r1, r0, ip, lsl #20
    16e0:	andeq	r2, r1, lr, lsr r8
    16e4:	blmi	d13fb8 <reallocarray@@Base+0xd11968>
    16e8:	push	{r1, r3, r4, r5, r6, sl, lr}
    16ec:			; <UNDEFINED> instruction: 0xb09b43f0
    16f0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    16f4:			; <UNDEFINED> instruction: 0xf04f9319
    16f8:	stmdacs	r0, {r8, r9}
    16fc:	stmdbmi	pc!, {r1, r2, r3, r6, ip, lr, pc}	; <UNPREDICTABLE>
    1700:	stmdami	pc!, {r0, r7, r9, sl, lr}	; <UNPREDICTABLE>
    1704:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1708:	ldc	7, cr15, [lr], {255}	; 0xff
    170c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    1710:	cdpmi	0, 2, cr13, cr12, cr11, {2}
    1714:			; <UNDEFINED> instruction: 0xf8df2700
    1718:	ldrbtmi	r8, [lr], #-176	; 0xffffff50
    171c:			; <UNDEFINED> instruction: 0x462844f8
    1720:	bl	1abf724 <reallocarray@@Base+0x1abd0d4>
    1724:	mvnlt	r4, r4, lsl #12
    1728:	ldrtmi	r6, [r1], -r0, lsr #17
    172c:			; <UNDEFINED> instruction: 0xf7ff9701
    1730:	stmdacs	r0, {r3, r5, r6, r7, r9, fp, sp, lr, pc}
    1734:	stmdavs	r2!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}^
    1738:	strbmi	sl, [r1], -r1, lsl #16
    173c:			; <UNDEFINED> instruction: 0xf860f001
    1740:	blle	3cb748 <reallocarray@@Base+0x3c90f8>
    1744:	bge	a7b50 <reallocarray@@Base+0xa5500>
    1748:			; <UNDEFINED> instruction: 0xf7ff2003
    174c:			; <UNDEFINED> instruction: 0x4604eb32
    1750:	stmdals	r1, {r3, r5, r6, r7, r8, ip, sp, pc}
    1754:	b	ffd3f758 <reallocarray@@Base+0xffd3d108>
    1758:			; <UNDEFINED> instruction: 0xf7ff4628
    175c:	strmi	lr, [r4], -lr, asr #22
    1760:	mvnle	r2, r0, lsl #16
    1764:			; <UNDEFINED> instruction: 0xf04f4628
    1768:			; <UNDEFINED> instruction: 0xf7ff34ff
    176c:			; <UNDEFINED> instruction: 0xf7ffebca
    1770:	movwcs	lr, #11148	; 0x2b8c
    1774:	bmi	559788 <reallocarray@@Base+0x557138>
    1778:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    177c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1780:	subsmi	r9, sl, r9, lsl fp
    1784:			; <UNDEFINED> instruction: 0x4620d114
    1788:	pop	{r0, r1, r3, r4, ip, sp, pc}
    178c:	blls	62754 <reallocarray@@Base+0x60104>
    1790:			; <UNDEFINED> instruction: 0xf8c94628
    1794:			; <UNDEFINED> instruction: 0xf7ff3000
    1798:			; <UNDEFINED> instruction: 0xe7ecebb4
    179c:	bl	1d3f7a0 <reallocarray@@Base+0x1d3d150>
    17a0:	ldrbtcc	pc, [pc], #79	; 17a8 <closedir@plt+0x830>	; <UNPREDICTABLE>
    17a4:	andvs	r2, r3, r6, lsl r3
    17a8:			; <UNDEFINED> instruction: 0xf04fe7e5
    17ac:			; <UNDEFINED> instruction: 0xe7e234ff
    17b0:	b	ff93f7b4 <reallocarray@@Base+0xff93d164>
    17b4:	strdeq	r2, [r1], -r8
    17b8:	strdeq	r0, [r0], -r4
    17bc:	andeq	r1, r0, r0, ror #18
    17c0:	andeq	r1, r0, r2, ror #18
    17c4:	andeq	r1, r0, lr, asr r9
    17c8:	andeq	r1, r0, r8, ror #18
    17cc:	andeq	r2, r1, r6, ror #14
    17d0:	blmi	554028 <reallocarray@@Base+0x5519d8>
    17d4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    17d8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    17dc:	ldmdavs	fp, {r3, r5, r6, r9, sl, lr}
    17e0:			; <UNDEFINED> instruction: 0xf04f9301
    17e4:			; <UNDEFINED> instruction: 0xf7ff0300
    17e8:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    17ec:			; <UNDEFINED> instruction: 0x4c0fdb0e
    17f0:	ldrbtmi	r4, [ip], #-2319	; 0xfffff6f1
    17f4:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    17f8:			; <UNDEFINED> instruction: 0xf0014620
    17fc:	stmdacs	r0, {r0, fp, ip, sp, lr, pc}
    1800:	svclt	0x00bc9800
    1804:	eorvs	r2, r3, r0, lsl #6
    1808:	b	fe6bf80c <reallocarray@@Base+0xfe6bd1bc>
    180c:	blmi	194038 <reallocarray@@Base+0x1919e8>
    1810:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1814:	blls	5b884 <reallocarray@@Base+0x59234>
    1818:	qaddle	r4, sl, r1
    181c:	ldclt	0, cr11, [r0, #-8]
    1820:	b	feb3f824 <reallocarray@@Base+0xfeb3d1d4>
    1824:	andeq	r2, r1, ip, lsl #14
    1828:	strdeq	r0, [r0], -r4
    182c:	andeq	r2, r1, r2, lsr #18
    1830:	muleq	r0, sl, r8
    1834:	ldrdeq	r2, [r1], -r0
    1838:	blmi	9940d4 <reallocarray@@Base+0x991a84>
    183c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    1840:	ldmpl	r3, {r2, r7, ip, sp, pc}^
    1844:	ldmdavs	fp, {r0, fp, sp, pc}
    1848:			; <UNDEFINED> instruction: 0xf04f9303
    184c:			; <UNDEFINED> instruction: 0xf7ff0300
    1850:	stmdacs	r0, {r0, r3, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1854:	stmdami	r0!, {r4, r5, ip, lr, pc}
    1858:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
    185c:	b	ffdbf860 <reallocarray@@Base+0xffdbd210>
    1860:			; <UNDEFINED> instruction: 0xf7ff4604
    1864:			; <UNDEFINED> instruction: 0x1c63eb12
    1868:	eorle	r4, r0, r5, lsl #12
    186c:	andcs	sl, r2, #32768	; 0x8000
    1870:			; <UNDEFINED> instruction: 0xf7ff4620
    1874:	stmdavs	lr!, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
    1878:	strtmi	r4, [r0], -r3, lsl #12
    187c:			; <UNDEFINED> instruction: 0xf7ff461c
    1880:			; <UNDEFINED> instruction: 0x2c00eb76
    1884:	ldcle	0, cr6, [r5, #-184]	; 0xffffff48
    1888:	mulcc	r8, sp, r8
    188c:	svclt	0x000b2b59
    1890:	andcs	r2, r0, r0
    1894:	cmncs	sp, #134217728	; 0x8000000
    1898:	bmi	41994c <reallocarray@@Base+0x4172fc>
    189c:	ldrbtmi	r4, [sl], #-2829	; 0xfffff4f3
    18a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    18a4:	subsmi	r9, sl, r3, lsl #22
    18a8:	andlt	sp, r4, pc, lsl #2
    18ac:	stmdavs	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    18b0:	andle	r2, r6, r2, lsl #22
    18b4:	ldrb	r2, [r0, r0]!
    18b8:			; <UNDEFINED> instruction: 0xf7ff9801
    18bc:	andcs	lr, r1, r2, asr #20
    18c0:			; <UNDEFINED> instruction: 0x2326e7eb
    18c4:	eorvs	r2, fp, r0
    18c8:			; <UNDEFINED> instruction: 0xf7ffe7e7
    18cc:	svclt	0x0000ea58
    18d0:	andeq	r2, r1, r4, lsr #13
    18d4:	strdeq	r0, [r0], -r4
    18d8:	andeq	r1, r0, r2, asr #16
    18dc:	andeq	r2, r1, r2, asr #12
    18e0:	addlt	fp, r2, r0, lsl r5
    18e4:	tstls	r1, r4, lsl #12
    18e8:	b	ff23f8ec <reallocarray@@Base+0xff23d29c>
    18ec:	andcs	r9, r1, #1024	; 0x400
    18f0:	strtmi	r4, [r0], -r1, lsl #12
    18f4:	pop	{r1, ip, sp, pc}
    18f8:			; <UNDEFINED> instruction: 0xe6434010
    18fc:	ldrbmi	lr, [r0, sp, lsr #18]!
    1900:	vstrmi	d18, [r4, #-0]
    1904:	mcrrmi	0, 8, fp, r4, cr2
    1908:	strcs	fp, [r0, -r8, asr #31]
    190c:	svclt	0x00d8447d
    1910:	bcs	b51c <reallocarray@@Base+0x8ecc>
    1914:	strcs	fp, [r1, -r8, lsl #30]
    1918:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
    191c:	stmdavs	r4!, {r2, r3, r5, r8, fp, ip, lr}
    1920:			; <UNDEFINED> instruction: 0xf04f9401
    1924:	svccs	0x00000400
    1928:			; <UNDEFINED> instruction: 0x461dd15a
    192c:	ldmdbmi	fp!, {r0, r1, r3, r9, sl, lr}
    1930:			; <UNDEFINED> instruction: 0x46024691
    1934:	ldrbtmi	r4, [r9], #-1640	; 0xfffff998
    1938:			; <UNDEFINED> instruction: 0xf0009700
    193c:	stmdacs	r0, {r0, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    1940:	stcls	13, cr13, [r0], {68}	; 0x44
    1944:	suble	r2, r1, r0, lsl #24
    1948:			; <UNDEFINED> instruction: 0x46204639
    194c:	b	1fbf950 <reallocarray@@Base+0x1fbd300>
    1950:	strtmi	r4, [r0], -r0, lsl #13
    1954:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1958:	svccc	0x00fff1b8
    195c:			; <UNDEFINED> instruction: 0x464ed036
    1960:	blne	b79974 <reallocarray@@Base+0xb77324>
    1964:	strtmi	r4, [r7], #-1062	; 0xfffffbda
    1968:			; <UNDEFINED> instruction: 0x462ad433
    196c:			; <UNDEFINED> instruction: 0x46404631
    1970:	ldmib	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1974:	ldclle	14, cr1, [r4], #16
    1978:	biclt	sp, r7, r9, lsr r1
    197c:	movweq	lr, #31497	; 0x7b09
    1980:	stccc	8, cr15, [r1], {19}
    1984:	blcs	2adff8 <reallocarray@@Base+0x2ab9a8>
    1988:	tstlt	r5, #3
    198c:	andmi	pc, r7, r9, lsl #16
    1990:	ldrbmi	r3, [r3], -r1, lsl #14
    1994:	ldrtmi	r2, [r9], -r1, lsl #4
    1998:			; <UNDEFINED> instruction: 0xf7ff4648
    199c:	strmi	pc, [r1, #3571]	; 0xdf3
    19a0:			; <UNDEFINED> instruction: 0xf7ffd005
    19a4:			; <UNDEFINED> instruction: 0xf04fea72
    19a8:	tstcs	r6, #66846720	; 0x3fc0000
    19ac:	strbmi	r6, [r0], -r3
    19b0:	b	ff73f9b4 <reallocarray@@Base+0xff73d364>
    19b4:	blmi	614224 <reallocarray@@Base+0x611bd4>
    19b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19bc:	blls	5ba2c <reallocarray@@Base+0x593dc>
    19c0:	qsuble	r4, sl, r4
    19c4:	andlt	r4, r2, r8, lsr r6
    19c8:			; <UNDEFINED> instruction: 0x87f0e8bd
    19cc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    19d0:			; <UNDEFINED> instruction: 0xf7ffe7f0
    19d4:			; <UNDEFINED> instruction: 0xf04fea5a
    19d8:			; <UNDEFINED> instruction: 0x232237ff
    19dc:	strb	r6, [r6, r3]!
    19e0:	b	14bf9e4 <reallocarray@@Base+0x14bd394>
    19e4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    19e8:	andvs	r2, r3, r6, lsl r3
    19ec:			; <UNDEFINED> instruction: 0xf7ffe7e2
    19f0:	strcc	lr, [r1], #-2636	; 0xfffff5b4
    19f4:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
    19f8:	strbcs	fp, [r7], #-3860	; 0xfffff0ec
    19fc:	strmi	r6, [r5], -r4, lsl #16
    1a00:	andvs	fp, r4, r8, lsl pc
    1a04:			; <UNDEFINED> instruction: 0xf7ff4640
    1a08:	strhtvs	lr, [ip], -r2
    1a0c:			; <UNDEFINED> instruction: 0xf7ffe7d2
    1a10:	svclt	0x0000e9b6
    1a14:	ldrdeq	r2, [r1], -r4
    1a18:	strdeq	r0, [r0], -r4
    1a1c:	andeq	r1, r0, sl, lsl r7
    1a20:	andeq	r2, r1, r8, lsr #10
    1a24:	ldrbmi	lr, [r0, sp, lsr #18]!
    1a28:	bcs	2dc38 <reallocarray@@Base+0x2b5e8>
    1a2c:			; <UNDEFINED> instruction: 0x4680d03a
    1a30:	ldrmi	r4, [pc], -r9, lsl #13
    1a34:	strcs	r4, [r0], #-1682	; 0xfffff96e
    1a38:	and	r2, r4, r0, asr #12
    1a3c:	b	93fa40 <reallocarray@@Base+0x93d3f0>
    1a40:	blcs	89ba54 <reallocarray@@Base+0x899404>
    1a44:	rsbseq	sp, r6, fp, lsl r1
    1a48:	strtmi	r4, [r5], -r0, lsr #12
    1a4c:			; <UNDEFINED> instruction: 0xf7ff4631
    1a50:			; <UNDEFINED> instruction: 0x4632e99e
    1a54:	strmi	r2, [r4], -r0, lsl #2
    1a58:			; <UNDEFINED> instruction: 0xf7ffb1f0
    1a5c:			; <UNDEFINED> instruction: 0x4633ea34
    1a60:	strbmi	r4, [r9], -r2, lsr #12
    1a64:	strls	r4, [r0, -r0, asr #12]
    1a68:			; <UNDEFINED> instruction: 0xff48f7ff
    1a6c:	strmi	r1, [r5], -r3, asr #24
    1a70:			; <UNDEFINED> instruction: 0xf8cad0e4
    1a74:	strtmi	r4, [r8], -r0
    1a78:	pop	{r1, ip, sp, pc}
    1a7c:			; <UNDEFINED> instruction: 0x462087f0
    1a80:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a84:			; <UNDEFINED> instruction: 0xf8ca2300
    1a88:	svccs	0x00003000
    1a8c:			; <UNDEFINED> instruction: 0x4628d0f3
    1a90:	andlt	r6, r2, fp, lsr r0
    1a94:			; <UNDEFINED> instruction: 0x87f0e8bd
    1a98:			; <UNDEFINED> instruction: 0xf04f4628
    1a9c:			; <UNDEFINED> instruction: 0xf7ff35ff
    1aa0:	ubfx	lr, r0, #18, #9
    1aa4:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa8:	ldrbcc	pc, [pc, #79]!	; 1aff <closedir@plt+0xb87>	; <UNPREDICTABLE>
    1aac:	andvs	r2, r3, r6, lsl r3
    1ab0:	svclt	0x0000e7e1
    1ab4:	blmi	ad4364 <reallocarray@@Base+0xad1d14>
    1ab8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
    1abc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
    1ac0:	movwls	r6, #6171	; 0x181b
    1ac4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ac8:	movwls	r2, #768	; 0x300
    1acc:	movweq	lr, #6736	; 0x1a50
    1ad0:			; <UNDEFINED> instruction: 0x460dd037
    1ad4:	cmnlt	r0, #4, 12	; 0x400000
    1ad8:	tsteq	r1, r1, asr #4	; <UNPREDICTABLE>
    1adc:	b	2bfae0 <reallocarray@@Base+0x2bd490>
    1ae0:	movweq	pc, #4673	; 0x1241	; <UNPREDICTABLE>
    1ae4:	mlasle	r3, r8, r2, r4
    1ae8:			; <UNDEFINED> instruction: 0x4623491f
    1aec:	strbtmi	r4, [r8], -sl, lsr #12
    1af0:			; <UNDEFINED> instruction: 0xf0004479
    1af4:	cdpne	14, 0, cr15, cr4, cr5, {4}
    1af8:	rsccs	sp, r0, r0, lsr #22
    1afc:	ldmib	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b00:	bls	13f70 <reallocarray@@Base+0x11920>
    1b04:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
    1b08:	stc2	7, cr15, [sl, #1020]	; 0x3fc
    1b0c:	stmdals	r0, {r0, r2, r9, sl, lr}
    1b10:			; <UNDEFINED> instruction: 0x4622b130
    1b14:			; <UNDEFINED> instruction: 0xf7ff2100
    1b18:	stmdals	r0, {r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
    1b1c:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b20:	blmi	414374 <reallocarray@@Base+0x411d24>
    1b24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1b28:	blls	5bb98 <reallocarray@@Base+0x59548>
    1b2c:	tstle	r4, sl, asr r0
    1b30:	andlt	r4, r3, r8, lsr #12
    1b34:	stcmi	13, cr11, [pc], {48}	; 0x30
    1b38:			; <UNDEFINED> instruction: 0xe7d5447c
    1b3c:	ldrbcc	pc, [pc, #79]!	; 1b93 <closedir@plt+0xc1b>	; <UNPREDICTABLE>
    1b40:			; <UNDEFINED> instruction: 0xf7ffe7e5
    1b44:	tstcs	r6, #2654208	; 0x288000
    1b48:			; <UNDEFINED> instruction: 0xf04f6003
    1b4c:			; <UNDEFINED> instruction: 0xe7e735ff
    1b50:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b54:	andvs	r2, r3, r7, asr #6
    1b58:			; <UNDEFINED> instruction: 0xf7ffe7f7
    1b5c:	svclt	0x0000e910
    1b60:	andeq	r2, r1, r8, lsr #8
    1b64:	strdeq	r0, [r0], -r4
    1b68:	ldrdeq	r1, [r0], -r4
    1b6c:	ldrdeq	r1, [r0], -r2
    1b70:			; <UNDEFINED> instruction: 0x000123bc
    1b74:	andeq	r1, r0, ip, lsl #7
    1b78:	svclt	0x009cf7ff
    1b7c:	blmi	7543f4 <reallocarray@@Base+0x751da4>
    1b80:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1b84:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1b88:	movwls	r6, #6171	; 0x181b
    1b8c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1b90:	movwls	r2, #768	; 0x300
    1b94:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1b98:	strbtmi	r4, [r8], -r2, lsl #12
    1b9c:			; <UNDEFINED> instruction: 0xf0004479
    1ba0:	cdpne	14, 0, cr15, cr4, cr15, {1}
    1ba4:	rsccs	sp, r0, r7, lsl fp
    1ba8:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bac:			; <UNDEFINED> instruction: 0x46234913
    1bb0:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1bb4:	ldc2	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1bb8:	stmdals	r0, {r2, r9, sl, lr}
    1bbc:	stmia	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1bc0:	blmi	314404 <reallocarray@@Base+0x311db4>
    1bc4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1bc8:	blls	5bc38 <reallocarray@@Base+0x595e8>
    1bcc:	qaddle	r4, sl, ip
    1bd0:	andlt	r4, r2, r0, lsr #12
    1bd4:			; <UNDEFINED> instruction: 0xf04fbd10
    1bd8:	udf	#4943	; 0x134f
    1bdc:	ldmdb	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1be0:	ldrbtcc	pc, [pc], #79	; 1be8 <closedir@plt+0xc70>	; <UNPREDICTABLE>
    1be4:	andvs	r2, r3, r6, lsl r3
    1be8:			; <UNDEFINED> instruction: 0xf7ffe7ea
    1bec:	svclt	0x0000e8c8
    1bf0:	andeq	r2, r1, r0, ror #6
    1bf4:	strdeq	r0, [r0], -r4
    1bf8:	andeq	r1, r0, r4, asr #10
    1bfc:	andeq	r1, r0, r6, lsr #10
    1c00:	andeq	r2, r1, ip, lsl r3
    1c04:	blmi	75447c <reallocarray@@Base+0x751e2c>
    1c08:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1c0c:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1c10:	movwls	r6, #6171	; 0x181b
    1c14:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c18:	movwls	r2, #768	; 0x300
    1c1c:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1c20:	strbtmi	r4, [r8], -r2, lsl #12
    1c24:			; <UNDEFINED> instruction: 0xf0004479
    1c28:	cdpne	13, 0, cr15, cr4, cr11, {7}
    1c2c:	rsccs	sp, r0, r7, lsl fp
    1c30:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c34:			; <UNDEFINED> instruction: 0x46234913
    1c38:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1c3c:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
    1c40:	stmdals	r0, {r2, r9, sl, lr}
    1c44:	ldmda	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1c48:	blmi	31448c <reallocarray@@Base+0x311e3c>
    1c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1c50:	blls	5bcc0 <reallocarray@@Base+0x59670>
    1c54:	qaddle	r4, sl, ip
    1c58:	andlt	r4, r2, r0, lsr #12
    1c5c:			; <UNDEFINED> instruction: 0xf04fbd10
    1c60:	udf	#4943	; 0x134f
    1c64:	ldmdb	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1c68:	ldrbtcc	pc, [pc], #79	; 1c70 <closedir@plt+0xcf8>	; <UNPREDICTABLE>
    1c6c:	andvs	r2, r3, r6, lsl r3
    1c70:			; <UNDEFINED> instruction: 0xf7ffe7ea
    1c74:	svclt	0x0000e884
    1c78:	ldrdeq	r2, [r1], -r8
    1c7c:	strdeq	r0, [r0], -r4
    1c80:	ldrdeq	r1, [r0], -r0
    1c84:	andeq	r1, r0, lr, asr #7
    1c88:	muleq	r1, r4, r2
    1c8c:	mvnsmi	lr, sp, lsr #18
    1c90:	addlt	r4, r2, r5, lsl #12
    1c94:	bllt	534d8 <reallocarray@@Base+0x50e88>
    1c98:	rsbsle	r2, r4, r0, lsl #16
    1c9c:	stmdacs	r0, {fp, sp, lr}
    1ca0:			; <UNDEFINED> instruction: 0x462cd071
    1ca4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1ca8:	streq	pc, [r1], -r1, asr #4
    1cac:			; <UNDEFINED> instruction: 0xf854e003
    1cb0:	ldrmi	r0, [r8], #3844	; 0xf04
    1cb4:	vrhadd.s8	<illegal reg q13.5>, <illegal reg q8.5>, q0
    1cb8:			; <UNDEFINED> instruction: 0xf7ff0101
    1cbc:	adcsmi	lr, r0, #28, 18	; 0x70000
    1cc0:	movweq	pc, #4352	; 0x1100	; <UNPREDICTABLE>
    1cc4:			; <UNDEFINED> instruction: 0xf7ffd1f3
    1cc8:			; <UNDEFINED> instruction: 0xf04fe8e0
    1ccc:	movtcs	r3, #29951	; 0x74ff
    1cd0:	strtmi	r6, [r0], -r3
    1cd4:	pop	{r1, ip, sp, pc}
    1cd8:	stmdacs	r0, {r4, r5, r6, r7, r8, pc}
    1cdc:	stmdavs	r8!, {r2, r3, r4, r5, ip, lr, pc}
    1ce0:	bicsle	r2, lr, r0, lsl #16
    1ce4:	and	r2, r1, ip, lsl r0
    1ce8:	andseq	pc, ip, r8, lsl #2
    1cec:	stm	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cf0:	stmdacs	r0, {r7, r9, sl, lr}
    1cf4:	stcmi	0, cr13, [r9], #-312	; 0xfffffec8
    1cf8:	rscscc	pc, pc, #79	; 0x4f
    1cfc:	tstcs	r1, r8, lsr #22
    1d00:	smlsdxls	r1, ip, r4, r4
    1d04:	strls	r4, [r0], #-1147	; 0xfffffb85
    1d08:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d0c:			; <UNDEFINED> instruction: 0xf7ff4640
    1d10:	stmdavs	ip!, {r1, r2, r4, r5, r7, fp, sp, lr, pc}
    1d14:	streq	lr, [r0], -r8, lsl #22
    1d18:	strtmi	fp, [r1], -r4, ror #2
    1d1c:			; <UNDEFINED> instruction: 0xf7ff4630
    1d20:	strtmi	lr, [r0], -r6, ror #16
    1d24:	stmia	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d28:	svcmi	0x0004f855
    1d2c:	strmi	r3, [r6], #-1
    1d30:	mvnsle	r2, r0, lsl #24
    1d34:			; <UNDEFINED> instruction: 0xf7ff20e0
    1d38:	ldmdbmi	sl, {r2, r3, r4, r7, fp, sp, lr, pc}
    1d3c:	movweq	lr, #35750	; 0x8ba6
    1d40:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
    1d44:	stc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    1d48:	strbmi	r4, [r0], -r4, lsl #12
    1d4c:	svc	0x00f8f7fe
    1d50:	andlt	r4, r2, r0, lsr #12
    1d54:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1d58:			; <UNDEFINED> instruction: 0xf7ff201c
    1d5c:	pkhtbmi	lr, r0, r4, asr #16
    1d60:	ldfmid	f3, [r1], {192}	; 0xc0
    1d64:	rscscc	pc, pc, #79	; 0x4f
    1d68:	tstcs	r1, r0, lsl fp
    1d6c:	smlsdxls	r1, ip, r4, r4
    1d70:	strls	r4, [r0], #-1147	; 0xfffffb85
    1d74:	ldm	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d78:			; <UNDEFINED> instruction: 0xf7ff4640
    1d7c:	andcc	lr, r1, r0, lsl #17
    1d80:	streq	lr, [r0], -r8, lsl #22
    1d84:			; <UNDEFINED> instruction: 0xf7ffe7d6
    1d88:			; <UNDEFINED> instruction: 0xf04fe880
    1d8c:	tstcs	r6, #-16777216	; 0xff000000
    1d90:	ldr	r6, [lr, r3]
    1d94:	ldrbtcc	pc, [pc], #79	; 1d9c <closedir@plt+0xe24>	; <UNPREDICTABLE>
    1d98:	svclt	0x0000e79b
    1d9c:	andeq	r1, r0, r8, lsl #8
    1da0:	strdeq	r1, [r0], -r8
    1da4:	muleq	r0, r6, r3
    1da8:	muleq	r0, ip, r3
    1dac:	andeq	r1, r0, ip, lsl #7
    1db0:	strmi	fp, [r1], -lr, lsl #8
    1db4:	strdlt	fp, [r2], r0
    1db8:	svcge	0x0000481c
    1dbc:	andseq	pc, ip, #-1073741823	; 0xc0000001
    1dc0:	ldrbtmi	r4, [r8], #-2843	; 0xfffff4e5
    1dc4:	blvs	13ff14 <reallocarray@@Base+0x13d8c4>
    1dc8:	cdpcs	8, 0, cr5, cr0, cr3, {6}
    1dcc:	rsbsvs	r6, fp, fp, lsl r8
    1dd0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1dd4:	orreq	lr, r6, #323584	; 0x4f000
    1dd8:	movweq	pc, #45315	; 0xb103	; <UNPREDICTABLE>
    1ddc:			; <UNDEFINED> instruction: 0xf023603a
    1de0:	bl	feb42a04 <reallocarray@@Base+0xfeb403b4>
    1de4:	svclt	0x00c80d03
    1de8:	strbtmi	r2, [r8], -r0, lsl #6
    1dec:	svcne	0x0004bfc8
    1df0:			; <UNDEFINED> instruction: 0xf852dd06
    1df4:	movwcc	r5, #6916	; 0x1b04
    1df8:			; <UNDEFINED> instruction: 0xf844429e
    1dfc:	mvnsle	r5, r4, lsl #30
    1e00:			; <UNDEFINED> instruction: 0xf8402300
    1e04:			; <UNDEFINED> instruction: 0xf7ff3026
    1e08:	bmi	2c1b14 <reallocarray@@Base+0x2bf4c4>
    1e0c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    1e10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e14:	subsmi	r6, sl, fp, ror r8
    1e18:	strcc	sp, [r8, -r5, lsl #2]
    1e1c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    1e20:	strdlt	r4, [r3], -r0
    1e24:			; <UNDEFINED> instruction: 0xf7fe4770
    1e28:	svclt	0x0000efaa
    1e2c:	andeq	r2, r1, lr, lsl r1
    1e30:	strdeq	r0, [r0], -r4
    1e34:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    1e38:	blmi	7546b0 <reallocarray@@Base+0x752060>
    1e3c:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1e40:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1e44:	movwls	r6, #6171	; 0x181b
    1e48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e4c:	movwls	r2, #768	; 0x300
    1e50:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1e54:	strbtmi	r4, [r8], -r2, lsl #12
    1e58:			; <UNDEFINED> instruction: 0xf0004479
    1e5c:	mcrne	12, 0, pc, cr4, cr1, {6}	; <UNPREDICTABLE>
    1e60:	rsccs	sp, r0, r7, lsl fp
    1e64:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e68:			; <UNDEFINED> instruction: 0x46234913
    1e6c:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1e70:	blx	ff5bfe76 <reallocarray@@Base+0xff5bd826>
    1e74:	stmdals	r0, {r2, r9, sl, lr}
    1e78:	svc	0x0062f7fe
    1e7c:	blmi	3146c0 <reallocarray@@Base+0x312070>
    1e80:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1e84:	blls	5bef4 <reallocarray@@Base+0x598a4>
    1e88:	qaddle	r4, sl, ip
    1e8c:	andlt	r4, r2, r0, lsr #12
    1e90:			; <UNDEFINED> instruction: 0xf04fbd10
    1e94:	udf	#4943	; 0x134f
    1e98:	svc	0x00f6f7fe
    1e9c:	ldrbtcc	pc, [pc], #79	; 1ea4 <closedir@plt+0xf2c>	; <UNPREDICTABLE>
    1ea0:	andvs	r2, r3, r6, lsl r3
    1ea4:			; <UNDEFINED> instruction: 0xf7fee7ea
    1ea8:	svclt	0x0000ef6a
    1eac:	andeq	r2, r1, r4, lsr #1
    1eb0:	strdeq	r0, [r0], -r4
    1eb4:			; <UNDEFINED> instruction: 0x000012bc
    1eb8:	andeq	r1, r0, sl, ror #4
    1ebc:	andeq	r2, r1, r0, rrx
    1ec0:	blmi	754738 <reallocarray@@Base+0x7520e8>
    1ec4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
    1ec8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
    1ecc:	movwls	r6, #6171	; 0x181b
    1ed0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1ed4:	movwls	r2, #768	; 0x300
    1ed8:	ldmdbmi	r8, {r4, r8, r9, ip, sp, pc}
    1edc:	strbtmi	r4, [r8], -r2, lsl #12
    1ee0:			; <UNDEFINED> instruction: 0xf0004479
    1ee4:	cdpne	12, 0, cr15, cr4, cr13, {4}
    1ee8:	rsccs	sp, r0, r7, lsl fp
    1eec:	svc	0x00c0f7fe
    1ef0:			; <UNDEFINED> instruction: 0x46234913
    1ef4:	ldrbtmi	r9, [r9], #-2560	; 0xfffff600
    1ef8:	blx	fe4bfefe <reallocarray@@Base+0xfe4bd8ae>
    1efc:	stmdals	r0, {r2, r9, sl, lr}
    1f00:	svc	0x001ef7fe
    1f04:	blmi	314748 <reallocarray@@Base+0x3120f8>
    1f08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1f0c:	blls	5bf7c <reallocarray@@Base+0x5992c>
    1f10:	qaddle	r4, sl, ip
    1f14:	andlt	r4, r2, r0, lsr #12
    1f18:			; <UNDEFINED> instruction: 0xf04fbd10
    1f1c:	udf	#4943	; 0x134f
    1f20:	svc	0x00b2f7fe
    1f24:	ldrbtcc	pc, [pc], #79	; 1f2c <closedir@plt+0xfb4>	; <UNPREDICTABLE>
    1f28:	andvs	r2, r3, r6, lsl r3
    1f2c:			; <UNDEFINED> instruction: 0xf7fee7ea
    1f30:	svclt	0x0000ef26
    1f34:	andeq	r2, r1, ip, lsl r0
    1f38:	strdeq	r0, [r0], -r4
    1f3c:	andeq	r1, r0, r4, lsr r2
    1f40:	andeq	r1, r0, r2, lsl r1
    1f44:	ldrdeq	r1, [r1], -r8
    1f48:			; <UNDEFINED> instruction: 0x460a4613
    1f4c:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
    1f50:	stcllt	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1f54:	andeq	r1, r0, sl, lsl #3
    1f58:	addlt	fp, r3, r0, lsl #10
    1f5c:	rsccs	r9, r0, r1
    1f60:			; <UNDEFINED> instruction: 0xf7fe9100
    1f64:	stmdbmi	r4, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
    1f68:	andcc	lr, r0, #3620864	; 0x374000
    1f6c:	andlt	r4, r3, r9, ror r4
    1f70:	bl	1400ec <reallocarray@@Base+0x13da9c>
    1f74:	ldcllt	7, cr15, [r6, #-1020]	; 0xfffffc04
    1f78:	andeq	r1, r0, ip, ror #2
    1f7c:	mvnsmi	lr, #737280	; 0xb4000
    1f80:			; <UNDEFINED> instruction: 0xf581fab1
    1f84:	ldrmi	r4, [r8], sp, lsr #24
    1f88:	ldrmi	r4, [r7], -sp, lsr #22
    1f8c:	ldmdavs	r2, {r2, r3, r4, r5, r6, sl, lr}
    1f90:	addlt	r0, r5, sp, ror #18
    1f94:	bcs	18328 <reallocarray@@Base+0x15cd8>
    1f98:	qadd16mi	fp, lr, r4
    1f9c:	ldmdavs	fp, {r0, r9, sl, sp}
    1fa0:			; <UNDEFINED> instruction: 0xf04f9303
    1fa4:	andls	r0, r2, #0, 6
    1fa8:	teqle	sp, r0, lsl #28
    1fac:	bge	937e0 <reallocarray@@Base+0x91190>
    1fb0:	andls	r4, r0, #12, 12	; 0xc00000
    1fb4:	andscs	r2, pc, #1073741824	; 0x40000000
    1fb8:	svc	0x0006f7fe
    1fbc:	mcrrne	13, 0, r9, r3, cr2
    1fc0:	biclt	sp, sp, sl, lsl r0
    1fc4:	stclpl	14, cr1, [r3], #-420	; 0xfffffe5c
    1fc8:	ldmdavs	fp!, {r0, r1, r6, r8, ip, sp, pc}
    1fcc:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
    1fd0:	eorle	r4, r0, #-805306359	; 0xd0000009
    1fd4:	strbpl	r4, [r6, #-1577]!	; 0xfffff9d7
    1fd8:	andls	pc, r8, sp, asr #17
    1fdc:	andcs	r4, r0, #70254592	; 0x4300000
    1fe0:			; <UNDEFINED> instruction: 0xf7ff4620
    1fe4:	addmi	pc, r4, #847872	; 0xcf000
    1fe8:			; <UNDEFINED> instruction: 0xf7fed012
    1fec:	stcls	15, cr14, [r2, #-312]	; 0xfffffec8
    1ff0:	andvs	r2, r3, r6, lsl r3
    1ff4:	rscscc	pc, pc, pc, asr #32
    1ff8:	bmi	49a0f4 <reallocarray@@Base+0x497aa4>
    1ffc:	ldrbtmi	r4, [sl], #-2832	; 0xfffff4f0
    2000:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2004:	subsmi	r9, sl, r3, lsl #22
    2008:	andlt	sp, r5, r6, lsl r1
    200c:	mvnshi	lr, #12386304	; 0xbd0000
    2010:	strmi	r9, [r5], -r2, lsl #16
    2014:			; <UNDEFINED> instruction: 0xf7fee7f0
    2018:			; <UNDEFINED> instruction: 0x464def38
    201c:	strmi	r2, [r3], -r2, lsr #4
    2020:	rscscc	pc, pc, pc, asr #32
    2024:			; <UNDEFINED> instruction: 0xe7e7601a
    2028:	svc	0x002ef7fe
    202c:			; <UNDEFINED> instruction: 0x46032216
    2030:	rscscc	pc, pc, pc, asr #32
    2034:			; <UNDEFINED> instruction: 0xe7e0601a
    2038:	mcr	7, 5, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    203c:	andeq	r1, r1, r4, asr pc
    2040:	strdeq	r0, [r0], -r4
    2044:	andeq	r1, r1, r2, ror #29
    2048:	ldrbmi	lr, [r0, sp, lsr #18]!
    204c:	bmi	ad38b0 <reallocarray@@Base+0xad1260>
    2050:	blmi	aee260 <reallocarray@@Base+0xaebc10>
    2054:	ldrbtmi	r2, [sl], #-1664	; 0xfffff980
    2058:	strmi	r4, [sl], r0, lsl #13
    205c:	ldmpl	r3, {sl, sp}^
    2060:	ldmdavs	fp, {r0, r3, r5, r6, r7, r9, sl, lr}
    2064:			; <UNDEFINED> instruction: 0xf04f9301
    2068:	strls	r0, [r0], -r0, lsl #6
    206c:	eors	fp, r5, r9, asr #18
    2070:	svc	0x000af7fe
    2074:	blcs	89c088 <reallocarray@@Base+0x899a38>
    2078:	blls	36518 <reallocarray@@Base+0x33ec8>
    207c:	sfmle	f4, 4, [r3, #-716]!	; 0xfffffd34
    2080:			; <UNDEFINED> instruction: 0x4620461e
    2084:			; <UNDEFINED> instruction: 0xf7fe4631
    2088:	strtmi	lr, [r3], -r2, lsl #29
    208c:	cmnlt	r0, #4, 12	; 0x400000
    2090:	tstcs	r0, r0, lsl #20
    2094:	svc	0x0016f7fe
    2098:			; <UNDEFINED> instruction: 0x464a463b
    209c:	strbmi	r4, [r0], -r1, lsr #12
    20a0:			; <UNDEFINED> instruction: 0xff6cf7ff
    20a4:	strmi	r1, [r5], -r3, asr #24
    20a8:	stcls	0, cr13, [r0, #-904]	; 0xfffffc78
    20ac:	andmi	pc, r0, sl, asr #17
    20b0:	blmi	4d4908 <reallocarray@@Base+0x4d22b8>
    20b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    20b8:	blls	5c128 <reallocarray@@Base+0x59ad8>
    20bc:	tstle	sl, sl, asr r0
    20c0:	andlt	r4, r2, r8, lsr #12
    20c4:			; <UNDEFINED> instruction: 0x87f0e8bd
    20c8:			; <UNDEFINED> instruction: 0xf7fe4620
    20cc:	movwcs	lr, #3642	; 0xe3a
    20d0:	andcc	pc, r0, sl, asr #17
    20d4:	rscle	r2, fp, r0, lsl #30
    20d8:			; <UNDEFINED> instruction: 0xe7e9603b
    20dc:	mrc	7, 6, APSR_nzcv, cr4, cr14, {7}
    20e0:	ldrbcc	pc, [pc, #79]!	; 2137 <closedir@plt+0x11bf>	; <UNPREDICTABLE>
    20e4:	andvs	r2, r3, r6, lsl r3
    20e8:	ldrmi	lr, [r8], -r2, ror #15
    20ec:	ldrbcc	pc, [pc, #79]!	; 2143 <closedir@plt+0x11cb>	; <UNPREDICTABLE>
    20f0:	mcr	7, 1, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    20f4:			; <UNDEFINED> instruction: 0xf7fee7dc
    20f8:	svclt	0x0000ee42
    20fc:	andeq	r1, r1, sl, lsl #29
    2100:	strdeq	r0, [r0], -r4
    2104:	andeq	r1, r1, ip, lsr #28
    2108:	svcmi	0x00f0e92d
    210c:	ldrmi	r2, [r6], -r6, lsl #20
    2110:			; <UNDEFINED> instruction: 0x469a4a52
    2114:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    2118:	svclt	0x008cb099
    211c:	strcs	r2, [r1], #-1024	; 0xfffffc00
    2120:	stmdacs	r0, {r0, r1, r4, r6, r7, fp, ip, lr}
    2124:	strcs	fp, [r1], #-3848	; 0xfffff0f8
    2128:	strmi	r4, [r1], r8, lsl #13
    212c:	tstls	r7, #1769472	; 0x1b0000
    2130:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2134:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2138:	ldrdlt	pc, [r8], sp
    213c:	stccs	6, cr4, [r0], {7}
    2140:	stfmip	f5, [r8], {121}	; 0x79
    2144:	ldrbtmi	r4, [ip], #-2376	; 0xfffff6b8
    2148:	cfstrsne	mvf4, [r0, #-484]!	; 0xfffffe1c
    214c:	mcr	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    2150:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2154:	stmdavs	r0!, {r0, r1, r2, r3, r5, r6, r8, ip, lr, pc}
    2158:	rsbsle	r2, r8, r0, lsl #16
    215c:			; <UNDEFINED> instruction: 0xf7fe2102
    2160:	mcrrne	14, 7, lr, r3, cr6
    2164:	rsble	r4, fp, r4, lsl #12
    2168:	strbmi	r4, [r1], -r0, asr #22
    216c:	ldrbtmi	r4, [fp], #-1586	; 0xfffff9ce
    2170:	ldmhi	fp, {r3, r4, fp, sp, lr}
    2174:	andeq	pc, r0, r8, asr #17
    2178:			; <UNDEFINED> instruction: 0xf8a84620
    217c:	eorsvs	r3, sp, r4
    2180:	mcr	7, 5, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    2184:	strhle	r4, [ip, #-32]	; 0xffffffe0
    2188:	subcs	sl, r3, #6, 28	; 0x60
    218c:	ldrtmi	r4, [r1], -r0, lsr #12
    2190:	stcl	7, cr15, [lr, #1016]	; 0x3f8
    2194:	ldrdhi	pc, [r0], -r7
    2198:	strtmi	r4, [r0], -r3, lsl #12
    219c:			; <UNDEFINED> instruction: 0xf7fe461c
    21a0:	mcrrcs	14, 14, lr, r3, cr6
    21a4:	andhi	pc, r0, r7, asr #17
    21a8:	movtcs	fp, #32542	; 0x7f1e
    21ac:	ldrbcc	pc, [pc, #79]!	; 2203 <closedir@plt+0x128b>	; <UNPREDICTABLE>
    21b0:			; <UNDEFINED> instruction: 0xd12a603b
    21b4:	blge	154674 <reallocarray@@Base+0x152024>
    21b8:	movwls	sl, #6658	; 0x1a02
    21bc:	blge	1133a8 <reallocarray@@Base+0x110d58>
    21c0:	movwls	r4, #1584	; 0x630
    21c4:			; <UNDEFINED> instruction: 0xf7feab03
    21c8:	stmdacs	r4, {r1, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    21cc:	cmpcs	sp, #30, 30	; 0x78
    21d0:	ldrbcc	pc, [pc, #79]!	; 2227 <closedir@plt+0x12af>	; <UNPREDICTABLE>
    21d4:	tstle	r8, fp, lsr r0
    21d8:	movwcs	lr, #10717	; 0x29dd
    21dc:	movweq	lr, #10851	; 0x2a63
    21e0:	b	e89fc <reallocarray@@Base+0xe63ac>
    21e4:	blcs	2e10 <reallocarray@@Base+0x7c0>
    21e8:	movwcs	fp, #7948	; 0x1f0c
    21ec:			; <UNDEFINED> instruction: 0xf8ca2300
    21f0:	svclt	0x00123000
    21f4:	blls	113aa8 <reallocarray@@Base+0x111458>
    21f8:	tstmi	r3, #1811939331	; 0x6c000003
    21fc:	svceq	0x0009ea13
    2200:	movwcs	fp, #7948	; 0x1f0c
    2204:			; <UNDEFINED> instruction: 0xf8cb2300
    2208:	bmi	68e210 <reallocarray@@Base+0x68bbc0>
    220c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    2210:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2214:	subsmi	r9, sl, r7, lsl fp
    2218:			; <UNDEFINED> instruction: 0x4628d11e
    221c:	pop	{r0, r3, r4, ip, sp, pc}
    2220:	stmdacs	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2224:			; <UNDEFINED> instruction: 0xf04f4620
    2228:	svclt	0x00a435ff
    222c:	eorsvs	r2, fp, r7, asr #6
    2230:	mrc	7, 4, APSR_nzcv, cr12, cr14, {7}
    2234:	tstcs	r6, #61079552	; 0x3a40000
    2238:	ldrbcc	pc, [pc, #79]!	; 228f <closedir@plt+0x1317>	; <UNPREDICTABLE>
    223c:			; <UNDEFINED> instruction: 0xe7e4603b
    2240:			; <UNDEFINED> instruction: 0x4605683b
    2244:	svclt	0x00042b02
    2248:	eorsvs	r2, fp, sp, asr r3
    224c:	movwcs	lr, #51165	; 0xc7dd
    2250:	ldrbcc	pc, [pc, #79]!	; 22a7 <closedir@plt+0x132f>	; <UNPREDICTABLE>
    2254:			; <UNDEFINED> instruction: 0xe7d8603b
    2258:	ldc	7, cr15, [r0, #1016]	; 0x3f8
    225c:	andeq	r1, r1, sl, asr #27
    2260:	strdeq	r0, [r0], -r4
    2264:	andeq	r1, r1, lr, asr #31
    2268:			; <UNDEFINED> instruction: 0xfffff685
    226c:			; <UNDEFINED> instruction: 0x00000fb2
    2270:	andeq	r0, r0, ip, ror #30
    2274:	ldrdeq	r1, [r1], -r2
    2278:	svcmi	0x00f0e92d
    227c:	ldrmi	fp, [r4], -r5, lsl #1
    2280:	bls	393b04 <reallocarray@@Base+0x3914b4>
    2284:	blmi	853aa4 <reallocarray@@Base+0x851454>
    2288:	stmiane	r5!, {r3, r7, r9, sl, lr}
    228c:			; <UNDEFINED> instruction: 0xf1054a20
    2290:	ldmib	sp, {r3}^
    2294:	ldrbtmi	r9, [sl], #-2575	; 0xfffff5f1
    2298:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    229c:			; <UNDEFINED> instruction: 0xf04f9303
    22a0:			; <UNDEFINED> instruction: 0xf7fe0300
    22a4:			; <UNDEFINED> instruction: 0x9002edb0
    22a8:	pkhtbmi	fp, r3, r8, asr #6
    22ac:	strbmi	r4, [r1], -r2, lsr #12
    22b0:			; <UNDEFINED> instruction: 0xf7fe3006
    22b4:	bl	2fd7ec <reallocarray@@Base+0x2fb19c>
    22b8:	strcc	r0, [r7, #-772]	; 0xfffffcfc
    22bc:	ldrtmi	r3, [r9], -r8, lsl #8
    22c0:	bl	2e8b00 <reallocarray@@Base+0x2e64b0>
    22c4:	strcs	r0, [r0, -r4]
    22c8:	orrsvc	r2, pc, r2, lsl #8
    22cc:			; <UNDEFINED> instruction: 0xf7fe71dc
    22d0:	stmdbls	r2, {r1, r2, r3, r4, r5, r8, sl, fp, sp, lr, pc}
    22d4:	strtmi	r4, [sl], -fp, asr #12
    22d8:			; <UNDEFINED> instruction: 0xf8cd4630
    22dc:			; <UNDEFINED> instruction: 0xf7ffa000
    22e0:			; <UNDEFINED> instruction: 0x4604ff13
    22e4:			; <UNDEFINED> instruction: 0xf000a802
    22e8:	bmi	2c0ccc <reallocarray@@Base+0x2be67c>
    22ec:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    22f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    22f4:	subsmi	r9, sl, r3, lsl #22
    22f8:	strtmi	sp, [r0], -r6, lsl #2
    22fc:	pop	{r0, r2, ip, sp, pc}
    2300:			; <UNDEFINED> instruction: 0xf04f8ff0
    2304:			; <UNDEFINED> instruction: 0xe7ed34ff
    2308:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    230c:	strdeq	r0, [r0], -r4
    2310:	andeq	r1, r1, sl, asr #24
    2314:	strdeq	r1, [r1], -r2
    2318:	strdlt	fp, [r7], r0
    231c:	strmi	r4, [r8], -r6, lsl #12
    2320:			; <UNDEFINED> instruction: 0x461f4614
    2324:			; <UNDEFINED> instruction: 0xf7fe9105
    2328:	andls	lr, r4, sl, lsr #27
    232c:			; <UNDEFINED> instruction: 0xf7fe4620
    2330:	strtmi	lr, [r3], -r6, lsr #27
    2334:	ldmib	sp, {r2, r3, sl, fp, ip, pc}^
    2338:	strls	r2, [r1, -r4, lsl #2]
    233c:	strmi	r9, [r5], -r2, lsl #8
    2340:	strls	r4, [r0, #-1584]	; 0xfffff9d0
    2344:			; <UNDEFINED> instruction: 0xff98f7ff
    2348:	ldcllt	0, cr11, [r0, #28]!
    234c:	svcmi	0x00f0e92d
    2350:	ldrmi	fp, [r0], r7, lsl #1
    2354:	vldrls	s8, [r1, #-184]	; 0xffffff48
    2358:	ldrbtmi	r4, [sl], #-1567	; 0xfffff9e1
    235c:			; <UNDEFINED> instruction: 0xf1054681
    2360:			; <UNDEFINED> instruction: 0xf8dd0608
    2364:	ldrmi	fp, [lr], #-64	; 0xffffffc0
    2368:	strmi	r4, [lr], #-2858	; 0xfffff4d6
    236c:	ldmpl	r3, {r2, r3, r9, sl, lr}^
    2370:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    2374:			; <UNDEFINED> instruction: 0xf04f9305
    2378:	ldmib	sp, {r8, r9}^
    237c:	movwls	sl, #8978	; 0x2312
    2380:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2384:	stmdacs	r0, {r2, ip, pc}
    2388:			; <UNDEFINED> instruction: 0x4603d03d
    238c:	strtmi	r4, [r2], -r9, asr #12
    2390:	movwls	r3, #12294	; 0x3006
    2394:	ldcl	7, cr15, [sl], {254}	; 0xfe
    2398:			; <UNDEFINED> instruction: 0xf1049b03
    239c:			; <UNDEFINED> instruction: 0xf1040907
    23a0:	strtmi	r0, [sl], -r8
    23a4:			; <UNDEFINED> instruction: 0x0c04eb03
    23a8:	strcs	r4, [r0], #-1048	; 0xfffffbe8
    23ac:			; <UNDEFINED> instruction: 0xf88c4659
    23b0:			; <UNDEFINED> instruction: 0xf04f4006
    23b4:			; <UNDEFINED> instruction: 0xf8030c02
    23b8:	strbmi	ip, [sp], #-9
    23bc:	stcl	7, cr15, [r6], {254}	; 0xfe
    23c0:	ldrtmi	r9, [sl], -r4, lsl #22
    23c4:	strtmi	r4, [fp], #-1601	; 0xfffff9bf
    23c8:	subsvc	r3, ip, r2, lsl #10
    23cc:	strtmi	r9, [r8], #-2052	; 0xfffff7fc
    23d0:	ldc	7, cr15, [ip], #1016	; 0x3f8
    23d4:	stmdbls	r4, {r1, r8, r9, fp, ip, pc}
    23d8:	vst1.8	{d20-d22}, [pc :256], r2
    23dc:	movwls	r2, #128	; 0x80
    23e0:			; <UNDEFINED> instruction: 0xf7ff4653
    23e4:			; <UNDEFINED> instruction: 0x4604fe91
    23e8:			; <UNDEFINED> instruction: 0xf000a804
    23ec:	bmi	2c0bc8 <reallocarray@@Base+0x2be578>
    23f0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
    23f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    23f8:	subsmi	r9, sl, r5, lsl #22
    23fc:	strtmi	sp, [r0], -r6, lsl #2
    2400:	pop	{r0, r1, r2, ip, sp, pc}
    2404:			; <UNDEFINED> instruction: 0xf04f8ff0
    2408:			; <UNDEFINED> instruction: 0xe7ed34ff
    240c:	ldc	7, cr15, [r6], #1016	; 0x3f8
    2410:	andeq	r1, r1, r6, lsl #23
    2414:	strdeq	r0, [r0], -r4
    2418:	andeq	r1, r1, lr, ror #21
    241c:	mvnsmi	lr, sp, lsr #18
    2420:	ldrmi	fp, [r5], -r6, lsl #1
    2424:	ldrmi	r4, [r8], ip, lsl #12
    2428:			; <UNDEFINED> instruction: 0xf7fe4606
    242c:	strmi	lr, [r1], -r8, lsr #26
    2430:	tstls	r5, r0, lsr #12
    2434:	stc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2438:	strtmi	r4, [r8], -r3, lsl #12
    243c:			; <UNDEFINED> instruction: 0xf7fe9304
    2440:			; <UNDEFINED> instruction: 0x4622ed1e
    2444:	blls	12947c <reallocarray@@Base+0x126e2c>
    2448:			; <UNDEFINED> instruction: 0xf8cd9905
    244c:	strls	r8, [r0, #-8]
    2450:	strmi	r9, [r7], -r3, lsl #8
    2454:	smladxls	r1, r0, r6, r4
    2458:			; <UNDEFINED> instruction: 0xff78f7ff
    245c:	pop	{r1, r2, ip, sp, pc}
    2460:	svclt	0x000081f0
    2464:	ldrbmi	lr, [r0, sp, lsr #18]!
    2468:	stcls	6, cr4, [r8], {146}	; 0x92
    246c:	strmi	r3, [lr], -r4, lsl #4
    2470:	stccs	8, cr6, [r0], #-36	; 0xffffffdc
    2474:	stcls	8, cr6, [sl, #-28]	; 0xffffffe4
    2478:	svclt	0x00b84680
    247c:	addsmi	r2, r6, #32, 8	; 0x20000000
    2480:	ldrmi	r4, [r9], r1, lsr #8
    2484:	eorsvs	sp, r1, sp, lsl r9
    2488:	ldrdvs	pc, [r0], -sl
    248c:			; <UNDEFINED> instruction: 0xf8ca3601
    2490:	strbmi	r6, [lr, #-0]
    2494:			; <UNDEFINED> instruction: 0xf1a7dd0a
    2498:	rscseq	r0, r2, r8, lsl #6
    249c:	ldmne	r9, {r0, r9, sl, fp, ip, sp}
    24a0:	ldrtmi	r4, [sl], #-1457	; 0xfffffa4f
    24a4:	stm	r2, {r0, r1, r8, fp, lr, pc}
    24a8:	mvnsle	r0, r3
    24ac:	bl	1e8cd8 <reallocarray@@Base+0x1e6688>
    24b0:	andcs	r0, r0, r9, asr #7
    24b4:	eorscs	pc, r9, r7, asr #16
    24b8:			; <UNDEFINED> instruction: 0xf8c8605d
    24bc:	pop	{ip, sp, lr}
    24c0:			; <UNDEFINED> instruction: 0x463887f0
    24c4:			; <UNDEFINED> instruction: 0xf7fe00c9
    24c8:	strmi	lr, [r7], -r2, ror #24
    24cc:	ldmdavs	r1!, {r4, r8, ip, sp, pc}
    24d0:	ldrb	r4, [r8, r1, lsr #8]
    24d4:	rscscc	pc, pc, pc, asr #32
    24d8:	svclt	0x0000e7f1
    24dc:	ldrbmi	lr, [r0, sp, lsr #18]!
    24e0:	andvs	r2, lr, r0, lsl #12
    24e4:	ldrmi	r4, [r1], r8, lsl #13
    24e8:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    24ec:	vmull.p8	<illegal reg q8.5>, d0, d4
    24f0:			; <UNDEFINED> instruction: 0xf7fe808e
    24f4:			; <UNDEFINED> instruction: 0x4607ed18
    24f8:			; <UNDEFINED> instruction: 0xf0002800
    24fc:	ldrtmi	r8, [r8], -fp, lsl #1
    2500:	stc	7, cr15, [r4, #-1016]	; 0xfffffc08
    2504:	movweq	pc, #45312	; 0xb100	; <UNPREDICTABLE>
    2508:	cmnlt	r0, r5, lsl #12
    250c:	bcs	ba10bc <reallocarray@@Base+0xb9ea6c>
    2510:	bvc	ffab6668 <reallocarray@@Base+0xffab4018>
    2514:	subsle	r2, r7, lr, lsr #20
    2518:			; <UNDEFINED> instruction: 0x36014638
    251c:	ldcl	7, cr15, [r6], #1016	; 0x3f8
    2520:	movweq	pc, #45312	; 0xb100	; <UNPREDICTABLE>
    2524:	stmdacs	r0, {r0, r2, r9, sl, lr}
    2528:			; <UNDEFINED> instruction: 0x4638d1f0
    252c:	bl	ffd4052c <reallocarray@@Base+0xffd3dedc>
    2530:	ldrtmi	r2, [r0], -r4, lsl #2
    2534:	bl	ff640534 <reallocarray@@Base+0xff63dee4>
    2538:	stmdacs	r0, {r1, r7, r9, sl, lr}
    253c:	stmiblt	lr, {r4, r5, r6, ip, lr, pc}
    2540:	bvc	ff8fa5f4 <reallocarray@@Base+0xff8f7fa4>
    2544:	eorle	r2, r0, lr, lsr #22
    2548:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    254c:	addvc	pc, r6, #1325400064	; 0x4f000000
    2550:			; <UNDEFINED> instruction: 0xf84a4621
    2554:	strcc	r0, [r1, #-37]	; 0xffffffdb
    2558:	eorsle	r2, sp, r0, lsl #16
    255c:	bl	ffdc055c <reallocarray@@Base+0xffdbdf0c>
    2560:	ldmdble	sl, {r1, r2, r3, r5, r7, r9, lr}
    2564:			; <UNDEFINED> instruction: 0xf7fe4638
    2568:			; <UNDEFINED> instruction: 0x4604ecd2
    256c:	addvc	pc, r6, pc, asr #8
    2570:	andeq	pc, fp, #4, 2
    2574:	eorle	r2, pc, r0, lsl #24
    2578:	blcs	ba110c <reallocarray@@Base+0xb9eabc>
    257c:	ldmdavc	r3, {r0, r5, r6, r7, r8, ip, lr, pc}^
    2580:	rscle	r2, sp, r0, lsl #22
    2584:	blcs	ba1118 <reallocarray@@Base+0xb9eac8>
    2588:	ldmdavc	r3, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    258c:	bicsle	r2, fp, lr, lsr #22
    2590:	blcs	207e4 <reallocarray@@Base+0x1e194>
    2594:	adcmi	sp, lr, #216, 2	; 0x36
    2598:			; <UNDEFINED> instruction: 0xf1b9d8e4
    259c:	andle	r0, r5, r0, lsl #30
    25a0:	andcs	r4, r4, #78643200	; 0x4b00000
    25a4:			; <UNDEFINED> instruction: 0x46504631
    25a8:	stcl	7, cr15, [r8], {254}	; 0xfe
    25ac:			; <UNDEFINED> instruction: 0xf8c84638
    25b0:			; <UNDEFINED> instruction: 0xf7fea000
    25b4:	ldrtmi	lr, [r0], -r2, ror #25
    25b8:			; <UNDEFINED> instruction: 0x87f0e8bd
    25bc:	bcs	2072c <reallocarray@@Base+0x1e0dc>
    25c0:	bvc	ffab683c <reallocarray@@Base+0xffab41ec>
    25c4:			; <UNDEFINED> instruction: 0xd1a72a2e
    25c8:	movwcc	r7, #6234	; 0x185a
    25cc:			; <UNDEFINED> instruction: 0xd1a32a2e
    25d0:	blcs	20744 <reallocarray@@Base+0x1e0f4>
    25d4:			; <UNDEFINED> instruction: 0xe79fd093
    25d8:	mrrc	7, 15, pc, r6, cr14	; <UNPREDICTABLE>
    25dc:	streq	lr, [r6], sl, lsl #22
    25e0:			; <UNDEFINED> instruction: 0xf8d04654
    25e4:	strmi	r8, [r5], -r0
    25e8:	bleq	140740 <reallocarray@@Base+0x13e0f0>
    25ec:	bl	fea405ec <reallocarray@@Base+0xfea3df9c>
    25f0:	ldrhle	r4, [r9, #36]!	; 0x24
    25f4:			; <UNDEFINED> instruction: 0xf04f4650
    25f8:			; <UNDEFINED> instruction: 0xf7fe36ff
    25fc:	ldrtmi	lr, [r8], -r2, lsr #23
    2600:	ldc	7, cr15, [sl], #1016	; 0x3f8
    2604:			; <UNDEFINED> instruction: 0xf8c54630
    2608:	ldmfd	sp!, {pc}
    260c:			; <UNDEFINED> instruction: 0xf04f87f0
    2610:			; <UNDEFINED> instruction: 0xe7d036ff
    2614:			; <UNDEFINED> instruction: 0xf04f4620
    2618:			; <UNDEFINED> instruction: 0xf7fe36ff
    261c:	strb	lr, [sl, r8, lsr #25]
    2620:	ldc	7, cr15, [r2], #-1016	; 0xfffffc08
    2624:	ldrdhi	pc, [r0], -r0
    2628:	strb	r4, [r3, r5, lsl #12]!
    262c:			; <UNDEFINED> instruction: 0x4604b510
    2630:			; <UNDEFINED> instruction: 0xf7fee004
    2634:	stmdavs	r3, {r1, r3, r5, sl, fp, sp, lr, pc}
    2638:	tstle	r4, r4, lsl #22
    263c:			; <UNDEFINED> instruction: 0xf7fe6820
    2640:	mulcc	r1, r6, ip
    2644:			; <UNDEFINED> instruction: 0xf04fd0f5
    2648:	strdvs	r3, [r3], -pc	; <UNPREDICTABLE>
    264c:	svclt	0x0000bd10

00002650 <reallocarray@@Base>:
    2650:	mul.w	r1, r2, r1
    2654:	b.w	d88 <realloc@plt>
    2658:	push	{r2, r3}
    265a:	ldr	r2, [pc, #100]	; (26c0 <reallocarray@@Base+0x70>)
    265c:	ldr	r3, [pc, #100]	; (26c4 <reallocarray@@Base+0x74>)
    265e:	add	r2, pc
    2660:	push	{r4, r5, lr}
    2662:	sub	sp, #12
    2664:	ldr	r3, [r2, r3]
    2666:	mov	r4, r1
    2668:	ldr	r5, [sp, #24]
    266a:	ldr	r3, [r3, #0]
    266c:	str	r3, [sp, #4]
    266e:	mov.w	r3, #0
    2672:	cbnz	r0, 26aa <reallocarray@@Base+0x5a>
    2674:	movs	r1, #0
    2676:	mov	r0, r4
    2678:	movs	r2, #3
    267a:	blx	f30 <openlog@plt>
    267e:	add	r3, sp, #28
    2680:	mov	r2, r5
    2682:	movs	r1, #1
    2684:	movs	r0, #3
    2686:	str	r3, [sp, #0]
    2688:	blx	de0 <__vsyslog_chk@plt>
    268c:	blx	e34 <closelog@plt>
    2690:	ldr	r2, [pc, #52]	; (26c8 <reallocarray@@Base+0x78>)
    2692:	ldr	r3, [pc, #48]	; (26c4 <reallocarray@@Base+0x74>)
    2694:	add	r2, pc
    2696:	ldr	r3, [r2, r3]
    2698:	ldr	r2, [r3, #0]
    269a:	ldr	r3, [sp, #4]
    269c:	eors	r2, r3
    269e:	bne.n	26ba <reallocarray@@Base+0x6a>
    26a0:	add	sp, #12
    26a2:	ldmia.w	sp!, {r4, r5, lr}
    26a6:	add	sp, #8
    26a8:	bx	lr
    26aa:	ldr	r0, [pc, #32]	; (26cc <reallocarray@@Base+0x7c>)
    26ac:	add	r0, pc
    26ae:	blx	d24 <secure_getenv@plt>
    26b2:	cmp	r0, #0
    26b4:	beq.n	2674 <reallocarray@@Base+0x24>
    26b6:	movs	r1, #32
    26b8:	b.n	2676 <reallocarray@@Base+0x26>
    26ba:	blx	d7c <__stack_chk_fail@plt>
    26be:	nop
    26c0:	adds	r2, r0, r2
    26c2:	movs	r1, r0
    26c4:	lsls	r4, r6, #3
    26c6:	movs	r0, r0
    26c8:	adds	r4, r1, r1
    26ca:	movs	r1, r0
    26cc:	lsrs	r4, r6, #10
    26ce:	movs	r0, r0
    26d0:	push	{r0, r1, r2, r3}
    26d2:	ldr	r2, [pc, #84]	; (2728 <reallocarray@@Base+0xd8>)
    26d4:	ldr	r3, [pc, #84]	; (272c <reallocarray@@Base+0xdc>)
    26d6:	add	r2, pc
    26d8:	ldr	r0, [pc, #84]	; (2730 <reallocarray@@Base+0xe0>)
    26da:	push	{r4, r5, lr}
    26dc:	sub	sp, #12
    26de:	ldr	r3, [r2, r3]
    26e0:	add	r0, pc
    26e2:	ldr	r5, [sp, #24]
    26e4:	ldr	r3, [r3, #0]
    26e6:	str	r3, [sp, #4]
    26e8:	mov.w	r3, #0
    26ec:	blx	d24 <secure_getenv@plt>
    26f0:	ldr	r4, [pc, #64]	; (2734 <reallocarray@@Base+0xe4>)
    26f2:	add	r4, pc
    26f4:	cbz	r0, 2708 <reallocarray@@Base+0xb8>
    26f6:	ldr	r0, [pc, #64]	; (2738 <reallocarray@@Base+0xe8>)
    26f8:	add	r3, sp, #28
    26fa:	str	r3, [sp, #0]
    26fc:	mov	r2, r5
    26fe:	movs	r1, #1
    2700:	ldr	r0, [r4, r0]
    2702:	ldr	r0, [r0, #0]
    2704:	blx	e1c <__vfprintf_chk@plt>
    2708:	ldr	r2, [pc, #48]	; (273c <reallocarray@@Base+0xec>)
    270a:	ldr	r3, [pc, #32]	; (272c <reallocarray@@Base+0xdc>)
    270c:	add	r2, pc
    270e:	ldr	r3, [r2, r3]
    2710:	ldr	r2, [r3, #0]
    2712:	ldr	r3, [sp, #4]
    2714:	eors	r2, r3
    2716:	bne.n	2722 <reallocarray@@Base+0xd2>
    2718:	add	sp, #12
    271a:	ldmia.w	sp!, {r4, r5, lr}
    271e:	add	sp, #16
    2720:	bx	lr
    2722:	blx	d7c <__stack_chk_fail@plt>
    2726:	nop
    2728:	adds	r2, r1, r0
    272a:	movs	r1, r0
    272c:	lsls	r4, r6, #3
    272e:	movs	r0, r0
    2730:	lsrs	r0, r0, #10
    2732:	movs	r0, r0
    2734:	asrs	r6, r5, #31
    2736:	movs	r1, r0
    2738:	lsls	r4, r7, #3
    273a:	movs	r0, r0
    273c:	asrs	r4, r2, #31
    273e:	movs	r1, r0
    2740:	dmb	ish
    2744:	ldrex	r3, [r0]
    2748:	adds	r3, #1
    274a:	strex	r2, r3, [r0]
    274e:	cmp	r2, #0
    2750:	bne.n	2744 <reallocarray@@Base+0xf4>
    2752:	dmb	ish
    2756:	bx	lr
    2758:	dmb	ish
    275c:	ldrex	r3, [r0]
    2760:	subs	r3, #1
    2762:	strex	r2, r3, [r0]
    2766:	cmp	r2, #0
    2768:	bne.n	275c <reallocarray@@Base+0x10c>
    276a:	clz	r0, r3
    276e:	dmb	ish
    2772:	lsrs	r0, r0, #5
    2774:	bx	lr
    2776:	nop
    2778:	push	{r4, r5, r6, lr}
    277a:	mov	r4, r0
    277c:	blx	e7c <strlen@plt>
    2780:	cbz	r0, 27bc <reallocarray@@Base+0x16c>
    2782:	ldrb	r3, [r4, #0]
    2784:	cmp	r3, #46	; 0x2e
    2786:	beq.n	27bc <reallocarray@@Base+0x16c>
    2788:	ldr	r1, [pc, #68]	; (27d0 <reallocarray@@Base+0x180>)
    278a:	mov	r6, r0
    278c:	mov	r0, r4
    278e:	add	r1, pc
    2790:	blx	d00 <strcmp@plt>
    2794:	cbz	r0, 27bc <reallocarray@@Base+0x16c>
    2796:	ldr	r5, [pc, #60]	; (27d4 <reallocarray@@Base+0x184>)
    2798:	add	r5, pc
    279a:	ldr	r1, [r5, #0]
    279c:	cbz	r1, 27b8 <reallocarray@@Base+0x168>
    279e:	mov	r0, r4
    27a0:	blx	cf4 <strstr@plt>
    27a4:	subs	r3, r0, r4
    27a6:	cbz	r0, 27b0 <reallocarray@@Base+0x160>
    27a8:	ldr	r2, [r5, #4]
    27aa:	add	r3, r2
    27ac:	cmp	r3, r6
    27ae:	beq.n	27c0 <reallocarray@@Base+0x170>
    27b0:	ldr.w	r1, [r5, #12]!
    27b4:	cmp	r1, #0
    27b6:	bne.n	279e <reallocarray@@Base+0x14e>
    27b8:	mov	r0, r1
    27ba:	pop	{r4, r5, r6, pc}
    27bc:	movs	r0, #1
    27be:	pop	{r4, r5, r6, pc}
    27c0:	ldr	r3, [r5, #8]
    27c2:	cmp	r3, #0
    27c4:	ite	ne
    27c6:	movne	r0, #1
    27c8:	moveq.w	r0, #4294967295	; 0xffffffff
    27cc:	pop	{r4, r5, r6, pc}
    27ce:	nop
    27d0:	lsrs	r6, r4, #7
    27d2:	movs	r0, r0
    27d4:	adds	r4, r1, r3
    27d6:	movs	r1, r0
    27d8:	ldr	r0, [r0, #0]
    27da:	b.w	d3c <free@plt>
    27de:	nop
    27e0:	ldr	r3, [r0, #0]
    27e2:	adds	r3, #1
    27e4:	beq.n	27e8 <reallocarray@@Base+0x198>
    27e6:	b.n	262c <closedir@plt+0x16b4>
    27e8:	bx	lr
    27ea:	nop
    27ec:	push	{r4, lr}
    27ee:	mov	r4, r0
    27f0:	ldr	r0, [r0, #0]
    27f2:	cbz	r0, 27fc <reallocarray@@Base+0x1ac>
    27f4:	blx	ee8 <fclose@plt>
    27f8:	movs	r3, #0
    27fa:	str	r3, [r4, #0]
    27fc:	pop	{r4, pc}
    27fe:	nop
    2800:	push	{r1, r2, r3}
    2802:	movs	r1, #1
    2804:	push	{r4, lr}
    2806:	sub	sp, #12
    2808:	ldr.w	ip, [pc, #68]	; 2850 <reallocarray@@Base+0x200>
    280c:	add	r3, sp, #20
    280e:	ldr	r4, [pc, #68]	; (2854 <reallocarray@@Base+0x204>)
    2810:	add	ip, pc
    2812:	ldr.w	r2, [r3], #4
    2816:	ldr.w	r4, [ip, r4]
    281a:	ldr	r4, [r4, #0]
    281c:	str	r4, [sp, #4]
    281e:	mov.w	r4, #0
    2822:	mov	r4, r0
    2824:	str	r3, [sp, #0]
    2826:	blx	eb8 <__vasprintf_chk@plt>
    282a:	ldr	r2, [pc, #44]	; (2858 <reallocarray@@Base+0x208>)
    282c:	add	r2, pc
    282e:	adds	r3, r0, #1
    2830:	itt	eq
    2832:	moveq	r3, #0
    2834:	streq	r3, [r4, #0]
    2836:	ldr	r3, [pc, #28]	; (2854 <reallocarray@@Base+0x204>)
    2838:	ldr	r3, [r2, r3]
    283a:	ldr	r2, [r3, #0]
    283c:	ldr	r3, [sp, #4]
    283e:	eors	r2, r3
    2840:	bne.n	284c <reallocarray@@Base+0x1fc>
    2842:	add	sp, #12
    2844:	ldmia.w	sp!, {r4, lr}
    2848:	add	sp, #12
    284a:	bx	lr
    284c:	blx	d7c <__stack_chk_fail@plt>
    2850:	asrs	r0, r2, #27
    2852:	movs	r1, r0
    2854:	lsls	r4, r6, #3
    2856:	movs	r0, r0
    2858:	asrs	r4, r6, #26
    285a:	movs	r1, r0
    285c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2860:	mov	r9, r0
    2862:	ldr	r0, [pc, #192]	; (2924 <reallocarray@@Base+0x2d4>)
    2864:	mov	r7, r2
    2866:	ldr	r2, [pc, #192]	; (2928 <reallocarray@@Base+0x2d8>)
    2868:	clz	r4, r1
    286c:	add	r0, pc
    286e:	sub	sp, #8
    2870:	lsrs	r4, r4, #5
    2872:	mov	r6, r3
    2874:	ldr	r2, [r0, r2]
    2876:	cmp	r3, #0
    2878:	ite	ne
    287a:	movne	r5, r4
    287c:	moveq	r5, #1
    287e:	mov.w	sl, #4294967295	; 0xffffffff
    2882:	mov	r4, r1
    2884:	ldr	r2, [r2, #0]
    2886:	str	r2, [sp, #4]
    2888:	mov.w	r2, #0
    288c:	str.w	sl, [sp]
    2890:	blx	e88 <__errno_location@plt>
    2894:	mov	r8, r0
    2896:	cmp	r5, #0
    2898:	bne.n	290c <reallocarray@@Base+0x2bc>
    289a:	mov	r0, r9
    289c:	mov	r1, r4
    289e:	mov.w	r2, #540672	; 0x84000
    28a2:	ldr.w	r9, [r8]
    28a6:	blx	d70 <openat@plt>
    28aa:	mov	r3, r0
    28ac:	adds	r3, #1
    28ae:	str	r0, [sp, #0]
    28b0:	beq.n	2910 <reallocarray@@Base+0x2c0>
    28b2:	blx	d98 <dup@plt>
    28b6:	adds	r3, r0, #1
    28b8:	mov	r4, r0
    28ba:	beq.n	28e8 <reallocarray@@Base+0x298>
    28bc:	blx	f24 <fdopendir@plt>
    28c0:	mov	r5, r0
    28c2:	cbnz	r0, 28d0 <reallocarray@@Base+0x280>
    28c4:	b.n	2916 <reallocarray@@Base+0x2c6>
    28c6:	ldr	r0, [sp, #0]
    28c8:	mov	r2, r7
    28ca:	blx	r6
    28cc:	mov	r4, r0
    28ce:	cbnz	r0, 28e2 <reallocarray@@Base+0x292>
    28d0:	mov	r0, r5
    28d2:	blx	f0c <readdir@plt>
    28d6:	mov	r1, r0
    28d8:	cmp	r0, #0
    28da:	bne.n	28c6 <reallocarray@@Base+0x276>
    28dc:	mov	r4, r0
    28de:	str.w	r9, [r8]
    28e2:	mov	r0, r5
    28e4:	blx	f78 <closedir@plt>
    28e8:	ldr	r3, [sp, #0]
    28ea:	adds	r3, #1
    28ec:	beq.n	28f4 <reallocarray@@Base+0x2a4>
    28ee:	mov	r0, sp
    28f0:	bl	262c <closedir@plt+0x16b4>
    28f4:	ldr	r2, [pc, #52]	; (292c <reallocarray@@Base+0x2dc>)
    28f6:	ldr	r3, [pc, #48]	; (2928 <reallocarray@@Base+0x2d8>)
    28f8:	add	r2, pc
    28fa:	ldr	r3, [r2, r3]
    28fc:	ldr	r2, [r3, #0]
    28fe:	ldr	r3, [sp, #4]
    2900:	eors	r2, r3
    2902:	bne.n	2920 <reallocarray@@Base+0x2d0>
    2904:	mov	r0, r4
    2906:	add	sp, #8
    2908:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    290c:	movs	r3, #22
    290e:	str	r3, [r0, #0]
    2910:	mov.w	r4, #4294967295	; 0xffffffff
    2914:	b.n	28f4 <reallocarray@@Base+0x2a4>
    2916:	mov	r0, r4
    2918:	mov	r4, sl
    291a:	blx	f6c <close@plt>
    291e:	b.n	28e8 <reallocarray@@Base+0x298>
    2920:	blx	d7c <__stack_chk_fail@plt>
    2924:	asrs	r4, r6, #25
    2926:	movs	r1, r0
    2928:	lsls	r4, r6, #3
    292a:	movs	r0, r0
    292c:	asrs	r0, r5, #23
    292e:	movs	r1, r0
    2930:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2934:	vpush	{d8-d10}
    2938:	ldr	r4, [pc, #588]	; (2b88 <reallocarray@@Base+0x538>)
    293a:	add	r4, pc
    293c:	sub	sp, #156	; 0x9c
    293e:	strd	r2, r3, [sp, #32]
    2942:	ldr	r2, [pc, #584]	; (2b8c <reallocarray@@Base+0x53c>)
    2944:	ldr	r3, [pc, #584]	; (2b90 <reallocarray@@Base+0x540>)
    2946:	add	r2, pc
    2948:	ldr	r3, [r2, r3]
    294a:	subs	r2, r1, #0
    294c:	ldr	r3, [r3, #0]
    294e:	str	r3, [sp, #148]	; 0x94
    2950:	mov.w	r3, #0
    2954:	mov.w	r3, #0
    2958:	str	r2, [sp, #28]
    295a:	strd	r3, r3, [sp, #40]	; 0x28
    295e:	strd	r3, r3, [sp, #48]	; 0x30
    2962:	ble.w	2b7e <reallocarray@@Base+0x52e>
    2966:	ldr	r2, [pc, #556]	; (2b94 <reallocarray@@Base+0x544>)
    2968:	add	r1, sp, #40	; 0x28
    296a:	str	r3, [sp, #24]
    296c:	add.w	sl, sp, #48	; 0x30
    2970:	sub.w	r9, r0, #4
    2974:	vmov	s19, r1
    2978:	ldr	r3, [r4, r2]
    297a:	vmov	s18, sl
    297e:	vmov	s20, r3
    2982:	vmov	r2, s20
    2986:	vmov	r1, s19
    298a:	ldr.w	r0, [r9, #4]!
    298e:	bl	24dc <closedir@plt+0x1564>
    2992:	adds	r3, r0, #1
    2994:	mov	r6, r0
    2996:	beq.w	2b7a <reallocarray@@Base+0x52a>
    299a:	ldr	r3, [sp, #48]	; 0x30
    299c:	cmp	r3, #0
    299e:	it	gt
    29a0:	cmpgt	r0, #0
    29a2:	ite	gt
    29a4:	movgt	r4, #1
    29a6:	movle	r4, #0
    29a8:	ble.w	2b76 <reallocarray@@Base+0x526>
    29ac:	add	r2, sp, #52	; 0x34
    29ae:	movs	r5, #0
    29b0:	ldr.w	fp, [sp, #40]	; 0x28
    29b4:	mov	r4, r5
    29b6:	vmov	s16, r2
    29ba:	add	r2, sp, #44	; 0x2c
    29bc:	mov	r8, r0
    29be:	mov	r6, r3
    29c0:	vmov	s17, r2
    29c4:	b.n	29ee <reallocarray@@Base+0x39e>
    29c6:	mov	r0, sl
    29c8:	adds	r5, #1
    29ca:	blx	d40 <free@plt+0x4>
    29ce:	ldr.w	fp, [sp, #40]	; 0x28
    29d2:	ldr	r1, [sp, #20]
    29d4:	adds	r4, #1
    29d6:	mov	r3, r5
    29d8:	ldr	r6, [sp, #48]	; 0x30
    29da:	str.w	r1, [fp, r7]
    29de:	cmp	r6, r5
    29e0:	ite	le
    29e2:	movle	r1, #0
    29e4:	movgt	r1, #1
    29e6:	cmp	r4, r8
    29e8:	it	ge
    29ea:	movge	r1, #0
    29ec:	cbz	r1, 2a4e <reallocarray@@Base+0x3fe>
    29ee:	ldr	r1, [sp, #44]	; 0x2c
    29f0:	lsls	r7, r4, #2
    29f2:	ldr.w	sl, [fp, r4, lsl #2]
    29f6:	add.w	r0, r1, r5, lsl #3
    29fa:	add.w	r1, sl, #11
    29fe:	ldr	r0, [r0, #4]
    2a00:	adds	r0, #11
    2a02:	blx	d00 <strcmp@plt>
    2a06:	subs	r1, r0, #0
    2a08:	itt	lt
    2a0a:	addlt	r5, #1
    2a0c:	movlt	r3, r5
    2a0e:	blt.n	29de <reallocarray@@Base+0x38e>
    2a10:	str	r1, [sp, #20]
    2a12:	beq.n	29c6 <reallocarray@@Base+0x376>
    2a14:	ldr.w	r1, [r9]
    2a18:	sub.w	r2, r8, r4
    2a1c:	vmov	r0, s17
    2a20:	mov	r3, r5
    2a22:	str	r2, [sp, #0]
    2a24:	str	r1, [sp, #4]
    2a26:	vmov	r2, s18
    2a2a:	vmov	r1, s16
    2a2e:	str.w	sl, [sp, #8]
    2a32:	bl	2464 <closedir@plt+0x14ec>
    2a36:	cmp	r0, #0
    2a38:	bne.w	2b72 <reallocarray@@Base+0x522>
    2a3c:	ldr.w	fp, [sp, #40]	; 0x28
    2a40:	adds	r5, #1
    2a42:	ldr	r6, [sp, #48]	; 0x30
    2a44:	adds	r4, #1
    2a46:	mov	r3, r5
    2a48:	str.w	r0, [fp, r7]
    2a4c:	b.n	29de <reallocarray@@Base+0x38e>
    2a4e:	mov	r6, r8
    2a50:	cmp	r6, r4
    2a52:	ble.n	2af6 <reallocarray@@Base+0x4a6>
    2a54:	vmov	sl, s18
    2a58:	add.w	r8, sp, #52	; 0x34
    2a5c:	ldr	r2, [sp, #40]	; 0x28
    2a5e:	subs	r5, r3, r4
    2a60:	add	r7, sp, #44	; 0x2c
    2a62:	b.n	2a6e <reallocarray@@Base+0x41e>
    2a64:	ldr	r2, [sp, #40]	; 0x28
    2a66:	adds	r4, #1
    2a68:	cmp	r6, r4
    2a6a:	str	r0, [r2, r3]
    2a6c:	beq.n	2af6 <reallocarray@@Base+0x4a6>
    2a6e:	ldr.w	r1, [r2, r4, lsl #2]
    2a72:	adds	r3, r5, r4
    2a74:	ldr.w	r0, [r9]
    2a78:	subs	r2, r6, r4
    2a7a:	str	r2, [sp, #0]
    2a7c:	mov	r2, sl
    2a7e:	str	r1, [sp, #8]
    2a80:	mov	r1, r8
    2a82:	str	r0, [sp, #4]
    2a84:	mov	r0, r7
    2a86:	bl	2464 <closedir@plt+0x14ec>
    2a8a:	lsls	r3, r4, #2
    2a8c:	cmp	r0, #0
    2a8e:	beq.n	2a64 <reallocarray@@Base+0x414>
    2a90:	cmp	r6, #0
    2a92:	ble.n	2aa6 <reallocarray@@Base+0x456>
    2a94:	movs	r4, #0
    2a96:	ldr	r3, [sp, #40]	; 0x28
    2a98:	ldr.w	r0, [r3, r4, lsl #2]
    2a9c:	adds	r4, #1
    2a9e:	blx	d40 <free@plt+0x4>
    2aa2:	cmp	r6, r4
    2aa4:	bgt.n	2a96 <reallocarray@@Base+0x446>
    2aa6:	ldrd	r0, r3, [sp, #44]	; 0x2c
    2aaa:	cmp	r3, #0
    2aac:	itt	gt
    2aae:	movgt	r4, #0
    2ab0:	movgt	r3, r0
    2ab2:	bgt.n	2ab8 <reallocarray@@Base+0x468>
    2ab4:	b.n	2acc <reallocarray@@Base+0x47c>
    2ab6:	ldr	r3, [sp, #44]	; 0x2c
    2ab8:	add.w	r3, r3, r4, lsl #3
    2abc:	adds	r4, #1
    2abe:	ldr	r0, [r3, #4]
    2ac0:	blx	d40 <free@plt+0x4>
    2ac4:	ldr	r3, [sp, #48]	; 0x30
    2ac6:	cmp	r3, r4
    2ac8:	bgt.n	2ab6 <reallocarray@@Base+0x466>
    2aca:	ldr	r0, [sp, #44]	; 0x2c
    2acc:	mov.w	r6, #4294967295	; 0xffffffff
    2ad0:	blx	d40 <free@plt+0x4>
    2ad4:	ldr	r0, [sp, #40]	; 0x28
    2ad6:	blx	d40 <free@plt+0x4>
    2ada:	ldr	r2, [pc, #188]	; (2b98 <reallocarray@@Base+0x548>)
    2adc:	ldr	r3, [pc, #176]	; (2b90 <reallocarray@@Base+0x540>)
    2ade:	add	r2, pc
    2ae0:	ldr	r3, [r2, r3]
    2ae2:	ldr	r2, [r3, #0]
    2ae4:	ldr	r3, [sp, #148]	; 0x94
    2ae6:	eors	r2, r3
    2ae8:	bne.n	2b84 <reallocarray@@Base+0x534>
    2aea:	mov	r0, r6
    2aec:	add	sp, #156	; 0x9c
    2aee:	vpop	{d8-d10}
    2af2:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2af6:	ldr	r3, [sp, #24]
    2af8:	ldr	r2, [sp, #28]
    2afa:	adds	r3, #1
    2afc:	str	r3, [sp, #24]
    2afe:	cmp	r2, r3
    2b00:	bne.w	2982 <reallocarray@@Base+0x332>
    2b04:	ldrd	r0, r3, [sp, #44]	; 0x2c
    2b08:	movs	r6, #0
    2b0a:	cmp	r3, #0
    2b0c:	ble.n	2ad0 <reallocarray@@Base+0x480>
    2b0e:	ldrd	r7, sl, [sp, #32]
    2b12:	add.w	r8, sp, #56	; 0x38
    2b16:	mov	r4, r6
    2b18:	mov.w	r9, #256	; 0x100
    2b1c:	b.n	2b58 <reallocarray@@Base+0x508>
    2b1e:	add.w	r6, r5, #11
    2b22:	ldr.w	r1, [r0, r4, lsl #3]
    2b26:	mov	r3, r8
    2b28:	movs	r0, #3
    2b2a:	mov	r2, r6
    2b2c:	str.w	r9, [sp]
    2b30:	blx	da4 <__fxstatat@plt>
    2b34:	cbnz	r0, 2b66 <reallocarray@@Base+0x516>
    2b36:	ldr	r0, [sp, #44]	; 0x2c
    2b38:	mov	r1, r6
    2b3a:	mov	r3, r7
    2b3c:	mov	r2, r8
    2b3e:	ldr.w	r0, [r0, fp]
    2b42:	blx	sl
    2b44:	mov	r6, r0
    2b46:	cbnz	r0, 2b66 <reallocarray@@Base+0x516>
    2b48:	mov	r0, r5
    2b4a:	blx	d40 <free@plt+0x4>
    2b4e:	ldr	r3, [sp, #48]	; 0x30
    2b50:	adds	r4, #1
    2b52:	ldr	r0, [sp, #44]	; 0x2c
    2b54:	cmp	r3, r4
    2b56:	ble.n	2ad0 <reallocarray@@Base+0x480>
    2b58:	mov.w	fp, r4, lsl #3
    2b5c:	add.w	r3, r0, fp
    2b60:	ldr	r5, [r3, #4]
    2b62:	cmp	r6, #0
    2b64:	beq.n	2b1e <reallocarray@@Base+0x4ce>
    2b66:	mov	r0, r5
    2b68:	mov.w	r6, #4294967295	; 0xffffffff
    2b6c:	blx	d40 <free@plt+0x4>
    2b70:	b.n	2b4e <reallocarray@@Base+0x4fe>
    2b72:	mov	r6, r8
    2b74:	b.n	2a94 <reallocarray@@Base+0x444>
    2b76:	mov	r3, r4
    2b78:	b.n	2a50 <reallocarray@@Base+0x400>
    2b7a:	ldr	r0, [sp, #44]	; 0x2c
    2b7c:	b.n	2ad0 <reallocarray@@Base+0x480>
    2b7e:	mov	r0, r3
    2b80:	mov	r6, r3
    2b82:	b.n	2ad0 <reallocarray@@Base+0x480>
    2b84:	blx	d7c <__stack_chk_fail@plt>
    2b88:	asrs	r6, r4, #22
    2b8a:	movs	r1, r0
    2b8c:	asrs	r2, r3, #22
    2b8e:	movs	r1, r0
    2b90:	lsls	r4, r6, #3
    2b92:	movs	r0, r0
    2b94:	lsls	r0, r2, #4
    2b96:	movs	r0, r0
    2b98:	asrs	r2, r0, #16
    2b9a:	movs	r1, r0
    2b9c:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2ba0:	clz	r4, r1
    2ba4:	ldr	r5, [pc, #228]	; (2c8c <reallocarray@@Base+0x63c>)
    2ba6:	mov	sl, r2
    2ba8:	ldr	r2, [pc, #228]	; (2c90 <reallocarray@@Base+0x640>)
    2baa:	lsrs	r4, r4, #5
    2bac:	add	r5, pc
    2bae:	sub	sp, #116	; 0x74
    2bb0:	cmp	r3, #0
    2bb2:	it	eq
    2bb4:	moveq	r4, #1
    2bb6:	mov	r9, r3
    2bb8:	ldr	r2, [r5, r2]
    2bba:	mov.w	r3, #4294967295	; 0xffffffff
    2bbe:	movs	r5, #0
    2bc0:	ldr	r2, [r2, #0]
    2bc2:	str	r2, [sp, #108]	; 0x6c
    2bc4:	mov.w	r2, #0
    2bc8:	strd	r5, r3, [sp, #8]
    2bcc:	cmp	r4, #0
    2bce:	bne.n	2c6c <reallocarray@@Base+0x61c>
    2bd0:	mov.w	r2, #540672	; 0x84000
    2bd4:	blx	d70 <openat@plt>
    2bd8:	mov	r3, r0
    2bda:	adds	r3, #1
    2bdc:	str	r0, [sp, #12]
    2bde:	beq.n	2c7e <reallocarray@@Base+0x62e>
    2be0:	add	r1, sp, #8
    2be2:	mov	r2, r4
    2be4:	bl	24dc <closedir@plt+0x1564>
    2be8:	adds	r3, r0, #1
    2bea:	mov	r7, r0
    2bec:	beq.n	2c82 <reallocarray@@Base+0x632>
    2bee:	cmp	r0, #0
    2bf0:	ble.n	2c42 <reallocarray@@Base+0x5f2>
    2bf2:	add.w	r8, sp, #16
    2bf6:	mov	r5, r4
    2bf8:	b.n	2c28 <reallocarray@@Base+0x5d8>
    2bfa:	add.w	fp, r6, #11
    2bfe:	ldr	r1, [sp, #12]
    2c00:	mov	r3, r8
    2c02:	movs	r0, #3
    2c04:	mov	r2, fp
    2c06:	str	r4, [sp, #0]
    2c08:	blx	da4 <__fxstatat@plt>
    2c0c:	cbnz	r0, 2c32 <reallocarray@@Base+0x5e2>
    2c0e:	ldr	r0, [sp, #12]
    2c10:	mov	r1, fp
    2c12:	mov	r3, sl
    2c14:	mov	r2, r8
    2c16:	blx	r9
    2c18:	mov	r4, r0
    2c1a:	cbnz	r0, 2c32 <reallocarray@@Base+0x5e2>
    2c1c:	adds	r5, #1
    2c1e:	mov	r0, r6
    2c20:	blx	d40 <free@plt+0x4>
    2c24:	cmp	r7, r5
    2c26:	beq.n	2c42 <reallocarray@@Base+0x5f2>
    2c28:	ldr	r3, [sp, #8]
    2c2a:	ldr.w	r6, [r3, r5, lsl #2]
    2c2e:	cmp	r4, #0
    2c30:	beq.n	2bfa <reallocarray@@Base+0x5aa>
    2c32:	adds	r5, #1
    2c34:	mov	r0, r6
    2c36:	blx	d40 <free@plt+0x4>
    2c3a:	cmp	r7, r5
    2c3c:	mov.w	r4, #4294967295	; 0xffffffff
    2c40:	bne.n	2c28 <reallocarray@@Base+0x5d8>
    2c42:	ldr	r3, [sp, #12]
    2c44:	adds	r3, #1
    2c46:	beq.n	2c4e <reallocarray@@Base+0x5fe>
    2c48:	add	r0, sp, #12
    2c4a:	bl	262c <closedir@plt+0x16b4>
    2c4e:	ldr	r0, [sp, #8]
    2c50:	blx	d40 <free@plt+0x4>
    2c54:	ldr	r2, [pc, #60]	; (2c94 <reallocarray@@Base+0x644>)
    2c56:	ldr	r3, [pc, #56]	; (2c90 <reallocarray@@Base+0x640>)
    2c58:	add	r2, pc
    2c5a:	ldr	r3, [r2, r3]
    2c5c:	ldr	r2, [r3, #0]
    2c5e:	ldr	r3, [sp, #108]	; 0x6c
    2c60:	eors	r2, r3
    2c62:	bne.n	2c86 <reallocarray@@Base+0x636>
    2c64:	mov	r0, r4
    2c66:	add	sp, #116	; 0x74
    2c68:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2c6c:	blx	e88 <__errno_location@plt>
    2c70:	movs	r2, #22
    2c72:	mov	r3, r0
    2c74:	mov	r0, r5
    2c76:	str	r2, [r3, #0]
    2c78:	mov.w	r4, #4294967295	; 0xffffffff
    2c7c:	b.n	2c50 <reallocarray@@Base+0x600>
    2c7e:	ldr	r0, [sp, #8]
    2c80:	b.n	2c78 <reallocarray@@Base+0x628>
    2c82:	mov	r4, r0
    2c84:	b.n	2c42 <reallocarray@@Base+0x5f2>
    2c86:	blx	d7c <__stack_chk_fail@plt>
    2c8a:	nop
    2c8c:	asrs	r4, r6, #12
    2c8e:	movs	r1, r0
    2c90:	lsls	r4, r6, #3
    2c92:	movs	r0, r0
    2c94:	asrs	r0, r1, #10
    2c96:	movs	r1, r0
    2c98:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    2c9c:	mov	r7, r0
    2c9e:	ldr	r6, [pc, #48]	; (2cd0 <reallocarray@@Base+0x680>)
    2ca0:	mov	r8, r1
    2ca2:	ldr	r5, [pc, #48]	; (2cd4 <reallocarray@@Base+0x684>)
    2ca4:	mov	r9, r2
    2ca6:	add	r6, pc
    2ca8:	blx	cc8 <calloc@plt-0x20>
    2cac:	add	r5, pc
    2cae:	subs	r6, r6, r5
    2cb0:	asrs	r6, r6, #2
    2cb2:	beq.n	2cca <reallocarray@@Base+0x67a>
    2cb4:	subs	r5, #4
    2cb6:	movs	r4, #0
    2cb8:	ldr.w	r3, [r5, #4]!
    2cbc:	adds	r4, #1
    2cbe:	mov	r2, r9
    2cc0:	mov	r1, r8
    2cc2:	mov	r0, r7
    2cc4:	blx	r3
    2cc6:	cmp	r6, r4
    2cc8:	bne.n	2cb8 <reallocarray@@Base+0x668>
    2cca:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    2cce:	nop
    2cd0:	asrs	r6, r5, #4
    2cd2:	movs	r1, r0
    2cd4:	asrs	r4, r4, #4
    2cd6:	movs	r1, r0
    2cd8:	bx	lr
    2cda:	nop

Disassembly of section .fini:

00002cdc <.fini>:
    2cdc:	push	{r3, lr}
    2ce0:	pop	{r3, pc}
