# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim work.sine_approximation_vhd_tst
# vsim work.sine_approximation_vhd_tst 
# Start time: 11:21:20 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
vsim work.sine_approximation_vhd_tst
# End time: 11:21:59 on Apr 05,2024, Elapsed time: 0:00:39
# Errors: 0, Warnings: 2
# vsim work.sine_approximation_vhd_tst 
# Start time: 11:21:59 on Apr 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
vsim work.sine_approximation_vhd_tst -voptargs=+acc
# End time: 11:22:25 on Apr 05,2024, Elapsed time: 0:00:26
# Errors: 0, Warnings: 1
# vsim work.sine_approximation_vhd_tst -voptargs="+acc" 
# Start time: 11:22:26 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftninm7t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftninm7t
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:25:08 on Apr 05,2024, Elapsed time: 0:02:42
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:25:08 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftqy4t42".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqy4t42
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
run
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:26:54 on Apr 05,2024, Elapsed time: 0:01:46
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:26:54 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlft4ih79e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4ih79e
run
# Causality operation skipped due to absence of debug database file
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:30:12 on Apr 05,2024, Elapsed time: 0:03:18
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:30:12 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlfthg0gkm".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthg0gkm
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:32:38 on Apr 05,2024, Elapsed time: 0:02:26
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:32:38 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlfthjv0wz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfthjv0wz
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:34:54 on Apr 05,2024, Elapsed time: 0:02:16
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:34:54 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlft4jyqab".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4jyqab
run -all
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:36:39 on Apr 05,2024, Elapsed time: 0:01:45
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:36:39 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftv2zebe".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv2zebe
run
restart
env ..
# sim:/sine_approximation_vhd_tst
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# 3 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_vhd_tst
# End time: 11:39:07 on Apr 05,2024, Elapsed time: 0:02:28
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_vhd_tst 
# Start time: 11:39:07 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_vhd_tst(sine_approximation_arch)#1
# Loading work.sine_approximation(behavioral)#1
add wave -position end  sim:/sine_approximation_vhd_tst/angle
add wave -position end  sim:/sine_approximation_vhd_tst/clk
add wave -position end  sim:/sine_approximation_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftc9ybnt".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftc9ybnt
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 11:52:31 on Apr 05,2024, Elapsed time: 0:13:24
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 11:52:31 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(behavioral)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/angle
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clk
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/sine_out
#           Attempting to use alternate WLF file "./wlftxggc02".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxggc02
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 12:03:14 on Apr 05,2024, Elapsed time: 0:10:43
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 12:03:14 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(behavioral)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/angle
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clk
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftqsad97".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftqsad97
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 12:05:03 on Apr 05,2024, Elapsed time: 0:01:49
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 12:05:03 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(behavioral)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/angle
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clk
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlft1twn3w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1twn3w
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd failed with 28 errors.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 1 failed with 28 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd failed with 4 errors.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 1 failed with 4 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd failed with 12 errors.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 1 failed with 12 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd failed with 3 errors.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 1 failed with 3 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 13:01:47 on Apr 05,2024, Elapsed time: 0:56:44
# Errors: 0, Warnings: 9
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:01:47 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(behavioral)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/angle
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clk
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/sine_out
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftnz4693".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftnz4693
run
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
# Load canceled
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 13:07:33 on Apr 05,2024, Elapsed time: 0:05:46
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:07:33 on Apr 05,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): //campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/simulation/questa/sine_approximation_pipelined.vht(29): (vopt-1270) Bad default binding for component instance "i1: sine_approximation_pipelined".
#  (Component port "sine_out" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:07:34 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 2
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 12 errors.
# 4 compiles, 1 failed with 12 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 10 errors.
# 4 compiles, 1 failed with 10 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 4 errors.
# 4 compiles, 1 failed with 4 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:23:43 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): //campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/simulation/questa/sine_approximation_pipelined.vht(29): (vopt-1270) Bad default binding for component instance "i1: sine_approximation_pipelined".
#  (Component port "clk" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:23:44 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 10
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 2 errors.
# 4 compiles, 1 failed with 2 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 1 errors.
# 4 compiles, 1 failed with 1 error.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht failed with 3 errors.
# 4 compiles, 1 failed with 3 errors.
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:29:58 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Error (suppressible): //campus.mcgill.ca/emf/cpe/acorbi2/My Documents/ECSE325/ECSE-325/simulation/questa/sine_approximation_pipelined.vht(29): (vopt-1270) Bad default binding for component instance "i1: sine_approximation_pipelined".
#  (Component port "clk" is not on the entity.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=1, Warnings=1.
# Error loading design
# End time: 13:29:59 on Apr 05,2024, Elapsed time: 0:00:01
# Errors: 1, Warnings: 7
# Compile of sine_approximation.vhd was successful.
# Compile of sine_approximation_pipelined.vhd was successful.
# Compile of sine_approximation.vht was successful.
# Compile of sine_approximation_pipelined.vht was successful.
# 4 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:31:31 on Apr 05,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(no_pipeline)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/i
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clock
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftv4kj9w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftv4kj9w
run
run
run
run -all
run -continue
run
run
run
run
run
# Load canceled
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 13:43:53 on Apr 05,2024, Elapsed time: 0:12:22
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:43:53 on Apr 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(no_pipeline)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/i
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clock
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlft6jind8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft6jind8
run
vsim -voptargs=+acc work.sine_approximation_pipelined_vhd_tst
# End time: 13:44:36 on Apr 05,2024, Elapsed time: 0:00:43
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.sine_approximation_pipelined_vhd_tst 
# Start time: 13:44:36 on Apr 05,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt2
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sine_approximation_pipelined_vhd_tst(sine_approximation_pipelined_arch)#1
# Loading work.sine_approximation_pipelined(no_pipeline)#1
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/i
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/clock
add wave -position end  sim:/sine_approximation_pipelined_vhd_tst/result
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: acorbi2  Hostname: 156TR4180-01  ProcessID: 18784
#           Attempting to use alternate WLF file "./wlftztsqae".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftztsqae
run
