$date
	Fri May 14 20:51:40 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ram_tb $end
$var wire 4 ! data_out [0:3] $end
$var reg 3 " addr [0:2] $end
$var reg 1 # clk $end
$var reg 4 $ data_in [0:3] $end
$var reg 1 % set_mem $end
$var reg 1 & wr $end
$scope module ram_1 $end
$var wire 3 ' addr [0:2] $end
$var wire 1 # clk $end
$var wire 4 ( data_in [0:3] $end
$var wire 4 ) data_out [0:3] $end
$var wire 1 % set_mem $end
$var wire 1 & wr $end
$var reg 4 * data_out_temp [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
bx )
bx (
b0 '
0&
0%
bx $
1#
b0 "
bx !
$end
#5
b10 !
b10 )
b10 *
0#
#10
1#
#15
b1 "
b1 '
0#
#20
1#
#25
b11 !
b11 )
b11 *
0#
#30
1#
#35
b10 "
b10 '
0#
#40
1#
#45
b100 !
b100 )
b100 *
0#
#50
1#
#55
b11 "
b11 '
0#
#60
1#
#65
b101 !
b101 )
b101 *
0#
#70
1#
#75
b0 $
b0 (
1&
1%
b0 "
b0 '
0#
#80
1#
#85
0#
#90
1#
#95
0&
0#
#100
1#
#105
b0 !
b0 )
b0 *
0#
#110
1#
#115
b1 $
b1 (
1&
b1 "
b1 '
0#
#120
1#
#125
0#
#130
1#
#135
0&
0#
#140
1#
#145
b1 !
b1 )
b1 *
0#
#150
1#
#155
b10 $
b10 (
1&
b10 "
b10 '
0#
#160
1#
#165
0#
#170
1#
#175
0&
0#
#180
1#
#185
b10 !
b10 )
b10 *
0#
#190
1#
#195
b11 $
b11 (
1&
b11 "
b11 '
0#
#200
1#
#205
0#
#210
1#
#215
0&
0#
#220
1#
#225
b11 !
b11 )
b11 *
0#
#230
1#
#235
b100 "
b100 '
0#
