{
 "Device" : "GW2A-18",
 "Files" : [
  {
   "Path" : "C:/Users/as/Desktop/Gowin_DDR3_Memory_Interface_RefDesign/DDR3_MC_PHY_1vs2/project/src/DDR3_test.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/as/Desktop/Gowin_DDR3_Memory_Interface_RefDesign/DDR3_MC_PHY_1vs2/project/src/ddr3_memory_interface/ddr3_memory_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/as/Desktop/Gowin_DDR3_Memory_Interface_RefDesign/DDR3_MC_PHY_1vs2/project/src/ddr3_syn_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/as/Desktop/Gowin_DDR3_Memory_Interface_RefDesign/DDR3_MC_PHY_1vs2/project/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/as/Desktop/Gowin_DDR3_Memory_Interface_RefDesign/DDR3_MC_PHY_1vs2/project/impl/temp/rtl_parser.result",
 "Top" : "ddr3_syn_top",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}