Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Jul 20 20:16:38 2019
| Host         : SPR001 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file DISP_control_sets_placed.rpt
| Design       : DISP
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      6 |            1 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             112 |           15 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+---------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |      Set/Reset Signal     | Slice Load Count | Bel Load Count |
+----------------------+---------------+---------------------------+------------------+----------------+
|  SLOW/DISP_EN_reg    |               |                           |                1 |              2 |
|  SLOW/DISP_EN_reg    | BTND_IBUF     | BTNU_IBUF                 |                1 |              2 |
|  CLK100MHZ_IBUF_BUFG |               |                           |                2 |              4 |
|  DISP/DCLK/CLK       |               |                           |                1 |              6 |
|  DISP/DCLK/CLK       |               | DISP/SEL/SSEG_AN_reg[7]_0 |                4 |             30 |
|  CLK100MHZ_IBUF_BUFG |               | DISP/DCLK/clear           |                5 |             34 |
|  CLK100MHZ_IBUF_BUFG |               | SLOW/slow[0]_i_1__0_n_0   |                6 |             48 |
+----------------------+---------------+---------------------------+------------------+----------------+


