module DFlipFlop(
	input reset, clk, d,
	output reg q, wire notd
);

// This module represents a D flip-flop

// Inputs:
// reset - asynchronous reset
// clk - clock signal
// d - data input

// Outputs:
// q - output of the flip-flop
// notd - inverted data input

always @(negedge reset or posedge clk)
	if (reset) // if reset is triggered
		q <= 1'b0; // set output to 0
	else if (clk) // if clock signal is triggered
		q <= notd; // update output with inverted input value

assign notd = ~d; // assign inverted value of d to notd wire

endmodule