{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1528649169339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1528649169354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:46:09 2018 " "Processing started: Sun Jun 10 19:46:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1528649169354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1528649169354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_D5M -c DE1_D5M " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_D5M -c DE1_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1528649169354 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1528649170418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/histogram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/histogram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Histogram-rtl " "Found design unit 1: Histogram-rtl" {  } { { "V/Histogram.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Histogram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1528649171136 ""} { "Info" "ISGN_ENTITY_NAME" "1 Histogram " "Found entity 1: Histogram" {  } { { "V/Histogram.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Histogram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171136 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux V/mux.vhd " "Entity \"mux\" obtained from \"V/mux.vhd\" instead of from Quartus II megafunction library" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 11 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "" 0 -1 1528649171142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-behv " "Found design unit 1: mux-behv" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1528649171142 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2gray.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/raw2gray.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAW2gray-behv " "Found design unit 1: RAW2gray-behv" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1528649171142 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAW2gray " "Found entity 1: RAW2gray" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/raw2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file v/raw2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAW2RGB-behv " "Found design unit 1: RAW2RGB-behv" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1528649171158 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAW2RGB " "Found entity 1: RAW2RGB" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/command.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/control_interface.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171173 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(68) " "Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1 1528649171173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/sdr_data_path.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171189 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Sdram_Control_4Port Sdram_Control_4Port.v(90) " "Verilog Module Declaration warning at Sdram_Control_4Port.v(90): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Sdram_Control_4Port\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 90 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1 1528649171189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control_4port/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control_4port/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171205 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/async_receiver.v " "Can't analyze file -- file V/async_receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1528649171205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ccd_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ccd_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CCD_Capture " "Found entity 1: CCD_Capture" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_ccd_config.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_CCD_Config " "Found entity 1: I2C_CCD_Config" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/i2c_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/i2c_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Found entity 1: I2C_Controller" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/line_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file v/line_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Line_Buffer " "Found entity 1: Line_Buffer" {  } { { "V/Line_Buffer.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file v/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "V/Reset_Delay.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll " "Found entity 1: sdram_pll" {  } { { "V/sdram_pll.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Found entity 1: SEG7_LUT" {  } { { "V/SEG7_LUT.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/SEG7_LUT.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/seg7_lut_8.v 1 1 " "Found 1 design units, including 1 entities, in source file v/seg7_lut_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Found entity 1: SEG7_LUT_8" {  } { { "V/SEG7_LUT_8.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/SEG7_LUT_8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171258 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "V/uart_crtl.v " "Can't analyze file -- file V/uart_crtl.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1 1528649171258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Found entity 1: VGA_Controller" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171274 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "DE1_D5M.v(447) " "Verilog HDL Module Instantiation warning at DE1_D5M.v(447): ignored dangling comma in List of Port Connections" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 447 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "" 0 -1 1528649171274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_d5m.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_d5m.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_D5M " "Found entity 1: DE1_D5M" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171289 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "VGA_CLK DE1_D5M.v(288) " "Verilog HDL Implicit Net warning at DE1_D5M.v(288): created implicit net for \"VGA_CLK\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1528649171289 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_D5M " "Elaborating entity \"DE1_D5M\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1528649171506 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK DE1_D5M.v(288) " "Verilog HDL or VHDL warning at DE1_D5M.v(288): object \"VGA_CLK\" assigned a value but never read" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_R DE1_D5M.v(194) " "Verilog HDL warning at DE1_D5M.v(194): the port and data declarations for array port \"VGA_R\" do not specify the same range for each dimension" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_R DE1_D5M.v(243) " "HDL warning at DE1_D5M.v(243): see declaration for object \"VGA_R\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 243 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_G DE1_D5M.v(195) " "Verilog HDL warning at DE1_D5M.v(195): the port and data declarations for array port \"VGA_G\" do not specify the same range for each dimension" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_G DE1_D5M.v(244) " "HDL warning at DE1_D5M.v(244): see declaration for object \"VGA_G\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 244 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "VGA_B DE1_D5M.v(196) " "Verilog HDL warning at DE1_D5M.v(196): the port and data declarations for array port \"VGA_B\" do not specify the same range for each dimension" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "VGA_B DE1_D5M.v(245) " "HDL warning at DE1_D5M.v(245): see declaration for object \"VGA_B\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 245 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 DE1_D5M.v(285) " "Verilog HDL assignment warning at DE1_D5M.v(285): truncated value with size 16 to match size of target (8)" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 DE1_D5M.v(290) " "Verilog HDL assignment warning at DE1_D5M.v(290): truncated value with size 32 to match size of target (2)" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_ADDR DE1_D5M.v(162) " "Output port \"FL_ADDR\" at DE1_D5M.v(162) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_ADDR DE1_D5M.v(169) " "Output port \"SRAM_ADDR\" at DE1_D5M.v(169) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_WE_N DE1_D5M.v(163) " "Output port \"FL_WE_N\" at DE1_D5M.v(163) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 163 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_RST_N DE1_D5M.v(164) " "Output port \"FL_RST_N\" at DE1_D5M.v(164) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 164 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_OE_N DE1_D5M.v(165) " "Output port \"FL_OE_N\" at DE1_D5M.v(165) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 165 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FL_CE_N DE1_D5M.v(166) " "Output port \"FL_CE_N\" at DE1_D5M.v(166) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 166 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_N DE1_D5M.v(170) " "Output port \"SRAM_UB_N\" at DE1_D5M.v(170) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 170 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_N DE1_D5M.v(171) " "Output port \"SRAM_LB_N\" at DE1_D5M.v(171) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 171 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_N DE1_D5M.v(172) " "Output port \"SRAM_WE_N\" at DE1_D5M.v(172) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 172 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_N DE1_D5M.v(173) " "Output port \"SRAM_CE_N\" at DE1_D5M.v(173) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 173 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_N DE1_D5M.v(174) " "Output port \"SRAM_OE_N\" at DE1_D5M.v(174) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 174 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK DE1_D5M.v(179) " "Output port \"SD_CLK\" at DE1_D5M.v(179) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 179 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TDO DE1_D5M.v(190) " "Output port \"TDO\" at DE1_D5M.v(190) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 190 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "I2C_SCLK DE1_D5M.v(182) " "Output port \"I2C_SCLK\" at DE1_D5M.v(182) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 182 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_D5M.v(201) " "Output port \"AUD_DACDAT\" at DE1_D5M.v(201) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 201 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_D5M.v(203) " "Output port \"AUD_XCK\" at DE1_D5M.v(203) has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 203 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1528649171521 "|DE1_D5M"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller VGA_Controller:u1 " "Elaborating entity \"VGA_Controller\" for hierarchy \"VGA_Controller:u1\"" {  } { { "DE1_D5M.v" "u1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171521 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(47) " "Verilog HDL assignment warning at VGA_Controller.v(47): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(50) " "Verilog HDL assignment warning at VGA_Controller.v(50): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Controller.v(53) " "Verilog HDL assignment warning at VGA_Controller.v(53): truncated value with size 32 to match size of target (10)" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(84) " "Verilog HDL assignment warning at VGA_Controller.v(84): truncated value with size 32 to match size of target (12)" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M|VGA_Controller:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 VGA_Controller.v(110) " "Verilog HDL assignment warning at VGA_Controller.v(110): truncated value with size 32 to match size of target (12)" {  } { { "V/VGA_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/VGA_Controller.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171521 "|DE1_D5M|VGA_Controller:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u2 " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u2\"" {  } { { "DE1_D5M.v" "u2" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CCD_Capture CCD_Capture:u3 " "Elaborating entity \"CCD_Capture\" for hierarchy \"CCD_Capture:u3\"" {  } { { "DE1_D5M.v" "u3" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171521 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ifval_fedge CCD_Capture.v(162) " "Verilog HDL or VHDL warning at CCD_Capture.v(162): object \"ifval_fedge\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 162 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1528649171537 "|DE1_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "y_cnt_d CCD_Capture.v(163) " "Verilog HDL or VHDL warning at CCD_Capture.v(163): object \"y_cnt_d\" assigned a value but never read" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1528649171537 "|DE1_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(123) " "Verilog HDL assignment warning at CCD_Capture.v(123): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171537 "|DE1_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 CCD_Capture.v(127) " "Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171537 "|DE1_D5M|CCD_Capture:u3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 CCD_Capture.v(183) " "Verilog HDL assignment warning at CCD_Capture.v(183): truncated value with size 32 to match size of target (1)" {  } { { "V/CCD_Capture.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/CCD_Capture.v" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649171537 "|DE1_D5M|CCD_Capture:u3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2RGB RAW2RGB:u4 " "Elaborating entity \"RAW2RGB\" for hierarchy \"RAW2RGB:u4\"" {  } { { "DE1_D5M.v" "u4" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171537 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_0 RAW2RGB.vhd(59) " "VHDL Process Statement warning at RAW2RGB.vhd(59): signal \"mDATA_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 59 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_1 RAW2RGB.vhd(60) " "VHDL Process Statement warning at RAW2RGB.vhd(60): signal \"mDATA_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iY_Cont RAW2RGB.vhd(61) " "VHDL Process Statement warning at RAW2RGB.vhd(61): signal \"iY_Cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iX_Cont RAW2RGB.vhd(61) " "VHDL Process Statement warning at RAW2RGB.vhd(61): signal \"iX_Cont\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "iDVAL RAW2RGB.vhd(64) " "VHDL Process Statement warning at RAW2RGB.vhd(64): signal \"iDVAL\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAW2RGB.vhd(66) " "VHDL Process Statement warning at RAW2RGB.vhd(66): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_0 RAW2RGB.vhd(67) " "VHDL Process Statement warning at RAW2RGB.vhd(67): signal \"mDATA_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_0 RAW2RGB.vhd(68) " "VHDL Process Statement warning at RAW2RGB.vhd(68): signal \"mDATAd_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_1 RAW2RGB.vhd(68) " "VHDL Process Statement warning at RAW2RGB.vhd(68): signal \"mDATA_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_1 RAW2RGB.vhd(69) " "VHDL Process Statement warning at RAW2RGB.vhd(69): signal \"mDATAd_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 69 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAW2RGB.vhd(70) " "VHDL Process Statement warning at RAW2RGB.vhd(70): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 70 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_0 RAW2RGB.vhd(71) " "VHDL Process Statement warning at RAW2RGB.vhd(71): signal \"mDATAd_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_0 RAW2RGB.vhd(72) " "VHDL Process Statement warning at RAW2RGB.vhd(72): signal \"mDATA_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_1 RAW2RGB.vhd(72) " "VHDL Process Statement warning at RAW2RGB.vhd(72): signal \"mDATAd_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_1 RAW2RGB.vhd(73) " "VHDL Process Statement warning at RAW2RGB.vhd(73): signal \"mDATA_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAW2RGB.vhd(74) " "VHDL Process Statement warning at RAW2RGB.vhd(74): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 74 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_1 RAW2RGB.vhd(75) " "VHDL Process Statement warning at RAW2RGB.vhd(75): signal \"mDATA_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 75 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_0 RAW2RGB.vhd(76) " "VHDL Process Statement warning at RAW2RGB.vhd(76): signal \"mDATA_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_1 RAW2RGB.vhd(76) " "VHDL Process Statement warning at RAW2RGB.vhd(76): signal \"mDATAd_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_0 RAW2RGB.vhd(77) " "VHDL Process Statement warning at RAW2RGB.vhd(77): signal \"mDATAd_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 77 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp RAW2RGB.vhd(78) " "VHDL Process Statement warning at RAW2RGB.vhd(78): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 78 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_1 RAW2RGB.vhd(79) " "VHDL Process Statement warning at RAW2RGB.vhd(79): signal \"mDATAd_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 79 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATAd_0 RAW2RGB.vhd(80) " "VHDL Process Statement warning at RAW2RGB.vhd(80): signal \"mDATAd_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_1 RAW2RGB.vhd(80) " "VHDL Process Statement warning at RAW2RGB.vhd(80): signal \"mDATA_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mDATA_0 RAW2RGB.vhd(81) " "VHDL Process Statement warning at RAW2RGB.vhd(81): signal \"mDATA_0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mCCD_R RAW2RGB.vhd(49) " "VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable \"mCCD_R\", which holds its previous value in one or more paths through the process" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mCCD_G RAW2RGB.vhd(49) " "VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable \"mCCD_G\", which holds its previous value in one or more paths through the process" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mCCD_B RAW2RGB.vhd(49) " "VHDL Process Statement warning at RAW2RGB.vhd(49): inferring latch(es) for signal or variable \"mCCD_B\", which holds its previous value in one or more paths through the process" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[0\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[0\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[1\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[1\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[2\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[2\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[3\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[3\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[4\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[4\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[5\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[5\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[6\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[6\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[7\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[7\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[8\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[8\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[9\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[9\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[10\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[10\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_B\[11\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_B\[11\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[1\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[1\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[2\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[2\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[3\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[3\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[4\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[4\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[5\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[5\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[6\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[6\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[7\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[7\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[8\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[8\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[9\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[9\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[10\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[10\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[11\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[11\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_G\[12\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_G\[12\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[0\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[0\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[1\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[1\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[2\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[2\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[3\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[3\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[4\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[4\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[5\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[5\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[6\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[6\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[7\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[7\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[8\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[8\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[9\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[9\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[10\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[10\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mCCD_R\[11\] RAW2RGB.vhd(49) " "Inferred latch for \"mCCD_R\[11\]\" at RAW2RGB.vhd(49)" {  } { { "V/RAW2RGB.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 49 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649171543 "|DE1_D5M|RAW2RGB:u4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Line_Buffer RAW2RGB:u4\|Line_Buffer:u0 " "Elaborating entity \"Line_Buffer\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\"" {  } { { "V/RAW2RGB.vhd" "u0" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2RGB.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborating entity \"altshift_taps\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "altshift_taps_component" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171744 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Elaborated megafunction instantiation \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\"" {  } { { "V/Line_Buffer.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649171744 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component " "Instantiated megafunction \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649171744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649171744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 1280 " "Parameter \"tap_distance\" = \"1280\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649171744 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 12 " "Parameter \"width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649171744 ""}  } { { "V/Line_Buffer.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Line_Buffer.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649171744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ikn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ikn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ikn " "Found entity 1: shift_taps_ikn" {  } { { "db/shift_taps_ikn.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/shift_taps_ikn.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ikn RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated " "Elaborating entity \"shift_taps_ikn\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cm81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cm81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cm81 " "Found entity 1: altsyncram_cm81" {  } { { "db/altsyncram_cm81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_cm81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649171952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649171952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cm81 RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2 " "Elaborating entity \"altsyncram_cm81\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|altsyncram_cm81:altsyncram2\"" {  } { { "db/shift_taps_ikn.tdf" "altsyncram2" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/shift_taps_ikn.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649171954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3rf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3rf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3rf " "Found entity 1: cntr_3rf" {  } { { "db/cntr_3rf.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/cntr_3rf.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3rf RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1 " "Elaborating entity \"cntr_3rf\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\"" {  } { { "db/shift_taps_ikn.tdf" "cntr1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/shift_taps_ikn.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_mdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_mdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_mdc " "Found entity 1: cmpr_mdc" {  } { { "db/cmpr_mdc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/cmpr_mdc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_mdc RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5 " "Elaborating entity \"cmpr_mdc\" for hierarchy \"RAW2RGB:u4\|Line_Buffer:u0\|altshift_taps:altshift_taps_component\|shift_taps_ikn:auto_generated\|cntr_3rf:cntr1\|cmpr_mdc:cmpr5\"" {  } { { "db/cntr_3rf.tdf" "cmpr5" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/cntr_3rf.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:u5 " "Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:u5\"" {  } { { "DE1_D5M.v" "u5" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:u5\|SEG7_LUT:u0 " "Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:u5\|SEG7_LUT:u0\"" {  } { { "V/SEG7_LUT_8.v" "u0" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/SEG7_LUT_8.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll sdram_pll:u6 " "Elaborating entity \"sdram_pll\" for hierarchy \"sdram_pll:u6\"" {  } { { "DE1_D5M.v" "u6" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sdram_pll:u6\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "altpll_component" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172287 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sdram_pll:u6\|altpll:altpll_component " "Elaborated megafunction instantiation \"sdram_pll:u6\|altpll:altpll_component\"" {  } { { "V/sdram_pll.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649172303 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sdram_pll:u6\|altpll:altpll_component " "Instantiated megafunction \"sdram_pll:u6\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""}  } { { "V/sdram_pll.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/sdram_pll.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649172303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u7 " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u7\"" {  } { { "DE1_D5M.v" "u7" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172303 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(385) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(385): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(431) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(431): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(432) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(432): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(433) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(433): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(434) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(434): truncated value with size 32 to match size of target (23)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(423) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(423) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(423) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(423) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(423): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172318 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(423) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(423)" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 423 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u7\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u7\|control_interface:control1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "control1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172334 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(162) " "Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/control_interface.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(167) " "Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/control_interface.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(192) " "Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control_4Port/control_interface.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/control_interface.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172334 "|DE1_D5M|Sdram_Control_4Port:u7|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u7\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u7\|command:command1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "command1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172334 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172350 "|DE1_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172350 "|DE1_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(275) " "Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control_4Port/command.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/command.v" 275 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1528649172350 "|DE1_D5M|Sdram_Control_4Port:u7|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u7\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u7\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "data_path1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(68) " "Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control_4Port/sdr_data_path.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/sdr_data_path.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649172350 "|DE1_D5M|Sdram_Control_4Port:u7|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\"" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "dcfifo_component" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649172519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649172519 ""}  } { { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649172519 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 176 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "" 0 -1 1528649172604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_m2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_m2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_m2o1 " "Found entity 1: dcfifo_m2o1" {  } { { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 46 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_m2o1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated " "Elaborating entity \"dcfifo_m2o1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_kdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_kdb " "Found entity 1: a_gray2bin_kdb" {  } { { "db/a_gray2bin_kdb.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_gray2bin_kdb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_kdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_kdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_gray2bin_kdb:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g_gray2bin" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_o96.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_o96 " "Found entity 1: a_graycounter_o96" {  } { { "db/a_graycounter_o96.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_o96.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_o96 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p " "Elaborating entity \"a_graycounter_o96\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_o96:rdptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "rdptr_g1p" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 65 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fgc " "Found entity 1: a_graycounter_fgc" {  } { { "db/a_graycounter_fgc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_fgc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fgc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p " "Elaborating entity \"a_graycounter_fgc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_fgc:wrptr_g1p\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_g1p" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_egc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_egc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_egc " "Found entity 1: a_graycounter_egc" {  } { { "db/a_graycounter_egc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_egc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649172950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649172950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_egc Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp " "Elaborating entity \"a_graycounter_egc\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|a_graycounter_egc:wrptr_gp\"" {  } { { "db/dcfifo_m2o1.tdf" "wrptr_gp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649172952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1l81 " "Found entity 1: altsyncram_1l81" {  } { { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1l81 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram " "Elaborating entity \"altsyncram_1l81\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\"" {  } { { "db/dcfifo_m2o1.tdf" "fifo_ram" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_drg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_drg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_drg1 " "Found entity 1: altsyncram_drg1" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_drg1 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14 " "Elaborating entity \"altsyncram_drg1\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\"" {  } { { "db/altsyncram_1l81.tdf" "altsyncram14" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ngh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ngh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ngh " "Found entity 1: dffpipe_ngh" {  } { { "db/dffpipe_ngh.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dffpipe_ngh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ngh Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr " "Elaborating entity \"dffpipe_ngh\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_ngh:rdaclr\"" {  } { { "db/dcfifo_m2o1.tdf" "rdaclr" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 75 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_kec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_kec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_kec " "Found entity 1: dffpipe_kec" {  } { { "db/dffpipe_kec.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dffpipe_kec.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_kec Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp " "Elaborating entity \"dffpipe_kec\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_kec:rs_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_brp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 76 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_rdb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_rdb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_rdb " "Found entity 1: alt_synch_pipe_rdb" {  } { { "db/alt_synch_pipe_rdb.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_rdb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_rdb Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp " "Elaborating entity \"alt_synch_pipe_rdb\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\"" {  } { { "db/dcfifo_m2o1.tdf" "rs_dgwp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dffpipe_pe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18 " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_rdb:rs_dgwp\|dffpipe_pe9:dffpipe18\"" {  } { { "db/alt_synch_pipe_rdb.tdf" "dffpipe18" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_rdb.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dffpipe_oe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|dffpipe_oe9:ws_brp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_brp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 79 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_vd8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_vd8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_vd8 " "Found entity 1: alt_synch_pipe_vd8" {  } { { "db/alt_synch_pipe_vd8.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_vd8.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_vd8 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp " "Elaborating entity \"alt_synch_pipe_vd8\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\"" {  } { { "db/dcfifo_m2o1.tdf" "ws_dgrp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22 " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|alt_synch_pipe_vd8:ws_dgrp\|dffpipe_qe9:dffpipe22\"" {  } { { "db/alt_synch_pipe_vd8.tdf" "dffpipe22" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_synch_pipe_vd8.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_536.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_536 " "Found entity 1: cmpr_536" {  } { { "db/cmpr_536.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/cmpr_536.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649173532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649173532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_536 Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp " "Elaborating entity \"cmpr_536\" for hierarchy \"Sdram_Control_4Port:u7\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|cmpr_536:rdempty_eq_comp\"" {  } { { "db/dcfifo_m2o1.tdf" "rdempty_eq_comp" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_CCD_Config I2C_CCD_Config:u8 " "Elaborating entity \"I2C_CCD_Config\" for hierarchy \"I2C_CCD_Config:u8\"" {  } { { "DE1_D5M.v" "u8" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173882 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(121) " "Verilog HDL assignment warning at I2C_CCD_Config.v(121): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(122) " "Verilog HDL assignment warning at I2C_CCD_Config.v(122): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 I2C_CCD_Config.v(155) " "Verilog HDL assignment warning at I2C_CCD_Config.v(155): truncated value with size 32 to match size of target (25)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_CCD_Config.v(160) " "Verilog HDL assignment warning at I2C_CCD_Config.v(160): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 I2C_CCD_Config.v(185) " "Verilog HDL assignment warning at I2C_CCD_Config.v(185): truncated value with size 32 to match size of target (16)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_CCD_Config.v(235) " "Verilog HDL assignment warning at I2C_CCD_Config.v(235): truncated value with size 32 to match size of target (6)" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173882 "|DE1_D5M|I2C_CCD_Config:u8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller I2C_CCD_Config:u8\|I2C_Controller:u0 " "Elaborating entity \"I2C_Controller\" for hierarchy \"I2C_CCD_Config:u8\|I2C_Controller:u0\"" {  } { { "V/I2C_CCD_Config.v" "u0" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173894 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(70) " "Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173897 "|DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(69) " "Verilog HDL assignment warning at I2C_Controller.v(69): truncated value with size 32 to match size of target (1)" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173897 "|DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 I2C_Controller.v(82) " "Verilog HDL assignment warning at I2C_Controller.v(82): truncated value with size 32 to match size of target (7)" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1528649173897 "|DE1_D5M|I2C_CCD_Config:u8|I2C_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAW2gray RAW2gray:u9 " "Elaborating entity \"RAW2gray\" for hierarchy \"RAW2gray:u9\"" {  } { { "DE1_D5M.v" "u9" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173899 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oRed RAW2gray.vhd(17) " "VHDL Process Statement warning at RAW2gray.vhd(17): signal \"oRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173902 "|DE1_D5M|RAW2gray:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oGreen RAW2gray.vhd(17) " "VHDL Process Statement warning at RAW2gray.vhd(17): signal \"oGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173902 "|DE1_D5M|RAW2gray:u9"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oBlue RAW2gray.vhd(17) " "VHDL Process Statement warning at RAW2gray.vhd(17): signal \"oBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173902 "|DE1_D5M|RAW2gray:u9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:u10 " "Elaborating entity \"mux\" for hierarchy \"mux:u10\"" {  } { { "DE1_D5M.v" "u10" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173904 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch1 mux.vhd(38) " "VHDL Process Statement warning at mux.vhd(38): signal \"switch1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oRed mux.vhd(39) " "VHDL Process Statement warning at mux.vhd(39): signal \"oRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oGreen mux.vhd(40) " "VHDL Process Statement warning at mux.vhd(40): signal \"oGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oBlue mux.vhd(41) " "VHDL Process Statement warning at mux.vhd(41): signal \"oBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch2 mux.vhd(42) " "VHDL Process Statement warning at mux.vhd(42): signal \"switch2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gray mux.vhd(43) " "VHDL Process Statement warning at mux.vhd(43): signal \"gray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gray mux.vhd(44) " "VHDL Process Statement warning at mux.vhd(44): signal \"gray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173907 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "gray mux.vhd(45) " "VHDL Process Statement warning at mux.vhd(45): signal \"gray\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173908 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "switch3 mux.vhd(46) " "VHDL Process Statement warning at mux.vhd(46): signal \"switch3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173908 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "his_R mux.vhd(47) " "VHDL Process Statement warning at mux.vhd(47): signal \"his_R\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173908 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "his_G mux.vhd(48) " "VHDL Process Statement warning at mux.vhd(48): signal \"his_G\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173908 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "his_B mux.vhd(49) " "VHDL Process Statement warning at mux.vhd(49): signal \"his_B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173909 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oRed mux.vhd(51) " "VHDL Process Statement warning at mux.vhd(51): signal \"oRed\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173909 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oGreen mux.vhd(52) " "VHDL Process Statement warning at mux.vhd(52): signal \"oGreen\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173909 "|DE1_D5M|mux:u10"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oBlue mux.vhd(53) " "VHDL Process Statement warning at mux.vhd(53): signal \"oBlue\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "V/mux.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/mux.vhd" 53 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1528649173909 "|DE1_D5M|mux:u10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Histogram Histogram:u11 " "Elaborating entity \"Histogram\" for hierarchy \"Histogram:u11\"" {  } { { "DE1_D5M.v" "u11" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1528649173948 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[11\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 386 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[12\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 417 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[13\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 448 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[14\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 479 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo2\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 319 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[0\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 45 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[1\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 76 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[2\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 107 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[3\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 138 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[4\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 169 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[5\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 200 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[10\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 355 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\] " "Synthesized away node \"Sdram_Control_4Port:u7\|Sdram_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_m2o1:auto_generated\|altsyncram_1l81:fifo_ram\|altsyncram_drg1:altsyncram14\|q_a\[15\]\"" {  } { { "db/altsyncram_drg1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_drg1.tdf" 510 2 0 } } { "db/altsyncram_1l81.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/altsyncram_1l81.tdf" 40 2 0 } } { "db/dcfifo_m2o1.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/dcfifo_m2o1.tdf" 68 2 0 } } { "dcfifo.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/dcfifo.tdf" 188 3 0 } } { "Sdram_Control_4Port/Sdram_FIFO.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_FIFO.v" 89 0 0 } } { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 308 0 0 } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 424 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "" 0 -1 1528649174509 "|DE1_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a15"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "" 0 -1 1528649174509 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "" 0 -1 1528649174509 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "RAW2gray:u9\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAW2gray:u9\|Mult2\"" {  } { { "V/RAW2gray.vhd" "Mult2" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2gray:u9\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2gray:u9\|Div2\"" {  } { { "V/RAW2gray.vhd" "Div2" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAW2gray:u9\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAW2gray:u9\|Mult1\"" {  } { { "V/RAW2gray.vhd" "Mult1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2gray:u9\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2gray:u9\|Div1\"" {  } { { "V/RAW2gray.vhd" "Div1" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "RAW2gray:u9\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"RAW2gray:u9\|Mult0\"" {  } { { "V/RAW2gray.vhd" "Mult0" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "RAW2gray:u9\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"RAW2gray:u9\|Div0\"" {  } { { "V/RAW2gray.vhd" "Div0" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1528649177678 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1528649177678 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649177778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_mult:Mult2 " "Instantiated megafunction \"RAW2gray:u9\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649177778 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649177778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649177863 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649177906 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649177962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2ch " "Found entity 1: add_sub_2ch" {  } { { "db/add_sub_2ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_2ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178063 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6ch " "Found entity 1: add_sub_6ch" {  } { { "db/add_sub_6ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_6ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178148 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult2\|altshift:external_latency_ffs RAW2gray:u9\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178195 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_divide:Div2\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649178264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_divide:Div2 " "Instantiated megafunction \"RAW2gray:u9\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 19 " "Parameter \"LPM_WIDTHN\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178264 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178264 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649178264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0gm " "Found entity 1: lpm_divide_0gm" {  } { { "db/lpm_divide_0gm.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/lpm_divide_0gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/sign_div_unsign_anh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m5f " "Found entity 1: alt_u_div_m5f" {  } { { "db/alt_u_div_m5f.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_u_div_m5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178644 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649178654 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_mult:Mult1 " "Instantiated megafunction \"RAW2gray:u9\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178654 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649178654 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178669 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178685 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_5ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_5ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_5ch " "Found entity 1: add_sub_5ch" {  } { { "db/add_sub_5ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_5ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178769 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_9ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9ch " "Found entity 1: add_sub_9ch" {  } { { "db/add_sub_9ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_9ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649178876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649178876 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult1\|altshift:external_latency_ffs RAW2gray:u9\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649178884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_divide:Div1\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649178896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_divide:Div1 " "Instantiated megafunction \"RAW2gray:u9\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 22 " "Parameter \"LPM_WIDTHN\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649178896 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649178896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qfm " "Found entity 1: lpm_divide_qfm" {  } { { "db/lpm_divide_qfm.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/lpm_divide_qfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_4nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_4nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_4nh " "Found entity 1: sign_div_unsign_4nh" {  } { { "db/sign_div_unsign_4nh.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/sign_div_unsign_4nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a5f " "Found entity 1: alt_u_div_a5f" {  } { { "db/alt_u_div_a5f.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_u_div_a5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649179157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_mult:Mult0 " "Instantiated megafunction \"RAW2gray:u9\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 21 " "Parameter \"LPM_WIDTHP\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 21 " "Parameter \"LPM_WIDTHR\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179157 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649179157 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179177 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_4ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_4ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_4ch " "Found entity 1: add_sub_4ch" {  } { { "db/add_sub_4ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_4ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179296 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179306 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8ch.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8ch.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8ch " "Found entity 1: add_sub_8ch" {  } { { "db/add_sub_8ch.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/add_sub_8ch.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179407 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RAW2gray:u9\|lpm_mult:Mult0\|altshift:external_latency_ffs RAW2gray:u9\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"RAW2gray:u9\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1 1528649179409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAW2gray:u9\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"RAW2gray:u9\|lpm_divide:Div0\"" {  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1528649179427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAW2gray:u9\|lpm_divide:Div0 " "Instantiated megafunction \"RAW2gray:u9\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 21 " "Parameter \"LPM_WIDTHN\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1528649179427 ""}  } { { "V/RAW2gray.vhd" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/RAW2gray.vhd" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1528649179427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pfm " "Found entity 1: lpm_divide_pfm" {  } { { "db/lpm_divide_pfm.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/lpm_divide_pfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_3nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_3nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_3nh " "Found entity 1: sign_div_unsign_3nh" {  } { { "db/sign_div_unsign_3nh.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/sign_div_unsign_3nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_85f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_85f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_85f " "Found entity 1: alt_u_div_85f" {  } { { "db/alt_u_div_85f.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/alt_u_div_85f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1528649179610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1528649179610 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1528649180601 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[16\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[16\]\" and its non-tri-state driver." {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[17\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[17\]\" and its non-tri-state driver." {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_1\[24\] " "Inserted always-enabled tri-state buffer between \"GPIO_1\[24\]\" and its non-tri-state driver." {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1528649180815 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1528649180815 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[0\] " "Bidir \"FL_DQ\[0\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[1\] " "Bidir \"FL_DQ\[1\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[2\] " "Bidir \"FL_DQ\[2\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[3\] " "Bidir \"FL_DQ\[3\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[4\] " "Bidir \"FL_DQ\[4\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[5\] " "Bidir \"FL_DQ\[5\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[6\] " "Bidir \"FL_DQ\[6\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FL_DQ\[7\] " "Bidir \"FL_DQ\[7\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[0\] " "Bidir \"SRAM_DQ\[0\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[1\] " "Bidir \"SRAM_DQ\[1\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[2\] " "Bidir \"SRAM_DQ\[2\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[3\] " "Bidir \"SRAM_DQ\[3\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[4\] " "Bidir \"SRAM_DQ\[4\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[5\] " "Bidir \"SRAM_DQ\[5\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[6\] " "Bidir \"SRAM_DQ\[6\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[7\] " "Bidir \"SRAM_DQ\[7\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[8\] " "Bidir \"SRAM_DQ\[8\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[9\] " "Bidir \"SRAM_DQ\[9\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[10\] " "Bidir \"SRAM_DQ\[10\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[11\] " "Bidir \"SRAM_DQ\[11\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[12\] " "Bidir \"SRAM_DQ\[12\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[13\] " "Bidir \"SRAM_DQ\[13\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[14\] " "Bidir \"SRAM_DQ\[14\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DQ\[15\] " "Bidir \"SRAM_DQ\[15\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT " "Bidir \"SD_DAT\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 176 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT3 " "Bidir \"SD_DAT3\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 177 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "Bidir \"SD_CMD\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 178 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "I2C_SDAT " "Bidir \"I2C_SDAT\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 181 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "Bidir \"AUD_ADCLRCK\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 198 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "Bidir \"AUD_DACLRCK\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 200 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "Bidir \"AUD_BCLK\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 202 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "Bidir \"GPIO_0\[14\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "Bidir \"GPIO_0\[15\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "Bidir \"GPIO_0\[18\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "Bidir \"GPIO_0\[19\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "Bidir \"GPIO_0\[20\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "Bidir \"GPIO_0\[21\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "Bidir \"GPIO_0\[22\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "Bidir \"GPIO_0\[23\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "Bidir \"GPIO_0\[24\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "Bidir \"GPIO_0\[25\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "Bidir \"GPIO_0\[26\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "Bidir \"GPIO_0\[27\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "Bidir \"GPIO_0\[28\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "Bidir \"GPIO_0\[29\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "Bidir \"GPIO_0\[30\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "Bidir \"GPIO_0\[31\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "Bidir \"GPIO_0\[32\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "Bidir \"GPIO_0\[33\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "Bidir \"GPIO_0\[34\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "Bidir \"GPIO_0\[35\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "Bidir \"GPIO_1\[2\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "Bidir \"GPIO_1\[14\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "Bidir \"GPIO_1\[15\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "Bidir \"GPIO_1\[18\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "Bidir \"GPIO_1\[20\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "Bidir \"GPIO_1\[25\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "Bidir \"GPIO_1\[26\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "Bidir \"GPIO_1\[27\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "Bidir \"GPIO_1\[28\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "Bidir \"GPIO_1\[29\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "Bidir \"GPIO_1\[30\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "Bidir \"GPIO_1\[31\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "Bidir \"GPIO_1\[32\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "Bidir \"GPIO_1\[33\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "Bidir \"GPIO_1\[34\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "Bidir \"GPIO_1\[35\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "Bidir \"GPIO_1\[0\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "Bidir \"GPIO_1\[1\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "Bidir \"GPIO_1\[3\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "Bidir \"GPIO_1\[4\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "Bidir \"GPIO_1\[5\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "Bidir \"GPIO_1\[6\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "Bidir \"GPIO_1\[7\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "Bidir \"GPIO_1\[8\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "Bidir \"GPIO_1\[9\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "Bidir \"GPIO_1\[10\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "Bidir \"GPIO_1\[11\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "Bidir \"GPIO_1\[12\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "Bidir \"GPIO_1\[13\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "Bidir \"GPIO_1\[21\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "Bidir \"GPIO_1\[22\]\" has no driver" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1528649180815 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1528649180815 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "GPIO_1\[19\] VCC pin " "The pin \"GPIO_1\[19\]\" is fed by VCC" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1528649180823 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1528649180823 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 64 -1 0 } } { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 79 -1 0 } } { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 63 -1 0 } } { "db/a_graycounter_egc.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_egc.tdf" 37 2 0 } } { "db/a_graycounter_o96.tdf" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/db/a_graycounter_o96.tdf" 37 2 0 } } { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 59 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1528649180965 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1528649180965 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[16\]~synth " "Node \"GPIO_1\[16\]~synth\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1528649182778 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[17\]~synth " "Node \"GPIO_1\[17\]~synth\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1528649182778 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[19\]~synth " "Node \"GPIO_1\[19\]~synth\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1528649182778 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_1\[24\]~synth " "Node \"GPIO_1\[24\]~synth\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1528649182778 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1528649182778 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[0\] GND " "Pin \"FL_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[1\] GND " "Pin \"FL_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[2\] GND " "Pin \"FL_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[3\] GND " "Pin \"FL_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[4\] GND " "Pin \"FL_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[5\] GND " "Pin \"FL_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[6\] GND " "Pin \"FL_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[7\] GND " "Pin \"FL_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[8\] GND " "Pin \"FL_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[9\] GND " "Pin \"FL_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[10\] GND " "Pin \"FL_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[11\] GND " "Pin \"FL_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[12\] GND " "Pin \"FL_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[13\] GND " "Pin \"FL_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[14\] GND " "Pin \"FL_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[15\] GND " "Pin \"FL_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[16\] GND " "Pin \"FL_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[17\] GND " "Pin \"FL_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[18\] GND " "Pin \"FL_ADDR\[18\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[19\] GND " "Pin \"FL_ADDR\[19\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[20\] GND " "Pin \"FL_ADDR\[20\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_ADDR\[21\] GND " "Pin \"FL_ADDR\[21\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 162 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_ADDR[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_WE_N GND " "Pin \"FL_WE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 163 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_RST_N GND " "Pin \"FL_RST_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 164 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_OE_N GND " "Pin \"FL_OE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 165 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "FL_CE_N GND " "Pin \"FL_CE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 166 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|FL_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 169 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_N GND " "Pin \"SRAM_UB_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 170 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_UB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_N GND " "Pin \"SRAM_LB_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 171 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_LB_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_N GND " "Pin \"SRAM_WE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 172 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_WE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_N GND " "Pin \"SRAM_CE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 173 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_CE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_N GND " "Pin \"SRAM_OE_N\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 174 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SRAM_OE_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 179 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "TDO GND " "Pin \"TDO\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 190 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|TDO"} { "Warning" "WMLS_MLS_STUCK_PIN" "I2C_SCLK GND " "Pin \"I2C_SCLK\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 182 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|VGA_B[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 201 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 203 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1528649182778 "|DE1_D5M|AUD_XCK"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1528649182778 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1528649185331 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1528649186149 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1528649186149 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[0\] " "No output dependent on input pin \"CLOCK_24\[0\]\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|CLOCK_24[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_24\[1\] " "No output dependent on input pin \"CLOCK_24\[1\]\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 128 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|CLOCK_24[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[1\] " "No output dependent on input pin \"CLOCK_27\[1\]\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 129 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|CLOCK_27[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "EXT_CLOCK " "No output dependent on input pin \"EXT_CLOCK\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 131 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|EXT_CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TDI " "No output dependent on input pin \"TDI\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|TDI"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCK " "No output dependent on input pin \"TCK\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|TCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TCS " "No output dependent on input pin \"TCS\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 189 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|TCS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_DAT " "No output dependent on input pin \"PS2_DAT\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 184 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|PS2_DAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PS2_CLK " "No output dependent on input pin \"PS2_CLK\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 185 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|PS2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1528649186619 "|DE1_D5M|AUD_ADCDAT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1528649186619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3862 " "Implemented 3862 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1528649186619 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1528649186619 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "119 " "Implemented 119 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1528649186619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3492 " "Implemented 3492 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1528649186619 ""} { "Info" "ICUT_CUT_TM_RAMS" "68 " "Implemented 68 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1528649186619 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "" 0 -1 1528649186619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1528649186619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 334 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 334 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "436 " "Peak virtual memory: 436 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1528649186750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 19:46:26 2018 " "Processing ended: Sun Jun 10 19:46:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1528649186750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1528649186750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1528649186750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1528649186750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1528649188307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1528649188307 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:46:28 2018 " "Processing started: Sun Jun 10 19:46:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1528649188307 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1528649188307 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1528649188307 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1528649188692 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_D5M EP2C20F484C7 " "Selected device EP2C20F484C7 for design \"DE1_D5M\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1528649188755 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1528649188792 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1528649188792 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "sdram_pll:u6\|altpll:altpll_component\|pll Cyclone II PLL " "Implemented PLL \"sdram_pll:u6\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk0 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1654 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1528649188839 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "sdram_pll:u6\|altpll:altpll_component\|_clk1 5 2 -135 -3000 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of -135 degrees (-3000 ps) for sdram_pll:u6\|altpll:altpll_component\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 917 3 0 } } { "" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1655 8288 9036 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1 1528649188839 ""}  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 920 3 0 } } { "" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1654 8288 9036 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1 1528649188839 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1528649189254 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1528649189264 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Device EP2C15AF484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1528649189773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Device EP2C35F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1528649189773 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Device EP2C50F484C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1528649189773 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1528649189773 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 9278 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1528649189773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 9279 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1528649189773 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 9280 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1528649189773 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1528649189773 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1528649189789 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "23 301 " "No exact pin location assignment(s) for 23 pins of 301 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT " "Pin SD_DAT not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 176 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_DAT3 " "Pin SD_DAT3 not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 177 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CMD " "Pin SD_CMD not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 178 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FL_CE_N " "Pin FL_CE_N not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_CE_N } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 166 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_CE_N } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 433 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SD_CLK " "Pin SD_CLK not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_CLK } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 179 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 442 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[4\] " "Pin VGA_R\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[4] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 318 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[5\] " "Pin VGA_R\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[5] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 319 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[6\] " "Pin VGA_R\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[6] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 320 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[7\] " "Pin VGA_R\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[7] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 321 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[8\] " "Pin VGA_R\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[8] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 322 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_R\[9\] " "Pin VGA_R\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_R[9] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 194 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_R[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 323 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[4\] " "Pin VGA_G\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[4] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[5\] " "Pin VGA_G\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[5] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 329 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[6\] " "Pin VGA_G\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[6] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 330 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[7\] " "Pin VGA_G\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[7] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 331 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[8\] " "Pin VGA_G\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[8] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 332 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_G\[9\] " "Pin VGA_G\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_G[9] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 195 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_G[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 333 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[4\] " "Pin VGA_B\[4\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[4] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 338 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[5\] " "Pin VGA_B\[5\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[5] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 339 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[6\] " "Pin VGA_B\[6\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[6] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 340 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[7\] " "Pin VGA_B\[7\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[7] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 341 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[8\] " "Pin VGA_B\[8\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[8] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 342 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VGA_B\[9\] " "Pin VGA_B\[9\] not assigned to an exact location on the device" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { VGA_B[9] } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 196 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_B[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 343 8288 9036 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1528649190120 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1528649190120 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1528649190622 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1528649190622 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1528649190622 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1528649190622 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_D5M.sdc " "Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1528649190697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1528649190697 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1528649190697 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1528649190766 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""}  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 130 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 416 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""}  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1654 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1) " "Automatically promoted node sdram_pll:u6\|altpll:altpll_component\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""}  } { { "altpll.tdf" "" { Text "d:/altera/12.1/quartus/libraries/megafunctions/altpll.tdf" 539 3 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sdram_pll:u6|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1654 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rClk\[0\]  " "Automatically promoted node rClk\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_1\[16\] " "Destination node GPIO_1\[16\]" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rClk\[0\]~0 " "Destination node rClk\[0\]~0" {  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 290 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 7583 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1528649191214 ""}  } { { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 290 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { rClk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 2020 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "Automatically promoted node I2C_CCD_Config:u8\|mI2C_CTRL_CLK " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1 " "Destination node I2C_CCD_Config:u8\|I2C_Controller:u0\|I2C_SCLK~1" {  } { { "V/I2C_Controller.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_Controller.v" 58 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 3935 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0 " "Destination node I2C_CCD_Config:u8\|mI2C_CTRL_CLK~0" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 5620 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1528649191214 ""}  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 68 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|mI2C_CTRL_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1135 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_0  " "Automatically promoted node Reset_Delay:u2\|oRST_0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|mRD~0 " "Destination node Sdram_Control_4Port:u7\|mRD~0" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 166 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|mRD~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 3833 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_0~0 " "Destination node Reset_Delay:u2\|oRST_0~0" {  } { { "V/Reset_Delay.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v" 46 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 3871 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[20\]~17 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[20\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[20]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6289 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR1_ADDR\[20\]~20 " "Destination node Sdram_Control_4Port:u7\|rWR1_ADDR\[20\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR1_ADDR[20]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6294 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[12\]~19 " "Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[12\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[12]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6301 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD2_ADDR\[12\]~20 " "Destination node Sdram_Control_4Port:u7\|rRD2_ADDR\[12\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD2_ADDR[12]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6302 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[20\]~19 " "Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[20\]~19" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[20]~19 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6309 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rWR2_ADDR\[20\]~20 " "Destination node Sdram_Control_4Port:u7\|rWR2_ADDR\[20\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rWR2_ADDR[20]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6310 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~17 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~17" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~17 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6313 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~20 " "Destination node Sdram_Control_4Port:u7\|rRD1_ADDR\[8\]~20" {  } { { "Sdram_Control_4Port/Sdram_Control_4Port.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/Sdram_Control_4Port/Sdram_Control_4Port.v" 443 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sdram_Control_4Port:u7|rRD1_ADDR[8]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 6318 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1528649191214 ""}  } { { "V/Reset_Delay.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v" 46 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1964 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset_Delay:u2\|oRST_2  " "Automatically promoted node Reset_Delay:u2\|oRST_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Reset_Delay:u2\|oRST_2~0 " "Destination node Reset_Delay:u2\|oRST_2~0" {  } { { "V/Reset_Delay.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v" 48 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 3670 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C_CCD_Config:u8\|i2c_reset~0 " "Destination node I2C_CCD_Config:u8\|i2c_reset~0" {  } { { "V/I2C_CCD_Config.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/I2C_CCD_Config.v" 162 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_CCD_Config:u8|i2c_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 5588 8288 9036 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "" 0 -1 1528649191214 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1 1528649191214 ""}  } { { "V/Reset_Delay.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/V/Reset_Delay.v" 48 -1 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset_Delay:u2|oRST_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 1961 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1528649191214 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1528649191817 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1528649191827 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1528649191827 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1528649191837 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1528649192358 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1528649192368 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1528649192368 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1528649192370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1528649192620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "14 I/O " "Packed 14 registers into blocks of type I/O" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1 1528649192632 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1528649192632 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "23 unused 3.3V 0 20 3 " "Number of I/O pins in group: 23 (unused VREF, 3.3V VCCIO, 0 input, 20 output, 3 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1528649192680 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1528649192680 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1528649192680 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 40 1 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 40 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 32 1 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 32 total pin(s) used --  1 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 28 15 " "I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 28 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 38 2 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 38 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 36 3 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 36 total pin(s) used --  3 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 31 5 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 31 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 35 5 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 35 total pin(s) used --  5 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 41 2 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 41 total pin(s) used --  2 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1528649192680 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1528649192680 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1528649192680 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1528649192902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1528649194687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1528649197409 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1528649197440 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1528649208218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1528649208218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1528649209322 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X25_Y14 X37_Y27 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } { { "loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27"} 25 14 13 14 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1528649216944 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1528649216944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:11 " "Fitter routing operations ending: elapsed time is 00:00:11" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1528649220754 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1528649220754 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1528649220754 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1528649220861 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "274 " "Found 274 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[0\] 0 " "Pin \"FL_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[1\] 0 " "Pin \"FL_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[2\] 0 " "Pin \"FL_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[3\] 0 " "Pin \"FL_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[4\] 0 " "Pin \"FL_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[5\] 0 " "Pin \"FL_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[6\] 0 " "Pin \"FL_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_DQ\[7\] 0 " "Pin \"FL_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT 0 " "Pin \"SD_DAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[2\] 0 " "Pin \"GPIO_1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[14\] 0 " "Pin \"GPIO_1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[15\] 0 " "Pin \"GPIO_1\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[18\] 0 " "Pin \"GPIO_1\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[20\] 0 " "Pin \"GPIO_1\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[25\] 0 " "Pin \"GPIO_1\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[26\] 0 " "Pin \"GPIO_1\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[27\] 0 " "Pin \"GPIO_1\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[28\] 0 " "Pin \"GPIO_1\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[29\] 0 " "Pin \"GPIO_1\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[30\] 0 " "Pin \"GPIO_1\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[31\] 0 " "Pin \"GPIO_1\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[32\] 0 " "Pin \"GPIO_1\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[33\] 0 " "Pin \"GPIO_1\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[34\] 0 " "Pin \"GPIO_1\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[35\] 0 " "Pin \"GPIO_1\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[0\] 0 " "Pin \"GPIO_1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[1\] 0 " "Pin \"GPIO_1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[3\] 0 " "Pin \"GPIO_1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[4\] 0 " "Pin \"GPIO_1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[5\] 0 " "Pin \"GPIO_1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[6\] 0 " "Pin \"GPIO_1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[7\] 0 " "Pin \"GPIO_1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[8\] 0 " "Pin \"GPIO_1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[9\] 0 " "Pin \"GPIO_1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[10\] 0 " "Pin \"GPIO_1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[11\] 0 " "Pin \"GPIO_1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[12\] 0 " "Pin \"GPIO_1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[13\] 0 " "Pin \"GPIO_1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[16\] 0 " "Pin \"GPIO_1\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[17\] 0 " "Pin \"GPIO_1\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[19\] 0 " "Pin \"GPIO_1\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[21\] 0 " "Pin \"GPIO_1\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[22\] 0 " "Pin \"GPIO_1\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[23\] 0 " "Pin \"GPIO_1\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_1\[24\] 0 " "Pin \"GPIO_1\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "UART_TXD 0 " "Pin \"UART_TXD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[0\] 0 " "Pin \"FL_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[1\] 0 " "Pin \"FL_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[2\] 0 " "Pin \"FL_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[3\] 0 " "Pin \"FL_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[4\] 0 " "Pin \"FL_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[5\] 0 " "Pin \"FL_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[6\] 0 " "Pin \"FL_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[7\] 0 " "Pin \"FL_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[8\] 0 " "Pin \"FL_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[9\] 0 " "Pin \"FL_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[10\] 0 " "Pin \"FL_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[11\] 0 " "Pin \"FL_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[12\] 0 " "Pin \"FL_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[13\] 0 " "Pin \"FL_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[14\] 0 " "Pin \"FL_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[15\] 0 " "Pin \"FL_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[16\] 0 " "Pin \"FL_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[17\] 0 " "Pin \"FL_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[18\] 0 " "Pin \"FL_ADDR\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[19\] 0 " "Pin \"FL_ADDR\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[20\] 0 " "Pin \"FL_ADDR\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_ADDR\[21\] 0 " "Pin \"FL_ADDR\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_WE_N 0 " "Pin \"FL_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_RST_N 0 " "Pin \"FL_RST_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_OE_N 0 " "Pin \"FL_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FL_CE_N 0 " "Pin \"FL_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TDO 0 " "Pin \"TDO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1528649221062 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1528649221062 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1528649222343 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1528649222713 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1528649224069 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1528649224532 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1 1528649224601 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "102 " "Following 102 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[0\] a permanently disabled " "Pin FL_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 250 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[1\] a permanently disabled " "Pin FL_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 251 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[2\] a permanently disabled " "Pin FL_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 252 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[3\] a permanently disabled " "Pin FL_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 253 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[4\] a permanently disabled " "Pin FL_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 254 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[5\] a permanently disabled " "Pin FL_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 255 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[6\] a permanently disabled " "Pin FL_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 256 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FL_DQ\[7\] a permanently disabled " "Pin FL_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { FL_DQ[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 161 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { FL_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 257 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[0\] a permanently disabled " "Pin SRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 280 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[1\] a permanently disabled " "Pin SRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 281 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[2\] a permanently disabled " "Pin SRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 282 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[3\] a permanently disabled " "Pin SRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 283 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[4\] a permanently disabled " "Pin SRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 284 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[5\] a permanently disabled " "Pin SRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 285 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[6\] a permanently disabled " "Pin SRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 286 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[7\] a permanently disabled " "Pin SRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 287 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[8\] a permanently disabled " "Pin SRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 288 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[9\] a permanently disabled " "Pin SRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 289 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[10\] a permanently disabled " "Pin SRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 290 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[11\] a permanently disabled " "Pin SRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 291 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[12\] a permanently disabled " "Pin SRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 292 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[13\] a permanently disabled " "Pin SRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 293 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[14\] a permanently disabled " "Pin SRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 294 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_DQ\[15\] a permanently disabled " "Pin SRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SRAM_DQ[15] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 168 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 295 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT a permanently disabled " "Pin SD_DAT has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 176 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 439 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Pin SD_DAT3 has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 177 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 440 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { SD_CMD } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 178 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_CMD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 441 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "I2C_SDAT a permanently disabled " "Pin I2C_SDAT has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { I2C_SDAT } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 181 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2C_SDAT } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 447 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 198 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 453 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 200 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 455 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 202 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 457 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 344 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 345 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 346 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 347 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 348 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 349 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 350 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 351 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 352 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 353 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 354 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 355 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 356 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 357 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 358 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[15] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 359 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[16] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 360 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[17] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 361 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[18] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 362 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[19] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 363 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[20] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 364 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[21] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 365 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[22] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 366 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[23] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 367 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[24] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 368 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[25] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 369 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[26] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 370 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[27] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 371 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[28] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 372 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[29] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 373 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[30] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 374 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[31] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 375 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[32] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 376 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 377 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[34] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 378 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_0[35] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 205 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 379 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[2] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 382 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[14] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 394 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[15] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 395 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[18] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 396 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[20] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 398 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[25] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 403 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[26] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 404 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[27] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 405 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[28] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 406 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[29] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 407 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[30] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 408 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[31] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 409 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[32] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 410 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[33] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 411 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[34] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 412 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[35] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 413 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[0] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 380 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[1] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 381 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[3] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 383 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[4] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 384 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[5] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 385 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[6] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 386 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[7] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 387 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[8] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 388 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[9] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 389 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[10] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 390 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[11] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 391 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[12] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 392 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[13] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 393 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently enabled " "Pin GPIO_1\[16\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[16] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 156 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently enabled " "Pin GPIO_1\[17\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[17] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 157 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently enabled " "Pin GPIO_1\[19\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[19] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 397 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[21] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 399 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[22] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 400 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently enabled " "Pin GPIO_1\[24\] has a permanently enabled output enable" {  } { { "d:/altera/12.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/12.1/quartus/bin/pin_planner.ppl" { GPIO_1[24] } } } { "d:/altera/12.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/12.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_D5M.v" "" { Text "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.v" 206 0 0 } } { "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/12.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_1[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/" { { 0 { 0 ""} 0 402 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1528649224802 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1528649224802 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1528649224818 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.fit.smsg " "Generated suppressed messages file D:/altera/12.1/Project/DE1_CAMERA/DE1_CAMERA/DE1_D5M.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1528649225350 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "479 " "Peak virtual memory: 479 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1528649226368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 19:47:06 2018 " "Processing ended: Sun Jun 10 19:47:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1528649226368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1528649226368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1528649226368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1528649226368 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1528649228079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1528649228079 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:47:07 2018 " "Processing started: Sun Jun 10 19:47:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1528649228079 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1528649228079 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_D5M -c DE1_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1528649228095 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1528649229584 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1528649229644 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "372 " "Peak virtual memory: 372 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1528649230349 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 19:47:10 2018 " "Processing ended: Sun Jun 10 19:47:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1528649230349 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1528649230349 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1528649230349 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1528649230349 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1528649231151 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1528649232191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1528649232207 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 10 19:47:11 2018 " "Processing started: Sun Jun 10 19:47:11 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1528649232207 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1528649232207 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_D5M -c DE1_D5M " "Command: quartus_sta DE1_D5M -c DE1_D5M" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1528649232207 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1528649232385 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1528649232739 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1528649232770 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1528649232770 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_m2o1 " "Entity dcfifo_m2o1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe22\|dffe23a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1528649233234 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe18\|dffe19a* " {  } {  } 0 332166 "%1!s!" 0 0 "" 0 -1 1528649233234 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "" 0 -1 1528649233234 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "" 0 -1 1528649233234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DE1_D5M.sdc " "Synopsys Design Constraints File file not found: 'DE1_D5M.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1528649233256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1528649233256 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1528649233256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u6\|altpll_component\|pll\|clk\[0\]\} \{u6\|altpll_component\|pll\|clk\[0\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{u6\|altpll_component\|pll\|clk\[0\]\} \{u6\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1528649233256 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|pll\|clk\[1\]\} \{u6\|altpll_component\|pll\|clk\[1\]\} " "create_generated_clock -source \{u6\|altpll_component\|pll\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -phase -135.00 -duty_cycle 50.00 -name \{u6\|altpll_component\|pll\|clk\[1\]\} \{u6\|altpll_component\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1528649233256 ""}  } {  } 0 332110 "%1!s!" 0 0 "" 0 -1 1528649233256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1528649233256 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name GPIO_1\[0\] GPIO_1\[0\] " "create_clock -period 1.000 -name GPIO_1\[0\] GPIO_1\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1528649233256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name rClk\[0\] rClk\[0\] " "create_clock -period 1.000 -name rClk\[0\] rClk\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1528649233256 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_CCD_Config:u8\|mI2C_CTRL_CLK I2C_CCD_Config:u8\|mI2C_CTRL_CLK " "create_clock -period 1.000 -name I2C_CCD_Config:u8\|mI2C_CTRL_CLK I2C_CCD_Config:u8\|mI2C_CTRL_CLK" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1528649233256 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1528649233256 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1528649233296 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1528649233340 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1528649233477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -64.650 " "Worst-case setup slack is -64.650" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -64.650    -18887.013 GPIO_1\[0\]  " "  -64.650    -18887.013 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.678      -366.726 rClk\[0\]  " "   -4.678      -366.726 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.509      -272.359 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -4.509      -272.359 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.101      -174.133 u6\|altpll_component\|pll\|clk\[0\]  " "   -3.101      -174.133 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.947         0.000 CLOCK_50  " "    2.947         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649233477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.703 " "Worst-case hold slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703        -5.398 CLOCK_50  " "   -2.703        -5.398 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.134        -0.134 GPIO_1\[0\]  " "   -0.134        -0.134 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.445         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 rClk\[0\]  " "    0.445         0.000 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    0.445         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233518 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649233518 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.863 " "Worst-case recovery slack is -4.863" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.863      -107.344 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -4.863      -107.344 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.328      -423.785 rClk\[0\]  " "   -4.328      -423.785 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.232      -377.058 GPIO_1\[0\]  " "   -3.232      -377.058 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.164      -706.642 u6\|altpll_component\|pll\|clk\[0\]  " "   -3.164      -706.642 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.391         0.000 CLOCK_50  " "   14.391         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649233526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.686 " "Worst-case removal slack is 1.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.686         0.000 rClk\[0\]  " "    1.686         0.000 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.563         0.000 GPIO_1\[0\]  " "    2.563         0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.792         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    3.792         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.931         0.000 CLOCK_50  " "    3.931         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.170         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    5.170         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649233526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.333 " "Worst-case minimum pulse width slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333     -2524.969 GPIO_1\[0\]  " "   -2.333     -2524.969 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.064      -269.258 rClk\[0\]  " "   -2.064      -269.258 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.611       -87.984 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.611       -87.984 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.436         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    1.436         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.889         0.000 CLOCK_50  " "    8.889         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649233536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649233536 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1528649235182 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1528649235190 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1528649235403 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.799 " "Worst-case setup slack is -23.799" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.799     -6727.472 GPIO_1\[0\]  " "  -23.799     -6727.472 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.305       -69.637 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -1.305       -69.637 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.078       -74.699 rClk\[0\]  " "   -1.078       -74.699 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.205         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    0.205         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.105         0.000 CLOCK_50  " "    2.105         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235423 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649235423 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.730 " "Worst-case hold slack is -1.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.730        -3.455 CLOCK_50  " "   -1.730        -3.455 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.089        -0.089 GPIO_1\[0\]  " "   -0.089        -0.089 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    0.215         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 rClk\[0\]  " "    0.215         0.000 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    0.215         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235463 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649235463 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.237 " "Worst-case recovery slack is -2.237" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.237      -197.398 rClk\[0\]  " "   -2.237      -197.398 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -234.343 GPIO_1\[0\]  " "   -1.941      -234.343 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.479       -32.042 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -1.479       -32.042 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510       -66.714 u6\|altpll_component\|pll\|clk\[0\]  " "   -0.510       -66.714 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.722         0.000 CLOCK_50  " "   17.722         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649235491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.089 " "Worst-case removal slack is 1.089" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.089         0.000 rClk\[0\]  " "    1.089         0.000 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.644         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "    1.644         0.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.734         0.000 CLOCK_50  " "    1.734         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017         0.000 GPIO_1\[0\]  " "    2.017         0.000 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.107         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    4.107         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649235513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.880 " "Worst-case minimum pulse width slack is -1.880" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880     -2064.161 GPIO_1\[0\]  " "   -1.880     -2064.161 GPIO_1\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.880      -231.800 rClk\[0\]  " "   -1.880      -231.800 rClk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -72.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK  " "   -0.500       -72.000 I2C_CCD_Config:u8\|mI2C_CTRL_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.873         0.000 u6\|altpll_component\|pll\|clk\[0\]  " "    1.873         0.000 u6\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLOCK_50  " "    9.000         0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1528649235533 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1528649235533 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1528649237416 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1528649237519 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1528649237519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "388 " "Peak virtual memory: 388 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1528649237832 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 10 19:47:17 2018 " "Processing ended: Sun Jun 10 19:47:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1528649237832 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1528649237832 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1528649237832 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1528649237832 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 345 s " "Quartus II Full Compilation was successful. 0 errors, 345 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1528649238820 ""}
