<html><body><samp><pre>
<!@TC:1742404260>

Loading design for application trce from file sdram_controller_impl1.ncd.
Design name: sdram_controller
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-4000HC
Package:     CABGA256
Performance: 4
Loading device for application trce from file 'xo2c4000.nph' in environment: C:/lscc/diamond/3.14/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 36.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.14.0.75.2
Wed Mar 19 17:59:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 2987 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 3.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.594ns  (30.5% logic, 69.5% route), 6 logic levels.

 Constraint Details:

      9.594ns physical path delay SLICE_5 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.674ns

 Physical Path Details:

      Data path SLICE_5 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.008     R12C18D.Q1 to     R12C17C.B1 delay_counter[6]
CTOF_DEL    ---     0.495     R12C17C.B1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.594   (30.5% logic, 69.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C18D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.640ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.560ns  (30.6% logic, 69.4% route), 6 logic levels.

 Constraint Details:

      9.560ns physical path delay SLICE_20 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.640ns

 Physical Path Details:

      Data path SLICE_20 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17B.CLK to     R12C17B.Q0 SLICE_20 (from clk_c)
ROUTE         2     0.974     R12C17B.Q0 to     R12C17C.A1 delay_counter[5]
CTOF_DEL    ---     0.495     R12C17C.A1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.560   (30.6% logic, 69.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C17B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.603ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[3]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.523ns  (35.9% logic, 64.1% route), 7 logic levels.

 Constraint Details:

      9.523ns physical path delay SLICE_15 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.603ns

 Physical Path Details:

      Data path SLICE_15 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C13C.CLK to     R15C13C.Q0 SLICE_15 (from clk_c)
ROUTE         2     1.390     R15C13C.Q0 to     R16C13B.A0 refresh_counter[3]
CTOF_DEL    ---     0.495     R16C13B.A0 to     R16C13B.F0 SLICE_71
ROUTE         1     0.744     R16C13B.F0 to     R16C14C.C0 un1_refresh_counterlt8
CTOF_DEL    ---     0.495     R16C14C.C0 to     R16C14C.F0 SLICE_52
ROUTE         1     0.645     R16C14C.F0 to     R14C14B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_46
ROUTE         4     0.646     R14C14B.F1 to     R13C14A.D1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C14A.D1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.523   (35.9% logic, 64.1% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_15:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C13C.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.522ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.442ns  (36.2% logic, 63.8% route), 7 logic levels.

 Constraint Details:

      9.442ns physical path delay SLICE_13 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.522ns

 Physical Path Details:

      Data path SLICE_13 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C14A.CLK to     R15C14A.Q0 SLICE_13 (from clk_c)
ROUTE         2     1.427     R15C14A.Q0 to     R16C14C.B1 refresh_counter[7]
CTOF_DEL    ---     0.495     R16C14C.B1 to     R16C14C.F1 SLICE_52
ROUTE         1     0.626     R16C14C.F1 to     R16C14C.D0 state_srsts_i_a2_1_2[12]
CTOF_DEL    ---     0.495     R16C14C.D0 to     R16C14C.F0 SLICE_52
ROUTE         1     0.645     R16C14C.F0 to     R14C14B.D1 un1_refresh_counterlt15
CTOF_DEL    ---     0.495     R14C14B.D1 to     R14C14B.F1 SLICE_46
ROUTE         4     0.646     R14C14B.F1 to     R13C14A.D1 state_srsts_i_a2[12]
CTOF_DEL    ---     0.495     R13C14A.D1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.442   (36.2% logic, 63.8% route), 7 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R15C14A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.439ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[7]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.359ns  (31.3% logic, 68.7% route), 6 logic levels.

 Constraint Details:

      9.359ns physical path delay SLICE_4 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.439ns

 Physical Path Details:

      Data path SLICE_4 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C19A.CLK to     R12C19A.Q0 SLICE_4 (from clk_c)
ROUTE         2     0.773     R12C19A.Q0 to     R12C17C.C1 delay_counter[7]
CTOF_DEL    ---     0.495     R12C17C.C1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.359   (31.3% logic, 68.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_4:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C19A.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.414ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.334ns  (31.4% logic, 68.6% route), 6 logic levels.

 Constraint Details:

      9.334ns physical path delay SLICE_5 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.414ns

 Physical Path Details:

      Data path SLICE_5 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.008     R12C18D.Q1 to     R12C17C.B1 delay_counter[6]
CTOF_DEL    ---     0.495     R12C17C.B1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     0.372     R12C20C.F1 to     R12C20B.D1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R12C20B.D1 to     R12C20B.F1 SLICE_45
ROUTE         6     0.461     R12C20B.F1 to     R12C20B.C0 N_114
CTOF_DEL    ---     0.495     R12C20B.C0 to     R12C20B.F0 SLICE_45
ROUTE         1     1.554     R12C20B.F0 to     R13C14B.D0 next_command_i_0_a2_0[3]
CTOF_DEL    ---     0.495     R13C14B.D0 to     R13C14B.F0 SLICE_37
ROUTE         1     1.599     R13C14B.F0 to  IOL_B15B.OPOS N_130_i (to clk_c)
                  --------
                    9.334   (31.4% logic, 68.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C18D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B15B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.380ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.300ns  (31.5% logic, 68.5% route), 6 logic levels.

 Constraint Details:

      9.300ns physical path delay SLICE_20 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.380ns

 Physical Path Details:

      Data path SLICE_20 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17B.CLK to     R12C17B.Q0 SLICE_20 (from clk_c)
ROUTE         2     0.974     R12C17B.Q0 to     R12C17C.A1 delay_counter[5]
CTOF_DEL    ---     0.495     R12C17C.A1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     0.372     R12C20C.F1 to     R12C20B.D1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R12C20B.D1 to     R12C20B.F1 SLICE_45
ROUTE         6     0.461     R12C20B.F1 to     R12C20B.C0 N_114
CTOF_DEL    ---     0.495     R12C20B.C0 to     R12C20B.F0 SLICE_45
ROUTE         1     1.554     R12C20B.F0 to     R13C14B.D0 next_command_i_0_a2_0[3]
CTOF_DEL    ---     0.495     R13C14B.D0 to     R13C14B.F0 SLICE_37
ROUTE         1     1.599     R13C14B.F0 to  IOL_B15B.OPOS N_130_i (to clk_c)
                  --------
                    9.300   (31.5% logic, 68.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C17B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B15B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.366ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[6]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.286ns  (31.5% logic, 68.5% route), 6 logic levels.

 Constraint Details:

      9.286ns physical path delay SLICE_5 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.366ns

 Physical Path Details:

      Data path SLICE_5 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C18D.CLK to     R12C18D.Q1 SLICE_5 (from clk_c)
ROUTE         2     1.008     R12C18D.Q1 to     R12C17C.B1 delay_counter[6]
CTOF_DEL    ---     0.495     R12C17C.B1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.445     R13C14B.F1 to     R13C14B.C0 N_140
CTOF_DEL    ---     0.495     R13C14B.C0 to     R13C14B.F0 SLICE_37
ROUTE         1     1.599     R13C14B.F0 to  IOL_B15B.OPOS N_130_i (to clk_c)
                  --------
                    9.286   (31.5% logic, 68.5% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_5:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C18D.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B15B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.332ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[5]  (from clk_c +)
   Destination:    FF         Data in        command_0io[3]  (to clk_c +)

   Delay:               9.252ns  (31.6% logic, 68.4% route), 6 logic levels.

 Constraint Details:

      9.252ns physical path delay SLICE_20 to ram_side_wr_en_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.332ns

 Physical Path Details:

      Data path SLICE_20 to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C17B.CLK to     R12C17B.Q0 SLICE_20 (from clk_c)
ROUTE         2     0.974     R12C17B.Q0 to     R12C17C.A1 delay_counter[5]
CTOF_DEL    ---     0.495     R12C17C.A1 to     R12C17C.F1 SLICE_69
ROUTE         1     1.413     R12C17C.F1 to     R12C20C.A1 next_state_0_sqmuxa_7_i_a2_9
CTOF_DEL    ---     0.495     R12C20C.A1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.445     R13C14B.F1 to     R13C14B.C0 N_140
CTOF_DEL    ---     0.495     R13C14B.C0 to     R13C14B.F0 SLICE_37
ROUTE         1     1.599     R13C14B.F0 to  IOL_B15B.OPOS N_130_i (to clk_c)
                  --------
                    9.252   (31.6% logic, 68.4% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_20:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C17B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_wr_en_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B15B.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.


Error: The following path exceeds requirements by 3.306ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              delay_counter[14]  (from clk_c +)
   Destination:    FF         Data in        command_0io[5]  (to clk_c +)

   Delay:               9.226ns  (31.7% logic, 68.3% route), 6 logic levels.

 Constraint Details:

      9.226ns physical path delay SLICE_22 to ram_side_ras_n_pin_MGIOL exceeds
      5.900ns delay constraint less
     -0.173ns skew and
      0.153ns DO_SET requirement (totaling 5.920ns) by 3.306ns

 Physical Path Details:

      Data path SLICE_22 to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q1 SLICE_22 (from clk_c)
ROUTE         2     1.049     R12C21B.Q1 to     R12C20D.D1 delay_counter[14]
CTOF_DEL    ---     0.495     R12C20D.D1 to     R12C20D.F1 SLICE_70
ROUTE         1     1.004     R12C20D.F1 to     R12C20C.B1 next_state_0_sqmuxa_7_i_a2_7
CTOF_DEL    ---     0.495     R12C20C.B1 to     R12C20C.F1 SLICE_47
ROUTE        42     1.570     R12C20C.F1 to     R13C14A.A1 next_state_0_sqmuxa_7_i_a2
CTOF_DEL    ---     0.495     R13C14A.A1 to     R13C14A.F1 SLICE_17
ROUTE         2     0.324     R13C14A.F1 to     R13C14B.D1 N_116
CTOF_DEL    ---     0.495     R13C14B.D1 to     R13C14B.F1 SLICE_37
ROUTE         2     0.753     R13C14B.F1 to     R13C13A.C0 N_140
CTOF_DEL    ---     0.495     R13C13A.C0 to     R13C13A.F0 SLICE_41
ROUTE         1     1.599     R13C13A.F0 to  IOL_B13A.OPOS N_134_i (to clk_c)
                  --------
                    9.226   (31.7% logic, 68.3% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_22:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.252       T9.PADDI to    R12C21B.CLK clk_c
                  --------
                    2.252   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to ram_side_ras_n_pin_MGIOL:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     2.425       T9.PADDI to   IOL_B13A.CLK clk_c
                  --------
                    2.425   (0.0% logic, 100.0% route), 0 logic levels.

Warning: 104.450MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |  169.492 MHz|  104.450 MHz|   6 *
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
next_state_0_sqmuxa_7_i_a2              |      42|    1951|     65.32%
                                        |        |        |
un1_delay_counter_16_cry_6              |       1|    1296|     43.39%
                                        |        |        |
un1_delay_counter_16_cry_8              |       1|    1256|     42.05%
                                        |        |        |
un1_delay_counter_16_cry_4              |       1|    1155|     38.67%
                                        |        |        |
un1_delay_counter_16_cry_10             |       1|    1040|     34.82%
                                        |        |        |
un1_next_init_refresh_counter_0_sqmuxa_i|        |        |
_0_a2                                   |      16|     890|     29.80%
                                        |        |        |
un1_delay_counter_16_cry_2              |       1|     825|     27.62%
                                        |        |        |
un1_delay_counter_16_cry_12             |       1|     655|     21.93%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_9            |       1|     569|     19.05%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_10           |       1|     537|     17.98%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_8            |       1|     437|     14.63%
                                        |        |        |
next_state_0_sqmuxa_7_i_a2_7            |       1|     408|     13.66%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S1        |       1|     363|     12.15%
                                        |        |        |
next_delay_counter[14]                  |       1|     363|     12.15%
                                        |        |        |
un1_delay_counter_16_cry_13_0_S0        |       1|     341|     11.42%
                                        |        |        |
next_delay_counter[13]                  |       1|     341|     11.42%
                                        |        |        |
N_139                                   |       2|     328|     10.98%
                                        |        |        |
un1_delay_counter_16_cry_0              |       1|     327|     10.95%
                                        |        |        |
next_delay_counter[12]                  |       1|     325|     10.88%
                                        |        |        |
un1_delay_counter_16_cry_11_0_S1        |       1|     323|     10.81%
                                        |        |        |
state_srsts_0_0_0_o3[0]                 |       2|     309|     10.34%
                                        |        |        |
----------------------------------------------------------------------------


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 2987  Score: 3795180
Cumulative negative slack: 3795180

Constraints cover 4263 paths, 1 nets, and 524 connections (62.68% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.14.0.75.2
Wed Mar 19 17:59:34 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o sdram_controller_impl1.twr -gui -msgset C:/lscc/diamond/projects/SDRAM_controller/sdram_controller/promote.xml sdram_controller_impl1.ncd sdram_controller_impl1.prf 
Design file:     sdram_controller_impl1.ncd
Preference file: sdram_controller_impl1.prf
Device,speed:    LCMXO2-4000HC,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "clk_c" 169.492000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[14]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[14]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q1 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C14D.Q1 to     R15C14D.A1 refresh_counter[14]
CTOF_DEL    ---     0.101     R15C14D.A1 to     R15C14D.F1 SLICE_10
ROUTE         1     0.000     R15C14D.F1 to    R15C14D.DI1 refresh_counter_3[14] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[13]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[13]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_10 to SLICE_10 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_10 to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14D.CLK to     R15C14D.Q0 SLICE_10 (from clk_c)
ROUTE         2     0.132     R15C14D.Q0 to     R15C14D.A0 refresh_counter[13]
CTOF_DEL    ---     0.101     R15C14D.A0 to     R15C14D.F0 SLICE_10
ROUTE         1     0.000     R15C14D.F0 to    R15C14D.DI0 refresh_counter_3[13] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_10:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[11]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[11]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14C.CLK to     R15C14C.Q0 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C14C.Q0 to     R15C14C.A0 refresh_counter[11]
CTOF_DEL    ---     0.101     R15C14C.A0 to     R15C14C.F0 SLICE_11
ROUTE         1     0.000     R15C14C.F0 to    R15C14C.DI0 refresh_counter_3[11] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[12]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[12]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_11 to SLICE_11 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_11 to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14C.CLK to     R15C14C.Q1 SLICE_11 (from clk_c)
ROUTE         2     0.132     R15C14C.Q1 to     R15C14C.A1 refresh_counter[12]
CTOF_DEL    ---     0.101     R15C14C.A1 to     R15C14C.F1 SLICE_11
ROUTE         1     0.000     R15C14C.F1 to    R15C14C.DI1 refresh_counter_3[12] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_11:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14C.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[10]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[10]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q1 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C14B.Q1 to     R15C14B.A1 refresh_counter[10]
CTOF_DEL    ---     0.101     R15C14B.A1 to     R15C14B.F1 SLICE_12
ROUTE         1     0.000     R15C14B.F1 to    R15C14B.DI1 refresh_counter_3[10] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[9]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[9]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_12 to SLICE_12 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_12 to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14B.CLK to     R15C14B.Q0 SLICE_12 (from clk_c)
ROUTE         2     0.132     R15C14B.Q0 to     R15C14B.A0 refresh_counter[9]
CTOF_DEL    ---     0.101     R15C14B.A0 to     R15C14B.F0 SLICE_12
ROUTE         1     0.000     R15C14B.F0 to    R15C14B.DI0 refresh_counter_3[9] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_12:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14B.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[8]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[8]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14A.CLK to     R15C14A.Q1 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C14A.Q1 to     R15C14A.A1 refresh_counter[8]
CTOF_DEL    ---     0.101     R15C14A.A1 to     R15C14A.F1 SLICE_13
ROUTE         1     0.000     R15C14A.F1 to    R15C14A.DI1 refresh_counter_3[8] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[7]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[7]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_13 to SLICE_13 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_13 to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C14A.CLK to     R15C14A.Q0 SLICE_13 (from clk_c)
ROUTE         2     0.132     R15C14A.Q0 to     R15C14A.A0 refresh_counter[7]
CTOF_DEL    ---     0.101     R15C14A.A0 to     R15C14A.F0 SLICE_13
ROUTE         1     0.000     R15C14A.F0 to    R15C14A.DI0 refresh_counter_3[7] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_13:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C14A.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[6]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[6]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C13D.CLK to     R15C13D.Q1 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C13D.Q1 to     R15C13D.A1 refresh_counter[6]
CTOF_DEL    ---     0.101     R15C13D.A1 to     R15C13D.F1 SLICE_14
ROUTE         1     0.000     R15C13D.F1 to    R15C13D.DI1 refresh_counter_3[6] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              refresh_counter[5]  (from clk_c +)
   Destination:    FF         Data in        refresh_counter[5]  (to clk_c +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay SLICE_14 to SLICE_14 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path SLICE_14 to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C13D.CLK to     R15C13D.Q0 SLICE_14 (from clk_c)
ROUTE         2     0.132     R15C13D.Q0 to     R15C13D.A0 refresh_counter[5]
CTOF_DEL    ---     0.101     R15C13D.A0 to     R15C13D.F0 SLICE_14
ROUTE         1     0.000     R15C13D.F0 to    R15C13D.DI0 refresh_counter_3[5] (to clk_c)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path clk to SLICE_14:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        70     0.831       T9.PADDI to    R15C13D.CLK clk_c
                  --------
                    0.831   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "clk_c" 169.492000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: clk_c   Source: clk.PAD   Loads: 70
   Covered under: FREQUENCY NET "clk_c" 169.492000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 4263 paths, 1 nets, and 524 connections (62.68% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 2987 (setup), 0 (hold)
Score: 3795180 (setup), 0 (hold)
Cumulative negative slack: 3795180 (3795180+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------


</pre></samp></body></html>
