Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: php11.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "php11.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "php11"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : php11
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd" into library work
Parsing entity <mux_7seg_char>.
Parsing architecture <arch_mux_7seg_char> of entity <mux_7seg_char>.
Parsing VHDL file "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd" into library work
Parsing entity <php11>.
Parsing architecture <Behavioral> of entity <php11>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <php11> (architecture <Behavioral>) from library <work>.

Elaborating entity <mux_7seg_char> (architecture <arch_mux_7seg_char>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <php11>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/php11.vhd".
    Found 1-bit register for signal <clk4Hz>.
    Found 25-bit register for signal <countB>.
    Found 1-bit register for signal <clk1kHz>.
    Found 4-bit register for signal <countC>.
    Found 1-bit register for signal <clk05Hz>.
    Found 32-bit register for signal <CHAR3_p>.
    Found 32-bit register for signal <CHAR2_p>.
    Found 32-bit register for signal <CHAR1_p>.
    Found 32-bit register for signal <CHAR0_p>.
    Found 25-bit register for signal <countA>.
    Found 7-bit register for signal <CHAR2>.
    Found 7-bit register for signal <CHAR0>.
    Found 7-bit register for signal <CHAR3>.
    Found 7-bit register for signal <CHAR1>.
    Found 25-bit adder for signal <countA[24]_GND_5_o_add_1_OUT> created at line 112.
    Found 25-bit adder for signal <countB[24]_GND_5_o_add_4_OUT> created at line 119.
    Found 4-bit adder for signal <countC[3]_GND_5_o_add_9_OUT> created at line 131.
    Found 32-bit adder for signal <CHAR3_p[31]_GND_5_o_add_17_OUT> created at line 148.
    Found 32-bit adder for signal <CHAR2_p[31]_GND_5_o_add_20_OUT> created at line 154.
    Found 32-bit adder for signal <CHAR1_p[31]_GND_5_o_add_23_OUT> created at line 160.
    Found 32-bit adder for signal <CHAR0_p[31]_GND_5_o_add_26_OUT> created at line 166.
    Found 16x7-bit Read Only RAM for signal <CHAR3_p[3]_X_5_o_wide_mux_12_OUT>
    Found 16x7-bit Read Only RAM for signal <CHAR2_p[3]_X_5_o_wide_mux_13_OUT>
    Found 16x7-bit Read Only RAM for signal <CHAR1_p[3]_X_5_o_wide_mux_14_OUT>
    Found 16x7-bit Read Only RAM for signal <CHAR0_p[3]_X_5_o_wide_mux_15_OUT>
    WARNING:Xst:2404 -  FFs/Latches <CHAR2<7:7>> (without init value) have a constant value of 0 in block <php11>.
    WARNING:Xst:2404 -  FFs/Latches <CHAR0<7:7>> (without init value) have a constant value of 0 in block <php11>.
    WARNING:Xst:2404 -  FFs/Latches <CHAR3<7:7>> (without init value) have a constant value of 0 in block <php11>.
    WARNING:Xst:2404 -  FFs/Latches <CHAR1<7:7>> (without init value) have a constant value of 0 in block <php11>.
    Summary:
	inferred   4 RAM(s).
	inferred   7 Adder/Subtractor(s).
	inferred 213 D-type flip-flop(s).
Unit <php11> synthesized.

Synthesizing Unit <mux_7seg_char>.
    Related source file is "/home/john/Desktop/FPGA_projekt/PHP11_MxDisplay/mux_7seg_char.vhd".
    Found 4-bit register for signal <digit>.
    Found 2-bit register for signal <cd>.
    Found 8-bit register for signal <akt_znak>.
    Found 2-bit adder for signal <cd[1]_GND_6_o_add_0_OUT> created at line 44.
    Found 4x4-bit Read Only RAM for signal <cd[1]_GND_6_o_wide_mux_2_OUT>
    Found 8-bit 4-to-1 multiplexer for signal <cd[1]_DIN3[7]_wide_mux_1_OUT> created at line 45.
    Summary:
	inferred   1 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  14 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <mux_7seg_char> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port Read Only RAM                    : 4
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 8
 2-bit adder                                           : 1
 25-bit adder                                          : 2
 32-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 17
 1-bit register                                        : 3
 2-bit register                                        : 1
 25-bit register                                       : 2
 32-bit register                                       : 4
 4-bit register                                        : 2
 7-bit register                                        : 4
 8-bit register                                        : 1
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mux_7seg_char>.
The following registers are absorbed into counter <cd>: 1 register on signal <cd>.
INFO:Xst:3217 - HDL ADVISOR - Register <digit> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_cd[1]_GND_6_o_wide_mux_2_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cd>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <mux_7seg_char> synthesized (advanced).

Synthesizing (advanced) Unit <php11>.
The following registers are absorbed into counter <countB>: 1 register on signal <countB>.
The following registers are absorbed into counter <countA>: 1 register on signal <countA>.
The following registers are absorbed into counter <countC>: 1 register on signal <countC>.
The following registers are absorbed into counter <CHAR3_p>: 1 register on signal <CHAR3_p>.
The following registers are absorbed into counter <CHAR2_p>: 1 register on signal <CHAR2_p>.
The following registers are absorbed into counter <CHAR0_p>: 1 register on signal <CHAR0_p>.
The following registers are absorbed into counter <CHAR1_p>: 1 register on signal <CHAR1_p>.
INFO:Xst:3231 - The small RAM <Mram_CHAR3_p[3]_X_5_o_wide_mux_12_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CHAR3_p<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CHAR2_p[3]_X_5_o_wide_mux_13_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CHAR2_p<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CHAR0_p[3]_X_5_o_wide_mux_15_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CHAR0_p<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_CHAR1_p[3]_X_5_o_wide_mux_14_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <CHAR1_p<3:0>>  |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <php11> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x7-bit single-port distributed Read Only RAM        : 4
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 8
 2-bit up counter                                      : 1
 25-bit up counter                                     : 2
 32-bit up counter                                     : 4
 4-bit up counter                                      : 1
# Registers                                            : 43
 Flip-Flops                                            : 43
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch CHAR3_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch CHAR2_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch CHAR1_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch CHAR0_5 hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <akt_znak_7> has a constant value of 0 in block <mux_7seg_char>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <CHAR2_5> in Unit <php11> is equivalent to the following 3 FFs/Latches, which will be removed : <CHAR1_5> <CHAR0_5> <CHAR3_5> 
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    akt_znak_5 in unit <mux_7seg_char>


Optimizing unit <php11> ...

Optimizing unit <mux_7seg_char> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block php11, actual ratio is 3.
WARNING:Xst:1426 - The value init of the FF/Latch m7seg/akt_znak_5_LD hinder the constant cleaning in the block php11.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 224
 Flip-Flops                                            : 224

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : php11.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 823
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 172
#      LUT2                        : 163
#      LUT3                        : 8
#      LUT4                        : 22
#      LUT5                        : 3
#      LUT6                        : 88
#      MUXCY                       : 172
#      MUXF7                       : 5
#      VCC                         : 1
#      XORCY                       : 178
# FlipFlops/Latches                : 225
#      FD                          : 206
#      FD_1                        : 1
#      FDC                         : 2
#      FDC_1                       : 6
#      FDP_1                       : 5
#      FDR                         : 4
#      LD                          : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 13
#      IBUF                        : 1
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             225  out of  18224     1%  
 Number of Slice LUTs:                  466  out of   9112     5%  
    Number used as Logic:               466  out of   9112     5%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    468
   Number with an unused Flip Flop:     243  out of    468    51%  
   Number with an unused LUT:             2  out of    468     0%  
   Number of fully used LUT-FF pairs:   223  out of    468    47%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    232     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk05Hz                            | BUFG                   | 153   |
clk4Hz                             | NONE(countC_0)         | 5     |
clk1kHz                            | NONE(m7seg/cd_1)       | 14    |
clk                                | BUFGP                  | 52    |
btnd                               | IBUF+BUFG              | 1     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.130ns (Maximum Frequency: 242.113MHz)
   Minimum input arrival time before clock: 2.584ns
   Maximum output required time after clock: 6.195ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk05Hz'
  Clock period: 4.130ns (frequency: 242.113MHz)
  Total number of paths / destination ports: 6300 / 152
-------------------------------------------------------------------------
Delay:               4.130ns (Levels of Logic = 3)
  Source:            CHAR1_p_16 (FF)
  Destination:       CHAR1_p_1 (FF)
  Source Clock:      clk05Hz rising
  Destination Clock: clk05Hz rising

  Data Path: CHAR1_p_16 to CHAR1_p_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  CHAR1_p_16 (CHAR1_p_16)
     LUT6:I0->O            2   0.203   0.961  GND_5_o_CHAR1_p[31]_equal_23_o<31>5 (GND_5_o_CHAR1_p[31]_equal_23_o<31>4)
     LUT6:I1->O           17   0.203   1.028  GND_5_o_CHAR1_p[31]_equal_23_o<31>7 (GND_5_o_CHAR1_p[31]_equal_23_o)
     LUT2:I1->O            1   0.205   0.000  CHAR1_p_1_glue_rst (CHAR1_p_1_glue_rst)
     FD:D                      0.102          CHAR1_p_1
    ----------------------------------------
    Total                      4.130ns (1.160ns logic, 2.970ns route)
                                       (28.1% logic, 71.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk4Hz'
  Clock period: 2.676ns (frequency: 373.678MHz)
  Total number of paths / destination ports: 31 / 9
-------------------------------------------------------------------------
Delay:               2.676ns (Levels of Logic = 1)
  Source:            countC_2 (FF)
  Destination:       countC_0 (FF)
  Source Clock:      clk4Hz rising
  Destination Clock: clk4Hz rising

  Data Path: countC_2 to countC_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              4   0.447   0.912  countC_2 (countC_2)
     LUT4:I1->O            4   0.205   0.683  GND_5_o_GND_5_o_equal_9_o<3>1 (GND_5_o_GND_5_o_equal_9_o)
     FDR:R                     0.430          countC_0
    ----------------------------------------
    Total                      2.676ns (1.082ns logic, 1.594ns route)
                                       (40.4% logic, 59.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk1kHz'
  Clock period: 2.242ns (frequency: 446.100MHz)
  Total number of paths / destination ports: 23 / 12
-------------------------------------------------------------------------
Delay:               2.242ns (Levels of Logic = 1)
  Source:            m7seg/cd_0 (FF)
  Destination:       m7seg/cd_0 (FF)
  Source Clock:      clk1kHz falling
  Destination Clock: clk1kHz falling

  Data Path: m7seg/cd_0 to m7seg/cd_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             12   0.447   0.908  m7seg/cd_0 (m7seg/cd_0)
     INV:I->O              1   0.206   0.579  m7seg/Mcount_cd_xor<0>11_INV_0 (m7seg/Result<0>)
     FDC:D                     0.102          m7seg/cd_0
    ----------------------------------------
    Total                      2.242ns (0.755ns logic, 1.487ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.956ns (frequency: 252.784MHz)
  Total number of paths / destination ports: 1954 / 52
-------------------------------------------------------------------------
Delay:               3.956ns (Levels of Logic = 3)
  Source:            countA_9 (FF)
  Destination:       countA_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: countA_9 to countA_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  countA_9 (countA_9)
     LUT6:I0->O            3   0.203   0.879  GND_5_o_GND_5_o_equal_1_o<24>4 (GND_5_o_GND_5_o_equal_1_o<24>3)
     LUT6:I3->O           13   0.205   0.933  GND_5_o_GND_5_o_equal_1_o<24>5 (GND_5_o_GND_5_o_equal_1_o)
     LUT2:I1->O            1   0.205   0.000  countA_0_rstpot (countA_0_rstpot)
     FD:D                      0.102          countA_0
    ----------------------------------------
    Total                      3.956ns (1.162ns logic, 2.794ns route)
                                       (29.4% logic, 70.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk1kHz'
  Total number of paths / destination ports: 13 / 13
-------------------------------------------------------------------------
Offset:              2.584ns (Levels of Logic = 1)
  Source:            btnd (PAD)
  Destination:       m7seg/cd_1 (FF)
  Destination Clock: clk1kHz falling

  Data Path: btnd to m7seg/cd_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            13   1.222   0.932  btnd_IBUF (btnd_IBUF)
     FDC_1:CLR                 0.430          m7seg/akt_znak_0
    ----------------------------------------
    Total                      2.584ns (1.652ns logic, 0.932ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk1kHz'
  Total number of paths / destination ports: 121 / 11
-------------------------------------------------------------------------
Offset:              6.195ns (Levels of Logic = 4)
  Source:            m7seg/akt_znak_1 (FF)
  Destination:       seg<3> (PAD)
  Source Clock:      clk1kHz falling

  Data Path: m7seg/akt_znak_1 to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q           15   0.447   1.210  m7seg/akt_znak_1 (m7seg/akt_znak_1)
     LUT6:I3->O            6   0.205   0.849  m7seg/seg<4>11 (m7seg/seg<4>1)
     LUT6:I4->O            1   0.203   0.000  m7seg/seg<7>_F (N19)
     MUXF7:I0->O           1   0.131   0.579  m7seg/seg<7> (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      6.195ns (3.557ns logic, 2.637ns route)
                                       (57.4% logic, 42.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'btnd'
  Total number of paths / destination ports: 12 / 7
-------------------------------------------------------------------------
Offset:              6.015ns (Levels of Logic = 4)
  Source:            m7seg/akt_znak_5_LD (LATCH)
  Destination:       seg<3> (PAD)
  Source Clock:      btnd falling

  Data Path: m7seg/akt_znak_5_LD to seg<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.498   0.981  m7seg/akt_znak_5_LD (m7seg/akt_znak_5_LD)
     LUT6:I0->O            6   0.203   0.849  m7seg/seg<4>11 (m7seg/seg<4>1)
     LUT6:I4->O            1   0.203   0.000  m7seg/seg<7>_F (N19)
     MUXF7:I0->O           1   0.131   0.579  m7seg/seg<7> (seg_1_OBUF)
     OBUF:I->O                 2.571          seg_1_OBUF (seg<1>)
    ----------------------------------------
    Total                      6.015ns (3.606ns logic, 2.409ns route)
                                       (60.0% logic, 40.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk05Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk05Hz        |    4.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk1kHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk05Hz        |         |         |    1.579|         |
clk1kHz        |         |         |    2.242|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk4Hz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk4Hz         |    2.676|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 11.00 secs
Total CPU time to Xst completion: 11.10 secs
 
--> 


Total memory usage is 392364 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   11 (   0 filtered)
Number of infos    :    7 (   0 filtered)

