Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopRunner_isim_beh.exe -prj C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopRunner_beh.prj work.TopRunner work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/seven_alternate.v" into library work
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/bin2led7.v" into library work
WARNING:HDLCompiler:568 - "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/bin2led7.v" Line 41: Constant value is truncated to fit in <7> bits.
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/led_display.v" into library work
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/fsm.v" into library work
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/clkdiv.v" into library work
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopModule.v" into library work
Analyzing Verilog file "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopRunner.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module clkdiv
Compiling module fsm
Compiling module seven_alternate
Compiling module binary_to_segment
Compiling module LED_display
Compiling module TopModule
Compiling module TopRunner
WARNING:Simulator:833 - "C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopRunner.v" Line 56. Negative delay (-1294967296000.000000) treated as 0.
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 8 Verilog Units
Built simulation executable C:/Users/wchen/Documents/GitHub/EC311-Elevator/FinalProject/TopRunner_isim_beh.exe
Fuse Memory Usage: 27800 KB
Fuse CPU Usage: 359 ms
