
digraph G {

    gen     [shape=record;label="Generated RTL"];
    rtl     [shape=record;label="Co-processor\nRTL Source"];
    tb      [shape=record;label="Formal Testbench"];
    props   [shape=record;label="Property\nContexts 0..N"];

    gen     -> yosys
    rtl     -> yosys
    tb      -> yosys
    props   -> yosys

    yosys   [label="Yosys"];
    
    yosys   -> smt2

    smt2    [shape=record;label="SMT2 Representation"];

    smt2    -> solver

    solver  [label="Boolector"];

    solver  -> trace [label="Fail"];
    solver  -> pass  [label="Pass"];

    trace   [shape=record;label="Counter-example\nVCD Trace"];
    pass    [shape=diamond;label="Proven to depth N"];

}
