rm -f results.xml
"/Applications/Xcode.app/Contents/Developer/usr/bin/make" -f Makefile results.xml
rm -f results.xml
MODULE=instruction_test TESTCASE= TOPLEVEL=NORZ TOPLEVEL_LANG=verilog \
         /opt/homebrew/bin/vvp -M /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus   sim_build/sim.vvp  
     -.--ns INFO     gpi                                ..mbed/gpi_embed.cpp:109  in set_program_name_in_venv        Using Python virtual environment interpreter at /Users/Pepper/verilog/norz_verilog/_test/.venv/bin/python
     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered
     0.00ns INFO     cocotb                             Running on Icarus Verilog version 12.0 (stable)
     0.00ns INFO     cocotb                             Running tests with cocotb v1.9.1 from /Users/Pepper/verilog/norz_verilog/_test/.venv/lib/python3.12/site-packages/cocotb
     0.00ns INFO     cocotb                             Seeding Python random module with 1728617614
     0.00ns INFO     cocotb.regression                  pytest not found, install it to enable better AssertionError messages
     0.00ns INFO     cocotb.regression                  Found test instruction_test.tb_instruction
     0.00ns INFO     cocotb.regression                  running tb_instruction (1/1)


----------------------------------------
BINARY CODES

('00000110', 0, '// LD B,0')
('00000000', 0, 0)
('01001000', 'B=00000000,C=00000000', '// LD C,B')
('00001110', 0, '// LD C,0x1')
('00000001', 0, 0)
('01010001', 'C=00000001,D=00000001', '// LD D,C')
('00010110', 0, '// LD D,0x6')
('00000110', 0, 0)
('01011010', 'D=00000110,E=00000110', '// LD E,D')
('00011110', 0, '// LD E,0x8')
('00001000', 0, 0)
('01100011', 'E=00001000,H=00001000', '// LD H,E')
('00100110', 0, '// LD H,0x11')
('00010001', 0, 0)
('01101100', 'H=00010001,L=00010001', '// LD L,H')
('00101110', 0, '// LD L,0x26')
('00100110', 0, 0)
('01111101', 'L=00100110,A=00100110', '// LD A,L')
('00111110', 0, '// LD A,0xff')
('11111111', 0, 0)
('01000111', 'A=11111111,B=11111111', '// LD B,A')
('ffffffff', 0, 0)
----------------------------------------

// LD B,0
00000110
00000000
00000000
// LD C,B
01001000
✅ Test( B=00000000 ) is passed.
✅ Test( C=00000000 ) is passed.
// LD C,0x1
00001110
00000001
00000001
// LD D,C
01010001
✅ Test( C=00000001 ) is passed.
✅ Test( D=00000001 ) is passed.
// LD D,0x6
00010110
00000110
00000110
// LD E,D
01011010
✅ Test( D=00000110 ) is passed.
✅ Test( E=00000110 ) is passed.
// LD E,0x8
00011110
00001000
00001000
// LD H,E
01100011
✅ Test( E=00001000 ) is passed.
✅ Test( H=00001000 ) is passed.
// LD H,0x11
00100110
00010001
00010001
// LD L,H
01101100
✅ Test( H=00010001 ) is passed.
✅ Test( L=00010001 ) is passed.
// LD L,0x26
00101110
00100110
00100110
// LD A,L
01111101
✅ Test( L=00100110 ) is passed.
✅ Test( A=00100110 ) is passed.
// LD A,0xff
00111110
11111111
11111111
// LD B,A
01000111
✅ Test( A=11111111 ) is passed.
✅ Test( B=11111111 ) is passed.
ffffffff

END


----------------------------------------
intAd  :    BIN 0000000000010101    DEC:21
intDt  :    BIN zzzzzzzz
intBSK :    BIN 1    DEC:1
intMRQ :    BIN 0    DEC:0
intRD  :    BIN 0    DEC:0
intWR  :    BIN 1    DEC:1
intRFH :    BIN 1    DEC:1
intIOQ :    BIN 1    DEC:1
intM1  :    BIN 0    DEC:0
intHLT :    BIN 1    DEC:1

regA    :    BIN 11111111    DEC:255
regF    :    BIN xxxxxxxx
regB    :    BIN 11111111    DEC:255
regC    :    BIN 00000001    DEC:1
regD    :    BIN 00000110    DEC:6
regE    :    BIN 00001000    DEC:8
regH    :    BIN 00010001    DEC:17
regL    :    BIN 00100110    DEC:38
regPC   :    BIN 0000000000010101    DEC:21
regSP   :    BIN xxxxxxxxxxxxxxxx
regIX   :    BIN xxxxxxxxxxxxxxxx
regIY   :    BIN xxxxxxxxxxxxxxxx
regI    :    BIN 00000000    DEC:0
regR    :    BIN 00001110    DEC:14
regDt   :    BIN xxxxxxxx
regDex  :    BIN xxxxxxxx
regDcs  :    BIN 11111111    DEC:255
regOP   :    BIN 01000111    DEC:71
regOPo  :    BIN 11111111    DEC:255
regXPT  :    BIN 00001    DEC:1
regITB  :    BIN 00000000    DEC:0
ALU     :    BIN 0000000001000111    DEC:71

IFF1    :    BIN 0    DEC:0
IFF2    :    BIN 0    DEC:0
IMFa    :    BIN 0    DEC:0
IMFb    :    BIN 0    DEC:0
TINT    :    BIN 1    DEC:1
TNMI    :    BIN 1    DEC:1
TWAIT   :    BIN 1    DEC:1
TRESET  :    BIN 1    DEC:1
XIX     :    BIN 0    DEC:0
XIX40   :    BIN 0    DEC:0
XIX41   :    BIN 0    DEC:0
XIY     :    BIN 0    DEC:0
XIY40   :    BIN 0    DEC:0
XIY41   :    BIN 0    DEC:0
XOTR    :    BIN 0    DEC:0
XBIT    :    BIN 0    DEC:0
CM1     :    BIN 1    DEC:1
CMR     :    BIN 0    DEC:0
CMA     :    BIN 0    DEC:0
CBSRQ   :    BIN 0    DEC:0
CRST    :    BIN 0    DEC:0
CNMI    :    BIN 0    DEC:0
CINT0   :    BIN 0    DEC:0
CINT0R  :    BIN 0    DEC:0
CINT0C  :    BIN 0    DEC:0
CINT1   :    BIN 0    DEC:0
CINT2   :    BIN 0    DEC:0
----------------------------------------

VMEM
----------------------------------------


245000.00ns INFO     cocotb.regression                  tb_instruction passed
245000.00ns INFO     cocotb.regression                  *****************************************************************************************
                                                        ** TEST                             STATUS  SIM TIME (ns)  REAL TIME (s)  RATIO (ns/s) **
                                                        *****************************************************************************************
                                                        ** instruction_test.tb_instruction   PASS      245000.00           0.04    5639702.12  **
                                                        *****************************************************************************************
                                                        ** TESTS=1 PASS=1 FAIL=0 SKIP=0                245000.00           0.05    5315672.19  **
                                                        *****************************************************************************************
                                                        
