=====
SETUP
0.707
11.851
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.383
u_dual_ssg/ssg_core1/n1536_s
10.383
10.433
u_dual_ssg/ssg_core1/n1535_s
10.433
10.483
u_dual_ssg/ssg_core1/n1534_s
10.483
10.533
u_dual_ssg/ssg_core1/n1533_s
10.533
10.583
u_dual_ssg/ssg_core1/n1544_s3
11.390
11.851
u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0
11.851
=====
SETUP
0.923
11.613
12.536
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.383
u_dual_ssg/ssg_core1/n1536_s
10.383
10.433
u_dual_ssg/ssg_core1/n1535_s
10.433
10.483
u_dual_ssg/ssg_core1/n1534_s
10.483
10.533
u_dual_ssg/ssg_core1/n1533_s
10.533
10.777
u_dual_ssg/ssg_core1/n1545_s2
11.351
11.613
u_dual_ssg/ssg_core1/ff_ssg_mixer_10_s0
11.613
=====
SETUP
0.947
11.580
12.527
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.383
u_dual_ssg/ssg_core1/n1536_s
10.383
10.433
u_dual_ssg/ssg_core1/n1535_s
10.433
10.483
u_dual_ssg/ssg_core1/n1534_s
10.483
10.785
u_dual_ssg/ssg_core1/n1546_s2
11.063
11.580
u_dual_ssg/ssg_core1/ff_ssg_mixer_9_s0
11.580
=====
SETUP
0.992
11.566
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.383
u_dual_ssg/ssg_core1/n1536_s
10.383
10.433
u_dual_ssg/ssg_core1/n1535_s
10.433
10.677
u_dual_ssg/ssg_core1/n1547_s2
11.050
11.566
u_dual_ssg/ssg_core1/ff_ssg_mixer_8_s0
11.566
=====
SETUP
1.044
11.513
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.383
u_dual_ssg/ssg_core1/n1536_s
10.383
10.680
u_dual_ssg/ssg_core1/n1548_s2
11.052
11.513
u_dual_ssg/ssg_core1/ff_ssg_mixer_7_s0
11.513
=====
SETUP
1.147
11.411
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.333
u_dual_ssg/ssg_core1/n1537_s
10.333
10.577
u_dual_ssg/ssg_core1/n1549_s2
10.950
11.411
u_dual_ssg/ssg_core1/ff_ssg_mixer_6_s0
11.411
=====
SETUP
1.304
11.253
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.283
u_dual_ssg/ssg_core1/n1538_s
10.283
10.580
u_dual_ssg/ssg_core1/n1550_s2
10.737
11.253
u_dual_ssg/ssg_core1/ff_ssg_mixer_5_s0
11.253
=====
SETUP
1.559
10.967
12.527
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_1_s0
2.621
3.004
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10
4.472
4.934
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8
5.071
5.569
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4
5.571
6.032
u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2
6.560
7.076
u_dual_ssg/ssg_core0/w_out_level_0_s33
7.646
7.899
u_dual_ssg/ssg_core0/n1398_s
8.786
9.349
u_dual_ssg/ssg_core0/n1397_s
9.349
9.399
u_dual_ssg/ssg_core0/n1396_s
9.399
9.449
u_dual_ssg/ssg_core0/n1395_s
9.449
9.499
u_dual_ssg/ssg_core0/n1394_s
9.499
9.549
u_dual_ssg/ssg_core0/n1393_s
9.549
9.599
u_dual_ssg/ssg_core0/n1392_s
9.599
9.649
u_dual_ssg/ssg_core0/n1391_s
9.649
9.699
u_dual_ssg/ssg_core0/n1390_s
9.699
9.749
u_dual_ssg/ssg_core0/n1389_s
9.749
9.799
u_dual_ssg/ssg_core0/n1388_s
9.799
10.043
u_dual_ssg/ssg_core0/n1400_s2
10.451
10.968
u_dual_ssg/ssg_core0/ff_ssg_mixer_10_s0
10.968
=====
SETUP
1.591
10.966
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_1_s0
2.621
3.004
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10
4.472
4.934
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8
5.071
5.569
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4
5.571
6.032
u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2
6.560
7.076
u_dual_ssg/ssg_core0/w_out_level_0_s33
7.646
7.899
u_dual_ssg/ssg_core0/n1398_s
8.786
9.349
u_dual_ssg/ssg_core0/n1397_s
9.349
9.399
u_dual_ssg/ssg_core0/n1396_s
9.399
9.449
u_dual_ssg/ssg_core0/n1395_s
9.449
9.499
u_dual_ssg/ssg_core0/n1394_s
9.499
9.549
u_dual_ssg/ssg_core0/n1393_s
9.549
9.599
u_dual_ssg/ssg_core0/n1392_s
9.599
9.649
u_dual_ssg/ssg_core0/n1391_s
9.649
9.699
u_dual_ssg/ssg_core0/n1390_s
9.699
9.749
u_dual_ssg/ssg_core0/n1389_s
9.749
9.799
u_dual_ssg/ssg_core0/n1388_s
9.799
9.849
u_dual_ssg/ssg_core0/n1399_s3
10.440
10.966
u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0
10.966
=====
SETUP
1.618
10.716
12.334
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_9_s0
10.716
=====
SETUP
1.618
10.716
12.334
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_14_s0
10.716
=====
SETUP
1.660
10.897
12.557
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_0_s0
2.600
2.982
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s10
4.516
5.032
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s8
5.190
5.711
u_dual_ssg/ssg_core1/w_ssg_ch_level_0_s4
5.713
6.128
u_dual_ssg/ssg_core1/w_ssg_ch_level_2_s3
7.188
7.650
u_dual_ssg/ssg_core1/w_out_level_1_s37
8.010
8.536
u_dual_ssg/ssg_core1/w_out_level_1_s33
8.536
8.672
u_dual_ssg/ssg_core1/n1542_s
9.571
10.133
u_dual_ssg/ssg_core1/n1541_s
10.133
10.183
u_dual_ssg/ssg_core1/n1540_s
10.183
10.233
u_dual_ssg/ssg_core1/n1539_s
10.233
10.477
u_dual_ssg/ssg_core1/n1551_s2
10.635
10.897
u_dual_ssg/ssg_core1/ff_ssg_mixer_4_s0
10.897
=====
SETUP
1.800
10.755
12.555
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_1_s0
2.621
3.004
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10
4.472
4.934
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8
5.071
5.569
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4
5.571
6.032
u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2
6.560
7.076
u_dual_ssg/ssg_core0/w_out_level_0_s33
7.646
7.899
u_dual_ssg/ssg_core0/n1398_s
8.786
9.349
u_dual_ssg/ssg_core0/n1397_s
9.349
9.399
u_dual_ssg/ssg_core0/n1396_s
9.399
9.449
u_dual_ssg/ssg_core0/n1395_s
9.449
9.499
u_dual_ssg/ssg_core0/n1394_s
9.499
9.549
u_dual_ssg/ssg_core0/n1393_s
9.549
9.599
u_dual_ssg/ssg_core0/n1392_s
9.599
9.649
u_dual_ssg/ssg_core0/n1391_s
9.649
9.699
u_dual_ssg/ssg_core0/n1390_s
9.699
9.749
u_dual_ssg/ssg_core0/n1389_s
9.749
10.050
u_dual_ssg/ssg_core0/n1401_s2
10.239
10.755
u_dual_ssg/ssg_core0/ff_ssg_mixer_9_s0
10.755
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_10_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_11_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_12_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_13_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_21_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_26_s0
10.529
=====
SETUP
1.807
10.529
12.336
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_27_s0
10.529
=====
SETUP
1.900
10.655
12.555
clk_14m_ibuf
0.000
0.683
u_dual_ssg/ssg_core0/ff_ssg_state_1_s0
2.621
3.004
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s10
4.472
4.934
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s8
5.071
5.569
u_dual_ssg/ssg_core0/w_ssg_ch_level_0_s4
5.571
6.032
u_dual_ssg/ssg_core0/w_ssg_ch_level_4_s2
6.560
7.076
u_dual_ssg/ssg_core0/w_out_level_0_s33
7.646
7.899
u_dual_ssg/ssg_core0/n1398_s
8.786
9.349
u_dual_ssg/ssg_core0/n1397_s
9.349
9.399
u_dual_ssg/ssg_core0/n1396_s
9.399
9.449
u_dual_ssg/ssg_core0/n1395_s
9.449
9.499
u_dual_ssg/ssg_core0/n1394_s
9.499
9.549
u_dual_ssg/ssg_core0/n1393_s
9.549
9.599
u_dual_ssg/ssg_core0/n1392_s
9.599
9.649
u_dual_ssg/ssg_core0/n1391_s
9.649
9.950
u_dual_ssg/ssg_core0/n1403_s2
10.139
10.655
u_dual_ssg/ssg_core0/ff_ssg_mixer_7_s0
10.655
=====
SETUP
1.902
10.401
12.303
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core3/ff_counter_21_s0
2.664
3.047
u_msx_timer/u_msx_timer_core3/n612_s50
4.491
4.781
u_msx_timer/n107_s16
4.791
5.317
u_msx_timer/n107_s9
5.474
6.001
u_msx_timer/u_msx_timer_core3/n612_s9
6.523
7.044
u_msx_timer/u_msx_timer_core3/n612_s2
7.047
7.544
u_msx_timer/u_msx_timer_core3/ff_counter_31_s3
8.071
8.592
u_msx_timer/u_msx_timer_core3/ff_counter_20_s0
10.401
=====
SETUP
1.906
10.419
12.324
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core0/ff_reso_2_s0
2.648
3.030
u_msx_timer/u_msx_timer_core0/n612_s51
4.965
5.463
u_msx_timer/u_msx_timer_core0/n612_s23
5.812
6.329
u_msx_timer/u_msx_timer_core0/n612_s11
6.848
7.369
u_msx_timer/u_msx_timer_core0/n612_s3
7.751
8.278
u_msx_timer/u_msx_timer_core0/ff_counter_31_s3
9.150
9.671
u_msx_timer/u_msx_timer_core0/ff_counter_15_s0
10.419
=====
SETUP
1.911
10.401
12.312
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core3/ff_counter_21_s0
2.664
3.047
u_msx_timer/u_msx_timer_core3/n612_s50
4.491
4.781
u_msx_timer/n107_s16
4.791
5.317
u_msx_timer/n107_s9
5.474
6.001
u_msx_timer/u_msx_timer_core3/n612_s9
6.523
7.044
u_msx_timer/u_msx_timer_core3/n612_s2
7.047
7.544
u_msx_timer/u_msx_timer_core3/ff_counter_31_s3
8.071
8.592
u_msx_timer/u_msx_timer_core3/ff_counter_16_s0
10.401
=====
SETUP
1.911
10.401
12.312
clk_14m_ibuf
0.000
0.683
u_msx_timer/u_msx_timer_core3/ff_counter_21_s0
2.664
3.047
u_msx_timer/u_msx_timer_core3/n612_s50
4.491
4.781
u_msx_timer/n107_s16
4.791
5.317
u_msx_timer/n107_s9
5.474
6.001
u_msx_timer/u_msx_timer_core3/n612_s9
6.523
7.044
u_msx_timer/u_msx_timer_core3/n612_s2
7.047
7.544
u_msx_timer/u_msx_timer_core3/ff_counter_31_s3
8.071
8.592
u_msx_timer/u_msx_timer_core3/ff_counter_19_s0
10.401
=====
HOLD
0.275
1.669
1.393
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1
1.368
1.510
u_dual_ssg/ssg_core1/n1084_s2
1.516
1.669
u_dual_ssg/ssg_core1/ff_ssg_ch_c_tone_wave_s1
1.669
=====
HOLD
0.275
1.674
1.399
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1
1.374
1.515
u_dual_ssg/ssg_core1/n982_s2
1.521
1.674
u_dual_ssg/ssg_core1/ff_ssg_ch_b_tone_wave_s1
1.674
=====
HOLD
0.275
1.673
1.397
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1
1.372
1.513
u_dual_ssg/ssg_core1/n880_s2
1.520
1.673
u_dual_ssg/ssg_core1/ff_ssg_ch_a_tone_wave_s1
1.673
=====
HOLD
0.275
1.679
1.404
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0
1.379
1.520
u_dual_ssg/ssg_core1/n1544_s3
1.526
1.679
u_dual_ssg/ssg_core1/ff_ssg_mixer_11_s0
1.679
=====
HOLD
0.275
1.677
1.402
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0
1.377
1.518
u_dual_ssg/ssg_core1/n1273_s0
1.524
1.677
u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_0_s0
1.677
=====
HOLD
0.275
1.677
1.402
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0
1.377
1.518
u_dual_ssg/ssg_core1/n1021_s0
1.524
1.677
u_dual_ssg/ssg_core1/ff_ssg_ch_c_counter_7_s0
1.677
=====
HOLD
0.275
1.681
1.406
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0
1.381
1.522
u_dual_ssg/ssg_core1/n820_s0
1.528
1.681
u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_4_s0
1.681
=====
HOLD
0.275
1.669
1.393
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0
1.368
1.510
u_dual_ssg/ssg_core1/n817_s0
1.516
1.669
u_dual_ssg/ssg_core1/ff_ssg_ch_a_counter_7_s0
1.669
=====
HOLD
0.275
1.685
1.410
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1
1.385
1.526
u_dual_ssg/ssg_core0/n939_s2
1.532
1.685
u_dual_ssg/ssg_core0/ff_ssg_ch_c_tone_wave_s1
1.685
=====
HOLD
0.275
1.673
1.397
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1
1.372
1.513
u_dual_ssg/ssg_core0/n837_s2
1.520
1.673
u_dual_ssg/ssg_core0/ff_ssg_ch_b_tone_wave_s1
1.673
=====
HOLD
0.275
1.679
1.404
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0
1.379
1.520
u_dual_ssg/ssg_core0/n1399_s3
1.526
1.679
u_dual_ssg/ssg_core0/ff_ssg_mixer_11_s0
1.679
=====
HOLD
0.275
1.674
1.399
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0
1.374
1.515
u_dual_ssg/ssg_core0/n1113_s0
1.521
1.674
u_dual_ssg/ssg_core0/ff_ssg_envelope_counter_15_s0
1.674
=====
HOLD
0.275
1.673
1.397
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0
1.372
1.513
u_dual_ssg/ssg_core0/n777_s0
1.520
1.673
u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_4_s0
1.673
=====
HOLD
0.275
1.678
1.403
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0
1.378
1.519
u_dual_ssg/ssg_core0/n776_s0
1.525
1.678
u_dual_ssg/ssg_core0/ff_ssg_ch_b_counter_5_s0
1.678
=====
HOLD
0.275
1.661
1.386
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0
1.361
1.502
u_dual_ssg/ssg_core0/n672_s0
1.508
1.661
u_dual_ssg/ssg_core0/ff_ssg_ch_a_counter_7_s0
1.661
=====
HOLD
0.275
1.679
1.404
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_state_2_s0
1.379
1.520
u_dual_ssg/ssg_core1/n20_s1
1.526
1.679
u_dual_ssg/ssg_core0/ff_ssg_state_2_s0
1.679
=====
HOLD
0.275
1.681
1.406
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_state_4_s0
1.381
1.522
u_dual_ssg/ssg_core1/n18_s0
1.528
1.681
u_dual_ssg/ssg_core0/ff_ssg_state_4_s0
1.681
=====
HOLD
0.275
1.679
1.404
clk_14m_ibuf
0.000
0.675
u_msx_timer/u_msx_timer_core2/ff_counter_0_s0
1.379
1.520
u_msx_timer/u_msx_timer_core2/n151_s4
1.526
1.679
u_msx_timer/u_msx_timer_core2/ff_counter_0_s0
1.679
=====
HOLD
0.275
1.669
1.394
clk_14m_ibuf
0.000
0.675
u_msx_timer/u_msx_timer_core2/ff_counter_4_s0
1.369
1.510
u_msx_timer/u_msx_timer_core2/n147_s2
1.516
1.669
u_msx_timer/u_msx_timer_core2/ff_counter_4_s0
1.669
=====
HOLD
0.275
1.685
1.410
clk_14m_ibuf
0.000
0.675
u_msx_timer/u_msx_timer_core0/ff_counter_3_s0
1.385
1.526
u_msx_timer/u_msx_timer_core0/n148_s2
1.532
1.685
u_msx_timer/u_msx_timer_core0/ff_counter_3_s0
1.685
=====
HOLD
0.278
1.668
1.390
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0
1.365
1.507
u_dual_ssg/ssg_core1/n1356_s4
1.515
1.668
u_dual_ssg/ssg_core1/ff_ssg_envelope_ptr_4_s0
1.668
=====
HOLD
0.278
1.680
1.402
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0
1.377
1.518
u_dual_ssg/ssg_core1/n1266_s0
1.527
1.680
u_dual_ssg/ssg_core1/ff_ssg_envelope_counter_7_s0
1.680
=====
HOLD
0.278
1.678
1.400
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0
1.375
1.516
u_dual_ssg/ssg_core1/n925_s0
1.525
1.678
u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_1_s0
1.678
=====
HOLD
0.278
1.680
1.402
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0
1.377
1.518
u_dual_ssg/ssg_core1/n916_s0
1.527
1.680
u_dual_ssg/ssg_core1/ff_ssg_ch_b_counter_10_s0
1.680
=====
HOLD
0.278
1.682
1.404
clk_14m_ibuf
0.000
0.675
u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0
1.379
1.520
u_dual_ssg/ssg_core0/n1214_s2
1.529
1.682
u_dual_ssg/ssg_core0/ff_ssg_envelope_ptr_1_s0
1.682
