# AI-Model-Compression-for-TSMC-3nm-Chips-Disaster-Classification-
Optimizing MobileNetV3-Small for TSMC's 3nm AI accelerators using advanced compression techniques to enable low-power disaster classification in edge environments.

**Key Features:**
- 🎯 50% model sparsity via magnitude pruning
- ⚡ 8-bit post-training quantization
- 🧠 Knowledge distillation from ResNet50 teacher
- 🔍 Neural Architecture Search (NAS) optimization
- 🔋 Simulated <100ms latency at ~5W power consumption
- 🌐 ONNX runtime compatibility for TSMC AI accelerators
