<h1 align="center">Hi there, I'm <span style="color:#4682B4;">Sathvika M</span></h1>
<h3 align="center">Electronics & Communication Engineering Graduate (2021â€“2025)</h3>

<p align="center">
  <img src="https://readme-typing-svg.demolab.com?font=Poppins&weight=600&size=26&duration=3000&pause=600&color=4682B4&center=true&vCenter=true&width=600&lines=Digital+Electronics+Enthusiast;Verilog+%7C+SystemVerilog+Learner;UVM+Learner;Aspiring+Design+Verification+Engineer" alt="Typing SVG" />
</p>

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=Sathvika1302&label=Profile%20Views&color=4682B4&style=flat" alt="Profile Views" />
</p>

---

## ğŸ“Š GitHub Analytics

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=Sathvika1302&theme=github_dark&hide_border=false&include_all_commits=true&count_private=true" />
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=Sathvika1302&theme=github_dark&hide_border=false" />
</p>

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=Sathvika1302&theme=github_dark&hide_border=false&layout=compact" />
</p>

---

## ğŸ“« Contact Me

- âœ‰ **Email:** [reddysathvika1309@gmail.com](mailto:reddysathvika1309@gmail.com)  
- ğŸ’¼ **LinkedIn:** [Sathvika M](https://www.linkedin.com/in/sathvika-m)  

---

## ğŸ§° Languages and Tools

<p>
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/c/c-original.svg" width="40" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/cplusplus/cplusplus-original.svg" width="40" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/python/python-original.svg" width="40" />
  <img src="https://raw.githubusercontent.com/devicons/devicon/master/icons/java/java-original.svg" width="40" />
  <img src="https://upload.wikimedia.org/wikipedia/commons/2/21/Matlab_Logo.png" width="40" />
  <img src="https://img.icons8.com/?size=100&id=sd9l9kh1ceVY&format=png" width="40" title="Verilog" />
  <img src="https://cdn.icon-icons.com/icons2/2107/PNG/512/file_type_light_systemverilog_icon_130431.png" width="40" title="SystemVerilog" />
</p>

---

## ğŸ’¡ About Me

- ğŸ“ ECE Graduate (2021â€“2025)  
- ğŸ’» Passionate about **Digital Design & Verification**  
- ğŸ§  Learning **Verilog, SystemVerilog, and UVM**  
- ğŸ” Interested in **RTL, DV, and Semiconductor Technologies**  
- ğŸš€ Aiming to become a **Design Verification Engineer**  

---

## âš™ Tools I Use

![GVim](https://img.shields.io/badge/GVim-4682B4?style=for-the-badge&logo=vim&logoColor=white)
![ModelSim](https://img.shields.io/badge/ModelSim-708090?style=for-the-badge&logoColor=white)
![GitHub](https://img.shields.io/badge/GitHub-2F4F4F?style=for-the-badge&logo=github&logoColor=white)

---
