.model __top
.inputs __from_Is1_to_x_reg_000 __from_Is1_to_x_reg_001 __from_Is1_to_x_reg_002 __from_Is1_to_x_reg_010 __from_Is1_to_x_reg_011 __from_Is1_to_x_reg_012 __from_Is2_to_x_reg_000 __from_Is2_to_x_reg_001 __from_Is2_to_x_reg_002 __from_Is2_to_x_reg_010 __from_Is2_to_x_reg_011 __from_Is2_to_x_reg_012 __from_con_0010_to_x_reg_110 __from_con_0010_to_x_reg_111 __from_con_0010_to_x_reg_112 __from_con_0100_to_x_reg_100 __from_con_0100_to_x_reg_101 __from_con_0100_to_x_reg_102 __from_ope_000_to_x_operesult_00 __from_ope_010_to_x_operesult_01 __from_ope_100_to_x_operesult_10 __from_ope_110_to_x_operesult_11 __from_operesult_00_to_x_tmpreg_000 __from_operesult_00_to_x_tmpreg_001 __from_operesult_00_to_x_tmpreg_002 __from_operesult_01_to_x_tmpreg_010 __from_operesult_01_to_x_tmpreg_011 __from_operesult_01_to_x_tmpreg_012 __from_operesult_10_to_x_reg_200 __from_operesult_10_to_x_reg_201 __from_operesult_10_to_x_reg_202 __from_operesult_11_to_x_reg_210 __from_operesult_11_to_x_reg_211 __from_operesult_11_to_x_reg_212 __from_reg_000_to_x_con_0010 __from_reg_000_to_x_operand_000 __from_reg_000_to_x_operand_001 __from_reg_000_to_x_operand_002 __from_reg_000_to_x_tmpreg_000 __from_reg_001_to_x_con_0010 __from_reg_001_to_x_operand_000 __from_reg_001_to_x_operand_001 __from_reg_001_to_x_operand_002 __from_reg_001_to_x_tmpreg_001 __from_reg_002_to_x_con_0010 __from_reg_002_to_x_operand_000 __from_reg_002_to_x_operand_001 __from_reg_002_to_x_operand_002 __from_reg_002_to_x_tmpreg_002 __from_reg_010_to_x_con_0100 __from_reg_010_to_x_operand_010 __from_reg_010_to_x_operand_011 __from_reg_010_to_x_operand_012 __from_reg_010_to_x_tmpreg_010 __from_reg_011_to_x_con_0100 __from_reg_011_to_x_operand_010 __from_reg_011_to_x_operand_011 __from_reg_011_to_x_operand_012 __from_reg_011_to_x_tmpreg_011 __from_reg_012_to_x_con_0100 __from_reg_012_to_x_operand_010 __from_reg_012_to_x_operand_011 __from_reg_012_to_x_operand_012 __from_reg_012_to_x_tmpreg_012 __from_reg_100_to_x_operand_100 __from_reg_100_to_x_operand_101 __from_reg_100_to_x_operand_102 __from_reg_100_to_x_reg_200 __from_reg_101_to_x_operand_100 __from_reg_101_to_x_operand_101 __from_reg_101_to_x_operand_102 __from_reg_101_to_x_reg_201 __from_reg_102_to_x_operand_100 __from_reg_102_to_x_operand_101 __from_reg_102_to_x_operand_102 __from_reg_102_to_x_reg_202 __from_reg_110_to_x_operand_110 __from_reg_110_to_x_operand_111 __from_reg_110_to_x_operand_112 __from_reg_110_to_x_reg_210 __from_reg_111_to_x_operand_110 __from_reg_111_to_x_operand_111 __from_reg_111_to_x_operand_112 __from_reg_111_to_x_reg_211 __from_reg_112_to_x_operand_110 __from_reg_112_to_x_operand_111 __from_reg_112_to_x_operand_112 __from_reg_112_to_x_reg_212 __from_reg_200_to_x_Istim1 __from_reg_200_to_x_Istim2 __from_reg_201_to_x_Istim1 __from_reg_201_to_x_Istim2 __from_reg_202_to_x_Istim1 __from_reg_202_to_x_Istim2 __from_reg_210_to_x_Istim1 __from_reg_210_to_x_Istim2 __from_reg_211_to_x_Istim1 __from_reg_211_to_x_Istim2 __from_reg_212_to_x_Istim1 __from_reg_212_to_x_Istim2 __from_tmpreg_000_to_x_reg_100 __from_tmpreg_001_to_x_reg_101 __from_tmpreg_002_to_x_reg_102 __from_tmpreg_010_to_x_reg_110 __from_tmpreg_011_to_x_reg_111 __from_tmpreg_012_to_x_reg_112 __from_w11_to_x_reg_000 __from_w11_to_x_reg_001 __from_w11_to_x_reg_002 __from_w11_to_x_reg_010 __from_w11_to_x_reg_011 __from_w11_to_x_reg_012 __from_w12_to_x_reg_000 __from_w12_to_x_reg_001 __from_w12_to_x_reg_002 __from_w12_to_x_reg_010 __from_w12_to_x_reg_011 __from_w12_to_x_reg_012 __from_w21_to_x_reg_000 __from_w21_to_x_reg_001 __from_w21_to_x_reg_002 __from_w21_to_x_reg_010 __from_w21_to_x_reg_011 __from_w21_to_x_reg_012 __from_w22_to_x_reg_000 __from_w22_to_x_reg_001 __from_w22_to_x_reg_002 __from_w22_to_x_reg_010 __from_w22_to_x_reg_011 __from_w22_to_x_reg_012
.inputs Is1 Is2 w11 w12 w21 w22
.outputs __constraint
.subckt matrix Is1=Is1 Is2=Is2 w11=w11 w12=w12 w21=w21 w22=w22 Istim1=__spec_Istim1 Istim2=__spec_Istim2
.subckt impl __from_Is1_to_x_reg_000=__from_Is1_to_x_reg_000 __from_Is1_to_x_reg_001=__from_Is1_to_x_reg_001 __from_Is1_to_x_reg_002=__from_Is1_to_x_reg_002 __from_Is1_to_x_reg_010=__from_Is1_to_x_reg_010 __from_Is1_to_x_reg_011=__from_Is1_to_x_reg_011 __from_Is1_to_x_reg_012=__from_Is1_to_x_reg_012 __from_Is2_to_x_reg_000=__from_Is2_to_x_reg_000 __from_Is2_to_x_reg_001=__from_Is2_to_x_reg_001 __from_Is2_to_x_reg_002=__from_Is2_to_x_reg_002 __from_Is2_to_x_reg_010=__from_Is2_to_x_reg_010 __from_Is2_to_x_reg_011=__from_Is2_to_x_reg_011 __from_Is2_to_x_reg_012=__from_Is2_to_x_reg_012 __from_con_0010_to_x_reg_110=__from_con_0010_to_x_reg_110 __from_con_0010_to_x_reg_111=__from_con_0010_to_x_reg_111 __from_con_0010_to_x_reg_112=__from_con_0010_to_x_reg_112 __from_con_0100_to_x_reg_100=__from_con_0100_to_x_reg_100 __from_con_0100_to_x_reg_101=__from_con_0100_to_x_reg_101 __from_con_0100_to_x_reg_102=__from_con_0100_to_x_reg_102 __from_ope_000_to_x_operesult_00=__from_ope_000_to_x_operesult_00 __from_ope_010_to_x_operesult_01=__from_ope_010_to_x_operesult_01 __from_ope_100_to_x_operesult_10=__from_ope_100_to_x_operesult_10 __from_ope_110_to_x_operesult_11=__from_ope_110_to_x_operesult_11 __from_operesult_00_to_x_tmpreg_000=__from_operesult_00_to_x_tmpreg_000 __from_operesult_00_to_x_tmpreg_001=__from_operesult_00_to_x_tmpreg_001 __from_operesult_00_to_x_tmpreg_002=__from_operesult_00_to_x_tmpreg_002 __from_operesult_01_to_x_tmpreg_010=__from_operesult_01_to_x_tmpreg_010 __from_operesult_01_to_x_tmpreg_011=__from_operesult_01_to_x_tmpreg_011 __from_operesult_01_to_x_tmpreg_012=__from_operesult_01_to_x_tmpreg_012 __from_operesult_10_to_x_reg_200=__from_operesult_10_to_x_reg_200 __from_operesult_10_to_x_reg_201=__from_operesult_10_to_x_reg_201 __from_operesult_10_to_x_reg_202=__from_operesult_10_to_x_reg_202 __from_operesult_11_to_x_reg_210=__from_operesult_11_to_x_reg_210 __from_operesult_11_to_x_reg_211=__from_operesult_11_to_x_reg_211 __from_operesult_11_to_x_reg_212=__from_operesult_11_to_x_reg_212 __from_reg_000_to_x_con_0010=__from_reg_000_to_x_con_0010 __from_reg_000_to_x_operand_000=__from_reg_000_to_x_operand_000 __from_reg_000_to_x_operand_001=__from_reg_000_to_x_operand_001 __from_reg_000_to_x_operand_002=__from_reg_000_to_x_operand_002 __from_reg_000_to_x_tmpreg_000=__from_reg_000_to_x_tmpreg_000 __from_reg_001_to_x_con_0010=__from_reg_001_to_x_con_0010 __from_reg_001_to_x_operand_000=__from_reg_001_to_x_operand_000 __from_reg_001_to_x_operand_001=__from_reg_001_to_x_operand_001 __from_reg_001_to_x_operand_002=__from_reg_001_to_x_operand_002 __from_reg_001_to_x_tmpreg_001=__from_reg_001_to_x_tmpreg_001 __from_reg_002_to_x_con_0010=__from_reg_002_to_x_con_0010 __from_reg_002_to_x_operand_000=__from_reg_002_to_x_operand_000 __from_reg_002_to_x_operand_001=__from_reg_002_to_x_operand_001 __from_reg_002_to_x_operand_002=__from_reg_002_to_x_operand_002 __from_reg_002_to_x_tmpreg_002=__from_reg_002_to_x_tmpreg_002 __from_reg_010_to_x_con_0100=__from_reg_010_to_x_con_0100 __from_reg_010_to_x_operand_010=__from_reg_010_to_x_operand_010 __from_reg_010_to_x_operand_011=__from_reg_010_to_x_operand_011 __from_reg_010_to_x_operand_012=__from_reg_010_to_x_operand_012 __from_reg_010_to_x_tmpreg_010=__from_reg_010_to_x_tmpreg_010 __from_reg_011_to_x_con_0100=__from_reg_011_to_x_con_0100 __from_reg_011_to_x_operand_010=__from_reg_011_to_x_operand_010 __from_reg_011_to_x_operand_011=__from_reg_011_to_x_operand_011 __from_reg_011_to_x_operand_012=__from_reg_011_to_x_operand_012 __from_reg_011_to_x_tmpreg_011=__from_reg_011_to_x_tmpreg_011 __from_reg_012_to_x_con_0100=__from_reg_012_to_x_con_0100 __from_reg_012_to_x_operand_010=__from_reg_012_to_x_operand_010 __from_reg_012_to_x_operand_011=__from_reg_012_to_x_operand_011 __from_reg_012_to_x_operand_012=__from_reg_012_to_x_operand_012 __from_reg_012_to_x_tmpreg_012=__from_reg_012_to_x_tmpreg_012 __from_reg_100_to_x_operand_100=__from_reg_100_to_x_operand_100 __from_reg_100_to_x_operand_101=__from_reg_100_to_x_operand_101 __from_reg_100_to_x_operand_102=__from_reg_100_to_x_operand_102 __from_reg_100_to_x_reg_200=__from_reg_100_to_x_reg_200 __from_reg_101_to_x_operand_100=__from_reg_101_to_x_operand_100 __from_reg_101_to_x_operand_101=__from_reg_101_to_x_operand_101 __from_reg_101_to_x_operand_102=__from_reg_101_to_x_operand_102 __from_reg_101_to_x_reg_201=__from_reg_101_to_x_reg_201 __from_reg_102_to_x_operand_100=__from_reg_102_to_x_operand_100 __from_reg_102_to_x_operand_101=__from_reg_102_to_x_operand_101 __from_reg_102_to_x_operand_102=__from_reg_102_to_x_operand_102 __from_reg_102_to_x_reg_202=__from_reg_102_to_x_reg_202 __from_reg_110_to_x_operand_110=__from_reg_110_to_x_operand_110 __from_reg_110_to_x_operand_111=__from_reg_110_to_x_operand_111 __from_reg_110_to_x_operand_112=__from_reg_110_to_x_operand_112 __from_reg_110_to_x_reg_210=__from_reg_110_to_x_reg_210 __from_reg_111_to_x_operand_110=__from_reg_111_to_x_operand_110 __from_reg_111_to_x_operand_111=__from_reg_111_to_x_operand_111 __from_reg_111_to_x_operand_112=__from_reg_111_to_x_operand_112 __from_reg_111_to_x_reg_211=__from_reg_111_to_x_reg_211 __from_reg_112_to_x_operand_110=__from_reg_112_to_x_operand_110 __from_reg_112_to_x_operand_111=__from_reg_112_to_x_operand_111 __from_reg_112_to_x_operand_112=__from_reg_112_to_x_operand_112 __from_reg_112_to_x_reg_212=__from_reg_112_to_x_reg_212 __from_reg_200_to_x_Istim1=__from_reg_200_to_x_Istim1 __from_reg_200_to_x_Istim2=__from_reg_200_to_x_Istim2 __from_reg_201_to_x_Istim1=__from_reg_201_to_x_Istim1 __from_reg_201_to_x_Istim2=__from_reg_201_to_x_Istim2 __from_reg_202_to_x_Istim1=__from_reg_202_to_x_Istim1 __from_reg_202_to_x_Istim2=__from_reg_202_to_x_Istim2 __from_reg_210_to_x_Istim1=__from_reg_210_to_x_Istim1 __from_reg_210_to_x_Istim2=__from_reg_210_to_x_Istim2 __from_reg_211_to_x_Istim1=__from_reg_211_to_x_Istim1 __from_reg_211_to_x_Istim2=__from_reg_211_to_x_Istim2 __from_reg_212_to_x_Istim1=__from_reg_212_to_x_Istim1 __from_reg_212_to_x_Istim2=__from_reg_212_to_x_Istim2 __from_tmpreg_000_to_x_reg_100=__from_tmpreg_000_to_x_reg_100 __from_tmpreg_001_to_x_reg_101=__from_tmpreg_001_to_x_reg_101 __from_tmpreg_002_to_x_reg_102=__from_tmpreg_002_to_x_reg_102 __from_tmpreg_010_to_x_reg_110=__from_tmpreg_010_to_x_reg_110 __from_tmpreg_011_to_x_reg_111=__from_tmpreg_011_to_x_reg_111 __from_tmpreg_012_to_x_reg_112=__from_tmpreg_012_to_x_reg_112 __from_w11_to_x_reg_000=__from_w11_to_x_reg_000 __from_w11_to_x_reg_001=__from_w11_to_x_reg_001 __from_w11_to_x_reg_002=__from_w11_to_x_reg_002 __from_w11_to_x_reg_010=__from_w11_to_x_reg_010 __from_w11_to_x_reg_011=__from_w11_to_x_reg_011 __from_w11_to_x_reg_012=__from_w11_to_x_reg_012 __from_w12_to_x_reg_000=__from_w12_to_x_reg_000 __from_w12_to_x_reg_001=__from_w12_to_x_reg_001 __from_w12_to_x_reg_002=__from_w12_to_x_reg_002 __from_w12_to_x_reg_010=__from_w12_to_x_reg_010 __from_w12_to_x_reg_011=__from_w12_to_x_reg_011 __from_w12_to_x_reg_012=__from_w12_to_x_reg_012 __from_w21_to_x_reg_000=__from_w21_to_x_reg_000 __from_w21_to_x_reg_001=__from_w21_to_x_reg_001 __from_w21_to_x_reg_002=__from_w21_to_x_reg_002 __from_w21_to_x_reg_010=__from_w21_to_x_reg_010 __from_w21_to_x_reg_011=__from_w21_to_x_reg_011 __from_w21_to_x_reg_012=__from_w21_to_x_reg_012 __from_w22_to_x_reg_000=__from_w22_to_x_reg_000 __from_w22_to_x_reg_001=__from_w22_to_x_reg_001 __from_w22_to_x_reg_002=__from_w22_to_x_reg_002 __from_w22_to_x_reg_010=__from_w22_to_x_reg_010 __from_w22_to_x_reg_011=__from_w22_to_x_reg_011 __from_w22_to_x_reg_012=__from_w22_to_x_reg_012 Is1=Is1 Is2=Is2 w11=w11 w12=w12 w21=w21 w22=w22 Istim1=__impl_Istim1 Istim2=__impl_Istim2
.subckt __onehot in0=__from_operesult_00_to_x_tmpreg_000 in1=__from_operesult_00_to_x_tmpreg_001 in2=__from_operesult_00_to_x_tmpreg_002 out=__constraint_onehot_operesult_00
.subckt __onehot in0=__from_operesult_01_to_x_tmpreg_010 in1=__from_operesult_01_to_x_tmpreg_011 in2=__from_operesult_01_to_x_tmpreg_012 out=__constraint_onehot_operesult_01
.subckt __onehot in0=__from_con_0100_to_x_reg_100 in1=__from_con_0100_to_x_reg_101 in2=__from_con_0100_to_x_reg_102 out=__constraint_onehot_con_0100
.subckt __onehot in0=__from_con_0010_to_x_reg_110 in1=__from_con_0010_to_x_reg_111 in2=__from_con_0010_to_x_reg_112 out=__constraint_onehot_con_0010
.subckt __onehot in0=__from_operesult_10_to_x_reg_200 in1=__from_operesult_10_to_x_reg_201 in2=__from_operesult_10_to_x_reg_202 out=__constraint_onehot_operesult_10
.subckt __onehot in0=__from_operesult_11_to_x_reg_210 in1=__from_operesult_11_to_x_reg_211 in2=__from_operesult_11_to_x_reg_212 out=__constraint_onehot_operesult_11
.subckt __onehot in0=__from_Is1_to_x_reg_000 in1=__from_Is2_to_x_reg_000 in2=__from_w11_to_x_reg_000 in3=__from_w12_to_x_reg_000 in4=__from_w21_to_x_reg_000 in5=__from_w22_to_x_reg_000 out=__constraint_onehot_x_reg_000
.subckt __onehot in0=__from_Is1_to_x_reg_001 in1=__from_Is2_to_x_reg_001 in2=__from_w11_to_x_reg_001 in3=__from_w12_to_x_reg_001 in4=__from_w21_to_x_reg_001 in5=__from_w22_to_x_reg_001 out=__constraint_onehot_x_reg_001
.subckt __onehot in0=__from_Is1_to_x_reg_002 in1=__from_Is2_to_x_reg_002 in2=__from_w11_to_x_reg_002 in3=__from_w12_to_x_reg_002 in4=__from_w21_to_x_reg_002 in5=__from_w22_to_x_reg_002 out=__constraint_onehot_x_reg_002
.subckt __onehot in0=__from_Is1_to_x_reg_010 in1=__from_Is2_to_x_reg_010 in2=__from_w11_to_x_reg_010 in3=__from_w12_to_x_reg_010 in4=__from_w21_to_x_reg_010 in5=__from_w22_to_x_reg_010 out=__constraint_onehot_x_reg_010
.subckt __onehot in0=__from_Is1_to_x_reg_011 in1=__from_Is2_to_x_reg_011 in2=__from_w11_to_x_reg_011 in3=__from_w12_to_x_reg_011 in4=__from_w21_to_x_reg_011 in5=__from_w22_to_x_reg_011 out=__constraint_onehot_x_reg_011
.subckt __onehot in0=__from_Is1_to_x_reg_012 in1=__from_Is2_to_x_reg_012 in2=__from_w11_to_x_reg_012 in3=__from_w12_to_x_reg_012 in4=__from_w21_to_x_reg_012 in5=__from_w22_to_x_reg_012 out=__constraint_onehot_x_reg_012
.subckt __onehot in0=__from_reg_000_to_x_operand_000 in1=__from_reg_001_to_x_operand_000 in2=__from_reg_002_to_x_operand_000 out=__constraint_onehot_x_operand_000
.subckt __onehot in0=__from_reg_000_to_x_operand_001 in1=__from_reg_001_to_x_operand_001 in2=__from_reg_002_to_x_operand_001 out=__constraint_onehot_x_operand_001
.subckt __onehot in0=__from_reg_000_to_x_operand_002 in1=__from_reg_001_to_x_operand_002 in2=__from_reg_002_to_x_operand_002 out=__constraint_onehot_x_operand_002
.subckt __onehot in0=__from_reg_010_to_x_operand_010 in1=__from_reg_011_to_x_operand_010 in2=__from_reg_012_to_x_operand_010 out=__constraint_onehot_x_operand_010
.subckt __onehot in0=__from_reg_010_to_x_operand_011 in1=__from_reg_011_to_x_operand_011 in2=__from_reg_012_to_x_operand_011 out=__constraint_onehot_x_operand_011
.subckt __onehot in0=__from_reg_010_to_x_operand_012 in1=__from_reg_011_to_x_operand_012 in2=__from_reg_012_to_x_operand_012 out=__constraint_onehot_x_operand_012
.subckt __onehot in0=__from_ope_000_to_x_operesult_00 out=__constraint_onehot_x_operesult_00
.subckt __onehot in0=__from_ope_010_to_x_operesult_01 out=__constraint_onehot_x_operesult_01
.subckt __onehot in0=__from_reg_000_to_x_tmpreg_000 in1=__from_operesult_00_to_x_tmpreg_000 out=__constraint_onehot_x_tmpreg_000
.subckt __onehot in0=__from_reg_001_to_x_tmpreg_001 in1=__from_operesult_00_to_x_tmpreg_001 out=__constraint_onehot_x_tmpreg_001
.subckt __onehot in0=__from_reg_002_to_x_tmpreg_002 in1=__from_operesult_00_to_x_tmpreg_002 out=__constraint_onehot_x_tmpreg_002
.subckt __onehot in0=__from_reg_010_to_x_tmpreg_010 in1=__from_operesult_01_to_x_tmpreg_010 out=__constraint_onehot_x_tmpreg_010
.subckt __onehot in0=__from_reg_011_to_x_tmpreg_011 in1=__from_operesult_01_to_x_tmpreg_011 out=__constraint_onehot_x_tmpreg_011
.subckt __onehot in0=__from_reg_012_to_x_tmpreg_012 in1=__from_operesult_01_to_x_tmpreg_012 out=__constraint_onehot_x_tmpreg_012
.subckt __onehot in0=__from_reg_000_to_x_con_0010 in1=__from_reg_001_to_x_con_0010 in2=__from_reg_002_to_x_con_0010 out=__constraint_onehot_x_con_0010
.subckt __onehot in0=__from_reg_010_to_x_con_0100 in1=__from_reg_011_to_x_con_0100 in2=__from_reg_012_to_x_con_0100 out=__constraint_onehot_x_con_0100
.subckt __onehot in0=__from_tmpreg_000_to_x_reg_100 in1=__from_con_0100_to_x_reg_100 out=__constraint_onehot_x_reg_100
.subckt __onehot in0=__from_tmpreg_001_to_x_reg_101 in1=__from_con_0100_to_x_reg_101 out=__constraint_onehot_x_reg_101
.subckt __onehot in0=__from_tmpreg_002_to_x_reg_102 in1=__from_con_0100_to_x_reg_102 out=__constraint_onehot_x_reg_102
.subckt __onehot in0=__from_tmpreg_010_to_x_reg_110 in1=__from_con_0010_to_x_reg_110 out=__constraint_onehot_x_reg_110
.subckt __onehot in0=__from_tmpreg_011_to_x_reg_111 in1=__from_con_0010_to_x_reg_111 out=__constraint_onehot_x_reg_111
.subckt __onehot in0=__from_tmpreg_012_to_x_reg_112 in1=__from_con_0010_to_x_reg_112 out=__constraint_onehot_x_reg_112
.subckt __onehot in0=__from_reg_100_to_x_operand_100 in1=__from_reg_101_to_x_operand_100 in2=__from_reg_102_to_x_operand_100 out=__constraint_onehot_x_operand_100
.subckt __onehot in0=__from_reg_100_to_x_operand_101 in1=__from_reg_101_to_x_operand_101 in2=__from_reg_102_to_x_operand_101 out=__constraint_onehot_x_operand_101
.subckt __onehot in0=__from_reg_100_to_x_operand_102 in1=__from_reg_101_to_x_operand_102 in2=__from_reg_102_to_x_operand_102 out=__constraint_onehot_x_operand_102
.subckt __onehot in0=__from_reg_110_to_x_operand_110 in1=__from_reg_111_to_x_operand_110 in2=__from_reg_112_to_x_operand_110 out=__constraint_onehot_x_operand_110
.subckt __onehot in0=__from_reg_110_to_x_operand_111 in1=__from_reg_111_to_x_operand_111 in2=__from_reg_112_to_x_operand_111 out=__constraint_onehot_x_operand_111
.subckt __onehot in0=__from_reg_110_to_x_operand_112 in1=__from_reg_111_to_x_operand_112 in2=__from_reg_112_to_x_operand_112 out=__constraint_onehot_x_operand_112
.subckt __onehot in0=__from_ope_100_to_x_operesult_10 out=__constraint_onehot_x_operesult_10
.subckt __onehot in0=__from_ope_110_to_x_operesult_11 out=__constraint_onehot_x_operesult_11
.subckt __onehot in0=__from_reg_100_to_x_reg_200 in1=__from_operesult_10_to_x_reg_200 out=__constraint_onehot_x_reg_200
.subckt __onehot in0=__from_reg_101_to_x_reg_201 in1=__from_operesult_10_to_x_reg_201 out=__constraint_onehot_x_reg_201
.subckt __onehot in0=__from_reg_102_to_x_reg_202 in1=__from_operesult_10_to_x_reg_202 out=__constraint_onehot_x_reg_202
.subckt __onehot in0=__from_reg_110_to_x_reg_210 in1=__from_operesult_11_to_x_reg_210 out=__constraint_onehot_x_reg_210
.subckt __onehot in0=__from_reg_111_to_x_reg_211 in1=__from_operesult_11_to_x_reg_211 out=__constraint_onehot_x_reg_211
.subckt __onehot in0=__from_reg_112_to_x_reg_212 in1=__from_operesult_11_to_x_reg_212 out=__constraint_onehot_x_reg_212
.subckt __onehot in0=__from_reg_200_to_x_Istim1 in1=__from_reg_201_to_x_Istim1 in2=__from_reg_202_to_x_Istim1 in3=__from_reg_210_to_x_Istim1 in4=__from_reg_211_to_x_Istim1 in5=__from_reg_212_to_x_Istim1 out=__constraint_onehot_x_Istim1
.subckt __onehot in0=__from_reg_200_to_x_Istim2 in1=__from_reg_201_to_x_Istim2 in2=__from_reg_202_to_x_Istim2 in3=__from_reg_210_to_x_Istim2 in4=__from_reg_211_to_x_Istim2 in5=__from_reg_212_to_x_Istim2 out=__constraint_onehot_x_Istim2
.subckt __eq spec=__spec_Istim1 impl=__impl_Istim1 eq=__Istim1_eq
.subckt __eq spec=__spec_Istim2 impl=__impl_Istim2 eq=__Istim2_eq
.names __constraint_onehot_operesult_00 __constraint_onehot_operesult_01 __constraint_onehot_con_0100 __constraint_onehot_con_0010 __constraint_onehot_operesult_10 __constraint_onehot_operesult_11 __constraint_onehot_x_reg_000 __constraint_onehot_x_reg_001 __constraint_onehot_x_reg_002 __constraint_onehot_x_reg_010 __constraint_onehot_x_reg_011 __constraint_onehot_x_reg_012 __constraint_onehot_x_operand_000 __constraint_onehot_x_operand_001 __constraint_onehot_x_operand_002 __constraint_onehot_x_operand_010 __constraint_onehot_x_operand_011 __constraint_onehot_x_operand_012 __constraint_onehot_x_operesult_00 __constraint_onehot_x_operesult_01 __constraint_onehot_x_tmpreg_000 __constraint_onehot_x_tmpreg_001 __constraint_onehot_x_tmpreg_002 __constraint_onehot_x_tmpreg_010 __constraint_onehot_x_tmpreg_011 __constraint_onehot_x_tmpreg_012 __constraint_onehot_x_con_0010 __constraint_onehot_x_con_0100 __constraint_onehot_x_reg_100 __constraint_onehot_x_reg_101 __constraint_onehot_x_reg_102 __constraint_onehot_x_reg_110 __constraint_onehot_x_reg_111 __constraint_onehot_x_reg_112 __constraint_onehot_x_operand_100 __constraint_onehot_x_operand_101 __constraint_onehot_x_operand_102 __constraint_onehot_x_operand_110 __constraint_onehot_x_operand_111 __constraint_onehot_x_operand_112 __constraint_onehot_x_operesult_10 __constraint_onehot_x_operesult_11 __constraint_onehot_x_reg_200 __constraint_onehot_x_reg_201 __constraint_onehot_x_reg_202 __constraint_onehot_x_reg_210 __constraint_onehot_x_reg_211 __constraint_onehot_x_reg_212 __constraint_onehot_x_Istim1 __constraint_onehot_x_Istim2 __Istim1_eq __Istim2_eq __constraint
1111111111111111111111111111111111111111111111111111 1
.end

.model __onehot
.inputs in0 in1 in2 in3 in4 in5
.outputs out
.names in0 in1 in2 in3 in4 in5 out
100000 1
010000 1
001000 1
000100 1
000010 1
000001 1
000000 1
.end

.model __eq
.inputs spec impl
.outputs eq
.names spec impl eq
11 1
00 1
.end

#.top matrix
.model matrix
.inputs Is1 Is2 
.inputs w11 w12 w21 w22
.outputs Istim1 Istim2

.subckt and in0=Is1 in1=w11 out=Is1w11
.subckt and in0=Is2 in1=w12 out=Is2w12
.subckt xor in0=Is1w11 in1=Is2w12 out=Istim1

.subckt and in0=Is1 in1=w21 out=Is1w21
.subckt and in0=Is2 in1=w22 out=Is2w22
.subckt xor in0=Is1w21 in1=Is2w22 out=Istim2
.end

.model and
.inputs in0 in1
.outputs out
.names in0 in1 out
11 1
.end

.model xor
.inputs in0 in1
.outputs out
.names in0 in1 out
10 1
01 1
.end

#.top impl
.model impl
.inputs __from_Is1_to_x_reg_000 __from_Is1_to_x_reg_001 __from_Is1_to_x_reg_002 __from_Is1_to_x_reg_010 __from_Is1_to_x_reg_011 __from_Is1_to_x_reg_012 __from_Is2_to_x_reg_000 __from_Is2_to_x_reg_001 __from_Is2_to_x_reg_002 __from_Is2_to_x_reg_010 __from_Is2_to_x_reg_011 __from_Is2_to_x_reg_012 __from_con_0010_to_x_reg_110 __from_con_0010_to_x_reg_111 __from_con_0010_to_x_reg_112 __from_con_0100_to_x_reg_100 __from_con_0100_to_x_reg_101 __from_con_0100_to_x_reg_102 __from_ope_000_to_x_operesult_00 __from_ope_010_to_x_operesult_01 __from_ope_100_to_x_operesult_10 __from_ope_110_to_x_operesult_11 __from_operesult_00_to_x_tmpreg_000 __from_operesult_00_to_x_tmpreg_001 __from_operesult_00_to_x_tmpreg_002 __from_operesult_01_to_x_tmpreg_010 __from_operesult_01_to_x_tmpreg_011 __from_operesult_01_to_x_tmpreg_012 __from_operesult_10_to_x_reg_200 __from_operesult_10_to_x_reg_201 __from_operesult_10_to_x_reg_202 __from_operesult_11_to_x_reg_210 __from_operesult_11_to_x_reg_211 __from_operesult_11_to_x_reg_212 __from_reg_000_to_x_con_0010 __from_reg_000_to_x_operand_000 __from_reg_000_to_x_operand_001 __from_reg_000_to_x_operand_002 __from_reg_000_to_x_tmpreg_000 __from_reg_001_to_x_con_0010 __from_reg_001_to_x_operand_000 __from_reg_001_to_x_operand_001 __from_reg_001_to_x_operand_002 __from_reg_001_to_x_tmpreg_001 __from_reg_002_to_x_con_0010 __from_reg_002_to_x_operand_000 __from_reg_002_to_x_operand_001 __from_reg_002_to_x_operand_002 __from_reg_002_to_x_tmpreg_002 __from_reg_010_to_x_con_0100 __from_reg_010_to_x_operand_010 __from_reg_010_to_x_operand_011 __from_reg_010_to_x_operand_012 __from_reg_010_to_x_tmpreg_010 __from_reg_011_to_x_con_0100 __from_reg_011_to_x_operand_010 __from_reg_011_to_x_operand_011 __from_reg_011_to_x_operand_012 __from_reg_011_to_x_tmpreg_011 __from_reg_012_to_x_con_0100 __from_reg_012_to_x_operand_010 __from_reg_012_to_x_operand_011 __from_reg_012_to_x_operand_012 __from_reg_012_to_x_tmpreg_012 __from_reg_100_to_x_operand_100 __from_reg_100_to_x_operand_101 __from_reg_100_to_x_operand_102 __from_reg_100_to_x_reg_200 __from_reg_101_to_x_operand_100 __from_reg_101_to_x_operand_101 __from_reg_101_to_x_operand_102 __from_reg_101_to_x_reg_201 __from_reg_102_to_x_operand_100 __from_reg_102_to_x_operand_101 __from_reg_102_to_x_operand_102 __from_reg_102_to_x_reg_202 __from_reg_110_to_x_operand_110 __from_reg_110_to_x_operand_111 __from_reg_110_to_x_operand_112 __from_reg_110_to_x_reg_210 __from_reg_111_to_x_operand_110 __from_reg_111_to_x_operand_111 __from_reg_111_to_x_operand_112 __from_reg_111_to_x_reg_211 __from_reg_112_to_x_operand_110 __from_reg_112_to_x_operand_111 __from_reg_112_to_x_operand_112 __from_reg_112_to_x_reg_212 __from_reg_200_to_x_Istim1 __from_reg_200_to_x_Istim2 __from_reg_201_to_x_Istim1 __from_reg_201_to_x_Istim2 __from_reg_202_to_x_Istim1 __from_reg_202_to_x_Istim2 __from_reg_210_to_x_Istim1 __from_reg_210_to_x_Istim2 __from_reg_211_to_x_Istim1 __from_reg_211_to_x_Istim2 __from_reg_212_to_x_Istim1 __from_reg_212_to_x_Istim2 __from_tmpreg_000_to_x_reg_100 __from_tmpreg_001_to_x_reg_101 __from_tmpreg_002_to_x_reg_102 __from_tmpreg_010_to_x_reg_110 __from_tmpreg_011_to_x_reg_111 __from_tmpreg_012_to_x_reg_112 __from_w11_to_x_reg_000 __from_w11_to_x_reg_001 __from_w11_to_x_reg_002 __from_w11_to_x_reg_010 __from_w11_to_x_reg_011 __from_w11_to_x_reg_012 __from_w12_to_x_reg_000 __from_w12_to_x_reg_001 __from_w12_to_x_reg_002 __from_w12_to_x_reg_010 __from_w12_to_x_reg_011 __from_w12_to_x_reg_012 __from_w21_to_x_reg_000 __from_w21_to_x_reg_001 __from_w21_to_x_reg_002 __from_w21_to_x_reg_010 __from_w21_to_x_reg_011 __from_w21_to_x_reg_012 __from_w22_to_x_reg_000 __from_w22_to_x_reg_001 __from_w22_to_x_reg_002 __from_w22_to_x_reg_010 __from_w22_to_x_reg_011 __from_w22_to_x_reg_012
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_000 sel1=__from_Is2_to_x_reg_000 sel2=__from_w11_to_x_reg_000 sel3=__from_w12_to_x_reg_000 sel4=__from_w21_to_x_reg_000 sel5=__from_w22_to_x_reg_000 out=x_reg_000
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_001 sel1=__from_Is2_to_x_reg_001 sel2=__from_w11_to_x_reg_001 sel3=__from_w12_to_x_reg_001 sel4=__from_w21_to_x_reg_001 sel5=__from_w22_to_x_reg_001 out=x_reg_001
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_002 sel1=__from_Is2_to_x_reg_002 sel2=__from_w11_to_x_reg_002 sel3=__from_w12_to_x_reg_002 sel4=__from_w21_to_x_reg_002 sel5=__from_w22_to_x_reg_002 out=x_reg_002
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_010 sel1=__from_Is2_to_x_reg_010 sel2=__from_w11_to_x_reg_010 sel3=__from_w12_to_x_reg_010 sel4=__from_w21_to_x_reg_010 sel5=__from_w22_to_x_reg_010 out=x_reg_010
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_011 sel1=__from_Is2_to_x_reg_011 sel2=__from_w11_to_x_reg_011 sel3=__from_w12_to_x_reg_011 sel4=__from_w21_to_x_reg_011 sel5=__from_w22_to_x_reg_011 out=x_reg_011
.subckt __selector in0=Is1 in1=Is2 in2=w11 in3=w12 in4=w21 in5=w22 sel0=__from_Is1_to_x_reg_012 sel1=__from_Is2_to_x_reg_012 sel2=__from_w11_to_x_reg_012 sel3=__from_w12_to_x_reg_012 sel4=__from_w21_to_x_reg_012 sel5=__from_w22_to_x_reg_012 out=x_reg_012
.subckt __selector in0=reg_000 in1=reg_001 in2=reg_002 sel0=__from_reg_000_to_x_operand_000 sel1=__from_reg_001_to_x_operand_000 sel2=__from_reg_002_to_x_operand_000 out=x_operand_000
.subckt __selector in0=reg_000 in1=reg_001 in2=reg_002 sel0=__from_reg_000_to_x_operand_001 sel1=__from_reg_001_to_x_operand_001 sel2=__from_reg_002_to_x_operand_001 out=x_operand_001
.subckt __selector in0=reg_000 in1=reg_001 in2=reg_002 sel0=__from_reg_000_to_x_operand_002 sel1=__from_reg_001_to_x_operand_002 sel2=__from_reg_002_to_x_operand_002 out=x_operand_002
.subckt __selector in0=reg_010 in1=reg_011 in2=reg_012 sel0=__from_reg_010_to_x_operand_010 sel1=__from_reg_011_to_x_operand_010 sel2=__from_reg_012_to_x_operand_010 out=x_operand_010
.subckt __selector in0=reg_010 in1=reg_011 in2=reg_012 sel0=__from_reg_010_to_x_operand_011 sel1=__from_reg_011_to_x_operand_011 sel2=__from_reg_012_to_x_operand_011 out=x_operand_011
.subckt __selector in0=reg_010 in1=reg_011 in2=reg_012 sel0=__from_reg_010_to_x_operand_012 sel1=__from_reg_011_to_x_operand_012 sel2=__from_reg_012_to_x_operand_012 out=x_operand_012
.subckt __selector in0=ope_000 sel0=__from_ope_000_to_x_operesult_00 out=x_operesult_00
.subckt __selector in0=ope_010 sel0=__from_ope_010_to_x_operesult_01 out=x_operesult_01
.subckt __selector in0=reg_000 in1=operesult_00 sel0=__from_reg_000_to_x_tmpreg_000 sel1=__from_operesult_00_to_x_tmpreg_000 out=x_tmpreg_000
.subckt __selector in0=reg_001 in1=operesult_00 sel0=__from_reg_001_to_x_tmpreg_001 sel1=__from_operesult_00_to_x_tmpreg_001 out=x_tmpreg_001
.subckt __selector in0=reg_002 in1=operesult_00 sel0=__from_reg_002_to_x_tmpreg_002 sel1=__from_operesult_00_to_x_tmpreg_002 out=x_tmpreg_002
.subckt __selector in0=reg_010 in1=operesult_01 sel0=__from_reg_010_to_x_tmpreg_010 sel1=__from_operesult_01_to_x_tmpreg_010 out=x_tmpreg_010
.subckt __selector in0=reg_011 in1=operesult_01 sel0=__from_reg_011_to_x_tmpreg_011 sel1=__from_operesult_01_to_x_tmpreg_011 out=x_tmpreg_011
.subckt __selector in0=reg_012 in1=operesult_01 sel0=__from_reg_012_to_x_tmpreg_012 sel1=__from_operesult_01_to_x_tmpreg_012 out=x_tmpreg_012
.subckt __selector in0=reg_000 in1=reg_001 in2=reg_002 sel0=__from_reg_000_to_x_con_0010 sel1=__from_reg_001_to_x_con_0010 sel2=__from_reg_002_to_x_con_0010 out=x_con_0010
.subckt __selector in0=reg_010 in1=reg_011 in2=reg_012 sel0=__from_reg_010_to_x_con_0100 sel1=__from_reg_011_to_x_con_0100 sel2=__from_reg_012_to_x_con_0100 out=x_con_0100
.subckt __selector in0=tmpreg_000 in1=con_0100 sel0=__from_tmpreg_000_to_x_reg_100 sel1=__from_con_0100_to_x_reg_100 out=x_reg_100
.subckt __selector in0=tmpreg_001 in1=con_0100 sel0=__from_tmpreg_001_to_x_reg_101 sel1=__from_con_0100_to_x_reg_101 out=x_reg_101
.subckt __selector in0=tmpreg_002 in1=con_0100 sel0=__from_tmpreg_002_to_x_reg_102 sel1=__from_con_0100_to_x_reg_102 out=x_reg_102
.subckt __selector in0=tmpreg_010 in1=con_0010 sel0=__from_tmpreg_010_to_x_reg_110 sel1=__from_con_0010_to_x_reg_110 out=x_reg_110
.subckt __selector in0=tmpreg_011 in1=con_0010 sel0=__from_tmpreg_011_to_x_reg_111 sel1=__from_con_0010_to_x_reg_111 out=x_reg_111
.subckt __selector in0=tmpreg_012 in1=con_0010 sel0=__from_tmpreg_012_to_x_reg_112 sel1=__from_con_0010_to_x_reg_112 out=x_reg_112
.subckt __selector in0=reg_100 in1=reg_101 in2=reg_102 sel0=__from_reg_100_to_x_operand_100 sel1=__from_reg_101_to_x_operand_100 sel2=__from_reg_102_to_x_operand_100 out=x_operand_100
.subckt __selector in0=reg_100 in1=reg_101 in2=reg_102 sel0=__from_reg_100_to_x_operand_101 sel1=__from_reg_101_to_x_operand_101 sel2=__from_reg_102_to_x_operand_101 out=x_operand_101
.subckt __selector in0=reg_100 in1=reg_101 in2=reg_102 sel0=__from_reg_100_to_x_operand_102 sel1=__from_reg_101_to_x_operand_102 sel2=__from_reg_102_to_x_operand_102 out=x_operand_102
.subckt __selector in0=reg_110 in1=reg_111 in2=reg_112 sel0=__from_reg_110_to_x_operand_110 sel1=__from_reg_111_to_x_operand_110 sel2=__from_reg_112_to_x_operand_110 out=x_operand_110
.subckt __selector in0=reg_110 in1=reg_111 in2=reg_112 sel0=__from_reg_110_to_x_operand_111 sel1=__from_reg_111_to_x_operand_111 sel2=__from_reg_112_to_x_operand_111 out=x_operand_111
.subckt __selector in0=reg_110 in1=reg_111 in2=reg_112 sel0=__from_reg_110_to_x_operand_112 sel1=__from_reg_111_to_x_operand_112 sel2=__from_reg_112_to_x_operand_112 out=x_operand_112
.subckt __selector in0=ope_100 sel0=__from_ope_100_to_x_operesult_10 out=x_operesult_10
.subckt __selector in0=ope_110 sel0=__from_ope_110_to_x_operesult_11 out=x_operesult_11
.subckt __selector in0=reg_100 in1=operesult_10 sel0=__from_reg_100_to_x_reg_200 sel1=__from_operesult_10_to_x_reg_200 out=x_reg_200
.subckt __selector in0=reg_101 in1=operesult_10 sel0=__from_reg_101_to_x_reg_201 sel1=__from_operesult_10_to_x_reg_201 out=x_reg_201
.subckt __selector in0=reg_102 in1=operesult_10 sel0=__from_reg_102_to_x_reg_202 sel1=__from_operesult_10_to_x_reg_202 out=x_reg_202
.subckt __selector in0=reg_110 in1=operesult_11 sel0=__from_reg_110_to_x_reg_210 sel1=__from_operesult_11_to_x_reg_210 out=x_reg_210
.subckt __selector in0=reg_111 in1=operesult_11 sel0=__from_reg_111_to_x_reg_211 sel1=__from_operesult_11_to_x_reg_211 out=x_reg_211
.subckt __selector in0=reg_112 in1=operesult_11 sel0=__from_reg_112_to_x_reg_212 sel1=__from_operesult_11_to_x_reg_212 out=x_reg_212
.subckt __selector in0=reg_200 in1=reg_201 in2=reg_202 in3=reg_210 in4=reg_211 in5=reg_212 sel0=__from_reg_200_to_x_Istim1 sel1=__from_reg_201_to_x_Istim1 sel2=__from_reg_202_to_x_Istim1 sel3=__from_reg_210_to_x_Istim1 sel4=__from_reg_211_to_x_Istim1 sel5=__from_reg_212_to_x_Istim1 out=x_Istim1
.subckt __selector in0=reg_200 in1=reg_201 in2=reg_202 in3=reg_210 in4=reg_211 in5=reg_212 sel0=__from_reg_200_to_x_Istim2 sel1=__from_reg_201_to_x_Istim2 sel2=__from_reg_202_to_x_Istim2 sel3=__from_reg_210_to_x_Istim2 sel4=__from_reg_211_to_x_Istim2 sel5=__from_reg_212_to_x_Istim2 out=x_Istim2
.inputs Is1 Is2 w11 w12 w21 w22
.outputs Istim1 Istim2
.names zero
.names one
1

.names x_reg_000 reg_000
1 1
.names x_reg_001 reg_001
1 1
.names x_reg_002 reg_002
1 1
.names x_reg_010 reg_010
1 1
.names x_reg_011 reg_011
1 1
.names x_reg_012 reg_012
1 1
.names x_operand_000 operand_000
1 1
.names x_operand_001 operand_001
1 1
.names x_operand_002 operand_002
1 1
.names x_operand_010 operand_010
1 1
.names x_operand_011 operand_011
1 1
.names x_operand_012 operand_012
1 1
.names x_operesult_00 operesult_00
1 1
.names x_operesult_01 operesult_01
1 1
.names x_tmpreg_000 tmpreg_000
1 1
.names x_tmpreg_001 tmpreg_001
1 1
.names x_tmpreg_002 tmpreg_002
1 1
.names x_tmpreg_010 tmpreg_010
1 1
.names x_tmpreg_011 tmpreg_011
1 1
.names x_tmpreg_012 tmpreg_012
1 1
.names x_con_0010 con_0010
1 1
.names x_con_0100 con_0100
1 1

.names x_reg_100 reg_100
1 1
.names x_reg_101 reg_101
1 1
.names x_reg_102 reg_102
1 1
.names x_reg_110 reg_110
1 1
.names x_reg_111 reg_111
1 1
.names x_reg_112 reg_112
1 1
.names x_operand_100 operand_100
1 1
.names x_operand_101 operand_101
1 1
.names x_operand_102 operand_102
1 1
.names x_operand_110 operand_110
1 1
.names x_operand_111 operand_111
1 1
.names x_operand_112 operand_112
1 1
.names x_operesult_10 operesult_10
1 1
.names x_operesult_11 operesult_11
1 1

.names x_reg_200 reg_200
1 1
.names x_reg_201 reg_201
1 1
.names x_reg_202 reg_202
1 1
.names x_reg_210 reg_210
1 1
.names x_reg_211 reg_211
1 1
.names x_reg_212 reg_212
1 1
.names x_Istim1 Istim1
1 1
.names x_Istim2 Istim2
1 1

#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_000
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_001
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_002
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_010
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_011
#.candidates Is1 Is2 w11 w12 w21 w22 x_reg_012

#.candidates reg_000 reg_001 reg_002 x_operand_000
#.candidates reg_000 reg_001 reg_002 x_operand_001
#.candidates reg_000 reg_001 reg_002 x_operand_002
#.candidates reg_010 reg_011 reg_012 x_operand_010
#.candidates reg_010 reg_011 reg_012 x_operand_011
#.candidates reg_010 reg_011 reg_012 x_operand_012

.subckt lut3 in0=operand_000 in1=operand_001 in2=operand_002 f0=zero f1=one f2=zero f3=one f4=zero f5=one f6=one f7=zero out=ope_000
.subckt lut3 in0=operand_010 in1=operand_011 in2=operand_012 f0=zero f1=one f2=zero f3=one f4=zero f5=one f6=one f7=zero out=ope_010

#.candidates ope_000 x_operesult_00
#.candidates ope_010 x_operesult_01

#.candidates reg_000 operesult_00 x_tmpreg_000
#.candidates reg_001 operesult_00 x_tmpreg_001
#.candidates reg_002 operesult_00 x_tmpreg_002
#.candidates reg_010 operesult_01 x_tmpreg_010
#.candidates reg_011 operesult_01 x_tmpreg_011
#.candidates reg_012 operesult_01 x_tmpreg_012
#.onehot operesult_00 operesult_01

#.candidates reg_000 reg_001 reg_002 x_con_0010
#.candidates reg_010 reg_011 reg_012 x_con_0100

#.candidates tmpreg_000 con_0100 x_reg_100
#.candidates tmpreg_001 con_0100 x_reg_101
#.candidates tmpreg_002 con_0100 x_reg_102
#.candidates tmpreg_010 con_0010 x_reg_110
#.candidates tmpreg_011 con_0010 x_reg_111
#.candidates tmpreg_012 con_0010 x_reg_112
#.onehot con_0100 con_0010

#.candidates reg_100 reg_101 reg_102 x_operand_100
#.candidates reg_100 reg_101 reg_102 x_operand_101
#.candidates reg_100 reg_101 reg_102 x_operand_102
#.candidates reg_110 reg_111 reg_112 x_operand_110
#.candidates reg_110 reg_111 reg_112 x_operand_111
#.candidates reg_110 reg_111 reg_112 x_operand_112

.subckt lut3 in0=operand_100 in1=operand_101 in2=operand_102 f0=zero f1=one f2=zero f3=one f4=zero f5=one f6=one f7=zero out=ope_100
.subckt lut3 in0=operand_110 in1=operand_111 in2=operand_112 f0=zero f1=one f2=zero f3=one f4=zero f5=one f6=one f7=zero out=ope_110

#.candidates ope_100 x_operesult_10
#.candidates ope_110 x_operesult_11

#.candidates reg_100 operesult_10 x_reg_200
#.candidates reg_101 operesult_10 x_reg_201
#.candidates reg_102 operesult_10 x_reg_202
#.candidates reg_110 operesult_11 x_reg_210
#.candidates reg_111 operesult_11 x_reg_211
#.candidates reg_112 operesult_11 x_reg_212
#.onehot operesult_10 operesult_11

#.candidates reg_200 reg_201 reg_202 reg_210 reg_211 reg_212 x_Istim1
#.candidates reg_200 reg_201 reg_202 reg_210 reg_211 reg_212 x_Istim2

.end
.model lut3
.inputs in0 in1 in2 f0 f1 f2 f3 f4 f5 f6 f7
.outputs out
.names in0 in1 in2 f0 f1 f2 f3 f4 f5 f6 f7 out
0001------- 1
100-1------ 1
010--1----- 1
110---1---- 1
001----1--- 1
101-----1-- 1
011------1- 1
111-------1 1
.end

.model __selector
.inputs in0 in1 in2 in3 in4 in5 sel0 sel1 sel2 sel3 sel4 sel5
.outputs out
.names in0 in1 in2 in3 in4 in5 sel0 sel1 sel2 sel3 sel4 sel5 out
1-----100000 1
-1----010000 1
--1---001000 1
---1--000100 1
----1-000010 1
-----1000001 1
.end
