<profile>

<section name = "Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_20u_array_ap_fixed_16_6_5_3_0_10u_config4_s'" level="0">
<item name = "Date">Sat Oct  4 21:50:15 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexuplus</item>
<item name = "Target device">xcku5p-ffvb676-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.459 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">3458, 4446, 17.290 us, 22.230 us, 3458, 4446, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745">conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth, 11, 11, 55.000 ns, 55.000 ns, 11, 11, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- ReadInputWidth">3457, 4445, 14 ~ 18, -, -, 247, no</column>
<column name=" + ReuseLoop">3, 3, 1, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 281, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 2566, 1031, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 288, -</column>
<column name="Register">-, -, 1052, -, -</column>
<specialColumn name="Available">960, 1824, 433920, 216960, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745">conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth, 0, 0, 2566, 1031, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln384_fu_1427_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln391_fu_1444_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_iw_fu_1189_p2">+, 0, 0, 15, 8, 1</column>
<column name="in_index_fu_1415_p2">+, 0, 0, 9, 2, 1</column>
<column name="and_ln360_fu_1409_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln360_1_fu_1403_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln360_fu_1393_p2">icmp, 0, 0, 39, 32, 4</column>
<column name="icmp_ln384_fu_1432_p2">icmp, 0, 0, 39, 32, 8</column>
<column name="icmp_ln42_fu_1421_p2">icmp, 0, 0, 9, 2, 2</column>
<column name="icmp_ln53_fu_1469_p2">icmp, 0, 0, 15, 8, 5</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln391_fu_1449_p3">select, 0, 0, 32, 1, 4</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">31, 6, 1, 6</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_phi_fu_738_p4">14, 3, 32, 96</column>
<column name="i_iw42_reg_712">9, 2, 8, 16</column>
<column name="in_index1_reg_724">9, 2, 2, 4</column>
<column name="layer3_out_blk_n">9, 2, 1, 2</column>
<column name="layer4_out_blk_n">9, 2, 1, 2</column>
<column name="mux_case_180161141_reg_512">9, 2, 16, 32</column>
<column name="mux_case_181162239_reg_522">9, 2, 16, 32</column>
<column name="mux_case_182163337_reg_532">9, 2, 16, 32</column>
<column name="mux_case_183164435_reg_542">9, 2, 16, 32</column>
<column name="mux_case_184165533_reg_552">9, 2, 16, 32</column>
<column name="mux_case_185166631_reg_562">9, 2, 16, 32</column>
<column name="mux_case_186167729_reg_572">9, 2, 16, 32</column>
<column name="mux_case_187168827_reg_582">9, 2, 16, 32</column>
<column name="mux_case_188169925_reg_592">9, 2, 16, 32</column>
<column name="mux_case_1891701023_reg_602">9, 2, 16, 32</column>
<column name="mux_case_1901711121_reg_612">9, 2, 16, 32</column>
<column name="mux_case_1911721219_reg_622">9, 2, 16, 32</column>
<column name="mux_case_1921731317_reg_632">9, 2, 16, 32</column>
<column name="mux_case_1931741415_reg_642">9, 2, 16, 32</column>
<column name="mux_case_1941751513_reg_652">9, 2, 16, 32</column>
<column name="mux_case_1951761611_reg_662">9, 2, 16, 32</column>
<column name="mux_case_196177179_reg_672">9, 2, 16, 32</column>
<column name="mux_case_197178187_reg_682">9, 2, 16, 32</column>
<column name="mux_case_198179195_reg_692">9, 2, 16, 32</column>
<column name="mux_case_199180203_reg_702">9, 2, 16, 32</column>
<column name="pX_1">9, 2, 32, 64</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln360_reg_1771">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="grp_conv_2d_cl_array_array_ap_fixed_10u_config4_Pipeline_KernelShiftWidth_fu_745_ap_start_reg">1, 0, 1, 0</column>
<column name="i_iw42_reg_712">8, 0, 8, 0</column>
<column name="i_iw_reg_1635">8, 0, 8, 0</column>
<column name="icmp_ln360_reg_1763">1, 0, 1, 0</column>
<column name="in_index1_reg_724">2, 0, 2, 0</column>
<column name="mux_case_180161141_reg_512">16, 0, 16, 0</column>
<column name="mux_case_181162239_reg_522">16, 0, 16, 0</column>
<column name="mux_case_182163337_reg_532">16, 0, 16, 0</column>
<column name="mux_case_183164435_reg_542">16, 0, 16, 0</column>
<column name="mux_case_184165533_reg_552">16, 0, 16, 0</column>
<column name="mux_case_185166631_reg_562">16, 0, 16, 0</column>
<column name="mux_case_186167729_reg_572">16, 0, 16, 0</column>
<column name="mux_case_187168827_reg_582">16, 0, 16, 0</column>
<column name="mux_case_188169925_reg_592">16, 0, 16, 0</column>
<column name="mux_case_1891701023_reg_602">16, 0, 16, 0</column>
<column name="mux_case_1901711121_reg_612">16, 0, 16, 0</column>
<column name="mux_case_1911721219_reg_622">16, 0, 16, 0</column>
<column name="mux_case_1921731317_reg_632">16, 0, 16, 0</column>
<column name="mux_case_1931741415_reg_642">16, 0, 16, 0</column>
<column name="mux_case_1941751513_reg_652">16, 0, 16, 0</column>
<column name="mux_case_1951761611_reg_662">16, 0, 16, 0</column>
<column name="mux_case_196177179_reg_672">16, 0, 16, 0</column>
<column name="mux_case_197178187_reg_682">16, 0, 16, 0</column>
<column name="mux_case_198179195_reg_692">16, 0, 16, 0</column>
<column name="mux_case_199180203_reg_702">16, 0, 16, 0</column>
<column name="pX_1">32, 0, 32, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_80">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_81">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_82">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_83">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_84">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_85">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_86">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_87">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_88">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_89">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_90">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_91">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_92">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_93">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_94">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_95">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_96">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_97">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_98">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_1dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_99">16, 0, 16, 0</column>
<column name="sX_1">32, 0, 32, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln59_10_reg_1706">16, 0, 16, 0</column>
<column name="trunc_ln59_11_reg_1712">16, 0, 16, 0</column>
<column name="trunc_ln59_12_reg_1718">16, 0, 16, 0</column>
<column name="trunc_ln59_13_reg_1724">16, 0, 16, 0</column>
<column name="trunc_ln59_14_reg_1730">16, 0, 16, 0</column>
<column name="trunc_ln59_15_reg_1736">16, 0, 16, 0</column>
<column name="trunc_ln59_16_reg_1742">16, 0, 16, 0</column>
<column name="trunc_ln59_17_reg_1748">16, 0, 16, 0</column>
<column name="trunc_ln59_18_reg_1754">16, 0, 16, 0</column>
<column name="trunc_ln59_1_reg_1646">16, 0, 16, 0</column>
<column name="trunc_ln59_2_reg_1652">16, 0, 16, 0</column>
<column name="trunc_ln59_3_reg_1658">16, 0, 16, 0</column>
<column name="trunc_ln59_4_reg_1664">16, 0, 16, 0</column>
<column name="trunc_ln59_5_reg_1670">16, 0, 16, 0</column>
<column name="trunc_ln59_6_reg_1676">16, 0, 16, 0</column>
<column name="trunc_ln59_7_reg_1682">16, 0, 16, 0</column>
<column name="trunc_ln59_8_reg_1688">16, 0, 16, 0</column>
<column name="trunc_ln59_9_reg_1694">16, 0, 16, 0</column>
<column name="trunc_ln59_reg_1640">16, 0, 16, 0</column>
<column name="trunc_ln59_s_reg_1700">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, conv_2d_cl&lt;array&lt;ap_fixed,20u&gt;,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,10u&gt;,config4&gt;, return value</column>
<column name="layer3_out_dout">in, 320, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_num_data_valid">in, 9, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_fifo_cap">in, 9, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_empty_n">in, 1, ap_fifo, layer3_out, pointer</column>
<column name="layer3_out_read">out, 1, ap_fifo, layer3_out, pointer</column>
<column name="layer4_out_din">out, 160, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_num_data_valid">in, 9, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_fifo_cap">in, 9, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_full_n">in, 1, ap_fifo, layer4_out, pointer</column>
<column name="layer4_out_write">out, 1, ap_fifo, layer4_out, pointer</column>
</table>
</item>
</section>
</profile>
