Classic Timing Analyzer report for cpu
Tue May 07 15:40:52 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                       ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 8.779 ns                         ; Instr_Reg:ir|Instr15_0[15] ; imediate_extend[29]                  ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 40.90 MHz ( period = 24.452 ns ) ; control:ctrl|aluop[1]      ; Registrador:aluout|Saida[31]         ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; control:ctrl|state.ADDI    ; control:ctrl|nextState.REG_WRITE_714 ; clk        ; clk      ; 163          ;
; Total number of failed paths ;                                          ;               ;                                  ;                            ;                                      ;            ;          ; 163          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+----------------------------+--------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                 ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                    ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 40.90 MHz ( period = 24.452 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 40.97 MHz ( period = 24.406 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 7.405 ns                ;
; N/A                                     ; 40.99 MHz ( period = 24.396 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 7.396 ns                ;
; N/A                                     ; 41.39 MHz ( period = 24.158 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 41.45 MHz ( period = 24.126 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[31] ; clk        ; clk      ; None                        ; None                      ; 7.262 ns                ;
; N/A                                     ; 41.83 MHz ( period = 23.906 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[30]     ; clk        ; clk      ; None                        ; None                      ; 7.166 ns                ;
; N/A                                     ; 41.84 MHz ( period = 23.898 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[29]     ; clk        ; clk      ; None                        ; None                      ; 7.160 ns                ;
; N/A                                     ; 41.91 MHz ( period = 23.860 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[30]     ; clk        ; clk      ; None                        ; None                      ; 7.135 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.852 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[29]     ; clk        ; clk      ; None                        ; None                      ; 7.129 ns                ;
; N/A                                     ; 41.93 MHz ( period = 23.850 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[30]     ; clk        ; clk      ; None                        ; None                      ; 7.126 ns                ;
; N/A                                     ; 41.94 MHz ( period = 23.842 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[29]     ; clk        ; clk      ; None                        ; None                      ; 7.120 ns                ;
; N/A                                     ; 42.14 MHz ( period = 23.732 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[31]     ; clk        ; clk      ; None                        ; None                      ; 7.076 ns                ;
; N/A                                     ; 42.22 MHz ( period = 23.686 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[31]     ; clk        ; clk      ; None                        ; None                      ; 7.045 ns                ;
; N/A                                     ; 42.24 MHz ( period = 23.676 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[31]     ; clk        ; clk      ; None                        ; None                      ; 7.036 ns                ;
; N/A                                     ; 42.31 MHz ( period = 23.636 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[27]     ; clk        ; clk      ; None                        ; None                      ; 7.034 ns                ;
; N/A                                     ; 42.35 MHz ( period = 23.612 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[30]     ; clk        ; clk      ; None                        ; None                      ; 7.019 ns                ;
; N/A                                     ; 42.37 MHz ( period = 23.604 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[29]     ; clk        ; clk      ; None                        ; None                      ; 7.013 ns                ;
; N/A                                     ; 42.39 MHz ( period = 23.590 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[27]     ; clk        ; clk      ; None                        ; None                      ; 7.003 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.580 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[30]     ; clk        ; clk      ; None                        ; None                      ; 6.992 ns                ;
; N/A                                     ; 42.41 MHz ( period = 23.580 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[27]     ; clk        ; clk      ; None                        ; None                      ; 6.994 ns                ;
; N/A                                     ; 42.42 MHz ( period = 23.572 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[29]     ; clk        ; clk      ; None                        ; None                      ; 6.986 ns                ;
; N/A                                     ; 42.67 MHz ( period = 23.438 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[31]     ; clk        ; clk      ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 42.68 MHz ( period = 23.432 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[26] ; clk        ; clk      ; None                        ; None                      ; 6.929 ns                ;
; N/A                                     ; 42.72 MHz ( period = 23.406 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[31]     ; clk        ; clk      ; None                        ; None                      ; 6.902 ns                ;
; N/A                                     ; 42.73 MHz ( period = 23.402 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[28] ; clk        ; clk      ; None                        ; None                      ; 6.914 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.388 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[21] ; clk        ; clk      ; None                        ; None                      ; 6.907 ns                ;
; N/A                                     ; 42.76 MHz ( period = 23.386 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[26] ; clk        ; clk      ; None                        ; None                      ; 6.898 ns                ;
; N/A                                     ; 42.78 MHz ( period = 23.376 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[26] ; clk        ; clk      ; None                        ; None                      ; 6.889 ns                ;
; N/A                                     ; 42.82 MHz ( period = 23.356 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[28] ; clk        ; clk      ; None                        ; None                      ; 6.883 ns                ;
; N/A                                     ; 42.83 MHz ( period = 23.346 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[28] ; clk        ; clk      ; None                        ; None                      ; 6.874 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.342 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[27]     ; clk        ; clk      ; None                        ; None                      ; 6.887 ns                ;
; N/A                                     ; 42.84 MHz ( period = 23.342 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[21] ; clk        ; clk      ; None                        ; None                      ; 6.876 ns                ;
; N/A                                     ; 42.86 MHz ( period = 23.332 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[21] ; clk        ; clk      ; None                        ; None                      ; 6.867 ns                ;
; N/A                                     ; 42.90 MHz ( period = 23.310 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[27]     ; clk        ; clk      ; None                        ; None                      ; 6.860 ns                ;
; N/A                                     ; 43.06 MHz ( period = 23.224 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[20] ; clk        ; clk      ; None                        ; None                      ; 6.821 ns                ;
; N/A                                     ; 43.11 MHz ( period = 23.198 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 6.812 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.182 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[29] ; clk        ; clk      ; None                        ; None                      ; 6.802 ns                ;
; N/A                                     ; 43.14 MHz ( period = 23.178 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[20] ; clk        ; clk      ; None                        ; None                      ; 6.790 ns                ;
; N/A                                     ; 43.16 MHz ( period = 23.168 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[20] ; clk        ; clk      ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 43.19 MHz ( period = 23.152 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 6.781 ns                ;
; N/A                                     ; 43.21 MHz ( period = 23.142 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 6.772 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.138 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[26] ; clk        ; clk      ; None                        ; None                      ; 6.782 ns                ;
; N/A                                     ; 43.22 MHz ( period = 23.136 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[29] ; clk        ; clk      ; None                        ; None                      ; 6.771 ns                ;
; N/A                                     ; 43.24 MHz ( period = 23.126 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[29] ; clk        ; clk      ; None                        ; None                      ; 6.762 ns                ;
; N/A                                     ; 43.28 MHz ( period = 23.108 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[28] ; clk        ; clk      ; None                        ; None                      ; 6.767 ns                ;
; N/A                                     ; 43.28 MHz ( period = 23.106 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[26] ; clk        ; clk      ; None                        ; None                      ; 6.755 ns                ;
; N/A                                     ; 43.30 MHz ( period = 23.094 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[21] ; clk        ; clk      ; None                        ; None                      ; 6.760 ns                ;
; N/A                                     ; 43.34 MHz ( period = 23.076 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[28] ; clk        ; clk      ; None                        ; None                      ; 6.740 ns                ;
; N/A                                     ; 43.36 MHz ( period = 23.062 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[21] ; clk        ; clk      ; None                        ; None                      ; 6.733 ns                ;
; N/A                                     ; 43.38 MHz ( period = 23.050 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[25] ; clk        ; clk      ; None                        ; None                      ; 6.734 ns                ;
; N/A                                     ; 43.41 MHz ( period = 23.036 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[24]     ; clk        ; clk      ; None                        ; None                      ; 6.727 ns                ;
; N/A                                     ; 43.47 MHz ( period = 23.004 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[25] ; clk        ; clk      ; None                        ; None                      ; 6.703 ns                ;
; N/A                                     ; 43.49 MHz ( period = 22.994 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[25] ; clk        ; clk      ; None                        ; None                      ; 6.694 ns                ;
; N/A                                     ; 43.50 MHz ( period = 22.990 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[24]     ; clk        ; clk      ; None                        ; None                      ; 6.696 ns                ;
; N/A                                     ; 43.52 MHz ( period = 22.980 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[24]     ; clk        ; clk      ; None                        ; None                      ; 6.687 ns                ;
; N/A                                     ; 43.61 MHz ( period = 22.930 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[20] ; clk        ; clk      ; None                        ; None                      ; 6.674 ns                ;
; N/A                                     ; 43.66 MHz ( period = 22.904 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 6.665 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.900 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[27] ; clk        ; clk      ; None                        ; None                      ; 6.666 ns                ;
; N/A                                     ; 43.67 MHz ( period = 22.898 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[20] ; clk        ; clk      ; None                        ; None                      ; 6.647 ns                ;
; N/A                                     ; 43.69 MHz ( period = 22.888 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[29] ; clk        ; clk      ; None                        ; None                      ; 6.655 ns                ;
; N/A                                     ; 43.72 MHz ( period = 22.872 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[30] ; clk        ; clk      ; None                        ; None                      ; 6.638 ns                ;
; N/A                                     ; 43.75 MHz ( period = 22.856 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[29] ; clk        ; clk      ; None                        ; None                      ; 6.628 ns                ;
; N/A                                     ; 43.76 MHz ( period = 22.854 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[27] ; clk        ; clk      ; None                        ; None                      ; 6.635 ns                ;
; N/A                                     ; 43.78 MHz ( period = 22.844 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[27] ; clk        ; clk      ; None                        ; None                      ; 6.626 ns                ;
; N/A                                     ; 43.82 MHz ( period = 22.820 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[22]     ; clk        ; clk      ; None                        ; None                      ; 6.622 ns                ;
; N/A                                     ; 43.85 MHz ( period = 22.806 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[23] ; clk        ; clk      ; None                        ; None                      ; 6.615 ns                ;
; N/A                                     ; 43.91 MHz ( period = 22.774 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[22]     ; clk        ; clk      ; None                        ; None                      ; 6.591 ns                ;
; N/A                                     ; 43.93 MHz ( period = 22.764 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[22]     ; clk        ; clk      ; None                        ; None                      ; 6.582 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.760 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[23] ; clk        ; clk      ; None                        ; None                      ; 6.584 ns                ;
; N/A                                     ; 43.94 MHz ( period = 22.756 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[25] ; clk        ; clk      ; None                        ; None                      ; 6.587 ns                ;
; N/A                                     ; 43.96 MHz ( period = 22.750 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[23] ; clk        ; clk      ; None                        ; None                      ; 6.575 ns                ;
; N/A                                     ; 43.97 MHz ( period = 22.742 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[24]     ; clk        ; clk      ; None                        ; None                      ; 6.580 ns                ;
; N/A                                     ; 44.01 MHz ( period = 22.724 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[25] ; clk        ; clk      ; None                        ; None                      ; 6.560 ns                ;
; N/A                                     ; 44.03 MHz ( period = 22.710 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[24]     ; clk        ; clk      ; None                        ; None                      ; 6.553 ns                ;
; N/A                                     ; 44.13 MHz ( period = 22.662 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[28]     ; clk        ; clk      ; None                        ; None                      ; 6.544 ns                ;
; N/A                                     ; 44.22 MHz ( period = 22.616 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[28]     ; clk        ; clk      ; None                        ; None                      ; 6.513 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[28]     ; clk        ; clk      ; None                        ; None                      ; 6.504 ns                ;
; N/A                                     ; 44.24 MHz ( period = 22.606 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[27] ; clk        ; clk      ; None                        ; None                      ; 6.519 ns                ;
; N/A                                     ; 44.30 MHz ( period = 22.574 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[27] ; clk        ; clk      ; None                        ; None                      ; 6.492 ns                ;
; N/A                                     ; 44.39 MHz ( period = 22.526 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[22]     ; clk        ; clk      ; None                        ; None                      ; 6.475 ns                ;
; N/A                                     ; 44.42 MHz ( period = 22.512 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[23] ; clk        ; clk      ; None                        ; None                      ; 6.468 ns                ;
; N/A                                     ; 44.46 MHz ( period = 22.494 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[22]     ; clk        ; clk      ; None                        ; None                      ; 6.448 ns                ;
; N/A                                     ; 44.48 MHz ( period = 22.480 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[23] ; clk        ; clk      ; None                        ; None                      ; 6.441 ns                ;
; N/A                                     ; 44.71 MHz ( period = 22.368 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[28]     ; clk        ; clk      ; None                        ; None                      ; 6.397 ns                ;
; N/A                                     ; 44.77 MHz ( period = 22.336 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[28]     ; clk        ; clk      ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 44.79 MHz ( period = 22.328 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[25]     ; clk        ; clk      ; None                        ; None                      ; 6.373 ns                ;
; N/A                                     ; 44.80 MHz ( period = 22.322 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[24] ; clk        ; clk      ; None                        ; None                      ; 6.370 ns                ;
; N/A                                     ; 44.88 MHz ( period = 22.282 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[25]     ; clk        ; clk      ; None                        ; None                      ; 6.342 ns                ;
; N/A                                     ; 44.89 MHz ( period = 22.276 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[24] ; clk        ; clk      ; None                        ; None                      ; 6.339 ns                ;
; N/A                                     ; 44.90 MHz ( period = 22.272 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[25]     ; clk        ; clk      ; None                        ; None                      ; 6.333 ns                ;
; N/A                                     ; 44.91 MHz ( period = 22.266 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[24] ; clk        ; clk      ; None                        ; None                      ; 6.330 ns                ;
; N/A                                     ; 45.21 MHz ( period = 22.120 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[26]     ; clk        ; clk      ; None                        ; None                      ; 6.273 ns                ;
; N/A                                     ; 45.26 MHz ( period = 22.094 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[22] ; clk        ; clk      ; None                        ; None                      ; 6.259 ns                ;
; N/A                                     ; 45.28 MHz ( period = 22.086 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[23]     ; clk        ; clk      ; None                        ; None                      ; 6.255 ns                ;
; N/A                                     ; 45.30 MHz ( period = 22.074 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[26]     ; clk        ; clk      ; None                        ; None                      ; 6.242 ns                ;
; N/A                                     ; 45.32 MHz ( period = 22.064 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[26]     ; clk        ; clk      ; None                        ; None                      ; 6.233 ns                ;
; N/A                                     ; 45.36 MHz ( period = 22.048 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[22] ; clk        ; clk      ; None                        ; None                      ; 6.228 ns                ;
; N/A                                     ; 45.37 MHz ( period = 22.040 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[23]     ; clk        ; clk      ; None                        ; None                      ; 6.224 ns                ;
; N/A                                     ; 45.38 MHz ( period = 22.038 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[22] ; clk        ; clk      ; None                        ; None                      ; 6.219 ns                ;
; N/A                                     ; 45.38 MHz ( period = 22.034 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[25]     ; clk        ; clk      ; None                        ; None                      ; 6.226 ns                ;
; N/A                                     ; 45.39 MHz ( period = 22.030 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[23]     ; clk        ; clk      ; None                        ; None                      ; 6.215 ns                ;
; N/A                                     ; 45.40 MHz ( period = 22.028 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[24] ; clk        ; clk      ; None                        ; None                      ; 6.223 ns                ;
; N/A                                     ; 45.45 MHz ( period = 22.002 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[25]     ; clk        ; clk      ; None                        ; None                      ; 6.199 ns                ;
; N/A                                     ; 45.46 MHz ( period = 21.996 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[24] ; clk        ; clk      ; None                        ; None                      ; 6.196 ns                ;
; N/A                                     ; 45.82 MHz ( period = 21.826 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[26]     ; clk        ; clk      ; None                        ; None                      ; 6.126 ns                ;
; N/A                                     ; 45.87 MHz ( period = 21.800 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[22] ; clk        ; clk      ; None                        ; None                      ; 6.112 ns                ;
; N/A                                     ; 45.88 MHz ( period = 21.794 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[26]     ; clk        ; clk      ; None                        ; None                      ; 6.099 ns                ;
; N/A                                     ; 45.89 MHz ( period = 21.792 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[23]     ; clk        ; clk      ; None                        ; None                      ; 6.108 ns                ;
; N/A                                     ; 45.94 MHz ( period = 21.768 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[22] ; clk        ; clk      ; None                        ; None                      ; 6.085 ns                ;
; N/A                                     ; 45.96 MHz ( period = 21.760 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[23]     ; clk        ; clk      ; None                        ; None                      ; 6.081 ns                ;
; N/A                                     ; 46.09 MHz ( period = 21.698 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[20]     ; clk        ; clk      ; None                        ; None                      ; 6.049 ns                ;
; N/A                                     ; 46.19 MHz ( period = 21.652 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[20]     ; clk        ; clk      ; None                        ; None                      ; 6.018 ns                ;
; N/A                                     ; 46.21 MHz ( period = 21.642 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[20]     ; clk        ; clk      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 46.38 MHz ( period = 21.562 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[21]     ; clk        ; clk      ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 46.48 MHz ( period = 21.516 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[21]     ; clk        ; clk      ; None                        ; None                      ; 5.950 ns                ;
; N/A                                     ; 46.50 MHz ( period = 21.506 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[21]     ; clk        ; clk      ; None                        ; None                      ; 5.941 ns                ;
; N/A                                     ; 46.72 MHz ( period = 21.404 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[20]     ; clk        ; clk      ; None                        ; None                      ; 5.902 ns                ;
; N/A                                     ; 46.79 MHz ( period = 21.372 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[20]     ; clk        ; clk      ; None                        ; None                      ; 5.875 ns                ;
; N/A                                     ; 47.02 MHz ( period = 21.268 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[21]     ; clk        ; clk      ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 47.03 MHz ( period = 21.264 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[18]     ; clk        ; clk      ; None                        ; None                      ; 5.848 ns                ;
; N/A                                     ; 47.09 MHz ( period = 21.236 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[21]     ; clk        ; clk      ; None                        ; None                      ; 5.807 ns                ;
; N/A                                     ; 47.13 MHz ( period = 21.218 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[18]     ; clk        ; clk      ; None                        ; None                      ; 5.817 ns                ;
; N/A                                     ; 47.15 MHz ( period = 21.208 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[18]     ; clk        ; clk      ; None                        ; None                      ; 5.808 ns                ;
; N/A                                     ; 47.27 MHz ( period = 21.156 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[17]     ; clk        ; clk      ; None                        ; None                      ; 5.796 ns                ;
; N/A                                     ; 47.37 MHz ( period = 21.110 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[17]     ; clk        ; clk      ; None                        ; None                      ; 5.765 ns                ;
; N/A                                     ; 47.39 MHz ( period = 21.100 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[17]     ; clk        ; clk      ; None                        ; None                      ; 5.756 ns                ;
; N/A                                     ; 47.69 MHz ( period = 20.970 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[18]     ; clk        ; clk      ; None                        ; None                      ; 5.701 ns                ;
; N/A                                     ; 47.76 MHz ( period = 20.938 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[18]     ; clk        ; clk      ; None                        ; None                      ; 5.674 ns                ;
; N/A                                     ; 47.93 MHz ( period = 20.862 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[17]     ; clk        ; clk      ; None                        ; None                      ; 5.649 ns                ;
; N/A                                     ; 48.01 MHz ( period = 20.830 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[17]     ; clk        ; clk      ; None                        ; None                      ; 5.622 ns                ;
; N/A                                     ; 48.68 MHz ( period = 20.544 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[16] ; clk        ; clk      ; None                        ; None                      ; 5.485 ns                ;
; N/A                                     ; 48.72 MHz ( period = 20.526 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[19]     ; clk        ; clk      ; None                        ; None                      ; 5.476 ns                ;
; N/A                                     ; 48.79 MHz ( period = 20.498 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[16] ; clk        ; clk      ; None                        ; None                      ; 5.454 ns                ;
; N/A                                     ; 48.81 MHz ( period = 20.488 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[16] ; clk        ; clk      ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 48.83 MHz ( period = 20.480 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[19]     ; clk        ; clk      ; None                        ; None                      ; 5.445 ns                ;
; N/A                                     ; 48.85 MHz ( period = 20.470 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[19]     ; clk        ; clk      ; None                        ; None                      ; 5.436 ns                ;
; N/A                                     ; 48.89 MHz ( period = 20.456 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[13] ; clk        ; clk      ; None                        ; None                      ; 5.444 ns                ;
; N/A                                     ; 48.96 MHz ( period = 20.424 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[12] ; clk        ; clk      ; None                        ; None                      ; 5.428 ns                ;
; N/A                                     ; 49.00 MHz ( period = 20.410 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[13] ; clk        ; clk      ; None                        ; None                      ; 5.413 ns                ;
; N/A                                     ; 49.02 MHz ( period = 20.400 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[13] ; clk        ; clk      ; None                        ; None                      ; 5.404 ns                ;
; N/A                                     ; 49.07 MHz ( period = 20.378 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[12] ; clk        ; clk      ; None                        ; None                      ; 5.397 ns                ;
; N/A                                     ; 49.10 MHz ( period = 20.368 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[12] ; clk        ; clk      ; None                        ; None                      ; 5.388 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.252 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[14]     ; clk        ; clk      ; None                        ; None                      ; 5.341 ns                ;
; N/A                                     ; 49.38 MHz ( period = 20.250 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[16] ; clk        ; clk      ; None                        ; None                      ; 5.338 ns                ;
; N/A                                     ; 49.43 MHz ( period = 20.232 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[19]     ; clk        ; clk      ; None                        ; None                      ; 5.329 ns                ;
; N/A                                     ; 49.46 MHz ( period = 20.218 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[16] ; clk        ; clk      ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 49.49 MHz ( period = 20.206 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[14]     ; clk        ; clk      ; None                        ; None                      ; 5.310 ns                ;
; N/A                                     ; 49.50 MHz ( period = 20.200 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[19]     ; clk        ; clk      ; None                        ; None                      ; 5.302 ns                ;
; N/A                                     ; 49.51 MHz ( period = 20.196 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[14]     ; clk        ; clk      ; None                        ; None                      ; 5.301 ns                ;
; N/A                                     ; 49.60 MHz ( period = 20.162 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[13] ; clk        ; clk      ; None                        ; None                      ; 5.297 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[13] ; clk        ; clk      ; None                        ; None                      ; 5.270 ns                ;
; N/A                                     ; 49.68 MHz ( period = 20.130 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[12] ; clk        ; clk      ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 49.76 MHz ( period = 20.098 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[12] ; clk        ; clk      ; None                        ; None                      ; 5.254 ns                ;
; N/A                                     ; 50.11 MHz ( period = 19.958 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[14]     ; clk        ; clk      ; None                        ; None                      ; 5.194 ns                ;
; N/A                                     ; 50.19 MHz ( period = 19.926 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[14]     ; clk        ; clk      ; None                        ; None                      ; 5.167 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[16]     ; clk        ; clk      ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.792 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[18] ; clk        ; clk      ; None                        ; None                      ; 5.109 ns                ;
; N/A                                     ; 50.53 MHz ( period = 19.790 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[19] ; clk        ; clk      ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.746 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[16]     ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 50.64 MHz ( period = 19.746 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[18] ; clk        ; clk      ; None                        ; None                      ; 5.078 ns                ;
; N/A                                     ; 50.65 MHz ( period = 19.744 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[19] ; clk        ; clk      ; None                        ; None                      ; 5.077 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.736 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[16]     ; clk        ; clk      ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.736 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[18] ; clk        ; clk      ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 50.67 MHz ( period = 19.734 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[19] ; clk        ; clk      ; None                        ; None                      ; 5.068 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[1]  ; clk        ; clk      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[12] ; clk        ; clk      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[10] ; clk        ; clk      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[9]  ; clk        ; clk      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 50.73 MHz ( period = 19.712 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[8]  ; clk        ; clk      ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 50.74 MHz ( period = 19.708 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[15]     ; clk        ; clk      ; None                        ; None                      ; 5.069 ns                ;
; N/A                                     ; 50.86 MHz ( period = 19.662 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[15]     ; clk        ; clk      ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 50.89 MHz ( period = 19.652 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[15]     ; clk        ; clk      ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 50.92 MHz ( period = 19.638 ns )                    ; control:ctrl|aluop[1]   ; Registrador:aluout|Saida[17] ; clk        ; clk      ; None                        ; None                      ; 5.032 ns                ;
; N/A                                     ; 51.04 MHz ( period = 19.592 ns )                    ; control:ctrl|alusrca[1] ; Registrador:aluout|Saida[17] ; clk        ; clk      ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 51.07 MHz ( period = 19.582 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:aluout|Saida[17] ; clk        ; clk      ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 51.29 MHz ( period = 19.498 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[16]     ; clk        ; clk      ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 51.29 MHz ( period = 19.498 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[18] ; clk        ; clk      ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 51.29 MHz ( period = 19.496 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[19] ; clk        ; clk      ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; 51.37 MHz ( period = 19.466 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[16]     ; clk        ; clk      ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 51.37 MHz ( period = 19.466 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[18] ; clk        ; clk      ; None                        ; None                      ; 4.935 ns                ;
; N/A                                     ; 51.38 MHz ( period = 19.464 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[19] ; clk        ; clk      ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 51.51 MHz ( period = 19.414 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[15]     ; clk        ; clk      ; None                        ; None                      ; 4.922 ns                ;
; N/A                                     ; 51.59 MHz ( period = 19.382 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:pc|Saida[15]     ; clk        ; clk      ; None                        ; None                      ; 4.895 ns                ;
; N/A                                     ; 51.70 MHz ( period = 19.344 ns )                    ; control:ctrl|aluop[0]   ; Registrador:aluout|Saida[17] ; clk        ; clk      ; None                        ; None                      ; 4.885 ns                ;
; N/A                                     ; 51.78 MHz ( period = 19.312 ns )                    ; control:ctrl|alusrcb[0] ; Registrador:aluout|Saida[17] ; clk        ; clk      ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 52.00 MHz ( period = 19.232 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[11]     ; clk        ; clk      ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; 52.03 MHz ( period = 19.218 ns )                    ; control:ctrl|aluop[1]   ; Registrador:pc|Saida[10]     ; clk        ; clk      ; None                        ; None                      ; 4.814 ns                ;
; N/A                                     ; 52.12 MHz ( period = 19.186 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[11]     ; clk        ; clk      ; None                        ; None                      ; 4.790 ns                ;
; N/A                                     ; 52.15 MHz ( period = 19.176 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[11]     ; clk        ; clk      ; None                        ; None                      ; 4.781 ns                ;
; N/A                                     ; 52.16 MHz ( period = 19.172 ns )                    ; control:ctrl|alusrca[1] ; Registrador:pc|Saida[10]     ; clk        ; clk      ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 52.19 MHz ( period = 19.162 ns )                    ; control:ctrl|alusrcb[1] ; Registrador:pc|Saida[10]     ; clk        ; clk      ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.096 ns )                    ; control:ctrl|regdest[1] ; Banco_reg:bancoreg|Reg16[1]  ; clk        ; clk      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.096 ns )                    ; control:ctrl|regdest[1] ; Banco_reg:bancoreg|Reg16[12] ; clk        ; clk      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.096 ns )                    ; control:ctrl|regdest[1] ; Banco_reg:bancoreg|Reg16[10] ; clk        ; clk      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.096 ns )                    ; control:ctrl|regdest[1] ; Banco_reg:bancoreg|Reg16[9]  ; clk        ; clk      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 52.37 MHz ( period = 19.096 ns )                    ; control:ctrl|regdest[1] ; Banco_reg:bancoreg|Reg16[8]  ; clk        ; clk      ; None                        ; None                      ; 4.759 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[0]  ; clk        ; clk      ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 52.66 MHz ( period = 18.988 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg16[30] ; clk        ; clk      ; None                        ; None                      ; 4.706 ns                ;
; N/A                                     ; 52.73 MHz ( period = 18.966 ns )                    ; control:ctrl|regdest[0] ; Banco_reg:bancoreg|Reg9[10]  ; clk        ; clk      ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; 52.80 MHz ( period = 18.938 ns )                    ; control:ctrl|aluop[0]   ; Registrador:pc|Saida[11]     ; clk        ; clk      ; None                        ; None                      ; 4.674 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                         ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                 ;
+------------------------------------------+---------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                            ; To                                      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|nextState.REG_WRITE_714    ; clk        ; clk      ; None                       ; None                       ; 1.006 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.REG_WRITE    ; control:ctrl|nextState.FETCH_1004       ; clk        ; clk      ; None                       ; None                       ; 0.985 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.RESET        ; control:ctrl|nextState.FETCH_1004       ; clk        ; clk      ; None                       ; None                       ; 1.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT         ; control:ctrl|nextState.DECODE_980       ; clk        ; clk      ; None                       ; None                       ; 1.157 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WRITERD_ARIT ; control:ctrl|nextState.FETCH_1004       ; clk        ; clk      ; None                       ; None                       ; 1.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 1.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|nextState.WAIT_992         ; clk        ; clk      ; None                       ; None                       ; 1.487 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 1.969 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|pcwrite                    ; clk        ; clk      ; None                       ; None                       ; 1.017 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[30]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.055 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|alusrcb[0]                 ; clk        ; clk      ; None                       ; None                       ; 1.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[29]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.231 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|aluoutwrite                ; clk        ; clk      ; None                       ; None                       ; 1.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[31]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT         ; control:ctrl|irwrite                    ; clk        ; clk      ; None                       ; None                       ; 1.317 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|aluop[1]                   ; clk        ; clk      ; None                       ; None                       ; 1.506 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[31]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.433 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 1.840 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[29]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.458 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|aluoutwrite                ; clk        ; clk      ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.REG_WRITE    ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 1.475 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|aluoutwrite                ; clk        ; clk      ; None                       ; None                       ; 1.617 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|aluoutwrite                ; clk        ; clk      ; None                       ; None                       ; 1.653 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 1.957 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[27]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.593 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[31]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.630 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 1.618 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[28]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.667 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[26]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[2]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 1.868 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.REG_WRITE    ; control:ctrl|memtoreg[0]                ; clk        ; clk      ; None                       ; None                       ; 1.685 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|aluoutwrite                ; clk        ; clk      ; None                       ; None                       ; 1.809 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 1.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT         ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 1.776 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[28]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|alusrca[1]                 ; clk        ; clk      ; None                       ; None                       ; 1.906 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|aluop[1]                   ; clk        ; clk      ; None                       ; None                       ; 1.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|alusrcb[1]                 ; clk        ; clk      ; None                       ; None                       ; 1.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[27]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.856 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[29]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|aluop[0]                   ; clk        ; clk      ; None                       ; None                       ; 2.026 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT         ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 1.902 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[28]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[24]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 2.970 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 1.961 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 1.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|awrite                     ; clk        ; clk      ; None                       ; None                       ; 1.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|alusrcb[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[26]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.034 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|alusrca[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.166 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|alusrca[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 2.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[24]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.093 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.089 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 2.523 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 2.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WAIT         ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 2.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|aluop[0]                   ; clk        ; clk      ; None                       ; None                       ; 2.259 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WRITERD_ARIT ; control:ctrl|memtoreg[0]                ; clk        ; clk      ; None                       ; None                       ; 2.256 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.REG_WRITE    ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.151 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[27]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[25]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.241 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|alusrca[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.358 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[1]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 2.421 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 2.682 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[30]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.288 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[15]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 2.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 2.306 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[19]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.330 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[22]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.368 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[23]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|aluop[0]                   ; clk        ; clk      ; None                       ; None                       ; 2.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[24]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 2.821 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[3]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 2.641 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[30]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.430 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[22]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 2.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[21]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.539 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.FETCH        ; control:ctrl|aluop[0]                   ; clk        ; clk      ; None                       ; None                       ; 2.526 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[5]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[21]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[22]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.590 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 2.672 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[25]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.604 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[0]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 2.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.WRITERD_ARIT ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.722 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[21]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 3.069 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[26]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.691 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[18]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.699 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[20]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.729 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 3.122 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 2.798 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[18]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.774 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.167 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[20]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.806 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 2.932 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[4]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.030 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 3.262 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[23]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.870 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[20]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.882 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[25]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.874 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[18]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.859 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]      ; control:ctrl|nextState.ADDI_726         ; clk        ; clk      ; None                       ; None                       ; 3.281 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.319 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[3]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]       ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]       ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.305 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.AND          ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 3.015 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 3.058 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.349 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[23]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 3.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 3.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.DECODE       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.216 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[2]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.193 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|regwrite                   ; clk        ; clk      ; None                       ; None                       ; 3.124 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[0]       ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.202 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[5]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.489 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]      ; control:ctrl|nextState.SUB_940          ; clk        ; clk      ; None                       ; None                       ; 3.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]      ; control:ctrl|nextState.ADD_968          ; clk        ; clk      ; None                       ; None                       ; 3.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|regdest[1]                 ; clk        ; clk      ; None                       ; None                       ; 3.250 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[19]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.139 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[17]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.149 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADD          ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 3.275 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[17]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.ADDI         ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 3.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[4]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.386 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr31_26[1]      ; control:ctrl|nextState.AND_954          ; clk        ; clk      ; None                       ; None                       ; 3.405 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[14]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[16]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.300 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[15]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.312 ns                 ;
; Not operational: Clock Skew > Data Delay ; control:ctrl|state.SUB          ; control:ctrl|regdest[0]                 ; clk        ; clk      ; None                       ; None                       ; 3.467 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[14]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[17]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.476 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[19]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.543 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[14]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.592 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[14]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:rega|Saida[15]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 4.606 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[11]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.112 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[10]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.138 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[12]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.178 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:ir|Instr15_0[13]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.211 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[15]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.232 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[10]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.280 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:pc|Saida[11]        ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:regb|Saida[10]      ; control:ctrl|nextState.WRITERD_ARIT_926 ; clk        ; clk      ; None                       ; None                       ; 5.412 ns                 ;
+------------------------------------------+---------------------------------+-----------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                    ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                            ; To                  ; From Clock ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------------------+------------+
; N/A   ; None         ; 8.779 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[29] ; clk        ;
; N/A   ; None         ; 8.410 ns   ; Instr_Reg:ir|Instr15_0[9]                                                                                       ; imediate[9]         ; clk        ;
; N/A   ; None         ; 8.307 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[18] ; clk        ;
; N/A   ; None         ; 8.063 ns   ; Registrador:pc|Saida[5]                                                                                         ; mem_adress_in[5]    ; clk        ;
; N/A   ; None         ; 8.043 ns   ; Registrador:pc|Saida[5]                                                                                         ; pc_out[5]           ; clk        ;
; N/A   ; None         ; 7.994 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[23] ; clk        ;
; N/A   ; None         ; 7.988 ns   ; Instr_Reg:ir|Instr15_0[9]                                                                                       ; imediate_extend[9]  ; clk        ;
; N/A   ; None         ; 7.868 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[31] ; clk        ;
; N/A   ; None         ; 7.849 ns   ; Registrador:pc|Saida[16]                                                                                        ; pc_out[16]          ; clk        ;
; N/A   ; None         ; 7.839 ns   ; Registrador:pc|Saida[16]                                                                                        ; mem_adress_in[16]   ; clk        ;
; N/A   ; None         ; 7.771 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6] ; mem_out[30]         ; clk        ;
; N/A   ; None         ; 7.601 ns   ; Registrador:pc|Saida[3]                                                                                         ; pc_out[3]           ; clk        ;
; N/A   ; None         ; 7.579 ns   ; Instr_Reg:ir|Instr15_0[3]                                                                                       ; imediate[3]         ; clk        ;
; N/A   ; None         ; 7.572 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[20] ; clk        ;
; N/A   ; None         ; 7.562 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[16] ; clk        ;
; N/A   ; None         ; 7.497 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate[15]        ; clk        ;
; N/A   ; None         ; 7.473 ns   ; Registrador:pc|Saida[4]                                                                                         ; pc_out[4]           ; clk        ;
; N/A   ; None         ; 7.470 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[26] ; clk        ;
; N/A   ; None         ; 7.447 ns   ; Registrador:aluout|Saida[29]                                                                                    ; reg_alu_out[29]     ; clk        ;
; N/A   ; None         ; 7.349 ns   ; Registrador:pc|Saida[4]                                                                                         ; mem_adress_in[4]    ; clk        ;
; N/A   ; None         ; 7.349 ns   ; Instr_Reg:ir|Instr15_0[3]                                                                                       ; imediate_extend[3]  ; clk        ;
; N/A   ; None         ; 7.345 ns   ; Registrador:pc|Saida[0]                                                                                         ; pc_out[0]           ; clk        ;
; N/A   ; None         ; 7.328 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[21] ; clk        ;
; N/A   ; None         ; 7.254 ns   ; Registrador:pc|Saida[27]                                                                                        ; pc_out[27]          ; clk        ;
; N/A   ; None         ; 7.208 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[17] ; clk        ;
; N/A   ; None         ; 7.168 ns   ; Instr_Reg:ir|Instr15_0[1]                                                                                       ; imediate_extend[1]  ; clk        ;
; N/A   ; None         ; 7.161 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[28] ; clk        ;
; N/A   ; None         ; 7.142 ns   ; Instr_Reg:ir|Instr15_0[0]                                                                                       ; imediate_extend[0]  ; clk        ;
; N/A   ; None         ; 7.102 ns   ; Instr_Reg:ir|Instr15_0[0]                                                                                       ; imediate[0]         ; clk        ;
; N/A   ; None         ; 7.047 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; mem_out[11]         ; clk        ;
; N/A   ; None         ; 7.011 ns   ; Registrador:pc|Saida[8]                                                                                         ; pc_out[8]           ; clk        ;
; N/A   ; None         ; 7.008 ns   ; Registrador:pc|Saida[24]                                                                                        ; pc_out[24]          ; clk        ;
; N/A   ; None         ; 7.000 ns   ; Instr_Reg:ir|Instr15_0[2]                                                                                       ; imediate[2]         ; clk        ;
; N/A   ; None         ; 6.999 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]            ; mem_out[0]          ; clk        ;
; N/A   ; None         ; 6.986 ns   ; Registrador:pc|Saida[28]                                                                                        ; mem_adress_in[28]   ; clk        ;
; N/A   ; None         ; 6.980 ns   ; Registrador:aluout|Saida[6]                                                                                     ; reg_alu_out[6]      ; clk        ;
; N/A   ; None         ; 6.979 ns   ; Registrador:pc|Saida[26]                                                                                        ; pc_out[26]          ; clk        ;
; N/A   ; None         ; 6.965 ns   ; Registrador:pc|Saida[17]                                                                                        ; pc_out[17]          ; clk        ;
; N/A   ; None         ; 6.961 ns   ; Instr_Reg:ir|Instr15_0[4]                                                                                       ; imediate[4]         ; clk        ;
; N/A   ; None         ; 6.959 ns   ; Registrador:pc|Saida[26]                                                                                        ; mem_adress_in[26]   ; clk        ;
; N/A   ; None         ; 6.953 ns   ; Instr_Reg:ir|Instr15_0[14]                                                                                      ; imediate[14]        ; clk        ;
; N/A   ; None         ; 6.943 ns   ; Instr_Reg:ir|Instr15_0[14]                                                                                      ; imediate_extend[14] ; clk        ;
; N/A   ; None         ; 6.932 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; mem_out[13]         ; clk        ;
; N/A   ; None         ; 6.928 ns   ; Registrador:pc|Saida[0]                                                                                         ; mem_adress_in[0]    ; clk        ;
; N/A   ; None         ; 6.923 ns   ; Registrador:aluout|Saida[15]                                                                                    ; reg_alu_out[15]     ; clk        ;
; N/A   ; None         ; 6.922 ns   ; Registrador:pc|Saida[11]                                                                                        ; pc_out[11]          ; clk        ;
; N/A   ; None         ; 6.911 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[30] ; clk        ;
; N/A   ; None         ; 6.883 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[22] ; clk        ;
; N/A   ; None         ; 6.867 ns   ; Registrador:aluout|Saida[7]                                                                                     ; reg_alu_out[7]      ; clk        ;
; N/A   ; None         ; 6.853 ns   ; Registrador:pc|Saida[28]                                                                                        ; pc_out[28]          ; clk        ;
; N/A   ; None         ; 6.849 ns   ; Registrador:pc|Saida[6]                                                                                         ; pc_out[6]           ; clk        ;
; N/A   ; None         ; 6.847 ns   ; Registrador:aluout|Saida[18]                                                                                    ; reg_alu_out[18]     ; clk        ;
; N/A   ; None         ; 6.835 ns   ; Instr_Reg:ir|Instr15_0[2]                                                                                       ; imediate_extend[2]  ; clk        ;
; N/A   ; None         ; 6.818 ns   ; Registrador:pc|Saida[15]                                                                                        ; pc_out[15]          ; clk        ;
; N/A   ; None         ; 6.800 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]   ; mem_out[12]         ; clk        ;
; N/A   ; None         ; 6.788 ns   ; Registrador:aluout|Saida[3]                                                                                     ; reg_alu_out[3]      ; clk        ;
; N/A   ; None         ; 6.767 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7] ; mem_out[31]         ; clk        ;
; N/A   ; None         ; 6.756 ns   ; Registrador:pc|Saida[8]                                                                                         ; mem_adress_in[8]    ; clk        ;
; N/A   ; None         ; 6.754 ns   ; Registrador:pc|Saida[19]                                                                                        ; pc_out[19]          ; clk        ;
; N/A   ; None         ; 6.748 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; mem_out[16]         ; clk        ;
; N/A   ; None         ; 6.743 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]            ; mem_out[6]          ; clk        ;
; N/A   ; None         ; 6.717 ns   ; Registrador:pc|Saida[30]                                                                                        ; pc_out[30]          ; clk        ;
; N/A   ; None         ; 6.713 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]            ; mem_out[5]          ; clk        ;
; N/A   ; None         ; 6.712 ns   ; Instr_Reg:ir|Instr15_0[7]                                                                                       ; imediate_extend[7]  ; clk        ;
; N/A   ; None         ; 6.706 ns   ; Registrador:aluout|Saida[9]                                                                                     ; reg_alu_out[9]      ; clk        ;
; N/A   ; None         ; 6.704 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]   ; mem_out[19]         ; clk        ;
; N/A   ; None         ; 6.697 ns   ; Registrador:aluout|Saida[23]                                                                                    ; reg_alu_out[23]     ; clk        ;
; N/A   ; None         ; 6.696 ns   ; Registrador:pc|Saida[9]                                                                                         ; pc_out[9]           ; clk        ;
; N/A   ; None         ; 6.692 ns   ; Registrador:pc|Saida[27]                                                                                        ; mem_adress_in[27]   ; clk        ;
; N/A   ; None         ; 6.679 ns   ; Registrador:pc|Saida[3]                                                                                         ; mem_adress_in[3]    ; clk        ;
; N/A   ; None         ; 6.671 ns   ; Registrador:pc|Saida[17]                                                                                        ; mem_adress_in[17]   ; clk        ;
; N/A   ; None         ; 6.657 ns   ; Instr_Reg:ir|Instr15_0[7]                                                                                       ; imediate[7]         ; clk        ;
; N/A   ; None         ; 6.601 ns   ; Registrador:pc|Saida[1]                                                                                         ; mem_adress_in[1]    ; clk        ;
; N/A   ; None         ; 6.601 ns   ; Registrador:pc|Saida[1]                                                                                         ; pc_out[1]           ; clk        ;
; N/A   ; None         ; 6.564 ns   ; Registrador:pc|Saida[7]                                                                                         ; mem_adress_in[7]    ; clk        ;
; N/A   ; None         ; 6.561 ns   ; Registrador:aluout|Saida[12]                                                                                    ; reg_alu_out[12]     ; clk        ;
; N/A   ; None         ; 6.558 ns   ; Instr_Reg:ir|Instr15_0[13]                                                                                      ; imediate_extend[13] ; clk        ;
; N/A   ; None         ; 6.558 ns   ; Instr_Reg:ir|Instr15_0[13]                                                                                      ; imediate[13]        ; clk        ;
; N/A   ; None         ; 6.554 ns   ; Registrador:pc|Saida[21]                                                                                        ; pc_out[21]          ; clk        ;
; N/A   ; None         ; 6.550 ns   ; Instr_Reg:ir|Instr15_0[12]                                                                                      ; imediate[12]        ; clk        ;
; N/A   ; None         ; 6.549 ns   ; Registrador:aluout|Saida[1]                                                                                     ; reg_alu_out[1]      ; clk        ;
; N/A   ; None         ; 6.534 ns   ; Registrador:pc|Saida[21]                                                                                        ; mem_adress_in[21]   ; clk        ;
; N/A   ; None         ; 6.532 ns   ; Registrador:aluout|Saida[17]                                                                                    ; reg_alu_out[17]     ; clk        ;
; N/A   ; None         ; 6.527 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]            ; mem_out[1]          ; clk        ;
; N/A   ; None         ; 6.527 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[24] ; clk        ;
; N/A   ; None         ; 6.525 ns   ; Registrador:aluout|Saida[26]                                                                                    ; reg_alu_out[26]     ; clk        ;
; N/A   ; None         ; 6.525 ns   ; Registrador:pc|Saida[25]                                                                                        ; pc_out[25]          ; clk        ;
; N/A   ; None         ; 6.519 ns   ; Registrador:aluout|Saida[14]                                                                                    ; reg_alu_out[14]     ; clk        ;
; N/A   ; None         ; 6.509 ns   ; Registrador:pc|Saida[2]                                                                                         ; mem_adress_in[2]    ; clk        ;
; N/A   ; None         ; 6.506 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]   ; mem_out[15]         ; clk        ;
; N/A   ; None         ; 6.503 ns   ; Registrador:pc|Saida[20]                                                                                        ; pc_out[20]          ; clk        ;
; N/A   ; None         ; 6.490 ns   ; Registrador:pc|Saida[29]                                                                                        ; mem_adress_in[29]   ; clk        ;
; N/A   ; None         ; 6.476 ns   ; Registrador:aluout|Saida[19]                                                                                    ; reg_alu_out[19]     ; clk        ;
; N/A   ; None         ; 6.468 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]   ; mem_out[23]         ; clk        ;
; N/A   ; None         ; 6.466 ns   ; Registrador:pc|Saida[10]                                                                                        ; pc_out[10]          ; clk        ;
; N/A   ; None         ; 6.461 ns   ; Registrador:aluout|Saida[31]                                                                                    ; reg_alu_out[31]     ; clk        ;
; N/A   ; None         ; 6.449 ns   ; Registrador:pc|Saida[18]                                                                                        ; mem_adress_in[18]   ; clk        ;
; N/A   ; None         ; 6.443 ns   ; Registrador:pc|Saida[14]                                                                                        ; pc_out[14]          ; clk        ;
; N/A   ; None         ; 6.442 ns   ; Registrador:pc|Saida[10]                                                                                        ; mem_adress_in[10]   ; clk        ;
; N/A   ; None         ; 6.440 ns   ; Registrador:aluout|Saida[20]                                                                                    ; reg_alu_out[20]     ; clk        ;
; N/A   ; None         ; 6.432 ns   ; Registrador:aluout|Saida[30]                                                                                    ; reg_alu_out[30]     ; clk        ;
; N/A   ; None         ; 6.425 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3] ; mem_out[27]         ; clk        ;
; N/A   ; None         ; 6.424 ns   ; Registrador:aluout|Saida[24]                                                                                    ; reg_alu_out[24]     ; clk        ;
; N/A   ; None         ; 6.424 ns   ; Registrador:aluout|Saida[5]                                                                                     ; reg_alu_out[5]      ; clk        ;
; N/A   ; None         ; 6.411 ns   ; Registrador:pc|Saida[9]                                                                                         ; mem_adress_in[9]    ; clk        ;
; N/A   ; None         ; 6.392 ns   ; Registrador:pc|Saida[22]                                                                                        ; pc_out[22]          ; clk        ;
; N/A   ; None         ; 6.389 ns   ; Registrador:pc|Saida[7]                                                                                         ; pc_out[7]           ; clk        ;
; N/A   ; None         ; 6.385 ns   ; Instr_Reg:ir|Instr15_0[5]                                                                                       ; imediate[5]         ; clk        ;
; N/A   ; None         ; 6.384 ns   ; Instr_Reg:ir|Instr15_0[1]                                                                                       ; imediate[1]         ; clk        ;
; N/A   ; None         ; 6.355 ns   ; Instr_Reg:ir|Instr15_0[5]                                                                                       ; imediate_extend[5]  ; clk        ;
; N/A   ; None         ; 6.331 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[19] ; clk        ;
; N/A   ; None         ; 6.306 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]   ; mem_out[18]         ; clk        ;
; N/A   ; None         ; 6.285 ns   ; Registrador:pc|Saida[6]                                                                                         ; mem_adress_in[6]    ; clk        ;
; N/A   ; None         ; 6.278 ns   ; Registrador:aluout|Saida[13]                                                                                    ; reg_alu_out[13]     ; clk        ;
; N/A   ; None         ; 6.266 ns   ; Registrador:aluout|Saida[27]                                                                                    ; reg_alu_out[27]     ; clk        ;
; N/A   ; None         ; 6.262 ns   ; Registrador:pc|Saida[25]                                                                                        ; mem_adress_in[25]   ; clk        ;
; N/A   ; None         ; 6.257 ns   ; Instr_Reg:ir|Instr15_0[12]                                                                                      ; imediate_extend[12] ; clk        ;
; N/A   ; None         ; 6.255 ns   ; Registrador:pc|Saida[19]                                                                                        ; mem_adress_in[19]   ; clk        ;
; N/A   ; None         ; 6.239 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[27] ; clk        ;
; N/A   ; None         ; 6.233 ns   ; Registrador:pc|Saida[29]                                                                                        ; pc_out[29]          ; clk        ;
; N/A   ; None         ; 6.232 ns   ; Registrador:pc|Saida[11]                                                                                        ; mem_adress_in[11]   ; clk        ;
; N/A   ; None         ; 6.229 ns   ; Registrador:pc|Saida[20]                                                                                        ; mem_adress_in[20]   ; clk        ;
; N/A   ; None         ; 6.224 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]            ; mem_out[4]          ; clk        ;
; N/A   ; None         ; 6.223 ns   ; Registrador:aluout|Saida[21]                                                                                    ; reg_alu_out[21]     ; clk        ;
; N/A   ; None         ; 6.215 ns   ; Registrador:pc|Saida[18]                                                                                        ; pc_out[18]          ; clk        ;
; N/A   ; None         ; 6.208 ns   ; Registrador:pc|Saida[30]                                                                                        ; mem_adress_in[30]   ; clk        ;
; N/A   ; None         ; 6.192 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[7]            ; mem_out[7]          ; clk        ;
; N/A   ; None         ; 6.191 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0]   ; mem_out[8]          ; clk        ;
; N/A   ; None         ; 6.190 ns   ; Registrador:aluout|Saida[16]                                                                                    ; reg_alu_out[16]     ; clk        ;
; N/A   ; None         ; 6.187 ns   ; Instr_Reg:ir|Instr15_0[4]                                                                                       ; imediate_extend[4]  ; clk        ;
; N/A   ; None         ; 6.182 ns   ; Registrador:pc|Saida[31]                                                                                        ; pc_out[31]          ; clk        ;
; N/A   ; None         ; 6.172 ns   ; Registrador:pc|Saida[31]                                                                                        ; mem_adress_in[31]   ; clk        ;
; N/A   ; None         ; 6.161 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[3]            ; mem_out[3]          ; clk        ;
; N/A   ; None         ; 6.156 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4]   ; mem_out[20]         ; clk        ;
; N/A   ; None         ; 6.146 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[25] ; clk        ;
; N/A   ; None         ; 6.143 ns   ; Registrador:pc|Saida[2]                                                                                         ; pc_out[2]           ; clk        ;
; N/A   ; None         ; 6.100 ns   ; Instr_Reg:ir|Instr15_0[8]                                                                                       ; imediate_extend[8]  ; clk        ;
; N/A   ; None         ; 6.100 ns   ; Instr_Reg:ir|Instr15_0[8]                                                                                       ; imediate[8]         ; clk        ;
; N/A   ; None         ; 6.095 ns   ; Registrador:aluout|Saida[4]                                                                                     ; reg_alu_out[4]      ; clk        ;
; N/A   ; None         ; 6.093 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[0] ; mem_out[24]         ; clk        ;
; N/A   ; None         ; 6.091 ns   ; Instr_Reg:ir|Instr15_0[6]                                                                                       ; imediate[6]         ; clk        ;
; N/A   ; None         ; 6.079 ns   ; Registrador:pc|Saida[14]                                                                                        ; mem_adress_in[14]   ; clk        ;
; N/A   ; None         ; 6.076 ns   ; Registrador:pc|Saida[13]                                                                                        ; mem_adress_in[13]   ; clk        ;
; N/A   ; None         ; 6.076 ns   ; Registrador:pc|Saida[13]                                                                                        ; pc_out[13]          ; clk        ;
; N/A   ; None         ; 6.069 ns   ; Registrador:aluout|Saida[22]                                                                                    ; reg_alu_out[22]     ; clk        ;
; N/A   ; None         ; 6.030 ns   ; Registrador:pc|Saida[23]                                                                                        ; mem_adress_in[23]   ; clk        ;
; N/A   ; None         ; 6.017 ns   ; Registrador:pc|Saida[24]                                                                                        ; mem_adress_in[24]   ; clk        ;
; N/A   ; None         ; 6.000 ns   ; Registrador:pc|Saida[23]                                                                                        ; pc_out[23]          ; clk        ;
; N/A   ; None         ; 5.991 ns   ; Registrador:pc|Saida[15]                                                                                        ; mem_adress_in[15]   ; clk        ;
; N/A   ; None         ; 5.987 ns   ; Registrador:aluout|Saida[11]                                                                                    ; reg_alu_out[11]     ; clk        ;
; N/A   ; None         ; 5.971 ns   ; Registrador:aluout|Saida[8]                                                                                     ; reg_alu_out[8]      ; clk        ;
; N/A   ; None         ; 5.953 ns   ; Instr_Reg:ir|Instr15_0[6]                                                                                       ; imediate_extend[6]  ; clk        ;
; N/A   ; None         ; 5.943 ns   ; Registrador:aluout|Saida[25]                                                                                    ; reg_alu_out[25]     ; clk        ;
; N/A   ; None         ; 5.930 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5] ; mem_out[29]         ; clk        ;
; N/A   ; None         ; 5.915 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[5]   ; mem_out[21]         ; clk        ;
; N/A   ; None         ; 5.915 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]   ; mem_out[10]         ; clk        ;
; N/A   ; None         ; 5.899 ns   ; Instr_Reg:ir|Instr15_0[11]                                                                                      ; imediate[11]        ; clk        ;
; N/A   ; None         ; 5.879 ns   ; Instr_Reg:ir|Instr15_0[11]                                                                                      ; imediate_extend[11] ; clk        ;
; N/A   ; None         ; 5.872 ns   ; Registrador:aluout|Saida[0]                                                                                     ; reg_alu_out[0]      ; clk        ;
; N/A   ; None         ; 5.864 ns   ; Instr_Reg:ir|Instr15_0[10]                                                                                      ; imediate_extend[10] ; clk        ;
; N/A   ; None         ; 5.825 ns   ; Registrador:aluout|Saida[2]                                                                                     ; reg_alu_out[2]      ; clk        ;
; N/A   ; None         ; 5.788 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; mem_out[17]         ; clk        ;
; N/A   ; None         ; 5.756 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; mem_out[22]         ; clk        ;
; N/A   ; None         ; 5.725 ns   ; Registrador:pc|Saida[22]                                                                                        ; mem_adress_in[22]   ; clk        ;
; N/A   ; None         ; 5.719 ns   ; Registrador:aluout|Saida[10]                                                                                    ; reg_alu_out[10]     ; clk        ;
; N/A   ; None         ; 5.675 ns   ; Registrador:aluout|Saida[28]                                                                                    ; reg_alu_out[28]     ; clk        ;
; N/A   ; None         ; 5.655 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1]   ; mem_out[9]          ; clk        ;
; N/A   ; None         ; 5.621 ns   ; Memoria:memory|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2]            ; mem_out[2]          ; clk        ;
; N/A   ; None         ; 5.619 ns   ; Registrador:pc|Saida[12]                                                                                        ; pc_out[12]          ; clk        ;
; N/A   ; None         ; 5.614 ns   ; Instr_Reg:ir|Instr15_0[15]                                                                                      ; imediate_extend[15] ; clk        ;
; N/A   ; None         ; 5.604 ns   ; Instr_Reg:ir|Instr15_0[10]                                                                                      ; imediate[10]        ; clk        ;
; N/A   ; None         ; 5.569 ns   ; Registrador:pc|Saida[12]                                                                                        ; mem_adress_in[12]   ; clk        ;
; N/A   ; None         ; 5.501 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[6]   ; mem_out[14]         ; clk        ;
; N/A   ; None         ; 5.478 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[4] ; mem_out[28]         ; clk        ;
; N/A   ; None         ; 5.469 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[2] ; mem_out[26]         ; clk        ;
; N/A   ; None         ; 5.459 ns   ; Memoria:memory|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_g2a1:auto_generated|q_a[1] ; mem_out[25]         ; clk        ;
+-------+--------------+------------+-----------------------------------------------------------------------------------------------------------------+---------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue May 07 15:40:52 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cpu -c cpu --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:ctrl|pcwrite" is a latch
    Warning: Node "control:ctrl|aluop[1]" is a latch
    Warning: Node "control:ctrl|aluop[0]" is a latch
    Warning: Node "control:ctrl|alusrcb[1]" is a latch
    Warning: Node "control:ctrl|alusrcb[0]" is a latch
    Warning: Node "control:ctrl|alusrca[1]" is a latch
    Warning: Node "control:ctrl|nextState.FETCH_1004" is a latch
    Warning: Node "control:ctrl|awrite" is a latch
    Warning: Node "control:ctrl|irwrite" is a latch
    Warning: Node "control:ctrl|nextState.ADDI_726" is a latch
    Warning: Node "control:ctrl|nextState.SUB_940" is a latch
    Warning: Node "control:ctrl|nextState.AND_954" is a latch
    Warning: Node "control:ctrl|nextState.DECODE_980" is a latch
    Warning: Node "control:ctrl|nextState.ADD_968" is a latch
    Warning: Node "control:ctrl|nextState.WAIT_992" is a latch
    Warning: Node "control:ctrl|nextState.REG_WRITE_714" is a latch
    Warning: Node "control:ctrl|nextState.WRITERD_ARIT_926" is a latch
    Warning: Node "control:ctrl|memtoreg[0]" is a latch
    Warning: Node "control:ctrl|regwrite" is a latch
    Warning: Node "control:ctrl|aluoutwrite" is a latch
    Warning: Node "control:ctrl|regdest[0]" is a latch
    Warning: Node "control:ctrl|regdest[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 30 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "control:ctrl|Selector109~0" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[1]" as buffer
    Info: Detected gated clock "control:ctrl|Selector109~1" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr31_26[3]" as buffer
    Info: Detected gated clock "control:ctrl|WideOr15~0" as buffer
    Info: Detected gated clock "control:ctrl|Decoder1~0" as buffer
    Info: Detected gated clock "control:ctrl|Selector115~0" as buffer
    Info: Detected ripple clock "control:ctrl|state.RESET" as buffer
    Info: Detected ripple clock "control:ctrl|state.WRITERD_ARIT" as buffer
    Info: Detected ripple clock "control:ctrl|state.REG_WRITE" as buffer
    Info: Detected ripple clock "control:ctrl|state.WAIT" as buffer
    Info: Detected gated clock "control:ctrl|WideNor0~1" as buffer
    Info: Detected gated clock "control:ctrl|WideNor0~0" as buffer
    Info: Detected gated clock "control:ctrl|WideOr39~0" as buffer
    Info: Detected ripple clock "control:ctrl|state.ADD" as buffer
    Info: Detected ripple clock "control:ctrl|state.DECODE" as buffer
    Info: Detected ripple clock "control:ctrl|state.AND" as buffer
    Info: Detected ripple clock "control:ctrl|state.SUB" as buffer
    Info: Detected ripple clock "control:ctrl|state.ADDI" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[1]" as buffer
    Info: Detected ripple clock "Instr_Reg:ir|Instr15_0[0]" as buffer
    Info: Detected ripple clock "control:ctrl|state.FETCH" as buffer
Info: Clock "clk" has Internal fmax of 40.9 MHz between source register "control:ctrl|aluop[1]" and destination register "Registrador:aluout|Saida[31]" (period= 24.452 ns)
    Info: + Longest register to register delay is 7.436 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 43; REG Node = 'control:ctrl|aluop[1]'
        Info: 2: + IC(0.309 ns) + CELL(0.346 ns) = 0.655 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[0]~0'
        Info: 3: + IC(0.388 ns) + CELL(0.366 ns) = 1.409 ns; Loc. = LCCOMB_X18_Y11_N14; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[2]~3'
        Info: 4: + IC(0.258 ns) + CELL(0.228 ns) = 1.895 ns; Loc. = LCCOMB_X18_Y11_N26; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[4]~6'
        Info: 5: + IC(0.366 ns) + CELL(0.272 ns) = 2.533 ns; Loc. = LCCOMB_X17_Y11_N30; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[6]~10'
        Info: 6: + IC(0.301 ns) + CELL(0.053 ns) = 2.887 ns; Loc. = LCCOMB_X18_Y11_N18; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[9]~12'
        Info: 7: + IC(0.584 ns) + CELL(0.053 ns) = 3.524 ns; Loc. = LCCOMB_X18_Y10_N10; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[11]~13'
        Info: 8: + IC(0.221 ns) + CELL(0.053 ns) = 3.798 ns; Loc. = LCCOMB_X18_Y10_N28; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[13]~14'
        Info: 9: + IC(0.255 ns) + CELL(0.346 ns) = 4.399 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[15]~15'
        Info: 10: + IC(0.219 ns) + CELL(0.053 ns) = 4.671 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[17]~16'
        Info: 11: + IC(0.314 ns) + CELL(0.053 ns) = 5.038 ns; Loc. = LCCOMB_X17_Y10_N16; Fanout = 4; COMB Node = 'Ula32:alu|carry_temp[19]~17'
        Info: 12: + IC(0.211 ns) + CELL(0.053 ns) = 5.302 ns; Loc. = LCCOMB_X17_Y10_N20; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[21]~18'
        Info: 13: + IC(0.216 ns) + CELL(0.053 ns) = 5.571 ns; Loc. = LCCOMB_X17_Y10_N26; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[23]~19'
        Info: 14: + IC(0.216 ns) + CELL(0.053 ns) = 5.840 ns; Loc. = LCCOMB_X17_Y10_N30; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[25]~20'
        Info: 15: + IC(0.223 ns) + CELL(0.053 ns) = 6.116 ns; Loc. = LCCOMB_X17_Y10_N10; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[27]~21'
        Info: 16: + IC(0.219 ns) + CELL(0.053 ns) = 6.388 ns; Loc. = LCCOMB_X17_Y10_N14; Fanout = 3; COMB Node = 'Ula32:alu|carry_temp[29]~22'
        Info: 17: + IC(0.480 ns) + CELL(0.053 ns) = 6.921 ns; Loc. = LCCOMB_X14_Y10_N24; Fanout = 2; COMB Node = 'Ula32:alu|Mux0~1'
        Info: 18: + IC(0.206 ns) + CELL(0.309 ns) = 7.436 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 2; REG Node = 'Registrador:aluout|Saida[31]'
        Info: Total cell delay = 2.450 ns ( 32.95 % )
        Info: Total interconnect delay = 4.986 ns ( 67.05 % )
    Info: - Smallest clock skew is -4.700 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.462 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1300; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(0.647 ns) + CELL(0.618 ns) = 2.462 ns; Loc. = LCFF_X14_Y10_N27; Fanout = 2; REG Node = 'Registrador:aluout|Saida[31]'
            Info: Total cell delay = 1.472 ns ( 59.79 % )
            Info: Total interconnect delay = 0.990 ns ( 40.21 % )
        Info: - Longest clock path from clock "clk" to source register is 7.162 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.037 ns) + CELL(0.712 ns) = 2.603 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 3; REG Node = 'control:ctrl|state.SUB'
            Info: 3: + IC(0.362 ns) + CELL(0.366 ns) = 3.331 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 4; COMB Node = 'control:ctrl|WideOr39~0'
            Info: 4: + IC(0.833 ns) + CELL(0.228 ns) = 4.392 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'control:ctrl|WideNor0~1'
            Info: 5: + IC(0.251 ns) + CELL(0.228 ns) = 4.871 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 2; COMB Node = 'control:ctrl|WideNor0'
            Info: 6: + IC(1.341 ns) + CELL(0.000 ns) = 6.212 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'control:ctrl|WideNor0~clkctrl'
            Info: 7: + IC(0.897 ns) + CELL(0.053 ns) = 7.162 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 43; REG Node = 'control:ctrl|aluop[1]'
            Info: Total cell delay = 2.441 ns ( 34.08 % )
            Info: Total interconnect delay = 4.721 ns ( 65.92 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 0.090 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 163 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "control:ctrl|state.ADDI" and destination pin or register "control:ctrl|nextState.REG_WRITE_714" for clock "clk" (Hold time is 4.423 ns)
    Info: + Largest clock skew is 5.523 ns
        Info: + Longest clock path from clock "clk" to destination register is 8.032 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.037 ns) + CELL(0.712 ns) = 2.603 ns; Loc. = LCFF_X13_Y10_N31; Fanout = 3; REG Node = 'control:ctrl|state.SUB'
            Info: 3: + IC(0.362 ns) + CELL(0.366 ns) = 3.331 ns; Loc. = LCCOMB_X14_Y10_N28; Fanout = 4; COMB Node = 'control:ctrl|WideOr39~0'
            Info: 4: + IC(0.833 ns) + CELL(0.228 ns) = 4.392 ns; Loc. = LCCOMB_X13_Y11_N20; Fanout = 4; COMB Node = 'control:ctrl|WideNor0~1'
            Info: 5: + IC(0.251 ns) + CELL(0.228 ns) = 4.871 ns; Loc. = LCCOMB_X13_Y11_N16; Fanout = 2; COMB Node = 'control:ctrl|WideNor0'
            Info: 6: + IC(0.253 ns) + CELL(0.228 ns) = 5.352 ns; Loc. = LCCOMB_X13_Y11_N24; Fanout = 1; COMB Node = 'control:ctrl|Selector115~0'
            Info: 7: + IC(1.706 ns) + CELL(0.000 ns) = 7.058 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'control:ctrl|Selector115~0clkctrl'
            Info: 8: + IC(0.921 ns) + CELL(0.053 ns) = 8.032 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'control:ctrl|nextState.REG_WRITE_714'
            Info: Total cell delay = 2.669 ns ( 33.23 % )
            Info: Total interconnect delay = 5.363 ns ( 66.77 % )
        Info: - Shortest clock path from clock "clk" to source register is 2.509 ns
            Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
            Info: 2: + IC(1.037 ns) + CELL(0.618 ns) = 2.509 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = 'control:ctrl|state.ADDI'
            Info: Total cell delay = 1.472 ns ( 58.67 % )
            Info: Total interconnect delay = 1.037 ns ( 41.33 % )
    Info: - Micro clock to output delay of source is 0.094 ns
    Info: - Shortest register to register delay is 1.006 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y10_N17; Fanout = 5; REG Node = 'control:ctrl|state.ADDI'
        Info: 2: + IC(0.640 ns) + CELL(0.366 ns) = 1.006 ns; Loc. = LCCOMB_X13_Y11_N14; Fanout = 1; REG Node = 'control:ctrl|nextState.REG_WRITE_714'
        Info: Total cell delay = 0.366 ns ( 36.38 % )
        Info: Total interconnect delay = 0.640 ns ( 63.62 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tco from clock "clk" to destination pin "imediate_extend[29]" through register "Instr_Reg:ir|Instr15_0[15]" is 8.779 ns
    Info: + Longest clock path from clock "clk" to source register is 2.452 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 23; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 1300; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(0.637 ns) + CELL(0.618 ns) = 2.452 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 48; REG Node = 'Instr_Reg:ir|Instr15_0[15]'
        Info: Total cell delay = 1.472 ns ( 60.03 % )
        Info: Total interconnect delay = 0.980 ns ( 39.97 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 6.233 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X17_Y7_N13; Fanout = 48; REG Node = 'Instr_Reg:ir|Instr15_0[15]'
        Info: 2: + IC(4.261 ns) + CELL(1.972 ns) = 6.233 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'imediate_extend[29]'
        Info: Total cell delay = 1.972 ns ( 31.64 % )
        Info: Total interconnect delay = 4.261 ns ( 68.36 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 26 warnings
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Tue May 07 15:40:53 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


