<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>OT-DW1000: openthread-master/examples/platforms/cc2538/cc2538-reg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">OT-DW1000
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_fe649ec14e5e3782f227cc9e4abd38da.html">openthread-master</a></li><li class="navelem"><a class="el" href="dir_3a4200dec5d2fc89ce94e5472198e7a7.html">examples</a></li><li class="navelem"><a class="el" href="dir_efb9e46700d82a506c208f1e86fd6a17.html">platforms</a></li><li class="navelem"><a class="el" href="dir_32c0f37086f980f0ce723ffd49a436dd.html">cc2538</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cc2538-reg.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cc2538-reg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *  Copyright (c) 2016, The OpenThread Authors.</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *  All rights reserved.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *  Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *  modification, are permitted provided that the following conditions are met:</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *  1. Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> *     notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> *  2. Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *     notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *     documentation and/or other materials provided with the distribution.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  3. Neither the name of the copyright holder nor the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *     names of its contributors may be used to endorse or promote products</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *     derived from this software without specific prior written permission.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS &quot;AS IS&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *  AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *  IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> *  ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> *  LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> *  CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> *  SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> *  INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> *  CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *  ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> *  POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef CC2538_REG_H_</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define CC2538_REG_H_</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &lt;<a class="code" href="stdint_8h.html">stdint.h</a>&gt;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac9660181819fceac0b5abcd67d76ca6e">   40</a></span>&#160;<span class="preprocessor">#define HWREG(x)                                (*((volatile uint32_t *)(x)))</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a767bbd2f329184ac62b26b3882a4590b">   42</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL                            0xE000E010  // SysTick Control and Status</span></div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac2f5cafa69f951520d4fd44dd4e924b4">   43</a></span>&#160;<span class="preprocessor">#define NVIC_ST_RELOAD                          0xE000E014  // SysTick Reload Value Register</span></div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a0daccf03d4cbd559a3018bbb9cd96ad3">   44</a></span>&#160;<span class="preprocessor">#define NVIC_EN0                                0xE000E100  // Interrupt 0-31 Set Enable</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">   46</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_COUNT                      0x00010000  // Count Flag</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a5a6d19d13e11441d5e62ce699749eea7">   47</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC                    0x00000004  // Clock Source</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aff514c40eb9dcd7438077ec36b184b32">   48</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_INTEN                      0x00000002  // Interrupt Enable</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">   49</a></span>&#160;<span class="preprocessor">#define NVIC_ST_CTRL_ENABLE                     0x00000001  // Enable</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af2233692153bf8949c57528ce3feacda">   51</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_EN                 0x00000001  // SRCMATCH.SRC_MATCH_EN(1)</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a93cf524bb297db77b220b7d33d559ebb">   52</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_AUTOPEND           0x00000002  // SRCMATCH.AUTOPEND(1)</span></div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a5468a6e422ee7d47d4403a4869559a38">   53</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_PEND_DATAREQ_ONLY  0x00000004  // SRCMATCH.PEND_DATAREQ_ONLY(1)</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9275c4525e564e70d603377cc425a76b">   55</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_ENABLE_STATUS_SIZE 3           // Num of register for source match enable status</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9963273b879666ef918f29cf5854c2a6">   56</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SHORT_ENTRIES      24          // 24 short address entries in maximum</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6de8daa8652e2cdd2406d27905bcae2c">   57</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_EXT_ENTRIES        12          // 12 extended address entries in maximum</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a8f683efdf7b68a8a6e68940b10ef605b">   58</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_SHORT_ENTRY_OFFSET 4           // address offset for one short address entry</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a8a6277c052e18b296e4072de9719b7dd">   59</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH_EXT_ENTRY_OFFSET   8           // address offset for one extended address entry</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a8625252972b3e98e500d36c67df3dbd2">   61</a></span>&#160;<span class="preprocessor">#define INT_UART0                               21          // UART0 Rx and Tx</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aa829adf84f98d4362ecb59ea0d733b5a">   63</a></span>&#160;<span class="preprocessor">#define IEEE_EUI64                              0x00280028  // Address of IEEE EUI-64 address</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af3062980f535ef80dff6d2abd429072c">   65</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCADDRESS_TABLE            0x40088400  // Source Address Table</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a88b3a2120c54cab0e525162d6db49342">   67</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCEXTPENDEN0               0x40088590  // Enable/Disable automatic pending per extended address</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a2f1d431346c21961e8b7472cd4347149">   68</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SRCSHORTPENDEN0             0x4008859C  // Enable/Disable automatic pending per short address</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a737923cafe8c3d374e3ee01bfdf57f26">   69</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_EXT_ADDR0                   0x400885A8  // Local address information</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a02476d7a783c06b23c87e4f0370d24cd">   70</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID0                     0x400885C8  // Local address information</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aa55da6cdb07ef47041669c199f23d3f2">   71</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_PAN_ID1                     0x400885CC  // Local address information</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#acf2a0f8720d6f52f92fedb3c65b9247d">   72</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR0                 0x400885D0  // Local address information</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ab3668cb0963850e1e598ecb50974e0ad">   73</a></span>&#160;<span class="preprocessor">#define RFCORE_FFSM_SHORT_ADDR1                 0x400885D4  // Local address information</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a31ef0a5a7f0cfe4bf0f972c5c507ff16">   74</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0                    0x40088600  // The frame filtering function</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a26e90d4b8d2247cf67d995d883042ffe">   75</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCMATCH                    0x40088608  // Source address matching and pending bits</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a06337444367f4f56a133c94e3f453c6c">   76</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCSHORTEN0                 0x4008860C  // Short address matching</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a3192d6e610b1dcc5794fb059806767cb">   77</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_SRCEXTEN0                   0x40088618  // Extended address matching</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a1f19febb9c08a3a6433185307040db05">   79</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0                    0x40088624  // Frame handling</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a391d6837e2fd27192af075840ff32af3">   80</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1                    0x40088628  // Frame handling</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac58280b38f880924a25d0154b373a955">   81</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RXENABLE                    0x4008862C  // RX enabling</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#adecf5df0d5f7cfc92feef994f9a4120b">   82</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FREQCTRL                    0x4008863C  // Controls the RF frequency</span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a58a880dd39551de613879973619a46d0">   83</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXPOWER                     0x40088640  // Controls the output power</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a2045a8c5399b1b8e0aa41f1d699b26e6">   84</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1                    0x4008864C  // Radio status register</span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#abbfec4e049e89bf2d57eacc9904d48f3">   85</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FIFOPCTRL                   0x40088650  // FIFOP threshold</span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a095f60721d5941bb8701f467d7d3a6f1">   86</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_CCACTRL0                    0x40088658  // CCA threshold</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a5ed8a4b7b4522109c785cfdcb0d01714">   87</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT                    0x40088664  // RSSI valid status register</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aa5df330a9a1289aae7cd08d4cd46e246">   88</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_AGCCTRL1                    0x400886C8  // AGC reference level</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af3bdbb78e0fd80a55419ce3990c60a90">   89</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_TXFILTCFG                   0x400887E8  // TX filter configuration</span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af7b3e1715cb249be01705c3cf00f37f9">   90</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND                       0x4008869C  // Random data</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#abfa3bf635632eca7337a3d2551ca67d2">   91</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFDATA                       0x40088828  // The TX FIFO and RX FIFO</span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ab9d44e15cf123daf981d17c41b1674b6">   92</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFERRF                       0x4008882C  // RF error interrupt flags</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ad19560392ce1d533cf1d79a14b79edb8">   93</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFIRQF0                      0x40088834  // RF interrupt flags</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a40673ad35ff0b698efa9fd9d137dacd2">   94</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST                         0x40088838  // RF CSMA-CA/strobe processor</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac8e9a51c5490bd5b9df2121b26f85073">   96</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMFILT0_FRAME_FILTER_EN    0x00000001  // Enables frame filtering</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a5e355be71e73c3dbc693d3140a4db82f">   98</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOACK            0x00000020</span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9ae3b68bb5bfb9c3b5b2b44c3d9d046e">   99</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_AUTOCRC            0x00000040</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aeb8876cf92d173263779ef424ba5f2c8">  100</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL0_INFINITY_RX        0x00000008</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aaa4e36d2dcdd75e9ab75ed709b1704e5">  102</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FRMCTRL1_PENDING_OR         0x00000004</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a64213012ba29c676615896c6697f3075">  104</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RFRND_IRND                  0x00000001</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a8e58e415541127990c9449aa1bb9d18a">  106</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_TX_ACTIVE          0x00000002</span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a902d2e041989baa6cf16a6c4e657e012">  107</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_CCA                0x00000010  // Clear channel assessment</span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a05d3ebcbbd6bd83658bb4b8349858adc">  108</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_SFD                0x00000020</span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a7338c716e311db8c65358ed6d92bc943">  109</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFOP              0x00000040</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aeed735c783f17a91316cc1539c5679d2">  110</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_FSMSTAT1_FIFO               0x00000080</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af10786ad574613b86e5b9aa1d20c0e00">  112</a></span>&#160;<span class="preprocessor">#define RFCORE_XREG_RSSISTAT_RSSI_VALID         0x00000001  // RSSI value is valid.</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6fffc0b32e95b86fff18f26b09761a39">  114</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFERRF_RXOVERF               0x00000004  // RX FIFO overflowed.</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ace8356a14901c6e8765e22ff4b82b453">  116</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR_RXON              0xE3        // Instruction set RX on</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#acda02f999e537b6998d4c7976cf21024">  117</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR_TXON              0xE9        // Instruction set TX on</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac850105e38c76682caa6acb12d03452f">  118</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR_RFOFF             0xEF        // Instruction set RF off</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ae2c329cff3591a933a111a131af83381">  119</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR_FLUSHRX           0xED        // Instruction set flush rx buffer</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a1fae32f0a3ba9b5d3b9a251cdf7850e1">  120</a></span>&#160;<span class="preprocessor">#define RFCORE_SFR_RFST_INSTR_FLUSHTX           0xEE        // Instruction set flush tx buffer</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a10a06702f2922e137557cbe2ce7bc116">  122</a></span>&#160;<span class="preprocessor">#define ANA_REGS_BASE                           0x400D6000  // ANA_REGS</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac011f002d6fee1738cbb0c9878a96d2f">  123</a></span>&#160;<span class="preprocessor">#define ANA_REGS_O_IVCTRL                       0x00000004  // Analog control register</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aec7e803249f9701e6ea5bc825ab1cb20">  125</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL                     0x400D2000  // The clock control register</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#adc72b31fb47d6832bdc445eabcd06eba">  126</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SYSDIV_32MHZ                   0x00000000  // Sys_div for sysclk 32MHz</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a65fe1306ff5a47ac7fafc5aeffd6fb2f">  127</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_CLOCK_CTRL_AMP_DET             0x00200000</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a7b004cdff4297e0f137caa26824e9c79">  129</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG                         0x400D2074</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9ba638eebd2d3d14ed20cc1e61379d5c">  130</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_PWRDBG_FORCE_WARM_RESET        0x00000008</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a49888d552d8d92bc37bf67791a90c8c2">  132</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART                       0x400D2028</span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6c51f3ab2a9f43014005864335da13f6">  133</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART                       0x400D202C</span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9b083019259a0e54808ee709d7abd8e7">  134</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART                       0x400D2030</span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a98d81285c35df70165104e2a66aed95f">  135</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP                          0x400D2098</span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a51b515b51d8a3ad25410d0939b38b012">  136</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC                        0x400D20A8</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aca05562ddfeb77539b2a6c9532dcbdd6">  137</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC                        0x400D20AC</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a02dcb9c944d752d47fcd6fe81b6c489b">  138</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC                        0x400D20B0</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a1adf4bbf8d1cf5137ab35c893b6eddf9">  139</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_EMUOVR                         0x400D20B4</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a3ea687664bdabdb4a0a5282685f503f5">  141</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCRFC_RFC0                   0x00000001</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ab68db594994b7e5fd70b4cf51aacf406">  142</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCRFC_RFC0                   0x00000001</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a60d6cd69bd8253bff0de431236d54aee">  143</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCRFC_RFC0                   0x00000001</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;</div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#abdafc0b0524a9fbc954111b3a099781b">  145</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_I_MAP_ALTMAP                   0x00000001</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af305be46e96c20b28cb5dcb47eba60ea">  147</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_RCGCUART_UART0                 0x00000001</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a1f63b5406160356f2811edace8f3f35e">  148</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_SCGCUART_UART0                 0x00000001</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a52e62048da3d4779e4812046fb33e48f">  149</a></span>&#160;<span class="preprocessor">#define SYS_CTRL_DCGCUART_UART0                 0x00000001</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a4a225be6aa1ea4a879071844059e361f">  151</a></span>&#160;<span class="preprocessor">#define IOC_PA0_SEL                             0x400D4000  // Peripheral select control</span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a288adb5272f64cf2ec7fea9b9c5de026">  152</a></span>&#160;<span class="preprocessor">#define IOC_PA1_SEL                             0x400D4004  // Peripheral select control</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a4a54269193c1ab1998cea67eaee60d69">  153</a></span>&#160;<span class="preprocessor">#define IOC_UARTRXD_UART0                       0x400D4100</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#acf220f7add10de4d72ed3139cdff6a1a">  155</a></span>&#160;<span class="preprocessor">#define IOC_PA0_OVER                            0x400D4080</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a0d714b1e577994e3e4d3fe42d3346d97">  156</a></span>&#160;<span class="preprocessor">#define IOC_PA1_OVER                            0x400D4084</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a80eacc359afa5290efe0aab9ae27b271">  158</a></span>&#160;<span class="preprocessor">#define IOC_MUX_OUT_SEL_UART0_TXD               0x00000000</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a3a16e198a7f9f4d16241f163f6d92e92">  160</a></span>&#160;<span class="preprocessor">#define IOC_OVERRIDE_OE                         0x00000008  // PAD Config Override Output Enable</span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ad459fda88da579746e716736ccafc90b">  161</a></span>&#160;<span class="preprocessor">#define IOC_OVERRIDE_DIS                        0x00000000  // PAD Config Override Disabled</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a7a07348b4332ff6b88abf6092347deba">  163</a></span>&#160;<span class="preprocessor">#define UART0_BASE                              0x4000C000</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a73c0487c6e865444f89ca96f8351c81e">  164</a></span>&#160;<span class="preprocessor">#define GPIO_A_BASE                             0x400D9000  // GPIO</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a606ca85585e72a18aed5c9f835555053">  166</a></span>&#160;<span class="preprocessor">#define GPIO_O_DIR                              0x00000400</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ad00a8a9c3d93085249c1b110fb13ab08">  167</a></span>&#160;<span class="preprocessor">#define GPIO_O_AFSEL                            0x00000420</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a176efbf43a259b7bb0a85a47401505be">  169</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_0                              0x00000001  // GPIO pin 0</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6c35af4e75c3cb57bb650feaa7a136b5">  170</a></span>&#160;<span class="preprocessor">#define GPIO_PIN_1                              0x00000002  // GPIO pin 1</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#adc48adee237d287ab71e3fbaca4bf593">  172</a></span>&#160;<span class="preprocessor">#define UART_O_DR                               0x00000000  // UART data</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6f8d2f587631f6c70eb27ce916732643">  173</a></span>&#160;<span class="preprocessor">#define UART_O_FR                               0x00000018  // UART flag</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a8e135cdae92f70b7c3b414ffcd092ff4">  174</a></span>&#160;<span class="preprocessor">#define UART_O_IBRD                             0x00000024</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#afeaea40410b7f3d18460764b9fe39f99">  175</a></span>&#160;<span class="preprocessor">#define UART_O_FBRD                             0x00000028</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#abf8355fa17141880c6e0c6274620ed95">  176</a></span>&#160;<span class="preprocessor">#define UART_O_LCRH                             0x0000002C</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9ae1a404013c3493b05a2f59d6e7f1b4">  177</a></span>&#160;<span class="preprocessor">#define UART_O_CTL                              0x00000030  // UART control</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a25a4128a90464dc71d5cf03c2e2e1428">  178</a></span>&#160;<span class="preprocessor">#define UART_O_IM                               0x00000038  // UART interrupt mask</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a6a844d9766dfffbeba2785ec6122203c">  179</a></span>&#160;<span class="preprocessor">#define UART_O_MIS                              0x00000040  // UART masked interrupt status</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a06bc44dcb01536832a757b06cb490f1f">  180</a></span>&#160;<span class="preprocessor">#define UART_O_ICR                              0x00000044  // UART interrupt clear</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a236989a12838e9b1532886d41240ae0a">  181</a></span>&#160;<span class="preprocessor">#define UART_O_CC                               0x00000FC8  // UART clock configuration</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;</div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a9ba067e6425a6c5b5aca79874c549364">  183</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFE                            0x00000010  // UART receive FIFO empty</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a2f6a08ae8a3005e737005cbd607081b1">  184</a></span>&#160;<span class="preprocessor">#define UART_FR_TXFF                            0x00000020  // UART transmit FIFO full</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a842ff6a0449123ede0b5b93425ce902c">  185</a></span>&#160;<span class="preprocessor">#define UART_FR_RXFF                            0x00000040  // UART receive FIFO full</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a00030434646d741635d32f955eb9460c">  187</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_WLEN_8                      0x00000060  // 8 bit data</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#af7c4abbd28a43e145c39404aeba2043c">  188</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_STOP_ONE                    0x00000000  // One stop bit</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a195d4b28a36df1b8588ca5380a442174">  189</a></span>&#160;<span class="preprocessor">#define UART_CONFIG_PAR_NONE                    0x00000000  // No parity</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde">  191</a></span>&#160;<span class="preprocessor">#define UART_CTL_UARTEN                         0x00000001  // UART enable</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#ac81859db681e3918f88e0f7aea596a06">  192</a></span>&#160;<span class="preprocessor">#define UART_CTL_TXE                            0x00000100  // UART transmit enable</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a4d522022557e403572e518db25b3cf5c">  193</a></span>&#160;<span class="preprocessor">#define UART_CTL_RXE                            0x00000200  // UART receive enable</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#abad98dd5a214f571cb0dca49383fed17">  195</a></span>&#160;<span class="preprocessor">#define UART_IM_RXIM                            0x00000010  // UART receive interrupt mask</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a527c259858bfb707366288c0469c38e2">  196</a></span>&#160;<span class="preprocessor">#define UART_IM_RTIM                            0x00000040  // UART receive time-out interrupt</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#aec223d6ae6e9baf21756a19a5e56ac18">  198</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1                         0x400D7000  // ADC Control</span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a490b4286236790aa8cf8fb0eb72375ff">  199</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDL                            0x400D7014  // RNG low data</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a76e935b97285d0dacff26e56eb0377fd">  200</a></span>&#160;<span class="preprocessor">#define SOC_ADC_RNDH                            0x400D7018  // RNG high data</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a830dae3aa8c1f50b8d332b9e68cea0b9">  202</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_RCTRL0                  0x00000004  // ADCCON1 RCTRL bit 0</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a53fdeed168498a76897b8302f0b658eb">  203</a></span>&#160;<span class="preprocessor">#define SOC_ADC_ADCCON1_RCTRL1                  0x00000008  // ADCCON1 RCTRL bit 1</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a23a9099a5f8fc9c6e253c0eecb2be8db">  205</a></span>&#160;<span class="preprocessor">#define FLASH_BASE                              0x00200000  // Flash base address</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a25f332b82b6a35499e753608c316d780">  206</a></span>&#160;<span class="preprocessor">#define FLASH_CTRL_FCTL                         0x400D3008  // Flash control</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="cc2538-reg_8h.html#a24b5f8b43cf9c0154f2bbd4df5434a89">  207</a></span>&#160;<span class="preprocessor">#define FLASH_CTRL_DIECFG0                      0x400D3014  // Flash information</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="stdint_8h_html"><div class="ttname"><a href="stdint_8h.html">stdint.h</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Wed Jun 21 2017 18:57:56 for OT-DW1000 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
