# //  ModelSim SE-64 2019.2 Apr 16 2019 Linux 4.2.0-42-generic
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim work.nor_lmdpl_sim -voptargs="+acc" -sdfmax "/nor_lmdpl_sim/nor_lmdpl_inst=../syn/workdir/nor_lmdpl_synthesis.sdf" 
# Start time: 21:54:11 on Nov 25,2020
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: ../syn/workdir/nor_lmdpl_netlist.v(102): (vopt-2685) [TFMPC] - Too few port connections for 'boolean_mask_dualrail_inst0'.  Expected 4, found 3.
# ** Warning: ../syn/workdir/nor_lmdpl_netlist.v(102): (vopt-2718) [TFMPC] - Missing connection for port 'in_m'.
# ** Warning: ../syn/workdir/nor_lmdpl_netlist.v(104): (vopt-2685) [TFMPC] - Too few port connections for 'boolean_mask_dualrail_inst1'.  Expected 4, found 3.
# ** Warning: ../syn/workdir/nor_lmdpl_netlist.v(104): (vopt-2718) [TFMPC] - Missing connection for port 'in_m'.
# Loading work.nor_lmdpl_sim(fast)
# Loading work.nor_lmdpl(fast)
# Loading work.nor_tablegen(fast)
# Loading work.INVX1(fast)
# Loading work.NAND2X1(fast)
# Loading work.OAI21XL(fast)
# Loading work.NOR2X1(fast)
# Loading work.boolean_mask_dualrail_1(fast)
# Loading work.XNOR2X1(fast)
# Loading work.boolean_mask_dualrail_0(fast)
# Loading work.lmdpl_nl_gate(fast)
# Loading work.and3_lib(fast)
# Loading work.AND3X1(fast)
# Loading work.or4_lib(fast)
# Loading work.OR4X1(fast)
# Loading work.NOR2BX1(fast)
# Loading work.AOI33X1(fast)
# Loading work.xorshift_prng(fast)
# Loading instances from ../syn/workdir/nor_lmdpl_synthesis.sdf
# Loading timing data from ../syn/workdir/nor_lmdpl_synthesis.sdf
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /nor_lmdpl_sim File: ../nor_lmdpl_sim.v
add wave -position insertpoint  \
sim:/nor_lmdpl_sim/clk \
sim:/nor_lmdpl_sim/rst_n \
sim:/nor_lmdpl_sim/precharge \
sim:/nor_lmdpl_sim/in0 \
sim:/nor_lmdpl_sim/in1 \
sim:/nor_lmdpl_sim/m_in0 \
sim:/nor_lmdpl_sim/m_in1 \
sim:/nor_lmdpl_sim/m_out \
sim:/nor_lmdpl_sim/m_in0_reg \
sim:/nor_lmdpl_sim/m_in1_reg \
sim:/nor_lmdpl_sim/m_out_reg \
sim:/nor_lmdpl_sim/nor_out \
sim:/nor_lmdpl_sim/prng_out
run -all
# input0: 0, input1: 0 --> output: 1
# input0: 0, input1: 1 --> output: 0
# input0: 1, input1: 0 --> output: 0
# input0: 1, input1: 1 --> output: 0
# ** Note: $stop    : ../nor_lmdpl_sim.v(71)
#    Time: 180 ns  Iteration: 0  Instance: /nor_lmdpl_sim
# Break in Module nor_lmdpl_sim at ../nor_lmdpl_sim.v line 71
# End time: 21:55:18 on Nov 25,2020, Elapsed time: 0:01:07
# Errors: 0, Warnings: 4
