ISim log file
Running: C:\Work\Project_Testboard\Xilinx_project\testboard\top_modul_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Work/Project_Testboard/Xilinx_project/testboard/top_modul_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
This is a Full version of ISim.
WARNING:  For instance top_modul/MFI/, width 1 of formal port event_rst is not equal to width 32 of actual constant.
WARNING:  For instance top_modul/MFI/, width 1 of formal port PPI_fail is not equal to width 32 of actual constant.
WARNING:  For instance top_modul/MCI_TNC_TNO/, width 1 of formal port rst is not equal to width 32 of actual constant.
WARNING:  For instance top_modul/rst_WIZ/, width 1 of formal port en is not equal to width 32 of actual constant.
WARNING:  For instance top_modul/delay_WIZ/, width 1 of formal port en is not equal to width 32 of actual constant.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ps -repeat 50 ps
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ps -repeat 50 ps
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
# run all
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# run all
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# restart
# run all
Simulator is doing circuit initialization process.
Finished circuit initialization process.
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# isim force add /top_modul/clk 1 -radix bin -value 0 -radix bin -time 25 ns -repeat 50 ns
# run all
Stopped at time : 16733100 ns : File "C:/Work/Project_Testboard/Xilinx_project/testboard/spi_modul.v" Line 138
# run all
Stopped at time : 31335150 ns : File "C:/Work/Project_Testboard/Xilinx_project/testboard/dcm_clk.v" Line 50
# run all
Stopped at time : 69686125 ns : File "C:/Work/Project_Testboard/Xilinx_project/testboard/dcm_clk.v" Line 50
# restart
