Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/xilinxProjects/DES/test_isim_beh.exe -prj C:/xilinxProjects/DES/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/xilinxProjects/DES/permute.v" into library work
ERROR:HDLCompiler:1335 - "C:/xilinxProjects/DES/permute.v" Line 23: Port perm must not be declared to be an array
ERROR:HDLCompiler:1335 - "C:/xilinxProjects/DES/permute.v" Line 24: Port key_out must not be declared to be an array
ERROR:HDLCompiler:598 - "C:/xilinxProjects/DES/permute.v" Line 21: Module <permute> ignored due to previous errors.
Verilog file C:/xilinxProjects/DES/permute.v ignored due to errors
