### Examples

1. [Half adder](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/dataFlowModelling/halfadder)

2. [Full adder](https://github.com/dicdesign/ieeeMentorshipHyd/tree/main/verilog/dataFlowModelling/fulladder)
