Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Thu Sep 10 16:33:25 2020
| Host             : aandreev-inp running 64-bit Ubuntu 18.04.5 LTS
| Command          : report_power -file crystand_top_power_routed.rpt -pb crystand_top_power_summary_routed.pb -rpx crystand_top_power_routed.rpx
| Design           : crystand_top
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.842        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.696        |
| Device Static (W)        | 0.146        |
| Total Off-Chip Power (W) | 0.001        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 63.8         |
| Junction Temperature (C) | 46.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.002 |        6 |       --- |             --- |
| Slice Logic    |    <0.001 |      182 |       --- |             --- |
|   LUT as Logic |    <0.001 |        9 |     53200 |            0.02 |
|   CARRY4       |    <0.001 |        3 |     13300 |            0.02 |
|   Register     |    <0.001 |       19 |    106400 |            0.02 |
|   Others       |     0.000 |      148 |       --- |             --- |
| Signals        |    <0.001 |       25 |       --- |             --- |
| PLL            |     0.103 |        1 |         4 |           25.00 |
| I/O            |     0.066 |       34 |       125 |           27.20 |
| PS7            |     1.525 |        1 |       --- |             --- |
| Static Power   |     0.146 |          |           |                 |
| Total          |     1.842 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.028 |       0.012 |      0.016 |
| Vccaux    |       1.800 |     0.068 |       0.052 |      0.016 |
| Vcco33    |       3.300 |     0.006 |       0.005 |      0.001 |
| Vcco25    |       2.500 |     0.021 |       0.020 |      0.001 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.754 |       0.722 |      0.032 |
| Vccpaux   |       1.800 |     0.060 |       0.050 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                   |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                          |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                          |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view |
| Internal nodes activity     | High       | User specified more than 25% of internal nodes         |                                                                                                          |
| Device models               | High       | Device models are Production                           |                                                                                                          |
|                             |            |                                                        |                                                                                                          |
| Overall confidence level    | Low        |                                                        |                                                                                                          |
+-----------------------------+------------+--------------------------------------------------------+----------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+--------------+------------------------------------------------------------+-----------------+
| Clock        | Domain                                                     | Constraint (ns) |
+--------------+------------------------------------------------------------+-----------------+
| clk_fpga_0   | ps_topp_i/processing_system7_0/inst/FCLK_CLK0              |            20.0 |
| clk_fpga_0   | ps_topp_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            20.0 |
| clk_out1_pll | pl_top_i/infrastructure_top_i/pll_inst/inst/clk_out1_pll   |            10.0 |
| clkfbout_pll | pl_top_i/infrastructure_top_i/pll_inst/inst/clkfbout_pll   |            20.0 |
+--------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------+-----------+
| Name                                    | Power (W) |
+-----------------------------------------+-----------+
| crystand_top                            |     1.696 |
|   pl_top_i                              |     0.153 |
|     c_counter_i                         |    <0.001 |
|       U0                                |    <0.001 |
|         i_synth                         |    <0.001 |
|           i_baseblox.i_baseblox_counter |    <0.001 |
|             the_addsub                  |    <0.001 |
|               no_pipelining.the_addsub  |    <0.001 |
|                 i_lut6.i_lut6_addsub    |    <0.001 |
|                   i_q.i_simple.qreg     |    <0.001 |
|     infrastructure_top_i                |     0.103 |
|       pll_inst                          |     0.103 |
|         inst                            |     0.103 |
|   ps_topp_i                             |     1.525 |
|     processing_system7_0                |     1.525 |
|       inst                              |     1.525 |
+-----------------------------------------+-----------+


