// Mock Verilog netlist file created for testing
