{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713143070415 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713143070415 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 14 22:04:30 2024 " "Processing started: Sun Apr 14 22:04:30 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713143070415 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713143070415 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro " "Command: quartus_map --read_settings_files=on --write_settings_files=off cronometro -c cronometro" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713143070415 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1713143070712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont60.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont60.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont60-a_cont60 " "Found design unit 1: cont60-a_cont60" {  } { { "cont60.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont60.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071179 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont60 " "Found entity 1: cont60" {  } { { "cont60.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont60.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cont100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont100-a_cont100 " "Found design unit 1: cont100-a_cont100" {  } { { "cont100.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont100.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071181 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont100 " "Found entity 1: cont100" {  } { { "cont100.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont100.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro-a_cronometro " "Found design unit 1: cronometro-a_cronometro" {  } { { "cronometro.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071182 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_7seg-decoder_7seg_arch " "Found design unit 1: decoder_7seg-decoder_7seg_arch" {  } { { "decoder7seg.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/decoder7seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071184 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_7seg " "Found entity 1: decoder_7seg" {  } { { "decoder7seg.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/decoder7seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_10ms_gen-clk_10ms_gen_arch " "Found design unit 1: clk_10ms_gen-clk_10ms_gen_arch" {  } { { "divisor.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/divisor.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071186 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_10ms_gen " "Found entity 1: clk_10ms_gen" {  } { { "divisor.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/divisor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contbotao.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contbotao.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cronometro_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cronometro_tb-a_cronometro_tb " "Found design unit 1: cronometro_tb-a_cronometro_tb" {  } { { "cronometro_tb.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071189 ""} { "Info" "ISGN_ENTITY_NAME" "1 cronometro_tb " "Found entity 1: cronometro_tb" {  } { { "cronometro_tb.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_10ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_10ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_10ms-clk_10ms_arch " "Found design unit 1: clk_10ms-clk_10ms_arch" {  } { { "clk_10ms.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/clk_10ms.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071190 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_10ms " "Found entity 1: clk_10ms" {  } { { "clk_10ms.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/clk_10ms.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713143071190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713143071225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_10ms clk_10ms:clockzada " "Elaborating entity \"clk_10ms\" for hierarchy \"clk_10ms:clockzada\"" {  } { { "cronometro.vhd" "clockzada" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713143071227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont60 cont60:contador_segundos " "Elaborating entity \"cont60\" for hierarchy \"cont60:contador_segundos\"" {  } { { "cronometro.vhd" "contador_segundos" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713143071230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "cont16.vhd 2 1 " "Using design file cont16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cont16-a_cont16 " "Found design unit 1: cont16-a_cont16" {  } { { "cont16.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071242 ""} { "Info" "ISGN_ENTITY_NAME" "1 cont16 " "Found entity 1: cont16" {  } { { "cont16.vhd" "" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713143071242 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1713143071242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont16 cont60:contador_segundos\|cont16:cont_dezenas " "Elaborating entity \"cont16\" for hierarchy \"cont60:contador_segundos\|cont16:cont_dezenas\"" {  } { { "cont60.vhd" "cont_dezenas" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cont60.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713143071243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cont100 cont100:contador_milisegundos " "Elaborating entity \"cont100\" for hierarchy \"cont100:contador_milisegundos\"" {  } { { "cronometro.vhd" "contador_milisegundos" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713143071246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_7seg decoder_7seg:dec7seg_unidades_seg " "Elaborating entity \"decoder_7seg\" for hierarchy \"decoder_7seg:dec7seg_unidades_seg\"" {  } { { "cronometro.vhd" "dec7seg_unidades_seg" { Text "D:/UTFPR/8/logica_reconfiguravel/cronometro/cronometro.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1713143071250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713143071860 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713143071860 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713143071894 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713143071894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "117 " "Implemented 117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713143071894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713143071894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4647 " "Peak virtual memory: 4647 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713143071931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 14 22:04:31 2024 " "Processing ended: Sun Apr 14 22:04:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713143071931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713143071931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713143071931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713143071931 ""}
