ENOMEM	,	V_35
nouveau_irq_unregister	,	F_30
nv50_fifo_init	,	F_25
vinst	,	V_20
upper_32_bits	,	F_13
nv50_vm_flush_engine	,	F_28
dev_priv	,	V_7
nouveau_gpuobj	,	V_9
drm_device	,	V_1
dev	,	V_2
id	,	V_40
engctx	,	V_33
nv50_fifo_destroy	,	F_29
init	,	V_57
ib_base	,	V_28
bits	,	V_46
destroy	,	V_56
nv_wr32	,	F_5
fctx	,	V_24
context_switch_lock	,	V_48
PAGE_SIZE	,	V_41
GFP_KERNEL	,	V_34
cur	,	V_10
kfree	,	F_24
flags	,	V_31
NV50_USER	,	F_11
EBUSY	,	V_54
instmem	,	V_18
nv50_fifo_playlist_update	,	F_1
i	,	V_11
engref	,	V_37
nv50_fifo_context_new	,	F_6
p	,	V_12
nv04_fifo_isr	,	V_62
nv_wait_ne	,	F_19
"PFIFO: channel %d unload timeout\n"	,	L_1
chan	,	V_22
tlb_flush	,	V_60
ib_max	,	V_44
instance	,	V_29
atomic_inc	,	F_8
NV_INFO	,	F_20
cinst	,	V_43
lower_32_bits	,	F_12
nv_rd32	,	F_3
pdev	,	V_39
fini	,	V_58
nouveau_irq_register	,	F_34
ib_offset	,	V_25
u32	,	T_2
context_del	,	V_49
me	,	V_51
priv	,	V_4
nouveau_channel	,	V_21
NVOBJ_ENGINE_FIFO	,	V_5
ret	,	V_32
suspend	,	V_53
atomic_dec	,	F_23
nv_engine	,	F_2
nouveau_gpuobj_new	,	F_33
NVOBJ_FLAG_ZERO_ALLOC	,	V_61
nv50_fifo_priv	,	V_3
cur_playlist	,	V_14
ioremap	,	F_9
done	,	V_50
nv50_fifo_kickoff	,	F_17
pci_resource_start	,	F_10
spin_unlock_irqrestore	,	F_16
channels	,	V_16
nv_mask	,	F_18
spin_lock_irqsave	,	F_15
ramin	,	V_30
vm	,	V_36
nouveau_gpuobj_ref	,	F_31
nv50_fifo_fini	,	F_26
nv50_fifo_chan	,	V_23
nv50_fifo_create	,	F_32
iounmap	,	F_22
drm_nouveau_private	,	V_6
playlist	,	V_13
flush	,	V_19
engine	,	V_17
kzalloc	,	F_7
drm_order	,	F_14
pushbuf_base	,	V_26
nv50_fifo_tlb_flush	,	F_27
ramht	,	V_45
eng	,	V_55
gpuobj	,	V_47
ptr	,	V_52
dev_private	,	V_8
u64	,	T_1
nv50_fifo_context_del	,	F_21
context_new	,	V_59
nv_wo32	,	F_4
dma	,	V_27
user	,	V_38
base	,	V_15
pushbuf	,	V_42
