![](../../workflows/gds/badge.svg) ![](../../workflows/docs/badge.svg) ![](../../workflows/test/badge.svg) ![](../../workflows/fpga/badge.svg)

# Basic DDR Throughput and Flip Flop Aperature Test

Use a positive edge detector on the clock and its compliment. Or together those dectors to get 2 positive pulses per period or a 2x clock. Vary clk 2x pos pulse width by varying number of inv per detect.

![Block Diagram](https://github.com/ericsmi/tt08-ddr-throughput-test/blob/main/docs/clk2x.png?raw=true)


Designed to be used with: https://tinytapeout.com

