// Seed: 3772191940
module module_0 (
    input uwire id_0,
    input wire id_1,
    output tri0 id_2,
    output supply1 id_3,
    input wor id_4,
    input wor id_5
);
  initial begin
    wait (1);
  end
  tri0 id_7;
  assign id_7 = 1;
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    input tri id_2,
    input tri0 id_3,
    input tri1 id_4,
    input supply0 id_5,
    input tri0 id_6,
    input wor id_7,
    input tri id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wand id_14,
    output tri1 id_15,
    input uwire id_16
);
  id_18(
      1, (id_5) == 1
  );
  always force id_18 = 1'b0;
  module_0(
      id_4, id_16, id_0, id_14, id_2, id_3
  );
endmodule
