Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> 
Reading design: Placa_Mae.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Placa_Mae.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Placa_Mae"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Placa_Mae
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/Projects/Projeto_AC/ROM_de_Descodificacao.vhd" into library work
Parsing entity <ROM_de_Descodificacao>.
Parsing architecture <Behavioral> of entity <rom_de_descodificacao>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Registo_Flags.vhd" into library work
Parsing entity <Registo_Flags>.
Parsing architecture <Behavioral> of entity <registo_flags>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Periferico_de_Saida.vhd" into library work
Parsing entity <Periferico_de_Saida>.
Parsing architecture <Behavioral> of entity <periferico_de_saida>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Periferico_de_Entrada.vhd" into library work
Parsing entity <Periferico_de_Entrada>.
Parsing architecture <Behavioral> of entity <periferico_de_entrada>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/PC.vhd" into library work
Parsing entity <PC>.
Parsing architecture <Behavioral> of entity <pc>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/NOR_Operando.vhd" into library work
Parsing entity <NOR_Operando>.
Parsing architecture <DataFlow> of entity <nor_operando>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/MUX_R.vhd" into library work
Parsing entity <MUX_R>.
Parsing architecture <Behavioral> of entity <mux_r>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/MUX_PC.vhd" into library work
Parsing entity <MUX_PC>.
Parsing architecture <Behavioral> of entity <mux_pc>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Banco_de_Registos.vhd" into library work
Parsing entity <Banco_de_Registos>.
Parsing architecture <Behavioral> of entity <banco_de_registos>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Processador.vhd" into library work
Parsing entity <Processador>.
Parsing architecture <Struct> of entity <processador>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Memoria_de_Instrucoes.vhd" into library work
Parsing entity <Memoria_de_Instrucoes>.
Parsing architecture <Behavioral> of entity <memoria_de_instrucoes>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Memoria_de_Dados.vhd" into library work
Parsing entity <Memoria_de_Dados>.
Parsing architecture <Behavioral> of entity <memoria_de_dados>.
Parsing VHDL file "/home/ise/Projects/Projeto_AC/Placa_Mae.vhd" into library work
Parsing entity <Placa_Mae>.
Parsing architecture <Struct> of entity <placa_mae>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <Placa_Mae> (architecture <Struct>) from library <work>.

Elaborating entity <Processador> (architecture <Struct>) from library <work>.

Elaborating entity <PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_PC> (architecture <Behavioral>) from library <work>.

Elaborating entity <Registo_Flags> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM_de_Descodificacao> (architecture <Behavioral>) from library <work>.

Elaborating entity <MUX_R> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/ise/Projects/Projeto_AC/MUX_R.vhd" Line 28. Case statement is complete. others clause is never selected

Elaborating entity <Banco_de_Registos> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Periferico_de_Entrada> (architecture <Behavioral>) from library <work>.

Elaborating entity <Periferico_de_Saida> (architecture <Behavioral>) from library <work>.

Elaborating entity <NOR_Operando> (architecture <DataFlow>) from library <work>.

Elaborating entity <Memoria_de_Dados> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "/home/ise/Projects/Projeto_AC/Memoria_de_Dados.vhd" Line 37: mem should be on the sensitivity list of the process

Elaborating entity <Memoria_de_Instrucoes> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Placa_Mae>.
    Related source file is "/home/ise/Projects/Projeto_AC/Placa_Mae.vhd".
    Summary:
	no macro.
Unit <Placa_Mae> synthesized.

Synthesizing Unit <Processador>.
    Related source file is "/home/ise/Projects/Projeto_AC/Processador.vhd".
    Summary:
	no macro.
Unit <Processador> synthesized.

Synthesizing Unit <PC>.
    Related source file is "/home/ise/Projects/Projeto_AC/PC.vhd".
    Found 8-bit register for signal <Endereco>.
    Found 8-bit register for signal <contagem>.
    Found 8-bit adder for signal <contagem[7]_GND_7_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <PC> synthesized.

Synthesizing Unit <MUX_PC>.
    Related source file is "/home/ise/Projects/Projeto_AC/MUX_PC.vhd".
    Summary:
	no macro.
Unit <MUX_PC> synthesized.

Synthesizing Unit <Registo_Flags>.
    Related source file is "/home/ise/Projects/Projeto_AC/Registo_Flags.vhd".
WARNING:Xst:647 - Input <ESCR_R<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <registo>.
    Found 1-bit 5-to-1 multiplexer for signal <S_FLAG> created at line 37.
    Summary:
	inferred   5 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <Registo_Flags> synthesized.

Synthesizing Unit <ROM_de_Descodificacao>.
    Related source file is "/home/ise/Projects/Projeto_AC/ROM_de_Descodificacao.vhd".
    Found 32x16-bit Read Only RAM for signal <_n0045>
    Summary:
	inferred   1 RAM(s).
Unit <ROM_de_Descodificacao> synthesized.

Synthesizing Unit <MUX_R>.
    Related source file is "/home/ise/Projects/Projeto_AC/MUX_R.vhd".
    Found 8-bit 4-to-1 multiplexer for signal <Dados_R> created at line 20.
    Summary:
	inferred   1 Multiplexer(s).
Unit <MUX_R> synthesized.

Synthesizing Unit <Banco_de_Registos>.
    Related source file is "/home/ise/Projects/Projeto_AC/Banco_de_Registos.vhd".
WARNING:Xst:647 - Input <ESCR_R<1:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 8x8-bit dual-port RAM <Mram_registos> for signal <registos>.
    Found 3-bit comparator equal for signal <_n0010> created at line 33
    Summary:
	inferred   1 RAM(s).
	inferred   1 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <Banco_de_Registos> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "/home/ise/Projects/Projeto_AC/ALU.vhd".
    Found 8-bit adder for signal <Operando1[7]_Operando2[7]_add_0_OUT> created at line 25.
    Found 8-bit subtractor for signal <Operando1[7]_Operando2[7]_sub_2_OUT<7:0>> created at line 26.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_19_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_21_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_23_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_25_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_27_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_29_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_31_o> created at line 22.
    Found 1-bit 8-to-1 multiplexer for signal <SEL_ALU[3]_X_15_o_Mux_33_o> created at line 22.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <E_FLAG<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Resultado<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 8-bit comparator greater for signal <Operando2[7]_Operando1[7]_LessThan_12_o> created at line 38
    Found 8-bit comparator greater for signal <n0010> created at line 41
    Found 8-bit comparator equal for signal <Operando1[7]_Operando2[7]_equal_15_o> created at line 44
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  13 Latch(s).
	inferred   3 Comparator(s).
	inferred   8 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Periferico_de_Entrada>.
    Related source file is "/home/ise/Projects/Projeto_AC/Periferico_de_Entrada.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_IN<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <Periferico_de_Entrada> synthesized.

Synthesizing Unit <Periferico_de_Saida>.
    Related source file is "/home/ise/Projects/Projeto_AC/Periferico_de_Saida.vhd".
    Found 8-bit register for signal <POUT>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <Periferico_de_Saida> synthesized.

Synthesizing Unit <NOR_Operando>.
    Related source file is "/home/ise/Projects/Projeto_AC/NOR_Operando.vhd".
    Summary:
	no macro.
Unit <NOR_Operando> synthesized.

Synthesizing Unit <Memoria_de_Dados>.
    Related source file is "/home/ise/Projects/Projeto_AC/Memoria_de_Dados.vhd".
    Found 256x8-bit single-port RAM <Mram_Mem> for signal <Mem>.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Dados_M<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   1 RAM(s).
	inferred   8 Latch(s).
Unit <Memoria_de_Dados> synthesized.

Synthesizing Unit <Memoria_de_Instrucoes>.
    Related source file is "/home/ise/Projects/Projeto_AC/Memoria_de_Instrucoes.vhd".
    Found 32x19-bit Read Only RAM for signal <_n0240>
    Summary:
	inferred   1 RAM(s).
Unit <Memoria_de_Instrucoes> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port RAM                             : 1
 32x16-bit single-port Read Only RAM                   : 1
 32x19-bit single-port Read Only RAM                   : 1
 8x8-bit dual-port RAM                                 : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 4
 5-bit register                                        : 1
 8-bit register                                        : 3
# Latches                                              : 29
 1-bit latch                                           : 29
# Comparators                                          : 4
 3-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 14
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <contagem_0> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_0> 
INFO:Xst:2261 - The FF/Latch <contagem_1> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_1> 
INFO:Xst:2261 - The FF/Latch <contagem_2> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_2> 
INFO:Xst:2261 - The FF/Latch <contagem_3> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_3> 
INFO:Xst:2261 - The FF/Latch <contagem_4> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_4> 
INFO:Xst:2261 - The FF/Latch <contagem_5> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_5> 
INFO:Xst:2261 - The FF/Latch <contagem_6> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_6> 
INFO:Xst:2261 - The FF/Latch <contagem_7> in Unit <PC_P> is equivalent to the following FF/Latch, which will be removed : <Endereco_7> 

Synthesizing (advanced) Unit <Banco_de_Registos>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registos> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <ESCR_R<0>>     | high     |
    |     addrA          | connected to signal <SEL_R<2:0>>    |          |
    |     diA            | connected to signal <Dados_R>       |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     addrB          | connected to signal <SEL_R<5:3>>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Banco_de_Registos> synthesized (advanced).

Synthesizing (advanced) Unit <Memoria_de_Dados>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_Mem> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <WR>            | high     |
    |     addrA          | connected to signal <Constante>     |          |
    |     diA            | connected to signal <Operando1>     |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memoria_de_Dados> synthesized (advanced).

Synthesizing (advanced) Unit <Memoria_de_Instrucoes>.
INFO:Xst:3231 - The small RAM <Mram__n0240> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 19-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <Endereco>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Memoria_de_Instrucoes> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_de_Descodificacao>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0045> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 16-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <opcode>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ROM_de_Descodificacao> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 256x8-bit single-port distributed RAM                 : 1
 32x16-bit single-port distributed Read Only RAM       : 1
 32x19-bit single-port distributed Read Only RAM       : 1
 8x8-bit dual-port distributed RAM                     : 1
# Adders/Subtractors                                   : 3
 8-bit adder                                           : 2
 8-bit subtractor                                      : 1
# Registers                                            : 29
 Flip-Flops                                            : 29
# Comparators                                          : 4
 3-bit comparator equal                                : 1
 8-bit comparator equal                                : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 14
 1-bit 5-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 8
 8-bit 2-to-1 multiplexer                              : 4
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <contagem_0> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_0> 
INFO:Xst:2261 - The FF/Latch <contagem_1> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_1> 
INFO:Xst:2261 - The FF/Latch <contagem_2> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_2> 
INFO:Xst:2261 - The FF/Latch <contagem_3> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_3> 
INFO:Xst:2261 - The FF/Latch <contagem_4> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_4> 
INFO:Xst:2261 - The FF/Latch <contagem_5> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_5> 
INFO:Xst:2261 - The FF/Latch <contagem_6> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_6> 
INFO:Xst:2261 - The FF/Latch <contagem_7> in Unit <PC> is equivalent to the following FF/Latch, which will be removed : <Endereco_7> 

Optimizing unit <Periferico_de_Entrada> ...

Optimizing unit <Periferico_de_Saida> ...

Optimizing unit <Memoria_de_Dados> ...

Optimizing unit <Placa_Mae> ...

Optimizing unit <Processador> ...

Optimizing unit <PC> ...

Optimizing unit <ALU> ...
WARNING:Xst:2677 - Node <Processador_PM/PC_P/contagem_7> of sequential type is unconnected in block <Placa_Mae>.
WARNING:Xst:2677 - Node <Processador_PM/PC_P/contagem_6> of sequential type is unconnected in block <Placa_Mae>.
WARNING:Xst:2677 - Node <Processador_PM/PC_P/contagem_5> of sequential type is unconnected in block <Placa_Mae>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Placa_Mae, actual ratio is 2.
FlipFlop Processador_PM/PC_P/contagem_0 has been replicated 2 time(s)
FlipFlop Processador_PM/PC_P/contagem_1 has been replicated 2 time(s)
FlipFlop Processador_PM/PC_P/contagem_2 has been replicated 1 time(s)
FlipFlop Processador_PM/PC_P/contagem_3 has been replicated 2 time(s)
FlipFlop Processador_PM/PC_P/contagem_4 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 28
 Flip-Flops                                            : 28

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Placa_Mae.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 200
#      GND                         : 1
#      LUT2                        : 2
#      LUT3                        : 21
#      LUT4                        : 4
#      LUT5                        : 70
#      LUT6                        : 62
#      MUXCY                       : 14
#      MUXF7                       : 9
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 57
#      FD                          : 15
#      FDE                         : 13
#      LD                          : 13
#      LD_1                        : 16
# RAMS                             : 16
#      RAM16X1D                    : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 17
#      IBUF                        : 9
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              49  out of  18224     0%  
 Number of Slice LUTs:                  207  out of   9112     2%  
    Number used as Logic:               159  out of   9112     1%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    218
   Number with an unused Flip Flop:     169  out of    218    77%  
   Number with an unused LUT:            11  out of    218     5%  
   Number of fully used LUT-FF pairs:    38  out of    218    17%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          18
 Number of bonded IOBs:                  18  out of    232     7%  
    IOB Flip Flops/Latches:               8

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Clock Signal                                                                 | Clock buffer(FF name)                                     | Load  |
-----------------------------------------------------------------------------+-----------------------------------------------------------+-------+
clk                                                                          | BUFGP                                                     | 44    |
Processador_PM/ESCR_P(Processador_PM/ROM_de_Descodificacao_P/Mram__n004541:O)| NONE(*)(Processador_PM/Periferico_de_Entrada_P/Dados_IN_7)| 8     |
Processador_PM/ALU_P/_n0122<0>(Processador_PM/ALU_P/_n0122<0>1:O)            | NONE(*)(Processador_PM/ALU_P/Resultado_1)                 | 8     |
Processador_PM/ESCR_R<1>(Processador_PM/ESCR_R<1>1:O)                        | NONE(*)(Processador_PM/ALU_P/E_FLAG_4)                    | 5     |
WR(Processador_PM/WR1:O)                                                     | NONE(*)(Memoria_de_Dados_PM/Dados_M_7)                    | 8     |
-----------------------------------------------------------------------------+-----------------------------------------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.347ns (Maximum Frequency: 157.550MHz)
   Minimum input arrival time before clock: 2.606ns
   Maximum output required time after clock: 3.597ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.347ns (frequency: 157.550MHz)
  Total number of paths / destination ports: 8988 / 180
-------------------------------------------------------------------------
Delay:               6.347ns (Levels of Logic = 5)
  Source:            Processador_PM/PC_P/contagem_3_2 (FF)
  Destination:       Processador_PM/PC_P/contagem_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Processador_PM/PC_P/contagem_3_2 to Processador_PM/PC_P/contagem_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               7   0.447   1.002  Processador_PM/PC_P/contagem_3_2 (Processador_PM/PC_P/contagem_3_2)
     LUT5:I2->O           25   0.205   1.192  Memoria_de_Instrucoes_PM/Mram__n024061 (Memoria_de_Instrucoes_PM/Mram__n02406)
     RAM16X1D:A1->SPO      5   0.205   1.059  Processador_PM/Banco_de_Registos_P/Mram_registos3 (Processador_PM/Banco_de_Registos_P/_n0013<2>)
     LUT6:I1->O            1   0.203   0.580  Processador_PM/MUX_PC_P/ESCR_PC4 (Processador_PM/MUX_PC_P/ESCR_PC4)
     LUT6:I5->O            5   0.205   0.943  Processador_PM/MUX_PC_P/ESCR_PC5_SW0 (N6)
     LUT6:I3->O            4   0.205   0.000  Processador_PM/PC_P/GND_7_o_Constante[7]_mux_2_OUT<4>1 (Processador_PM/PC_P/GND_7_o_Constante[7]_mux_2_OUT<4>)
     FD:D                      0.102          Processador_PM/PC_P/contagem_4
    ----------------------------------------
    Total                      6.347ns (1.572ns logic, 4.775ns route)
                                       (24.8% logic, 75.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Processador_PM/ALU_P/_n0122<0>'
  Clock period: 5.405ns (frequency: 185.000MHz)
  Total number of paths / destination ports: 204 / 8
-------------------------------------------------------------------------
Delay:               5.405ns (Levels of Logic = 12)
  Source:            Processador_PM/ALU_P/Resultado_0 (LATCH)
  Destination:       Processador_PM/ALU_P/Resultado_7 (LATCH)
  Source Clock:      Processador_PM/ALU_P/_n0122<0> falling
  Destination Clock: Processador_PM/ALU_P/_n0122<0> falling

  Data Path: Processador_PM/ALU_P/Resultado_0 to Processador_PM/ALU_P/Resultado_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               4   0.498   1.048  Processador_PM/ALU_P/Resultado_0 (Processador_PM/ALU_P/Resultado_0)
     LUT6:I0->O            4   0.203   1.028  Processador_PM/MUX_R_P/Mmux_Dados_R13_SW1 (N11)
     LUT5:I0->O           13   0.203   0.932  Processador_PM/Banco_de_Registos_P/Mmux__n000911 (Operando1<0>)
     MUXCY:DI->O           1   0.145   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<0> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<1> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<2> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<3> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<4> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<5> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<6> (Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_cy<6>)
     XORCY:CI->O           1   0.180   0.684  Processador_PM/ALU_P/Msub_Operando1[7]_Operando2[7]_sub_2_OUT<7:0>_xor<7> (Processador_PM/ALU_P/Operando1[7]_Operando2[7]_sub_2_OUT<7>)
     LUT6:I4->O            1   0.203   0.000  Processador_PM/ALU_P/Mmux_SEL_ALU[3]_X_15_o_Mux_19_o_4 (Processador_PM/ALU_P/Mmux_SEL_ALU[3]_X_15_o_Mux_19_o_4)
     MUXF7:I0->O           1   0.131   0.000  Processador_PM/ALU_P/Mmux_SEL_ALU[3]_X_15_o_Mux_19_o_2_f7 (Processador_PM/ALU_P/SEL_ALU[3]_X_15_o_Mux_19_o)
     LD:D                      0.037          Processador_PM/ALU_P/Resultado_7
    ----------------------------------------
    Total                      5.405ns (1.714ns logic, 3.691ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 15 / 15
-------------------------------------------------------------------------
Offset:              2.606ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       Processador_PM/PC_P/contagem_4 (FF)
  Destination Clock: clk rising

  Data Path: reset to Processador_PM/PC_P/contagem_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.222   1.079  reset_IBUF (reset_IBUF)
     LUT6:I0->O            4   0.203   0.000  Processador_PM/PC_P/GND_7_o_Constante[7]_mux_2_OUT<4>1 (Processador_PM/PC_P/GND_7_o_Constante[7]_mux_2_OUT<4>)
     FD:D                      0.102          Processador_PM/PC_P/contagem_4
    ----------------------------------------
    Total                      2.606ns (1.527ns logic, 1.079ns route)
                                       (58.6% logic, 41.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Processador_PM/ESCR_P'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            PIN<7> (PAD)
  Destination:       Processador_PM/Periferico_de_Entrada_P/Dados_IN_7 (LATCH)
  Destination Clock: Processador_PM/ESCR_P rising

  Data Path: PIN<7> to Processador_PM/Periferico_de_Entrada_P/Dados_IN_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  PIN_7_IBUF (PIN_7_IBUF)
     LD_1:D                    0.037          Processador_PM/Periferico_de_Entrada_P/Dados_IN_7
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            Processador_PM/Periferico_de_Saida_P/POUT_7 (FF)
  Destination:       POUT<7> (PAD)
  Source Clock:      clk rising

  Data Path: Processador_PM/Periferico_de_Saida_P/POUT_7 to POUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  Processador_PM/Periferico_de_Saida_P/POUT_7 (Processador_PM/Periferico_de_Saida_P/POUT_7)
     OBUF:I->O                 2.571          POUT_7_OBUF (POUT<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock Processador_PM/ALU_P/_n0122<0>
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Processador_PM/ALU_P/_n0122<0>|         |         |    5.405|         |
Processador_PM/ESCR_P         |         |         |    6.366|         |
WR                            |         |         |    6.386|         |
clk                           |         |         |    8.512|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock Processador_PM/ESCR_R<1>
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Processador_PM/ALU_P/_n0122<0>|         |         |    7.020|         |
Processador_PM/ESCR_P         |         |         |    7.725|         |
WR                            |         |         |    7.745|         |
clk                           |         |         |    9.871|         |
------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
Processador_PM/ALU_P/_n0122<0>|         |    5.106|         |         |
Processador_PM/ESCR_P         |    4.789|         |         |         |
Processador_PM/ESCR_R<1>      |         |    1.179|         |         |
WR                            |    4.809|         |         |         |
clk                           |    6.347|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 26.89 secs
 
--> 


Total memory usage is 488040 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :   21 (   0 filtered)

