{
  'XILINX' => '/home/diego/eda/closedsource/ISE/14.7/ISE_DS/ISE',
  'clkWrapper' => 'sobel_t_cw',
  'clkWrapperFile' => 'sobel_t_cw.v',
  'createTestbench' => 0,
  'design' => 'sobel_t',
  'designFileList' => [
    'sobel_t.v',
    'sobel_t_cw.v',
  ],
  'device' => 'xc6slx45t-3fgg484',
  'family' => 'spartan6',
  'files' => [
    'fr_cmplr_v5_0_b6abdcad38a718affilt_decode_rom.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_8.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_7.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_6.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_5.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_4.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_3.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_2.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_1.mif',
    'fr_cmplr_v5_0_b6abdcad38a718afCOEFF_auto0_0.mif',
    'fr_cmplr_v5_0_b6abdcad38a718af.ngc',
    'fr_cmplr_v5_0_b6abdcad38a718af.mif',
    'fr_cmplr_v5_0_3273d736a853206cfilt_decode_rom.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_8.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_7.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_6.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_5.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_4.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_3.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_2.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_1.mif',
    'fr_cmplr_v5_0_3273d736a853206cCOEFF_auto0_0.mif',
    'fr_cmplr_v5_0_3273d736a853206c.ngc',
    'fr_cmplr_v5_0_3273d736a853206c.mif',
    'cmlt_11_2_ef11385c78568766.ngc',
    'cmlt_11_2_a8cda2c4d6ade386.ngc',
    'cmlt_11_2_a680687b7f91c37b.ngc',
    'addsb_11_0_ba165a98660a6463.ngc',
    'addsb_11_0_856b46edf5fd2c9b.ngc',
    'addsb_11_0_29dfa978383111a1.ngc',
    'xlpersistentdff.ngc',
    'synopsis',
    'sobel_t.v',
    'xlpersistentdff.ngc',
    'sobel_t_cw.v',
    'sobel_t_cw.ucf',
    'sobel_t_cw.xdc',
    'sobel_t_cw.xcf',
    'sobel_t_cw.sdc',
    'xst_sobel_t.prj',
    'xst_sobel_t.scr',
    'vcom.do',
    'isim_sobel_t.prj',
  ],
  'hdlKind' => 'verilog',
  'isCombinatorial' => 0,
  'synthesisTool' => 'XST',
  'sysgen' => '/home/diego/eda/closedsource/ISE/14.7/ISE_DS/ISE/sysgen',
  'systemClockPeriod' => 15,
  'testbench' => 0,
  'using71Netlister' => 1,
  'vsimtime' => '1734013330200.714844 ns',
}
