Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Sep 11 10:19:01 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Receptor_timing_summary_routed.rpt -pb Receptor_timing_summary_routed.pb -rpx Receptor_timing_summary_routed.rpx -warn_on_violation
| Design       : Receptor
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   10          
TIMING-20  Warning   Non-clocked latch               1           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: u0/unseg_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u1/s_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.695        0.000                      0                   48        0.161        0.000                      0                   48        4.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.695        0.000                      0                   48        0.161        0.000                      0                   48        4.500        0.000                       0                    32  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.695ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.161ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.695ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.348ns  (logic 1.024ns (30.583%)  route 2.324ns (69.417%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=16, routed)          1.020     6.649    u1/state_reg[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.298     6.947 r  u1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.689     7.636    u1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.615     8.375    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     8.499 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     8.499    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.511    14.852    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.079    15.194    u1/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.194    
                         arrival time                          -8.499    
  -------------------------------------------------------------------
                         slack                                  6.695    

Slack (MET) :             6.709ns  (required time - arrival time)
  Source:                 u1/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.373ns  (logic 1.049ns (31.098%)  route 2.324ns (68.902%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDCE (Prop_fdce_C_Q)         0.478     5.628 f  u1/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=16, routed)          1.020     6.649    u1/state_reg[1]
    SLICE_X0Y18          LUT4 (Prop_lut4_I2_O)        0.298     6.947 r  u1/FSM_sequential_state_reg[1]_i_5/O
                         net (fo=1, routed)           0.689     7.636    u1/FSM_sequential_state_reg[1]_i_5_n_0
    SLICE_X1Y18          LUT6 (Prop_lut6_I2_O)        0.124     7.760 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.615     8.375    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.149     8.524 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     8.524    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.511    14.852    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.298    15.150    
                         clock uncertainty           -0.035    15.115    
    SLICE_X2Y17          FDCE (Setup_fdce_C_D)        0.118    15.233    u1/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                          -8.524    
  -------------------------------------------------------------------
                         slack                                  6.709    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.754%)  route 2.030ns (74.246%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.606     7.047    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.171 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     7.882    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.734ns  (logic 0.704ns (25.754%)  route 2.030ns (74.246%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.606     7.047    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.171 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     7.882    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C
                         clock pessimism              0.298    15.148    
                         clock uncertainty           -0.035    15.113    
    SLICE_X3Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.908    u1/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -7.882    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.209ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/n_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.811ns  (logic 0.828ns (29.460%)  route 1.983ns (70.540%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.675     7.116    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     7.240 r  u1/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.595     7.835    u1/n_next
    SLICE_X2Y18          LUT4 (Prop_lut4_I2_O)        0.124     7.959 r  u1/n_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.959    u1/n_reg[1]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[1]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.077    15.168    u1/n_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -7.959    
  -------------------------------------------------------------------
                         slack                                  7.209    

Slack (MET) :             7.224ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/n_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.854ns (30.107%)  route 1.983ns (69.893%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.675     7.116    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     7.240 r  u1/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.595     7.835    u1/n_next
    SLICE_X2Y18          LUT5 (Prop_lut5_I3_O)        0.150     7.985 r  u1/n_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.985    u1/n_reg[2]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[2]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.118    15.209    u1/n_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.209    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  7.224    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.704ns (28.798%)  route 1.741ns (71.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.606     7.047    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.171 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.422     7.593    u1/s_next
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    u1/s_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.291ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.704ns (28.798%)  route 1.741ns (71.202%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 f  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 r  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.606     7.047    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I4_O)        0.124     7.171 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.422     7.593    u1/s_next
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_CE)      -0.205    14.884    u1/s_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.884    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.291    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/n_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.710ns  (logic 0.828ns (30.553%)  route 1.882ns (69.447%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.675     7.116    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT6 (Prop_lut6_I1_O)        0.124     7.240 r  u1/n_reg[2]_i_2/O
                         net (fo=3, routed)           0.495     7.734    u1/n_next
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     7.858 r  u1/n_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.858    u1/n_reg[0]_i_1_n_0
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509    14.850    u1/CLK
    SLICE_X2Y18          FDCE                                         r  u1/n_reg_reg[0]/C
                         clock pessimism              0.276    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X2Y18          FDCE (Setup_fdce_C_D)        0.081    15.172    u1/n_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                          -7.858    
  -------------------------------------------------------------------
                         slack                                  7.314    

Slack (MET) :             7.385ns  (required time - arrival time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.355ns  (logic 0.704ns (29.897%)  route 1.651ns (70.103%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.712     6.317    u1/s_reg_reg_n_0_[0]
    SLICE_X2Y18          LUT3 (Prop_lut3_I1_O)        0.124     6.441 f  u1/code_out_reg_i_2/O
                         net (fo=6, routed)           0.435     6.876    u1/code_out_reg_i_2_n_0
    SLICE_X0Y18          LUT5 (Prop_lut5_I4_O)        0.124     7.000 r  u1/s_q[7]_i_1/O
                         net (fo=15, routed)          0.503     7.503    u2/E[0]
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.513    14.854    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X1Y15          FDCE (Setup_fdce_C_CE)      -0.205    14.888    u2/s_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.888    
                         arrival time                          -7.503    
  -------------------------------------------------------------------
                         slack                                  7.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[0]/Q
                         net (fo=7, routed)           0.109     1.723    u0/cuenta[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  u0/cuenta[5]_i_1/O
                         net (fo=1, routed)           0.000     1.768    u0/cuenta_0[5]
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[5]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    u0/cuenta_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/unseg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.962%)  route 0.109ns (37.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[2]/Q
                         net (fo=7, routed)           0.109     1.723    u0/cuenta[2]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.045     1.768 r  u0/unseg/O
                         net (fo=1, routed)           0.000     1.768    u0/unseg_n_0
    SLICE_X2Y17          FDCE                                         r  u0/unseg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/unseg_reg/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.606    u0/unseg_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 u0/cuenta_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u0/cuenta_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.538%)  route 0.111ns (37.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u0/CLK
    SLICE_X3Y17          FDCE                                         r  u0/cuenta_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u0/cuenta_reg[0]/Q
                         net (fo=7, routed)           0.111     1.725    u0/cuenta[0]
    SLICE_X2Y17          LUT6 (Prop_lut6_I2_O)        0.045     1.770 r  u0/cuenta[4]_i_1/O
                         net (fo=1, routed)           0.000     1.770    u0/cuenta_0[4]
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u0/CLK
    SLICE_X2Y17          FDCE                                         r  u0/cuenta_reg[4]/C
                         clock pessimism             -0.500     1.485    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.120     1.605    u0/cuenta_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u2/s_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[7]/Q
                         net (fo=2, routed)           0.125     1.740    u2/Q[7]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.070     1.544    u2/s_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 u2/s_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[6]/Q
                         net (fo=2, routed)           0.174     1.789    u2/Q[6]
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]/C
                         clock pessimism             -0.500     1.487    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.070     1.557    u2/s_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 u2/s_q_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.752%)  route 0.181ns (56.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[4]/Q
                         net (fo=2, routed)           0.181     1.794    u2/Q[4]
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[3]/C
                         clock pessimism             -0.499     1.485    
    SLICE_X0Y18          FDCE (Hold_fdce_C_D)         0.072     1.557    u2/s_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u2/s_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.655%)  route 0.175ns (55.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[5]/Q
                         net (fo=2, routed)           0.175     1.790    u2/Q[5]
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.066     1.552    u2/s_q_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 u2/s_q_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.842%)  route 0.181ns (56.158%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[5]/Q
                         net (fo=2, routed)           0.181     1.796    u2/Q[5]
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     1.985    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X0Y17          FDCE (Hold_fdce_C_D)         0.070     1.556    u2/s_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.556    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u2/s_q_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u2/s_q_reg[6]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.023%)  route 0.179ns (55.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[7]/Q
                         net (fo=2, routed)           0.179     1.794    u2/Q[7]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C
                         clock pessimism             -0.513     1.474    
    SLICE_X0Y15          FDCE (Hold_fdce_C_D)         0.066     1.540    u2/s_q_reg[6]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 u1/s_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u1/s_reg_reg[0]/Q
                         net (fo=5, routed)           0.179     1.791    u1/s_reg_reg_n_0_[0]
    SLICE_X3Y18          LUT5 (Prop_lut5_I4_O)        0.042     1.833 r  u1/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.833    u1/s_reg[1]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     1.984    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X3Y18          FDCE (Hold_fdce_C_D)         0.107     1.578    u1/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y17    u0/cuenta_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/cuenta_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/cuenta_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u0/unseg_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u1/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    u1/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y17    u0/cuenta_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    u0/cuenta_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/code_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.950ns  (logic 1.450ns (24.371%)  route 4.500ns (75.629%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.500     5.950    u1/LineRD_in_IBUF
    SLICE_X1Y17          LDCE                                         r  u1/code_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/code_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 0.218ns (9.709%)  route 2.030ns (90.291%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           2.030     2.248    u1/LineRD_in_IBUF
    SLICE_X1Y17          LDCE                                         r  u1/code_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/s_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.986ns (62.572%)  route 2.384ns (37.428%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u2/s_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.384     7.988    lopt
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.518 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.518    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 3.957ns (64.017%)  route 2.224ns (35.983%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           2.224     7.832    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.333 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.333    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.097ns  (logic 3.962ns (64.991%)  route 2.134ns (35.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           2.134     7.743    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.249 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.249    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.034ns  (logic 3.970ns (65.803%)  route 2.063ns (34.197%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           2.063     7.672    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.186 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.186    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.900ns  (logic 3.961ns (67.132%)  route 1.939ns (32.868%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.152    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u2/s_q_reg[0]/Q
                         net (fo=1, routed)           1.939     7.547    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    11.052 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.052    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.771ns  (logic 4.100ns (71.044%)  route 1.671ns (28.956%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.419     5.567 r  u2/s_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.671     7.238    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         3.681    10.919 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.919    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 3.957ns (68.585%)  route 1.812ns (31.415%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.627     5.148    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  u2/s_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.812     7.417    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         3.501    10.918 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.918    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.640ns  (logic 3.965ns (70.289%)  route 1.676ns (29.711%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.629     5.150    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     5.606 r  u2/s_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           1.676     7.282    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         3.509    10.791 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.791    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u2/s_q_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.678ns  (logic 1.351ns (80.518%)  route 0.327ns (19.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.472    u2/CLK
    SLICE_X0Y17          FDCE                                         r  u2/s_q_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u2/s_q_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           0.327     1.940    lopt_3
    W18                  OBUF (Prop_obuf_I_O)         1.210     3.150 r  DatoOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.150    DatoOut[4]
    W18                                                               r  DatoOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.391ns (80.497%)  route 0.337ns (19.503%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.128     1.599 r  u2/s_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.337     1.936    lopt_2
    V19                  OBUF (Prop_obuf_I_O)         1.263     3.199 r  DatoOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.199    DatoOut[3]
    V19                                                               r  DatoOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.737ns  (logic 1.343ns (77.342%)  route 0.393ns (22.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u2/s_q_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           0.393     2.006    lopt_1
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.208 r  DatoOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.208    DatoOut[2]
    U19                                                               r  DatoOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.347ns (74.783%)  route 0.454ns (25.217%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[0]/Q
                         net (fo=1, routed)           0.454     2.069    DatoOut_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.275 r  DatoOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.275    DatoOut[0]
    U16                                                               r  DatoOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[5]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.858ns  (logic 1.357ns (73.011%)  route 0.501ns (26.989%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[5]_lopt_replica/Q
                         net (fo=1, routed)           0.501     2.117    lopt_4
    U15                  OBUF (Prop_obuf_I_O)         1.216     3.332 r  DatoOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.332    DatoOut[5]
    U15                                                               r  DatoOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.883ns  (logic 1.348ns (71.618%)  route 0.534ns (28.382%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           0.534     2.149    lopt_5
    U14                  OBUF (Prop_obuf_I_O)         1.207     3.357 r  DatoOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.357    DatoOut[6]
    U14                                                               r  DatoOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.917ns  (logic 1.343ns (70.056%)  route 0.574ns (29.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.474    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u2/s_q_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           0.574     2.189    lopt_6
    V14                  OBUF (Prop_obuf_I_O)         1.202     3.391 r  DatoOut_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.391    DatoOut[7]
    V14                                                               r  DatoOut[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u2/s_q_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DatoOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.985ns  (logic 1.372ns (69.108%)  route 0.613ns (30.892%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.471    u2/CLK
    SLICE_X0Y18          FDCE                                         r  u2/s_q_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  u2/s_q_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           0.613     2.225    lopt
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.456 r  DatoOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.456    DatoOut[1]
    E19                                                               r  DatoOut[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.174ns  (logic 1.723ns (24.020%)  route 5.451ns (75.980%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.836     6.286    u1/LineRD_in_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.410 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.615     7.025    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.149     7.174 r  u1/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.174    u1/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.511     4.852    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.149ns  (logic 1.698ns (23.754%)  route 5.451ns (76.246%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT6=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.836     6.286    u1/LineRD_in_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I5_O)        0.124     6.410 r  u1/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.615     7.025    u1/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X2Y17          LUT4 (Prop_lut4_I2_O)        0.124     7.149 r  u1/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     7.149    u1/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.511     4.852    u1/CLK
    SLICE_X2Y17          FDCE                                         r  u1/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.574ns (22.726%)  route 5.353ns (77.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.642     6.092    u1/LineRD_in_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     6.927    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.927ns  (logic 1.574ns (22.726%)  route 5.353ns (77.274%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.642     6.092    u1/LineRD_in_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.711     6.927    u1/s_next
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.638ns  (logic 1.574ns (23.715%)  route 5.064ns (76.285%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.642     6.092    u1/LineRD_in_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.422     6.638    u1/s_next
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.638ns  (logic 1.574ns (23.715%)  route 5.064ns (76.285%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 f  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.642     6.092    u1/LineRD_in_IBUF
    SLICE_X0Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.216 r  u1/s_reg[3]_i_1/O
                         net (fo=4, routed)           0.422     6.638    u1/s_next
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.574ns (25.971%)  route 4.487ns (74.029%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.487     5.937    u1/LineRD_in_IBUF
    SLICE_X1Y18          LUT6 (Prop_lut6_I0_O)        0.124     6.061 r  u1/s_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     6.061    u1/s_reg[2]_i_1_n_0
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[2]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.005ns  (logic 1.574ns (26.213%)  route 4.431ns (73.787%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.431     5.881    u1/LineRD_in_IBUF
    SLICE_X1Y18          LUT5 (Prop_lut5_I0_O)        0.124     6.005 r  u1/s_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     6.005    u1/s_reg[3]_i_2_n_0
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X1Y18          FDCE                                         r  u1/s_reg_reg[3]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.980ns  (logic 1.574ns (26.324%)  route 4.406ns (73.676%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.406     5.856    u1/LineRD_in_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.124     5.980 r  u1/s_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     5.980    u1/s_reg[0]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[0]/C

Slack:                    inf
  Source:                 LineRD_in
                            (input port)
  Destination:            u1/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.974ns  (logic 1.568ns (26.250%)  route 4.406ns (73.750%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J1                                                0.000     0.000 r  LineRD_in (IN)
                         net (fo=0)                   0.000     0.000    LineRD_in
    J1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 r  LineRD_in_IBUF_inst/O
                         net (fo=7, routed)           4.406     5.856    u1/LineRD_in_IBUF
    SLICE_X3Y18          LUT5 (Prop_lut5_I0_O)        0.118     5.974 r  u1/s_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     5.974    u1/s_reg[1]_i_1_n_0
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.509     4.850    u1/CLK
    SLICE_X3Y18          FDCE                                         r  u1/s_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/code_out_reg/G
                            (positive level-sensitive latch)
  Destination:            u2/s_q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.398ns  (logic 0.220ns (55.311%)  route 0.178ns (44.689%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          LDCE                         0.000     0.000 r  u1/code_out_reg/G
    SLICE_X1Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  u1/code_out_reg/Q
                         net (fo=2, routed)           0.178     0.398    u2/D[0]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C

Slack:                    inf
  Source:                 u1/code_out_reg/G
                            (positive level-sensitive latch)
  Destination:            u2/s_q_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.220ns (54.905%)  route 0.181ns (45.095%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          LDCE                         0.000     0.000 r  u1/code_out_reg/G
    SLICE_X1Y17          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  u1/code_out_reg/Q
                         net (fo=2, routed)           0.181     0.401    u2/D[0]
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.222%)  route 0.484ns (69.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.484     0.693    u2/AR[0]
    SLICE_X1Y15          FDCE                                         f  u2/s_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.222%)  route 0.484ns (69.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.484     0.693    u2/AR[0]
    SLICE_X1Y15          FDCE                                         f  u2/s_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.222%)  route 0.484ns (69.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.484     0.693    u2/AR[0]
    SLICE_X1Y15          FDCE                                         f  u2/s_q_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[5]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.693ns  (logic 0.210ns (30.222%)  route 0.484ns (69.778%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.484     0.693    u2/AR[0]
    SLICE_X1Y15          FDCE                                         f  u2/s_q_reg[5]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X1Y15          FDCE                                         r  u2/s_q_reg[5]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.488     0.698    u2/AR[0]
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[6]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.488     0.698    u2/AR[0]
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[6]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[6]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.488     0.698    u2/AR[0]
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u2/s_q_reg[7]_lopt_replica/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.698ns  (logic 0.210ns (30.034%)  route 0.488ns (69.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=31, routed)          0.488     0.698    u2/AR[0]
    SLICE_X0Y15          FDCE                                         f  u2/s_q_reg[7]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     1.987    u2/CLK
    SLICE_X0Y15          FDCE                                         r  u2/s_q_reg[7]_lopt_replica/C





