Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_my_uart_TX_behav xil_defaultlib.tb_my_uart_TX xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Verilog/UART/UART.srcs/sources_1/new/TX.v" Line 1. Module my_uart_TX(CLK_FREQ=8.0,BAUD_RATE=4,CLK_MAX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Verilog/UART/UART.srcs/sources_1/new/bit_clk_gen.v" Line 2. Module bit_clk_gen(CLK_FREQ=8.0,BAUD_RATE=4,CLK_MAX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Verilog/UART/UART.srcs/sources_1/new/TX.v" Line 1. Module my_uart_TX(CLK_FREQ=8.0,BAUD_RATE=4,CLK_MAX=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Verilog/UART/UART.srcs/sources_1/new/bit_clk_gen.v" Line 2. Module bit_clk_gen(CLK_FREQ=8.0,BAUD_RATE=4,CLK_MAX=2) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_clk_gen(CLK_FREQ=8.0,BAUD_RA...
Compiling module xil_defaultlib.parity_gen
Compiling module xil_defaultlib.my_uart_TX(CLK_FREQ=8.0,BAUD_RAT...
Compiling module xil_defaultlib.tb_my_uart_TX
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_my_uart_TX_behav
