<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p656" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_656{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_656{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_656{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_656{left:69px;bottom:1088px;letter-spacing:-0.2px;word-spacing:-0.42px;}
#t5_656{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#t6_656{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-1.13px;}
#t7_656{left:69px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_656{left:69px;bottom:1020px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#t9_656{left:276px;bottom:1027px;}
#ta_656{left:292px;bottom:1020px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tb_656{left:69px;bottom:1004px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_656{left:69px;bottom:977px;}
#td_656{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#te_656{left:362px;bottom:981px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_656{left:95px;bottom:964px;letter-spacing:-0.16px;word-spacing:-0.38px;}
#tg_656{left:95px;bottom:940px;}
#th_656{left:121px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ti_656{left:121px;bottom:923px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_656{left:95px;bottom:898px;}
#tk_656{left:121px;bottom:898px;letter-spacing:-0.15px;word-spacing:-0.52px;}
#tl_656{left:121px;bottom:881px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tm_656{left:69px;bottom:855px;}
#tn_656{left:95px;bottom:859px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_656{left:462px;bottom:859px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tp_656{left:95px;bottom:842px;letter-spacing:-0.15px;word-spacing:-1.12px;}
#tq_656{left:95px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_656{left:95px;bottom:808px;letter-spacing:-0.25px;word-spacing:-0.19px;}
#ts_656{left:69px;bottom:758px;letter-spacing:-0.09px;}
#tt_656{left:155px;bottom:758px;letter-spacing:-0.09px;word-spacing:-0.02px;}
#tu_656{left:69px;bottom:734px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#tv_656{left:69px;bottom:717px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tw_656{left:69px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tx_656{left:70px;bottom:437px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_656{left:95px;bottom:413px;}
#tz_656{left:121px;bottom:413px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t10_656{left:388px;bottom:413px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t11_656{left:95px;bottom:388px;}
#t12_656{left:121px;bottom:388px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t13_656{left:419px;bottom:388px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_656{left:95px;bottom:364px;}
#t15_656{left:121px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t16_656{left:419px;bottom:364px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_656{left:121px;bottom:347px;letter-spacing:-0.14px;}
#t18_656{left:95px;bottom:322px;}
#t19_656{left:121px;bottom:322px;letter-spacing:-0.16px;word-spacing:-0.99px;}
#t1a_656{left:475px;bottom:322px;letter-spacing:-0.14px;word-spacing:-0.99px;}
#t1b_656{left:121px;bottom:306px;letter-spacing:-0.13px;word-spacing:-0.62px;}
#t1c_656{left:121px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1d_656{left:95px;bottom:264px;}
#t1e_656{left:121px;bottom:264px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1f_656{left:523px;bottom:264px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1g_656{left:121px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.94px;}
#t1h_656{left:121px;bottom:231px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t1i_656{left:95px;bottom:206px;}
#t1j_656{left:121px;bottom:206px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1k_656{left:611px;bottom:206px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1l_656{left:121px;bottom:190px;letter-spacing:-0.14px;word-spacing:-1.12px;}
#t1m_656{left:121px;bottom:173px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1n_656{left:95px;bottom:148px;}
#t1o_656{left:121px;bottom:148px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1p_656{left:541px;bottom:148px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1q_656{left:121px;bottom:131px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1r_656{left:297px;bottom:498px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1s_656{left:389px;bottom:498px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t1t_656{left:243px;bottom:637px;letter-spacing:-0.16px;}
#t1u_656{left:503px;bottom:614px;letter-spacing:0.1px;word-spacing:-0.63px;}
#t1v_656{left:651px;bottom:637px;}
#t1w_656{left:649px;bottom:573px;}
#t1x_656{left:241px;bottom:573px;letter-spacing:-0.16px;}
#t1y_656{left:504px;bottom:552px;letter-spacing:0.1px;word-spacing:-0.73px;}
#t1z_656{left:243px;bottom:655px;letter-spacing:-0.02px;word-spacing:0.12px;}
#t20_656{left:241px;bottom:585px;letter-spacing:0.11px;word-spacing:0.03px;}

.s1_656{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_656{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_656{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_656{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_656{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_656{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s7_656{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_656{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s9_656{font-size:11px;font-family:Arial_3ed;color:#000;}
.sa_656{font-size:12px;font-family:Arial_3ed;color:#000;}
.t.v0_656{transform:scaleX(0.953);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts656" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg656Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg656" style="-webkit-user-select: none;"><object width="935" height="1210" data="656/656.svg" type="image/svg+xml" id="pdf656" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_656" class="t s1_656">18-18 </span><span id="t2_656" class="t s1_656">Vol. 3B </span>
<span id="t3_656" class="t s2_656">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_656" class="t s3_656">The last branch recording mechanism tracks not only branch instructions (e.g., JMP, Jcc, LOOP, and CALL instruc- </span>
<span id="t5_656" class="t s3_656">tions), but also other operations that cause a change in the instruction pointer (e.g., external interrupts, traps, and </span>
<span id="t6_656" class="t s3_656">faults). The branch recording mechanisms generally employs a set of MSRs, referred to as last branch record (LBR) </span>
<span id="t7_656" class="t s3_656">stack. The size and exact locations of the LBR stack are generally model-specific (see Chapter 2, “Model-Specific </span>
<span id="t8_656" class="t s3_656">Registers (MSRs)‚” in the Intel </span>
<span id="t9_656" class="t s4_656">® </span>
<span id="ta_656" class="t s3_656">64 and IA-32 Architectures Software Developer’s Manual, Volume 4, for model- </span>
<span id="tb_656" class="t s3_656">specific MSR addresses). </span>
<span id="tc_656" class="t s5_656">• </span><span id="td_656" class="t s6_656">Last Branch Record (LBR) Stack — </span><span id="te_656" class="t s3_656">The LBR consists of N pairs of MSRs (N is listed in the LBR stack size </span>
<span id="tf_656" class="t s3_656">column of Table 18-4) that store source and destination address of recent branches (see Figure 18-3): </span>
<span id="tg_656" class="t s3_656">— </span><span id="th_656" class="t s3_656">MSR_LASTBRANCH_0_FROM_IP (address is model specific) through the next consecutive (N-1) MSR </span>
<span id="ti_656" class="t s3_656">address store source addresses. </span>
<span id="tj_656" class="t s3_656">— </span><span id="tk_656" class="t s3_656">MSR_LASTBRANCH_0_TO_IP (address is model specific) through the next consecutive (N-1) MSR address </span>
<span id="tl_656" class="t s3_656">store destination addresses. </span>
<span id="tm_656" class="t s5_656">• </span><span id="tn_656" class="t s6_656">Last Branch Record Top-of-Stack (TOS) Pointer </span><span id="to_656" class="t s3_656">— The lowest significant M bits of the TOS Pointer MSR </span>
<span id="tp_656" class="t s3_656">(MSR_LASTBRANCH_TOS, address is model specific) contains an M-bit pointer to the MSR in the LBR stack that </span>
<span id="tq_656" class="t s3_656">contains the most recent branch, interrupt, or exception recorded. The valid range of the M-bit POS pointer is </span>
<span id="tr_656" class="t s3_656">given in Table 18-4. </span>
<span id="ts_656" class="t s7_656">18.4.8.1 </span><span id="tt_656" class="t s7_656">LBR Stack and Intel® 64 Processors </span>
<span id="tu_656" class="t s3_656">LBR MSRs are 64-bits. In 64-bit mode, last branch records store the full address. Outside of 64-bit mode, the upper </span>
<span id="tv_656" class="t s3_656">32-bits of branch addresses will be stored as 0. </span>
<span id="tw_656" class="t s3_656">Software should query an architectural MSR IA32_PERF_CAPABILITIES[5:0] about the format of the address that </span>
<span id="tx_656" class="t s3_656">is stored in the LBR stack. Four formats are defined by the following encoding: </span>
<span id="ty_656" class="t s3_656">— </span><span id="tz_656" class="t s6_656">000000B (32-bit record format) — </span><span id="t10_656" class="t s3_656">Stores 32-bit offset in current CS of respective source/destination, </span>
<span id="t11_656" class="t s3_656">— </span><span id="t12_656" class="t s6_656">000001B (64-bit LIP record format) — </span><span id="t13_656" class="t s3_656">Stores 64-bit linear address of respective source/destination, </span>
<span id="t14_656" class="t s3_656">— </span><span id="t15_656" class="t s6_656">000010B (64-bit EIP record format) — </span><span id="t16_656" class="t s3_656">Stores 64-bit offset (effective address) of respective </span>
<span id="t17_656" class="t s3_656">source/destination. </span>
<span id="t18_656" class="t s3_656">— </span><span id="t19_656" class="t s6_656">000011B (64-bit EIP record format) and Flags </span><span id="t1a_656" class="t s3_656">— Stores 64-bit offset (effective address) of respective </span>
<span id="t1b_656" class="t s3_656">source/destination. Misprediction info is reported in the upper bit of 'FROM' registers in the LBR stack. See </span>
<span id="t1c_656" class="t s3_656">LBR stack details below for flag support and definition. </span>
<span id="t1d_656" class="t s3_656">— </span><span id="t1e_656" class="t s6_656">000100B (64-bit EIP record format), Flags, and TSX </span><span id="t1f_656" class="t s3_656">— Stores 64-bit offset (effective address) of </span>
<span id="t1g_656" class="t s3_656">respective source/destination. Misprediction and TSX info are reported in the upper bits of ‘FROM’ registers </span>
<span id="t1h_656" class="t s3_656">in the LBR stack. </span>
<span id="t1i_656" class="t s3_656">— </span><span id="t1j_656" class="t s6_656">000101B (64-bit EIP record format), Flags, TSX, and LBR_INFO </span><span id="t1k_656" class="t s3_656">— Stores 64-bit offset (effective </span>
<span id="t1l_656" class="t s3_656">address) of respective source/destination. Misprediction, TSX, and elapsed cycles since the last LBR update </span>
<span id="t1m_656" class="t s3_656">are reported in the LBR_INFO MSR stack. </span>
<span id="t1n_656" class="t s3_656">— </span><span id="t1o_656" class="t s6_656">000110B (64-bit LIP record format), Flags, and Cycles </span><span id="t1p_656" class="t s3_656">— Stores 64-bit linear address (CS.Base + </span>
<span id="t1q_656" class="t s3_656">effective address) of respective source/destination. Misprediction info is reported in the upper bits of </span>
<span id="t1r_656" class="t s8_656">Figure 18-4. </span><span id="t1s_656" class="t s8_656">64-bit Address Layout of LBR MSR </span>
<span id="t1t_656" class="t s9_656">63 </span>
<span id="t1u_656" class="t sa_656">Source Address </span>
<span id="t1v_656" class="t s9_656">0 </span>
<span id="t1w_656" class="t s9_656">0 </span><span id="t1x_656" class="t s9_656">63 </span>
<span id="t1y_656" class="t sa_656">Destination Address </span>
<span id="t1z_656" class="t v0_656 sa_656">MSR_LASTBRANCH_0_FROM_IP through MSR_LASTBRANCH_(N-1)_FROM_IP </span>
<span id="t20_656" class="t sa_656">MSR_LASTBRANCH_0_TO_IP through MSR_LASTBRANCH_(N-1)_TO_IP </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
