// Seed: 774598561
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  output wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  wire id_16;
  assign id_15 = id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  tri  id_6;
  module_0(
      id_4, id_1, id_3, id_6, id_1, id_3, id_5, id_5, id_4, id_6, id_6, id_1, id_1, id_1
  );
  uwire id_7 = 1 ? 1'd0 == id_2 : id_2;
  id_8(
      1'b0, id_6, id_6
  );
endmodule
