# sv.study
- **SystemVerilog Study**<br><br>
- **Tool : EDA Playground (https://www.edaplayground.com/)**
<br><br>
- **Materials** : <br>
<br>(1) "SystemVerilog for Verification" by Kumar Khandagle (Udemy Lecture)
<br> https://www.udemy.com/course/complete-systemverilog-for-rtl-verification-part-1/
<br> https://www.udemy.com/course/systemverilog-for-verification-part-2-projects/<br>
<br>(2) "UVM for Verification Part 1 : Fundamentals" by Kumar Khandagle (Udemy Lecture)
<br> https://www.udemy.com/course/uvm-for-verification-part-1-fundamentals/<br>
<br>(3) https://wikidocs.net/170343
