<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>GDB (API): /home/stan/gdb/src/gdb/ia64-hpux-nat.c Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />

<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">GDB (API)
   
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">/home/stan/gdb/src/gdb/ia64-hpux-nat.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="ia64-hpux-nat_8c.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/* Copyright (C) 2010-2013 Free Software Foundation, Inc.</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">   This file is part of GDB.</span>
<a name="l00004"></a>00004 <span class="comment"></span>
<a name="l00005"></a>00005 <span class="comment">   This program is free software; you can redistribute it and/or modify</span>
<a name="l00006"></a>00006 <span class="comment">   it under the terms of the GNU General Public License as published by</span>
<a name="l00007"></a>00007 <span class="comment">   the Free Software Foundation; either version 3 of the License, or</span>
<a name="l00008"></a>00008 <span class="comment">   (at your option) any later version.</span>
<a name="l00009"></a>00009 <span class="comment"></span>
<a name="l00010"></a>00010 <span class="comment">   This program is distributed in the hope that it will be useful,</span>
<a name="l00011"></a>00011 <span class="comment">   but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<a name="l00012"></a>00012 <span class="comment">   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<a name="l00013"></a>00013 <span class="comment">   GNU General Public License for more details.</span>
<a name="l00014"></a>00014 <span class="comment"></span>
<a name="l00015"></a>00015 <span class="comment">   You should have received a copy of the GNU General Public License</span>
<a name="l00016"></a>00016 <span class="comment">   along with this program.  If not, see &lt;http://www.gnu.org/licenses/&gt;.  */</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#include &quot;<a class="code" href="defs_8h.html">defs.h</a>&quot;</span>
<a name="l00019"></a>00019 <span class="preprocessor">#include &quot;<a class="code" href="ia64-tdep_8h.html">ia64-tdep.h</a>&quot;</span>
<a name="l00020"></a>00020 <span class="preprocessor">#include &quot;<a class="code" href="inferior_8h.html">inferior.h</a>&quot;</span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &quot;<a class="code" href="inf-ttrace_8h.html">inf-ttrace.h</a>&quot;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include &quot;<a class="code" href="regcache_8h.html">regcache.h</a>&quot;</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include &quot;<a class="code" href="solib-ia64-hpux_8h.html">solib-ia64-hpux.h</a>&quot;</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="preprocessor">#include &lt;ia64/sys/uregs.h&gt;</span>
<a name="l00026"></a>00026 <span class="preprocessor">#include &lt;sys/ttrace.h&gt;</span>
<a name="l00027"></a>00027 
<a name="l00028"></a>00028 <span class="comment">/* The offsets used with ttrace to read the value of the raw registers.  */</span>
<a name="l00029"></a>00029 
<a name="l00030"></a>00030 <span class="keyword">static</span> <span class="keywordtype">int</span> u_offsets[] =
<a name="l00031"></a>00031 { <span class="comment">/* Static General Registers.  */</span>
<a name="l00032"></a>00032   -1,     __r1,   __r2,   __r3,   __r4,   __r5,   __r6,   __r7,
<a name="l00033"></a>00033   __r8,   __r9,   __r10,  __r11,  __r12,  __r13,  __r14,  __r15,
<a name="l00034"></a>00034   __r16,  __r17,  __r18,  __r19,  __r20,  __r21,  __r22,  __r23,
<a name="l00035"></a>00035   __r24,  __r25,  __r26,  __r27,  __r28,  __r29,  __r30,  __r31,
<a name="l00036"></a>00036   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00037"></a>00037   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00038"></a>00038   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00039"></a>00039   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00040"></a>00040   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00041"></a>00041   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00042"></a>00042   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00043"></a>00043   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00044"></a>00044   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00045"></a>00045   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00046"></a>00046   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00047"></a>00047   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00048"></a>00048 
<a name="l00049"></a>00049   <span class="comment">/* Static Floating-Point Registers.  */</span>
<a name="l00050"></a>00050     -1,     -1,   __f2,   __f3,   __f4,   __f5,   __f6,   __f7,
<a name="l00051"></a>00051   __f8,   __f9,   __f10,  __f11,  __f12,  __f13,  __f14,  __f15,
<a name="l00052"></a>00052   __f16,  __f17,  __f18,  __f19,  __f20,  __f21,  __f22,  __f23,
<a name="l00053"></a>00053   __f24,  __f25,  __f26,  __f27,  __f28,  __f29,  __f30,  __f31,
<a name="l00054"></a>00054   __f32,  __f33,  __f34,  __f35,  __f36,  __f37,  __f38,  __f39,
<a name="l00055"></a>00055   __f40,  __f41,  __f42,  __f43,  __f44,  __f45,  __f46,  __f47,
<a name="l00056"></a>00056   __f48,  __f49,  __f50,  __f51,  __f52,  __f53,  __f54,  __f55,
<a name="l00057"></a>00057   __f56,  __f57,  __f58,  __f59,  __f60,  __f61,  __f62,  __f63,
<a name="l00058"></a>00058   __f64,  __f65,  __f66,  __f67,  __f68,  __f69,  __f70,  __f71,
<a name="l00059"></a>00059   __f72,  __f73,  __f74,  __f75,  __f76,  __f77,  __f78,  __f79,
<a name="l00060"></a>00060   __f80,  __f81,  __f82,  __f83,  __f84,  __f85,  __f86,  __f87,
<a name="l00061"></a>00061   __f88,  __f89,  __f90,  __f91,  __f92,  __f93,  __f94,  __f95,
<a name="l00062"></a>00062   __f96,  __f97,  __f98,  __f99,  __f100, __f101, __f102, __f103,
<a name="l00063"></a>00063   __f104, __f105, __f106, __f107, __f108, __f109, __f110, __f111,
<a name="l00064"></a>00064   __f112, __f113, __f114, __f115, __f116, __f117, __f118, __f119,
<a name="l00065"></a>00065   __f120, __f121, __f122, __f123, __f124, __f125, __f126, __f127,
<a name="l00066"></a>00066 
<a name="l00067"></a>00067   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00068"></a>00068   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00069"></a>00069   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00070"></a>00070   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00071"></a>00071   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00072"></a>00072   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00073"></a>00073   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00074"></a>00074   -1,     -1,     -1,     -1,     -1,     -1,     -1,     -1,
<a name="l00075"></a>00075 
<a name="l00076"></a>00076   <span class="comment">/* Branch Registers.  */</span>
<a name="l00077"></a>00077   __b0,   __b1,   __b2,   __b3,   __b4,   __b5,   __b6,   __b7,
<a name="l00078"></a>00078 
<a name="l00079"></a>00079   <span class="comment">/* Virtual frame pointer and virtual return address pointer.  */</span>
<a name="l00080"></a>00080   -1, -1,
<a name="l00081"></a>00081 
<a name="l00082"></a>00082   <span class="comment">/* Other registers.  */</span>
<a name="l00083"></a>00083   __pr, __ip, __cr_ipsr, __cfm,
<a name="l00084"></a>00084 
<a name="l00085"></a>00085   <span class="comment">/* Kernel registers.  */</span>
<a name="l00086"></a>00086   -1,   -1,   -1,   -1,
<a name="l00087"></a>00087   -1,   -1,   -1,   -1,
<a name="l00088"></a>00088 
<a name="l00089"></a>00089   -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00090"></a>00090 
<a name="l00091"></a>00091   <span class="comment">/* Some application registers.  */</span>
<a name="l00092"></a>00092   __ar_rsc, __ar_bsp, __ar_bspstore, __ar_rnat,
<a name="l00093"></a>00093 
<a name="l00094"></a>00094   -1,
<a name="l00095"></a>00095   -1,  <span class="comment">/* Not available: FCR, IA32 floating control register.  */</span>
<a name="l00096"></a>00096   -1, -1,
<a name="l00097"></a>00097 
<a name="l00098"></a>00098   -1,         <span class="comment">/* Not available: EFLAG.  */</span>
<a name="l00099"></a>00099   -1,         <span class="comment">/* Not available: CSD.  */</span>
<a name="l00100"></a>00100   -1,         <span class="comment">/* Not available: SSD.  */</span>
<a name="l00101"></a>00101   -1,         <span class="comment">/* Not available: CFLG.  */</span>
<a name="l00102"></a>00102   -1,         <span class="comment">/* Not available: FSR.  */</span>
<a name="l00103"></a>00103   -1,         <span class="comment">/* Not available: FIR.  */</span>
<a name="l00104"></a>00104   -1,         <span class="comment">/* Not available: FDR.  */</span>
<a name="l00105"></a>00105   -1,
<a name="l00106"></a>00106   __ar_ccv, -1, -1, -1, __ar_unat, -1, -1, -1,
<a name="l00107"></a>00107   __ar_fpsr, -1, -1, -1,
<a name="l00108"></a>00108   -1,         <span class="comment">/* Not available: ITC.  */</span>
<a name="l00109"></a>00109   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00110"></a>00110   -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00111"></a>00111   __ar_pfs, __ar_lc, __ar_ec,
<a name="l00112"></a>00112   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00113"></a>00113   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00114"></a>00114   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00115"></a>00115   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00116"></a>00116   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00117"></a>00117   -1, -1, -1, -1, -1, -1, -1, -1, -1, -1,
<a name="l00118"></a>00118   -1
<a name="l00119"></a>00119   <span class="comment">/* All following registers, starting with nat0, are handled as</span>
<a name="l00120"></a>00120 <span class="comment">     pseudo registers, and hence are handled separately.  */</span>
<a name="l00121"></a>00121 };
<a name="l00122"></a>00122 
<a name="l00123"></a>00123 <span class="comment">/* Some register have a fixed value and can not be modified.</span>
<a name="l00124"></a>00124 <span class="comment">   Store their value in static constant buffers that can be used</span>
<a name="l00125"></a>00125 <span class="comment">   later to fill the register cache.  */</span>
<a name="l00126"></a>00126 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> r0_value[8] = {0x00, 0x00, 0x00, 0x00,
<a name="l00127"></a>00127                                  0x00, 0x00, 0x00, 0x00};
<a name="l00128"></a>00128 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> f0_value[16] = {0x00, 0x00, 0x00, 0x00,
<a name="l00129"></a>00129                                   0x00, 0x00, 0x00, 0x00,
<a name="l00130"></a>00130                                   0x00, 0x00, 0x00, 0x00,
<a name="l00131"></a>00131                                   0x00, 0x00, 0x00, 0x00};
<a name="l00132"></a>00132 <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">char</span> f1_value[16] = {0x00, 0x00, 0x00, 0x00,
<a name="l00133"></a>00133                                   0x00, 0x00, 0xff, 0xff,
<a name="l00134"></a>00134                                   0x80, 0x00, 0x00, 0x00,
<a name="l00135"></a>00135                                   0x00, 0x00, 0x00, 0x00};
<a name="l00136"></a>00136 
<a name="l00137"></a>00137 <span class="comment">/* The &quot;to_wait&quot; routine from the &quot;inf-ttrace&quot; layer.  */</span>
<a name="l00138"></a>00138 
<a name="l00139"></a>00139 <span class="keyword">static</span> <a class="code" href="ptid_8h.html#aafdcd92f9f083a6e3233884cb3cc0653">ptid_t</a> (*super_to_wait) (<span class="keyword">struct </span><a class="code" href="structtarget__ops.html">target_ops</a> *, <a class="code" href="ptid_8h.html#aafdcd92f9f083a6e3233884cb3cc0653">ptid_t</a>,
<a name="l00140"></a>00140                                 <span class="keyword">struct </span><a class="code" href="structtarget__waitstatus.html">target_waitstatus</a> *, <a class="code" href="command_8h.html#a74f207b5aa4ba51c3a2ad59b219a423b">int</a>);
<a name="l00141"></a>00141 
<a name="l00142"></a>00142 <span class="comment">/* The &quot;to_wait&quot; target_ops routine routine for ia64-hpux.  */</span>
<a name="l00143"></a>00143 
<a name="l00144"></a>00144 <span class="keyword">static</span> ptid_t
<a name="l00145"></a>00145 ia64_hpux_wait (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, ptid_t <a class="code" href="structptid.html">ptid</a>,
<a name="l00146"></a>00146                 <span class="keyword">struct</span> <a class="code" href="structtarget__waitstatus.html">target_waitstatus</a> *ourstatus, <span class="keywordtype">int</span> options)
<a name="l00147"></a>00147 {
<a name="l00148"></a>00148   ptid_t new_ptid;
<a name="l00149"></a>00149 
<a name="l00150"></a>00150   new_ptid = super_to_wait (ops, ptid, ourstatus, options);
<a name="l00151"></a>00151 
<a name="l00152"></a>00152   <span class="comment">/* If this is a DLD event (hard-coded breakpoint instruction</span>
<a name="l00153"></a>00153 <span class="comment">     that was activated by the solib-ia64-hpux module), we need to</span>
<a name="l00154"></a>00154 <span class="comment">     process it, and then resume the execution as if the event did</span>
<a name="l00155"></a>00155 <span class="comment">     not happen.  */</span>
<a name="l00156"></a>00156   <span class="keywordflow">if</span> (ourstatus-&gt;<a class="code" href="structtarget__waitstatus.html#a17ed1783e9146f443fa51ace8da76198">kind</a> == <a class="code" href="waitstatus_8h.html#aa3229b489ec985f04f7e9f652138b7c3a8e1dc525cf3131501a541b4412bcd493">TARGET_WAITKIND_STOPPED</a>
<a name="l00157"></a>00157       &amp;&amp; ourstatus-&gt;<a class="code" href="structtarget__waitstatus.html#af33b8f5721dc36f6b5b829286d38f825">value</a>.<a class="code" href="structtarget__waitstatus.html#a7cc711572c26d1f095a87105f4afd1e1">sig</a> == GDB_SIGNAL_TRAP
<a name="l00158"></a>00158       &amp;&amp; <a class="code" href="solib-ia64-hpux_8c.html#a88ebef00bc73b5922e284c63b7265755">ia64_hpux_at_dld_breakpoint_p</a> (new_ptid))
<a name="l00159"></a>00159     {
<a name="l00160"></a>00160       <a class="code" href="solib-ia64-hpux_8c.html#a961988facde389fb97650e03f65cc9ad">ia64_hpux_handle_dld_breakpoint</a> (new_ptid);
<a name="l00161"></a>00161 
<a name="l00162"></a>00162       <a class="code" href="target_8c.html#a10cefb24ce83949fae9ba2756d0bf476">target_resume</a> (new_ptid, 0, GDB_SIGNAL_0);
<a name="l00163"></a>00163       ourstatus-&gt;<a class="code" href="structtarget__waitstatus.html#a17ed1783e9146f443fa51ace8da76198">kind</a> = <a class="code" href="waitstatus_8h.html#aa3229b489ec985f04f7e9f652138b7c3afef24be0a5593c22b6345d9e2c32e0e3">TARGET_WAITKIND_IGNORE</a>;
<a name="l00164"></a>00164     }
<a name="l00165"></a>00165 
<a name="l00166"></a>00166   <span class="keywordflow">return</span> new_ptid;
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 
<a name="l00169"></a>00169 <span class="comment">/* Fetch the RNAT register and supply it to the REGCACHE.  */</span>
<a name="l00170"></a>00170 
<a name="l00171"></a>00171 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00172"></a>00172 ia64_hpux_fetch_rnat_register (<span class="keyword">struct</span> regcache *regcache)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr;
<a name="l00175"></a>00175   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> buf[8];
<a name="l00176"></a>00176   <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00177"></a>00177 
<a name="l00178"></a>00178   <span class="comment">/* The value of RNAT is stored at bsp|0x1f8, and must be read using</span>
<a name="l00179"></a>00179 <span class="comment">     TT_LWP_RDRSEBS.  */</span>
<a name="l00180"></a>00180 
<a name="l00181"></a>00181   <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (regcache, <a class="code" href="ia64-tdep_8h.html#aba6298d6cd3d7238a740feec06cd9ff5">IA64_BSP_REGNUM</a>, &amp;addr);
<a name="l00182"></a>00182   addr |= 0x1f8;
<a name="l00183"></a>00183 
<a name="l00184"></a>00184   status = ttrace (TT_LWP_RDRSEBS, <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>),
<a name="l00185"></a>00185                    <a class="code" href="ptid_8c.html#af5b67a5f356c507b7809af2fa4e63b44">ptid_get_lwp</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>), addr, <span class="keyword">sizeof</span> (buf),
<a name="l00186"></a>00186                    (uintptr_t) buf);
<a name="l00187"></a>00187   <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00188"></a>00188     <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;failed to read RNAT register at %s&quot;</span>),
<a name="l00189"></a>00189            <a class="code" href="utils_8c.html#ab5c76d72090f01d3848b63dda4e37d1c">paddress</a> (<a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a>(regcache), addr));
<a name="l00190"></a>00190 
<a name="l00191"></a>00191   <a class="code" href="regcache_8c.html#a127ceeb6f30d3bab748c60570ac077a6">regcache_raw_supply</a> (regcache, <a class="code" href="ia64-tdep_8h.html#a0fb0f3937ef346e427e1c31005c904d3">IA64_RNAT_REGNUM</a>, buf);
<a name="l00192"></a>00192 }
<a name="l00193"></a>00193 
<a name="l00194"></a>00194 <span class="comment">/* Read the value of the register saved at OFFSET in the save_state_t</span>
<a name="l00195"></a>00195 <span class="comment">   structure, and store its value in BUF.  LEN is the size of the register</span>
<a name="l00196"></a>00196 <span class="comment">   to be read.  */</span>
<a name="l00197"></a>00197 
<a name="l00198"></a>00198 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00199"></a>00199 ia64_hpux_read_register_from_save_state_t (<span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf, <span class="keywordtype">int</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>)
<a name="l00200"></a>00200 {
<a name="l00201"></a>00201   <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00202"></a>00202 
<a name="l00203"></a>00203  status = ttrace (TT_LWP_RUREGS, <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>),
<a name="l00204"></a>00204                   <a class="code" href="ptid_8c.html#af5b67a5f356c507b7809af2fa4e63b44">ptid_get_lwp</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>), offset, len, (uintptr_t) buf);
<a name="l00205"></a>00205 
<a name="l00206"></a>00206   <span class="keywordflow">return</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 
<a name="l00209"></a>00209 <span class="comment">/* Fetch register REGNUM from the inferior.  */</span>
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00212"></a>00212 ia64_hpux_fetch_register (<span class="keyword">struct</span> regcache *regcache, <span class="keywordtype">int</span> <a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regcache);
<a name="l00215"></a>00215   <span class="keywordtype">int</span> <a class="code" href="common_2agent_8c.html#aed7ea92f45bd273dde380a45ddced592">offset</a>, <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>, <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00216"></a>00216   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf;
<a name="l00217"></a>00217 
<a name="l00218"></a>00218   <span class="keywordflow">if</span> (regnum == <a class="code" href="ia64-tdep_8h.html#ad65f830d22a8436cbc4dae16ec34d44f">IA64_GR0_REGNUM</a>)
<a name="l00219"></a>00219     {
<a name="l00220"></a>00220       <span class="comment">/* r0 is always 0.  */</span>
<a name="l00221"></a>00221       <a class="code" href="regcache_8c.html#a127ceeb6f30d3bab748c60570ac077a6">regcache_raw_supply</a> (regcache, regnum, r0_value);
<a name="l00222"></a>00222       <span class="keywordflow">return</span>;
<a name="l00223"></a>00223     }
<a name="l00224"></a>00224 
<a name="l00225"></a>00225   <span class="keywordflow">if</span> (regnum == <a class="code" href="ia64-tdep_8h.html#af8ed2f5d12971e74e0b530e2915b328b">IA64_FR0_REGNUM</a>)
<a name="l00226"></a>00226     {
<a name="l00227"></a>00227       <span class="comment">/* f0 is always 0.0.  */</span>
<a name="l00228"></a>00228       <a class="code" href="regcache_8c.html#a127ceeb6f30d3bab748c60570ac077a6">regcache_raw_supply</a> (regcache, regnum, f0_value);
<a name="l00229"></a>00229       <span class="keywordflow">return</span>;
<a name="l00230"></a>00230     }
<a name="l00231"></a>00231 
<a name="l00232"></a>00232   <span class="keywordflow">if</span> (regnum == <a class="code" href="ia64-tdep_8h.html#a9ad63fc2942deb25efd49943e7b30a39">IA64_FR1_REGNUM</a>)
<a name="l00233"></a>00233     {
<a name="l00234"></a>00234       <span class="comment">/* f1 is always 1.0.  */</span>
<a name="l00235"></a>00235       <a class="code" href="regcache_8c.html#a127ceeb6f30d3bab748c60570ac077a6">regcache_raw_supply</a> (regcache, regnum, f1_value);
<a name="l00236"></a>00236       <span class="keywordflow">return</span>;
<a name="l00237"></a>00237     }
<a name="l00238"></a>00238 
<a name="l00239"></a>00239   <span class="keywordflow">if</span> (regnum == <a class="code" href="ia64-tdep_8h.html#a0fb0f3937ef346e427e1c31005c904d3">IA64_RNAT_REGNUM</a>)
<a name="l00240"></a>00240     {
<a name="l00241"></a>00241       ia64_hpux_fetch_rnat_register (regcache);
<a name="l00242"></a>00242       <span class="keywordflow">return</span>;
<a name="l00243"></a>00243     }
<a name="l00244"></a>00244 
<a name="l00245"></a>00245   <span class="comment">/* Get the register location. If the register can not be fetched,</span>
<a name="l00246"></a>00246 <span class="comment">     then return now.  */</span>
<a name="l00247"></a>00247   offset = u_offsets[<a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>];
<a name="l00248"></a>00248   <span class="keywordflow">if</span> (offset == -1)
<a name="l00249"></a>00249     <span class="keywordflow">return</span>;
<a name="l00250"></a>00250 
<a name="l00251"></a>00251   len = <a class="code" href="regcache_8c.html#a4c51fa25edb9ce25451b9dc7bd127aac">register_size</a> (gdbarch, regnum);
<a name="l00252"></a>00252   buf = alloca (len * <span class="keyword">sizeof</span> (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>));
<a name="l00253"></a>00253   status = ia64_hpux_read_register_from_save_state_t (offset, buf, len);
<a name="l00254"></a>00254   <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00255"></a>00255     <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Failed to read register value for %s.&quot;</span>),
<a name="l00256"></a>00256              <a class="code" href="gdbarch_8c.html#a86c0cf41eb88c54e943cd80e79af36e5">gdbarch_register_name</a> (gdbarch, regnum));
<a name="l00257"></a>00257 
<a name="l00258"></a>00258   <a class="code" href="regcache_8c.html#a127ceeb6f30d3bab748c60570ac077a6">regcache_raw_supply</a> (regcache, regnum, buf);
<a name="l00259"></a>00259 }
<a name="l00260"></a>00260 
<a name="l00261"></a>00261 <span class="comment">/* The &quot;to_fetch_registers&quot; target_ops routine for ia64-hpux.  */</span>
<a name="l00262"></a>00262 
<a name="l00263"></a>00263 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00264"></a>00264 ia64_hpux_fetch_registers (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops,
<a name="l00265"></a>00265                            <span class="keyword">struct</span> regcache *regcache, <span class="keywordtype">int</span> regnum)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267   <span class="keywordflow">if</span> (regnum == -1)
<a name="l00268"></a>00268     <span class="keywordflow">for</span> (regnum = 0;
<a name="l00269"></a>00269          regnum &lt; <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (<a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regcache));
<a name="l00270"></a>00270          regnum++)
<a name="l00271"></a>00271       ia64_hpux_fetch_register (regcache, regnum);
<a name="l00272"></a>00272   <span class="keywordflow">else</span>
<a name="l00273"></a>00273     ia64_hpux_fetch_register (regcache, regnum);
<a name="l00274"></a>00274 }
<a name="l00275"></a>00275 
<a name="l00276"></a>00276 <span class="comment">/* Save register REGNUM (stored in BUF) in the save_state_t structure.</span>
<a name="l00277"></a>00277 <span class="comment">   LEN is the size of the register in bytes.</span>
<a name="l00278"></a>00278 <span class="comment"></span>
<a name="l00279"></a>00279 <span class="comment">   Return the value from the corresponding ttrace call (a negative value</span>
<a name="l00280"></a>00280 <span class="comment">   means that the operation failed).  */</span>
<a name="l00281"></a>00281 
<a name="l00282"></a>00282 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00283"></a>00283 ia64_hpux_write_register_to_saved_state_t (<span class="keywordtype">int</span> offset, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf, <span class="keywordtype">int</span> len)
<a name="l00284"></a>00284 {
<a name="l00285"></a>00285   <span class="keywordflow">return</span> ttrace (TT_LWP_WUREGS, <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>),
<a name="l00286"></a>00286                  <a class="code" href="ptid_8c.html#af5b67a5f356c507b7809af2fa4e63b44">ptid_get_lwp</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>), offset, len, (uintptr_t) buf);
<a name="l00287"></a>00287 }
<a name="l00288"></a>00288 
<a name="l00289"></a>00289 <span class="comment">/* Store register REGNUM into the inferior.  */</span>
<a name="l00290"></a>00290 
<a name="l00291"></a>00291 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00292"></a>00292 ia64_hpux_store_register (<span class="keyword">const</span> <span class="keyword">struct</span> regcache *regcache, <span class="keywordtype">int</span> regnum)
<a name="l00293"></a>00293 {
<a name="l00294"></a>00294   <span class="keyword">struct </span>gdbarch *gdbarch = <a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regcache);
<a name="l00295"></a>00295   <span class="keywordtype">int</span> offset = u_offsets[<a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>];
<a name="l00296"></a>00296   <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *buf;
<a name="l00297"></a>00297   <span class="keywordtype">int</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>, <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00298"></a>00298 
<a name="l00299"></a>00299   <span class="comment">/* If the register can not be stored, then return now.  */</span>
<a name="l00300"></a>00300   <span class="keywordflow">if</span> (offset == -1)
<a name="l00301"></a>00301     <span class="keywordflow">return</span>;
<a name="l00302"></a>00302 
<a name="l00303"></a>00303   <span class="comment">/* I don&#39;t know how to store that register for now.  So just ignore any</span>
<a name="l00304"></a>00304 <span class="comment">     request to store it, to avoid an internal error.  */</span>
<a name="l00305"></a>00305   <span class="keywordflow">if</span> (regnum == <a class="code" href="ia64-tdep_8h.html#a6b241e849834e7a82b7ef4dbb0cfc1ad">IA64_PSR_REGNUM</a>)
<a name="l00306"></a>00306     <span class="keywordflow">return</span>;
<a name="l00307"></a>00307 
<a name="l00308"></a>00308   len = <a class="code" href="regcache_8c.html#a4c51fa25edb9ce25451b9dc7bd127aac">register_size</a> (gdbarch, regnum);
<a name="l00309"></a>00309   buf = alloca (len * <span class="keyword">sizeof</span> (<a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a>));
<a name="l00310"></a>00310   <a class="code" href="regcache_8c.html#a3d2dc4fc1d7d491061e087b547c7f9a8">regcache_raw_collect</a> (regcache, regnum, buf);
<a name="l00311"></a>00311 
<a name="l00312"></a>00312   status = ia64_hpux_write_register_to_saved_state_t (offset, buf, len);
<a name="l00313"></a>00313 
<a name="l00314"></a>00314   <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00315"></a>00315     <a class="code" href="utils_8c.html#a279e952362d12544d9bebc26660fec4b">error</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;failed to write register value for %s.&quot;</span>),
<a name="l00316"></a>00316            <a class="code" href="gdbarch_8c.html#a86c0cf41eb88c54e943cd80e79af36e5">gdbarch_register_name</a> (gdbarch, regnum));
<a name="l00317"></a>00317 }
<a name="l00318"></a>00318 
<a name="l00319"></a>00319 <span class="comment">/* The &quot;to_store_registers&quot; target_ops routine for ia64-hpux.  */</span>
<a name="l00320"></a>00320 
<a name="l00321"></a>00321 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00322"></a>00322 ia64_hpux_store_registers (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops,
<a name="l00323"></a>00323                            <span class="keyword">struct</span> regcache *regcache, <span class="keywordtype">int</span> regnum)
<a name="l00324"></a>00324 {
<a name="l00325"></a>00325   <span class="keywordflow">if</span> (regnum == -1)
<a name="l00326"></a>00326     <span class="keywordflow">for</span> (regnum = 0;
<a name="l00327"></a>00327          regnum &lt; <a class="code" href="gdbarch_8c.html#a69069435754d0b434c7043a21d247325">gdbarch_num_regs</a> (<a class="code" href="regcache_8c.html#ad4f6d0cdf256b1fa45d59a6d71b50659">get_regcache_arch</a> (regcache));
<a name="l00328"></a>00328          regnum++)
<a name="l00329"></a>00329       ia64_hpux_store_register (regcache, regnum);
<a name="l00330"></a>00330   <span class="keywordflow">else</span>
<a name="l00331"></a>00331     ia64_hpux_store_register (regcache, regnum);
<a name="l00332"></a>00332 }
<a name="l00333"></a>00333 
<a name="l00334"></a>00334 <span class="comment">/* The &quot;xfer_partial&quot; routine from the &quot;inf-ttrace&quot; target layer.</span>
<a name="l00335"></a>00335 <span class="comment">   Ideally, we would like to use this routine for all transfer</span>
<a name="l00336"></a>00336 <span class="comment">   requests, but this platforms has a lot of special cases that</span>
<a name="l00337"></a>00337 <span class="comment">   need to be handled manually.  So we override this routine and</span>
<a name="l00338"></a>00338 <span class="comment">   delegate back if we detect that we are not in a special case.  */</span>
<a name="l00339"></a>00339 
<a name="l00340"></a>00340 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> (*super_xfer_partial) (<span class="keyword">struct </span><a class="code" href="structtarget__ops.html">target_ops</a> *, <span class="keyword">enum</span> <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2">target_object</a>,
<a name="l00341"></a>00341                                       <span class="keyword">const</span> <span class="keywordtype">char</span> *, <a class="code" href="defs_8h.html#a336b399b3b83dbcc61f176c33f26b607">gdb_byte</a> *,
<a name="l00342"></a>00342                                       <span class="keyword">const</span> gdb_byte *, <a class="code" href="defs_8h.html#a4df4af8771b1016a24976757026f4984">ULONGEST</a>, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>);
<a name="l00343"></a>00343 
<a name="l00344"></a>00344 <span class="comment">/* The &quot;xfer_partial&quot; routine for a memory region that is completely</span>
<a name="l00345"></a>00345 <span class="comment">   outside of the backing-store region.  */</span>
<a name="l00346"></a>00346 
<a name="l00347"></a>00347 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00348"></a>00348 ia64_hpux_xfer_memory_no_bs (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">const</span> <span class="keywordtype">char</span> *annex,
<a name="l00349"></a>00349                              gdb_byte *readbuf, <span class="keyword">const</span> gdb_byte *writebuf,
<a name="l00350"></a>00350                              <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00351"></a>00351 {
<a name="l00352"></a>00352   <span class="comment">/* Memory writes need to be aligned on 16byte boundaries, at least</span>
<a name="l00353"></a>00353 <span class="comment">     when writing in the text section.  On the other hand, the size</span>
<a name="l00354"></a>00354 <span class="comment">     of the buffer does not need to be a multiple of 16bytes.</span>
<a name="l00355"></a>00355 <span class="comment"></span>
<a name="l00356"></a>00356 <span class="comment">     No such restriction when performing memory reads.  */</span>
<a name="l00357"></a>00357 
<a name="l00358"></a>00358   <span class="keywordflow">if</span> (writebuf &amp;&amp; addr &amp; 0x0f)
<a name="l00359"></a>00359     {
<a name="l00360"></a>00360       <span class="keyword">const</span> <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> aligned_addr = addr &amp; ~0x0f;
<a name="l00361"></a>00361       <span class="keyword">const</span> <span class="keywordtype">int</span> aligned_len = len + (addr - aligned_addr);
<a name="l00362"></a>00362       gdb_byte *aligned_buf = alloca (aligned_len * <span class="keyword">sizeof</span> (gdb_byte));
<a name="l00363"></a>00363       <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00364"></a>00364 
<a name="l00365"></a>00365       <span class="comment">/* Read the portion of memory between ALIGNED_ADDR and ADDR, so</span>
<a name="l00366"></a>00366 <span class="comment">         that we can write it back during our aligned memory write.  */</span>
<a name="l00367"></a>00367       status = super_xfer_partial (ops, <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2a8d0adeab7f35c7245692a63b5a2a9f3a">TARGET_OBJECT_MEMORY</a>, annex,
<a name="l00368"></a>00368                                    aligned_buf <span class="comment">/* read */</span>,
<a name="l00369"></a>00369                                    NULL <span class="comment">/* write */</span>,
<a name="l00370"></a>00370                                    aligned_addr, addr - aligned_addr);
<a name="l00371"></a>00371       <span class="keywordflow">if</span> (status &lt;= 0)
<a name="l00372"></a>00372         <span class="keywordflow">return</span> 0;
<a name="l00373"></a>00373       <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (aligned_buf + (addr - aligned_addr), writebuf, len);
<a name="l00374"></a>00374 
<a name="l00375"></a>00375       <span class="keywordflow">return</span> super_xfer_partial (ops, <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2a8d0adeab7f35c7245692a63b5a2a9f3a">TARGET_OBJECT_MEMORY</a>, annex,
<a name="l00376"></a>00376                                  NULL <span class="comment">/* read */</span>, aligned_buf <span class="comment">/* write */</span>,
<a name="l00377"></a>00377                                  aligned_addr, aligned_len);
<a name="l00378"></a>00378     }
<a name="l00379"></a>00379   <span class="keywordflow">else</span>
<a name="l00380"></a>00380     <span class="comment">/* Memory read or properly aligned memory write.  */</span>
<a name="l00381"></a>00381     <span class="keywordflow">return</span> super_xfer_partial (ops, <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2a8d0adeab7f35c7245692a63b5a2a9f3a">TARGET_OBJECT_MEMORY</a>, annex, readbuf,
<a name="l00382"></a>00382                                writebuf, addr, len);
<a name="l00383"></a>00383 }
<a name="l00384"></a>00384 
<a name="l00385"></a>00385 <span class="comment">/* Read LEN bytes at ADDR from memory, and store it in BUF.  This memory</span>
<a name="l00386"></a>00386 <span class="comment">   region is assumed to be inside the backing store.</span>
<a name="l00387"></a>00387 <span class="comment"></span>
<a name="l00388"></a>00388 <span class="comment">   Return zero if the operation failed.  */</span>
<a name="l00389"></a>00389 
<a name="l00390"></a>00390 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00391"></a>00391 ia64_hpux_read_memory_bs (gdb_byte *buf, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr, <span class="keywordtype">int</span> len)
<a name="l00392"></a>00392 {
<a name="l00393"></a>00393   gdb_byte tmp_buf[8];
<a name="l00394"></a>00394   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> tmp_addr = addr &amp; ~0x7;
<a name="l00395"></a>00395 
<a name="l00396"></a>00396   <span class="keywordflow">while</span> (tmp_addr &lt; addr + len)
<a name="l00397"></a>00397     {
<a name="l00398"></a>00398       <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00399"></a>00399       <span class="keywordtype">int</span> skip_lo = 0;
<a name="l00400"></a>00400       <span class="keywordtype">int</span> skip_hi = 0;
<a name="l00401"></a>00401 
<a name="l00402"></a>00402       status = ttrace (TT_LWP_RDRSEBS, <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>),
<a name="l00403"></a>00403                        <a class="code" href="ptid_8c.html#af5b67a5f356c507b7809af2fa4e63b44">ptid_get_lwp</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>), tmp_addr,
<a name="l00404"></a>00404                        <span class="keyword">sizeof</span> (tmp_buf), (uintptr_t) tmp_buf);
<a name="l00405"></a>00405       <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00406"></a>00406         <span class="keywordflow">return</span> 0;
<a name="l00407"></a>00407 
<a name="l00408"></a>00408       <span class="keywordflow">if</span> (tmp_addr &lt; addr)
<a name="l00409"></a>00409         skip_lo = addr - tmp_addr;
<a name="l00410"></a>00410 
<a name="l00411"></a>00411       <span class="keywordflow">if</span> (tmp_addr + <span class="keyword">sizeof</span> (tmp_buf) &gt; addr + len)
<a name="l00412"></a>00412         skip_hi = (tmp_addr + <span class="keyword">sizeof</span> (tmp_buf)) - (addr + <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>);
<a name="l00413"></a>00413 
<a name="l00414"></a>00414       <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (buf + (tmp_addr + skip_lo - addr),
<a name="l00415"></a>00415               tmp_buf + skip_lo,
<a name="l00416"></a>00416               <span class="keyword">sizeof</span> (tmp_buf) - skip_lo - skip_hi);
<a name="l00417"></a>00417 
<a name="l00418"></a>00418       tmp_addr += <span class="keyword">sizeof</span> (tmp_buf);
<a name="l00419"></a>00419     }
<a name="l00420"></a>00420 
<a name="l00421"></a>00421   <span class="keywordflow">return</span> 1;
<a name="l00422"></a>00422 }
<a name="l00423"></a>00423 
<a name="l00424"></a>00424 <span class="comment">/* Write LEN bytes from BUF in memory at ADDR.  This memory region is assumed</span>
<a name="l00425"></a>00425 <span class="comment">   to be inside the backing store.</span>
<a name="l00426"></a>00426 <span class="comment"></span>
<a name="l00427"></a>00427 <span class="comment">   Return zero if the operation failed.  */</span>
<a name="l00428"></a>00428 
<a name="l00429"></a>00429 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00430"></a>00430 ia64_hpux_write_memory_bs (<span class="keyword">const</span> gdb_byte *buf, <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr, <span class="keywordtype">int</span> len)
<a name="l00431"></a>00431 {
<a name="l00432"></a>00432   gdb_byte tmp_buf[8];
<a name="l00433"></a>00433   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> tmp_addr = addr &amp; ~0x7;
<a name="l00434"></a>00434 
<a name="l00435"></a>00435   <span class="keywordflow">while</span> (tmp_addr &lt; addr + len)
<a name="l00436"></a>00436     {
<a name="l00437"></a>00437       <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00438"></a>00438       <span class="keywordtype">int</span> lo = 0;
<a name="l00439"></a>00439       <span class="keywordtype">int</span> hi = 7;
<a name="l00440"></a>00440 
<a name="l00441"></a>00441       <span class="keywordflow">if</span> (tmp_addr &lt; addr || tmp_addr + <span class="keyword">sizeof</span> (tmp_buf) &gt; addr + len)
<a name="l00442"></a>00442         <span class="comment">/* Part of the 8byte region pointed by tmp_addr needs to be preserved.</span>
<a name="l00443"></a>00443 <span class="comment">           So read it in before we copy the data that needs to be changed.  */</span>
<a name="l00444"></a>00444         <span class="keywordflow">if</span> (!ia64_hpux_read_memory_bs (tmp_buf, tmp_addr, <span class="keyword">sizeof</span> (tmp_buf)))
<a name="l00445"></a>00445           <span class="keywordflow">return</span> 0;
<a name="l00446"></a>00446 
<a name="l00447"></a>00447       <span class="keywordflow">if</span> (tmp_addr &lt; addr)
<a name="l00448"></a>00448         lo = addr - tmp_addr;
<a name="l00449"></a>00449 
<a name="l00450"></a>00450       <span class="keywordflow">if</span> (tmp_addr + <span class="keyword">sizeof</span> (tmp_buf) &gt; addr + len)
<a name="l00451"></a>00451         hi = addr - tmp_addr + len - 1;
<a name="l00452"></a>00452 
<a name="l00453"></a>00453       <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (tmp_buf + lo, buf + tmp_addr - addr  + lo, hi - lo + 1);
<a name="l00454"></a>00454 
<a name="l00455"></a>00455       status = ttrace (TT_LWP_WRRSEBS, <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>),
<a name="l00456"></a>00456                        <a class="code" href="ptid_8c.html#af5b67a5f356c507b7809af2fa4e63b44">ptid_get_lwp</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>), tmp_addr,
<a name="l00457"></a>00457                        <span class="keyword">sizeof</span> (tmp_buf), (uintptr_t) tmp_buf);
<a name="l00458"></a>00458       <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00459"></a>00459         <span class="keywordflow">return</span> 0;
<a name="l00460"></a>00460 
<a name="l00461"></a>00461       tmp_addr += <span class="keyword">sizeof</span> (tmp_buf);
<a name="l00462"></a>00462     }
<a name="l00463"></a>00463 
<a name="l00464"></a>00464   <span class="keywordflow">return</span> 1;
<a name="l00465"></a>00465 }
<a name="l00466"></a>00466 
<a name="l00467"></a>00467 <span class="comment">/* The &quot;xfer_partial&quot; routine for a memory region that is completely</span>
<a name="l00468"></a>00468 <span class="comment">   inside of the backing-store region.  */</span>
<a name="l00469"></a>00469 
<a name="l00470"></a>00470 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00471"></a>00471 ia64_hpux_xfer_memory_bs (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">const</span> <span class="keywordtype">char</span> *annex,
<a name="l00472"></a>00472                           gdb_byte *readbuf, <span class="keyword">const</span> gdb_byte *writebuf,
<a name="l00473"></a>00473                           <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00474"></a>00474 {
<a name="l00475"></a>00475   <span class="keywordtype">int</span> success;
<a name="l00476"></a>00476 
<a name="l00477"></a>00477   <span class="keywordflow">if</span> (readbuf)
<a name="l00478"></a>00478     success = ia64_hpux_read_memory_bs (readbuf, addr, len);
<a name="l00479"></a>00479   <span class="keywordflow">else</span>
<a name="l00480"></a>00480     success = ia64_hpux_write_memory_bs (writebuf, addr, len);
<a name="l00481"></a>00481 
<a name="l00482"></a>00482   <span class="keywordflow">if</span> (success)
<a name="l00483"></a>00483     <span class="keywordflow">return</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l00484"></a>00484   <span class="keywordflow">else</span>
<a name="l00485"></a>00485     <span class="keywordflow">return</span> 0;
<a name="l00486"></a>00486 }
<a name="l00487"></a>00487 
<a name="l00488"></a>00488 <span class="comment">/* Get a register value as a unsigned value directly from the system,</span>
<a name="l00489"></a>00489 <span class="comment">   instead of going through the regcache.</span>
<a name="l00490"></a>00490 <span class="comment"></span>
<a name="l00491"></a>00491 <span class="comment">   This function is meant to be used when inferior_ptid is not</span>
<a name="l00492"></a>00492 <span class="comment">   a thread/process known to GDB.  */</span>
<a name="l00493"></a>00493 
<a name="l00494"></a>00494 <span class="keyword">static</span> ULONGEST
<a name="l00495"></a>00495 ia64_hpux_get_register_from_save_state_t (<span class="keywordtype">int</span> regnum, <span class="keywordtype">int</span> reg_size)
<a name="l00496"></a>00496 {
<a name="l00497"></a>00497   gdb_byte *buf = alloca (reg_size);
<a name="l00498"></a>00498   <span class="keywordtype">int</span> offset = u_offsets[<a class="code" href="aarch64-tdep_8c.html#a6b3d1ad0bca4067ccaef1366bea0db04">regnum</a>];
<a name="l00499"></a>00499   <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00500"></a>00500 
<a name="l00501"></a>00501   <span class="comment">/* The register is assumed to be available for fetching.  */</span>
<a name="l00502"></a>00502   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (offset != -1);
<a name="l00503"></a>00503 
<a name="l00504"></a>00504   status = ia64_hpux_read_register_from_save_state_t (offset, buf, reg_size);
<a name="l00505"></a>00505   <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00506"></a>00506     {
<a name="l00507"></a>00507       <span class="comment">/* This really should not happen.  If it does, emit a warning</span>
<a name="l00508"></a>00508 <span class="comment">         and pretend the register value is zero.  Not exactly the best</span>
<a name="l00509"></a>00509 <span class="comment">         error recovery mechanism, but better than nothing.  We will</span>
<a name="l00510"></a>00510 <span class="comment">         try to do better if we can demonstrate that this can happen</span>
<a name="l00511"></a>00511 <span class="comment">         under normal circumstances.  */</span>
<a name="l00512"></a>00512       <a class="code" href="utils_8c.html#a5fc201a4181499a6b4057a6caa15b5e2">warning</a> (<a class="code" href="gdb__locale_8h.html#a32a3cf3d9dd914f5aeeca5423c157934">_</a>(<span class="stringliteral">&quot;Failed to read value of register number %d.&quot;</span>), regnum);
<a name="l00513"></a>00513       <span class="keywordflow">return</span> 0;
<a name="l00514"></a>00514     }
<a name="l00515"></a>00515 
<a name="l00516"></a>00516   <span class="keywordflow">return</span> <a class="code" href="defs_8h.html#a99aec65329508b4d449a4f881026f844">extract_unsigned_integer</a> (buf, reg_size, BFD_ENDIAN_BIG);
<a name="l00517"></a>00517 }
<a name="l00518"></a>00518 
<a name="l00519"></a>00519 <span class="comment">/* The &quot;xfer_partial&quot; target_ops routine for ia64-hpux, in the case</span>
<a name="l00520"></a>00520 <span class="comment">   where the requested object is TARGET_OBJECT_MEMORY.  */</span>
<a name="l00521"></a>00521 
<a name="l00522"></a>00522 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00523"></a>00523 ia64_hpux_xfer_memory (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">const</span> <span class="keywordtype">char</span> *annex,
<a name="l00524"></a>00524                        gdb_byte *readbuf, <span class="keyword">const</span> gdb_byte *writebuf,
<a name="l00525"></a>00525                        <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> addr, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00526"></a>00526 {
<a name="l00527"></a>00527   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> bsp, bspstore;
<a name="l00528"></a>00528   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> start_addr, short_len;
<a name="l00529"></a>00529   <span class="keywordtype">int</span> status = 0;
<a name="l00530"></a>00530 
<a name="l00531"></a>00531   <span class="comment">/* The back-store region cannot be read/written by the standard memory</span>
<a name="l00532"></a>00532 <span class="comment">     read/write operations.  So we handle the memory region piecemeal:</span>
<a name="l00533"></a>00533 <span class="comment">       (1) and (2) The regions before and after the backing-store region,</span>
<a name="l00534"></a>00534 <span class="comment">           which can be treated as normal memory;</span>
<a name="l00535"></a>00535 <span class="comment">       (3) The region inside the backing-store, which needs to be</span>
<a name="l00536"></a>00536 <span class="comment">           read/written specially.  */</span>
<a name="l00537"></a>00537 
<a name="l00538"></a>00538   <span class="keywordflow">if</span> (<a class="code" href="inferior_8c.html#ab241a89a2545f6b9841346c96e1df739">in_inferior_list</a> (<a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>)))
<a name="l00539"></a>00539     {
<a name="l00540"></a>00540       <span class="keyword">struct </span>regcache *regcache = <a class="code" href="regcache_8c.html#a09a386286dc22d882378f639630fecef">get_current_regcache</a> ();
<a name="l00541"></a>00541 
<a name="l00542"></a>00542       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (regcache, <a class="code" href="ia64-tdep_8h.html#aba6298d6cd3d7238a740feec06cd9ff5">IA64_BSP_REGNUM</a>, &amp;bsp);
<a name="l00543"></a>00543       <a class="code" href="regcache_8c.html#a465c747dfdb94bb985d56e0374eb4481">regcache_raw_read_unsigned</a> (regcache, <a class="code" href="ia64-tdep_8h.html#a1e30c46fd68e6a1f910aa587a9406276">IA64_BSPSTORE_REGNUM</a>, &amp;bspstore);
<a name="l00544"></a>00544     }
<a name="l00545"></a>00545   <span class="keywordflow">else</span>
<a name="l00546"></a>00546     {
<a name="l00547"></a>00547       <span class="comment">/* This is probably a child of our inferior created by a fork.</span>
<a name="l00548"></a>00548 <span class="comment">         Because this process has not been added to our inferior list</span>
<a name="l00549"></a>00549 <span class="comment">         (we are probably in the process of handling that child</span>
<a name="l00550"></a>00550 <span class="comment">         process), we do not have a regcache to read the registers</span>
<a name="l00551"></a>00551 <span class="comment">         from.  So get those values directly from the kernel.  */</span>
<a name="l00552"></a>00552       bsp = ia64_hpux_get_register_from_save_state_t (<a class="code" href="ia64-tdep_8h.html#aba6298d6cd3d7238a740feec06cd9ff5">IA64_BSP_REGNUM</a>, 8);
<a name="l00553"></a>00553       bspstore =
<a name="l00554"></a>00554         ia64_hpux_get_register_from_save_state_t (<a class="code" href="ia64-tdep_8h.html#a1e30c46fd68e6a1f910aa587a9406276">IA64_BSPSTORE_REGNUM</a>, 8);
<a name="l00555"></a>00555     }
<a name="l00556"></a>00556 
<a name="l00557"></a>00557   <span class="comment">/* 1. Memory region before BSPSTORE.  */</span>
<a name="l00558"></a>00558 
<a name="l00559"></a>00559   <span class="keywordflow">if</span> (addr &lt; bspstore)
<a name="l00560"></a>00560     {
<a name="l00561"></a>00561       short_len = <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l00562"></a>00562       <span class="keywordflow">if</span> (addr + len &gt; bspstore)
<a name="l00563"></a>00563         short_len = bspstore - addr;
<a name="l00564"></a>00564 
<a name="l00565"></a>00565       status = ia64_hpux_xfer_memory_no_bs (ops, annex, readbuf, writebuf,
<a name="l00566"></a>00566                                             addr, short_len);
<a name="l00567"></a>00567       <span class="keywordflow">if</span> (status &lt;= 0)
<a name="l00568"></a>00568         <span class="keywordflow">return</span> 0;
<a name="l00569"></a>00569     }
<a name="l00570"></a>00570 
<a name="l00571"></a>00571   <span class="comment">/* 2. Memory region after BSP.  */</span>
<a name="l00572"></a>00572 
<a name="l00573"></a>00573   <span class="keywordflow">if</span> (addr + len &gt; bsp)
<a name="l00574"></a>00574     {
<a name="l00575"></a>00575       start_addr = addr;
<a name="l00576"></a>00576       <span class="keywordflow">if</span> (start_addr &lt; bsp)
<a name="l00577"></a>00577         start_addr = bsp;
<a name="l00578"></a>00578       short_len = len + addr - start_addr;
<a name="l00579"></a>00579 
<a name="l00580"></a>00580       status = ia64_hpux_xfer_memory_no_bs
<a name="l00581"></a>00581                 (ops, annex,
<a name="l00582"></a>00582                  readbuf ? readbuf + (start_addr - addr) : NULL,
<a name="l00583"></a>00583                  writebuf ? writebuf + (start_addr - addr) : NULL,
<a name="l00584"></a>00584                  start_addr, short_len);
<a name="l00585"></a>00585       <span class="keywordflow">if</span> (status &lt;= 0)
<a name="l00586"></a>00586         <span class="keywordflow">return</span> 0;
<a name="l00587"></a>00587     }
<a name="l00588"></a>00588 
<a name="l00589"></a>00589   <span class="comment">/* 3. Memory region between BSPSTORE and BSP.  */</span>
<a name="l00590"></a>00590 
<a name="l00591"></a>00591   <span class="keywordflow">if</span> (bspstore != bsp
<a name="l00592"></a>00592       &amp;&amp; ((addr &lt; bspstore &amp;&amp; addr + len &gt; bspstore)
<a name="l00593"></a>00593           || (addr + len &lt;= bsp &amp;&amp; addr + len &gt; bsp)))
<a name="l00594"></a>00594     {
<a name="l00595"></a>00595       start_addr = addr;
<a name="l00596"></a>00596       <span class="keywordflow">if</span> (addr &lt; bspstore)
<a name="l00597"></a>00597         start_addr = bspstore;
<a name="l00598"></a>00598       short_len = len + addr - start_addr;
<a name="l00599"></a>00599 
<a name="l00600"></a>00600       <span class="keywordflow">if</span> (start_addr + short_len &gt; bsp)
<a name="l00601"></a>00601         short_len = bsp - start_addr;
<a name="l00602"></a>00602 
<a name="l00603"></a>00603       <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (short_len &gt; 0);
<a name="l00604"></a>00604 
<a name="l00605"></a>00605       status = ia64_hpux_xfer_memory_bs
<a name="l00606"></a>00606                  (ops, annex,
<a name="l00607"></a>00607                   readbuf ? readbuf + (start_addr - addr) : NULL,
<a name="l00608"></a>00608                   writebuf ? writebuf + (start_addr - addr) : NULL,
<a name="l00609"></a>00609                   start_addr, short_len);
<a name="l00610"></a>00610       <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00611"></a>00611         <span class="keywordflow">return</span> 0;
<a name="l00612"></a>00612     }
<a name="l00613"></a>00613 
<a name="l00614"></a>00614   <span class="keywordflow">return</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l00615"></a>00615 }
<a name="l00616"></a>00616 
<a name="l00617"></a>00617 <span class="comment">/* Handle the transfer of TARGET_OBJECT_HPUX_UREGS objects on ia64-hpux.</span>
<a name="l00618"></a>00618 <span class="comment">   ANNEX is currently ignored.</span>
<a name="l00619"></a>00619 <span class="comment"></span>
<a name="l00620"></a>00620 <span class="comment">   The current implementation does not support write transfers (because</span>
<a name="l00621"></a>00621 <span class="comment">   we do not currently do not need these transfers), and will raise</span>
<a name="l00622"></a>00622 <span class="comment">   a failed assertion if WRITEBUF is not NULL.  */</span>
<a name="l00623"></a>00623 
<a name="l00624"></a>00624 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00625"></a>00625 ia64_hpux_xfer_uregs (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">const</span> <span class="keywordtype">char</span> *annex,
<a name="l00626"></a>00626                       gdb_byte *readbuf, <span class="keyword">const</span> gdb_byte *writebuf,
<a name="l00627"></a>00627                       ULONGEST offset, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00628"></a>00628 {
<a name="l00629"></a>00629   <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00630"></a>00630 
<a name="l00631"></a>00631   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (writebuf == NULL);
<a name="l00632"></a>00632 
<a name="l00633"></a>00633   status = ia64_hpux_read_register_from_save_state_t (offset, readbuf, len);
<a name="l00634"></a>00634   <span class="keywordflow">if</span> (status &lt; 0)
<a name="l00635"></a>00635     <span class="keywordflow">return</span> -1;
<a name="l00636"></a>00636   <span class="keywordflow">return</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l00637"></a>00637 }
<a name="l00638"></a>00638 
<a name="l00639"></a>00639 <span class="comment">/* Handle the transfer of TARGET_OBJECT_HPUX_SOLIB_GOT objects on ia64-hpux.</span>
<a name="l00640"></a>00640 <span class="comment"></span>
<a name="l00641"></a>00641 <span class="comment">   The current implementation does not support write transfers (because</span>
<a name="l00642"></a>00642 <span class="comment">   we do not currently do not need these transfers), and will raise</span>
<a name="l00643"></a>00643 <span class="comment">   a failed assertion if WRITEBUF is not NULL.  */</span>
<a name="l00644"></a>00644 
<a name="l00645"></a>00645 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00646"></a>00646 ia64_hpux_xfer_solib_got (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">const</span> <span class="keywordtype">char</span> *annex,
<a name="l00647"></a>00647                           gdb_byte *readbuf, <span class="keyword">const</span> gdb_byte *writebuf,
<a name="l00648"></a>00648                           ULONGEST offset, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00649"></a>00649 {
<a name="l00650"></a>00650   <a class="code" href="defs_8h.html#aba5d0eb4e938c80ae1112a4439aaf71a">CORE_ADDR</a> fun_addr;
<a name="l00651"></a>00651   <span class="comment">/* The linkage pointer.  We use a uint64_t to make sure that the size</span>
<a name="l00652"></a>00652 <span class="comment">     of the object we are returning is always 64 bits long, as explained</span>
<a name="l00653"></a>00653 <span class="comment">     in the description of the TARGET_OBJECT_HPUX_SOLIB_GOT object.</span>
<a name="l00654"></a>00654 <span class="comment">     This is probably paranoia, but we do not use a CORE_ADDR because</span>
<a name="l00655"></a>00655 <span class="comment">     it could conceivably be larger than uint64_t.  */</span>
<a name="l00656"></a>00656   uint64_t got;
<a name="l00657"></a>00657 
<a name="l00658"></a>00658   <a class="code" href="gdb__assert_8h.html#aeb007d3e990858c7ef8e40a7e512c1ff">gdb_assert</a> (writebuf == NULL);
<a name="l00659"></a>00659 
<a name="l00660"></a>00660   <span class="keywordflow">if</span> (offset &gt; <span class="keyword">sizeof</span> (got))
<a name="l00661"></a>00661     <span class="keywordflow">return</span> 0;
<a name="l00662"></a>00662 
<a name="l00663"></a>00663   fun_addr = <a class="code" href="utils_8c.html#ac6e390c43701f0d9de452f4d831030cb">string_to_core_addr</a> (annex);
<a name="l00664"></a>00664   got = <a class="code" href="solib-ia64-hpux_8c.html#a6f09d5329de192463cbbc2da16d4fb65">ia64_hpux_get_solib_linkage_addr</a> (fun_addr);
<a name="l00665"></a>00665 
<a name="l00666"></a>00666   <span class="keywordflow">if</span> (len &gt; <span class="keyword">sizeof</span> (got) - offset)
<a name="l00667"></a>00667     len = <span class="keyword">sizeof</span> (got) - offset;
<a name="l00668"></a>00668   <a class="code" href="gdb__string_8h.html#a39ebe6a4e122707997e78b549a1e8c5e">memcpy</a> (readbuf, &amp;got + offset, len);
<a name="l00669"></a>00669 
<a name="l00670"></a>00670   <span class="keywordflow">return</span> <a class="code" href="exec_8h.html#a00f945351279d3c8935f13d2b9f9b808">len</a>;
<a name="l00671"></a>00671 }
<a name="l00672"></a>00672 
<a name="l00673"></a>00673 <span class="comment">/* The &quot;to_xfer_partial&quot; target_ops routine for ia64-hpux.  */</span>
<a name="l00674"></a>00674 
<a name="l00675"></a>00675 <span class="keyword">static</span> <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a>
<a name="l00676"></a>00676 ia64_hpux_xfer_partial (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops, <span class="keyword">enum</span> target_object <span class="keywordtype">object</span>,
<a name="l00677"></a>00677                         <span class="keyword">const</span> <span class="keywordtype">char</span> *annex, gdb_byte *readbuf,
<a name="l00678"></a>00678                         <span class="keyword">const</span> gdb_byte *writebuf, ULONGEST offset, <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> len)
<a name="l00679"></a>00679 {
<a name="l00680"></a>00680   <a class="code" href="defs_8h.html#ac7647a3f71533007c9e128f3ddda1987">LONGEST</a> val;
<a name="l00681"></a>00681 
<a name="l00682"></a>00682   <span class="keywordflow">if</span> (<span class="keywordtype">object</span> == <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2a8d0adeab7f35c7245692a63b5a2a9f3a">TARGET_OBJECT_MEMORY</a>)
<a name="l00683"></a>00683     val = ia64_hpux_xfer_memory (ops, annex, readbuf, writebuf, offset, len);
<a name="l00684"></a>00684   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">object</span> == <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2aefadf9c3188ed69eff50fe2bdcf7319a">TARGET_OBJECT_HPUX_UREGS</a>)
<a name="l00685"></a>00685     val = ia64_hpux_xfer_uregs (ops, annex, readbuf, writebuf, offset, len);
<a name="l00686"></a>00686   <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">object</span> == <a class="code" href="target_8h.html#aa5a3e4ceb377c9f5822cdc68c6f138e2a8ae06829f2476b1c13731df6b3a4277c">TARGET_OBJECT_HPUX_SOLIB_GOT</a>)
<a name="l00687"></a>00687     val = ia64_hpux_xfer_solib_got (ops, annex, readbuf, writebuf, offset,
<a name="l00688"></a>00688                                     len);
<a name="l00689"></a>00689   <span class="keywordflow">else</span>
<a name="l00690"></a>00690     val = super_xfer_partial (ops, <span class="keywordtype">object</span>, annex, readbuf, writebuf, offset,
<a name="l00691"></a>00691                               len);
<a name="l00692"></a>00692 
<a name="l00693"></a>00693   <span class="keywordflow">return</span> val;
<a name="l00694"></a>00694 }
<a name="l00695"></a>00695 
<a name="l00696"></a>00696 <span class="comment">/* The &quot;to_can_use_hw_breakpoint&quot; target_ops routine for ia64-hpux.  */</span>
<a name="l00697"></a>00697 
<a name="l00698"></a>00698 <span class="keyword">static</span> <span class="keywordtype">int</span>
<a name="l00699"></a>00699 ia64_hpux_can_use_hw_breakpoint (<span class="keywordtype">int</span> <a class="code" href="structtype.html">type</a>, <span class="keywordtype">int</span> cnt, <span class="keywordtype">int</span> othertype)
<a name="l00700"></a>00700 {
<a name="l00701"></a>00701   <span class="comment">/* No hardware watchpoint/breakpoint support yet.  */</span>
<a name="l00702"></a>00702   <span class="keywordflow">return</span> 0;
<a name="l00703"></a>00703 }
<a name="l00704"></a>00704 
<a name="l00705"></a>00705 <span class="comment">/* The &quot;to_mourn_inferior&quot; routine from the &quot;inf-ttrace&quot; target_ops layer.  */</span>
<a name="l00706"></a>00706 
<a name="l00707"></a>00707 <span class="keyword">static</span> void (*super_mourn_inferior) (<span class="keyword">struct </span><a class="code" href="structtarget__ops.html">target_ops</a> *);
<a name="l00708"></a>00708 
<a name="l00709"></a>00709 <span class="comment">/* The &quot;to_mourn_inferior&quot; target_ops routine for ia64-hpux.  */</span>
<a name="l00710"></a>00710 
<a name="l00711"></a>00711 <span class="keyword">static</span> <span class="keywordtype">void</span>
<a name="l00712"></a>00712 ia64_hpux_mourn_inferior (<span class="keyword">struct</span> <a class="code" href="structtarget__ops.html">target_ops</a> *ops)
<a name="l00713"></a>00713 {
<a name="l00714"></a>00714   <span class="keyword">const</span> <span class="keywordtype">int</span> pid = <a class="code" href="ptid_8c.html#a264ba40fc2a0cf3d4fb24a55fe32aede">ptid_get_pid</a> (<a class="code" href="infcmd_8c.html#a428c5be9ce5e70bd03760e828e19c6b7">inferior_ptid</a>);
<a name="l00715"></a>00715   <span class="keywordtype">int</span> <a class="code" href="namespaceexsummary.html#aa4a2eed06e51a1f73ff9053ec9f2591e">status</a>;
<a name="l00716"></a>00716 
<a name="l00717"></a>00717   super_mourn_inferior (ops);
<a name="l00718"></a>00718 
<a name="l00719"></a>00719   <span class="comment">/* On this platform, the process still exists even after we received</span>
<a name="l00720"></a>00720 <span class="comment">     an exit event.  Detaching from the process isn&#39;t sufficient either,</span>
<a name="l00721"></a>00721 <span class="comment">     as it only turns the process into a zombie.  So the only solution</span>
<a name="l00722"></a>00722 <span class="comment">     we found is to kill it.  */</span>
<a name="l00723"></a>00723   ttrace (TT_PROC_EXIT, pid, 0, 0, 0, 0);
<a name="l00724"></a>00724   wait (&amp;status);
<a name="l00725"></a>00725 }
<a name="l00726"></a>00726 
<a name="l00727"></a>00727 <span class="comment">/* Prevent warning from -Wmissing-prototypes.  */</span>
<a name="l00728"></a>00728 <span class="keywordtype">void</span> <a class="code" href="ia64-hpux-nat_8c.html#aed0ab2b99ced1a22866b8b375a4c7ba6">_initialize_ia64_hpux_nat</a> (<span class="keywordtype">void</span>);
<a name="l00729"></a>00729 
<a name="l00730"></a>00730 <span class="keywordtype">void</span>
<a name="l00731"></a><a class="code" href="ia64-hpux-nat_8c.html#aed0ab2b99ced1a22866b8b375a4c7ba6">00731</a> <a class="code" href="ia64-hpux-nat_8c.html#aed0ab2b99ced1a22866b8b375a4c7ba6">_initialize_ia64_hpux_nat</a> (<span class="keywordtype">void</span>)
<a name="l00732"></a>00732 {
<a name="l00733"></a>00733   <span class="keyword">struct </span><a class="code" href="structtarget__ops.html">target_ops</a> *t;
<a name="l00734"></a>00734 
<a name="l00735"></a>00735   t = <a class="code" href="inf-ttrace_8h.html#ac46859e7c12cbf8ee86d8b7ff70272a4">inf_ttrace_target</a> ();
<a name="l00736"></a>00736   super_to_wait = t-&gt;<a class="code" href="structtarget__ops.html#ae8e22dbcc8522f0daac3fc8ed2661ca1">to_wait</a>;
<a name="l00737"></a>00737   super_xfer_partial = t-&gt;<a class="code" href="structtarget__ops.html#a095389eb9862ff7550e8286c54e33ad3">to_xfer_partial</a>;
<a name="l00738"></a>00738   super_mourn_inferior = t-&gt;<a class="code" href="structtarget__ops.html#aa636723dd143fcd0c3c78af97f7358a5">to_mourn_inferior</a>;
<a name="l00739"></a>00739 
<a name="l00740"></a>00740   t-&gt;<a class="code" href="structtarget__ops.html#ae8e22dbcc8522f0daac3fc8ed2661ca1">to_wait</a> = ia64_hpux_wait;
<a name="l00741"></a>00741   t-&gt;<a class="code" href="structtarget__ops.html#a117d2a74c4c794d5b309b106a413ef10">to_fetch_registers</a> = ia64_hpux_fetch_registers;
<a name="l00742"></a>00742   t-&gt;<a class="code" href="structtarget__ops.html#a755da40b533b1467a0583a5c8e91a400">to_store_registers</a> = ia64_hpux_store_registers;
<a name="l00743"></a>00743   t-&gt;<a class="code" href="structtarget__ops.html#a095389eb9862ff7550e8286c54e33ad3">to_xfer_partial</a> = ia64_hpux_xfer_partial;
<a name="l00744"></a>00744   t-&gt;<a class="code" href="structtarget__ops.html#a7a1a220e1eb3c600f820ce09b1763a26">to_can_use_hw_breakpoint</a> = ia64_hpux_can_use_hw_breakpoint;
<a name="l00745"></a>00745   t-&gt;<a class="code" href="structtarget__ops.html#aa636723dd143fcd0c3c78af97f7358a5">to_mourn_inferior</a> = ia64_hpux_mourn_inferior;
<a name="l00746"></a>00746   t-&gt;<a class="code" href="structtarget__ops.html#add2dc3a83e9943b31b9a03367035bb25">to_attach_no_wait</a> = 1;
<a name="l00747"></a>00747 
<a name="l00748"></a>00748   <a class="code" href="target_8c.html#ac7643c290e176b1e1ccfdb03ebacf421">add_target</a> (t);
<a name="l00749"></a>00749 }
</pre></div></div><!-- contents -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>



<hr class="footer"/><address class="footer"><small>
Generated on Fri Oct 11 2013 14:12:18 for GDB (API) by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
