TimeQuest Timing Analyzer report for top
Wed Aug 02 16:08:46 2017
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Fmax Summary
  6. Setup Summary
  7. Hold Summary
  8. Recovery Summary
  9. Removal Summary
 10. Minimum Pulse Width Summary
 11. Setup: 'clk'
 12. Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 13. Setup: 'speed_select:speed_select|buad_clk_rx_reg'
 14. Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 15. Setup: 'speed_select:speed_select|buad_clk_tx_reg'
 16. Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 17. Hold: 'speed_select:speed_select|buad_clk_tx_reg'
 18. Hold: 'clk'
 19. Hold: 'speed_select:speed_select|buad_clk_rx_reg'
 20. Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 21. Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 22. Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 23. Recovery: 'check_pin:check_pin_instance|tx_start'
 24. Recovery: 'clk'
 25. Recovery: 'rs232_rx'
 26. Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 27. Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 28. Recovery: 'speed_select:speed_select|buad_clk_tx_reg'
 29. Recovery: 'speed_select:speed_select|buad_clk_rx_reg'
 30. Removal: 'speed_select:speed_select|buad_clk_rx_reg'
 31. Removal: 'check_pin:check_pin_instance|tx_start'
 32. Removal: 'speed_select:speed_select|buad_clk_tx_reg'
 33. Removal: 'clk'
 34. Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 35. Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 36. Removal: 'rs232_rx'
 37. Minimum Pulse Width: 'clk'
 38. Minimum Pulse Width: 'rs232_rx'
 39. Minimum Pulse Width: 'check_pin:check_pin_instance|tx_start'
 40. Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'
 41. Minimum Pulse Width: 'my_uart_tx:my_uart_tx|tx_complete_reg'
 42. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'
 43. Minimum Pulse Width: 'speed_select:speed_select|buad_clk_tx_reg'
 44. Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Output Enable Times
 52. Minimum Output Enable Times
 53. Output Disable Times
 54. Minimum Output Disable Times
 55. Setup Transfers
 56. Hold Transfers
 57. Recovery Transfers
 58. Removal Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 14.0.0 Build 200 06/17/2014 SJ Web Edition ;
; Revision Name      ; top                                                ;
; Device Family      ; MAX II                                             ;
; Device Name        ; EPM570T100C5                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Slow Model                                         ;
; Rise/Fall Delays   ; Unavailable                                        ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                               ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; Clock Name                                ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                       ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+
; check_pin:check_pin_instance|tx_start     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { check_pin:check_pin_instance|tx_start }     ;
; clk                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_rx:my_uart_rx|rx_enable_reg }       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { my_uart_tx:my_uart_tx|tx_complete_reg }     ;
; rs232_rx                                  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { rs232_rx }                                  ;
; speed_select:speed_select|buad_clk_rx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_rx_reg } ;
; speed_select:speed_select|buad_clk_tx_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { speed_select:speed_select|buad_clk_tx_reg } ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ctrl:spi_ctrl_instance|spi_clk }        ;
+-------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Fmax Summary                                                                    ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 78.55 MHz  ; 78.55 MHz       ; speed_select:speed_select|buad_clk_rx_reg ;      ;
; 102.4 MHz  ; 102.4 MHz       ; speed_select:speed_select|buad_clk_tx_reg ;      ;
; 105.08 MHz ; 105.08 MHz      ; clk                                       ;      ;
; 123.5 MHz  ; 123.5 MHz       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;      ;
; 355.49 MHz ; 355.49 MHz      ; my_uart_tx:my_uart_tx|tx_complete_reg     ;      ;
; 445.04 MHz ; 445.04 MHz      ; my_uart_rx:my_uart_rx|rx_enable_reg       ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Setup Summary                                                      ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -8.517 ; -1081.886     ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -7.097 ; -239.581      ;
; speed_select:speed_select|buad_clk_rx_reg ; -5.865 ; -98.200       ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -4.995 ; -13.632       ;
; speed_select:speed_select|buad_clk_tx_reg ; -4.383 ; -31.127       ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; -1.247 ; -1.247        ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Hold Summary                                                       ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_tx_reg ; -3.494 ; -3.980        ;
; clk                                       ; -2.158 ; -3.957        ;
; speed_select:speed_select|buad_clk_rx_reg ; -0.727 ; -5.816        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 1.686  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 1.692  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 1.693  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Recovery Summary                                                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; check_pin:check_pin_instance|tx_start     ; -4.946 ; -4.946        ;
; clk                                       ; -4.366 ; -450.462      ;
; rs232_rx                                  ; -4.006 ; -4.006        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.364 ; -118.963      ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; -3.131 ; -9.393        ;
; speed_select:speed_select|buad_clk_tx_reg ; -2.624 ; -10.662       ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.867  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Removal Summary                                                    ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; speed_select:speed_select|buad_clk_rx_reg ; -0.921 ; -0.921        ;
; check_pin:check_pin_instance|tx_start     ; 0.374  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 1.906  ; 0.000         ;
; clk                                       ; 3.004  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 3.176  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 3.577  ; 0.000         ;
; rs232_rx                                  ; 4.452  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Minimum Pulse Width Summary                                        ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; clk                                       ; -2.289 ; -2.289        ;
; rs232_rx                                  ; -2.289 ; -2.289        ;
; check_pin:check_pin_instance|tx_start     ; 0.234  ; 0.000         ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0.234  ; 0.000         ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_rx_reg ; 0.234  ; 0.000         ;
; speed_select:speed_select|buad_clk_tx_reg ; 0.234  ; 0.000         ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; 0.234  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'clk'                                                                                                                                                                                    ;
+--------+---------------------------------------------+---------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                   ; To Node                               ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------+---------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -8.517 ; Rx_cmd[12]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.184      ;
; -8.364 ; Rx_cmd[15]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 9.031      ;
; -8.274 ; Rx_cmd[7]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.941      ;
; -8.199 ; Rx_cmd[19]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.866      ;
; -8.196 ; Rx_cmd[15]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.863      ;
; -8.183 ; Rx_cmd[23]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.850      ;
; -8.164 ; Rx_cmd[12]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.831      ;
; -8.112 ; Rx_cmd[15]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.779      ;
; -8.107 ; Rx_cmd[15]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.774      ;
; -8.106 ; Rx_cmd[7]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.773      ;
; -8.091 ; Rx_cmd[5]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.758      ;
; -8.082 ; Rx_cmd[12]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.749      ;
; -8.077 ; Rx_cmd[12]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.744      ;
; -8.031 ; Rx_cmd[19]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.698      ;
; -8.022 ; Rx_cmd[7]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.689      ;
; -8.020 ; Rx_cmd[21]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.687      ;
; -8.017 ; Rx_cmd[7]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.684      ;
; -8.015 ; Rx_cmd[23]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.682      ;
; -7.978 ; Rx_cmd[16]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.645      ;
; -7.947 ; Rx_cmd[19]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.614      ;
; -7.942 ; Rx_cmd[19]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.609      ;
; -7.931 ; Rx_cmd[23]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.598      ;
; -7.926 ; Rx_cmd[23]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.593      ;
; -7.923 ; Rx_cmd[5]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.590      ;
; -7.889 ; Rx_cmd[1]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.556      ;
; -7.861 ; Rx_cmd[18]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.528      ;
; -7.852 ; Rx_cmd[21]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.519      ;
; -7.839 ; Rx_cmd[5]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.506      ;
; -7.834 ; Rx_cmd[5]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.501      ;
; -7.805 ; Rx_cmd[1]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.472      ;
; -7.800 ; Rx_cmd[1]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.467      ;
; -7.768 ; Rx_cmd[17]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.435      ;
; -7.768 ; Rx_cmd[21]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.435      ;
; -7.763 ; Rx_cmd[21]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.430      ;
; -7.724 ; Rx_cmd[0]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.391      ;
; -7.710 ; Rx_cmd[9]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.377      ;
; -7.698 ; Rx_cmd[0]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.365      ;
; -7.686 ; Rx_cmd[18]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.353      ;
; -7.684 ; Rx_cmd[17]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.351      ;
; -7.679 ; Rx_cmd[17]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.346      ;
; -7.658 ; Rx_cmd[13]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.325      ;
; -7.643 ; Rx_cmd[4]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.310      ;
; -7.640 ; Rx_cmd[0]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.307      ;
; -7.635 ; Rx_cmd[0]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.302      ;
; -7.625 ; Rx_cmd[16]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.292      ;
; -7.610 ; Rx_cmd[15]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.277      ;
; -7.602 ; Rx_cmd[18]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.269      ;
; -7.597 ; Rx_cmd[18]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.264      ;
; -7.579 ; Rx_cmd[11]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.246      ;
; -7.565 ; Rx_cmd[10]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.232      ;
; -7.543 ; Rx_cmd[16]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.210      ;
; -7.538 ; Rx_cmd[16]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.205      ;
; -7.535 ; Rx_cmd[9]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.202      ;
; -7.532 ; Rx_cmd[6]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.199      ;
; -7.520 ; Rx_cmd[7]                                   ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.187      ;
; -7.504 ; my_uart_rx:my_uart_rx|rx_data_reg[6]        ; Current.S1                            ; speed_select:speed_select|buad_clk_rx_reg ; clk         ; 0.500        ; -1.437     ; 6.234      ;
; -7.495 ; Rx_cmd[11]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.162      ;
; -7.492 ; Rx_cmd[20]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.159      ;
; -7.490 ; Rx_cmd[13]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.157      ;
; -7.490 ; Rx_cmd[11]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.157      ;
; -7.468 ; Rx_cmd[4]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.135      ;
; -7.455 ; check_pin:check_pin_instance|tx_counter[3]  ; check_pin:check_pin_instance|tx_start ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.122      ;
; -7.451 ; Rx_cmd[9]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.118      ;
; -7.446 ; Rx_cmd[9]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.113      ;
; -7.445 ; Rx_cmd[19]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.112      ;
; -7.438 ; Rx_cmd[17]                                  ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.105      ;
; -7.429 ; Rx_cmd[23]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.096      ;
; -7.406 ; Rx_cmd[13]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.073      ;
; -7.402 ; Rx_cmd[15]                                  ; capture_rst                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.069      ;
; -7.401 ; Rx_cmd[13]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.068      ;
; -7.384 ; Rx_cmd[4]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.051      ;
; -7.379 ; Rx_cmd[4]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.046      ;
; -7.370 ; check_pin:check_pin_instance|tx_counter[12] ; check_pin:check_pin_instance|tx_start ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.037      ;
; -7.364 ; Rx_cmd[6]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.031      ;
; -7.337 ; Rx_cmd[5]                                   ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 8.004      ;
; -7.324 ; Rx_cmd[20]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.991      ;
; -7.317 ; Rx_cmd[10]                                  ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.984      ;
; -7.312 ; Rx_cmd[7]                                   ; capture_rst                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.979      ;
; -7.303 ; Rx_cmd[1]                                   ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.970      ;
; -7.280 ; Rx_cmd[6]                                   ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.947      ;
; -7.275 ; Rx_cmd[6]                                   ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.942      ;
; -7.266 ; Rx_cmd[21]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.933      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[9]   ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[8]   ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[12]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[10]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[11]  ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[6]   ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.264 ; speed_select:speed_select|cnt_rx[3]         ; speed_select:speed_select|cnt_rx[7]   ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.931      ;
; -7.261 ; check_pin:check_pin_instance|tx_counter[0]  ; check_pin:check_pin_instance|tx_start ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.928      ;
; -7.240 ; Rx_cmd[20]                                  ; linkPUL                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.907      ;
; -7.237 ; Rx_cmd[19]                                  ; capture_rst                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.904      ;
; -7.235 ; Rx_cmd[20]                                  ; linkSIO                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.902      ;
; -7.233 ; Rx_cmd[2]                                   ; spi_rst                               ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.900      ;
; -7.221 ; Rx_cmd[23]                                  ; capture_rst                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.888      ;
; -7.218 ; Rx_cmd[10]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.885      ;
; -7.212 ; Rx_cmd[10]                                  ; capture_rst                           ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.879      ;
; -7.211 ; Rx_cmd[1]                                   ; tx_start_f_7bit                       ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.878      ;
; -7.191 ; check_pin:check_pin_instance|tx_counter[10] ; check_pin:check_pin_instance|tx_start ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.858      ;
; -7.182 ; Rx_cmd[17]                                  ; led~reg0                              ; clk                                       ; clk         ; 1.000        ; 0.000      ; 7.849      ;
+--------+---------------------------------------------+---------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -7.097 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.764      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.942 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.609      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.835 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.502      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.822 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.489      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.773 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.440      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.708 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 8.332      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.667 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.334      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 7.059      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.323 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.990      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.321 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.988      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.304 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.971      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.292 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.000      ; 6.959      ;
; -6.239 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 7.863      ;
; -6.239 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 7.863      ;
; -6.239 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 7.863      ;
; -6.239 ; spi_rst                                                                 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk                                ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 7.863      ;
+--------+-------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -5.865 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 6.032      ;
; -5.633 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.800      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.516 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.683      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.295 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.462      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.284 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.451      ;
; -5.222 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.389      ;
; -5.193 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.360      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.130 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.297      ;
; -5.098 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.265      ;
; -5.089 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.256      ;
; -5.067 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.234      ;
; -5.025 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.192      ;
; -4.982 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.149      ;
; -4.965 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.132      ;
; -4.896 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 5.063      ;
; -4.801 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.968      ;
; -4.793 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.960      ;
; -4.792 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.959      ;
; -4.789 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 5.456      ;
; -4.750 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.917      ;
; -4.606 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.773      ;
; -4.606 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.773      ;
; -4.560 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.727      ;
; -4.475 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.642      ;
; -4.472 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.639      ;
; -4.451 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.618      ;
; -4.359 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.526      ;
; -4.266 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.433      ;
; -4.266 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.433      ;
; -4.226 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.393      ;
; -4.211 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.378      ;
; -4.211 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.378      ;
; -4.211 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.378      ;
; -4.211 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.378      ;
; -4.118 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.285      ;
; -4.118 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 4.285      ;
; -3.375 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.042      ;
; -3.340 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 4.007      ;
; -3.256 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.423      ;
; -3.252 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.919      ;
; -3.157 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.824      ;
; -3.092 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 3.259      ;
; -2.779 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.446      ;
; -2.750 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.917      ;
; -2.552 ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.219      ;
; -2.480 ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.147      ;
; -2.425 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.092      ;
; -2.372 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.039      ;
; -2.369 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.036      ;
; -2.368 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 3.035      ;
; -2.320 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.987      ;
; -2.302 ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.969      ;
; -2.260 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.927      ;
; -2.258 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.925      ;
; -2.248 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.915      ;
; -2.200 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.367      ;
; -2.198 ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.865      ;
; -2.085 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.752      ;
; -2.079 ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.746      ;
; -2.053 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.720      ;
; -1.982 ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 0.000      ; 2.149      ;
; -1.880 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.547      ;
; -1.866 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.533      ;
; -1.866 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.533      ;
; -1.864 ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.531      ;
; -1.819 ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.486      ;
; -1.690 ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.357      ;
; -1.689 ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.356      ;
; -1.661 ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.328      ;
; -1.546 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.213      ;
; -1.544 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.211      ;
; -1.542 ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 0.000      ; 2.209      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                                                        ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.995 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_end      ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -1.607     ; 3.555      ;
; -4.319 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -1.607     ; 2.879      ;
; -4.318 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -1.607     ; 2.878      ;
; -3.863 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[0] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 3.380      ;
; -3.862 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[1] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 3.379      ;
; -3.678 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_end      ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 3.195      ;
; -1.813 ; check_pin:check_pin_instance|tx_end                                      ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.480      ;
; -1.728 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.395      ;
; -1.547 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.214      ;
; -1.531 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.198      ;
; -1.527 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 2.194      ;
; -1.247 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 1.914      ;
; -1.246 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 1.000        ; 0.000      ; 1.913      ;
+--------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                             ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -4.383 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.550      ;
; -4.383 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.550      ;
; -4.383 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.550      ;
; -4.216 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.383      ;
; -4.216 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.383      ;
; -4.216 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.383      ;
; -4.189 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.356      ;
; -4.177 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.344      ;
; -4.046 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.213      ;
; -4.046 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.213      ;
; -4.046 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.213      ;
; -3.844 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 4.011      ;
; -3.664 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.831      ;
; -3.664 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.831      ;
; -3.664 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.831      ;
; -3.486 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.653      ;
; -3.189 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.356      ;
; -3.098 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 3.265      ;
; -3.056 ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 3.723      ;
; -2.607 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 2.774      ;
; -2.380 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 2.547      ;
; -2.305 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 2.472      ;
; -2.160 ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.827      ;
; -2.009 ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.676      ;
; -1.838 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.505      ;
; -1.834 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.501      ;
; -1.834 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.501      ;
; -1.832 ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.499      ;
; -1.826 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 0.000      ; 1.993      ;
; -1.769 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.436      ;
; -1.766 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.433      ;
; -1.764 ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.431      ;
; -1.546 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.213      ;
; -1.539 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.206      ;
; -1.537 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.204      ;
; -1.532 ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.199      ;
; -1.344 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.011      ;
; -1.342 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.009      ;
; -1.340 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 2.007      ;
; -1.319 ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 0.000      ; 1.986      ;
; 0.606  ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.051      ; 1.612      ;
; 0.609  ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.051      ; 1.609      ;
; 0.609  ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.051      ; 1.609      ;
; 3.440  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 5.732      ; 2.835      ;
; 3.940  ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 5.732      ; 2.835      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; -1.247 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 1.000        ; 0.000      ; 1.914      ;
+--------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                                              ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                    ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -3.494 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 5.732      ; 2.835      ;
; -2.994 ; my_uart_tx:my_uart_tx|tx_complete_reg        ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 5.732      ; 2.835      ;
; -0.163 ; check_pin:check_pin_instance|tx_data[0]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.051      ; 1.609      ;
; -0.163 ; check_pin:check_pin_instance|tx_data[4]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.051      ; 1.609      ;
; -0.160 ; check_pin:check_pin_instance|tx_data[1]~reg0 ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.051      ; 1.612      ;
; 1.765  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 1.986      ;
; 1.786  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.007      ;
; 1.788  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.009      ;
; 1.790  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.011      ;
; 1.978  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.199      ;
; 1.983  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.204      ;
; 1.985  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.206      ;
; 1.992  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.213      ;
; 2.210  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.431      ;
; 2.212  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.433      ;
; 2.215  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.436      ;
; 2.272  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 1.993      ;
; 2.278  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[3]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.499      ;
; 2.280  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[0]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.501      ;
; 2.280  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[2]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.501      ;
; 2.284  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_count[1]     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.505      ;
; 2.455  ; my_uart_tx:my_uart_tx|tx_data_reg[4]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.676      ;
; 2.606  ; my_uart_tx:my_uart_tx|tx_data_reg[0]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 2.827      ;
; 2.751  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 2.472      ;
; 2.826  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 2.547      ;
; 3.053  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 2.774      ;
; 3.469  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.190      ;
; 3.502  ; my_uart_tx:my_uart_tx|tx_data_reg[1]         ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 0.000      ; 3.723      ;
; 3.544  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.265      ;
; 3.635  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.356      ;
; 3.807  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|uart_tx_reg     ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.528      ;
; 3.932  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.653      ;
; 4.110  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.831      ;
; 4.110  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.831      ;
; 4.110  ; my_uart_tx:my_uart_tx|tx_count[3]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 3.831      ;
; 4.290  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_complete_reg ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.011      ;
; 4.492  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.213      ;
; 4.492  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.213      ;
; 4.492  ; my_uart_tx:my_uart_tx|tx_count[0]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.213      ;
; 4.662  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.383      ;
; 4.662  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.383      ;
; 4.662  ; my_uart_tx:my_uart_tx|tx_count[2]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.383      ;
; 4.829  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.550      ;
; 4.829  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.550      ;
; 4.829  ; my_uart_tx:my_uart_tx|tx_count[1]            ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 0.000      ; 4.550      ;
+--------+----------------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'clk'                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -2.158 ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start ; clk         ; 0.000        ; 3.681      ; 2.120      ;
; -1.799 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk    ; clk         ; 0.000        ; 3.681      ; 2.479      ;
; -1.658 ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start                        ; check_pin:check_pin_instance|tx_start ; clk         ; -0.500       ; 3.681      ; 2.120      ;
; -1.299 ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; spi_ctrl:spi_ctrl_instance|spi_clk    ; clk         ; -0.500       ; 3.681      ; 2.479      ;
; 1.419  ; Buff_temp[22]                                                ; Rx_cmd[22]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.640      ;
; 1.425  ; Buff_temp[1]                                                 ; Rx_cmd[1]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.646      ;
; 1.442  ; Buff_temp[6]                                                 ; Rx_cmd[6]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.663      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.505  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.783      ;
; 1.579  ; flag_reg                                                     ; Flag_temp                                                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 0.813      ; 2.113      ;
; 1.612  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 5.890      ;
; 1.639  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.860      ;
; 1.657  ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.878      ;
; 1.658  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.879      ;
; 1.659  ; Buff_temp[14]                                                ; Buff_temp[14]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.880      ;
; 1.660  ; Buff_temp[11]                                                ; Buff_temp[11]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.881      ;
; 1.666  ; Buff_temp[11]                                                ; Buff_temp[19]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.887      ;
; 1.678  ; Buff_temp[10]                                                ; Buff_temp[10]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.899      ;
; 1.679  ; Buff_temp[10]                                                ; Buff_temp[18]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.900      ;
; 1.683  ; Current.WAIT                                                 ; Buff_temp[15]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.904      ;
; 1.684  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.905      ;
; 1.691  ; Flag_temp                                                    ; Current.WAIT                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.912      ;
; 1.703  ; Buff_temp[0]                                                 ; Buff_temp[8]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.924      ;
; 1.705  ; Buff_temp[0]                                                 ; Rx_cmd[0]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.926      ;
; 1.719  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.940      ;
; 1.774  ; Buff_temp[15]                                                ; Rx_cmd[15]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 1.995      ;
; 1.801  ; check_pin:check_pin_instance|tx_end                          ; check_pin:check_pin_instance|end_ready                       ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk         ; -0.500       ; 0.650      ; 2.172      ;
; 1.802  ; Buff_temp[21]                                                ; Rx_cmd[21]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.023      ;
; 1.812  ; Buff_temp[8]                                                 ; Rx_cmd[8]                                                    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.033      ;
; 1.820  ; Buff_temp[16]                                                ; Rx_cmd[16]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.041      ;
; 1.839  ; Buff_temp[14]                                                ; Rx_cmd[14]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.060      ;
; 1.899  ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.120      ;
; 1.908  ; Buff_temp[19]                                                ; Buff_temp[19]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.129      ;
; 1.916  ; Buff_temp[18]                                                ; Buff_temp[18]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.137      ;
; 1.918  ; Buff_temp[13]                                                ; Buff_temp[13]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.139      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[9]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[8]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[12]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[10]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[11]                         ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[6]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.922  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[7]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; 0.000        ; 3.681      ; 6.200      ;
; 1.926  ; Buff_temp[17]                                                ; Buff_temp[17]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.147      ;
; 1.927  ; Buff_temp[3]                                                 ; Buff_temp[3]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.148      ;
; 1.928  ; Buff_temp[15]                                                ; Buff_temp[15]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.928  ; Buff_temp[15]                                                ; Buff_temp[23]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.149      ;
; 1.931  ; Current.SAVE                                                 ; Current.WAIT                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.152      ;
; 1.934  ; Buff_temp[3]                                                 ; Buff_temp[11]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.155      ;
; 1.936  ; Buff_temp[22]                                                ; Buff_temp[22]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.157      ;
; 1.941  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.162      ;
; 1.943  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.164      ;
; 1.946  ; Buff_temp[1]                                                 ; Buff_temp[1]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.167      ;
; 1.948  ; Buff_temp[1]                                                 ; Buff_temp[9]                                                 ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.169      ;
; 1.956  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.177      ;
; 1.968  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.189      ;
; 1.970  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.191      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[5]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[3]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[4]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[0]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[1]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.005  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|cnt_rx[2]                          ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.783      ;
; 2.008  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.229      ;
; 2.019  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.240      ;
; 2.021  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[2] ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.242      ;
; 2.048  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.269      ;
; 2.062  ; speed_select:speed_select|cnt_tx[12]                         ; speed_select:speed_select|cnt_tx[12]                         ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.283      ;
; 2.086  ; Buff_temp[23]                                                ; Rx_cmd[23]                                                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.307      ;
; 2.107  ; Buff_temp[16]                                                ; Buff_temp[16]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.107  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.328      ;
; 2.108  ; linkPUL                                                      ; linkPUL                                                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.329      ;
; 2.112  ; my_uart_rx:my_uart_rx|rx_enable_reg                          ; speed_select:speed_select|buad_clk_rx_reg                    ; my_uart_rx:my_uart_rx|rx_enable_reg   ; clk         ; -0.500       ; 3.681      ; 5.890      ;
; 2.116  ; speed_select:speed_select|cnt_tx[6]                          ; speed_select:speed_select|cnt_tx[6]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.337      ;
; 2.117  ; speed_select:speed_select|cnt_rx[8]                          ; speed_select:speed_select|cnt_rx[8]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.117  ; speed_select:speed_select|cnt_rx[7]                          ; speed_select:speed_select|cnt_rx[7]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.338      ;
; 2.118  ; speed_select:speed_select|cnt_rx[5]                          ; speed_select:speed_select|cnt_rx[5]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.339      ;
; 2.125  ; linkSIO                                                      ; linkSIO                                                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; check_pin:check_pin_instance|tx_counter[8]                   ; check_pin:check_pin_instance|tx_counter[8]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.125  ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.346      ;
; 2.126  ; speed_select:speed_select|cnt_tx[8]                          ; speed_select:speed_select|cnt_tx[8]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; check_pin:check_pin_instance|tx_counter[5]                   ; check_pin:check_pin_instance|tx_counter[5]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.126  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.347      ;
; 2.132  ; Buff_temp[21]                                                ; Buff_temp[21]                                                ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.353      ;
; 2.134  ; speed_select:speed_select|cnt_tx[7]                          ; speed_select:speed_select|cnt_tx[7]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; check_pin:check_pin_instance|tx_counter[9]                   ; check_pin:check_pin_instance|tx_counter[9]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.134  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.355      ;
; 2.135  ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_tx[5]                          ; speed_select:speed_select|cnt_tx[5]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; speed_select:speed_select|cnt_tx[3]                          ; speed_select:speed_select|cnt_tx[3]                          ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; check_pin:check_pin_instance|tx_counter[7]                   ; check_pin:check_pin_instance|tx_counter[7]                   ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
; 2.135  ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk                                   ; clk         ; 0.000        ; 0.000      ; 2.356      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                                       ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                               ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.727 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; -0.227 ; my_uart_rx:my_uart_rx|rx_enable_reg   ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.988      ;
; 0.068  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.407      ;
; 0.181  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.520      ;
; 0.184  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.523      ;
; 0.196  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.535      ;
; 0.369  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.708      ;
; 0.370  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.709      ;
; 0.493  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.832      ;
; 0.568  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.407      ;
; 0.634  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 5.973      ;
; 0.681  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.520      ;
; 0.684  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.523      ;
; 0.696  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.535      ;
; 0.869  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.708      ;
; 0.870  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.709      ;
; 0.993  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.832      ;
; 1.134  ; rs232_rx                              ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 5.973      ;
; 1.988  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.209      ;
; 1.990  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.211      ;
; 1.992  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.213      ;
; 2.107  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.328      ;
; 2.135  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.356      ;
; 2.136  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.357      ;
; 2.265  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.486      ;
; 2.310  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.531      ;
; 2.312  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.533      ;
; 2.312  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.533      ;
; 2.326  ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.547      ;
; 2.428  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.149      ;
; 2.499  ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.720      ;
; 2.525  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.746      ;
; 2.531  ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.752      ;
; 2.644  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.865      ;
; 2.646  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.367      ;
; 2.694  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.915      ;
; 2.704  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.925      ;
; 2.706  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.927      ;
; 2.748  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.969      ;
; 2.766  ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 2.987      ;
; 2.814  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[3]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.035      ;
; 2.815  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[2]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.036      ;
; 2.818  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_count[0]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.039      ;
; 2.871  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.092      ;
; 2.926  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.147      ;
; 2.998  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.219      ;
; 3.007  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.728      ;
; 3.018  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.739      ;
; 3.102  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.823      ;
; 3.109  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.830      ;
; 3.196  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.917      ;
; 3.199  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 2.920      ;
; 3.225  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_count[1]     ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.446      ;
; 3.374  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.095      ;
; 3.404  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.125      ;
; 3.443  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.164      ;
; 3.538  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.259      ;
; 3.556  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.277      ;
; 3.603  ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.824      ;
; 3.698  ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 3.919      ;
; 3.702  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.423      ;
; 3.786  ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.007      ;
; 3.812  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.533      ;
; 3.821  ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 4.042      ;
; 3.925  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.646      ;
; 4.052  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.773      ;
; 4.052  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.773      ;
; 4.157  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.878      ;
; 4.214  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 3.935      ;
; 4.362  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.083      ;
; 4.447  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[2] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.168      ;
; 4.526  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[6] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.247      ;
; 4.672  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.393      ;
; 4.805  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[4] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.526      ;
; 4.897  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[5] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.618      ;
; 5.006  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[3] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.727      ;
; 5.196  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.917      ;
; 5.235  ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 0.000      ; 5.456      ;
; 5.239  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 4.960      ;
; 5.411  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.132      ;
; 5.412  ; my_uart_rx:my_uart_rx|rx_count[1]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.133      ;
; 5.428  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_complete_reg ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.149      ;
; 5.431  ; my_uart_rx:my_uart_rx|rx_count[2]     ; my_uart_rx:my_uart_rx|rx_data_temp[0] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.152      ;
; 5.471  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[1] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.192      ;
; 5.544  ; my_uart_rx:my_uart_rx|rx_count[3]     ; my_uart_rx:my_uart_rx|rx_data_temp[7] ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.265      ;
; 5.576  ; my_uart_rx:my_uart_rx|rx_count[0]     ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 0.000      ; 5.297      ;
+--------+---------------------------------------+---------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.686 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.907      ;
; 1.690 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 1.911      ;
; 1.908 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.129      ;
; 1.918 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.139      ;
; 1.918 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.139      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.116 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.337      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.117 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.338      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.126 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.347      ;
; 2.153 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.374      ;
; 2.212 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.433      ;
; 2.222 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.443      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.230 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.451      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.231 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.452      ;
; 2.241 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.462      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.249 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.470      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.250 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.471      ;
; 2.274 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.495      ;
; 2.560 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.781      ;
; 2.670 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.891      ;
; 2.695 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 2.916      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.948 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.169      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.949 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.170      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 2.958 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.179      ;
; 3.044 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.265      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.059 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.280      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.060 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.281      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.069 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.290      ;
; 3.096 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.317      ;
; 3.152 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.373      ;
; 3.162 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.383      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.170 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.391      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.171 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.392      ;
; 3.180 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.401      ;
; 3.189 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.410      ;
; 3.208 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.429      ;
; 3.214 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.435      ;
; 3.215 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.436      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.281 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.502      ;
; 3.300 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.521      ;
; 3.303 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.524      ;
; 3.307 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.528      ;
; 3.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.613      ;
; 3.392 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.613      ;
; 3.441 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.662      ;
; 3.449 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.670      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.492 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.713      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.510 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.731      ;
; 3.511 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.732      ;
; 3.511 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.732      ;
; 3.516 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.737      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
; 3.529 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; spi_ctrl:spi_ctrl_instance|spi_clk ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.000      ; 3.750      ;
+-------+--------------------------------------------------------------------------+--------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                  ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 1.692 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 1.913      ;
; 1.693 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 1.914      ;
; 1.973 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[0] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.194      ;
; 1.977 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_count[1] ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.198      ;
; 1.993 ; check_pin:check_pin_instance|tx_count[0]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.214      ;
; 2.174 ; check_pin:check_pin_instance|tx_count[1]                                 ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.395      ;
; 2.259 ; check_pin:check_pin_instance|tx_end                                      ; check_pin:check_pin_instance|tx_end      ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.000        ; 0.000      ; 2.480      ;
; 4.124 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_end      ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 3.195      ;
; 4.308 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[1] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 3.379      ;
; 4.309 ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok                    ; check_pin:check_pin_instance|tx_count[0] ; clk                                   ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 3.380      ;
; 4.764 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[1] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -1.607     ; 2.878      ;
; 4.765 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_count[0] ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -1.607     ; 2.879      ;
; 5.441 ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; check_pin:check_pin_instance|tx_end      ; spi_ctrl:spi_ctrl_instance|spi_clk    ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -1.607     ; 3.555      ;
+-------+--------------------------------------------------------------------------+------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                                       ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node  ; Launch Clock                        ; Latch Clock                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+
; 1.693 ; flag_reg  ; flag_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; 0.000        ; 0.000      ; 1.914      ;
+-------+-----------+----------+-------------------------------------+-------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; -4.946 ; capture_rst                           ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 1.000        ; -0.190     ; 5.423      ;
; -0.428 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.500        ; 3.491      ; 4.462      ;
; 0.072  ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 1.000        ; 3.491      ; 4.462      ;
+--------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'clk'                                                                                                                                                                     ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.366 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[4]  ; clk          ; clk         ; 1.000        ; 0.000      ; 5.033      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.364 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 5.031      ;
; -4.342 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|cs_n                              ; clk          ; clk         ; 1.000        ; 0.000      ; 5.009      ;
; -4.342 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|spi_clk                           ; clk          ; clk         ; 1.000        ; 0.000      ; 5.009      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.903 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_reg[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.570      ;
; -3.871 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|rs_tx       ; clk          ; clk         ; 1.000        ; 0.000      ; 4.538      ;
; -3.871 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.538      ;
; -3.871 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.538      ;
; -3.865 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[3]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.532      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[0]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[1]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.851 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[6]  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.518      ;
; -3.807 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.474      ;
; -3.807 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.474      ;
; -3.807 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.474      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.790 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.457      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[7]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[6]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[4]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[5]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[3]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[0]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[1]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.770 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[2]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.437      ;
; -3.763 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 1.000        ; 0.000      ; 4.430      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[3]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.758 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.425      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[1]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[11]     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.757 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.424      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.740 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 1.000        ; 0.000      ; 4.407      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.729 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk          ; clk         ; 1.000        ; 0.000      ; 4.396      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.720 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.387      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.713 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 1.000        ; 0.000      ; 4.380      ;
; -3.703 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok        ; clk          ; clk         ; 1.000        ; 0.000      ; 4.370      ;
; -3.629 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[9]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.296      ;
; -3.629 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[8]                   ; clk          ; clk         ; 1.000        ; 0.000      ; 4.296      ;
; -3.629 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[10]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.296      ;
; -3.629 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[11]                  ; clk          ; clk         ; 1.000        ; 0.000      ; 4.296      ;
+--------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'rs232_rx'                                                                                                                                                                    ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; -4.006 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 1.000        ; -1.162     ; 3.511      ;
+--------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.364 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.988      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.356 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.980      ;
; -3.128 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.752      ;
; -2.770 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.394      ;
; -2.770 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.394      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.761 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.385      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.760 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.384      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
; -2.730 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 1.000        ; 0.957      ; 4.354      ;
+--------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                               ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; -3.131 ; capture_rst ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 2.648      ;
; -3.131 ; capture_rst ; check_pin:check_pin_instance|tx_count[1] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 2.648      ;
; -3.131 ; capture_rst ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; 0.500        ; -0.650     ; 2.648      ;
+--------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; -2.624 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.051      ; 4.842      ;
; -1.623 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 2.051      ; 4.341      ;
; -1.623 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 2.051      ; 4.341      ;
; -1.623 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 2.051      ; 4.341      ;
; -1.623 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 1.000        ; 2.051      ; 4.341      ;
; -1.546 ; capture_rst                         ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.051      ; 3.764      ;
; -1.460 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; 0.500        ; 2.241      ; 3.868      ;
+--------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                          ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.867 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.500        ; 5.118      ; 4.794      ;
; 1.367 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 1.000        ; 5.118      ; 4.794      ;
+-------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                                                                                            ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                           ; To Node                               ; Launch Clock                        ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+
; -0.921 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; 0.000        ; 5.118      ; 4.794      ;
; -0.421 ; my_uart_rx:my_uart_rx|rx_enable_reg ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; -0.500       ; 5.118      ; 4.794      ;
+--------+-------------------------------------+---------------------------------------+-------------------------------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'check_pin:check_pin_instance|tx_start'                                                                                                                                                             ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.374 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; 0.000        ; 3.491      ; 4.462      ;
; 0.874 ; my_uart_tx:my_uart_tx|tx_complete_reg ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; -0.500       ; 3.491      ; 4.462      ;
; 5.392 ; capture_rst                           ; my_uart_tx:my_uart_tx|tx_enable_reg ; clk                                   ; check_pin:check_pin_instance|tx_start ; 0.000        ; -0.190     ; 5.423      ;
+-------+---------------------------------------+-------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                                                                                             ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                               ; Launch Clock                          ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.906 ; my_uart_tx:my_uart_tx|tx_enable_reg ; my_uart_tx:my_uart_tx|tx_complete_reg ; check_pin:check_pin_instance|tx_start ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.241      ; 3.868      ;
; 1.992 ; capture_rst                         ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.051      ; 3.764      ;
; 2.069 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[3]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 2.051      ; 4.341      ;
; 2.069 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[0]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 2.051      ; 4.341      ;
; 2.069 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[2]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 2.051      ; 4.341      ;
; 2.069 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_count[1]     ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; 0.000        ; 2.051      ; 4.341      ;
; 3.070 ; capture_rst                         ; my_uart_tx:my_uart_tx|tx_complete_reg ; clk                                   ; speed_select:speed_select|buad_clk_tx_reg ; -0.500       ; 2.051      ; 4.842      ;
+-------+-------------------------------------+---------------------------------------+---------------------------------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'clk'                                                                                                                                                                     ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.004 ; capture_rst                           ; check_pin:check_pin_instance|end_ready                       ; clk          ; clk         ; 0.000        ; 0.000      ; 3.225      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[12]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[7]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[6]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[5]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[4]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[3]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[2]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[1]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.378 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[0]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 3.599      ;
; 3.970 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[13]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.191      ;
; 3.970 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[9]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.191      ;
; 3.970 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[8]                         ; clk          ; clk         ; 0.000        ; 0.000      ; 4.191      ;
; 3.978 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[14]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.199      ;
; 3.978 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[11]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.199      ;
; 3.978 ; tx_start_f_7bit                       ; uart_top7to7:uart_top7to7|rst_cnt[10]                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.199      ;
; 3.982 ; capture_rst                           ; check_pin:check_pin_instance|tx_start                        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.203      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[9]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[8]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[10]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[11]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[12]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[13]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[14]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.075 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[15]                  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.296      ;
; 4.149 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_ok        ; clk          ; clk         ; 0.000        ; 0.000      ; 4.370      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.159 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|clk_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.380      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_regnum[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|data_valid  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.166 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|sign_delay  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.387      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[3] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|state.TRAN  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[4] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[1] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.175 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.396      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[6]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[5]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[0] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[4]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[2]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[1]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.186 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[3]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.407      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[2]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[3]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[4]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[5]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[6]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[7]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[1]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[0]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[1]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.203 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_count[0]                      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.424      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|bps_sel     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out_sign  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|data_deal:data_deal|data_out[0]    ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[5]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[4]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[3]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.204 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[2]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.425      ;
; 4.209 ; spi_rst                               ; spi_ctrl:spi_ctrl_instance|rst_flag                          ; clk          ; clk         ; 0.000        ; 0.000      ; 4.430      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[7]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[6]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[4]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[5]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[3]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[0]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[1]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.216 ; capture_rst                           ; check_pin:check_pin_instance|tx_counter[2]                   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.437      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[6]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[7]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[8]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.236 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|cnt[11]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.457      ;
; 4.253 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[12]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.474      ;
; 4.253 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[9]      ; clk          ; clk         ; 0.000        ; 0.000      ; 4.474      ;
; 4.253 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|cnt[10]     ; clk          ; clk         ; 0.000        ; 0.000      ; 4.474      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_sign   ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_tx7to7:tx_inst|tran_cnt[2] ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[5]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[2]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[0]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
; 4.297 ; uart_top7to7:uart_top7to7|rst_cnt[14] ; uart_top7to7:uart_top7to7|my_uart_rx7to7:rx_inst|data_in[1]  ; clk          ; clk         ; 0.000        ; 0.000      ; 4.518      ;
+-------+---------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                                                                       ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                           ; To Node                                                                  ; Launch Clock ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.176 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.354      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.206 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.384      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.207 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.385      ;
; 3.216 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.394      ;
; 3.216 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.394      ;
; 3.574 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.752      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.802 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.980      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
; 3.810 ; spi_ctrl:spi_ctrl_instance|rst_flag ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ; clk          ; spi_ctrl:spi_ctrl_instance|spi_clk ; 0.000        ; 0.957      ; 4.988      ;
+-------+-------------------------------------+--------------------------------------------------------------------------+--------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                                               ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                                  ; Launch Clock ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+
; 3.577 ; capture_rst ; check_pin:check_pin_instance|tx_end      ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 2.648      ;
; 3.577 ; capture_rst ; check_pin:check_pin_instance|tx_count[1] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 2.648      ;
; 3.577 ; capture_rst ; check_pin:check_pin_instance|tx_count[0] ; clk          ; my_uart_tx:my_uart_tx|tx_complete_reg ; -0.500       ; -0.650     ; 2.648      ;
+-------+-------------+------------------------------------------+--------------+---------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal: 'rs232_rx'                                                                                                                                                                    ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                             ; Launch Clock                              ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+
; 4.452 ; my_uart_rx:my_uart_rx|rx_complete_reg ; my_uart_rx:my_uart_rx|rx_enable_reg ; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx    ; 0.000        ; -1.162     ; 3.511      ;
+-------+---------------------------------------+-------------------------------------+-------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'clk'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target        ;
+--------+--------------+----------------+------------------+-------+------------+---------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; clk   ; Rise       ; clk           ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[0]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[10] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[11] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[12] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[13] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[14] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[15] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[16] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[17] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[18] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[19] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[1]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[20] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[21] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[22] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[23] ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[2]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[3]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[4]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[5]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[6]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[7]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[8]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Buff_temp[9]  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.IDLE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.S1    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.SAVE  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Current.WAIT  ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Flag_temp     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[0]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[10]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[11]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[12]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[13]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[14]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[15]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[16]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[17]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[18]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[19]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[1]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[20]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[21]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[22]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[23]    ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[2]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[3]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[4]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; clk   ; Rise       ; Rx_cmd[5]     ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; clk   ; Rise       ; Rx_cmd[6]     ;
+--------+--------------+----------------+------------------+-------+------------+---------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'rs232_rx'                                                                                         ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                              ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+
; -2.289 ; 1.000        ; 3.289          ; Port Rate        ; rs232_rx ; Rise       ; rs232_rx                            ;
; 0.234  ; 0.500        ; 0.266          ; High Pulse Width ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.234  ; 0.500        ; 0.266          ; Low Pulse Width  ; rs232_rx ; Fall       ; my_uart_rx:my_uart_rx|rx_enable_reg ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; my_uart_rx|rx_enable_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; rs232_rx ; Rise       ; rs232_rx|combout                    ;
+--------+--------------+----------------+------------------+----------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'check_pin:check_pin_instance|tx_start'                                                                                        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                              ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx:my_uart_tx|tx_enable_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx:my_uart_tx|tx_enable_reg ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; check_pin_instance|tx_start|regout  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; check_pin_instance|tx_start|regout  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx|tx_enable_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; check_pin:check_pin_instance|tx_start ; Rise       ; my_uart_tx|tx_enable_reg|clk        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+-------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_rx:my_uart_rx|rx_enable_reg'                                                                                    ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                               ; Clock Edge ; Target                          ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Fall       ; flag_reg                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; flag_reg|clk                    ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_rx:my_uart_rx|rx_enable_reg ; Rise       ; my_uart_rx|rx_enable_reg|regout ;
+-------+--------------+----------------+------------------+-------------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'my_uart_tx:my_uart_tx|tx_complete_reg'                                                                                             ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                 ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_count[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_end      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Fall       ; check_pin:check_pin_instance|tx_end      ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[0]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[0]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[1]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_count[1]|clk       ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_end|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; check_pin_instance|tx_end|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; my_uart_tx|tx_complete_reg|regout        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; my_uart_tx:my_uart_tx|tx_complete_reg ; Rise       ; my_uart_tx|tx_complete_reg|regout        ;
+-------+--------------+----------------+------------------+---------------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_rx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx:my_uart_rx|rx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_reg[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Fall       ; my_uart_rx:my_uart_rx|rx_data_temp[7] ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[2]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[3]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[5]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[6]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_reg[7]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[0]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[1]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[2]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[3]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[4]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[5]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[6]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; my_uart_rx|rx_data_temp[7]|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_rx_reg ; Rise       ; speed_select|buad_clk_rx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'speed_select:speed_select|buad_clk_tx_reg'                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_complete_reg ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[0]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[1]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[2]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx:my_uart_tx|tx_count[3]     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|tx_data_reg[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg     ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg     ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Fall       ; my_uart_tx:my_uart_tx|uart_tx_reg~en  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_complete_reg|clk        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[0]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[1]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[2]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_count[3]|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[0]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[1]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|tx_data_reg[4]|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg|clk            ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg|clk            ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg~en|clk         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; my_uart_tx|uart_tx_reg~en|clk         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; speed_select|buad_clk_tx_reg|regout   ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; speed_select:speed_select|buad_clk_tx_reg ; Rise       ; speed_select|buad_clk_tx_reg|regout   ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width: 'spi_ctrl:spi_ctrl_instance|spi_clk'                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[0]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[1]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[2]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[3]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|cnt8[4]        ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|data_count[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|receive_status ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[0] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[1] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[2] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[3] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[4] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[5] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[6] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|recv_detect[7] ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_clkr       ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_mosir      ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[0]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[1]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[2]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[3]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[4]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[5]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[6]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_rx_dbr[7]  ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[0]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[1]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[2]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[3]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[4]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[5]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[6]   ;
; 0.234 ; 0.500        ; 0.266          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.234 ; 0.500        ; 0.266          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_master:spi_master_instance|spi_tx_db[7]   ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_clk|regout                                         ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[0]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[1]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[2]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[3]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|cnt8[4]|clk                        ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[0]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[1]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[2]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; High Pulse Width ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
; 0.500 ; 0.500        ; 0.000          ; Low Pulse Width  ; spi_ctrl:spi_ctrl_instance|spi_clk ; Rise       ; spi_ctrl_instance|spi_master_instance|data_count[3]|clk                  ;
+-------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; 6.424 ; 6.424 ; Rise       ; clk                                       ;
;  BusB[61] ; clk                                       ; 6.424 ; 6.424 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; 3.445 ; 3.445 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; 1.188 ; 1.188 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.960 ; 5.960 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[57] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 5.960 ; 5.960 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                       ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusB[*]   ; clk                                       ; -1.989 ; -1.989 ; Rise       ; clk                                       ;
;  BusB[61] ; clk                                       ; -1.989 ; -1.989 ; Rise       ; clk                                       ;
; rst_n     ; clk                                       ; -2.451 ; -2.451 ; Rise       ; clk                                       ;
; rs232_rx  ; speed_select:speed_select|buad_clk_rx_reg ; -0.068 ; -0.068 ; Fall       ; speed_select:speed_select|buad_clk_rx_reg ;
; BusB[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.672 ; -3.672 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusB[57] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; -3.672 ; -3.672 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                            ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 14.173 ; 14.173 ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 14.173 ; 14.173 ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 9.104  ; 9.104  ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 9.104  ; 9.104  ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 9.613  ; 9.613  ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 9.613  ; 9.613  ; Rise       ; clk                                       ;
; led       ; clk                                       ; 9.083  ; 9.083  ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.162 ; 12.162 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.162 ; 12.162 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 12.537 ; 12.537 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusA[17] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 12.537 ; 12.537 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.828  ; 9.828  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.824  ; 9.824  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[91] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.828  ; 9.828  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                    ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 12.910 ; 12.910 ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 12.910 ; 12.910 ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 9.104  ; 9.104  ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 9.104  ; 9.104  ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 9.613  ; 9.613  ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 9.613  ; 9.613  ; Rise       ; clk                                       ;
; led       ; clk                                       ; 9.083  ; 9.083  ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.162 ; 12.162 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.162 ; 12.162 ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
; BusA[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 12.537 ; 12.537 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusA[17] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 12.537 ; 12.537 ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
; BusC[*]   ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.824  ; 9.824  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[87] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.824  ; 9.824  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
;  BusC[91] ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 9.828  ; 9.828  ; Rise       ; spi_ctrl:spi_ctrl_instance|spi_clk        ;
+-----------+-------------------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusB[54]   ; BusA[17]    ; 13.143 ;    ;    ; 13.143 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; BusB[54]   ; BusA[17]    ; 13.143 ;    ;    ; 13.143 ;
+------------+-------------+--------+----+----+--------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                            ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.756 ;      ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 10.756 ;      ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 12.572 ;      ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.594  ;      ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 8.594  ;      ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 7.926  ;      ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 7.944  ;      ; Rise       ; clk                                       ;
;  BusC[87] ; clk                                       ; 7.944  ;      ; Rise       ; clk                                       ;
;  BusC[91] ; clk                                       ; 7.926  ;      ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.938 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.938 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                    ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; Rise   ; Fall ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.756 ;      ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 10.756 ;      ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 10.823 ;      ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.594  ;      ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 8.594  ;      ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 7.926  ;      ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 7.944  ;      ; Rise       ; clk                                       ;
;  BusC[87] ; clk                                       ; 7.944  ;      ; Rise       ; clk                                       ;
;  BusC[91] ; clk                                       ; 7.926  ;      ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.938 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.938 ;      ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+--------+------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                   ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.756    ;           ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 10.756    ;           ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 12.572    ;           ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.594     ;           ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 8.594     ;           ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 7.926     ;           ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 7.944     ;           ; Rise       ; clk                                       ;
;  BusC[87] ; clk                                       ; 7.944     ;           ; Rise       ; clk                                       ;
;  BusC[91] ; clk                                       ; 7.926     ;           ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.938    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.938    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; Data Port ; Clock Port                                ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+
; BusA[*]   ; clk                                       ; 10.756    ;           ; Rise       ; clk                                       ;
;  BusA[7]  ; clk                                       ; 10.756    ;           ; Rise       ; clk                                       ;
;  BusA[17] ; clk                                       ; 10.823    ;           ; Rise       ; clk                                       ;
; BusB[*]   ; clk                                       ; 8.594     ;           ; Rise       ; clk                                       ;
;  BusB[57] ; clk                                       ; 8.594     ;           ; Rise       ; clk                                       ;
; BusC[*]   ; clk                                       ; 7.926     ;           ; Rise       ; clk                                       ;
;  BusC[83] ; clk                                       ; 7.944     ;           ; Rise       ; clk                                       ;
;  BusC[87] ; clk                                       ; 7.944     ;           ; Rise       ; clk                                       ;
;  BusC[91] ; clk                                       ; 7.926     ;           ; Rise       ; clk                                       ;
; BusA[*]   ; speed_select:speed_select|buad_clk_tx_reg ; 12.938    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
;  BusA[7]  ; speed_select:speed_select|buad_clk_tx_reg ; 12.938    ;           ; Fall       ; speed_select:speed_select|buad_clk_tx_reg ;
+-----------+-------------------------------------------+-----------+-----------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 3195     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 6        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 13       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 7        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 24       ; 3        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; check_pin:check_pin_instance|tx_start     ; clk                                       ; 31       ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 3195     ; 0        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; clk                                       ; 14       ; 18       ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; clk                                       ; 0        ; 6        ; 0        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; clk                                       ; 0        ; 40       ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; clk                                       ; 13       ; 1        ; 0        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; my_uart_rx:my_uart_rx|rx_enable_reg       ; 0        ; 0        ; 0        ; 1        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 0        ; 7        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; rs232_rx                                  ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 8        ; 8        ;
; speed_select:speed_select|buad_clk_rx_reg ; speed_select:speed_select|buad_clk_rx_reg ; 15       ; 0        ; 91       ; 17       ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 3        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 1        ;
; speed_select:speed_select|buad_clk_tx_reg ; speed_select:speed_select|buad_clk_tx_reg ; 15       ; 0        ; 24       ; 3        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 61       ; 0        ; 0        ; 0        ;
; spi_ctrl:spi_ctrl_instance|spi_clk        ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 616      ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 121      ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                 ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; clk                                       ; check_pin:check_pin_instance|tx_start     ; 1        ; 0        ; 0        ; 0        ;
; my_uart_tx:my_uart_tx|tx_complete_reg     ; check_pin:check_pin_instance|tx_start     ; 1        ; 1        ; 0        ; 0        ;
; clk                                       ; clk                                       ; 121      ; 0        ; 0        ; 0        ;
; clk                                       ; my_uart_tx:my_uart_tx|tx_complete_reg     ; 0        ; 0        ; 3        ; 0        ;
; speed_select:speed_select|buad_clk_rx_reg ; rs232_rx                                  ; 0        ; 0        ; 0        ; 1        ;
; my_uart_rx:my_uart_rx|rx_enable_reg       ; speed_select:speed_select|buad_clk_rx_reg ; 0        ; 0        ; 1        ; 1        ;
; check_pin:check_pin_instance|tx_start     ; speed_select:speed_select|buad_clk_tx_reg ; 0        ; 0        ; 1        ; 0        ;
; clk                                       ; speed_select:speed_select|buad_clk_tx_reg ; 4        ; 0        ; 2        ; 0        ;
; clk                                       ; spi_ctrl:spi_ctrl_instance|spi_clk        ; 40       ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 128   ; 128  ;
; Unconstrained Output Ports      ; 7     ; 7    ;
; Unconstrained Output Port Paths ; 18    ; 18   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Web Edition
    Info: Processing started: Wed Aug 02 16:08:43 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_tx_reg speed_select:speed_select|buad_clk_tx_reg
    Info (332105): create_clock -period 1.000 -name spi_ctrl:spi_ctrl_instance|spi_clk spi_ctrl:spi_ctrl_instance|spi_clk
    Info (332105): create_clock -period 1.000 -name speed_select:speed_select|buad_clk_rx_reg speed_select:speed_select|buad_clk_rx_reg
    Info (332105): create_clock -period 1.000 -name my_uart_rx:my_uart_rx|rx_enable_reg my_uart_rx:my_uart_rx|rx_enable_reg
    Info (332105): create_clock -period 1.000 -name rs232_rx rs232_rx
    Info (332105): create_clock -period 1.000 -name my_uart_tx:my_uart_tx|tx_complete_reg my_uart_tx:my_uart_tx|tx_complete_reg
    Info (332105): create_clock -period 1.000 -name check_pin:check_pin_instance|tx_start check_pin:check_pin_instance|tx_start
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Can't run Report Timing Closure Recommendations. The current device family is not supported.
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -8.517
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.517           -1081.886 clk 
    Info (332119):    -7.097            -239.581 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -5.865             -98.200 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):    -4.995             -13.632 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):    -4.383             -31.127 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -1.247              -1.247 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case hold slack is -3.494
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.494              -3.980 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):    -2.158              -3.957 clk 
    Info (332119):    -0.727              -5.816 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     1.686               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     1.692               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     1.693               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
Info (332146): Worst-case recovery slack is -4.946
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.946              -4.946 check_pin:check_pin_instance|tx_start 
    Info (332119):    -4.366            -450.462 clk 
    Info (332119):    -4.006              -4.006 rs232_rx 
    Info (332119):    -3.364            -118.963 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):    -3.131              -9.393 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):    -2.624             -10.662 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     0.867               0.000 speed_select:speed_select|buad_clk_rx_reg 
Info (332146): Worst-case removal slack is -0.921
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.921              -0.921 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.374               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     1.906               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     3.004               0.000 clk 
    Info (332119):     3.176               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
    Info (332119):     3.577               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     4.452               0.000 rs232_rx 
Info (332146): Worst-case minimum pulse width slack is -2.289
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.289              -2.289 clk 
    Info (332119):    -2.289              -2.289 rs232_rx 
    Info (332119):     0.234               0.000 check_pin:check_pin_instance|tx_start 
    Info (332119):     0.234               0.000 my_uart_rx:my_uart_rx|rx_enable_reg 
    Info (332119):     0.234               0.000 my_uart_tx:my_uart_tx|tx_complete_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_rx_reg 
    Info (332119):     0.234               0.000 speed_select:speed_select|buad_clk_tx_reg 
    Info (332119):     0.234               0.000 spi_ctrl:spi_ctrl_instance|spi_clk 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 453 megabytes
    Info: Processing ended: Wed Aug 02 16:08:46 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


