<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Component Instance : i_io48_pin_mux_shared_3v_io_grp</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">Component Instance : i_io48_pin_mux_shared_3v_io_grp</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___h_p_s.html">Address Space : ALT_HPS</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Instance i_io48_pin_mux_shared_3v_io_grp of component <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a>. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga5e1c3e3c0bec76a4c273eb3df3c4e863"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga5e1c3e3c0bec76a4c273eb3df3c4e863">ALT_PINMUX_SHARED_3V_IO_Q1_1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__1.html#gae2eb9b0bc45847858c7b95c1f6a83438">ALT_PINMUX_SHARED_3V_IO_Q1_1_OFST</a>))</td></tr>
<tr class="separator:ga5e1c3e3c0bec76a4c273eb3df3c4e863"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcaaf7f167193525540c27cff4a20bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gafcaaf7f167193525540c27cff4a20bb0">ALT_PINMUX_SHARED_3V_IO_Q1_2_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__2.html#ga0ad4b0c49ff3895214e77bd90bb79c75">ALT_PINMUX_SHARED_3V_IO_Q1_2_OFST</a>))</td></tr>
<tr class="separator:gafcaaf7f167193525540c27cff4a20bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d9965a6c185270f319dc34550458267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga7d9965a6c185270f319dc34550458267">ALT_PINMUX_SHARED_3V_IO_Q1_3_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__3.html#gaccdb27783b3d9bcec2eafe58076356e5">ALT_PINMUX_SHARED_3V_IO_Q1_3_OFST</a>))</td></tr>
<tr class="separator:ga7d9965a6c185270f319dc34550458267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga371e2d99f6ed55dd4cf5dc1f8c5ef6be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga371e2d99f6ed55dd4cf5dc1f8c5ef6be">ALT_PINMUX_SHARED_3V_IO_Q1_4_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaa77bcfc4d41276754adcff1db911f87f">ALT_PINMUX_SHARED_3V_IO_Q1_4_OFST</a>))</td></tr>
<tr class="separator:ga371e2d99f6ed55dd4cf5dc1f8c5ef6be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6838b05c48d6b7f53177964e999e92c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga6838b05c48d6b7f53177964e999e92c7">ALT_PINMUX_SHARED_3V_IO_Q1_5_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__5.html#gaa0244cc8738427cf7bf6d446c6950dd9">ALT_PINMUX_SHARED_3V_IO_Q1_5_OFST</a>))</td></tr>
<tr class="separator:ga6838b05c48d6b7f53177964e999e92c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06d5f21d79c15cadcd203417a85f75fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga06d5f21d79c15cadcd203417a85f75fa">ALT_PINMUX_SHARED_3V_IO_Q1_6_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__6.html#gaca56081ce4ce2ed89fc6644fbeeb862f">ALT_PINMUX_SHARED_3V_IO_Q1_6_OFST</a>))</td></tr>
<tr class="separator:ga06d5f21d79c15cadcd203417a85f75fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga138ffa7e69482c4fcf723ea465a03d7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga138ffa7e69482c4fcf723ea465a03d7e">ALT_PINMUX_SHARED_3V_IO_Q1_7_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__7.html#ga3ab3624418fd00a918abbec96c8cab2a">ALT_PINMUX_SHARED_3V_IO_Q1_7_OFST</a>))</td></tr>
<tr class="separator:ga138ffa7e69482c4fcf723ea465a03d7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabeef82a70962a7d80e702b4db74a2a88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gabeef82a70962a7d80e702b4db74a2a88">ALT_PINMUX_SHARED_3V_IO_Q1_8_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__8.html#ga9ecbd6da01f08cb4eb38addc2bc8eac6">ALT_PINMUX_SHARED_3V_IO_Q1_8_OFST</a>))</td></tr>
<tr class="separator:gabeef82a70962a7d80e702b4db74a2a88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4189069bd37ca505510532b17b38f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaaf4189069bd37ca505510532b17b38f9">ALT_PINMUX_SHARED_3V_IO_Q1_9_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__9.html#ga03c9342f79d10222c02444213fed65e8">ALT_PINMUX_SHARED_3V_IO_Q1_9_OFST</a>))</td></tr>
<tr class="separator:gaaf4189069bd37ca505510532b17b38f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad04dd084b23455b1a1da71cabdb8d5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaad04dd084b23455b1a1da71cabdb8d5d">ALT_PINMUX_SHARED_3V_IO_Q1_10_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__10.html#gae4be995584f89e30c7fa1c8d3f689293">ALT_PINMUX_SHARED_3V_IO_Q1_10_OFST</a>))</td></tr>
<tr class="separator:gaad04dd084b23455b1a1da71cabdb8d5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9c649c681ae21d6b4940207a0a01ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaaf9c649c681ae21d6b4940207a0a01ce">ALT_PINMUX_SHARED_3V_IO_Q1_11_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__11.html#gafd146be018c7a57c7d35a8ca70495117">ALT_PINMUX_SHARED_3V_IO_Q1_11_OFST</a>))</td></tr>
<tr class="separator:gaaf9c649c681ae21d6b4940207a0a01ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7843f3bb0f17ca22d85478d452b05ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gac7843f3bb0f17ca22d85478d452b05ff">ALT_PINMUX_SHARED_3V_IO_Q1_12_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__12.html#ga09a2c1b741da73bb7ae399d9ecc1a9e5">ALT_PINMUX_SHARED_3V_IO_Q1_12_OFST</a>))</td></tr>
<tr class="separator:gac7843f3bb0f17ca22d85478d452b05ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2226f34a7980ba786c6c69c7703fef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga1e2226f34a7980ba786c6c69c7703fef">ALT_PINMUX_SHARED_3V_IO_Q2_1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__1.html#ga1e367eddd3095c25f33cd4f572289257">ALT_PINMUX_SHARED_3V_IO_Q2_1_OFST</a>))</td></tr>
<tr class="separator:ga1e2226f34a7980ba786c6c69c7703fef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6706b80ff3266c9e8c1ed628686c21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gac6706b80ff3266c9e8c1ed628686c21f">ALT_PINMUX_SHARED_3V_IO_Q2_2_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__2.html#gae605327c07d51120633dbbba229bde56">ALT_PINMUX_SHARED_3V_IO_Q2_2_OFST</a>))</td></tr>
<tr class="separator:gac6706b80ff3266c9e8c1ed628686c21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87feff09a18c34b28a3674097dad08f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga87feff09a18c34b28a3674097dad08f4">ALT_PINMUX_SHARED_3V_IO_Q2_3_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__3.html#ga0b083bdecfb7e3a3eb47cbdde649d841">ALT_PINMUX_SHARED_3V_IO_Q2_3_OFST</a>))</td></tr>
<tr class="separator:ga87feff09a18c34b28a3674097dad08f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d618aaa8963f7eedce543a092b4cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga52d618aaa8963f7eedce543a092b4cc9">ALT_PINMUX_SHARED_3V_IO_Q2_4_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__4.html#ga1f093d5d775c0b4ad09b11b6ab7774ee">ALT_PINMUX_SHARED_3V_IO_Q2_4_OFST</a>))</td></tr>
<tr class="separator:ga52d618aaa8963f7eedce543a092b4cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5daaea7f3945897116f0d5e58d40a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaf5daaea7f3945897116f0d5e58d40a1a">ALT_PINMUX_SHARED_3V_IO_Q2_5_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__5.html#ga35bc75875c796f1abb871f2da42e1c5e">ALT_PINMUX_SHARED_3V_IO_Q2_5_OFST</a>))</td></tr>
<tr class="separator:gaf5daaea7f3945897116f0d5e58d40a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7ad2b0266963262c2b08f89a6b548ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab7ad2b0266963262c2b08f89a6b548ee">ALT_PINMUX_SHARED_3V_IO_Q2_6_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__6.html#gafa263b0596d80d164ccf65930cb7b5a8">ALT_PINMUX_SHARED_3V_IO_Q2_6_OFST</a>))</td></tr>
<tr class="separator:gab7ad2b0266963262c2b08f89a6b548ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425d5b7b9dd3db671806b02a6e80d1cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga425d5b7b9dd3db671806b02a6e80d1cb">ALT_PINMUX_SHARED_3V_IO_Q2_7_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__7.html#ga402ca20ff1947bc5328f795bcaa1ee0a">ALT_PINMUX_SHARED_3V_IO_Q2_7_OFST</a>))</td></tr>
<tr class="separator:ga425d5b7b9dd3db671806b02a6e80d1cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c5c7a0b0eb3a4b0f5a647c386c702bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c5c7a0b0eb3a4b0f5a647c386c702bc">ALT_PINMUX_SHARED_3V_IO_Q2_8_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__8.html#gab5fd3c8b0e8ea850a8906b0a5029ac65">ALT_PINMUX_SHARED_3V_IO_Q2_8_OFST</a>))</td></tr>
<tr class="separator:ga8c5c7a0b0eb3a4b0f5a647c386c702bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec75d11712a6342a4c20fe6df125a9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gadec75d11712a6342a4c20fe6df125a9e">ALT_PINMUX_SHARED_3V_IO_Q2_9_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__9.html#ga005a70297ec183fcb86dc4aea071171d">ALT_PINMUX_SHARED_3V_IO_Q2_9_OFST</a>))</td></tr>
<tr class="separator:gadec75d11712a6342a4c20fe6df125a9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35c4185a0e26508a25f379cfaf61781e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga35c4185a0e26508a25f379cfaf61781e">ALT_PINMUX_SHARED_3V_IO_Q2_10_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__10.html#ga8e874bcb94915c87f259bd240b764809">ALT_PINMUX_SHARED_3V_IO_Q2_10_OFST</a>))</td></tr>
<tr class="separator:ga35c4185a0e26508a25f379cfaf61781e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a27a51b6d45e18c03f7026676f4640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga40a27a51b6d45e18c03f7026676f4640">ALT_PINMUX_SHARED_3V_IO_Q2_11_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__11.html#ga67551f63b9d6b68f82d93c9c9349acb6">ALT_PINMUX_SHARED_3V_IO_Q2_11_OFST</a>))</td></tr>
<tr class="separator:ga40a27a51b6d45e18c03f7026676f4640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94def0de031492fc7528006f7c1439e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga94def0de031492fc7528006f7c1439e1">ALT_PINMUX_SHARED_3V_IO_Q2_12_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__12.html#ga862b7f648f7177150f32215ae263a600">ALT_PINMUX_SHARED_3V_IO_Q2_12_OFST</a>))</td></tr>
<tr class="separator:ga94def0de031492fc7528006f7c1439e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf3d762b7ff80cc8fa4b98186cad5968"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gadf3d762b7ff80cc8fa4b98186cad5968">ALT_PINMUX_SHARED_3V_IO_Q3_1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__1.html#gaa9e9feb6ec9e2c48a16e61d377710322">ALT_PINMUX_SHARED_3V_IO_Q3_1_OFST</a>))</td></tr>
<tr class="separator:gadf3d762b7ff80cc8fa4b98186cad5968"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85d4e7336b176e87221cd95a1285d212"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga85d4e7336b176e87221cd95a1285d212">ALT_PINMUX_SHARED_3V_IO_Q3_2_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__2.html#gaee3348a1b35ac546dd5a7af79994aa41">ALT_PINMUX_SHARED_3V_IO_Q3_2_OFST</a>))</td></tr>
<tr class="separator:ga85d4e7336b176e87221cd95a1285d212"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddcb3a7c08e549bf96d55fd815c2519e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaddcb3a7c08e549bf96d55fd815c2519e">ALT_PINMUX_SHARED_3V_IO_Q3_3_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__3.html#gad87990376907cc8bf7baea8bfeef276d">ALT_PINMUX_SHARED_3V_IO_Q3_3_OFST</a>))</td></tr>
<tr class="separator:gaddcb3a7c08e549bf96d55fd815c2519e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4411ce191ba4e95e892cb855380e2d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaf4411ce191ba4e95e892cb855380e2d0">ALT_PINMUX_SHARED_3V_IO_Q3_4_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__4.html#gaa80212ecafb9539294f320eaec23cd1b">ALT_PINMUX_SHARED_3V_IO_Q3_4_OFST</a>))</td></tr>
<tr class="separator:gaf4411ce191ba4e95e892cb855380e2d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29f3862a8c0deaa7b41fc2e8867c9b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga29f3862a8c0deaa7b41fc2e8867c9b57">ALT_PINMUX_SHARED_3V_IO_Q3_5_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__5.html#ga35ef314060a9826a9a8f71f04edee1cb">ALT_PINMUX_SHARED_3V_IO_Q3_5_OFST</a>))</td></tr>
<tr class="separator:ga29f3862a8c0deaa7b41fc2e8867c9b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8aa75f95b5fea7bb3b4327450321722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaf8aa75f95b5fea7bb3b4327450321722">ALT_PINMUX_SHARED_3V_IO_Q3_6_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__6.html#ga0d4a2b6c8aced6be302c6df9593c9bcd">ALT_PINMUX_SHARED_3V_IO_Q3_6_OFST</a>))</td></tr>
<tr class="separator:gaf8aa75f95b5fea7bb3b4327450321722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d11a702d25055e8a3a65026a0c3681"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga09d11a702d25055e8a3a65026a0c3681">ALT_PINMUX_SHARED_3V_IO_Q3_7_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__7.html#gaa49da46c4ec02bc46ad18f6b05be7a4c">ALT_PINMUX_SHARED_3V_IO_Q3_7_OFST</a>))</td></tr>
<tr class="separator:ga09d11a702d25055e8a3a65026a0c3681"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga886e3515ecca8ee2e2e43692108c3f80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga886e3515ecca8ee2e2e43692108c3f80">ALT_PINMUX_SHARED_3V_IO_Q3_8_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__8.html#ga65ff3e5dcb710328146e74d105438db9">ALT_PINMUX_SHARED_3V_IO_Q3_8_OFST</a>))</td></tr>
<tr class="separator:ga886e3515ecca8ee2e2e43692108c3f80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1e8e8f3f1d95885ad73caa615c48ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaf1e8e8f3f1d95885ad73caa615c48ef7">ALT_PINMUX_SHARED_3V_IO_Q3_9_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__9.html#ga484abda0687ad52bee7b84d24744f863">ALT_PINMUX_SHARED_3V_IO_Q3_9_OFST</a>))</td></tr>
<tr class="separator:gaf1e8e8f3f1d95885ad73caa615c48ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e539fbbbdd0498454d5d3fa60d8c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga9e539fbbbdd0498454d5d3fa60d8c7b6">ALT_PINMUX_SHARED_3V_IO_Q3_10_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__10.html#ga2b05c333543257a217032a794d521a97">ALT_PINMUX_SHARED_3V_IO_Q3_10_OFST</a>))</td></tr>
<tr class="separator:ga9e539fbbbdd0498454d5d3fa60d8c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga518381bd9f6e9c7da700c6c2c97d22b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga518381bd9f6e9c7da700c6c2c97d22b3">ALT_PINMUX_SHARED_3V_IO_Q3_11_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__11.html#ga1b1fa0cf81596ab85cd7efba28a0e3bd">ALT_PINMUX_SHARED_3V_IO_Q3_11_OFST</a>))</td></tr>
<tr class="separator:ga518381bd9f6e9c7da700c6c2c97d22b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab53ddc9b204168344737760cff040b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab53ddc9b204168344737760cff040b2d">ALT_PINMUX_SHARED_3V_IO_Q3_12_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__12.html#ga1286921f3d1bf51eb3fcd802a74a913d">ALT_PINMUX_SHARED_3V_IO_Q3_12_OFST</a>))</td></tr>
<tr class="separator:gab53ddc9b204168344737760cff040b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab038450243cc1ce77b9ce68012704404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab038450243cc1ce77b9ce68012704404">ALT_PINMUX_SHARED_3V_IO_Q4_1_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__1.html#ga4d3865ad1835b72215f4406dfb799471">ALT_PINMUX_SHARED_3V_IO_Q4_1_OFST</a>))</td></tr>
<tr class="separator:gab038450243cc1ce77b9ce68012704404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9794770100ece9b9eb3787ce63131d4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga9794770100ece9b9eb3787ce63131d4d">ALT_PINMUX_SHARED_3V_IO_Q4_2_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__2.html#ga449e00b31d388e4cb613991b2a63dc26">ALT_PINMUX_SHARED_3V_IO_Q4_2_OFST</a>))</td></tr>
<tr class="separator:ga9794770100ece9b9eb3787ce63131d4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13cca3bf288b1a6d35220c3e30b66d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga13cca3bf288b1a6d35220c3e30b66d06">ALT_PINMUX_SHARED_3V_IO_Q4_3_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__3.html#gaafae768549728050266ee80dc76cf30b">ALT_PINMUX_SHARED_3V_IO_Q4_3_OFST</a>))</td></tr>
<tr class="separator:ga13cca3bf288b1a6d35220c3e30b66d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga729f6c9d9450b92ab87aeb9ec1617993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga729f6c9d9450b92ab87aeb9ec1617993">ALT_PINMUX_SHARED_3V_IO_Q4_4_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__4.html#gab10df5fdd596187102f360048b88e6c9">ALT_PINMUX_SHARED_3V_IO_Q4_4_OFST</a>))</td></tr>
<tr class="separator:ga729f6c9d9450b92ab87aeb9ec1617993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5caac1824efd797088a958ed73e2c99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab5caac1824efd797088a958ed73e2c99">ALT_PINMUX_SHARED_3V_IO_Q4_5_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__5.html#gad7430b52a6481ccbd44a1b004cf74833">ALT_PINMUX_SHARED_3V_IO_Q4_5_OFST</a>))</td></tr>
<tr class="separator:gab5caac1824efd797088a958ed73e2c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d98d8e39600d03d095e9d990fa6af08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga6d98d8e39600d03d095e9d990fa6af08">ALT_PINMUX_SHARED_3V_IO_Q4_6_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__6.html#ga5aaf8e7f66a3d44877f4edfd351b94ed">ALT_PINMUX_SHARED_3V_IO_Q4_6_OFST</a>))</td></tr>
<tr class="separator:ga6d98d8e39600d03d095e9d990fa6af08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528cccbcbc8bfe6789a52d8518368bee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga528cccbcbc8bfe6789a52d8518368bee">ALT_PINMUX_SHARED_3V_IO_Q4_7_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__7.html#gacb9ec73572471c1bb144bb719c72661e">ALT_PINMUX_SHARED_3V_IO_Q4_7_OFST</a>))</td></tr>
<tr class="separator:ga528cccbcbc8bfe6789a52d8518368bee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27822b07dfeb40cffa1b09e56739ed97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga27822b07dfeb40cffa1b09e56739ed97">ALT_PINMUX_SHARED_3V_IO_Q4_8_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__8.html#ga0b6198a163644e7edeed9313c9f8b329">ALT_PINMUX_SHARED_3V_IO_Q4_8_OFST</a>))</td></tr>
<tr class="separator:ga27822b07dfeb40cffa1b09e56739ed97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5828fd28992e1f9f96355dc18ee30d7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga5828fd28992e1f9f96355dc18ee30d7f">ALT_PINMUX_SHARED_3V_IO_Q4_9_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__9.html#gaa2408b569f42263df2ace846d7a134e6">ALT_PINMUX_SHARED_3V_IO_Q4_9_OFST</a>))</td></tr>
<tr class="separator:ga5828fd28992e1f9f96355dc18ee30d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f87b612fab976dba33bd17f64970793"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga2f87b612fab976dba33bd17f64970793">ALT_PINMUX_SHARED_3V_IO_Q4_10_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__10.html#gae3aa2d1b85a1a7aa64bbdd7d93b245ab">ALT_PINMUX_SHARED_3V_IO_Q4_10_OFST</a>))</td></tr>
<tr class="separator:ga2f87b612fab976dba33bd17f64970793"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a357d30b6741bb81993374040376662"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga4a357d30b6741bb81993374040376662">ALT_PINMUX_SHARED_3V_IO_Q4_11_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__11.html#ga4a0097bddf9782065698bbae80144949">ALT_PINMUX_SHARED_3V_IO_Q4_11_OFST</a>))</td></tr>
<tr class="separator:ga4a357d30b6741bb81993374040376662"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b5c60b8c5143a4879227161c1508f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gaf2b5c60b8c5143a4879227161c1508f6">ALT_PINMUX_SHARED_3V_IO_Q4_12_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__12.html#ga6b5535f49994a6adf2bc132953221b1a">ALT_PINMUX_SHARED_3V_IO_Q4_12_OFST</a>))</td></tr>
<tr class="separator:gaf2b5c60b8c5143a4879227161c1508f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6396780fdfd8839927ec842d5af4faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab6396780fdfd8839927ec842d5af4faa">ALT_PINMUX_SHARED_3V_IO_GRP_OFST</a>&#160;&#160;&#160;0xffd07000</td></tr>
<tr class="separator:gab6396780fdfd8839927ec842d5af4faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c7ba6cdb1b0adb64a3eb979091a3624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab6396780fdfd8839927ec842d5af4faa">ALT_PINMUX_SHARED_3V_IO_GRP_OFST</a>))</td></tr>
<tr class="separator:ga8c7ba6cdb1b0adb64a3eb979091a3624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga906295c4e8a3ec85ff2caee26f6af5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga906295c4e8a3ec85ff2caee26f6af5ad">ALT_PINMUX_SHARED_3V_IO_GRP_LB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a></td></tr>
<tr class="separator:ga906295c4e8a3ec85ff2caee26f6af5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga786eead2bad13cfb65607ed6b68b4dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga786eead2bad13cfb65607ed6b68b4dd6">ALT_PINMUX_SHARED_3V_IO_GRP_UB_ADDR</a>&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + 0x200) - 1))</td></tr>
<tr class="separator:ga786eead2bad13cfb65607ed6b68b4dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5e1c3e3c0bec76a4c273eb3df3c4e863"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__1.html#gae2eb9b0bc45847858c7b95c1f6a83438">ALT_PINMUX_SHARED_3V_IO_Q1_1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__1.html">ALT_PINMUX_SHARED_3V_IO_Q1_1</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gafcaaf7f167193525540c27cff4a20bb0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_2_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__2.html#ga0ad4b0c49ff3895214e77bd90bb79c75">ALT_PINMUX_SHARED_3V_IO_Q1_2_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__2.html">ALT_PINMUX_SHARED_3V_IO_Q1_2</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga7d9965a6c185270f319dc34550458267"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_3_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__3.html#gaccdb27783b3d9bcec2eafe58076356e5">ALT_PINMUX_SHARED_3V_IO_Q1_3_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__3.html">ALT_PINMUX_SHARED_3V_IO_Q1_3</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga371e2d99f6ed55dd4cf5dc1f8c5ef6be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_4_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html#gaa77bcfc4d41276754adcff1db911f87f">ALT_PINMUX_SHARED_3V_IO_Q1_4_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__4.html">ALT_PINMUX_SHARED_3V_IO_Q1_4</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6838b05c48d6b7f53177964e999e92c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_5_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__5.html#gaa0244cc8738427cf7bf6d446c6950dd9">ALT_PINMUX_SHARED_3V_IO_Q1_5_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__5.html">ALT_PINMUX_SHARED_3V_IO_Q1_5</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga06d5f21d79c15cadcd203417a85f75fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_6_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__6.html#gaca56081ce4ce2ed89fc6644fbeeb862f">ALT_PINMUX_SHARED_3V_IO_Q1_6_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__6.html">ALT_PINMUX_SHARED_3V_IO_Q1_6</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga138ffa7e69482c4fcf723ea465a03d7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_7_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__7.html#ga3ab3624418fd00a918abbec96c8cab2a">ALT_PINMUX_SHARED_3V_IO_Q1_7_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__7.html">ALT_PINMUX_SHARED_3V_IO_Q1_7</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gabeef82a70962a7d80e702b4db74a2a88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_8_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__8.html#ga9ecbd6da01f08cb4eb38addc2bc8eac6">ALT_PINMUX_SHARED_3V_IO_Q1_8_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__8.html">ALT_PINMUX_SHARED_3V_IO_Q1_8</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaaf4189069bd37ca505510532b17b38f9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_9_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__9.html#ga03c9342f79d10222c02444213fed65e8">ALT_PINMUX_SHARED_3V_IO_Q1_9_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__9.html">ALT_PINMUX_SHARED_3V_IO_Q1_9</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaad04dd084b23455b1a1da71cabdb8d5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_10_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__10.html#gae4be995584f89e30c7fa1c8d3f689293">ALT_PINMUX_SHARED_3V_IO_Q1_10_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__10.html">ALT_PINMUX_SHARED_3V_IO_Q1_10</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaaf9c649c681ae21d6b4940207a0a01ce"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_11_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__11.html#gafd146be018c7a57c7d35a8ca70495117">ALT_PINMUX_SHARED_3V_IO_Q1_11_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__11.html">ALT_PINMUX_SHARED_3V_IO_Q1_11</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac7843f3bb0f17ca22d85478d452b05ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q1_12_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__12.html#ga09a2c1b741da73bb7ae399d9ecc1a9e5">ALT_PINMUX_SHARED_3V_IO_Q1_12_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q1__12.html">ALT_PINMUX_SHARED_3V_IO_Q1_12</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga1e2226f34a7980ba786c6c69c7703fef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__1.html#ga1e367eddd3095c25f33cd4f572289257">ALT_PINMUX_SHARED_3V_IO_Q2_1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__1.html">ALT_PINMUX_SHARED_3V_IO_Q2_1</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gac6706b80ff3266c9e8c1ed628686c21f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_2_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__2.html#gae605327c07d51120633dbbba229bde56">ALT_PINMUX_SHARED_3V_IO_Q2_2_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__2.html">ALT_PINMUX_SHARED_3V_IO_Q2_2</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga87feff09a18c34b28a3674097dad08f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_3_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__3.html#ga0b083bdecfb7e3a3eb47cbdde649d841">ALT_PINMUX_SHARED_3V_IO_Q2_3_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__3.html">ALT_PINMUX_SHARED_3V_IO_Q2_3</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga52d618aaa8963f7eedce543a092b4cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_4_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__4.html#ga1f093d5d775c0b4ad09b11b6ab7774ee">ALT_PINMUX_SHARED_3V_IO_Q2_4_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__4.html">ALT_PINMUX_SHARED_3V_IO_Q2_4</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf5daaea7f3945897116f0d5e58d40a1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_5_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__5.html#ga35bc75875c796f1abb871f2da42e1c5e">ALT_PINMUX_SHARED_3V_IO_Q2_5_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__5.html">ALT_PINMUX_SHARED_3V_IO_Q2_5</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab7ad2b0266963262c2b08f89a6b548ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_6_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__6.html#gafa263b0596d80d164ccf65930cb7b5a8">ALT_PINMUX_SHARED_3V_IO_Q2_6_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__6.html">ALT_PINMUX_SHARED_3V_IO_Q2_6</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga425d5b7b9dd3db671806b02a6e80d1cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_7_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__7.html#ga402ca20ff1947bc5328f795bcaa1ee0a">ALT_PINMUX_SHARED_3V_IO_Q2_7_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__7.html">ALT_PINMUX_SHARED_3V_IO_Q2_7</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga8c5c7a0b0eb3a4b0f5a647c386c702bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_8_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__8.html#gab5fd3c8b0e8ea850a8906b0a5029ac65">ALT_PINMUX_SHARED_3V_IO_Q2_8_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__8.html">ALT_PINMUX_SHARED_3V_IO_Q2_8</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gadec75d11712a6342a4c20fe6df125a9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_9_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__9.html#ga005a70297ec183fcb86dc4aea071171d">ALT_PINMUX_SHARED_3V_IO_Q2_9_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__9.html">ALT_PINMUX_SHARED_3V_IO_Q2_9</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga35c4185a0e26508a25f379cfaf61781e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_10_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__10.html#ga8e874bcb94915c87f259bd240b764809">ALT_PINMUX_SHARED_3V_IO_Q2_10_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__10.html">ALT_PINMUX_SHARED_3V_IO_Q2_10</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga40a27a51b6d45e18c03f7026676f4640"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_11_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__11.html#ga67551f63b9d6b68f82d93c9c9349acb6">ALT_PINMUX_SHARED_3V_IO_Q2_11_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__11.html">ALT_PINMUX_SHARED_3V_IO_Q2_11</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga94def0de031492fc7528006f7c1439e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q2_12_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__12.html#ga862b7f648f7177150f32215ae263a600">ALT_PINMUX_SHARED_3V_IO_Q2_12_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q2__12.html">ALT_PINMUX_SHARED_3V_IO_Q2_12</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gadf3d762b7ff80cc8fa4b98186cad5968"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__1.html#gaa9e9feb6ec9e2c48a16e61d377710322">ALT_PINMUX_SHARED_3V_IO_Q3_1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__1.html">ALT_PINMUX_SHARED_3V_IO_Q3_1</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga85d4e7336b176e87221cd95a1285d212"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_2_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__2.html#gaee3348a1b35ac546dd5a7af79994aa41">ALT_PINMUX_SHARED_3V_IO_Q3_2_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__2.html">ALT_PINMUX_SHARED_3V_IO_Q3_2</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaddcb3a7c08e549bf96d55fd815c2519e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_3_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__3.html#gad87990376907cc8bf7baea8bfeef276d">ALT_PINMUX_SHARED_3V_IO_Q3_3_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__3.html">ALT_PINMUX_SHARED_3V_IO_Q3_3</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf4411ce191ba4e95e892cb855380e2d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_4_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__4.html#gaa80212ecafb9539294f320eaec23cd1b">ALT_PINMUX_SHARED_3V_IO_Q3_4_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__4.html">ALT_PINMUX_SHARED_3V_IO_Q3_4</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga29f3862a8c0deaa7b41fc2e8867c9b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_5_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__5.html#ga35ef314060a9826a9a8f71f04edee1cb">ALT_PINMUX_SHARED_3V_IO_Q3_5_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__5.html">ALT_PINMUX_SHARED_3V_IO_Q3_5</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf8aa75f95b5fea7bb3b4327450321722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_6_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__6.html#ga0d4a2b6c8aced6be302c6df9593c9bcd">ALT_PINMUX_SHARED_3V_IO_Q3_6_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__6.html">ALT_PINMUX_SHARED_3V_IO_Q3_6</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga09d11a702d25055e8a3a65026a0c3681"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_7_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__7.html#gaa49da46c4ec02bc46ad18f6b05be7a4c">ALT_PINMUX_SHARED_3V_IO_Q3_7_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__7.html">ALT_PINMUX_SHARED_3V_IO_Q3_7</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga886e3515ecca8ee2e2e43692108c3f80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_8_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__8.html#ga65ff3e5dcb710328146e74d105438db9">ALT_PINMUX_SHARED_3V_IO_Q3_8_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__8.html">ALT_PINMUX_SHARED_3V_IO_Q3_8</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf1e8e8f3f1d95885ad73caa615c48ef7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_9_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__9.html#ga484abda0687ad52bee7b84d24744f863">ALT_PINMUX_SHARED_3V_IO_Q3_9_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__9.html">ALT_PINMUX_SHARED_3V_IO_Q3_9</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga9e539fbbbdd0498454d5d3fa60d8c7b6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_10_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__10.html#ga2b05c333543257a217032a794d521a97">ALT_PINMUX_SHARED_3V_IO_Q3_10_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__10.html">ALT_PINMUX_SHARED_3V_IO_Q3_10</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga518381bd9f6e9c7da700c6c2c97d22b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_11_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__11.html#ga1b1fa0cf81596ab85cd7efba28a0e3bd">ALT_PINMUX_SHARED_3V_IO_Q3_11_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__11.html">ALT_PINMUX_SHARED_3V_IO_Q3_11</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab53ddc9b204168344737760cff040b2d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q3_12_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__12.html#ga1286921f3d1bf51eb3fcd802a74a913d">ALT_PINMUX_SHARED_3V_IO_Q3_12_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q3__12.html">ALT_PINMUX_SHARED_3V_IO_Q3_12</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab038450243cc1ce77b9ce68012704404"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_1_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__1.html#ga4d3865ad1835b72215f4406dfb799471">ALT_PINMUX_SHARED_3V_IO_Q4_1_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__1.html">ALT_PINMUX_SHARED_3V_IO_Q4_1</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga9794770100ece9b9eb3787ce63131d4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_2_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__2.html#ga449e00b31d388e4cb613991b2a63dc26">ALT_PINMUX_SHARED_3V_IO_Q4_2_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__2.html">ALT_PINMUX_SHARED_3V_IO_Q4_2</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga13cca3bf288b1a6d35220c3e30b66d06"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_3_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__3.html#gaafae768549728050266ee80dc76cf30b">ALT_PINMUX_SHARED_3V_IO_Q4_3_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__3.html">ALT_PINMUX_SHARED_3V_IO_Q4_3</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga729f6c9d9450b92ab87aeb9ec1617993"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_4_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__4.html#gab10df5fdd596187102f360048b88e6c9">ALT_PINMUX_SHARED_3V_IO_Q4_4_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__4.html">ALT_PINMUX_SHARED_3V_IO_Q4_4</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab5caac1824efd797088a958ed73e2c99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_5_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__5.html#gad7430b52a6481ccbd44a1b004cf74833">ALT_PINMUX_SHARED_3V_IO_Q4_5_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__5.html">ALT_PINMUX_SHARED_3V_IO_Q4_5</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga6d98d8e39600d03d095e9d990fa6af08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_6_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__6.html#ga5aaf8e7f66a3d44877f4edfd351b94ed">ALT_PINMUX_SHARED_3V_IO_Q4_6_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__6.html">ALT_PINMUX_SHARED_3V_IO_Q4_6</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga528cccbcbc8bfe6789a52d8518368bee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_7_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__7.html#gacb9ec73572471c1bb144bb719c72661e">ALT_PINMUX_SHARED_3V_IO_Q4_7_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__7.html">ALT_PINMUX_SHARED_3V_IO_Q4_7</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga27822b07dfeb40cffa1b09e56739ed97"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_8_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__8.html#ga0b6198a163644e7edeed9313c9f8b329">ALT_PINMUX_SHARED_3V_IO_Q4_8_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__8.html">ALT_PINMUX_SHARED_3V_IO_Q4_8</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga5828fd28992e1f9f96355dc18ee30d7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_9_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__9.html#gaa2408b569f42263df2ace846d7a134e6">ALT_PINMUX_SHARED_3V_IO_Q4_9_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__9.html">ALT_PINMUX_SHARED_3V_IO_Q4_9</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga2f87b612fab976dba33bd17f64970793"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_10_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__10.html#gae3aa2d1b85a1a7aa64bbdd7d93b245ab">ALT_PINMUX_SHARED_3V_IO_Q4_10_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__10.html">ALT_PINMUX_SHARED_3V_IO_Q4_10</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="ga4a357d30b6741bb81993374040376662"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_11_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__11.html#ga4a0097bddf9782065698bbae80144949">ALT_PINMUX_SHARED_3V_IO_Q4_11_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__11.html">ALT_PINMUX_SHARED_3V_IO_Q4_11</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gaf2b5c60b8c5143a4879227161c1508f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_Q4_12_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__12.html#ga6b5535f49994a6adf2bc132953221b1a">ALT_PINMUX_SHARED_3V_IO_Q4_12_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___q4__12.html">ALT_PINMUX_SHARED_3V_IO_Q4_12</a> register for the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> instance. </p>

</div>
</div>
<a class="anchor" id="gab6396780fdfd8839927ec842d5af4faa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_GRP_OFST&#160;&#160;&#160;0xffd07000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The base address byte offset for the start of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="ga8c7ba6cdb1b0adb64a3eb979091a3624"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_GRP_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, (<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, ALT_HPS_ADDR) + <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#gab6396780fdfd8839927ec842d5af4faa">ALT_PINMUX_SHARED_3V_IO_GRP_OFST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The start address of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="ga906295c4e8a3ec85ff2caee26f6af5ad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_GRP_LB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The lower bound address range of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> component. </p>

</div>
</div>
<a class="anchor" id="ga786eead2bad13cfb65607ed6b68b4dd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_PINMUX_SHARED_3V_IO_GRP_UB_ADDR&#160;&#160;&#160;<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(void *, ((<a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l.html#ga0c0d803769fc22ce2c319fc475febbde">ALT_CAST</a>(char *, <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p___i_n_s_t.html#ga8c7ba6cdb1b0adb64a3eb979091a3624">ALT_PINMUX_SHARED_3V_IO_GRP_ADDR</a>) + 0x200) - 1))</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The upper bound address range of the <a class="el" href="group___a_l_t___p_i_n_m_u_x___s_h_a_r_e_d__3_v___i_o___g_r_p.html">ALT_PINMUX_SHARED_3V_IO_GRP</a> component. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:54 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
