// Seed: 3235706370
module module_0 (
    output tri1 id_0
);
  assign id_0 = -1;
  logic id_2 = "";
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    input  tri0 id_2,
    input  tri0 id_3,
    output wire id_4,
    input  wand id_5,
    output wire id_6,
    input  tri0 id_7,
    output wand id_8,
    input  tri0 id_9,
    output tri  id_10,
    output wire id_11
);
  logic id_13;
  module_0 modCall_1 (id_11);
  assign id_0 = 1;
endmodule
module module_2 ();
  parameter id_1 = 1;
  logic id_2;
  logic [7:0][""] id_3, id_4;
  wire id_5;
endmodule
module module_3 (
    input wor id_0
);
  wire id_2;
  ;
  wire id_3;
  module_2 modCall_1 ();
endmodule
