abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2531465778
maxLevel = 4
n849 is replaced by n497 with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit appNtk/c7552_1_0_2736_69.4.blif
time = 66226467 us
--------------- round 2 ---------------
seed = 2531465778
maxLevel = 4
n770 is replaced by n430 with estimated error 0
error = 0
area = 2719
delay = 69.4
#gates = 1112
output circuit appNtk/c7552_2_0_2719_69.4.blif
time = 126860366 us
--------------- round 3 ---------------
seed = 2531465778
maxLevel = 4
n1169 is replaced by one with estimated error 0
error = 0
area = 2710
delay = 69.4
#gates = 1109
output circuit appNtk/c7552_3_0_2710_69.4.blif
time = 186622732 us
--------------- round 4 ---------------
seed = 2531465778
maxLevel = 4
n1391 is replaced by n494 with estimated error 0
error = 0
area = 2707
delay = 69.4
#gates = 1107
output circuit appNtk/c7552_4_0_2707_69.4.blif
time = 244796920 us
--------------- round 5 ---------------
seed = 2531465778
maxLevel = 4
n756 is replaced by zero with estimated error 0
error = 0
area = 2704
delay = 69.4
#gates = 1105
output circuit appNtk/c7552_5_0_2704_69.4.blif
time = 298112829 us
--------------- round 6 ---------------
seed = 2531465778
maxLevel = 4
n1335 is replaced by n1230 with estimated error 0
error = 0
area = 2701
delay = 69.4
#gates = 1103
output circuit appNtk/c7552_6_0_2701_69.4.blif
time = 344459856 us
--------------- round 7 ---------------
seed = 2531465778
maxLevel = 4
n1136 is replaced by n1144 with estimated error 0
error = 0
area = 2698
delay = 69.4
#gates = 1102
output circuit appNtk/c7552_7_0_2698_69.4.blif
time = 385914771 us
--------------- round 8 ---------------
seed = 2531465778
maxLevel = 4
n840 is replaced by n718 with estimated error 0
error = 0
area = 2695
delay = 69.4
#gates = 1101
output circuit appNtk/c7552_8_0_2695_69.4.blif
time = 409891264 us
--------------- round 9 ---------------
seed = 2531465778
maxLevel = 4
n1187 is replaced by n593 with estimated error 0
error = 0
area = 2693
delay = 69.4
#gates = 1100
output circuit appNtk/c7552_9_0_2693_69.4.blif
time = 424902868 us
--------------- round 10 ---------------
seed = 2531465778
maxLevel = 4
n1188 is replaced by n1173 with estimated error 0
error = 0
area = 2691
delay = 69.4
#gates = 1099
output circuit appNtk/c7552_10_0_2691_69.4.blif
time = 438982290 us
--------------- round 11 ---------------
seed = 2531465778
maxLevel = 4
n1020 is replaced by n376 with estimated error 0
error = 0
area = 2689
delay = 69.4
#gates = 1098
output circuit appNtk/c7552_11_0_2689_69.4.blif
time = 456539695 us
--------------- round 12 ---------------
seed = 2531465778
maxLevel = 4
n782 is replaced by n692 with estimated error 0
error = 0
area = 2687
delay = 69.4
#gates = 1097
output circuit appNtk/c7552_12_0_2687_69.4.blif
time = 470107992 us
--------------- round 13 ---------------
seed = 2531465778
maxLevel = 4
n825 is replaced by n1057 with estimated error 0
error = 0
area = 2681
delay = 69.4
#gates = 1095
output circuit appNtk/c7552_13_0_2681_69.4.blif
time = 487198646 us
--------------- round 14 ---------------
seed = 2531465778
maxLevel = 4
n823 is replaced by zero with estimated error 0
error = 0
area = 2679
delay = 69.4
#gates = 1094
output circuit appNtk/c7552_14_0_2679_69.4.blif
time = 506095565 us
--------------- round 15 ---------------
seed = 2531465778
maxLevel = 4
n777 is replaced by n1061 with estimated error 0
error = 0
area = 2677
delay = 69.4
#gates = 1093
output circuit appNtk/c7552_15_0_2677_69.4.blif
time = 522791637 us
--------------- round 16 ---------------
seed = 2531465778
maxLevel = 4
n588 is replaced by n418 with estimated error 0
error = 0
area = 2676
delay = 65.9
#gates = 1092
output circuit appNtk/c7552_16_0_2676_65.9.blif
time = 536462206 us
--------------- round 17 ---------------
seed = 2531465778
maxLevel = 4
n1183 is replaced by n593 with estimated error 0
error = 0
area = 2675
delay = 65.9
#gates = 1091
output circuit appNtk/c7552_17_0_2675_65.9.blif
time = 550659132 us
--------------- round 18 ---------------
seed = 2531465778
maxLevel = 4
n1341 is replaced by n1330 with estimated error 0
error = 0
area = 2674
delay = 65.9
#gates = 1090
output circuit appNtk/c7552_18_0_2674_65.9.blif
time = 568276638 us
--------------- round 19 ---------------
seed = 2531465778
maxLevel = 4
n822 is replaced by n405 with estimated error 2e-05
error = 2e-05
area = 2668
delay = 65.9
#gates = 1088
output circuit appNtk/c7552_19_2e-05_2668_65.9.blif
time = 588706426 us
--------------- round 20 ---------------
seed = 2531465778
maxLevel = 4
n826 is replaced by n649 with estimated error 2e-05
error = 2e-05
area = 2666
delay = 65.9
#gates = 1087
output circuit appNtk/c7552_20_2e-05_2666_65.9.blif
time = 602217531 us
--------------- round 21 ---------------
seed = 2531465778
maxLevel = 4
n850 is replaced by n496 with estimated error 3e-05
error = 3e-05
area = 2663
delay = 65.9
#gates = 1086
output circuit appNtk/c7552_21_3e-05_2663_65.9.blif
time = 615976201 us
--------------- round 22 ---------------
seed = 2531465778
maxLevel = 4
n693 is replaced by n786 with estimated error 4e-05
error = 4e-05
area = 2661
delay = 65.9
#gates = 1085
output circuit appNtk/c7552_22_4e-05_2661_65.9.blif
time = 629447071 us
--------------- round 23 ---------------
seed = 2531465778
maxLevel = 4
n853 is replaced by n468 with estimated error 5e-05
error = 5e-05
area = 2659
delay = 65.9
#gates = 1084
output circuit appNtk/c7552_23_5e-05_2659_65.9.blif
time = 642774542 us
--------------- round 24 ---------------
seed = 2531465778
maxLevel = 4
n772 is replaced by one with estimated error 6e-05
error = 6e-05
area = 2654
delay = 65.9
#gates = 1082
output circuit appNtk/c7552_24_6e-05_2654_65.9.blif
time = 657895457 us
--------------- round 25 ---------------
seed = 2531465778
maxLevel = 4
n852 is replaced by n439 with estimated error 7e-05
error = 7e-05
area = 2652
delay = 65.9
#gates = 1081
output circuit appNtk/c7552_25_7e-05_2652_65.9.blif
time = 676574699 us
--------------- round 26 ---------------
seed = 2531465778
maxLevel = 4
n688 is replaced by n473 with estimated error 0.00011
error = 0.00011
area = 2650
delay = 65.9
#gates = 1080
output circuit appNtk/c7552_26_0.00011_2650_65.9.blif
time = 698874842 us
--------------- round 27 ---------------
seed = 2531465778
maxLevel = 4
n695 is replaced by n676 with estimated error 0.0001
error = 0.0001
area = 2645
delay = 65.9
#gates = 1078
output circuit appNtk/c7552_27_0.0001_2645_65.9.blif
time = 716059829 us
--------------- round 28 ---------------
seed = 2531465778
maxLevel = 4
n827 is replaced by n518 with estimated error 0.00012
error = 0.00012
area = 2642
delay = 65.9
#gates = 1077
output circuit appNtk/c7552_28_0.00012_2642_65.9.blif
time = 732933976 us
--------------- round 29 ---------------
seed = 2531465778
maxLevel = 4
n868 is replaced by zero with estimated error 0.00014
error = 0.00014
area = 2640
delay = 65.9
#gates = 1076
output circuit appNtk/c7552_29_0.00014_2640_65.9.blif
time = 749359285 us
--------------- round 30 ---------------
seed = 2531465778
maxLevel = 4
n819 is replaced by n751 with inverter with estimated error 0.00017
error = 0.00017
area = 2637
delay = 65.9
#gates = 1076
output circuit appNtk/c7552_30_0.00017_2637_65.9.blif
time = 766333352 us
--------------- round 31 ---------------
seed = 2531465778
maxLevel = 4
n855 is replaced by n1054 with estimated error 0.00028
error = 0.00028
area = 2627
delay = 65.9
#gates = 1072
output circuit appNtk/c7552_31_0.00028_2627_65.9.blif
time = 783020071 us
--------------- round 32 ---------------
seed = 2531465778
maxLevel = 4
n820 is replaced by one with estimated error 0.00034
error = 0.00034
area = 2623
delay = 65.9
#gates = 1070
output circuit appNtk/c7552_32_0.00034_2623_65.9.blif
time = 799983532 us
--------------- round 33 ---------------
seed = 2531465778
maxLevel = 4
n673 is replaced by zero with estimated error 0.00034
error = 0.00034
area = 2621
delay = 65.9
#gates = 1069
output circuit appNtk/c7552_33_0.00034_2621_65.9.blif
time = 816593103 us
--------------- round 34 ---------------
seed = 2531465778
maxLevel = 4
n871 is replaced by n376 with estimated error 0.00041
error = 0.00041
area = 2614
delay = 65.9
#gates = 1066
output circuit appNtk/c7552_34_0.00041_2614_65.9.blif
time = 833416235 us
--------------- round 35 ---------------
seed = 2531465778
maxLevel = 4
n808 is replaced by n667 with estimated error 0.00046
error = 0.00046
area = 2611
delay = 65.9
#gates = 1065
output circuit appNtk/c7552_35_0.00046_2611_65.9.blif
time = 850014681 us
--------------- round 36 ---------------
seed = 2531465778
maxLevel = 4
n876 is replaced by n791 with estimated error 0.00141
error = 0.00141
area = 2569
delay = 65.9
#gates = 1051
output circuit appNtk/c7552_36_0.00141_2569_65.9.blif
time = 866628688 us
--------------- round 37 ---------------
seed = 2531465778
maxLevel = 4
n858 is replaced by n678 with inverter with estimated error 0.00157
error = 0.00157
area = 2562
delay = 65.9
#gates = 1049
output circuit appNtk/c7552_37_0.00157_2562_65.9.blif
time = 882878139 us
--------------- round 38 ---------------
seed = 2531465778
maxLevel = 4
n1444 is replaced by n674 with estimated error 0.00166
error = 0.00166
area = 2559
delay = 65.9
#gates = 1047
output circuit appNtk/c7552_38_0.00166_2559_65.9.blif
time = 899006608 us
--------------- round 39 ---------------
seed = 2531465778
maxLevel = 4
n745 is replaced by one with estimated error 0.00227
error = 0.00227
area = 2549
delay = 65.9
#gates = 1043
output circuit appNtk/c7552_39_0.00227_2549_65.9.blif
time = 914948085 us
--------------- round 40 ---------------
seed = 2531465778
maxLevel = 4
n877 is replaced by n789 with estimated error 0.00346
error = 0.00346
area = 2532
delay = 65.9
#gates = 1037
output circuit appNtk/c7552_40_0.00346_2532_65.9.blif
time = 930315138 us
--------------- round 41 ---------------
seed = 2531465778
maxLevel = 4
n834 is replaced by n700 with estimated error 0.00404
error = 0.00404
area = 2526
delay = 65.9
#gates = 1035
output circuit appNtk/c7552_41_0.00404_2526_65.9.blif
time = 945745129 us
--------------- round 42 ---------------
seed = 2531465778
maxLevel = 4
n700 is replaced by n698 with estimated error 0.00428
error = 0.00428
area = 2524
delay = 65.9
#gates = 1034
output circuit appNtk/c7552_42_0.00428_2524_65.9.blif
time = 960982986 us
--------------- round 43 ---------------
seed = 2531465778
maxLevel = 4
n836 is replaced by n711 with estimated error 0.00605
error = 0.00605
area = 2517
delay = 65.9
#gates = 1031
output circuit appNtk/c7552_43_0.00605_2517_65.9.blif
time = 976368540 us
--------------- round 44 ---------------
seed = 2531465778
maxLevel = 4
n656 is replaced by n1074 with estimated error 0.00838
error = 0.00838
area = 2509
delay = 65.9
#gates = 1028
output circuit appNtk/c7552_44_0.00838_2509_65.9.blif
time = 991529458 us
--------------- round 45 ---------------
seed = 2531465778
maxLevel = 4
n837 is replaced by n720 with estimated error 0.01229
error = 0.01229
area = 2502
delay = 65.9
#gates = 1025
output circuit appNtk/c7552_45_0.01229_2502_65.9.blif
time = 1006625447 us
--------------- round 46 ---------------
seed = 2531465778
maxLevel = 4
n658 is replaced by n1073 with estimated error 0.01631
error = 0.01631
area = 2495
delay = 65.9
#gates = 1022
output circuit appNtk/c7552_46_0.01631_2495_65.9.blif
time = 1021648823 us
--------------- round 47 ---------------
seed = 2531465778
maxLevel = 4
n839 is replaced by n708 with estimated error 0.0236
error = 0.0236
area = 2488
delay = 65.9
#gates = 1019
output circuit appNtk/c7552_47_0.0236_2488_65.9.blif
time = 1036571355 us
--------------- round 48 ---------------
seed = 2531465778
maxLevel = 4
n659 is replaced by zero with estimated error 0.02736
error = 0.02736
area = 2486
delay = 65.9
#gates = 1018
output circuit appNtk/c7552_48_0.02736_2486_65.9.blif
time = 1051484072 us
--------------- round 49 ---------------
seed = 2531465778
maxLevel = 4
exceed error bound
