function dbl_buffer_init_xblock(depth, latency)



%% inports
xlsub2_rw_mode = xInport('rw_mode');
xlsub2_wr_addr = xInport('wr_addr');
xlsub2_rd_addr = xInport('rd_addr');
xlsub2_din1 = xInport('din1');
xlsub2_we = xInport('we');

%% outports
xlsub2_dout = xOutport('dout');

%% diagram

% block: reorder_xblock_models/dbl_buffer/Constant
xlsub2_Constant_out1 = xSignal;
xlsub2_Constant = xBlock(struct('source', 'Constant', 'name', 'Constant'), ...
                         struct('arith_type', 'Boolean', ...
                                'const', 0, ...
                                'n_bits', 1, ...
                                'bin_pt', 0, ...
                                'explicit_period', 'on'), ...
                         {}, ...
                         {xlsub2_Constant_out1});

% block: reorder_xblock_models/dbl_buffer/Mux
xlsub2_Mux_out1 = xSignal;
xlsub2_Mux = xBlock(struct('source', 'Mux', 'name', 'Mux'), ...
                    struct('latency', 1, ...
                           'arith_type', 'Signed  (2''s comp)', ...
                           'n_bits', 8, ...
                           'bin_pt', 2), ...
                    {xlsub2_rw_mode, xlsub2_wr_addr, xlsub2_rd_addr}, ...
                    {xlsub2_Mux_out1});

% block: reorder_xblock_models/dbl_buffer/Mux2
xlsub2_Mux2_out1 = xSignal;
xlsub2_Mux2 = xBlock(struct('source', 'Mux', 'name', 'Mux2'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_rw_mode, xlsub2_we, xlsub2_Constant_out1}, ...
                     {xlsub2_Mux2_out1});

% block: reorder_xblock_models/dbl_buffer/Mux3
xlsub2_Mux3_out1 = xSignal;
xlsub2_Mux3 = xBlock(struct('source', 'Mux', 'name', 'Mux3'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_rw_mode, xlsub2_rd_addr, xlsub2_wr_addr}, ...
                     {xlsub2_Mux3_out1});

% block: reorder_xblock_models/dbl_buffer/Mux5
xlsub2_Mux5_out1 = xSignal;
xlsub2_Mux5 = xBlock(struct('source', 'Mux', 'name', 'Mux5'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_rw_mode, xlsub2_Constant_out1, xlsub2_we}, ...
                     {xlsub2_Mux5_out1});

% block: reorder_xblock_models/dbl_buffer/Mux6
xlsub2_delay_out1 = xSignal;
xlsub2_bram1_out1 = xSignal;
xlsub2_bram0_out1 = xSignal;
xlsub2_Mux6 = xBlock(struct('source', 'Mux', 'name', 'Mux6'), ...
                     struct('latency', 1, ...
                            'arith_type', 'Signed  (2''s comp)', ...
                            'n_bits', 8, ...
                            'bin_pt', 2), ...
                     {xlsub2_delay_out1, xlsub2_bram1_out1, xlsub2_bram0_out1}, ...
                     {xlsub2_dout});

% block: reorder_xblock_models/dbl_buffer/bram0
xlsub2_delay1_out1 = xSignal;
xlsub2_bram0 = xBlock(struct('source', 'Single Port RAM', 'name', 'bram0'), ...
                      struct('depth', depth, ...
                             'initVector', 0, ...
                             'write_mode', 'Read Before Write', ...
                             'latency', latency, ...
                             'use_rpm', 'off'), ...
                      {xlsub2_Mux_out1, xlsub2_delay1_out1, xlsub2_Mux2_out1}, ...
                      {xlsub2_bram0_out1});

% block: reorder_xblock_models/dbl_buffer/bram1
xlsub2_delay2_out1 = xSignal;
xlsub2_bram1 = xBlock(struct('source', 'Single Port RAM', 'name', 'bram1'), ...
                      struct('depth', depth, ...
                             'initVector', 0, ...
                             'write_mode', 'Read Before Write', ...
                             'latency', latency, ...
                             'use_rpm', 'off'), ...
                      {xlsub2_Mux3_out1, xlsub2_delay2_out1, xlsub2_Mux5_out1}, ...
                      {xlsub2_bram1_out1});

% block: reorder_xblock_models/dbl_buffer/delay
xlsub2_delay = xBlock(struct('source', 'Delay', 'name', 'delay'), ...
                      struct('latency', latency + 1), ...
                      {xlsub2_rw_mode}, ...
                      {xlsub2_delay_out1});

% block: reorder_xblock_models/dbl_buffer/delay1
xlsub2_delay1 = xBlock(struct('source', 'Delay', 'name', 'delay1'), ...
                       [], ...
                       {xlsub2_din1}, ...
                       {xlsub2_delay1_out1});

% block: reorder_xblock_models/dbl_buffer/delay2
xlsub2_delay2 = xBlock(struct('source', 'Delay', 'name', 'delay2'), ...
                       [], ...
                       {xlsub2_din1}, ...
                       {xlsub2_delay2_out1});



end

