// Seed: 1352602020
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input id_7;
  inout id_6;
  input id_5;
  input id_4;
  inout id_3;
  output id_2;
  inout id_1;
  assign id_3 = 1;
  assign id_3 = 1 ? id_4 == id_5 : id_5;
  assign id_3 = id_4 ? 1'h0 : 1'b0;
  always @(posedge 1'b0 or posedge id_7) begin
    id_3 <= 1;
    if (id_1) id_2 <= #1 1;
    else id_6[1] <= id_7;
  end
endmodule
