Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -i /home/a-l-r/co/src/src/include -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/a-l-r/co/src/project/pipelined3_tb_isim_beh.exe -prj /home/a-l-r/co/src/project/pipelined3_tb_beh.prj work.pipelined3_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/pff.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-hazard.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-forward.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/devices/timer.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/rf.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/pc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/npc.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/md.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/im.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/ext.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/dm.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/cp0.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/cmp.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/alu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/datapath/ac.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/control/pipelined3-function.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/cpu/pipelined3-cpu.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/bridge/bridge.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../src/mips/pipelined3.v" into library work
Analyzing Verilog file "/home/a-l-r/co/src/project/../tests/cpu/pipelined3/pipelined3_tb.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/a-l-r/co/src/project/../src/cpu/pipelined3-cpu.v" Line 353: Port out is not connected to this instance
Completed static elaboration
Fuse Memory Usage: 83920 KB
Fuse CPU Usage: 950 ms
Compiling module kind
Compiling module pff(BIT_WIDTH=5)
Compiling module forward
Compiling module hazard
Compiling module control
Compiling module npc
Compiling module pc
Compiling module im
Compiling module pff
Compiling module rf
Compiling module ext
Compiling module cmp
Compiling module alu
Compiling module md
Compiling module ac
Compiling module dm
Compiling module cp0
Compiling module cpu
Compiling module timer
Compiling module timer(BASE=32'b0111111100010000)
Compiling module bridge
Compiling module mips
Compiling module pipelined3_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 24 Verilog Units
Built simulation executable /home/a-l-r/co/src/project/pipelined3_tb_isim_beh.exe
Fuse Memory Usage: 1173088 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 7700 ms
