// Seed: 2457079965
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  id_5 :
  assert property (@(1 or posedge id_1) id_1)
  else;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  tri1 id_3 = 1;
  module_0(
      id_3, id_2, id_2
  );
endmodule
module module_2 (
    output wor   id_0,
    output logic id_1,
    output tri   id_2
);
  always begin
    begin
      if (id_4);
      id_1 <= id_4;
    end
  end
  tri0 id_5;
  assign id_1 = 1'b0;
  assign id_2 = id_5;
  wire id_6;
  module_0(
      id_6, id_6, id_6
  );
endmodule
