

================================================================
== Vitis HLS Report for 'srcnn'
================================================================
* Date:           Thu Oct 30 18:13:33 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  23934976|  23934976|  0.239 sec|  0.239 sec|  23934977|  23934977|       no|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%output_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_ftmap"   --->   Operation 15 'read' 'output_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (1.00ns)   --->   "%conv3_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_biases"   --->   Operation 16 'read' 'conv3_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 17 [1/1] (1.00ns)   --->   "%conv3_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv3_weights"   --->   Operation 17 'read' 'conv3_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 18 [1/1] (1.00ns)   --->   "%conv2_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_biases"   --->   Operation 18 'read' 'conv2_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 19 [1/1] (1.00ns)   --->   "%conv2_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv2_weights"   --->   Operation 19 'read' 'conv2_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%conv1_biases_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_biases"   --->   Operation 20 'read' 'conv1_biases_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%conv1_weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %conv1_weights"   --->   Operation 21 'read' 'conv1_weights_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_ftmap"   --->   Operation 22 'read' 'input_ftmap_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv1_weights_local = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 23 'alloca' 'conv1_weights_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%conv1_weights_local_1 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 24 'alloca' 'conv1_weights_local_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%conv1_weights_local_2 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 25 'alloca' 'conv1_weights_local_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%conv1_weights_local_3 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 26 'alloca' 'conv1_weights_local_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%conv1_weights_local_4 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 27 'alloca' 'conv1_weights_local_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%conv1_weights_local_5 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 28 'alloca' 'conv1_weights_local_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%conv1_weights_local_6 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 29 'alloca' 'conv1_weights_local_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv1_weights_local_7 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 30 'alloca' 'conv1_weights_local_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%conv1_weights_local_8 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 31 'alloca' 'conv1_weights_local_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv1_weights_local_9 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 32 'alloca' 'conv1_weights_local_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%conv1_weights_local_10 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 33 'alloca' 'conv1_weights_local_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%conv1_weights_local_11 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 34 'alloca' 'conv1_weights_local_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%conv1_weights_local_12 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 35 'alloca' 'conv1_weights_local_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_weights_local_13 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 36 'alloca' 'conv1_weights_local_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv1_weights_local_14 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 37 'alloca' 'conv1_weights_local_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%conv1_weights_local_15 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 38 'alloca' 'conv1_weights_local_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%conv1_weights_local_16 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 39 'alloca' 'conv1_weights_local_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%conv1_weights_local_17 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 40 'alloca' 'conv1_weights_local_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%conv1_weights_local_18 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 41 'alloca' 'conv1_weights_local_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%conv1_weights_local_19 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 42 'alloca' 'conv1_weights_local_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%conv1_weights_local_20 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 43 'alloca' 'conv1_weights_local_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%conv1_weights_local_21 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 44 'alloca' 'conv1_weights_local_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%conv1_weights_local_22 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 45 'alloca' 'conv1_weights_local_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%conv1_weights_local_23 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 46 'alloca' 'conv1_weights_local_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%conv1_weights_local_24 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 47 'alloca' 'conv1_weights_local_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%conv1_weights_local_25 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 48 'alloca' 'conv1_weights_local_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%conv1_weights_local_26 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 49 'alloca' 'conv1_weights_local_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%conv1_weights_local_27 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 50 'alloca' 'conv1_weights_local_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%conv1_weights_local_28 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 51 'alloca' 'conv1_weights_local_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%conv1_weights_local_29 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 52 'alloca' 'conv1_weights_local_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%conv1_weights_local_30 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 53 'alloca' 'conv1_weights_local_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%conv1_weights_local_31 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 54 'alloca' 'conv1_weights_local_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%conv1_weights_local_32 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 55 'alloca' 'conv1_weights_local_32' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%conv1_weights_local_33 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 56 'alloca' 'conv1_weights_local_33' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%conv1_weights_local_34 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 57 'alloca' 'conv1_weights_local_34' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%conv1_weights_local_35 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 58 'alloca' 'conv1_weights_local_35' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%conv1_weights_local_36 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 59 'alloca' 'conv1_weights_local_36' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%conv1_weights_local_37 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 60 'alloca' 'conv1_weights_local_37' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_weights_local_38 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 61 'alloca' 'conv1_weights_local_38' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%conv1_weights_local_39 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 62 'alloca' 'conv1_weights_local_39' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%conv1_weights_local_40 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 63 'alloca' 'conv1_weights_local_40' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%conv1_weights_local_41 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 64 'alloca' 'conv1_weights_local_41' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%conv1_weights_local_42 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 65 'alloca' 'conv1_weights_local_42' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%conv1_weights_local_43 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 66 'alloca' 'conv1_weights_local_43' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%conv1_weights_local_44 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 67 'alloca' 'conv1_weights_local_44' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%conv1_weights_local_45 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 68 'alloca' 'conv1_weights_local_45' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%conv1_weights_local_46 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 69 'alloca' 'conv1_weights_local_46' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%conv1_weights_local_47 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 70 'alloca' 'conv1_weights_local_47' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%conv1_weights_local_48 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 71 'alloca' 'conv1_weights_local_48' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%conv1_weights_local_49 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 72 'alloca' 'conv1_weights_local_49' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%conv1_weights_local_50 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 73 'alloca' 'conv1_weights_local_50' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%conv1_weights_local_51 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 74 'alloca' 'conv1_weights_local_51' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%conv1_weights_local_52 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 75 'alloca' 'conv1_weights_local_52' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%conv1_weights_local_53 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 76 'alloca' 'conv1_weights_local_53' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%conv1_weights_local_54 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 77 'alloca' 'conv1_weights_local_54' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%conv1_weights_local_55 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 78 'alloca' 'conv1_weights_local_55' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv1_weights_local_56 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 79 'alloca' 'conv1_weights_local_56' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv1_weights_local_57 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 80 'alloca' 'conv1_weights_local_57' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv1_weights_local_58 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 81 'alloca' 'conv1_weights_local_58' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv1_weights_local_59 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 82 'alloca' 'conv1_weights_local_59' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%conv1_weights_local_60 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 83 'alloca' 'conv1_weights_local_60' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%conv1_weights_local_61 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 84 'alloca' 'conv1_weights_local_61' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%conv1_weights_local_62 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 85 'alloca' 'conv1_weights_local_62' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%conv1_weights_local_63 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 86 'alloca' 'conv1_weights_local_63' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%conv1_weights_local_64 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 87 'alloca' 'conv1_weights_local_64' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%conv1_weights_local_65 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 88 'alloca' 'conv1_weights_local_65' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%conv1_weights_local_66 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 89 'alloca' 'conv1_weights_local_66' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%conv1_weights_local_67 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 90 'alloca' 'conv1_weights_local_67' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%conv1_weights_local_68 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 91 'alloca' 'conv1_weights_local_68' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%conv1_weights_local_69 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 92 'alloca' 'conv1_weights_local_69' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%conv1_weights_local_70 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 93 'alloca' 'conv1_weights_local_70' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%conv1_weights_local_71 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 94 'alloca' 'conv1_weights_local_71' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%conv1_weights_local_72 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 95 'alloca' 'conv1_weights_local_72' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%conv1_weights_local_73 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 96 'alloca' 'conv1_weights_local_73' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%conv1_weights_local_74 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 97 'alloca' 'conv1_weights_local_74' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%conv1_weights_local_75 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 98 'alloca' 'conv1_weights_local_75' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%conv1_weights_local_76 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 99 'alloca' 'conv1_weights_local_76' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%conv1_weights_local_77 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 100 'alloca' 'conv1_weights_local_77' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%conv1_weights_local_78 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 101 'alloca' 'conv1_weights_local_78' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%conv1_weights_local_79 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 102 'alloca' 'conv1_weights_local_79' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%conv1_weights_local_80 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 103 'alloca' 'conv1_weights_local_80' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%conv1_weights_local_81 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 104 'alloca' 'conv1_weights_local_81' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%conv1_weights_local_82 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 105 'alloca' 'conv1_weights_local_82' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%conv1_weights_local_83 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 106 'alloca' 'conv1_weights_local_83' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_weights_local_84 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 107 'alloca' 'conv1_weights_local_84' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%conv1_weights_local_85 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 108 'alloca' 'conv1_weights_local_85' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%conv1_weights_local_86 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 109 'alloca' 'conv1_weights_local_86' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%conv1_weights_local_87 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 110 'alloca' 'conv1_weights_local_87' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%conv1_weights_local_88 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 111 'alloca' 'conv1_weights_local_88' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%conv1_weights_local_89 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 112 'alloca' 'conv1_weights_local_89' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%conv1_weights_local_90 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 113 'alloca' 'conv1_weights_local_90' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%conv1_weights_local_91 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 114 'alloca' 'conv1_weights_local_91' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%conv1_weights_local_92 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 115 'alloca' 'conv1_weights_local_92' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%conv1_weights_local_93 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 116 'alloca' 'conv1_weights_local_93' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%conv1_weights_local_94 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 117 'alloca' 'conv1_weights_local_94' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%conv1_weights_local_95 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 118 'alloca' 'conv1_weights_local_95' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%conv1_weights_local_96 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 119 'alloca' 'conv1_weights_local_96' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%conv1_weights_local_97 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 120 'alloca' 'conv1_weights_local_97' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%conv1_weights_local_98 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 121 'alloca' 'conv1_weights_local_98' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%conv1_weights_local_99 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 122 'alloca' 'conv1_weights_local_99' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%conv1_weights_local_100 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 123 'alloca' 'conv1_weights_local_100' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%conv1_weights_local_101 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 124 'alloca' 'conv1_weights_local_101' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%conv1_weights_local_102 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 125 'alloca' 'conv1_weights_local_102' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%conv1_weights_local_103 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 126 'alloca' 'conv1_weights_local_103' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%conv1_weights_local_104 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 127 'alloca' 'conv1_weights_local_104' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%conv1_weights_local_105 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 128 'alloca' 'conv1_weights_local_105' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%conv1_weights_local_106 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 129 'alloca' 'conv1_weights_local_106' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%conv1_weights_local_107 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 130 'alloca' 'conv1_weights_local_107' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%conv1_weights_local_108 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 131 'alloca' 'conv1_weights_local_108' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%conv1_weights_local_109 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 132 'alloca' 'conv1_weights_local_109' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%conv1_weights_local_110 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 133 'alloca' 'conv1_weights_local_110' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%conv1_weights_local_111 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 134 'alloca' 'conv1_weights_local_111' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%conv1_weights_local_112 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 135 'alloca' 'conv1_weights_local_112' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%conv1_weights_local_113 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 136 'alloca' 'conv1_weights_local_113' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%conv1_weights_local_114 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 137 'alloca' 'conv1_weights_local_114' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%conv1_weights_local_115 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 138 'alloca' 'conv1_weights_local_115' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%conv1_weights_local_116 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 139 'alloca' 'conv1_weights_local_116' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%conv1_weights_local_117 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 140 'alloca' 'conv1_weights_local_117' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%conv1_weights_local_118 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 141 'alloca' 'conv1_weights_local_118' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%conv1_weights_local_119 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 142 'alloca' 'conv1_weights_local_119' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%conv1_weights_local_120 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 143 'alloca' 'conv1_weights_local_120' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%conv1_weights_local_121 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 144 'alloca' 'conv1_weights_local_121' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_weights_local_122 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 145 'alloca' 'conv1_weights_local_122' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%conv1_weights_local_123 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 146 'alloca' 'conv1_weights_local_123' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%conv1_weights_local_124 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 147 'alloca' 'conv1_weights_local_124' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%conv1_weights_local_125 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 148 'alloca' 'conv1_weights_local_125' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%conv1_weights_local_126 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 149 'alloca' 'conv1_weights_local_126' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%conv1_weights_local_127 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 150 'alloca' 'conv1_weights_local_127' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%conv1_weights_local_128 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 151 'alloca' 'conv1_weights_local_128' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%conv1_weights_local_129 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 152 'alloca' 'conv1_weights_local_129' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%conv1_weights_local_130 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 153 'alloca' 'conv1_weights_local_130' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%conv1_weights_local_131 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 154 'alloca' 'conv1_weights_local_131' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_weights_local_132 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 155 'alloca' 'conv1_weights_local_132' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%conv1_weights_local_133 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 156 'alloca' 'conv1_weights_local_133' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%conv1_weights_local_134 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 157 'alloca' 'conv1_weights_local_134' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%conv1_weights_local_135 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 158 'alloca' 'conv1_weights_local_135' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%conv1_weights_local_136 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 159 'alloca' 'conv1_weights_local_136' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv1_weights_local_137 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 160 'alloca' 'conv1_weights_local_137' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%conv1_weights_local_138 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 161 'alloca' 'conv1_weights_local_138' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%conv1_weights_local_139 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 162 'alloca' 'conv1_weights_local_139' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%conv1_weights_local_140 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 163 'alloca' 'conv1_weights_local_140' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%conv1_weights_local_141 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 164 'alloca' 'conv1_weights_local_141' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%conv1_weights_local_142 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 165 'alloca' 'conv1_weights_local_142' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%conv1_weights_local_143 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 166 'alloca' 'conv1_weights_local_143' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%conv1_weights_local_144 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 167 'alloca' 'conv1_weights_local_144' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%conv1_weights_local_145 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 168 'alloca' 'conv1_weights_local_145' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%conv1_weights_local_146 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 169 'alloca' 'conv1_weights_local_146' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%conv1_weights_local_147 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 170 'alloca' 'conv1_weights_local_147' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%conv1_weights_local_148 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 171 'alloca' 'conv1_weights_local_148' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%conv1_weights_local_149 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 172 'alloca' 'conv1_weights_local_149' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%conv1_weights_local_150 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 173 'alloca' 'conv1_weights_local_150' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%conv1_weights_local_151 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 174 'alloca' 'conv1_weights_local_151' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%conv1_weights_local_152 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 175 'alloca' 'conv1_weights_local_152' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%conv1_weights_local_153 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 176 'alloca' 'conv1_weights_local_153' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%conv1_weights_local_154 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 177 'alloca' 'conv1_weights_local_154' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%conv1_weights_local_155 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 178 'alloca' 'conv1_weights_local_155' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%conv1_weights_local_156 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 179 'alloca' 'conv1_weights_local_156' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%conv1_weights_local_157 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 180 'alloca' 'conv1_weights_local_157' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%conv1_weights_local_158 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 181 'alloca' 'conv1_weights_local_158' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%conv1_weights_local_159 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 182 'alloca' 'conv1_weights_local_159' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%conv1_weights_local_160 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 183 'alloca' 'conv1_weights_local_160' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%conv1_weights_local_161 = alloca i64 1" [src/srcnn.cpp:61]   --->   Operation 184 'alloca' 'conv1_weights_local_161' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_LUTRAM">   --->   Core 96 'RAM_S2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%conv1_biases_local = alloca i64 1" [src/srcnn.cpp:62]   --->   Operation 185 'alloca' 'conv1_biases_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%conv2_weights_local = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 186 'alloca' 'conv2_weights_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%conv2_weights_local_1 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 187 'alloca' 'conv2_weights_local_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%conv2_weights_local_2 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 188 'alloca' 'conv2_weights_local_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%conv2_weights_local_3 = alloca i64 1" [src/srcnn.cpp:63]   --->   Operation 189 'alloca' 'conv2_weights_local_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%conv2_biases_local = alloca i64 1" [src/srcnn.cpp:64]   --->   Operation 190 'alloca' 'conv2_biases_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%conv3_weights_local = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 191 'alloca' 'conv3_weights_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%conv3_weights_local_1 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 192 'alloca' 'conv3_weights_local_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%conv3_weights_local_2 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 193 'alloca' 'conv3_weights_local_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%conv3_weights_local_3 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 194 'alloca' 'conv3_weights_local_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%conv3_weights_local_4 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 195 'alloca' 'conv3_weights_local_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%conv3_weights_local_5 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 196 'alloca' 'conv3_weights_local_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%conv3_weights_local_6 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 197 'alloca' 'conv3_weights_local_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%conv3_weights_local_7 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 198 'alloca' 'conv3_weights_local_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%conv3_weights_local_8 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 199 'alloca' 'conv3_weights_local_8' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%conv3_weights_local_9 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 200 'alloca' 'conv3_weights_local_9' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%conv3_weights_local_10 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 201 'alloca' 'conv3_weights_local_10' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%conv3_weights_local_11 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 202 'alloca' 'conv3_weights_local_11' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%conv3_weights_local_12 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 203 'alloca' 'conv3_weights_local_12' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%conv3_weights_local_13 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 204 'alloca' 'conv3_weights_local_13' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%conv3_weights_local_14 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 205 'alloca' 'conv3_weights_local_14' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%conv3_weights_local_15 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 206 'alloca' 'conv3_weights_local_15' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%conv3_weights_local_16 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 207 'alloca' 'conv3_weights_local_16' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%conv3_weights_local_17 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 208 'alloca' 'conv3_weights_local_17' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%conv3_weights_local_18 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 209 'alloca' 'conv3_weights_local_18' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%conv3_weights_local_19 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 210 'alloca' 'conv3_weights_local_19' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%conv3_weights_local_20 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 211 'alloca' 'conv3_weights_local_20' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%conv3_weights_local_21 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 212 'alloca' 'conv3_weights_local_21' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%conv3_weights_local_22 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 213 'alloca' 'conv3_weights_local_22' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%conv3_weights_local_23 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 214 'alloca' 'conv3_weights_local_23' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%conv3_weights_local_24 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 215 'alloca' 'conv3_weights_local_24' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%conv3_weights_local_25 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 216 'alloca' 'conv3_weights_local_25' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%conv3_weights_local_26 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 217 'alloca' 'conv3_weights_local_26' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%conv3_weights_local_27 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 218 'alloca' 'conv3_weights_local_27' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%conv3_weights_local_28 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 219 'alloca' 'conv3_weights_local_28' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%conv3_weights_local_29 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 220 'alloca' 'conv3_weights_local_29' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%conv3_weights_local_30 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 221 'alloca' 'conv3_weights_local_30' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%conv3_weights_local_31 = alloca i64 1" [src/srcnn.cpp:65]   --->   Operation 222 'alloca' 'conv3_weights_local_31' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%conv3_biases_local = alloca i64 1" [src/srcnn.cpp:66]   --->   Operation 223 'alloca' 'conv3_biases_local' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_S2P_BRAM">   --->   Core 97 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1> <RAM>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %conv3_biases_read, i32 2, i32 63"   --->   Operation 224 'partselect' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%p_cast_cast = sext i62 %p_cast"   --->   Operation 225 'sext' 'p_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%gmem_w3_addr = getelementptr i32 %gmem_w3, i64 %p_cast_cast"   --->   Operation 226 'getelementptr' 'gmem_w3_addr' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 227 [8/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 227 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 228 [7/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 228 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 229 [6/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 229 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 230 [5/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 230 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 231 [4/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 231 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 232 [3/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 232 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 233 [2/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 233 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 234 [1/8] (7.30ns)   --->   "%gmem_w3_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_w3_addr, i32 1"   --->   Operation 234 'readreq' 'gmem_w3_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 235 [1/1] (7.30ns)   --->   "%gmem_w3_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_w3_addr"   --->   Operation 235 'read' 'gmem_w3_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 236 [2/2] (0.00ns)   --->   "%call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read" [src/srcnn.cpp:90]   --->   Operation 236 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 237 [2/2] (0.00ns)   --->   "%call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read" [src/srcnn.cpp:91]   --->   Operation 237 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 238 [1/1] (0.00ns)   --->   "%empty = bitcast i32 %gmem_w3_addr_read"   --->   Operation 238 'bitcast' 'empty' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 239 [2/2] (7.30ns)   --->   "%call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty" [src/srcnn.cpp:92]   --->   Operation 239 'call' 'call_ln92' <Predicate = true> <Delay = 7.30> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 240 [1/2] (0.00ns)   --->   "%call_ln90 = call void @load_conv1_params, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %gmem_w1, i64 %conv1_weights_read, i64 %conv1_biases_read" [src/srcnn.cpp:90]   --->   Operation 240 'call' 'call_ln90' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 241 [1/2] (0.00ns)   --->   "%call_ln91 = call void @load_conv2_params, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %gmem_w2, i64 %conv2_weights_read, i64 %conv2_biases_read" [src/srcnn.cpp:91]   --->   Operation 241 'call' 'call_ln91' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 242 [1/2] (0.00ns)   --->   "%call_ln92 = call void @load_conv3_params, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %conv3_biases_local, i32 %gmem_w3, i64 %conv3_weights_read, i32 %empty" [src/srcnn.cpp:92]   --->   Operation 242 'call' 'call_ln92' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 243 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read"   --->   Operation 243 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%spectopmodule_ln7 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_152" [src/srcnn.cpp:7]   --->   Operation 244 'spectopmodule' 'spectopmodule_ln7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_133, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 245 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_in"   --->   Operation 246 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w1, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 5184, void @empty_135, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 247 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w1"   --->   Operation 248 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w2, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 2048, void @empty_136, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 249 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w2"   --->   Operation 250 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_w3, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 800, void @empty_137, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 251 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_w3"   --->   Operation 252 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_out, void @empty_131, i32 0, i32 0, void @empty_132, i32 0, i32 65025, void @empty_163, void @empty_134, void @empty_132, i32 16, i32 16, i32 16, i32 16, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 253 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 254 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem_out"   --->   Operation 254 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 255 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_141, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 255 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 256 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 256 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 257 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_144, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 257 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 258 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 258 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 259 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_145, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 259 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv1_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 260 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_1, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 261 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 262 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_205, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 263 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv2_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 264 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 265 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_148, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 265 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 266 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_weights, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 266 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_149, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 267 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 268 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv3_biases, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 268 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_150, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 269 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_ftmap, void @empty_143, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_132, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_142, i32 4294967295, i32 0"   --->   Operation 270 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_139, i32 0, i32 0, void @empty_132, i32 0, i32 0, void @empty_140, void @empty_132, void @empty_132, i32 0, i32 0, i32 0, i32 0, void @empty_132, void @empty_132, i32 4294967295, i32 0"   --->   Operation 271 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 272 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 272 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_1, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 273 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_2, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 274 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 275 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_3, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 275 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 276 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_4, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 276 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 277 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_5, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 277 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 278 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_6, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 278 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 279 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_7, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 279 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 280 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_8, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 280 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 281 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_9, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 281 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 282 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_10, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 282 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 283 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_11, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 283 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 284 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_12, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 284 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 285 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_13, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 285 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 286 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_14, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 286 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 287 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_15, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 287 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 288 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_16, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 288 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 289 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_17, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 289 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 290 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_18, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 290 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 291 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_19, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 291 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 292 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_20, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 292 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 293 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_21, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 293 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 294 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_22, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 294 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 295 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_23, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 295 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 296 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_24, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 296 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 297 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_25, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 297 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 298 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_26, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 298 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 299 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_27, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 299 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 300 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_28, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 300 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 301 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_29, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 301 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 302 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_30, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 302 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 303 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_31, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 303 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 304 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_32, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 304 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 305 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_33, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 305 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 306 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_34, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 306 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 307 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_35, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 307 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 308 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_36, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 308 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 309 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_37, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 309 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 310 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_38, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 310 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 311 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_39, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 311 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 312 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_40, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 312 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 313 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_41, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 313 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 314 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_42, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 314 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 315 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_43, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 315 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 316 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_44, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 316 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 317 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_45, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 317 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 318 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_46, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 318 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 319 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_47, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 319 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 320 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_48, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 320 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 321 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_49, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 321 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 322 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_50, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 322 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 323 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_51, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 323 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 324 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_52, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 324 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 325 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_53, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 325 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 326 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_54, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 326 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 327 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_55, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 327 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 328 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_56, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 328 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 329 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_57, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 329 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 330 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_58, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 330 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 331 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_59, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 331 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 332 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_60, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 332 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 333 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_61, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 333 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 334 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_62, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 334 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 335 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_63, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 335 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 336 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_64, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 336 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 337 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_65, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 337 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 338 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_66, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 338 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 339 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_67, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 339 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 340 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_68, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 340 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 341 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_69, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 341 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 342 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_70, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 342 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 343 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_71, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 343 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 344 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_72, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 344 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 345 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_73, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 345 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 346 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_74, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 346 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 347 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_75, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 347 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 348 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_76, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 348 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 349 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_77, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 349 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 350 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_78, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 350 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 351 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_79, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 351 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 352 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_80, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 352 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 353 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_81, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 353 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 354 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_82, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 354 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 355 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_83, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 355 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 356 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_84, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 356 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 357 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_85, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 357 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 358 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_86, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 358 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 359 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_87, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 359 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 360 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_88, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 360 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 361 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_89, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 361 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 362 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_90, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 362 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 363 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_91, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 363 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 364 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_92, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 364 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 365 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_93, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 365 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 366 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_94, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 366 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 367 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_95, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 367 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 368 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_96, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 368 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 369 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_97, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 369 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 370 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_98, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 370 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 371 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_99, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 371 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 372 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_100, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 372 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 373 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_101, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 373 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_102, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 374 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_103, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 375 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_104, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 376 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_105, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 377 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_106, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 378 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_107, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 379 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_108, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 380 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_109, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 381 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 382 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_110, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 382 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_111, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 383 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_112, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 384 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_113, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 385 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 386 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_114, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 386 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_115, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 387 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 388 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_116, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 388 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 389 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_117, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 389 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 390 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_118, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 390 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 391 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_119, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 391 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 392 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_120, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 392 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_121, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 393 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_122, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 394 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_123, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 395 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 396 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_124, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 396 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_125, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 397 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_126, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 398 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_127, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 399 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 400 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_128, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 400 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_129, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 401 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 402 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_130, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 402 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 403 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_131, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 403 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 404 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_132, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 404 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 405 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_133, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 405 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_134, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 406 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_135, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 407 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 408 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_136, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 408 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_137, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 409 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_138, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 410 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_139, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 411 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_140, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 412 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_141, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 413 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_142, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 414 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_143, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 415 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 416 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_144, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 416 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 417 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_145, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 417 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_146, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 418 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_147, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 419 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_148, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 420 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 421 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_149, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 421 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_150, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 422 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_151, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 423 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_152, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 424 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_153, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 425 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_154, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 426 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 427 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_155, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 427 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_156, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 428 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_157, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 429 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_158, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 430 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_159, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 431 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_160, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 432 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%specmemcore_ln71 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_weights_local_161, i64 666, i64 27, i64 18446744073709551615" [src/srcnn.cpp:71]   --->   Operation 433 'specmemcore' 'specmemcore_ln71' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%specmemcore_ln72 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv1_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:72]   --->   Operation 434 'specmemcore' 'specmemcore_ln72' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 435 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_1, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 436 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_2, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 437 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%specmemcore_ln78 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_weights_local_3, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:78]   --->   Operation 438 'specmemcore' 'specmemcore_ln78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%specmemcore_ln79 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:79]   --->   Operation 439 'specmemcore' 'specmemcore_ln79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 440 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_1, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 441 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_2, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 442 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 443 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_3, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 443 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 444 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_4, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 444 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 445 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_5, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 445 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 446 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_6, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 446 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 447 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_7, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 447 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 448 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_8, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 448 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 449 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_9, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 449 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 450 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_10, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 450 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_11, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 451 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_12, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 452 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_13, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 453 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_14, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 454 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_15, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 455 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_16, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 456 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_17, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 457 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 458 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_18, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 458 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 459 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_19, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 459 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_20, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 460 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_21, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 461 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 462 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_22, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 462 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_23, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 463 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 464 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_24, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 464 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_25, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 465 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_26, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 466 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 467 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_27, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 467 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_28, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 468 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 469 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_29, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 469 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 470 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_30, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 470 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 471 [1/1] (0.00ns)   --->   "%specmemcore_ln84 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_weights_local_31, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:84]   --->   Operation 471 'specmemcore' 'specmemcore_ln84' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 472 [1/1] (0.00ns)   --->   "%specmemcore_ln85 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv3_biases_local, i64 666, i64 25, i64 18446744073709551615" [src/srcnn.cpp:85]   --->   Operation 472 'specmemcore' 'specmemcore_ln85' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 473 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc, i32 %gmem_in, i64 %input_ftmap_read, i32 %conv1_weights_local, i32 %conv1_weights_local_1, i32 %conv1_weights_local_2, i32 %conv1_weights_local_3, i32 %conv1_weights_local_4, i32 %conv1_weights_local_5, i32 %conv1_weights_local_6, i32 %conv1_weights_local_7, i32 %conv1_weights_local_8, i32 %conv1_weights_local_9, i32 %conv1_weights_local_10, i32 %conv1_weights_local_11, i32 %conv1_weights_local_12, i32 %conv1_weights_local_13, i32 %conv1_weights_local_14, i32 %conv1_weights_local_15, i32 %conv1_weights_local_16, i32 %conv1_weights_local_17, i32 %conv1_weights_local_18, i32 %conv1_weights_local_19, i32 %conv1_weights_local_20, i32 %conv1_weights_local_21, i32 %conv1_weights_local_22, i32 %conv1_weights_local_23, i32 %conv1_weights_local_24, i32 %conv1_weights_local_25, i32 %conv1_weights_local_26, i32 %conv1_weights_local_27, i32 %conv1_weights_local_28, i32 %conv1_weights_local_29, i32 %conv1_weights_local_30, i32 %conv1_weights_local_31, i32 %conv1_weights_local_32, i32 %conv1_weights_local_33, i32 %conv1_weights_local_34, i32 %conv1_weights_local_35, i32 %conv1_weights_local_36, i32 %conv1_weights_local_37, i32 %conv1_weights_local_38, i32 %conv1_weights_local_39, i32 %conv1_weights_local_40, i32 %conv1_weights_local_41, i32 %conv1_weights_local_42, i32 %conv1_weights_local_43, i32 %conv1_weights_local_44, i32 %conv1_weights_local_45, i32 %conv1_weights_local_46, i32 %conv1_weights_local_47, i32 %conv1_weights_local_48, i32 %conv1_weights_local_49, i32 %conv1_weights_local_50, i32 %conv1_weights_local_51, i32 %conv1_weights_local_52, i32 %conv1_weights_local_53, i32 %conv1_weights_local_54, i32 %conv1_weights_local_55, i32 %conv1_weights_local_56, i32 %conv1_weights_local_57, i32 %conv1_weights_local_58, i32 %conv1_weights_local_59, i32 %conv1_weights_local_60, i32 %conv1_weights_local_61, i32 %conv1_weights_local_62, i32 %conv1_weights_local_63, i32 %conv1_weights_local_64, i32 %conv1_weights_local_65, i32 %conv1_weights_local_66, i32 %conv1_weights_local_67, i32 %conv1_weights_local_68, i32 %conv1_weights_local_69, i32 %conv1_weights_local_70, i32 %conv1_weights_local_71, i32 %conv1_weights_local_72, i32 %conv1_weights_local_73, i32 %conv1_weights_local_74, i32 %conv1_weights_local_75, i32 %conv1_weights_local_76, i32 %conv1_weights_local_77, i32 %conv1_weights_local_78, i32 %conv1_weights_local_79, i32 %conv1_weights_local_80, i32 %conv1_weights_local_81, i32 %conv1_weights_local_82, i32 %conv1_weights_local_83, i32 %conv1_weights_local_84, i32 %conv1_weights_local_85, i32 %conv1_weights_local_86, i32 %conv1_weights_local_87, i32 %conv1_weights_local_88, i32 %conv1_weights_local_89, i32 %conv1_weights_local_90, i32 %conv1_weights_local_91, i32 %conv1_weights_local_92, i32 %conv1_weights_local_93, i32 %conv1_weights_local_94, i32 %conv1_weights_local_95, i32 %conv1_weights_local_96, i32 %conv1_weights_local_97, i32 %conv1_weights_local_98, i32 %conv1_weights_local_99, i32 %conv1_weights_local_100, i32 %conv1_weights_local_101, i32 %conv1_weights_local_102, i32 %conv1_weights_local_103, i32 %conv1_weights_local_104, i32 %conv1_weights_local_105, i32 %conv1_weights_local_106, i32 %conv1_weights_local_107, i32 %conv1_weights_local_108, i32 %conv1_weights_local_109, i32 %conv1_weights_local_110, i32 %conv1_weights_local_111, i32 %conv1_weights_local_112, i32 %conv1_weights_local_113, i32 %conv1_weights_local_114, i32 %conv1_weights_local_115, i32 %conv1_weights_local_116, i32 %conv1_weights_local_117, i32 %conv1_weights_local_118, i32 %conv1_weights_local_119, i32 %conv1_weights_local_120, i32 %conv1_weights_local_121, i32 %conv1_weights_local_122, i32 %conv1_weights_local_123, i32 %conv1_weights_local_124, i32 %conv1_weights_local_125, i32 %conv1_weights_local_126, i32 %conv1_weights_local_127, i32 %conv1_weights_local_128, i32 %conv1_weights_local_129, i32 %conv1_weights_local_130, i32 %conv1_weights_local_131, i32 %conv1_weights_local_132, i32 %conv1_weights_local_133, i32 %conv1_weights_local_134, i32 %conv1_weights_local_135, i32 %conv1_weights_local_136, i32 %conv1_weights_local_137, i32 %conv1_weights_local_138, i32 %conv1_weights_local_139, i32 %conv1_weights_local_140, i32 %conv1_weights_local_141, i32 %conv1_weights_local_142, i32 %conv1_weights_local_143, i32 %conv1_weights_local_144, i32 %conv1_weights_local_145, i32 %conv1_weights_local_146, i32 %conv1_weights_local_147, i32 %conv1_weights_local_148, i32 %conv1_weights_local_149, i32 %conv1_weights_local_150, i32 %conv1_weights_local_151, i32 %conv1_weights_local_152, i32 %conv1_weights_local_153, i32 %conv1_weights_local_154, i32 %conv1_weights_local_155, i32 %conv1_weights_local_156, i32 %conv1_weights_local_157, i32 %conv1_weights_local_158, i32 %conv1_weights_local_159, i32 %conv1_weights_local_160, i32 %conv1_weights_local_161, i32 %conv1_biases_local, i32 %conv2_weights_local, i32 %conv2_weights_local_1, i32 %conv2_weights_local_2, i32 %conv2_weights_local_3, i32 %conv2_biases_local, i32 %conv3_biases_local, i32 %conv3_weights_local, i32 %conv3_weights_local_1, i32 %conv3_weights_local_2, i32 %conv3_weights_local_3, i32 %conv3_weights_local_4, i32 %conv3_weights_local_5, i32 %conv3_weights_local_6, i32 %conv3_weights_local_7, i32 %conv3_weights_local_8, i32 %conv3_weights_local_9, i32 %conv3_weights_local_10, i32 %conv3_weights_local_11, i32 %conv3_weights_local_12, i32 %conv3_weights_local_13, i32 %conv3_weights_local_14, i32 %conv3_weights_local_15, i32 %conv3_weights_local_16, i32 %conv3_weights_local_17, i32 %conv3_weights_local_18, i32 %conv3_weights_local_19, i32 %conv3_weights_local_20, i32 %conv3_weights_local_21, i32 %conv3_weights_local_22, i32 %conv3_weights_local_23, i32 %conv3_weights_local_24, i32 %conv3_weights_local_25, i32 %conv3_weights_local_26, i32 %conv3_weights_local_27, i32 %conv3_weights_local_28, i32 %conv3_weights_local_29, i32 %conv3_weights_local_30, i32 %conv3_weights_local_31, i32 %gmem_out, i64 %output_ftmap_read"   --->   Operation 473 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 474 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [src/srcnn.cpp:131]   --->   Operation 474 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('output_ftmap_read') on port 'output_ftmap' [42]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_w3_load_req') on port 'gmem_w3' [457]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_w3_addr_read') on port 'gmem_w3' [458]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	'call' operation ('call_ln92', src/srcnn.cpp:92) to 'load_conv3_params' [460]  (7.300 ns)

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
