{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@86:96@HdlStmAssign", "  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@88:98", "end\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\nalways @(*) begin\n  next_state = state;\n  rst_good_cnt = 1'b1;\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@85:95", "always @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n\nassign phy_block_sync_masked = phy_block_sync | cfg_lanes_disable;\nassign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n\nassign all_block_sync = &phy_block_sync_masked;\nassign all_emb_lock = &emb_lock_masked;\n\n"]], "Diff Content": {"Delete": [[91, "assign emb_lock_masked = emb_lock_d | cfg_lanes_disable;\n"]], "Add": []}}