
bin\Debug\Bocht_maken.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800200  00000e52  00000f06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000e52  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000008  00800200  00800200  00000f06  2**0
                  ALLOC
  3 .fuse         00000003  00820000  00820000  00000f06  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  4 .comment      00000012  00000000  00000000  00000f09  2**0
                  CONTENTS, READONLY
  5 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000f1c  2**2
                  CONTENTS, READONLY, OCTETS
  6 .debug_aranges 000000b8  00000000  00000000  00000f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  7 .debug_info   00000ff3  00000000  00000000  00001018  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  8 .debug_abbrev 00000d85  00000000  00000000  0000200b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_line   0000090d  00000000  00000000  00002d90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_frame  000001a4  00000000  00000000  000036a0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_str    00000603  00000000  00000000  00003844  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_line_str 00000167  00000000  00000000  00003e47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 72 00 	jmp	0xe4	; 0xe4 <__ctors_end>
   4:	0c 94 5c 01 	jmp	0x2b8	; 0x2b8 <__vector_1>
   8:	0c 94 ad 01 	jmp	0x35a	; 0x35a <__vector_2>
   c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  10:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  14:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  18:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  1c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  20:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  24:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  28:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  2c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  30:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  34:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  38:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  3c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  40:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  44:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  48:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  4c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  50:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  54:	0c 94 33 02 	jmp	0x466	; 0x466 <__vector_21>
  58:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  5c:	0c 94 fe 01 	jmp	0x3fc	; 0x3fc <__vector_23>
  60:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  64:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  68:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  6c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  70:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  74:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  78:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  7c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  80:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  84:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  88:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  8c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  90:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  94:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  98:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  9c:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  a8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  ac:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  b0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  b4:	0c 94 64 02 	jmp	0x4c8	; 0x4c8 <__vector_45>
  b8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  bc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  c8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  cc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d4:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  d8:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  dc:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>
  e0:	0c 94 86 00 	jmp	0x10c	; 0x10c <__bad_interrupt>

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_clear_bss>:
  f4:	22 e0       	ldi	r18, 0x02	; 2

000000f6 <.Loc.1>:
  f6:	a0 e0       	ldi	r26, 0x00	; 0

000000f8 <.Loc.2>:
  f8:	b2 e0       	ldi	r27, 0x02	; 2

000000fa <.Loc.3>:
  fa:	01 c0       	rjmp	.+2      	; 0xfe <.Loc.5>

000000fc <.Loc.4>:
  fc:	1d 92       	st	X+, r1

000000fe <.Loc.5>:
  fe:	a8 30       	cpi	r26, 0x08	; 8

00000100 <.Loc.6>:
 100:	b2 07       	cpc	r27, r18

00000102 <.Loc.7>:
 102:	e1 f7       	brne	.-8      	; 0xfc <.Loc.4>

00000104 <L0^A>:
 104:	0e 94 75 02 	call	0x4ea	; 0x4ea <main>
 108:	0c 94 27 07 	jmp	0xe4e	; 0xe4e <_exit>

0000010c <__bad_interrupt>:
 10c:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000110 <initding>:
int linksteller = 0;

void h_bridge_set_percentage(signed char percentage);

void initding()
{
 110:	cf 93       	push	r28
 112:	df 93       	push	r29
 114:	cd b7       	in	r28, 0x3d	; 61
 116:	de b7       	in	r29, 0x3e	; 62

00000118 <.Loc.1>:
    //rechts
    TCCR1B |= (1<<CS10);//no prescaler
 118:	81 e8       	ldi	r24, 0x81	; 129
 11a:	90 e0       	ldi	r25, 0x00	; 0
 11c:	fc 01       	movw	r30, r24
 11e:	20 81       	ld	r18, Z
 120:	81 e8       	ldi	r24, 0x81	; 129
 122:	90 e0       	ldi	r25, 0x00	; 0

00000124 <.Loc.2>:
 124:	21 60       	ori	r18, 0x01	; 1
 126:	fc 01       	movw	r30, r24
 128:	20 83       	st	Z, r18

0000012a <.Loc.3>:
    DDRB |= (1 << PB4);//digital pin 10
 12a:	84 e2       	ldi	r24, 0x24	; 36
 12c:	90 e0       	ldi	r25, 0x00	; 0
 12e:	fc 01       	movw	r30, r24
 130:	20 81       	ld	r18, Z
 132:	84 e2       	ldi	r24, 0x24	; 36
 134:	90 e0       	ldi	r25, 0x00	; 0

00000136 <.Loc.4>:
 136:	20 61       	ori	r18, 0x10	; 16
 138:	fc 01       	movw	r30, r24
 13a:	20 83       	st	Z, r18

0000013c <.Loc.5>:

    EIMSK |= (1 << INT0);//digital pin 21
 13c:	8d e3       	ldi	r24, 0x3D	; 61
 13e:	90 e0       	ldi	r25, 0x00	; 0
 140:	fc 01       	movw	r30, r24
 142:	20 81       	ld	r18, Z
 144:	8d e3       	ldi	r24, 0x3D	; 61
 146:	90 e0       	ldi	r25, 0x00	; 0

00000148 <.Loc.6>:
 148:	21 60       	ori	r18, 0x01	; 1
 14a:	fc 01       	movw	r30, r24
 14c:	20 83       	st	Z, r18

0000014e <.Loc.7>:
    EICRA |= (1 << ISC00);
 14e:	89 e6       	ldi	r24, 0x69	; 105
 150:	90 e0       	ldi	r25, 0x00	; 0
 152:	fc 01       	movw	r30, r24
 154:	20 81       	ld	r18, Z
 156:	89 e6       	ldi	r24, 0x69	; 105
 158:	90 e0       	ldi	r25, 0x00	; 0

0000015a <.Loc.8>:
 15a:	21 60       	ori	r18, 0x01	; 1
 15c:	fc 01       	movw	r30, r24
 15e:	20 83       	st	Z, r18

00000160 <.Loc.9>:

    //links
    TCCR3B |= (1<<CS30);//no prescaler
 160:	81 e9       	ldi	r24, 0x91	; 145
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	fc 01       	movw	r30, r24
 166:	20 81       	ld	r18, Z
 168:	81 e9       	ldi	r24, 0x91	; 145
 16a:	90 e0       	ldi	r25, 0x00	; 0

0000016c <.Loc.10>:
 16c:	21 60       	ori	r18, 0x01	; 1
 16e:	fc 01       	movw	r30, r24
 170:	20 83       	st	Z, r18

00000172 <.Loc.11>:
    DDRB |= (1 << PB5);//digital pin 11
 172:	84 e2       	ldi	r24, 0x24	; 36
 174:	90 e0       	ldi	r25, 0x00	; 0
 176:	fc 01       	movw	r30, r24
 178:	20 81       	ld	r18, Z
 17a:	84 e2       	ldi	r24, 0x24	; 36
 17c:	90 e0       	ldi	r25, 0x00	; 0

0000017e <.Loc.12>:
 17e:	20 62       	ori	r18, 0x20	; 32
 180:	fc 01       	movw	r30, r24
 182:	20 83       	st	Z, r18

00000184 <.Loc.13>:

    EIMSK |= (1 << INT1);//digital pin 20
 184:	8d e3       	ldi	r24, 0x3D	; 61
 186:	90 e0       	ldi	r25, 0x00	; 0
 188:	fc 01       	movw	r30, r24
 18a:	20 81       	ld	r18, Z
 18c:	8d e3       	ldi	r24, 0x3D	; 61
 18e:	90 e0       	ldi	r25, 0x00	; 0

00000190 <.Loc.14>:
 190:	22 60       	ori	r18, 0x02	; 2
 192:	fc 01       	movw	r30, r24
 194:	20 83       	st	Z, r18

00000196 <.Loc.15>:
    EICRA |= (1 << ISC10);
 196:	89 e6       	ldi	r24, 0x69	; 105
 198:	90 e0       	ldi	r25, 0x00	; 0
 19a:	fc 01       	movw	r30, r24
 19c:	20 81       	ld	r18, Z
 19e:	89 e6       	ldi	r24, 0x69	; 105
 1a0:	90 e0       	ldi	r25, 0x00	; 0

000001a2 <.Loc.16>:
 1a2:	24 60       	ori	r18, 0x04	; 4
 1a4:	fc 01       	movw	r30, r24
 1a6:	20 83       	st	Z, r18

000001a8 <.Loc.17>:

    //timer PWM motoren
    TCCR0B = (0 << CS02) | (0 << CS01) | (1 << CS00);
 1a8:	85 e4       	ldi	r24, 0x45	; 69
 1aa:	90 e0       	ldi	r25, 0x00	; 0

000001ac <.Loc.18>:
 1ac:	21 e0       	ldi	r18, 0x01	; 1
 1ae:	fc 01       	movw	r30, r24
 1b0:	20 83       	st	Z, r18

000001b2 <.Loc.19>:
    TIMSK0 = (1 << OCIE0A) | (1 << TOIE0);
 1b2:	8e e6       	ldi	r24, 0x6E	; 110
 1b4:	90 e0       	ldi	r25, 0x00	; 0

000001b6 <.Loc.20>:
 1b6:	23 e0       	ldi	r18, 0x03	; 3
 1b8:	fc 01       	movw	r30, r24
 1ba:	20 83       	st	Z, r18

000001bc <.Loc.21>:

    OCR0A = 0;
 1bc:	87 e4       	ldi	r24, 0x47	; 71
 1be:	90 e0       	ldi	r25, 0x00	; 0

000001c0 <.Loc.22>:
 1c0:	fc 01       	movw	r30, r24
 1c2:	10 82       	st	Z, r1

000001c4 <.Loc.23>:

    TCCR4B = (1 << CS42);
 1c4:	81 ea       	ldi	r24, 0xA1	; 161
 1c6:	90 e0       	ldi	r25, 0x00	; 0

000001c8 <.Loc.24>:
 1c8:	24 e0       	ldi	r18, 0x04	; 4
 1ca:	fc 01       	movw	r30, r24
 1cc:	20 83       	st	Z, r18

000001ce <.Loc.25>:
    TIMSK4 = (1 << TOIE4);
 1ce:	82 e7       	ldi	r24, 0x72	; 114
 1d0:	90 e0       	ldi	r25, 0x00	; 0

000001d2 <.Loc.26>:
 1d2:	21 e0       	ldi	r18, 0x01	; 1
 1d4:	fc 01       	movw	r30, r24
 1d6:	20 83       	st	Z, r18

000001d8 <.Loc.27>:

    //pinout h-brug
    DDR |= (1 << PEN1);
 1d8:	87 e2       	ldi	r24, 0x27	; 39
 1da:	90 e0       	ldi	r25, 0x00	; 0
 1dc:	fc 01       	movw	r30, r24
 1de:	20 81       	ld	r18, Z
 1e0:	87 e2       	ldi	r24, 0x27	; 39
 1e2:	90 e0       	ldi	r25, 0x00	; 0

000001e4 <.Loc.28>:
 1e4:	20 68       	ori	r18, 0x80	; 128
 1e6:	fc 01       	movw	r30, r24
 1e8:	20 83       	st	Z, r18

000001ea <.Loc.29>:
    DDR |= (1 << PIN11);
 1ea:	87 e2       	ldi	r24, 0x27	; 39
 1ec:	90 e0       	ldi	r25, 0x00	; 0
 1ee:	fc 01       	movw	r30, r24
 1f0:	20 81       	ld	r18, Z
 1f2:	87 e2       	ldi	r24, 0x27	; 39
 1f4:	90 e0       	ldi	r25, 0x00	; 0

000001f6 <.Loc.30>:
 1f6:	20 64       	ori	r18, 0x40	; 64
 1f8:	fc 01       	movw	r30, r24
 1fa:	20 83       	st	Z, r18

000001fc <.Loc.31>:
    DDR |= (1 << PIN12);
 1fc:	87 e2       	ldi	r24, 0x27	; 39
 1fe:	90 e0       	ldi	r25, 0x00	; 0
 200:	fc 01       	movw	r30, r24
 202:	20 81       	ld	r18, Z
 204:	87 e2       	ldi	r24, 0x27	; 39
 206:	90 e0       	ldi	r25, 0x00	; 0

00000208 <.Loc.32>:
 208:	20 62       	ori	r18, 0x20	; 32
 20a:	fc 01       	movw	r30, r24
 20c:	20 83       	st	Z, r18

0000020e <.Loc.33>:
    DDR |= (1 << PIN21);
 20e:	87 e2       	ldi	r24, 0x27	; 39
 210:	90 e0       	ldi	r25, 0x00	; 0
 212:	fc 01       	movw	r30, r24
 214:	20 81       	ld	r18, Z
 216:	87 e2       	ldi	r24, 0x27	; 39
 218:	90 e0       	ldi	r25, 0x00	; 0

0000021a <.Loc.34>:
 21a:	20 61       	ori	r18, 0x10	; 16
 21c:	fc 01       	movw	r30, r24
 21e:	20 83       	st	Z, r18

00000220 <.Loc.35>:
    DDR |= (1 << PIN22);
 220:	87 e2       	ldi	r24, 0x27	; 39
 222:	90 e0       	ldi	r25, 0x00	; 0
 224:	fc 01       	movw	r30, r24
 226:	20 81       	ld	r18, Z
 228:	87 e2       	ldi	r24, 0x27	; 39
 22a:	90 e0       	ldi	r25, 0x00	; 0

0000022c <.Loc.36>:
 22c:	28 60       	ori	r18, 0x08	; 8
 22e:	fc 01       	movw	r30, r24
 230:	20 83       	st	Z, r18

00000232 <.Loc.37>:
    DDR |= (1 << PEN2);
 232:	87 e2       	ldi	r24, 0x27	; 39
 234:	90 e0       	ldi	r25, 0x00	; 0
 236:	fc 01       	movw	r30, r24
 238:	20 81       	ld	r18, Z
 23a:	87 e2       	ldi	r24, 0x27	; 39
 23c:	90 e0       	ldi	r25, 0x00	; 0

0000023e <.Loc.38>:
 23e:	24 60       	ori	r18, 0x04	; 4
 240:	fc 01       	movw	r30, r24
 242:	20 83       	st	Z, r18

00000244 <.Loc.39>:

    //H-brug pinnen LOW
    PORT &= ~(1 << PEN1);
 244:	88 e2       	ldi	r24, 0x28	; 40
 246:	90 e0       	ldi	r25, 0x00	; 0
 248:	fc 01       	movw	r30, r24
 24a:	20 81       	ld	r18, Z

0000024c <.Loc.40>:
 24c:	88 e2       	ldi	r24, 0x28	; 40
 24e:	90 e0       	ldi	r25, 0x00	; 0

00000250 <.Loc.41>:
 250:	2f 77       	andi	r18, 0x7F	; 127
 252:	fc 01       	movw	r30, r24
 254:	20 83       	st	Z, r18

00000256 <.Loc.42>:
	PORT &= ~(1 << PIN11);
 256:	88 e2       	ldi	r24, 0x28	; 40
 258:	90 e0       	ldi	r25, 0x00	; 0
 25a:	fc 01       	movw	r30, r24
 25c:	20 81       	ld	r18, Z

0000025e <.Loc.43>:
 25e:	88 e2       	ldi	r24, 0x28	; 40
 260:	90 e0       	ldi	r25, 0x00	; 0

00000262 <.Loc.44>:
 262:	2f 7b       	andi	r18, 0xBF	; 191
 264:	fc 01       	movw	r30, r24
 266:	20 83       	st	Z, r18

00000268 <.Loc.45>:
	PORT &= ~(1 << PIN12);
 268:	88 e2       	ldi	r24, 0x28	; 40
 26a:	90 e0       	ldi	r25, 0x00	; 0
 26c:	fc 01       	movw	r30, r24
 26e:	20 81       	ld	r18, Z

00000270 <.Loc.46>:
 270:	88 e2       	ldi	r24, 0x28	; 40
 272:	90 e0       	ldi	r25, 0x00	; 0

00000274 <.Loc.47>:
 274:	2f 7d       	andi	r18, 0xDF	; 223
 276:	fc 01       	movw	r30, r24
 278:	20 83       	st	Z, r18

0000027a <.Loc.48>:
	PORT &= ~(1 << PIN21);
 27a:	88 e2       	ldi	r24, 0x28	; 40
 27c:	90 e0       	ldi	r25, 0x00	; 0
 27e:	fc 01       	movw	r30, r24
 280:	20 81       	ld	r18, Z

00000282 <.Loc.49>:
 282:	88 e2       	ldi	r24, 0x28	; 40
 284:	90 e0       	ldi	r25, 0x00	; 0

00000286 <.Loc.50>:
 286:	2f 7e       	andi	r18, 0xEF	; 239
 288:	fc 01       	movw	r30, r24
 28a:	20 83       	st	Z, r18

0000028c <.Loc.51>:
	PORT &= ~(1 << PIN22);
 28c:	88 e2       	ldi	r24, 0x28	; 40
 28e:	90 e0       	ldi	r25, 0x00	; 0
 290:	fc 01       	movw	r30, r24
 292:	20 81       	ld	r18, Z

00000294 <.Loc.52>:
 294:	88 e2       	ldi	r24, 0x28	; 40
 296:	90 e0       	ldi	r25, 0x00	; 0

00000298 <.Loc.53>:
 298:	27 7f       	andi	r18, 0xF7	; 247
 29a:	fc 01       	movw	r30, r24
 29c:	20 83       	st	Z, r18

0000029e <.Loc.54>:
	PORT &= ~(1 << PEN2);
 29e:	88 e2       	ldi	r24, 0x28	; 40
 2a0:	90 e0       	ldi	r25, 0x00	; 0
 2a2:	fc 01       	movw	r30, r24
 2a4:	20 81       	ld	r18, Z

000002a6 <.Loc.55>:
 2a6:	88 e2       	ldi	r24, 0x28	; 40
 2a8:	90 e0       	ldi	r25, 0x00	; 0

000002aa <.Loc.56>:
 2aa:	2b 7f       	andi	r18, 0xFB	; 251
 2ac:	fc 01       	movw	r30, r24
 2ae:	20 83       	st	Z, r18

000002b0 <.Loc.57>:
}
 2b0:	00 00       	nop
 2b2:	df 91       	pop	r29
 2b4:	cf 91       	pop	r28
 2b6:	08 95       	ret

000002b8 <__vector_1>:

ISR(INT0_vect)
{
 2b8:	1f 92       	push	r1
 2ba:	0f 92       	push	r0
 2bc:	0f b6       	in	r0, 0x3f	; 63
 2be:	0f 92       	push	r0
 2c0:	11 24       	eor	r1, r1
 2c2:	0b b6       	in	r0, 0x3b	; 59
 2c4:	0f 92       	push	r0
 2c6:	2f 93       	push	r18
 2c8:	8f 93       	push	r24
 2ca:	9f 93       	push	r25
 2cc:	ef 93       	push	r30
 2ce:	ff 93       	push	r31
 2d0:	cf 93       	push	r28
 2d2:	df 93       	push	r29
 2d4:	cd b7       	in	r28, 0x3d	; 61
 2d6:	de b7       	in	r29, 0x3e	; 62

000002d8 <.Loc.59>:
    if(rechtsteller == 1)
 2d8:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <rechtsteller>
 2dc:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <rechtsteller+0x1>

000002e0 <.Loc.60>:
 2e0:	81 30       	cpi	r24, 0x01	; 1
 2e2:	91 05       	cpc	r25, r1
 2e4:	b1 f4       	brne	.+44     	; 0x312 <.L3>

000002e6 <.Loc.61>:
    {
        TCCR1B = 0;
 2e6:	81 e8       	ldi	r24, 0x81	; 129
 2e8:	90 e0       	ldi	r25, 0x00	; 0

000002ea <.Loc.62>:
 2ea:	fc 01       	movw	r30, r24
 2ec:	10 82       	st	Z, r1

000002ee <.Loc.63>:
        pulsrechts = TCNT1;
 2ee:	84 e8       	ldi	r24, 0x84	; 132
 2f0:	90 e0       	ldi	r25, 0x00	; 0
 2f2:	fc 01       	movw	r30, r24
 2f4:	80 81       	ld	r24, Z
 2f6:	91 81       	ldd	r25, Z+1	; 0x01

000002f8 <.Loc.64>:
 2f8:	90 93 01 02 	sts	0x0201, r25	; 0x800201 <pulsrechts+0x1>
 2fc:	80 93 00 02 	sts	0x0200, r24	; 0x800200 <pulsrechts>

00000300 <.Loc.65>:
        TCNT1 = 0;
 300:	84 e8       	ldi	r24, 0x84	; 132
 302:	90 e0       	ldi	r25, 0x00	; 0

00000304 <.Loc.66>:
 304:	fc 01       	movw	r30, r24
 306:	11 82       	std	Z+1, r1	; 0x01
 308:	10 82       	st	Z, r1

0000030a <.Loc.67>:
        rechtsteller = 0;
 30a:	10 92 03 02 	sts	0x0203, r1	; 0x800203 <rechtsteller+0x1>
 30e:	10 92 02 02 	sts	0x0202, r1	; 0x800202 <rechtsteller>

00000312 <.L3>:
    }
    if(rechtsteller == 0)
 312:	80 91 02 02 	lds	r24, 0x0202	; 0x800202 <rechtsteller>
 316:	90 91 03 02 	lds	r25, 0x0203	; 0x800203 <rechtsteller+0x1>

0000031a <.Loc.69>:
 31a:	00 97       	sbiw	r24, 0x00	; 0
 31c:	79 f4       	brne	.+30     	; 0x33c <.L5>

0000031e <.Loc.70>:
    {
        TCCR1B |= (1<<CS10);
 31e:	81 e8       	ldi	r24, 0x81	; 129
 320:	90 e0       	ldi	r25, 0x00	; 0
 322:	fc 01       	movw	r30, r24
 324:	20 81       	ld	r18, Z
 326:	81 e8       	ldi	r24, 0x81	; 129
 328:	90 e0       	ldi	r25, 0x00	; 0

0000032a <.Loc.71>:
 32a:	21 60       	ori	r18, 0x01	; 1
 32c:	fc 01       	movw	r30, r24
 32e:	20 83       	st	Z, r18

00000330 <.Loc.72>:
        rechtsteller = 1;
 330:	81 e0       	ldi	r24, 0x01	; 1
 332:	90 e0       	ldi	r25, 0x00	; 0
 334:	90 93 03 02 	sts	0x0203, r25	; 0x800203 <rechtsteller+0x1>
 338:	80 93 02 02 	sts	0x0202, r24	; 0x800202 <rechtsteller>

0000033c <.L5>:
    }
}
 33c:	00 00       	nop
 33e:	df 91       	pop	r29
 340:	cf 91       	pop	r28
 342:	ff 91       	pop	r31
 344:	ef 91       	pop	r30
 346:	9f 91       	pop	r25
 348:	8f 91       	pop	r24
 34a:	2f 91       	pop	r18
 34c:	0f 90       	pop	r0
 34e:	0b be       	out	0x3b, r0	; 59
 350:	0f 90       	pop	r0
 352:	0f be       	out	0x3f, r0	; 63
 354:	0f 90       	pop	r0
 356:	1f 90       	pop	r1
 358:	18 95       	reti

0000035a <__vector_2>:

ISR(INT1_vect)
{
 35a:	1f 92       	push	r1
 35c:	0f 92       	push	r0
 35e:	0f b6       	in	r0, 0x3f	; 63
 360:	0f 92       	push	r0
 362:	11 24       	eor	r1, r1
 364:	0b b6       	in	r0, 0x3b	; 59
 366:	0f 92       	push	r0
 368:	2f 93       	push	r18
 36a:	8f 93       	push	r24
 36c:	9f 93       	push	r25
 36e:	ef 93       	push	r30
 370:	ff 93       	push	r31
 372:	cf 93       	push	r28
 374:	df 93       	push	r29
 376:	cd b7       	in	r28, 0x3d	; 61
 378:	de b7       	in	r29, 0x3e	; 62

0000037a <.Loc.75>:
    if(linksteller == 1)
 37a:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <linksteller>
 37e:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <linksteller+0x1>

00000382 <.Loc.76>:
 382:	81 30       	cpi	r24, 0x01	; 1
 384:	91 05       	cpc	r25, r1
 386:	b1 f4       	brne	.+44     	; 0x3b4 <.L7>

00000388 <.Loc.77>:
    {
        TCCR3B = 0;
 388:	81 e9       	ldi	r24, 0x91	; 145
 38a:	90 e0       	ldi	r25, 0x00	; 0

0000038c <.Loc.78>:
 38c:	fc 01       	movw	r30, r24
 38e:	10 82       	st	Z, r1

00000390 <.Loc.79>:
        pulslinks = TCNT3;
 390:	84 e9       	ldi	r24, 0x94	; 148
 392:	90 e0       	ldi	r25, 0x00	; 0
 394:	fc 01       	movw	r30, r24
 396:	80 81       	ld	r24, Z
 398:	91 81       	ldd	r25, Z+1	; 0x01

0000039a <.Loc.80>:
 39a:	90 93 05 02 	sts	0x0205, r25	; 0x800205 <pulslinks+0x1>
 39e:	80 93 04 02 	sts	0x0204, r24	; 0x800204 <pulslinks>

000003a2 <.Loc.81>:
        TCNT3 = 0;
 3a2:	84 e9       	ldi	r24, 0x94	; 148
 3a4:	90 e0       	ldi	r25, 0x00	; 0

000003a6 <.Loc.82>:
 3a6:	fc 01       	movw	r30, r24
 3a8:	11 82       	std	Z+1, r1	; 0x01
 3aa:	10 82       	st	Z, r1

000003ac <.Loc.83>:
        linksteller = 0;
 3ac:	10 92 07 02 	sts	0x0207, r1	; 0x800207 <linksteller+0x1>
 3b0:	10 92 06 02 	sts	0x0206, r1	; 0x800206 <linksteller>

000003b4 <.L7>:
    }
    if(linksteller == 0)
 3b4:	80 91 06 02 	lds	r24, 0x0206	; 0x800206 <linksteller>
 3b8:	90 91 07 02 	lds	r25, 0x0207	; 0x800207 <linksteller+0x1>

000003bc <.Loc.85>:
 3bc:	00 97       	sbiw	r24, 0x00	; 0
 3be:	79 f4       	brne	.+30     	; 0x3de <.L9>

000003c0 <.Loc.86>:
    {
        TCCR3B |= (1<<CS30);
 3c0:	81 e9       	ldi	r24, 0x91	; 145
 3c2:	90 e0       	ldi	r25, 0x00	; 0
 3c4:	fc 01       	movw	r30, r24
 3c6:	20 81       	ld	r18, Z
 3c8:	81 e9       	ldi	r24, 0x91	; 145
 3ca:	90 e0       	ldi	r25, 0x00	; 0

000003cc <.Loc.87>:
 3cc:	21 60       	ori	r18, 0x01	; 1
 3ce:	fc 01       	movw	r30, r24
 3d0:	20 83       	st	Z, r18

000003d2 <.Loc.88>:
        linksteller = 1;
 3d2:	81 e0       	ldi	r24, 0x01	; 1
 3d4:	90 e0       	ldi	r25, 0x00	; 0
 3d6:	90 93 07 02 	sts	0x0207, r25	; 0x800207 <linksteller+0x1>
 3da:	80 93 06 02 	sts	0x0206, r24	; 0x800206 <linksteller>

000003de <.L9>:
    }
}
 3de:	00 00       	nop
 3e0:	df 91       	pop	r29
 3e2:	cf 91       	pop	r28
 3e4:	ff 91       	pop	r31
 3e6:	ef 91       	pop	r30
 3e8:	9f 91       	pop	r25
 3ea:	8f 91       	pop	r24
 3ec:	2f 91       	pop	r18
 3ee:	0f 90       	pop	r0
 3f0:	0b be       	out	0x3b, r0	; 59
 3f2:	0f 90       	pop	r0
 3f4:	0f be       	out	0x3f, r0	; 63
 3f6:	0f 90       	pop	r0
 3f8:	1f 90       	pop	r1
 3fa:	18 95       	reti

000003fc <__vector_23>:

//H-brug PWM
ISR(TIMER0_OVF_vect)
{
 3fc:	1f 92       	push	r1
 3fe:	0f 92       	push	r0
 400:	0f b6       	in	r0, 0x3f	; 63
 402:	0f 92       	push	r0
 404:	11 24       	eor	r1, r1
 406:	0b b6       	in	r0, 0x3b	; 59
 408:	0f 92       	push	r0
 40a:	2f 93       	push	r18
 40c:	3f 93       	push	r19
 40e:	8f 93       	push	r24
 410:	9f 93       	push	r25
 412:	ef 93       	push	r30
 414:	ff 93       	push	r31
 416:	cf 93       	push	r28
 418:	df 93       	push	r29
 41a:	cd b7       	in	r28, 0x3d	; 61
 41c:	de b7       	in	r29, 0x3e	; 62

0000041e <.Loc.91>:
    PORT ^= (1 << PEN1);
 41e:	88 e2       	ldi	r24, 0x28	; 40
 420:	90 e0       	ldi	r25, 0x00	; 0
 422:	fc 01       	movw	r30, r24
 424:	30 81       	ld	r19, Z
 426:	88 e2       	ldi	r24, 0x28	; 40
 428:	90 e0       	ldi	r25, 0x00	; 0

0000042a <.Loc.92>:
 42a:	20 e8       	ldi	r18, 0x80	; 128
 42c:	23 27       	eor	r18, r19
 42e:	fc 01       	movw	r30, r24
 430:	20 83       	st	Z, r18

00000432 <.Loc.93>:
    PORT ^= (1 << PEN2);
 432:	88 e2       	ldi	r24, 0x28	; 40
 434:	90 e0       	ldi	r25, 0x00	; 0
 436:	fc 01       	movw	r30, r24
 438:	30 81       	ld	r19, Z
 43a:	88 e2       	ldi	r24, 0x28	; 40
 43c:	90 e0       	ldi	r25, 0x00	; 0

0000043e <.Loc.94>:
 43e:	24 e0       	ldi	r18, 0x04	; 4
 440:	23 27       	eor	r18, r19
 442:	fc 01       	movw	r30, r24
 444:	20 83       	st	Z, r18

00000446 <.Loc.95>:
}
 446:	00 00       	nop
 448:	df 91       	pop	r29
 44a:	cf 91       	pop	r28
 44c:	ff 91       	pop	r31
 44e:	ef 91       	pop	r30
 450:	9f 91       	pop	r25
 452:	8f 91       	pop	r24
 454:	3f 91       	pop	r19
 456:	2f 91       	pop	r18
 458:	0f 90       	pop	r0
 45a:	0b be       	out	0x3b, r0	; 59
 45c:	0f 90       	pop	r0
 45e:	0f be       	out	0x3f, r0	; 63
 460:	0f 90       	pop	r0
 462:	1f 90       	pop	r1
 464:	18 95       	reti

00000466 <__vector_21>:
//H-brug PWM
ISR(TIMER0_COMPA_vect)
{
 466:	1f 92       	push	r1
 468:	0f 92       	push	r0
 46a:	0f b6       	in	r0, 0x3f	; 63
 46c:	0f 92       	push	r0
 46e:	11 24       	eor	r1, r1
 470:	0b b6       	in	r0, 0x3b	; 59
 472:	0f 92       	push	r0
 474:	2f 93       	push	r18
 476:	8f 93       	push	r24
 478:	9f 93       	push	r25
 47a:	ef 93       	push	r30
 47c:	ff 93       	push	r31
 47e:	cf 93       	push	r28
 480:	df 93       	push	r29
 482:	cd b7       	in	r28, 0x3d	; 61
 484:	de b7       	in	r29, 0x3e	; 62

00000486 <.Loc.97>:
    PORT |= (1 << PEN1);
 486:	88 e2       	ldi	r24, 0x28	; 40
 488:	90 e0       	ldi	r25, 0x00	; 0
 48a:	fc 01       	movw	r30, r24
 48c:	20 81       	ld	r18, Z
 48e:	88 e2       	ldi	r24, 0x28	; 40
 490:	90 e0       	ldi	r25, 0x00	; 0

00000492 <.Loc.98>:
 492:	20 68       	ori	r18, 0x80	; 128
 494:	fc 01       	movw	r30, r24
 496:	20 83       	st	Z, r18

00000498 <.Loc.99>:
    PORT |= (1 << PEN2);
 498:	88 e2       	ldi	r24, 0x28	; 40
 49a:	90 e0       	ldi	r25, 0x00	; 0
 49c:	fc 01       	movw	r30, r24
 49e:	20 81       	ld	r18, Z
 4a0:	88 e2       	ldi	r24, 0x28	; 40
 4a2:	90 e0       	ldi	r25, 0x00	; 0

000004a4 <.Loc.100>:
 4a4:	24 60       	ori	r18, 0x04	; 4
 4a6:	fc 01       	movw	r30, r24
 4a8:	20 83       	st	Z, r18

000004aa <.Loc.101>:
}
 4aa:	00 00       	nop
 4ac:	df 91       	pop	r29
 4ae:	cf 91       	pop	r28
 4b0:	ff 91       	pop	r31
 4b2:	ef 91       	pop	r30
 4b4:	9f 91       	pop	r25
 4b6:	8f 91       	pop	r24
 4b8:	2f 91       	pop	r18
 4ba:	0f 90       	pop	r0
 4bc:	0b be       	out	0x3b, r0	; 59
 4be:	0f 90       	pop	r0
 4c0:	0f be       	out	0x3f, r0	; 63
 4c2:	0f 90       	pop	r0
 4c4:	1f 90       	pop	r1
 4c6:	18 95       	reti

000004c8 <__vector_45>:

ISR(TIMER4_OVF_vect)
{
 4c8:	1f 92       	push	r1
 4ca:	0f 92       	push	r0
 4cc:	0f b6       	in	r0, 0x3f	; 63
 4ce:	0f 92       	push	r0
 4d0:	11 24       	eor	r1, r1
 4d2:	cf 93       	push	r28
 4d4:	df 93       	push	r29
 4d6:	cd b7       	in	r28, 0x3d	; 61
 4d8:	de b7       	in	r29, 0x3e	; 62

000004da <.Loc.103>:

}
 4da:	00 00       	nop
 4dc:	df 91       	pop	r29
 4de:	cf 91       	pop	r28
 4e0:	0f 90       	pop	r0
 4e2:	0f be       	out	0x3f, r0	; 63
 4e4:	0f 90       	pop	r0
 4e6:	1f 90       	pop	r1
 4e8:	18 95       	reti

000004ea <main>:

int main(void)
{
 4ea:	cf 93       	push	r28
 4ec:	df 93       	push	r29
 4ee:	cd b7       	in	r28, 0x3d	; 61
 4f0:	de b7       	in	r29, 0x3e	; 62
 4f2:	c4 57       	subi	r28, 0x74	; 116
 4f4:	d1 09       	sbc	r29, r1
 4f6:	0f b6       	in	r0, 0x3f	; 63
 4f8:	f8 94       	cli
 4fa:	de bf       	out	0x3e, r29	; 62
 4fc:	0f be       	out	0x3f, r0	; 63
 4fe:	cd bf       	out	0x3d, r28	; 61

00000500 <.Loc.105>:
    initding();
 500:	0e 94 88 00 	call	0x110	; 0x110 <initding>

00000504 <.Loc.106>:
    sei();
 504:	78 94       	sei

00000506 <.Loc.107>:

    h_bridge_set_percentage(10);
 506:	8a e0       	ldi	r24, 0x0A	; 10
 508:	0e 94 06 05 	call	0xa0c	; 0xa0c <h_bridge_set_percentage>

0000050c <.Loc.108>:

    int lengterechts = 0;
 50c:	1a 82       	std	Y+2, r1	; 0x02
 50e:	19 82       	std	Y+1, r1	; 0x01

00000510 <.Loc.109>:
    int lengtelinks = 0;
 510:	1c 82       	std	Y+4, r1	; 0x04
 512:	1b 82       	std	Y+3, r1	; 0x03

00000514 <.L33>:
//            PORT |= (1 << PIN12);
//            PORT &= ~(1 << PIN11);
//            PORT |= (1 << PIN22);
//            PORT &= ~(1 << PIN21);
//
        lengterechts = pulsrechts * 0.01071875;
 514:	80 91 00 02 	lds	r24, 0x0200	; 0x800200 <pulsrechts>
 518:	90 91 01 02 	lds	r25, 0x0201	; 0x800201 <pulsrechts+0x1>
 51c:	9c 01       	movw	r18, r24
 51e:	99 0f       	add	r25, r25
 520:	44 0b       	sbc	r20, r20
 522:	55 0b       	sbc	r21, r21
 524:	29 af       	std	Y+57, r18	; 0x39
 526:	3a af       	std	Y+58, r19	; 0x3a
 528:	4b af       	std	Y+59, r20	; 0x3b
 52a:	5c af       	std	Y+60, r21	; 0x3c
 52c:	69 ad       	ldd	r22, Y+57	; 0x39
 52e:	7a ad       	ldd	r23, Y+58	; 0x3a
 530:	8b ad       	ldd	r24, Y+59	; 0x3b
 532:	9c ad       	ldd	r25, Y+60	; 0x3c
 534:	0e 94 05 06 	call	0xc0a	; 0xc0a <__floatsisf>
 538:	6d a3       	std	Y+37, r22	; 0x25
 53a:	7e a3       	std	Y+38, r23	; 0x26
 53c:	8f a3       	std	Y+39, r24	; 0x27
 53e:	98 a7       	std	Y+40, r25	; 0x28
 540:	22 eb       	ldi	r18, 0xB2	; 178
 542:	3d e9       	ldi	r19, 0x9D	; 157
 544:	4f e2       	ldi	r20, 0x2F	; 47
 546:	5c e3       	ldi	r21, 0x3C	; 60
 548:	6d a1       	ldd	r22, Y+37	; 0x25
 54a:	7e a1       	ldd	r23, Y+38	; 0x26
 54c:	8f a1       	ldd	r24, Y+39	; 0x27
 54e:	98 a5       	ldd	r25, Y+40	; 0x28
 550:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 554:	21 96       	adiw	r28, 0x01	; 1
 556:	6c af       	std	Y+60, r22	; 0x3c
 558:	7d af       	std	Y+61, r23	; 0x3d
 55a:	8e af       	std	Y+62, r24	; 0x3e
 55c:	9f af       	std	Y+63, r25	; 0x3f
 55e:	21 97       	sbiw	r28, 0x01	; 1
 560:	21 96       	adiw	r28, 0x01	; 1
 562:	8c ad       	ldd	r24, Y+60	; 0x3c
 564:	9d ad       	ldd	r25, Y+61	; 0x3d
 566:	ae ad       	ldd	r26, Y+62	; 0x3e
 568:	bf ad       	ldd	r27, Y+63	; 0x3f
 56a:	21 97       	sbiw	r28, 0x01	; 1
 56c:	89 a7       	std	Y+41, r24	; 0x29
 56e:	9a a7       	std	Y+42, r25	; 0x2a
 570:	ab a7       	std	Y+43, r26	; 0x2b
 572:	bc a7       	std	Y+44, r27	; 0x2c

00000574 <.Loc.111>:
 574:	69 a5       	ldd	r22, Y+41	; 0x29
 576:	7a a5       	ldd	r23, Y+42	; 0x2a
 578:	8b a5       	ldd	r24, Y+43	; 0x2b
 57a:	9c a5       	ldd	r25, Y+44	; 0x2c
 57c:	0e 94 cd 05 	call	0xb9a	; 0xb9a <__fixsfsi>
 580:	25 96       	adiw	r28, 0x05	; 5
 582:	6c af       	std	Y+60, r22	; 0x3c
 584:	7d af       	std	Y+61, r23	; 0x3d
 586:	8e af       	std	Y+62, r24	; 0x3e
 588:	9f af       	std	Y+63, r25	; 0x3f
 58a:	25 97       	sbiw	r28, 0x05	; 5
 58c:	23 96       	adiw	r28, 0x03	; 3
 58e:	ae ad       	ldd	r26, Y+62	; 0x3e
 590:	bf ad       	ldd	r27, Y+63	; 0x3f
 592:	23 97       	sbiw	r28, 0x03	; 3
 594:	ba 83       	std	Y+2, r27	; 0x02
 596:	a9 83       	std	Y+1, r26	; 0x01

00000598 <.Loc.112>:
        lengtelinks = pulslinks * 0.01071875;
 598:	80 91 04 02 	lds	r24, 0x0204	; 0x800204 <pulslinks>
 59c:	90 91 05 02 	lds	r25, 0x0205	; 0x800205 <pulslinks+0x1>
 5a0:	9c 01       	movw	r18, r24
 5a2:	99 0f       	add	r25, r25
 5a4:	44 0b       	sbc	r20, r20
 5a6:	55 0b       	sbc	r21, r21
 5a8:	29 96       	adiw	r28, 0x09	; 9
 5aa:	2c af       	std	Y+60, r18	; 0x3c
 5ac:	3d af       	std	Y+61, r19	; 0x3d
 5ae:	4e af       	std	Y+62, r20	; 0x3e
 5b0:	5f af       	std	Y+63, r21	; 0x3f
 5b2:	29 97       	sbiw	r28, 0x09	; 9
 5b4:	29 96       	adiw	r28, 0x09	; 9
 5b6:	6c ad       	ldd	r22, Y+60	; 0x3c
 5b8:	7d ad       	ldd	r23, Y+61	; 0x3d
 5ba:	8e ad       	ldd	r24, Y+62	; 0x3e
 5bc:	9f ad       	ldd	r25, Y+63	; 0x3f
 5be:	29 97       	sbiw	r28, 0x09	; 9
 5c0:	0e 94 05 06 	call	0xc0a	; 0xc0a <__floatsisf>
 5c4:	6d a7       	std	Y+45, r22	; 0x2d
 5c6:	7e a7       	std	Y+46, r23	; 0x2e
 5c8:	8f a7       	std	Y+47, r24	; 0x2f
 5ca:	98 ab       	std	Y+48, r25	; 0x30
 5cc:	22 eb       	ldi	r18, 0xB2	; 178
 5ce:	3d e9       	ldi	r19, 0x9D	; 157
 5d0:	4f e2       	ldi	r20, 0x2F	; 47
 5d2:	5c e3       	ldi	r21, 0x3C	; 60
 5d4:	6d a5       	ldd	r22, Y+45	; 0x2d
 5d6:	7e a5       	ldd	r23, Y+46	; 0x2e
 5d8:	8f a5       	ldd	r24, Y+47	; 0x2f
 5da:	98 a9       	ldd	r25, Y+48	; 0x30
 5dc:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 5e0:	2d 96       	adiw	r28, 0x0d	; 13
 5e2:	6c af       	std	Y+60, r22	; 0x3c
 5e4:	7d af       	std	Y+61, r23	; 0x3d
 5e6:	8e af       	std	Y+62, r24	; 0x3e
 5e8:	9f af       	std	Y+63, r25	; 0x3f
 5ea:	2d 97       	sbiw	r28, 0x0d	; 13
 5ec:	2d 96       	adiw	r28, 0x0d	; 13
 5ee:	8c ad       	ldd	r24, Y+60	; 0x3c
 5f0:	9d ad       	ldd	r25, Y+61	; 0x3d
 5f2:	ae ad       	ldd	r26, Y+62	; 0x3e
 5f4:	bf ad       	ldd	r27, Y+63	; 0x3f
 5f6:	2d 97       	sbiw	r28, 0x0d	; 13
 5f8:	89 ab       	std	Y+49, r24	; 0x31
 5fa:	9a ab       	std	Y+50, r25	; 0x32
 5fc:	ab ab       	std	Y+51, r26	; 0x33
 5fe:	bc ab       	std	Y+52, r27	; 0x34

00000600 <.Loc.113>:
 600:	69 a9       	ldd	r22, Y+49	; 0x31
 602:	7a a9       	ldd	r23, Y+50	; 0x32
 604:	8b a9       	ldd	r24, Y+51	; 0x33
 606:	9c a9       	ldd	r25, Y+52	; 0x34
 608:	0e 94 cd 05 	call	0xb9a	; 0xb9a <__fixsfsi>
 60c:	61 96       	adiw	r28, 0x11	; 17
 60e:	6c af       	std	Y+60, r22	; 0x3c
 610:	7d af       	std	Y+61, r23	; 0x3d
 612:	8e af       	std	Y+62, r24	; 0x3e
 614:	9f af       	std	Y+63, r25	; 0x3f
 616:	61 97       	sbiw	r28, 0x11	; 17
 618:	2f 96       	adiw	r28, 0x0f	; 15
 61a:	ae ad       	ldd	r26, Y+62	; 0x3e
 61c:	bf ad       	ldd	r27, Y+63	; 0x3f
 61e:	2f 97       	sbiw	r28, 0x0f	; 15
 620:	bc 83       	std	Y+4, r27	; 0x04
 622:	ab 83       	std	Y+3, r26	; 0x03

00000624 <.Loc.114>:

        PORTB |= (1<<PB4);
 624:	85 e2       	ldi	r24, 0x25	; 37
 626:	90 e0       	ldi	r25, 0x00	; 0
 628:	fc 01       	movw	r30, r24
 62a:	20 81       	ld	r18, Z
 62c:	85 e2       	ldi	r24, 0x25	; 37
 62e:	90 e0       	ldi	r25, 0x00	; 0

00000630 <.Loc.115>:
 630:	20 61       	ori	r18, 0x10	; 16
 632:	dc 01       	movw	r26, r24
 634:	2c 93       	st	X, r18

00000636 <.Loc.116>:
        PORTB |= (1<<PB5);
 636:	85 e2       	ldi	r24, 0x25	; 37
 638:	90 e0       	ldi	r25, 0x00	; 0
 63a:	fc 01       	movw	r30, r24
 63c:	20 81       	ld	r18, Z
 63e:	85 e2       	ldi	r24, 0x25	; 37
 640:	90 e0       	ldi	r25, 0x00	; 0

00000642 <.Loc.117>:
 642:	20 62       	ori	r18, 0x20	; 32
 644:	dc 01       	movw	r26, r24
 646:	2c 93       	st	X, r18
 648:	80 e0       	ldi	r24, 0x00	; 0
 64a:	90 e0       	ldi	r25, 0x00	; 0
 64c:	a0 e7       	ldi	r26, 0x70	; 112
 64e:	b1 e4       	ldi	r27, 0x41	; 65
 650:	8d 83       	std	Y+5, r24	; 0x05
 652:	9e 83       	std	Y+6, r25	; 0x06
 654:	af 83       	std	Y+7, r26	; 0x07
 656:	b8 87       	std	Y+8, r27	; 0x08

00000658 <.LBB30>:
	__builtin_avr_delay_cycles(__ticks_dc);

#else
	uint8_t __ticks;
	double __tmp2 ;
	__tmp = ((F_CPU) / 3e6) * __us;
 658:	2b ea       	ldi	r18, 0xAB	; 171
 65a:	3a ea       	ldi	r19, 0xAA	; 170
 65c:	4a ea       	ldi	r20, 0xAA	; 170
 65e:	50 e4       	ldi	r21, 0x40	; 64
 660:	6d 81       	ldd	r22, Y+5	; 0x05
 662:	7e 81       	ldd	r23, Y+6	; 0x06
 664:	8f 81       	ldd	r24, Y+7	; 0x07
 666:	98 85       	ldd	r25, Y+8	; 0x08
 668:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 66c:	65 96       	adiw	r28, 0x15	; 21
 66e:	6c af       	std	Y+60, r22	; 0x3c
 670:	7d af       	std	Y+61, r23	; 0x3d
 672:	8e af       	std	Y+62, r24	; 0x3e
 674:	9f af       	std	Y+63, r25	; 0x3f
 676:	65 97       	sbiw	r28, 0x15	; 21
 678:	65 96       	adiw	r28, 0x15	; 21
 67a:	2c ad       	ldd	r18, Y+60	; 0x3c
 67c:	3d ad       	ldd	r19, Y+61	; 0x3d
 67e:	4e ad       	ldd	r20, Y+62	; 0x3e
 680:	5f ad       	ldd	r21, Y+63	; 0x3f
 682:	65 97       	sbiw	r28, 0x15	; 21
 684:	29 87       	std	Y+9, r18	; 0x09
 686:	3a 87       	std	Y+10, r19	; 0x0a
 688:	4b 87       	std	Y+11, r20	; 0x0b
 68a:	5c 87       	std	Y+12, r21	; 0x0c

0000068c <.Loc.119>:
	__tmp2 = ((F_CPU) / 4e6) * __us;
 68c:	20 e0       	ldi	r18, 0x00	; 0
 68e:	30 e0       	ldi	r19, 0x00	; 0
 690:	40 e8       	ldi	r20, 0x80	; 128
 692:	50 e4       	ldi	r21, 0x40	; 64
 694:	6d 81       	ldd	r22, Y+5	; 0x05
 696:	7e 81       	ldd	r23, Y+6	; 0x06
 698:	8f 81       	ldd	r24, Y+7	; 0x07
 69a:	98 85       	ldd	r25, Y+8	; 0x08
 69c:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 6a0:	69 96       	adiw	r28, 0x19	; 25
 6a2:	6c af       	std	Y+60, r22	; 0x3c
 6a4:	7d af       	std	Y+61, r23	; 0x3d
 6a6:	8e af       	std	Y+62, r24	; 0x3e
 6a8:	9f af       	std	Y+63, r25	; 0x3f
 6aa:	69 97       	sbiw	r28, 0x19	; 25
 6ac:	69 96       	adiw	r28, 0x19	; 25
 6ae:	8c ad       	ldd	r24, Y+60	; 0x3c
 6b0:	9d ad       	ldd	r25, Y+61	; 0x3d
 6b2:	ae ad       	ldd	r26, Y+62	; 0x3e
 6b4:	bf ad       	ldd	r27, Y+63	; 0x3f
 6b6:	69 97       	sbiw	r28, 0x19	; 25
 6b8:	8d 87       	std	Y+13, r24	; 0x0d
 6ba:	9e 87       	std	Y+14, r25	; 0x0e
 6bc:	af 87       	std	Y+15, r26	; 0x0f
 6be:	b8 8b       	std	Y+16, r27	; 0x10

000006c0 <.Loc.120>:
	if (__tmp < 1.0)
 6c0:	20 e0       	ldi	r18, 0x00	; 0
 6c2:	30 e0       	ldi	r19, 0x00	; 0
 6c4:	40 e8       	ldi	r20, 0x80	; 128
 6c6:	5f e3       	ldi	r21, 0x3F	; 63
 6c8:	69 85       	ldd	r22, Y+9	; 0x09
 6ca:	7a 85       	ldd	r23, Y+10	; 0x0a
 6cc:	8b 85       	ldd	r24, Y+11	; 0x0b
 6ce:	9c 85       	ldd	r25, Y+12	; 0x0c
 6d0:	0e 94 56 05 	call	0xaac	; 0xaac <__cmpsf2>
 6d4:	88 23       	and	r24, r24
 6d6:	1c f4       	brge	.+6      	; 0x6de <.L39>

000006d8 <.Loc.121>:
		__ticks = 1;
 6d8:	81 e0       	ldi	r24, 0x01	; 1
 6da:	89 8b       	std	Y+17, r24	; 0x11
 6dc:	fb c0       	rjmp	.+502    	; 0x8d4 <.L16>

000006de <.L39>:
	else if (__tmp2 > 65535)
 6de:	20 e0       	ldi	r18, 0x00	; 0
 6e0:	3f ef       	ldi	r19, 0xFF	; 255
 6e2:	4f e7       	ldi	r20, 0x7F	; 127
 6e4:	57 e4       	ldi	r21, 0x47	; 71
 6e6:	6d 85       	ldd	r22, Y+13	; 0x0d
 6e8:	7e 85       	ldd	r23, Y+14	; 0x0e
 6ea:	8f 85       	ldd	r24, Y+15	; 0x0f
 6ec:	98 89       	ldd	r25, Y+16	; 0x10
 6ee:	0e 94 b5 06 	call	0xd6a	; 0xd6a <__gesf2>
 6f2:	88 23       	and	r24, r24
 6f4:	09 f0       	breq	.+2      	; 0x6f8 <L0^A>

000006f6 <L0^A>:
 6f6:	0c f4       	brge	.+2      	; 0x6fa <.Loc.123>

000006f8 <L0^A>:
 6f8:	b2 c0       	rjmp	.+356    	; 0x85e <.L40>

000006fa <.Loc.123>:
	{
		_delay_ms(__us / 1000.0);
 6fa:	20 e0       	ldi	r18, 0x00	; 0
 6fc:	30 e0       	ldi	r19, 0x00	; 0
 6fe:	4a e7       	ldi	r20, 0x7A	; 122
 700:	54 e4       	ldi	r21, 0x44	; 68
 702:	6d 81       	ldd	r22, Y+5	; 0x05
 704:	7e 81       	ldd	r23, Y+6	; 0x06
 706:	8f 81       	ldd	r24, Y+7	; 0x07
 708:	98 85       	ldd	r25, Y+8	; 0x08
 70a:	0e 94 5b 05 	call	0xab6	; 0xab6 <__divsf3>
 70e:	6d 96       	adiw	r28, 0x1d	; 29
 710:	6c af       	std	Y+60, r22	; 0x3c
 712:	7d af       	std	Y+61, r23	; 0x3d
 714:	8e af       	std	Y+62, r24	; 0x3e
 716:	9f af       	std	Y+63, r25	; 0x3f
 718:	6d 97       	sbiw	r28, 0x1d	; 29
 71a:	6d 96       	adiw	r28, 0x1d	; 29
 71c:	8c ad       	ldd	r24, Y+60	; 0x3c
 71e:	9d ad       	ldd	r25, Y+61	; 0x3d
 720:	ae ad       	ldd	r26, Y+62	; 0x3e
 722:	bf ad       	ldd	r27, Y+63	; 0x3f
 724:	6d 97       	sbiw	r28, 0x1d	; 29
 726:	8a 8b       	std	Y+18, r24	; 0x12
 728:	9b 8b       	std	Y+19, r25	; 0x13
 72a:	ac 8b       	std	Y+20, r26	; 0x14
 72c:	bd 8b       	std	Y+21, r27	; 0x15

0000072e <.LBB32>:
	__tmp = ((F_CPU) / 4e3) * __ms;
 72e:	20 e0       	ldi	r18, 0x00	; 0
 730:	30 e0       	ldi	r19, 0x00	; 0
 732:	4a e7       	ldi	r20, 0x7A	; 122
 734:	55 e4       	ldi	r21, 0x45	; 69
 736:	6a 89       	ldd	r22, Y+18	; 0x12
 738:	7b 89       	ldd	r23, Y+19	; 0x13
 73a:	8c 89       	ldd	r24, Y+20	; 0x14
 73c:	9d 89       	ldd	r25, Y+21	; 0x15
 73e:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 742:	a1 96       	adiw	r28, 0x21	; 33
 744:	6c af       	std	Y+60, r22	; 0x3c
 746:	7d af       	std	Y+61, r23	; 0x3d
 748:	8e af       	std	Y+62, r24	; 0x3e
 74a:	9f af       	std	Y+63, r25	; 0x3f
 74c:	a1 97       	sbiw	r28, 0x21	; 33
 74e:	a1 96       	adiw	r28, 0x21	; 33
 750:	2c ad       	ldd	r18, Y+60	; 0x3c
 752:	3d ad       	ldd	r19, Y+61	; 0x3d
 754:	4e ad       	ldd	r20, Y+62	; 0x3e
 756:	5f ad       	ldd	r21, Y+63	; 0x3f
 758:	a1 97       	sbiw	r28, 0x21	; 33
 75a:	2e 8b       	std	Y+22, r18	; 0x16
 75c:	3f 8b       	std	Y+23, r19	; 0x17
 75e:	48 8f       	std	Y+24, r20	; 0x18
 760:	59 8f       	std	Y+25, r21	; 0x19

00000762 <.Loc.125>:
	if (__tmp < 1.0)
 762:	20 e0       	ldi	r18, 0x00	; 0
 764:	30 e0       	ldi	r19, 0x00	; 0
 766:	40 e8       	ldi	r20, 0x80	; 128
 768:	5f e3       	ldi	r21, 0x3F	; 63
 76a:	6e 89       	ldd	r22, Y+22	; 0x16
 76c:	7f 89       	ldd	r23, Y+23	; 0x17
 76e:	88 8d       	ldd	r24, Y+24	; 0x18
 770:	99 8d       	ldd	r25, Y+25	; 0x19
 772:	0e 94 56 05 	call	0xaac	; 0xaac <__cmpsf2>
 776:	88 23       	and	r24, r24
 778:	2c f4       	brge	.+10     	; 0x784 <.L41>

0000077a <.Loc.126>:
		__ticks = 1;
 77a:	81 e0       	ldi	r24, 0x01	; 1
 77c:	90 e0       	ldi	r25, 0x00	; 0
 77e:	9b 8f       	std	Y+27, r25	; 0x1b
 780:	8a 8f       	std	Y+26, r24	; 0x1a
 782:	62 c0       	rjmp	.+196    	; 0x848 <.L21>

00000784 <.L41>:
	else if (__tmp > 65535)
 784:	20 e0       	ldi	r18, 0x00	; 0
 786:	3f ef       	ldi	r19, 0xFF	; 255
 788:	4f e7       	ldi	r20, 0x7F	; 127
 78a:	57 e4       	ldi	r21, 0x47	; 71
 78c:	6e 89       	ldd	r22, Y+22	; 0x16
 78e:	7f 89       	ldd	r23, Y+23	; 0x17
 790:	88 8d       	ldd	r24, Y+24	; 0x18
 792:	99 8d       	ldd	r25, Y+25	; 0x19
 794:	0e 94 b5 06 	call	0xd6a	; 0xd6a <__gesf2>
 798:	88 23       	and	r24, r24
 79a:	09 f0       	breq	.+2      	; 0x79e <L0^A>

0000079c <L0^A>:
 79c:	0c f4       	brge	.+2      	; 0x7a0 <.Loc.128>

0000079e <L0^A>:
 79e:	42 c0       	rjmp	.+132    	; 0x824 <.L42>

000007a0 <.Loc.128>:
		__ticks = (uint16_t) (__ms * 10.0);
 7a0:	20 e0       	ldi	r18, 0x00	; 0
 7a2:	30 e0       	ldi	r19, 0x00	; 0
 7a4:	40 e2       	ldi	r20, 0x20	; 32
 7a6:	51 e4       	ldi	r21, 0x41	; 65
 7a8:	6a 89       	ldd	r22, Y+18	; 0x12
 7aa:	7b 89       	ldd	r23, Y+19	; 0x13
 7ac:	8c 89       	ldd	r24, Y+20	; 0x14
 7ae:	9d 89       	ldd	r25, Y+21	; 0x15
 7b0:	0e 94 ba 06 	call	0xd74	; 0xd74 <__mulsf3>
 7b4:	a5 96       	adiw	r28, 0x25	; 37
 7b6:	6c af       	std	Y+60, r22	; 0x3c
 7b8:	7d af       	std	Y+61, r23	; 0x3d
 7ba:	8e af       	std	Y+62, r24	; 0x3e
 7bc:	9f af       	std	Y+63, r25	; 0x3f
 7be:	a5 97       	sbiw	r28, 0x25	; 37
 7c0:	a5 96       	adiw	r28, 0x25	; 37
 7c2:	8c ad       	ldd	r24, Y+60	; 0x3c
 7c4:	9d ad       	ldd	r25, Y+61	; 0x3d
 7c6:	ae ad       	ldd	r26, Y+62	; 0x3e
 7c8:	bf ad       	ldd	r27, Y+63	; 0x3f
 7ca:	a5 97       	sbiw	r28, 0x25	; 37
 7cc:	8d ab       	std	Y+53, r24	; 0x35
 7ce:	9e ab       	std	Y+54, r25	; 0x36
 7d0:	af ab       	std	Y+55, r26	; 0x37
 7d2:	b8 af       	std	Y+56, r27	; 0x38

000007d4 <.Loc.129>:
 7d4:	6d a9       	ldd	r22, Y+53	; 0x35
 7d6:	7e a9       	ldd	r23, Y+54	; 0x36
 7d8:	8f a9       	ldd	r24, Y+55	; 0x37
 7da:	98 ad       	ldd	r25, Y+56	; 0x38
 7dc:	0e 94 d4 05 	call	0xba8	; 0xba8 <__fixunssfsi>
 7e0:	a9 96       	adiw	r28, 0x29	; 41
 7e2:	6c af       	std	Y+60, r22	; 0x3c
 7e4:	7d af       	std	Y+61, r23	; 0x3d
 7e6:	8e af       	std	Y+62, r24	; 0x3e
 7e8:	9f af       	std	Y+63, r25	; 0x3f
 7ea:	a9 97       	sbiw	r28, 0x29	; 41
 7ec:	a7 96       	adiw	r28, 0x27	; 39
 7ee:	ae ad       	ldd	r26, Y+62	; 0x3e
 7f0:	bf ad       	ldd	r27, Y+63	; 0x3f
 7f2:	a7 97       	sbiw	r28, 0x27	; 39
 7f4:	bb 8f       	std	Y+27, r27	; 0x1b
 7f6:	aa 8f       	std	Y+26, r26	; 0x1a

000007f8 <.Loc.130>:
		while(__ticks)
 7f8:	10 c0       	rjmp	.+32     	; 0x81a <.L24>

000007fa <.L25>:
 7fa:	80 e9       	ldi	r24, 0x90	; 144
 7fc:	91 e0       	ldi	r25, 0x01	; 1
 7fe:	9d 8f       	std	Y+29, r25	; 0x1d
 800:	8c 8f       	std	Y+28, r24	; 0x1c

00000802 <.LBB34>:
		"sbc %B0,__zero_reg__"    "\n\t"
		"brne 1b"
		: "+d" (__count)
	);
#else
	__asm__ volatile (
 802:	8c 8d       	ldd	r24, Y+28	; 0x1c
 804:	9d 8d       	ldd	r25, Y+29	; 0x1d

00000806 <.L1^B1>:
 806:	01 97       	sbiw	r24, 0x01	; 1
 808:	f1 f7       	brne	.-4      	; 0x806 <.L1^B1>
 80a:	9d 8f       	std	Y+29, r25	; 0x1d
 80c:	8c 8f       	std	Y+28, r24	; 0x1c

0000080e <.Loc.132>:
	...

00000810 <.LBE34>:
			__ticks --;
 810:	8a 8d       	ldd	r24, Y+26	; 0x1a
 812:	9b 8d       	ldd	r25, Y+27	; 0x1b
 814:	01 97       	sbiw	r24, 0x01	; 1
 816:	9b 8f       	std	Y+27, r25	; 0x1b
 818:	8a 8f       	std	Y+26, r24	; 0x1a

0000081a <.L24>:
		while(__ticks)
 81a:	8a 8d       	ldd	r24, Y+26	; 0x1a
 81c:	9b 8d       	ldd	r25, Y+27	; 0x1b
 81e:	00 97       	sbiw	r24, 0x00	; 0
 820:	61 f7       	brne	.-40     	; 0x7fa <.L25>

00000822 <.Loc.135>:
		return;
 822:	58 c0       	rjmp	.+176    	; 0x8d4 <.L16>

00000824 <.L42>:
		__ticks = (uint16_t)__tmp;
 824:	6e 89       	ldd	r22, Y+22	; 0x16
 826:	7f 89       	ldd	r23, Y+23	; 0x17
 828:	88 8d       	ldd	r24, Y+24	; 0x18
 82a:	99 8d       	ldd	r25, Y+25	; 0x19
 82c:	0e 94 d4 05 	call	0xba8	; 0xba8 <__fixunssfsi>
 830:	ad 96       	adiw	r28, 0x2d	; 45
 832:	6c af       	std	Y+60, r22	; 0x3c
 834:	7d af       	std	Y+61, r23	; 0x3d
 836:	8e af       	std	Y+62, r24	; 0x3e
 838:	9f af       	std	Y+63, r25	; 0x3f
 83a:	ad 97       	sbiw	r28, 0x2d	; 45
 83c:	ab 96       	adiw	r28, 0x2b	; 43
 83e:	ee ad       	ldd	r30, Y+62	; 0x3e
 840:	ff ad       	ldd	r31, Y+63	; 0x3f
 842:	ab 97       	sbiw	r28, 0x2b	; 43
 844:	fb 8f       	std	Y+27, r31	; 0x1b
 846:	ea 8f       	std	Y+26, r30	; 0x1a

00000848 <.L21>:
 848:	8a 8d       	ldd	r24, Y+26	; 0x1a
 84a:	9b 8d       	ldd	r25, Y+27	; 0x1b
 84c:	9f 8f       	std	Y+31, r25	; 0x1f
 84e:	8e 8f       	std	Y+30, r24	; 0x1e

00000850 <.LBB36>:
 850:	8e 8d       	ldd	r24, Y+30	; 0x1e
 852:	9f 8d       	ldd	r25, Y+31	; 0x1f

00000854 <.L1^B2>:
 854:	01 97       	sbiw	r24, 0x01	; 1
 856:	f1 f7       	brne	.-4      	; 0x854 <.L1^B2>
 858:	9f 8f       	std	Y+31, r25	; 0x1f
 85a:	8e 8f       	std	Y+30, r24	; 0x1e

0000085c <.Loc.138>:
		"brne 1b"
		: "=w" (__count)
		: "0" (__count)
	);
#endif /* __AVR_TINY__ */
}
 85c:	3b c0       	rjmp	.+118    	; 0x8d4 <.L16>

0000085e <.L40>:
	}
	else if (__tmp > 255)
 85e:	20 e0       	ldi	r18, 0x00	; 0
 860:	30 e0       	ldi	r19, 0x00	; 0
 862:	4f e7       	ldi	r20, 0x7F	; 127
 864:	53 e4       	ldi	r21, 0x43	; 67
 866:	69 85       	ldd	r22, Y+9	; 0x09
 868:	7a 85       	ldd	r23, Y+10	; 0x0a
 86a:	8b 85       	ldd	r24, Y+11	; 0x0b
 86c:	9c 85       	ldd	r25, Y+12	; 0x0c
 86e:	0e 94 b5 06 	call	0xd6a	; 0xd6a <__gesf2>
 872:	88 23       	and	r24, r24
 874:	f9 f0       	breq	.+62     	; 0x8b4 <.L43>
 876:	f4 f0       	brlt	.+60     	; 0x8b4 <.L43>

00000878 <.LBB38>:
	{
		uint16_t __ticks=(uint16_t)__tmp2;
 878:	6d 85       	ldd	r22, Y+13	; 0x0d
 87a:	7e 85       	ldd	r23, Y+14	; 0x0e
 87c:	8f 85       	ldd	r24, Y+15	; 0x0f
 87e:	98 89       	ldd	r25, Y+16	; 0x10
 880:	0e 94 d4 05 	call	0xba8	; 0xba8 <__fixunssfsi>
 884:	e1 96       	adiw	r28, 0x31	; 49
 886:	6c af       	std	Y+60, r22	; 0x3c
 888:	7d af       	std	Y+61, r23	; 0x3d
 88a:	8e af       	std	Y+62, r24	; 0x3e
 88c:	9f af       	std	Y+63, r25	; 0x3f
 88e:	e1 97       	sbiw	r28, 0x31	; 49
 890:	af 96       	adiw	r28, 0x2f	; 47
 892:	2e ad       	ldd	r18, Y+62	; 0x3e
 894:	3f ad       	ldd	r19, Y+63	; 0x3f
 896:	af 97       	sbiw	r28, 0x2f	; 47
 898:	39 a3       	std	Y+33, r19	; 0x21
 89a:	28 a3       	std	Y+32, r18	; 0x20
 89c:	88 a1       	ldd	r24, Y+32	; 0x20
 89e:	99 a1       	ldd	r25, Y+33	; 0x21
 8a0:	9b a3       	std	Y+35, r25	; 0x23
 8a2:	8a a3       	std	Y+34, r24	; 0x22

000008a4 <.LBB39>:
	__asm__ volatile (
 8a4:	8a a1       	ldd	r24, Y+34	; 0x22
 8a6:	9b a1       	ldd	r25, Y+35	; 0x23

000008a8 <.L1^B3>:
 8a8:	01 97       	sbiw	r24, 0x01	; 1
 8aa:	f1 f7       	brne	.-4      	; 0x8a8 <.L1^B3>
 8ac:	9b a3       	std	Y+35, r25	; 0x23
 8ae:	8a a3       	std	Y+34, r24	; 0x22

000008b0 <.Loc.142>:
	...

000008b2 <.LBE39>:
		_delay_loop_2(__ticks);
		return;
 8b2:	17 c0       	rjmp	.+46     	; 0x8e2 <.L29>

000008b4 <.L43>:
	}
	else
		__ticks = (uint8_t)__tmp;
 8b4:	69 85       	ldd	r22, Y+9	; 0x09
 8b6:	7a 85       	ldd	r23, Y+10	; 0x0a
 8b8:	8b 85       	ldd	r24, Y+11	; 0x0b
 8ba:	9c 85       	ldd	r25, Y+12	; 0x0c
 8bc:	0e 94 d4 05 	call	0xba8	; 0xba8 <__fixunssfsi>
 8c0:	e5 96       	adiw	r28, 0x35	; 53
 8c2:	6c af       	std	Y+60, r22	; 0x3c
 8c4:	7d af       	std	Y+61, r23	; 0x3d
 8c6:	8e af       	std	Y+62, r24	; 0x3e
 8c8:	9f af       	std	Y+63, r25	; 0x3f
 8ca:	e5 97       	sbiw	r28, 0x35	; 53
 8cc:	e2 96       	adiw	r28, 0x32	; 50
 8ce:	3f ad       	ldd	r19, Y+63	; 0x3f
 8d0:	e2 97       	sbiw	r28, 0x32	; 50
 8d2:	39 8b       	std	Y+17, r19	; 0x11

000008d4 <.L16>:
 8d4:	89 89       	ldd	r24, Y+17	; 0x11
 8d6:	8c a3       	std	Y+36, r24	; 0x24

000008d8 <.LBB41>:
	__asm__ volatile (
 8d8:	8c a1       	ldd	r24, Y+36	; 0x24

000008da <.L1^B4>:
 8da:	8a 95       	dec	r24
 8dc:	f1 f7       	brne	.-4      	; 0x8da <.L1^B4>
 8de:	8c a3       	std	Y+36, r24	; 0x24

000008e0 <.Loc.146>:
	...

000008e2 <.L29>:
        _delay_us(15);
        PORTB &= ~(1<<PB4);
 8e2:	85 e2       	ldi	r24, 0x25	; 37
 8e4:	90 e0       	ldi	r25, 0x00	; 0
 8e6:	dc 01       	movw	r26, r24
 8e8:	2c 91       	ld	r18, X

000008ea <.Loc.148>:
 8ea:	85 e2       	ldi	r24, 0x25	; 37
 8ec:	90 e0       	ldi	r25, 0x00	; 0

000008ee <.Loc.149>:
 8ee:	2f 7e       	andi	r18, 0xEF	; 239
 8f0:	fc 01       	movw	r30, r24
 8f2:	20 83       	st	Z, r18

000008f4 <.Loc.150>:
        PORTB &= ~(1<<PB5);
 8f4:	85 e2       	ldi	r24, 0x25	; 37
 8f6:	90 e0       	ldi	r25, 0x00	; 0
 8f8:	dc 01       	movw	r26, r24
 8fa:	2c 91       	ld	r18, X

000008fc <.Loc.151>:
 8fc:	85 e2       	ldi	r24, 0x25	; 37
 8fe:	90 e0       	ldi	r25, 0x00	; 0

00000900 <.Loc.152>:
 900:	2f 7d       	andi	r18, 0xDF	; 223
 902:	fc 01       	movw	r30, r24
 904:	20 83       	st	Z, r18

00000906 <.Loc.153>:

        if((lengtelinks <= 120) && (lengtelinks >= 0))
 906:	8b 81       	ldd	r24, Y+3	; 0x03
 908:	9c 81       	ldd	r25, Y+4	; 0x04
 90a:	88 37       	cpi	r24, 0x78	; 120
 90c:	91 05       	cpc	r25, r1
 90e:	09 f0       	breq	.+2      	; 0x912 <.Loc.154>

00000910 <L0^A>:
 910:	4c f5       	brge	.+82     	; 0x964 <.L30>

00000912 <.Loc.154>:
 912:	8b 81       	ldd	r24, Y+3	; 0x03
 914:	9c 81       	ldd	r25, Y+4	; 0x04
 916:	99 23       	and	r25, r25
 918:	2c f1       	brlt	.+74     	; 0x964 <.L30>

0000091a <.Loc.155>:
        {
            PORT |= (1 << PIN12);
 91a:	88 e2       	ldi	r24, 0x28	; 40
 91c:	90 e0       	ldi	r25, 0x00	; 0
 91e:	dc 01       	movw	r26, r24
 920:	2c 91       	ld	r18, X
 922:	88 e2       	ldi	r24, 0x28	; 40
 924:	90 e0       	ldi	r25, 0x00	; 0

00000926 <.Loc.156>:
 926:	20 62       	ori	r18, 0x20	; 32
 928:	fc 01       	movw	r30, r24
 92a:	20 83       	st	Z, r18

0000092c <.Loc.157>:
            PORT &= ~(1 << PIN11);
 92c:	88 e2       	ldi	r24, 0x28	; 40
 92e:	90 e0       	ldi	r25, 0x00	; 0
 930:	dc 01       	movw	r26, r24
 932:	2c 91       	ld	r18, X

00000934 <.Loc.158>:
 934:	88 e2       	ldi	r24, 0x28	; 40
 936:	90 e0       	ldi	r25, 0x00	; 0

00000938 <.Loc.159>:
 938:	2f 7b       	andi	r18, 0xBF	; 191
 93a:	fc 01       	movw	r30, r24
 93c:	20 83       	st	Z, r18

0000093e <.Loc.160>:
            PORT |= (1 << PIN22);
 93e:	88 e2       	ldi	r24, 0x28	; 40
 940:	90 e0       	ldi	r25, 0x00	; 0
 942:	dc 01       	movw	r26, r24
 944:	2c 91       	ld	r18, X
 946:	88 e2       	ldi	r24, 0x28	; 40
 948:	90 e0       	ldi	r25, 0x00	; 0

0000094a <.Loc.161>:
 94a:	28 60       	ori	r18, 0x08	; 8
 94c:	fc 01       	movw	r30, r24
 94e:	20 83       	st	Z, r18

00000950 <.Loc.162>:
            PORT &= ~(1 << PIN21);
 950:	88 e2       	ldi	r24, 0x28	; 40
 952:	90 e0       	ldi	r25, 0x00	; 0
 954:	dc 01       	movw	r26, r24
 956:	2c 91       	ld	r18, X

00000958 <.Loc.163>:
 958:	88 e2       	ldi	r24, 0x28	; 40
 95a:	90 e0       	ldi	r25, 0x00	; 0

0000095c <.Loc.164>:
 95c:	2f 7e       	andi	r18, 0xEF	; 239
 95e:	fc 01       	movw	r30, r24
 960:	20 83       	st	Z, r18
 962:	53 c0       	rjmp	.+166    	; 0xa0a <.L31>

00000964 <.L30>:

        }
        else if((lengterechts <= 120) && (lengterechts >= 0))
 964:	89 81       	ldd	r24, Y+1	; 0x01
 966:	9a 81       	ldd	r25, Y+2	; 0x02
 968:	88 37       	cpi	r24, 0x78	; 120
 96a:	91 05       	cpc	r25, r1
 96c:	09 f0       	breq	.+2      	; 0x970 <.Loc.166>

0000096e <L0^A>:
 96e:	4c f5       	brge	.+82     	; 0x9c2 <.L32>

00000970 <.Loc.166>:
 970:	89 81       	ldd	r24, Y+1	; 0x01
 972:	9a 81       	ldd	r25, Y+2	; 0x02
 974:	99 23       	and	r25, r25
 976:	2c f1       	brlt	.+74     	; 0x9c2 <.L32>

00000978 <.Loc.167>:
        {
            PORT &= ~(1 << PIN12);
 978:	88 e2       	ldi	r24, 0x28	; 40
 97a:	90 e0       	ldi	r25, 0x00	; 0
 97c:	dc 01       	movw	r26, r24
 97e:	2c 91       	ld	r18, X

00000980 <.Loc.168>:
 980:	88 e2       	ldi	r24, 0x28	; 40
 982:	90 e0       	ldi	r25, 0x00	; 0

00000984 <.Loc.169>:
 984:	2f 7d       	andi	r18, 0xDF	; 223
 986:	fc 01       	movw	r30, r24
 988:	20 83       	st	Z, r18

0000098a <.Loc.170>:
            PORT |= (1 << PIN11);
 98a:	88 e2       	ldi	r24, 0x28	; 40
 98c:	90 e0       	ldi	r25, 0x00	; 0
 98e:	dc 01       	movw	r26, r24
 990:	2c 91       	ld	r18, X
 992:	88 e2       	ldi	r24, 0x28	; 40
 994:	90 e0       	ldi	r25, 0x00	; 0

00000996 <.Loc.171>:
 996:	20 64       	ori	r18, 0x40	; 64
 998:	fc 01       	movw	r30, r24
 99a:	20 83       	st	Z, r18

0000099c <.Loc.172>:
            PORT &= ~(1 << PIN22);
 99c:	88 e2       	ldi	r24, 0x28	; 40
 99e:	90 e0       	ldi	r25, 0x00	; 0
 9a0:	dc 01       	movw	r26, r24
 9a2:	2c 91       	ld	r18, X

000009a4 <.Loc.173>:
 9a4:	88 e2       	ldi	r24, 0x28	; 40
 9a6:	90 e0       	ldi	r25, 0x00	; 0

000009a8 <.Loc.174>:
 9a8:	27 7f       	andi	r18, 0xF7	; 247
 9aa:	fc 01       	movw	r30, r24
 9ac:	20 83       	st	Z, r18

000009ae <.Loc.175>:
            PORT |= (1 << PIN21);
 9ae:	88 e2       	ldi	r24, 0x28	; 40
 9b0:	90 e0       	ldi	r25, 0x00	; 0
 9b2:	dc 01       	movw	r26, r24
 9b4:	2c 91       	ld	r18, X
 9b6:	88 e2       	ldi	r24, 0x28	; 40
 9b8:	90 e0       	ldi	r25, 0x00	; 0

000009ba <.Loc.176>:
 9ba:	20 61       	ori	r18, 0x10	; 16
 9bc:	fc 01       	movw	r30, r24
 9be:	20 83       	st	Z, r18
 9c0:	24 c0       	rjmp	.+72     	; 0xa0a <.L31>

000009c2 <.L32>:
        }
        else
        {
            PORT &= ~(1 << PIN11);
 9c2:	88 e2       	ldi	r24, 0x28	; 40
 9c4:	90 e0       	ldi	r25, 0x00	; 0
 9c6:	dc 01       	movw	r26, r24
 9c8:	2c 91       	ld	r18, X

000009ca <.Loc.178>:
 9ca:	88 e2       	ldi	r24, 0x28	; 40
 9cc:	90 e0       	ldi	r25, 0x00	; 0

000009ce <.Loc.179>:
 9ce:	2f 7b       	andi	r18, 0xBF	; 191
 9d0:	fc 01       	movw	r30, r24
 9d2:	20 83       	st	Z, r18

000009d4 <.Loc.180>:
            PORT |= (1 << PIN12);
 9d4:	88 e2       	ldi	r24, 0x28	; 40
 9d6:	90 e0       	ldi	r25, 0x00	; 0
 9d8:	dc 01       	movw	r26, r24
 9da:	2c 91       	ld	r18, X
 9dc:	88 e2       	ldi	r24, 0x28	; 40
 9de:	90 e0       	ldi	r25, 0x00	; 0

000009e0 <.Loc.181>:
 9e0:	20 62       	ori	r18, 0x20	; 32
 9e2:	fc 01       	movw	r30, r24
 9e4:	20 83       	st	Z, r18

000009e6 <.Loc.182>:
            PORT |= (1 << PIN21);
 9e6:	88 e2       	ldi	r24, 0x28	; 40
 9e8:	90 e0       	ldi	r25, 0x00	; 0
 9ea:	dc 01       	movw	r26, r24
 9ec:	2c 91       	ld	r18, X
 9ee:	88 e2       	ldi	r24, 0x28	; 40
 9f0:	90 e0       	ldi	r25, 0x00	; 0

000009f2 <.Loc.183>:
 9f2:	20 61       	ori	r18, 0x10	; 16
 9f4:	fc 01       	movw	r30, r24
 9f6:	20 83       	st	Z, r18

000009f8 <.Loc.184>:
            PORT &= ~(1 << PIN22);
 9f8:	88 e2       	ldi	r24, 0x28	; 40
 9fa:	90 e0       	ldi	r25, 0x00	; 0
 9fc:	dc 01       	movw	r26, r24
 9fe:	2c 91       	ld	r18, X

00000a00 <.Loc.185>:
 a00:	88 e2       	ldi	r24, 0x28	; 40
 a02:	90 e0       	ldi	r25, 0x00	; 0

00000a04 <.Loc.186>:
 a04:	27 7f       	andi	r18, 0xF7	; 247
 a06:	fc 01       	movw	r30, r24
 a08:	20 83       	st	Z, r18

00000a0a <.L31>:
        lengterechts = pulsrechts * 0.01071875;
 a0a:	84 cd       	rjmp	.-1272   	; 0x514 <.L33>

00000a0c <h_bridge_set_percentage>:

    return 0;
}

void h_bridge_set_percentage(signed char percentage)
{
 a0c:	cf 93       	push	r28
 a0e:	df 93       	push	r29
 a10:	0f 92       	push	r0
 a12:	cd b7       	in	r28, 0x3d	; 61
 a14:	de b7       	in	r29, 0x3e	; 62
 a16:	89 83       	std	Y+1, r24	; 0x01

00000a18 <.Loc.189>:
	if (percentage >= 0 && percentage <= 100)
 a18:	89 81       	ldd	r24, Y+1	; 0x01
 a1a:	88 23       	and	r24, r24
 a1c:	d4 f0       	brlt	.+52     	; 0xa52 <.L46>

00000a1e <.Loc.190>:
 a1e:	89 81       	ldd	r24, Y+1	; 0x01
 a20:	84 36       	cpi	r24, 0x64	; 100
 a22:	09 f0       	breq	.+2      	; 0xa26 <.Loc.191>

00000a24 <L0^A>:
 a24:	b4 f4       	brge	.+44     	; 0xa52 <.L46>

00000a26 <.Loc.191>:
	{
			OCR0A = (255*percentage)/100;
 a26:	89 81       	ldd	r24, Y+1	; 0x01
 a28:	08 2e       	mov	r0, r24
 a2a:	00 0c       	add	r0, r0
 a2c:	99 0b       	sbc	r25, r25
 a2e:	2f ef       	ldi	r18, 0xFF	; 255
 a30:	28 9f       	mul	r18, r24
 a32:	a0 01       	movw	r20, r0
 a34:	29 9f       	mul	r18, r25
 a36:	50 0d       	add	r21, r0
 a38:	11 24       	eor	r1, r1

00000a3a <.Loc.192>:
 a3a:	24 e6       	ldi	r18, 0x64	; 100
 a3c:	30 e0       	ldi	r19, 0x00	; 0
 a3e:	ca 01       	movw	r24, r20
 a40:	b9 01       	movw	r22, r18
 a42:	0e 94 2e 05 	call	0xa5c	; 0xa5c <__divmodhi4>
 a46:	cb 01       	movw	r24, r22
 a48:	9c 01       	movw	r18, r24

00000a4a <.Loc.193>:
 a4a:	87 e4       	ldi	r24, 0x47	; 71
 a4c:	90 e0       	ldi	r25, 0x00	; 0

00000a4e <.Loc.194>:
 a4e:	fc 01       	movw	r30, r24
 a50:	20 83       	st	Z, r18

00000a52 <.L46>:
	}
}
 a52:	00 00       	nop
 a54:	0f 90       	pop	r0
 a56:	df 91       	pop	r29
 a58:	cf 91       	pop	r28
 a5a:	08 95       	ret

00000a5c <__divmodhi4>:
 a5c:	97 fb       	bst	r25, 7

00000a5e <.Loc.1>:
 a5e:	07 2e       	mov	r0, r23

00000a60 <.Loc.2>:
 a60:	16 f4       	brtc	.+4      	; 0xa66 <.L^B1>

00000a62 <.Loc.3>:
 a62:	00 94       	com	r0

00000a64 <.Loc.4>:
 a64:	07 d0       	rcall	.+14     	; 0xa74 <__divmodhi4_neg1>

00000a66 <.L^B1>:
 a66:	77 fd       	sbrc	r23, 7

00000a68 <.Loc.6>:
 a68:	09 d0       	rcall	.+18     	; 0xa7c <__divmodhi4_neg2>

00000a6a <.Loc.7>:
 a6a:	0e 94 42 05 	call	0xa84	; 0xa84 <__udivmodhi4>

00000a6e <.Loc.8>:
 a6e:	07 fc       	sbrc	r0, 7

00000a70 <.Loc.9>:
 a70:	05 d0       	rcall	.+10     	; 0xa7c <__divmodhi4_neg2>

00000a72 <.Loc.10>:
 a72:	3e f4       	brtc	.+14     	; 0xa82 <__divmodhi4_exit>

00000a74 <__divmodhi4_neg1>:
 a74:	90 95       	com	r25

00000a76 <.Loc.12>:
 a76:	81 95       	neg	r24

00000a78 <.Loc.13>:
 a78:	9f 4f       	sbci	r25, 0xFF	; 255

00000a7a <.Loc.14>:
 a7a:	08 95       	ret

00000a7c <__divmodhi4_neg2>:
 a7c:	70 95       	com	r23

00000a7e <.Loc.16>:
 a7e:	61 95       	neg	r22

00000a80 <.Loc.17>:
 a80:	7f 4f       	sbci	r23, 0xFF	; 255

00000a82 <__divmodhi4_exit>:
 a82:	08 95       	ret

00000a84 <__udivmodhi4>:
 a84:	aa 1b       	sub	r26, r26

00000a86 <.Loc.1>:
 a86:	bb 1b       	sub	r27, r27

00000a88 <.Loc.2>:
 a88:	51 e1       	ldi	r21, 0x11	; 17

00000a8a <.Loc.3>:
 a8a:	07 c0       	rjmp	.+14     	; 0xa9a <__udivmodhi4_ep>

00000a8c <__udivmodhi4_loop>:
 a8c:	aa 1f       	adc	r26, r26

00000a8e <.Loc.5>:
 a8e:	bb 1f       	adc	r27, r27

00000a90 <.Loc.6>:
 a90:	a6 17       	cp	r26, r22

00000a92 <.Loc.7>:
 a92:	b7 07       	cpc	r27, r23

00000a94 <.Loc.8>:
 a94:	10 f0       	brcs	.+4      	; 0xa9a <__udivmodhi4_ep>

00000a96 <.Loc.9>:
 a96:	a6 1b       	sub	r26, r22

00000a98 <.Loc.10>:
 a98:	b7 0b       	sbc	r27, r23

00000a9a <__udivmodhi4_ep>:
 a9a:	88 1f       	adc	r24, r24

00000a9c <.Loc.12>:
 a9c:	99 1f       	adc	r25, r25

00000a9e <.Loc.13>:
 a9e:	5a 95       	dec	r21

00000aa0 <.Loc.14>:
 aa0:	a9 f7       	brne	.-22     	; 0xa8c <__udivmodhi4_loop>

00000aa2 <.Loc.15>:
 aa2:	80 95       	com	r24

00000aa4 <.Loc.16>:
 aa4:	90 95       	com	r25

00000aa6 <.Loc.17>:
 aa6:	bc 01       	movw	r22, r24

00000aa8 <.Loc.18>:
 aa8:	cd 01       	movw	r24, r26

00000aaa <.Loc.19>:
 aaa:	08 95       	ret

00000aac <__cmpsf2>:
 aac:	0e 94 40 06 	call	0xc80	; 0xc80 <__fp_cmp>
 ab0:	08 f4       	brcc	.+2      	; 0xab4 <.L1^B1>
 ab2:	81 e0       	ldi	r24, 0x01	; 1

00000ab4 <.L1^B1>:
 ab4:	08 95       	ret

00000ab6 <__divsf3>:
 ab6:	0e 94 6f 05 	call	0xade	; 0xade <__divsf3x>
 aba:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_round>

00000abe <.L^B1>:
 abe:	0e 94 74 06 	call	0xce8	; 0xce8 <__fp_pscB>
 ac2:	58 f0       	brcs	.+22     	; 0xada <.L_nan>
 ac4:	0e 94 6d 06 	call	0xcda	; 0xcda <__fp_pscA>
 ac8:	40 f0       	brcs	.+16     	; 0xada <.L_nan>
 aca:	29 f4       	brne	.+10     	; 0xad6 <.L_zr>
 acc:	5f 3f       	cpi	r21, 0xFF	; 255
 ace:	29 f0       	breq	.+10     	; 0xada <.L_nan>

00000ad0 <.L_inf>:
 ad0:	0c 94 64 06 	jmp	0xcc8	; 0xcc8 <__fp_inf>

00000ad4 <.L1^B1>:
 ad4:	51 11       	cpse	r21, r1

00000ad6 <.L_zr>:
 ad6:	0c 94 af 06 	jmp	0xd5e	; 0xd5e <__fp_szero>

00000ada <.L_nan>:
 ada:	0c 94 6a 06 	jmp	0xcd4	; 0xcd4 <__fp_nan>

00000ade <__divsf3x>:
 ade:	0e 94 8c 06 	call	0xd18	; 0xd18 <__fp_split3>
 ae2:	68 f3       	brcs	.-38     	; 0xabe <.L^B1>

00000ae4 <__divsf3_pse>:
 ae4:	99 23       	and	r25, r25
 ae6:	b1 f3       	breq	.-20     	; 0xad4 <.L1^B1>
 ae8:	55 23       	and	r21, r21
 aea:	91 f3       	breq	.-28     	; 0xad0 <.L_inf>
 aec:	95 1b       	sub	r25, r21
 aee:	55 0b       	sbc	r21, r21
 af0:	bb 27       	eor	r27, r27
 af2:	aa 27       	eor	r26, r26

00000af4 <.L2^B1>:
 af4:	62 17       	cp	r22, r18
 af6:	73 07       	cpc	r23, r19
 af8:	84 07       	cpc	r24, r20
 afa:	38 f0       	brcs	.+14     	; 0xb0a <.L3^B1>
 afc:	9f 5f       	subi	r25, 0xFF	; 255
 afe:	5f 4f       	sbci	r21, 0xFF	; 255
 b00:	22 0f       	add	r18, r18
 b02:	33 1f       	adc	r19, r19
 b04:	44 1f       	adc	r20, r20
 b06:	aa 1f       	adc	r26, r26
 b08:	a9 f3       	breq	.-22     	; 0xaf4 <.L2^B1>

00000b0a <.L3^B1>:
 b0a:	35 d0       	rcall	.+106    	; 0xb76 <.L_div>
 b0c:	0e 2e       	mov	r0, r30
 b0e:	3a f0       	brmi	.+14     	; 0xb1e <.L5^B1>

00000b10 <.L4^B1>:
 b10:	e0 e8       	ldi	r30, 0x80	; 128
 b12:	32 d0       	rcall	.+100    	; 0xb78 <.L_div1>
 b14:	91 50       	subi	r25, 0x01	; 1
 b16:	50 40       	sbci	r21, 0x00	; 0
 b18:	e6 95       	lsr	r30
 b1a:	00 1c       	adc	r0, r0
 b1c:	ca f7       	brpl	.-14     	; 0xb10 <.L4^B1>

00000b1e <.L5^B1>:
 b1e:	2b d0       	rcall	.+86     	; 0xb76 <.L_div>
 b20:	fe 2f       	mov	r31, r30
 b22:	29 d0       	rcall	.+82     	; 0xb76 <.L_div>
 b24:	66 0f       	add	r22, r22
 b26:	77 1f       	adc	r23, r23
 b28:	88 1f       	adc	r24, r24
 b2a:	bb 1f       	adc	r27, r27
 b2c:	26 17       	cp	r18, r22
 b2e:	37 07       	cpc	r19, r23
 b30:	48 07       	cpc	r20, r24
 b32:	ab 07       	cpc	r26, r27
 b34:	b0 e8       	ldi	r27, 0x80	; 128
 b36:	09 f0       	breq	.+2      	; 0xb3a <.L4^B2>
 b38:	bb 0b       	sbc	r27, r27

00000b3a <.L4^B2>:
 b3a:	80 2d       	mov	r24, r0
 b3c:	bf 01       	movw	r22, r30
 b3e:	ff 27       	eor	r31, r31
 b40:	93 58       	subi	r25, 0x83	; 131
 b42:	5f 4f       	sbci	r21, 0xFF	; 255
 b44:	3a f0       	brmi	.+14     	; 0xb54 <.L13^B1>
 b46:	9e 3f       	cpi	r25, 0xFE	; 254
 b48:	51 05       	cpc	r21, r1
 b4a:	78 f0       	brcs	.+30     	; 0xb6a <.L15^B1>
 b4c:	0c 94 64 06 	jmp	0xcc8	; 0xcc8 <__fp_inf>

00000b50 <.L12^B1>:
 b50:	0c 94 af 06 	jmp	0xd5e	; 0xd5e <__fp_szero>

00000b54 <.L13^B1>:
 b54:	5f 3f       	cpi	r21, 0xFF	; 255
 b56:	e4 f3       	brlt	.-8      	; 0xb50 <.L12^B1>
 b58:	98 3e       	cpi	r25, 0xE8	; 232
 b5a:	d4 f3       	brlt	.-12     	; 0xb50 <.L12^B1>

00000b5c <.L14^B1>:
 b5c:	86 95       	lsr	r24
 b5e:	77 95       	ror	r23
 b60:	67 95       	ror	r22
 b62:	b7 95       	ror	r27
 b64:	f7 95       	ror	r31
 b66:	9f 5f       	subi	r25, 0xFF	; 255
 b68:	c9 f7       	brne	.-14     	; 0xb5c <.L14^B1>

00000b6a <.L15^B1>:
 b6a:	88 0f       	add	r24, r24
 b6c:	91 1d       	adc	r25, r1
 b6e:	96 95       	lsr	r25
 b70:	87 95       	ror	r24
 b72:	97 f9       	bld	r25, 7
 b74:	08 95       	ret

00000b76 <.L_div>:
 b76:	e1 e0       	ldi	r30, 0x01	; 1

00000b78 <.L_div1>:
 b78:	66 0f       	add	r22, r22
 b7a:	77 1f       	adc	r23, r23
 b7c:	88 1f       	adc	r24, r24
 b7e:	bb 1f       	adc	r27, r27
 b80:	62 17       	cp	r22, r18
 b82:	73 07       	cpc	r23, r19
 b84:	84 07       	cpc	r24, r20
 b86:	ba 07       	cpc	r27, r26
 b88:	20 f0       	brcs	.+8      	; 0xb92 <.L2^B2>
 b8a:	62 1b       	sub	r22, r18
 b8c:	73 0b       	sbc	r23, r19
 b8e:	84 0b       	sbc	r24, r20
 b90:	ba 0b       	sbc	r27, r26

00000b92 <.L2^B2>:
 b92:	ee 1f       	adc	r30, r30
 b94:	88 f7       	brcc	.-30     	; 0xb78 <.L_div1>
 b96:	e0 95       	com	r30
 b98:	08 95       	ret

00000b9a <__fixsfsi>:
 b9a:	0e 94 d4 05 	call	0xba8	; 0xba8 <__fixunssfsi>
 b9e:	68 94       	set
 ba0:	b1 11       	cpse	r27, r1
 ba2:	0c 94 af 06 	jmp	0xd5e	; 0xd5e <__fp_szero>
 ba6:	08 95       	ret

00000ba8 <__fixunssfsi>:
 ba8:	0e 94 94 06 	call	0xd28	; 0xd28 <__fp_splitA>
 bac:	88 f0       	brcs	.+34     	; 0xbd0 <.L_err>
 bae:	9f 57       	subi	r25, 0x7F	; 127
 bb0:	98 f0       	brcs	.+38     	; 0xbd8 <.L_zr>
 bb2:	b9 2f       	mov	r27, r25
 bb4:	99 27       	eor	r25, r25
 bb6:	b7 51       	subi	r27, 0x17	; 23
 bb8:	b0 f0       	brcs	.+44     	; 0xbe6 <.L4^B1>
 bba:	e1 f0       	breq	.+56     	; 0xbf4 <.L_sign>

00000bbc <.L1^B1>:
 bbc:	66 0f       	add	r22, r22
 bbe:	77 1f       	adc	r23, r23
 bc0:	88 1f       	adc	r24, r24
 bc2:	99 1f       	adc	r25, r25
 bc4:	1a f0       	brmi	.+6      	; 0xbcc <.L2^B1>
 bc6:	ba 95       	dec	r27
 bc8:	c9 f7       	brne	.-14     	; 0xbbc <.L1^B1>
 bca:	14 c0       	rjmp	.+40     	; 0xbf4 <.L_sign>

00000bcc <.L2^B1>:
 bcc:	b1 30       	cpi	r27, 0x01	; 1
 bce:	91 f0       	breq	.+36     	; 0xbf4 <.L_sign>

00000bd0 <.L_err>:
 bd0:	0e 94 ae 06 	call	0xd5c	; 0xd5c <__fp_zero>
 bd4:	b1 e0       	ldi	r27, 0x01	; 1
 bd6:	08 95       	ret

00000bd8 <.L_zr>:
 bd8:	0c 94 ae 06 	jmp	0xd5c	; 0xd5c <__fp_zero>

00000bdc <.L3^B1>:
 bdc:	67 2f       	mov	r22, r23
 bde:	78 2f       	mov	r23, r24
 be0:	88 27       	eor	r24, r24
 be2:	b8 5f       	subi	r27, 0xF8	; 248
 be4:	39 f0       	breq	.+14     	; 0xbf4 <.L_sign>

00000be6 <.L4^B1>:
 be6:	b9 3f       	cpi	r27, 0xF9	; 249
 be8:	cc f3       	brlt	.-14     	; 0xbdc <.L3^B1>

00000bea <.L5^B1>:
 bea:	86 95       	lsr	r24
 bec:	77 95       	ror	r23
 bee:	67 95       	ror	r22
 bf0:	b3 95       	inc	r27
 bf2:	d9 f7       	brne	.-10     	; 0xbea <.L5^B1>

00000bf4 <.L_sign>:
 bf4:	3e f4       	brtc	.+14     	; 0xc04 <.L6^B1>
 bf6:	90 95       	com	r25
 bf8:	80 95       	com	r24
 bfa:	70 95       	com	r23
 bfc:	61 95       	neg	r22
 bfe:	7f 4f       	sbci	r23, 0xFF	; 255
 c00:	8f 4f       	sbci	r24, 0xFF	; 255
 c02:	9f 4f       	sbci	r25, 0xFF	; 255

00000c04 <.L6^B1>:
 c04:	08 95       	ret

00000c06 <__floatunsisf>:
 c06:	e8 94       	clt
 c08:	09 c0       	rjmp	.+18     	; 0xc1c <.L1^B1>

00000c0a <__floatsisf>:
 c0a:	97 fb       	bst	r25, 7
 c0c:	3e f4       	brtc	.+14     	; 0xc1c <.L1^B1>
 c0e:	90 95       	com	r25
 c10:	80 95       	com	r24
 c12:	70 95       	com	r23
 c14:	61 95       	neg	r22
 c16:	7f 4f       	sbci	r23, 0xFF	; 255
 c18:	8f 4f       	sbci	r24, 0xFF	; 255
 c1a:	9f 4f       	sbci	r25, 0xFF	; 255

00000c1c <.L1^B1>:
 c1c:	99 23       	and	r25, r25
 c1e:	a9 f0       	breq	.+42     	; 0xc4a <.L4^B1>
 c20:	f9 2f       	mov	r31, r25
 c22:	96 e9       	ldi	r25, 0x96	; 150
 c24:	bb 27       	eor	r27, r27

00000c26 <.L2^B1>:
 c26:	93 95       	inc	r25
 c28:	f6 95       	lsr	r31
 c2a:	87 95       	ror	r24
 c2c:	77 95       	ror	r23
 c2e:	67 95       	ror	r22
 c30:	b7 95       	ror	r27
 c32:	f1 11       	cpse	r31, r1
 c34:	f8 cf       	rjmp	.-16     	; 0xc26 <.L2^B1>
 c36:	fa f4       	brpl	.+62     	; 0xc76 <.L_pack>
 c38:	bb 0f       	add	r27, r27
 c3a:	11 f4       	brne	.+4      	; 0xc40 <.L3^B1>
 c3c:	60 ff       	sbrs	r22, 0
 c3e:	1b c0       	rjmp	.+54     	; 0xc76 <.L_pack>

00000c40 <.L3^B1>:
 c40:	6f 5f       	subi	r22, 0xFF	; 255
 c42:	7f 4f       	sbci	r23, 0xFF	; 255
 c44:	8f 4f       	sbci	r24, 0xFF	; 255
 c46:	9f 4f       	sbci	r25, 0xFF	; 255
 c48:	16 c0       	rjmp	.+44     	; 0xc76 <.L_pack>

00000c4a <.L4^B1>:
 c4a:	88 23       	and	r24, r24
 c4c:	11 f0       	breq	.+4      	; 0xc52 <.L5^B1>
 c4e:	96 e9       	ldi	r25, 0x96	; 150
 c50:	11 c0       	rjmp	.+34     	; 0xc74 <.L8^B1>

00000c52 <.L5^B1>:
 c52:	77 23       	and	r23, r23
 c54:	21 f0       	breq	.+8      	; 0xc5e <.L6^B1>
 c56:	9e e8       	ldi	r25, 0x8E	; 142
 c58:	87 2f       	mov	r24, r23
 c5a:	76 2f       	mov	r23, r22
 c5c:	05 c0       	rjmp	.+10     	; 0xc68 <.L7^B1>

00000c5e <.L6^B1>:
 c5e:	66 23       	and	r22, r22
 c60:	71 f0       	breq	.+28     	; 0xc7e <.L9^B1>
 c62:	96 e8       	ldi	r25, 0x86	; 134
 c64:	86 2f       	mov	r24, r22
 c66:	70 e0       	ldi	r23, 0x00	; 0

00000c68 <.L7^B1>:
 c68:	60 e0       	ldi	r22, 0x00	; 0
 c6a:	2a f0       	brmi	.+10     	; 0xc76 <.L_pack>

00000c6c <.L10^B1>:
 c6c:	9a 95       	dec	r25
 c6e:	66 0f       	add	r22, r22
 c70:	77 1f       	adc	r23, r23
 c72:	88 1f       	adc	r24, r24

00000c74 <.L8^B1>:
 c74:	da f7       	brpl	.-10     	; 0xc6c <.L10^B1>

00000c76 <.L_pack>:
 c76:	88 0f       	add	r24, r24
 c78:	96 95       	lsr	r25
 c7a:	87 95       	ror	r24
 c7c:	97 f9       	bld	r25, 7

00000c7e <.L9^B1>:
 c7e:	08 95       	ret

00000c80 <__fp_cmp>:
 c80:	99 0f       	add	r25, r25
 c82:	00 08       	sbc	r0, r0
 c84:	55 0f       	add	r21, r21
 c86:	aa 0b       	sbc	r26, r26
 c88:	e0 e8       	ldi	r30, 0x80	; 128
 c8a:	fe ef       	ldi	r31, 0xFE	; 254
 c8c:	16 16       	cp	r1, r22
 c8e:	17 06       	cpc	r1, r23
 c90:	e8 07       	cpc	r30, r24
 c92:	f9 07       	cpc	r31, r25
 c94:	c0 f0       	brcs	.+48     	; 0xcc6 <.L9^B1>
 c96:	12 16       	cp	r1, r18
 c98:	13 06       	cpc	r1, r19
 c9a:	e4 07       	cpc	r30, r20
 c9c:	f5 07       	cpc	r31, r21
 c9e:	98 f0       	brcs	.+38     	; 0xcc6 <.L9^B1>
 ca0:	62 1b       	sub	r22, r18
 ca2:	73 0b       	sbc	r23, r19
 ca4:	84 0b       	sbc	r24, r20
 ca6:	95 0b       	sbc	r25, r21
 ca8:	39 f4       	brne	.+14     	; 0xcb8 <.L1^B1>
 caa:	0a 26       	eor	r0, r26
 cac:	61 f0       	breq	.+24     	; 0xcc6 <.L9^B1>
 cae:	23 2b       	or	r18, r19
 cb0:	24 2b       	or	r18, r20
 cb2:	25 2b       	or	r18, r21
 cb4:	21 f4       	brne	.+8      	; 0xcbe <.L2^B1>
 cb6:	08 95       	ret

00000cb8 <.L1^B1>:
 cb8:	0a 26       	eor	r0, r26
 cba:	09 f4       	brne	.+2      	; 0xcbe <.L2^B1>
 cbc:	a1 40       	sbci	r26, 0x01	; 1

00000cbe <.L2^B1>:
 cbe:	a6 95       	lsr	r26
 cc0:	8f ef       	ldi	r24, 0xFF	; 255
 cc2:	81 1d       	adc	r24, r1
 cc4:	81 1d       	adc	r24, r1

00000cc6 <.L9^B1>:
 cc6:	08 95       	ret

00000cc8 <__fp_inf>:
 cc8:	97 f9       	bld	r25, 7
 cca:	9f 67       	ori	r25, 0x7F	; 127
 ccc:	80 e8       	ldi	r24, 0x80	; 128
 cce:	70 e0       	ldi	r23, 0x00	; 0
 cd0:	60 e0       	ldi	r22, 0x00	; 0
 cd2:	08 95       	ret

00000cd4 <__fp_nan>:
 cd4:	9f ef       	ldi	r25, 0xFF	; 255
 cd6:	80 ec       	ldi	r24, 0xC0	; 192
 cd8:	08 95       	ret

00000cda <__fp_pscA>:
 cda:	00 24       	eor	r0, r0
 cdc:	0a 94       	dec	r0
 cde:	16 16       	cp	r1, r22
 ce0:	17 06       	cpc	r1, r23
 ce2:	18 06       	cpc	r1, r24
 ce4:	09 06       	cpc	r0, r25
 ce6:	08 95       	ret

00000ce8 <__fp_pscB>:
 ce8:	00 24       	eor	r0, r0
 cea:	0a 94       	dec	r0
 cec:	12 16       	cp	r1, r18
 cee:	13 06       	cpc	r1, r19
 cf0:	14 06       	cpc	r1, r20
 cf2:	05 06       	cpc	r0, r21
 cf4:	08 95       	ret

00000cf6 <__fp_round>:
 cf6:	09 2e       	mov	r0, r25
 cf8:	03 94       	inc	r0
 cfa:	00 0c       	add	r0, r0
 cfc:	11 f4       	brne	.+4      	; 0xd02 <.L1^B1>
 cfe:	88 23       	and	r24, r24
 d00:	52 f0       	brmi	.+20     	; 0xd16 <.L3^B1>

00000d02 <.L1^B1>:
 d02:	bb 0f       	add	r27, r27
 d04:	40 f4       	brcc	.+16     	; 0xd16 <.L3^B1>
 d06:	bf 2b       	or	r27, r31
 d08:	11 f4       	brne	.+4      	; 0xd0e <.L2^B1>
 d0a:	60 ff       	sbrs	r22, 0
 d0c:	04 c0       	rjmp	.+8      	; 0xd16 <.L3^B1>

00000d0e <.L2^B1>:
 d0e:	6f 5f       	subi	r22, 0xFF	; 255
 d10:	7f 4f       	sbci	r23, 0xFF	; 255
 d12:	8f 4f       	sbci	r24, 0xFF	; 255
 d14:	9f 4f       	sbci	r25, 0xFF	; 255

00000d16 <.L3^B1>:
 d16:	08 95       	ret

00000d18 <__fp_split3>:
 d18:	57 fd       	sbrc	r21, 7
 d1a:	90 58       	subi	r25, 0x80	; 128
 d1c:	44 0f       	add	r20, r20
 d1e:	55 1f       	adc	r21, r21
 d20:	59 f0       	breq	.+22     	; 0xd38 <.L4^B1>
 d22:	5f 3f       	cpi	r21, 0xFF	; 255
 d24:	71 f0       	breq	.+28     	; 0xd42 <.L5^B1>

00000d26 <.L1^B1>:
 d26:	47 95       	ror	r20

00000d28 <__fp_splitA>:
 d28:	88 0f       	add	r24, r24
 d2a:	97 fb       	bst	r25, 7
 d2c:	99 1f       	adc	r25, r25
 d2e:	61 f0       	breq	.+24     	; 0xd48 <.L6^B1>
 d30:	9f 3f       	cpi	r25, 0xFF	; 255
 d32:	79 f0       	breq	.+30     	; 0xd52 <.L7^B1>

00000d34 <.L3^B1>:
 d34:	87 95       	ror	r24
 d36:	08 95       	ret

00000d38 <.L4^B1>:
 d38:	12 16       	cp	r1, r18
 d3a:	13 06       	cpc	r1, r19
 d3c:	14 06       	cpc	r1, r20
 d3e:	55 1f       	adc	r21, r21
 d40:	f2 cf       	rjmp	.-28     	; 0xd26 <.L1^B1>

00000d42 <.L5^B1>:
 d42:	46 95       	lsr	r20
 d44:	f1 df       	rcall	.-30     	; 0xd28 <__fp_splitA>
 d46:	08 c0       	rjmp	.+16     	; 0xd58 <.L8^B1>

00000d48 <.L6^B1>:
 d48:	16 16       	cp	r1, r22
 d4a:	17 06       	cpc	r1, r23
 d4c:	18 06       	cpc	r1, r24
 d4e:	99 1f       	adc	r25, r25
 d50:	f1 cf       	rjmp	.-30     	; 0xd34 <.L3^B1>

00000d52 <.L7^B1>:
 d52:	86 95       	lsr	r24
 d54:	71 05       	cpc	r23, r1
 d56:	61 05       	cpc	r22, r1

00000d58 <.L8^B1>:
 d58:	08 94       	sec
 d5a:	08 95       	ret

00000d5c <__fp_zero>:
 d5c:	e8 94       	clt

00000d5e <__fp_szero>:
 d5e:	bb 27       	eor	r27, r27
 d60:	66 27       	eor	r22, r22
 d62:	77 27       	eor	r23, r23
 d64:	cb 01       	movw	r24, r22
 d66:	97 f9       	bld	r25, 7
 d68:	08 95       	ret

00000d6a <__gesf2>:
 d6a:	0e 94 40 06 	call	0xc80	; 0xc80 <__fp_cmp>
 d6e:	08 f4       	brcc	.+2      	; 0xd72 <.L1^B1>
 d70:	8f ef       	ldi	r24, 0xFF	; 255

00000d72 <.L1^B1>:
 d72:	08 95       	ret

00000d74 <__mulsf3>:
 d74:	0e 94 cd 06 	call	0xd9a	; 0xd9a <__mulsf3x>
 d78:	0c 94 7b 06 	jmp	0xcf6	; 0xcf6 <__fp_round>

00000d7c <.L^B1>:
 d7c:	0e 94 6d 06 	call	0xcda	; 0xcda <__fp_pscA>
 d80:	38 f0       	brcs	.+14     	; 0xd90 <.L1^B1>
 d82:	0e 94 74 06 	call	0xce8	; 0xce8 <__fp_pscB>
 d86:	20 f0       	brcs	.+8      	; 0xd90 <.L1^B1>
 d88:	95 23       	and	r25, r21
 d8a:	11 f0       	breq	.+4      	; 0xd90 <.L1^B1>
 d8c:	0c 94 64 06 	jmp	0xcc8	; 0xcc8 <__fp_inf>

00000d90 <.L1^B1>:
 d90:	0c 94 6a 06 	jmp	0xcd4	; 0xcd4 <__fp_nan>

00000d94 <.L2^B1>:
 d94:	11 24       	eor	r1, r1
 d96:	0c 94 af 06 	jmp	0xd5e	; 0xd5e <__fp_szero>

00000d9a <__mulsf3x>:
 d9a:	0e 94 8c 06 	call	0xd18	; 0xd18 <__fp_split3>
 d9e:	70 f3       	brcs	.-36     	; 0xd7c <.L^B1>

00000da0 <__mulsf3_pse>:
 da0:	95 9f       	mul	r25, r21
 da2:	c1 f3       	breq	.-16     	; 0xd94 <.L2^B1>
 da4:	95 0f       	add	r25, r21
 da6:	50 e0       	ldi	r21, 0x00	; 0
 da8:	55 1f       	adc	r21, r21
 daa:	62 9f       	mul	r22, r18
 dac:	f0 01       	movw	r30, r0
 dae:	72 9f       	mul	r23, r18
 db0:	bb 27       	eor	r27, r27
 db2:	f0 0d       	add	r31, r0
 db4:	b1 1d       	adc	r27, r1
 db6:	63 9f       	mul	r22, r19
 db8:	aa 27       	eor	r26, r26
 dba:	f0 0d       	add	r31, r0
 dbc:	b1 1d       	adc	r27, r1
 dbe:	aa 1f       	adc	r26, r26
 dc0:	64 9f       	mul	r22, r20
 dc2:	66 27       	eor	r22, r22
 dc4:	b0 0d       	add	r27, r0
 dc6:	a1 1d       	adc	r26, r1
 dc8:	66 1f       	adc	r22, r22
 dca:	82 9f       	mul	r24, r18
 dcc:	22 27       	eor	r18, r18
 dce:	b0 0d       	add	r27, r0
 dd0:	a1 1d       	adc	r26, r1
 dd2:	62 1f       	adc	r22, r18
 dd4:	73 9f       	mul	r23, r19
 dd6:	b0 0d       	add	r27, r0
 dd8:	a1 1d       	adc	r26, r1
 dda:	62 1f       	adc	r22, r18
 ddc:	83 9f       	mul	r24, r19
 dde:	a0 0d       	add	r26, r0
 de0:	61 1d       	adc	r22, r1
 de2:	22 1f       	adc	r18, r18
 de4:	74 9f       	mul	r23, r20
 de6:	33 27       	eor	r19, r19
 de8:	a0 0d       	add	r26, r0
 dea:	61 1d       	adc	r22, r1
 dec:	23 1f       	adc	r18, r19
 dee:	84 9f       	mul	r24, r20
 df0:	60 0d       	add	r22, r0
 df2:	21 1d       	adc	r18, r1
 df4:	82 2f       	mov	r24, r18
 df6:	76 2f       	mov	r23, r22
 df8:	6a 2f       	mov	r22, r26
 dfa:	11 24       	eor	r1, r1
 dfc:	9f 57       	subi	r25, 0x7F	; 127
 dfe:	50 40       	sbci	r21, 0x00	; 0
 e00:	9a f0       	brmi	.+38     	; 0xe28 <.L13^B1>
 e02:	f1 f0       	breq	.+60     	; 0xe40 <.L15^B1>

00000e04 <.L10^B1>:
 e04:	88 23       	and	r24, r24
 e06:	4a f0       	brmi	.+18     	; 0xe1a <.L11^B1>
 e08:	ee 0f       	add	r30, r30
 e0a:	ff 1f       	adc	r31, r31
 e0c:	bb 1f       	adc	r27, r27
 e0e:	66 1f       	adc	r22, r22
 e10:	77 1f       	adc	r23, r23
 e12:	88 1f       	adc	r24, r24
 e14:	91 50       	subi	r25, 0x01	; 1
 e16:	50 40       	sbci	r21, 0x00	; 0
 e18:	a9 f7       	brne	.-22     	; 0xe04 <.L10^B1>

00000e1a <.L11^B1>:
 e1a:	9e 3f       	cpi	r25, 0xFE	; 254
 e1c:	51 05       	cpc	r21, r1
 e1e:	80 f0       	brcs	.+32     	; 0xe40 <.L15^B1>
 e20:	0c 94 64 06 	jmp	0xcc8	; 0xcc8 <__fp_inf>

00000e24 <.L12^B1>:
 e24:	0c 94 af 06 	jmp	0xd5e	; 0xd5e <__fp_szero>

00000e28 <.L13^B1>:
 e28:	5f 3f       	cpi	r21, 0xFF	; 255
 e2a:	e4 f3       	brlt	.-8      	; 0xe24 <.L12^B1>
 e2c:	98 3e       	cpi	r25, 0xE8	; 232
 e2e:	d4 f3       	brlt	.-12     	; 0xe24 <.L12^B1>

00000e30 <.L14^B1>:
 e30:	86 95       	lsr	r24
 e32:	77 95       	ror	r23
 e34:	67 95       	ror	r22
 e36:	b7 95       	ror	r27
 e38:	f7 95       	ror	r31
 e3a:	e7 95       	ror	r30
 e3c:	9f 5f       	subi	r25, 0xFF	; 255
 e3e:	c1 f7       	brne	.-16     	; 0xe30 <.L14^B1>

00000e40 <.L15^B1>:
 e40:	fe 2b       	or	r31, r30
 e42:	88 0f       	add	r24, r24
 e44:	91 1d       	adc	r25, r1
 e46:	96 95       	lsr	r25
 e48:	87 95       	ror	r24
 e4a:	97 f9       	bld	r25, 7
 e4c:	08 95       	ret

00000e4e <_exit>:
 e4e:	f8 94       	cli

00000e50 <__stop_program>:
 e50:	ff cf       	rjmp	.-2      	; 0xe50 <__stop_program>
