;
; CPU Configuration
;

[ Config.General ]
Frequency = 1000
Cores = 1
Threads = 1
FastForward = 0
ContextQuantum = 100000
ThreadQuantum = 1000
ThreadSwitchPenalty = 0
RecoverKind = Writeback
RecoverPenalty = 0

[ Config.Pipeline ]
FetchKind = TimeSlice
DecodeWidth = 4
DispatchKind = TimeSlice
DispatchWidth = 4
IssueKind = TimeSlice
IssueWidth = 4
CommitKind = Shared
CommitWidth = 4
OccupancyStats = False

[ Config.Queues ]
FetchQueueSize = 64
UopQueueSize = 32
RobKind = Private
RobSize = 64
IqKind = Private
IqSize = 40
LsqKind = Private
LsqSize = 20
RfKind = Private
RfIntSize = 80
RfFpSize = 40
RfXmmSize = 40

[ Config.TraceCache ]
Present = False
Sets = 64
Assoc = 4
TraceSize = 16
BranchMax = 3
QueueSize = 32

[ Config.FunctionalUnits ]
IntAdd.Count = 3
IntAdd.OpLat = 1
IntAdd.IssueLat = 1
IntMult.Count = 1
IntMult.OpLat = 3
IntMult.IssueLat = 1
IntDiv.Count = 1
IntDiv.OpLat = 14
IntDiv.IssueLat = 11
EffAddr.Count = 3
EffAddr.OpLat = 2
EffAddr.IssueLat = 2
Logic.Count = 3
Logic.OpLat = 1
Logic.IssueLat = 1
FloatSimple.Count = 1
FloatSimple.OpLat = 2
FloatSimple.IssueLat = 1
FloatAdd.Count = 1
FloatAdd.OpLat = 3
FloatAdd.IssueLat = 1
FloatCompare.Count = 1
FloatCompare.OpLat = 3
FloatCompare.IssueLat = 1
FloatMult.Count = 1
FloatMult.OpLat = 5
FloatMult.IssueLat = 1
FloatDiv.Count = 1
FloatDiv.OpLat = 12
FloatDiv.IssueLat = 5
FloatComplex.Count = 1
FloatComplex.OpLat = 22
FloatComplex.IssueLat = 14
XmmIntAdd.Count = 1
XmmIntAdd.OpLat = 1
XmmIntAdd.IssueLat = 1
XmmIntMult.Count = 1
XmmIntMult.OpLat = 3
XmmIntMult.IssueLat = 1
XmmIntDiv.Count = 1
XmmIntDiv.OpLat = 14
XmmIntDiv.IssueLat = 11
XmmLogic.Count = 1
XmmLogic.OpLat = 1
XmmLogic.IssueLat = 1
XmmFloatAdd.Count = 1
XmmFloatAdd.OpLat = 3
XmmFloatAdd.IssueLat = 1
XmmFloatCompare.Count = 1
XmmFloatCompare.OpLat = 3
XmmFloatCompare.IssueLat = 1
XmmFloatMult.Count = 1
XmmFloatMult.OpLat = 5
XmmFloatMult.IssueLat = 1
XmmFloatDiv.Count = 1
XmmFloatDiv.OpLat = 12
XmmFloatDiv.IssueLat = 6
XmmFloatConv.Count = 1
XmmFloatConv.OpLat = 3
XmmFloatConv.IssueLat = 1
XmmFloatComplex.Count = 1
XmmFloatComplex.OpLat = 22
XmmFloatComplex.IssueLat = 14

[ Config.BranchPredictor ]
Kind = TwoLevel
BTB.Sets = 256
BTB.Assoc = 4
Bimod.Size = 1024
Choice.Size = 1024
RAS.Size = 32
TwoLevel.L1Size = 1
TwoLevel.L2Size = 1024
TwoLevel.L2Height = 256
TwoLevel.HistorySize = 8


;
; Simulation Statistics
;

; Global statistics
[ Global ]
Cycles = 304790
Time = 22.73
CyclesPerSecond = 13408

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5563
Dispatch.Uop.add = 17265
Dispatch.Uop.sub = 19929
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 44819
Dispatch.Uop.and = 6786
Dispatch.Uop.or = 424
Dispatch.Uop.xor = 1770
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 601
Dispatch.Uop.sign = 133
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25421
Dispatch.Uop.store = 17089
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2551
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1061
Dispatch.Uop.branch = 14553
Dispatch.Uop.ibranch = 920
Dispatch.Uop.syscall = 35
Dispatch.Integer = 87608
Dispatch.Logic = 9722
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42510
Dispatch.Ctrl = 21418
Dispatch.WndSwitch = 4884
Dispatch.Total = 161527
Dispatch.IPC = 0.53
Dispatch.DutyCycle = 0.1325

; Issue stage
Issue.Uop.nop = 176
Issue.Uop.move = 4701
Issue.Uop.add = 15726
Issue.Uop.sub = 17533
Issue.Uop.mult = 24
Issue.Uop.div = 5
Issue.Uop.effaddr = 40212
Issue.Uop.and = 5668
Issue.Uop.or = 330
Issue.Uop.xor = 1386
Issue.Uop.not = 4
Issue.Uop.shift = 455
Issue.Uop.sign = 105
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21800
Issue.Uop.store = 13712
Issue.Uop.prefetch = 0
Issue.Uop.call = 2346
Issue.Uop.ret = 2144
Issue.Uop.jump = 987
Issue.Uop.branch = 12176
Issue.Uop.ibranch = 849
Issue.Uop.syscall = 33
Issue.Integer = 78201
Issue.Logic = 7948
Issue.FloatingPoint = 0
Issue.Memory = 35512
Issue.Ctrl = 18502
Issue.WndSwitch = 4490
Issue.Total = 140372
Issue.IPC = 0.4606
Issue.DutyCycle = 0.1151

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4074
Commit.Uop.add = 13506
Commit.Uop.sub = 16166
Commit.Uop.mult = 24
Commit.Uop.div = 5
Commit.Uop.effaddr = 35596
Commit.Uop.and = 5430
Commit.Uop.or = 315
Commit.Uop.xor = 1220
Commit.Uop.not = 4
Commit.Uop.shift = 398
Commit.Uop.sign = 103
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20455
Commit.Uop.store = 13712
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 747
Commit.Uop.branch = 11963
Commit.Uop.ibranch = 580
Commit.Uop.syscall = 29
Commit.Integer = 69371
Commit.Logic = 7470
Commit.FloatingPoint = 0
Commit.Memory = 34167
Commit.Ctrl = 17444
Commit.WndSwitch = 4154
Commit.Total = 128526
Commit.IPC = 0.4217
Commit.DutyCycle = 0.1054

; Committed branches
;    Branches - Number of committed control uops
;    Squashed - Number of mispredicted uops squashed from the ROB
;    Mispred - Number of mispredicted branches in the correct path
;    PredAcc - Prediction accuracy
Commit.Branches = 17444
Commit.Squashed = 33001
Commit.Mispred = 2418
Commit.PredAcc = 0.8614


; Statistics for core 0
[ Core 0 ]

; Functional unit pool
;    Accesses - Number of uops issued to a f.u.
;    Denied - Number of requests denied due to busy f.u.
;    WaitingTime - Average number of waiting cycles to reserve f.u.
fu.IntAdd.Accesses = 33259
fu.IntAdd.Denied = 149
fu.IntAdd.WaitingTime = 0.007216
fu.IntMult.Accesses = 24
fu.IntMult.Denied = 0
fu.IntMult.WaitingTime = 0
fu.IntDiv.Accesses = 5
fu.IntDiv.Denied = 0
fu.IntDiv.WaitingTime = 0
fu.EffAddr.Accesses = 40212
fu.EffAddr.Denied = 6345
fu.EffAddr.WaitingTime = 0.1452
fu.Logic.Accesses = 7948
fu.Logic.Denied = 135
fu.Logic.WaitingTime = 0.03384
fu.FloatSimple.Accesses = 0
fu.FloatSimple.Denied = 0
fu.FloatSimple.WaitingTime = 0
fu.FloatAdd.Accesses = 0
fu.FloatAdd.Denied = 0
fu.FloatAdd.WaitingTime = 0
fu.FloatCompare.Accesses = 0
fu.FloatCompare.Denied = 0
fu.FloatCompare.WaitingTime = 0
fu.FloatMult.Accesses = 0
fu.FloatMult.Denied = 0
fu.FloatMult.WaitingTime = 0
fu.FloatDiv.Accesses = 0
fu.FloatDiv.Denied = 0
fu.FloatDiv.WaitingTime = 0
fu.FloatComplex.Accesses = 0
fu.FloatComplex.Denied = 0
fu.FloatComplex.WaitingTime = 0
fu.XmmIntAdd.Accesses = 0
fu.XmmIntAdd.Denied = 0
fu.XmmIntAdd.WaitingTime = 0
fu.XmmIntMult.Accesses = 0
fu.XmmIntMult.Denied = 0
fu.XmmIntMult.WaitingTime = 0
fu.XmmIntDiv.Accesses = 0
fu.XmmIntDiv.Denied = 0
fu.XmmIntDiv.WaitingTime = 0
fu.XmmLogic.Accesses = 0
fu.XmmLogic.Denied = 0
fu.XmmLogic.WaitingTime = 0
fu.XmmFloatAdd.Accesses = 0
fu.XmmFloatAdd.Denied = 0
fu.XmmFloatAdd.WaitingTime = 0
fu.XmmFloatCompare.Accesses = 0
fu.XmmFloatCompare.Denied = 0
fu.XmmFloatCompare.WaitingTime = 0
fu.XmmFloatMult.Accesses = 0
fu.XmmFloatMult.Denied = 0
fu.XmmFloatMult.WaitingTime = 0
fu.XmmFloatDiv.Accesses = 0
fu.XmmFloatDiv.Denied = 0
fu.XmmFloatDiv.WaitingTime = 0
fu.XmmFloatConv.Accesses = 0
fu.XmmFloatConv.Denied = 0
fu.XmmFloatConv.WaitingTime = 0
fu.XmmFloatComplex.Accesses = 0
fu.XmmFloatComplex.Denied = 0
fu.XmmFloatComplex.WaitingTime = 0
Total Instructions = 88077
Total ALU Instructions = 0
Total Load Instructions = 0
Reused Instructions = 36472
Reuse Percentage = 41.41%
Trivial Instructions = 104
Trivial Percentage = 0.12%

Trivial Instructions Table:
--------------------------------------------------------------------------------
        ID |          Opcode |     Input1 |     Input2 |          Description
--------------------------------------------------------------------------------
     15402 |             sub |         25 |         25 |                x - x
     54738 |             sub |         49 |         49 |                x - x
     55141 |             sub |         40 |         40 |                x - x
     55142 |             sub |          6 |          6 |                x - x
     81045 |             sub |         63 |         63 |                x - x
     81046 |             sub |         45 |         45 |                x - x
     94455 |             sub |         39 |         39 |                x - x
    161430 |             sub |         47 |         47 |                x - x
    161431 |             sub |          3 |          3 |                x - x
    163009 |             sub |          1 |          1 |                x - x
    163010 |             sub |         76 |         76 |                x - x
    163432 |             sub |         63 |         63 |                x - x
    163433 |             sub |         23 |         23 |                x - x
    164435 |             sub |         40 |         40 |                x - x
    164436 |             sub |         77 |         77 |                x - x
    164785 |             sub |         46 |         46 |                x - x
    164786 |             sub |         56 |         56 |                x - x
    165067 |             sub |         49 |         49 |                x - x
    165068 |             sub |         22 |         22 |                x - x
    168232 |             sub |         34 |         34 |                x - x
    168233 |             sub |         66 |         66 |                x - x
    168626 |             sub |         27 |         27 |                x - x
    168627 |             sub |         39 |         39 |                x - x
    168908 |             sub |         20 |         20 |                x - x
    168909 |             sub |         78 |         78 |                x - x
    169208 |             sub |         49 |         49 |                x - x
    169209 |             sub |         75 |         75 |                x - x
    170758 |             sub |         28 |         28 |                x - x
    170759 |             sub |         66 |         66 |                x - x
    171159 |             sub |         75 |         75 |                x - x
    171160 |             sub |          2 |          2 |                x - x
    171441 |             sub |         55 |         55 |                x - x
    171442 |             sub |         59 |         59 |                x - x
    171741 |             sub |         57 |         57 |                x - x
    171742 |             sub |         38 |         38 |                x - x
    172249 |             sub |          2 |          2 |                x - x
    172250 |             sub |          7 |          7 |                x - x
    174016 |             sub |         24 |         24 |                x - x
    174017 |             sub |         72 |         72 |                x - x
    174437 |             sub |         76 |         76 |                x - x
    174438 |             sub |         23 |         23 |                x - x
    174716 |             sub |         51 |         51 |                x - x
    174717 |             sub |         58 |         58 |                x - x
    175016 |             sub |         40 |         40 |                x - x
    175017 |             sub |         73 |         73 |                x - x
    175135 |             sub |         78 |          0 |                x - 0
    175164 |             sub |         30 |          0 |                x - 0
    175242 |             sub |         32 |          0 |                x - 0
    175524 |             sub |         23 |         23 |                x - x
    175525 |             sub |         38 |         38 |                x - x
    175812 |             sub |         74 |         74 |                x - x
    175813 |             sub |         17 |         17 |                x - x
    175922 |             sub |         36 |          0 |                x - 0
    176056 |             sub |         22 |         22 |                x - x
    176057 |             sub |         57 |         57 |                x - x
    176295 |             sub |         62 |         62 |                x - x
    176296 |             sub |         58 |         58 |                x - x
    177599 |             sub |          7 |          7 |                x - x
    177600 |             sub |         22 |         22 |                x - x
    178014 |             sub |          3 |          3 |                x - x
    178015 |             sub |         34 |         34 |                x - x
    178311 |             sub |          7 |          7 |                x - x
    178312 |             sub |         77 |         77 |                x - x
    178600 |             add |          4 |          0 |                x + 0
    178601 |             add |         15 |          0 |                x + 0
    178601 |             add |         15 |          0 |                x + 0
    178611 |             sub |         30 |         30 |                x - x
    178612 |             sub |         33 |         33 |                x - x
    179119 |             sub |         36 |         36 |                x - x
    179120 |             sub |         75 |         75 |                x - x
    179407 |             sub |         21 |         21 |                x - x
    179502 |             sub |         21 |         21 |                x - x
    179503 |             sub |         66 |         66 |                x - x
    179773 |             sub |          5 |          5 |                x - x
    179774 |             sub |         55 |         55 |                x - x
    180072 |             sub |         28 |         28 |                x - x
    180073 |             sub |         34 |         34 |                x - x
    180316 |             sub |         31 |         31 |                x - x
    180317 |             sub |          6 |          6 |                x - x
    181591 |             sub |          6 |          0 |                x - 0
    182195 |             sub |          9 |          0 |                x - 0
    192566 |             sub |         44 |          0 |                x - 0
    198030 |             sub |         60 |          0 |                x - 0
    199921 |             sub |         73 |          0 |                x - 0
    209414 |             sub |          6 |          0 |                x - 0
    214907 |             sub |          7 |          0 |                x - 0
    215042 |             add |         42 |          0 |                x + 0
    215897 |             sub |         28 |          0 |                x - 0
    215957 |             sub |         74 |          0 |                x - 0
    215964 |             sub |         23 |          0 |                x - 0
    215971 |             sub |          7 |          0 |                x - 0
    215978 |             sub |         76 |          0 |                x - 0
    215985 |             sub |         73 |          0 |                x - 0
    215992 |             sub |         65 |          0 |                x - 0
    215999 |             sub |         25 |          0 |                x - 0
    216006 |             sub |         74 |          0 |                x - 0
    220858 |             add |         25 |          0 |                x + 0
    234503 |             sub |         18 |          0 |                x - 0
    236185 |             sub |         28 |          0 |                x - 0
    236254 |             sub |         24 |          0 |                x - 0
    242873 |             sub |         75 |          0 |                x - 0
    269760 |             add |         54 |          0 |                x + 0
    269759 |             sub |         27 |          0 |                x - 0
    273615 |             sub |         17 |          0 |                x - 0
--------------------------------------------------------------------------------

Genetic Value Predictor Statistics:

Genetic Value Predictor Statistics:
--------------------------------
Total Predictions: 453
Correct Predictions: 264
Confident Predictions: 0
Correct Confident Predictions: 264
Overall Accuracy: 58.2781%

Current Parameters:
History Size: 4
Confidence Threshold: 2
Stride Window: 3


Value Predictor Statistics:

Value Predictor Statistics:
-------------------------
Total Predictions: 1980
Correct Predictions: 867
Confident Predictions: 845
Correct Confident Predictions: 460
Overall Accuracy: 43.7879%
Confident Predictions Accuracy: 54.4379%

Reuse Queue Size = 64
Reuse Queue Current Size = 64

; Dispatch slots usage (sum = cycles * dispatch width)
;    used - dispatch slot was used by a non-spec uop
;    spec - used by a mispeculated uop
;    ctx - no context allocated to thread
;    uopq,rob,iq,lsq,rename - no space in structure
Dispatch.Stall.used = 128526
Dispatch.Stall.spec = 33001
Dispatch.Stall.uop_queue = 814300
Dispatch.Stall.rob = 222238
Dispatch.Stall.iq = 8286
Dispatch.Stall.lsq = 12046
Dispatch.Stall.rename = 64
Dispatch.Stall.ctx = 695

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5563
Dispatch.Uop.add = 17265
Dispatch.Uop.sub = 19929
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 44819
Dispatch.Uop.and = 6786
Dispatch.Uop.or = 424
Dispatch.Uop.xor = 1770
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 601
Dispatch.Uop.sign = 133
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25421
Dispatch.Uop.store = 17089
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2551
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1061
Dispatch.Uop.branch = 14553
Dispatch.Uop.ibranch = 920
Dispatch.Uop.syscall = 35
Dispatch.Integer = 87608
Dispatch.Logic = 9722
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42510
Dispatch.Ctrl = 21418
Dispatch.WndSwitch = 4884
Dispatch.Total = 161527
Dispatch.IPC = 0.53
Dispatch.DutyCycle = 0.1325

; Issue stage
Issue.Uop.nop = 176
Issue.Uop.move = 4701
Issue.Uop.add = 15726
Issue.Uop.sub = 17533
Issue.Uop.mult = 24
Issue.Uop.div = 5
Issue.Uop.effaddr = 40212
Issue.Uop.and = 5668
Issue.Uop.or = 330
Issue.Uop.xor = 1386
Issue.Uop.not = 4
Issue.Uop.shift = 455
Issue.Uop.sign = 105
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21800
Issue.Uop.store = 13712
Issue.Uop.prefetch = 0
Issue.Uop.call = 2346
Issue.Uop.ret = 2144
Issue.Uop.jump = 987
Issue.Uop.branch = 12176
Issue.Uop.ibranch = 849
Issue.Uop.syscall = 33
Issue.Integer = 78201
Issue.Logic = 7948
Issue.FloatingPoint = 0
Issue.Memory = 35512
Issue.Ctrl = 18502
Issue.WndSwitch = 4490
Issue.Total = 140372
Issue.IPC = 0.4606
Issue.DutyCycle = 0.1151

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4074
Commit.Uop.add = 13506
Commit.Uop.sub = 16166
Commit.Uop.mult = 24
Commit.Uop.div = 5
Commit.Uop.effaddr = 35596
Commit.Uop.and = 5430
Commit.Uop.or = 315
Commit.Uop.xor = 1220
Commit.Uop.not = 4
Commit.Uop.shift = 398
Commit.Uop.sign = 103
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20455
Commit.Uop.store = 13712
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 747
Commit.Uop.branch = 11963
Commit.Uop.ibranch = 580
Commit.Uop.syscall = 29
Commit.Integer = 69371
Commit.Logic = 7470
Commit.FloatingPoint = 0
Commit.Memory = 34167
Commit.Ctrl = 17444
Commit.WndSwitch = 4154
Commit.Total = 128526
Commit.IPC = 0.4217
Commit.DutyCycle = 0.1054

; Committed branches
Commit.Branches = 17444
Commit.Squashed = 33001
Commit.Mispred = 2418
Commit.PredAcc = 0.8614

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, and integer/floating-point/XMM register file)
;    Size - Available size
;    Reads, Writes - Accesses to the structure


; Statistics for core 0 - thread 0
[ Core 0 Thread 0 ]

; Dispatch stage
Dispatch.Uop.nop = 234
Dispatch.Uop.move = 5563
Dispatch.Uop.add = 17265
Dispatch.Uop.sub = 19929
Dispatch.Uop.mult = 25
Dispatch.Uop.div = 7
Dispatch.Uop.effaddr = 44819
Dispatch.Uop.and = 6786
Dispatch.Uop.or = 424
Dispatch.Uop.xor = 1770
Dispatch.Uop.not = 8
Dispatch.Uop.shift = 601
Dispatch.Uop.sign = 133
Dispatch.Uop.fmove = 0
Dispatch.Uop.fsign = 0
Dispatch.Uop.fround = 0
Dispatch.Uop.fadd = 0
Dispatch.Uop.fsub = 0
Dispatch.Uop.fcomp = 0
Dispatch.Uop.fmult = 0
Dispatch.Uop.fdiv = 0
Dispatch.Uop.fexp = 0
Dispatch.Uop.flog = 0
Dispatch.Uop.fsin = 0
Dispatch.Uop.fcos = 0
Dispatch.Uop.fsincos = 0
Dispatch.Uop.ftan = 0
Dispatch.Uop.fatan = 0
Dispatch.Uop.fsqrt = 0
Dispatch.Uop.fpush = 0
Dispatch.Uop.fpop = 0
Dispatch.Uop.x-and = 0
Dispatch.Uop.x-or = 0
Dispatch.Uop.x-xor = 0
Dispatch.Uop.x-not = 0
Dispatch.Uop.x-nand = 0
Dispatch.Uop.x-shift = 0
Dispatch.Uop.x-sign = 0
Dispatch.Uop.x-add = 0
Dispatch.Uop.x-sub = 0
Dispatch.Uop.x-comp = 0
Dispatch.Uop.x-mult = 0
Dispatch.Uop.x-div = 0
Dispatch.Uop.x-fadd = 0
Dispatch.Uop.x-fsub = 0
Dispatch.Uop.x-fcomp = 0
Dispatch.Uop.x-fmult = 0
Dispatch.Uop.x-fdiv = 0
Dispatch.Uop.x-fsqrt = 0
Dispatch.Uop.x-move = 0
Dispatch.Uop.x-shuf = 0
Dispatch.Uop.x-conv = 0
Dispatch.Uop.load = 25421
Dispatch.Uop.store = 17089
Dispatch.Uop.prefetch = 0
Dispatch.Uop.call = 2551
Dispatch.Uop.ret = 2333
Dispatch.Uop.jump = 1061
Dispatch.Uop.branch = 14553
Dispatch.Uop.ibranch = 920
Dispatch.Uop.syscall = 35
Dispatch.Integer = 87608
Dispatch.Logic = 9722
Dispatch.FloatingPoint = 0
Dispatch.Memory = 42510
Dispatch.Ctrl = 21418
Dispatch.WndSwitch = 4884
Dispatch.Total = 161527
Dispatch.IPC = 0.53
Dispatch.DutyCycle = 0.1325

; Issue stage
Issue.Uop.nop = 176
Issue.Uop.move = 4701
Issue.Uop.add = 15726
Issue.Uop.sub = 17533
Issue.Uop.mult = 24
Issue.Uop.div = 5
Issue.Uop.effaddr = 40212
Issue.Uop.and = 5668
Issue.Uop.or = 330
Issue.Uop.xor = 1386
Issue.Uop.not = 4
Issue.Uop.shift = 455
Issue.Uop.sign = 105
Issue.Uop.fmove = 0
Issue.Uop.fsign = 0
Issue.Uop.fround = 0
Issue.Uop.fadd = 0
Issue.Uop.fsub = 0
Issue.Uop.fcomp = 0
Issue.Uop.fmult = 0
Issue.Uop.fdiv = 0
Issue.Uop.fexp = 0
Issue.Uop.flog = 0
Issue.Uop.fsin = 0
Issue.Uop.fcos = 0
Issue.Uop.fsincos = 0
Issue.Uop.ftan = 0
Issue.Uop.fatan = 0
Issue.Uop.fsqrt = 0
Issue.Uop.fpush = 0
Issue.Uop.fpop = 0
Issue.Uop.x-and = 0
Issue.Uop.x-or = 0
Issue.Uop.x-xor = 0
Issue.Uop.x-not = 0
Issue.Uop.x-nand = 0
Issue.Uop.x-shift = 0
Issue.Uop.x-sign = 0
Issue.Uop.x-add = 0
Issue.Uop.x-sub = 0
Issue.Uop.x-comp = 0
Issue.Uop.x-mult = 0
Issue.Uop.x-div = 0
Issue.Uop.x-fadd = 0
Issue.Uop.x-fsub = 0
Issue.Uop.x-fcomp = 0
Issue.Uop.x-fmult = 0
Issue.Uop.x-fdiv = 0
Issue.Uop.x-fsqrt = 0
Issue.Uop.x-move = 0
Issue.Uop.x-shuf = 0
Issue.Uop.x-conv = 0
Issue.Uop.load = 21800
Issue.Uop.store = 13712
Issue.Uop.prefetch = 0
Issue.Uop.call = 2346
Issue.Uop.ret = 2144
Issue.Uop.jump = 987
Issue.Uop.branch = 12176
Issue.Uop.ibranch = 849
Issue.Uop.syscall = 33
Issue.Integer = 78201
Issue.Logic = 7948
Issue.FloatingPoint = 0
Issue.Memory = 35512
Issue.Ctrl = 18502
Issue.WndSwitch = 4490
Issue.Total = 140372
Issue.IPC = 0.4606
Issue.DutyCycle = 0.1151

; Commit stage
Commit.Uop.nop = 45
Commit.Uop.move = 4074
Commit.Uop.add = 13506
Commit.Uop.sub = 16166
Commit.Uop.mult = 24
Commit.Uop.div = 5
Commit.Uop.effaddr = 35596
Commit.Uop.and = 5430
Commit.Uop.or = 315
Commit.Uop.xor = 1220
Commit.Uop.not = 4
Commit.Uop.shift = 398
Commit.Uop.sign = 103
Commit.Uop.fmove = 0
Commit.Uop.fsign = 0
Commit.Uop.fround = 0
Commit.Uop.fadd = 0
Commit.Uop.fsub = 0
Commit.Uop.fcomp = 0
Commit.Uop.fmult = 0
Commit.Uop.fdiv = 0
Commit.Uop.fexp = 0
Commit.Uop.flog = 0
Commit.Uop.fsin = 0
Commit.Uop.fcos = 0
Commit.Uop.fsincos = 0
Commit.Uop.ftan = 0
Commit.Uop.fatan = 0
Commit.Uop.fsqrt = 0
Commit.Uop.fpush = 0
Commit.Uop.fpop = 0
Commit.Uop.x-and = 0
Commit.Uop.x-or = 0
Commit.Uop.x-xor = 0
Commit.Uop.x-not = 0
Commit.Uop.x-nand = 0
Commit.Uop.x-shift = 0
Commit.Uop.x-sign = 0
Commit.Uop.x-add = 0
Commit.Uop.x-sub = 0
Commit.Uop.x-comp = 0
Commit.Uop.x-mult = 0
Commit.Uop.x-div = 0
Commit.Uop.x-fadd = 0
Commit.Uop.x-fsub = 0
Commit.Uop.x-fcomp = 0
Commit.Uop.x-fmult = 0
Commit.Uop.x-fdiv = 0
Commit.Uop.x-fsqrt = 0
Commit.Uop.x-move = 0
Commit.Uop.x-shuf = 0
Commit.Uop.x-conv = 0
Commit.Uop.load = 20455
Commit.Uop.store = 13712
Commit.Uop.prefetch = 0
Commit.Uop.call = 2080
Commit.Uop.ret = 2074
Commit.Uop.jump = 747
Commit.Uop.branch = 11963
Commit.Uop.ibranch = 580
Commit.Uop.syscall = 29
Commit.Integer = 69371
Commit.Logic = 7470
Commit.FloatingPoint = 0
Commit.Memory = 34167
Commit.Ctrl = 17444
Commit.WndSwitch = 4154
Commit.Total = 128526
Commit.IPC = 0.4217
Commit.DutyCycle = 0.1054

; Committed branches
Commit.Branches = 17444
Commit.Squashed = 33001
Commit.Mispred = 2418
Commit.PredAcc = 0.8614

; Structure statistics (reorder buffer, instruction queue,
; load-store queue, integer/floating-point/XMM register file,
; and renaming table)
ROB.Size = 64
ROB.Reads = 128526
ROB.Writes = 161527
IQ.Size = 40
IQ.Reads = 104860
IQ.Writes = 119017
LSQ.Size = 20
LSQ.Reads = 35512
LSQ.Writes = 42510
RF_Int.Size = 80
RF_Int.Reads = 162098
RF_Int.Writes = 105547
RF_Fp.Size = 40
RF_Fp.Reads = 0
RF_Fp.Writes = 0
RF_Xmm.Size = 40
RF_Xmm.Reads = 0
RF_Xmm.Writes = 0
RAT.IntReads = 188273
RAT.IntWrites = 109889
RAT.FpReads = 0
RAT.FpWrites = 0
RAT.XmmReads = 0
RAT.XmmWrites = 0
BTB.Reads = 19798
BTB.Writes = 17444

