Running: xsim.dir/circuit_tb_time_synth/xsimk -simmode gui -wdb circuit_tb_time_synth.wdb -simrunnum 0 -socket 60605
Design successfully loaded
Design Loading Memory Usage: 38836 KB (Peak: 38836 KB)
Design Loading CPU Usage: 30 ms
Simulation completed
Simulation Memory Usage: 115876 KB (Peak: 186108 KB)
Simulation CPU Usage: 140 ms
