<profile>

<section name = "Vitis HLS Report for 'Attention_layer_Pipeline_l_norm_i2_l_j1'" level="0">
<item name = "Date">Sun Sep  3 06:47:00 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.975 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">152, 152, 1.520 us, 1.520 us, 152, 152, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_norm_i2_l_j1">150, 150, 8, 1, 1, 144, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 85, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 100, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 1319, 576, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 1, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mux_42_32_1_1_U1264">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1265">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1266">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1267">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
<column name="mux_42_32_1_1_U1268">mux_42_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln90_1_fu_395_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln90_fu_407_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln91_fu_463_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln93_fu_503_p2">+, 0, 0, 7, 4, 4</column>
<column name="sub_ln93_fu_494_p2">-, 0, 0, 7, 4, 4</column>
<column name="icmp_ln90_fu_389_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="icmp_ln91_fu_413_p2">icmp, 0, 0, 9, 4, 4</column>
<column name="select_ln90_1_fu_427_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln90_fu_419_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten16_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_j1_load">9, 2, 4, 8</column>
<column name="i2_fu_86">9, 2, 4, 8</column>
<column name="indvar_flatten16_fu_90">9, 2, 8, 16</column>
<column name="j1_fu_82">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="i2_fu_86">4, 0, 4, 0</column>
<column name="indvar_flatten16_fu_90">8, 0, 8, 0</column>
<column name="j1_fu_82">4, 0, 4, 0</column>
<column name="lshr_ln4_reg_638">2, 0, 2, 0</column>
<column name="p_cast4_mid2_v_reg_624">2, 0, 2, 0</column>
<column name="trunc_ln90_reg_619">2, 0, 2, 0</column>
<column name="trunc_ln91_reg_630">2, 0, 2, 0</column>
<column name="v19_0_0_addr_reg_643">4, 0, 4, 0</column>
<column name="v19_0_1_addr_reg_649">4, 0, 4, 0</column>
<column name="v19_0_2_addr_reg_655">4, 0, 4, 0</column>
<column name="v19_0_3_addr_reg_661">4, 0, 4, 0</column>
<column name="v19_1_0_addr_reg_667">4, 0, 4, 0</column>
<column name="v19_1_1_addr_reg_673">4, 0, 4, 0</column>
<column name="v19_1_2_addr_reg_679">4, 0, 4, 0</column>
<column name="v19_1_3_addr_reg_685">4, 0, 4, 0</column>
<column name="v19_2_0_addr_reg_691">4, 0, 4, 0</column>
<column name="v19_2_1_addr_reg_697">4, 0, 4, 0</column>
<column name="v19_2_2_addr_reg_703">4, 0, 4, 0</column>
<column name="v19_2_3_addr_reg_709">4, 0, 4, 0</column>
<column name="v19_3_0_addr_reg_715">4, 0, 4, 0</column>
<column name="v19_3_1_addr_reg_721">4, 0, 4, 0</column>
<column name="v19_3_2_addr_reg_727">4, 0, 4, 0</column>
<column name="v19_3_3_addr_reg_733">4, 0, 4, 0</column>
<column name="v36_reg_739">32, 0, 32, 0</column>
<column name="v37_reg_744">32, 0, 32, 0</column>
<column name="trunc_ln90_reg_619">64, 32, 2, 0</column>
<column name="trunc_ln91_reg_630">64, 32, 2, 0</column>
<column name="v19_0_0_addr_reg_643">64, 32, 4, 0</column>
<column name="v19_0_1_addr_reg_649">64, 32, 4, 0</column>
<column name="v19_0_2_addr_reg_655">64, 32, 4, 0</column>
<column name="v19_0_3_addr_reg_661">64, 32, 4, 0</column>
<column name="v19_1_0_addr_reg_667">64, 32, 4, 0</column>
<column name="v19_1_1_addr_reg_673">64, 32, 4, 0</column>
<column name="v19_1_2_addr_reg_679">64, 32, 4, 0</column>
<column name="v19_1_3_addr_reg_685">64, 32, 4, 0</column>
<column name="v19_2_0_addr_reg_691">64, 32, 4, 0</column>
<column name="v19_2_1_addr_reg_697">64, 32, 4, 0</column>
<column name="v19_2_2_addr_reg_703">64, 32, 4, 0</column>
<column name="v19_2_3_addr_reg_709">64, 32, 4, 0</column>
<column name="v19_3_0_addr_reg_715">64, 32, 4, 0</column>
<column name="v19_3_1_addr_reg_721">64, 32, 4, 0</column>
<column name="v19_3_2_addr_reg_727">64, 32, 4, 0</column>
<column name="v19_3_3_addr_reg_733">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_823_p_din0">out, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_823_p_din1">out, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_823_p_dout0">in, 32, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="grp_fu_823_p_ce">out, 1, ap_ctrl_hs, Attention_layer_Pipeline_l_norm_i2_l_j1, return value</column>
<column name="v19_3_3_address0">out, 4, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_ce0">out, 1, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_we0">out, 1, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_d0">out, 32, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_address1">out, 4, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_ce1">out, 1, ap_memory, v19_3_3, array</column>
<column name="v19_3_3_q1">in, 32, ap_memory, v19_3_3, array</column>
<column name="v19_3_2_address0">out, 4, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_ce0">out, 1, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_we0">out, 1, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_d0">out, 32, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_address1">out, 4, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_ce1">out, 1, ap_memory, v19_3_2, array</column>
<column name="v19_3_2_q1">in, 32, ap_memory, v19_3_2, array</column>
<column name="v19_3_1_address0">out, 4, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_ce0">out, 1, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_we0">out, 1, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_d0">out, 32, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_address1">out, 4, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_ce1">out, 1, ap_memory, v19_3_1, array</column>
<column name="v19_3_1_q1">in, 32, ap_memory, v19_3_1, array</column>
<column name="v19_3_0_address0">out, 4, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_ce0">out, 1, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_we0">out, 1, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_d0">out, 32, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_address1">out, 4, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_ce1">out, 1, ap_memory, v19_3_0, array</column>
<column name="v19_3_0_q1">in, 32, ap_memory, v19_3_0, array</column>
<column name="v19_2_3_address0">out, 4, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_ce0">out, 1, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_we0">out, 1, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_d0">out, 32, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_address1">out, 4, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_ce1">out, 1, ap_memory, v19_2_3, array</column>
<column name="v19_2_3_q1">in, 32, ap_memory, v19_2_3, array</column>
<column name="v19_2_2_address0">out, 4, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_ce0">out, 1, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_we0">out, 1, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_d0">out, 32, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_address1">out, 4, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_ce1">out, 1, ap_memory, v19_2_2, array</column>
<column name="v19_2_2_q1">in, 32, ap_memory, v19_2_2, array</column>
<column name="v19_2_1_address0">out, 4, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_ce0">out, 1, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_we0">out, 1, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_d0">out, 32, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_address1">out, 4, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_ce1">out, 1, ap_memory, v19_2_1, array</column>
<column name="v19_2_1_q1">in, 32, ap_memory, v19_2_1, array</column>
<column name="v19_2_0_address0">out, 4, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_ce0">out, 1, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_we0">out, 1, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_d0">out, 32, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_address1">out, 4, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_ce1">out, 1, ap_memory, v19_2_0, array</column>
<column name="v19_2_0_q1">in, 32, ap_memory, v19_2_0, array</column>
<column name="v19_1_3_address0">out, 4, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_ce0">out, 1, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_we0">out, 1, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_d0">out, 32, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_address1">out, 4, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_ce1">out, 1, ap_memory, v19_1_3, array</column>
<column name="v19_1_3_q1">in, 32, ap_memory, v19_1_3, array</column>
<column name="v19_1_2_address0">out, 4, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_ce0">out, 1, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_we0">out, 1, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_d0">out, 32, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_address1">out, 4, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_ce1">out, 1, ap_memory, v19_1_2, array</column>
<column name="v19_1_2_q1">in, 32, ap_memory, v19_1_2, array</column>
<column name="v19_1_1_address0">out, 4, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_ce0">out, 1, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_we0">out, 1, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_d0">out, 32, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_address1">out, 4, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_ce1">out, 1, ap_memory, v19_1_1, array</column>
<column name="v19_1_1_q1">in, 32, ap_memory, v19_1_1, array</column>
<column name="v19_1_0_address0">out, 4, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_ce0">out, 1, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_we0">out, 1, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_d0">out, 32, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_address1">out, 4, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_ce1">out, 1, ap_memory, v19_1_0, array</column>
<column name="v19_1_0_q1">in, 32, ap_memory, v19_1_0, array</column>
<column name="v19_0_3_address0">out, 4, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_ce0">out, 1, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_we0">out, 1, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_d0">out, 32, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_address1">out, 4, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_ce1">out, 1, ap_memory, v19_0_3, array</column>
<column name="v19_0_3_q1">in, 32, ap_memory, v19_0_3, array</column>
<column name="v19_0_2_address0">out, 4, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_ce0">out, 1, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_we0">out, 1, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_d0">out, 32, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_address1">out, 4, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_ce1">out, 1, ap_memory, v19_0_2, array</column>
<column name="v19_0_2_q1">in, 32, ap_memory, v19_0_2, array</column>
<column name="v19_0_1_address0">out, 4, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_ce0">out, 1, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_we0">out, 1, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_d0">out, 32, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_address1">out, 4, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_ce1">out, 1, ap_memory, v19_0_1, array</column>
<column name="v19_0_1_q1">in, 32, ap_memory, v19_0_1, array</column>
<column name="v19_0_0_address0">out, 4, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_ce0">out, 1, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_we0">out, 1, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_d0">out, 32, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_address1">out, 4, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_ce1">out, 1, ap_memory, v19_0_0, array</column>
<column name="v19_0_0_q1">in, 32, ap_memory, v19_0_0, array</column>
</table>
</item>
</section>
</profile>
