Analysis & Synthesis report for Cyclops
Mon Aug 31 19:39:00 2009
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |Cyclops|IF_PWM_state
  9. State Machine - |Cyclops|IF_SYNC_state
 10. State Machine - |Cyclops|ADF4112_SPI:ADF4112|SPI_state
 11. State Machine - |Cyclops|led_blinker:BLINK_D4|LED_state
 12. State Machine - |Cyclops|led_blinker:BLINK_D1|LED_state
 13. State Machine - |Cyclops|NWire_xmit:CCxmit|NW_state
 14. State Machine - |Cyclops|NWire_xmit:M_LRAudio|NW_state
 15. State Machine - |Cyclops|async_usb:usb1|FX_state
 16. State Machine - |Cyclops|NWire_rcv:SPD|TB_state
 17. State Machine - |Cyclops|Tx_fifo_ctrl:TXFC|AD_state
 18. State Machine - |Cyclops|NWire_rcv:M_IQ|TB_state
 19. User-Specified and Inferred Latches
 20. Registers Removed During Synthesis
 21. Removed Registers Triggering Further Register Optimizations
 22. General Register Statistics
 23. Registers Added for RAM Pass-Through Logic
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram
 26. Source assignments for Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1
 27. Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram
 28. Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1
 29. Source assignments for RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated
 30. Parameter Settings for User Entity Instance: Top-level Entity: |Cyclops
 31. Parameter Settings for User Entity Instance: clkmult3:cm3|altpll:altpll_component
 32. Parameter Settings for User Entity Instance: NWire_rcv:M_IQ
 33. Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC
 34. Parameter Settings for User Entity Instance: Tx_fifo:TXF|scfifo:scfifo_component
 35. Parameter Settings for User Entity Instance: SP_fifo:SPF|scfifo:scfifo_component
 36. Parameter Settings for User Entity Instance: NWire_rcv:SPD
 37. Parameter Settings for User Entity Instance: async_usb:usb1
 38. Parameter Settings for User Entity Instance: cdc_sync:cdc_c23
 39. Parameter Settings for User Entity Instance: pulsegen:cdc_m
 40. Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio
 41. Parameter Settings for User Entity Instance: pulsegen:CC_p
 42. Parameter Settings for User Entity Instance: NWire_xmit:CCxmit
 43. Parameter Settings for User Entity Instance: led_blinker:BLINK_D1
 44. Parameter Settings for User Entity Instance: led_blinker:BLINK_D4
 45. Parameter Settings for Inferred Entity Instance: RFIFO:RXF|altsyncram:mem_rtl_0
 46. altpll Parameter Settings by Entity Instance
 47. scfifo Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "led_blinker:BLINK_D1"
 50. Port Connectivity Checks: "NWire_xmit:CCxmit"
 51. Port Connectivity Checks: "SP_fifo:SPF"
 52. Port Connectivity Checks: "Tx_fifo:TXF"
 53. Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+------------------------------------+-----------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Aug 31 19:39:00 2009   ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name                      ; Cyclops                                 ;
; Top-level Entity Name              ; Cyclops                                 ;
; Family                             ; Cyclone II                              ;
; Total logic elements               ; 2,736                                   ;
;     Total combinational functions  ; 2,048                                   ;
;     Dedicated logic registers      ; 1,655                                   ;
; Total registers                    ; 1655                                    ;
; Total pins                         ; 45                                      ;
; Total virtual pins                 ; 0                                       ;
; Total memory bits                  ; 114,688                                 ;
; Embedded Multiplier 9-bit elements ; 0                                       ;
; Total PLLs                         ; 1                                       ;
+------------------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP2C8Q208C8        ;                    ;
; Top-level entity name                                          ; Cyclops            ; Cyclops            ;
; Family name                                                    ; Cyclone II         ; Stratix II         ;
; Power-Up Don't Care                                            ; Off                ; On                 ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+
; Tx_fifo_ctrl.v                   ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo_ctrl.v         ;
; common/cdc_sync.v                ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v      ;
; common/NWire_rcv.v               ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v     ;
; common/NWire_xmit.v              ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v    ;
; common/pulsegen.v                ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/pulsegen.v      ;
; RFIFO.v                          ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/RFIFO.v                ;
; SP_fifo.v                        ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SP_fifo.v              ;
; sp_rcv_ctrl.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/sp_rcv_ctrl.v          ;
; Tx_fifo.v                        ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Tx_fifo.v              ;
; async_usb.v                      ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/async_usb.v            ;
; ADF4112_SPI.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/ADF4112_SPI.v          ;
; clkmult3.v                       ; yes             ; User Wizard-Generated File   ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/clkmult3.v             ;
; Cyclops.v                        ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v              ;
; led_blinker.v                    ; yes             ; User Verilog HDL File        ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v          ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altpll.tdf              ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc           ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_pll.inc         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratixii_pll.inc       ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/cycloneii_pll.inc       ;
; scfifo.tdf                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/scfifo.tdf              ;
; a_regfifo.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_regfifo.inc           ;
; a_dpfifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_dpfifo.inc            ;
; a_i2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_i2fifo.inc            ;
; a_fffifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_fffifo.inc            ;
; a_f2fifo.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_f2fifo.inc            ;
; db/scfifo_ft31.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_ft31.tdf     ;
; db/a_dpfifo_2l31.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_2l31.tdf   ;
; db/altsyncram_r3e1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_r3e1.tdf ;
; db/altsyncram_mkj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_mkj1.tdf ;
; db/cmpr_ep8.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_ep8.tdf        ;
; db/cntr_p6b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_p6b.tdf        ;
; db/cntr_677.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_677.tdf        ;
; db/cntr_q6b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_q6b.tdf        ;
; db/scfifo_1t31.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/scfifo_1t31.tdf     ;
; db/a_dpfifo_kk31.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/a_dpfifo_kk31.tdf   ;
; db/altsyncram_v2e1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_v2e1.tdf ;
; db/altsyncram_qjj1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_qjj1.tdf ;
; db/cmpr_cp8.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cmpr_cp8.tdf        ;
; db/cntr_g5b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_g5b.tdf        ;
; db/cntr_477.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_477.tdf        ;
; db/cntr_o6b.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/cntr_o6b.tdf        ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altsyncram.tdf          ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/stratix_ram_block.inc   ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_mux.inc             ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_decode.inc          ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/a_rdenreg.inc           ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altrom.inc              ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altram.inc              ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altdpram.inc            ;
; altqpram.inc                     ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/altqpram.inc            ;
; db/altsyncram_h2j1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/db/altsyncram_h2j1.tdf ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 2,736  ;
;                                             ;        ;
; Total combinational functions               ; 2048   ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 673    ;
;     -- 3 input functions                    ; 530    ;
;     -- <=2 input functions                  ; 845    ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 1363   ;
;     -- arithmetic mode                      ; 685    ;
;                                             ;        ;
; Total registers                             ; 1655   ;
;     -- Dedicated logic registers            ; 1655   ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 45     ;
; Total memory bits                           ; 114688 ;
; Total PLLs                                  ; 1      ;
; Maximum fan-out node                        ; IF_clk ;
; Maximum fan-out                             ; 1154   ;
; Total fan-out                               ; 11901  ;
; Average fan-out                             ; 3.13   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                      ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                              ; Library Name ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Cyclops                                        ; 2048 (298)        ; 1655 (551)   ; 114688      ; 0            ; 0       ; 0         ; 45   ; 0            ; |Cyclops                                                                                                                                         ; work         ;
;    |ADF4112_SPI:ADF4112|                        ; 36 (36)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|ADF4112_SPI:ADF4112                                                                                                                     ; work         ;
;    |NWire_rcv:M_IQ|                             ; 368 (368)         ; 309 (309)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|NWire_rcv:M_IQ                                                                                                                          ; work         ;
;    |NWire_rcv:SPD|                              ; 292 (292)         ; 166 (166)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|NWire_rcv:SPD                                                                                                                           ; work         ;
;    |NWire_xmit:CCxmit|                          ; 318 (318)         ; 108 (108)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|NWire_xmit:CCxmit                                                                                                                       ; work         ;
;    |NWire_xmit:M_LRAudio|                       ; 123 (123)         ; 150 (150)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|NWire_xmit:M_LRAudio                                                                                                                    ; work         ;
;    |RFIFO:RXF|                                  ; 69 (69)           ; 77 (77)      ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|RFIFO:RXF                                                                                                                               ; work         ;
;       |altsyncram:mem_rtl_0|                    ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|RFIFO:RXF|altsyncram:mem_rtl_0                                                                                                          ; work         ;
;          |altsyncram_h2j1:auto_generated|       ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated                                                                           ; work         ;
;    |SP_fifo:SPF|                                ; 69 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF                                                                                                                             ; work         ;
;       |scfifo:scfifo_component|                 ; 69 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component                                                                                                     ; work         ;
;          |scfifo_1t31:auto_generated|           ; 69 (0)            ; 44 (0)       ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated                                                                          ; work         ;
;             |a_dpfifo_kk31:dpfifo|              ; 69 (37)           ; 44 (15)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo                                                     ; work         ;
;                |altsyncram_v2e1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram                             ; work         ;
;                   |altsyncram_qjj1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1 ; work         ;
;                |cntr_477:usedw_counter|         ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter                              ; work         ;
;                |cntr_g5b:rd_ptr_msb|            ; 10 (10)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb                                 ; work         ;
;                |cntr_o6b:wr_ptr|                ; 11 (11)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr                                     ; work         ;
;    |Tx_fifo:TXF|                                ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF                                                                                                                             ; work         ;
;       |scfifo:scfifo_component|                 ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component                                                                                                     ; work         ;
;          |scfifo_ft31:auto_generated|           ; 81 (0)            ; 52 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated                                                                          ; work         ;
;             |a_dpfifo_2l31:dpfifo|              ; 81 (43)           ; 52 (17)      ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo                                                     ; work         ;
;                |altsyncram_r3e1:FIFOram|        ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram                             ; work         ;
;                   |altsyncram_mkj1:altsyncram1| ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1 ; work         ;
;                |cntr_677:usedw_counter|         ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter                              ; work         ;
;                |cntr_p6b:rd_ptr_msb|            ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb                                 ; work         ;
;                |cntr_q6b:wr_ptr|                ; 13 (13)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr                                     ; work         ;
;    |Tx_fifo_ctrl:TXFC|                          ; 100 (100)         ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|Tx_fifo_ctrl:TXFC                                                                                                                       ; work         ;
;    |async_usb:usb1|                             ; 83 (83)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|async_usb:usb1                                                                                                                          ; work         ;
;    |cdc_sync:cdc_c23|                           ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|cdc_sync:cdc_c23                                                                                                                        ; work         ;
;    |clkmult3:cm3|                               ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|clkmult3:cm3                                                                                                                            ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|clkmult3:cm3|altpll:altpll_component                                                                                                    ; work         ;
;    |led_blinker:BLINK_D1|                       ; 95 (95)           ; 43 (43)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|led_blinker:BLINK_D1                                                                                                                    ; work         ;
;    |led_blinker:BLINK_D4|                       ; 90 (90)           ; 40 (40)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|led_blinker:BLINK_D4                                                                                                                    ; work         ;
;    |pulsegen:CC_p|                              ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|pulsegen:CC_p                                                                                                                           ; work         ;
;    |pulsegen:cdc_m|                             ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|pulsegen:cdc_m                                                                                                                          ; work         ;
;    |sp_rcv_ctrl:SPC|                            ; 22 (22)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Cyclops|sp_rcv_ctrl:SPC                                                                                                                         ; work         ;
+-------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated|ALTSYNCRAM                                                                           ; AUTO ; Simple Dual Port ; 2048         ; 16           ; 2048         ; 16           ; 32768 ; None ;
; SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 1024         ; 16           ; 1024         ; 16           ; 16384 ; None ;
; Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port   ; 4096         ; 16           ; 4096         ; 16           ; 65536 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|IF_PWM_state                                                                                                                                                                                           ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+
; Name                     ; IF_PWM_state.PWM_REQ ; IF_PWM_state.PWM_WAIT ; IF_PWM_state.PWM_Q_AUDIO ; IF_PWM_state.PWM_I_AUDIO ; IF_PWM_state.PWM_RIGHT ; IF_PWM_state.PWM_LEFT ; IF_PWM_state.PWM_START ; IF_PWM_state.PWM_IDLE ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+
; IF_PWM_state.PWM_IDLE    ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 0                     ;
; IF_PWM_state.PWM_START   ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 1                      ; 1                     ;
; IF_PWM_state.PWM_LEFT    ; 0                    ; 0                     ; 0                        ; 0                        ; 0                      ; 1                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_RIGHT   ; 0                    ; 0                     ; 0                        ; 0                        ; 1                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_I_AUDIO ; 0                    ; 0                     ; 0                        ; 1                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_Q_AUDIO ; 0                    ; 0                     ; 1                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_WAIT    ; 0                    ; 1                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
; IF_PWM_state.PWM_REQ     ; 1                    ; 0                     ; 0                        ; 0                        ; 0                      ; 0                     ; 0                      ; 1                     ;
+--------------------------+----------------------+-----------------------+--------------------------+--------------------------+------------------------+-----------------------+------------------------+-----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|IF_SYNC_state                                                                                                                                                     ;
+---------------------------+---------------------------+-----------------------+---------------------------+---------------------------+--------------------------+-------------------------+
; Name                      ; IF_SYNC_state.SYNC_FINISH ; IF_SYNC_state.SYNC_RX ; IF_SYNC_state.SYNC_RX_3_4 ; IF_SYNC_state.SYNC_RX_1_2 ; IF_SYNC_state.SYNC_START ; IF_SYNC_state.SYNC_IDLE ;
+---------------------------+---------------------------+-----------------------+---------------------------+---------------------------+--------------------------+-------------------------+
; IF_SYNC_state.SYNC_IDLE   ; 0                         ; 0                     ; 0                         ; 0                         ; 0                        ; 0                       ;
; IF_SYNC_state.SYNC_START  ; 0                         ; 0                     ; 0                         ; 0                         ; 1                        ; 1                       ;
; IF_SYNC_state.SYNC_RX_1_2 ; 0                         ; 0                     ; 0                         ; 1                         ; 0                        ; 1                       ;
; IF_SYNC_state.SYNC_RX_3_4 ; 0                         ; 0                     ; 1                         ; 0                         ; 0                        ; 1                       ;
; IF_SYNC_state.SYNC_RX     ; 0                         ; 1                     ; 0                         ; 0                         ; 0                        ; 1                       ;
; IF_SYNC_state.SYNC_FINISH ; 1                         ; 0                     ; 0                         ; 0                         ; 0                        ; 1                       ;
+---------------------------+---------------------------+-----------------------+---------------------------+---------------------------+--------------------------+-------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |Cyclops|ADF4112_SPI:ADF4112|SPI_state                        ;
+---------------+---------------+---------------+---------------+---------------+
; Name          ; SPI_state.011 ; SPI_state.010 ; SPI_state.001 ; SPI_state.000 ;
+---------------+---------------+---------------+---------------+---------------+
; SPI_state.000 ; 0             ; 0             ; 0             ; 0             ;
; SPI_state.001 ; 0             ; 0             ; 1             ; 1             ;
; SPI_state.010 ; 0             ; 1             ; 0             ; 1             ;
; SPI_state.011 ; 1             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|led_blinker:BLINK_D4|LED_state                                                                                          ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+
; Name                ; LED_state.LED_WAIT ; LED_state.LED_NXT ; LED_state.LED_BLINK ; LED_state.LED_ERR ; LED_state.LED_FIND ; LED_state.LED_IDLE ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+
; LED_state.LED_IDLE  ; 0                  ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ;
; LED_state.LED_FIND  ; 0                  ; 0                 ; 0                   ; 0                 ; 1                  ; 1                  ;
; LED_state.LED_ERR   ; 0                  ; 0                 ; 0                   ; 1                 ; 0                  ; 1                  ;
; LED_state.LED_BLINK ; 0                  ; 0                 ; 1                   ; 0                 ; 0                  ; 1                  ;
; LED_state.LED_NXT   ; 0                  ; 1                 ; 0                   ; 0                 ; 0                  ; 1                  ;
; LED_state.LED_WAIT  ; 1                  ; 0                 ; 0                   ; 0                 ; 0                  ; 1                  ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|led_blinker:BLINK_D1|LED_state                                                                                          ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+
; Name                ; LED_state.LED_WAIT ; LED_state.LED_NXT ; LED_state.LED_BLINK ; LED_state.LED_ERR ; LED_state.LED_FIND ; LED_state.LED_IDLE ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+
; LED_state.LED_IDLE  ; 0                  ; 0                 ; 0                   ; 0                 ; 0                  ; 0                  ;
; LED_state.LED_FIND  ; 0                  ; 0                 ; 0                   ; 0                 ; 1                  ; 1                  ;
; LED_state.LED_ERR   ; 0                  ; 0                 ; 0                   ; 1                 ; 0                  ; 1                  ;
; LED_state.LED_BLINK ; 0                  ; 0                 ; 1                   ; 0                 ; 0                  ; 1                  ;
; LED_state.LED_NXT   ; 0                  ; 1                 ; 0                   ; 0                 ; 0                  ; 1                  ;
; LED_state.LED_WAIT  ; 1                  ; 0                 ; 0                   ; 0                 ; 0                  ; 1                  ;
+---------------------+--------------------+-------------------+---------------------+-------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|NWire_xmit:CCxmit|NW_state                                                                                             ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; Name                 ; NW_state.NW_LOW ; NW_state.NW_DATA_Q4 ; NW_state.NW_DATA_Q23 ; NW_state.NW_DATA_Q1 ; NW_state.NW_WAIT ; NW_state.NW_IDLE ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; NW_state.NW_IDLE     ; 0               ; 0                   ; 0                    ; 0                   ; 0                ; 0                ;
; NW_state.NW_WAIT     ; 0               ; 0                   ; 0                    ; 0                   ; 1                ; 1                ;
; NW_state.NW_DATA_Q1  ; 0               ; 0                   ; 0                    ; 1                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q23 ; 0               ; 0                   ; 1                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q4  ; 0               ; 1                   ; 0                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_LOW      ; 1               ; 0                   ; 0                    ; 0                   ; 0                ; 1                ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|NWire_xmit:M_LRAudio|NW_state                                                                                          ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; Name                 ; NW_state.NW_LOW ; NW_state.NW_DATA_Q4 ; NW_state.NW_DATA_Q23 ; NW_state.NW_DATA_Q1 ; NW_state.NW_WAIT ; NW_state.NW_IDLE ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+
; NW_state.NW_IDLE     ; 0               ; 0                   ; 0                    ; 0                   ; 0                ; 0                ;
; NW_state.NW_WAIT     ; 0               ; 0                   ; 0                    ; 0                   ; 1                ; 1                ;
; NW_state.NW_DATA_Q1  ; 0               ; 0                   ; 0                    ; 1                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q23 ; 0               ; 0                   ; 1                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_DATA_Q4  ; 0               ; 1                   ; 0                    ; 0                   ; 0                ; 1                ;
; NW_state.NW_LOW      ; 1               ; 0                   ; 0                    ; 0                   ; 0                ; 1                ;
+----------------------+-----------------+---------------------+----------------------+---------------------+------------------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|async_usb:usb1|FX_state                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------------+------------------------+---------------------------+--------------------------+------------------+
; Name                      ; FX_state.FX_TDONE ; FX_state.FX_T7 ; FX_state.FX_T6 ; FX_state.FX_T5 ; FX_state.FX_T4 ; FX_state.FX_T3 ; FX_state.FX_T2 ; FX_state.FX_T1 ; FX_state.FX_FDONE ; FX_state.FX_F6 ; FX_state.FX_F5 ; FX_state.FX_F4 ; FX_state.FX_F3 ; FX_state.FX_F2 ; FX_state.FX_F1 ; FX_state.FX_TO_PC_CHECK ; FX_state.FX_TO_PC_ADDR ; FX_state.FX_FROM_PC_CHECK ; FX_state.FX_FROM_PC_ADDR ; FX_state.FX_IDLE ;
+---------------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------------+------------------------+---------------------------+--------------------------+------------------+
; FX_state.FX_IDLE          ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 0                ;
; FX_state.FX_FROM_PC_ADDR  ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 1                        ; 1                ;
; FX_state.FX_FROM_PC_CHECK ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 1                         ; 0                        ; 1                ;
; FX_state.FX_TO_PC_ADDR    ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 1                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_TO_PC_CHECK   ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F1            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F2            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F3            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F4            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F5            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_F6            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_FDONE         ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T1            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T2            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T3            ; 0                 ; 0              ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T4            ; 0                 ; 0              ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T5            ; 0                 ; 0              ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T6            ; 0                 ; 0              ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_T7            ; 0                 ; 1              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
; FX_state.FX_TDONE         ; 1                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                 ; 0              ; 0              ; 0              ; 0              ; 0              ; 0              ; 0                       ; 0                      ; 0                         ; 0                        ; 1                ;
+---------------------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------+----------------+----------------+----------------+----------------+----------------+----------------+-------------------------+------------------------+---------------------------+--------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|NWire_rcv:SPD|TB_state                                                                                 ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|Tx_fifo_ctrl:TXFC|AD_state                                                                                                                                                                                                                                                     ;
+-------------------------+-----------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+
; Name                    ; AD_state.AD_ERR ; AD_state.AD_LOOP_CHK ; AD_state.AD_WAIT ; AD_state.AD_SEND_PJ ; AD_state.AD_SEND_MJ3 ; AD_state.AD_SEND_MJ2 ; AD_state.AD_SEND_MJ1 ; AD_state.AD_SEND_CTL3_4 ; AD_state.AD_SEND_CTL1_2 ; AD_state.AD_SEND_SYNC2 ; AD_state.AD_SEND_SYNC1 ; AD_state.AD_IDLE ;
+-------------------------+-----------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+
; AD_state.AD_IDLE        ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 0                ;
; AD_state.AD_SEND_SYNC1  ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 1                      ; 1                ;
; AD_state.AD_SEND_SYNC2  ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 1                      ; 0                      ; 1                ;
; AD_state.AD_SEND_CTL1_2 ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 1                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_CTL3_4 ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 1                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ1    ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 1                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ2    ; 0               ; 0                    ; 0                ; 0                   ; 0                    ; 1                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_MJ3    ; 0               ; 0                    ; 0                ; 0                   ; 1                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_SEND_PJ     ; 0               ; 0                    ; 0                ; 1                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_WAIT        ; 0               ; 0                    ; 1                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_LOOP_CHK    ; 0               ; 1                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
; AD_state.AD_ERR         ; 1               ; 0                    ; 0                ; 0                   ; 0                    ; 0                    ; 0                    ; 0                       ; 0                       ; 0                      ; 0                      ; 1                ;
+-------------------------+-----------------+----------------------+------------------+---------------------+----------------------+----------------------+----------------------+-------------------------+-------------------------+------------------------+------------------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Cyclops|NWire_rcv:M_IQ|TB_state                                                                                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; Name             ; TB_state.TB_BIT ; TB_state.TB_NEXT ; TB_state.TB_SYNC ; TB_state.TB_CALC ; TB_state.TB_DB ; TB_state.TB_IDLE ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+
; TB_state.TB_IDLE ; 0               ; 0                ; 0                ; 0                ; 0              ; 0                ;
; TB_state.TB_DB   ; 0               ; 0                ; 0                ; 0                ; 1              ; 1                ;
; TB_state.TB_CALC ; 0               ; 0                ; 0                ; 1                ; 0              ; 1                ;
; TB_state.TB_SYNC ; 0               ; 0                ; 1                ; 0                ; 0              ; 1                ;
; TB_state.TB_NEXT ; 0               ; 1                ; 0                ; 0                ; 0              ; 1                ;
; TB_state.TB_BIT  ; 1               ; 0                ; 0                ; 0                ; 0              ; 1                ;
+------------------+-----------------+------------------+------------------+------------------+----------------+------------------+


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; IF_tx_IQ_mic_rdy                                   ; IF_conf[1]          ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                            ;
+-----------------------------------------+-----------------------------------------------------+
; Register name                           ; Reason for Removal                                  ;
+-----------------------------------------+-----------------------------------------------------+
; IF_clock_s[3]                           ; Stuck at GND due to stuck port data_in              ;
; led_blinker:BLINK_D1|ld[1]              ; Stuck at GND due to stuck port data_in              ;
; NWire_rcv:SPD|tb_width[11]              ; Merged with NWire_rcv:SPD|tb_width[10]              ;
; NWire_rcv:M_IQ|tb_width[13]             ; Merged with NWire_rcv:M_IQ|tb_width[12]             ;
; NWire_rcv:SPD|tb_width[10]              ; Stuck at GND due to stuck port data_in              ;
; NWire_rcv:M_IQ|tb_width[12]             ; Stuck at GND due to stuck port data_in              ;
; First_LO_data[22]                       ; Merged with First_LO_data[1]                        ;
; Second_LO_data[15]                      ; Merged with Second_LO_data[0]                       ;
; First_LO_data[7,21,23]                  ; Merged with First_LO_data[6]                        ;
; Second_LO_data[7,14,16,18..19,22]       ; Merged with Second_LO_data[1]                       ;
; Second_LO_data[3,5,10..11]              ; Merged with Second_LO_data[2]                       ;
; Second_LO_data[20]                      ; Merged with Second_LO_data[4]                       ;
; Second_LO_data[9,12..13,17,21,23]       ; Merged with Second_LO_data[8]                       ;
; First_LO_data[6]                        ; Stuck at GND due to stuck port data_in              ;
; led_blinker:BLINK_D4|bit_sel[1..3]      ; Stuck at GND due to stuck port data_in              ;
; led_blinker:BLINK_D4|led_code[1..3]     ; Stuck at GND due to stuck port data_in              ;
; RFIFO:RXF|mem_0_bypass[22]              ; Merged with RFIFO:RXF|outptr[10]                    ;
; RFIFO:RXF|mem_0_bypass[20]              ; Merged with RFIFO:RXF|outptr[9]                     ;
; RFIFO:RXF|mem_0_bypass[18]              ; Merged with RFIFO:RXF|outptr[8]                     ;
; RFIFO:RXF|mem_0_bypass[16]              ; Merged with RFIFO:RXF|outptr[7]                     ;
; RFIFO:RXF|mem_0_bypass[14]              ; Merged with RFIFO:RXF|outptr[6]                     ;
; RFIFO:RXF|mem_0_bypass[12]              ; Merged with RFIFO:RXF|outptr[5]                     ;
; RFIFO:RXF|mem_0_bypass[10]              ; Merged with RFIFO:RXF|outptr[4]                     ;
; RFIFO:RXF|mem_0_bypass[8]               ; Merged with RFIFO:RXF|outptr[3]                     ;
; RFIFO:RXF|mem_0_bypass[6]               ; Merged with RFIFO:RXF|outptr[2]                     ;
; RFIFO:RXF|mem_0_bypass[4]               ; Merged with RFIFO:RXF|outptr[1]                     ;
; RFIFO:RXF|mem_0_bypass[2]               ; Merged with RFIFO:RXF|outptr[0]                     ;
; IF_PWM_state~13                         ; Lost fanout                                         ;
; IF_PWM_state~14                         ; Lost fanout                                         ;
; IF_PWM_state~15                         ; Lost fanout                                         ;
; IF_SYNC_state~11                        ; Lost fanout                                         ;
; IF_SYNC_state~12                        ; Lost fanout                                         ;
; IF_SYNC_state~13                        ; Lost fanout                                         ;
; ADF4112_SPI:ADF4112|SPI_state~7         ; Lost fanout                                         ;
; ADF4112_SPI:ADF4112|SPI_state~8         ; Lost fanout                                         ;
; ADF4112_SPI:ADF4112|SPI_state~9         ; Lost fanout                                         ;
; led_blinker:BLINK_D4|LED_state~5        ; Lost fanout                                         ;
; led_blinker:BLINK_D4|LED_state~6        ; Lost fanout                                         ;
; led_blinker:BLINK_D4|LED_state~7        ; Lost fanout                                         ;
; led_blinker:BLINK_D1|LED_state~5        ; Lost fanout                                         ;
; led_blinker:BLINK_D1|LED_state~6        ; Lost fanout                                         ;
; led_blinker:BLINK_D1|LED_state~7        ; Lost fanout                                         ;
; NWire_xmit:CCxmit|NW_state~11           ; Lost fanout                                         ;
; NWire_xmit:CCxmit|NW_state~12           ; Lost fanout                                         ;
; NWire_xmit:CCxmit|NW_state~13           ; Lost fanout                                         ;
; NWire_xmit:M_LRAudio|NW_state~11        ; Lost fanout                                         ;
; NWire_xmit:M_LRAudio|NW_state~12        ; Lost fanout                                         ;
; NWire_xmit:M_LRAudio|NW_state~13        ; Lost fanout                                         ;
; async_usb:usb1|FX_state~25              ; Lost fanout                                         ;
; async_usb:usb1|FX_state~26              ; Lost fanout                                         ;
; async_usb:usb1|FX_state~27              ; Lost fanout                                         ;
; async_usb:usb1|FX_state~28              ; Lost fanout                                         ;
; async_usb:usb1|FX_state~29              ; Lost fanout                                         ;
; async_usb:usb1|FX_state~30              ; Lost fanout                                         ;
; NWire_rcv:SPD|TB_state~11               ; Lost fanout                                         ;
; NWire_rcv:SPD|TB_state~12               ; Lost fanout                                         ;
; NWire_rcv:SPD|TB_state~13               ; Lost fanout                                         ;
; Tx_fifo_ctrl:TXFC|AD_state~17           ; Lost fanout                                         ;
; Tx_fifo_ctrl:TXFC|AD_state~18           ; Lost fanout                                         ;
; Tx_fifo_ctrl:TXFC|AD_state~19           ; Lost fanout                                         ;
; Tx_fifo_ctrl:TXFC|AD_state~20           ; Lost fanout                                         ;
; NWire_rcv:M_IQ|TB_state~11              ; Lost fanout                                         ;
; NWire_rcv:M_IQ|TB_state~12              ; Lost fanout                                         ;
; NWire_rcv:M_IQ|TB_state~13              ; Lost fanout                                         ;
; led_blinker:BLINK_D4|LED_state.LED_IDLE ; Merged with led_blinker:BLINK_D1|LED_state.LED_IDLE ;
; async_usb:usb1|FX_state.FX_F6           ; Merged with async_usb:usb1|Rx_fifo_wreq             ;
; Second_LO_data[8]                       ; Stuck at GND due to stuck port data_in              ;
; led_blinker:BLINK_D1|bit_sel[2..3]      ; Stuck at GND due to stuck port data_in              ;
; led_blinker:BLINK_D1|led_code[2..3]     ; Stuck at GND due to stuck port data_in              ;
; Total Number of Removed Registers = 90  ;                                                     ;
+-----------------------------------------+-----------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                          ;
+---------------------------------+---------------------------+----------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register ;
+---------------------------------+---------------------------+----------------------------------------+
; led_blinker:BLINK_D4|bit_sel[2] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[2]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D4|bit_sel[1] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[1]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D4|bit_sel[3] ; Stuck at GND              ; led_blinker:BLINK_D4|led_code[3]       ;
;                                 ; due to stuck port data_in ;                                        ;
; led_blinker:BLINK_D1|bit_sel[3] ; Stuck at GND              ; led_blinker:BLINK_D1|led_code[3]       ;
;                                 ; due to stuck port data_in ;                                        ;
+---------------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1655  ;
; Number of registers using Synchronous Clear  ; 317   ;
; Number of registers using Synchronous Load   ; 78    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 981   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------+
; Registers Added for RAM Pass-Through Logic   ;
+----------------------------+-----------------+
; Register Name              ; RAM Name        ;
+----------------------------+-----------------+
; RFIFO:RXF|mem_0_bypass[0]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[1]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[2]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[3]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[4]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[5]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[6]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[7]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[8]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[9]  ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[10] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[11] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[12] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[13] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[14] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[15] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[16] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[17] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[18] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[19] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[20] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[21] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[22] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[23] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[24] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[25] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[26] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[27] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[28] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[29] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[30] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[31] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[32] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[33] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[34] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[35] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[36] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[37] ; RFIFO:RXF|mem~0 ;
; RFIFO:RXF|mem_0_bypass[38] ; RFIFO:RXF|mem~0 ;
+----------------------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Cyclops|async_usb:usb1|Rx_fifo_wdata[2]   ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclops|async_usb:usb1|FIFO_ADR[0]        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclops|NWire_rcv:SPD|DBrise_cnt[4]       ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |Cyclops|NWire_rcv:SPD|tb_width[3]         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclops|NWire_rcv:SPD|data_cnt[2]         ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclops|NWire_rcv:M_IQ|DBrise_cnt[2]      ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Cyclops|NWire_rcv:M_IQ|tb_width[7]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |Cyclops|NWire_rcv:M_IQ|data_cnt[5]        ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |Cyclops|IF_bleed_cnt[10]                  ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Cyclops|NWire_rcv:SPD|tb_cnt[7]           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Cyclops|LRcnt[23]                         ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Cyclops|NWire_rcv:M_IQ|tb_cnt[6]          ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; Yes        ; |Cyclops|NWire_xmit:M_LRAudio|id[14]       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Cyclops|NWire_xmit:CCxmit|id[59]          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Cyclops|NWire_xmit:CCxmit|id[17]          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Cyclops|NWire_rcv:SPD|DB_LEN[1][6]        ;
; 3:1                ; 56 bits   ; 112 LEs       ; 56 LEs               ; 56 LEs                 ; Yes        ; |Cyclops|NWire_rcv:M_IQ|DB_LEN[2][7]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |Cyclops|NWire_rcv:SPD|rdata[2]            ;
; 3:1                ; 48 bits   ; 96 LEs        ; 48 LEs               ; 48 LEs                 ; Yes        ; |Cyclops|NWire_rcv:M_IQ|rdata[12]          ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Cyclops|led_blinker:BLINK_D1|led_timer[7] ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Cyclops|led_blinker:BLINK_D4|led_timer[7] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |Cyclops|NWire_xmit:CCxmit|dly_cnt[3]      ;
; 3:1                ; 25 bits   ; 50 LEs        ; 25 LEs               ; 25 LEs                 ; Yes        ; |Cyclops|NWire_xmit:M_LRAudio|dly_cnt[5]   ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |Cyclops|sp_rcv_ctrl:SPC|count[11]         ;
; 4:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |Cyclops|IF_clock_s[0]                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclops|CC_address[2]                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclops|Tx_fifo_ctrl:TXFC|AD_timer[4]     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclops|Tx_fifo_ctrl:TXFC|tx_addr[4]      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclops|led_blinker:BLINK_D4|bit_sel[1]   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Cyclops|led_blinker:BLINK_D1|bit_sel[2]   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |Cyclops|ADF4112_SPI:ADF4112|bit_count[0]  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Cyclops|NWire_xmit:CCxmit|bcnt[1]         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |Cyclops|NWire_xmit:M_LRAudio|bcnt[7]      ;
; 11:1               ; 32 bits   ; 224 LEs       ; 192 LEs              ; 32 LEs                 ; Yes        ; |Cyclops|NWire_xmit:CCxmit|id[43]          ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Cyclops|Second_LO_data[2]                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Cyclops|Second_LO_data[6]                 ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |Cyclops|First_LO_data[6]                  ;
; 7:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |Cyclops|IF_frequency[0][29]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[1][2]                ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[2][13]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[3][28]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[4][24]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[5][20]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[6][16]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[7][16]               ;
; 8:1                ; 32 bits   ; 160 LEs       ; 32 LEs               ; 128 LEs                ; Yes        ; |Cyclops|IF_frequency[8][5]                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 4 LEs                ; 20 LEs                 ; Yes        ; |Cyclops|First_LO_data[0]                  ;
; 19:1               ; 16 bits   ; 192 LEs       ; 32 LEs               ; 160 LEs                ; Yes        ; |Cyclops|First_LO_data[18]                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |Cyclops|Tx_fifo_ctrl:TXFC|AD_state~11     ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Cyclops|Tx_fifo_ctrl:TXFC|Selector14      ;
; 8:1                ; 3 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |Cyclops|Tx_fifo_ctrl:TXFC|Selector22      ;
; 8:1                ; 5 bits    ; 25 LEs        ; 25 LEs               ; 0 LEs                  ; No         ; |Cyclops|Tx_fifo_ctrl:TXFC|Selector19      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                   ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                    ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for RFIFO:RXF|altsyncram:mem_rtl_0|altsyncram_h2j1:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Cyclops ;
+----------------+--------------------------+-----------------------------+
; Parameter Name ; Value                    ; Type                        ;
+----------------+--------------------------+-----------------------------+
; M_TPD          ; 4                        ; Signed Integer              ;
; IF_TPD         ; 2                        ; Signed Integer              ;
; P2             ; 0                        ; Unsigned Binary             ;
; P1             ; 1                        ; Unsigned Binary             ;
; PD2            ; 0                        ; Unsigned Binary             ;
; CP16           ; 1                        ; Unsigned Binary             ;
; CP15           ; 1                        ; Unsigned Binary             ;
; CP14           ; 1                        ; Unsigned Binary             ;
; CP13           ; 0                        ; Unsigned Binary             ;
; CP12           ; 1                        ; Unsigned Binary             ;
; CP11           ; 1                        ; Unsigned Binary             ;
; TC4            ; 1                        ; Unsigned Binary             ;
; TC3            ; 0                        ; Unsigned Binary             ;
; TC2            ; 0                        ; Unsigned Binary             ;
; TC1            ; 0                        ; Unsigned Binary             ;
; F5             ; 0                        ; Unsigned Binary             ;
; F4             ; 0                        ; Unsigned Binary             ;
; F3             ; 0                        ; Unsigned Binary             ;
; F2_VCO1        ; 0                        ; Unsigned Binary             ;
; F2_VCO2        ; 1                        ; Unsigned Binary             ;
; M3             ; 0                        ; Unsigned Binary             ;
; M2             ; 0                        ; Unsigned Binary             ;
; M1             ; 1                        ; Unsigned Binary             ;
; PD1            ; 0                        ; Unsigned Binary             ;
; F1             ; 0                        ; Unsigned Binary             ;
; C2             ; 1                        ; Unsigned Binary             ;
; C1             ; 1                        ; Unsigned Binary             ;
; Second_LO_INL  ; 010111011100000010010011 ; Unsigned Binary             ;
; First_LO_INL   ; 010111011100000000010011 ; Unsigned Binary             ;
; LO2_BD23       ; 0                        ; Unsigned Binary             ;
; LO2_DLY        ; 0                        ; Unsigned Binary             ;
; LO2_SYNC       ; 0                        ; Unsigned Binary             ;
; LO2_LDP        ; 1                        ; Unsigned Binary             ;
; LO2_T1         ; 0                        ; Unsigned Binary             ;
; LO2_T2         ; 0                        ; Unsigned Binary             ;
; LO2_ABP2       ; 0                        ; Unsigned Binary             ;
; LO2_ABP1       ; 0                        ; Unsigned Binary             ;
; LO2_R          ; 00000000010100           ; Unsigned Binary             ;
; Second_LO_RCL  ; 000100000000000001010000 ; Unsigned Binary             ;
; LO2_DB23       ; 0                        ; Unsigned Binary             ;
; LO2_DB22       ; 0                        ; Unsigned Binary             ;
; LO2_G1         ; 0                        ; Unsigned Binary             ;
; LO2_BA         ; 0000010001100001011      ; Unsigned Binary             ;
; Second_LO_NCL  ; 000000001000110000101101 ; Unsigned Binary             ;
; LO1_BD23       ; 0                        ; Unsigned Binary             ;
; LO1_DLY        ; 0                        ; Unsigned Binary             ;
; LO1_SYNC       ; 0                        ; Unsigned Binary             ;
; LO1_LDP        ; 1                        ; Unsigned Binary             ;
; LO1_T1         ; 0                        ; Unsigned Binary             ;
; LO1_T2         ; 0                        ; Unsigned Binary             ;
; LO1_ABP2       ; 0                        ; Unsigned Binary             ;
; LO1_ABP1       ; 0                        ; Unsigned Binary             ;
; LO1_R          ; 00000000001010           ; Unsigned Binary             ;
; First_LO_RCL   ; 000100000000000000101000 ; Unsigned Binary             ;
; LO1_DB23       ; 0                        ; Unsigned Binary             ;
; LO1_DB22       ; 0                        ; Unsigned Binary             ;
; LO1_G1         ; 0                        ; Unsigned Binary             ;
+----------------+--------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clkmult3:cm3|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20833             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK0_MULTIPLY_BY              ; 3                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                       ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone II        ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:M_IQ ;
+----------------+-----------+--------------------------------+
; Parameter Name ; Value     ; Type                           ;
+----------------+-----------+--------------------------------+
; DATA_BITS      ; 48        ; Signed Integer                 ;
; SLOWEST_FREQ   ; 20000     ; Signed Integer                 ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                 ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                 ;
; TPD            ; 1         ; Signed Integer                 ;
+----------------+-----------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo_ctrl:TXFC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; RX_FIFO_SZ     ; 2048  ; Signed Integer                        ;
; TX_FIFO_SZ     ; 4096  ; Signed Integer                        ;
; IF_TPD         ; 1     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Tx_fifo:TXF|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------+
; Parameter Name          ; Value       ; Type                                     ;
+-------------------------+-------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                           ;
; lpm_width               ; 16          ; Signed Integer                           ;
; LPM_NUMWORDS            ; 4096        ; Signed Integer                           ;
; LPM_WIDTHU              ; 12          ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                  ;
; USE_EAB                 ; ON          ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_ft31 ; Untyped                                  ;
+-------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SP_fifo:SPF|scfifo:scfifo_component ;
+-------------------------+-------------+------------------------------------------+
; Parameter Name          ; Value       ; Type                                     ;
+-------------------------+-------------+------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                           ;
; lpm_width               ; 16          ; Signed Integer                           ;
; LPM_NUMWORDS            ; 1024        ; Signed Integer                           ;
; LPM_WIDTHU              ; 10          ; Signed Integer                           ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                  ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                  ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                  ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                  ;
; ADD_RAM_OUTPUT_REGISTER ; ON          ; Untyped                                  ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                  ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                  ;
; USE_EAB                 ; ON          ; Untyped                                  ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                  ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                  ;
; CBXI_PARAMETER          ; scfifo_1t31 ; Untyped                                  ;
+-------------------------+-------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_rcv:SPD ;
+----------------+-----------+-------------------------------+
; Parameter Name ; Value     ; Type                          ;
+----------------+-----------+-------------------------------+
; DATA_BITS      ; 16        ; Signed Integer                ;
; SLOWEST_FREQ   ; 80000     ; Signed Integer                ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                ;
; XCLK_FREQ      ; 48000000  ; Signed Integer                ;
; TPD            ; 1         ; Signed Integer                ;
+----------------+-----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_usb:usb1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; IF_TPD         ; 3     ; Signed Integer                     ;
; RX_FIFO_SZ     ; 2048  ; Signed Integer                     ;
; RX_BURST_SZ    ; 64    ; Signed Integer                     ;
; TX_FIFO_SZ     ; 4096  ; Signed Integer                     ;
; TX_BURST_SZ    ; 256   ; Signed Integer                     ;
; SP_FIFO_SZ     ; 1024  ; Signed Integer                     ;
; SP_BURST_SZ    ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cdc_sync:cdc_c23 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; SIZE           ; 1     ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:cdc_m ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; TPD            ; 0.7   ; Signed Float                       ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:M_LRAudio ;
+----------------+-----------+--------------------------------------+
; Parameter Name ; Value     ; Type                                 ;
+----------------+-----------+--------------------------------------+
; XCLK_FREQ      ; 48000000  ; Signed Integer                       ;
; ICLK_FREQ      ; 144000000 ; Signed Integer                       ;
; DLY_TIME       ; 200       ; Signed Integer                       ;
; DATA_BITS      ; 32        ; Signed Integer                       ;
; SEND_FREQ      ; 50000     ; Signed Integer                       ;
; LOW_BITS       ; 3         ; Signed Integer                       ;
; TPD            ; 1         ; Signed Integer                       ;
; NUM_DLY_CLKS   ; 28800000  ; Signed Integer                       ;
; LOW_TIME       ; 246       ; Signed Integer                       ;
+----------------+-----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pulsegen:CC_p ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; TPD            ; 0.7   ; Signed Float                      ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NWire_xmit:CCxmit ;
+----------------+----------+------------------------------------+
; Parameter Name ; Value    ; Type                               ;
+----------------+----------+------------------------------------+
; XCLK_FREQ      ; 48000000 ; Signed Integer                     ;
; ICLK_FREQ      ; 48000000 ; Signed Integer                     ;
; DLY_TIME       ; 200      ; Signed Integer                     ;
; DATA_BITS      ; 61       ; Signed Integer                     ;
; SEND_FREQ      ; 10000    ; Signed Integer                     ;
; LOW_BITS       ; 3        ; Signed Integer                     ;
; TPD            ; 1        ; Signed Integer                     ;
; NUM_DLY_CLKS   ; 9600000  ; Signed Integer                     ;
; LOW_TIME       ; 225      ; Signed Integer                     ;
+----------------+----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blinker:BLINK_D1 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; NUM_SIGS       ; 3        ; Signed Integer                        ;
; CLK_SPEED      ; 48000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_blinker:BLINK_D4 ;
+----------------+----------+---------------------------------------+
; Parameter Name ; Value    ; Type                                  ;
+----------------+----------+---------------------------------------+
; NUM_SIGS       ; 2        ; Signed Integer                        ;
; CLK_SPEED      ; 48000000 ; Signed Integer                        ;
+----------------+----------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: RFIFO:RXF|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------+
; Parameter Name                     ; Value                ; Type                ;
+------------------------------------+----------------------+---------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped             ;
; WIDTH_A                            ; 16                   ; Untyped             ;
; WIDTHAD_A                          ; 11                   ; Untyped             ;
; NUMWORDS_A                         ; 2048                 ; Untyped             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped             ;
; WIDTH_B                            ; 16                   ; Untyped             ;
; WIDTHAD_B                          ; 11                   ; Untyped             ;
; NUMWORDS_B                         ; 2048                 ; Untyped             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped             ;
; BYTE_SIZE                          ; 8                    ; Untyped             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped             ;
; INIT_FILE                          ; UNUSED               ; Untyped             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped             ;
; ENABLE_ECC                         ; FALSE                ; Untyped             ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped             ;
; CBXI_PARAMETER                     ; altsyncram_h2j1      ; Untyped             ;
+------------------------------------+----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; clkmult3:cm3|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                     ;
+----------------------------+-------------------------------------+
; Name                       ; Value                               ;
+----------------------------+-------------------------------------+
; Number of entity instances ; 2                                   ;
; Entity Instance            ; Tx_fifo:TXF|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                        ;
;     -- lpm_width           ; 16                                  ;
;     -- LPM_NUMWORDS        ; 4096                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
; Entity Instance            ; SP_fifo:SPF|scfifo:scfifo_component ;
;     -- FIFO Type           ; Single Clock                        ;
;     -- lpm_width           ; 16                                  ;
;     -- LPM_NUMWORDS        ; 1024                                ;
;     -- LPM_SHOWAHEAD       ; OFF                                 ;
;     -- USE_EAB             ; ON                                  ;
+----------------------------+-------------------------------------+


+----------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                           ;
+-------------------------------------------+--------------------------------+
; Name                                      ; Value                          ;
+-------------------------------------------+--------------------------------+
; Number of entity instances                ; 1                              ;
; Entity Instance                           ; RFIFO:RXF|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                      ;
;     -- WIDTH_A                            ; 16                             ;
;     -- NUMWORDS_A                         ; 2048                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                   ;
;     -- WIDTH_B                            ; 16                             ;
;     -- NUMWORDS_B                         ; 2048                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                       ;
+-------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_blinker:BLINK_D1"                                                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                          ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; err_sigs ; Input ; Warning  ; Input port expression (4 bits) is wider than the input port (3 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------+
; Port Connectivity Checks: "NWire_xmit:CCxmit"          ;
+-----------+--------+----------+------------------------+
; Port      ; Type   ; Severity ; Details                ;
+-----------+--------+----------+------------------------+
; xdata[60] ; Input  ; Info     ; Stuck at VCC           ;
; xdata[59] ; Input  ; Info     ; Stuck at GND           ;
; xreq      ; Input  ; Info     ; Stuck at VCC           ;
; xack      ; Output ; Info     ; Explicitly unconnected ;
+-----------+--------+----------+------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SP_fifo:SPF"                                                                                              ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; empty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo:TXF"                                                                         ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "Tx_fifo_ctrl:TXFC"           ;
+-----------------------+-------+----------+--------------+
; Port                  ; Type  ; Severity ; Details      ;
+-----------------------+-------+----------+--------------+
; Tx_IQ_mic_data[15..0] ; Input ; Info     ; Stuck at GND ;
; clean_dash            ; Input ; Info     ; Stuck at GND ;
; clean_dot             ; Input ; Info     ; Stuck at GND ;
; clean_PTT_in          ; Input ; Info     ; Stuck at GND ;
; ADC_OVERLOAD          ; Input ; Info     ; Stuck at GND ;
; Penny_serialno        ; Input ; Info     ; Stuck at GND ;
; Merc_serialno         ; Input ; Info     ; Stuck at GND ;
; Ozy_serialno          ; Input ; Info     ; Stuck at GND ;
; Penny_ALC             ; Input ; Info     ; Stuck at GND ;
+-----------------------+-------+----------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Mon Aug 31 19:38:47 2009
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclops -c Cyclops
Info: Found 1 design units, including 1 entities, in source file Tx_fifo_ctrl.v
    Info: Found entity 1: Tx_fifo_ctrl
Info: Found 1 design units, including 1 entities, in source file common/cdc_mcp.v
    Info: Found entity 1: cdc_mcp
Info: Found 1 design units, including 1 entities, in source file common/cdc_sync.v
    Info: Found entity 1: cdc_sync
Info: Found 1 design units, including 1 entities, in source file common/clk_div.v
    Info: Found entity 1: clk_div
Info: Found 1 design units, including 1 entities, in source file common/clk_lrclk_gen.v
    Info: Found entity 1: clk_lrclk_gen
Info: Found 1 design units, including 1 entities, in source file common/I2S_rcv.v
    Info: Found entity 1: I2S_rcv
Info: Found 1 design units, including 1 entities, in source file common/I2S_xmit.v
    Info: Found entity 1: I2S_xmit
Info: Found 1 design units, including 1 entities, in source file common/NWire_rcv.v
    Info: Found entity 1: NWire_rcv
Info: Found 1 design units, including 1 entities, in source file common/NWire_xmit.v
    Info: Found entity 1: NWire_xmit
Info: Found 1 design units, including 1 entities, in source file common/OneWire_rcv.v
    Info: Found entity 1: onewire_rcv
Info: Found 1 design units, including 1 entities, in source file common/OneWire_xmit.v
    Info: Found entity 1: onewire_xmit
Info: Found 1 design units, including 1 entities, in source file common/pulsegen.v
    Info: Found entity 1: pulsegen
Info: Found 1 design units, including 1 entities, in source file RFIFO.v
    Info: Found entity 1: RFIFO
Info: Found 1 design units, including 1 entities, in source file Rx_fifo.v
    Info: Found entity 1: Rx_fifo
Info: Found 1 design units, including 1 entities, in source file SP_fifo.v
    Info: Found entity 1: SP_fifo
Info: Found 1 design units, including 1 entities, in source file sp_rcv_ctrl.v
    Info: Found entity 1: sp_rcv_ctrl
Info: Found 1 design units, including 1 entities, in source file SPI.v
    Info: Found entity 1: SPI
Info: Found 1 design units, including 1 entities, in source file SPI_REGS.v
    Info: Found entity 1: SPI_REGS
Info: Found 1 design units, including 1 entities, in source file sync_usb.v
    Info: Found entity 1: sync_usb
Info: Found 1 design units, including 1 entities, in source file Tx_fifo.v
    Info: Found entity 1: Tx_fifo
Info: Found 1 design units, including 1 entities, in source file async_usb.v
    Info: Found entity 1: async_usb
Info: Found 1 design units, including 1 entities, in source file ADF4112_SPI.v
    Info: Found entity 1: ADF4112_SPI
Info: Found 1 design units, including 1 entities, in source file clkmult3.v
    Info: Found entity 1: clkmult3
Info: Found 1 design units, including 1 entities, in source file clock_det.v
    Info: Found entity 1: clock_det
Info: Found 1 design units, including 1 entities, in source file Cyclops.v
    Info: Found entity 1: Cyclops
Info: Found 1 design units, including 1 entities, in source file flash.v
    Info: Found entity 1: flash
Info: Found 1 design units, including 1 entities, in source file gpio_control.v
    Info: Found entity 1: gpio_control
Info: Found 1 design units, including 1 entities, in source file gpio_oport.v
    Info: Found entity 1: gpio_oport
Info: Found 1 design units, including 1 entities, in source file HPF_select.v
    Info: Found entity 1: HPF_select
Info: Found 1 design units, including 1 entities, in source file I2S_LR_Capture.v
    Info: Found entity 1: I2S_LR_Capture
Info: Found 1 design units, including 1 entities, in source file led_blinker.v
    Info: Found entity 1: led_blinker
Info: Found 1 design units, including 1 entities, in source file LPF_select.v
    Info: Found entity 1: LPF_select
Info: Elaborating entity "Cyclops" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Cyclops.v(308): object "C12_rst" assigned a value but never read
Warning (10858): Verilog HDL warning at Cyclops.v(309): object C12_clk used but never assigned
Warning (10858): Verilog HDL warning at Cyclops.v(342): object IF_mic_Data used but never assigned
Warning (10240): Verilog HDL Always Construct warning at Cyclops.v(346): inferring latch(es) for variable "IF_tx_IQ_mic_rdy", which holds its previous value in one or more paths through the always construct
Warning (10030): Net "IF_mic_Data[15]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[14]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[13]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[12]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[11]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[10]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[9]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[8]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[7]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[6]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[5]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[4]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[3]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[2]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[1]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "IF_mic_Data[0]" at Cyclops.v(342) has no driver or initial value, using a default initial value '0'
Info (10041): Inferred latch for "IF_tx_IQ_mic_rdy" at Cyclops.v(348)
Info: Elaborating entity "clkmult3" for hierarchy "clkmult3:cm3"
Info: Elaborating entity "altpll" for hierarchy "clkmult3:cm3|altpll:altpll_component"
Info: Elaborated megafunction instantiation "clkmult3:cm3|altpll:altpll_component"
Info: Instantiated megafunction "clkmult3:cm3|altpll:altpll_component" with the following parameter:
    Info: Parameter "clk0_divide_by" = "1"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "3"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "gate_lock_signal" = "NO"
    Info: Parameter "inclk0_input_frequency" = "20833"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "invalid_lock_multiplier" = "5"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clkmult3"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_UNUSED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "valid_lock_multiplier" = "1"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:M_IQ"
Info: Elaborating entity "Tx_fifo_ctrl" for hierarchy "Tx_fifo_ctrl:TXFC"
Info: Elaborating entity "Tx_fifo" for hierarchy "Tx_fifo:TXF"
Info: Elaborating entity "scfifo" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "Tx_fifo:TXF|scfifo:scfifo_component"
Info: Instantiated megafunction "Tx_fifo:TXF|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "4096"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "12"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_ft31.tdf
    Info: Found entity 1: scfifo_ft31
Info: Elaborating entity "scfifo_ft31" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_2l31.tdf
    Info: Found entity 1: a_dpfifo_2l31
Info: Elaborating entity "a_dpfifo_2l31" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_r3e1.tdf
    Info: Found entity 1: altsyncram_r3e1
Info: Elaborating entity "altsyncram_r3e1" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mkj1.tdf
    Info: Found entity 1: altsyncram_mkj1
Info: Elaborating entity "altsyncram_mkj1" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|altsyncram_r3e1:FIFOram|altsyncram_mkj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_ep8.tdf
    Info: Found entity 1: cmpr_ep8
Info: Elaborating entity "cmpr_ep8" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:almost_full_comparer"
Info: Elaborating entity "cmpr_ep8" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cmpr_ep8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_p6b.tdf
    Info: Found entity 1: cntr_p6b
Info: Elaborating entity "cntr_p6b" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_p6b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_677.tdf
    Info: Found entity 1: cntr_677
Info: Elaborating entity "cntr_677" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_677:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_q6b.tdf
    Info: Found entity 1: cntr_q6b
Info: Elaborating entity "cntr_q6b" for hierarchy "Tx_fifo:TXF|scfifo:scfifo_component|scfifo_ft31:auto_generated|a_dpfifo_2l31:dpfifo|cntr_q6b:wr_ptr"
Info: Elaborating entity "RFIFO" for hierarchy "RFIFO:RXF"
Info: Elaborating entity "SP_fifo" for hierarchy "SP_fifo:SPF"
Info: Elaborating entity "scfifo" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component"
Info: Elaborated megafunction instantiation "SP_fifo:SPF|scfifo:scfifo_component"
Info: Instantiated megafunction "SP_fifo:SPF|scfifo:scfifo_component" with the following parameter:
    Info: Parameter "add_ram_output_register" = "ON"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_numwords" = "1024"
    Info: Parameter "lpm_showahead" = "OFF"
    Info: Parameter "lpm_type" = "scfifo"
    Info: Parameter "lpm_width" = "16"
    Info: Parameter "lpm_widthu" = "10"
    Info: Parameter "overflow_checking" = "ON"
    Info: Parameter "underflow_checking" = "ON"
    Info: Parameter "use_eab" = "ON"
Info: Found 1 design units, including 1 entities, in source file db/scfifo_1t31.tdf
    Info: Found entity 1: scfifo_1t31
Info: Elaborating entity "scfifo_1t31" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_kk31.tdf
    Info: Found entity 1: a_dpfifo_kk31
Info: Elaborating entity "a_dpfifo_kk31" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_v2e1.tdf
    Info: Found entity 1: altsyncram_v2e1
Info: Elaborating entity "altsyncram_v2e1" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_qjj1.tdf
    Info: Found entity 1: altsyncram_qjj1
Info: Elaborating entity "altsyncram_qjj1" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|altsyncram_v2e1:FIFOram|altsyncram_qjj1:altsyncram1"
Info: Found 1 design units, including 1 entities, in source file db/cmpr_cp8.tdf
    Info: Found entity 1: cmpr_cp8
Info: Elaborating entity "cmpr_cp8" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:almost_full_comparer"
Info: Elaborating entity "cmpr_cp8" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cmpr_cp8:two_comparison"
Info: Found 1 design units, including 1 entities, in source file db/cntr_g5b.tdf
    Info: Found entity 1: cntr_g5b
Info: Elaborating entity "cntr_g5b" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_g5b:rd_ptr_msb"
Info: Found 1 design units, including 1 entities, in source file db/cntr_477.tdf
    Info: Found entity 1: cntr_477
Info: Elaborating entity "cntr_477" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_477:usedw_counter"
Info: Found 1 design units, including 1 entities, in source file db/cntr_o6b.tdf
    Info: Found entity 1: cntr_o6b
Info: Elaborating entity "cntr_o6b" for hierarchy "SP_fifo:SPF|scfifo:scfifo_component|scfifo_1t31:auto_generated|a_dpfifo_kk31:dpfifo|cntr_o6b:wr_ptr"
Info: Elaborating entity "NWire_rcv" for hierarchy "NWire_rcv:SPD"
Info: Elaborating entity "sp_rcv_ctrl" for hierarchy "sp_rcv_ctrl:SPC"
Info: Elaborating entity "async_usb" for hierarchy "async_usb:usb1"
Warning (10230): Verilog HDL assignment warning at async_usb.v(138): truncated value with size 32 to match size of target (9)
Warning (10230): Verilog HDL assignment warning at async_usb.v(141): truncated value with size 32 to match size of target (9)
Info: Elaborating entity "cdc_sync" for hierarchy "cdc_sync:cdc_c23"
Info: Elaborating entity "pulsegen" for hierarchy "pulsegen:cdc_m"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:M_LRAudio"
Info: Elaborating entity "NWire_xmit" for hierarchy "NWire_xmit:CCxmit"
Info: Elaborating entity "led_blinker" for hierarchy "led_blinker:BLINK_D1"
Info: Elaborating entity "led_blinker" for hierarchy "led_blinker:BLINK_D4"
Info: Elaborating entity "ADF4112_SPI" for hierarchy "ADF4112_SPI:ADF4112"
Warning: Inferred RAM node "RFIFO:RXF|mem~0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info: Inferred 1 megafunctions from design logic
    Info: Inferred altsyncram megafunction from the following design logic: "RFIFO:RXF|mem~0" 
        Info: Parameter OPERATION_MODE set to DUAL_PORT
        Info: Parameter WIDTH_A set to 16
        Info: Parameter WIDTHAD_A set to 11
        Info: Parameter NUMWORDS_A set to 2048
        Info: Parameter WIDTH_B set to 16
        Info: Parameter WIDTHAD_B set to 11
        Info: Parameter NUMWORDS_B set to 2048
        Info: Parameter ADDRESS_ACLR_A set to NONE
        Info: Parameter OUTDATA_REG_B set to UNREGISTERED
        Info: Parameter ADDRESS_ACLR_B set to NONE
        Info: Parameter OUTDATA_ACLR_B set to NONE
        Info: Parameter ADDRESS_REG_B set to CLOCK0
        Info: Parameter INDATA_ACLR_A set to NONE
        Info: Parameter WRCONTROL_ACLR_A set to NONE
        Info: Parameter RAM_BLOCK_TYPE set to AUTO
        Info: Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info: Elaborated megafunction instantiation "RFIFO:RXF|altsyncram:mem_rtl_0"
Info: Instantiated megafunction "RFIFO:RXF|altsyncram:mem_rtl_0" with the following parameter:
    Info: Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info: Parameter "WIDTH_A" = "16"
    Info: Parameter "WIDTHAD_A" = "11"
    Info: Parameter "NUMWORDS_A" = "2048"
    Info: Parameter "WIDTH_B" = "16"
    Info: Parameter "WIDTHAD_B" = "11"
    Info: Parameter "NUMWORDS_B" = "2048"
    Info: Parameter "ADDRESS_ACLR_A" = "NONE"
    Info: Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info: Parameter "ADDRESS_ACLR_B" = "NONE"
    Info: Parameter "OUTDATA_ACLR_B" = "NONE"
    Info: Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info: Parameter "INDATA_ACLR_A" = "NONE"
    Info: Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info: Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info: Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_h2j1.tdf
    Info: Found entity 1: altsyncram_h2j1
Warning: 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "PKEND" is stuck at VCC
    Warning (13410): Pin "C15" is stuck at GND
    Warning (13410): Pin "C17" is stuck at GND
Info: 37 registers lost all their fanouts during netlist optimizations. The first 37 are displayed below.
    Info: Register "IF_PWM_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "IF_PWM_state~14" lost all its fanouts during netlist optimizations.
    Info: Register "IF_PWM_state~15" lost all its fanouts during netlist optimizations.
    Info: Register "IF_SYNC_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "IF_SYNC_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "IF_SYNC_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "ADF4112_SPI:ADF4112|SPI_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "ADF4112_SPI:ADF4112|SPI_state~8" lost all its fanouts during netlist optimizations.
    Info: Register "ADF4112_SPI:ADF4112|SPI_state~9" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D4|LED_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D4|LED_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D4|LED_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D1|LED_state~5" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D1|LED_state~6" lost all its fanouts during netlist optimizations.
    Info: Register "led_blinker:BLINK_D1|LED_state~7" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:CCxmit|NW_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:CCxmit|NW_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:CCxmit|NW_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_LRAudio|NW_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_LRAudio|NW_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_xmit:M_LRAudio|NW_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~25" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~26" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~27" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~28" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~29" lost all its fanouts during netlist optimizations.
    Info: Register "async_usb:usb1|FX_state~30" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:SPD|TB_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:SPD|TB_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:SPD|TB_state~13" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo_ctrl:TXFC|AD_state~17" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo_ctrl:TXFC|AD_state~18" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo_ctrl:TXFC|AD_state~19" lost all its fanouts during netlist optimizations.
    Info: Register "Tx_fifo_ctrl:TXFC|AD_state~20" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:M_IQ|TB_state~11" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:M_IQ|TB_state~12" lost all its fanouts during netlist optimizations.
    Info: Register "NWire_rcv:M_IQ|TB_state~13" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "DOUT"
Info: Implemented 2880 device resources after synthesis - the final resource count might be different
    Info: Implemented 9 input pins
    Info: Implemented 20 output pins
    Info: Implemented 16 bidirectional pins
    Info: Implemented 2786 logic cells
    Info: Implemented 48 RAM segments
    Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 192 megabytes
    Info: Processing ended: Mon Aug 31 19:39:00 2009
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:13


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.map.smsg.


