Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Jun  1 10:15:54 2024
| Host         : LAPTOP-Q89KUD17 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file UARTKeyDisplay_top_entity_timing_summary_routed.rpt -pb UARTKeyDisplay_top_entity_timing_summary_routed.pb -rpx UARTKeyDisplay_top_entity_timing_summary_routed.rpx -warn_on_violation
| Design       : UARTKeyDisplay_top_entity
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (111)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (111)
--------------------------------------------------
 There are 111 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  121          inf        0.000                      0                  121           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.823ns  (logic 4.463ns (50.587%)  route 4.360ns (49.413%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.442     1.898    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.148     2.046 f  UART_Receiver/seg_display_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.857     2.904    UART_Receiver/seg_display_OBUF[0]_inst_i_2_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.328     3.232 r  UART_Receiver/seg_display_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.060     5.292    seg_display_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531     8.823 r  seg_display_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.823    seg_display[0]
    U7                                                                r  seg_display[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.271ns  (logic 4.469ns (54.031%)  route 3.802ns (45.969%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.591     2.047    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.153     2.200 f  UART_Receiver/seg_display_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.408     2.608    UART_Receiver/seg_display_OBUF[5]_inst_i_2_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.331     2.939 r  UART_Receiver/seg_display_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.742    seg_display_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529     8.271 r  seg_display_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.271    seg_display[5]
    W6                                                                r  seg_display[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.959ns  (logic 4.239ns (53.264%)  route 3.720ns (46.736%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.591     2.047    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.171 f  UART_Receiver/seg_display_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.466     2.637    UART_Receiver/seg_display_OBUF[4]_inst_i_2_n_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.761 r  UART_Receiver/seg_display_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.663     4.424    seg_display_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.959 r  seg_display_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.959    seg_display[4]
    U8                                                                r  seg_display[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.866ns  (logic 4.490ns (57.075%)  route 3.377ns (42.925%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.440     1.896    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.150     2.046 f  UART_Receiver/seg_display_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.411     2.457    UART_Receiver/seg_display_OBUF[3]_inst_i_2_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.348     2.805 r  UART_Receiver/seg_display_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.525     4.331    seg_display_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536     7.866 r  seg_display_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.866    seg_display[3]
    V8                                                                r  seg_display[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.809ns  (logic 4.208ns (53.894%)  route 3.600ns (46.106%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.442     1.898    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.022 f  UART_Receiver/seg_display_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.303     2.326    UART_Receiver/seg_display_OBUF[1]_inst_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.450 r  UART_Receiver/seg_display_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.855     4.304    seg_display_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     7.809 r  seg_display_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.809    seg_display[1]
    V5                                                                r  seg_display[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.780ns  (logic 4.224ns (54.293%)  route 3.556ns (45.707%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          1.440     1.896    UART_Receiver/an_OBUF[0]
    SLICE_X64Y21         LUT5 (Prop_lut5_I0_O)        0.124     2.020 f  UART_Receiver/seg_display_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.312     2.332    UART_Receiver/seg_display_OBUF[2]_inst_i_2_n_0
    SLICE_X64Y20         LUT6 (Prop_lut6_I5_O)        0.124     2.456 r  UART_Receiver/seg_display_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.804     4.260    seg_display_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.780 r  seg_display_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.780    seg_display[2]
    U5                                                                r  seg_display[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_RX_Byte_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_display[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.746ns  (logic 4.277ns (55.213%)  route 3.469ns (44.787%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y22         FDRE                         0.000     0.000 r  UART_Receiver/r_RX_Byte_reg[2]/C
    SLICE_X64Y22         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  UART_Receiver/r_RX_Byte_reg[2]/Q
                         net (fo=8, routed)           0.913     1.431    UART_Receiver/r_RX_Byte_reg_n_0_[2]
    SLICE_X64Y22         LUT5 (Prop_lut5_I3_O)        0.124     1.555 f  UART_Receiver/seg_display_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.636     2.192    UART_Receiver/seg_display_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y21         LUT6 (Prop_lut6_I5_O)        0.124     2.316 r  UART_Receiver/seg_display_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.920     4.235    seg_display_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     7.746 r  seg_display_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.746    seg_display[6]
    W7                                                                r  seg_display[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_RX_DV_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            LED_busy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.412ns  (logic 3.977ns (53.658%)  route 3.435ns (46.342%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y23         FDRE                         0.000     0.000 r  UART_Receiver/r_RX_DV_reg/C
    SLICE_X63Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  UART_Receiver/r_RX_DV_reg/Q
                         net (fo=1, routed)           3.435     3.891    LED_busy_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.412 r  LED_busy_OBUF_inst/O
                         net (fo=0)                   0.000     7.412    LED_busy
    L1                                                                r  LED_busy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.543ns  (logic 4.307ns (65.825%)  route 2.236ns (34.175%))
  Logic Levels:           3  (FDRE=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  anode_select_reg/Q
                         net (fo=17, routed)          0.538     0.994    an_OBUF[0]
    SLICE_X62Y27         LUT1 (Prop_lut1_I0_O)        0.150     1.144 r  an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.698     2.842    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.701     6.543 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.543    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_select_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.714ns  (logic 3.959ns (69.278%)  route 1.756ns (30.722%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y27         FDRE                         0.000     0.000 r  anode_select_reg/C
    SLICE_X62Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anode_select_reg/Q
                         net (fo=17, routed)          1.756     2.212    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     5.714 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.714    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_Receiver/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Receiver/r_RX_DV_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.829%)  route 0.188ns (57.171%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  UART_Receiver/r_SM_Main_reg[1]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Receiver/r_SM_Main_reg[1]/Q
                         net (fo=26, routed)          0.188     0.329    UART_Receiver/r_SM_Main_reg_n_0_[1]
    SLICE_X63Y23         FDRE                                         r  UART_Receiver/r_RX_DV_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Receiver/r_RX_Byte_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.466%)  route 0.143ns (43.534%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  UART_Receiver/r_Bit_Index_reg[1]/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Receiver/r_Bit_Index_reg[1]/Q
                         net (fo=10, routed)          0.143     0.284    UART_Receiver/r_Bit_Index_reg_n_0_[1]
    SLICE_X63Y20         LUT6 (Prop_lut6_I2_O)        0.045     0.329 r  UART_Receiver/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     0.329    UART_Receiver/r_RX_Byte[6]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  UART_Receiver/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Receiver/r_RX_Byte_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.344%)  route 0.169ns (47.656%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  UART_Receiver/r_Bit_Index_reg[2]/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Receiver/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.169     0.310    UART_Receiver/r_Bit_Index_reg_n_0_[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.355 r  UART_Receiver/r_RX_Byte[0]_i_1/O
                         net (fo=1, routed)           0.000     0.355    UART_Receiver/r_RX_Byte[0]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  UART_Receiver/r_RX_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Receiver/r_Clk_Count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.186ns (51.091%)  route 0.178ns (48.909%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y23         FDRE                         0.000     0.000 r  UART_Receiver/r_SM_Main_reg[1]/C
    SLICE_X62Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Receiver/r_SM_Main_reg[1]/Q
                         net (fo=26, routed)          0.178     0.319    UART_Receiver/r_SM_Main_reg_n_0_[1]
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.045     0.364 r  UART_Receiver/r_Clk_Count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    UART_Receiver/p_1_in[0]
    SLICE_X62Y21         FDRE                                         r  UART_Receiver/r_Clk_Count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE                         0.000     0.000 r  counter_reg[20]/C
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[20]/Q
                         net (fo=2, routed)           0.117     0.258    counter[20]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    counter_reg[20]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y25         FDRE                         0.000     0.000 r  counter_reg[8]/C
    SLICE_X63Y25         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[8]/Q
                         net (fo=2, routed)           0.117     0.258    counter[8]
    SLICE_X63Y25         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.366 r  counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.366    counter_reg[8]_i_1_n_4
    SLICE_X63Y25         FDRE                                         r  counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_Receiver/r_Bit_Index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            UART_Receiver/r_Bit_Index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y21         FDRE                         0.000     0.000 r  UART_Receiver/r_Bit_Index_reg[2]/C
    SLICE_X63Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  UART_Receiver/r_Bit_Index_reg[2]/Q
                         net (fo=10, routed)          0.180     0.321    UART_Receiver/r_Bit_Index_reg_n_0_[2]
    SLICE_X63Y21         LUT6 (Prop_lut6_I0_O)        0.045     0.366 r  UART_Receiver/r_Bit_Index[2]_i_1/O
                         net (fo=1, routed)           0.000     0.366    UART_Receiver/r_Bit_Index[2]_i_1_n_0
    SLICE_X63Y21         FDRE                                         r  UART_Receiver/r_Bit_Index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE                         0.000     0.000 r  counter_reg[28]/C
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[28]/Q
                         net (fo=2, routed)           0.118     0.259    counter[28]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.367 r  counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.367    counter_reg[28]_i_1_n_4
    SLICE_X63Y30         FDRE                                         r  counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y24         FDRE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X62Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    counter[0]
    SLICE_X62Y24         LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    counter[0]_i_1_n_0
    SLICE_X62Y24         FDRE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y26         FDRE                         0.000     0.000 r  counter_reg[12]/C
    SLICE_X63Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  counter_reg[12]/Q
                         net (fo=3, routed)           0.120     0.261    counter[12]
    SLICE_X63Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    counter_reg[12]_i_1_n_4
    SLICE_X63Y26         FDRE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------





