// Seed: 1514563405
module module_0 ();
  generate
    assign id_1 = 1;
  endgenerate
  parameter id_2 = -1'b0;
  assign id_1 = id_1;
  assign id_1 = -1;
  parameter id_3 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  module_0 modCall_1 ();
  wire id_4;
endmodule
module module_2 ();
  bit id_1 = id_1, id_2;
  initial id_1 <= id_1;
  id_3(
      1, id_1, id_1 == ""
  );
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1
);
  inout wire id_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
