vendor_name = ModelSim
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/add3_ge5.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/async_adder.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/b_to_bcd.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/counter_10.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/d_register.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/dec_to_7seg.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/divider_5000.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/ex15_top.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/hex_to_7seg.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/pwm.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/ROM.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/spi2adc.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/spi2dac.v
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/multiplier.qip
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/multiplier.v
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/multcore.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/multcore.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/csa_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/muleabz.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mul_lfrg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mul_boothc.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_ded_mult_y.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/mpar_add.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/addcore.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/look_add.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/alt_stratix_add_sub.inc
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/db/add_sub_d9h.tdf
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/db/add_sub_89h.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altshift.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/EE2-Verilog-Lab/Part_3/EX15/db/altsyncram_dhh1.tdf
source_file = 1, //icnas2.cc.ic.ac.uk/dm2515/digital 2/other/sinegen.m/rom_data.mif
source_file = 1, /ee2-verilog-lab/other/sinegen.m/rom_data.mif
design_name = ex15_top
instance = comp, \DAC_CS~output , DAC_CS~output, ex15_top, 1
instance = comp, \DAC_SDI~output , DAC_SDI~output, ex15_top, 1
instance = comp, \DAC_LD~output , DAC_LD~output, ex15_top, 1
instance = comp, \DAC_SCK~output , DAC_SCK~output, ex15_top, 1
instance = comp, \PWM_OUT~output , PWM_OUT~output, ex15_top, 1
instance = comp, \HEX0[0]~output , HEX0[0]~output, ex15_top, 1
instance = comp, \HEX0[1]~output , HEX0[1]~output, ex15_top, 1
instance = comp, \HEX0[2]~output , HEX0[2]~output, ex15_top, 1
instance = comp, \HEX0[3]~output , HEX0[3]~output, ex15_top, 1
instance = comp, \HEX0[4]~output , HEX0[4]~output, ex15_top, 1
instance = comp, \HEX0[5]~output , HEX0[5]~output, ex15_top, 1
instance = comp, \HEX0[6]~output , HEX0[6]~output, ex15_top, 1
instance = comp, \HEX1[0]~output , HEX1[0]~output, ex15_top, 1
instance = comp, \HEX1[1]~output , HEX1[1]~output, ex15_top, 1
instance = comp, \HEX1[2]~output , HEX1[2]~output, ex15_top, 1
instance = comp, \HEX1[3]~output , HEX1[3]~output, ex15_top, 1
instance = comp, \HEX1[4]~output , HEX1[4]~output, ex15_top, 1
instance = comp, \HEX1[5]~output , HEX1[5]~output, ex15_top, 1
instance = comp, \HEX1[6]~output , HEX1[6]~output, ex15_top, 1
instance = comp, \HEX2[0]~output , HEX2[0]~output, ex15_top, 1
instance = comp, \HEX2[1]~output , HEX2[1]~output, ex15_top, 1
instance = comp, \HEX2[2]~output , HEX2[2]~output, ex15_top, 1
instance = comp, \HEX2[3]~output , HEX2[3]~output, ex15_top, 1
instance = comp, \HEX2[4]~output , HEX2[4]~output, ex15_top, 1
instance = comp, \HEX2[5]~output , HEX2[5]~output, ex15_top, 1
instance = comp, \HEX2[6]~output , HEX2[6]~output, ex15_top, 1
instance = comp, \HEX3[0]~output , HEX3[0]~output, ex15_top, 1
instance = comp, \HEX3[1]~output , HEX3[1]~output, ex15_top, 1
instance = comp, \HEX3[2]~output , HEX3[2]~output, ex15_top, 1
instance = comp, \HEX3[3]~output , HEX3[3]~output, ex15_top, 1
instance = comp, \HEX3[4]~output , HEX3[4]~output, ex15_top, 1
instance = comp, \HEX3[5]~output , HEX3[5]~output, ex15_top, 1
instance = comp, \HEX3[6]~output , HEX3[6]~output, ex15_top, 1
instance = comp, \HEX4[0]~output , HEX4[0]~output, ex15_top, 1
instance = comp, \HEX4[1]~output , HEX4[1]~output, ex15_top, 1
instance = comp, \HEX4[2]~output , HEX4[2]~output, ex15_top, 1
instance = comp, \HEX4[3]~output , HEX4[3]~output, ex15_top, 1
instance = comp, \HEX4[4]~output , HEX4[4]~output, ex15_top, 1
instance = comp, \HEX4[5]~output , HEX4[5]~output, ex15_top, 1
instance = comp, \HEX4[6]~output , HEX4[6]~output, ex15_top, 1
instance = comp, \ADC_SDI~output , ADC_SDI~output, ex15_top, 1
instance = comp, \ADC_CS~output , ADC_CS~output, ex15_top, 1
instance = comp, \ADC_SCK~output , ADC_SCK~output, ex15_top, 1
instance = comp, \ADC_SDO~output , ADC_SDO~output, ex15_top, 1
instance = comp, \CLOCK_50~input , CLOCK_50~input, ex15_top, 1
instance = comp, \dac|clk_1MHz~0 , dac|clk_1MHz~0, ex15_top, 1
instance = comp, \CLOCK_50~inputCLKENA0 , CLOCK_50~inputCLKENA0, ex15_top, 1
instance = comp, \adc|ctr[4] , adc|ctr[4], ex15_top, 1
instance = comp, \adc|ctr[1]~DUPLICATE , adc|ctr[1]~DUPLICATE, ex15_top, 1
instance = comp, \adc|ctr~0 , adc|ctr~0, ex15_top, 1
instance = comp, \adc|ctr[2] , adc|ctr[2], ex15_top, 1
instance = comp, \adc|Add0~1 , adc|Add0~1, ex15_top, 1
instance = comp, \adc|ctr[3] , adc|ctr[3], ex15_top, 1
instance = comp, \adc|ctr~2 , adc|ctr~2, ex15_top, 1
instance = comp, \adc|ctr[1] , adc|ctr[1], ex15_top, 1
instance = comp, \adc|ctr~1 , adc|ctr~1, ex15_top, 1
instance = comp, \adc|ctr[0] , adc|ctr[0], ex15_top, 1
instance = comp, \adc|Add0~0 , adc|Add0~0, ex15_top, 1
instance = comp, \adc|ctr[4]~DUPLICATE , adc|ctr[4]~DUPLICATE, ex15_top, 1
instance = comp, \adc|ctr[3]~DUPLICATE , adc|ctr[3]~DUPLICATE, ex15_top, 1
instance = comp, \dac|Equal0~0 , dac|Equal0~0, ex15_top, 1
instance = comp, \dac|clk_1MHz , dac|clk_1MHz, ex15_top, 1
instance = comp, \dac|state[2] , dac|state[2], ex15_top, 1
instance = comp, \dac|state~3 , dac|state~3, ex15_top, 1
instance = comp, \dac|state[3] , dac|state[3], ex15_top, 1
instance = comp, \dac|state~0 , dac|state~0, ex15_top, 1
instance = comp, \dac|state[4] , dac|state[4], ex15_top, 1
instance = comp, \divideclk|Add0~61 , divideclk|Add0~61, ex15_top, 1
instance = comp, \divideclk|count[0] , divideclk|count[0], ex15_top, 1
instance = comp, \divideclk|Add0~57 , divideclk|Add0~57, ex15_top, 1
instance = comp, \divideclk|count[1] , divideclk|count[1], ex15_top, 1
instance = comp, \divideclk|Add0~53 , divideclk|Add0~53, ex15_top, 1
instance = comp, \divideclk|count[2] , divideclk|count[2], ex15_top, 1
instance = comp, \divideclk|Add0~9 , divideclk|Add0~9, ex15_top, 1
instance = comp, \divideclk|count[3] , divideclk|count[3], ex15_top, 1
instance = comp, \divideclk|Add0~1 , divideclk|Add0~1, ex15_top, 1
instance = comp, \divideclk|count[4] , divideclk|count[4], ex15_top, 1
instance = comp, \divideclk|Add0~29 , divideclk|Add0~29, ex15_top, 1
instance = comp, \divideclk|count[5]~DUPLICATE , divideclk|count[5]~DUPLICATE, ex15_top, 1
instance = comp, \divideclk|Add0~41 , divideclk|Add0~41, ex15_top, 1
instance = comp, \divideclk|count[6]~DUPLICATE , divideclk|count[6]~DUPLICATE, ex15_top, 1
instance = comp, \divideclk|Add0~13 , divideclk|Add0~13, ex15_top, 1
instance = comp, \divideclk|count[7] , divideclk|count[7], ex15_top, 1
instance = comp, \divideclk|Add0~17 , divideclk|Add0~17, ex15_top, 1
instance = comp, \divideclk|count[8]~DUPLICATE , divideclk|count[8]~DUPLICATE, ex15_top, 1
instance = comp, \divideclk|Add0~21 , divideclk|Add0~21, ex15_top, 1
instance = comp, \divideclk|count[9] , divideclk|count[9], ex15_top, 1
instance = comp, \divideclk|Add0~33 , divideclk|Add0~33, ex15_top, 1
instance = comp, \divideclk|count[10] , divideclk|count[10], ex15_top, 1
instance = comp, \divideclk|Add0~37 , divideclk|Add0~37, ex15_top, 1
instance = comp, \divideclk|count[11] , divideclk|count[11], ex15_top, 1
instance = comp, \divideclk|Add0~25 , divideclk|Add0~25, ex15_top, 1
instance = comp, \divideclk|count[12] , divideclk|count[12], ex15_top, 1
instance = comp, \divideclk|Add0~45 , divideclk|Add0~45, ex15_top, 1
instance = comp, \divideclk|count[13] , divideclk|count[13], ex15_top, 1
instance = comp, \divideclk|Add0~5 , divideclk|Add0~5, ex15_top, 1
instance = comp, \divideclk|count[14] , divideclk|count[14], ex15_top, 1
instance = comp, \divideclk|Add0~49 , divideclk|Add0~49, ex15_top, 1
instance = comp, \divideclk|count[15] , divideclk|count[15], ex15_top, 1
instance = comp, \divideclk|Equal0~2 , divideclk|Equal0~2, ex15_top, 1
instance = comp, \divideclk|count[5] , divideclk|count[5], ex15_top, 1
instance = comp, \divideclk|count[6] , divideclk|count[6], ex15_top, 1
instance = comp, \divideclk|Equal0~1 , divideclk|Equal0~1, ex15_top, 1
instance = comp, \divideclk|count[8] , divideclk|count[8], ex15_top, 1
instance = comp, \divideclk|Equal0~0 , divideclk|Equal0~0, ex15_top, 1
instance = comp, \divideclk|Equal0~3 , divideclk|Equal0~3, ex15_top, 1
instance = comp, \divideclk|out_clk , divideclk|out_clk, ex15_top, 1
instance = comp, \dac|sr_state.IDLE~0 , dac|sr_state.IDLE~0, ex15_top, 1
instance = comp, \dac|sr_state.IDLE , dac|sr_state.IDLE, ex15_top, 1
instance = comp, \dac|Selector2~0 , dac|Selector2~0, ex15_top, 1
instance = comp, \dac|sr_state.WAIT_CSB_HIGH , dac|sr_state.WAIT_CSB_HIGH, ex15_top, 1
instance = comp, \dac|sr_state.WAIT_CSB_FALL~0 , dac|sr_state.WAIT_CSB_FALL~0, ex15_top, 1
instance = comp, \dac|sr_state.WAIT_CSB_FALL , dac|sr_state.WAIT_CSB_FALL, ex15_top, 1
instance = comp, \dac|Selector3~0 , dac|Selector3~0, ex15_top, 1
instance = comp, \dac|state[0] , dac|state[0], ex15_top, 1
instance = comp, \dac|state~1 , dac|state~1, ex15_top, 1
instance = comp, \dac|state[1] , dac|state[1], ex15_top, 1
instance = comp, \dac|state~2 , dac|state~2, ex15_top, 1
instance = comp, \dac|state[2]~DUPLICATE , dac|state[2]~DUPLICATE, ex15_top, 1
instance = comp, \dac|WideNor0 , dac|WideNor0, ex15_top, 1
instance = comp, \~GND , ~GND, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF , therom|altsyncram_component|auto_generated|ram_block1a0~porta_address_reg0FITTER_CREATED_FF, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[9]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[11]~feeder , dac|shift_reg[11]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[8]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[10]~feeder , dac|shift_reg[10]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[7]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[9]~feeder , dac|shift_reg[9]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[6]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[8]~feeder , dac|shift_reg[8]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[5]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[7]~feeder , dac|shift_reg[7]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[4]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[6]~feeder , dac|shift_reg[6]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[3]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[5]~feeder , dac|shift_reg[5]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[2]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[4]~feeder , dac|shift_reg[4]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[1]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg[3]~feeder , dac|shift_reg[3]~feeder, ex15_top, 1
instance = comp, \therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0 , therom|altsyncram_component|auto_generated|q_a[0]~FITTER_CREATED_MLAB_CELL0, ex15_top, 1
instance = comp, \dac|shift_reg~4 , dac|shift_reg~4, ex15_top, 1
instance = comp, \dac|shift_reg[2] , dac|shift_reg[2], ex15_top, 1
instance = comp, \dac|always5~0 , dac|always5~0, ex15_top, 1
instance = comp, \dac|shift_reg[3] , dac|shift_reg[3], ex15_top, 1
instance = comp, \dac|shift_reg[4] , dac|shift_reg[4], ex15_top, 1
instance = comp, \dac|shift_reg[5] , dac|shift_reg[5], ex15_top, 1
instance = comp, \dac|shift_reg[6] , dac|shift_reg[6], ex15_top, 1
instance = comp, \dac|shift_reg[7] , dac|shift_reg[7], ex15_top, 1
instance = comp, \dac|shift_reg[8] , dac|shift_reg[8], ex15_top, 1
instance = comp, \dac|shift_reg[9] , dac|shift_reg[9], ex15_top, 1
instance = comp, \dac|shift_reg[10] , dac|shift_reg[10], ex15_top, 1
instance = comp, \dac|shift_reg[11] , dac|shift_reg[11], ex15_top, 1
instance = comp, \dac|shift_reg~3 , dac|shift_reg~3, ex15_top, 1
instance = comp, \dac|shift_reg[12] , dac|shift_reg[12], ex15_top, 1
instance = comp, \dac|shift_reg~2 , dac|shift_reg~2, ex15_top, 1
instance = comp, \dac|shift_reg[13] , dac|shift_reg[13], ex15_top, 1
instance = comp, \dac|shift_reg~1 , dac|shift_reg~1, ex15_top, 1
instance = comp, \dac|shift_reg[14] , dac|shift_reg[14], ex15_top, 1
instance = comp, \dac|shift_reg~0 , dac|shift_reg~0, ex15_top, 1
instance = comp, \dac|shift_reg[15] , dac|shift_reg[15], ex15_top, 1
instance = comp, \dac|Equal2~0 , dac|Equal2~0, ex15_top, 1
instance = comp, \dac|dac_sck , dac|dac_sck, ex15_top, 1
instance = comp, \pwmout|d[8] , pwmout|d[8], ex15_top, 1
instance = comp, \pwmout|count[0]~0 , pwmout|count[0]~0, ex15_top, 1
instance = comp, \pwmout|count[0] , pwmout|count[0], ex15_top, 1
instance = comp, \pwmout|Add0~9 , pwmout|Add0~9, ex15_top, 1
instance = comp, \pwmout|count[1] , pwmout|count[1], ex15_top, 1
instance = comp, \pwmout|Add0~5 , pwmout|Add0~5, ex15_top, 1
instance = comp, \pwmout|count[2] , pwmout|count[2], ex15_top, 1
instance = comp, \pwmout|Add0~1 , pwmout|Add0~1, ex15_top, 1
instance = comp, \pwmout|count[3] , pwmout|count[3], ex15_top, 1
instance = comp, \pwmout|Add0~25 , pwmout|Add0~25, ex15_top, 1
instance = comp, \pwmout|count[4] , pwmout|count[4], ex15_top, 1
instance = comp, \pwmout|Add0~13 , pwmout|Add0~13, ex15_top, 1
instance = comp, \pwmout|count[5] , pwmout|count[5], ex15_top, 1
instance = comp, \pwmout|Add0~21 , pwmout|Add0~21, ex15_top, 1
instance = comp, \pwmout|count[6] , pwmout|count[6], ex15_top, 1
instance = comp, \pwmout|Add0~17 , pwmout|Add0~17, ex15_top, 1
instance = comp, \pwmout|count[7] , pwmout|count[7], ex15_top, 1
instance = comp, \pwmout|Add0~33 , pwmout|Add0~33, ex15_top, 1
instance = comp, \pwmout|count[8] , pwmout|count[8], ex15_top, 1
instance = comp, \pwmout|Add0~29 , pwmout|Add0~29, ex15_top, 1
instance = comp, \pwmout|count[9] , pwmout|count[9], ex15_top, 1
instance = comp, \pwmout|d[9] , pwmout|d[9], ex15_top, 1
instance = comp, \pwmout|LessThan0~6 , pwmout|LessThan0~6, ex15_top, 1
instance = comp, \pwmout|count[9]~DUPLICATE , pwmout|count[9]~DUPLICATE, ex15_top, 1
instance = comp, \pwmout|LessThan0~7 , pwmout|LessThan0~7, ex15_top, 1
instance = comp, \pwmout|d[4] , pwmout|d[4], ex15_top, 1
instance = comp, \pwmout|count[4]~DUPLICATE , pwmout|count[4]~DUPLICATE, ex15_top, 1
instance = comp, \pwmout|d[7] , pwmout|d[7], ex15_top, 1
instance = comp, \pwmout|d[6] , pwmout|d[6], ex15_top, 1
instance = comp, \pwmout|LessThan0~2 , pwmout|LessThan0~2, ex15_top, 1
instance = comp, \pwmout|d[5] , pwmout|d[5], ex15_top, 1
instance = comp, \pwmout|LessThan0~3 , pwmout|LessThan0~3, ex15_top, 1
instance = comp, \pwmout|LessThan0~4 , pwmout|LessThan0~4, ex15_top, 1
instance = comp, \pwmout|LessThan0~5 , pwmout|LessThan0~5, ex15_top, 1
instance = comp, \pwmout|d[2] , pwmout|d[2], ex15_top, 1
instance = comp, \pwmout|d[0] , pwmout|d[0], ex15_top, 1
instance = comp, \pwmout|d[1] , pwmout|d[1], ex15_top, 1
instance = comp, \pwmout|LessThan0~0 , pwmout|LessThan0~0, ex15_top, 1
instance = comp, \pwmout|d[3] , pwmout|d[3], ex15_top, 1
instance = comp, \pwmout|LessThan0~1 , pwmout|LessThan0~1, ex15_top, 1
instance = comp, \pwmout|LessThan0~8 , pwmout|LessThan0~8, ex15_top, 1
instance = comp, \pwmout|pwm_out , pwmout|pwm_out, ex15_top, 1
instance = comp, \adc|clk_1MHz~0 , adc|clk_1MHz~0, ex15_top, 1
instance = comp, \adc|clk_1MHz , adc|clk_1MHz, ex15_top, 1
instance = comp, \adc|state[1] , adc|state[1], ex15_top, 1
instance = comp, \adc|state[2]~2 , adc|state[2]~2, ex15_top, 1
instance = comp, \adc|state[2] , adc|state[2], ex15_top, 1
instance = comp, \adc|state[3]~3 , adc|state[3]~3, ex15_top, 1
instance = comp, \adc|state[3] , adc|state[3], ex15_top, 1
instance = comp, \adc|state~0 , adc|state~0, ex15_top, 1
instance = comp, \adc|state[4] , adc|state[4], ex15_top, 1
instance = comp, \adc|state[2]~DUPLICATE , adc|state[2]~DUPLICATE, ex15_top, 1
instance = comp, \adc|state[4]~DUPLICATE , adc|state[4]~DUPLICATE, ex15_top, 1
instance = comp, \adc|Selector4~0 , adc|Selector4~0, ex15_top, 1
instance = comp, \adc|data_valid , adc|data_valid, ex15_top, 1
instance = comp, \adc|Selector2~0 , adc|Selector2~0, ex15_top, 1
instance = comp, \adc|sr_state.WAIT_CSB_HIGH , adc|sr_state.WAIT_CSB_HIGH, ex15_top, 1
instance = comp, \adc|Selector0~0 , adc|Selector0~0, ex15_top, 1
instance = comp, \adc|sr_state.IDLE , adc|sr_state.IDLE, ex15_top, 1
instance = comp, \adc|Selector1~0 , adc|Selector1~0, ex15_top, 1
instance = comp, \adc|sr_state.WAIT_CSB_FALL , adc|sr_state.WAIT_CSB_FALL, ex15_top, 1
instance = comp, \adc|adc_start~0 , adc|adc_start~0, ex15_top, 1
instance = comp, \adc|adc_start , adc|adc_start, ex15_top, 1
instance = comp, \adc|Selector5~0 , adc|Selector5~0, ex15_top, 1
instance = comp, \adc|state[0] , adc|state[0], ex15_top, 1
instance = comp, \adc|state[1]~1 , adc|state[1]~1, ex15_top, 1
instance = comp, \adc|state[1]~DUPLICATE , adc|state[1]~DUPLICATE, ex15_top, 1
instance = comp, \adc|Selector6~0 , adc|Selector6~0, ex15_top, 1
instance = comp, \adc|adc_din , adc|adc_din, ex15_top, 1
instance = comp, \adc|adc_sck , adc|adc_sck, ex15_top, 1
