The IObundle xSPI Flash Controller core is a configurable spi/xspi master interface core
for communication with flash memories. It supports automatic controller configuration,
Execute-in-Place (XiP) mode, simple and multi-line dual/quad communication protocols
and STR (Single Transfer Rates)/DDR (Double Data Rates) modes. 
The IP is currently supported for use in ASICs and FPGAs.
