0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/20002890/Clock_Example/Clock_Example.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,1557130304,verilog,,,,design_1_clk_wiz_0_0,,,../../../../Clock_Example.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,1557130303,verilog,,C:/Users/20002890/Clock_Example/Clock_Example.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,,design_1_clk_wiz_0_0_clk_wiz,,,../../../../Clock_Example.srcs/sources_1/bd/design_1/ipshared/85a3,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.ip_user_files/bd/design_1/ip/design_1_testclk_0_0/sim/design_1_testclk_0_0.vhd,1557132761,vhdl,,,,design_1_testclk_0_0,,,,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.ip_user_files/bd/design_1/sim/design_1.vhd,1557132761,vhdl,,,,design_1,,,,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd,1557132761,vhdl,,,,design_1_wrapper,,,,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.srcs/sources_1/imports/MiniZED/vhdlnoclock.vhd,1557130958,vhdl,,,,vhdlnoclk,,,,,,,,
C:/Users/20002890/Clock_Example/Clock_Example.srcs/sources_1/new/testclk.vhd,1557132737,vhdl,,,,testclk,,,,,,,,
