<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="PAR">
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=RA00.DO1.outdiv_i loads=7 clock_loads=4</Dynamic>
        </Message>
        <Message>
            <ID>66011008</ID>
            <Severity>Warning</Severity>
            <Dynamic>
   Signal=RA00.DO1.outdiv_i loads=7 clock_loads=4</Dynamic>
        </Message>
    </Task>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/DO1/un2_sdiv_s_21_0_COUT</Dynamic>
            <Navigation>RA00/DO1/un2_sdiv_s_21_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/DO1/un2_sdiv_s_21_0_S1</Dynamic>
            <Navigation>RA00/DO1/un2_sdiv_s_21_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/DO1/un2_sdiv_cry_0_0_S0</Dynamic>
            <Navigation>RA00/DO1/un2_sdiv_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>RA00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_4_0_COUT</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_4_0_COUT</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_4_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_4_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_3_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_3_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_3_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_3_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_1_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_1_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_1_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_1_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_0_0_S0</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_0_0_S0</Navigation>
        </Message>
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>RA05/un1_outcontrrd_cry_0_0_S1</Dynamic>
            <Navigation>RA05/un1_outcontrrd_cry_0_0_S1</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>12</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG296 :&quot;C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl&quot;:18:8:18:14|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Dynamic>
            <Navigation>CG296</Navigation>
            <Navigation>C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl</Navigation>
            <Navigation>18</Navigation>
            <Navigation>8</Navigation>
            <Navigation>18</Navigation>
            <Navigation>14</Navigation>
            <Navigation>Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl&quot;:24:9:24:12|Referenced variable rwrm is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl</Navigation>
            <Navigation>24</Navigation>
            <Navigation>9</Navigation>
            <Navigation>24</Navigation>
            <Navigation>12</Navigation>
            <Navigation>Referenced variable rwrm is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CG290 :&quot;C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl&quot;:20:7:20:13|Referenced variable enablem is not in sensitivity list.</Dynamic>
            <Navigation>CG290</Navigation>
            <Navigation>C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\mux00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>7</Navigation>
            <Navigation>20</Navigation>
            <Navigation>13</Navigation>
            <Navigation>Referenced variable enablem is not in sensitivity list.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL279 :&quot;C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contring00.vhdl&quot;:19:2:19:3|Pruning register bits 2 to 0 of soutr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Dynamic>
            <Navigation>CL279</Navigation>
            <Navigation>C:\Users\ELITH\Documents\GitHub\arqui3CM3\proyecto00\proyecto00\source\contring00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>19</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bits 2 to 0 of soutr(3 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD276 :&quot;C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd&quot;:2297:8:2297:15|Map for port sedstdby of component osch not found</Dynamic>
            <Navigation>CD276</Navigation>
            <Navigation>C:\lscc\diamond\3.9_x64\cae_library\synthesis\vhdl\machxo2.vhd</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>8</Navigation>
            <Navigation>2297</Navigation>
            <Navigation>15</Navigation>
            <Navigation>Map for port sedstdby of component osch not found</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved.</Dynamic>
            <Navigation>FX474</Navigation>
            <Navigation>User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\div00.vhdl&quot;:20:2:20:3|Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including RA00.DO1.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\elith\documents\github\arqui3cm3\proyecto00\proyecto00\source\div00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>2</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 23 sequential elements including RA00.DO1.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RA00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:RA00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>