// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table implementation internals

#include "Vrvfpgasim__Syms.h"
#include "Vrvfpgasim.h"
#include "Vrvfpgasim_rvfpgasim.h"
#include "Vrvfpgasim___024unit.h"
#include "Vrvfpgasim_BD.h"
#include "Vrvfpgasim_axi_mem_wrapper__I6_M10000.h"
#include "Vrvfpgasim_BD_bootrom_wrapper_0_0.h"
#include "Vrvfpgasim_wb_mem_wrapper.h"
#include "Vrvfpgasim_dpram64__S1000_MBz1.h"
#include "Vrvfpgasim_dpram64__S10000_MBz1.h"
#include "Vrvfpgasim_axi_demux__pi2.h"
#include "Vrvfpgasim_axi_mux__pi4.h"
#include "Vrvfpgasim_axi_demux_id_counters__pi5.h"



// FUNCTIONS
Vrvfpgasim__Syms::Vrvfpgasim__Syms(Vrvfpgasim* topp, const char* namep)
    // Setup locals
    : __Vm_namep(namep)
    , __Vm_activity(false)
    , __Vm_baseCode(0)
    , __Vm_didInit(false)
    // Setup submodule names
    , TOP__rvfpgasim(Verilated::catName(topp->name(), "rvfpgasim"))
    , TOP__rvfpgasim__ram(Verilated::catName(topp->name(), "rvfpgasim.ram"))
    , TOP__rvfpgasim__ram__ram(Verilated::catName(topp->name(), "rvfpgasim.ram.ram"))
    , TOP__rvfpgasim__swervolf(Verilated::catName(topp->name(), "rvfpgasim.swervolf"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_mst_port_mux[0].i_axi_mux"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_mst_port_mux[1].i_axi_mux"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[0].i_axi_demux"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[0].i_axi_demux.gen_demux.i_ar_id_counter"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[0].i_axi_demux.gen_demux.i_aw_id_counter"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[1].i_axi_demux"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[1].i_axi_demux.gen_demux.i_ar_id_counter"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[1].i_axi_demux.gen_demux.i_aw_id_counter"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[2].i_axi_demux"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[2].i_axi_demux.gen_demux.i_ar_id_counter"))
    , TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter(Verilated::catName(topp->name(), "rvfpgasim.swervolf.intcon_wrapper_bd_0.axi_intercon3.axi_intercon2.axi_xbar.gen_slv_port_demux[2].i_axi_demux.gen_demux.i_aw_id_counter"))
    , TOP__rvfpgasim__swervolf__bootrom_wrapper_0(Verilated::catName(topp->name(), "rvfpgasim.swervolf.bootrom_wrapper_0"))
    , TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom(Verilated::catName(topp->name(), "rvfpgasim.swervolf.bootrom_wrapper_0.bootrom"))
    , TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram(Verilated::catName(topp->name(), "rvfpgasim.swervolf.bootrom_wrapper_0.bootrom.ram"))
{
    // Pointer to top level
    TOPp = topp;
    // Setup each module's pointers to their submodules
    TOPp->rvfpgasim = &TOP__rvfpgasim;
    TOPp->rvfpgasim->ram = &TOP__rvfpgasim__ram;
    TOPp->rvfpgasim->ram->ram = &TOP__rvfpgasim__ram__ram;
    TOPp->rvfpgasim->swervolf = &TOP__rvfpgasim__swervolf;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_ar_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_aw_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_ar_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_aw_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_ar_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter;
    TOPp->rvfpgasim->swervolf->__PVT__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux->__PVT__gen_demux__DOT__i_aw_id_counter = &TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter;
    TOPp->rvfpgasim->swervolf->bootrom_wrapper_0 = &TOP__rvfpgasim__swervolf__bootrom_wrapper_0;
    TOPp->rvfpgasim->swervolf->bootrom_wrapper_0->bootrom = &TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom;
    TOPp->rvfpgasim->swervolf->bootrom_wrapper_0->bootrom->ram = &TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram;
    // Setup each module's pointer back to symbol table (for public functions)
    TOPp->__Vconfigure(this, true);
    TOP__rvfpgasim.__Vconfigure(this, true);
    TOP__rvfpgasim__ram.__Vconfigure(this, true);
    TOP__rvfpgasim__ram__ram.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__0__KET____DOT__i_axi_mux.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_mst_port_mux__BRA__1__KET____DOT__i_axi_mux.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__0__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__1__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_ar_id_counter.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__intcon_wrapper_bd_0__DOT__axi_intercon3__DOT__axi_intercon2__DOT__axi_xbar__DOT__gen_slv_port_demux__BRA__2__KET____DOT__i_axi_demux__gen_demux__DOT__i_aw_id_counter.__Vconfigure(this, false);
    TOP__rvfpgasim__swervolf__bootrom_wrapper_0.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom.__Vconfigure(this, true);
    TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram.__Vconfigure(this, true);
    // Setup scopes
    __Vscope_rvfpgasim__ram__ram.configure(this, name(), "rvfpgasim.ram.ram", "ram", 0, VerilatedScope::SCOPE_OTHER);
    __Vscope_rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram.configure(this, name(), "rvfpgasim.swervolf.bootrom_wrapper_0.bootrom.ram", "ram", 0, VerilatedScope::SCOPE_OTHER);
    // Setup export functions
    for (int __Vfinal=0; __Vfinal<2; __Vfinal++) {
        __Vscope_rvfpgasim__ram__ram.varInsert(__Vfinal,"mem", &(TOP__rvfpgasim__ram__ram.mem), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,63,0 ,8191,0);
        __Vscope_rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram.varInsert(__Vfinal,"mem", &(TOP__rvfpgasim__swervolf__bootrom_wrapper_0__bootrom__ram.mem), false, VLVT_UINT64,VLVD_NODIR|VLVF_PUB_RW,2 ,63,0 ,511,0);
    }
}
