Cadence Genus(TM) Synthesis Solution.
Copyright 2023 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:37:48.064993] Configured Lic search path (21.01-s002): 5280@cadence-r.it.auth.gr

Version: 22.13-s093_1, built Tue Sep 05 07:56:02 PDT 2023
Options: -no_gui -files TCLs/genus_test.tcl 
Date:    Sat Nov 29 15:37:48 2025
Host:    cn97.it.auth.gr (x86_64 w/Linux 5.14.0-570.52.1.el9_6.x86_64) (12cores*12cpus*1physical cpu*Intel(R) Xeon(R) Gold 6230 CPU @ 2.10GHz 28160KB) (49034348KB)
PID:     3862304
OS:      Rocky Linux release 9.6 (Blue Onyx)

Checking out license: Genus_Synthesis
[15:37:48.372146] Periodic Lic check successful
[15:37:48.372155] Feature usage summary:
[15:37:48.372155] Genus_Synthesis



***********************************************************************************************************
***********************************************************************************************************



Finished executable startup (1 second elapsed).

Loading tool scripts...
Finished loading tool scripts (36 seconds elapsed).

#@ Processing -files option
@genus 1> source TCLs/genus_test.tcl
#@ Begin verbose source ./TCLs/genus_test.tcl
@file(genus_test.tcl) 34: -verbose
@file(genus_test.tcl) 41: set_db init_lib_search_path { \
	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/ \
	/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ }
  Setting attribute of root '/': 'init_lib_search_path' =   /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/  /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/ 
@file(genus_test.tcl) 47: set REPORTS_DIR /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports
@file(genus_test.tcl) 51: set OUT_TO_INVS_DIR /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Out_Innovus
@file(genus_test.tcl) 55: set top_module  "I2CAndMemory"
@file(genus_test.tcl) 59: set_db script_search_path /home/p/paschalk/Desktop/I2C_Memory/flows/genus/
  Setting attribute of root '/': 'script_search_path' = /home/p/paschalk/Desktop/I2C_Memory/flows/genus/
@file(genus_test.tcl) 63: set_db verification_directory ${REPORTS_DIR}/fv/
  Setting attribute of root '/': 'verification_directory_naming_style' = /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/
@file(genus_test.tcl) 70: set_db lef_library { /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef \
		     /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef \
		     /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef \
		     /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef }
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'core_hd' read already, this site in file '/mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef' is ignored.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'PAD' on cell 'APR00CDP' without MUSTJOINALLPORTS in the pin property.
        : This means that only one port would be connected, which may not be the expected behavior. Should consider adding MUSTJOINALLPORTS property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'PAD' on cell 'APR00CP' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'PAD' on cell 'APR00DP' without MUSTJOINALLPORTS in the pin property.
Warning : Multiple ports are found on a pin without MUSTJOINALLPORTS in the pin property in the LEF file. [PHYS-2381]
        : Multiple ports are found on pin 'PAD' on cell 'APR00P' without MUSTJOINALLPORTS in the pin property.

  According to lef_library, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.
        : Check the consistency of the parameters, and see if you can ignore this message or you're using different LEF file with wrong parameters.
Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 2.5) of 'MINSPACING' for layers 'MET1' and 'METTPL' is too large.
Info : Found 0 N2 inbound cells.
  Setting attribute of root '/': 'lef_library' = /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/xh018/cadence/v7_0/techLEF/v7_0_3/xh018_xx43_HD_MET4_METMID_METTHK.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_D_CELLS_HD.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/LEF/v3_0_0/xh018_xx43_MET4_METMID_METTHK_D_CELLS_HD_mprobe.lef /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/LEF/v2_1_0/xh018_xx43_MET4_METMID_METTHK_IO_CELLS_3V.lef
@file(genus_test.tcl) 81: read_mmmc TCLs/mmmc.tcl
  Setting attribute of root '/': 'is_read_mmmc_flow' = true
Sourcing '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/TCLs/mmmc.tcl' (Sat Nov 29 15:38:25 EET 2025)...
#@ Begin verbose source /home/p/paschalk/Desktop/I2C_Memory/flows/genus/TCLs/mmmc.tcl
@file(mmmc.tcl) 6: create_constraint_mode \
    -name bc_mode \
    -sdc_files /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_bc.sdc
@file(mmmc.tcl) 10: create_constraint_mode \
    -name typ_mode \
    -sdc_files /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_typ.sdc
@file(mmmc.tcl) 14: create_constraint_mode \
    -name wc_mode \
    -sdc_files /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_wc.sdc
@file(mmmc.tcl) 21: create_rc_corner \
    -name MIN_RC \
    -temperature -40 \
    -qrc_tech /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_pvs/v7_0_1_1/XH018_1143/QRC-Min/qrcTechFile \
    -cap_table /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_min.capTbl
@file(mmmc.tcl) 27: create_rc_corner \
    -name TYP_RC \
    -temperature 25 \
    -qrc_tech /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_pvs/v7_0_1_1/XH018_1143/QRC-Typ/qrcTechFile \
    -cap_table /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_typ.capTbl
@file(mmmc.tcl) 33: create_rc_corner \
    -name MAX_RC \
    -temperature 175 \
    -qrc_tech /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/QRC_pvs/v7_0_1_1/XH018_1143/QRC-Max/qrcTechFile \
    -cap_table /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/cadence/v7_0/capTbl/v7_0_2/xh018_xx43_MET4_METMID_METTHK_max.capTbl
@file(mmmc.tcl) 52: create_library_set \
    -name PVT_1_80_V_BC_LIBS \
    -timing [list \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_fast_1_98V_m40C.lib \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_fast_1_98V_3_60V_m40C.lib \
    ]
@file(mmmc.tcl) 61: create_library_set \
    -name PVT_1_80_V_TYP_LIBS \
    -timing [list \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_typ_1_80V_25C.lib \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib \
    ]
@file(mmmc.tcl) 70: create_library_set \
    -name PVT_1_80_V_WC_LIBS \
    -timing [list \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/D_CELLS_HD/v3_0/liberty_LPMOS/v3_0_0/PVT_1_80V_range/D_CELLS_HD_LPMOS_slow_1_62V_175C.lib \
		 /mnt/apps/prebuilt/eda/designkits/xfab/XKIT/x_all/cadence/XFAB_AMS_RefKit-cadence_IC61/v2_5_1/pdk/xh018/diglibs/IO_CELLS_3V/v2_1/liberty_LPMOS/v2_1_0/PVT_1_80V_3_30V_range/IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib \
    ]
@file(mmmc.tcl) 78: create_opcond \
    -name  PVT_1_80_V_BC_OC \
    -process 1 \
    -voltage 1.98 \
    -temperature -40
@file(mmmc.tcl) 84: create_opcond \
    -name  PVT_1_80_V_TYP_OC \
    -process 1 \
    -voltage 1.80 \
    -temperature 25
@file(mmmc.tcl) 90: create_opcond \
    -name  PVT_1_80_V_WC_OC \
    -process 1 \
    -voltage 1.62 \
    -temperature 175
@file(mmmc.tcl) 102: create_timing_condition -name PVT_1_80_V_BC_TC -library_sets PVT_1_80_V_BC_LIBS -opcond  PVT_1_80_V_BC_OC
@file(mmmc.tcl) 103: create_timing_condition -name PVT_1_80_V_TYP_TC -library_sets PVT_1_80_V_TYP_LIBS -opcond  PVT_1_80_V_TYP_OC
@file(mmmc.tcl) 104: create_timing_condition -name PVT_1_80_V_WC_TC -library_sets PVT_1_80_V_WC_LIBS -opcond  PVT_1_80_V_WC_OC
@file(mmmc.tcl) 110: create_delay_corner -name PVT_1_80_V_BC_DELAY -timing_condition PVT_1_80_V_BC_TC -rc_corner MIN_RC
@file(mmmc.tcl) 111: create_delay_corner -name PVT_1_80_V_TYP_DELAY -timing_condition PVT_1_80_V_TYP_TC -rc_corner TYP_RC
@file(mmmc.tcl) 112: create_delay_corner -name PVT_1_80_V_WC_DELAY -timing_condition PVT_1_80_V_WC_TC -rc_corner MAX_RC
@file(mmmc.tcl) 118: create_analysis_view -name PVT_1_80_V_BC_VIEW  -constraint_mode bc_mode -delay_corner PVT_1_80_V_BC_DELAY
@file(mmmc.tcl) 119: create_analysis_view -name PVT_1_80_V_TYP_VIEW -constraint_mode typ_mode -delay_corner PVT_1_80_V_TYP_DELAY
@file(mmmc.tcl) 120: create_analysis_view -name PVT_1_80_V_WC_VIEW  -constraint_mode wc_mode -delay_corner PVT_1_80_V_WC_DELAY
@file(mmmc.tcl) 125: set_analysis_view \
    -setup [list \
		PVT_1_80_V_WC_VIEW \
		PVT_1_80_V_TYP_VIEW ] \
    -hold  [list \
		PVT_1_80_V_BC_VIEW \
		PVT_1_80_V_TYP_VIEW ] \
    -leakage [list \
		PVT_1_80_V_TYP_VIEW ] \
    -dynamic [list \
		PVT_1_80_V_TYP_VIEW ] 

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  An unsupported construct was detected in this library. [LBR-40]: 281
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 175.000000) in library 'D_CELLS_HD_LPMOS_slow_1_62V_175C.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 175.000000) in library 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR00CDP'.
        : Specify a valid area value for the libcell.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR00CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR00DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR00P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR01CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR04CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR10CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR15CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR01CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR04CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR10CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR15CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR01DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR04DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR10DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR15DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR01P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR04P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR10P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_slow_1_62V_3_00V_175C/APR15P'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-43'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDIPADP' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDIPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDOPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDOPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDORPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDORPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDRPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDRPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER02P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER02P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER05P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER05P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40P' must have an output pin.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-9'.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX0'
        : To make the cell usable, change the value of 'dont_use' attribute to false.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX4'
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'LBR-101'.
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'CLKVBUFHD' was marked 'avoid' because there was no physical data in the LEF file.
        : To prevent the library cell from being set to 'avoid', set attribute 'lib_lef_consistency_check_enable' to 'false'.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDO' of library cell 'APR00CDP' is marked as POWER in LEF file.
        : Overriding lib value with LEF value. To use .lib as golden do: '::legacy::set_attribute use_power_ground_pin_from_lef false'.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDR' of library cell 'APR00CDP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDR' of library cell 'APR00CDP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDO' of library cell 'APR00CDP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'APR00CDP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDO' of library cell 'APR00CP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDR' of library cell 'APR00CP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDR' of library cell 'APR00CP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDO' of library cell 'APR00CP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'APR00CP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDO' of library cell 'APR00DP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDR' of library cell 'APR00DP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDR' of library cell 'APR00DP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDO' of library cell 'APR00DP' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'APR00DP' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDO' of library cell 'APR00P' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDDR' of library cell 'APR00P' is marked as POWER in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDR' of library cell 'APR00P' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'GNDO' of library cell 'APR00P' is marked as GROUND in LEF file.
Warning : Library cell pin 'use' attribute is inconsistent between lib and LEF. [PHYS-128]
        : Pin 'VDD' of library cell 'APR00P' is marked as POWER in LEF file.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'PHYS-128'.
Warning : Invalid library establishment. [LBR-168]
        : Default library domain is not set.
        : Establish library after setting the default library domain.
Info    : Set default library domain. [LBR-109]
        : The default library domain is 'library_domain:PVT_1_80_V_WC_TC'.
  Libraries have 464 usable logic and 192 usable sequential lib-cells.
@file(mmmc.tcl) 136: 	      
@file(mmmc.tcl) 139: puts "MMMC setup successfully loaded for XFAB XH018 D_CELLS_HD / IO_CELLS_3V ."
MMMC setup successfully loaded for XFAB XH018 D_CELLS_HD / IO_CELLS_3V .
#@ End verbose source /home/p/paschalk/Desktop/I2C_Memory/flows/genus/TCLs/mmmc.tcl
@file(genus_test.tcl) 85: read_hdl -sv -f /home/p/paschalk/Desktop/I2C_Memory/filelists/rtl.f
@file(genus_test.tcl) 94: elaborate ${top_module}
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'I2CAndMemory' from file '/home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Memory.sv'.
Warning : Unreachable statements for case item. [CDFG-472]
        : Case item 'default' in module 'I2C_Slave' in file '/home/p/paschalk/Desktop/I2C_Memory/I2C_Memory_UVM/src/I2C_Slave.sv' on line 86.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'I2CAndMemory'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         1.00 | 
| ume_ssm           |       0 |       0 |         2.00 | 
| ume_cse           |       1 |       0 |        18.00 | 
| ume_shrink        |       1 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         1.00 | 
| ume_constant_bmux |       0 |       0 |         0.00 | 
| ume_merge         |       0 |       0 |         0.00 | 
| ume_ssm           |       0 |       0 |         1.00 | 
| ume_cse           |       0 |       0 |         4.00 | 
| ume_shrink        |       0 |       0 |         0.00 | 
| ume_sweep         |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting optimize datapath shifters [v1.0] (stage: post_elab, startdef: I2CAndMemory, recur: true)
Completed optimize datapath shifters (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: I2CAndMemory, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: I2CAndMemory, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: post_elab, startdef: I2CAndMemory, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------------------
| Transform                      | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------------------
| hlo_optimize_datapath_shifters |       0 |       0 |         0.00 | 
| hlo_clip_mux_input             |       0 |       0 |         1.00 | 
| hlo_clip                       |       0 |       0 |         0.00 | 
| hlo_cleanup                    |       0 |       0 |         0.00 | 
---------------------------------------------------------------------
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_test.tcl) 98: write_netlist -lec > ${REPORTS_DIR}/Rtl_Elab_LEC/elab.v
@file(genus_test.tcl) 99: write_do_lec -top ${top_module}  -golden_design rtl -revised_design elab.v -log_file rtl_elab.lec.log > ${REPORTS_DIR}/Rtl_Elab_LEC/rtl_elab.do
Info    : Wrote formal verification information. [CFM-5]
        : Wrote '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/elabv.fv.json' for netlist 'elab.v'.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Elab_LEC/rtl_elab.do'.
        : Alias mapping flow is enabled.
@file(genus_test.tcl) 103: init_design

  Message Summary for Library both libraries:
  *******************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 5
  An unsupported construct was detected in this library. [LBR-40]: 281
  *******************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'D_CELLS_HD_LPMOS_typ_1_80V_25C.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.800000, 25.000000) in library 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C.lib'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR00CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR00CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR00DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR00P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR01CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR04CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR10CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR15CP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR01CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR04CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR10CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR15CDP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR01DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR04DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR10DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR15DP'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR01P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR04P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR10P'.
Warning : Libcell has no area attribute.  Defaulting to 0 area. [LBR-43]
        : Assigning 0 area to library cell 'IO_CELLS_3V_LPMOS_typ_1_80V_3_30V_25C/APR15P'.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDIPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDIPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDOPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDOPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDORPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDORPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDRPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GNDRPADP' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER01P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER02P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER02P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER05P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER05P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER10P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER20P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40P' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'FILLER40P' must have an output pin.
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCNHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSGCPHDX4'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX0'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX1'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX2'
Warning : Unusable clock gating integrated cell found at the time of loading libraries. This warning happens because a particular library cell is defined as 'clock_gating_integrated_cell', but 'dont_use' attribute is defined as true in the liberty library. To make Genus use this cell for clock gating insertion, 'dont_use' attribute should be set to false. [LBR-101]
        : Clock gating integrated cell name: 'LSOGCNHDX4'
Warning : Marking library cell 'avoid'. [PHYS-103]
        : The library cell 'CLKVBUFHD' was marked 'avoid' because there was no physical data in the LEF file.
  Libraries have 464 usable logic and 192 usable sequential lib-cells.
Started checking and loading power intent for design I2CAndMemory...
====================================================================
No power intent for design 'I2CAndMemory'.
Completed checking and loading power intent for design I2CAndMemory (runtime:0.00s memory_usage:0.00M peak_memory:0.00M).
=========================================================================================================================
#
# Reading SDC /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_wc.sdc for view:PVT_1_80_V_WC_VIEW (constraint_mode:wc_mode)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:I2CAndMemory/clk'.
        : The current version does not support this SDC command option.  However, future versions may be enhanced to support this option.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.01)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_typ.sdc for view:PVT_1_80_V_TYP_VIEW (constraint_mode:typ_mode)
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:I2CAndMemory/clk'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
#
# Reading SDC /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Constraints/constraints_bc.sdc for inactive constraint_mode bc_mode
#
Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        : The set_input_delay command is not supported on ports which have a clock already defined 'port:I2CAndMemory/clk'.
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      3 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      4 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.00)
 "get_clocks"               - successful      3 , failed      0 (runtime  0.00)
 "get_ports"                - successful      2 , failed      0 (runtime  0.00)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_latency"        - successful      1 , failed      0 (runtime  0.00)
 "set_clock_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.00)
 "set_driving_cell"         - successful      2 , failed      0 (runtime  0.00)
 "set_input_delay"          - successful      2 , failed      0 (runtime  0.00)
 "set_load"                 - successful      2 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      2 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.

  According to qrc_tech_file, there are total 6 routing layers [ V(3) / H(3) ]

Warning : The variant range of wire parameters is too large. An example of wire parameters are, a WIDTH for layer, PITCH for layer, MINSPACING for layers, etc. [PHYS-12]
        : The variant range (0.23, 3) of 'WIDTH' for layers 'MET1' and 'METTPL' is too large.
  Setting attribute of root '/': 'read_qrc_tech_file_rc_corner' = true
@file(genus_test.tcl) 108: write_hdl > ${REPORTS_DIR}/netlist_rtl.v
@file(genus_test.tcl) 114: set_db / .dft_scan_style muxed_scan
  Setting attribute of root '/': 'dft_scan_style' = muxed_scan
@file(genus_test.tcl) 115: set_db / .dft_prefix DFT_
  Setting attribute of root '/': 'dft_prefix' = DFT_
@file(genus_test.tcl) 116: set_db / .dft_identify_top_level_test_clocks true
  Setting attribute of root '/': 'dft_identify_top_level_test_clocks' = true
@file(genus_test.tcl) 117: set_db / .dft_identify_test_signals true
  Setting attribute of root '/': 'dft_identify_test_signals' = true
@file(genus_test.tcl) 118: set_db / .dft_identify_internal_test_clocks false
  Setting attribute of root '/': 'dft_identify_internal_test_clocks' = false
@file(genus_test.tcl) 119: set_db / .use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(genus_test.tcl) 120: set_db "design:I2CAndMemory" .dft_scan_map_mode tdrc_pass
  Setting attribute of design 'I2CAndMemory': 'dft_scan_map_mode' = tdrc_pass
@file(genus_test.tcl) 121: set_db "design:I2CAndMemory" .dft_connect_shift_enable_during_mapping tie_off
  Setting attribute of design 'I2CAndMemory': 'dft_connect_shift_enable_during_mapping' = tie_off
@file(genus_test.tcl) 122: set_db "design:I2CAndMemory" .dft_connect_scan_data_pins_during_mapping loopback
  Setting attribute of design 'I2CAndMemory': 'dft_connect_scan_data_pins_during_mapping' = loopback
@file(genus_test.tcl) 123: set_db "design:I2CAndMemory" .dft_scan_output_preference auto
  Setting attribute of design 'I2CAndMemory': 'dft_scan_output_preference' = auto
@file(genus_test.tcl) 124: set_db "design:I2CAndMemory" .dft_lockup_element_type preferred_level_sensitive
  Setting attribute of design 'I2CAndMemory': 'dft_lockup_element_type' = preferred_level_sensitive
@file(genus_test.tcl) 125: set_db "design:I2CAndMemory" .dft_mix_clock_edges_in_scan_chains true
  Setting attribute of design 'I2CAndMemory': 'dft_mix_clock_edges_in_scan_chains' = true
@file(genus_test.tcl) 126: define_test_clock -name scanclk -period 20000 clk
@file(genus_test.tcl) 127: define_shift_enable -name se -active high -create_port se
@file(genus_test.tcl) 128: define_test_mode -name test_mode -active high -create_port test_mode
@file(genus_test.tcl) 129: define_scan_chain -name top_chain -sdi scan_in -sdo scan_out -shift_enable se -create_ports
@file(genus_test.tcl) 132: check_dft_rules > ${REPORTS_DIR}/Pre_Syn/DFT/DFT_rules.txt
  Checking DFT rules for 'I2CAndMemory' module under 'muxed_scan' style

Detected 0 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 660
  Percentage of total registers that are scannable: 100%
Warning : Clock Gating Integrated cells have been avoided in the technology libraries. [DFT-325]
        : Usable clock gating cells found but avoided in Library
        : DFT logic in some cases may require Clock Gating Integrated cells to correctly build the scan structures.  Clock Gating Integrated cells should be made usable prior to mapping the design or when inserting DFT logic into a mapped design.
@file(genus_test.tcl) 133: report_scan_registers > ${REPORTS_DIR}/Pre_Syn/DFT/DFT_scan_registers.txt
@file(genus_test.tcl) 134: report_scan_setup > ${REPORTS_DIR}/Pre_Syn/DFT/DFT_scan_setup.txt
@file(genus_test.tcl) 136: check_dft_rules -advanced > ${REPORTS_DIR}/Pre_Syn/DFT/DFT_rules_advanced.txt
Checking out license: Modus_DFT_Opt
[15:38:40.437584] Periodic Lic check successful
[15:38:40.437600] Feature usage summary:
[15:38:40.437601] Genus_Synthesis
[15:38:40.437602] Modus_DFT_Opt

  Checking DFT rules for 'I2CAndMemory' module under 'muxed_scan' style

Detected 1 DFT rule violation(s)
    ... see the log file for more details
  Number of user specified non-Scan registers:   0
      Number of registers that fail DFT rules:   0
      Number of registers that pass DFT rules: 660
  Percentage of total registers that are scannable: 100%
Warning : Clock Gating Integrated cells have been avoided in the technology libraries. [DFT-325]
        : Usable clock gating cells found but avoided in Library
@file(genus_test.tcl) 137: connect_scan_chains -auto_create_chains 
Warning : A required object parameter could not be found. [TUI-78]
        : An object named "" could not be found for attribute 'usable_flop'.
        : Check if a previous get_db or find returned an empty string.
  Starting DFT Scan Configuration for module 'I2CAndMemory' in 'normal' mode, with physical flow OFF 
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][0]
        : To convert the non-scan flops which pass the DFT rule checks to scan flops for DFT, run the convert_to_scan command prior to building the scan chains.
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][1]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][2]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][3]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][4]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][5]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][6]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[30][7]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][0]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][1]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][2]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][3]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][4]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][5]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][6]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[29][7]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[28][0]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[28][1]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[28][2]
Warning : The non-scan flop is not included in a scan chain. [DFT-512]
        : mem_inst/DAC_out_reg[28][3]
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'DFT-512'.
Warning : Could not connect scan chains. [DFT-415]
        : No registers are available to connect into scan chains.
        : Check if the status of the flops indicates they failed the DFT rule checker or were marked dont scan. If the flops passed the DFT rule checker, check if they are part of a preserved module. Also check to see if all the elements have been assigned to a configuration mode in which case rerun the command using the -dft_configuration_mode option. Lastly, check if the flops were already connected.
Mapping DFT logic introduced by scan chain connection...
Mapping DFT logic done.
@file(genus_test.tcl) 138: report_scan_chains > ${REPORTS_DIR}/Pre_Syn/DFT/DFT_scan_chains.txt
@file(genus_test.tcl) 142: check_design -all >  ${REPORTS_DIR}/Pre_Syn/Check_design_all_pre_syn.txt

@file(genus_test.tcl) 143: check_timing_intent > ${REPORTS_DIR}/Pre_Syn/Check_timing_intent_pre_syn.rpt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:I2CAndMemory/PVT_1_80_V_TYP_VIEW'.
        : Worst paths will be shown in this view.
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:I2CAndMemory/PVT_1_80_V_WC_VIEW'.
@file(genus_test.tcl) 144: check_design -constant  >  ${REPORTS_DIR}/Pre_Syn/Check_design_constant_pre_syn.txt

@file(genus_test.tcl) 150: set_db syn_generic_effort high
  Setting attribute of root '/': 'syn_generic_effort' = high
@file(genus_test.tcl) 151: set_db syn_map_effort high 
  Setting attribute of root '/': 'syn_map_effort' = high
@file(genus_test.tcl) 152: set_db syn_opt_effort high
  Setting attribute of root '/': 'syn_opt_effort' = high
@file(genus_test.tcl) 159: syn_generic
Info    : Pin/ port would be skipped from undriven handling (controlled by root attribute "hdl_unconnected_value"). [ELABUTL-135]
        : Port 'scan_out' in module 'I2CAndMemory'

Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
Mapping ChipWare ICG instances in I2CAndMemory
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
##Generic Timing Info for library domain: PVT_1_80_V_WC_TC typical gate delay: 322.4 ps std_slew: 57.8 ps std_load: 9.3 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: I2CAndMemory, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Running DP early constant propagation (netlist I2CAndMemory)...
Info    : Replacing a flip-flop with a logic constant 0. [GLO-12]
        : The instance is 'i2c_inst/sda_out_reg'.
        : To prevent this optimization, set the 'optimize_constant_0_flops' root attribute to 'false' or 'optimize_constant_0_seq' instance attribute to 'false'. You can also see the complete list of deleted sequential with command "report sequential -deleted" (on Reason "constant0").
...done running DP early constant propagation (netlist I2CAndMemory).
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 2 hierarchical instances.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'I2CAndMemory' to generic gates using 'high' effort.
Running Synthesis Turbo Flow Version 2.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: I2CAndMemory, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: I2CAndMemory, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
------------------------------------------------
| Trick     | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
| ume_ssm   |       0 |       0 |         0.00 | 
| ume_sweep |       0 |       0 |         0.00 | 
| ume_share |       0 |       0 |         1.00 | 
------------------------------------------------
Begin SDR optimization 
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 1
#Special hiers formed inside I2CAndMemory = 0
#Special hiers formed inside I2C_Slave = 0
#Special hiers formed inside Memory = 0
  Setting attribute of root '/': 'hier_sandbox_support_folded' = 0
No special hier is found 
End SDR optimization 
Starting recase case-box optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed recase case-box optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 22, runtime: 0.004s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.001s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting word-level redundancy removal [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed word-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.060s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Starting basic netlist cleanup [v1.0] (stage: pre_rtlopt, startdef: I2CAndMemory, recur: true)
Completed basic netlist cleanup (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
------------------------------------------------------------------
| Transform                   | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------------------
| hlo_recase_casebox          |       0 |       0 |         8.00 | 
| hlo_infer_macro             |       0 |      22 |         4.00 | 
| hlo_decode_mux_sandwich     |       0 |       0 |         0.00 | 
| hlo_mux_decode              |       0 |       0 |         0.00 | 
| hlo_chop_mux                |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt        |       0 |       0 |         1.00 | 
| hlo_inequality_transform    |       0 |       0 |         5.00 | 
| hlo_reconv_opt              |       0 |       0 |         1.00 | 
| hlo_restructure             |       0 |       0 |         2.00 | 
| hlo_identity_transform      |       0 |       0 |         1.00 | 
| hlo_reduce_operator_chain   |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt         |       0 |       0 |         0.00 | 
| hlo_mux_consolidation       |       0 |       0 |         1.00 | 
| hlo_optimize_datapath       |       0 |       0 |         0.00 | 
| hlo_datapath_recast         |       0 |       0 |         1.00 | 
| hlo_redundancy_removal_word |       0 |       0 |        60.00 | 
| hlo_clip_mux_input          |       0 |       0 |         1.00 | 
| hlo_clip                    |       0 |       0 |         0.00 | 
| hlo_cleanup                 |       0 |       0 |         0.00 | 
------------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
CAS: Converted binary mux mux_registers[Reg_addr]_59_30 (def: Memory, data: 37, sel: 6, width: 8) to onehot mux
CAS: Converted binary mux mux_registers_en[Reg_addr]_116_50 (def: Memory, data: 37, sel: 6, width: 1) to onehot mux
CAS: Decoder shared (def: Memory, master: g2956, slave: g2958)
Number of big hc bmuxes before = 0
Number of non-ctl's : 51
g80 g679 g680 g682 g683 g684 g685 g686 g687 g688 g689 g693 g722 g723 g726 g727 g728 g729 g730 g731 g732 g739 g741 g743 g750 g751 g754 g755 g756 g758 g760 g776 g780 g782 g786 g788 g790 g792 g794 g796 g799 g801 g822 g823 g824 mux_bit_cnt_174_23 mux_read_only_reg_174_23 mux_rw_bit_174_23 mux_sda_en_174_23 mux_shift_reg_174_23 mux_read_only_reg_247_815 
SOP DEBUG : Module= I2C_Slave, Cluster= ctl_state_174_23, ctl= 2, Non-ctl= 51
Selected impl_type 0 (ctl + 1-hot mux form) for sop cluster ctl_state_174_23.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'I2CAndMemory':
          sop(1) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'I2CAndMemory'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr0
CDN_DP_region_2_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_0_c0 in Memory: area: 391124629 ,dp = 1 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_0_c1 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c2 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c3 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c4 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c5 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c6 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_0_c7 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_0_c7 in Memory: area: 324832319 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 324832319.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        391124629          324832319          324832319          324832319          324832319          324832319          324832319          324832319  
##>            WNS        +53439.10          +53439.10          +53439.10          +53439.10          +53439.10          +53439.10          +53439.10          +53439.10  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              391124629 (       )    53439.10 (        )          0 (        )                    0 (       )              
##> rewrite                        START              550226173 ( +40.68)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,ar) Expr0_from --> Expr0_to
##>                                  END             1060676960 ( +92.77)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              391124629 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              364607705 (  -6.78)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              364607705 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              364607705 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              364607705 (  -6.78)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              364607705 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              364607705 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              364607705 (  -6.78)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              364607705 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              324832319 ( -10.91)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              324832319 (  +0.00)    53439.10 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_7'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c7 in I2C_Slave':
	  (SUB_TC_OP_1, SUB_TC_OP)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c1 in I2C_Slave':
	  (lte_382_31, gt_384_39)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c2 in I2C_Slave':
	  (lte_382_31, gt_384_39)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c3 in I2C_Slave':
	  (lte_382_31, gt_384_39)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c4 in I2C_Slave':
	  (lte_382_31, gt_384_39)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c5 in I2C_Slave':
	  (lte_382_31, gt_384_39)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_1_7_c6 in I2C_Slave':
	  (lte_382_31, gt_384_39)

CDN_DP_region_1_7 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_7_c0 in I2C_Slave: area: 364607705 ,dp = 2 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_7_c1 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c2 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c3 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c4 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c5 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c6 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_7_c7 in I2C_Slave: area: 417641553 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_1_7_c6 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 125955389.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_7_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        364607705          125955389          125955389          125955389          125955389          125955389          125955389          417641553  
##>            WNS       +118962.10         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +118710.50  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  1                  1                  1                  1                  1                  1                  1  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_7_c6
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START              364607705 (       )    107493144.50 (        )          0 (        )                    0 (       )              
##> datapath_rewrite_one_def       START              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START              364607705 (  +0.00)    107493144.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 ( -49.09)    107493178.20 (  +33.70)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              185618468 (  +0.00)    214748364.70 (+107255186.50)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              185618468 ( -49.09)    214748364.70 (+107255220.20)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> dpopt_share_one_def            START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              185618468 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 ( -32.14)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              125955389 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              125955389 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    214748364.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              125955389 (  +0.00)    119217.60 (-214629147.10)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_7_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_1_7_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(1), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_6'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr2
CDN_DP_region_1_6 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_6_c0 in I2C_Slave: area: 112696927 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_6_c1 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c2 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c3 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c4 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c5 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c6 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_6_c7 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_6_c7 in I2C_Slave: area: 92809234 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 92809234.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_6_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        112696927           92809234           92809234           92809234           92809234           92809234           92809234           92809234  
##>            WNS       +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_6_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              112696927 (       )    119217.60 (        )          0 (        )                    0 (       )              
##> rewrite                        START              311573857 (+176.47)    119183.90 (  -33.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr2_from --> Expr2_to
##>                                  END             1126969270 (+261.70)    119140.20 (  -43.70)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              112696927 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 ( -17.65)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_6_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_6_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_4'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr3
CDN_DP_region_1_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_4_c0 in I2C_Slave: area: 125955389 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_4_c1 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c2 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c3 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c4 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c5 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c6 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_4_c7 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_4_c7 in I2C_Slave: area: 99438465 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 99438465.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_4_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        125955389           99438465           99438465           99438465           99438465           99438465           99438465           99438465  
##>            WNS       +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60         +119217.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_4_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              125955389 (       )    119217.60 (        )          0 (        )                    0 (       )              
##> rewrite                        START              291686164 (+131.58)    119183.90 (  -33.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr3_from --> Expr3_to
##>                                  END             1140227732 (+290.91)    119183.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              125955389 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               99438465 ( -21.05)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               99438465 (  +0.00)    119217.60 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_4_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_4_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_8'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr4
CDN_DP_region_1_8 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_8_c0 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_8_c1 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c2 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c3 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c4 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c5 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c6 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_8_c7 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_8_c7 in I2C_Slave: area: 344720012 ,dp = 2 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 344720012.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_8_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        344720012          344720012          344720012          344720012          344720012          344720012          344720012          344720012  
##>            WNS       +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_8_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              344720012 (       )    119061.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START              424270784 ( +23.08)    118903.90 ( -157.80)          0 (       0)                    0 (  +0.00)              (a,ar) Expr4_from --> Expr4_to
##>                                  END              550226173 ( +29.69)    118885.20 (  -18.70)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              344720012 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_8_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_8_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_5'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr5
CDN_DP_region_1_5 level = 0 loads = 0 drivers = 0
CDN_DP_region_1_5_c0 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_5_c1 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c2 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c3 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c4 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c5 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c6 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_5_c7 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_5_c7 in I2C_Slave: area: 6629231 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 6629231.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_5_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area          6629231            6629231            6629231            6629231            6629231            6629231            6629231            6629231  
##>            WNS       +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70         +119061.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_5_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START                6629231 (       )    119061.70 (        )          0 (        )                    0 (       )              
##> rewrite                        START               13258462 (+100.00)    119095.40 (  +33.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr5_from --> Expr5_to
##>                                  END              444158477 (+3250.00)    119018.00 (  -77.40)          0 (       0)                    0 (  +0.00)           0  
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END                6629231 (  +0.00)    119061.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_5_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_5_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_3'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_3 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_3_c0 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_3_c1 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c2 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c3 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c4 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c5 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c6 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_3_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_3_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 218764623.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        218764623          218764623          218764623          218764623          218764623          218764623          218764623          218764623  
##>            WNS        +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_3_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              218764623 (       )    53750.70 (        )          0 (        )                    0 (       )              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_2 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_2_c0 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_2_c1 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c2 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c3 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c4 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c5 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c6 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_2_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_2_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 218764623.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        218764623          218764623          218764623          218764623          218764623          218764623          218764623          218764623  
##>            WNS        +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              218764623 (       )    53750.70 (        )          0 (        )                    0 (       )              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_2_1 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_1_c0 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_1_c1 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c2 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c3 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c4 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c5 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c6 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_1_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_1_c7 in Memory: area: 218764623 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 218764623.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        218764623          218764623          218764623          218764623          218764623          218764623          218764623          218764623  
##>            WNS        +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70          +53750.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_1_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              218764623 (       )    53750.70 (        )          0 (        )                    0 (       )              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              218764623 (  +0.00)    53750.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_5'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr6
CDN_DP_region_2_5 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_5_c0 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_5_c1 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c2 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c3 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c4 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c5 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c6 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_5_c7 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_5_c7 in Memory: area: 66292310 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 66292310.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_5_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         72921541           66292310           66292310           66292310           66292310           66292310           66292310           66292310  
##>            WNS        +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_5_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               72921541 (       )    59651.90 (        )          0 (        )                    0 (       )              
##> rewrite                        START              218764623 (+200.00)    59633.20 (  -18.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr6_from --> Expr6_to
##>                                  END              742473872 (+239.39)    59614.50 (  -18.70)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               66292310 (  -9.09)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               66292310 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_5_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_5_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_2_4'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr7
CDN_DP_region_2_4 level = 0 loads = 0 drivers = 0
CDN_DP_region_2_4_c0 in Memory: area: 92809234 ,dp = 1 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_2_4_c1 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c2 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c3 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c4 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c5 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c6 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_2_4_c7 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_2_4_c7 in Memory: area: 72921541 ,dp = 1 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 72921541.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_2_4_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         92809234           72921541           72921541           72921541           72921541           72921541           72921541           72921541  
##>            WNS        +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_2_4_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START               92809234 (       )    59651.90 (        )          0 (        )                    0 (       )              
##> rewrite                        START              218764623 (+135.71)    59633.20 (  -18.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr7_from --> Expr7_to
##>                                  END              762361565 (+248.48)    59633.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START               92809234 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 ( -21.43)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END               72921541 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_2_4_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_2_4_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr8
CDN_DP_region_1_0 level = 0 loads = 3 drivers = 0
CDN_DP_region_1_0_c0 in I2C_Slave: area: 3195289342 ,dp = 2 mux = 19 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_0_c1 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c2 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c3 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c4 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c5 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c6 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_0_c7 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_0_c7 in I2C_Slave: area: 3135626263 ,dp = 2 mux = 18 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 3135626263.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area       3195289342         3135626263         3135626263         3135626263         3135626263         3135626263         3135626263         3135626263  
##>            WNS       +118948.40         +118948.40         +118948.40         +118948.40         +118948.40         +118948.40         +118948.40         +118948.40  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  1  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_0_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START             3195289342 (       )    118948.40 (        )          0 (        )                    0 (       )              
##> rewrite                        START             3294727807 (  +3.11)    118860.70 (  -87.70)          0 (       0)                    0 (  +0.00)              (a,ar) Expr8_from --> Expr8_to
##>                                  END             3473717044 (  +5.43)    118860.70 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3195289342 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             3195289342 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             3195289342 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  rewrite                       START             3195289342 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              (a,csaa) dissolve_1bit_const_2x1mux_from --> dissolve_1bit_const_2x1mux_to
##>                                  END             3175401649 (  -0.62)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3175401649 (  -0.62)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             3175401649 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.21)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3182030880 (  -0.41)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START             3182030880 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3175401649 (  -0.21)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START             3175401649 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3175401649 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3175401649 (  -0.21)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START             3175401649 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3175401649 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END             3175401649 (  -0.21)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START             3148884725 (  -0.84)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3135626263 (  -0.42)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END             3135626263 (  +0.00)    118948.40 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_3'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_1_3 level = 1 loads = 1 drivers = 1 is driven by : CDN_DP_region_1_0 
CDN_DP_region_1_3_c0 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_3_c1 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c2 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c3 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c4 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c5 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c6 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_3_c7 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_3_c7 in I2C_Slave: area: 318203088 ,dp = 0 mux = 3 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 318203088.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_3_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        318203088          318203088          318203088          318203088          318203088          318203088          318203088          318203088  
##>            WNS        +60494.20          +60494.20          +60494.20          +60494.20          +60494.20          +60494.20          +60494.20          +60494.20  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_3_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              318203088 (       )    60494.20 (        )          0 (        )                    0 (       )              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              318203088 (  +0.00)    60494.20 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_3_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_3_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_2'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
CDN_DP_region_1_2 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_1_0 
CDN_DP_region_1_2_c0 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_2_c1 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c2 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c3 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c4 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c5 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c6 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_2_c7 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_2_c7 in I2C_Slave: area: 192247699 ,dp = 0 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 192247699.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_2_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        192247699          192247699          192247699          192247699          192247699          192247699          192247699          192247699  
##>            WNS        +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90          +59651.90  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_2_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              192247699 (       )    59651.90 (        )          0 (        )                    0 (       )              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              192247699 (  +0.00)    59651.90 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_2_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_2_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_1_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
MaxCSA: Successfully built Maximal CSA Expression Expr9
CDN_DP_region_1_1 level = 2 loads = 0 drivers = 2 is driven by : CDN_DP_region_1_3 CDN_DP_region_1_0 
CDN_DP_region_1_1_c0 in I2C_Slave: area: 517080018 ,dp = 2 mux = 1 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_1_1_c1 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c2 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c3 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c4 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c5 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c6 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_1_1_c7 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_1_1_c7 in I2C_Slave: area: 430900015 ,dp = 1 mux = 1 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 430900015.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_1_1_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area        517080018          430900015          430900015          430900015          430900015          430900015          430900015          430900015  
##>            WNS       +118973.50         +119374.00         +119374.00         +119374.00         +119374.00         +119374.00         +119374.00         +119374.00  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  0  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_1_1_c7
##>
##>                          Step                        Area   (  % Chg)         WNS (Change)          TNS (Change)                Power   (  % Chg)        Runtime (s)        Comment                   
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START              517080018 (       )    118973.50 (        )          0 (        )                    0 (       )              
##> rewrite                        START              550226173 (  +6.41)    119019.30 (  +45.80)          0 (       0)                    0 (  +0.00)              (a,ar) Expr9_from --> Expr9_to
##>                                  END              623147714 ( +13.25)    119019.30 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              517080018 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              517080018 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              517080018 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              517080018 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              517080018 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +3.85)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536967711 (  +3.85)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>canonicalize_by_names           START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_csa_one_  START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_csa_factoring_one_gde  START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_share_one_def             START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>datapath_rewrite_post_share     START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_combine_const_mult_with_com  START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dp_operator_level_decompositio  START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>selective_flatten_dp_config     START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>createMaxCarrySave              START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##> datapath_rewrite_one_def       START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>  fast_cse_elim                 START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>  fast_cse_elim                 START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##> csa_opto                       START              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>                                  END              536967711 (  +0.00)    118973.50 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>context_based_simplify          START              430900015 ( -19.75)    119374.00 ( +400.50)          0 (       0)                    0 (  +0.00)              
##>                                  END              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>group_csa_final_adder_dp        START              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>dpopt_flatten_critical_muxes_i  START              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>create_score                    START              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)              
##>                                  END              430900015 (  +0.00)    119374.00 (   +0.00)          0 (       0)                    0 (  +0.00)           0  
##>+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_1_1_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_1_1_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'I2CAndMemory'.
Number of big hc bmuxes after = 0
Starting bit-level redundancy removal [v1.0] (stage: post_rtlopt, startdef: I2CAndMemory, recur: true)
Completed bit-level redundancy removal (accepts: 0, rejects: 0, runtime: 0.026s)
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: I2CAndMemory, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: I2CAndMemory, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
-----------------------------------------------------------------
| Transform                  | Accepts | Rejects | Runtime (ms) | 
-----------------------------------------------------------------
| hlo_redundancy_removal_bit |       0 |       0 |        26.00 | 
| hlo_logic_reduction        |       0 |       0 |         0.00 | 
| hlo_mux_reorder            |       0 |       0 |         0.00 | 
-----------------------------------------------------------------
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Running post blast mux optimization. Please follow up with Cadence support if runtime issues are seen with this optimization.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: I2CAndMemory, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.098s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        98.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|    Id     |  Sev  |Count|                 Message Text                  |
---------------------------------------------------------------------------
|CDFG-250   |Info   |   16|Processing multi-dimensional arrays.           |
|CDFG-372   |Info   |   25|Bitwidth mismatch in assignment.               |
|           |       |     |Review and make sure the mismatch is           |
|           |       |     | intentional. Genus can possibly issue bitwidth|
|           |       |     | mismatch warning for explicit assignments     |
|           |       |     | present in RTL as-well-as for implicit        |
|           |       |     | assignments inferred by the tool. For example,|
|           |       |     | in case of enum declaration without value, the|
|           |       |     | tool will implicitly assign value to the enum |
|           |       |     | variables. It also issues the warning for any |
|           |       |     | bitwidth mismatch that appears in this        |
|           |       |     | implicit assignment.                          |
|CDFG-472   |Warning|    1|Unreachable statements for case item.          |
|CDFG-738   |Info   |   23|Common subexpression eliminated.               |
|CDFG-739   |Info   |   23|Common subexpression kept.                     |
|CDFG-769   |Info   |    2|Identified sum-of-products logic to be         |
|           |       |     | optimized during syn_generic.                 |
|CFM-1      |Info   |    1|Wrote dofile.                                  |
|CFM-5      |Info   |    1|Wrote formal verification information.         |
|CWD-19     |Info   |  116|An implementation was inferred.                |
|DFT-100    |Info   |    6|Added DFT object.                              |
|DFT-130    |Info   |    4|Created DFT port.                              |
|           |       |     |A port for DFT purposes was created.           |
|DFT-151    |Info   |    1|Added scan chain.                              |
|DFT-303    |Info   |    1|Auto detection of Async control signal. By     |
|           |       |     | default, all Async set and reset control      |
|           |       |     | signals of flops are identified automatically |
|           |       |     | and an automatically generated test signal is |
|           |       |     | added to the DFT setup, if no test signal is  |
|           |       |     | defined for them, yet.                        |
|           |       |     |If you do not want Async set and reset signals |
|           |       |     | to be defined as test signals automatically,  |
|           |       |     | set the attribute dft_identify_test_signals to|
|           |       |     | false.                                        |
|DFT-325    |Warning|    2|Clock Gating Integrated cells have been avoided|
|           |       |     | in the technology libraries.                  |
|           |       |     |DFT logic in some cases may require Clock      |
|           |       |     | Gating Integrated cells to correctly build the|
|           |       |     | scan structures.  Clock Gating Integrated     |
|           |       |     | cells should be made usable prior to mapping  |
|           |       |     | the design or when inserting DFT logic into a |
|           |       |     | mapped design.                                |
|DFT-415    |Warning|    1|Could not connect scan chains.                 |
|           |       |     |Check if the status of the flops indicates they|
|           |       |     | failed the DFT rule checker or were marked    |
|           |       |     | dont scan. If the flops passed the DFT rule   |
|           |       |     | checker, check if they are part of a preserved|
|           |       |     | module. Also check to see if all the elements |
|           |       |     | have been assigned to a configuration mode in |
|           |       |     | which case rerun the command using the        |
|           |       |     | -dft_configuration_mode option. Lastly, check |
|           |       |     | if the flops were already connected.          |
|DFT-512    |Warning|  660|The non-scan flop is not included in a scan    |
|           |       |     | chain.                                        |
|           |       |     |To convert the non-scan flops which pass the   |
|           |       |     | DFT rule checks to scan flops for DFT, run the|
|           |       |     | convert_to_scan command prior to building the |
|           |       |     | scan chains.                                  |
|DPOPT-1    |Info   |    1|Optimizing datapath logic.                     |
|DPOPT-2    |Info   |    1|Done optimizing datapath logic.                |
|DPOPT-3    |Info   |   15|Implementing datapath configurations.          |
|DPOPT-4    |Info   |   15|Done implementing datapath configurations.     |
|DPOPT-6    |Info   |    1|Pre-processed datapath logic.                  |
|DPOPT-10   |Info   |    3|Optimized a mux chain.                         |
|ELAB-1     |Info   |    1|Elaborating Design.                            |
|ELAB-2     |Info   |    2|Elaborating Subdesign.                         |
|ELAB-3     |Info   |    1|Done Elaborating Design.                       |
|ELABUTL-135|Info   |    1|Pin/ port would be skipped from undriven       |
|           |       |     | handling                                      |
|           |       |     | (controlled by root attribute "hdl_unconnected|
|           |       |     | _value").                                     |
|GB-6       |Info   |   20|A datapath component has been ungrouped.       |
|GLO-12     |Info   |    1|Replacing a flip-flop with a logic constant 0. |
|           |       |     |To prevent this optimization, set the          |
|           |       |     | 'optimize_constant_0_flops' root attribute to |
|           |       |     | 'false' or 'optimize_constant_0_seq' instance |
|           |       |     | attribute to 'false'. You can also see the    |
|           |       |     | complete list of deleted sequential with      |
|           |       |     | command 'report sequential -deleted'          |
|           |       |     | (on Reason 'constant0').                      |
|GLO-34     |Info   |    2|Deleting instances not driving any primary     |
|           |       |     | outputs.                                      |
|           |       |     |Optimizations such as constant propagation or  |
|           |       |     | redundancy removal could change the           |
|           |       |     | connections so a hierarchical instance does   |
|           |       |     | not drive any primary outputs anymore. To see |
|           |       |     | the list of deleted hierarchical instances,   |
|           |       |     | set the 'information_level' attribute to 2 or |
|           |       |     | above. If the message is truncated set the    |
|           |       |     | message attribute 'truncate' to false to see  |
|           |       |     | the complete list. To prevent this            |
|           |       |     | optimization, set the 'delete_unloaded_insts' |
|           |       |     | root/subdesign attribute to 'false' or        |
|           |       |     | 'preserve' instance attribute to 'true'.      |
|GLO-40     |Info   |    3|Combinational hierarchical blocks with         |
|           |       |     | identical inputs have been merged.            |
|           |       |     |This optimization usually reduces design area. |
|           |       |     | To prevent merging of combinational           |
|           |       |     | hierarchical blocks, set the                  |
|           |       |     | 'merge_combinational_hier_instances' root     |
|           |       |     | attribute to 'false' or the                   |
|           |       |     | 'merge_combinational_hier_instance' instance  |
|           |       |     | attribute to 'false'.                         |
|LBR-9      |Warning|  400|Library cell has no output pins defined.       |
|           |       |     |Add the missing output pin(s)                  |
|           |       |     | , then reload the library. Else the library   |
|           |       |     | cell will be marked as timing model i.e.      |
|           |       |     | unusable. Timing_model means that the cell    |
|           |       |     | does not have any defined function. If there  |
|           |       |     | is no output pin, Genus will mark library cell|
|           |       |     | as unusable i.e. the attribute 'usable' will  |
|           |       |     | be marked to 'false' on the libcell.          |
|           |       |     | Therefore, the cell is not used for mapping   |
|           |       |     | and it will not be picked up from the library |
|           |       |     | for synthesis. If you query the attribute     |
|           |       |     | 'unusable_reason' on the libcell; result will |
|           |       |     | be: 'Library cell has no output pins.'Note:   |
|           |       |     | The message LBR-9 is only for the logical pins|
|           |       |     | and not for the power_ground pins. Genus will |
|           |       |     | depend upon the output function defined in the|
|           |       |     | pin group (output pin)                        |
|           |       |     | of the cell, to use it for mapping. The pg_pin|
|           |       |     | will not have any function defined.           |
|LBR-40     |Info   |  562|An unsupported construct was detected in this  |
|           |       |     | library.                                      |
|           |       |     |Check to see if this construct is really needed|
|           |       |     | for synthesis. Many liberty constructs are not|
|           |       |     | actually required.                            |
|LBR-41     |Info   |   10|An output library pin lacks a function         |
|           |       |     | attribute.                                    |
|           |       |     |If the remainder of this library cell's        |
|           |       |     | semantic checks are successful, it will be    |
|           |       |     | considered as a timing-model                  |
|           |       |     | (because one of its outputs does not have a va|
|           |       |     | lid function.                                 |
|LBR-43     |Warning|  848|Libcell has no area attribute.  Defaulting to 0|
|           |       |     | area.                                         |
|           |       |     |Specify a valid area value for the libcell.    |
|LBR-101    |Warning|   48|Unusable clock gating integrated cell found at |
|           |       |     | the time of loading libraries. This warning   |
|           |       |     | happens because a particular library cell is  |
|           |       |     | defined as 'clock_gating_integrated_cell', but|
|           |       |     | 'dont_use' attribute is defined as true in the|
|           |       |     | liberty library. To make Genus use this cell  |
|           |       |     | for clock gating insertion, 'dont_use'        |
|           |       |     | attribute should be set to false.             |
|           |       |     |To make the cell usable, change the value of   |
|           |       |     | 'dont_use' attribute to false.                |
|LBR-109    |Info   |    1|Set default library domain.                    |
|LBR-155    |Info   |   84|Mismatch in unateness between 'timing_sense'   |
|           |       |     | attribute and the function.                   |
|           |       |     |The 'timing_sense' attribute will be respected.|
|LBR-161    |Info   |    1|Setting the maximum print count of this message|
|           |       |     | to 10 if information_level is less than 9.    |
|LBR-162    |Info   |   56|Both 'pos_unate' and 'neg_unate' timing_sense  |
|           |       |     | arcs have been processed.                     |
|           |       |     |Setting the 'timing_sense' to non_unate.       |
|LBR-168    |Warning|    1|Invalid library establishment.                 |
|           |       |     |Establish library after setting the default    |
|           |       |     | library domain.                               |
|LBR-412    |Info   |    4|Created nominal operating condition.           |
|           |       |     |The nominal operating condition is represented,|
|           |       |     | either by the nominal PVT values specified in |
|           |       |     | the library source                            |
|           |       |     | (via nom_process,nom_voltage and nom_temperatu|
|           |       |     | re respectively)                              |
|           |       |     | , or by the default PVT values (1.0,1.0,1.0). |
|LBR-518    |Info   |   10|Missing a function attribute in the output pin |
|           |       |     | definition.                                   |
|PHYS-12    |Warning|    6|The variant range of wire parameters is too    |
|           |       |     | large. An example of wire parameters are, a   |
|           |       |     | WIDTH for layer, PITCH for layer, MINSPACING  |
|           |       |     | for layers, etc.                              |
|           |       |     |Check the consistency of the parameters, and   |
|           |       |     | see if you can ignore this message or you're  |
|           |       |     | using different LEF file with wrong           |
|           |       |     | parameters.                                   |
|PHYS-103   |Warning|    2|Marking library cell 'avoid'.                  |
|           |       |     |To prevent the library cell from being set to  |
|           |       |     | 'avoid', set attribute                        |
|           |       |     | 'lib_lef_consistency_check_enable' to 'false'.|
|PHYS-106   |Warning|    1|Site already defined before, duplicated site   |
|           |       |     | will be ignored.                              |
|PHYS-128   |Warning| 4234|Library cell pin 'use' attribute is            |
|           |       |     | inconsistent between lib and LEF.             |
|           |       |     |Overriding lib value with LEF value. To use    |
|           |       |     | .lib as golden do: '::legacy::set_attribute   |
|           |       |     | use_power_ground_pin_from_lef false'.         |
|PHYS-752   |Info   |    1|Partition Based Synthesis execution skipped.   |
|PHYS-2381  |Warning|    4|Multiple ports are found on a pin without      |
|           |       |     | MUSTJOINALLPORTS in the pin property in the   |
|           |       |     | LEF file.                                     |
|           |       |     |This means that only one port would be         |
|           |       |     | connected, which may not be the expected      |
|           |       |     | behavior. Should consider adding              |
|           |       |     | MUSTJOINALLPORTS property.                    |
|RTLOPT-30  |Info   |    7|Accepted resource sharing opportunity.         |
|RTLOPT-40  |Info   |    7|Transformed datapath macro.                    |
|SDC-201    |Warning|    3|Unsupported SDC command option.                |
|           |       |     |The current version does not support this SDC  |
|           |       |     | command option.  However, future versions may |
|           |       |     | be enhanced to support this option.           |
|SYNTH-1    |Info   |    1|Synthesizing.                                  |
|TIM-1000   |Info   |    1|Multimode clock gating check is disabled.      |
|TUI-32     |Warning|    1|This attribute will be obsolete in a next major|
|           |       |     | release.                                      |
|TUI-78     |Warning|    1|A required object parameter could not be found.|
|           |       |     |Check if a previous get_db or find returned an |
|           |       |     | empty string.                                 |
|TUI-306    |Info   |    1|An additional product license has been checked |
|           |       |     | out.                                          |
|TUI-744    |Info   |    2|Timing analysis will be done for this view.    |
|           |       |     |Worst paths will be shown in this view.        |
---------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain PVT_1_80_V_WC_TC: 464 combo usable cells and 192 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------
| Id |Sev |Count|              Message Text              |
----------------------------------------------------------
|GB-6|Info|   10|A datapath component has been ungrouped.|
----------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1726 ps
Target path end-point (Pin: mem_inst/registers_reg[3][7]/d)


State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   659        100.0
Excluded from State Retention     659        100.0
    - Will not convert            659        100.0
      - Preserved                   0          0.0
      - Power intent excluded     659        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 15, CPU_Time 14.757291000000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) | 100.0(100.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) | 100.0(100.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      1727     51051       821
##>G:Setup                              0         -         -         -         -         -
##>G:Early Clock Gating                 0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      1759     47100      1111
##>G:PostGen Opt                        1         -         -      1759     47100      1111
##>G:Early Clock Gating Cleanup         0         -         -         -         -         -
##>G:Misc                              14
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       16
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'I2CAndMemory' to generic gates.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
@file(genus_test.tcl) 163: write_netlist -lec > ${REPORTS_DIR}/Rtl_Gen_LEC/gen.v
@file(genus_test.tcl) 164: write_do_lec -top ${top_module}  -golden_design rtl  -revised_design gen.v -log_file rtl_gen.lec.log > ${REPORTS_DIR}/Rtl_Gen_LEC/rtl_gen.do
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Gen_LEC/rtl_gen.do'.
        : The constraints needed to disable test mode are not trivial. It is possible that some valid functional modes will be excluded from the formal verification process. Review the constraints to ensure they are all expected and appropriate.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/genv.fv.json' for netlist 'gen.v'.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
        : Carefully review the constraints to ensure that functional logic is not excluded from verification.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Gen_LEC/rtl_gen.do'.
        : Alias mapping flow is enabled.
@file(genus_test.tcl) 172: syn_map
#--------------------------------------------------------------------------
# Root attributes for category: opt
#--------------------------------------------------------------------------
# Feature                           | Attribute                | Value  
#--------------------------------------------------------------------------
# Net area optimization             | optimize_net_area        | true   
# Power optimization effort         | design_power_effort      | none   
# Do not use qbar sequential pins   | dont_use_qbar_seq_pins   | false  
#--------------------------------------------------------------------------

##Generic Timing Info for library domain: PVT_1_80_V_WC_TC typical gate delay: 322.4 ps std_slew: 57.8 ps std_load: 9.3 fF
Mapping ChipWare ICG instances in I2CAndMemory
Found 0 unmapped ChipWare ICG instances
Mapped 0 of 0 ChipWare ICG instances
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'I2CAndMemory' using 'high' effort.
Mapper: Libraries have:
	domain PVT_1_80_V_WC_TC: 464 combo usable cells and 192 sequential usable cells
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  93.7( 93.8) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   6.3(  6.2) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  88.1( 93.8) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   6.0(  6.2) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   6.0(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain PVT_1_80_V_WC_TC: 464 combo usable cells and 192 sequential usable cells
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
Multi-threaded Virtual Mapping    (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack:  1726 ps
Target path end-point (Pin: mem_inst/registers_reg[4][0]/d)

Multi-threaded Technology Mapping (4 threads per ST process, 4 of 4 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map               100797        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
           clk              1726    48746             59500     (launch clock period: 125000)

 
Scan synthesis status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 scan_map                 103309        0 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   659        100.0
Excluded from State Retention     659        100.0
    - Will not convert            659        100.0
      - Preserved                   0          0.0
      - Power intent excluded     659        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 10, CPU_Time 10.698137000000003
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  53.7( 57.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.6(  3.8) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.6(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  39.0( 38.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                103309        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        0 /        0 )  0.00

Runtime spent in Timer Init is 0hr: 0min: 0secs 
 
Global Area Reclaim Optimization Status
=======================================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_area_reclaim        103309        0         0         0        0        0
 Using 4 threads for global opt 
 rem_buf                   94485        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.24 (0.26) secs 

 rem_inv                   94449        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.01 (0.01) secs 

 gate_comp                 94449        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.67 (0.30) secs 

 area_down                 94259        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.10 (0.20) secs 

 rem_buf                   94259        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.00 (0.00) secs 

 rem_inv                   94259        0         0         0        0        0
 Total cpu time(and elapsed time)  for tricks : 0.01 (0.01) secs 


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         rem_buf         4  (        4 /        4 )  0.26
         rem_inv        55  (        1 /        8 )  0.02
       gate_comp        17  (        0 /       17 )  0.30
       area_down         9  (        9 /        9 )  0.20
Commit Time(s): 0

# Global Optimization Runtime Summary: 

                Step   Elapsed Time(s)
   **********************************************
          Timer Init         0
           Init Opto         0
          Trick Opto         0
        Timer Update         1
        Misc Runtime         0
Runtime spent in MultiThreaded Global Optimization is 0hr: 0min: 1secs 
Runtime spent in Timer Init (old mt wns flow) is 0hr: 0min: 0secs 
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                94259        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  94259        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

Restoring original analysis views.
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv//rtl_to_fv_map.do'.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/fv_map.fv.json' for netlist '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv//fv_map.v.gz'.
Info    : Existing dofile found. Copied as /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv//rtl_to_fv_map.do~.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
Info    : Wrote dofile. [CFM-1]
        : Dofile is '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv//rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 2.7834909999999837
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  48.8( 51.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.3(  3.4) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.3(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  35.4( 34.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:02(00:00:03) |   9.2( 10.3) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.06359800000001314
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  48.9( 51.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.3(  3.4) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.3(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  35.5( 34.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:02(00:00:03) |   9.2( 10.3) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:I2CAndMemory ... 

Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  47.3( 51.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.2(  3.4) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  34.3( 34.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:02(00:00:03) |   8.9( 10.3) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:00) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Dominant view analysis is reducing the number of views from 2 (2 corners) to 1 (1 corners).
-------------------------------------------------------------------------------
 hi_fo_buf                 94241        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                94241        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  94241        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 0, CPU_Time -0.09467099999999107
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  47.5( 51.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.2(  3.4) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  34.4( 34.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:02(00:00:03) |   9.0( 10.3) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:00) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.3(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:39(00:00:31) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:38:45 (Nov29) |  821.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:14(00:00:15) |  47.5( 51.7) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:54(00:00:46) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:00 (Nov29) |   1.11 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:55(00:00:47) |  00:00:01(00:00:01) |   3.2(  3.4) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:56(00:00:47) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:01 (Nov29) |   1.11 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:07(00:00:57) |  00:00:10(00:00:10) |  34.4( 34.5) |   15:39:11 (Nov29) |   1.10 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:02(00:00:03) |   9.0( 10.3) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:11(00:01:00) |  00:00:01(00:00:00) |   3.2(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |  -0.3(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:00) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:39:14 (Nov29) |   1.13 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Restoring original analysis views.
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      1759     47100      1111
##>M:Pre Cleanup                        0         -         -      1759     47100      1111
##>M:Setup                              0         -         -         -         -         -
##>M:Early Clock Gating                 0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -      1860     66535      1130
##>M:Const Prop                         0     47977         0      1860     66535      1130
##>M:Cleanup                            0     47977         0      1860     66533      1130
##>M:MBCI                               0         -         -      1860     66533      1130
##>M:PostGen Opt                        0         -         -         -         -         -
##>M:Early Clock Gating Cleanup         0         -         -         -         -         -
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              10
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       13
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'I2CAndMemory'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
@file(genus_test.tcl) 176: write_netlist -lec > ${REPORTS_DIR}/Rtl_Map_LEC/map.v
@file(genus_test.tcl) 177: write_do_lec -top ${top_module}  -golden_design rtl -revised_design map.v -log_file rtl_map.lec.log >${REPORTS_DIR}/Rtl_Map_LEC/rtl_map.do
Warning : Multiple LEC pin constraints added to the dofile. [CFM-209]
        : Multiple LEC pin constraints are added for the revised design in LEC script '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Map_LEC/rtl_map.do'.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/fv/mapv.fv.json' for netlist 'map.v'.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
Warning : Writing DFT constraints in the dofile. [CFM-655]
        : Use 'write_do_lec -no_dft' to comment out DFT constraints.
Info    : Wrote composite dofile. [CFM-2]
        : The composite dofile '/home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/Rtl_Map_LEC/rtl_map.do' includes two compare operations: rtl-to-fv_map and fv_map-to-revised. The 'fv_map' netlist was automatically written in the verification directory during the syn_map command.
@file(genus_test.tcl) 184: syn_opt
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'I2CAndMemory' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 94241        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                94228        0         0         0        0        0
 simp_cc_inputs            94219        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 94219        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                94219        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  94219        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  94219        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 94219        0         0         0        0        0
 undup                     94130        0         0         0        0        0
 merge_bi                  94069        0         0         0        0        0
 io_phase                  94019        0         0         0        0        0
 gate_comp                 94019        0         0         0        0        0
 glob_area                 93956        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         4  (        4 /        4 )  0.08
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         4  (        4 /        4 )  0.03
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         7  (        7 /        7 )  0.12
       gate_comp         5  (        1 /        1 )  0.12
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        19  (        8 /       19 )  0.06
       area_down         1  (        0 /        0 )  0.04
      size_n_buf         0  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93956        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  93956        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  93956        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 93956        0         0         0        0        0
 undup                     93932        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         1  (        1 /        1 )  0.03
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.11
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        15  (        0 /       15 )  0.01
       area_down         1  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.02
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93932        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  93932        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|CFM-1   |Info   |    2|Wrote dofile.                                     |
|CFM-2   |Info   |    1|Wrote composite dofile.                           |
|CFM-5   |Info   |    3|Wrote formal verification information.            |
|CFM-209 |Warning|    3|Multiple LEC pin constraints added to the dofile. |
|        |       |     |The constraints needed to disable test mode are   |
|        |       |     | not trivial. It is possible that some valid      |
|        |       |     | functional modes will be excluded from the formal|
|        |       |     | verification process. Review the constraints to  |
|        |       |     | ensure they are all expected and appropriate.    |
|CFM-655 |Warning|    4|Writing DFT constraints in the dofile.            |
|        |       |     |Carefully review the constraints to ensure that   |
|        |       |     | functional logic is not excluded from            |
|        |       |     | verification.                                    |
|DFT-100 |Info   |    6|Added DFT object.                                 |
|DFT-325 |Warning|    2|Clock Gating Integrated cells have been avoided in|
|        |       |     | the technology libraries.                        |
|        |       |     |DFT logic in some cases may require Clock Gating  |
|        |       |     | Integrated cells to correctly build the scan     |
|        |       |     | structures.  Clock Gating Integrated cells should|
|        |       |     | be made usable prior to mapping the design or    |
|        |       |     | when inserting DFT logic into a mapped design.   |
|PA-7    |Info   |    8|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|PHYS-752|Info   |    1|Partition Based Synthesis execution skipped.      |
|SYNTH-2 |Info   |    1|Done synthesizing.                                |
|SYNTH-4 |Info   |    1|Mapping.                                          |
|SYNTH-5 |Info   |    1|Done mapping.                                     |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                         |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'I2CAndMemory'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_test.tcl) 188: syn_opt -incremental
Warning : This command option will be obsolete in a next major release. [TUI-42]
        : option: '-incremental'
        : Obsolete. No longer supported.
Error   : The selected flow setting has been removed. [SYNTH-29] [syn_opt]
        : Option '-incremental' is deprecated and won't be supported from next release. It is recommended to use syn_opt and remove  usage of '-incremental'.

        : Contact Cadence support to understand current flows.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.508
Via Resistance      : 7.849 ohm (from qrc_tech_file)
Site size           : 5.040 um (from lef [tech+cell])

                                   Capacitance    
  Layer                             / Length           Data source:
Name        Direction Utilization  (pF/micron)         qrc_tech_file
--------------------------------------------------
MET1            H         0.00        0.000327    
MET2            V         1.00        0.000285    
MET3            H         1.00        0.000284    
MET4            V         1.00        0.000283    
METTP           H         1.00        0.000281    
METTPL          V         1.00        0.000401 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                    Resistance     
  Layer                              / Length           Data source:
Name        Direction Utilization  (ohm/micron)         qrc_tech_file
---------------------------------------------------
MET1            H         0.00         0.555530    
MET2            V         1.00         0.440223    
MET3            H         1.00         0.440223    
MET4            V         1.00         0.440223    
METTP           H         1.00         0.118893    
METTPL          V         1.00         0.005885 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
MET1            H         0.00         0.230000    
MET2            V         1.00         0.280000    
MET3            H         1.00         0.280000    
MET4            V         1.00         0.280000    
METTP           H         1.00         0.440000    
METTPL          V         1.00         3.000000 ** 

** = 'METTPL' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'I2CAndMemory' using 'high' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 93932        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                93926        0         0         0        0        0
-------------------------------------------------------------------------------
 hi_fo_buf                 93926        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         1  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93926        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  93926        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  93926        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 93926        0         0         0        0        0
 rem_buf                   93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         1  (        1 /        1 )  0.01
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
    seq_res_area         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.11
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        15  (        0 /       15 )  0.01
       area_down         1  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.03
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
         crr_220         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_200         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_300         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_400         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_111         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_210         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_110         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_101         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_201         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
         crr_211         0  (        0 /        0 )  0.00
        crr_glob         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00
 init_drc                  93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
            fopt         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
       crr_local         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00

 init_area                 93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         0  (        0 /        0 )  0.00
       gate_comp         4  (        0 /        0 )  0.11
       gcomp_mog         0  (        0 /        0 )  0.03
       glob_area        15  (        0 /       15 )  0.01
       area_down         1  (        0 /        0 )  0.03
      size_n_buf         0  (        0 /        0 )  0.01
  gate_deco_area         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
        crit_msz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_swap         0  (        0 /        0 )  0.00
       mux2_swap         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       load_swap         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
       load_isol         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
        move_for         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
          rem_bi         0  (        0 /        0 )  0.00
         offload         0  (        0 /        0 )  0.00
           phase         0  (        0 /        0 )  0.00
        in_phase         0  (        0 /        0 )  0.00
       merge_bit         0  (        0 /        0 )  0.00
     merge_idrvr         0  (        0 /        0 )  0.00
     merge_iload         0  (        0 /        0 )  0.00
    merge_idload         0  (        0 /        0 )  0.00
      merge_drvr         0  (        0 /        0 )  0.00
      merge_load         0  (        0 /        0 )  0.00
          decomp         0  (        0 /        0 )  0.00
        p_decomp         0  (        0 /        0 )  0.00
        levelize         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
      mux_retime         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                  93908        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
       crit_slew         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------------
|   Id   |  Sev  |Count|                   Message Text                   |
---------------------------------------------------------------------------
|PA-7    |Info   |    2|Resetting power analysis results.                 |
|        |       |     |All computed switching activities are removed.    |
|SYNTH-7 |Info   |    1|Incrementally optimizing.                         |
|SYNTH-8 |Info   |    1|Done incrementally optimizing.                    |
|SYNTH-29|Error  |    1|The selected flow setting has been removed.       |
|        |       |     |Contact Cadence support to understand current     |
|        |       |     | flows.                                           |
|TUI-42  |Warning|    1|This command option will be obsolete in a next    |
|        |       |     | major release.                                   |
|        |       |     |Obsolete. No longer supported.                    |
---------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'I2CAndMemory'.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt_incr
@file(genus_test.tcl) 196: check_design -all >  ${REPORTS_DIR}/Post_Syn/Check_design_all_post_syn.txt

@file(genus_test.tcl) 197: check_timing_intent > ${REPORTS_DIR}/Post_Syn/Check_timing_intent_post_syn.rpt
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:I2CAndMemory/PVT_1_80_V_TYP_VIEW'.
Info    : Timing analysis will be done for this view. [TUI-744]
        : View is 'analysis_view:I2CAndMemory/PVT_1_80_V_WC_VIEW'.
@file(genus_test.tcl) 198: check_design -constant >${REPORTS_DIR}/Post_Syn/Check_design_constant_post_syn.txt


 	 Check Design Report (c)
	 ------------------- 

  Constant Pin(s)
  ----------------
design 'I2CAndMemory' has the following constant input combinational pin(s)
pin:I2CAndMemory/i2c_inst/sda_out_tri__3680/A
Total number of constant combinational pins in design 'I2CAndMemory' : 1

design 'I2CAndMemory' has the following constant input sequential pin(s)
pin:I2CAndMemory/i2c_inst/Data_out_reg[0]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[5]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[6]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[7]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[0]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[1]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[2]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[3]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[4]/SE
pin:I2CAndMemory/i2c_inst/Reg_addr_reg[5]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[1]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[2]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[3]/SE
pin:I2CAndMemory/i2c_inst/Data_out_reg[4]/SE
pin:I2CAndMemory/i2c_inst/read_only_reg_reg/SE
pin:I2CAndMemory/i2c_inst/sda_sync_reg[1]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[7]/SE
pin:I2CAndMemory/i2c_inst/Reg_read_reg/SE
pin:I2CAndMemory/i2c_inst/clk_cnt_reg[1]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[6]/SE
pin:I2CAndMemory/i2c_inst/rw_bit_reg/SE
pin:I2CAndMemory/i2c_inst/Reg_write_reg/SE
pin:I2CAndMemory/i2c_inst/stop_cond_reg/SE
pin:I2CAndMemory/i2c_inst/clk_cnt_reg[0]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[3]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[4]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[5]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[0]/SE
pin:I2CAndMemory/i2c_inst/bit_cnt_reg[3]/SE
pin:I2CAndMemory/i2c_inst/bit_cnt_reg[1]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[2]/SE
pin:I2CAndMemory/i2c_inst/state_reg[2]/SE
pin:I2CAndMemory/i2c_inst/shift_reg_reg[1]/SE
pin:I2CAndMemory/i2c_inst/bit_cnt_reg[0]/SE
pin:I2CAndMemory/i2c_inst/bit_cnt_reg[2]/SE
pin:I2CAndMemory/i2c_inst/state_reg[1]/SE
pin:I2CAndMemory/i2c_inst/state_reg[0]/SE
pin:I2CAndMemory/i2c_inst/state_reg[3]/SE
pin:I2CAndMemory/i2c_inst/sda_sync_reg[0]/SE
pin:I2CAndMemory/i2c_inst/start_cond_reg/SE
pin:I2CAndMemory/i2c_inst/sda_en_reg/SE
pin:I2CAndMemory/i2c_inst/scl_rising_reg/SE
pin:I2CAndMemory/i2c_inst/sda_out_reg297/SE
pin:I2CAndMemory/i2c_inst/sda_sync_reg[2]/SE
pin:I2CAndMemory/i2c_inst/scl_falling_reg/SE
pin:I2CAndMemory/i2c_inst/scl_sync_reg[2]/SE
pin:I2CAndMemory/i2c_inst/scl_sync_reg[1]/SE
pin:I2CAndMemory/i2c_inst/scl_sync_reg[0]/SE
pin:I2CAndMemory/mem_inst/Amp_EN_reg[0]/SE
pin:I2CAndMemory/mem_inst/Amp_EN_reg[1]/SE
pin:I2CAndMemory/mem_inst/Amp_EN_reg[2]/SE
pin:I2CAndMemory/mem_inst/CP_reset_reg[0]/SE
pin:I2CAndMemory/mem_inst/CP_reset_reg[1]/SE
pin:I2CAndMemory/mem_inst/CP_reset_reg[2]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[0][0]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[0][1]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[0][2]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[1][0]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[1][1]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[1][2]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[2][0]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[2][1]/SE
pin:I2CAndMemory/mem_inst/CS_control_reg[2][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[0][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[1][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[2][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[3][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[4][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[5][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[6][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[7][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[8][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[9][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[10][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[11][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[12][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[13][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[14][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[15][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[16][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[17][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[18][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[19][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[20][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[21][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[22][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[23][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[24][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[25][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[26][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[27][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[28][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[29][7]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][0]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][1]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][2]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][3]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][4]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][5]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][6]/SE
pin:I2CAndMemory/mem_inst/DAC_out_reg[30][7]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[0]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[1]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[2]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[3]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[4]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[5]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[6]/SE
pin:I2CAndMemory/mem_inst/Data_out_reg[7]/SE
pin:I2CAndMemory/mem_inst/Timer_EN_reg[0]/SE
pin:I2CAndMemory/mem_inst/Timer_EN_reg[1]/SE
pin:I2CAndMemory/mem_inst/Timer_EN_reg[2]/SE
pin:I2CAndMemory/mem_inst/Timer_FEN_reg[0]/SE
pin:I2CAndMemory/mem_inst/Timer_FEN_reg[1]/SE
pin:I2CAndMemory/mem_inst/Timer_FEN_reg[2]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[0]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[1]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[2]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[3]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[4]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[5]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[6]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[7]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[8]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[9]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[10]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[11]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[12]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[13]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[14]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[15]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[16]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[17]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[18]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[19]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[20]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[21]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[22]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[23]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[24]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[25]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[26]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[27]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[28]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[29]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[30]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[31]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[32]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[33]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[34]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[35]/SE
pin:I2CAndMemory/mem_inst/registers_en_reg[36]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[0][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[1][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[2][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[3][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[4][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[5][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[6][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[7][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[8][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[9][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[10][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[11][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[12][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[13][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[14][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[15][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[16][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[17][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[18][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[19][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[20][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[21][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[22][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[23][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[24][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[25][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[26][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[27][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[28][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[29][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[30][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[31][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[32][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[33][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[34][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[35][7]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][0]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][1]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][2]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][3]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][4]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][5]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][6]/SE
pin:I2CAndMemory/mem_inst/registers_reg[36][7]/SE
pin:I2CAndMemory/mem_inst/rw_en_reg/SE
Total number of constant sequential pins in design 'I2CAndMemory' : 659

No constant hierarchical pin(s) in design 'I2CAndMemory'

No constant connected ports in design 'I2CAndMemory'

  Done Checking the design.
@file(genus_test.tcl) 205: report_qor -levels_of_logic > ${REPORTS_DIR}/report_qor.rpt
@file(genus_test.tcl) 209: report_area -detail > ${REPORTS_DIR}/report_area_detailed.rpt
@file(genus_test.tcl) 213: report_timing -nets -max_paths 100 > ${REPORTS_DIR}/report_timing.rpt
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'I2CAndMemory'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
@file(genus_test.tcl) 217: report_gates > ${REPORTS_DIR}/gates.rpt
@file(genus_test.tcl) 221: report_power > ${REPORTS_DIR}/power.rpt
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : I2CAndMemory
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0008 [PwrInfo] Analysis view used  : delay corner =
       : PVT_1_80_V_TYP_DELAY, mode = PVT_1_80_V_TYP_VIEW, interconnect =
       : TYP_RC.
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=7, Warn=2, Error=0, Fatal=0
Output file: /home/p/paschalk/Desktop/I2C_Memory/flows/genus/Genus_Results/Test/Genus_Reports/power.rpt
@file(genus_test.tcl) 229: report_qor -levels_of_logic -view PVT_1_80_V_BC_VIEW > ${REPORTS_DIR}/PVT_1_80_V_BC_VIEW/BC_report_qor.rpt
Error   : Invalid option. [RPT-37] [::report::qor::report_qor]
        : The given view 'analysis_view:I2CAndMemory/PVT_1_80_V_BC_VIEW' is not active. QoR analysis is performed only for active views.
        : See the command help or the Command Reference for more information.
#@ End verbose source ./TCLs/genus_test.tcl

Encountered problems processing file: TCLs/genus_test.tcl
WARNING: This version of the tool is 815 days old.
