IF :LNOT: :DEF: _MC_REG_S
_MC_REG_S EQU 1

BANK0_ADDR_ADDRESS                       EQU 0x0c004000
BANK0_ADDR_SIZE_MSB                      EQU 31
BANK0_ADDR_SIZE_LSB                      EQU 28
BANK0_ADDR_SIZE_MASK                     EQU 0xf0000000
BANK0_ADDR_BASE_MSB                      EQU 27
BANK0_ADDR_BASE_LSB                      EQU 10
BANK0_ADDR_BASE_MASK                     EQU 0x0ffffc00

BANK0_CONFIG_ADDRESS                     EQU 0x0c004004
BANK0_CONFIG_ENABLE_MSB                  EQU 31
BANK0_CONFIG_ENABLE_LSB                  EQU 31
BANK0_CONFIG_ENABLE_MASK                 EQU 0x80000000
BANK0_CONFIG_WIDTH_MSB                   EQU 28
BANK0_CONFIG_WIDTH_LSB                   EQU 28
BANK0_CONFIG_WIDTH_MASK                  EQU 0x10000000
BANK0_CONFIG_PROTECT_MSB                 EQU 26
BANK0_CONFIG_PROTECT_LSB                 EQU 26
BANK0_CONFIG_PROTECT_MASK                EQU 0x04000000
BANK0_CONFIG_WB_ENABLE_MSB               EQU 25
BANK0_CONFIG_WB_ENABLE_LSB               EQU 25
BANK0_CONFIG_WB_ENABLE_MASK              EQU 0x02000000
BANK0_CONFIG_WB_FLUSH_MSB                EQU 24
BANK0_CONFIG_WB_FLUSH_LSB                EQU 24
BANK0_CONFIG_WB_FLUSH_MASK               EQU 0x01000000
BANK0_CONFIG_SCALE_MSB                   EQU 21
BANK0_CONFIG_SCALE_LSB                   EQU 20
BANK0_CONFIG_SCALE_MASK                  EQU 0x00300000
BANK0_CONFIG_HOLDOFF_MSB                 EQU 19
BANK0_CONFIG_HOLDOFF_LSB                 EQU 16
BANK0_CONFIG_HOLDOFF_MASK                EQU 0x000f0000
BANK0_CONFIG_TIMER3_MSB                  EQU 15
BANK0_CONFIG_TIMER3_LSB                  EQU 12
BANK0_CONFIG_TIMER3_MASK                 EQU 0x0000f000
BANK0_CONFIG_TIMER2_MSB                  EQU 11
BANK0_CONFIG_TIMER2_LSB                  EQU 8
BANK0_CONFIG_TIMER2_MASK                 EQU 0x00000f00
BANK0_CONFIG_TIMER1_MSB                  EQU 7
BANK0_CONFIG_TIMER1_LSB                  EQU 4
BANK0_CONFIG_TIMER1_MASK                 EQU 0x000000f0
BANK0_CONFIG_TIMER0_MSB                  EQU 3
BANK0_CONFIG_TIMER0_LSB                  EQU 0
BANK0_CONFIG_TIMER0_MASK                 EQU 0x0000000f

BANK0_READ_ADDRESS                       EQU 0x0c004008
BANK0_READ_ENABLE_WAIT_MSB               EQU 31
BANK0_READ_ENABLE_WAIT_LSB               EQU 31
BANK0_READ_ENABLE_WAIT_MASK              EQU 0x80000000
BANK0_READ_WAIT_EVENT_MSB                EQU 30
BANK0_READ_WAIT_EVENT_LSB                EQU 28
BANK0_READ_WAIT_EVENT_MASK               EQU 0x70000000
BANK0_READ_END_EVENT_MSB                 EQU 26
BANK0_READ_END_EVENT_LSB                 EQU 24
BANK0_READ_END_EVENT_MASK                EQU 0x07000000
BANK0_READ_BURST_END_EVENT_MSB           EQU 22
BANK0_READ_BURST_END_EVENT_LSB           EQU 20
BANK0_READ_BURST_END_EVENT_MASK          EQU 0x00700000
BANK0_READ_BURST_START_EVENT_MSB         EQU 18
BANK0_READ_BURST_START_EVENT_LSB         EQU 16
BANK0_READ_BURST_START_EVENT_MASK        EQU 0x00070000
BANK0_READ_EVENT3_DC_MSB                 EQU 15
BANK0_READ_EVENT3_DC_LSB                 EQU 15
BANK0_READ_EVENT3_DC_MASK                EQU 0x00008000
BANK0_READ_EVENT3_BE_MSB                 EQU 14
BANK0_READ_EVENT3_BE_LSB                 EQU 14
BANK0_READ_EVENT3_BE_MASK                EQU 0x00004000
BANK0_READ_EVENT3_OE_MSB                 EQU 13
BANK0_READ_EVENT3_OE_LSB                 EQU 13
BANK0_READ_EVENT3_OE_MASK                EQU 0x00002000
BANK0_READ_EVENT3_CS_MSB                 EQU 12
BANK0_READ_EVENT3_CS_LSB                 EQU 12
BANK0_READ_EVENT3_CS_MASK                EQU 0x00001000
BANK0_READ_EVENT2_DC_MSB                 EQU 11
BANK0_READ_EVENT2_DC_LSB                 EQU 11
BANK0_READ_EVENT2_DC_MASK                EQU 0x00000800
BANK0_READ_EVENT2_BE_MSB                 EQU 10
BANK0_READ_EVENT2_BE_LSB                 EQU 10
BANK0_READ_EVENT2_BE_MASK                EQU 0x00000400
BANK0_READ_EVENT2_OE_MSB                 EQU 9
BANK0_READ_EVENT2_OE_LSB                 EQU 9
BANK0_READ_EVENT2_OE_MASK                EQU 0x00000200
BANK0_READ_EVENT2_CS_MSB                 EQU 8
BANK0_READ_EVENT2_CS_LSB                 EQU 8
BANK0_READ_EVENT2_CS_MASK                EQU 0x00000100
BANK0_READ_EVENT1_DC_MSB                 EQU 7
BANK0_READ_EVENT1_DC_LSB                 EQU 7
BANK0_READ_EVENT1_DC_MASK                EQU 0x00000080
BANK0_READ_EVENT1_BE_MSB                 EQU 6
BANK0_READ_EVENT1_BE_LSB                 EQU 6
BANK0_READ_EVENT1_BE_MASK                EQU 0x00000040
BANK0_READ_EVENT1_OE_MSB                 EQU 5
BANK0_READ_EVENT1_OE_LSB                 EQU 5
BANK0_READ_EVENT1_OE_MASK                EQU 0x00000020
BANK0_READ_EVENT1_CS_MSB                 EQU 4
BANK0_READ_EVENT1_CS_LSB                 EQU 4
BANK0_READ_EVENT1_CS_MASK                EQU 0x00000010
BANK0_READ_EVENT0_DC_MSB                 EQU 3
BANK0_READ_EVENT0_DC_LSB                 EQU 3
BANK0_READ_EVENT0_DC_MASK                EQU 0x00000008
BANK0_READ_EVENT0_BE_MSB                 EQU 2
BANK0_READ_EVENT0_BE_LSB                 EQU 2
BANK0_READ_EVENT0_BE_MASK                EQU 0x00000004
BANK0_READ_EVENT0_OE_MSB                 EQU 1
BANK0_READ_EVENT0_OE_LSB                 EQU 1
BANK0_READ_EVENT0_OE_MASK                EQU 0x00000002
BANK0_READ_EVENT0_CS_MSB                 EQU 0
BANK0_READ_EVENT0_CS_LSB                 EQU 0
BANK0_READ_EVENT0_CS_MASK                EQU 0x00000001

BANK0_WRITE_ADDRESS                      EQU 0x0c00400c
BANK0_WRITE_ENABLE_WAIT_MSB              EQU 31
BANK0_WRITE_ENABLE_WAIT_LSB              EQU 31
BANK0_WRITE_ENABLE_WAIT_MASK             EQU 0x80000000
BANK0_WRITE_WAIT_EVENT_MSB               EQU 30
BANK0_WRITE_WAIT_EVENT_LSB               EQU 28
BANK0_WRITE_WAIT_EVENT_MASK              EQU 0x70000000
BANK0_WRITE_END_EVENT_MSB                EQU 26
BANK0_WRITE_END_EVENT_LSB                EQU 24
BANK0_WRITE_END_EVENT_MASK               EQU 0x07000000
BANK0_WRITE_BURST_END_EVENT_MSB          EQU 22
BANK0_WRITE_BURST_END_EVENT_LSB          EQU 20
BANK0_WRITE_BURST_END_EVENT_MASK         EQU 0x00700000
BANK0_WRITE_BURST_START_EVENT_MSB        EQU 18
BANK0_WRITE_BURST_START_EVENT_LSB        EQU 16
BANK0_WRITE_BURST_START_EVENT_MASK       EQU 0x00070000
BANK0_WRITE_EVENT3_BE_MSB                EQU 14
BANK0_WRITE_EVENT3_BE_LSB                EQU 14
BANK0_WRITE_EVENT3_BE_MASK               EQU 0x00004000
BANK0_WRITE_EVENT3_WE_MSB                EQU 13
BANK0_WRITE_EVENT3_WE_LSB                EQU 13
BANK0_WRITE_EVENT3_WE_MASK               EQU 0x00002000
BANK0_WRITE_EVENT3_CS_MSB                EQU 12
BANK0_WRITE_EVENT3_CS_LSB                EQU 12
BANK0_WRITE_EVENT3_CS_MASK               EQU 0x00001000
BANK0_WRITE_EVENT2_BE_MSB                EQU 10
BANK0_WRITE_EVENT2_BE_LSB                EQU 10
BANK0_WRITE_EVENT2_BE_MASK               EQU 0x00000400
BANK0_WRITE_EVENT2_WE_MSB                EQU 9
BANK0_WRITE_EVENT2_WE_LSB                EQU 9
BANK0_WRITE_EVENT2_WE_MASK               EQU 0x00000200
BANK0_WRITE_EVENT2_CS_MSB                EQU 8
BANK0_WRITE_EVENT2_CS_LSB                EQU 8
BANK0_WRITE_EVENT2_CS_MASK               EQU 0x00000100
BANK0_WRITE_EVENT1_BE_MSB                EQU 6
BANK0_WRITE_EVENT1_BE_LSB                EQU 6
BANK0_WRITE_EVENT1_BE_MASK               EQU 0x00000040
BANK0_WRITE_EVENT1_WE_MSB                EQU 5
BANK0_WRITE_EVENT1_WE_LSB                EQU 5
BANK0_WRITE_EVENT1_WE_MASK               EQU 0x00000020
BANK0_WRITE_EVENT1_CS_MSB                EQU 4
BANK0_WRITE_EVENT1_CS_LSB                EQU 4
BANK0_WRITE_EVENT1_CS_MASK               EQU 0x00000010
BANK0_WRITE_EVENT0_BE_MSB                EQU 2
BANK0_WRITE_EVENT0_BE_LSB                EQU 2
BANK0_WRITE_EVENT0_BE_MASK               EQU 0x00000004
BANK0_WRITE_EVENT0_WE_MSB                EQU 1
BANK0_WRITE_EVENT0_WE_LSB                EQU 1
BANK0_WRITE_EVENT0_WE_MASK               EQU 0x00000002
BANK0_WRITE_EVENT0_CS_MSB                EQU 0
BANK0_WRITE_EVENT0_CS_LSB                EQU 0
BANK0_WRITE_EVENT0_CS_MASK               EQU 0x00000001

BANK1_ADDR_ADDRESS                       EQU 0x0c004010
BANK1_ADDR_SIZE_MSB                      EQU 31
BANK1_ADDR_SIZE_LSB                      EQU 28
BANK1_ADDR_SIZE_MASK                     EQU 0xf0000000
BANK1_ADDR_BASE_MSB                      EQU 27
BANK1_ADDR_BASE_LSB                      EQU 10
BANK1_ADDR_BASE_MASK                     EQU 0x0ffffc00

BANK1_CONFIG_ADDRESS                     EQU 0x0c004014
BANK1_CONFIG_ENABLE_MSB                  EQU 31
BANK1_CONFIG_ENABLE_LSB                  EQU 31
BANK1_CONFIG_ENABLE_MASK                 EQU 0x80000000
BANK1_CONFIG_WIDTH_MSB                   EQU 28
BANK1_CONFIG_WIDTH_LSB                   EQU 28
BANK1_CONFIG_WIDTH_MASK                  EQU 0x10000000
BANK1_CONFIG_PROTECT_MSB                 EQU 26
BANK1_CONFIG_PROTECT_LSB                 EQU 26
BANK1_CONFIG_PROTECT_MASK                EQU 0x04000000
BANK1_CONFIG_WB_ENABLE_MSB               EQU 25
BANK1_CONFIG_WB_ENABLE_LSB               EQU 25
BANK1_CONFIG_WB_ENABLE_MASK              EQU 0x02000000
BANK1_CONFIG_WB_FLUSH_MSB                EQU 24
BANK1_CONFIG_WB_FLUSH_LSB                EQU 24
BANK1_CONFIG_WB_FLUSH_MASK               EQU 0x01000000
BANK1_CONFIG_SCALE_MSB                   EQU 21
BANK1_CONFIG_SCALE_LSB                   EQU 20
BANK1_CONFIG_SCALE_MASK                  EQU 0x00300000
BANK1_CONFIG_HOLDOFF_MSB                 EQU 19
BANK1_CONFIG_HOLDOFF_LSB                 EQU 16
BANK1_CONFIG_HOLDOFF_MASK                EQU 0x000f0000
BANK1_CONFIG_TIMER3_MSB                  EQU 15
BANK1_CONFIG_TIMER3_LSB                  EQU 12
BANK1_CONFIG_TIMER3_MASK                 EQU 0x0000f000
BANK1_CONFIG_TIMER2_MSB                  EQU 11
BANK1_CONFIG_TIMER2_LSB                  EQU 8
BANK1_CONFIG_TIMER2_MASK                 EQU 0x00000f00
BANK1_CONFIG_TIMER1_MSB                  EQU 7
BANK1_CONFIG_TIMER1_LSB                  EQU 4
BANK1_CONFIG_TIMER1_MASK                 EQU 0x000000f0
BANK1_CONFIG_TIMER0_MSB                  EQU 3
BANK1_CONFIG_TIMER0_LSB                  EQU 0
BANK1_CONFIG_TIMER0_MASK                 EQU 0x0000000f

BANK1_READ_ADDRESS                       EQU 0x0c004018
BANK1_READ_ENABLE_WAIT_MSB               EQU 31
BANK1_READ_ENABLE_WAIT_LSB               EQU 31
BANK1_READ_ENABLE_WAIT_MASK              EQU 0x80000000
BANK1_READ_WAIT_EVENT_MSB                EQU 30
BANK1_READ_WAIT_EVENT_LSB                EQU 28
BANK1_READ_WAIT_EVENT_MASK               EQU 0x70000000
BANK1_READ_END_EVENT_MSB                 EQU 26
BANK1_READ_END_EVENT_LSB                 EQU 24
BANK1_READ_END_EVENT_MASK                EQU 0x07000000
BANK1_READ_BURST_END_EVENT_MSB           EQU 22
BANK1_READ_BURST_END_EVENT_LSB           EQU 20
BANK1_READ_BURST_END_EVENT_MASK          EQU 0x00700000
BANK1_READ_BURST_START_EVENT_MSB         EQU 18
BANK1_READ_BURST_START_EVENT_LSB         EQU 16
BANK1_READ_BURST_START_EVENT_MASK        EQU 0x00070000
BANK1_READ_EVENT3_DC_MSB                 EQU 15
BANK1_READ_EVENT3_DC_LSB                 EQU 15
BANK1_READ_EVENT3_DC_MASK                EQU 0x00008000
BANK1_READ_EVENT3_BE_MSB                 EQU 14
BANK1_READ_EVENT3_BE_LSB                 EQU 14
BANK1_READ_EVENT3_BE_MASK                EQU 0x00004000
BANK1_READ_EVENT3_OE_MSB                 EQU 13
BANK1_READ_EVENT3_OE_LSB                 EQU 13
BANK1_READ_EVENT3_OE_MASK                EQU 0x00002000
BANK1_READ_EVENT3_CS_MSB                 EQU 12
BANK1_READ_EVENT3_CS_LSB                 EQU 12
BANK1_READ_EVENT3_CS_MASK                EQU 0x00001000
BANK1_READ_EVENT2_DC_MSB                 EQU 11
BANK1_READ_EVENT2_DC_LSB                 EQU 11
BANK1_READ_EVENT2_DC_MASK                EQU 0x00000800
BANK1_READ_EVENT2_BE_MSB                 EQU 10
BANK1_READ_EVENT2_BE_LSB                 EQU 10
BANK1_READ_EVENT2_BE_MASK                EQU 0x00000400
BANK1_READ_EVENT2_OE_MSB                 EQU 9
BANK1_READ_EVENT2_OE_LSB                 EQU 9
BANK1_READ_EVENT2_OE_MASK                EQU 0x00000200
BANK1_READ_EVENT2_CS_MSB                 EQU 8
BANK1_READ_EVENT2_CS_LSB                 EQU 8
BANK1_READ_EVENT2_CS_MASK                EQU 0x00000100
BANK1_READ_EVENT1_DC_MSB                 EQU 7
BANK1_READ_EVENT1_DC_LSB                 EQU 7
BANK1_READ_EVENT1_DC_MASK                EQU 0x00000080
BANK1_READ_EVENT1_BE_MSB                 EQU 6
BANK1_READ_EVENT1_BE_LSB                 EQU 6
BANK1_READ_EVENT1_BE_MASK                EQU 0x00000040
BANK1_READ_EVENT1_OE_MSB                 EQU 5
BANK1_READ_EVENT1_OE_LSB                 EQU 5
BANK1_READ_EVENT1_OE_MASK                EQU 0x00000020
BANK1_READ_EVENT1_CS_MSB                 EQU 4
BANK1_READ_EVENT1_CS_LSB                 EQU 4
BANK1_READ_EVENT1_CS_MASK                EQU 0x00000010
BANK1_READ_EVENT0_DC_MSB                 EQU 3
BANK1_READ_EVENT0_DC_LSB                 EQU 3
BANK1_READ_EVENT0_DC_MASK                EQU 0x00000008
BANK1_READ_EVENT0_BE_MSB                 EQU 2
BANK1_READ_EVENT0_BE_LSB                 EQU 2
BANK1_READ_EVENT0_BE_MASK                EQU 0x00000004
BANK1_READ_EVENT0_OE_MSB                 EQU 1
BANK1_READ_EVENT0_OE_LSB                 EQU 1
BANK1_READ_EVENT0_OE_MASK                EQU 0x00000002
BANK1_READ_EVENT0_CS_MSB                 EQU 0
BANK1_READ_EVENT0_CS_LSB                 EQU 0
BANK1_READ_EVENT0_CS_MASK                EQU 0x00000001

BANK1_WRITE_ADDRESS                      EQU 0x0c00401c
BANK1_WRITE_ENABLE_WAIT_MSB              EQU 31
BANK1_WRITE_ENABLE_WAIT_LSB              EQU 31
BANK1_WRITE_ENABLE_WAIT_MASK             EQU 0x80000000
BANK1_WRITE_WAIT_EVENT_MSB               EQU 30
BANK1_WRITE_WAIT_EVENT_LSB               EQU 28
BANK1_WRITE_WAIT_EVENT_MASK              EQU 0x70000000
BANK1_WRITE_END_EVENT_MSB                EQU 26
BANK1_WRITE_END_EVENT_LSB                EQU 24
BANK1_WRITE_END_EVENT_MASK               EQU 0x07000000
BANK1_WRITE_BURST_END_EVENT_MSB          EQU 22
BANK1_WRITE_BURST_END_EVENT_LSB          EQU 20
BANK1_WRITE_BURST_END_EVENT_MASK         EQU 0x00700000
BANK1_WRITE_BURST_START_EVENT_MSB        EQU 18
BANK1_WRITE_BURST_START_EVENT_LSB        EQU 16
BANK1_WRITE_BURST_START_EVENT_MASK       EQU 0x00070000
BANK1_WRITE_EVENT3_BE_MSB                EQU 14
BANK1_WRITE_EVENT3_BE_LSB                EQU 14
BANK1_WRITE_EVENT3_BE_MASK               EQU 0x00004000
BANK1_WRITE_EVENT3_WE_MSB                EQU 13
BANK1_WRITE_EVENT3_WE_LSB                EQU 13
BANK1_WRITE_EVENT3_WE_MASK               EQU 0x00002000
BANK1_WRITE_EVENT3_CS_MSB                EQU 12
BANK1_WRITE_EVENT3_CS_LSB                EQU 12
BANK1_WRITE_EVENT3_CS_MASK               EQU 0x00001000
BANK1_WRITE_EVENT2_BE_MSB                EQU 10
BANK1_WRITE_EVENT2_BE_LSB                EQU 10
BANK1_WRITE_EVENT2_BE_MASK               EQU 0x00000400
BANK1_WRITE_EVENT2_WE_MSB                EQU 9
BANK1_WRITE_EVENT2_WE_LSB                EQU 9
BANK1_WRITE_EVENT2_WE_MASK               EQU 0x00000200
BANK1_WRITE_EVENT2_CS_MSB                EQU 8
BANK1_WRITE_EVENT2_CS_LSB                EQU 8
BANK1_WRITE_EVENT2_CS_MASK               EQU 0x00000100
BANK1_WRITE_EVENT1_BE_MSB                EQU 6
BANK1_WRITE_EVENT1_BE_LSB                EQU 6
BANK1_WRITE_EVENT1_BE_MASK               EQU 0x00000040
BANK1_WRITE_EVENT1_WE_MSB                EQU 5
BANK1_WRITE_EVENT1_WE_LSB                EQU 5
BANK1_WRITE_EVENT1_WE_MASK               EQU 0x00000020
BANK1_WRITE_EVENT1_CS_MSB                EQU 4
BANK1_WRITE_EVENT1_CS_LSB                EQU 4
BANK1_WRITE_EVENT1_CS_MASK               EQU 0x00000010
BANK1_WRITE_EVENT0_BE_MSB                EQU 2
BANK1_WRITE_EVENT0_BE_LSB                EQU 2
BANK1_WRITE_EVENT0_BE_MASK               EQU 0x00000004
BANK1_WRITE_EVENT0_WE_MSB                EQU 1
BANK1_WRITE_EVENT0_WE_LSB                EQU 1
BANK1_WRITE_EVENT0_WE_MASK               EQU 0x00000002
BANK1_WRITE_EVENT0_CS_MSB                EQU 0
BANK1_WRITE_EVENT0_CS_LSB                EQU 0
BANK1_WRITE_EVENT0_CS_MASK               EQU 0x00000001

BANK2_ADDR_ADDRESS                       EQU 0x0c004020
BANK2_ADDR_SIZE_MSB                      EQU 31
BANK2_ADDR_SIZE_LSB                      EQU 28
BANK2_ADDR_SIZE_MASK                     EQU 0xf0000000
BANK2_ADDR_BASE_MSB                      EQU 27
BANK2_ADDR_BASE_LSB                      EQU 10
BANK2_ADDR_BASE_MASK                     EQU 0x0ffffc00

BANK2_CONFIG_ADDRESS                     EQU 0x0c004024
BANK2_CONFIG_ENABLE_MSB                  EQU 31
BANK2_CONFIG_ENABLE_LSB                  EQU 31
BANK2_CONFIG_ENABLE_MASK                 EQU 0x80000000
BANK2_CONFIG_WIDTH_MSB                   EQU 28
BANK2_CONFIG_WIDTH_LSB                   EQU 28
BANK2_CONFIG_WIDTH_MASK                  EQU 0x10000000
BANK2_CONFIG_PROTECT_MSB                 EQU 26
BANK2_CONFIG_PROTECT_LSB                 EQU 26
BANK2_CONFIG_PROTECT_MASK                EQU 0x04000000
BANK2_CONFIG_WB_ENABLE_MSB               EQU 25
BANK2_CONFIG_WB_ENABLE_LSB               EQU 25
BANK2_CONFIG_WB_ENABLE_MASK              EQU 0x02000000
BANK2_CONFIG_WB_FLUSH_MSB                EQU 24
BANK2_CONFIG_WB_FLUSH_LSB                EQU 24
BANK2_CONFIG_WB_FLUSH_MASK               EQU 0x01000000
BANK2_CONFIG_SCALE_MSB                   EQU 21
BANK2_CONFIG_SCALE_LSB                   EQU 20
BANK2_CONFIG_SCALE_MASK                  EQU 0x00300000
BANK2_CONFIG_HOLDOFF_MSB                 EQU 19
BANK2_CONFIG_HOLDOFF_LSB                 EQU 16
BANK2_CONFIG_HOLDOFF_MASK                EQU 0x000f0000
BANK2_CONFIG_TIMER3_MSB                  EQU 15
BANK2_CONFIG_TIMER3_LSB                  EQU 12
BANK2_CONFIG_TIMER3_MASK                 EQU 0x0000f000
BANK2_CONFIG_TIMER2_MSB                  EQU 11
BANK2_CONFIG_TIMER2_LSB                  EQU 8
BANK2_CONFIG_TIMER2_MASK                 EQU 0x00000f00
BANK2_CONFIG_TIMER1_MSB                  EQU 7
BANK2_CONFIG_TIMER1_LSB                  EQU 4
BANK2_CONFIG_TIMER1_MASK                 EQU 0x000000f0
BANK2_CONFIG_TIMER0_MSB                  EQU 3
BANK2_CONFIG_TIMER0_LSB                  EQU 0
BANK2_CONFIG_TIMER0_MASK                 EQU 0x0000000f

BANK2_READ_ADDRESS                       EQU 0x0c004028
BANK2_READ_ENABLE_WAIT_MSB               EQU 31
BANK2_READ_ENABLE_WAIT_LSB               EQU 31
BANK2_READ_ENABLE_WAIT_MASK              EQU 0x80000000
BANK2_READ_WAIT_EVENT_MSB                EQU 30
BANK2_READ_WAIT_EVENT_LSB                EQU 28
BANK2_READ_WAIT_EVENT_MASK               EQU 0x70000000
BANK2_READ_END_EVENT_MSB                 EQU 26
BANK2_READ_END_EVENT_LSB                 EQU 24
BANK2_READ_END_EVENT_MASK                EQU 0x07000000
BANK2_READ_BURST_END_EVENT_MSB           EQU 22
BANK2_READ_BURST_END_EVENT_LSB           EQU 20
BANK2_READ_BURST_END_EVENT_MASK          EQU 0x00700000
BANK2_READ_BURST_START_EVENT_MSB         EQU 18
BANK2_READ_BURST_START_EVENT_LSB         EQU 16
BANK2_READ_BURST_START_EVENT_MASK        EQU 0x00070000
BANK2_READ_EVENT3_DC_MSB                 EQU 15
BANK2_READ_EVENT3_DC_LSB                 EQU 15
BANK2_READ_EVENT3_DC_MASK                EQU 0x00008000
BANK2_READ_EVENT3_BE_MSB                 EQU 14
BANK2_READ_EVENT3_BE_LSB                 EQU 14
BANK2_READ_EVENT3_BE_MASK                EQU 0x00004000
BANK2_READ_EVENT3_OE_MSB                 EQU 13
BANK2_READ_EVENT3_OE_LSB                 EQU 13
BANK2_READ_EVENT3_OE_MASK                EQU 0x00002000
BANK2_READ_EVENT3_CS_MSB                 EQU 12
BANK2_READ_EVENT3_CS_LSB                 EQU 12
BANK2_READ_EVENT3_CS_MASK                EQU 0x00001000
BANK2_READ_EVENT2_DC_MSB                 EQU 11
BANK2_READ_EVENT2_DC_LSB                 EQU 11
BANK2_READ_EVENT2_DC_MASK                EQU 0x00000800
BANK2_READ_EVENT2_BE_MSB                 EQU 10
BANK2_READ_EVENT2_BE_LSB                 EQU 10
BANK2_READ_EVENT2_BE_MASK                EQU 0x00000400
BANK2_READ_EVENT2_OE_MSB                 EQU 9
BANK2_READ_EVENT2_OE_LSB                 EQU 9
BANK2_READ_EVENT2_OE_MASK                EQU 0x00000200
BANK2_READ_EVENT2_CS_MSB                 EQU 8
BANK2_READ_EVENT2_CS_LSB                 EQU 8
BANK2_READ_EVENT2_CS_MASK                EQU 0x00000100
BANK2_READ_EVENT1_DC_MSB                 EQU 7
BANK2_READ_EVENT1_DC_LSB                 EQU 7
BANK2_READ_EVENT1_DC_MASK                EQU 0x00000080
BANK2_READ_EVENT1_BE_MSB                 EQU 6
BANK2_READ_EVENT1_BE_LSB                 EQU 6
BANK2_READ_EVENT1_BE_MASK                EQU 0x00000040
BANK2_READ_EVENT1_OE_MSB                 EQU 5
BANK2_READ_EVENT1_OE_LSB                 EQU 5
BANK2_READ_EVENT1_OE_MASK                EQU 0x00000020
BANK2_READ_EVENT1_CS_MSB                 EQU 4
BANK2_READ_EVENT1_CS_LSB                 EQU 4
BANK2_READ_EVENT1_CS_MASK                EQU 0x00000010
BANK2_READ_EVENT0_DC_MSB                 EQU 3
BANK2_READ_EVENT0_DC_LSB                 EQU 3
BANK2_READ_EVENT0_DC_MASK                EQU 0x00000008
BANK2_READ_EVENT0_BE_MSB                 EQU 2
BANK2_READ_EVENT0_BE_LSB                 EQU 2
BANK2_READ_EVENT0_BE_MASK                EQU 0x00000004
BANK2_READ_EVENT0_OE_MSB                 EQU 1
BANK2_READ_EVENT0_OE_LSB                 EQU 1
BANK2_READ_EVENT0_OE_MASK                EQU 0x00000002
BANK2_READ_EVENT0_CS_MSB                 EQU 0
BANK2_READ_EVENT0_CS_LSB                 EQU 0
BANK2_READ_EVENT0_CS_MASK                EQU 0x00000001

BANK2_WRITE_ADDRESS                      EQU 0x0c00402c
BANK2_WRITE_ENABLE_WAIT_MSB              EQU 31
BANK2_WRITE_ENABLE_WAIT_LSB              EQU 31
BANK2_WRITE_ENABLE_WAIT_MASK             EQU 0x80000000
BANK2_WRITE_WAIT_EVENT_MSB               EQU 30
BANK2_WRITE_WAIT_EVENT_LSB               EQU 28
BANK2_WRITE_WAIT_EVENT_MASK              EQU 0x70000000
BANK2_WRITE_END_EVENT_MSB                EQU 26
BANK2_WRITE_END_EVENT_LSB                EQU 24
BANK2_WRITE_END_EVENT_MASK               EQU 0x07000000
BANK2_WRITE_BURST_END_EVENT_MSB          EQU 22
BANK2_WRITE_BURST_END_EVENT_LSB          EQU 20
BANK2_WRITE_BURST_END_EVENT_MASK         EQU 0x00700000
BANK2_WRITE_BURST_START_EVENT_MSB        EQU 18
BANK2_WRITE_BURST_START_EVENT_LSB        EQU 16
BANK2_WRITE_BURST_START_EVENT_MASK       EQU 0x00070000
BANK2_WRITE_EVENT3_BE_MSB                EQU 14
BANK2_WRITE_EVENT3_BE_LSB                EQU 14
BANK2_WRITE_EVENT3_BE_MASK               EQU 0x00004000
BANK2_WRITE_EVENT3_WE_MSB                EQU 13
BANK2_WRITE_EVENT3_WE_LSB                EQU 13
BANK2_WRITE_EVENT3_WE_MASK               EQU 0x00002000
BANK2_WRITE_EVENT3_CS_MSB                EQU 12
BANK2_WRITE_EVENT3_CS_LSB                EQU 12
BANK2_WRITE_EVENT3_CS_MASK               EQU 0x00001000
BANK2_WRITE_EVENT2_BE_MSB                EQU 10
BANK2_WRITE_EVENT2_BE_LSB                EQU 10
BANK2_WRITE_EVENT2_BE_MASK               EQU 0x00000400
BANK2_WRITE_EVENT2_WE_MSB                EQU 9
BANK2_WRITE_EVENT2_WE_LSB                EQU 9
BANK2_WRITE_EVENT2_WE_MASK               EQU 0x00000200
BANK2_WRITE_EVENT2_CS_MSB                EQU 8
BANK2_WRITE_EVENT2_CS_LSB                EQU 8
BANK2_WRITE_EVENT2_CS_MASK               EQU 0x00000100
BANK2_WRITE_EVENT1_BE_MSB                EQU 6
BANK2_WRITE_EVENT1_BE_LSB                EQU 6
BANK2_WRITE_EVENT1_BE_MASK               EQU 0x00000040
BANK2_WRITE_EVENT1_WE_MSB                EQU 5
BANK2_WRITE_EVENT1_WE_LSB                EQU 5
BANK2_WRITE_EVENT1_WE_MASK               EQU 0x00000020
BANK2_WRITE_EVENT1_CS_MSB                EQU 4
BANK2_WRITE_EVENT1_CS_LSB                EQU 4
BANK2_WRITE_EVENT1_CS_MASK               EQU 0x00000010
BANK2_WRITE_EVENT0_BE_MSB                EQU 2
BANK2_WRITE_EVENT0_BE_LSB                EQU 2
BANK2_WRITE_EVENT0_BE_MASK               EQU 0x00000004
BANK2_WRITE_EVENT0_WE_MSB                EQU 1
BANK2_WRITE_EVENT0_WE_LSB                EQU 1
BANK2_WRITE_EVENT0_WE_MASK               EQU 0x00000002
BANK2_WRITE_EVENT0_CS_MSB                EQU 0
BANK2_WRITE_EVENT0_CS_LSB                EQU 0
BANK2_WRITE_EVENT0_CS_MASK               EQU 0x00000001

MC_REMAP_VALID_ADDRESS                   EQU 0x0c004080
MC_REMAP_VALID_BIT_MSB                   EQU 0
MC_REMAP_VALID_BIT_LSB                   EQU 0
MC_REMAP_VALID_BIT_MASK                  EQU 0x00000001

MC_REMAP_SIZE_ADDRESS                    EQU 0x0c004100
MC_REMAP_SIZE_VALUE_MSB                  EQU 2
MC_REMAP_SIZE_VALUE_LSB                  EQU 0
MC_REMAP_SIZE_VALUE_MASK                 EQU 0x00000007

MC_REMAP_COMPARE_ADDRESS                 EQU 0x0c004180
MC_REMAP_COMPARE_ADDRESS_MSB             EQU 17
MC_REMAP_COMPARE_ADDRESS_LSB             EQU 4
MC_REMAP_COMPARE_ADDRESS_MASK            EQU 0x0003fff0

MC_REMAP_TARGET_ADDRESS                  EQU 0x0c004200
MC_REMAP_TARGET_ADDRESS_MSB              EQU 16
MC_REMAP_TARGET_ADDRESS_LSB              EQU 4
MC_REMAP_TARGET_ADDRESS_MASK             EQU 0x0001fff0

G729_ROM_ADDRESS                         EQU 0x0c004280
G729_ROM_ENABLE_MSB                      EQU 0
G729_ROM_ENABLE_LSB                      EQU 0
G729_ROM_ENABLE_MASK                     EQU 0x00000001

ERROR_VALID_ADDRESS                      EQU 0x0c004284
ERROR_VALID_ERROR_CAPTURE_ENABLE_MSB     EQU 8
ERROR_VALID_ERROR_CAPTURE_ENABLE_LSB     EQU 8
ERROR_VALID_ERROR_CAPTURE_ENABLE_MASK    EQU 0x00000100
ERROR_VALID_APB_ERROR_OVERFLOW_MSB       EQU 5
ERROR_VALID_APB_ERROR_OVERFLOW_LSB       EQU 5
ERROR_VALID_APB_ERROR_OVERFLOW_MASK      EQU 0x00000020
ERROR_VALID_APB_ERROR_VALID_MSB          EQU 4
ERROR_VALID_APB_ERROR_VALID_LSB          EQU 4
ERROR_VALID_APB_ERROR_VALID_MASK         EQU 0x00000010
ERROR_VALID_AHB_ERROR_OVERFLOW_MSB       EQU 1
ERROR_VALID_AHB_ERROR_OVERFLOW_LSB       EQU 1
ERROR_VALID_AHB_ERROR_OVERFLOW_MASK      EQU 0x00000002
ERROR_VALID_AHB_ERROR_VALID_MSB          EQU 0
ERROR_VALID_AHB_ERROR_VALID_LSB          EQU 0
ERROR_VALID_AHB_ERROR_VALID_MASK         EQU 0x00000001

AHB_ERROR_ADDRESS                        EQU 0x0c004288
AHB_ERROR_HMASTER_MSB                    EQU 31
AHB_ERROR_HMASTER_LSB                    EQU 30
AHB_ERROR_HMASTER_MASK                   EQU 0xc0000000
AHB_ERROR_HTRANS_MSB                     EQU 29
AHB_ERROR_HTRANS_LSB                     EQU 28
AHB_ERROR_HTRANS_MASK                    EQU 0x30000000
AHB_ERROR_HWRITE_MSB                     EQU 27
AHB_ERROR_HWRITE_LSB                     EQU 27
AHB_ERROR_HWRITE_MASK                    EQU 0x08000000
AHB_ERROR_HBURST_MSB                     EQU 26
AHB_ERROR_HBURST_LSB                     EQU 24
AHB_ERROR_HBURST_MASK                    EQU 0x07000000
AHB_ERROR_HADDR_MSB                      EQU 23
AHB_ERROR_HADDR_LSB                      EQU 0
AHB_ERROR_HADDR_MASK                     EQU 0x00ffffff

APB_ERROR_ADDRESS                        EQU 0x0c00428c
APB_ERROR_PADDR_MSB                      EQU 31
APB_ERROR_PADDR_LSB                      EQU 2
APB_ERROR_PADDR_MASK                     EQU 0xfffffffc
APB_ERROR_PVALID_MSB                     EQU 1
APB_ERROR_PVALID_LSB                     EQU 1
APB_ERROR_PVALID_MASK                    EQU 0x00000002
APB_ERROR_PWRITE_MSB                     EQU 0
APB_ERROR_PWRITE_LSB                     EQU 0
APB_ERROR_PWRITE_MASK                    EQU 0x00000001

PERF_CONFIG_ADDRESS                      EQU 0x0c004290
PERF_CONFIG_ENABLE_MSB                   EQU 20
PERF_CONFIG_ENABLE_LSB                   EQU 20
PERF_CONFIG_ENABLE_MASK                  EQU 0x00100000
PERF_CONFIG_RESET_MSB                    EQU 19
PERF_CONFIG_RESET_LSB                    EQU 16
PERF_CONFIG_RESET_MASK                   EQU 0x000f0000
PERF_CONFIG_COUNTER3_MSB                 EQU 15
PERF_CONFIG_COUNTER3_LSB                 EQU 12
PERF_CONFIG_COUNTER3_MASK                EQU 0x0000f000
PERF_CONFIG_COUNTER2_MSB                 EQU 11
PERF_CONFIG_COUNTER2_LSB                 EQU 8
PERF_CONFIG_COUNTER2_MASK                EQU 0x00000f00
PERF_CONFIG_COUNTER1_MSB                 EQU 7
PERF_CONFIG_COUNTER1_LSB                 EQU 4
PERF_CONFIG_COUNTER1_MASK                EQU 0x000000f0
PERF_CONFIG_COUNTER0_MSB                 EQU 3
PERF_CONFIG_COUNTER0_LSB                 EQU 0
PERF_CONFIG_COUNTER0_MASK                EQU 0x0000000f

PERF_COUNTER_ADDRESS                     EQU 0x0c0042a0
PERF_COUNTER_VALUE_MSB                   EQU 19
PERF_COUNTER_VALUE_LSB                   EQU 0
PERF_COUNTER_VALUE_MASK                  EQU 0x000fffff

CPU_SETUP_CONFIG_ADDRESS                 EQU 0x0c0042b0
CPU_SETUP_CONFIG_ENABLE_MSB              EQU 1
CPU_SETUP_CONFIG_ENABLE_LSB              EQU 1
CPU_SETUP_CONFIG_ENABLE_MASK             EQU 0x00000002
CPU_SETUP_CONFIG_CLEAR_MSB               EQU 0
CPU_SETUP_CONFIG_CLEAR_LSB               EQU 0
CPU_SETUP_CONFIG_CLEAR_MASK              EQU 0x00000001

MC_SETUP_CONFIG_ADDRESS                  EQU 0x0c0042b4
MC_SETUP_CONFIG_ENABLE_MSB               EQU 1
MC_SETUP_CONFIG_ENABLE_LSB               EQU 1
MC_SETUP_CONFIG_ENABLE_MASK              EQU 0x00000002
MC_SETUP_CONFIG_CLEAR_MSB                EQU 0
MC_SETUP_CONFIG_CLEAR_LSB                EQU 0
MC_SETUP_CONFIG_CLEAR_MASK               EQU 0x00000001

BB_SETUP_CONFIG_ADDRESS                  EQU 0x0c0042b8
BB_SETUP_CONFIG_ENABLE_MSB               EQU 1
BB_SETUP_CONFIG_ENABLE_LSB               EQU 1
BB_SETUP_CONFIG_ENABLE_MASK              EQU 0x00000002
BB_SETUP_CONFIG_CLEAR_MSB                EQU 0
BB_SETUP_CONFIG_CLEAR_LSB                EQU 0
BB_SETUP_CONFIG_CLEAR_MASK               EQU 0x00000001

SDIO_SETUP_CONFIG_ADDRESS                EQU 0x0c0042bc
SDIO_SETUP_CONFIG_ENABLE_MSB             EQU 1
SDIO_SETUP_CONFIG_ENABLE_LSB             EQU 1
SDIO_SETUP_CONFIG_ENABLE_MASK            EQU 0x00000002
SDIO_SETUP_CONFIG_CLEAR_MSB              EQU 0
SDIO_SETUP_CONFIG_CLEAR_LSB              EQU 0
SDIO_SETUP_CONFIG_CLEAR_MASK             EQU 0x00000001

CPU_SETUP_CIRCUIT_ADDRESS                EQU 0x0c0042c0
CPU_SETUP_CIRCUIT_VECTOR_MSB             EQU 7
CPU_SETUP_CIRCUIT_VECTOR_LSB             EQU 0
CPU_SETUP_CIRCUIT_VECTOR_MASK            EQU 0x000000ff

MC_SETUP_CIRCUIT_ADDRESS                 EQU 0x0c0042e0
MC_SETUP_CIRCUIT_VECTOR_MSB              EQU 7
MC_SETUP_CIRCUIT_VECTOR_LSB              EQU 0
MC_SETUP_CIRCUIT_VECTOR_MASK             EQU 0x000000ff

BB_SETUP_CIRCUIT_ADDRESS                 EQU 0x0c004300
BB_SETUP_CIRCUIT_VECTOR_MSB              EQU 7
BB_SETUP_CIRCUIT_VECTOR_LSB              EQU 0
BB_SETUP_CIRCUIT_VECTOR_MASK             EQU 0x000000ff

SDIO_SETUP_CIRCUIT_ADDRESS               EQU 0x0c004320
SDIO_SETUP_CIRCUIT_VECTOR_MSB            EQU 7
SDIO_SETUP_CIRCUIT_VECTOR_LSB            EQU 0
SDIO_SETUP_CIRCUIT_VECTOR_MASK           EQU 0x000000ff

TIMING_SUMMARY_ADDRESS                   EQU 0x0c004340
TIMING_SUMMARY_VECTOR_MSB                EQU 7
TIMING_SUMMARY_VECTOR_LSB                EQU 0
TIMING_SUMMARY_VECTOR_MASK               EQU 0x000000ff

TIMING_INT_ENABLE_ADDRESS                EQU 0x0c004344
TIMING_INT_ENABLE_VECTOR_MSB             EQU 7
TIMING_INT_ENABLE_VECTOR_LSB             EQU 0
TIMING_INT_ENABLE_VECTOR_MASK            EQU 0x000000ff

MC_ERROR_STATUS_ADDRESS                  EQU 0x0c004348
MC_ERROR_STATUS_AHB_MSB                  EQU 1
MC_ERROR_STATUS_AHB_LSB                  EQU 1
MC_ERROR_STATUS_AHB_MASK                 EQU 0x00000002
MC_ERROR_STATUS_TIMING_MSB               EQU 0
MC_ERROR_STATUS_TIMING_LSB               EQU 0
MC_ERROR_STATUS_TIMING_MASK              EQU 0x00000001

ENDIF

END
