Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (lin64) Build 2018833 Wed Oct  4 19:58:07 MDT 2017
| Date         : Mon Jan 15 03:40:16 2018
| Host         : travis-job-rohitk-singh-litex-buildenv-328698328.travisci.net running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_control_sets -verbose -file top_control_sets.rpt
| Design       : top
| Device       : xc7a50t
-----------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   203 |
| Unused register locations in slices containing registers |   374 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             327 |          123 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |            1008 |          383 |
| Yes          | No                    | No                     |             198 |           61 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2427 |          797 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
| Clock Signal |                                         Enable Signal                                         |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+--------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+
|  sys_clk     | serial_tx_i_1_n_0                                                                             | sys_rst                                                           |                1 |              1 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_offset[3]_i_1_n_0                                     | sys_rst                                                           |                1 |              2 |
|  sys_clk     |                                                                                               | xilinxasyncresetsynchronizerimpl0                                 |                1 |              2 |
|  clk200_clk  |                                                                                               |                                                                   |                2 |              3 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine7_level_reg[0][0]                       | sys_rst                                                           |                2 |              4 |
|  sys_clk     | videooutsoc_sdram_time1[3]_i_1_n_0                                                            | sys_rst                                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/state[3]_i_1_n_0                                             | sys_rst                                                           |                3 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_phy_rx_bitcount                                                  | videooutsoc_videooutsoc_uart_phy_rx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  clk200_clk  | videooutsoc_crg_reset_counter[3]_i_1_n_0                                                      | clk200_rst                                                        |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vsync_end1_re                                             | sys_rst                                                           |                2 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_rx_fifo_do_read                                                  | sys_rst                                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/E[0]                                                                 | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vres1_re                                                  | sys_rst                                                           |                1 |              4 |
|  pix_clk     | rdata_chunk[15]_i_1_n_0                                                                       | rdata_converter_converter_mux[3]_i_1_n_0                          |                1 |              4 |
|  sys_clk     | videooutsoc_sdram_counter[4]_i_2_n_0                                                          | videooutsoc_sdram_counter[4]                                      |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hscan1_re                                                 | sys_rst                                                           |                1 |              4 |
|  sys_clk     | multiplexer_next_state                                                                        | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hres1_re                                                  | sys_rst                                                           |                1 |              4 |
|  pix_clk     | hdmi_out0_core_dmareader_request_issued                                                       | pix_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vscan1_re                                                 | sys_rst                                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine4_level_reg[0][0]                       | sys_rst                                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine5_level_reg[0]_0[0]                     | sys_rst                                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine6_level_reg[0]_0[0]                     | sys_rst                                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine1_level_reg[0]_0[0]                     | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_phy_sink_ready1324_out                                           | videooutsoc_videooutsoc_uart_phy_tx_bitcount[3]_i_1_n_0           |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vsync_start1_re                                           | sys_rst                                                           |                3 |              4 |
|  sys_clk     | videooutsoc_csrbank0_dly_sel0_re                                                              | sys_rst                                                           |                1 |              4 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine0_level_reg[0][0]                       | sys_rst                                                           |                2 |              4 |
|  sys_clk     | lm32_cpu/instruction_unit/videooutsoc_sdram_bankmachine3_level_reg[0][0]                      | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_rx_fifo_wrport_we                                                | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_tx_fifo_do_read                                                  | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_tx_fifo_wrport_we                                                | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hsync_start1_re                                           | sys_rst                                                           |                1 |              4 |
|  sys_clk     |                                                                                               | p_0_out[3]                                                        |                2 |              4 |
|  pix_clk     | hdmi_out0_resetinserter_cb_fifo_do_read                                                       | hdmi_out0_resetinserter_cb_fifo_produce[1]_i_1_n_0                |                2 |              4 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hsync_end1_re                                             | sys_rst                                                           |                1 |              4 |
|  sys_clk     | videooutsoc_videooutsoc_uart_tx_fifo_level[4]_i_1_n_0                                         | sys_rst                                                           |                2 |              5 |
|  sys_clk     | videooutsoc_videooutsoc_uart_rx_fifo_level[4]_i_1_n_0                                         | sys_rst                                                           |                2 |              5 |
|  sys_clk     | videooutsoc_sdram_time0[4]_i_1_n_0                                                            | sys_rst                                                           |                2 |              5 |
|  sys_clk     | videooutsoc_csrbank3_dfii_pi2_command0_re                                                     | sys_rst                                                           |                1 |              6 |
|  sys_clk     | videooutsoc_csrbank3_dfii_pi1_command0_re                                                     | sys_rst                                                           |                2 |              6 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_address_storage_full[13]_i_1_n_0                             | sys_rst                                                           |                2 |              6 |
|  sys_clk     | videooutsoc_csrbank3_dfii_pi0_command0_re                                                     | sys_rst                                                           |                2 |              6 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_address_storage_full[13]_i_1_n_0                             | sys_rst                                                           |                2 |              6 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | lm32_cpu/load_store_unit/dcache/SR[0]                             |                3 |              6 |
|  sys_clk     | videooutsoc_csrbank3_dfii_pi3_command0_re                                                     | sys_rst                                                           |                3 |              6 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_address_storage_full[13]_i_1_n_0                             | sys_rst                                                           |                2 |              6 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_address_storage_full[13]_i_1_n_0                             | sys_rst                                                           |                2 |              6 |
|  sys_clk     | videooutsoc_dna_cnt[6]_i_1_n_0                                                                | sys_rst                                                           |                2 |              7 |
|  sys_clk     | videooutsoc_csrbank1_driver_clocking_mmcm_adr0_re                                             | sys_rst                                                           |                1 |              7 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[55]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[63]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[23]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_uart_phy_tx_reg[7]_i_1_n_0                                            | sys_rst                                                           |                1 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[7]_i_1_n_0                               | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[15]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[31]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[55]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[15]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_reload_storage_full[7]_i_1_n_0                                 | sys_rst                                                           |                2 |              8 |
|  sys_clk     | p_1_out[5]                                                                                    | sys_rst                                                           |                5 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[23]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[31]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface6_bank_bus_dat_r[7]_i_1_n_0                  |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_address_storage_full[7]_i_1_n_0                              | sys_rst                                                           |                1 |              8 |
|  sys_clk     | p_1_out[11]                                                                                   | sys_rst                                                           |                2 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface4_bank_bus_dat_r[7]_i_1_n_0                  |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[7]_i_1_n_0                               | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[39]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[39]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[63]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[55]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[7]_i_1_n_0                               | sys_rst                                                           |                5 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_address_storage_full[7]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[23]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface1_bank_bus_dat_r[7]_i_1_n_0                  |                5 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_reload_storage_full[15]_i_1_n_0                                | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_load_storage_full[31]_i_1_n_0                                  | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[23]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_address_storage_full[7]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_reload_storage_full[31]_i_1_n_0                                | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[47]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[63]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[47]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface2_bank_bus_dat_r[7]_i_1_n_0                  |                7 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[39]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full[7]_i_1_n_0                         | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[15]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_address_storage_full[7]_i_1_n_0                              | sys_rst                                                           |                1 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[39]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[47]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector0_wrdata_storage_full[55]_i_1_n_0                              | sys_rst                                                           |                4 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface5_bank_bus_dat_r[7]_i_1_n_0                  |                3 |              8 |
|  sys_clk     |                                                                                               | videooutsoc_interface3_bank_bus_dat_r[7]_i_1_n_0                  |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[31]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_length_backstore[15]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_length_backstore[23]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[63]_i_1_n_0                              | sys_rst                                                           |                6 |              8 |
|  sys_clk     | p_4_out[7]                                                                                    | sys_rst                                                           |                1 |              8 |
|  sys_clk     | p_4_out[15]                                                                                   | sys_rst                                                           |                1 |              8 |
|  sys_clk     | p_1_out[21]                                                                                   | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_base_backstore[7]_i_1_n_0                                 | sys_rst                                                           |                2 |              8 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/flush_set[7]_i_1_n_0                                         | sys_rst                                                           |                4 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[31]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector3_wrdata_storage_full[15]_i_1_n_0                              | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_base_backstore[15]_i_1_n_0                                | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_uart_phy_rx_reg                                                       | sys_rst                                                           |                2 |              8 |
|  sys_clk     | p_4_out[31]                                                                                   | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_base_backstore[23]_i_1_n_0                                | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector1_wrdata_storage_full[7]_i_1_n_0                               | sys_rst                                                           |                2 |              8 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/flush_set[7]_i_1__0_n_0                                       | sys_rst                                                           |                3 |              8 |
|  sys_clk     | hdmi_out0_driver_s7hdmioutclocking_mmcm_dat_w_storage_full[15]_i_1_n_0                        | sys_rst                                                           |                3 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_reload_storage_full[23]_i_1_n_0                                | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_videooutsoc_uart_phy_source_payload_data[7]_i_1_n_0                               |                                                                   |                1 |              8 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_length_backstore[7]_i_1_n_0                               | sys_rst                                                           |                2 |              8 |
|  sys_clk     | p_4_out[23]                                                                                   | sys_rst                                                           |                2 |              8 |
|  sys_clk     | videooutsoc_sdram_phaseinjector2_wrdata_storage_full[47]_i_1_n_0                              | sys_rst                                                           |                3 |              8 |
|  pix_clk     | hdmi_out0_core_dmareader_fifo_wrport_we                                                       | pix_rst                                                           |                3 |              9 |
|  pix_clk     | hdmi_out0_core_dmareader_fifo_syncfifo_re                                                     | pix_rst                                                           |                2 |              9 |
|  sys_clk     | videooutsoc_sdram_count[8]_i_2_n_0                                                            | videooutsoc_sdram_count[8]_i_1_n_0                                |                4 |              9 |
|  pix_clk     | hdmi_out0_core_dmareader_rsv_level[9]_i_1_n_0                                                 | pix_rst                                                           |                4 |             10 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    |                                                                   |                4 |             10 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            |                                                                   |                5 |             10 |
|  pix_clk     | hdmi_out0_core_dmareader_fifo_level0[9]_i_1_n_0                                               | pix_rst                                                           |                4 |             10 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hsync_start0_re                                           | sys_rst                                                           |                2 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vsync_end0_re                                             | sys_rst                                                           |                3 |             12 |
|  sys_clk     | videooutsoc_sdram_storage_full[3]_i_1_n_0                                                     | sys_rst                                                           |                4 |             12 |
|  sys_clk     | videooutsoc_vccaux_status                                                                     | sys_rst                                                           |                3 |             12 |
|  pix_clk     | hdmi_out0_core_timinggenerator_hcounter                                                       | hdmi_out0_core_timinggenerator_vcounter[0]_i_1_n_0                |                3 |             12 |
|  pix_clk     | hdmi_out0_core_timinggenerator_source_ready                                                   | hdmi_out0_core_timinggenerator_hcounter[0]_i_1_n_0                |                3 |             12 |
|  sys_clk     | videooutsoc_temperature_status                                                                | sys_rst                                                           |                6 |             12 |
|  sys_clk     | videooutsoc_vccbram_status                                                                    | sys_rst                                                           |                4 |             12 |
|  sys_clk     | videooutsoc_vccint_status                                                                     | sys_rst                                                           |                5 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hscan0_re                                                 | sys_rst                                                           |                4 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hsync_end0_re                                             | sys_rst                                                           |                2 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_hres0_re                                                  | sys_rst                                                           |                3 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vscan0_re                                                 | sys_rst                                                           |                3 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vres0_re                                                  | sys_rst                                                           |                4 |             12 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_vsync_start0_re                                           | sys_rst                                                           |                3 |             12 |
|  sys_clk     | videooutsoc_sdram_bankmachine4_sel_row_adr                                                    |                                                                   |                5 |             14 |
|  sys_clk     |                                                                                               | videooutsoc_sdram_dfi_p1_address[13]_i_1_n_0                      |                9 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine6_openrow[13]_i_1_n_0                                            |                                                                   |                5 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine2_sel_row_adr                                                    |                                                                   |                3 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine1_sel_row_adr                                                    |                                                                   |                4 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine0_openrow[13]_i_1_n_0                                            |                                                                   |                5 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine7_openrow[13]_i_1_n_0                                            |                                                                   |                5 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine5_sel_row_adr                                                    |                                                                   |                4 |             14 |
|  sys_clk     | videooutsoc_sdram_bankmachine3_sel_row_adr                                                    |                                                                   |                3 |             14 |
|  pix_clk     | cmd_buffer_wrport_we                                                                          |                                                                   |                2 |             16 |
|  pix_clk     | rdata_chunk[15]_i_1_n_0                                                                       | pix_rst                                                           |                4 |             16 |
|  sys_clk     | videooutsoc_videooutsoc_uart_rx_fifo_wrport_we                                                |                                                                   |                2 |             16 |
|  pix_clk     | hdmi_out0_resetinserter_y_fifo_wrport_we                                                      |                                                                   |                2 |             16 |
|  sys_clk     | videooutsoc_videooutsoc_uart_tx_fifo_wrport_we                                                |                                                                   |                2 |             16 |
|  pix_clk     | storage_17_reg_0_3_0_5_i_1_n_0                                                                |                                                                   |                2 |             16 |
|  pix_clk     | storage_16_reg_0_3_0_5_i_1_n_0                                                                |                                                                   |                2 |             16 |
|  sys_clk     |                                                                                               | videooutsoc_sdram_dfi_p2_address[13]_i_1_n_0                      |                7 |             17 |
|  pix_clk     |                                                                                               | hdmi_out0_driver_hdmi_phy_es2_cnt                                 |                8 |             18 |
|  pix_clk     |                                                                                               | hdmi_out0_resetinserter_cb_fifo_produce[1]_i_1_n_0                |                9 |             19 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/eba_reg[9]_0[0]                                               | sys_rst                                                           |               11 |             23 |
|  sys_clk     | videooutsoc_sdram_bandwidth_nreads                                                            | videooutsoc_sdram_bandwidth_nwrites                               |                6 |             24 |
|  sys_clk     | videooutsoc_sdram_bandwidth_nwrites[0]_i_1_n_0                                                | videooutsoc_sdram_bandwidth_nwrites                               |                6 |             24 |
|  pix_clk     | hdmi_out0_core_dmareader_request_issued                                                       | hdmi_out0_core_dmareader_offset[0]_i_1_n_0                        |                7 |             28 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/refill_address[31]_i_1_n_0                                    |                                                                   |                9 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/i_adr_o_reg[8]                                               | sys_rst                                                           |                9 |             28 |
|  sys_clk     | lm32_cpu/instruction_unit/icache/refill_address[31]_i_1__0_n_0                                |                                                                   |                8 |             30 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/restart_address_reg[31][0]                                    | sys_rst                                                           |                7 |             30 |
|  sys_clk     |                                                                                               | videooutsoc_videooutsoc_uart_phy_phase_accumulator_rx[30]_i_1_n_0 |                8 |             31 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine6_level_reg[0]                          |                                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine0_level_reg[1]                          |                                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine1_level_reg[0]                          |                                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine7_level_reg[2]                          |                                                                   |                4 |             32 |
|  pix_clk     | hdmi_out0_core_underflow_counter[0]_i_2_n_0                                                   | hdmi_out0_core_underflow_counter[0]_i_1_n_0                       |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine4_level_reg[1]                          |                                                                   |                4 |             32 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_length0_re                                                | sys_rst                                                           |               12 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_sel_o_reg[3]                                                | sys_rst                                                           |                9 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/d_cyc_o116_out                                                | sys_rst                                                           |               13 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/wb_load_complete                                                     | sys_rst                                                           |               10 |             32 |
|  sys_clk     | lm32_cpu/mc_arithmetic/result_x_reg[0]_0                                                      | sys_rst                                                           |                7 |             32 |
|  pix_clk     | hdmi_out0_core_o                                                                              | pix_rst                                                           |                8 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/im_reg[31]_0[0]                                               | sys_rst                                                           |               18 |             32 |
|  sys_clk     | videooutsoc_csrbank1_core_initiator_base0_re                                                  | sys_rst                                                           |               12 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine5_level_reg[0]                          |                                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/load_store_unit/videooutsoc_sdram_bankmachine2_level_reg[0]                          |                                                                   |                4 |             32 |
|  sys_clk     |                                                                                               | videooutsoc_videooutsoc_uart_phy_phase_accumulator_tx[31]_i_1_n_0 |                8 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/videooutsoc_sdram_bankmachine3_level_reg[1]                         |                                                                   |                4 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/icache_refill_data[31]_i_1_n_0                                      | sys_rst                                                           |                9 |             32 |
|  sys_clk     | lm32_cpu/instruction_unit/E[0]                                                                | sys_rst                                                           |               10 |             32 |
|  sys_clk     | videooutsoc_videooutsoc_timer0_update_value_re                                                | sys_rst                                                           |                7 |             32 |
|  pix_clk     | cmd_buffer_sink_valid__0                                                                      |                                                                   |                5 |             40 |
|  sys_clk     | videooutsoc_sdram_bandwidth_period                                                            | sys_rst                                                           |               14 |             48 |
|  sys_clk     | videooutsoc_sdram_bandwidth_update_re                                                         | sys_rst                                                           |               12 |             48 |
|  sys_clk     | videooutsoc_dna_status                                                                        | sys_rst                                                           |               16 |             57 |
|  sys_clk     | lm32_cpu/mc_arithmetic/cycles[5]_i_1_n_0                                                      | sys_rst                                                           |               22 |             70 |
|  sys_clk     | lm32_cpu/instruction_unit/pc_f_reg[2]_0[0]                                                    | sys_rst                                                           |               29 |             92 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/reg_write_enable_q_w                                          |                                                                   |               12 |             96 |
|  sys_clk     |                                                                                               |                                                                   |               74 |            144 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/byte_enable_m_reg[0] | sys_rst                                                           |               58 |            161 |
|  pix_clk     |                                                                                               |                                                                   |               51 |            186 |
|  sys_clk     | hdmi_out0_core_initiator_cdc_wrport_we                                                        |                                                                   |               27 |            216 |
|  sys_clk     | lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/mem_reg_0            | sys_rst                                                           |               81 |            221 |
|  sys_clk     | videooutsoc_sdram_inti_p0_rddata_valid                                                        | sys_rst                                                           |               97 |            256 |
|  pix_clk     |                                                                                               | pix_rst                                                           |               98 |            320 |
|  sys_clk     |                                                                                               | sys_rst                                                           |              209 |            505 |
+--------------+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 3      |                     1 |
| 4      |                    32 |
| 5      |                     3 |
| 6      |                     9 |
| 7      |                     2 |
| 8      |                    67 |
| 9      |                     3 |
| 10     |                     4 |
| 12     |                    15 |
| 14     |                     9 |
| 16+    |                    55 |
+--------+-----------------------+


