
LCD_ILI9225.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000080f0  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d7c  08008200  08008200  00009200  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800af7c  0800af7c  0000c254  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800af7c  0800af7c  0000bf7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800af84  0800af84  0000c254  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800af84  0800af84  0000bf84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800af88  0800af88  0000bf88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000254  20000000  0800af8c  0000c000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000244  20000254  0800b1e0  0000c254  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000498  0800b1e0  0000c498  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000c254  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006c56  00000000  00000000  0000c27d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d5  00000000  00000000  00012ed3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000800  00000000  00000000  000148a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005dd  00000000  00000000  000150a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001823b  00000000  00000000  00015685  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00009830  00000000  00000000  0002d8c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000844c3  00000000  00000000  000370f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bb5b3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003710  00000000  00000000  000bb5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005b  00000000  00000000  000bed08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000254 	.word	0x20000254
 800012c:	00000000 	.word	0x00000000
 8000130:	080081e8 	.word	0x080081e8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000258 	.word	0x20000258
 800014c:	080081e8 	.word	0x080081e8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	@ 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2f>:
 8000a9c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000aa0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000aa4:	bf24      	itt	cs
 8000aa6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000aaa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000aae:	d90d      	bls.n	8000acc <__aeabi_d2f+0x30>
 8000ab0:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ab4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ab8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000abc:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000ac0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ac4:	bf08      	it	eq
 8000ac6:	f020 0001 	biceq.w	r0, r0, #1
 8000aca:	4770      	bx	lr
 8000acc:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000ad0:	d121      	bne.n	8000b16 <__aeabi_d2f+0x7a>
 8000ad2:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ad6:	bfbc      	itt	lt
 8000ad8:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000adc:	4770      	bxlt	lr
 8000ade:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ae2:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ae6:	f1c2 0218 	rsb	r2, r2, #24
 8000aea:	f1c2 0c20 	rsb	ip, r2, #32
 8000aee:	fa10 f30c 	lsls.w	r3, r0, ip
 8000af2:	fa20 f002 	lsr.w	r0, r0, r2
 8000af6:	bf18      	it	ne
 8000af8:	f040 0001 	orrne.w	r0, r0, #1
 8000afc:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b00:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b04:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b08:	ea40 000c 	orr.w	r0, r0, ip
 8000b0c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b10:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b14:	e7cc      	b.n	8000ab0 <__aeabi_d2f+0x14>
 8000b16:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b1a:	d107      	bne.n	8000b2c <__aeabi_d2f+0x90>
 8000b1c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b20:	bf1e      	ittt	ne
 8000b22:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b26:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b2a:	4770      	bxne	lr
 8000b2c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b30:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b34:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop

08000b3c <__aeabi_frsub>:
 8000b3c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b40:	e002      	b.n	8000b48 <__addsf3>
 8000b42:	bf00      	nop

08000b44 <__aeabi_fsub>:
 8000b44:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b48 <__addsf3>:
 8000b48:	0042      	lsls	r2, r0, #1
 8000b4a:	bf1f      	itttt	ne
 8000b4c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b50:	ea92 0f03 	teqne	r2, r3
 8000b54:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b58:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b5c:	d06a      	beq.n	8000c34 <__addsf3+0xec>
 8000b5e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b62:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b66:	bfc1      	itttt	gt
 8000b68:	18d2      	addgt	r2, r2, r3
 8000b6a:	4041      	eorgt	r1, r0
 8000b6c:	4048      	eorgt	r0, r1
 8000b6e:	4041      	eorgt	r1, r0
 8000b70:	bfb8      	it	lt
 8000b72:	425b      	neglt	r3, r3
 8000b74:	2b19      	cmp	r3, #25
 8000b76:	bf88      	it	hi
 8000b78:	4770      	bxhi	lr
 8000b7a:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b7e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b82:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b86:	bf18      	it	ne
 8000b88:	4240      	negne	r0, r0
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b92:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b96:	bf18      	it	ne
 8000b98:	4249      	negne	r1, r1
 8000b9a:	ea92 0f03 	teq	r2, r3
 8000b9e:	d03f      	beq.n	8000c20 <__addsf3+0xd8>
 8000ba0:	f1a2 0201 	sub.w	r2, r2, #1
 8000ba4:	fa41 fc03 	asr.w	ip, r1, r3
 8000ba8:	eb10 000c 	adds.w	r0, r0, ip
 8000bac:	f1c3 0320 	rsb	r3, r3, #32
 8000bb0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bb4:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000bb8:	d502      	bpl.n	8000bc0 <__addsf3+0x78>
 8000bba:	4249      	negs	r1, r1
 8000bbc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bc0:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bc4:	d313      	bcc.n	8000bee <__addsf3+0xa6>
 8000bc6:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bca:	d306      	bcc.n	8000bda <__addsf3+0x92>
 8000bcc:	0840      	lsrs	r0, r0, #1
 8000bce:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bd2:	f102 0201 	add.w	r2, r2, #1
 8000bd6:	2afe      	cmp	r2, #254	@ 0xfe
 8000bd8:	d251      	bcs.n	8000c7e <__addsf3+0x136>
 8000bda:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000be2:	bf08      	it	eq
 8000be4:	f020 0001 	biceq.w	r0, r0, #1
 8000be8:	ea40 0003 	orr.w	r0, r0, r3
 8000bec:	4770      	bx	lr
 8000bee:	0049      	lsls	r1, r1, #1
 8000bf0:	eb40 0000 	adc.w	r0, r0, r0
 8000bf4:	3a01      	subs	r2, #1
 8000bf6:	bf28      	it	cs
 8000bf8:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000bfc:	d2ed      	bcs.n	8000bda <__addsf3+0x92>
 8000bfe:	fab0 fc80 	clz	ip, r0
 8000c02:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c06:	ebb2 020c 	subs.w	r2, r2, ip
 8000c0a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c0e:	bfaa      	itet	ge
 8000c10:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c14:	4252      	neglt	r2, r2
 8000c16:	4318      	orrge	r0, r3
 8000c18:	bfbc      	itt	lt
 8000c1a:	40d0      	lsrlt	r0, r2
 8000c1c:	4318      	orrlt	r0, r3
 8000c1e:	4770      	bx	lr
 8000c20:	f092 0f00 	teq	r2, #0
 8000c24:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c28:	bf06      	itte	eq
 8000c2a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c2e:	3201      	addeq	r2, #1
 8000c30:	3b01      	subne	r3, #1
 8000c32:	e7b5      	b.n	8000ba0 <__addsf3+0x58>
 8000c34:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c38:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c3c:	bf18      	it	ne
 8000c3e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c42:	d021      	beq.n	8000c88 <__addsf3+0x140>
 8000c44:	ea92 0f03 	teq	r2, r3
 8000c48:	d004      	beq.n	8000c54 <__addsf3+0x10c>
 8000c4a:	f092 0f00 	teq	r2, #0
 8000c4e:	bf08      	it	eq
 8000c50:	4608      	moveq	r0, r1
 8000c52:	4770      	bx	lr
 8000c54:	ea90 0f01 	teq	r0, r1
 8000c58:	bf1c      	itt	ne
 8000c5a:	2000      	movne	r0, #0
 8000c5c:	4770      	bxne	lr
 8000c5e:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c62:	d104      	bne.n	8000c6e <__addsf3+0x126>
 8000c64:	0040      	lsls	r0, r0, #1
 8000c66:	bf28      	it	cs
 8000c68:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c6c:	4770      	bx	lr
 8000c6e:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c72:	bf3c      	itt	cc
 8000c74:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c78:	4770      	bxcc	lr
 8000c7a:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c7e:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c82:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c86:	4770      	bx	lr
 8000c88:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c8c:	bf16      	itet	ne
 8000c8e:	4608      	movne	r0, r1
 8000c90:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c94:	4601      	movne	r1, r0
 8000c96:	0242      	lsls	r2, r0, #9
 8000c98:	bf06      	itte	eq
 8000c9a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c9e:	ea90 0f01 	teqeq	r0, r1
 8000ca2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000ca6:	4770      	bx	lr

08000ca8 <__aeabi_ui2f>:
 8000ca8:	f04f 0300 	mov.w	r3, #0
 8000cac:	e004      	b.n	8000cb8 <__aeabi_i2f+0x8>
 8000cae:	bf00      	nop

08000cb0 <__aeabi_i2f>:
 8000cb0:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000cb4:	bf48      	it	mi
 8000cb6:	4240      	negmi	r0, r0
 8000cb8:	ea5f 0c00 	movs.w	ip, r0
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cc4:	4601      	mov	r1, r0
 8000cc6:	f04f 0000 	mov.w	r0, #0
 8000cca:	e01c      	b.n	8000d06 <__aeabi_l2f+0x2a>

08000ccc <__aeabi_ul2f>:
 8000ccc:	ea50 0201 	orrs.w	r2, r0, r1
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e00a      	b.n	8000cf0 <__aeabi_l2f+0x14>
 8000cda:	bf00      	nop

08000cdc <__aeabi_l2f>:
 8000cdc:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce0:	bf08      	it	eq
 8000ce2:	4770      	bxeq	lr
 8000ce4:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000ce8:	d502      	bpl.n	8000cf0 <__aeabi_l2f+0x14>
 8000cea:	4240      	negs	r0, r0
 8000cec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf0:	ea5f 0c01 	movs.w	ip, r1
 8000cf4:	bf02      	ittt	eq
 8000cf6:	4684      	moveq	ip, r0
 8000cf8:	4601      	moveq	r1, r0
 8000cfa:	2000      	moveq	r0, #0
 8000cfc:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d00:	bf08      	it	eq
 8000d02:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d06:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d0a:	fabc f28c 	clz	r2, ip
 8000d0e:	3a08      	subs	r2, #8
 8000d10:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d14:	db10      	blt.n	8000d38 <__aeabi_l2f+0x5c>
 8000d16:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d1a:	4463      	add	r3, ip
 8000d1c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d20:	f1c2 0220 	rsb	r2, r2, #32
 8000d24:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d28:	fa20 f202 	lsr.w	r2, r0, r2
 8000d2c:	eb43 0002 	adc.w	r0, r3, r2
 8000d30:	bf08      	it	eq
 8000d32:	f020 0001 	biceq.w	r0, r0, #1
 8000d36:	4770      	bx	lr
 8000d38:	f102 0220 	add.w	r2, r2, #32
 8000d3c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d40:	f1c2 0220 	rsb	r2, r2, #32
 8000d44:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d48:	fa21 f202 	lsr.w	r2, r1, r2
 8000d4c:	eb43 0002 	adc.w	r0, r3, r2
 8000d50:	bf08      	it	eq
 8000d52:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d56:	4770      	bx	lr

08000d58 <__gesf2>:
 8000d58:	f04f 3cff 	mov.w	ip, #4294967295
 8000d5c:	e006      	b.n	8000d6c <__cmpsf2+0x4>
 8000d5e:	bf00      	nop

08000d60 <__lesf2>:
 8000d60:	f04f 0c01 	mov.w	ip, #1
 8000d64:	e002      	b.n	8000d6c <__cmpsf2+0x4>
 8000d66:	bf00      	nop

08000d68 <__cmpsf2>:
 8000d68:	f04f 0c01 	mov.w	ip, #1
 8000d6c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d70:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000d74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000d78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000d7c:	bf18      	it	ne
 8000d7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000d82:	d011      	beq.n	8000da8 <__cmpsf2+0x40>
 8000d84:	b001      	add	sp, #4
 8000d86:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000d8a:	bf18      	it	ne
 8000d8c:	ea90 0f01 	teqne	r0, r1
 8000d90:	bf58      	it	pl
 8000d92:	ebb2 0003 	subspl.w	r0, r2, r3
 8000d96:	bf88      	it	hi
 8000d98:	17c8      	asrhi	r0, r1, #31
 8000d9a:	bf38      	it	cc
 8000d9c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000da0:	bf18      	it	ne
 8000da2:	f040 0001 	orrne.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000dac:	d102      	bne.n	8000db4 <__cmpsf2+0x4c>
 8000dae:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000db2:	d105      	bne.n	8000dc0 <__cmpsf2+0x58>
 8000db4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000db8:	d1e4      	bne.n	8000d84 <__cmpsf2+0x1c>
 8000dba:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000dbe:	d0e1      	beq.n	8000d84 <__cmpsf2+0x1c>
 8000dc0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop

08000dc8 <__aeabi_cfrcmple>:
 8000dc8:	4684      	mov	ip, r0
 8000dca:	4608      	mov	r0, r1
 8000dcc:	4661      	mov	r1, ip
 8000dce:	e7ff      	b.n	8000dd0 <__aeabi_cfcmpeq>

08000dd0 <__aeabi_cfcmpeq>:
 8000dd0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000dd2:	f7ff ffc9 	bl	8000d68 <__cmpsf2>
 8000dd6:	2800      	cmp	r0, #0
 8000dd8:	bf48      	it	mi
 8000dda:	f110 0f00 	cmnmi.w	r0, #0
 8000dde:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000de0 <__aeabi_fcmpeq>:
 8000de0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000de4:	f7ff fff4 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000de8:	bf0c      	ite	eq
 8000dea:	2001      	moveq	r0, #1
 8000dec:	2000      	movne	r0, #0
 8000dee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000df2:	bf00      	nop

08000df4 <__aeabi_fcmplt>:
 8000df4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000df8:	f7ff ffea 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000dfc:	bf34      	ite	cc
 8000dfe:	2001      	movcc	r0, #1
 8000e00:	2000      	movcs	r0, #0
 8000e02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e06:	bf00      	nop

08000e08 <__aeabi_fcmple>:
 8000e08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e0c:	f7ff ffe0 	bl	8000dd0 <__aeabi_cfcmpeq>
 8000e10:	bf94      	ite	ls
 8000e12:	2001      	movls	r0, #1
 8000e14:	2000      	movhi	r0, #0
 8000e16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e1a:	bf00      	nop

08000e1c <__aeabi_fcmpge>:
 8000e1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e20:	f7ff ffd2 	bl	8000dc8 <__aeabi_cfrcmple>
 8000e24:	bf94      	ite	ls
 8000e26:	2001      	movls	r0, #1
 8000e28:	2000      	movhi	r0, #0
 8000e2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e2e:	bf00      	nop

08000e30 <__aeabi_fcmpgt>:
 8000e30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000e34:	f7ff ffc8 	bl	8000dc8 <__aeabi_cfrcmple>
 8000e38:	bf34      	ite	cc
 8000e3a:	2001      	movcc	r0, #1
 8000e3c:	2000      	movcs	r0, #0
 8000e3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000e42:	bf00      	nop

08000e44 <__aeabi_ldivmod>:
 8000e44:	b97b      	cbnz	r3, 8000e66 <__aeabi_ldivmod+0x22>
 8000e46:	b972      	cbnz	r2, 8000e66 <__aeabi_ldivmod+0x22>
 8000e48:	2900      	cmp	r1, #0
 8000e4a:	bfbe      	ittt	lt
 8000e4c:	2000      	movlt	r0, #0
 8000e4e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8000e52:	e006      	blt.n	8000e62 <__aeabi_ldivmod+0x1e>
 8000e54:	bf08      	it	eq
 8000e56:	2800      	cmpeq	r0, #0
 8000e58:	bf1c      	itt	ne
 8000e5a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 8000e5e:	f04f 30ff 	movne.w	r0, #4294967295
 8000e62:	f000 b9bf 	b.w	80011e4 <__aeabi_idiv0>
 8000e66:	f1ad 0c08 	sub.w	ip, sp, #8
 8000e6a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000e6e:	2900      	cmp	r1, #0
 8000e70:	db09      	blt.n	8000e86 <__aeabi_ldivmod+0x42>
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	db1a      	blt.n	8000eac <__aeabi_ldivmod+0x68>
 8000e76:	f000 f835 	bl	8000ee4 <__udivmoddi4>
 8000e7a:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e7e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e82:	b004      	add	sp, #16
 8000e84:	4770      	bx	lr
 8000e86:	4240      	negs	r0, r0
 8000e88:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000e8c:	2b00      	cmp	r3, #0
 8000e8e:	db1b      	blt.n	8000ec8 <__aeabi_ldivmod+0x84>
 8000e90:	f000 f828 	bl	8000ee4 <__udivmoddi4>
 8000e94:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000e98:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000e9c:	b004      	add	sp, #16
 8000e9e:	4240      	negs	r0, r0
 8000ea0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ea4:	4252      	negs	r2, r2
 8000ea6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eaa:	4770      	bx	lr
 8000eac:	4252      	negs	r2, r2
 8000eae:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000eb2:	f000 f817 	bl	8000ee4 <__udivmoddi4>
 8000eb6:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000eba:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ebe:	b004      	add	sp, #16
 8000ec0:	4240      	negs	r0, r0
 8000ec2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ec6:	4770      	bx	lr
 8000ec8:	4252      	negs	r2, r2
 8000eca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ece:	f000 f809 	bl	8000ee4 <__udivmoddi4>
 8000ed2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000ed6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000eda:	b004      	add	sp, #16
 8000edc:	4252      	negs	r2, r2
 8000ede:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000ee2:	4770      	bx	lr

08000ee4 <__udivmoddi4>:
 8000ee4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ee8:	9d08      	ldr	r5, [sp, #32]
 8000eea:	468e      	mov	lr, r1
 8000eec:	4604      	mov	r4, r0
 8000eee:	4688      	mov	r8, r1
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d14a      	bne.n	8000f8a <__udivmoddi4+0xa6>
 8000ef4:	428a      	cmp	r2, r1
 8000ef6:	4617      	mov	r7, r2
 8000ef8:	d962      	bls.n	8000fc0 <__udivmoddi4+0xdc>
 8000efa:	fab2 f682 	clz	r6, r2
 8000efe:	b14e      	cbz	r6, 8000f14 <__udivmoddi4+0x30>
 8000f00:	f1c6 0320 	rsb	r3, r6, #32
 8000f04:	fa01 f806 	lsl.w	r8, r1, r6
 8000f08:	fa20 f303 	lsr.w	r3, r0, r3
 8000f0c:	40b7      	lsls	r7, r6
 8000f0e:	ea43 0808 	orr.w	r8, r3, r8
 8000f12:	40b4      	lsls	r4, r6
 8000f14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f18:	fbb8 f1fe 	udiv	r1, r8, lr
 8000f1c:	fa1f fc87 	uxth.w	ip, r7
 8000f20:	fb0e 8811 	mls	r8, lr, r1, r8
 8000f24:	fb01 f20c 	mul.w	r2, r1, ip
 8000f28:	0c23      	lsrs	r3, r4, #16
 8000f2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000f2e:	429a      	cmp	r2, r3
 8000f30:	d909      	bls.n	8000f46 <__udivmoddi4+0x62>
 8000f32:	18fb      	adds	r3, r7, r3
 8000f34:	f101 30ff 	add.w	r0, r1, #4294967295
 8000f38:	f080 80eb 	bcs.w	8001112 <__udivmoddi4+0x22e>
 8000f3c:	429a      	cmp	r2, r3
 8000f3e:	f240 80e8 	bls.w	8001112 <__udivmoddi4+0x22e>
 8000f42:	3902      	subs	r1, #2
 8000f44:	443b      	add	r3, r7
 8000f46:	1a9a      	subs	r2, r3, r2
 8000f48:	fbb2 f0fe 	udiv	r0, r2, lr
 8000f4c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000f50:	fb00 fc0c 	mul.w	ip, r0, ip
 8000f54:	b2a3      	uxth	r3, r4
 8000f56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000f5a:	459c      	cmp	ip, r3
 8000f5c:	d909      	bls.n	8000f72 <__udivmoddi4+0x8e>
 8000f5e:	18fb      	adds	r3, r7, r3
 8000f60:	f100 32ff 	add.w	r2, r0, #4294967295
 8000f64:	f080 80d7 	bcs.w	8001116 <__udivmoddi4+0x232>
 8000f68:	459c      	cmp	ip, r3
 8000f6a:	f240 80d4 	bls.w	8001116 <__udivmoddi4+0x232>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3802      	subs	r0, #2
 8000f72:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000f76:	2100      	movs	r1, #0
 8000f78:	eba3 030c 	sub.w	r3, r3, ip
 8000f7c:	b11d      	cbz	r5, 8000f86 <__udivmoddi4+0xa2>
 8000f7e:	2200      	movs	r2, #0
 8000f80:	40f3      	lsrs	r3, r6
 8000f82:	e9c5 3200 	strd	r3, r2, [r5]
 8000f86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	d905      	bls.n	8000f9a <__udivmoddi4+0xb6>
 8000f8e:	b10d      	cbz	r5, 8000f94 <__udivmoddi4+0xb0>
 8000f90:	e9c5 0100 	strd	r0, r1, [r5]
 8000f94:	2100      	movs	r1, #0
 8000f96:	4608      	mov	r0, r1
 8000f98:	e7f5      	b.n	8000f86 <__udivmoddi4+0xa2>
 8000f9a:	fab3 f183 	clz	r1, r3
 8000f9e:	2900      	cmp	r1, #0
 8000fa0:	d146      	bne.n	8001030 <__udivmoddi4+0x14c>
 8000fa2:	4573      	cmp	r3, lr
 8000fa4:	d302      	bcc.n	8000fac <__udivmoddi4+0xc8>
 8000fa6:	4282      	cmp	r2, r0
 8000fa8:	f200 8108 	bhi.w	80011bc <__udivmoddi4+0x2d8>
 8000fac:	1a84      	subs	r4, r0, r2
 8000fae:	eb6e 0203 	sbc.w	r2, lr, r3
 8000fb2:	2001      	movs	r0, #1
 8000fb4:	4690      	mov	r8, r2
 8000fb6:	2d00      	cmp	r5, #0
 8000fb8:	d0e5      	beq.n	8000f86 <__udivmoddi4+0xa2>
 8000fba:	e9c5 4800 	strd	r4, r8, [r5]
 8000fbe:	e7e2      	b.n	8000f86 <__udivmoddi4+0xa2>
 8000fc0:	2a00      	cmp	r2, #0
 8000fc2:	f000 8091 	beq.w	80010e8 <__udivmoddi4+0x204>
 8000fc6:	fab2 f682 	clz	r6, r2
 8000fca:	2e00      	cmp	r6, #0
 8000fcc:	f040 80a5 	bne.w	800111a <__udivmoddi4+0x236>
 8000fd0:	1a8a      	subs	r2, r1, r2
 8000fd2:	2101      	movs	r1, #1
 8000fd4:	0c03      	lsrs	r3, r0, #16
 8000fd6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	b2bc      	uxth	r4, r7
 8000fde:	fbb2 fcfe 	udiv	ip, r2, lr
 8000fe2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000fea:	fb04 f20c 	mul.w	r2, r4, ip
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	d907      	bls.n	8001002 <__udivmoddi4+0x11e>
 8000ff2:	18fb      	adds	r3, r7, r3
 8000ff4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ff8:	d202      	bcs.n	8001000 <__udivmoddi4+0x11c>
 8000ffa:	429a      	cmp	r2, r3
 8000ffc:	f200 80e3 	bhi.w	80011c6 <__udivmoddi4+0x2e2>
 8001000:	46c4      	mov	ip, r8
 8001002:	1a9b      	subs	r3, r3, r2
 8001004:	fbb3 f2fe 	udiv	r2, r3, lr
 8001008:	fb0e 3312 	mls	r3, lr, r2, r3
 800100c:	fb02 f404 	mul.w	r4, r2, r4
 8001010:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8001014:	429c      	cmp	r4, r3
 8001016:	d907      	bls.n	8001028 <__udivmoddi4+0x144>
 8001018:	18fb      	adds	r3, r7, r3
 800101a:	f102 30ff 	add.w	r0, r2, #4294967295
 800101e:	d202      	bcs.n	8001026 <__udivmoddi4+0x142>
 8001020:	429c      	cmp	r4, r3
 8001022:	f200 80cd 	bhi.w	80011c0 <__udivmoddi4+0x2dc>
 8001026:	4602      	mov	r2, r0
 8001028:	1b1b      	subs	r3, r3, r4
 800102a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800102e:	e7a5      	b.n	8000f7c <__udivmoddi4+0x98>
 8001030:	f1c1 0620 	rsb	r6, r1, #32
 8001034:	408b      	lsls	r3, r1
 8001036:	fa22 f706 	lsr.w	r7, r2, r6
 800103a:	431f      	orrs	r7, r3
 800103c:	fa2e fa06 	lsr.w	sl, lr, r6
 8001040:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8001044:	fbba f8f9 	udiv	r8, sl, r9
 8001048:	fa0e fe01 	lsl.w	lr, lr, r1
 800104c:	fa20 f306 	lsr.w	r3, r0, r6
 8001050:	fb09 aa18 	mls	sl, r9, r8, sl
 8001054:	fa1f fc87 	uxth.w	ip, r7
 8001058:	ea43 030e 	orr.w	r3, r3, lr
 800105c:	fa00 fe01 	lsl.w	lr, r0, r1
 8001060:	fb08 f00c 	mul.w	r0, r8, ip
 8001064:	0c1c      	lsrs	r4, r3, #16
 8001066:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800106a:	42a0      	cmp	r0, r4
 800106c:	fa02 f201 	lsl.w	r2, r2, r1
 8001070:	d90a      	bls.n	8001088 <__udivmoddi4+0x1a4>
 8001072:	193c      	adds	r4, r7, r4
 8001074:	f108 3aff 	add.w	sl, r8, #4294967295
 8001078:	f080 809e 	bcs.w	80011b8 <__udivmoddi4+0x2d4>
 800107c:	42a0      	cmp	r0, r4
 800107e:	f240 809b 	bls.w	80011b8 <__udivmoddi4+0x2d4>
 8001082:	f1a8 0802 	sub.w	r8, r8, #2
 8001086:	443c      	add	r4, r7
 8001088:	1a24      	subs	r4, r4, r0
 800108a:	b298      	uxth	r0, r3
 800108c:	fbb4 f3f9 	udiv	r3, r4, r9
 8001090:	fb09 4413 	mls	r4, r9, r3, r4
 8001094:	fb03 fc0c 	mul.w	ip, r3, ip
 8001098:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 800109c:	45a4      	cmp	ip, r4
 800109e:	d909      	bls.n	80010b4 <__udivmoddi4+0x1d0>
 80010a0:	193c      	adds	r4, r7, r4
 80010a2:	f103 30ff 	add.w	r0, r3, #4294967295
 80010a6:	f080 8085 	bcs.w	80011b4 <__udivmoddi4+0x2d0>
 80010aa:	45a4      	cmp	ip, r4
 80010ac:	f240 8082 	bls.w	80011b4 <__udivmoddi4+0x2d0>
 80010b0:	3b02      	subs	r3, #2
 80010b2:	443c      	add	r4, r7
 80010b4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80010b8:	eba4 040c 	sub.w	r4, r4, ip
 80010bc:	fba0 8c02 	umull	r8, ip, r0, r2
 80010c0:	4564      	cmp	r4, ip
 80010c2:	4643      	mov	r3, r8
 80010c4:	46e1      	mov	r9, ip
 80010c6:	d364      	bcc.n	8001192 <__udivmoddi4+0x2ae>
 80010c8:	d061      	beq.n	800118e <__udivmoddi4+0x2aa>
 80010ca:	b15d      	cbz	r5, 80010e4 <__udivmoddi4+0x200>
 80010cc:	ebbe 0203 	subs.w	r2, lr, r3
 80010d0:	eb64 0409 	sbc.w	r4, r4, r9
 80010d4:	fa04 f606 	lsl.w	r6, r4, r6
 80010d8:	fa22 f301 	lsr.w	r3, r2, r1
 80010dc:	431e      	orrs	r6, r3
 80010de:	40cc      	lsrs	r4, r1
 80010e0:	e9c5 6400 	strd	r6, r4, [r5]
 80010e4:	2100      	movs	r1, #0
 80010e6:	e74e      	b.n	8000f86 <__udivmoddi4+0xa2>
 80010e8:	fbb1 fcf2 	udiv	ip, r1, r2
 80010ec:	0c01      	lsrs	r1, r0, #16
 80010ee:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80010f2:	b280      	uxth	r0, r0
 80010f4:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80010f8:	463b      	mov	r3, r7
 80010fa:	fbb1 f1f7 	udiv	r1, r1, r7
 80010fe:	4638      	mov	r0, r7
 8001100:	463c      	mov	r4, r7
 8001102:	46b8      	mov	r8, r7
 8001104:	46be      	mov	lr, r7
 8001106:	2620      	movs	r6, #32
 8001108:	eba2 0208 	sub.w	r2, r2, r8
 800110c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001110:	e765      	b.n	8000fde <__udivmoddi4+0xfa>
 8001112:	4601      	mov	r1, r0
 8001114:	e717      	b.n	8000f46 <__udivmoddi4+0x62>
 8001116:	4610      	mov	r0, r2
 8001118:	e72b      	b.n	8000f72 <__udivmoddi4+0x8e>
 800111a:	f1c6 0120 	rsb	r1, r6, #32
 800111e:	fa2e fc01 	lsr.w	ip, lr, r1
 8001122:	40b7      	lsls	r7, r6
 8001124:	fa0e fe06 	lsl.w	lr, lr, r6
 8001128:	fa20 f101 	lsr.w	r1, r0, r1
 800112c:	ea41 010e 	orr.w	r1, r1, lr
 8001130:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001134:	fbbc f8fe 	udiv	r8, ip, lr
 8001138:	b2bc      	uxth	r4, r7
 800113a:	fb0e cc18 	mls	ip, lr, r8, ip
 800113e:	fb08 f904 	mul.w	r9, r8, r4
 8001142:	0c0a      	lsrs	r2, r1, #16
 8001144:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8001148:	40b0      	lsls	r0, r6
 800114a:	4591      	cmp	r9, r2
 800114c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8001150:	b280      	uxth	r0, r0
 8001152:	d93e      	bls.n	80011d2 <__udivmoddi4+0x2ee>
 8001154:	18ba      	adds	r2, r7, r2
 8001156:	f108 3cff 	add.w	ip, r8, #4294967295
 800115a:	d201      	bcs.n	8001160 <__udivmoddi4+0x27c>
 800115c:	4591      	cmp	r9, r2
 800115e:	d81f      	bhi.n	80011a0 <__udivmoddi4+0x2bc>
 8001160:	eba2 0209 	sub.w	r2, r2, r9
 8001164:	fbb2 f9fe 	udiv	r9, r2, lr
 8001168:	fb09 f804 	mul.w	r8, r9, r4
 800116c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8001170:	b28a      	uxth	r2, r1
 8001172:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8001176:	4542      	cmp	r2, r8
 8001178:	d229      	bcs.n	80011ce <__udivmoddi4+0x2ea>
 800117a:	18ba      	adds	r2, r7, r2
 800117c:	f109 31ff 	add.w	r1, r9, #4294967295
 8001180:	d2c2      	bcs.n	8001108 <__udivmoddi4+0x224>
 8001182:	4542      	cmp	r2, r8
 8001184:	d2c0      	bcs.n	8001108 <__udivmoddi4+0x224>
 8001186:	f1a9 0102 	sub.w	r1, r9, #2
 800118a:	443a      	add	r2, r7
 800118c:	e7bc      	b.n	8001108 <__udivmoddi4+0x224>
 800118e:	45c6      	cmp	lr, r8
 8001190:	d29b      	bcs.n	80010ca <__udivmoddi4+0x1e6>
 8001192:	ebb8 0302 	subs.w	r3, r8, r2
 8001196:	eb6c 0c07 	sbc.w	ip, ip, r7
 800119a:	3801      	subs	r0, #1
 800119c:	46e1      	mov	r9, ip
 800119e:	e794      	b.n	80010ca <__udivmoddi4+0x1e6>
 80011a0:	eba7 0909 	sub.w	r9, r7, r9
 80011a4:	444a      	add	r2, r9
 80011a6:	fbb2 f9fe 	udiv	r9, r2, lr
 80011aa:	f1a8 0c02 	sub.w	ip, r8, #2
 80011ae:	fb09 f804 	mul.w	r8, r9, r4
 80011b2:	e7db      	b.n	800116c <__udivmoddi4+0x288>
 80011b4:	4603      	mov	r3, r0
 80011b6:	e77d      	b.n	80010b4 <__udivmoddi4+0x1d0>
 80011b8:	46d0      	mov	r8, sl
 80011ba:	e765      	b.n	8001088 <__udivmoddi4+0x1a4>
 80011bc:	4608      	mov	r0, r1
 80011be:	e6fa      	b.n	8000fb6 <__udivmoddi4+0xd2>
 80011c0:	443b      	add	r3, r7
 80011c2:	3a02      	subs	r2, #2
 80011c4:	e730      	b.n	8001028 <__udivmoddi4+0x144>
 80011c6:	f1ac 0c02 	sub.w	ip, ip, #2
 80011ca:	443b      	add	r3, r7
 80011cc:	e719      	b.n	8001002 <__udivmoddi4+0x11e>
 80011ce:	4649      	mov	r1, r9
 80011d0:	e79a      	b.n	8001108 <__udivmoddi4+0x224>
 80011d2:	eba2 0209 	sub.w	r2, r2, r9
 80011d6:	fbb2 f9fe 	udiv	r9, r2, lr
 80011da:	46c4      	mov	ip, r8
 80011dc:	fb09 f804 	mul.w	r8, r9, r4
 80011e0:	e7c4      	b.n	800116c <__udivmoddi4+0x288>
 80011e2:	bf00      	nop

080011e4 <__aeabi_idiv0>:
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop

080011e8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011e8:	b5b0      	push	{r4, r5, r7, lr}
 80011ea:	b08a      	sub	sp, #40	@ 0x28
 80011ec:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011ee:	f000 faff 	bl	80017f0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011f2:	f000 f867 	bl	80012c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011f6:	f000 f8dd 	bl	80013b4 <MX_GPIO_Init>
  MX_SPI2_Init();
 80011fa:	f000 f8a5 	bl	8001348 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  ILI9225_Init();
 80011fe:	f002 fa94 	bl	800372a <ILI9225_Init>

  display_init();
 8001202:	f001 fe91 	bl	8002f28 <display_init>


  time_t current_time = 1729594471; // Example: Wed Oct 22 14:04:31 2025
 8001206:	a32d      	add	r3, pc, #180	@ (adr r3, 80012bc <main+0xd4>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	e9c7 2304 	strd	r2, r3, [r7, #16]
  float temperature = 25.7;
 8001210:	4b27      	ldr	r3, [pc, #156]	@ (80012b0 <main+0xc8>)
 8001212:	60fb      	str	r3, [r7, #12]
  float humidity = 75.0;
 8001214:	4b27      	ldr	r3, [pc, #156]	@ (80012b4 <main+0xcc>)
 8001216:	60bb      	str	r3, [r7, #8]
  bool wifi_connected = true;
 8001218:	2301      	movs	r3, #1
 800121a:	71fb      	strb	r3, [r7, #7]
  bool periodic_enabled = false;
 800121c:	2300      	movs	r3, #0
 800121e:	71bb      	strb	r3, [r7, #6]
  int update_interval = 5;
 8001220:	2305      	movs	r3, #5
 8001222:	603b      	str	r3, [r7, #0]
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */

	   display_update(current_time, temperature, humidity,
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	9302      	str	r3, [sp, #8]
 8001228:	79bb      	ldrb	r3, [r7, #6]
 800122a:	9301      	str	r3, [sp, #4]
 800122c:	79fb      	ldrb	r3, [r7, #7]
 800122e:	9300      	str	r3, [sp, #0]
 8001230:	68bb      	ldr	r3, [r7, #8]
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001238:	f001 ff0e 	bl	8003058 <display_update>
		                       wifi_connected, periodic_enabled, update_interval);

		         /* Simulate time passing */
		         HAL_Delay(1000);
 800123c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001240:	f000 fb38 	bl	80018b4 <HAL_Delay>
		         current_time++;
 8001244:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001248:	1c54      	adds	r4, r2, #1
 800124a:	f143 0500 	adc.w	r5, r3, #0
 800124e:	e9c7 4504 	strd	r4, r5, [r7, #16]

		         /* Simulate data changes every 10 seconds */
		         if (current_time % 10 == 0)
 8001252:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001256:	f04f 020a 	mov.w	r2, #10
 800125a:	f04f 0300 	mov.w	r3, #0
 800125e:	f7ff fdf1 	bl	8000e44 <__aeabi_ldivmod>
 8001262:	4313      	orrs	r3, r2
 8001264:	d1de      	bne.n	8001224 <main+0x3c>
		         {
		             temperature += 0.1;
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	f7ff f8e8 	bl	800043c <__aeabi_f2d>
 800126c:	a30e      	add	r3, pc, #56	@ (adr r3, 80012a8 <main+0xc0>)
 800126e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001272:	f7fe ff85 	bl	8000180 <__adddf3>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fc0d 	bl	8000a9c <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	60fb      	str	r3, [r7, #12]
		             humidity -= 0.5;
 8001286:	f04f 517c 	mov.w	r1, #1056964608	@ 0x3f000000
 800128a:	68b8      	ldr	r0, [r7, #8]
 800128c:	f7ff fc5a 	bl	8000b44 <__aeabi_fsub>
 8001290:	4603      	mov	r3, r0
 8001292:	60bb      	str	r3, [r7, #8]
		             if (humidity < 50.0) humidity = 75.0;
 8001294:	4908      	ldr	r1, [pc, #32]	@ (80012b8 <main+0xd0>)
 8001296:	68b8      	ldr	r0, [r7, #8]
 8001298:	f7ff fdac 	bl	8000df4 <__aeabi_fcmplt>
 800129c:	4603      	mov	r3, r0
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d001      	beq.n	80012a6 <main+0xbe>
 80012a2:	4b04      	ldr	r3, [pc, #16]	@ (80012b4 <main+0xcc>)
 80012a4:	60bb      	str	r3, [r7, #8]
	   display_update(current_time, temperature, humidity,
 80012a6:	e7bd      	b.n	8001224 <main+0x3c>
 80012a8:	9999999a 	.word	0x9999999a
 80012ac:	3fb99999 	.word	0x3fb99999
 80012b0:	41cd999a 	.word	0x41cd999a
 80012b4:	42960000 	.word	0x42960000
 80012b8:	42480000 	.word	0x42480000
 80012bc:	67178467 	.word	0x67178467
 80012c0:	00000000 	.word	0x00000000

080012c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b090      	sub	sp, #64	@ 0x40
 80012c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80012ca:	f107 0318 	add.w	r3, r7, #24
 80012ce:	2228      	movs	r2, #40	@ 0x28
 80012d0:	2100      	movs	r1, #0
 80012d2:	4618      	mov	r0, r3
 80012d4:	f003 fceb 	bl	8004cae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	2200      	movs	r2, #0
 80012dc:	601a      	str	r2, [r3, #0]
 80012de:	605a      	str	r2, [r3, #4]
 80012e0:	609a      	str	r2, [r3, #8]
 80012e2:	60da      	str	r2, [r3, #12]
 80012e4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012e6:	2302      	movs	r3, #2
 80012e8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012ea:	2301      	movs	r3, #1
 80012ec:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012ee:	2310      	movs	r3, #16
 80012f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012f2:	2302      	movs	r3, #2
 80012f4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80012f6:	2300      	movs	r3, #0
 80012f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80012fa:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80012fe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001300:	f107 0318 	add.w	r3, r7, #24
 8001304:	4618      	mov	r0, r3
 8001306:	f000 fd79 	bl	8001dfc <HAL_RCC_OscConfig>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8001310:	f000 f8d0 	bl	80014b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001314:	230f      	movs	r3, #15
 8001316:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001318:	2302      	movs	r3, #2
 800131a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800131c:	2300      	movs	r3, #0
 800131e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001320:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001324:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001326:	2300      	movs	r3, #0
 8001328:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800132a:	1d3b      	adds	r3, r7, #4
 800132c:	2102      	movs	r1, #2
 800132e:	4618      	mov	r0, r3
 8001330:	f000 ffe6 	bl	8002300 <HAL_RCC_ClockConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800133a:	f000 f8bb 	bl	80014b4 <Error_Handler>
  }
}
 800133e:	bf00      	nop
 8001340:	3740      	adds	r7, #64	@ 0x40
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 800134c:	4b17      	ldr	r3, [pc, #92]	@ (80013ac <MX_SPI2_Init+0x64>)
 800134e:	4a18      	ldr	r2, [pc, #96]	@ (80013b0 <MX_SPI2_Init+0x68>)
 8001350:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001352:	4b16      	ldr	r3, [pc, #88]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001354:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001358:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800135a:	4b14      	ldr	r3, [pc, #80]	@ (80013ac <MX_SPI2_Init+0x64>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001360:	4b12      	ldr	r3, [pc, #72]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001366:	4b11      	ldr	r3, [pc, #68]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001368:	2202      	movs	r2, #2
 800136a:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 800136c:	4b0f      	ldr	r3, [pc, #60]	@ (80013ac <MX_SPI2_Init+0x64>)
 800136e:	2201      	movs	r2, #1
 8001370:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001372:	4b0e      	ldr	r3, [pc, #56]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001374:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001378:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800137a:	4b0c      	ldr	r3, [pc, #48]	@ (80013ac <MX_SPI2_Init+0x64>)
 800137c:	2210      	movs	r2, #16
 800137e:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001380:	4b0a      	ldr	r3, [pc, #40]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001382:	2200      	movs	r2, #0
 8001384:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001386:	4b09      	ldr	r3, [pc, #36]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001388:	2200      	movs	r2, #0
 800138a:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800138c:	4b07      	ldr	r3, [pc, #28]	@ (80013ac <MX_SPI2_Init+0x64>)
 800138e:	2200      	movs	r2, #0
 8001390:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001392:	4b06      	ldr	r3, [pc, #24]	@ (80013ac <MX_SPI2_Init+0x64>)
 8001394:	220a      	movs	r2, #10
 8001396:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001398:	4804      	ldr	r0, [pc, #16]	@ (80013ac <MX_SPI2_Init+0x64>)
 800139a:	f001 f90d 	bl	80025b8 <HAL_SPI_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80013a4:	f000 f886 	bl	80014b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80013a8:	bf00      	nop
 80013aa:	bd80      	pop	{r7, pc}
 80013ac:	20000270 	.word	0x20000270
 80013b0:	40003800 	.word	0x40003800

080013b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b088      	sub	sp, #32
 80013b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	f107 0310 	add.w	r3, r7, #16
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013c8:	4b35      	ldr	r3, [pc, #212]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013ca:	699b      	ldr	r3, [r3, #24]
 80013cc:	4a34      	ldr	r2, [pc, #208]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013ce:	f043 0310 	orr.w	r3, r3, #16
 80013d2:	6193      	str	r3, [r2, #24]
 80013d4:	4b32      	ldr	r3, [pc, #200]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013d6:	699b      	ldr	r3, [r3, #24]
 80013d8:	f003 0310 	and.w	r3, r3, #16
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80013e0:	4b2f      	ldr	r3, [pc, #188]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013e2:	699b      	ldr	r3, [r3, #24]
 80013e4:	4a2e      	ldr	r2, [pc, #184]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013e6:	f043 0320 	orr.w	r3, r3, #32
 80013ea:	6193      	str	r3, [r2, #24]
 80013ec:	4b2c      	ldr	r3, [pc, #176]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013ee:	699b      	ldr	r3, [r3, #24]
 80013f0:	f003 0320 	and.w	r3, r3, #32
 80013f4:	60bb      	str	r3, [r7, #8]
 80013f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80013f8:	4b29      	ldr	r3, [pc, #164]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013fa:	699b      	ldr	r3, [r3, #24]
 80013fc:	4a28      	ldr	r2, [pc, #160]	@ (80014a0 <MX_GPIO_Init+0xec>)
 80013fe:	f043 0308 	orr.w	r3, r3, #8
 8001402:	6193      	str	r3, [r2, #24]
 8001404:	4b26      	ldr	r3, [pc, #152]	@ (80014a0 <MX_GPIO_Init+0xec>)
 8001406:	699b      	ldr	r3, [r3, #24]
 8001408:	f003 0308 	and.w	r3, r3, #8
 800140c:	607b      	str	r3, [r7, #4]
 800140e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001410:	4b23      	ldr	r3, [pc, #140]	@ (80014a0 <MX_GPIO_Init+0xec>)
 8001412:	699b      	ldr	r3, [r3, #24]
 8001414:	4a22      	ldr	r2, [pc, #136]	@ (80014a0 <MX_GPIO_Init+0xec>)
 8001416:	f043 0304 	orr.w	r3, r3, #4
 800141a:	6193      	str	r3, [r2, #24]
 800141c:	4b20      	ldr	r3, [pc, #128]	@ (80014a0 <MX_GPIO_Init+0xec>)
 800141e:	699b      	ldr	r3, [r3, #24]
 8001420:	f003 0304 	and.w	r3, r3, #4
 8001424:	603b      	str	r3, [r7, #0]
 8001426:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ILI9225_CS_GPIO_Port, ILI9225_CS_Pin, GPIO_PIN_RESET);
 8001428:	2200      	movs	r2, #0
 800142a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800142e:	481d      	ldr	r0, [pc, #116]	@ (80014a4 <MX_GPIO_Init+0xf0>)
 8001430:	f000 fccc 	bl	8001dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ILI9225_RST_Pin|ILI9225_RS_Pin, GPIO_PIN_RESET);
 8001434:	2200      	movs	r2, #0
 8001436:	f44f 6110 	mov.w	r1, #2304	@ 0x900
 800143a:	481b      	ldr	r0, [pc, #108]	@ (80014a8 <MX_GPIO_Init+0xf4>)
 800143c:	f000 fcc6 	bl	8001dcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001440:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001444:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001446:	4b19      	ldr	r3, [pc, #100]	@ (80014ac <MX_GPIO_Init+0xf8>)
 8001448:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800144a:	2300      	movs	r3, #0
 800144c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800144e:	f107 0310 	add.w	r3, r7, #16
 8001452:	4619      	mov	r1, r3
 8001454:	4816      	ldr	r0, [pc, #88]	@ (80014b0 <MX_GPIO_Init+0xfc>)
 8001456:	f000 fb35 	bl	8001ac4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ILI9225_CS_Pin */
  GPIO_InitStruct.Pin = ILI9225_CS_Pin;
 800145a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800145e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001460:	2301      	movs	r3, #1
 8001462:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001464:	2300      	movs	r3, #0
 8001466:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001468:	2302      	movs	r3, #2
 800146a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ILI9225_CS_GPIO_Port, &GPIO_InitStruct);
 800146c:	f107 0310 	add.w	r3, r7, #16
 8001470:	4619      	mov	r1, r3
 8001472:	480c      	ldr	r0, [pc, #48]	@ (80014a4 <MX_GPIO_Init+0xf0>)
 8001474:	f000 fb26 	bl	8001ac4 <HAL_GPIO_Init>

  /*Configure GPIO pins : ILI9225_RST_Pin ILI9225_RS_Pin */
  GPIO_InitStruct.Pin = ILI9225_RST_Pin|ILI9225_RS_Pin;
 8001478:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800147c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800147e:	2301      	movs	r3, #1
 8001480:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001482:	2300      	movs	r3, #0
 8001484:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001486:	2302      	movs	r3, #2
 8001488:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148a:	f107 0310 	add.w	r3, r7, #16
 800148e:	4619      	mov	r1, r3
 8001490:	4805      	ldr	r0, [pc, #20]	@ (80014a8 <MX_GPIO_Init+0xf4>)
 8001492:	f000 fb17 	bl	8001ac4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001496:	bf00      	nop
 8001498:	3720      	adds	r7, #32
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}
 800149e:	bf00      	nop
 80014a0:	40021000 	.word	0x40021000
 80014a4:	40010c00 	.word	0x40010c00
 80014a8:	40010800 	.word	0x40010800
 80014ac:	10110000 	.word	0x10110000
 80014b0:	40011000 	.word	0x40011000

080014b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b8:	b672      	cpsid	i
}
 80014ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014bc:	bf00      	nop
 80014be:	e7fd      	b.n	80014bc <Error_Handler+0x8>

080014c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b085      	sub	sp, #20
 80014c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80014c6:	4b15      	ldr	r3, [pc, #84]	@ (800151c <HAL_MspInit+0x5c>)
 80014c8:	699b      	ldr	r3, [r3, #24]
 80014ca:	4a14      	ldr	r2, [pc, #80]	@ (800151c <HAL_MspInit+0x5c>)
 80014cc:	f043 0301 	orr.w	r3, r3, #1
 80014d0:	6193      	str	r3, [r2, #24]
 80014d2:	4b12      	ldr	r3, [pc, #72]	@ (800151c <HAL_MspInit+0x5c>)
 80014d4:	699b      	ldr	r3, [r3, #24]
 80014d6:	f003 0301 	and.w	r3, r3, #1
 80014da:	60bb      	str	r3, [r7, #8]
 80014dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014de:	4b0f      	ldr	r3, [pc, #60]	@ (800151c <HAL_MspInit+0x5c>)
 80014e0:	69db      	ldr	r3, [r3, #28]
 80014e2:	4a0e      	ldr	r2, [pc, #56]	@ (800151c <HAL_MspInit+0x5c>)
 80014e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014e8:	61d3      	str	r3, [r2, #28]
 80014ea:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <HAL_MspInit+0x5c>)
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f2:	607b      	str	r3, [r7, #4]
 80014f4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80014f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001520 <HAL_MspInit+0x60>)
 80014f8:	685b      	ldr	r3, [r3, #4]
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001502:	60fb      	str	r3, [r7, #12]
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800150a:	60fb      	str	r3, [r7, #12]
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <HAL_MspInit+0x60>)
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001512:	bf00      	nop
 8001514:	3714      	adds	r7, #20
 8001516:	46bd      	mov	sp, r7
 8001518:	bc80      	pop	{r7}
 800151a:	4770      	bx	lr
 800151c:	40021000 	.word	0x40021000
 8001520:	40010000 	.word	0x40010000

08001524 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b088      	sub	sp, #32
 8001528:	af00      	add	r7, sp, #0
 800152a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800152c:	f107 0310 	add.w	r3, r7, #16
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4a1c      	ldr	r2, [pc, #112]	@ (80015b0 <HAL_SPI_MspInit+0x8c>)
 8001540:	4293      	cmp	r3, r2
 8001542:	d131      	bne.n	80015a8 <HAL_SPI_MspInit+0x84>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001544:	4b1b      	ldr	r3, [pc, #108]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 8001546:	69db      	ldr	r3, [r3, #28]
 8001548:	4a1a      	ldr	r2, [pc, #104]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 800154a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800154e:	61d3      	str	r3, [r2, #28]
 8001550:	4b18      	ldr	r3, [pc, #96]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 8001552:	69db      	ldr	r3, [r3, #28]
 8001554:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001558:	60fb      	str	r3, [r7, #12]
 800155a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800155c:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 800155e:	699b      	ldr	r3, [r3, #24]
 8001560:	4a14      	ldr	r2, [pc, #80]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 8001562:	f043 0308 	orr.w	r3, r3, #8
 8001566:	6193      	str	r3, [r2, #24]
 8001568:	4b12      	ldr	r3, [pc, #72]	@ (80015b4 <HAL_SPI_MspInit+0x90>)
 800156a:	699b      	ldr	r3, [r3, #24]
 800156c:	f003 0308 	and.w	r3, r3, #8
 8001570:	60bb      	str	r3, [r7, #8]
 8001572:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001574:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8001578:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800157a:	2302      	movs	r3, #2
 800157c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800157e:	2303      	movs	r3, #3
 8001580:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001582:	f107 0310 	add.w	r3, r7, #16
 8001586:	4619      	mov	r1, r3
 8001588:	480b      	ldr	r0, [pc, #44]	@ (80015b8 <HAL_SPI_MspInit+0x94>)
 800158a:	f000 fa9b 	bl	8001ac4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800158e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001592:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001594:	2300      	movs	r3, #0
 8001596:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001598:	2300      	movs	r3, #0
 800159a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800159c:	f107 0310 	add.w	r3, r7, #16
 80015a0:	4619      	mov	r1, r3
 80015a2:	4805      	ldr	r0, [pc, #20]	@ (80015b8 <HAL_SPI_MspInit+0x94>)
 80015a4:	f000 fa8e 	bl	8001ac4 <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80015a8:	bf00      	nop
 80015aa:	3720      	adds	r7, #32
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40003800 	.word	0x40003800
 80015b4:	40021000 	.word	0x40021000
 80015b8:	40010c00 	.word	0x40010c00

080015bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015bc:	b480      	push	{r7}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80015c0:	bf00      	nop
 80015c2:	e7fd      	b.n	80015c0 <NMI_Handler+0x4>

080015c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015c4:	b480      	push	{r7}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <HardFault_Handler+0x4>

080015cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015d0:	bf00      	nop
 80015d2:	e7fd      	b.n	80015d0 <MemManage_Handler+0x4>

080015d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015d4:	b480      	push	{r7}
 80015d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015d8:	bf00      	nop
 80015da:	e7fd      	b.n	80015d8 <BusFault_Handler+0x4>

080015dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015dc:	b480      	push	{r7}
 80015de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015e0:	bf00      	nop
 80015e2:	e7fd      	b.n	80015e0 <UsageFault_Handler+0x4>

080015e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015e8:	bf00      	nop
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bc80      	pop	{r7}
 80015ee:	4770      	bx	lr

080015f0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80015f4:	bf00      	nop
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bc80      	pop	{r7}
 80015fa:	4770      	bx	lr

080015fc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80015fc:	b480      	push	{r7}
 80015fe:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001600:	bf00      	nop
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800160c:	f000 f936 	bl	800187c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}

08001614 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001614:	b480      	push	{r7}
 8001616:	af00      	add	r7, sp, #0
  return 1;
 8001618:	2301      	movs	r3, #1
}
 800161a:	4618      	mov	r0, r3
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <_kill>:

int _kill(int pid, int sig)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	b082      	sub	sp, #8
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800162c:	f003 ff88 	bl	8005540 <__errno>
 8001630:	4603      	mov	r3, r0
 8001632:	2216      	movs	r2, #22
 8001634:	601a      	str	r2, [r3, #0]
  return -1;
 8001636:	f04f 33ff 	mov.w	r3, #4294967295
}
 800163a:	4618      	mov	r0, r3
 800163c:	3708      	adds	r7, #8
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}

08001642 <_exit>:

void _exit (int status)
{
 8001642:	b580      	push	{r7, lr}
 8001644:	b082      	sub	sp, #8
 8001646:	af00      	add	r7, sp, #0
 8001648:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800164a:	f04f 31ff 	mov.w	r1, #4294967295
 800164e:	6878      	ldr	r0, [r7, #4]
 8001650:	f7ff ffe7 	bl	8001622 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001654:	bf00      	nop
 8001656:	e7fd      	b.n	8001654 <_exit+0x12>

08001658 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001664:	2300      	movs	r3, #0
 8001666:	617b      	str	r3, [r7, #20]
 8001668:	e00a      	b.n	8001680 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800166a:	f3af 8000 	nop.w
 800166e:	4601      	mov	r1, r0
 8001670:	68bb      	ldr	r3, [r7, #8]
 8001672:	1c5a      	adds	r2, r3, #1
 8001674:	60ba      	str	r2, [r7, #8]
 8001676:	b2ca      	uxtb	r2, r1
 8001678:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800167a:	697b      	ldr	r3, [r7, #20]
 800167c:	3301      	adds	r3, #1
 800167e:	617b      	str	r3, [r7, #20]
 8001680:	697a      	ldr	r2, [r7, #20]
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	429a      	cmp	r2, r3
 8001686:	dbf0      	blt.n	800166a <_read+0x12>
  }

  return len;
 8001688:	687b      	ldr	r3, [r7, #4]
}
 800168a:	4618      	mov	r0, r3
 800168c:	3718      	adds	r7, #24
 800168e:	46bd      	mov	sp, r7
 8001690:	bd80      	pop	{r7, pc}

08001692 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001692:	b580      	push	{r7, lr}
 8001694:	b086      	sub	sp, #24
 8001696:	af00      	add	r7, sp, #0
 8001698:	60f8      	str	r0, [r7, #12]
 800169a:	60b9      	str	r1, [r7, #8]
 800169c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800169e:	2300      	movs	r3, #0
 80016a0:	617b      	str	r3, [r7, #20]
 80016a2:	e009      	b.n	80016b8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80016a4:	68bb      	ldr	r3, [r7, #8]
 80016a6:	1c5a      	adds	r2, r3, #1
 80016a8:	60ba      	str	r2, [r7, #8]
 80016aa:	781b      	ldrb	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80016b2:	697b      	ldr	r3, [r7, #20]
 80016b4:	3301      	adds	r3, #1
 80016b6:	617b      	str	r3, [r7, #20]
 80016b8:	697a      	ldr	r2, [r7, #20]
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	429a      	cmp	r2, r3
 80016be:	dbf1      	blt.n	80016a4 <_write+0x12>
  }
  return len;
 80016c0:	687b      	ldr	r3, [r7, #4]
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}

080016ca <_close>:

int _close(int file)
{
 80016ca:	b480      	push	{r7}
 80016cc:	b083      	sub	sp, #12
 80016ce:	af00      	add	r7, sp, #0
 80016d0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80016d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80016d6:	4618      	mov	r0, r3
 80016d8:	370c      	adds	r7, #12
 80016da:	46bd      	mov	sp, r7
 80016dc:	bc80      	pop	{r7}
 80016de:	4770      	bx	lr

080016e0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80016e0:	b480      	push	{r7}
 80016e2:	b083      	sub	sp, #12
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
 80016e8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80016f0:	605a      	str	r2, [r3, #4]
  return 0;
 80016f2:	2300      	movs	r3, #0
}
 80016f4:	4618      	mov	r0, r3
 80016f6:	370c      	adds	r7, #12
 80016f8:	46bd      	mov	sp, r7
 80016fa:	bc80      	pop	{r7}
 80016fc:	4770      	bx	lr

080016fe <_isatty>:

int _isatty(int file)
{
 80016fe:	b480      	push	{r7}
 8001700:	b083      	sub	sp, #12
 8001702:	af00      	add	r7, sp, #0
 8001704:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001706:	2301      	movs	r3, #1
}
 8001708:	4618      	mov	r0, r3
 800170a:	370c      	adds	r7, #12
 800170c:	46bd      	mov	sp, r7
 800170e:	bc80      	pop	{r7}
 8001710:	4770      	bx	lr

08001712 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001712:	b480      	push	{r7}
 8001714:	b085      	sub	sp, #20
 8001716:	af00      	add	r7, sp, #0
 8001718:	60f8      	str	r0, [r7, #12]
 800171a:	60b9      	str	r1, [r7, #8]
 800171c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800171e:	2300      	movs	r3, #0
}
 8001720:	4618      	mov	r0, r3
 8001722:	3714      	adds	r7, #20
 8001724:	46bd      	mov	sp, r7
 8001726:	bc80      	pop	{r7}
 8001728:	4770      	bx	lr
	...

0800172c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b086      	sub	sp, #24
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001734:	4a14      	ldr	r2, [pc, #80]	@ (8001788 <_sbrk+0x5c>)
 8001736:	4b15      	ldr	r3, [pc, #84]	@ (800178c <_sbrk+0x60>)
 8001738:	1ad3      	subs	r3, r2, r3
 800173a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001740:	4b13      	ldr	r3, [pc, #76]	@ (8001790 <_sbrk+0x64>)
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d102      	bne.n	800174e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001748:	4b11      	ldr	r3, [pc, #68]	@ (8001790 <_sbrk+0x64>)
 800174a:	4a12      	ldr	r2, [pc, #72]	@ (8001794 <_sbrk+0x68>)
 800174c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800174e:	4b10      	ldr	r3, [pc, #64]	@ (8001790 <_sbrk+0x64>)
 8001750:	681a      	ldr	r2, [r3, #0]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4413      	add	r3, r2
 8001756:	693a      	ldr	r2, [r7, #16]
 8001758:	429a      	cmp	r2, r3
 800175a:	d207      	bcs.n	800176c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800175c:	f003 fef0 	bl	8005540 <__errno>
 8001760:	4603      	mov	r3, r0
 8001762:	220c      	movs	r2, #12
 8001764:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001766:	f04f 33ff 	mov.w	r3, #4294967295
 800176a:	e009      	b.n	8001780 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800176c:	4b08      	ldr	r3, [pc, #32]	@ (8001790 <_sbrk+0x64>)
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001772:	4b07      	ldr	r3, [pc, #28]	@ (8001790 <_sbrk+0x64>)
 8001774:	681a      	ldr	r2, [r3, #0]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	4413      	add	r3, r2
 800177a:	4a05      	ldr	r2, [pc, #20]	@ (8001790 <_sbrk+0x64>)
 800177c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800177e:	68fb      	ldr	r3, [r7, #12]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3718      	adds	r7, #24
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	20005000 	.word	0x20005000
 800178c:	00000400 	.word	0x00000400
 8001790:	200002cc 	.word	0x200002cc
 8001794:	20000498 	.word	0x20000498

08001798 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800179c:	bf00      	nop
 800179e:	46bd      	mov	sp, r7
 80017a0:	bc80      	pop	{r7}
 80017a2:	4770      	bx	lr

080017a4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80017a4:	f7ff fff8 	bl	8001798 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80017a8:	480b      	ldr	r0, [pc, #44]	@ (80017d8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80017aa:	490c      	ldr	r1, [pc, #48]	@ (80017dc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80017ac:	4a0c      	ldr	r2, [pc, #48]	@ (80017e0 <LoopFillZerobss+0x16>)
  movs r3, #0
 80017ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80017b0:	e002      	b.n	80017b8 <LoopCopyDataInit>

080017b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80017b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80017b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80017b6:	3304      	adds	r3, #4

080017b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80017b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80017ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80017bc:	d3f9      	bcc.n	80017b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80017be:	4a09      	ldr	r2, [pc, #36]	@ (80017e4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80017c0:	4c09      	ldr	r4, [pc, #36]	@ (80017e8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80017c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80017c4:	e001      	b.n	80017ca <LoopFillZerobss>

080017c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80017c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80017c8:	3204      	adds	r2, #4

080017ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80017ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80017cc:	d3fb      	bcc.n	80017c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80017ce:	f003 febd 	bl	800554c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80017d2:	f7ff fd09 	bl	80011e8 <main>
  bx lr
 80017d6:	4770      	bx	lr
  ldr r0, =_sdata
 80017d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80017dc:	20000254 	.word	0x20000254
  ldr r2, =_sidata
 80017e0:	0800af8c 	.word	0x0800af8c
  ldr r2, =_sbss
 80017e4:	20000254 	.word	0x20000254
  ldr r4, =_ebss
 80017e8:	20000498 	.word	0x20000498

080017ec <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80017ec:	e7fe      	b.n	80017ec <ADC1_2_IRQHandler>
	...

080017f0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <HAL_Init+0x28>)
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	4a07      	ldr	r2, [pc, #28]	@ (8001818 <HAL_Init+0x28>)
 80017fa:	f043 0310 	orr.w	r3, r3, #16
 80017fe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001800:	2003      	movs	r0, #3
 8001802:	f000 f92b 	bl	8001a5c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001806:	200f      	movs	r0, #15
 8001808:	f000 f808 	bl	800181c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800180c:	f7ff fe58 	bl	80014c0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001810:	2300      	movs	r3, #0
}
 8001812:	4618      	mov	r0, r3
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40022000 	.word	0x40022000

0800181c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001824:	4b12      	ldr	r3, [pc, #72]	@ (8001870 <HAL_InitTick+0x54>)
 8001826:	681a      	ldr	r2, [r3, #0]
 8001828:	4b12      	ldr	r3, [pc, #72]	@ (8001874 <HAL_InitTick+0x58>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	4619      	mov	r1, r3
 800182e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001832:	fbb3 f3f1 	udiv	r3, r3, r1
 8001836:	fbb2 f3f3 	udiv	r3, r2, r3
 800183a:	4618      	mov	r0, r3
 800183c:	f000 f935 	bl	8001aaa <HAL_SYSTICK_Config>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d001      	beq.n	800184a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e00e      	b.n	8001868 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d80a      	bhi.n	8001866 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001850:	2200      	movs	r2, #0
 8001852:	6879      	ldr	r1, [r7, #4]
 8001854:	f04f 30ff 	mov.w	r0, #4294967295
 8001858:	f000 f90b 	bl	8001a72 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800185c:	4a06      	ldr	r2, [pc, #24]	@ (8001878 <HAL_InitTick+0x5c>)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001862:	2300      	movs	r3, #0
 8001864:	e000      	b.n	8001868 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001866:	2301      	movs	r3, #1
}
 8001868:	4618      	mov	r0, r3
 800186a:	3708      	adds	r7, #8
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000004 	.word	0x20000004
 8001874:	2000000c 	.word	0x2000000c
 8001878:	20000008 	.word	0x20000008

0800187c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001880:	4b05      	ldr	r3, [pc, #20]	@ (8001898 <HAL_IncTick+0x1c>)
 8001882:	781b      	ldrb	r3, [r3, #0]
 8001884:	461a      	mov	r2, r3
 8001886:	4b05      	ldr	r3, [pc, #20]	@ (800189c <HAL_IncTick+0x20>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4413      	add	r3, r2
 800188c:	4a03      	ldr	r2, [pc, #12]	@ (800189c <HAL_IncTick+0x20>)
 800188e:	6013      	str	r3, [r2, #0]
}
 8001890:	bf00      	nop
 8001892:	46bd      	mov	sp, r7
 8001894:	bc80      	pop	{r7}
 8001896:	4770      	bx	lr
 8001898:	2000000c 	.word	0x2000000c
 800189c:	200002d0 	.word	0x200002d0

080018a0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018a0:	b480      	push	{r7}
 80018a2:	af00      	add	r7, sp, #0
  return uwTick;
 80018a4:	4b02      	ldr	r3, [pc, #8]	@ (80018b0 <HAL_GetTick+0x10>)
 80018a6:	681b      	ldr	r3, [r3, #0]
}
 80018a8:	4618      	mov	r0, r3
 80018aa:	46bd      	mov	sp, r7
 80018ac:	bc80      	pop	{r7}
 80018ae:	4770      	bx	lr
 80018b0:	200002d0 	.word	0x200002d0

080018b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b084      	sub	sp, #16
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80018bc:	f7ff fff0 	bl	80018a0 <HAL_GetTick>
 80018c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80018c6:	68fb      	ldr	r3, [r7, #12]
 80018c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80018cc:	d005      	beq.n	80018da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80018ce:	4b0a      	ldr	r3, [pc, #40]	@ (80018f8 <HAL_Delay+0x44>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	461a      	mov	r2, r3
 80018d4:	68fb      	ldr	r3, [r7, #12]
 80018d6:	4413      	add	r3, r2
 80018d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80018da:	bf00      	nop
 80018dc:	f7ff ffe0 	bl	80018a0 <HAL_GetTick>
 80018e0:	4602      	mov	r2, r0
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	1ad3      	subs	r3, r2, r3
 80018e6:	68fa      	ldr	r2, [r7, #12]
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d8f7      	bhi.n	80018dc <HAL_Delay+0x28>
  {
  }
}
 80018ec:	bf00      	nop
 80018ee:	bf00      	nop
 80018f0:	3710      	adds	r7, #16
 80018f2:	46bd      	mov	sp, r7
 80018f4:	bd80      	pop	{r7, pc}
 80018f6:	bf00      	nop
 80018f8:	2000000c 	.word	0x2000000c

080018fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b085      	sub	sp, #20
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800190c:	4b0c      	ldr	r3, [pc, #48]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 800190e:	68db      	ldr	r3, [r3, #12]
 8001910:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001912:	68ba      	ldr	r2, [r7, #8]
 8001914:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001918:	4013      	ands	r3, r2
 800191a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001924:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001928:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800192c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800192e:	4a04      	ldr	r2, [pc, #16]	@ (8001940 <__NVIC_SetPriorityGrouping+0x44>)
 8001930:	68bb      	ldr	r3, [r7, #8]
 8001932:	60d3      	str	r3, [r2, #12]
}
 8001934:	bf00      	nop
 8001936:	3714      	adds	r7, #20
 8001938:	46bd      	mov	sp, r7
 800193a:	bc80      	pop	{r7}
 800193c:	4770      	bx	lr
 800193e:	bf00      	nop
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001944:	b480      	push	{r7}
 8001946:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001948:	4b04      	ldr	r3, [pc, #16]	@ (800195c <__NVIC_GetPriorityGrouping+0x18>)
 800194a:	68db      	ldr	r3, [r3, #12]
 800194c:	0a1b      	lsrs	r3, r3, #8
 800194e:	f003 0307 	and.w	r3, r3, #7
}
 8001952:	4618      	mov	r0, r3
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	e000ed00 	.word	0xe000ed00

08001960 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001960:	b480      	push	{r7}
 8001962:	b083      	sub	sp, #12
 8001964:	af00      	add	r7, sp, #0
 8001966:	4603      	mov	r3, r0
 8001968:	6039      	str	r1, [r7, #0]
 800196a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800196c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001970:	2b00      	cmp	r3, #0
 8001972:	db0a      	blt.n	800198a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001974:	683b      	ldr	r3, [r7, #0]
 8001976:	b2da      	uxtb	r2, r3
 8001978:	490c      	ldr	r1, [pc, #48]	@ (80019ac <__NVIC_SetPriority+0x4c>)
 800197a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800197e:	0112      	lsls	r2, r2, #4
 8001980:	b2d2      	uxtb	r2, r2
 8001982:	440b      	add	r3, r1
 8001984:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001988:	e00a      	b.n	80019a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800198a:	683b      	ldr	r3, [r7, #0]
 800198c:	b2da      	uxtb	r2, r3
 800198e:	4908      	ldr	r1, [pc, #32]	@ (80019b0 <__NVIC_SetPriority+0x50>)
 8001990:	79fb      	ldrb	r3, [r7, #7]
 8001992:	f003 030f 	and.w	r3, r3, #15
 8001996:	3b04      	subs	r3, #4
 8001998:	0112      	lsls	r2, r2, #4
 800199a:	b2d2      	uxtb	r2, r2
 800199c:	440b      	add	r3, r1
 800199e:	761a      	strb	r2, [r3, #24]
}
 80019a0:	bf00      	nop
 80019a2:	370c      	adds	r7, #12
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bc80      	pop	{r7}
 80019a8:	4770      	bx	lr
 80019aa:	bf00      	nop
 80019ac:	e000e100 	.word	0xe000e100
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b089      	sub	sp, #36	@ 0x24
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	60f8      	str	r0, [r7, #12]
 80019bc:	60b9      	str	r1, [r7, #8]
 80019be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f003 0307 	and.w	r3, r3, #7
 80019c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80019c8:	69fb      	ldr	r3, [r7, #28]
 80019ca:	f1c3 0307 	rsb	r3, r3, #7
 80019ce:	2b04      	cmp	r3, #4
 80019d0:	bf28      	it	cs
 80019d2:	2304      	movcs	r3, #4
 80019d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80019d6:	69fb      	ldr	r3, [r7, #28]
 80019d8:	3304      	adds	r3, #4
 80019da:	2b06      	cmp	r3, #6
 80019dc:	d902      	bls.n	80019e4 <NVIC_EncodePriority+0x30>
 80019de:	69fb      	ldr	r3, [r7, #28]
 80019e0:	3b03      	subs	r3, #3
 80019e2:	e000      	b.n	80019e6 <NVIC_EncodePriority+0x32>
 80019e4:	2300      	movs	r3, #0
 80019e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80019e8:	f04f 32ff 	mov.w	r2, #4294967295
 80019ec:	69bb      	ldr	r3, [r7, #24]
 80019ee:	fa02 f303 	lsl.w	r3, r2, r3
 80019f2:	43da      	mvns	r2, r3
 80019f4:	68bb      	ldr	r3, [r7, #8]
 80019f6:	401a      	ands	r2, r3
 80019f8:	697b      	ldr	r3, [r7, #20]
 80019fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80019fc:	f04f 31ff 	mov.w	r1, #4294967295
 8001a00:	697b      	ldr	r3, [r7, #20]
 8001a02:	fa01 f303 	lsl.w	r3, r1, r3
 8001a06:	43d9      	mvns	r1, r3
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a0c:	4313      	orrs	r3, r2
         );
}
 8001a0e:	4618      	mov	r0, r3
 8001a10:	3724      	adds	r7, #36	@ 0x24
 8001a12:	46bd      	mov	sp, r7
 8001a14:	bc80      	pop	{r7}
 8001a16:	4770      	bx	lr

08001a18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	3b01      	subs	r3, #1
 8001a24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001a28:	d301      	bcc.n	8001a2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e00f      	b.n	8001a4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001a58 <SysTick_Config+0x40>)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	3b01      	subs	r3, #1
 8001a34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a36:	210f      	movs	r1, #15
 8001a38:	f04f 30ff 	mov.w	r0, #4294967295
 8001a3c:	f7ff ff90 	bl	8001960 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a40:	4b05      	ldr	r3, [pc, #20]	@ (8001a58 <SysTick_Config+0x40>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a46:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <SysTick_Config+0x40>)
 8001a48:	2207      	movs	r2, #7
 8001a4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	3708      	adds	r7, #8
 8001a52:	46bd      	mov	sp, r7
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	e000e010 	.word	0xe000e010

08001a5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ff49 	bl	80018fc <__NVIC_SetPriorityGrouping>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001a72:	b580      	push	{r7, lr}
 8001a74:	b086      	sub	sp, #24
 8001a76:	af00      	add	r7, sp, #0
 8001a78:	4603      	mov	r3, r0
 8001a7a:	60b9      	str	r1, [r7, #8]
 8001a7c:	607a      	str	r2, [r7, #4]
 8001a7e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001a80:	2300      	movs	r3, #0
 8001a82:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001a84:	f7ff ff5e 	bl	8001944 <__NVIC_GetPriorityGrouping>
 8001a88:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	68b9      	ldr	r1, [r7, #8]
 8001a8e:	6978      	ldr	r0, [r7, #20]
 8001a90:	f7ff ff90 	bl	80019b4 <NVIC_EncodePriority>
 8001a94:	4602      	mov	r2, r0
 8001a96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001a9a:	4611      	mov	r1, r2
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7ff ff5f 	bl	8001960 <__NVIC_SetPriority>
}
 8001aa2:	bf00      	nop
 8001aa4:	3718      	adds	r7, #24
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}

08001aaa <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001aaa:	b580      	push	{r7, lr}
 8001aac:	b082      	sub	sp, #8
 8001aae:	af00      	add	r7, sp, #0
 8001ab0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ab2:	6878      	ldr	r0, [r7, #4]
 8001ab4:	f7ff ffb0 	bl	8001a18 <SysTick_Config>
 8001ab8:	4603      	mov	r3, r0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3708      	adds	r7, #8
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}
	...

08001ac4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b08b      	sub	sp, #44	@ 0x2c
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001ad6:	e169      	b.n	8001dac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001ad8:	2201      	movs	r2, #1
 8001ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001adc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ae0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ae2:	683b      	ldr	r3, [r7, #0]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	69fa      	ldr	r2, [r7, #28]
 8001ae8:	4013      	ands	r3, r2
 8001aea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001aec:	69ba      	ldr	r2, [r7, #24]
 8001aee:	69fb      	ldr	r3, [r7, #28]
 8001af0:	429a      	cmp	r2, r3
 8001af2:	f040 8158 	bne.w	8001da6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001af6:	683b      	ldr	r3, [r7, #0]
 8001af8:	685b      	ldr	r3, [r3, #4]
 8001afa:	4a9a      	ldr	r2, [pc, #616]	@ (8001d64 <HAL_GPIO_Init+0x2a0>)
 8001afc:	4293      	cmp	r3, r2
 8001afe:	d05e      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
 8001b00:	4a98      	ldr	r2, [pc, #608]	@ (8001d64 <HAL_GPIO_Init+0x2a0>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d875      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b06:	4a98      	ldr	r2, [pc, #608]	@ (8001d68 <HAL_GPIO_Init+0x2a4>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d058      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
 8001b0c:	4a96      	ldr	r2, [pc, #600]	@ (8001d68 <HAL_GPIO_Init+0x2a4>)
 8001b0e:	4293      	cmp	r3, r2
 8001b10:	d86f      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b12:	4a96      	ldr	r2, [pc, #600]	@ (8001d6c <HAL_GPIO_Init+0x2a8>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d052      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
 8001b18:	4a94      	ldr	r2, [pc, #592]	@ (8001d6c <HAL_GPIO_Init+0x2a8>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d869      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b1e:	4a94      	ldr	r2, [pc, #592]	@ (8001d70 <HAL_GPIO_Init+0x2ac>)
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d04c      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
 8001b24:	4a92      	ldr	r2, [pc, #584]	@ (8001d70 <HAL_GPIO_Init+0x2ac>)
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d863      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b2a:	4a92      	ldr	r2, [pc, #584]	@ (8001d74 <HAL_GPIO_Init+0x2b0>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d046      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
 8001b30:	4a90      	ldr	r2, [pc, #576]	@ (8001d74 <HAL_GPIO_Init+0x2b0>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d85d      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b36:	2b12      	cmp	r3, #18
 8001b38:	d82a      	bhi.n	8001b90 <HAL_GPIO_Init+0xcc>
 8001b3a:	2b12      	cmp	r3, #18
 8001b3c:	d859      	bhi.n	8001bf2 <HAL_GPIO_Init+0x12e>
 8001b3e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b44 <HAL_GPIO_Init+0x80>)
 8001b40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b44:	08001bbf 	.word	0x08001bbf
 8001b48:	08001b99 	.word	0x08001b99
 8001b4c:	08001bab 	.word	0x08001bab
 8001b50:	08001bed 	.word	0x08001bed
 8001b54:	08001bf3 	.word	0x08001bf3
 8001b58:	08001bf3 	.word	0x08001bf3
 8001b5c:	08001bf3 	.word	0x08001bf3
 8001b60:	08001bf3 	.word	0x08001bf3
 8001b64:	08001bf3 	.word	0x08001bf3
 8001b68:	08001bf3 	.word	0x08001bf3
 8001b6c:	08001bf3 	.word	0x08001bf3
 8001b70:	08001bf3 	.word	0x08001bf3
 8001b74:	08001bf3 	.word	0x08001bf3
 8001b78:	08001bf3 	.word	0x08001bf3
 8001b7c:	08001bf3 	.word	0x08001bf3
 8001b80:	08001bf3 	.word	0x08001bf3
 8001b84:	08001bf3 	.word	0x08001bf3
 8001b88:	08001ba1 	.word	0x08001ba1
 8001b8c:	08001bb5 	.word	0x08001bb5
 8001b90:	4a79      	ldr	r2, [pc, #484]	@ (8001d78 <HAL_GPIO_Init+0x2b4>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d013      	beq.n	8001bbe <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001b96:	e02c      	b.n	8001bf2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	68db      	ldr	r3, [r3, #12]
 8001b9c:	623b      	str	r3, [r7, #32]
          break;
 8001b9e:	e029      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	68db      	ldr	r3, [r3, #12]
 8001ba4:	3304      	adds	r3, #4
 8001ba6:	623b      	str	r3, [r7, #32]
          break;
 8001ba8:	e024      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	68db      	ldr	r3, [r3, #12]
 8001bae:	3308      	adds	r3, #8
 8001bb0:	623b      	str	r3, [r7, #32]
          break;
 8001bb2:	e01f      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	330c      	adds	r3, #12
 8001bba:	623b      	str	r3, [r7, #32]
          break;
 8001bbc:	e01a      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	689b      	ldr	r3, [r3, #8]
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d102      	bne.n	8001bcc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001bc6:	2304      	movs	r3, #4
 8001bc8:	623b      	str	r3, [r7, #32]
          break;
 8001bca:	e013      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	689b      	ldr	r3, [r3, #8]
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d105      	bne.n	8001be0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001bd4:	2308      	movs	r3, #8
 8001bd6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	69fa      	ldr	r2, [r7, #28]
 8001bdc:	611a      	str	r2, [r3, #16]
          break;
 8001bde:	e009      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001be0:	2308      	movs	r3, #8
 8001be2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	69fa      	ldr	r2, [r7, #28]
 8001be8:	615a      	str	r2, [r3, #20]
          break;
 8001bea:	e003      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bec:	2300      	movs	r3, #0
 8001bee:	623b      	str	r3, [r7, #32]
          break;
 8001bf0:	e000      	b.n	8001bf4 <HAL_GPIO_Init+0x130>
          break;
 8001bf2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001bf4:	69bb      	ldr	r3, [r7, #24]
 8001bf6:	2bff      	cmp	r3, #255	@ 0xff
 8001bf8:	d801      	bhi.n	8001bfe <HAL_GPIO_Init+0x13a>
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	e001      	b.n	8001c02 <HAL_GPIO_Init+0x13e>
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	3304      	adds	r3, #4
 8001c02:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c04:	69bb      	ldr	r3, [r7, #24]
 8001c06:	2bff      	cmp	r3, #255	@ 0xff
 8001c08:	d802      	bhi.n	8001c10 <HAL_GPIO_Init+0x14c>
 8001c0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0c:	009b      	lsls	r3, r3, #2
 8001c0e:	e002      	b.n	8001c16 <HAL_GPIO_Init+0x152>
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	3b08      	subs	r3, #8
 8001c14:	009b      	lsls	r3, r3, #2
 8001c16:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c18:	697b      	ldr	r3, [r7, #20]
 8001c1a:	681a      	ldr	r2, [r3, #0]
 8001c1c:	210f      	movs	r1, #15
 8001c1e:	693b      	ldr	r3, [r7, #16]
 8001c20:	fa01 f303 	lsl.w	r3, r1, r3
 8001c24:	43db      	mvns	r3, r3
 8001c26:	401a      	ands	r2, r3
 8001c28:	6a39      	ldr	r1, [r7, #32]
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c30:	431a      	orrs	r2, r3
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c36:	683b      	ldr	r3, [r7, #0]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	f000 80b1 	beq.w	8001da6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c44:	4b4d      	ldr	r3, [pc, #308]	@ (8001d7c <HAL_GPIO_Init+0x2b8>)
 8001c46:	699b      	ldr	r3, [r3, #24]
 8001c48:	4a4c      	ldr	r2, [pc, #304]	@ (8001d7c <HAL_GPIO_Init+0x2b8>)
 8001c4a:	f043 0301 	orr.w	r3, r3, #1
 8001c4e:	6193      	str	r3, [r2, #24]
 8001c50:	4b4a      	ldr	r3, [pc, #296]	@ (8001d7c <HAL_GPIO_Init+0x2b8>)
 8001c52:	699b      	ldr	r3, [r3, #24]
 8001c54:	f003 0301 	and.w	r3, r3, #1
 8001c58:	60bb      	str	r3, [r7, #8]
 8001c5a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001c5c:	4a48      	ldr	r2, [pc, #288]	@ (8001d80 <HAL_GPIO_Init+0x2bc>)
 8001c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c60:	089b      	lsrs	r3, r3, #2
 8001c62:	3302      	adds	r3, #2
 8001c64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001c68:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c6c:	f003 0303 	and.w	r3, r3, #3
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	220f      	movs	r2, #15
 8001c74:	fa02 f303 	lsl.w	r3, r2, r3
 8001c78:	43db      	mvns	r3, r3
 8001c7a:	68fa      	ldr	r2, [r7, #12]
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	4a40      	ldr	r2, [pc, #256]	@ (8001d84 <HAL_GPIO_Init+0x2c0>)
 8001c84:	4293      	cmp	r3, r2
 8001c86:	d013      	beq.n	8001cb0 <HAL_GPIO_Init+0x1ec>
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	4a3f      	ldr	r2, [pc, #252]	@ (8001d88 <HAL_GPIO_Init+0x2c4>)
 8001c8c:	4293      	cmp	r3, r2
 8001c8e:	d00d      	beq.n	8001cac <HAL_GPIO_Init+0x1e8>
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4a3e      	ldr	r2, [pc, #248]	@ (8001d8c <HAL_GPIO_Init+0x2c8>)
 8001c94:	4293      	cmp	r3, r2
 8001c96:	d007      	beq.n	8001ca8 <HAL_GPIO_Init+0x1e4>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	4a3d      	ldr	r2, [pc, #244]	@ (8001d90 <HAL_GPIO_Init+0x2cc>)
 8001c9c:	4293      	cmp	r3, r2
 8001c9e:	d101      	bne.n	8001ca4 <HAL_GPIO_Init+0x1e0>
 8001ca0:	2303      	movs	r3, #3
 8001ca2:	e006      	b.n	8001cb2 <HAL_GPIO_Init+0x1ee>
 8001ca4:	2304      	movs	r3, #4
 8001ca6:	e004      	b.n	8001cb2 <HAL_GPIO_Init+0x1ee>
 8001ca8:	2302      	movs	r3, #2
 8001caa:	e002      	b.n	8001cb2 <HAL_GPIO_Init+0x1ee>
 8001cac:	2301      	movs	r3, #1
 8001cae:	e000      	b.n	8001cb2 <HAL_GPIO_Init+0x1ee>
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cb4:	f002 0203 	and.w	r2, r2, #3
 8001cb8:	0092      	lsls	r2, r2, #2
 8001cba:	4093      	lsls	r3, r2
 8001cbc:	68fa      	ldr	r2, [r7, #12]
 8001cbe:	4313      	orrs	r3, r2
 8001cc0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001cc2:	492f      	ldr	r1, [pc, #188]	@ (8001d80 <HAL_GPIO_Init+0x2bc>)
 8001cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cc6:	089b      	lsrs	r3, r3, #2
 8001cc8:	3302      	adds	r3, #2
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d006      	beq.n	8001cea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001cdc:	4b2d      	ldr	r3, [pc, #180]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	492c      	ldr	r1, [pc, #176]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001ce2:	69bb      	ldr	r3, [r7, #24]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	608b      	str	r3, [r1, #8]
 8001ce8:	e006      	b.n	8001cf8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001cea:	4b2a      	ldr	r3, [pc, #168]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001cec:	689a      	ldr	r2, [r3, #8]
 8001cee:	69bb      	ldr	r3, [r7, #24]
 8001cf0:	43db      	mvns	r3, r3
 8001cf2:	4928      	ldr	r1, [pc, #160]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001cf4:	4013      	ands	r3, r2
 8001cf6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001cf8:	683b      	ldr	r3, [r7, #0]
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d006      	beq.n	8001d12 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d04:	4b23      	ldr	r3, [pc, #140]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d06:	68da      	ldr	r2, [r3, #12]
 8001d08:	4922      	ldr	r1, [pc, #136]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d0a:	69bb      	ldr	r3, [r7, #24]
 8001d0c:	4313      	orrs	r3, r2
 8001d0e:	60cb      	str	r3, [r1, #12]
 8001d10:	e006      	b.n	8001d20 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001d12:	4b20      	ldr	r3, [pc, #128]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d14:	68da      	ldr	r2, [r3, #12]
 8001d16:	69bb      	ldr	r3, [r7, #24]
 8001d18:	43db      	mvns	r3, r3
 8001d1a:	491e      	ldr	r1, [pc, #120]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d1c:	4013      	ands	r3, r2
 8001d1e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d20:	683b      	ldr	r3, [r7, #0]
 8001d22:	685b      	ldr	r3, [r3, #4]
 8001d24:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d006      	beq.n	8001d3a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d2c:	4b19      	ldr	r3, [pc, #100]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d2e:	685a      	ldr	r2, [r3, #4]
 8001d30:	4918      	ldr	r1, [pc, #96]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d32:	69bb      	ldr	r3, [r7, #24]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	604b      	str	r3, [r1, #4]
 8001d38:	e006      	b.n	8001d48 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d3a:	4b16      	ldr	r3, [pc, #88]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d3c:	685a      	ldr	r2, [r3, #4]
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	43db      	mvns	r3, r3
 8001d42:	4914      	ldr	r1, [pc, #80]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d44:	4013      	ands	r3, r2
 8001d46:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d48:	683b      	ldr	r3, [r7, #0]
 8001d4a:	685b      	ldr	r3, [r3, #4]
 8001d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d021      	beq.n	8001d98 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d56:	681a      	ldr	r2, [r3, #0]
 8001d58:	490e      	ldr	r1, [pc, #56]	@ (8001d94 <HAL_GPIO_Init+0x2d0>)
 8001d5a:	69bb      	ldr	r3, [r7, #24]
 8001d5c:	4313      	orrs	r3, r2
 8001d5e:	600b      	str	r3, [r1, #0]
 8001d60:	e021      	b.n	8001da6 <HAL_GPIO_Init+0x2e2>
 8001d62:	bf00      	nop
 8001d64:	10320000 	.word	0x10320000
 8001d68:	10310000 	.word	0x10310000
 8001d6c:	10220000 	.word	0x10220000
 8001d70:	10210000 	.word	0x10210000
 8001d74:	10120000 	.word	0x10120000
 8001d78:	10110000 	.word	0x10110000
 8001d7c:	40021000 	.word	0x40021000
 8001d80:	40010000 	.word	0x40010000
 8001d84:	40010800 	.word	0x40010800
 8001d88:	40010c00 	.word	0x40010c00
 8001d8c:	40011000 	.word	0x40011000
 8001d90:	40011400 	.word	0x40011400
 8001d94:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d98:	4b0b      	ldr	r3, [pc, #44]	@ (8001dc8 <HAL_GPIO_Init+0x304>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	69bb      	ldr	r3, [r7, #24]
 8001d9e:	43db      	mvns	r3, r3
 8001da0:	4909      	ldr	r1, [pc, #36]	@ (8001dc8 <HAL_GPIO_Init+0x304>)
 8001da2:	4013      	ands	r3, r2
 8001da4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001da8:	3301      	adds	r3, #1
 8001daa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	681a      	ldr	r2, [r3, #0]
 8001db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db2:	fa22 f303 	lsr.w	r3, r2, r3
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	f47f ae8e 	bne.w	8001ad8 <HAL_GPIO_Init+0x14>
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	bf00      	nop
 8001dc0:	372c      	adds	r7, #44	@ 0x2c
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bc80      	pop	{r7}
 8001dc6:	4770      	bx	lr
 8001dc8:	40010400 	.word	0x40010400

08001dcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
 8001dd4:	460b      	mov	r3, r1
 8001dd6:	807b      	strh	r3, [r7, #2]
 8001dd8:	4613      	mov	r3, r2
 8001dda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ddc:	787b      	ldrb	r3, [r7, #1]
 8001dde:	2b00      	cmp	r3, #0
 8001de0:	d003      	beq.n	8001dea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001de2:	887a      	ldrh	r2, [r7, #2]
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001de8:	e003      	b.n	8001df2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001dea:	887b      	ldrh	r3, [r7, #2]
 8001dec:	041a      	lsls	r2, r3, #16
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	611a      	str	r2, [r3, #16]
}
 8001df2:	bf00      	nop
 8001df4:	370c      	adds	r7, #12
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bc80      	pop	{r7}
 8001dfa:	4770      	bx	lr

08001dfc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dfc:	b580      	push	{r7, lr}
 8001dfe:	b086      	sub	sp, #24
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	d101      	bne.n	8001e0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e272      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f003 0301 	and.w	r3, r3, #1
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	f000 8087 	beq.w	8001f2a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e1c:	4b92      	ldr	r3, [pc, #584]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 030c 	and.w	r3, r3, #12
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d00c      	beq.n	8001e42 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e28:	4b8f      	ldr	r3, [pc, #572]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e2a:	685b      	ldr	r3, [r3, #4]
 8001e2c:	f003 030c 	and.w	r3, r3, #12
 8001e30:	2b08      	cmp	r3, #8
 8001e32:	d112      	bne.n	8001e5a <HAL_RCC_OscConfig+0x5e>
 8001e34:	4b8c      	ldr	r3, [pc, #560]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e40:	d10b      	bne.n	8001e5a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e42:	4b89      	ldr	r3, [pc, #548]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d06c      	beq.n	8001f28 <HAL_RCC_OscConfig+0x12c>
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d168      	bne.n	8001f28 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e56:	2301      	movs	r3, #1
 8001e58:	e24c      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001e62:	d106      	bne.n	8001e72 <HAL_RCC_OscConfig+0x76>
 8001e64:	4b80      	ldr	r3, [pc, #512]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a7f      	ldr	r2, [pc, #508]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e6e:	6013      	str	r3, [r2, #0]
 8001e70:	e02e      	b.n	8001ed0 <HAL_RCC_OscConfig+0xd4>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	685b      	ldr	r3, [r3, #4]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d10c      	bne.n	8001e94 <HAL_RCC_OscConfig+0x98>
 8001e7a:	4b7b      	ldr	r3, [pc, #492]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4a7a      	ldr	r2, [pc, #488]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e80:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e84:	6013      	str	r3, [r2, #0]
 8001e86:	4b78      	ldr	r3, [pc, #480]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	4a77      	ldr	r2, [pc, #476]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001e90:	6013      	str	r3, [r2, #0]
 8001e92:	e01d      	b.n	8001ed0 <HAL_RCC_OscConfig+0xd4>
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001e9c:	d10c      	bne.n	8001eb8 <HAL_RCC_OscConfig+0xbc>
 8001e9e:	4b72      	ldr	r3, [pc, #456]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	4a71      	ldr	r2, [pc, #452]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ea4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ea8:	6013      	str	r3, [r2, #0]
 8001eaa:	4b6f      	ldr	r3, [pc, #444]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	4a6e      	ldr	r2, [pc, #440]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001eb0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001eb4:	6013      	str	r3, [r2, #0]
 8001eb6:	e00b      	b.n	8001ed0 <HAL_RCC_OscConfig+0xd4>
 8001eb8:	4b6b      	ldr	r3, [pc, #428]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	4a6a      	ldr	r2, [pc, #424]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ebe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001ec2:	6013      	str	r3, [r2, #0]
 8001ec4:	4b68      	ldr	r3, [pc, #416]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a67      	ldr	r2, [pc, #412]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001eca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001ece:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d013      	beq.n	8001f00 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ed8:	f7ff fce2 	bl	80018a0 <HAL_GetTick>
 8001edc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ede:	e008      	b.n	8001ef2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001ee0:	f7ff fcde 	bl	80018a0 <HAL_GetTick>
 8001ee4:	4602      	mov	r2, r0
 8001ee6:	693b      	ldr	r3, [r7, #16]
 8001ee8:	1ad3      	subs	r3, r2, r3
 8001eea:	2b64      	cmp	r3, #100	@ 0x64
 8001eec:	d901      	bls.n	8001ef2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e200      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ef2:	4b5d      	ldr	r3, [pc, #372]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d0f0      	beq.n	8001ee0 <HAL_RCC_OscConfig+0xe4>
 8001efe:	e014      	b.n	8001f2a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f00:	f7ff fcce 	bl	80018a0 <HAL_GetTick>
 8001f04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f06:	e008      	b.n	8001f1a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f08:	f7ff fcca 	bl	80018a0 <HAL_GetTick>
 8001f0c:	4602      	mov	r2, r0
 8001f0e:	693b      	ldr	r3, [r7, #16]
 8001f10:	1ad3      	subs	r3, r2, r3
 8001f12:	2b64      	cmp	r3, #100	@ 0x64
 8001f14:	d901      	bls.n	8001f1a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f16:	2303      	movs	r3, #3
 8001f18:	e1ec      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f1a:	4b53      	ldr	r3, [pc, #332]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f22:	2b00      	cmp	r3, #0
 8001f24:	d1f0      	bne.n	8001f08 <HAL_RCC_OscConfig+0x10c>
 8001f26:	e000      	b.n	8001f2a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f28:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	f003 0302 	and.w	r3, r3, #2
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d063      	beq.n	8001ffe <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f36:	4b4c      	ldr	r3, [pc, #304]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f003 030c 	and.w	r3, r3, #12
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00b      	beq.n	8001f5a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f42:	4b49      	ldr	r3, [pc, #292]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	f003 030c 	and.w	r3, r3, #12
 8001f4a:	2b08      	cmp	r3, #8
 8001f4c:	d11c      	bne.n	8001f88 <HAL_RCC_OscConfig+0x18c>
 8001f4e:	4b46      	ldr	r3, [pc, #280]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f50:	685b      	ldr	r3, [r3, #4]
 8001f52:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d116      	bne.n	8001f88 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f5a:	4b43      	ldr	r3, [pc, #268]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d005      	beq.n	8001f72 <HAL_RCC_OscConfig+0x176>
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	691b      	ldr	r3, [r3, #16]
 8001f6a:	2b01      	cmp	r3, #1
 8001f6c:	d001      	beq.n	8001f72 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001f6e:	2301      	movs	r3, #1
 8001f70:	e1c0      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f72:	4b3d      	ldr	r3, [pc, #244]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	695b      	ldr	r3, [r3, #20]
 8001f7e:	00db      	lsls	r3, r3, #3
 8001f80:	4939      	ldr	r1, [pc, #228]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001f82:	4313      	orrs	r3, r2
 8001f84:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f86:	e03a      	b.n	8001ffe <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	691b      	ldr	r3, [r3, #16]
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d020      	beq.n	8001fd2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f90:	4b36      	ldr	r3, [pc, #216]	@ (800206c <HAL_RCC_OscConfig+0x270>)
 8001f92:	2201      	movs	r2, #1
 8001f94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f96:	f7ff fc83 	bl	80018a0 <HAL_GetTick>
 8001f9a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f9c:	e008      	b.n	8001fb0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001f9e:	f7ff fc7f 	bl	80018a0 <HAL_GetTick>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	693b      	ldr	r3, [r7, #16]
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b02      	cmp	r3, #2
 8001faa:	d901      	bls.n	8001fb0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001fac:	2303      	movs	r3, #3
 8001fae:	e1a1      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fb0:	4b2d      	ldr	r3, [pc, #180]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	f003 0302 	and.w	r3, r3, #2
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d0f0      	beq.n	8001f9e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	695b      	ldr	r3, [r3, #20]
 8001fc8:	00db      	lsls	r3, r3, #3
 8001fca:	4927      	ldr	r1, [pc, #156]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001fcc:	4313      	orrs	r3, r2
 8001fce:	600b      	str	r3, [r1, #0]
 8001fd0:	e015      	b.n	8001ffe <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001fd2:	4b26      	ldr	r3, [pc, #152]	@ (800206c <HAL_RCC_OscConfig+0x270>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd8:	f7ff fc62 	bl	80018a0 <HAL_GetTick>
 8001fdc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001fde:	e008      	b.n	8001ff2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe0:	f7ff fc5e 	bl	80018a0 <HAL_GetTick>
 8001fe4:	4602      	mov	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	2b02      	cmp	r3, #2
 8001fec:	d901      	bls.n	8001ff2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001fee:	2303      	movs	r3, #3
 8001ff0:	e180      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ff2:	4b1d      	ldr	r3, [pc, #116]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d1f0      	bne.n	8001fe0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 0308 	and.w	r3, r3, #8
 8002006:	2b00      	cmp	r3, #0
 8002008:	d03a      	beq.n	8002080 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	699b      	ldr	r3, [r3, #24]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d019      	beq.n	8002046 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002012:	4b17      	ldr	r3, [pc, #92]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8002014:	2201      	movs	r2, #1
 8002016:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002018:	f7ff fc42 	bl	80018a0 <HAL_GetTick>
 800201c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800201e:	e008      	b.n	8002032 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002020:	f7ff fc3e 	bl	80018a0 <HAL_GetTick>
 8002024:	4602      	mov	r2, r0
 8002026:	693b      	ldr	r3, [r7, #16]
 8002028:	1ad3      	subs	r3, r2, r3
 800202a:	2b02      	cmp	r3, #2
 800202c:	d901      	bls.n	8002032 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800202e:	2303      	movs	r3, #3
 8002030:	e160      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002032:	4b0d      	ldr	r3, [pc, #52]	@ (8002068 <HAL_RCC_OscConfig+0x26c>)
 8002034:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002036:	f003 0302 	and.w	r3, r3, #2
 800203a:	2b00      	cmp	r3, #0
 800203c:	d0f0      	beq.n	8002020 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800203e:	2001      	movs	r0, #1
 8002040:	f000 fa9c 	bl	800257c <RCC_Delay>
 8002044:	e01c      	b.n	8002080 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002046:	4b0a      	ldr	r3, [pc, #40]	@ (8002070 <HAL_RCC_OscConfig+0x274>)
 8002048:	2200      	movs	r2, #0
 800204a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204c:	f7ff fc28 	bl	80018a0 <HAL_GetTick>
 8002050:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002052:	e00f      	b.n	8002074 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002054:	f7ff fc24 	bl	80018a0 <HAL_GetTick>
 8002058:	4602      	mov	r2, r0
 800205a:	693b      	ldr	r3, [r7, #16]
 800205c:	1ad3      	subs	r3, r2, r3
 800205e:	2b02      	cmp	r3, #2
 8002060:	d908      	bls.n	8002074 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002062:	2303      	movs	r3, #3
 8002064:	e146      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
 8002066:	bf00      	nop
 8002068:	40021000 	.word	0x40021000
 800206c:	42420000 	.word	0x42420000
 8002070:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002074:	4b92      	ldr	r3, [pc, #584]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002078:	f003 0302 	and.w	r3, r3, #2
 800207c:	2b00      	cmp	r3, #0
 800207e:	d1e9      	bne.n	8002054 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f003 0304 	and.w	r3, r3, #4
 8002088:	2b00      	cmp	r3, #0
 800208a:	f000 80a6 	beq.w	80021da <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800208e:	2300      	movs	r3, #0
 8002090:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002092:	4b8b      	ldr	r3, [pc, #556]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002094:	69db      	ldr	r3, [r3, #28]
 8002096:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d10d      	bne.n	80020ba <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800209e:	4b88      	ldr	r3, [pc, #544]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80020a0:	69db      	ldr	r3, [r3, #28]
 80020a2:	4a87      	ldr	r2, [pc, #540]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80020a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020a8:	61d3      	str	r3, [r2, #28]
 80020aa:	4b85      	ldr	r3, [pc, #532]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020b2:	60bb      	str	r3, [r7, #8]
 80020b4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020b6:	2301      	movs	r3, #1
 80020b8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ba:	4b82      	ldr	r3, [pc, #520]	@ (80022c4 <HAL_RCC_OscConfig+0x4c8>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d118      	bne.n	80020f8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020c6:	4b7f      	ldr	r3, [pc, #508]	@ (80022c4 <HAL_RCC_OscConfig+0x4c8>)
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a7e      	ldr	r2, [pc, #504]	@ (80022c4 <HAL_RCC_OscConfig+0x4c8>)
 80020cc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020d2:	f7ff fbe5 	bl	80018a0 <HAL_GetTick>
 80020d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020d8:	e008      	b.n	80020ec <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020da:	f7ff fbe1 	bl	80018a0 <HAL_GetTick>
 80020de:	4602      	mov	r2, r0
 80020e0:	693b      	ldr	r3, [r7, #16]
 80020e2:	1ad3      	subs	r3, r2, r3
 80020e4:	2b64      	cmp	r3, #100	@ 0x64
 80020e6:	d901      	bls.n	80020ec <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80020e8:	2303      	movs	r3, #3
 80020ea:	e103      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020ec:	4b75      	ldr	r3, [pc, #468]	@ (80022c4 <HAL_RCC_OscConfig+0x4c8>)
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d0f0      	beq.n	80020da <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	2b01      	cmp	r3, #1
 80020fe:	d106      	bne.n	800210e <HAL_RCC_OscConfig+0x312>
 8002100:	4b6f      	ldr	r3, [pc, #444]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	4a6e      	ldr	r2, [pc, #440]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002106:	f043 0301 	orr.w	r3, r3, #1
 800210a:	6213      	str	r3, [r2, #32]
 800210c:	e02d      	b.n	800216a <HAL_RCC_OscConfig+0x36e>
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	68db      	ldr	r3, [r3, #12]
 8002112:	2b00      	cmp	r3, #0
 8002114:	d10c      	bne.n	8002130 <HAL_RCC_OscConfig+0x334>
 8002116:	4b6a      	ldr	r3, [pc, #424]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002118:	6a1b      	ldr	r3, [r3, #32]
 800211a:	4a69      	ldr	r2, [pc, #420]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800211c:	f023 0301 	bic.w	r3, r3, #1
 8002120:	6213      	str	r3, [r2, #32]
 8002122:	4b67      	ldr	r3, [pc, #412]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002124:	6a1b      	ldr	r3, [r3, #32]
 8002126:	4a66      	ldr	r2, [pc, #408]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002128:	f023 0304 	bic.w	r3, r3, #4
 800212c:	6213      	str	r3, [r2, #32]
 800212e:	e01c      	b.n	800216a <HAL_RCC_OscConfig+0x36e>
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	68db      	ldr	r3, [r3, #12]
 8002134:	2b05      	cmp	r3, #5
 8002136:	d10c      	bne.n	8002152 <HAL_RCC_OscConfig+0x356>
 8002138:	4b61      	ldr	r3, [pc, #388]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800213a:	6a1b      	ldr	r3, [r3, #32]
 800213c:	4a60      	ldr	r2, [pc, #384]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800213e:	f043 0304 	orr.w	r3, r3, #4
 8002142:	6213      	str	r3, [r2, #32]
 8002144:	4b5e      	ldr	r3, [pc, #376]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002146:	6a1b      	ldr	r3, [r3, #32]
 8002148:	4a5d      	ldr	r2, [pc, #372]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800214a:	f043 0301 	orr.w	r3, r3, #1
 800214e:	6213      	str	r3, [r2, #32]
 8002150:	e00b      	b.n	800216a <HAL_RCC_OscConfig+0x36e>
 8002152:	4b5b      	ldr	r3, [pc, #364]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002154:	6a1b      	ldr	r3, [r3, #32]
 8002156:	4a5a      	ldr	r2, [pc, #360]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002158:	f023 0301 	bic.w	r3, r3, #1
 800215c:	6213      	str	r3, [r2, #32]
 800215e:	4b58      	ldr	r3, [pc, #352]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4a57      	ldr	r2, [pc, #348]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002164:	f023 0304 	bic.w	r3, r3, #4
 8002168:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	2b00      	cmp	r3, #0
 8002170:	d015      	beq.n	800219e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002172:	f7ff fb95 	bl	80018a0 <HAL_GetTick>
 8002176:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002178:	e00a      	b.n	8002190 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800217a:	f7ff fb91 	bl	80018a0 <HAL_GetTick>
 800217e:	4602      	mov	r2, r0
 8002180:	693b      	ldr	r3, [r7, #16]
 8002182:	1ad3      	subs	r3, r2, r3
 8002184:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002188:	4293      	cmp	r3, r2
 800218a:	d901      	bls.n	8002190 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800218c:	2303      	movs	r3, #3
 800218e:	e0b1      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002190:	4b4b      	ldr	r3, [pc, #300]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002192:	6a1b      	ldr	r3, [r3, #32]
 8002194:	f003 0302 	and.w	r3, r3, #2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0ee      	beq.n	800217a <HAL_RCC_OscConfig+0x37e>
 800219c:	e014      	b.n	80021c8 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800219e:	f7ff fb7f 	bl	80018a0 <HAL_GetTick>
 80021a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021a4:	e00a      	b.n	80021bc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021a6:	f7ff fb7b 	bl	80018a0 <HAL_GetTick>
 80021aa:	4602      	mov	r2, r0
 80021ac:	693b      	ldr	r3, [r7, #16]
 80021ae:	1ad3      	subs	r3, r2, r3
 80021b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80021b4:	4293      	cmp	r3, r2
 80021b6:	d901      	bls.n	80021bc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80021b8:	2303      	movs	r3, #3
 80021ba:	e09b      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021bc:	4b40      	ldr	r3, [pc, #256]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80021be:	6a1b      	ldr	r3, [r3, #32]
 80021c0:	f003 0302 	and.w	r3, r3, #2
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d1ee      	bne.n	80021a6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80021c8:	7dfb      	ldrb	r3, [r7, #23]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d105      	bne.n	80021da <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80021ce:	4b3c      	ldr	r3, [pc, #240]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80021d0:	69db      	ldr	r3, [r3, #28]
 80021d2:	4a3b      	ldr	r2, [pc, #236]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80021d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80021d8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	69db      	ldr	r3, [r3, #28]
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 8087 	beq.w	80022f2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021e4:	4b36      	ldr	r3, [pc, #216]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80021e6:	685b      	ldr	r3, [r3, #4]
 80021e8:	f003 030c 	and.w	r3, r3, #12
 80021ec:	2b08      	cmp	r3, #8
 80021ee:	d061      	beq.n	80022b4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	69db      	ldr	r3, [r3, #28]
 80021f4:	2b02      	cmp	r3, #2
 80021f6:	d146      	bne.n	8002286 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021f8:	4b33      	ldr	r3, [pc, #204]	@ (80022c8 <HAL_RCC_OscConfig+0x4cc>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021fe:	f7ff fb4f 	bl	80018a0 <HAL_GetTick>
 8002202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002204:	e008      	b.n	8002218 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002206:	f7ff fb4b 	bl	80018a0 <HAL_GetTick>
 800220a:	4602      	mov	r2, r0
 800220c:	693b      	ldr	r3, [r7, #16]
 800220e:	1ad3      	subs	r3, r2, r3
 8002210:	2b02      	cmp	r3, #2
 8002212:	d901      	bls.n	8002218 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8002214:	2303      	movs	r3, #3
 8002216:	e06d      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002218:	4b29      	ldr	r3, [pc, #164]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002220:	2b00      	cmp	r3, #0
 8002222:	d1f0      	bne.n	8002206 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	6a1b      	ldr	r3, [r3, #32]
 8002228:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800222c:	d108      	bne.n	8002240 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800222e:	4b24      	ldr	r3, [pc, #144]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	4921      	ldr	r1, [pc, #132]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800223c:	4313      	orrs	r3, r2
 800223e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002240:	4b1f      	ldr	r3, [pc, #124]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6a19      	ldr	r1, [r3, #32]
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002250:	430b      	orrs	r3, r1
 8002252:	491b      	ldr	r1, [pc, #108]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 8002254:	4313      	orrs	r3, r2
 8002256:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002258:	4b1b      	ldr	r3, [pc, #108]	@ (80022c8 <HAL_RCC_OscConfig+0x4cc>)
 800225a:	2201      	movs	r2, #1
 800225c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800225e:	f7ff fb1f 	bl	80018a0 <HAL_GetTick>
 8002262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002264:	e008      	b.n	8002278 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002266:	f7ff fb1b 	bl	80018a0 <HAL_GetTick>
 800226a:	4602      	mov	r2, r0
 800226c:	693b      	ldr	r3, [r7, #16]
 800226e:	1ad3      	subs	r3, r2, r3
 8002270:	2b02      	cmp	r3, #2
 8002272:	d901      	bls.n	8002278 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002274:	2303      	movs	r3, #3
 8002276:	e03d      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002278:	4b11      	ldr	r3, [pc, #68]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002280:	2b00      	cmp	r3, #0
 8002282:	d0f0      	beq.n	8002266 <HAL_RCC_OscConfig+0x46a>
 8002284:	e035      	b.n	80022f2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002286:	4b10      	ldr	r3, [pc, #64]	@ (80022c8 <HAL_RCC_OscConfig+0x4cc>)
 8002288:	2200      	movs	r2, #0
 800228a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800228c:	f7ff fb08 	bl	80018a0 <HAL_GetTick>
 8002290:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002292:	e008      	b.n	80022a6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002294:	f7ff fb04 	bl	80018a0 <HAL_GetTick>
 8002298:	4602      	mov	r2, r0
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	1ad3      	subs	r3, r2, r3
 800229e:	2b02      	cmp	r3, #2
 80022a0:	d901      	bls.n	80022a6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e026      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022a6:	4b06      	ldr	r3, [pc, #24]	@ (80022c0 <HAL_RCC_OscConfig+0x4c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d1f0      	bne.n	8002294 <HAL_RCC_OscConfig+0x498>
 80022b2:	e01e      	b.n	80022f2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	69db      	ldr	r3, [r3, #28]
 80022b8:	2b01      	cmp	r3, #1
 80022ba:	d107      	bne.n	80022cc <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80022bc:	2301      	movs	r3, #1
 80022be:	e019      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
 80022c0:	40021000 	.word	0x40021000
 80022c4:	40007000 	.word	0x40007000
 80022c8:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80022cc:	4b0b      	ldr	r3, [pc, #44]	@ (80022fc <HAL_RCC_OscConfig+0x500>)
 80022ce:	685b      	ldr	r3, [r3, #4]
 80022d0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d106      	bne.n	80022ee <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d001      	beq.n	80022f2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80022ee:	2301      	movs	r3, #1
 80022f0:	e000      	b.n	80022f4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80022f2:	2300      	movs	r3, #0
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	3718      	adds	r7, #24
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bd80      	pop	{r7, pc}
 80022fc:	40021000 	.word	0x40021000

08002300 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b084      	sub	sp, #16
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	2b00      	cmp	r3, #0
 800230e:	d101      	bne.n	8002314 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002310:	2301      	movs	r3, #1
 8002312:	e0d0      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002314:	4b6a      	ldr	r3, [pc, #424]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 0307 	and.w	r3, r3, #7
 800231c:	683a      	ldr	r2, [r7, #0]
 800231e:	429a      	cmp	r2, r3
 8002320:	d910      	bls.n	8002344 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002322:	4b67      	ldr	r3, [pc, #412]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	f023 0207 	bic.w	r2, r3, #7
 800232a:	4965      	ldr	r1, [pc, #404]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	4313      	orrs	r3, r2
 8002330:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002332:	4b63      	ldr	r3, [pc, #396]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002334:	681b      	ldr	r3, [r3, #0]
 8002336:	f003 0307 	and.w	r3, r3, #7
 800233a:	683a      	ldr	r2, [r7, #0]
 800233c:	429a      	cmp	r2, r3
 800233e:	d001      	beq.n	8002344 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e0b8      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f003 0302 	and.w	r3, r3, #2
 800234c:	2b00      	cmp	r3, #0
 800234e:	d020      	beq.n	8002392 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f003 0304 	and.w	r3, r3, #4
 8002358:	2b00      	cmp	r3, #0
 800235a:	d005      	beq.n	8002368 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800235c:	4b59      	ldr	r3, [pc, #356]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4a58      	ldr	r2, [pc, #352]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8002366:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b00      	cmp	r3, #0
 8002372:	d005      	beq.n	8002380 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002374:	4b53      	ldr	r3, [pc, #332]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	4a52      	ldr	r2, [pc, #328]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800237a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800237e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002380:	4b50      	ldr	r3, [pc, #320]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	689b      	ldr	r3, [r3, #8]
 800238c:	494d      	ldr	r1, [pc, #308]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800238e:	4313      	orrs	r3, r2
 8002390:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f003 0301 	and.w	r3, r3, #1
 800239a:	2b00      	cmp	r3, #0
 800239c:	d040      	beq.n	8002420 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	685b      	ldr	r3, [r3, #4]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d107      	bne.n	80023b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023a6:	4b47      	ldr	r3, [pc, #284]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d115      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e07f      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	2b02      	cmp	r3, #2
 80023bc:	d107      	bne.n	80023ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023be:	4b41      	ldr	r3, [pc, #260]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d109      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023ca:	2301      	movs	r3, #1
 80023cc:	e073      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023ce:	4b3d      	ldr	r3, [pc, #244]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b00      	cmp	r3, #0
 80023d8:	d101      	bne.n	80023de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023da:	2301      	movs	r3, #1
 80023dc:	e06b      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80023de:	4b39      	ldr	r3, [pc, #228]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023e0:	685b      	ldr	r3, [r3, #4]
 80023e2:	f023 0203 	bic.w	r2, r3, #3
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	685b      	ldr	r3, [r3, #4]
 80023ea:	4936      	ldr	r1, [pc, #216]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	4313      	orrs	r3, r2
 80023ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80023f0:	f7ff fa56 	bl	80018a0 <HAL_GetTick>
 80023f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023f6:	e00a      	b.n	800240e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023f8:	f7ff fa52 	bl	80018a0 <HAL_GetTick>
 80023fc:	4602      	mov	r2, r0
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	1ad3      	subs	r3, r2, r3
 8002402:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002406:	4293      	cmp	r3, r2
 8002408:	d901      	bls.n	800240e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800240a:	2303      	movs	r3, #3
 800240c:	e053      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800240e:	4b2d      	ldr	r3, [pc, #180]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002410:	685b      	ldr	r3, [r3, #4]
 8002412:	f003 020c 	and.w	r2, r3, #12
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	685b      	ldr	r3, [r3, #4]
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	429a      	cmp	r2, r3
 800241e:	d1eb      	bne.n	80023f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002420:	4b27      	ldr	r3, [pc, #156]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	f003 0307 	and.w	r3, r3, #7
 8002428:	683a      	ldr	r2, [r7, #0]
 800242a:	429a      	cmp	r2, r3
 800242c:	d210      	bcs.n	8002450 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800242e:	4b24      	ldr	r3, [pc, #144]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	f023 0207 	bic.w	r2, r3, #7
 8002436:	4922      	ldr	r1, [pc, #136]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	4313      	orrs	r3, r2
 800243c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800243e:	4b20      	ldr	r3, [pc, #128]	@ (80024c0 <HAL_RCC_ClockConfig+0x1c0>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f003 0307 	and.w	r3, r3, #7
 8002446:	683a      	ldr	r2, [r7, #0]
 8002448:	429a      	cmp	r2, r3
 800244a:	d001      	beq.n	8002450 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e032      	b.n	80024b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	f003 0304 	and.w	r3, r3, #4
 8002458:	2b00      	cmp	r3, #0
 800245a:	d008      	beq.n	800246e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800245c:	4b19      	ldr	r3, [pc, #100]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800245e:	685b      	ldr	r3, [r3, #4]
 8002460:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	4916      	ldr	r1, [pc, #88]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800246a:	4313      	orrs	r3, r2
 800246c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 0308 	and.w	r3, r3, #8
 8002476:	2b00      	cmp	r3, #0
 8002478:	d009      	beq.n	800248e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800247a:	4b12      	ldr	r3, [pc, #72]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800247c:	685b      	ldr	r3, [r3, #4]
 800247e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	691b      	ldr	r3, [r3, #16]
 8002486:	00db      	lsls	r3, r3, #3
 8002488:	490e      	ldr	r1, [pc, #56]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 800248a:	4313      	orrs	r3, r2
 800248c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800248e:	f000 f821 	bl	80024d4 <HAL_RCC_GetSysClockFreq>
 8002492:	4602      	mov	r2, r0
 8002494:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <HAL_RCC_ClockConfig+0x1c4>)
 8002496:	685b      	ldr	r3, [r3, #4]
 8002498:	091b      	lsrs	r3, r3, #4
 800249a:	f003 030f 	and.w	r3, r3, #15
 800249e:	490a      	ldr	r1, [pc, #40]	@ (80024c8 <HAL_RCC_ClockConfig+0x1c8>)
 80024a0:	5ccb      	ldrb	r3, [r1, r3]
 80024a2:	fa22 f303 	lsr.w	r3, r2, r3
 80024a6:	4a09      	ldr	r2, [pc, #36]	@ (80024cc <HAL_RCC_ClockConfig+0x1cc>)
 80024a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024aa:	4b09      	ldr	r3, [pc, #36]	@ (80024d0 <HAL_RCC_ClockConfig+0x1d0>)
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4618      	mov	r0, r3
 80024b0:	f7ff f9b4 	bl	800181c <HAL_InitTick>

  return HAL_OK;
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	3710      	adds	r7, #16
 80024ba:	46bd      	mov	sp, r7
 80024bc:	bd80      	pop	{r7, pc}
 80024be:	bf00      	nop
 80024c0:	40022000 	.word	0x40022000
 80024c4:	40021000 	.word	0x40021000
 80024c8:	080082b0 	.word	0x080082b0
 80024cc:	20000004 	.word	0x20000004
 80024d0:	20000008 	.word	0x20000008

080024d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b087      	sub	sp, #28
 80024d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80024da:	2300      	movs	r3, #0
 80024dc:	60fb      	str	r3, [r7, #12]
 80024de:	2300      	movs	r3, #0
 80024e0:	60bb      	str	r3, [r7, #8]
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	2300      	movs	r3, #0
 80024e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80024ea:	2300      	movs	r3, #0
 80024ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80024ee:	4b1e      	ldr	r3, [pc, #120]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x94>)
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 030c 	and.w	r3, r3, #12
 80024fa:	2b04      	cmp	r3, #4
 80024fc:	d002      	beq.n	8002504 <HAL_RCC_GetSysClockFreq+0x30>
 80024fe:	2b08      	cmp	r3, #8
 8002500:	d003      	beq.n	800250a <HAL_RCC_GetSysClockFreq+0x36>
 8002502:	e027      	b.n	8002554 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002504:	4b19      	ldr	r3, [pc, #100]	@ (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002506:	613b      	str	r3, [r7, #16]
      break;
 8002508:	e027      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800250a:	68fb      	ldr	r3, [r7, #12]
 800250c:	0c9b      	lsrs	r3, r3, #18
 800250e:	f003 030f 	and.w	r3, r3, #15
 8002512:	4a17      	ldr	r2, [pc, #92]	@ (8002570 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002514:	5cd3      	ldrb	r3, [r2, r3]
 8002516:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800251e:	2b00      	cmp	r3, #0
 8002520:	d010      	beq.n	8002544 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002522:	4b11      	ldr	r3, [pc, #68]	@ (8002568 <HAL_RCC_GetSysClockFreq+0x94>)
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	0c5b      	lsrs	r3, r3, #17
 8002528:	f003 0301 	and.w	r3, r3, #1
 800252c:	4a11      	ldr	r2, [pc, #68]	@ (8002574 <HAL_RCC_GetSysClockFreq+0xa0>)
 800252e:	5cd3      	ldrb	r3, [r2, r3]
 8002530:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	4a0d      	ldr	r2, [pc, #52]	@ (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002536:	fb03 f202 	mul.w	r2, r3, r2
 800253a:	68bb      	ldr	r3, [r7, #8]
 800253c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002540:	617b      	str	r3, [r7, #20]
 8002542:	e004      	b.n	800254e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	4a0c      	ldr	r2, [pc, #48]	@ (8002578 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002548:	fb02 f303 	mul.w	r3, r2, r3
 800254c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800254e:	697b      	ldr	r3, [r7, #20]
 8002550:	613b      	str	r3, [r7, #16]
      break;
 8002552:	e002      	b.n	800255a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002554:	4b05      	ldr	r3, [pc, #20]	@ (800256c <HAL_RCC_GetSysClockFreq+0x98>)
 8002556:	613b      	str	r3, [r7, #16]
      break;
 8002558:	bf00      	nop
    }
  }
  return sysclockfreq;
 800255a:	693b      	ldr	r3, [r7, #16]
}
 800255c:	4618      	mov	r0, r3
 800255e:	371c      	adds	r7, #28
 8002560:	46bd      	mov	sp, r7
 8002562:	bc80      	pop	{r7}
 8002564:	4770      	bx	lr
 8002566:	bf00      	nop
 8002568:	40021000 	.word	0x40021000
 800256c:	007a1200 	.word	0x007a1200
 8002570:	080082c0 	.word	0x080082c0
 8002574:	080082d0 	.word	0x080082d0
 8002578:	003d0900 	.word	0x003d0900

0800257c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800257c:	b480      	push	{r7}
 800257e:	b085      	sub	sp, #20
 8002580:	af00      	add	r7, sp, #0
 8002582:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002584:	4b0a      	ldr	r3, [pc, #40]	@ (80025b0 <RCC_Delay+0x34>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	4a0a      	ldr	r2, [pc, #40]	@ (80025b4 <RCC_Delay+0x38>)
 800258a:	fba2 2303 	umull	r2, r3, r2, r3
 800258e:	0a5b      	lsrs	r3, r3, #9
 8002590:	687a      	ldr	r2, [r7, #4]
 8002592:	fb02 f303 	mul.w	r3, r2, r3
 8002596:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002598:	bf00      	nop
  }
  while (Delay --);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	1e5a      	subs	r2, r3, #1
 800259e:	60fa      	str	r2, [r7, #12]
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d1f9      	bne.n	8002598 <RCC_Delay+0x1c>
}
 80025a4:	bf00      	nop
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bc80      	pop	{r7}
 80025ae:	4770      	bx	lr
 80025b0:	20000004 	.word	0x20000004
 80025b4:	10624dd3 	.word	0x10624dd3

080025b8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b082      	sub	sp, #8
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d101      	bne.n	80025ca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80025c6:	2301      	movs	r3, #1
 80025c8:	e076      	b.n	80026b8 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d108      	bne.n	80025e4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	685b      	ldr	r3, [r3, #4]
 80025d6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80025da:	d009      	beq.n	80025f0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2200      	movs	r2, #0
 80025e0:	61da      	str	r2, [r3, #28]
 80025e2:	e005      	b.n	80025f0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	2200      	movs	r2, #0
 80025e8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80025ea:	687b      	ldr	r3, [r7, #4]
 80025ec:	2200      	movs	r2, #0
 80025ee:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	2200      	movs	r2, #0
 80025f4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80025fc:	b2db      	uxtb	r3, r3
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d106      	bne.n	8002610 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	2200      	movs	r2, #0
 8002606:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800260a:	6878      	ldr	r0, [r7, #4]
 800260c:	f7fe ff8a 	bl	8001524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2202      	movs	r2, #2
 8002614:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002626:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	685b      	ldr	r3, [r3, #4]
 800262c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002638:	431a      	orrs	r2, r3
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	68db      	ldr	r3, [r3, #12]
 800263e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002642:	431a      	orrs	r2, r3
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	691b      	ldr	r3, [r3, #16]
 8002648:	f003 0302 	and.w	r3, r3, #2
 800264c:	431a      	orrs	r2, r3
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	431a      	orrs	r2, r3
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	699b      	ldr	r3, [r3, #24]
 800265c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002660:	431a      	orrs	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	69db      	ldr	r3, [r3, #28]
 8002666:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800266a:	431a      	orrs	r2, r3
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	6a1b      	ldr	r3, [r3, #32]
 8002670:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002674:	ea42 0103 	orr.w	r1, r2, r3
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800267c:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	699b      	ldr	r3, [r3, #24]
 800268c:	0c1a      	lsrs	r2, r3, #16
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f002 0204 	and.w	r2, r2, #4
 8002696:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	69da      	ldr	r2, [r3, #28]
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80026a6:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	2201      	movs	r2, #1
 80026b2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80026b6:	2300      	movs	r3, #0
}
 80026b8:	4618      	mov	r0, r3
 80026ba:	3708      	adds	r7, #8
 80026bc:	46bd      	mov	sp, r7
 80026be:	bd80      	pop	{r7, pc}

080026c0 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b088      	sub	sp, #32
 80026c4:	af00      	add	r7, sp, #0
 80026c6:	60f8      	str	r0, [r7, #12]
 80026c8:	60b9      	str	r1, [r7, #8]
 80026ca:	603b      	str	r3, [r7, #0]
 80026cc:	4613      	mov	r3, r2
 80026ce:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80026d0:	f7ff f8e6 	bl	80018a0 <HAL_GetTick>
 80026d4:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80026d6:	88fb      	ldrh	r3, [r7, #6]
 80026d8:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026e0:	b2db      	uxtb	r3, r3
 80026e2:	2b01      	cmp	r3, #1
 80026e4:	d001      	beq.n	80026ea <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80026e6:	2302      	movs	r3, #2
 80026e8:	e12a      	b.n	8002940 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80026ea:	68bb      	ldr	r3, [r7, #8]
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d002      	beq.n	80026f6 <HAL_SPI_Transmit+0x36>
 80026f0:	88fb      	ldrh	r3, [r7, #6]
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d101      	bne.n	80026fa <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80026f6:	2301      	movs	r3, #1
 80026f8:	e122      	b.n	8002940 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002700:	2b01      	cmp	r3, #1
 8002702:	d101      	bne.n	8002708 <HAL_SPI_Transmit+0x48>
 8002704:	2302      	movs	r3, #2
 8002706:	e11b      	b.n	8002940 <HAL_SPI_Transmit+0x280>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	2203      	movs	r2, #3
 8002714:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	2200      	movs	r2, #0
 800271c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	68ba      	ldr	r2, [r7, #8]
 8002722:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	88fa      	ldrh	r2, [r7, #6]
 8002728:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	88fa      	ldrh	r2, [r7, #6]
 800272e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	2200      	movs	r2, #0
 800273a:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8002742:	68fb      	ldr	r3, [r7, #12]
 8002744:	2200      	movs	r2, #0
 8002746:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	2200      	movs	r2, #0
 800274c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002756:	d10f      	bne.n	8002778 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	681a      	ldr	r2, [r3, #0]
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002766:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002776:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002782:	2b40      	cmp	r3, #64	@ 0x40
 8002784:	d007      	beq.n	8002796 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002794:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	68db      	ldr	r3, [r3, #12]
 800279a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800279e:	d152      	bne.n	8002846 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d002      	beq.n	80027ae <HAL_SPI_Transmit+0xee>
 80027a8:	8b7b      	ldrh	r3, [r7, #26]
 80027aa:	2b01      	cmp	r3, #1
 80027ac:	d145      	bne.n	800283a <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027b2:	881a      	ldrh	r2, [r3, #0]
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027be:	1c9a      	adds	r2, r3, #2
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027c8:	b29b      	uxth	r3, r3
 80027ca:	3b01      	subs	r3, #1
 80027cc:	b29a      	uxth	r2, r3
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80027d2:	e032      	b.n	800283a <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 0302 	and.w	r3, r3, #2
 80027de:	2b02      	cmp	r3, #2
 80027e0:	d112      	bne.n	8002808 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027e6:	881a      	ldrh	r2, [r3, #0]
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f2:	1c9a      	adds	r2, r3, #2
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80027f8:	68fb      	ldr	r3, [r7, #12]
 80027fa:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	3b01      	subs	r3, #1
 8002800:	b29a      	uxth	r2, r3
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	86da      	strh	r2, [r3, #54]	@ 0x36
 8002806:	e018      	b.n	800283a <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8002808:	f7ff f84a 	bl	80018a0 <HAL_GetTick>
 800280c:	4602      	mov	r2, r0
 800280e:	69fb      	ldr	r3, [r7, #28]
 8002810:	1ad3      	subs	r3, r2, r3
 8002812:	683a      	ldr	r2, [r7, #0]
 8002814:	429a      	cmp	r2, r3
 8002816:	d803      	bhi.n	8002820 <HAL_SPI_Transmit+0x160>
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800281e:	d102      	bne.n	8002826 <HAL_SPI_Transmit+0x166>
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d109      	bne.n	800283a <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	2201      	movs	r2, #1
 800282a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8002836:	2303      	movs	r3, #3
 8002838:	e082      	b.n	8002940 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800283e:	b29b      	uxth	r3, r3
 8002840:	2b00      	cmp	r3, #0
 8002842:	d1c7      	bne.n	80027d4 <HAL_SPI_Transmit+0x114>
 8002844:	e053      	b.n	80028ee <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	685b      	ldr	r3, [r3, #4]
 800284a:	2b00      	cmp	r3, #0
 800284c:	d002      	beq.n	8002854 <HAL_SPI_Transmit+0x194>
 800284e:	8b7b      	ldrh	r3, [r7, #26]
 8002850:	2b01      	cmp	r3, #1
 8002852:	d147      	bne.n	80028e4 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	330c      	adds	r3, #12
 800285e:	7812      	ldrb	r2, [r2, #0]
 8002860:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002862:	68fb      	ldr	r3, [r7, #12]
 8002864:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002866:	1c5a      	adds	r2, r3, #1
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002870:	b29b      	uxth	r3, r3
 8002872:	3b01      	subs	r3, #1
 8002874:	b29a      	uxth	r2, r3
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800287a:	e033      	b.n	80028e4 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0302 	and.w	r3, r3, #2
 8002886:	2b02      	cmp	r3, #2
 8002888:	d113      	bne.n	80028b2 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	330c      	adds	r3, #12
 8002894:	7812      	ldrb	r2, [r2, #0]
 8002896:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800289c:	1c5a      	adds	r2, r3, #1
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	3b01      	subs	r3, #1
 80028aa:	b29a      	uxth	r2, r3
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	86da      	strh	r2, [r3, #54]	@ 0x36
 80028b0:	e018      	b.n	80028e4 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80028b2:	f7fe fff5 	bl	80018a0 <HAL_GetTick>
 80028b6:	4602      	mov	r2, r0
 80028b8:	69fb      	ldr	r3, [r7, #28]
 80028ba:	1ad3      	subs	r3, r2, r3
 80028bc:	683a      	ldr	r2, [r7, #0]
 80028be:	429a      	cmp	r2, r3
 80028c0:	d803      	bhi.n	80028ca <HAL_SPI_Transmit+0x20a>
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d102      	bne.n	80028d0 <HAL_SPI_Transmit+0x210>
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d109      	bne.n	80028e4 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	2201      	movs	r2, #1
 80028d4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	2200      	movs	r2, #0
 80028dc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80028e0:	2303      	movs	r3, #3
 80028e2:	e02d      	b.n	8002940 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d1c6      	bne.n	800287c <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80028ee:	69fa      	ldr	r2, [r7, #28]
 80028f0:	6839      	ldr	r1, [r7, #0]
 80028f2:	68f8      	ldr	r0, [r7, #12]
 80028f4:	f000 f8b0 	bl	8002a58 <SPI_EndRxTxTransaction>
 80028f8:	4603      	mov	r3, r0
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d002      	beq.n	8002904 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	2220      	movs	r2, #32
 8002902:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	2b00      	cmp	r3, #0
 800290a:	d10a      	bne.n	8002922 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	68db      	ldr	r3, [r3, #12]
 8002916:	617b      	str	r3, [r7, #20]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	689b      	ldr	r3, [r3, #8]
 800291e:	617b      	str	r3, [r7, #20]
 8002920:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2201      	movs	r2, #1
 8002926:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	2200      	movs	r2, #0
 800292e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002936:	2b00      	cmp	r3, #0
 8002938:	d001      	beq.n	800293e <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e000      	b.n	8002940 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800293e:	2300      	movs	r3, #0
  }
}
 8002940:	4618      	mov	r0, r3
 8002942:	3720      	adds	r7, #32
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}

08002948 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002948:	b580      	push	{r7, lr}
 800294a:	b088      	sub	sp, #32
 800294c:	af00      	add	r7, sp, #0
 800294e:	60f8      	str	r0, [r7, #12]
 8002950:	60b9      	str	r1, [r7, #8]
 8002952:	603b      	str	r3, [r7, #0]
 8002954:	4613      	mov	r3, r2
 8002956:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002958:	f7fe ffa2 	bl	80018a0 <HAL_GetTick>
 800295c:	4602      	mov	r2, r0
 800295e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002960:	1a9b      	subs	r3, r3, r2
 8002962:	683a      	ldr	r2, [r7, #0]
 8002964:	4413      	add	r3, r2
 8002966:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002968:	f7fe ff9a 	bl	80018a0 <HAL_GetTick>
 800296c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800296e:	4b39      	ldr	r3, [pc, #228]	@ (8002a54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	015b      	lsls	r3, r3, #5
 8002974:	0d1b      	lsrs	r3, r3, #20
 8002976:	69fa      	ldr	r2, [r7, #28]
 8002978:	fb02 f303 	mul.w	r3, r2, r3
 800297c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800297e:	e054      	b.n	8002a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002986:	d050      	beq.n	8002a2a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002988:	f7fe ff8a 	bl	80018a0 <HAL_GetTick>
 800298c:	4602      	mov	r2, r0
 800298e:	69bb      	ldr	r3, [r7, #24]
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	69fa      	ldr	r2, [r7, #28]
 8002994:	429a      	cmp	r2, r3
 8002996:	d902      	bls.n	800299e <SPI_WaitFlagStateUntilTimeout+0x56>
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d13d      	bne.n	8002a1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	685a      	ldr	r2, [r3, #4]
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80029ac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	685b      	ldr	r3, [r3, #4]
 80029b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80029b6:	d111      	bne.n	80029dc <SPI_WaitFlagStateUntilTimeout+0x94>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80029c0:	d004      	beq.n	80029cc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	689b      	ldr	r3, [r3, #8]
 80029c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ca:	d107      	bne.n	80029dc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80029da:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80029e0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80029e4:	d10f      	bne.n	8002a06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	681a      	ldr	r2, [r3, #0]
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80029f4:	601a      	str	r2, [r3, #0]
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	681a      	ldr	r2, [r3, #0]
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002a04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	2201      	movs	r2, #1
 8002a0a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	2200      	movs	r2, #0
 8002a12:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002a16:	2303      	movs	r3, #3
 8002a18:	e017      	b.n	8002a4a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002a1a:	697b      	ldr	r3, [r7, #20]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d101      	bne.n	8002a24 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002a20:	2300      	movs	r3, #0
 8002a22:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002a24:	697b      	ldr	r3, [r7, #20]
 8002a26:	3b01      	subs	r3, #1
 8002a28:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	689a      	ldr	r2, [r3, #8]
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	4013      	ands	r3, r2
 8002a34:	68ba      	ldr	r2, [r7, #8]
 8002a36:	429a      	cmp	r2, r3
 8002a38:	bf0c      	ite	eq
 8002a3a:	2301      	moveq	r3, #1
 8002a3c:	2300      	movne	r3, #0
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	79fb      	ldrb	r3, [r7, #7]
 8002a44:	429a      	cmp	r2, r3
 8002a46:	d19b      	bne.n	8002980 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002a48:	2300      	movs	r3, #0
}
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	3720      	adds	r7, #32
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bd80      	pop	{r7, pc}
 8002a52:	bf00      	nop
 8002a54:	20000004 	.word	0x20000004

08002a58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002a58:	b580      	push	{r7, lr}
 8002a5a:	b086      	sub	sp, #24
 8002a5c:	af02      	add	r7, sp, #8
 8002a5e:	60f8      	str	r0, [r7, #12]
 8002a60:	60b9      	str	r1, [r7, #8]
 8002a62:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	9300      	str	r3, [sp, #0]
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2201      	movs	r2, #1
 8002a6c:	2102      	movs	r1, #2
 8002a6e:	68f8      	ldr	r0, [r7, #12]
 8002a70:	f7ff ff6a 	bl	8002948 <SPI_WaitFlagStateUntilTimeout>
 8002a74:	4603      	mov	r3, r0
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d007      	beq.n	8002a8a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a7e:	f043 0220 	orr.w	r2, r3, #32
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002a86:	2303      	movs	r3, #3
 8002a88:	e013      	b.n	8002ab2 <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	9300      	str	r3, [sp, #0]
 8002a8e:	68bb      	ldr	r3, [r7, #8]
 8002a90:	2200      	movs	r2, #0
 8002a92:	2180      	movs	r1, #128	@ 0x80
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f7ff ff57 	bl	8002948 <SPI_WaitFlagStateUntilTimeout>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d007      	beq.n	8002ab0 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002aa4:	f043 0220 	orr.w	r2, r3, #32
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002aac:	2303      	movs	r3, #3
 8002aae:	e000      	b.n	8002ab2 <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	3710      	adds	r7, #16
 8002ab6:	46bd      	mov	sp, r7
 8002ab8:	bd80      	pop	{r7, pc}

08002aba <draw_icon_gear>:

/**
 * @brief Draw gear icon (8x8)
 */
static void draw_icon_gear(uint16_t x, uint16_t y, uint16_t color)
{
 8002aba:	b580      	push	{r7, lr}
 8002abc:	b084      	sub	sp, #16
 8002abe:	af02      	add	r7, sp, #8
 8002ac0:	4603      	mov	r3, r0
 8002ac2:	80fb      	strh	r3, [r7, #6]
 8002ac4:	460b      	mov	r3, r1
 8002ac6:	80bb      	strh	r3, [r7, #4]
 8002ac8:	4613      	mov	r3, r2
 8002aca:	807b      	strh	r3, [r7, #2]
    // Simple gear icon
    ILI9225_DrawRect(x+2, y+2, 4, 4, color);
 8002acc:	88fb      	ldrh	r3, [r7, #6]
 8002ace:	3302      	adds	r3, #2
 8002ad0:	b298      	uxth	r0, r3
 8002ad2:	88bb      	ldrh	r3, [r7, #4]
 8002ad4:	3302      	adds	r3, #2
 8002ad6:	b299      	uxth	r1, r3
 8002ad8:	887b      	ldrh	r3, [r7, #2]
 8002ada:	9300      	str	r3, [sp, #0]
 8002adc:	2304      	movs	r3, #4
 8002ade:	2204      	movs	r2, #4
 8002ae0:	f001 f8b9 	bl	8003c56 <ILI9225_DrawRect>
    ILI9225_DrawPixel(x+1, y+3, color);
 8002ae4:	88fb      	ldrh	r3, [r7, #6]
 8002ae6:	3301      	adds	r3, #1
 8002ae8:	b298      	uxth	r0, r3
 8002aea:	88bb      	ldrh	r3, [r7, #4]
 8002aec:	3303      	adds	r3, #3
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	887a      	ldrh	r2, [r7, #2]
 8002af2:	4619      	mov	r1, r3
 8002af4:	f001 f804 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+1, y+4, color);
 8002af8:	88fb      	ldrh	r3, [r7, #6]
 8002afa:	3301      	adds	r3, #1
 8002afc:	b298      	uxth	r0, r3
 8002afe:	88bb      	ldrh	r3, [r7, #4]
 8002b00:	3304      	adds	r3, #4
 8002b02:	b29b      	uxth	r3, r3
 8002b04:	887a      	ldrh	r2, [r7, #2]
 8002b06:	4619      	mov	r1, r3
 8002b08:	f000 fffa 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+6, y+3, color);
 8002b0c:	88fb      	ldrh	r3, [r7, #6]
 8002b0e:	3306      	adds	r3, #6
 8002b10:	b298      	uxth	r0, r3
 8002b12:	88bb      	ldrh	r3, [r7, #4]
 8002b14:	3303      	adds	r3, #3
 8002b16:	b29b      	uxth	r3, r3
 8002b18:	887a      	ldrh	r2, [r7, #2]
 8002b1a:	4619      	mov	r1, r3
 8002b1c:	f000 fff0 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+6, y+4, color);
 8002b20:	88fb      	ldrh	r3, [r7, #6]
 8002b22:	3306      	adds	r3, #6
 8002b24:	b298      	uxth	r0, r3
 8002b26:	88bb      	ldrh	r3, [r7, #4]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	887a      	ldrh	r2, [r7, #2]
 8002b2e:	4619      	mov	r1, r3
 8002b30:	f000 ffe6 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+3, y+1, color);
 8002b34:	88fb      	ldrh	r3, [r7, #6]
 8002b36:	3303      	adds	r3, #3
 8002b38:	b298      	uxth	r0, r3
 8002b3a:	88bb      	ldrh	r3, [r7, #4]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	b29b      	uxth	r3, r3
 8002b40:	887a      	ldrh	r2, [r7, #2]
 8002b42:	4619      	mov	r1, r3
 8002b44:	f000 ffdc 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+4, y+1, color);
 8002b48:	88fb      	ldrh	r3, [r7, #6]
 8002b4a:	3304      	adds	r3, #4
 8002b4c:	b298      	uxth	r0, r3
 8002b4e:	88bb      	ldrh	r3, [r7, #4]
 8002b50:	3301      	adds	r3, #1
 8002b52:	b29b      	uxth	r3, r3
 8002b54:	887a      	ldrh	r2, [r7, #2]
 8002b56:	4619      	mov	r1, r3
 8002b58:	f000 ffd2 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+3, y+6, color);
 8002b5c:	88fb      	ldrh	r3, [r7, #6]
 8002b5e:	3303      	adds	r3, #3
 8002b60:	b298      	uxth	r0, r3
 8002b62:	88bb      	ldrh	r3, [r7, #4]
 8002b64:	3306      	adds	r3, #6
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	887a      	ldrh	r2, [r7, #2]
 8002b6a:	4619      	mov	r1, r3
 8002b6c:	f000 ffc8 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x+4, y+6, color);
 8002b70:	88fb      	ldrh	r3, [r7, #6]
 8002b72:	3304      	adds	r3, #4
 8002b74:	b298      	uxth	r0, r3
 8002b76:	88bb      	ldrh	r3, [r7, #4]
 8002b78:	3306      	adds	r3, #6
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	887a      	ldrh	r2, [r7, #2]
 8002b7e:	4619      	mov	r1, r3
 8002b80:	f000 ffbe 	bl	8003b00 <ILI9225_DrawPixel>
}
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <draw_icon_wifi>:

/**
 * @brief Draw WiFi icon (8x8)
 */
static void draw_icon_wifi(uint16_t x, uint16_t y, uint16_t color)
{
 8002b8c:	b590      	push	{r4, r7, lr}
 8002b8e:	b085      	sub	sp, #20
 8002b90:	af02      	add	r7, sp, #8
 8002b92:	4603      	mov	r3, r0
 8002b94:	80fb      	strh	r3, [r7, #6]
 8002b96:	460b      	mov	r3, r1
 8002b98:	80bb      	strh	r3, [r7, #4]
 8002b9a:	4613      	mov	r3, r2
 8002b9c:	807b      	strh	r3, [r7, #2]
    // WiFi icon - simplified
    ILI9225_DrawPixel(x+4, y+7, color);
 8002b9e:	88fb      	ldrh	r3, [r7, #6]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	b298      	uxth	r0, r3
 8002ba4:	88bb      	ldrh	r3, [r7, #4]
 8002ba6:	3307      	adds	r3, #7
 8002ba8:	b29b      	uxth	r3, r3
 8002baa:	887a      	ldrh	r2, [r7, #2]
 8002bac:	4619      	mov	r1, r3
 8002bae:	f000 ffa7 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawLine(x+2, y+5, x+6, y+5, color);
 8002bb2:	88fb      	ldrh	r3, [r7, #6]
 8002bb4:	3302      	adds	r3, #2
 8002bb6:	b298      	uxth	r0, r3
 8002bb8:	88bb      	ldrh	r3, [r7, #4]
 8002bba:	3305      	adds	r3, #5
 8002bbc:	b299      	uxth	r1, r3
 8002bbe:	88fb      	ldrh	r3, [r7, #6]
 8002bc0:	3306      	adds	r3, #6
 8002bc2:	b29a      	uxth	r2, r3
 8002bc4:	88bb      	ldrh	r3, [r7, #4]
 8002bc6:	3305      	adds	r3, #5
 8002bc8:	b29c      	uxth	r4, r3
 8002bca:	887b      	ldrh	r3, [r7, #2]
 8002bcc:	9300      	str	r3, [sp, #0]
 8002bce:	4623      	mov	r3, r4
 8002bd0:	f000 ffb4 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+1, y+3, x+7, y+3, color);
 8002bd4:	88fb      	ldrh	r3, [r7, #6]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	b298      	uxth	r0, r3
 8002bda:	88bb      	ldrh	r3, [r7, #4]
 8002bdc:	3303      	adds	r3, #3
 8002bde:	b299      	uxth	r1, r3
 8002be0:	88fb      	ldrh	r3, [r7, #6]
 8002be2:	3307      	adds	r3, #7
 8002be4:	b29a      	uxth	r2, r3
 8002be6:	88bb      	ldrh	r3, [r7, #4]
 8002be8:	3303      	adds	r3, #3
 8002bea:	b29c      	uxth	r4, r3
 8002bec:	887b      	ldrh	r3, [r7, #2]
 8002bee:	9300      	str	r3, [sp, #0]
 8002bf0:	4623      	mov	r3, r4
 8002bf2:	f000 ffa3 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x, y+1, x+8, y+1, color);
 8002bf6:	88bb      	ldrh	r3, [r7, #4]
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	b299      	uxth	r1, r3
 8002bfc:	88fb      	ldrh	r3, [r7, #6]
 8002bfe:	3308      	adds	r3, #8
 8002c00:	b29a      	uxth	r2, r3
 8002c02:	88bb      	ldrh	r3, [r7, #4]
 8002c04:	3301      	adds	r3, #1
 8002c06:	b29c      	uxth	r4, r3
 8002c08:	88f8      	ldrh	r0, [r7, #6]
 8002c0a:	887b      	ldrh	r3, [r7, #2]
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	4623      	mov	r3, r4
 8002c10:	f000 ff94 	bl	8003b3c <ILI9225_DrawLine>
}
 8002c14:	bf00      	nop
 8002c16:	370c      	adds	r7, #12
 8002c18:	46bd      	mov	sp, r7
 8002c1a:	bd90      	pop	{r4, r7, pc}

08002c1c <draw_icon_clock>:

/**
 * @brief Draw clock icon (8x8)
 */
static void draw_icon_clock(uint16_t x, uint16_t y, uint16_t color)
{
 8002c1c:	b590      	push	{r4, r7, lr}
 8002c1e:	b085      	sub	sp, #20
 8002c20:	af02      	add	r7, sp, #8
 8002c22:	4603      	mov	r3, r0
 8002c24:	80fb      	strh	r3, [r7, #6]
 8002c26:	460b      	mov	r3, r1
 8002c28:	80bb      	strh	r3, [r7, #4]
 8002c2a:	4613      	mov	r3, r2
 8002c2c:	807b      	strh	r3, [r7, #2]
    // Clock icon
    ILI9225_DrawCircle(x+4, y+4, 3, color);
 8002c2e:	88fb      	ldrh	r3, [r7, #6]
 8002c30:	3304      	adds	r3, #4
 8002c32:	b298      	uxth	r0, r3
 8002c34:	88bb      	ldrh	r3, [r7, #4]
 8002c36:	3304      	adds	r3, #4
 8002c38:	b299      	uxth	r1, r3
 8002c3a:	887b      	ldrh	r3, [r7, #2]
 8002c3c:	2203      	movs	r2, #3
 8002c3e:	f001 f86a 	bl	8003d16 <ILI9225_DrawCircle>
    ILI9225_DrawLine(x+4, y+4, x+4, y+2, color);
 8002c42:	88fb      	ldrh	r3, [r7, #6]
 8002c44:	3304      	adds	r3, #4
 8002c46:	b298      	uxth	r0, r3
 8002c48:	88bb      	ldrh	r3, [r7, #4]
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	b299      	uxth	r1, r3
 8002c4e:	88fb      	ldrh	r3, [r7, #6]
 8002c50:	3304      	adds	r3, #4
 8002c52:	b29a      	uxth	r2, r3
 8002c54:	88bb      	ldrh	r3, [r7, #4]
 8002c56:	3302      	adds	r3, #2
 8002c58:	b29c      	uxth	r4, r3
 8002c5a:	887b      	ldrh	r3, [r7, #2]
 8002c5c:	9300      	str	r3, [sp, #0]
 8002c5e:	4623      	mov	r3, r4
 8002c60:	f000 ff6c 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+4, y+4, x+6, y+4, color);
 8002c64:	88fb      	ldrh	r3, [r7, #6]
 8002c66:	3304      	adds	r3, #4
 8002c68:	b298      	uxth	r0, r3
 8002c6a:	88bb      	ldrh	r3, [r7, #4]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	b299      	uxth	r1, r3
 8002c70:	88fb      	ldrh	r3, [r7, #6]
 8002c72:	3306      	adds	r3, #6
 8002c74:	b29a      	uxth	r2, r3
 8002c76:	88bb      	ldrh	r3, [r7, #4]
 8002c78:	3304      	adds	r3, #4
 8002c7a:	b29c      	uxth	r4, r3
 8002c7c:	887b      	ldrh	r3, [r7, #2]
 8002c7e:	9300      	str	r3, [sp, #0]
 8002c80:	4623      	mov	r3, r4
 8002c82:	f000 ff5b 	bl	8003b3c <ILI9225_DrawLine>
}
 8002c86:	bf00      	nop
 8002c88:	370c      	adds	r7, #12
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd90      	pop	{r4, r7, pc}

08002c8e <draw_icon_refresh>:

/**
 * @brief Draw refresh icon (8x8)
 */
static void draw_icon_refresh(uint16_t x, uint16_t y, uint16_t color)
{
 8002c8e:	b590      	push	{r4, r7, lr}
 8002c90:	b085      	sub	sp, #20
 8002c92:	af02      	add	r7, sp, #8
 8002c94:	4603      	mov	r3, r0
 8002c96:	80fb      	strh	r3, [r7, #6]
 8002c98:	460b      	mov	r3, r1
 8002c9a:	80bb      	strh	r3, [r7, #4]
 8002c9c:	4613      	mov	r3, r2
 8002c9e:	807b      	strh	r3, [r7, #2]
    // Circular arrow icon
    ILI9225_DrawCircle(x+4, y+4, 3, color);
 8002ca0:	88fb      	ldrh	r3, [r7, #6]
 8002ca2:	3304      	adds	r3, #4
 8002ca4:	b298      	uxth	r0, r3
 8002ca6:	88bb      	ldrh	r3, [r7, #4]
 8002ca8:	3304      	adds	r3, #4
 8002caa:	b299      	uxth	r1, r3
 8002cac:	887b      	ldrh	r3, [r7, #2]
 8002cae:	2203      	movs	r2, #3
 8002cb0:	f001 f831 	bl	8003d16 <ILI9225_DrawCircle>
    ILI9225_DrawLine(x+7, y+4, x+7, y+2, color);
 8002cb4:	88fb      	ldrh	r3, [r7, #6]
 8002cb6:	3307      	adds	r3, #7
 8002cb8:	b298      	uxth	r0, r3
 8002cba:	88bb      	ldrh	r3, [r7, #4]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	b299      	uxth	r1, r3
 8002cc0:	88fb      	ldrh	r3, [r7, #6]
 8002cc2:	3307      	adds	r3, #7
 8002cc4:	b29a      	uxth	r2, r3
 8002cc6:	88bb      	ldrh	r3, [r7, #4]
 8002cc8:	3302      	adds	r3, #2
 8002cca:	b29c      	uxth	r4, r3
 8002ccc:	887b      	ldrh	r3, [r7, #2]
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	4623      	mov	r3, r4
 8002cd2:	f000 ff33 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+7, y+2, x+6, y+2, color);
 8002cd6:	88fb      	ldrh	r3, [r7, #6]
 8002cd8:	3307      	adds	r3, #7
 8002cda:	b298      	uxth	r0, r3
 8002cdc:	88bb      	ldrh	r3, [r7, #4]
 8002cde:	3302      	adds	r3, #2
 8002ce0:	b299      	uxth	r1, r3
 8002ce2:	88fb      	ldrh	r3, [r7, #6]
 8002ce4:	3306      	adds	r3, #6
 8002ce6:	b29a      	uxth	r2, r3
 8002ce8:	88bb      	ldrh	r3, [r7, #4]
 8002cea:	3302      	adds	r3, #2
 8002cec:	b29c      	uxth	r4, r3
 8002cee:	887b      	ldrh	r3, [r7, #2]
 8002cf0:	9300      	str	r3, [sp, #0]
 8002cf2:	4623      	mov	r3, r4
 8002cf4:	f000 ff22 	bl	8003b3c <ILI9225_DrawLine>
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bd90      	pop	{r4, r7, pc}

08002d00 <draw_icon_thermometer>:

/**
 * @brief Draw thermometer icon (6x8)
 */
static void draw_icon_thermometer(uint16_t x, uint16_t y, uint16_t color)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af02      	add	r7, sp, #8
 8002d06:	4603      	mov	r3, r0
 8002d08:	80fb      	strh	r3, [r7, #6]
 8002d0a:	460b      	mov	r3, r1
 8002d0c:	80bb      	strh	r3, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	807b      	strh	r3, [r7, #2]
    ILI9225_DrawRect(x+2, y, 2, 5, color);
 8002d12:	88fb      	ldrh	r3, [r7, #6]
 8002d14:	3302      	adds	r3, #2
 8002d16:	b298      	uxth	r0, r3
 8002d18:	88b9      	ldrh	r1, [r7, #4]
 8002d1a:	887b      	ldrh	r3, [r7, #2]
 8002d1c:	9300      	str	r3, [sp, #0]
 8002d1e:	2305      	movs	r3, #5
 8002d20:	2202      	movs	r2, #2
 8002d22:	f000 ff98 	bl	8003c56 <ILI9225_DrawRect>
    ILI9225_FillCircle(x+3, y+6, 2, color);
 8002d26:	88fb      	ldrh	r3, [r7, #6]
 8002d28:	3303      	adds	r3, #3
 8002d2a:	b298      	uxth	r0, r3
 8002d2c:	88bb      	ldrh	r3, [r7, #4]
 8002d2e:	3306      	adds	r3, #6
 8002d30:	b299      	uxth	r1, r3
 8002d32:	887b      	ldrh	r3, [r7, #2]
 8002d34:	2202      	movs	r2, #2
 8002d36:	f001 f8c2 	bl	8003ebe <ILI9225_FillCircle>
}
 8002d3a:	bf00      	nop
 8002d3c:	3708      	adds	r7, #8
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}

08002d42 <draw_icon_water>:

/**
 * @brief Draw water drop icon (6x8)
 */
static void draw_icon_water(uint16_t x, uint16_t y, uint16_t color)
{
 8002d42:	b590      	push	{r4, r7, lr}
 8002d44:	b085      	sub	sp, #20
 8002d46:	af02      	add	r7, sp, #8
 8002d48:	4603      	mov	r3, r0
 8002d4a:	80fb      	strh	r3, [r7, #6]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	80bb      	strh	r3, [r7, #4]
 8002d50:	4613      	mov	r3, r2
 8002d52:	807b      	strh	r3, [r7, #2]
    ILI9225_DrawLine(x+3, y, x+3, y+2, color);
 8002d54:	88fb      	ldrh	r3, [r7, #6]
 8002d56:	3303      	adds	r3, #3
 8002d58:	b298      	uxth	r0, r3
 8002d5a:	88fb      	ldrh	r3, [r7, #6]
 8002d5c:	3303      	adds	r3, #3
 8002d5e:	b29a      	uxth	r2, r3
 8002d60:	88bb      	ldrh	r3, [r7, #4]
 8002d62:	3302      	adds	r3, #2
 8002d64:	b29c      	uxth	r4, r3
 8002d66:	88b9      	ldrh	r1, [r7, #4]
 8002d68:	887b      	ldrh	r3, [r7, #2]
 8002d6a:	9300      	str	r3, [sp, #0]
 8002d6c:	4623      	mov	r3, r4
 8002d6e:	f000 fee5 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+1, y+3, x+5, y+3, color);
 8002d72:	88fb      	ldrh	r3, [r7, #6]
 8002d74:	3301      	adds	r3, #1
 8002d76:	b298      	uxth	r0, r3
 8002d78:	88bb      	ldrh	r3, [r7, #4]
 8002d7a:	3303      	adds	r3, #3
 8002d7c:	b299      	uxth	r1, r3
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	3305      	adds	r3, #5
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	88bb      	ldrh	r3, [r7, #4]
 8002d86:	3303      	adds	r3, #3
 8002d88:	b29c      	uxth	r4, r3
 8002d8a:	887b      	ldrh	r3, [r7, #2]
 8002d8c:	9300      	str	r3, [sp, #0]
 8002d8e:	4623      	mov	r3, r4
 8002d90:	f000 fed4 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x, y+4, x+6, y+4, color);
 8002d94:	88bb      	ldrh	r3, [r7, #4]
 8002d96:	3304      	adds	r3, #4
 8002d98:	b299      	uxth	r1, r3
 8002d9a:	88fb      	ldrh	r3, [r7, #6]
 8002d9c:	3306      	adds	r3, #6
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	88bb      	ldrh	r3, [r7, #4]
 8002da2:	3304      	adds	r3, #4
 8002da4:	b29c      	uxth	r4, r3
 8002da6:	88f8      	ldrh	r0, [r7, #6]
 8002da8:	887b      	ldrh	r3, [r7, #2]
 8002daa:	9300      	str	r3, [sp, #0]
 8002dac:	4623      	mov	r3, r4
 8002dae:	f000 fec5 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+1, y+5, x+5, y+5, color);
 8002db2:	88fb      	ldrh	r3, [r7, #6]
 8002db4:	3301      	adds	r3, #1
 8002db6:	b298      	uxth	r0, r3
 8002db8:	88bb      	ldrh	r3, [r7, #4]
 8002dba:	3305      	adds	r3, #5
 8002dbc:	b299      	uxth	r1, r3
 8002dbe:	88fb      	ldrh	r3, [r7, #6]
 8002dc0:	3305      	adds	r3, #5
 8002dc2:	b29a      	uxth	r2, r3
 8002dc4:	88bb      	ldrh	r3, [r7, #4]
 8002dc6:	3305      	adds	r3, #5
 8002dc8:	b29c      	uxth	r4, r3
 8002dca:	887b      	ldrh	r3, [r7, #2]
 8002dcc:	9300      	str	r3, [sp, #0]
 8002dce:	4623      	mov	r3, r4
 8002dd0:	f000 feb4 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x+2, y+6, x+4, y+6, color);
 8002dd4:	88fb      	ldrh	r3, [r7, #6]
 8002dd6:	3302      	adds	r3, #2
 8002dd8:	b298      	uxth	r0, r3
 8002dda:	88bb      	ldrh	r3, [r7, #4]
 8002ddc:	3306      	adds	r3, #6
 8002dde:	b299      	uxth	r1, r3
 8002de0:	88fb      	ldrh	r3, [r7, #6]
 8002de2:	3304      	adds	r3, #4
 8002de4:	b29a      	uxth	r2, r3
 8002de6:	88bb      	ldrh	r3, [r7, #4]
 8002de8:	3306      	adds	r3, #6
 8002dea:	b29c      	uxth	r4, r3
 8002dec:	887b      	ldrh	r3, [r7, #2]
 8002dee:	9300      	str	r3, [sp, #0]
 8002df0:	4623      	mov	r3, r4
 8002df2:	f000 fea3 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawPixel(x+3, y+7, color);
 8002df6:	88fb      	ldrh	r3, [r7, #6]
 8002df8:	3303      	adds	r3, #3
 8002dfa:	b298      	uxth	r0, r3
 8002dfc:	88bb      	ldrh	r3, [r7, #4]
 8002dfe:	3307      	adds	r3, #7
 8002e00:	b29b      	uxth	r3, r3
 8002e02:	887a      	ldrh	r2, [r7, #2]
 8002e04:	4619      	mov	r1, r3
 8002e06:	f000 fe7b 	bl	8003b00 <ILI9225_DrawPixel>
}
 8002e0a:	bf00      	nop
 8002e0c:	370c      	adds	r7, #12
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	bd90      	pop	{r4, r7, pc}

08002e12 <draw_status_dot>:

/**
 * @brief Draw status indicator dot
 */
static void draw_status_dot(uint16_t x, uint16_t y, bool is_on)
{
 8002e12:	b580      	push	{r7, lr}
 8002e14:	b084      	sub	sp, #16
 8002e16:	af00      	add	r7, sp, #0
 8002e18:	4603      	mov	r3, r0
 8002e1a:	80fb      	strh	r3, [r7, #6]
 8002e1c:	460b      	mov	r3, r1
 8002e1e:	80bb      	strh	r3, [r7, #4]
 8002e20:	4613      	mov	r3, r2
 8002e22:	70fb      	strb	r3, [r7, #3]
    uint16_t color = is_on ? COLOR_ON : COLOR_OFF;
 8002e24:	78fb      	ldrb	r3, [r7, #3]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d002      	beq.n	8002e30 <draw_status_dot+0x1e>
 8002e2a:	f44f 63fc 	mov.w	r3, #2016	@ 0x7e0
 8002e2e:	e001      	b.n	8002e34 <draw_status_dot+0x22>
 8002e30:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8002e34:	81fb      	strh	r3, [r7, #14]
    ILI9225_FillCircle(x, y, 3, color);
 8002e36:	89fb      	ldrh	r3, [r7, #14]
 8002e38:	88b9      	ldrh	r1, [r7, #4]
 8002e3a:	88f8      	ldrh	r0, [r7, #6]
 8002e3c:	2203      	movs	r2, #3
 8002e3e:	f001 f83e 	bl	8003ebe <ILI9225_FillCircle>
}
 8002e42:	bf00      	nop
 8002e44:	3710      	adds	r7, #16
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <clear_area>:

/**
 * @brief Clear text area
 */
static void clear_area(uint16_t x, uint16_t y, uint16_t w, uint16_t h)
{
 8002e4a:	b590      	push	{r4, r7, lr}
 8002e4c:	b085      	sub	sp, #20
 8002e4e:	af02      	add	r7, sp, #8
 8002e50:	4604      	mov	r4, r0
 8002e52:	4608      	mov	r0, r1
 8002e54:	4611      	mov	r1, r2
 8002e56:	461a      	mov	r2, r3
 8002e58:	4623      	mov	r3, r4
 8002e5a:	80fb      	strh	r3, [r7, #6]
 8002e5c:	4603      	mov	r3, r0
 8002e5e:	80bb      	strh	r3, [r7, #4]
 8002e60:	460b      	mov	r3, r1
 8002e62:	807b      	strh	r3, [r7, #2]
 8002e64:	4613      	mov	r3, r2
 8002e66:	803b      	strh	r3, [r7, #0]
    ILI9225_FillRect(x, y, w, h, COLOR_BG);
 8002e68:	883b      	ldrh	r3, [r7, #0]
 8002e6a:	887a      	ldrh	r2, [r7, #2]
 8002e6c:	88b9      	ldrh	r1, [r7, #4]
 8002e6e:	88f8      	ldrh	r0, [r7, #6]
 8002e70:	2400      	movs	r4, #0
 8002e72:	9400      	str	r4, [sp, #0]
 8002e74:	f000 fd92 	bl	800399c <ILI9225_FillRect>
}
 8002e78:	bf00      	nop
 8002e7a:	370c      	adds	r7, #12
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd90      	pop	{r4, r7, pc}

08002e80 <format_time>:

/**
 * @brief Convert time_t to time string (HH:MM:SS)
 */
static void format_time(time_t unix_time, char* buffer)
{
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b088      	sub	sp, #32
 8002e84:	af02      	add	r7, sp, #8
 8002e86:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002e8a:	607a      	str	r2, [r7, #4]
    struct tm *timeinfo = localtime(&unix_time);
 8002e8c:	f107 0308 	add.w	r3, r7, #8
 8002e90:	4618      	mov	r0, r3
 8002e92:	f001 ff15 	bl	8004cc0 <localtime>
 8002e96:	6178      	str	r0, [r7, #20]
    sprintf(buffer, "%02d:%02d:%02d", 
 8002e98:	697b      	ldr	r3, [r7, #20]
 8002e9a:	689a      	ldr	r2, [r3, #8]
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	6859      	ldr	r1, [r3, #4]
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	9300      	str	r3, [sp, #0]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	4903      	ldr	r1, [pc, #12]	@ (8002eb8 <format_time+0x38>)
 8002eaa:	6878      	ldr	r0, [r7, #4]
 8002eac:	f001 fe98 	bl	8004be0 <siprintf>
            timeinfo->tm_hour, 
            timeinfo->tm_min, 
            timeinfo->tm_sec);
}
 8002eb0:	bf00      	nop
 8002eb2:	3718      	adds	r7, #24
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	08008200 	.word	0x08008200

08002ebc <format_date>:

/**
 * @brief Convert time_t to date string (Th4 22/10/2025)
 */
static void format_date(time_t unix_time, char* buffer)
{
 8002ebc:	b5b0      	push	{r4, r5, r7, lr}
 8002ebe:	b08e      	sub	sp, #56	@ 0x38
 8002ec0:	af02      	add	r7, sp, #8
 8002ec2:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
    struct tm *timeinfo = localtime(&unix_time);
 8002ec8:	f107 0308 	add.w	r3, r7, #8
 8002ecc:	4618      	mov	r0, r3
 8002ece:	f001 fef7 	bl	8004cc0 <localtime>
 8002ed2:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const char* weekdays[] = {"CN", "Th2", "Th3", "Th4", "Th5", "Th6", "Th7"};
 8002ed4:	4b12      	ldr	r3, [pc, #72]	@ (8002f20 <format_date+0x64>)
 8002ed6:	f107 0410 	add.w	r4, r7, #16
 8002eda:	461d      	mov	r5, r3
 8002edc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ede:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ee0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002ee4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    sprintf(buffer, "%s %02d/%02d/%04d", 
            weekdays[timeinfo->tm_wday],
 8002ee8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002eea:	699b      	ldr	r3, [r3, #24]
    sprintf(buffer, "%s %02d/%02d/%04d", 
 8002eec:	009b      	lsls	r3, r3, #2
 8002eee:	3330      	adds	r3, #48	@ 0x30
 8002ef0:	443b      	add	r3, r7
 8002ef2:	f853 1c20 	ldr.w	r1, [r3, #-32]
 8002ef6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ef8:	68d8      	ldr	r0, [r3, #12]
            timeinfo->tm_mday, 
            timeinfo->tm_mon + 1,
 8002efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002efc:	691b      	ldr	r3, [r3, #16]
    sprintf(buffer, "%s %02d/%02d/%04d", 
 8002efe:	3301      	adds	r3, #1
            timeinfo->tm_year + 1900);
 8002f00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f02:	6952      	ldr	r2, [r2, #20]
    sprintf(buffer, "%s %02d/%02d/%04d", 
 8002f04:	f202 726c 	addw	r2, r2, #1900	@ 0x76c
 8002f08:	9201      	str	r2, [sp, #4]
 8002f0a:	9300      	str	r3, [sp, #0]
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	460a      	mov	r2, r1
 8002f10:	4904      	ldr	r1, [pc, #16]	@ (8002f24 <format_date+0x68>)
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f001 fe64 	bl	8004be0 <siprintf>
}
 8002f18:	bf00      	nop
 8002f1a:	3730      	adds	r7, #48	@ 0x30
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8002f20:	08008240 	.word	0x08008240
 8002f24:	08008210 	.word	0x08008210

08002f28 <display_init>:

/* ============== PUBLIC FUNCTIONS ============== */

void display_init(void)
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b084      	sub	sp, #16
 8002f2c:	af04      	add	r7, sp, #16
    // Clear screen
    ILI9225_FillScreen(COLOR_BG);
 8002f2e:	2000      	movs	r0, #0
 8002f30:	f000 fd22 	bl	8003978 <ILI9225_FillScreen>
    
    // ========== Draw static temperature & humidity icons & units ==========
    // Temperature side (left)
    draw_icon_thermometer(TEMP_ICON_X, SENSOR_Y + 3, COLOR_TEMP);
 8002f34:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f38:	214f      	movs	r1, #79	@ 0x4f
 8002f3a:	2014      	movs	r0, #20
 8002f3c:	f7ff fee0 	bl	8002d00 <draw_icon_thermometer>
    
    // Humidity side (right)
    draw_icon_water(HUMIDITY_ICON_X, SENSOR_Y + 3, COLOR_HUMIDITY);
 8002f40:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f44:	214f      	movs	r1, #79	@ 0x4f
 8002f46:	207a      	movs	r0, #122	@ 0x7a
 8002f48:	f7ff fefb 	bl	8002d42 <draw_icon_water>
    
    // ========== ZONE 3: Draw static status labels and icons ==========
    // Row 1: System (left) & Periodic (right)
    draw_icon_gear(STATUS_COL1_X, STATUS_Y1, COLOR_LABEL);
 8002f4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f50:	2176      	movs	r1, #118	@ 0x76
 8002f52:	200a      	movs	r0, #10
 8002f54:	f7ff fdb1 	bl	8002aba <draw_icon_gear>
    ILI9225_WriteString(STATUS_COL1_X + 12, STATUS_Y1, "System", 
 8002f58:	4b34      	ldr	r3, [pc, #208]	@ (800302c <display_init+0x104>)
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	9202      	str	r2, [sp, #8]
 8002f5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f62:	9201      	str	r2, [sp, #4]
 8002f64:	685a      	ldr	r2, [r3, #4]
 8002f66:	9200      	str	r2, [sp, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a31      	ldr	r2, [pc, #196]	@ (8003030 <display_init+0x108>)
 8002f6c:	2176      	movs	r1, #118	@ 0x76
 8002f6e:	2016      	movs	r0, #22
 8002f70:	f001 f8d4 	bl	800411c <ILI9225_WriteString>
                        Font_7x10, COLOR_LABEL, COLOR_BG);
    
    draw_icon_clock(STATUS_COL2_X, STATUS_Y1, COLOR_LABEL);
 8002f74:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f78:	2176      	movs	r1, #118	@ 0x76
 8002f7a:	2073      	movs	r0, #115	@ 0x73
 8002f7c:	f7ff fe4e 	bl	8002c1c <draw_icon_clock>
    ILI9225_WriteString(STATUS_COL2_X + 12, STATUS_Y1, "Periodic", 
 8002f80:	4b2a      	ldr	r3, [pc, #168]	@ (800302c <display_init+0x104>)
 8002f82:	2200      	movs	r2, #0
 8002f84:	9202      	str	r2, [sp, #8]
 8002f86:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002f8a:	9201      	str	r2, [sp, #4]
 8002f8c:	685a      	ldr	r2, [r3, #4]
 8002f8e:	9200      	str	r2, [sp, #0]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	4a28      	ldr	r2, [pc, #160]	@ (8003034 <display_init+0x10c>)
 8002f94:	2176      	movs	r1, #118	@ 0x76
 8002f96:	207f      	movs	r0, #127	@ 0x7f
 8002f98:	f001 f8c0 	bl	800411c <ILI9225_WriteString>
                        Font_7x10, COLOR_LABEL, COLOR_BG);
    
    // Row 2: WiFi (left) & Interval (right)
    draw_icon_wifi(STATUS_COL1_X, STATUS_Y2, COLOR_LABEL);
 8002f9c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fa0:	218c      	movs	r1, #140	@ 0x8c
 8002fa2:	200a      	movs	r0, #10
 8002fa4:	f7ff fdf2 	bl	8002b8c <draw_icon_wifi>
    ILI9225_WriteString(STATUS_COL1_X + 12, STATUS_Y2, "WiFi", 
 8002fa8:	4b20      	ldr	r3, [pc, #128]	@ (800302c <display_init+0x104>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	9202      	str	r2, [sp, #8]
 8002fae:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fb2:	9201      	str	r2, [sp, #4]
 8002fb4:	685a      	ldr	r2, [r3, #4]
 8002fb6:	9200      	str	r2, [sp, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4a1f      	ldr	r2, [pc, #124]	@ (8003038 <display_init+0x110>)
 8002fbc:	218c      	movs	r1, #140	@ 0x8c
 8002fbe:	2016      	movs	r0, #22
 8002fc0:	f001 f8ac 	bl	800411c <ILI9225_WriteString>
                        Font_7x10, COLOR_LABEL, COLOR_BG);
    
    draw_icon_refresh(STATUS_COL2_X, STATUS_Y2, COLOR_LABEL);
 8002fc4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fc8:	218c      	movs	r1, #140	@ 0x8c
 8002fca:	2073      	movs	r0, #115	@ 0x73
 8002fcc:	f7ff fe5f 	bl	8002c8e <draw_icon_refresh>
    ILI9225_WriteString(STATUS_COL2_X + 12, STATUS_Y2, "Interval:", 
 8002fd0:	4b16      	ldr	r3, [pc, #88]	@ (800302c <display_init+0x104>)
 8002fd2:	2200      	movs	r2, #0
 8002fd4:	9202      	str	r2, [sp, #8]
 8002fd6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002fda:	9201      	str	r2, [sp, #4]
 8002fdc:	685a      	ldr	r2, [r3, #4]
 8002fde:	9200      	str	r2, [sp, #0]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	4a16      	ldr	r2, [pc, #88]	@ (800303c <display_init+0x114>)
 8002fe4:	218c      	movs	r1, #140	@ 0x8c
 8002fe6:	207f      	movs	r0, #127	@ 0x7f
 8002fe8:	f001 f898 	bl	800411c <ILI9225_WriteString>
                        Font_7x10, COLOR_LABEL, COLOR_BG);
    
    // Reset previous values
    memset(prev_time_str, 0, sizeof(prev_time_str));
 8002fec:	2210      	movs	r2, #16
 8002fee:	2100      	movs	r1, #0
 8002ff0:	4813      	ldr	r0, [pc, #76]	@ (8003040 <display_init+0x118>)
 8002ff2:	f001 fe5c 	bl	8004cae <memset>
    memset(prev_date_str, 0, sizeof(prev_date_str));
 8002ff6:	2210      	movs	r2, #16
 8002ff8:	2100      	movs	r1, #0
 8002ffa:	4812      	ldr	r0, [pc, #72]	@ (8003044 <display_init+0x11c>)
 8002ffc:	f001 fe57 	bl	8004cae <memset>
    memset(prev_temp_str, 0, sizeof(prev_temp_str));
 8003000:	2210      	movs	r2, #16
 8003002:	2100      	movs	r1, #0
 8003004:	4810      	ldr	r0, [pc, #64]	@ (8003048 <display_init+0x120>)
 8003006:	f001 fe52 	bl	8004cae <memset>
    memset(prev_humi_str, 0, sizeof(prev_humi_str));
 800300a:	2210      	movs	r2, #16
 800300c:	2100      	movs	r1, #0
 800300e:	480f      	ldr	r0, [pc, #60]	@ (800304c <display_init+0x124>)
 8003010:	f001 fe4d 	bl	8004cae <memset>
    memset(prev_interval_str, 0, sizeof(prev_interval_str));
 8003014:	2210      	movs	r2, #16
 8003016:	2100      	movs	r1, #0
 8003018:	480d      	ldr	r0, [pc, #52]	@ (8003050 <display_init+0x128>)
 800301a:	f001 fe48 	bl	8004cae <memset>
    first_draw = true;
 800301e:	4b0d      	ldr	r3, [pc, #52]	@ (8003054 <display_init+0x12c>)
 8003020:	2201      	movs	r2, #1
 8003022:	701a      	strb	r2, [r3, #0]
}
 8003024:	bf00      	nop
 8003026:	46bd      	mov	sp, r7
 8003028:	bd80      	pop	{r7, pc}
 800302a:	bf00      	nop
 800302c:	20000010 	.word	0x20000010
 8003030:	0800825c 	.word	0x0800825c
 8003034:	08008264 	.word	0x08008264
 8003038:	08008270 	.word	0x08008270
 800303c:	08008278 	.word	0x08008278
 8003040:	200002d4 	.word	0x200002d4
 8003044:	200002e4 	.word	0x200002e4
 8003048:	200002f4 	.word	0x200002f4
 800304c:	20000304 	.word	0x20000304
 8003050:	20000318 	.word	0x20000318
 8003054:	2000000d 	.word	0x2000000d

08003058 <display_update>:

void display_update(time_t time_unix, float temperature, float humidity,
                    bool wifi_on, bool periodic_on, int interval)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b094      	sub	sp, #80	@ 0x50
 800305c:	af04      	add	r7, sp, #16
 800305e:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8003062:	607a      	str	r2, [r7, #4]
 8003064:	603b      	str	r3, [r7, #0]
    char buffer[32];
    uint16_t text_x;
    
    // ========== ZONE 1: TIME & DATE (Top, perfectly centered, colored) ==========
    // TIME - Display in CYAN for visibility (HH:MM:SS = 8 chars)
    format_time(time_unix, buffer);
 8003066:	f107 0310 	add.w	r3, r7, #16
 800306a:	461a      	mov	r2, r3
 800306c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003070:	f7ff ff06 	bl	8002e80 <format_time>
    if (strcmp(buffer, prev_time_str) != 0 || first_draw)
 8003074:	f107 0310 	add.w	r3, r7, #16
 8003078:	49ba      	ldr	r1, [pc, #744]	@ (8003364 <display_update+0x30c>)
 800307a:	4618      	mov	r0, r3
 800307c:	f7fd f868 	bl	8000150 <strcmp>
 8003080:	4603      	mov	r3, r0
 8003082:	2b00      	cmp	r3, #0
 8003084:	d103      	bne.n	800308e <display_update+0x36>
 8003086:	4bb8      	ldr	r3, [pc, #736]	@ (8003368 <display_update+0x310>)
 8003088:	781b      	ldrb	r3, [r3, #0]
 800308a:	2b00      	cmp	r3, #0
 800308c:	d01d      	beq.n	80030ca <display_update+0x72>
    {
        // Calculate perfect center: (screen_width - text_width) / 2
        text_x = (SCREEN_WIDTH - (8 * FONT_16X26_WIDTH)) / 2;  // (220 - 128) / 2 = 46
 800308e:	232e      	movs	r3, #46	@ 0x2e
 8003090:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        clear_area(0, TIME_Y, SCREEN_WIDTH, 28);
 8003092:	231c      	movs	r3, #28
 8003094:	22dc      	movs	r2, #220	@ 0xdc
 8003096:	210a      	movs	r1, #10
 8003098:	2000      	movs	r0, #0
 800309a:	f7ff fed6 	bl	8002e4a <clear_area>
        ILI9225_WriteString(text_x, TIME_Y, buffer, 
 800309e:	4bb3      	ldr	r3, [pc, #716]	@ (800336c <display_update+0x314>)
 80030a0:	f107 0110 	add.w	r1, r7, #16
 80030a4:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 80030a6:	2200      	movs	r2, #0
 80030a8:	9202      	str	r2, [sp, #8]
 80030aa:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80030ae:	9201      	str	r2, [sp, #4]
 80030b0:	685a      	ldr	r2, [r3, #4]
 80030b2:	9200      	str	r2, [sp, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	460a      	mov	r2, r1
 80030b8:	210a      	movs	r1, #10
 80030ba:	f001 f82f 	bl	800411c <ILI9225_WriteString>
                           Font_16x26, COLOR_TIME, COLOR_BG);
        strcpy(prev_time_str, buffer);
 80030be:	f107 0310 	add.w	r3, r7, #16
 80030c2:	4619      	mov	r1, r3
 80030c4:	48a7      	ldr	r0, [pc, #668]	@ (8003364 <display_update+0x30c>)
 80030c6:	f002 fa6a 	bl	800559e <strcpy>
    }
    
    // DATE - Display in YELLOW for contrast (e.g., "Th4 22/10/2025" = 14 chars)
    format_date(time_unix, buffer);
 80030ca:	f107 0310 	add.w	r3, r7, #16
 80030ce:	461a      	mov	r2, r3
 80030d0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80030d4:	f7ff fef2 	bl	8002ebc <format_date>
    if (strcmp(buffer, prev_date_str) != 0 || first_draw)
 80030d8:	f107 0310 	add.w	r3, r7, #16
 80030dc:	49a4      	ldr	r1, [pc, #656]	@ (8003370 <display_update+0x318>)
 80030de:	4618      	mov	r0, r3
 80030e0:	f7fd f836 	bl	8000150 <strcmp>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d103      	bne.n	80030f2 <display_update+0x9a>
 80030ea:	4b9f      	ldr	r3, [pc, #636]	@ (8003368 <display_update+0x310>)
 80030ec:	781b      	ldrb	r3, [r3, #0]
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d02c      	beq.n	800314c <display_update+0xf4>
    {
        // Calculate perfect center based on actual string length
        uint16_t date_len = strlen(buffer);
 80030f2:	f107 0310 	add.w	r3, r7, #16
 80030f6:	4618      	mov	r0, r3
 80030f8:	f7fd f834 	bl	8000164 <strlen>
 80030fc:	4603      	mov	r3, r0
 80030fe:	87bb      	strh	r3, [r7, #60]	@ 0x3c
        text_x = (SCREEN_WIDTH - (date_len * FONT_11X18_WIDTH)) / 2;
 8003100:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8003102:	f06f 020a 	mvn.w	r2, #10
 8003106:	fb02 f303 	mul.w	r3, r2, r3
 800310a:	33dc      	adds	r3, #220	@ 0xdc
 800310c:	0fda      	lsrs	r2, r3, #31
 800310e:	4413      	add	r3, r2
 8003110:	105b      	asrs	r3, r3, #1
 8003112:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        clear_area(0, DATE_Y, SCREEN_WIDTH, 20);
 8003114:	2314      	movs	r3, #20
 8003116:	22dc      	movs	r2, #220	@ 0xdc
 8003118:	212c      	movs	r1, #44	@ 0x2c
 800311a:	2000      	movs	r0, #0
 800311c:	f7ff fe95 	bl	8002e4a <clear_area>
        ILI9225_WriteString(text_x, DATE_Y, buffer, 
 8003120:	4b94      	ldr	r3, [pc, #592]	@ (8003374 <display_update+0x31c>)
 8003122:	f107 0110 	add.w	r1, r7, #16
 8003126:	8ff8      	ldrh	r0, [r7, #62]	@ 0x3e
 8003128:	2200      	movs	r2, #0
 800312a:	9202      	str	r2, [sp, #8]
 800312c:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 8003130:	9201      	str	r2, [sp, #4]
 8003132:	685a      	ldr	r2, [r3, #4]
 8003134:	9200      	str	r2, [sp, #0]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	460a      	mov	r2, r1
 800313a:	212c      	movs	r1, #44	@ 0x2c
 800313c:	f000 ffee 	bl	800411c <ILI9225_WriteString>
                           Font_11x18, COLOR_DATE, COLOR_BG);
        strcpy(prev_date_str, buffer);
 8003140:	f107 0310 	add.w	r3, r7, #16
 8003144:	4619      	mov	r1, r3
 8003146:	488a      	ldr	r0, [pc, #552]	@ (8003370 <display_update+0x318>)
 8003148:	f002 fa29 	bl	800559e <strcpy>
    }
    
    // ========== ZONE 2: TEMPERATURE & HUMIDITY (Center, LARGE, WHITE) ==========
    // Temperature (Left side) - WHITE for clarity
    sprintf(buffer, "%.1f", temperature);
 800314c:	6878      	ldr	r0, [r7, #4]
 800314e:	f7fd f975 	bl	800043c <__aeabi_f2d>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	f107 0010 	add.w	r0, r7, #16
 800315a:	4987      	ldr	r1, [pc, #540]	@ (8003378 <display_update+0x320>)
 800315c:	f001 fd40 	bl	8004be0 <siprintf>
    if (strcmp(buffer, prev_temp_str) != 0 || first_draw)
 8003160:	f107 0310 	add.w	r3, r7, #16
 8003164:	4985      	ldr	r1, [pc, #532]	@ (800337c <display_update+0x324>)
 8003166:	4618      	mov	r0, r3
 8003168:	f7fc fff2 	bl	8000150 <strcmp>
 800316c:	4603      	mov	r3, r0
 800316e:	2b00      	cmp	r3, #0
 8003170:	d103      	bne.n	800317a <display_update+0x122>
 8003172:	4b7d      	ldr	r3, [pc, #500]	@ (8003368 <display_update+0x310>)
 8003174:	781b      	ldrb	r3, [r3, #0]
 8003176:	2b00      	cmp	r3, #0
 8003178:	d043      	beq.n	8003202 <display_update+0x1aa>
    {
        // Clear temperature area
        clear_area(TEMP_ICON_X, SENSOR_Y, 95, 35);
 800317a:	2323      	movs	r3, #35	@ 0x23
 800317c:	225f      	movs	r2, #95	@ 0x5f
 800317e:	214c      	movs	r1, #76	@ 0x4c
 8003180:	2014      	movs	r0, #20
 8003182:	f7ff fe62 	bl	8002e4a <clear_area>
        
        // Draw thermometer icon
        draw_icon_thermometer(TEMP_ICON_X, SENSOR_Y + 3, COLOR_TEMP);
 8003186:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800318a:	214f      	movs	r1, #79	@ 0x4f
 800318c:	2014      	movs	r0, #20
 800318e:	f7ff fdb7 	bl	8002d00 <draw_icon_thermometer>
        
        // Display temperature VALUE - LARGE FONT at fixed position
        ILI9225_WriteString(TEMP_VALUE_X, SENSOR_Y, buffer, 
 8003192:	4b76      	ldr	r3, [pc, #472]	@ (800336c <display_update+0x314>)
 8003194:	f107 0110 	add.w	r1, r7, #16
 8003198:	2200      	movs	r2, #0
 800319a:	9202      	str	r2, [sp, #8]
 800319c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031a0:	9201      	str	r2, [sp, #4]
 80031a2:	685a      	ldr	r2, [r3, #4]
 80031a4:	9200      	str	r2, [sp, #0]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	460a      	mov	r2, r1
 80031aa:	214c      	movs	r1, #76	@ 0x4c
 80031ac:	2023      	movs	r0, #35	@ 0x23
 80031ae:	f000 ffb5 	bl	800411c <ILI9225_WriteString>
                           Font_16x26, COLOR_TEMP, COLOR_BG);
        
        // Add degree symbol and C unit
        uint16_t deg_x = TEMP_VALUE_X + (strlen(buffer) * FONT_16X26_WIDTH) + 2;
 80031b2:	f107 0310 	add.w	r3, r7, #16
 80031b6:	4618      	mov	r0, r3
 80031b8:	f7fc ffd4 	bl	8000164 <strlen>
 80031bc:	4603      	mov	r3, r0
 80031be:	b29b      	uxth	r3, r3
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	3325      	adds	r3, #37	@ 0x25
 80031c6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        ILI9225_DrawCircle(deg_x, SENSOR_Y + 2, 2, COLOR_TEMP);
 80031c8:	8f78      	ldrh	r0, [r7, #58]	@ 0x3a
 80031ca:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80031ce:	2202      	movs	r2, #2
 80031d0:	214e      	movs	r1, #78	@ 0x4e
 80031d2:	f000 fda0 	bl	8003d16 <ILI9225_DrawCircle>
        ILI9225_WriteString(deg_x + 5, SENSOR_Y + 6, "C", 
 80031d6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80031d8:	3305      	adds	r3, #5
 80031da:	b298      	uxth	r0, r3
 80031dc:	4b68      	ldr	r3, [pc, #416]	@ (8003380 <display_update+0x328>)
 80031de:	2200      	movs	r2, #0
 80031e0:	9202      	str	r2, [sp, #8]
 80031e2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80031e6:	9201      	str	r2, [sp, #4]
 80031e8:	685a      	ldr	r2, [r3, #4]
 80031ea:	9200      	str	r2, [sp, #0]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4a65      	ldr	r2, [pc, #404]	@ (8003384 <display_update+0x32c>)
 80031f0:	2152      	movs	r1, #82	@ 0x52
 80031f2:	f000 ff93 	bl	800411c <ILI9225_WriteString>
                           Font_7x10, COLOR_TEMP, COLOR_BG);
        
        strcpy(prev_temp_str, buffer);
 80031f6:	f107 0310 	add.w	r3, r7, #16
 80031fa:	4619      	mov	r1, r3
 80031fc:	485f      	ldr	r0, [pc, #380]	@ (800337c <display_update+0x324>)
 80031fe:	f002 f9ce 	bl	800559e <strcpy>
    }
    
    // Humidity (Right side) - WHITE for clarity
    sprintf(buffer, "%.0f", humidity);
 8003202:	6838      	ldr	r0, [r7, #0]
 8003204:	f7fd f91a 	bl	800043c <__aeabi_f2d>
 8003208:	4602      	mov	r2, r0
 800320a:	460b      	mov	r3, r1
 800320c:	f107 0010 	add.w	r0, r7, #16
 8003210:	495d      	ldr	r1, [pc, #372]	@ (8003388 <display_update+0x330>)
 8003212:	f001 fce5 	bl	8004be0 <siprintf>
    if (strcmp(buffer, prev_humi_str) != 0 || first_draw)
 8003216:	f107 0310 	add.w	r3, r7, #16
 800321a:	495c      	ldr	r1, [pc, #368]	@ (800338c <display_update+0x334>)
 800321c:	4618      	mov	r0, r3
 800321e:	f7fc ff97 	bl	8000150 <strcmp>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d103      	bne.n	8003230 <display_update+0x1d8>
 8003228:	4b4f      	ldr	r3, [pc, #316]	@ (8003368 <display_update+0x310>)
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d03a      	beq.n	80032a6 <display_update+0x24e>
    {
        // Clear humidity area
        clear_area(HUMIDITY_ICON_X, SENSOR_Y, 90, 35);
 8003230:	2323      	movs	r3, #35	@ 0x23
 8003232:	225a      	movs	r2, #90	@ 0x5a
 8003234:	214c      	movs	r1, #76	@ 0x4c
 8003236:	207a      	movs	r0, #122	@ 0x7a
 8003238:	f7ff fe07 	bl	8002e4a <clear_area>
        
        // Draw water drop icon
        draw_icon_water(HUMIDITY_ICON_X, SENSOR_Y + 3, COLOR_HUMIDITY);
 800323c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003240:	214f      	movs	r1, #79	@ 0x4f
 8003242:	207a      	movs	r0, #122	@ 0x7a
 8003244:	f7ff fd7d 	bl	8002d42 <draw_icon_water>
        
        // Display humidity VALUE - LARGE FONT at fixed position
        ILI9225_WriteString(HUMIDITY_VALUE_X, SENSOR_Y, buffer, 
 8003248:	4b48      	ldr	r3, [pc, #288]	@ (800336c <display_update+0x314>)
 800324a:	f107 0110 	add.w	r1, r7, #16
 800324e:	2200      	movs	r2, #0
 8003250:	9202      	str	r2, [sp, #8]
 8003252:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003256:	9201      	str	r2, [sp, #4]
 8003258:	685a      	ldr	r2, [r3, #4]
 800325a:	9200      	str	r2, [sp, #0]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	460a      	mov	r2, r1
 8003260:	214c      	movs	r1, #76	@ 0x4c
 8003262:	2089      	movs	r0, #137	@ 0x89
 8003264:	f000 ff5a 	bl	800411c <ILI9225_WriteString>
                           Font_16x26, COLOR_HUMIDITY, COLOR_BG);
        
        // Add % RH label
        uint16_t unit_x = HUMIDITY_VALUE_X + (strlen(buffer) * FONT_16X26_WIDTH) + 2;
 8003268:	f107 0310 	add.w	r3, r7, #16
 800326c:	4618      	mov	r0, r3
 800326e:	f7fc ff79 	bl	8000164 <strlen>
 8003272:	4603      	mov	r3, r0
 8003274:	b29b      	uxth	r3, r3
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	b29b      	uxth	r3, r3
 800327a:	338b      	adds	r3, #139	@ 0x8b
 800327c:	873b      	strh	r3, [r7, #56]	@ 0x38
        ILI9225_WriteString(unit_x, SENSOR_Y + 6, "% RH", 
 800327e:	4b40      	ldr	r3, [pc, #256]	@ (8003380 <display_update+0x328>)
 8003280:	8f38      	ldrh	r0, [r7, #56]	@ 0x38
 8003282:	2200      	movs	r2, #0
 8003284:	9202      	str	r2, [sp, #8]
 8003286:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800328a:	9201      	str	r2, [sp, #4]
 800328c:	685a      	ldr	r2, [r3, #4]
 800328e:	9200      	str	r2, [sp, #0]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	4a3f      	ldr	r2, [pc, #252]	@ (8003390 <display_update+0x338>)
 8003294:	2152      	movs	r1, #82	@ 0x52
 8003296:	f000 ff41 	bl	800411c <ILI9225_WriteString>
                           Font_7x10, COLOR_HUMIDITY, COLOR_BG);
        
        strcpy(prev_humi_str, buffer);
 800329a:	f107 0310 	add.w	r3, r7, #16
 800329e:	4619      	mov	r1, r3
 80032a0:	483a      	ldr	r0, [pc, #232]	@ (800338c <display_update+0x334>)
 80032a2:	f002 f97c 	bl	800559e <strcpy>
    }
    
    // ========== ZONE 3: SYSTEM STATUS (Bottom, compact with colored dots) ==========
    
    // Row 1, Column 1: System (always ON)
    if (first_draw)
 80032a6:	4b30      	ldr	r3, [pc, #192]	@ (8003368 <display_update+0x310>)
 80032a8:	781b      	ldrb	r3, [r3, #0]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d007      	beq.n	80032be <display_update+0x266>
    {
        // Calculate dot position: after "System" text + spacing
        uint16_t dot_x = STATUS_COL1_X + 12 + (6 * 7) + DOT_OFFSET_X;
 80032ae:	2345      	movs	r3, #69	@ 0x45
 80032b0:	86fb      	strh	r3, [r7, #54]	@ 0x36
        draw_status_dot(dot_x, STATUS_Y1 + DOT_OFFSET_Y, true);
 80032b2:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80032b4:	2201      	movs	r2, #1
 80032b6:	217a      	movs	r1, #122	@ 0x7a
 80032b8:	4618      	mov	r0, r3
 80032ba:	f7ff fdaa 	bl	8002e12 <draw_status_dot>
    }
    
    // Row 1, Column 2: Periodic status
    if (periodic_on != prev_periodic_on || first_draw)
 80032be:	4b35      	ldr	r3, [pc, #212]	@ (8003394 <display_update+0x33c>)
 80032c0:	781b      	ldrb	r3, [r3, #0]
 80032c2:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80032c6:	429a      	cmp	r2, r3
 80032c8:	d103      	bne.n	80032d2 <display_update+0x27a>
 80032ca:	4b27      	ldr	r3, [pc, #156]	@ (8003368 <display_update+0x310>)
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d014      	beq.n	80032fc <display_update+0x2a4>
    {
        // Calculate dot position: after "Periodic" text + spacing
        uint16_t dot_x = STATUS_COL2_X + 12 + (8 * 7) + DOT_OFFSET_X;
 80032d2:	23bc      	movs	r3, #188	@ 0xbc
 80032d4:	86bb      	strh	r3, [r7, #52]	@ 0x34
        clear_area(dot_x - 2, STATUS_Y1, 10, 10);
 80032d6:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80032d8:	3b02      	subs	r3, #2
 80032da:	b298      	uxth	r0, r3
 80032dc:	230a      	movs	r3, #10
 80032de:	220a      	movs	r2, #10
 80032e0:	2176      	movs	r1, #118	@ 0x76
 80032e2:	f7ff fdb2 	bl	8002e4a <clear_area>
        draw_status_dot(dot_x, STATUS_Y1 + DOT_OFFSET_Y, periodic_on);
 80032e6:	f897 204c 	ldrb.w	r2, [r7, #76]	@ 0x4c
 80032ea:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80032ec:	217a      	movs	r1, #122	@ 0x7a
 80032ee:	4618      	mov	r0, r3
 80032f0:	f7ff fd8f 	bl	8002e12 <draw_status_dot>
        prev_periodic_on = periodic_on;
 80032f4:	4a27      	ldr	r2, [pc, #156]	@ (8003394 <display_update+0x33c>)
 80032f6:	f897 304c 	ldrb.w	r3, [r7, #76]	@ 0x4c
 80032fa:	7013      	strb	r3, [r2, #0]
    }
    
    // Row 2, Column 1: WiFi status
    if (wifi_on != prev_wifi_on || first_draw)
 80032fc:	4b26      	ldr	r3, [pc, #152]	@ (8003398 <display_update+0x340>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8003304:	429a      	cmp	r2, r3
 8003306:	d103      	bne.n	8003310 <display_update+0x2b8>
 8003308:	4b17      	ldr	r3, [pc, #92]	@ (8003368 <display_update+0x310>)
 800330a:	781b      	ldrb	r3, [r3, #0]
 800330c:	2b00      	cmp	r3, #0
 800330e:	d014      	beq.n	800333a <display_update+0x2e2>
    {
        // Calculate dot position: after "WiFi" text + spacing
        uint16_t dot_x = STATUS_COL1_X + 12 + (4 * 7) + DOT_OFFSET_X;
 8003310:	2337      	movs	r3, #55	@ 0x37
 8003312:	867b      	strh	r3, [r7, #50]	@ 0x32
        clear_area(dot_x - 2, STATUS_Y2, 10, 10);
 8003314:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003316:	3b02      	subs	r3, #2
 8003318:	b298      	uxth	r0, r3
 800331a:	230a      	movs	r3, #10
 800331c:	220a      	movs	r2, #10
 800331e:	218c      	movs	r1, #140	@ 0x8c
 8003320:	f7ff fd93 	bl	8002e4a <clear_area>
        draw_status_dot(dot_x, STATUS_Y2 + DOT_OFFSET_Y, wifi_on);
 8003324:	f897 2048 	ldrb.w	r2, [r7, #72]	@ 0x48
 8003328:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 800332a:	2190      	movs	r1, #144	@ 0x90
 800332c:	4618      	mov	r0, r3
 800332e:	f7ff fd70 	bl	8002e12 <draw_status_dot>
        prev_wifi_on = wifi_on;
 8003332:	4a19      	ldr	r2, [pc, #100]	@ (8003398 <display_update+0x340>)
 8003334:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8003338:	7013      	strb	r3, [r2, #0]
    }
    
    // Row 2, Column 2: Interval value
    sprintf(buffer, "%ds", interval);
 800333a:	f107 0310 	add.w	r3, r7, #16
 800333e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8003340:	4916      	ldr	r1, [pc, #88]	@ (800339c <display_update+0x344>)
 8003342:	4618      	mov	r0, r3
 8003344:	f001 fc4c 	bl	8004be0 <siprintf>
    if (strcmp(buffer, prev_interval_str) != 0 || first_draw)
 8003348:	f107 0310 	add.w	r3, r7, #16
 800334c:	4914      	ldr	r1, [pc, #80]	@ (80033a0 <display_update+0x348>)
 800334e:	4618      	mov	r0, r3
 8003350:	f7fc fefe 	bl	8000150 <strcmp>
 8003354:	4603      	mov	r3, r0
 8003356:	2b00      	cmp	r3, #0
 8003358:	d124      	bne.n	80033a4 <display_update+0x34c>
 800335a:	4b03      	ldr	r3, [pc, #12]	@ (8003368 <display_update+0x310>)
 800335c:	781b      	ldrb	r3, [r3, #0]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d03e      	beq.n	80033e0 <display_update+0x388>
 8003362:	e01f      	b.n	80033a4 <display_update+0x34c>
 8003364:	200002d4 	.word	0x200002d4
 8003368:	2000000d 	.word	0x2000000d
 800336c:	20000020 	.word	0x20000020
 8003370:	200002e4 	.word	0x200002e4
 8003374:	20000018 	.word	0x20000018
 8003378:	08008284 	.word	0x08008284
 800337c:	200002f4 	.word	0x200002f4
 8003380:	20000010 	.word	0x20000010
 8003384:	0800828c 	.word	0x0800828c
 8003388:	08008290 	.word	0x08008290
 800338c:	20000304 	.word	0x20000304
 8003390:	08008298 	.word	0x08008298
 8003394:	20000315 	.word	0x20000315
 8003398:	20000314 	.word	0x20000314
 800339c:	080082a0 	.word	0x080082a0
 80033a0:	20000318 	.word	0x20000318
    {
        // Position after "Interval:" label
        uint16_t interval_x = STATUS_COL2_X + 12 + (9 * 7) + 2;
 80033a4:	23c0      	movs	r3, #192	@ 0xc0
 80033a6:	863b      	strh	r3, [r7, #48]	@ 0x30
        clear_area(interval_x, STATUS_Y2, 35, 10);
 80033a8:	8e38      	ldrh	r0, [r7, #48]	@ 0x30
 80033aa:	230a      	movs	r3, #10
 80033ac:	2223      	movs	r2, #35	@ 0x23
 80033ae:	218c      	movs	r1, #140	@ 0x8c
 80033b0:	f7ff fd4b 	bl	8002e4a <clear_area>
        ILI9225_WriteString(interval_x, STATUS_Y2, buffer, 
 80033b4:	4b0e      	ldr	r3, [pc, #56]	@ (80033f0 <display_update+0x398>)
 80033b6:	f107 0110 	add.w	r1, r7, #16
 80033ba:	8e38      	ldrh	r0, [r7, #48]	@ 0x30
 80033bc:	2200      	movs	r2, #0
 80033be:	9202      	str	r2, [sp, #8]
 80033c0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80033c4:	9201      	str	r2, [sp, #4]
 80033c6:	685a      	ldr	r2, [r3, #4]
 80033c8:	9200      	str	r2, [sp, #0]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	460a      	mov	r2, r1
 80033ce:	218c      	movs	r1, #140	@ 0x8c
 80033d0:	f000 fea4 	bl	800411c <ILI9225_WriteString>
                           Font_7x10, COLOR_LABEL, COLOR_BG);
        strcpy(prev_interval_str, buffer);
 80033d4:	f107 0310 	add.w	r3, r7, #16
 80033d8:	4619      	mov	r1, r3
 80033da:	4806      	ldr	r0, [pc, #24]	@ (80033f4 <display_update+0x39c>)
 80033dc:	f002 f8df 	bl	800559e <strcpy>
    }
    
    first_draw = false;
 80033e0:	4b05      	ldr	r3, [pc, #20]	@ (80033f8 <display_update+0x3a0>)
 80033e2:	2200      	movs	r2, #0
 80033e4:	701a      	strb	r2, [r3, #0]
}
 80033e6:	bf00      	nop
 80033e8:	3740      	adds	r7, #64	@ 0x40
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bd80      	pop	{r7, pc}
 80033ee:	bf00      	nop
 80033f0:	20000010 	.word	0x20000010
 80033f4:	20000318 	.word	0x20000318
 80033f8:	2000000d 	.word	0x2000000d

080033fc <ILI9225_WriteCommand>:
#endif

static uint8_t _rotation = ILI9225_ROTATION;

static inline void ILI9225_WriteCommand(uint16_t cmd)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	4603      	mov	r3, r0
 8003404:	80fb      	strh	r3, [r7, #6]
    uint8_t data[2] = {cmd >> 8, cmd & 0xFF};
 8003406:	88fb      	ldrh	r3, [r7, #6]
 8003408:	0a1b      	lsrs	r3, r3, #8
 800340a:	b29b      	uxth	r3, r3
 800340c:	b2db      	uxtb	r3, r3
 800340e:	733b      	strb	r3, [r7, #12]
 8003410:	88fb      	ldrh	r3, [r7, #6]
 8003412:	b2db      	uxtb	r3, r3
 8003414:	737b      	strb	r3, [r7, #13]
    CS_LOW();
 8003416:	2200      	movs	r2, #0
 8003418:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800341c:	480d      	ldr	r0, [pc, #52]	@ (8003454 <ILI9225_WriteCommand+0x58>)
 800341e:	f7fe fcd5 	bl	8001dcc <HAL_GPIO_WritePin>
    RS_LOW();
 8003422:	2200      	movs	r2, #0
 8003424:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003428:	480b      	ldr	r0, [pc, #44]	@ (8003458 <ILI9225_WriteCommand+0x5c>)
 800342a:	f7fe fccf 	bl	8001dcc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9225_SPI_PORT, data, 2, HAL_MAX_DELAY);
 800342e:	f107 010c 	add.w	r1, r7, #12
 8003432:	f04f 33ff 	mov.w	r3, #4294967295
 8003436:	2202      	movs	r2, #2
 8003438:	4808      	ldr	r0, [pc, #32]	@ (800345c <ILI9225_WriteCommand+0x60>)
 800343a:	f7ff f941 	bl	80026c0 <HAL_SPI_Transmit>
    CS_HIGH();
 800343e:	2201      	movs	r2, #1
 8003440:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003444:	4803      	ldr	r0, [pc, #12]	@ (8003454 <ILI9225_WriteCommand+0x58>)
 8003446:	f7fe fcc1 	bl	8001dcc <HAL_GPIO_WritePin>
}
 800344a:	bf00      	nop
 800344c:	3710      	adds	r7, #16
 800344e:	46bd      	mov	sp, r7
 8003450:	bd80      	pop	{r7, pc}
 8003452:	bf00      	nop
 8003454:	40010c00 	.word	0x40010c00
 8003458:	40010800 	.word	0x40010800
 800345c:	20000270 	.word	0x20000270

08003460 <ILI9225_WriteData>:

static inline void ILI9225_WriteData(uint16_t data)
{
 8003460:	b580      	push	{r7, lr}
 8003462:	b084      	sub	sp, #16
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2] = {data >> 8, data & 0xFF};
 800346a:	88fb      	ldrh	r3, [r7, #6]
 800346c:	0a1b      	lsrs	r3, r3, #8
 800346e:	b29b      	uxth	r3, r3
 8003470:	b2db      	uxtb	r3, r3
 8003472:	733b      	strb	r3, [r7, #12]
 8003474:	88fb      	ldrh	r3, [r7, #6]
 8003476:	b2db      	uxtb	r3, r3
 8003478:	737b      	strb	r3, [r7, #13]
    CS_LOW();
 800347a:	2200      	movs	r2, #0
 800347c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003480:	480d      	ldr	r0, [pc, #52]	@ (80034b8 <ILI9225_WriteData+0x58>)
 8003482:	f7fe fca3 	bl	8001dcc <HAL_GPIO_WritePin>
    RS_HIGH();
 8003486:	2201      	movs	r2, #1
 8003488:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800348c:	480b      	ldr	r0, [pc, #44]	@ (80034bc <ILI9225_WriteData+0x5c>)
 800348e:	f7fe fc9d 	bl	8001dcc <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9225_SPI_PORT, buf, 2, HAL_MAX_DELAY);
 8003492:	f107 010c 	add.w	r1, r7, #12
 8003496:	f04f 33ff 	mov.w	r3, #4294967295
 800349a:	2202      	movs	r2, #2
 800349c:	4808      	ldr	r0, [pc, #32]	@ (80034c0 <ILI9225_WriteData+0x60>)
 800349e:	f7ff f90f 	bl	80026c0 <HAL_SPI_Transmit>
    CS_HIGH();
 80034a2:	2201      	movs	r2, #1
 80034a4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80034a8:	4803      	ldr	r0, [pc, #12]	@ (80034b8 <ILI9225_WriteData+0x58>)
 80034aa:	f7fe fc8f 	bl	8001dcc <HAL_GPIO_WritePin>
}
 80034ae:	bf00      	nop
 80034b0:	3710      	adds	r7, #16
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}
 80034b6:	bf00      	nop
 80034b8:	40010c00 	.word	0x40010c00
 80034bc:	40010800 	.word	0x40010800
 80034c0:	20000270 	.word	0x20000270

080034c4 <ILI9225_WriteReg>:

static void ILI9225_WriteReg(uint16_t reg, uint16_t data)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b082      	sub	sp, #8
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	4603      	mov	r3, r0
 80034cc:	460a      	mov	r2, r1
 80034ce:	80fb      	strh	r3, [r7, #6]
 80034d0:	4613      	mov	r3, r2
 80034d2:	80bb      	strh	r3, [r7, #4]
    ILI9225_WriteCommand(reg);
 80034d4:	88fb      	ldrh	r3, [r7, #6]
 80034d6:	4618      	mov	r0, r3
 80034d8:	f7ff ff90 	bl	80033fc <ILI9225_WriteCommand>
    ILI9225_WriteData(data);
 80034dc:	88bb      	ldrh	r3, [r7, #4]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff ffbe 	bl	8003460 <ILI9225_WriteData>
}
 80034e4:	bf00      	nop
 80034e6:	3708      	adds	r7, #8
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <ILI9225_SetWindow>:
    }
    CS_HIGH();
}

static void ILI9225_SetWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80034ec:	b590      	push	{r4, r7, lr}
 80034ee:	b083      	sub	sp, #12
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	4604      	mov	r4, r0
 80034f4:	4608      	mov	r0, r1
 80034f6:	4611      	mov	r1, r2
 80034f8:	461a      	mov	r2, r3
 80034fa:	4623      	mov	r3, r4
 80034fc:	80fb      	strh	r3, [r7, #6]
 80034fe:	4603      	mov	r3, r0
 8003500:	80bb      	strh	r3, [r7, #4]
 8003502:	460b      	mov	r3, r1
 8003504:	807b      	strh	r3, [r7, #2]
 8003506:	4613      	mov	r3, r2
 8003508:	803b      	strh	r3, [r7, #0]
    switch (_rotation)
 800350a:	4b57      	ldr	r3, [pc, #348]	@ (8003668 <ILI9225_SetWindow+0x17c>)
 800350c:	781b      	ldrb	r3, [r3, #0]
 800350e:	2b03      	cmp	r3, #3
 8003510:	f200 80a3 	bhi.w	800365a <ILI9225_SetWindow+0x16e>
 8003514:	a201      	add	r2, pc, #4	@ (adr r2, 800351c <ILI9225_SetWindow+0x30>)
 8003516:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351a:	bf00      	nop
 800351c:	0800352d 	.word	0x0800352d
 8003520:	0800356b 	.word	0x0800356b
 8003524:	080035bb 	.word	0x080035bb
 8003528:	0800361d 	.word	0x0800361d
    {
        case 0: // Portrait (176x220)
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR1, x1);
 800352c:	887b      	ldrh	r3, [r7, #2]
 800352e:	4619      	mov	r1, r3
 8003530:	2036      	movs	r0, #54	@ 0x36
 8003532:	f7ff ffc7 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR2, x0);
 8003536:	88fb      	ldrh	r3, [r7, #6]
 8003538:	4619      	mov	r1, r3
 800353a:	2037      	movs	r0, #55	@ 0x37
 800353c:	f7ff ffc2 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR1, y1);
 8003540:	883b      	ldrh	r3, [r7, #0]
 8003542:	4619      	mov	r1, r3
 8003544:	2038      	movs	r0, #56	@ 0x38
 8003546:	f7ff ffbd 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR2, y0);
 800354a:	88bb      	ldrh	r3, [r7, #4]
 800354c:	4619      	mov	r1, r3
 800354e:	2039      	movs	r0, #57	@ 0x39
 8003550:	f7ff ffb8 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET1, x0);
 8003554:	88fb      	ldrh	r3, [r7, #6]
 8003556:	4619      	mov	r1, r3
 8003558:	2020      	movs	r0, #32
 800355a:	f7ff ffb3 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET2, y0);
 800355e:	88bb      	ldrh	r3, [r7, #4]
 8003560:	4619      	mov	r1, r3
 8003562:	2021      	movs	r0, #33	@ 0x21
 8003564:	f7ff ffae 	bl	80034c4 <ILI9225_WriteReg>
            break;
 8003568:	e077      	b.n	800365a <ILI9225_SetWindow+0x16e>

        case 1: // Landscape 90 (220x176)
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR1, y1);
 800356a:	883b      	ldrh	r3, [r7, #0]
 800356c:	4619      	mov	r1, r3
 800356e:	2036      	movs	r0, #54	@ 0x36
 8003570:	f7ff ffa8 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR2, y0);
 8003574:	88bb      	ldrh	r3, [r7, #4]
 8003576:	4619      	mov	r1, r3
 8003578:	2037      	movs	r0, #55	@ 0x37
 800357a:	f7ff ffa3 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR1, ILI9225_LCD_HEIGHT - x0 - 1);
 800357e:	88fb      	ldrh	r3, [r7, #6]
 8003580:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 8003584:	b29b      	uxth	r3, r3
 8003586:	4619      	mov	r1, r3
 8003588:	2038      	movs	r0, #56	@ 0x38
 800358a:	f7ff ff9b 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR2, ILI9225_LCD_HEIGHT - x1 - 1);
 800358e:	887b      	ldrh	r3, [r7, #2]
 8003590:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 8003594:	b29b      	uxth	r3, r3
 8003596:	4619      	mov	r1, r3
 8003598:	2039      	movs	r0, #57	@ 0x39
 800359a:	f7ff ff93 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET1, y0);
 800359e:	88bb      	ldrh	r3, [r7, #4]
 80035a0:	4619      	mov	r1, r3
 80035a2:	2020      	movs	r0, #32
 80035a4:	f7ff ff8e 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET2, ILI9225_LCD_HEIGHT - x0 - 1);
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	4619      	mov	r1, r3
 80035b2:	2021      	movs	r0, #33	@ 0x21
 80035b4:	f7ff ff86 	bl	80034c4 <ILI9225_WriteReg>
            break;
 80035b8:	e04f      	b.n	800365a <ILI9225_SetWindow+0x16e>

        case 2: // Portrait 180 (176x220)
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR1, ILI9225_LCD_WIDTH - x0 - 1);
 80035ba:	88fb      	ldrh	r3, [r7, #6]
 80035bc:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	4619      	mov	r1, r3
 80035c4:	2036      	movs	r0, #54	@ 0x36
 80035c6:	f7ff ff7d 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR2, ILI9225_LCD_WIDTH - x1 - 1);
 80035ca:	887b      	ldrh	r3, [r7, #2]
 80035cc:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4619      	mov	r1, r3
 80035d4:	2037      	movs	r0, #55	@ 0x37
 80035d6:	f7ff ff75 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR1, ILI9225_LCD_HEIGHT - y0 - 1);
 80035da:	88bb      	ldrh	r3, [r7, #4]
 80035dc:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	4619      	mov	r1, r3
 80035e4:	2038      	movs	r0, #56	@ 0x38
 80035e6:	f7ff ff6d 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR2, ILI9225_LCD_HEIGHT - y1 - 1);
 80035ea:	883b      	ldrh	r3, [r7, #0]
 80035ec:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 80035f0:	b29b      	uxth	r3, r3
 80035f2:	4619      	mov	r1, r3
 80035f4:	2039      	movs	r0, #57	@ 0x39
 80035f6:	f7ff ff65 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET1, ILI9225_LCD_WIDTH - x0 - 1);
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	f1c3 03af 	rsb	r3, r3, #175	@ 0xaf
 8003600:	b29b      	uxth	r3, r3
 8003602:	4619      	mov	r1, r3
 8003604:	2020      	movs	r0, #32
 8003606:	f7ff ff5d 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET2, ILI9225_LCD_HEIGHT - y0 - 1);
 800360a:	88bb      	ldrh	r3, [r7, #4]
 800360c:	f1c3 03db 	rsb	r3, r3, #219	@ 0xdb
 8003610:	b29b      	uxth	r3, r3
 8003612:	4619      	mov	r1, r3
 8003614:	2021      	movs	r0, #33	@ 0x21
 8003616:	f7ff ff55 	bl	80034c4 <ILI9225_WriteReg>
            break;
 800361a:	e01e      	b.n	800365a <ILI9225_SetWindow+0x16e>

        case 3: // Landscape 270 (220x176)
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR1, y1);
 800361c:	883b      	ldrh	r3, [r7, #0]
 800361e:	4619      	mov	r1, r3
 8003620:	2036      	movs	r0, #54	@ 0x36
 8003622:	f7ff ff4f 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR2, y0);
 8003626:	88bb      	ldrh	r3, [r7, #4]
 8003628:	4619      	mov	r1, r3
 800362a:	2037      	movs	r0, #55	@ 0x37
 800362c:	f7ff ff4a 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR1, x1);
 8003630:	887b      	ldrh	r3, [r7, #2]
 8003632:	4619      	mov	r1, r3
 8003634:	2038      	movs	r0, #56	@ 0x38
 8003636:	f7ff ff45 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR2, x0);
 800363a:	88fb      	ldrh	r3, [r7, #6]
 800363c:	4619      	mov	r1, r3
 800363e:	2039      	movs	r0, #57	@ 0x39
 8003640:	f7ff ff40 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET1, y0);
 8003644:	88bb      	ldrh	r3, [r7, #4]
 8003646:	4619      	mov	r1, r3
 8003648:	2020      	movs	r0, #32
 800364a:	f7ff ff3b 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_RAM_ADDR_SET2, x0);
 800364e:	88fb      	ldrh	r3, [r7, #6]
 8003650:	4619      	mov	r1, r3
 8003652:	2021      	movs	r0, #33	@ 0x21
 8003654:	f7ff ff36 	bl	80034c4 <ILI9225_WriteReg>
            break;
 8003658:	bf00      	nop
    }
    ILI9225_WriteCommand(ILI9225_GRAM_DATA_REG);
 800365a:	2022      	movs	r0, #34	@ 0x22
 800365c:	f7ff fece 	bl	80033fc <ILI9225_WriteCommand>
}
 8003660:	bf00      	nop
 8003662:	370c      	adds	r7, #12
 8003664:	46bd      	mov	sp, r7
 8003666:	bd90      	pop	{r4, r7, pc}
 8003668:	20000028 	.word	0x20000028

0800366c <ILI9225_HardReset>:

static void ILI9225_HardReset(void)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	af00      	add	r7, sp, #0
    RST_HIGH();
 8003670:	2201      	movs	r2, #1
 8003672:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003676:	480d      	ldr	r0, [pc, #52]	@ (80036ac <ILI9225_HardReset+0x40>)
 8003678:	f7fe fba8 	bl	8001dcc <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800367c:	200a      	movs	r0, #10
 800367e:	f7fe f919 	bl	80018b4 <HAL_Delay>
    RST_LOW();
 8003682:	2200      	movs	r2, #0
 8003684:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003688:	4808      	ldr	r0, [pc, #32]	@ (80036ac <ILI9225_HardReset+0x40>)
 800368a:	f7fe fb9f 	bl	8001dcc <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800368e:	2032      	movs	r0, #50	@ 0x32
 8003690:	f7fe f910 	bl	80018b4 <HAL_Delay>
    RST_HIGH();
 8003694:	2201      	movs	r2, #1
 8003696:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800369a:	4804      	ldr	r0, [pc, #16]	@ (80036ac <ILI9225_HardReset+0x40>)
 800369c:	f7fe fb96 	bl	8001dcc <HAL_GPIO_WritePin>
    HAL_Delay(100);
 80036a0:	2064      	movs	r0, #100	@ 0x64
 80036a2:	f7fe f907 	bl	80018b4 <HAL_Delay>
}
 80036a6:	bf00      	nop
 80036a8:	bd80      	pop	{r7, pc}
 80036aa:	bf00      	nop
 80036ac:	40010800 	.word	0x40010800

080036b0 <ILI9225_DrawHorizontalLine>:

static void ILI9225_DrawHorizontalLine(int16_t x_left, int16_t x_right, int16_t y, uint16_t color)
{
 80036b0:	b590      	push	{r4, r7, lr}
 80036b2:	b085      	sub	sp, #20
 80036b4:	af02      	add	r7, sp, #8
 80036b6:	4604      	mov	r4, r0
 80036b8:	4608      	mov	r0, r1
 80036ba:	4611      	mov	r1, r2
 80036bc:	461a      	mov	r2, r3
 80036be:	4623      	mov	r3, r4
 80036c0:	80fb      	strh	r3, [r7, #6]
 80036c2:	4603      	mov	r3, r0
 80036c4:	80bb      	strh	r3, [r7, #4]
 80036c6:	460b      	mov	r3, r1
 80036c8:	807b      	strh	r3, [r7, #2]
 80036ca:	4613      	mov	r3, r2
 80036cc:	803b      	strh	r3, [r7, #0]
    if (y < 0 || y >= ILI9225_HEIGHT) return;
 80036ce:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	db23      	blt.n	800371e <ILI9225_DrawHorizontalLine+0x6e>
 80036d6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80036da:	2baf      	cmp	r3, #175	@ 0xaf
 80036dc:	dc1f      	bgt.n	800371e <ILI9225_DrawHorizontalLine+0x6e>
    if (x_left < 0) x_left = 0;
 80036de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	da01      	bge.n	80036ea <ILI9225_DrawHorizontalLine+0x3a>
 80036e6:	2300      	movs	r3, #0
 80036e8:	80fb      	strh	r3, [r7, #6]
    if (x_right >= ILI9225_WIDTH) x_right = ILI9225_WIDTH - 1;
 80036ea:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036ee:	2bdb      	cmp	r3, #219	@ 0xdb
 80036f0:	dd01      	ble.n	80036f6 <ILI9225_DrawHorizontalLine+0x46>
 80036f2:	23db      	movs	r3, #219	@ 0xdb
 80036f4:	80bb      	strh	r3, [r7, #4]
    if (x_left > x_right) return;
 80036f6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80036fa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036fe:	429a      	cmp	r2, r3
 8003700:	dc0f      	bgt.n	8003722 <ILI9225_DrawHorizontalLine+0x72>
    ILI9225_FillRect(x_left, y, x_right - x_left + 1, 1, color);
 8003702:	88f8      	ldrh	r0, [r7, #6]
 8003704:	8879      	ldrh	r1, [r7, #2]
 8003706:	88ba      	ldrh	r2, [r7, #4]
 8003708:	88fb      	ldrh	r3, [r7, #6]
 800370a:	1ad3      	subs	r3, r2, r3
 800370c:	b29b      	uxth	r3, r3
 800370e:	3301      	adds	r3, #1
 8003710:	b29a      	uxth	r2, r3
 8003712:	883b      	ldrh	r3, [r7, #0]
 8003714:	9300      	str	r3, [sp, #0]
 8003716:	2301      	movs	r3, #1
 8003718:	f000 f940 	bl	800399c <ILI9225_FillRect>
 800371c:	e002      	b.n	8003724 <ILI9225_DrawHorizontalLine+0x74>
    if (y < 0 || y >= ILI9225_HEIGHT) return;
 800371e:	bf00      	nop
 8003720:	e000      	b.n	8003724 <ILI9225_DrawHorizontalLine+0x74>
    if (x_left > x_right) return;
 8003722:	bf00      	nop
}
 8003724:	370c      	adds	r7, #12
 8003726:	46bd      	mov	sp, r7
 8003728:	bd90      	pop	{r4, r7, pc}

0800372a <ILI9225_Init>:

void ILI9225_Init(void)
{
 800372a:	b580      	push	{r7, lr}
 800372c:	af00      	add	r7, sp, #0
    #ifdef ILI9225_USE_DMA
    memset(dma_buffer, 0, sizeof(dma_buffer));
    #endif

    ILI9225_HardReset();
 800372e:	f7ff ff9d 	bl	800366c <ILI9225_HardReset>

    ILI9225_WriteReg(ILI9225_POWER_CTRL1, 0x0000);
 8003732:	2100      	movs	r1, #0
 8003734:	2010      	movs	r0, #16
 8003736:	f7ff fec5 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL2, 0x0000);
 800373a:	2100      	movs	r1, #0
 800373c:	2011      	movs	r0, #17
 800373e:	f7ff fec1 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL3, 0x0000);
 8003742:	2100      	movs	r1, #0
 8003744:	2012      	movs	r0, #18
 8003746:	f7ff febd 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL4, 0x0000);
 800374a:	2100      	movs	r1, #0
 800374c:	2013      	movs	r0, #19
 800374e:	f7ff feb9 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL5, 0x0000);
 8003752:	2100      	movs	r1, #0
 8003754:	2014      	movs	r0, #20
 8003756:	f7ff feb5 	bl	80034c4 <ILI9225_WriteReg>
    HAL_Delay(40);
 800375a:	2028      	movs	r0, #40	@ 0x28
 800375c:	f7fe f8aa 	bl	80018b4 <HAL_Delay>

    ILI9225_WriteReg(ILI9225_POWER_CTRL2, 0x0018);
 8003760:	2118      	movs	r1, #24
 8003762:	2011      	movs	r0, #17
 8003764:	f7ff feae 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL3, 0x6121);
 8003768:	f246 1121 	movw	r1, #24865	@ 0x6121
 800376c:	2012      	movs	r0, #18
 800376e:	f7ff fea9 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL4, 0x006F);
 8003772:	216f      	movs	r1, #111	@ 0x6f
 8003774:	2013      	movs	r0, #19
 8003776:	f7ff fea5 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL5, 0x495F);
 800377a:	f644 115f 	movw	r1, #18783	@ 0x495f
 800377e:	2014      	movs	r0, #20
 8003780:	f7ff fea0 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_POWER_CTRL1, 0x0800);
 8003784:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003788:	2010      	movs	r0, #16
 800378a:	f7ff fe9b 	bl	80034c4 <ILI9225_WriteReg>
    HAL_Delay(10);
 800378e:	200a      	movs	r0, #10
 8003790:	f7fe f890 	bl	80018b4 <HAL_Delay>
    ILI9225_WriteReg(ILI9225_POWER_CTRL2, 0x103B);
 8003794:	f241 013b 	movw	r1, #4155	@ 0x103b
 8003798:	2011      	movs	r0, #17
 800379a:	f7ff fe93 	bl	80034c4 <ILI9225_WriteReg>
    HAL_Delay(50);
 800379e:	2032      	movs	r0, #50	@ 0x32
 80037a0:	f7fe f888 	bl	80018b4 <HAL_Delay>

    ILI9225_WriteReg(ILI9225_DRIVER_OUTPUT_CTRL, 0x011C);
 80037a4:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 80037a8:	2001      	movs	r0, #1
 80037aa:	f7ff fe8b 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_LCD_AC_DRIVING_CTRL, 0x0100);
 80037ae:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037b2:	2002      	movs	r0, #2
 80037b4:	f7ff fe86 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_ENTRY_MODE, 0x1030);
 80037b8:	f241 0130 	movw	r1, #4144	@ 0x1030
 80037bc:	2003      	movs	r0, #3
 80037be:	f7ff fe81 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_DISP_CTRL1, 0x0000);
 80037c2:	2100      	movs	r1, #0
 80037c4:	2007      	movs	r0, #7
 80037c6:	f7ff fe7d 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_BLANK_PERIOD_CTRL1, 0x0808);
 80037ca:	f640 0108 	movw	r1, #2056	@ 0x808
 80037ce:	2008      	movs	r0, #8
 80037d0:	f7ff fe78 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_FRAME_CYCLE_CTRL, 0x1100);
 80037d4:	f44f 5188 	mov.w	r1, #4352	@ 0x1100
 80037d8:	200b      	movs	r0, #11
 80037da:	f7ff fe73 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_INTERFACE_CTRL, 0x0000);
 80037de:	2100      	movs	r1, #0
 80037e0:	200c      	movs	r0, #12
 80037e2:	f7ff fe6f 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_OSC_CTRL, 0x0D01);
 80037e6:	f640 5101 	movw	r1, #3329	@ 0xd01
 80037ea:	200f      	movs	r0, #15
 80037ec:	f7ff fe6a 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VCI_RECYCLING, 0x0020);
 80037f0:	2120      	movs	r1, #32
 80037f2:	2015      	movs	r0, #21
 80037f4:	f7ff fe66 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_RAM_ADDR_SET1, 0x0000);
 80037f8:	2100      	movs	r1, #0
 80037fa:	2020      	movs	r0, #32
 80037fc:	f7ff fe62 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_RAM_ADDR_SET2, 0x0000);
 8003800:	2100      	movs	r1, #0
 8003802:	2021      	movs	r0, #33	@ 0x21
 8003804:	f7ff fe5e 	bl	80034c4 <ILI9225_WriteReg>

    ILI9225_WriteReg(ILI9225_GATE_SCAN_CTRL, 0x0000);
 8003808:	2100      	movs	r1, #0
 800380a:	2030      	movs	r0, #48	@ 0x30
 800380c:	f7ff fe5a 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VERTICAL_SCROLL_CTRL1, 0x00DB);
 8003810:	21db      	movs	r1, #219	@ 0xdb
 8003812:	2031      	movs	r0, #49	@ 0x31
 8003814:	f7ff fe56 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VERTICAL_SCROLL_CTRL2, 0x0000);
 8003818:	2100      	movs	r1, #0
 800381a:	2032      	movs	r0, #50	@ 0x32
 800381c:	f7ff fe52 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VERTICAL_SCROLL_CTRL3, 0x0000);
 8003820:	2100      	movs	r1, #0
 8003822:	2033      	movs	r0, #51	@ 0x33
 8003824:	f7ff fe4e 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_PARTIAL_DRIVING_POS1, 0x00DB);
 8003828:	21db      	movs	r1, #219	@ 0xdb
 800382a:	2034      	movs	r0, #52	@ 0x34
 800382c:	f7ff fe4a 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_PARTIAL_DRIVING_POS2, 0x0000);
 8003830:	2100      	movs	r1, #0
 8003832:	2035      	movs	r0, #53	@ 0x35
 8003834:	f7ff fe46 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR1, 0x00AF);
 8003838:	21af      	movs	r1, #175	@ 0xaf
 800383a:	2036      	movs	r0, #54	@ 0x36
 800383c:	f7ff fe42 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_HORIZONTAL_WINDOW_ADDR2, 0x0000);
 8003840:	2100      	movs	r1, #0
 8003842:	2037      	movs	r0, #55	@ 0x37
 8003844:	f7ff fe3e 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR1, 0x00DB);
 8003848:	21db      	movs	r1, #219	@ 0xdb
 800384a:	2038      	movs	r0, #56	@ 0x38
 800384c:	f7ff fe3a 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_VERTICAL_WINDOW_ADDR2, 0x0000);
 8003850:	2100      	movs	r1, #0
 8003852:	2039      	movs	r0, #57	@ 0x39
 8003854:	f7ff fe36 	bl	80034c4 <ILI9225_WriteReg>

    ILI9225_WriteReg(ILI9225_GAMMA_CTRL1, 0x0000);
 8003858:	2100      	movs	r1, #0
 800385a:	2050      	movs	r0, #80	@ 0x50
 800385c:	f7ff fe32 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL2, 0x0808);
 8003860:	f640 0108 	movw	r1, #2056	@ 0x808
 8003864:	2051      	movs	r0, #81	@ 0x51
 8003866:	f7ff fe2d 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL3, 0x080A);
 800386a:	f640 010a 	movw	r1, #2058	@ 0x80a
 800386e:	2052      	movs	r0, #82	@ 0x52
 8003870:	f7ff fe28 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL4, 0x000A);
 8003874:	210a      	movs	r1, #10
 8003876:	2053      	movs	r0, #83	@ 0x53
 8003878:	f7ff fe24 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL5, 0x0A08);
 800387c:	f640 2108 	movw	r1, #2568	@ 0xa08
 8003880:	2054      	movs	r0, #84	@ 0x54
 8003882:	f7ff fe1f 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL6, 0x0808);
 8003886:	f640 0108 	movw	r1, #2056	@ 0x808
 800388a:	2055      	movs	r0, #85	@ 0x55
 800388c:	f7ff fe1a 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL7, 0x0000);
 8003890:	2100      	movs	r1, #0
 8003892:	2056      	movs	r0, #86	@ 0x56
 8003894:	f7ff fe16 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL8, 0x0A00);
 8003898:	f44f 6120 	mov.w	r1, #2560	@ 0xa00
 800389c:	2057      	movs	r0, #87	@ 0x57
 800389e:	f7ff fe11 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL9, 0x0710);
 80038a2:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 80038a6:	2058      	movs	r0, #88	@ 0x58
 80038a8:	f7ff fe0c 	bl	80034c4 <ILI9225_WriteReg>
    ILI9225_WriteReg(ILI9225_GAMMA_CTRL10, 0x0710);
 80038ac:	f44f 61e2 	mov.w	r1, #1808	@ 0x710
 80038b0:	2059      	movs	r0, #89	@ 0x59
 80038b2:	f7ff fe07 	bl	80034c4 <ILI9225_WriteReg>

    ILI9225_SetRotation(ILI9225_ROTATION);
 80038b6:	2003      	movs	r0, #3
 80038b8:	f000 f812 	bl	80038e0 <ILI9225_SetRotation>

    ILI9225_WriteReg(ILI9225_DISP_CTRL1, 0x0012);
 80038bc:	2112      	movs	r1, #18
 80038be:	2007      	movs	r0, #7
 80038c0:	f7ff fe00 	bl	80034c4 <ILI9225_WriteReg>
    HAL_Delay(50);
 80038c4:	2032      	movs	r0, #50	@ 0x32
 80038c6:	f7fd fff5 	bl	80018b4 <HAL_Delay>
    ILI9225_WriteReg(ILI9225_DISP_CTRL1, 0x1017);
 80038ca:	f241 0117 	movw	r1, #4119	@ 0x1017
 80038ce:	2007      	movs	r0, #7
 80038d0:	f7ff fdf8 	bl	80034c4 <ILI9225_WriteReg>

    ILI9225_FillScreen(ILI9225_BLACK);
 80038d4:	2000      	movs	r0, #0
 80038d6:	f000 f84f 	bl	8003978 <ILI9225_FillScreen>
}
 80038da:	bf00      	nop
 80038dc:	bd80      	pop	{r7, pc}
	...

080038e0 <ILI9225_SetRotation>:

void ILI9225_SetRotation(uint8_t rotation)
{
 80038e0:	b580      	push	{r7, lr}
 80038e2:	b082      	sub	sp, #8
 80038e4:	af00      	add	r7, sp, #0
 80038e6:	4603      	mov	r3, r0
 80038e8:	71fb      	strb	r3, [r7, #7]
    _rotation = rotation % 4;
 80038ea:	79fb      	ldrb	r3, [r7, #7]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	b2da      	uxtb	r2, r3
 80038f2:	4b20      	ldr	r3, [pc, #128]	@ (8003974 <ILI9225_SetRotation+0x94>)
 80038f4:	701a      	strb	r2, [r3, #0]
    switch (_rotation)
 80038f6:	4b1f      	ldr	r3, [pc, #124]	@ (8003974 <ILI9225_SetRotation+0x94>)
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	2b03      	cmp	r3, #3
 80038fc:	d835      	bhi.n	800396a <ILI9225_SetRotation+0x8a>
 80038fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003904 <ILI9225_SetRotation+0x24>)
 8003900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003904:	08003915 	.word	0x08003915
 8003908:	0800392b 	.word	0x0800392b
 800390c:	08003941 	.word	0x08003941
 8003910:	08003957 	.word	0x08003957
    {
        case 0: // Portrait 0
            ILI9225_WriteReg(ILI9225_DRIVER_OUTPUT_CTRL, 0x011C);
 8003914:	f44f 718e 	mov.w	r1, #284	@ 0x11c
 8003918:	2001      	movs	r0, #1
 800391a:	f7ff fdd3 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_ENTRY_MODE, 0x1030);
 800391e:	f241 0130 	movw	r1, #4144	@ 0x1030
 8003922:	2003      	movs	r0, #3
 8003924:	f7ff fdce 	bl	80034c4 <ILI9225_WriteReg>
            break;
 8003928:	e01f      	b.n	800396a <ILI9225_SetRotation+0x8a>
        case 1: // Landscape 90
            ILI9225_WriteReg(ILI9225_DRIVER_OUTPUT_CTRL, 0x021C);
 800392a:	f44f 7107 	mov.w	r1, #540	@ 0x21c
 800392e:	2001      	movs	r0, #1
 8003930:	f7ff fdc8 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_ENTRY_MODE, 0x1038);
 8003934:	f241 0138 	movw	r1, #4152	@ 0x1038
 8003938:	2003      	movs	r0, #3
 800393a:	f7ff fdc3 	bl	80034c4 <ILI9225_WriteReg>
            break;
 800393e:	e014      	b.n	800396a <ILI9225_SetRotation+0x8a>
        case 2: // Portrait 180
            ILI9225_WriteReg(ILI9225_DRIVER_OUTPUT_CTRL, 0x031C);
 8003940:	f44f 7147 	mov.w	r1, #796	@ 0x31c
 8003944:	2001      	movs	r0, #1
 8003946:	f7ff fdbd 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_ENTRY_MODE, 0x1030);
 800394a:	f241 0130 	movw	r1, #4144	@ 0x1030
 800394e:	2003      	movs	r0, #3
 8003950:	f7ff fdb8 	bl	80034c4 <ILI9225_WriteReg>
            break;
 8003954:	e009      	b.n	800396a <ILI9225_SetRotation+0x8a>
        case 3: // Landscape 270
            ILI9225_WriteReg(ILI9225_DRIVER_OUTPUT_CTRL, 0x001C);
 8003956:	211c      	movs	r1, #28
 8003958:	2001      	movs	r0, #1
 800395a:	f7ff fdb3 	bl	80034c4 <ILI9225_WriteReg>
            ILI9225_WriteReg(ILI9225_ENTRY_MODE, 0x1038);
 800395e:	f241 0138 	movw	r1, #4152	@ 0x1038
 8003962:	2003      	movs	r0, #3
 8003964:	f7ff fdae 	bl	80034c4 <ILI9225_WriteReg>
            break;
 8003968:	bf00      	nop
    }
}
 800396a:	bf00      	nop
 800396c:	3708      	adds	r7, #8
 800396e:	46bd      	mov	sp, r7
 8003970:	bd80      	pop	{r7, pc}
 8003972:	bf00      	nop
 8003974:	20000028 	.word	0x20000028

08003978 <ILI9225_FillScreen>:
}

void ILI9225_SetBrightness(uint8_t brightness) { (void)brightness; }

void ILI9225_FillScreen(uint16_t color)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b084      	sub	sp, #16
 800397c:	af02      	add	r7, sp, #8
 800397e:	4603      	mov	r3, r0
 8003980:	80fb      	strh	r3, [r7, #6]
    ILI9225_FillRect(0, 0, ILI9225_WIDTH, ILI9225_HEIGHT, color);
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	9300      	str	r3, [sp, #0]
 8003986:	23b0      	movs	r3, #176	@ 0xb0
 8003988:	22dc      	movs	r2, #220	@ 0xdc
 800398a:	2100      	movs	r1, #0
 800398c:	2000      	movs	r0, #0
 800398e:	f000 f805 	bl	800399c <ILI9225_FillRect>
}
 8003992:	bf00      	nop
 8003994:	3708      	adds	r7, #8
 8003996:	46bd      	mov	sp, r7
 8003998:	bd80      	pop	{r7, pc}
	...

0800399c <ILI9225_FillRect>:

void ILI9225_FillRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 800399c:	b590      	push	{r4, r7, lr}
 800399e:	b0a5      	sub	sp, #148	@ 0x94
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	4604      	mov	r4, r0
 80039a4:	4608      	mov	r0, r1
 80039a6:	4611      	mov	r1, r2
 80039a8:	461a      	mov	r2, r3
 80039aa:	4623      	mov	r3, r4
 80039ac:	80fb      	strh	r3, [r7, #6]
 80039ae:	4603      	mov	r3, r0
 80039b0:	80bb      	strh	r3, [r7, #4]
 80039b2:	460b      	mov	r3, r1
 80039b4:	807b      	strh	r3, [r7, #2]
 80039b6:	4613      	mov	r3, r2
 80039b8:	803b      	strh	r3, [r7, #0]
    if (x >= ILI9225_WIDTH || y >= ILI9225_HEIGHT) return;
 80039ba:	88fb      	ldrh	r3, [r7, #6]
 80039bc:	2bdb      	cmp	r3, #219	@ 0xdb
 80039be:	f200 8094 	bhi.w	8003aea <ILI9225_FillRect+0x14e>
 80039c2:	88bb      	ldrh	r3, [r7, #4]
 80039c4:	2baf      	cmp	r3, #175	@ 0xaf
 80039c6:	f200 8090 	bhi.w	8003aea <ILI9225_FillRect+0x14e>
    if (x + w > ILI9225_WIDTH) w = ILI9225_WIDTH - x;
 80039ca:	88fa      	ldrh	r2, [r7, #6]
 80039cc:	887b      	ldrh	r3, [r7, #2]
 80039ce:	4413      	add	r3, r2
 80039d0:	2bdc      	cmp	r3, #220	@ 0xdc
 80039d2:	dd03      	ble.n	80039dc <ILI9225_FillRect+0x40>
 80039d4:	88fb      	ldrh	r3, [r7, #6]
 80039d6:	f1c3 03dc 	rsb	r3, r3, #220	@ 0xdc
 80039da:	807b      	strh	r3, [r7, #2]
    if (y + h > ILI9225_HEIGHT) h = ILI9225_HEIGHT - y;
 80039dc:	88ba      	ldrh	r2, [r7, #4]
 80039de:	883b      	ldrh	r3, [r7, #0]
 80039e0:	4413      	add	r3, r2
 80039e2:	2bb0      	cmp	r3, #176	@ 0xb0
 80039e4:	dd03      	ble.n	80039ee <ILI9225_FillRect+0x52>
 80039e6:	88bb      	ldrh	r3, [r7, #4]
 80039e8:	f1c3 03b0 	rsb	r3, r3, #176	@ 0xb0
 80039ec:	803b      	strh	r3, [r7, #0]

    ILI9225_SetWindow(x, y, x + w - 1, y + h - 1);
 80039ee:	88fa      	ldrh	r2, [r7, #6]
 80039f0:	887b      	ldrh	r3, [r7, #2]
 80039f2:	4413      	add	r3, r2
 80039f4:	b29b      	uxth	r3, r3
 80039f6:	3b01      	subs	r3, #1
 80039f8:	b29c      	uxth	r4, r3
 80039fa:	88ba      	ldrh	r2, [r7, #4]
 80039fc:	883b      	ldrh	r3, [r7, #0]
 80039fe:	4413      	add	r3, r2
 8003a00:	b29b      	uxth	r3, r3
 8003a02:	3b01      	subs	r3, #1
 8003a04:	b29b      	uxth	r3, r3
 8003a06:	88b9      	ldrh	r1, [r7, #4]
 8003a08:	88f8      	ldrh	r0, [r7, #6]
 8003a0a:	4622      	mov	r2, r4
 8003a0c:	f7ff fd6e 	bl	80034ec <ILI9225_SetWindow>

    uint8_t colorH = color >> 8;
 8003a10:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8003a14:	0a1b      	lsrs	r3, r3, #8
 8003a16:	b29b      	uxth	r3, r3
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89
    uint8_t colorL = color & 0xFF;
 8003a1e:	f8b7 30a0 	ldrh.w	r3, [r7, #160]	@ 0xa0
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
    uint32_t pixels = (uint32_t)w * h;
 8003a28:	887b      	ldrh	r3, [r7, #2]
 8003a2a:	883a      	ldrh	r2, [r7, #0]
 8003a2c:	fb02 f303 	mul.w	r3, r2, r3
 8003a30:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

    CS_LOW();
 8003a34:	2200      	movs	r2, #0
 8003a36:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003a3a:	482e      	ldr	r0, [pc, #184]	@ (8003af4 <ILI9225_FillRect+0x158>)
 8003a3c:	f7fe f9c6 	bl	8001dcc <HAL_GPIO_WritePin>
    RS_HIGH();
 8003a40:	2201      	movs	r2, #1
 8003a42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003a46:	482c      	ldr	r0, [pc, #176]	@ (8003af8 <ILI9225_FillRect+0x15c>)
 8003a48:	f7fe f9c0 	bl	8001dcc <HAL_GPIO_WritePin>

    uint8_t buffer[128];
    for (uint16_t i = 0; i < 128; i += 2)
 8003a4c:	2300      	movs	r3, #0
 8003a4e:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003a52:	e015      	b.n	8003a80 <ILI9225_FillRect+0xe4>
    {
        buffer[i] = colorH;
 8003a54:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003a58:	f897 2089 	ldrb.w	r2, [r7, #137]	@ 0x89
 8003a5c:	3390      	adds	r3, #144	@ 0x90
 8003a5e:	443b      	add	r3, r7
 8003a60:	f803 2c88 	strb.w	r2, [r3, #-136]
        buffer[i + 1] = colorL;
 8003a64:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003a68:	3301      	adds	r3, #1
 8003a6a:	f897 2088 	ldrb.w	r2, [r7, #136]	@ 0x88
 8003a6e:	3390      	adds	r3, #144	@ 0x90
 8003a70:	443b      	add	r3, r7
 8003a72:	f803 2c88 	strb.w	r2, [r3, #-136]
    for (uint16_t i = 0; i < 128; i += 2)
 8003a76:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003a7a:	3302      	adds	r3, #2
 8003a7c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8003a80:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8003a84:	2b7f      	cmp	r3, #127	@ 0x7f
 8003a86:	d9e5      	bls.n	8003a54 <ILI9225_FillRect+0xb8>
    }

    while (pixels >= 64)
 8003a88:	e00c      	b.n	8003aa4 <ILI9225_FillRect+0x108>
    {
        HAL_SPI_Transmit(&ILI9225_SPI_PORT, buffer, 128, HAL_MAX_DELAY);
 8003a8a:	f107 0108 	add.w	r1, r7, #8
 8003a8e:	f04f 33ff 	mov.w	r3, #4294967295
 8003a92:	2280      	movs	r2, #128	@ 0x80
 8003a94:	4819      	ldr	r0, [pc, #100]	@ (8003afc <ILI9225_FillRect+0x160>)
 8003a96:	f7fe fe13 	bl	80026c0 <HAL_SPI_Transmit>
        pixels -= 64;
 8003a9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a9e:	3b40      	subs	r3, #64	@ 0x40
 8003aa0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    while (pixels >= 64)
 8003aa4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003aa8:	2b3f      	cmp	r3, #63	@ 0x3f
 8003aaa:	d8ee      	bhi.n	8003a8a <ILI9225_FillRect+0xee>
    }

    while (pixels--)
 8003aac:	e00f      	b.n	8003ace <ILI9225_FillRect+0x132>
    {
        HAL_SPI_Transmit(&ILI9225_SPI_PORT, &colorH, 1, HAL_MAX_DELAY);
 8003aae:	f107 0189 	add.w	r1, r7, #137	@ 0x89
 8003ab2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	4810      	ldr	r0, [pc, #64]	@ (8003afc <ILI9225_FillRect+0x160>)
 8003aba:	f7fe fe01 	bl	80026c0 <HAL_SPI_Transmit>
        HAL_SPI_Transmit(&ILI9225_SPI_PORT, &colorL, 1, HAL_MAX_DELAY);
 8003abe:	f107 0188 	add.w	r1, r7, #136	@ 0x88
 8003ac2:	f04f 33ff 	mov.w	r3, #4294967295
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	480c      	ldr	r0, [pc, #48]	@ (8003afc <ILI9225_FillRect+0x160>)
 8003aca:	f7fe fdf9 	bl	80026c0 <HAL_SPI_Transmit>
    while (pixels--)
 8003ace:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003ad2:	1e5a      	subs	r2, r3, #1
 8003ad4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d1e8      	bne.n	8003aae <ILI9225_FillRect+0x112>
    }

    CS_HIGH();
 8003adc:	2201      	movs	r2, #1
 8003ade:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003ae2:	4804      	ldr	r0, [pc, #16]	@ (8003af4 <ILI9225_FillRect+0x158>)
 8003ae4:	f7fe f972 	bl	8001dcc <HAL_GPIO_WritePin>
 8003ae8:	e000      	b.n	8003aec <ILI9225_FillRect+0x150>
    if (x >= ILI9225_WIDTH || y >= ILI9225_HEIGHT) return;
 8003aea:	bf00      	nop
}
 8003aec:	3794      	adds	r7, #148	@ 0x94
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd90      	pop	{r4, r7, pc}
 8003af2:	bf00      	nop
 8003af4:	40010c00 	.word	0x40010c00
 8003af8:	40010800 	.word	0x40010800
 8003afc:	20000270 	.word	0x20000270

08003b00 <ILI9225_DrawPixel>:

void ILI9225_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 8003b00:	b580      	push	{r7, lr}
 8003b02:	b082      	sub	sp, #8
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	80fb      	strh	r3, [r7, #6]
 8003b0a:	460b      	mov	r3, r1
 8003b0c:	80bb      	strh	r3, [r7, #4]
 8003b0e:	4613      	mov	r3, r2
 8003b10:	807b      	strh	r3, [r7, #2]
    if (x >= ILI9225_WIDTH || y >= ILI9225_HEIGHT) return;
 8003b12:	88fb      	ldrh	r3, [r7, #6]
 8003b14:	2bdb      	cmp	r3, #219	@ 0xdb
 8003b16:	d80d      	bhi.n	8003b34 <ILI9225_DrawPixel+0x34>
 8003b18:	88bb      	ldrh	r3, [r7, #4]
 8003b1a:	2baf      	cmp	r3, #175	@ 0xaf
 8003b1c:	d80a      	bhi.n	8003b34 <ILI9225_DrawPixel+0x34>
    ILI9225_SetWindow(x, y, x, y);
 8003b1e:	88bb      	ldrh	r3, [r7, #4]
 8003b20:	88fa      	ldrh	r2, [r7, #6]
 8003b22:	88b9      	ldrh	r1, [r7, #4]
 8003b24:	88f8      	ldrh	r0, [r7, #6]
 8003b26:	f7ff fce1 	bl	80034ec <ILI9225_SetWindow>
    ILI9225_WriteData(color);
 8003b2a:	887b      	ldrh	r3, [r7, #2]
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7ff fc97 	bl	8003460 <ILI9225_WriteData>
 8003b32:	e000      	b.n	8003b36 <ILI9225_DrawPixel+0x36>
    if (x >= ILI9225_WIDTH || y >= ILI9225_HEIGHT) return;
 8003b34:	bf00      	nop
}
 8003b36:	3708      	adds	r7, #8
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <ILI9225_DrawLine>:

void ILI9225_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1, uint16_t color)
{
 8003b3c:	b590      	push	{r4, r7, lr}
 8003b3e:	b087      	sub	sp, #28
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4604      	mov	r4, r0
 8003b44:	4608      	mov	r0, r1
 8003b46:	4611      	mov	r1, r2
 8003b48:	461a      	mov	r2, r3
 8003b4a:	4623      	mov	r3, r4
 8003b4c:	80fb      	strh	r3, [r7, #6]
 8003b4e:	4603      	mov	r3, r0
 8003b50:	80bb      	strh	r3, [r7, #4]
 8003b52:	460b      	mov	r3, r1
 8003b54:	807b      	strh	r3, [r7, #2]
 8003b56:	4613      	mov	r3, r2
 8003b58:	803b      	strh	r3, [r7, #0]
    int16_t steep = ABS(y1 - y0) > ABS(x1 - x0);
 8003b5a:	883a      	ldrh	r2, [r7, #0]
 8003b5c:	88bb      	ldrh	r3, [r7, #4]
 8003b5e:	1ad3      	subs	r3, r2, r3
 8003b60:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8003b64:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8003b68:	8879      	ldrh	r1, [r7, #2]
 8003b6a:	88fb      	ldrh	r3, [r7, #6]
 8003b6c:	1acb      	subs	r3, r1, r3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	bfb8      	it	lt
 8003b72:	425b      	neglt	r3, r3
 8003b74:	429a      	cmp	r2, r3
 8003b76:	bfcc      	ite	gt
 8003b78:	2301      	movgt	r3, #1
 8003b7a:	2300      	movle	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	82bb      	strh	r3, [r7, #20]
    if (steep) { uint16_t t; t = x0; x0 = y0; y0 = t; t = x1; x1 = y1; y1 = t; }
 8003b80:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00b      	beq.n	8003ba0 <ILI9225_DrawLine+0x64>
 8003b88:	88fb      	ldrh	r3, [r7, #6]
 8003b8a:	827b      	strh	r3, [r7, #18]
 8003b8c:	88bb      	ldrh	r3, [r7, #4]
 8003b8e:	80fb      	strh	r3, [r7, #6]
 8003b90:	8a7b      	ldrh	r3, [r7, #18]
 8003b92:	80bb      	strh	r3, [r7, #4]
 8003b94:	887b      	ldrh	r3, [r7, #2]
 8003b96:	827b      	strh	r3, [r7, #18]
 8003b98:	883b      	ldrh	r3, [r7, #0]
 8003b9a:	807b      	strh	r3, [r7, #2]
 8003b9c:	8a7b      	ldrh	r3, [r7, #18]
 8003b9e:	803b      	strh	r3, [r7, #0]
    if (x0 > x1) { uint16_t t; t = x0; x0 = x1; x1 = t; t = y0; y0 = y1; y1 = t; }
 8003ba0:	88fa      	ldrh	r2, [r7, #6]
 8003ba2:	887b      	ldrh	r3, [r7, #2]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d90b      	bls.n	8003bc0 <ILI9225_DrawLine+0x84>
 8003ba8:	88fb      	ldrh	r3, [r7, #6]
 8003baa:	823b      	strh	r3, [r7, #16]
 8003bac:	887b      	ldrh	r3, [r7, #2]
 8003bae:	80fb      	strh	r3, [r7, #6]
 8003bb0:	8a3b      	ldrh	r3, [r7, #16]
 8003bb2:	807b      	strh	r3, [r7, #2]
 8003bb4:	88bb      	ldrh	r3, [r7, #4]
 8003bb6:	823b      	strh	r3, [r7, #16]
 8003bb8:	883b      	ldrh	r3, [r7, #0]
 8003bba:	80bb      	strh	r3, [r7, #4]
 8003bbc:	8a3b      	ldrh	r3, [r7, #16]
 8003bbe:	803b      	strh	r3, [r7, #0]

    int16_t dx = x1 - x0;
 8003bc0:	887a      	ldrh	r2, [r7, #2]
 8003bc2:	88fb      	ldrh	r3, [r7, #6]
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	81fb      	strh	r3, [r7, #14]
    int16_t dy = ABS(y1 - y0);
 8003bca:	883a      	ldrh	r2, [r7, #0]
 8003bcc:	88bb      	ldrh	r3, [r7, #4]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	bfb8      	it	lt
 8003bd4:	425b      	neglt	r3, r3
 8003bd6:	81bb      	strh	r3, [r7, #12]
    int16_t err = dx / 2;
 8003bd8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003bdc:	0fda      	lsrs	r2, r3, #31
 8003bde:	4413      	add	r3, r2
 8003be0:	105b      	asrs	r3, r3, #1
 8003be2:	82fb      	strh	r3, [r7, #22]
    int16_t ystep = (y0 < y1) ? 1 : -1;
 8003be4:	88ba      	ldrh	r2, [r7, #4]
 8003be6:	883b      	ldrh	r3, [r7, #0]
 8003be8:	429a      	cmp	r2, r3
 8003bea:	d201      	bcs.n	8003bf0 <ILI9225_DrawLine+0xb4>
 8003bec:	2301      	movs	r3, #1
 8003bee:	e001      	b.n	8003bf4 <ILI9225_DrawLine+0xb8>
 8003bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8003bf4:	817b      	strh	r3, [r7, #10]

    for (; x0 <= x1; x0++)
 8003bf6:	e025      	b.n	8003c44 <ILI9225_DrawLine+0x108>
    {
        steep ? ILI9225_DrawPixel(y0, x0, color) : ILI9225_DrawPixel(x0, y0, color);
 8003bf8:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d006      	beq.n	8003c0e <ILI9225_DrawLine+0xd2>
 8003c00:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003c02:	88f9      	ldrh	r1, [r7, #6]
 8003c04:	88bb      	ldrh	r3, [r7, #4]
 8003c06:	4618      	mov	r0, r3
 8003c08:	f7ff ff7a 	bl	8003b00 <ILI9225_DrawPixel>
 8003c0c:	e005      	b.n	8003c1a <ILI9225_DrawLine+0xde>
 8003c0e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8003c10:	88b9      	ldrh	r1, [r7, #4]
 8003c12:	88fb      	ldrh	r3, [r7, #6]
 8003c14:	4618      	mov	r0, r3
 8003c16:	f7ff ff73 	bl	8003b00 <ILI9225_DrawPixel>
        err -= dy;
 8003c1a:	8afa      	ldrh	r2, [r7, #22]
 8003c1c:	89bb      	ldrh	r3, [r7, #12]
 8003c1e:	1ad3      	subs	r3, r2, r3
 8003c20:	b29b      	uxth	r3, r3
 8003c22:	82fb      	strh	r3, [r7, #22]
        if (err < 0) { y0 += ystep; err += dx; }
 8003c24:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	da08      	bge.n	8003c3e <ILI9225_DrawLine+0x102>
 8003c2c:	897a      	ldrh	r2, [r7, #10]
 8003c2e:	88bb      	ldrh	r3, [r7, #4]
 8003c30:	4413      	add	r3, r2
 8003c32:	80bb      	strh	r3, [r7, #4]
 8003c34:	8afa      	ldrh	r2, [r7, #22]
 8003c36:	89fb      	ldrh	r3, [r7, #14]
 8003c38:	4413      	add	r3, r2
 8003c3a:	b29b      	uxth	r3, r3
 8003c3c:	82fb      	strh	r3, [r7, #22]
    for (; x0 <= x1; x0++)
 8003c3e:	88fb      	ldrh	r3, [r7, #6]
 8003c40:	3301      	adds	r3, #1
 8003c42:	80fb      	strh	r3, [r7, #6]
 8003c44:	88fa      	ldrh	r2, [r7, #6]
 8003c46:	887b      	ldrh	r3, [r7, #2]
 8003c48:	429a      	cmp	r2, r3
 8003c4a:	d9d5      	bls.n	8003bf8 <ILI9225_DrawLine+0xbc>
    }
}
 8003c4c:	bf00      	nop
 8003c4e:	bf00      	nop
 8003c50:	371c      	adds	r7, #28
 8003c52:	46bd      	mov	sp, r7
 8003c54:	bd90      	pop	{r4, r7, pc}

08003c56 <ILI9225_DrawRect>:

void ILI9225_DrawRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color)
{
 8003c56:	b590      	push	{r4, r7, lr}
 8003c58:	b085      	sub	sp, #20
 8003c5a:	af02      	add	r7, sp, #8
 8003c5c:	4604      	mov	r4, r0
 8003c5e:	4608      	mov	r0, r1
 8003c60:	4611      	mov	r1, r2
 8003c62:	461a      	mov	r2, r3
 8003c64:	4623      	mov	r3, r4
 8003c66:	80fb      	strh	r3, [r7, #6]
 8003c68:	4603      	mov	r3, r0
 8003c6a:	80bb      	strh	r3, [r7, #4]
 8003c6c:	460b      	mov	r3, r1
 8003c6e:	807b      	strh	r3, [r7, #2]
 8003c70:	4613      	mov	r3, r2
 8003c72:	803b      	strh	r3, [r7, #0]
    ILI9225_DrawLine(x, y, x + w - 1, y, color);
 8003c74:	88fa      	ldrh	r2, [r7, #6]
 8003c76:	887b      	ldrh	r3, [r7, #2]
 8003c78:	4413      	add	r3, r2
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	3b01      	subs	r3, #1
 8003c7e:	b29a      	uxth	r2, r3
 8003c80:	88bc      	ldrh	r4, [r7, #4]
 8003c82:	88b9      	ldrh	r1, [r7, #4]
 8003c84:	88f8      	ldrh	r0, [r7, #6]
 8003c86:	8b3b      	ldrh	r3, [r7, #24]
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	4623      	mov	r3, r4
 8003c8c:	f7ff ff56 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x + w - 1, y, x + w - 1, y + h - 1, color);
 8003c90:	88fa      	ldrh	r2, [r7, #6]
 8003c92:	887b      	ldrh	r3, [r7, #2]
 8003c94:	4413      	add	r3, r2
 8003c96:	b29b      	uxth	r3, r3
 8003c98:	3b01      	subs	r3, #1
 8003c9a:	b298      	uxth	r0, r3
 8003c9c:	88fa      	ldrh	r2, [r7, #6]
 8003c9e:	887b      	ldrh	r3, [r7, #2]
 8003ca0:	4413      	add	r3, r2
 8003ca2:	b29b      	uxth	r3, r3
 8003ca4:	3b01      	subs	r3, #1
 8003ca6:	b29c      	uxth	r4, r3
 8003ca8:	88ba      	ldrh	r2, [r7, #4]
 8003caa:	883b      	ldrh	r3, [r7, #0]
 8003cac:	4413      	add	r3, r2
 8003cae:	b29b      	uxth	r3, r3
 8003cb0:	3b01      	subs	r3, #1
 8003cb2:	b29a      	uxth	r2, r3
 8003cb4:	88b9      	ldrh	r1, [r7, #4]
 8003cb6:	8b3b      	ldrh	r3, [r7, #24]
 8003cb8:	9300      	str	r3, [sp, #0]
 8003cba:	4613      	mov	r3, r2
 8003cbc:	4622      	mov	r2, r4
 8003cbe:	f7ff ff3d 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x + w - 1, y + h - 1, x, y + h - 1, color);
 8003cc2:	88fa      	ldrh	r2, [r7, #6]
 8003cc4:	887b      	ldrh	r3, [r7, #2]
 8003cc6:	4413      	add	r3, r2
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b298      	uxth	r0, r3
 8003cce:	88ba      	ldrh	r2, [r7, #4]
 8003cd0:	883b      	ldrh	r3, [r7, #0]
 8003cd2:	4413      	add	r3, r2
 8003cd4:	b29b      	uxth	r3, r3
 8003cd6:	3b01      	subs	r3, #1
 8003cd8:	b299      	uxth	r1, r3
 8003cda:	88ba      	ldrh	r2, [r7, #4]
 8003cdc:	883b      	ldrh	r3, [r7, #0]
 8003cde:	4413      	add	r3, r2
 8003ce0:	b29b      	uxth	r3, r3
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	b29c      	uxth	r4, r3
 8003ce6:	88fa      	ldrh	r2, [r7, #6]
 8003ce8:	8b3b      	ldrh	r3, [r7, #24]
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	4623      	mov	r3, r4
 8003cee:	f7ff ff25 	bl	8003b3c <ILI9225_DrawLine>
    ILI9225_DrawLine(x, y + h - 1, x, y, color);
 8003cf2:	88ba      	ldrh	r2, [r7, #4]
 8003cf4:	883b      	ldrh	r3, [r7, #0]
 8003cf6:	4413      	add	r3, r2
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	b299      	uxth	r1, r3
 8003cfe:	88bc      	ldrh	r4, [r7, #4]
 8003d00:	88fa      	ldrh	r2, [r7, #6]
 8003d02:	88f8      	ldrh	r0, [r7, #6]
 8003d04:	8b3b      	ldrh	r3, [r7, #24]
 8003d06:	9300      	str	r3, [sp, #0]
 8003d08:	4623      	mov	r3, r4
 8003d0a:	f7ff ff17 	bl	8003b3c <ILI9225_DrawLine>
}
 8003d0e:	bf00      	nop
 8003d10:	370c      	adds	r7, #12
 8003d12:	46bd      	mov	sp, r7
 8003d14:	bd90      	pop	{r4, r7, pc}

08003d16 <ILI9225_DrawCircle>:

void ILI9225_DrawCircle(uint16_t x0, uint16_t y0, uint16_t r, uint16_t color)
{
 8003d16:	b590      	push	{r4, r7, lr}
 8003d18:	b087      	sub	sp, #28
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	4604      	mov	r4, r0
 8003d1e:	4608      	mov	r0, r1
 8003d20:	4611      	mov	r1, r2
 8003d22:	461a      	mov	r2, r3
 8003d24:	4623      	mov	r3, r4
 8003d26:	80fb      	strh	r3, [r7, #6]
 8003d28:	4603      	mov	r3, r0
 8003d2a:	80bb      	strh	r3, [r7, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	807b      	strh	r3, [r7, #2]
 8003d30:	4613      	mov	r3, r2
 8003d32:	803b      	strh	r3, [r7, #0]
    int16_t f = 1 - r, ddF_x = 1, ddF_y = -2 * r, x = 0, y = r;
 8003d34:	887b      	ldrh	r3, [r7, #2]
 8003d36:	f1c3 0301 	rsb	r3, r3, #1
 8003d3a:	b29b      	uxth	r3, r3
 8003d3c:	82fb      	strh	r3, [r7, #22]
 8003d3e:	2301      	movs	r3, #1
 8003d40:	82bb      	strh	r3, [r7, #20]
 8003d42:	887b      	ldrh	r3, [r7, #2]
 8003d44:	461a      	mov	r2, r3
 8003d46:	03d2      	lsls	r2, r2, #15
 8003d48:	1ad3      	subs	r3, r2, r3
 8003d4a:	005b      	lsls	r3, r3, #1
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	827b      	strh	r3, [r7, #18]
 8003d50:	2300      	movs	r3, #0
 8003d52:	823b      	strh	r3, [r7, #16]
 8003d54:	887b      	ldrh	r3, [r7, #2]
 8003d56:	81fb      	strh	r3, [r7, #14]

    ILI9225_DrawPixel(x0, y0 + r, color);
 8003d58:	88ba      	ldrh	r2, [r7, #4]
 8003d5a:	887b      	ldrh	r3, [r7, #2]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	b299      	uxth	r1, r3
 8003d60:	883a      	ldrh	r2, [r7, #0]
 8003d62:	88fb      	ldrh	r3, [r7, #6]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f7ff fecb 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x0, y0 - r, color);
 8003d6a:	88ba      	ldrh	r2, [r7, #4]
 8003d6c:	887b      	ldrh	r3, [r7, #2]
 8003d6e:	1ad3      	subs	r3, r2, r3
 8003d70:	b299      	uxth	r1, r3
 8003d72:	883a      	ldrh	r2, [r7, #0]
 8003d74:	88fb      	ldrh	r3, [r7, #6]
 8003d76:	4618      	mov	r0, r3
 8003d78:	f7ff fec2 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x0 + r, y0, color);
 8003d7c:	88fa      	ldrh	r2, [r7, #6]
 8003d7e:	887b      	ldrh	r3, [r7, #2]
 8003d80:	4413      	add	r3, r2
 8003d82:	b29b      	uxth	r3, r3
 8003d84:	883a      	ldrh	r2, [r7, #0]
 8003d86:	88b9      	ldrh	r1, [r7, #4]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7ff feb9 	bl	8003b00 <ILI9225_DrawPixel>
    ILI9225_DrawPixel(x0 - r, y0, color);
 8003d8e:	88fa      	ldrh	r2, [r7, #6]
 8003d90:	887b      	ldrh	r3, [r7, #2]
 8003d92:	1ad3      	subs	r3, r2, r3
 8003d94:	b29b      	uxth	r3, r3
 8003d96:	883a      	ldrh	r2, [r7, #0]
 8003d98:	88b9      	ldrh	r1, [r7, #4]
 8003d9a:	4618      	mov	r0, r3
 8003d9c:	f7ff feb0 	bl	8003b00 <ILI9225_DrawPixel>

    while (x < y)
 8003da0:	e081      	b.n	8003ea6 <ILI9225_DrawCircle+0x190>
    {
        if (f >= 0) { y--; ddF_y += 2; f += ddF_y; }
 8003da2:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	db0e      	blt.n	8003dc8 <ILI9225_DrawCircle+0xb2>
 8003daa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29b      	uxth	r3, r3
 8003db4:	81fb      	strh	r3, [r7, #14]
 8003db6:	8a7b      	ldrh	r3, [r7, #18]
 8003db8:	3302      	adds	r3, #2
 8003dba:	b29b      	uxth	r3, r3
 8003dbc:	827b      	strh	r3, [r7, #18]
 8003dbe:	8afa      	ldrh	r2, [r7, #22]
 8003dc0:	8a7b      	ldrh	r3, [r7, #18]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	82fb      	strh	r3, [r7, #22]
        x++; ddF_x += 2; f += ddF_x;
 8003dc8:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003dcc:	b29b      	uxth	r3, r3
 8003dce:	3301      	adds	r3, #1
 8003dd0:	b29b      	uxth	r3, r3
 8003dd2:	823b      	strh	r3, [r7, #16]
 8003dd4:	8abb      	ldrh	r3, [r7, #20]
 8003dd6:	3302      	adds	r3, #2
 8003dd8:	b29b      	uxth	r3, r3
 8003dda:	82bb      	strh	r3, [r7, #20]
 8003ddc:	8afa      	ldrh	r2, [r7, #22]
 8003dde:	8abb      	ldrh	r3, [r7, #20]
 8003de0:	4413      	add	r3, r2
 8003de2:	b29b      	uxth	r3, r3
 8003de4:	82fb      	strh	r3, [r7, #22]

        ILI9225_DrawPixel(x0 + x, y0 + y, color);
 8003de6:	8a3a      	ldrh	r2, [r7, #16]
 8003de8:	88fb      	ldrh	r3, [r7, #6]
 8003dea:	4413      	add	r3, r2
 8003dec:	b298      	uxth	r0, r3
 8003dee:	89fa      	ldrh	r2, [r7, #14]
 8003df0:	88bb      	ldrh	r3, [r7, #4]
 8003df2:	4413      	add	r3, r2
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	883a      	ldrh	r2, [r7, #0]
 8003df8:	4619      	mov	r1, r3
 8003dfa:	f7ff fe81 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 - x, y0 + y, color);
 8003dfe:	8a3b      	ldrh	r3, [r7, #16]
 8003e00:	88fa      	ldrh	r2, [r7, #6]
 8003e02:	1ad3      	subs	r3, r2, r3
 8003e04:	b298      	uxth	r0, r3
 8003e06:	89fa      	ldrh	r2, [r7, #14]
 8003e08:	88bb      	ldrh	r3, [r7, #4]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	b29b      	uxth	r3, r3
 8003e0e:	883a      	ldrh	r2, [r7, #0]
 8003e10:	4619      	mov	r1, r3
 8003e12:	f7ff fe75 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 + x, y0 - y, color);
 8003e16:	8a3a      	ldrh	r2, [r7, #16]
 8003e18:	88fb      	ldrh	r3, [r7, #6]
 8003e1a:	4413      	add	r3, r2
 8003e1c:	b298      	uxth	r0, r3
 8003e1e:	89fb      	ldrh	r3, [r7, #14]
 8003e20:	88ba      	ldrh	r2, [r7, #4]
 8003e22:	1ad3      	subs	r3, r2, r3
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	883a      	ldrh	r2, [r7, #0]
 8003e28:	4619      	mov	r1, r3
 8003e2a:	f7ff fe69 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 - x, y0 - y, color);
 8003e2e:	8a3b      	ldrh	r3, [r7, #16]
 8003e30:	88fa      	ldrh	r2, [r7, #6]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	b298      	uxth	r0, r3
 8003e36:	89fb      	ldrh	r3, [r7, #14]
 8003e38:	88ba      	ldrh	r2, [r7, #4]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	883a      	ldrh	r2, [r7, #0]
 8003e40:	4619      	mov	r1, r3
 8003e42:	f7ff fe5d 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 + y, y0 + x, color);
 8003e46:	89fa      	ldrh	r2, [r7, #14]
 8003e48:	88fb      	ldrh	r3, [r7, #6]
 8003e4a:	4413      	add	r3, r2
 8003e4c:	b298      	uxth	r0, r3
 8003e4e:	8a3a      	ldrh	r2, [r7, #16]
 8003e50:	88bb      	ldrh	r3, [r7, #4]
 8003e52:	4413      	add	r3, r2
 8003e54:	b29b      	uxth	r3, r3
 8003e56:	883a      	ldrh	r2, [r7, #0]
 8003e58:	4619      	mov	r1, r3
 8003e5a:	f7ff fe51 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 - y, y0 + x, color);
 8003e5e:	89fb      	ldrh	r3, [r7, #14]
 8003e60:	88fa      	ldrh	r2, [r7, #6]
 8003e62:	1ad3      	subs	r3, r2, r3
 8003e64:	b298      	uxth	r0, r3
 8003e66:	8a3a      	ldrh	r2, [r7, #16]
 8003e68:	88bb      	ldrh	r3, [r7, #4]
 8003e6a:	4413      	add	r3, r2
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	883a      	ldrh	r2, [r7, #0]
 8003e70:	4619      	mov	r1, r3
 8003e72:	f7ff fe45 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 + y, y0 - x, color);
 8003e76:	89fa      	ldrh	r2, [r7, #14]
 8003e78:	88fb      	ldrh	r3, [r7, #6]
 8003e7a:	4413      	add	r3, r2
 8003e7c:	b298      	uxth	r0, r3
 8003e7e:	8a3b      	ldrh	r3, [r7, #16]
 8003e80:	88ba      	ldrh	r2, [r7, #4]
 8003e82:	1ad3      	subs	r3, r2, r3
 8003e84:	b29b      	uxth	r3, r3
 8003e86:	883a      	ldrh	r2, [r7, #0]
 8003e88:	4619      	mov	r1, r3
 8003e8a:	f7ff fe39 	bl	8003b00 <ILI9225_DrawPixel>
        ILI9225_DrawPixel(x0 - y, y0 - x, color);
 8003e8e:	89fb      	ldrh	r3, [r7, #14]
 8003e90:	88fa      	ldrh	r2, [r7, #6]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	b298      	uxth	r0, r3
 8003e96:	8a3b      	ldrh	r3, [r7, #16]
 8003e98:	88ba      	ldrh	r2, [r7, #4]
 8003e9a:	1ad3      	subs	r3, r2, r3
 8003e9c:	b29b      	uxth	r3, r3
 8003e9e:	883a      	ldrh	r2, [r7, #0]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	f7ff fe2d 	bl	8003b00 <ILI9225_DrawPixel>
    while (x < y)
 8003ea6:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8003eaa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	f6ff af77 	blt.w	8003da2 <ILI9225_DrawCircle+0x8c>
    }
}
 8003eb4:	bf00      	nop
 8003eb6:	bf00      	nop
 8003eb8:	371c      	adds	r7, #28
 8003eba:	46bd      	mov	sp, r7
 8003ebc:	bd90      	pop	{r4, r7, pc}

08003ebe <ILI9225_FillCircle>:

void ILI9225_FillCircle(uint16_t x0, uint16_t y0, uint16_t r, uint16_t color)
{
 8003ebe:	b590      	push	{r4, r7, lr}
 8003ec0:	b085      	sub	sp, #20
 8003ec2:	af00      	add	r7, sp, #0
 8003ec4:	4604      	mov	r4, r0
 8003ec6:	4608      	mov	r0, r1
 8003ec8:	4611      	mov	r1, r2
 8003eca:	461a      	mov	r2, r3
 8003ecc:	4623      	mov	r3, r4
 8003ece:	80fb      	strh	r3, [r7, #6]
 8003ed0:	4603      	mov	r3, r0
 8003ed2:	80bb      	strh	r3, [r7, #4]
 8003ed4:	460b      	mov	r3, r1
 8003ed6:	807b      	strh	r3, [r7, #2]
 8003ed8:	4613      	mov	r3, r2
 8003eda:	803b      	strh	r3, [r7, #0]
    if (r == 0) return;
 8003edc:	887b      	ldrh	r3, [r7, #2]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	f000 8089 	beq.w	8003ff6 <ILI9225_FillCircle+0x138>
    int16_t x = 0, y = r, d = 3 - 2 * r;
 8003ee4:	2300      	movs	r3, #0
 8003ee6:	81fb      	strh	r3, [r7, #14]
 8003ee8:	887b      	ldrh	r3, [r7, #2]
 8003eea:	81bb      	strh	r3, [r7, #12]
 8003eec:	887b      	ldrh	r3, [r7, #2]
 8003eee:	005b      	lsls	r3, r3, #1
 8003ef0:	b29b      	uxth	r3, r3
 8003ef2:	f1c3 0303 	rsb	r3, r3, #3
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	817b      	strh	r3, [r7, #10]

    while (y >= x)
 8003efa:	e075      	b.n	8003fe8 <ILI9225_FillCircle+0x12a>
    {
        ILI9225_DrawHorizontalLine(x0 - x, x0 + x, y0 + y, color);
 8003efc:	89fb      	ldrh	r3, [r7, #14]
 8003efe:	88fa      	ldrh	r2, [r7, #6]
 8003f00:	1ad3      	subs	r3, r2, r3
 8003f02:	b29b      	uxth	r3, r3
 8003f04:	b218      	sxth	r0, r3
 8003f06:	89fa      	ldrh	r2, [r7, #14]
 8003f08:	88fb      	ldrh	r3, [r7, #6]
 8003f0a:	4413      	add	r3, r2
 8003f0c:	b29b      	uxth	r3, r3
 8003f0e:	b219      	sxth	r1, r3
 8003f10:	89ba      	ldrh	r2, [r7, #12]
 8003f12:	88bb      	ldrh	r3, [r7, #4]
 8003f14:	4413      	add	r3, r2
 8003f16:	b29b      	uxth	r3, r3
 8003f18:	b21a      	sxth	r2, r3
 8003f1a:	883b      	ldrh	r3, [r7, #0]
 8003f1c:	f7ff fbc8 	bl	80036b0 <ILI9225_DrawHorizontalLine>
        ILI9225_DrawHorizontalLine(x0 - x, x0 + x, y0 - y, color);
 8003f20:	89fb      	ldrh	r3, [r7, #14]
 8003f22:	88fa      	ldrh	r2, [r7, #6]
 8003f24:	1ad3      	subs	r3, r2, r3
 8003f26:	b29b      	uxth	r3, r3
 8003f28:	b218      	sxth	r0, r3
 8003f2a:	89fa      	ldrh	r2, [r7, #14]
 8003f2c:	88fb      	ldrh	r3, [r7, #6]
 8003f2e:	4413      	add	r3, r2
 8003f30:	b29b      	uxth	r3, r3
 8003f32:	b219      	sxth	r1, r3
 8003f34:	89bb      	ldrh	r3, [r7, #12]
 8003f36:	88ba      	ldrh	r2, [r7, #4]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	b29b      	uxth	r3, r3
 8003f3c:	b21a      	sxth	r2, r3
 8003f3e:	883b      	ldrh	r3, [r7, #0]
 8003f40:	f7ff fbb6 	bl	80036b0 <ILI9225_DrawHorizontalLine>
        if (x != y)
 8003f44:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003f48:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003f4c:	429a      	cmp	r2, r3
 8003f4e:	d023      	beq.n	8003f98 <ILI9225_FillCircle+0xda>
        {
            ILI9225_DrawHorizontalLine(x0 - y, x0 + y, y0 + x, color);
 8003f50:	89bb      	ldrh	r3, [r7, #12]
 8003f52:	88fa      	ldrh	r2, [r7, #6]
 8003f54:	1ad3      	subs	r3, r2, r3
 8003f56:	b29b      	uxth	r3, r3
 8003f58:	b218      	sxth	r0, r3
 8003f5a:	89ba      	ldrh	r2, [r7, #12]
 8003f5c:	88fb      	ldrh	r3, [r7, #6]
 8003f5e:	4413      	add	r3, r2
 8003f60:	b29b      	uxth	r3, r3
 8003f62:	b219      	sxth	r1, r3
 8003f64:	89fa      	ldrh	r2, [r7, #14]
 8003f66:	88bb      	ldrh	r3, [r7, #4]
 8003f68:	4413      	add	r3, r2
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	b21a      	sxth	r2, r3
 8003f6e:	883b      	ldrh	r3, [r7, #0]
 8003f70:	f7ff fb9e 	bl	80036b0 <ILI9225_DrawHorizontalLine>
            ILI9225_DrawHorizontalLine(x0 - y, x0 + y, y0 - x, color);
 8003f74:	89bb      	ldrh	r3, [r7, #12]
 8003f76:	88fa      	ldrh	r2, [r7, #6]
 8003f78:	1ad3      	subs	r3, r2, r3
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	b218      	sxth	r0, r3
 8003f7e:	89ba      	ldrh	r2, [r7, #12]
 8003f80:	88fb      	ldrh	r3, [r7, #6]
 8003f82:	4413      	add	r3, r2
 8003f84:	b29b      	uxth	r3, r3
 8003f86:	b219      	sxth	r1, r3
 8003f88:	89fb      	ldrh	r3, [r7, #14]
 8003f8a:	88ba      	ldrh	r2, [r7, #4]
 8003f8c:	1ad3      	subs	r3, r2, r3
 8003f8e:	b29b      	uxth	r3, r3
 8003f90:	b21a      	sxth	r2, r3
 8003f92:	883b      	ldrh	r3, [r7, #0]
 8003f94:	f7ff fb8c 	bl	80036b0 <ILI9225_DrawHorizontalLine>
        }
        d < 0 ? (d = d + 4 * x + 6) : (d = d + 4 * (x - y) + 10, y--);
 8003f98:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	da09      	bge.n	8003fb4 <ILI9225_FillCircle+0xf6>
 8003fa0:	89fb      	ldrh	r3, [r7, #14]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	b29a      	uxth	r2, r3
 8003fa6:	897b      	ldrh	r3, [r7, #10]
 8003fa8:	4413      	add	r3, r2
 8003faa:	b29b      	uxth	r3, r3
 8003fac:	3306      	adds	r3, #6
 8003fae:	b29b      	uxth	r3, r3
 8003fb0:	817b      	strh	r3, [r7, #10]
 8003fb2:	e013      	b.n	8003fdc <ILI9225_FillCircle+0x11e>
 8003fb4:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8003fb8:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003fbc:	1ad3      	subs	r3, r2, r3
 8003fbe:	b29b      	uxth	r3, r3
 8003fc0:	009b      	lsls	r3, r3, #2
 8003fc2:	b29a      	uxth	r2, r3
 8003fc4:	897b      	ldrh	r3, [r7, #10]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	b29b      	uxth	r3, r3
 8003fca:	330a      	adds	r3, #10
 8003fcc:	b29b      	uxth	r3, r3
 8003fce:	817b      	strh	r3, [r7, #10]
 8003fd0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	3b01      	subs	r3, #1
 8003fd8:	b29b      	uxth	r3, r3
 8003fda:	81bb      	strh	r3, [r7, #12]
        x++;
 8003fdc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003fe0:	b29b      	uxth	r3, r3
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	b29b      	uxth	r3, r3
 8003fe6:	81fb      	strh	r3, [r7, #14]
    while (y >= x)
 8003fe8:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8003fec:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003ff0:	429a      	cmp	r2, r3
 8003ff2:	da83      	bge.n	8003efc <ILI9225_FillCircle+0x3e>
 8003ff4:	e000      	b.n	8003ff8 <ILI9225_FillCircle+0x13a>
    if (r == 0) return;
 8003ff6:	bf00      	nop
    }
}
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd90      	pop	{r4, r7, pc}
	...

08004000 <ILI9225_WriteChar>:
}

#ifdef ILI9225_USE_FONTS
void ILI9225_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font,
                       uint16_t color, uint16_t bgcolor)
{
 8004000:	b082      	sub	sp, #8
 8004002:	b580      	push	{r7, lr}
 8004004:	b086      	sub	sp, #24
 8004006:	af00      	add	r7, sp, #0
 8004008:	627b      	str	r3, [r7, #36]	@ 0x24
 800400a:	4603      	mov	r3, r0
 800400c:	80fb      	strh	r3, [r7, #6]
 800400e:	460b      	mov	r3, r1
 8004010:	80bb      	strh	r3, [r7, #4]
 8004012:	4613      	mov	r3, r2
 8004014:	70fb      	strb	r3, [r7, #3]
    if (x + font.width > ILI9225_WIDTH || y + font.height > ILI9225_HEIGHT) return;
 8004016:	88fb      	ldrh	r3, [r7, #6]
 8004018:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800401c:	4413      	add	r3, r2
 800401e:	2bdc      	cmp	r3, #220	@ 0xdc
 8004020:	dc6e      	bgt.n	8004100 <ILI9225_WriteChar+0x100>
 8004022:	88bb      	ldrh	r3, [r7, #4]
 8004024:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8004028:	4413      	add	r3, r2
 800402a:	2bb0      	cmp	r3, #176	@ 0xb0
 800402c:	dc68      	bgt.n	8004100 <ILI9225_WriteChar+0x100>
    ILI9225_SetWindow(x, y, x + font.width - 1, y + font.height - 1);
 800402e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004032:	461a      	mov	r2, r3
 8004034:	88fb      	ldrh	r3, [r7, #6]
 8004036:	4413      	add	r3, r2
 8004038:	b29b      	uxth	r3, r3
 800403a:	3b01      	subs	r3, #1
 800403c:	b29a      	uxth	r2, r3
 800403e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8004042:	4619      	mov	r1, r3
 8004044:	88bb      	ldrh	r3, [r7, #4]
 8004046:	440b      	add	r3, r1
 8004048:	b29b      	uxth	r3, r3
 800404a:	3b01      	subs	r3, #1
 800404c:	b29b      	uxth	r3, r3
 800404e:	88b9      	ldrh	r1, [r7, #4]
 8004050:	88f8      	ldrh	r0, [r7, #6]
 8004052:	f7ff fa4b 	bl	80034ec <ILI9225_SetWindow>

    CS_LOW();
 8004056:	2200      	movs	r2, #0
 8004058:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800405c:	482c      	ldr	r0, [pc, #176]	@ (8004110 <ILI9225_WriteChar+0x110>)
 800405e:	f7fd feb5 	bl	8001dcc <HAL_GPIO_WritePin>
    RS_HIGH();
 8004062:	2201      	movs	r2, #1
 8004064:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8004068:	482a      	ldr	r0, [pc, #168]	@ (8004114 <ILI9225_WriteChar+0x114>)
 800406a:	f7fd feaf 	bl	8001dcc <HAL_GPIO_WritePin>

    for (uint16_t i = 0; i < font.height; i++)
 800406e:	2300      	movs	r3, #0
 8004070:	82fb      	strh	r3, [r7, #22]
 8004072:	e038      	b.n	80040e6 <ILI9225_WriteChar+0xe6>
    {
        uint16_t line = font.data[(ch - 32) * font.height + i];
 8004074:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	3b20      	subs	r3, #32
 800407a:	f897 1025 	ldrb.w	r1, [r7, #37]	@ 0x25
 800407e:	fb03 f101 	mul.w	r1, r3, r1
 8004082:	8afb      	ldrh	r3, [r7, #22]
 8004084:	440b      	add	r3, r1
 8004086:	005b      	lsls	r3, r3, #1
 8004088:	4413      	add	r3, r2
 800408a:	881b      	ldrh	r3, [r3, #0]
 800408c:	827b      	strh	r3, [r7, #18]
        for (uint16_t j = 0; j < font.width; j++)
 800408e:	2300      	movs	r3, #0
 8004090:	82bb      	strh	r3, [r7, #20]
 8004092:	e01f      	b.n	80040d4 <ILI9225_WriteChar+0xd4>
        {
            uint16_t pixel_color = (line & (0x8000 >> j)) ? color : bgcolor;
 8004094:	8a7a      	ldrh	r2, [r7, #18]
 8004096:	8abb      	ldrh	r3, [r7, #20]
 8004098:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800409c:	fa41 f303 	asr.w	r3, r1, r3
 80040a0:	4013      	ands	r3, r2
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d001      	beq.n	80040aa <ILI9225_WriteChar+0xaa>
 80040a6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80040a8:	e000      	b.n	80040ac <ILI9225_WriteChar+0xac>
 80040aa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80040ac:	823b      	strh	r3, [r7, #16]
            uint8_t data[] = {pixel_color >> 8, pixel_color & 0xFF};
 80040ae:	8a3b      	ldrh	r3, [r7, #16]
 80040b0:	0a1b      	lsrs	r3, r3, #8
 80040b2:	b29b      	uxth	r3, r3
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	733b      	strb	r3, [r7, #12]
 80040b8:	8a3b      	ldrh	r3, [r7, #16]
 80040ba:	b2db      	uxtb	r3, r3
 80040bc:	737b      	strb	r3, [r7, #13]
            HAL_SPI_Transmit(&ILI9225_SPI_PORT, data, 2, HAL_MAX_DELAY);
 80040be:	f107 010c 	add.w	r1, r7, #12
 80040c2:	f04f 33ff 	mov.w	r3, #4294967295
 80040c6:	2202      	movs	r2, #2
 80040c8:	4813      	ldr	r0, [pc, #76]	@ (8004118 <ILI9225_WriteChar+0x118>)
 80040ca:	f7fe faf9 	bl	80026c0 <HAL_SPI_Transmit>
        for (uint16_t j = 0; j < font.width; j++)
 80040ce:	8abb      	ldrh	r3, [r7, #20]
 80040d0:	3301      	adds	r3, #1
 80040d2:	82bb      	strh	r3, [r7, #20]
 80040d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040d8:	461a      	mov	r2, r3
 80040da:	8abb      	ldrh	r3, [r7, #20]
 80040dc:	4293      	cmp	r3, r2
 80040de:	d3d9      	bcc.n	8004094 <ILI9225_WriteChar+0x94>
    for (uint16_t i = 0; i < font.height; i++)
 80040e0:	8afb      	ldrh	r3, [r7, #22]
 80040e2:	3301      	adds	r3, #1
 80040e4:	82fb      	strh	r3, [r7, #22]
 80040e6:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80040ea:	461a      	mov	r2, r3
 80040ec:	8afb      	ldrh	r3, [r7, #22]
 80040ee:	4293      	cmp	r3, r2
 80040f0:	d3c0      	bcc.n	8004074 <ILI9225_WriteChar+0x74>
        }
    }
    CS_HIGH();
 80040f2:	2201      	movs	r2, #1
 80040f4:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80040f8:	4805      	ldr	r0, [pc, #20]	@ (8004110 <ILI9225_WriteChar+0x110>)
 80040fa:	f7fd fe67 	bl	8001dcc <HAL_GPIO_WritePin>
 80040fe:	e000      	b.n	8004102 <ILI9225_WriteChar+0x102>
    if (x + font.width > ILI9225_WIDTH || y + font.height > ILI9225_HEIGHT) return;
 8004100:	bf00      	nop
}
 8004102:	3718      	adds	r7, #24
 8004104:	46bd      	mov	sp, r7
 8004106:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800410a:	b002      	add	sp, #8
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	40010c00 	.word	0x40010c00
 8004114:	40010800 	.word	0x40010800
 8004118:	20000270 	.word	0x20000270

0800411c <ILI9225_WriteString>:

void ILI9225_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font,
                         uint16_t color, uint16_t bgcolor)
{
 800411c:	b082      	sub	sp, #8
 800411e:	b580      	push	{r7, lr}
 8004120:	b086      	sub	sp, #24
 8004122:	af04      	add	r7, sp, #16
 8004124:	603a      	str	r2, [r7, #0]
 8004126:	617b      	str	r3, [r7, #20]
 8004128:	4603      	mov	r3, r0
 800412a:	80fb      	strh	r3, [r7, #6]
 800412c:	460b      	mov	r3, r1
 800412e:	80bb      	strh	r3, [r7, #4]
    while (*str)
 8004130:	e02d      	b.n	800418e <ILI9225_WriteString+0x72>
    {
        if (x + font.width > ILI9225_WIDTH)
 8004132:	88fb      	ldrh	r3, [r7, #6]
 8004134:	7d3a      	ldrb	r2, [r7, #20]
 8004136:	4413      	add	r3, r2
 8004138:	2bdc      	cmp	r3, #220	@ 0xdc
 800413a:	dd13      	ble.n	8004164 <ILI9225_WriteString+0x48>
        {
            x = 0;
 800413c:	2300      	movs	r3, #0
 800413e:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8004140:	7d7b      	ldrb	r3, [r7, #21]
 8004142:	461a      	mov	r2, r3
 8004144:	88bb      	ldrh	r3, [r7, #4]
 8004146:	4413      	add	r3, r2
 8004148:	80bb      	strh	r3, [r7, #4]
            if (y + font.height > ILI9225_HEIGHT) break;
 800414a:	88bb      	ldrh	r3, [r7, #4]
 800414c:	7d7a      	ldrb	r2, [r7, #21]
 800414e:	4413      	add	r3, r2
 8004150:	2bb0      	cmp	r3, #176	@ 0xb0
 8004152:	dc21      	bgt.n	8004198 <ILI9225_WriteString+0x7c>
            if (*str == ' ') { str++; continue; }
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	2b20      	cmp	r3, #32
 800415a:	d103      	bne.n	8004164 <ILI9225_WriteString+0x48>
 800415c:	683b      	ldr	r3, [r7, #0]
 800415e:	3301      	adds	r3, #1
 8004160:	603b      	str	r3, [r7, #0]
 8004162:	e014      	b.n	800418e <ILI9225_WriteString+0x72>
        }
        ILI9225_WriteChar(x, y, *str, font, color, bgcolor);
 8004164:	683b      	ldr	r3, [r7, #0]
 8004166:	781a      	ldrb	r2, [r3, #0]
 8004168:	88b9      	ldrh	r1, [r7, #4]
 800416a:	88f8      	ldrh	r0, [r7, #6]
 800416c:	8c3b      	ldrh	r3, [r7, #32]
 800416e:	9302      	str	r3, [sp, #8]
 8004170:	8bbb      	ldrh	r3, [r7, #28]
 8004172:	9301      	str	r3, [sp, #4]
 8004174:	69bb      	ldr	r3, [r7, #24]
 8004176:	9300      	str	r3, [sp, #0]
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	f7ff ff41 	bl	8004000 <ILI9225_WriteChar>
        x += font.width;
 800417e:	7d3b      	ldrb	r3, [r7, #20]
 8004180:	461a      	mov	r2, r3
 8004182:	88fb      	ldrh	r3, [r7, #6]
 8004184:	4413      	add	r3, r2
 8004186:	80fb      	strh	r3, [r7, #6]
        str++;
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	3301      	adds	r3, #1
 800418c:	603b      	str	r3, [r7, #0]
    while (*str)
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1cd      	bne.n	8004132 <ILI9225_WriteString+0x16>
    }
}
 8004196:	e000      	b.n	800419a <ILI9225_WriteString+0x7e>
            if (y + font.height > ILI9225_HEIGHT) break;
 8004198:	bf00      	nop
}
 800419a:	bf00      	nop
 800419c:	3708      	adds	r7, #8
 800419e:	46bd      	mov	sp, r7
 80041a0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80041a4:	b002      	add	sp, #8
 80041a6:	4770      	bx	lr

080041a8 <__cvt>:
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80041ae:	461d      	mov	r5, r3
 80041b0:	bfbb      	ittet	lt
 80041b2:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80041b6:	461d      	movlt	r5, r3
 80041b8:	2300      	movge	r3, #0
 80041ba:	232d      	movlt	r3, #45	@ 0x2d
 80041bc:	b088      	sub	sp, #32
 80041be:	4614      	mov	r4, r2
 80041c0:	bfb8      	it	lt
 80041c2:	4614      	movlt	r4, r2
 80041c4:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80041c6:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80041c8:	7013      	strb	r3, [r2, #0]
 80041ca:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80041cc:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80041d0:	f023 0820 	bic.w	r8, r3, #32
 80041d4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80041d8:	d005      	beq.n	80041e6 <__cvt+0x3e>
 80041da:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80041de:	d100      	bne.n	80041e2 <__cvt+0x3a>
 80041e0:	3601      	adds	r6, #1
 80041e2:	2302      	movs	r3, #2
 80041e4:	e000      	b.n	80041e8 <__cvt+0x40>
 80041e6:	2303      	movs	r3, #3
 80041e8:	aa07      	add	r2, sp, #28
 80041ea:	9204      	str	r2, [sp, #16]
 80041ec:	aa06      	add	r2, sp, #24
 80041ee:	e9cd a202 	strd	sl, r2, [sp, #8]
 80041f2:	e9cd 3600 	strd	r3, r6, [sp]
 80041f6:	4622      	mov	r2, r4
 80041f8:	462b      	mov	r3, r5
 80041fa:	f001 fa8d 	bl	8005718 <_dtoa_r>
 80041fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004202:	4607      	mov	r7, r0
 8004204:	d119      	bne.n	800423a <__cvt+0x92>
 8004206:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8004208:	07db      	lsls	r3, r3, #31
 800420a:	d50e      	bpl.n	800422a <__cvt+0x82>
 800420c:	eb00 0906 	add.w	r9, r0, r6
 8004210:	2200      	movs	r2, #0
 8004212:	2300      	movs	r3, #0
 8004214:	4620      	mov	r0, r4
 8004216:	4629      	mov	r1, r5
 8004218:	f7fc fbd0 	bl	80009bc <__aeabi_dcmpeq>
 800421c:	b108      	cbz	r0, 8004222 <__cvt+0x7a>
 800421e:	f8cd 901c 	str.w	r9, [sp, #28]
 8004222:	2230      	movs	r2, #48	@ 0x30
 8004224:	9b07      	ldr	r3, [sp, #28]
 8004226:	454b      	cmp	r3, r9
 8004228:	d31e      	bcc.n	8004268 <__cvt+0xc0>
 800422a:	4638      	mov	r0, r7
 800422c:	9b07      	ldr	r3, [sp, #28]
 800422e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8004230:	1bdb      	subs	r3, r3, r7
 8004232:	6013      	str	r3, [r2, #0]
 8004234:	b008      	add	sp, #32
 8004236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800423a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800423e:	eb00 0906 	add.w	r9, r0, r6
 8004242:	d1e5      	bne.n	8004210 <__cvt+0x68>
 8004244:	7803      	ldrb	r3, [r0, #0]
 8004246:	2b30      	cmp	r3, #48	@ 0x30
 8004248:	d10a      	bne.n	8004260 <__cvt+0xb8>
 800424a:	2200      	movs	r2, #0
 800424c:	2300      	movs	r3, #0
 800424e:	4620      	mov	r0, r4
 8004250:	4629      	mov	r1, r5
 8004252:	f7fc fbb3 	bl	80009bc <__aeabi_dcmpeq>
 8004256:	b918      	cbnz	r0, 8004260 <__cvt+0xb8>
 8004258:	f1c6 0601 	rsb	r6, r6, #1
 800425c:	f8ca 6000 	str.w	r6, [sl]
 8004260:	f8da 3000 	ldr.w	r3, [sl]
 8004264:	4499      	add	r9, r3
 8004266:	e7d3      	b.n	8004210 <__cvt+0x68>
 8004268:	1c59      	adds	r1, r3, #1
 800426a:	9107      	str	r1, [sp, #28]
 800426c:	701a      	strb	r2, [r3, #0]
 800426e:	e7d9      	b.n	8004224 <__cvt+0x7c>

08004270 <__exponent>:
 8004270:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004272:	2900      	cmp	r1, #0
 8004274:	bfb6      	itet	lt
 8004276:	232d      	movlt	r3, #45	@ 0x2d
 8004278:	232b      	movge	r3, #43	@ 0x2b
 800427a:	4249      	neglt	r1, r1
 800427c:	2909      	cmp	r1, #9
 800427e:	7002      	strb	r2, [r0, #0]
 8004280:	7043      	strb	r3, [r0, #1]
 8004282:	dd29      	ble.n	80042d8 <__exponent+0x68>
 8004284:	f10d 0307 	add.w	r3, sp, #7
 8004288:	461d      	mov	r5, r3
 800428a:	270a      	movs	r7, #10
 800428c:	fbb1 f6f7 	udiv	r6, r1, r7
 8004290:	461a      	mov	r2, r3
 8004292:	fb07 1416 	mls	r4, r7, r6, r1
 8004296:	3430      	adds	r4, #48	@ 0x30
 8004298:	f802 4c01 	strb.w	r4, [r2, #-1]
 800429c:	460c      	mov	r4, r1
 800429e:	2c63      	cmp	r4, #99	@ 0x63
 80042a0:	4631      	mov	r1, r6
 80042a2:	f103 33ff 	add.w	r3, r3, #4294967295
 80042a6:	dcf1      	bgt.n	800428c <__exponent+0x1c>
 80042a8:	3130      	adds	r1, #48	@ 0x30
 80042aa:	1e94      	subs	r4, r2, #2
 80042ac:	f803 1c01 	strb.w	r1, [r3, #-1]
 80042b0:	4623      	mov	r3, r4
 80042b2:	1c41      	adds	r1, r0, #1
 80042b4:	42ab      	cmp	r3, r5
 80042b6:	d30a      	bcc.n	80042ce <__exponent+0x5e>
 80042b8:	f10d 0309 	add.w	r3, sp, #9
 80042bc:	1a9b      	subs	r3, r3, r2
 80042be:	42ac      	cmp	r4, r5
 80042c0:	bf88      	it	hi
 80042c2:	2300      	movhi	r3, #0
 80042c4:	3302      	adds	r3, #2
 80042c6:	4403      	add	r3, r0
 80042c8:	1a18      	subs	r0, r3, r0
 80042ca:	b003      	add	sp, #12
 80042cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80042ce:	f813 6b01 	ldrb.w	r6, [r3], #1
 80042d2:	f801 6f01 	strb.w	r6, [r1, #1]!
 80042d6:	e7ed      	b.n	80042b4 <__exponent+0x44>
 80042d8:	2330      	movs	r3, #48	@ 0x30
 80042da:	3130      	adds	r1, #48	@ 0x30
 80042dc:	7083      	strb	r3, [r0, #2]
 80042de:	70c1      	strb	r1, [r0, #3]
 80042e0:	1d03      	adds	r3, r0, #4
 80042e2:	e7f1      	b.n	80042c8 <__exponent+0x58>

080042e4 <_printf_float>:
 80042e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80042e8:	b091      	sub	sp, #68	@ 0x44
 80042ea:	460c      	mov	r4, r1
 80042ec:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80042f0:	4616      	mov	r6, r2
 80042f2:	461f      	mov	r7, r3
 80042f4:	4605      	mov	r5, r0
 80042f6:	f001 f8d9 	bl	80054ac <_localeconv_r>
 80042fa:	6803      	ldr	r3, [r0, #0]
 80042fc:	4618      	mov	r0, r3
 80042fe:	9308      	str	r3, [sp, #32]
 8004300:	f7fb ff30 	bl	8000164 <strlen>
 8004304:	2300      	movs	r3, #0
 8004306:	930e      	str	r3, [sp, #56]	@ 0x38
 8004308:	f8d8 3000 	ldr.w	r3, [r8]
 800430c:	9009      	str	r0, [sp, #36]	@ 0x24
 800430e:	3307      	adds	r3, #7
 8004310:	f023 0307 	bic.w	r3, r3, #7
 8004314:	f103 0208 	add.w	r2, r3, #8
 8004318:	f894 a018 	ldrb.w	sl, [r4, #24]
 800431c:	f8d4 b000 	ldr.w	fp, [r4]
 8004320:	f8c8 2000 	str.w	r2, [r8]
 8004324:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004328:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800432c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800432e:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8004332:	f04f 32ff 	mov.w	r2, #4294967295
 8004336:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800433a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800433e:	4b9c      	ldr	r3, [pc, #624]	@ (80045b0 <_printf_float+0x2cc>)
 8004340:	f7fc fb6e 	bl	8000a20 <__aeabi_dcmpun>
 8004344:	bb70      	cbnz	r0, 80043a4 <_printf_float+0xc0>
 8004346:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800434a:	f04f 32ff 	mov.w	r2, #4294967295
 800434e:	4b98      	ldr	r3, [pc, #608]	@ (80045b0 <_printf_float+0x2cc>)
 8004350:	f7fc fb48 	bl	80009e4 <__aeabi_dcmple>
 8004354:	bb30      	cbnz	r0, 80043a4 <_printf_float+0xc0>
 8004356:	2200      	movs	r2, #0
 8004358:	2300      	movs	r3, #0
 800435a:	4640      	mov	r0, r8
 800435c:	4649      	mov	r1, r9
 800435e:	f7fc fb37 	bl	80009d0 <__aeabi_dcmplt>
 8004362:	b110      	cbz	r0, 800436a <_printf_float+0x86>
 8004364:	232d      	movs	r3, #45	@ 0x2d
 8004366:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800436a:	4a92      	ldr	r2, [pc, #584]	@ (80045b4 <_printf_float+0x2d0>)
 800436c:	4b92      	ldr	r3, [pc, #584]	@ (80045b8 <_printf_float+0x2d4>)
 800436e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004372:	bf8c      	ite	hi
 8004374:	4690      	movhi	r8, r2
 8004376:	4698      	movls	r8, r3
 8004378:	2303      	movs	r3, #3
 800437a:	f04f 0900 	mov.w	r9, #0
 800437e:	6123      	str	r3, [r4, #16]
 8004380:	f02b 0304 	bic.w	r3, fp, #4
 8004384:	6023      	str	r3, [r4, #0]
 8004386:	4633      	mov	r3, r6
 8004388:	4621      	mov	r1, r4
 800438a:	4628      	mov	r0, r5
 800438c:	9700      	str	r7, [sp, #0]
 800438e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8004390:	f000 f9d4 	bl	800473c <_printf_common>
 8004394:	3001      	adds	r0, #1
 8004396:	f040 8090 	bne.w	80044ba <_printf_float+0x1d6>
 800439a:	f04f 30ff 	mov.w	r0, #4294967295
 800439e:	b011      	add	sp, #68	@ 0x44
 80043a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80043a4:	4642      	mov	r2, r8
 80043a6:	464b      	mov	r3, r9
 80043a8:	4640      	mov	r0, r8
 80043aa:	4649      	mov	r1, r9
 80043ac:	f7fc fb38 	bl	8000a20 <__aeabi_dcmpun>
 80043b0:	b148      	cbz	r0, 80043c6 <_printf_float+0xe2>
 80043b2:	464b      	mov	r3, r9
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	bfb8      	it	lt
 80043b8:	232d      	movlt	r3, #45	@ 0x2d
 80043ba:	4a80      	ldr	r2, [pc, #512]	@ (80045bc <_printf_float+0x2d8>)
 80043bc:	bfb8      	it	lt
 80043be:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80043c2:	4b7f      	ldr	r3, [pc, #508]	@ (80045c0 <_printf_float+0x2dc>)
 80043c4:	e7d3      	b.n	800436e <_printf_float+0x8a>
 80043c6:	6863      	ldr	r3, [r4, #4]
 80043c8:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80043cc:	1c5a      	adds	r2, r3, #1
 80043ce:	d13f      	bne.n	8004450 <_printf_float+0x16c>
 80043d0:	2306      	movs	r3, #6
 80043d2:	6063      	str	r3, [r4, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80043da:	6023      	str	r3, [r4, #0]
 80043dc:	9206      	str	r2, [sp, #24]
 80043de:	aa0e      	add	r2, sp, #56	@ 0x38
 80043e0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80043e4:	aa0d      	add	r2, sp, #52	@ 0x34
 80043e6:	9203      	str	r2, [sp, #12]
 80043e8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80043ec:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80043f0:	6863      	ldr	r3, [r4, #4]
 80043f2:	4642      	mov	r2, r8
 80043f4:	9300      	str	r3, [sp, #0]
 80043f6:	4628      	mov	r0, r5
 80043f8:	464b      	mov	r3, r9
 80043fa:	910a      	str	r1, [sp, #40]	@ 0x28
 80043fc:	f7ff fed4 	bl	80041a8 <__cvt>
 8004400:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8004402:	4680      	mov	r8, r0
 8004404:	2947      	cmp	r1, #71	@ 0x47
 8004406:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8004408:	d128      	bne.n	800445c <_printf_float+0x178>
 800440a:	1cc8      	adds	r0, r1, #3
 800440c:	db02      	blt.n	8004414 <_printf_float+0x130>
 800440e:	6863      	ldr	r3, [r4, #4]
 8004410:	4299      	cmp	r1, r3
 8004412:	dd40      	ble.n	8004496 <_printf_float+0x1b2>
 8004414:	f1aa 0a02 	sub.w	sl, sl, #2
 8004418:	fa5f fa8a 	uxtb.w	sl, sl
 800441c:	4652      	mov	r2, sl
 800441e:	3901      	subs	r1, #1
 8004420:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004424:	910d      	str	r1, [sp, #52]	@ 0x34
 8004426:	f7ff ff23 	bl	8004270 <__exponent>
 800442a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800442c:	4681      	mov	r9, r0
 800442e:	1813      	adds	r3, r2, r0
 8004430:	2a01      	cmp	r2, #1
 8004432:	6123      	str	r3, [r4, #16]
 8004434:	dc02      	bgt.n	800443c <_printf_float+0x158>
 8004436:	6822      	ldr	r2, [r4, #0]
 8004438:	07d2      	lsls	r2, r2, #31
 800443a:	d501      	bpl.n	8004440 <_printf_float+0x15c>
 800443c:	3301      	adds	r3, #1
 800443e:	6123      	str	r3, [r4, #16]
 8004440:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8004444:	2b00      	cmp	r3, #0
 8004446:	d09e      	beq.n	8004386 <_printf_float+0xa2>
 8004448:	232d      	movs	r3, #45	@ 0x2d
 800444a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800444e:	e79a      	b.n	8004386 <_printf_float+0xa2>
 8004450:	2947      	cmp	r1, #71	@ 0x47
 8004452:	d1bf      	bne.n	80043d4 <_printf_float+0xf0>
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1bd      	bne.n	80043d4 <_printf_float+0xf0>
 8004458:	2301      	movs	r3, #1
 800445a:	e7ba      	b.n	80043d2 <_printf_float+0xee>
 800445c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004460:	d9dc      	bls.n	800441c <_printf_float+0x138>
 8004462:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004466:	d118      	bne.n	800449a <_printf_float+0x1b6>
 8004468:	2900      	cmp	r1, #0
 800446a:	6863      	ldr	r3, [r4, #4]
 800446c:	dd0b      	ble.n	8004486 <_printf_float+0x1a2>
 800446e:	6121      	str	r1, [r4, #16]
 8004470:	b913      	cbnz	r3, 8004478 <_printf_float+0x194>
 8004472:	6822      	ldr	r2, [r4, #0]
 8004474:	07d0      	lsls	r0, r2, #31
 8004476:	d502      	bpl.n	800447e <_printf_float+0x19a>
 8004478:	3301      	adds	r3, #1
 800447a:	440b      	add	r3, r1
 800447c:	6123      	str	r3, [r4, #16]
 800447e:	f04f 0900 	mov.w	r9, #0
 8004482:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004484:	e7dc      	b.n	8004440 <_printf_float+0x15c>
 8004486:	b913      	cbnz	r3, 800448e <_printf_float+0x1aa>
 8004488:	6822      	ldr	r2, [r4, #0]
 800448a:	07d2      	lsls	r2, r2, #31
 800448c:	d501      	bpl.n	8004492 <_printf_float+0x1ae>
 800448e:	3302      	adds	r3, #2
 8004490:	e7f4      	b.n	800447c <_printf_float+0x198>
 8004492:	2301      	movs	r3, #1
 8004494:	e7f2      	b.n	800447c <_printf_float+0x198>
 8004496:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800449a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800449c:	4299      	cmp	r1, r3
 800449e:	db05      	blt.n	80044ac <_printf_float+0x1c8>
 80044a0:	6823      	ldr	r3, [r4, #0]
 80044a2:	6121      	str	r1, [r4, #16]
 80044a4:	07d8      	lsls	r0, r3, #31
 80044a6:	d5ea      	bpl.n	800447e <_printf_float+0x19a>
 80044a8:	1c4b      	adds	r3, r1, #1
 80044aa:	e7e7      	b.n	800447c <_printf_float+0x198>
 80044ac:	2900      	cmp	r1, #0
 80044ae:	bfcc      	ite	gt
 80044b0:	2201      	movgt	r2, #1
 80044b2:	f1c1 0202 	rsble	r2, r1, #2
 80044b6:	4413      	add	r3, r2
 80044b8:	e7e0      	b.n	800447c <_printf_float+0x198>
 80044ba:	6823      	ldr	r3, [r4, #0]
 80044bc:	055a      	lsls	r2, r3, #21
 80044be:	d407      	bmi.n	80044d0 <_printf_float+0x1ec>
 80044c0:	6923      	ldr	r3, [r4, #16]
 80044c2:	4642      	mov	r2, r8
 80044c4:	4631      	mov	r1, r6
 80044c6:	4628      	mov	r0, r5
 80044c8:	47b8      	blx	r7
 80044ca:	3001      	adds	r0, #1
 80044cc:	d12b      	bne.n	8004526 <_printf_float+0x242>
 80044ce:	e764      	b.n	800439a <_printf_float+0xb6>
 80044d0:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80044d4:	f240 80dc 	bls.w	8004690 <_printf_float+0x3ac>
 80044d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80044dc:	2200      	movs	r2, #0
 80044de:	2300      	movs	r3, #0
 80044e0:	f7fc fa6c 	bl	80009bc <__aeabi_dcmpeq>
 80044e4:	2800      	cmp	r0, #0
 80044e6:	d033      	beq.n	8004550 <_printf_float+0x26c>
 80044e8:	2301      	movs	r3, #1
 80044ea:	4631      	mov	r1, r6
 80044ec:	4628      	mov	r0, r5
 80044ee:	4a35      	ldr	r2, [pc, #212]	@ (80045c4 <_printf_float+0x2e0>)
 80044f0:	47b8      	blx	r7
 80044f2:	3001      	adds	r0, #1
 80044f4:	f43f af51 	beq.w	800439a <_printf_float+0xb6>
 80044f8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 80044fc:	4543      	cmp	r3, r8
 80044fe:	db02      	blt.n	8004506 <_printf_float+0x222>
 8004500:	6823      	ldr	r3, [r4, #0]
 8004502:	07d8      	lsls	r0, r3, #31
 8004504:	d50f      	bpl.n	8004526 <_printf_float+0x242>
 8004506:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800450a:	4631      	mov	r1, r6
 800450c:	4628      	mov	r0, r5
 800450e:	47b8      	blx	r7
 8004510:	3001      	adds	r0, #1
 8004512:	f43f af42 	beq.w	800439a <_printf_float+0xb6>
 8004516:	f04f 0900 	mov.w	r9, #0
 800451a:	f108 38ff 	add.w	r8, r8, #4294967295
 800451e:	f104 0a1a 	add.w	sl, r4, #26
 8004522:	45c8      	cmp	r8, r9
 8004524:	dc09      	bgt.n	800453a <_printf_float+0x256>
 8004526:	6823      	ldr	r3, [r4, #0]
 8004528:	079b      	lsls	r3, r3, #30
 800452a:	f100 8102 	bmi.w	8004732 <_printf_float+0x44e>
 800452e:	68e0      	ldr	r0, [r4, #12]
 8004530:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8004532:	4298      	cmp	r0, r3
 8004534:	bfb8      	it	lt
 8004536:	4618      	movlt	r0, r3
 8004538:	e731      	b.n	800439e <_printf_float+0xba>
 800453a:	2301      	movs	r3, #1
 800453c:	4652      	mov	r2, sl
 800453e:	4631      	mov	r1, r6
 8004540:	4628      	mov	r0, r5
 8004542:	47b8      	blx	r7
 8004544:	3001      	adds	r0, #1
 8004546:	f43f af28 	beq.w	800439a <_printf_float+0xb6>
 800454a:	f109 0901 	add.w	r9, r9, #1
 800454e:	e7e8      	b.n	8004522 <_printf_float+0x23e>
 8004550:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004552:	2b00      	cmp	r3, #0
 8004554:	dc38      	bgt.n	80045c8 <_printf_float+0x2e4>
 8004556:	2301      	movs	r3, #1
 8004558:	4631      	mov	r1, r6
 800455a:	4628      	mov	r0, r5
 800455c:	4a19      	ldr	r2, [pc, #100]	@ (80045c4 <_printf_float+0x2e0>)
 800455e:	47b8      	blx	r7
 8004560:	3001      	adds	r0, #1
 8004562:	f43f af1a 	beq.w	800439a <_printf_float+0xb6>
 8004566:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 800456a:	ea59 0303 	orrs.w	r3, r9, r3
 800456e:	d102      	bne.n	8004576 <_printf_float+0x292>
 8004570:	6823      	ldr	r3, [r4, #0]
 8004572:	07d9      	lsls	r1, r3, #31
 8004574:	d5d7      	bpl.n	8004526 <_printf_float+0x242>
 8004576:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800457a:	4631      	mov	r1, r6
 800457c:	4628      	mov	r0, r5
 800457e:	47b8      	blx	r7
 8004580:	3001      	adds	r0, #1
 8004582:	f43f af0a 	beq.w	800439a <_printf_float+0xb6>
 8004586:	f04f 0a00 	mov.w	sl, #0
 800458a:	f104 0b1a 	add.w	fp, r4, #26
 800458e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004590:	425b      	negs	r3, r3
 8004592:	4553      	cmp	r3, sl
 8004594:	dc01      	bgt.n	800459a <_printf_float+0x2b6>
 8004596:	464b      	mov	r3, r9
 8004598:	e793      	b.n	80044c2 <_printf_float+0x1de>
 800459a:	2301      	movs	r3, #1
 800459c:	465a      	mov	r2, fp
 800459e:	4631      	mov	r1, r6
 80045a0:	4628      	mov	r0, r5
 80045a2:	47b8      	blx	r7
 80045a4:	3001      	adds	r0, #1
 80045a6:	f43f aef8 	beq.w	800439a <_printf_float+0xb6>
 80045aa:	f10a 0a01 	add.w	sl, sl, #1
 80045ae:	e7ee      	b.n	800458e <_printf_float+0x2aa>
 80045b0:	7fefffff 	.word	0x7fefffff
 80045b4:	0800aaec 	.word	0x0800aaec
 80045b8:	0800aae8 	.word	0x0800aae8
 80045bc:	0800aaf4 	.word	0x0800aaf4
 80045c0:	0800aaf0 	.word	0x0800aaf0
 80045c4:	0800ad14 	.word	0x0800ad14
 80045c8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045ca:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 80045ce:	4553      	cmp	r3, sl
 80045d0:	bfa8      	it	ge
 80045d2:	4653      	movge	r3, sl
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	4699      	mov	r9, r3
 80045d8:	dc36      	bgt.n	8004648 <_printf_float+0x364>
 80045da:	f04f 0b00 	mov.w	fp, #0
 80045de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045e2:	f104 021a 	add.w	r2, r4, #26
 80045e6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80045e8:	930a      	str	r3, [sp, #40]	@ 0x28
 80045ea:	eba3 0309 	sub.w	r3, r3, r9
 80045ee:	455b      	cmp	r3, fp
 80045f0:	dc31      	bgt.n	8004656 <_printf_float+0x372>
 80045f2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80045f4:	459a      	cmp	sl, r3
 80045f6:	dc3a      	bgt.n	800466e <_printf_float+0x38a>
 80045f8:	6823      	ldr	r3, [r4, #0]
 80045fa:	07da      	lsls	r2, r3, #31
 80045fc:	d437      	bmi.n	800466e <_printf_float+0x38a>
 80045fe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004600:	ebaa 0903 	sub.w	r9, sl, r3
 8004604:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004606:	ebaa 0303 	sub.w	r3, sl, r3
 800460a:	4599      	cmp	r9, r3
 800460c:	bfa8      	it	ge
 800460e:	4699      	movge	r9, r3
 8004610:	f1b9 0f00 	cmp.w	r9, #0
 8004614:	dc33      	bgt.n	800467e <_printf_float+0x39a>
 8004616:	f04f 0800 	mov.w	r8, #0
 800461a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800461e:	f104 0b1a 	add.w	fp, r4, #26
 8004622:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004624:	ebaa 0303 	sub.w	r3, sl, r3
 8004628:	eba3 0309 	sub.w	r3, r3, r9
 800462c:	4543      	cmp	r3, r8
 800462e:	f77f af7a 	ble.w	8004526 <_printf_float+0x242>
 8004632:	2301      	movs	r3, #1
 8004634:	465a      	mov	r2, fp
 8004636:	4631      	mov	r1, r6
 8004638:	4628      	mov	r0, r5
 800463a:	47b8      	blx	r7
 800463c:	3001      	adds	r0, #1
 800463e:	f43f aeac 	beq.w	800439a <_printf_float+0xb6>
 8004642:	f108 0801 	add.w	r8, r8, #1
 8004646:	e7ec      	b.n	8004622 <_printf_float+0x33e>
 8004648:	4642      	mov	r2, r8
 800464a:	4631      	mov	r1, r6
 800464c:	4628      	mov	r0, r5
 800464e:	47b8      	blx	r7
 8004650:	3001      	adds	r0, #1
 8004652:	d1c2      	bne.n	80045da <_printf_float+0x2f6>
 8004654:	e6a1      	b.n	800439a <_printf_float+0xb6>
 8004656:	2301      	movs	r3, #1
 8004658:	4631      	mov	r1, r6
 800465a:	4628      	mov	r0, r5
 800465c:	920a      	str	r2, [sp, #40]	@ 0x28
 800465e:	47b8      	blx	r7
 8004660:	3001      	adds	r0, #1
 8004662:	f43f ae9a 	beq.w	800439a <_printf_float+0xb6>
 8004666:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004668:	f10b 0b01 	add.w	fp, fp, #1
 800466c:	e7bb      	b.n	80045e6 <_printf_float+0x302>
 800466e:	4631      	mov	r1, r6
 8004670:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8004674:	4628      	mov	r0, r5
 8004676:	47b8      	blx	r7
 8004678:	3001      	adds	r0, #1
 800467a:	d1c0      	bne.n	80045fe <_printf_float+0x31a>
 800467c:	e68d      	b.n	800439a <_printf_float+0xb6>
 800467e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004680:	464b      	mov	r3, r9
 8004682:	4631      	mov	r1, r6
 8004684:	4628      	mov	r0, r5
 8004686:	4442      	add	r2, r8
 8004688:	47b8      	blx	r7
 800468a:	3001      	adds	r0, #1
 800468c:	d1c3      	bne.n	8004616 <_printf_float+0x332>
 800468e:	e684      	b.n	800439a <_printf_float+0xb6>
 8004690:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8004694:	f1ba 0f01 	cmp.w	sl, #1
 8004698:	dc01      	bgt.n	800469e <_printf_float+0x3ba>
 800469a:	07db      	lsls	r3, r3, #31
 800469c:	d536      	bpl.n	800470c <_printf_float+0x428>
 800469e:	2301      	movs	r3, #1
 80046a0:	4642      	mov	r2, r8
 80046a2:	4631      	mov	r1, r6
 80046a4:	4628      	mov	r0, r5
 80046a6:	47b8      	blx	r7
 80046a8:	3001      	adds	r0, #1
 80046aa:	f43f ae76 	beq.w	800439a <_printf_float+0xb6>
 80046ae:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80046b2:	4631      	mov	r1, r6
 80046b4:	4628      	mov	r0, r5
 80046b6:	47b8      	blx	r7
 80046b8:	3001      	adds	r0, #1
 80046ba:	f43f ae6e 	beq.w	800439a <_printf_float+0xb6>
 80046be:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80046c2:	2200      	movs	r2, #0
 80046c4:	2300      	movs	r3, #0
 80046c6:	f10a 3aff 	add.w	sl, sl, #4294967295
 80046ca:	f7fc f977 	bl	80009bc <__aeabi_dcmpeq>
 80046ce:	b9c0      	cbnz	r0, 8004702 <_printf_float+0x41e>
 80046d0:	4653      	mov	r3, sl
 80046d2:	f108 0201 	add.w	r2, r8, #1
 80046d6:	4631      	mov	r1, r6
 80046d8:	4628      	mov	r0, r5
 80046da:	47b8      	blx	r7
 80046dc:	3001      	adds	r0, #1
 80046de:	d10c      	bne.n	80046fa <_printf_float+0x416>
 80046e0:	e65b      	b.n	800439a <_printf_float+0xb6>
 80046e2:	2301      	movs	r3, #1
 80046e4:	465a      	mov	r2, fp
 80046e6:	4631      	mov	r1, r6
 80046e8:	4628      	mov	r0, r5
 80046ea:	47b8      	blx	r7
 80046ec:	3001      	adds	r0, #1
 80046ee:	f43f ae54 	beq.w	800439a <_printf_float+0xb6>
 80046f2:	f108 0801 	add.w	r8, r8, #1
 80046f6:	45d0      	cmp	r8, sl
 80046f8:	dbf3      	blt.n	80046e2 <_printf_float+0x3fe>
 80046fa:	464b      	mov	r3, r9
 80046fc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004700:	e6e0      	b.n	80044c4 <_printf_float+0x1e0>
 8004702:	f04f 0800 	mov.w	r8, #0
 8004706:	f104 0b1a 	add.w	fp, r4, #26
 800470a:	e7f4      	b.n	80046f6 <_printf_float+0x412>
 800470c:	2301      	movs	r3, #1
 800470e:	4642      	mov	r2, r8
 8004710:	e7e1      	b.n	80046d6 <_printf_float+0x3f2>
 8004712:	2301      	movs	r3, #1
 8004714:	464a      	mov	r2, r9
 8004716:	4631      	mov	r1, r6
 8004718:	4628      	mov	r0, r5
 800471a:	47b8      	blx	r7
 800471c:	3001      	adds	r0, #1
 800471e:	f43f ae3c 	beq.w	800439a <_printf_float+0xb6>
 8004722:	f108 0801 	add.w	r8, r8, #1
 8004726:	68e3      	ldr	r3, [r4, #12]
 8004728:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800472a:	1a5b      	subs	r3, r3, r1
 800472c:	4543      	cmp	r3, r8
 800472e:	dcf0      	bgt.n	8004712 <_printf_float+0x42e>
 8004730:	e6fd      	b.n	800452e <_printf_float+0x24a>
 8004732:	f04f 0800 	mov.w	r8, #0
 8004736:	f104 0919 	add.w	r9, r4, #25
 800473a:	e7f4      	b.n	8004726 <_printf_float+0x442>

0800473c <_printf_common>:
 800473c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004740:	4616      	mov	r6, r2
 8004742:	4698      	mov	r8, r3
 8004744:	688a      	ldr	r2, [r1, #8]
 8004746:	690b      	ldr	r3, [r1, #16]
 8004748:	4607      	mov	r7, r0
 800474a:	4293      	cmp	r3, r2
 800474c:	bfb8      	it	lt
 800474e:	4613      	movlt	r3, r2
 8004750:	6033      	str	r3, [r6, #0]
 8004752:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004756:	460c      	mov	r4, r1
 8004758:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800475c:	b10a      	cbz	r2, 8004762 <_printf_common+0x26>
 800475e:	3301      	adds	r3, #1
 8004760:	6033      	str	r3, [r6, #0]
 8004762:	6823      	ldr	r3, [r4, #0]
 8004764:	0699      	lsls	r1, r3, #26
 8004766:	bf42      	ittt	mi
 8004768:	6833      	ldrmi	r3, [r6, #0]
 800476a:	3302      	addmi	r3, #2
 800476c:	6033      	strmi	r3, [r6, #0]
 800476e:	6825      	ldr	r5, [r4, #0]
 8004770:	f015 0506 	ands.w	r5, r5, #6
 8004774:	d106      	bne.n	8004784 <_printf_common+0x48>
 8004776:	f104 0a19 	add.w	sl, r4, #25
 800477a:	68e3      	ldr	r3, [r4, #12]
 800477c:	6832      	ldr	r2, [r6, #0]
 800477e:	1a9b      	subs	r3, r3, r2
 8004780:	42ab      	cmp	r3, r5
 8004782:	dc2b      	bgt.n	80047dc <_printf_common+0xa0>
 8004784:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004788:	6822      	ldr	r2, [r4, #0]
 800478a:	3b00      	subs	r3, #0
 800478c:	bf18      	it	ne
 800478e:	2301      	movne	r3, #1
 8004790:	0692      	lsls	r2, r2, #26
 8004792:	d430      	bmi.n	80047f6 <_printf_common+0xba>
 8004794:	4641      	mov	r1, r8
 8004796:	4638      	mov	r0, r7
 8004798:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800479c:	47c8      	blx	r9
 800479e:	3001      	adds	r0, #1
 80047a0:	d023      	beq.n	80047ea <_printf_common+0xae>
 80047a2:	6823      	ldr	r3, [r4, #0]
 80047a4:	6922      	ldr	r2, [r4, #16]
 80047a6:	f003 0306 	and.w	r3, r3, #6
 80047aa:	2b04      	cmp	r3, #4
 80047ac:	bf14      	ite	ne
 80047ae:	2500      	movne	r5, #0
 80047b0:	6833      	ldreq	r3, [r6, #0]
 80047b2:	f04f 0600 	mov.w	r6, #0
 80047b6:	bf08      	it	eq
 80047b8:	68e5      	ldreq	r5, [r4, #12]
 80047ba:	f104 041a 	add.w	r4, r4, #26
 80047be:	bf08      	it	eq
 80047c0:	1aed      	subeq	r5, r5, r3
 80047c2:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80047c6:	bf08      	it	eq
 80047c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80047cc:	4293      	cmp	r3, r2
 80047ce:	bfc4      	itt	gt
 80047d0:	1a9b      	subgt	r3, r3, r2
 80047d2:	18ed      	addgt	r5, r5, r3
 80047d4:	42b5      	cmp	r5, r6
 80047d6:	d11a      	bne.n	800480e <_printf_common+0xd2>
 80047d8:	2000      	movs	r0, #0
 80047da:	e008      	b.n	80047ee <_printf_common+0xb2>
 80047dc:	2301      	movs	r3, #1
 80047de:	4652      	mov	r2, sl
 80047e0:	4641      	mov	r1, r8
 80047e2:	4638      	mov	r0, r7
 80047e4:	47c8      	blx	r9
 80047e6:	3001      	adds	r0, #1
 80047e8:	d103      	bne.n	80047f2 <_printf_common+0xb6>
 80047ea:	f04f 30ff 	mov.w	r0, #4294967295
 80047ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80047f2:	3501      	adds	r5, #1
 80047f4:	e7c1      	b.n	800477a <_printf_common+0x3e>
 80047f6:	2030      	movs	r0, #48	@ 0x30
 80047f8:	18e1      	adds	r1, r4, r3
 80047fa:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80047fe:	1c5a      	adds	r2, r3, #1
 8004800:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004804:	4422      	add	r2, r4
 8004806:	3302      	adds	r3, #2
 8004808:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800480c:	e7c2      	b.n	8004794 <_printf_common+0x58>
 800480e:	2301      	movs	r3, #1
 8004810:	4622      	mov	r2, r4
 8004812:	4641      	mov	r1, r8
 8004814:	4638      	mov	r0, r7
 8004816:	47c8      	blx	r9
 8004818:	3001      	adds	r0, #1
 800481a:	d0e6      	beq.n	80047ea <_printf_common+0xae>
 800481c:	3601      	adds	r6, #1
 800481e:	e7d9      	b.n	80047d4 <_printf_common+0x98>

08004820 <_printf_i>:
 8004820:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004824:	7e0f      	ldrb	r7, [r1, #24]
 8004826:	4691      	mov	r9, r2
 8004828:	2f78      	cmp	r7, #120	@ 0x78
 800482a:	4680      	mov	r8, r0
 800482c:	460c      	mov	r4, r1
 800482e:	469a      	mov	sl, r3
 8004830:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004832:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004836:	d807      	bhi.n	8004848 <_printf_i+0x28>
 8004838:	2f62      	cmp	r7, #98	@ 0x62
 800483a:	d80a      	bhi.n	8004852 <_printf_i+0x32>
 800483c:	2f00      	cmp	r7, #0
 800483e:	f000 80d1 	beq.w	80049e4 <_printf_i+0x1c4>
 8004842:	2f58      	cmp	r7, #88	@ 0x58
 8004844:	f000 80b8 	beq.w	80049b8 <_printf_i+0x198>
 8004848:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800484c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004850:	e03a      	b.n	80048c8 <_printf_i+0xa8>
 8004852:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004856:	2b15      	cmp	r3, #21
 8004858:	d8f6      	bhi.n	8004848 <_printf_i+0x28>
 800485a:	a101      	add	r1, pc, #4	@ (adr r1, 8004860 <_printf_i+0x40>)
 800485c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004860:	080048b9 	.word	0x080048b9
 8004864:	080048cd 	.word	0x080048cd
 8004868:	08004849 	.word	0x08004849
 800486c:	08004849 	.word	0x08004849
 8004870:	08004849 	.word	0x08004849
 8004874:	08004849 	.word	0x08004849
 8004878:	080048cd 	.word	0x080048cd
 800487c:	08004849 	.word	0x08004849
 8004880:	08004849 	.word	0x08004849
 8004884:	08004849 	.word	0x08004849
 8004888:	08004849 	.word	0x08004849
 800488c:	080049cb 	.word	0x080049cb
 8004890:	080048f7 	.word	0x080048f7
 8004894:	08004985 	.word	0x08004985
 8004898:	08004849 	.word	0x08004849
 800489c:	08004849 	.word	0x08004849
 80048a0:	080049ed 	.word	0x080049ed
 80048a4:	08004849 	.word	0x08004849
 80048a8:	080048f7 	.word	0x080048f7
 80048ac:	08004849 	.word	0x08004849
 80048b0:	08004849 	.word	0x08004849
 80048b4:	0800498d 	.word	0x0800498d
 80048b8:	6833      	ldr	r3, [r6, #0]
 80048ba:	1d1a      	adds	r2, r3, #4
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	6032      	str	r2, [r6, #0]
 80048c0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80048c4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80048c8:	2301      	movs	r3, #1
 80048ca:	e09c      	b.n	8004a06 <_printf_i+0x1e6>
 80048cc:	6833      	ldr	r3, [r6, #0]
 80048ce:	6820      	ldr	r0, [r4, #0]
 80048d0:	1d19      	adds	r1, r3, #4
 80048d2:	6031      	str	r1, [r6, #0]
 80048d4:	0606      	lsls	r6, r0, #24
 80048d6:	d501      	bpl.n	80048dc <_printf_i+0xbc>
 80048d8:	681d      	ldr	r5, [r3, #0]
 80048da:	e003      	b.n	80048e4 <_printf_i+0xc4>
 80048dc:	0645      	lsls	r5, r0, #25
 80048de:	d5fb      	bpl.n	80048d8 <_printf_i+0xb8>
 80048e0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80048e4:	2d00      	cmp	r5, #0
 80048e6:	da03      	bge.n	80048f0 <_printf_i+0xd0>
 80048e8:	232d      	movs	r3, #45	@ 0x2d
 80048ea:	426d      	negs	r5, r5
 80048ec:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048f0:	230a      	movs	r3, #10
 80048f2:	4858      	ldr	r0, [pc, #352]	@ (8004a54 <_printf_i+0x234>)
 80048f4:	e011      	b.n	800491a <_printf_i+0xfa>
 80048f6:	6821      	ldr	r1, [r4, #0]
 80048f8:	6833      	ldr	r3, [r6, #0]
 80048fa:	0608      	lsls	r0, r1, #24
 80048fc:	f853 5b04 	ldr.w	r5, [r3], #4
 8004900:	d402      	bmi.n	8004908 <_printf_i+0xe8>
 8004902:	0649      	lsls	r1, r1, #25
 8004904:	bf48      	it	mi
 8004906:	b2ad      	uxthmi	r5, r5
 8004908:	2f6f      	cmp	r7, #111	@ 0x6f
 800490a:	6033      	str	r3, [r6, #0]
 800490c:	bf14      	ite	ne
 800490e:	230a      	movne	r3, #10
 8004910:	2308      	moveq	r3, #8
 8004912:	4850      	ldr	r0, [pc, #320]	@ (8004a54 <_printf_i+0x234>)
 8004914:	2100      	movs	r1, #0
 8004916:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800491a:	6866      	ldr	r6, [r4, #4]
 800491c:	2e00      	cmp	r6, #0
 800491e:	60a6      	str	r6, [r4, #8]
 8004920:	db05      	blt.n	800492e <_printf_i+0x10e>
 8004922:	6821      	ldr	r1, [r4, #0]
 8004924:	432e      	orrs	r6, r5
 8004926:	f021 0104 	bic.w	r1, r1, #4
 800492a:	6021      	str	r1, [r4, #0]
 800492c:	d04b      	beq.n	80049c6 <_printf_i+0x1a6>
 800492e:	4616      	mov	r6, r2
 8004930:	fbb5 f1f3 	udiv	r1, r5, r3
 8004934:	fb03 5711 	mls	r7, r3, r1, r5
 8004938:	5dc7      	ldrb	r7, [r0, r7]
 800493a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800493e:	462f      	mov	r7, r5
 8004940:	42bb      	cmp	r3, r7
 8004942:	460d      	mov	r5, r1
 8004944:	d9f4      	bls.n	8004930 <_printf_i+0x110>
 8004946:	2b08      	cmp	r3, #8
 8004948:	d10b      	bne.n	8004962 <_printf_i+0x142>
 800494a:	6823      	ldr	r3, [r4, #0]
 800494c:	07df      	lsls	r7, r3, #31
 800494e:	d508      	bpl.n	8004962 <_printf_i+0x142>
 8004950:	6923      	ldr	r3, [r4, #16]
 8004952:	6861      	ldr	r1, [r4, #4]
 8004954:	4299      	cmp	r1, r3
 8004956:	bfde      	ittt	le
 8004958:	2330      	movle	r3, #48	@ 0x30
 800495a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800495e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004962:	1b92      	subs	r2, r2, r6
 8004964:	6122      	str	r2, [r4, #16]
 8004966:	464b      	mov	r3, r9
 8004968:	4621      	mov	r1, r4
 800496a:	4640      	mov	r0, r8
 800496c:	f8cd a000 	str.w	sl, [sp]
 8004970:	aa03      	add	r2, sp, #12
 8004972:	f7ff fee3 	bl	800473c <_printf_common>
 8004976:	3001      	adds	r0, #1
 8004978:	d14a      	bne.n	8004a10 <_printf_i+0x1f0>
 800497a:	f04f 30ff 	mov.w	r0, #4294967295
 800497e:	b004      	add	sp, #16
 8004980:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004984:	6823      	ldr	r3, [r4, #0]
 8004986:	f043 0320 	orr.w	r3, r3, #32
 800498a:	6023      	str	r3, [r4, #0]
 800498c:	2778      	movs	r7, #120	@ 0x78
 800498e:	4832      	ldr	r0, [pc, #200]	@ (8004a58 <_printf_i+0x238>)
 8004990:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004994:	6823      	ldr	r3, [r4, #0]
 8004996:	6831      	ldr	r1, [r6, #0]
 8004998:	061f      	lsls	r7, r3, #24
 800499a:	f851 5b04 	ldr.w	r5, [r1], #4
 800499e:	d402      	bmi.n	80049a6 <_printf_i+0x186>
 80049a0:	065f      	lsls	r7, r3, #25
 80049a2:	bf48      	it	mi
 80049a4:	b2ad      	uxthmi	r5, r5
 80049a6:	6031      	str	r1, [r6, #0]
 80049a8:	07d9      	lsls	r1, r3, #31
 80049aa:	bf44      	itt	mi
 80049ac:	f043 0320 	orrmi.w	r3, r3, #32
 80049b0:	6023      	strmi	r3, [r4, #0]
 80049b2:	b11d      	cbz	r5, 80049bc <_printf_i+0x19c>
 80049b4:	2310      	movs	r3, #16
 80049b6:	e7ad      	b.n	8004914 <_printf_i+0xf4>
 80049b8:	4826      	ldr	r0, [pc, #152]	@ (8004a54 <_printf_i+0x234>)
 80049ba:	e7e9      	b.n	8004990 <_printf_i+0x170>
 80049bc:	6823      	ldr	r3, [r4, #0]
 80049be:	f023 0320 	bic.w	r3, r3, #32
 80049c2:	6023      	str	r3, [r4, #0]
 80049c4:	e7f6      	b.n	80049b4 <_printf_i+0x194>
 80049c6:	4616      	mov	r6, r2
 80049c8:	e7bd      	b.n	8004946 <_printf_i+0x126>
 80049ca:	6833      	ldr	r3, [r6, #0]
 80049cc:	6825      	ldr	r5, [r4, #0]
 80049ce:	1d18      	adds	r0, r3, #4
 80049d0:	6961      	ldr	r1, [r4, #20]
 80049d2:	6030      	str	r0, [r6, #0]
 80049d4:	062e      	lsls	r6, r5, #24
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	d501      	bpl.n	80049de <_printf_i+0x1be>
 80049da:	6019      	str	r1, [r3, #0]
 80049dc:	e002      	b.n	80049e4 <_printf_i+0x1c4>
 80049de:	0668      	lsls	r0, r5, #25
 80049e0:	d5fb      	bpl.n	80049da <_printf_i+0x1ba>
 80049e2:	8019      	strh	r1, [r3, #0]
 80049e4:	2300      	movs	r3, #0
 80049e6:	4616      	mov	r6, r2
 80049e8:	6123      	str	r3, [r4, #16]
 80049ea:	e7bc      	b.n	8004966 <_printf_i+0x146>
 80049ec:	6833      	ldr	r3, [r6, #0]
 80049ee:	2100      	movs	r1, #0
 80049f0:	1d1a      	adds	r2, r3, #4
 80049f2:	6032      	str	r2, [r6, #0]
 80049f4:	681e      	ldr	r6, [r3, #0]
 80049f6:	6862      	ldr	r2, [r4, #4]
 80049f8:	4630      	mov	r0, r6
 80049fa:	f000 fdd8 	bl	80055ae <memchr>
 80049fe:	b108      	cbz	r0, 8004a04 <_printf_i+0x1e4>
 8004a00:	1b80      	subs	r0, r0, r6
 8004a02:	6060      	str	r0, [r4, #4]
 8004a04:	6863      	ldr	r3, [r4, #4]
 8004a06:	6123      	str	r3, [r4, #16]
 8004a08:	2300      	movs	r3, #0
 8004a0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004a0e:	e7aa      	b.n	8004966 <_printf_i+0x146>
 8004a10:	4632      	mov	r2, r6
 8004a12:	4649      	mov	r1, r9
 8004a14:	4640      	mov	r0, r8
 8004a16:	6923      	ldr	r3, [r4, #16]
 8004a18:	47d0      	blx	sl
 8004a1a:	3001      	adds	r0, #1
 8004a1c:	d0ad      	beq.n	800497a <_printf_i+0x15a>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	079b      	lsls	r3, r3, #30
 8004a22:	d413      	bmi.n	8004a4c <_printf_i+0x22c>
 8004a24:	68e0      	ldr	r0, [r4, #12]
 8004a26:	9b03      	ldr	r3, [sp, #12]
 8004a28:	4298      	cmp	r0, r3
 8004a2a:	bfb8      	it	lt
 8004a2c:	4618      	movlt	r0, r3
 8004a2e:	e7a6      	b.n	800497e <_printf_i+0x15e>
 8004a30:	2301      	movs	r3, #1
 8004a32:	4632      	mov	r2, r6
 8004a34:	4649      	mov	r1, r9
 8004a36:	4640      	mov	r0, r8
 8004a38:	47d0      	blx	sl
 8004a3a:	3001      	adds	r0, #1
 8004a3c:	d09d      	beq.n	800497a <_printf_i+0x15a>
 8004a3e:	3501      	adds	r5, #1
 8004a40:	68e3      	ldr	r3, [r4, #12]
 8004a42:	9903      	ldr	r1, [sp, #12]
 8004a44:	1a5b      	subs	r3, r3, r1
 8004a46:	42ab      	cmp	r3, r5
 8004a48:	dcf2      	bgt.n	8004a30 <_printf_i+0x210>
 8004a4a:	e7eb      	b.n	8004a24 <_printf_i+0x204>
 8004a4c:	2500      	movs	r5, #0
 8004a4e:	f104 0619 	add.w	r6, r4, #25
 8004a52:	e7f5      	b.n	8004a40 <_printf_i+0x220>
 8004a54:	0800aaf8 	.word	0x0800aaf8
 8004a58:	0800ab09 	.word	0x0800ab09

08004a5c <std>:
 8004a5c:	2300      	movs	r3, #0
 8004a5e:	b510      	push	{r4, lr}
 8004a60:	4604      	mov	r4, r0
 8004a62:	e9c0 3300 	strd	r3, r3, [r0]
 8004a66:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004a6a:	6083      	str	r3, [r0, #8]
 8004a6c:	8181      	strh	r1, [r0, #12]
 8004a6e:	6643      	str	r3, [r0, #100]	@ 0x64
 8004a70:	81c2      	strh	r2, [r0, #14]
 8004a72:	6183      	str	r3, [r0, #24]
 8004a74:	4619      	mov	r1, r3
 8004a76:	2208      	movs	r2, #8
 8004a78:	305c      	adds	r0, #92	@ 0x5c
 8004a7a:	f000 f918 	bl	8004cae <memset>
 8004a7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004ab4 <std+0x58>)
 8004a80:	6224      	str	r4, [r4, #32]
 8004a82:	6263      	str	r3, [r4, #36]	@ 0x24
 8004a84:	4b0c      	ldr	r3, [pc, #48]	@ (8004ab8 <std+0x5c>)
 8004a86:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004a88:	4b0c      	ldr	r3, [pc, #48]	@ (8004abc <std+0x60>)
 8004a8a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac0 <std+0x64>)
 8004a8e:	6323      	str	r3, [r4, #48]	@ 0x30
 8004a90:	4b0c      	ldr	r3, [pc, #48]	@ (8004ac4 <std+0x68>)
 8004a92:	429c      	cmp	r4, r3
 8004a94:	d006      	beq.n	8004aa4 <std+0x48>
 8004a96:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004a9a:	4294      	cmp	r4, r2
 8004a9c:	d002      	beq.n	8004aa4 <std+0x48>
 8004a9e:	33d0      	adds	r3, #208	@ 0xd0
 8004aa0:	429c      	cmp	r4, r3
 8004aa2:	d105      	bne.n	8004ab0 <std+0x54>
 8004aa4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004aa8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004aac:	f000 bd72 	b.w	8005594 <__retarget_lock_init_recursive>
 8004ab0:	bd10      	pop	{r4, pc}
 8004ab2:	bf00      	nop
 8004ab4:	08004c25 	.word	0x08004c25
 8004ab8:	08004c4b 	.word	0x08004c4b
 8004abc:	08004c83 	.word	0x08004c83
 8004ac0:	08004ca7 	.word	0x08004ca7
 8004ac4:	20000328 	.word	0x20000328

08004ac8 <stdio_exit_handler>:
 8004ac8:	4a02      	ldr	r2, [pc, #8]	@ (8004ad4 <stdio_exit_handler+0xc>)
 8004aca:	4903      	ldr	r1, [pc, #12]	@ (8004ad8 <stdio_exit_handler+0x10>)
 8004acc:	4803      	ldr	r0, [pc, #12]	@ (8004adc <stdio_exit_handler+0x14>)
 8004ace:	f000 b869 	b.w	8004ba4 <_fwalk_sglue>
 8004ad2:	bf00      	nop
 8004ad4:	2000002c 	.word	0x2000002c
 8004ad8:	080070ed 	.word	0x080070ed
 8004adc:	20000044 	.word	0x20000044

08004ae0 <cleanup_stdio>:
 8004ae0:	6841      	ldr	r1, [r0, #4]
 8004ae2:	4b0c      	ldr	r3, [pc, #48]	@ (8004b14 <cleanup_stdio+0x34>)
 8004ae4:	b510      	push	{r4, lr}
 8004ae6:	4299      	cmp	r1, r3
 8004ae8:	4604      	mov	r4, r0
 8004aea:	d001      	beq.n	8004af0 <cleanup_stdio+0x10>
 8004aec:	f002 fafe 	bl	80070ec <_fflush_r>
 8004af0:	68a1      	ldr	r1, [r4, #8]
 8004af2:	4b09      	ldr	r3, [pc, #36]	@ (8004b18 <cleanup_stdio+0x38>)
 8004af4:	4299      	cmp	r1, r3
 8004af6:	d002      	beq.n	8004afe <cleanup_stdio+0x1e>
 8004af8:	4620      	mov	r0, r4
 8004afa:	f002 faf7 	bl	80070ec <_fflush_r>
 8004afe:	68e1      	ldr	r1, [r4, #12]
 8004b00:	4b06      	ldr	r3, [pc, #24]	@ (8004b1c <cleanup_stdio+0x3c>)
 8004b02:	4299      	cmp	r1, r3
 8004b04:	d004      	beq.n	8004b10 <cleanup_stdio+0x30>
 8004b06:	4620      	mov	r0, r4
 8004b08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b0c:	f002 baee 	b.w	80070ec <_fflush_r>
 8004b10:	bd10      	pop	{r4, pc}
 8004b12:	bf00      	nop
 8004b14:	20000328 	.word	0x20000328
 8004b18:	20000390 	.word	0x20000390
 8004b1c:	200003f8 	.word	0x200003f8

08004b20 <global_stdio_init.part.0>:
 8004b20:	b510      	push	{r4, lr}
 8004b22:	4b0b      	ldr	r3, [pc, #44]	@ (8004b50 <global_stdio_init.part.0+0x30>)
 8004b24:	4c0b      	ldr	r4, [pc, #44]	@ (8004b54 <global_stdio_init.part.0+0x34>)
 8004b26:	4a0c      	ldr	r2, [pc, #48]	@ (8004b58 <global_stdio_init.part.0+0x38>)
 8004b28:	4620      	mov	r0, r4
 8004b2a:	601a      	str	r2, [r3, #0]
 8004b2c:	2104      	movs	r1, #4
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f7ff ff94 	bl	8004a5c <std>
 8004b34:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004b38:	2201      	movs	r2, #1
 8004b3a:	2109      	movs	r1, #9
 8004b3c:	f7ff ff8e 	bl	8004a5c <std>
 8004b40:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004b44:	2202      	movs	r2, #2
 8004b46:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b4a:	2112      	movs	r1, #18
 8004b4c:	f7ff bf86 	b.w	8004a5c <std>
 8004b50:	20000460 	.word	0x20000460
 8004b54:	20000328 	.word	0x20000328
 8004b58:	08004ac9 	.word	0x08004ac9

08004b5c <__sfp_lock_acquire>:
 8004b5c:	4801      	ldr	r0, [pc, #4]	@ (8004b64 <__sfp_lock_acquire+0x8>)
 8004b5e:	f000 bd1b 	b.w	8005598 <__retarget_lock_acquire_recursive>
 8004b62:	bf00      	nop
 8004b64:	2000048f 	.word	0x2000048f

08004b68 <__sfp_lock_release>:
 8004b68:	4801      	ldr	r0, [pc, #4]	@ (8004b70 <__sfp_lock_release+0x8>)
 8004b6a:	f000 bd17 	b.w	800559c <__retarget_lock_release_recursive>
 8004b6e:	bf00      	nop
 8004b70:	2000048f 	.word	0x2000048f

08004b74 <__sinit>:
 8004b74:	b510      	push	{r4, lr}
 8004b76:	4604      	mov	r4, r0
 8004b78:	f7ff fff0 	bl	8004b5c <__sfp_lock_acquire>
 8004b7c:	6a23      	ldr	r3, [r4, #32]
 8004b7e:	b11b      	cbz	r3, 8004b88 <__sinit+0x14>
 8004b80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004b84:	f7ff bff0 	b.w	8004b68 <__sfp_lock_release>
 8004b88:	4b04      	ldr	r3, [pc, #16]	@ (8004b9c <__sinit+0x28>)
 8004b8a:	6223      	str	r3, [r4, #32]
 8004b8c:	4b04      	ldr	r3, [pc, #16]	@ (8004ba0 <__sinit+0x2c>)
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d1f5      	bne.n	8004b80 <__sinit+0xc>
 8004b94:	f7ff ffc4 	bl	8004b20 <global_stdio_init.part.0>
 8004b98:	e7f2      	b.n	8004b80 <__sinit+0xc>
 8004b9a:	bf00      	nop
 8004b9c:	08004ae1 	.word	0x08004ae1
 8004ba0:	20000460 	.word	0x20000460

08004ba4 <_fwalk_sglue>:
 8004ba4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ba8:	4607      	mov	r7, r0
 8004baa:	4688      	mov	r8, r1
 8004bac:	4614      	mov	r4, r2
 8004bae:	2600      	movs	r6, #0
 8004bb0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004bb4:	f1b9 0901 	subs.w	r9, r9, #1
 8004bb8:	d505      	bpl.n	8004bc6 <_fwalk_sglue+0x22>
 8004bba:	6824      	ldr	r4, [r4, #0]
 8004bbc:	2c00      	cmp	r4, #0
 8004bbe:	d1f7      	bne.n	8004bb0 <_fwalk_sglue+0xc>
 8004bc0:	4630      	mov	r0, r6
 8004bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004bc6:	89ab      	ldrh	r3, [r5, #12]
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	d907      	bls.n	8004bdc <_fwalk_sglue+0x38>
 8004bcc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	d003      	beq.n	8004bdc <_fwalk_sglue+0x38>
 8004bd4:	4629      	mov	r1, r5
 8004bd6:	4638      	mov	r0, r7
 8004bd8:	47c0      	blx	r8
 8004bda:	4306      	orrs	r6, r0
 8004bdc:	3568      	adds	r5, #104	@ 0x68
 8004bde:	e7e9      	b.n	8004bb4 <_fwalk_sglue+0x10>

08004be0 <siprintf>:
 8004be0:	b40e      	push	{r1, r2, r3}
 8004be2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004be6:	b510      	push	{r4, lr}
 8004be8:	2400      	movs	r4, #0
 8004bea:	b09d      	sub	sp, #116	@ 0x74
 8004bec:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004bee:	9002      	str	r0, [sp, #8]
 8004bf0:	9006      	str	r0, [sp, #24]
 8004bf2:	9107      	str	r1, [sp, #28]
 8004bf4:	9104      	str	r1, [sp, #16]
 8004bf6:	4809      	ldr	r0, [pc, #36]	@ (8004c1c <siprintf+0x3c>)
 8004bf8:	4909      	ldr	r1, [pc, #36]	@ (8004c20 <siprintf+0x40>)
 8004bfa:	f853 2b04 	ldr.w	r2, [r3], #4
 8004bfe:	9105      	str	r1, [sp, #20]
 8004c00:	6800      	ldr	r0, [r0, #0]
 8004c02:	a902      	add	r1, sp, #8
 8004c04:	9301      	str	r3, [sp, #4]
 8004c06:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004c08:	f002 f8f4 	bl	8006df4 <_svfiprintf_r>
 8004c0c:	9b02      	ldr	r3, [sp, #8]
 8004c0e:	701c      	strb	r4, [r3, #0]
 8004c10:	b01d      	add	sp, #116	@ 0x74
 8004c12:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c16:	b003      	add	sp, #12
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	20000040 	.word	0x20000040
 8004c20:	ffff0208 	.word	0xffff0208

08004c24 <__sread>:
 8004c24:	b510      	push	{r4, lr}
 8004c26:	460c      	mov	r4, r1
 8004c28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c2c:	f000 fc64 	bl	80054f8 <_read_r>
 8004c30:	2800      	cmp	r0, #0
 8004c32:	bfab      	itete	ge
 8004c34:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004c36:	89a3      	ldrhlt	r3, [r4, #12]
 8004c38:	181b      	addge	r3, r3, r0
 8004c3a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004c3e:	bfac      	ite	ge
 8004c40:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004c42:	81a3      	strhlt	r3, [r4, #12]
 8004c44:	bd10      	pop	{r4, pc}

08004c46 <__seofread>:
 8004c46:	2000      	movs	r0, #0
 8004c48:	4770      	bx	lr

08004c4a <__swrite>:
 8004c4a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c4e:	461f      	mov	r7, r3
 8004c50:	898b      	ldrh	r3, [r1, #12]
 8004c52:	4605      	mov	r5, r0
 8004c54:	05db      	lsls	r3, r3, #23
 8004c56:	460c      	mov	r4, r1
 8004c58:	4616      	mov	r6, r2
 8004c5a:	d505      	bpl.n	8004c68 <__swrite+0x1e>
 8004c5c:	2302      	movs	r3, #2
 8004c5e:	2200      	movs	r2, #0
 8004c60:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c64:	f000 fc36 	bl	80054d4 <_lseek_r>
 8004c68:	89a3      	ldrh	r3, [r4, #12]
 8004c6a:	4632      	mov	r2, r6
 8004c6c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004c70:	81a3      	strh	r3, [r4, #12]
 8004c72:	4628      	mov	r0, r5
 8004c74:	463b      	mov	r3, r7
 8004c76:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004c7a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7e:	f000 bc4d 	b.w	800551c <_write_r>

08004c82 <__sseek>:
 8004c82:	b510      	push	{r4, lr}
 8004c84:	460c      	mov	r4, r1
 8004c86:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c8a:	f000 fc23 	bl	80054d4 <_lseek_r>
 8004c8e:	1c43      	adds	r3, r0, #1
 8004c90:	89a3      	ldrh	r3, [r4, #12]
 8004c92:	bf15      	itete	ne
 8004c94:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004c96:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004c9a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004c9e:	81a3      	strheq	r3, [r4, #12]
 8004ca0:	bf18      	it	ne
 8004ca2:	81a3      	strhne	r3, [r4, #12]
 8004ca4:	bd10      	pop	{r4, pc}

08004ca6 <__sclose>:
 8004ca6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004caa:	f000 bc03 	b.w	80054b4 <_close_r>

08004cae <memset>:
 8004cae:	4603      	mov	r3, r0
 8004cb0:	4402      	add	r2, r0
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	d100      	bne.n	8004cb8 <memset+0xa>
 8004cb6:	4770      	bx	lr
 8004cb8:	f803 1b01 	strb.w	r1, [r3], #1
 8004cbc:	e7f9      	b.n	8004cb2 <memset+0x4>
	...

08004cc0 <localtime>:
 8004cc0:	b538      	push	{r3, r4, r5, lr}
 8004cc2:	4b0b      	ldr	r3, [pc, #44]	@ (8004cf0 <localtime+0x30>)
 8004cc4:	4604      	mov	r4, r0
 8004cc6:	681d      	ldr	r5, [r3, #0]
 8004cc8:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8004cca:	b953      	cbnz	r3, 8004ce2 <localtime+0x22>
 8004ccc:	2024      	movs	r0, #36	@ 0x24
 8004cce:	f001 fb83 	bl	80063d8 <malloc>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	6368      	str	r0, [r5, #52]	@ 0x34
 8004cd6:	b920      	cbnz	r0, 8004ce2 <localtime+0x22>
 8004cd8:	2132      	movs	r1, #50	@ 0x32
 8004cda:	4b06      	ldr	r3, [pc, #24]	@ (8004cf4 <localtime+0x34>)
 8004cdc:	4806      	ldr	r0, [pc, #24]	@ (8004cf8 <localtime+0x38>)
 8004cde:	f000 fc75 	bl	80055cc <__assert_func>
 8004ce2:	4620      	mov	r0, r4
 8004ce4:	6b69      	ldr	r1, [r5, #52]	@ 0x34
 8004ce6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004cea:	f000 b807 	b.w	8004cfc <localtime_r>
 8004cee:	bf00      	nop
 8004cf0:	20000040 	.word	0x20000040
 8004cf4:	0800ab1a 	.word	0x0800ab1a
 8004cf8:	0800ab31 	.word	0x0800ab31

08004cfc <localtime_r>:
 8004cfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004d00:	460c      	mov	r4, r1
 8004d02:	4607      	mov	r7, r0
 8004d04:	f002 fa84 	bl	8007210 <__gettzinfo>
 8004d08:	4621      	mov	r1, r4
 8004d0a:	4605      	mov	r5, r0
 8004d0c:	4638      	mov	r0, r7
 8004d0e:	f002 fa83 	bl	8007218 <gmtime_r>
 8004d12:	6943      	ldr	r3, [r0, #20]
 8004d14:	4604      	mov	r4, r0
 8004d16:	0799      	lsls	r1, r3, #30
 8004d18:	f203 786c 	addw	r8, r3, #1900	@ 0x76c
 8004d1c:	d106      	bne.n	8004d2c <localtime_r+0x30>
 8004d1e:	2264      	movs	r2, #100	@ 0x64
 8004d20:	fb98 f3f2 	sdiv	r3, r8, r2
 8004d24:	fb02 8313 	mls	r3, r2, r3, r8
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d171      	bne.n	8004e10 <localtime_r+0x114>
 8004d2c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004d30:	fb98 f3f2 	sdiv	r3, r8, r2
 8004d34:	fb02 8313 	mls	r3, r2, r3, r8
 8004d38:	fab3 f383 	clz	r3, r3
 8004d3c:	095b      	lsrs	r3, r3, #5
 8004d3e:	425e      	negs	r6, r3
 8004d40:	4b64      	ldr	r3, [pc, #400]	@ (8004ed4 <localtime_r+0x1d8>)
 8004d42:	f006 0630 	and.w	r6, r6, #48	@ 0x30
 8004d46:	441e      	add	r6, r3
 8004d48:	f000 f97a 	bl	8005040 <__tz_lock>
 8004d4c:	f000 f984 	bl	8005058 <_tzset_unlocked>
 8004d50:	4b61      	ldr	r3, [pc, #388]	@ (8004ed8 <localtime_r+0x1dc>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d06a      	beq.n	8004e2e <localtime_r+0x132>
 8004d58:	686b      	ldr	r3, [r5, #4]
 8004d5a:	4543      	cmp	r3, r8
 8004d5c:	d15a      	bne.n	8004e14 <localtime_r+0x118>
 8004d5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d62:	e9d5 0108 	ldrd	r0, r1, [r5, #32]
 8004d66:	682f      	ldr	r7, [r5, #0]
 8004d68:	2f00      	cmp	r7, #0
 8004d6a:	d15b      	bne.n	8004e24 <localtime_r+0x128>
 8004d6c:	4282      	cmp	r2, r0
 8004d6e:	eb73 0101 	sbcs.w	r1, r3, r1
 8004d72:	db5e      	blt.n	8004e32 <localtime_r+0x136>
 8004d74:	2301      	movs	r3, #1
 8004d76:	6223      	str	r3, [r4, #32]
 8004d78:	6d2b      	ldr	r3, [r5, #80]	@ 0x50
 8004d7a:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 8004d7e:	fb93 f0f2 	sdiv	r0, r3, r2
 8004d82:	fb02 3310 	mls	r3, r2, r0, r3
 8004d86:	223c      	movs	r2, #60	@ 0x3c
 8004d88:	fb93 f5f2 	sdiv	r5, r3, r2
 8004d8c:	fb02 3215 	mls	r2, r2, r5, r3
 8004d90:	6823      	ldr	r3, [r4, #0]
 8004d92:	6861      	ldr	r1, [r4, #4]
 8004d94:	1a9b      	subs	r3, r3, r2
 8004d96:	68a2      	ldr	r2, [r4, #8]
 8004d98:	1b49      	subs	r1, r1, r5
 8004d9a:	1a12      	subs	r2, r2, r0
 8004d9c:	2b3b      	cmp	r3, #59	@ 0x3b
 8004d9e:	6023      	str	r3, [r4, #0]
 8004da0:	6061      	str	r1, [r4, #4]
 8004da2:	60a2      	str	r2, [r4, #8]
 8004da4:	dd51      	ble.n	8004e4a <localtime_r+0x14e>
 8004da6:	3101      	adds	r1, #1
 8004da8:	6061      	str	r1, [r4, #4]
 8004daa:	3b3c      	subs	r3, #60	@ 0x3c
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	6863      	ldr	r3, [r4, #4]
 8004db0:	2b3b      	cmp	r3, #59	@ 0x3b
 8004db2:	dd50      	ble.n	8004e56 <localtime_r+0x15a>
 8004db4:	3201      	adds	r2, #1
 8004db6:	60a2      	str	r2, [r4, #8]
 8004db8:	3b3c      	subs	r3, #60	@ 0x3c
 8004dba:	6063      	str	r3, [r4, #4]
 8004dbc:	68a3      	ldr	r3, [r4, #8]
 8004dbe:	2b17      	cmp	r3, #23
 8004dc0:	dd4f      	ble.n	8004e62 <localtime_r+0x166>
 8004dc2:	69e2      	ldr	r2, [r4, #28]
 8004dc4:	3b18      	subs	r3, #24
 8004dc6:	3201      	adds	r2, #1
 8004dc8:	61e2      	str	r2, [r4, #28]
 8004dca:	69a2      	ldr	r2, [r4, #24]
 8004dcc:	60a3      	str	r3, [r4, #8]
 8004dce:	3201      	adds	r2, #1
 8004dd0:	2a07      	cmp	r2, #7
 8004dd2:	bfa8      	it	ge
 8004dd4:	2200      	movge	r2, #0
 8004dd6:	61a2      	str	r2, [r4, #24]
 8004dd8:	68e2      	ldr	r2, [r4, #12]
 8004dda:	6923      	ldr	r3, [r4, #16]
 8004ddc:	3201      	adds	r2, #1
 8004dde:	60e2      	str	r2, [r4, #12]
 8004de0:	f856 1023 	ldr.w	r1, [r6, r3, lsl #2]
 8004de4:	428a      	cmp	r2, r1
 8004de6:	dd0e      	ble.n	8004e06 <localtime_r+0x10a>
 8004de8:	2b0b      	cmp	r3, #11
 8004dea:	eba2 0201 	sub.w	r2, r2, r1
 8004dee:	60e2      	str	r2, [r4, #12]
 8004df0:	f103 0201 	add.w	r2, r3, #1
 8004df4:	bf05      	ittet	eq
 8004df6:	2200      	moveq	r2, #0
 8004df8:	6963      	ldreq	r3, [r4, #20]
 8004dfa:	6122      	strne	r2, [r4, #16]
 8004dfc:	3301      	addeq	r3, #1
 8004dfe:	bf02      	ittt	eq
 8004e00:	6122      	streq	r2, [r4, #16]
 8004e02:	6163      	streq	r3, [r4, #20]
 8004e04:	61e2      	streq	r2, [r4, #28]
 8004e06:	f000 f921 	bl	800504c <__tz_unlock>
 8004e0a:	4620      	mov	r0, r4
 8004e0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004e10:	2301      	movs	r3, #1
 8004e12:	e794      	b.n	8004d3e <localtime_r+0x42>
 8004e14:	4640      	mov	r0, r8
 8004e16:	f000 f861 	bl	8004edc <__tzcalc_limits>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	d19f      	bne.n	8004d5e <localtime_r+0x62>
 8004e1e:	f04f 33ff 	mov.w	r3, #4294967295
 8004e22:	e004      	b.n	8004e2e <localtime_r+0x132>
 8004e24:	4282      	cmp	r2, r0
 8004e26:	eb73 0101 	sbcs.w	r1, r3, r1
 8004e2a:	da02      	bge.n	8004e32 <localtime_r+0x136>
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	6223      	str	r3, [r4, #32]
 8004e30:	e009      	b.n	8004e46 <localtime_r+0x14a>
 8004e32:	e9d5 0112 	ldrd	r0, r1, [r5, #72]	@ 0x48
 8004e36:	4282      	cmp	r2, r0
 8004e38:	418b      	sbcs	r3, r1
 8004e3a:	bfb4      	ite	lt
 8004e3c:	2301      	movlt	r3, #1
 8004e3e:	2300      	movge	r3, #0
 8004e40:	6223      	str	r3, [r4, #32]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d198      	bne.n	8004d78 <localtime_r+0x7c>
 8004e46:	6aab      	ldr	r3, [r5, #40]	@ 0x28
 8004e48:	e797      	b.n	8004d7a <localtime_r+0x7e>
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	daaf      	bge.n	8004dae <localtime_r+0xb2>
 8004e4e:	3901      	subs	r1, #1
 8004e50:	6061      	str	r1, [r4, #4]
 8004e52:	333c      	adds	r3, #60	@ 0x3c
 8004e54:	e7aa      	b.n	8004dac <localtime_r+0xb0>
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	dab0      	bge.n	8004dbc <localtime_r+0xc0>
 8004e5a:	3a01      	subs	r2, #1
 8004e5c:	60a2      	str	r2, [r4, #8]
 8004e5e:	333c      	adds	r3, #60	@ 0x3c
 8004e60:	e7ab      	b.n	8004dba <localtime_r+0xbe>
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	dacf      	bge.n	8004e06 <localtime_r+0x10a>
 8004e66:	69e2      	ldr	r2, [r4, #28]
 8004e68:	3318      	adds	r3, #24
 8004e6a:	3a01      	subs	r2, #1
 8004e6c:	61e2      	str	r2, [r4, #28]
 8004e6e:	69a2      	ldr	r2, [r4, #24]
 8004e70:	60a3      	str	r3, [r4, #8]
 8004e72:	3a01      	subs	r2, #1
 8004e74:	bf48      	it	mi
 8004e76:	2206      	movmi	r2, #6
 8004e78:	61a2      	str	r2, [r4, #24]
 8004e7a:	68e2      	ldr	r2, [r4, #12]
 8004e7c:	3a01      	subs	r2, #1
 8004e7e:	60e2      	str	r2, [r4, #12]
 8004e80:	2a00      	cmp	r2, #0
 8004e82:	d1c0      	bne.n	8004e06 <localtime_r+0x10a>
 8004e84:	6923      	ldr	r3, [r4, #16]
 8004e86:	3b01      	subs	r3, #1
 8004e88:	d405      	bmi.n	8004e96 <localtime_r+0x19a>
 8004e8a:	6123      	str	r3, [r4, #16]
 8004e8c:	6923      	ldr	r3, [r4, #16]
 8004e8e:	f856 3023 	ldr.w	r3, [r6, r3, lsl #2]
 8004e92:	60e3      	str	r3, [r4, #12]
 8004e94:	e7b7      	b.n	8004e06 <localtime_r+0x10a>
 8004e96:	230b      	movs	r3, #11
 8004e98:	6123      	str	r3, [r4, #16]
 8004e9a:	6963      	ldr	r3, [r4, #20]
 8004e9c:	1e5a      	subs	r2, r3, #1
 8004e9e:	6162      	str	r2, [r4, #20]
 8004ea0:	0792      	lsls	r2, r2, #30
 8004ea2:	f203 736b 	addw	r3, r3, #1899	@ 0x76b
 8004ea6:	d105      	bne.n	8004eb4 <localtime_r+0x1b8>
 8004ea8:	2164      	movs	r1, #100	@ 0x64
 8004eaa:	fb93 f2f1 	sdiv	r2, r3, r1
 8004eae:	fb01 3212 	mls	r2, r1, r2, r3
 8004eb2:	b962      	cbnz	r2, 8004ece <localtime_r+0x1d2>
 8004eb4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004eb8:	fb93 f1f2 	sdiv	r1, r3, r2
 8004ebc:	fb02 3311 	mls	r3, r2, r1, r3
 8004ec0:	fab3 f383 	clz	r3, r3
 8004ec4:	095b      	lsrs	r3, r3, #5
 8004ec6:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8004eca:	61e3      	str	r3, [r4, #28]
 8004ecc:	e7de      	b.n	8004e8c <localtime_r+0x190>
 8004ece:	2301      	movs	r3, #1
 8004ed0:	e7f9      	b.n	8004ec6 <localtime_r+0x1ca>
 8004ed2:	bf00      	nop
 8004ed4:	0800ad1c 	.word	0x0800ad1c
 8004ed8:	20000484 	.word	0x20000484

08004edc <__tzcalc_limits>:
 8004edc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ee0:	4604      	mov	r4, r0
 8004ee2:	f002 f995 	bl	8007210 <__gettzinfo>
 8004ee6:	f240 73b1 	movw	r3, #1969	@ 0x7b1
 8004eea:	429c      	cmp	r4, r3
 8004eec:	f340 80a2 	ble.w	8005034 <__tzcalc_limits+0x158>
 8004ef0:	f46f 61f6 	mvn.w	r1, #1968	@ 0x7b0
 8004ef4:	f240 126d 	movw	r2, #365	@ 0x16d
 8004ef8:	1865      	adds	r5, r4, r1
 8004efa:	f2a4 73b2 	subw	r3, r4, #1970	@ 0x7b2
 8004efe:	10ad      	asrs	r5, r5, #2
 8004f00:	fb02 5503 	mla	r5, r2, r3, r5
 8004f04:	f06f 0263 	mvn.w	r2, #99	@ 0x63
 8004f08:	f2a4 736d 	subw	r3, r4, #1901	@ 0x76d
 8004f0c:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f10:	f46f 66c8 	mvn.w	r6, #1600	@ 0x640
 8004f14:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004f18:	441d      	add	r5, r3
 8004f1a:	19a3      	adds	r3, r4, r6
 8004f1c:	fbb3 f3f2 	udiv	r3, r3, r2
 8004f20:	4601      	mov	r1, r0
 8004f22:	4e45      	ldr	r6, [pc, #276]	@ (8005038 <__tzcalc_limits+0x15c>)
 8004f24:	6044      	str	r4, [r0, #4]
 8004f26:	441d      	add	r5, r3
 8004f28:	f100 0750 	add.w	r7, r0, #80	@ 0x50
 8004f2c:	7a0b      	ldrb	r3, [r1, #8]
 8004f2e:	f8d1 c014 	ldr.w	ip, [r1, #20]
 8004f32:	2b4a      	cmp	r3, #74	@ 0x4a
 8004f34:	d138      	bne.n	8004fa8 <__tzcalc_limits+0xcc>
 8004f36:	07a2      	lsls	r2, r4, #30
 8004f38:	eb05 030c 	add.w	r3, r5, ip
 8004f3c:	d106      	bne.n	8004f4c <__tzcalc_limits+0x70>
 8004f3e:	f04f 0e64 	mov.w	lr, #100	@ 0x64
 8004f42:	fb94 f2fe 	sdiv	r2, r4, lr
 8004f46:	fb0e 4212 	mls	r2, lr, r2, r4
 8004f4a:	b932      	cbnz	r2, 8004f5a <__tzcalc_limits+0x7e>
 8004f4c:	f44f 7ec8 	mov.w	lr, #400	@ 0x190
 8004f50:	fb94 f2fe 	sdiv	r2, r4, lr
 8004f54:	fb0e 4212 	mls	r2, lr, r2, r4
 8004f58:	bb1a      	cbnz	r2, 8004fa2 <__tzcalc_limits+0xc6>
 8004f5a:	f1bc 0f3b 	cmp.w	ip, #59	@ 0x3b
 8004f5e:	bfd4      	ite	le
 8004f60:	f04f 0c00 	movle.w	ip, #0
 8004f64:	f04f 0c01 	movgt.w	ip, #1
 8004f68:	4463      	add	r3, ip
 8004f6a:	3b01      	subs	r3, #1
 8004f6c:	698a      	ldr	r2, [r1, #24]
 8004f6e:	ea4f 7ce2 	mov.w	ip, r2, asr #31
 8004f72:	fbc3 2c06 	smlal	r2, ip, r3, r6
 8004f76:	6a8b      	ldr	r3, [r1, #40]	@ 0x28
 8004f78:	18d2      	adds	r2, r2, r3
 8004f7a:	eb4c 73e3 	adc.w	r3, ip, r3, asr #31
 8004f7e:	e9c1 2308 	strd	r2, r3, [r1, #32]
 8004f82:	3128      	adds	r1, #40	@ 0x28
 8004f84:	428f      	cmp	r7, r1
 8004f86:	d1d1      	bne.n	8004f2c <__tzcalc_limits+0x50>
 8004f88:	e9d0 4308 	ldrd	r4, r3, [r0, #32]
 8004f8c:	e9d0 1212 	ldrd	r1, r2, [r0, #72]	@ 0x48
 8004f90:	428c      	cmp	r4, r1
 8004f92:	4193      	sbcs	r3, r2
 8004f94:	bfb4      	ite	lt
 8004f96:	2301      	movlt	r3, #1
 8004f98:	2300      	movge	r3, #0
 8004f9a:	6003      	str	r3, [r0, #0]
 8004f9c:	2001      	movs	r0, #1
 8004f9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004fa2:	f04f 0c00 	mov.w	ip, #0
 8004fa6:	e7df      	b.n	8004f68 <__tzcalc_limits+0x8c>
 8004fa8:	2b44      	cmp	r3, #68	@ 0x44
 8004faa:	d102      	bne.n	8004fb2 <__tzcalc_limits+0xd6>
 8004fac:	eb05 030c 	add.w	r3, r5, ip
 8004fb0:	e7dc      	b.n	8004f6c <__tzcalc_limits+0x90>
 8004fb2:	07a3      	lsls	r3, r4, #30
 8004fb4:	d105      	bne.n	8004fc2 <__tzcalc_limits+0xe6>
 8004fb6:	2264      	movs	r2, #100	@ 0x64
 8004fb8:	fb94 f3f2 	sdiv	r3, r4, r2
 8004fbc:	fb02 4313 	mls	r3, r2, r3, r4
 8004fc0:	bb8b      	cbnz	r3, 8005026 <__tzcalc_limits+0x14a>
 8004fc2:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8004fc6:	fb94 f3f2 	sdiv	r3, r4, r2
 8004fca:	fb02 4313 	mls	r3, r2, r3, r4
 8004fce:	fab3 f383 	clz	r3, r3
 8004fd2:	095b      	lsrs	r3, r3, #5
 8004fd4:	462a      	mov	r2, r5
 8004fd6:	f04f 0800 	mov.w	r8, #0
 8004fda:	f8df e060 	ldr.w	lr, [pc, #96]	@ 800503c <__tzcalc_limits+0x160>
 8004fde:	425b      	negs	r3, r3
 8004fe0:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004fe4:	f8d1 900c 	ldr.w	r9, [r1, #12]
 8004fe8:	4473      	add	r3, lr
 8004fea:	f108 0801 	add.w	r8, r8, #1
 8004fee:	45c1      	cmp	r9, r8
 8004ff0:	f853 e028 	ldr.w	lr, [r3, r8, lsl #2]
 8004ff4:	dc19      	bgt.n	800502a <__tzcalc_limits+0x14e>
 8004ff6:	2307      	movs	r3, #7
 8004ff8:	f102 0804 	add.w	r8, r2, #4
 8004ffc:	fb98 f3f3 	sdiv	r3, r8, r3
 8005000:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 8005004:	eba8 0303 	sub.w	r3, r8, r3
 8005008:	ebbc 0c03 	subs.w	ip, ip, r3
 800500c:	690b      	ldr	r3, [r1, #16]
 800500e:	bf48      	it	mi
 8005010:	f10c 0c07 	addmi.w	ip, ip, #7
 8005014:	3b01      	subs	r3, #1
 8005016:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
 800501a:	449c      	add	ip, r3
 800501c:	45f4      	cmp	ip, lr
 800501e:	da06      	bge.n	800502e <__tzcalc_limits+0x152>
 8005020:	eb02 030c 	add.w	r3, r2, ip
 8005024:	e7a2      	b.n	8004f6c <__tzcalc_limits+0x90>
 8005026:	2301      	movs	r3, #1
 8005028:	e7d4      	b.n	8004fd4 <__tzcalc_limits+0xf8>
 800502a:	4472      	add	r2, lr
 800502c:	e7dd      	b.n	8004fea <__tzcalc_limits+0x10e>
 800502e:	f1ac 0c07 	sub.w	ip, ip, #7
 8005032:	e7f3      	b.n	800501c <__tzcalc_limits+0x140>
 8005034:	2000      	movs	r0, #0
 8005036:	e7b2      	b.n	8004f9e <__tzcalc_limits+0xc2>
 8005038:	00015180 	.word	0x00015180
 800503c:	0800ad18 	.word	0x0800ad18

08005040 <__tz_lock>:
 8005040:	4801      	ldr	r0, [pc, #4]	@ (8005048 <__tz_lock+0x8>)
 8005042:	f000 baa8 	b.w	8005596 <__retarget_lock_acquire>
 8005046:	bf00      	nop
 8005048:	2000048c 	.word	0x2000048c

0800504c <__tz_unlock>:
 800504c:	4801      	ldr	r0, [pc, #4]	@ (8005054 <__tz_unlock+0x8>)
 800504e:	f000 baa4 	b.w	800559a <__retarget_lock_release>
 8005052:	bf00      	nop
 8005054:	2000048c 	.word	0x2000048c

08005058 <_tzset_unlocked>:
 8005058:	4b01      	ldr	r3, [pc, #4]	@ (8005060 <_tzset_unlocked+0x8>)
 800505a:	6818      	ldr	r0, [r3, #0]
 800505c:	f000 b802 	b.w	8005064 <_tzset_unlocked_r>
 8005060:	20000040 	.word	0x20000040

08005064 <_tzset_unlocked_r>:
 8005064:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005068:	b08d      	sub	sp, #52	@ 0x34
 800506a:	4607      	mov	r7, r0
 800506c:	f002 f8d0 	bl	8007210 <__gettzinfo>
 8005070:	496d      	ldr	r1, [pc, #436]	@ (8005228 <_tzset_unlocked_r+0x1c4>)
 8005072:	4604      	mov	r4, r0
 8005074:	4638      	mov	r0, r7
 8005076:	f001 f9a7 	bl	80063c8 <_getenv_r>
 800507a:	4d6c      	ldr	r5, [pc, #432]	@ (800522c <_tzset_unlocked_r+0x1c8>)
 800507c:	4606      	mov	r6, r0
 800507e:	bb10      	cbnz	r0, 80050c6 <_tzset_unlocked_r+0x62>
 8005080:	4b6b      	ldr	r3, [pc, #428]	@ (8005230 <_tzset_unlocked_r+0x1cc>)
 8005082:	4a6c      	ldr	r2, [pc, #432]	@ (8005234 <_tzset_unlocked_r+0x1d0>)
 8005084:	6018      	str	r0, [r3, #0]
 8005086:	4b6c      	ldr	r3, [pc, #432]	@ (8005238 <_tzset_unlocked_r+0x1d4>)
 8005088:	214a      	movs	r1, #74	@ 0x4a
 800508a:	6018      	str	r0, [r3, #0]
 800508c:	4b6b      	ldr	r3, [pc, #428]	@ (800523c <_tzset_unlocked_r+0x1d8>)
 800508e:	e9c4 0003 	strd	r0, r0, [r4, #12]
 8005092:	e9c3 2200 	strd	r2, r2, [r3]
 8005096:	2200      	movs	r2, #0
 8005098:	2300      	movs	r3, #0
 800509a:	e9c4 0005 	strd	r0, r0, [r4, #20]
 800509e:	e9c4 000d 	strd	r0, r0, [r4, #52]	@ 0x34
 80050a2:	e9c4 000f 	strd	r0, r0, [r4, #60]	@ 0x3c
 80050a6:	62a0      	str	r0, [r4, #40]	@ 0x28
 80050a8:	6520      	str	r0, [r4, #80]	@ 0x50
 80050aa:	e9c4 2308 	strd	r2, r3, [r4, #32]
 80050ae:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 80050b2:	6828      	ldr	r0, [r5, #0]
 80050b4:	7221      	strb	r1, [r4, #8]
 80050b6:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 80050ba:	f001 f995 	bl	80063e8 <free>
 80050be:	602e      	str	r6, [r5, #0]
 80050c0:	b00d      	add	sp, #52	@ 0x34
 80050c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050c6:	6829      	ldr	r1, [r5, #0]
 80050c8:	2900      	cmp	r1, #0
 80050ca:	f040 808e 	bne.w	80051ea <_tzset_unlocked_r+0x186>
 80050ce:	6828      	ldr	r0, [r5, #0]
 80050d0:	f001 f98a 	bl	80063e8 <free>
 80050d4:	4630      	mov	r0, r6
 80050d6:	f7fb f845 	bl	8000164 <strlen>
 80050da:	1c41      	adds	r1, r0, #1
 80050dc:	4638      	mov	r0, r7
 80050de:	f001 f9ad 	bl	800643c <_malloc_r>
 80050e2:	6028      	str	r0, [r5, #0]
 80050e4:	2800      	cmp	r0, #0
 80050e6:	f040 8086 	bne.w	80051f6 <_tzset_unlocked_r+0x192>
 80050ea:	2300      	movs	r3, #0
 80050ec:	4a52      	ldr	r2, [pc, #328]	@ (8005238 <_tzset_unlocked_r+0x1d4>)
 80050ee:	2000      	movs	r0, #0
 80050f0:	6013      	str	r3, [r2, #0]
 80050f2:	2100      	movs	r1, #0
 80050f4:	4a52      	ldr	r2, [pc, #328]	@ (8005240 <_tzset_unlocked_r+0x1dc>)
 80050f6:	f8df 8144 	ldr.w	r8, [pc, #324]	@ 800523c <_tzset_unlocked_r+0x1d8>
 80050fa:	e9c4 3303 	strd	r3, r3, [r4, #12]
 80050fe:	e9c8 2200 	strd	r2, r2, [r8]
 8005102:	224a      	movs	r2, #74	@ 0x4a
 8005104:	e9c4 3305 	strd	r3, r3, [r4, #20]
 8005108:	e9c4 0108 	strd	r0, r1, [r4, #32]
 800510c:	e9c4 330d 	strd	r3, r3, [r4, #52]	@ 0x34
 8005110:	e9c4 330f 	strd	r3, r3, [r4, #60]	@ 0x3c
 8005114:	e9c4 0112 	strd	r0, r1, [r4, #72]	@ 0x48
 8005118:	f8df a114 	ldr.w	sl, [pc, #276]	@ 8005230 <_tzset_unlocked_r+0x1cc>
 800511c:	7222      	strb	r2, [r4, #8]
 800511e:	f8ca 3000 	str.w	r3, [sl]
 8005122:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005124:	f884 2030 	strb.w	r2, [r4, #48]	@ 0x30
 8005128:	6523      	str	r3, [r4, #80]	@ 0x50
 800512a:	7833      	ldrb	r3, [r6, #0]
 800512c:	2b3a      	cmp	r3, #58	@ 0x3a
 800512e:	bf08      	it	eq
 8005130:	3601      	addeq	r6, #1
 8005132:	7833      	ldrb	r3, [r6, #0]
 8005134:	2b3c      	cmp	r3, #60	@ 0x3c
 8005136:	d162      	bne.n	80051fe <_tzset_unlocked_r+0x19a>
 8005138:	1c75      	adds	r5, r6, #1
 800513a:	4628      	mov	r0, r5
 800513c:	4a41      	ldr	r2, [pc, #260]	@ (8005244 <_tzset_unlocked_r+0x1e0>)
 800513e:	4942      	ldr	r1, [pc, #264]	@ (8005248 <_tzset_unlocked_r+0x1e4>)
 8005140:	ab0a      	add	r3, sp, #40	@ 0x28
 8005142:	f002 f80d 	bl	8007160 <siscanf>
 8005146:	2800      	cmp	r0, #0
 8005148:	ddba      	ble.n	80050c0 <_tzset_unlocked_r+0x5c>
 800514a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800514c:	1eda      	subs	r2, r3, #3
 800514e:	2a07      	cmp	r2, #7
 8005150:	d8b6      	bhi.n	80050c0 <_tzset_unlocked_r+0x5c>
 8005152:	5ceb      	ldrb	r3, [r5, r3]
 8005154:	2b3e      	cmp	r3, #62	@ 0x3e
 8005156:	d1b3      	bne.n	80050c0 <_tzset_unlocked_r+0x5c>
 8005158:	3602      	adds	r6, #2
 800515a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800515c:	18f5      	adds	r5, r6, r3
 800515e:	5cf3      	ldrb	r3, [r6, r3]
 8005160:	2b2d      	cmp	r3, #45	@ 0x2d
 8005162:	d15a      	bne.n	800521a <_tzset_unlocked_r+0x1b6>
 8005164:	f04f 39ff 	mov.w	r9, #4294967295
 8005168:	3501      	adds	r5, #1
 800516a:	2300      	movs	r3, #0
 800516c:	af08      	add	r7, sp, #32
 800516e:	f8ad 301e 	strh.w	r3, [sp, #30]
 8005172:	f8ad 3020 	strh.w	r3, [sp, #32]
 8005176:	ab0a      	add	r3, sp, #40	@ 0x28
 8005178:	e9cd 3701 	strd	r3, r7, [sp, #4]
 800517c:	9303      	str	r3, [sp, #12]
 800517e:	f10d 031e 	add.w	r3, sp, #30
 8005182:	9300      	str	r3, [sp, #0]
 8005184:	4628      	mov	r0, r5
 8005186:	4931      	ldr	r1, [pc, #196]	@ (800524c <_tzset_unlocked_r+0x1e8>)
 8005188:	ab0a      	add	r3, sp, #40	@ 0x28
 800518a:	aa07      	add	r2, sp, #28
 800518c:	f001 ffe8 	bl	8007160 <siscanf>
 8005190:	2800      	cmp	r0, #0
 8005192:	dd95      	ble.n	80050c0 <_tzset_unlocked_r+0x5c>
 8005194:	223c      	movs	r2, #60	@ 0x3c
 8005196:	f8bd 301e 	ldrh.w	r3, [sp, #30]
 800519a:	f8bd 6020 	ldrh.w	r6, [sp, #32]
 800519e:	fb02 6603 	mla	r6, r2, r3, r6
 80051a2:	f44f 6261 	mov.w	r2, #3600	@ 0xe10
 80051a6:	f8bd 301c 	ldrh.w	r3, [sp, #28]
 80051aa:	fb02 6603 	mla	r6, r2, r3, r6
 80051ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80051b0:	fb09 f606 	mul.w	r6, r9, r6
 80051b4:	eb05 0903 	add.w	r9, r5, r3
 80051b8:	5ceb      	ldrb	r3, [r5, r3]
 80051ba:	2b3c      	cmp	r3, #60	@ 0x3c
 80051bc:	f040 80e8 	bne.w	8005390 <_tzset_unlocked_r+0x32c>
 80051c0:	f109 0501 	add.w	r5, r9, #1
 80051c4:	4628      	mov	r0, r5
 80051c6:	4a22      	ldr	r2, [pc, #136]	@ (8005250 <_tzset_unlocked_r+0x1ec>)
 80051c8:	491f      	ldr	r1, [pc, #124]	@ (8005248 <_tzset_unlocked_r+0x1e4>)
 80051ca:	ab0a      	add	r3, sp, #40	@ 0x28
 80051cc:	f001 ffc8 	bl	8007160 <siscanf>
 80051d0:	2800      	cmp	r0, #0
 80051d2:	dc41      	bgt.n	8005258 <_tzset_unlocked_r+0x1f4>
 80051d4:	f899 3001 	ldrb.w	r3, [r9, #1]
 80051d8:	2b3e      	cmp	r3, #62	@ 0x3e
 80051da:	d13d      	bne.n	8005258 <_tzset_unlocked_r+0x1f4>
 80051dc:	4b19      	ldr	r3, [pc, #100]	@ (8005244 <_tzset_unlocked_r+0x1e0>)
 80051de:	62a6      	str	r6, [r4, #40]	@ 0x28
 80051e0:	e9c8 3300 	strd	r3, r3, [r8]
 80051e4:	f8ca 6000 	str.w	r6, [sl]
 80051e8:	e76a      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 80051ea:	f7fa ffb1 	bl	8000150 <strcmp>
 80051ee:	2800      	cmp	r0, #0
 80051f0:	f47f af6d 	bne.w	80050ce <_tzset_unlocked_r+0x6a>
 80051f4:	e764      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 80051f6:	4631      	mov	r1, r6
 80051f8:	f000 f9d1 	bl	800559e <strcpy>
 80051fc:	e775      	b.n	80050ea <_tzset_unlocked_r+0x86>
 80051fe:	4630      	mov	r0, r6
 8005200:	4a10      	ldr	r2, [pc, #64]	@ (8005244 <_tzset_unlocked_r+0x1e0>)
 8005202:	4914      	ldr	r1, [pc, #80]	@ (8005254 <_tzset_unlocked_r+0x1f0>)
 8005204:	ab0a      	add	r3, sp, #40	@ 0x28
 8005206:	f001 ffab 	bl	8007160 <siscanf>
 800520a:	2800      	cmp	r0, #0
 800520c:	f77f af58 	ble.w	80050c0 <_tzset_unlocked_r+0x5c>
 8005210:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005212:	3b03      	subs	r3, #3
 8005214:	2b07      	cmp	r3, #7
 8005216:	d9a0      	bls.n	800515a <_tzset_unlocked_r+0xf6>
 8005218:	e752      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 800521a:	2b2b      	cmp	r3, #43	@ 0x2b
 800521c:	f04f 0901 	mov.w	r9, #1
 8005220:	bf08      	it	eq
 8005222:	3501      	addeq	r5, #1
 8005224:	e7a1      	b.n	800516a <_tzset_unlocked_r+0x106>
 8005226:	bf00      	nop
 8005228:	0800ab8a 	.word	0x0800ab8a
 800522c:	20000464 	.word	0x20000464
 8005230:	20000480 	.word	0x20000480
 8005234:	0800ab8d 	.word	0x0800ab8d
 8005238:	20000484 	.word	0x20000484
 800523c:	20000038 	.word	0x20000038
 8005240:	0800ac13 	.word	0x0800ac13
 8005244:	20000474 	.word	0x20000474
 8005248:	0800ab91 	.word	0x0800ab91
 800524c:	0800abc6 	.word	0x0800abc6
 8005250:	20000468 	.word	0x20000468
 8005254:	0800aba4 	.word	0x0800aba4
 8005258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800525a:	1eda      	subs	r2, r3, #3
 800525c:	2a07      	cmp	r2, #7
 800525e:	f63f af2f 	bhi.w	80050c0 <_tzset_unlocked_r+0x5c>
 8005262:	5ceb      	ldrb	r3, [r5, r3]
 8005264:	2b3e      	cmp	r3, #62	@ 0x3e
 8005266:	f47f af2b 	bne.w	80050c0 <_tzset_unlocked_r+0x5c>
 800526a:	f109 0902 	add.w	r9, r9, #2
 800526e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005270:	eb09 0503 	add.w	r5, r9, r3
 8005274:	f819 3003 	ldrb.w	r3, [r9, r3]
 8005278:	2b2d      	cmp	r3, #45	@ 0x2d
 800527a:	f040 8098 	bne.w	80053ae <_tzset_unlocked_r+0x34a>
 800527e:	f04f 39ff 	mov.w	r9, #4294967295
 8005282:	3501      	adds	r5, #1
 8005284:	2300      	movs	r3, #0
 8005286:	f8ad 301c 	strh.w	r3, [sp, #28]
 800528a:	f8ad 301e 	strh.w	r3, [sp, #30]
 800528e:	f8ad 3020 	strh.w	r3, [sp, #32]
 8005292:	930a      	str	r3, [sp, #40]	@ 0x28
 8005294:	ab0a      	add	r3, sp, #40	@ 0x28
 8005296:	e9cd 7302 	strd	r7, r3, [sp, #8]
 800529a:	9301      	str	r3, [sp, #4]
 800529c:	f10d 031e 	add.w	r3, sp, #30
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	4628      	mov	r0, r5
 80052a4:	497a      	ldr	r1, [pc, #488]	@ (8005490 <_tzset_unlocked_r+0x42c>)
 80052a6:	ab0a      	add	r3, sp, #40	@ 0x28
 80052a8:	aa07      	add	r2, sp, #28
 80052aa:	f001 ff59 	bl	8007160 <siscanf>
 80052ae:	2800      	cmp	r0, #0
 80052b0:	f300 8083 	bgt.w	80053ba <_tzset_unlocked_r+0x356>
 80052b4:	f5a6 6361 	sub.w	r3, r6, #3600	@ 0xe10
 80052b8:	4627      	mov	r7, r4
 80052ba:	f04f 0b00 	mov.w	fp, #0
 80052be:	9304      	str	r3, [sp, #16]
 80052c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80052c2:	441d      	add	r5, r3
 80052c4:	782b      	ldrb	r3, [r5, #0]
 80052c6:	2b2c      	cmp	r3, #44	@ 0x2c
 80052c8:	bf08      	it	eq
 80052ca:	3501      	addeq	r5, #1
 80052cc:	f895 9000 	ldrb.w	r9, [r5]
 80052d0:	f1b9 0f4d 	cmp.w	r9, #77	@ 0x4d
 80052d4:	f040 8084 	bne.w	80053e0 <_tzset_unlocked_r+0x37c>
 80052d8:	ab0a      	add	r3, sp, #40	@ 0x28
 80052da:	f10d 0226 	add.w	r2, sp, #38	@ 0x26
 80052de:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80052e2:	aa09      	add	r2, sp, #36	@ 0x24
 80052e4:	9200      	str	r2, [sp, #0]
 80052e6:	4628      	mov	r0, r5
 80052e8:	496a      	ldr	r1, [pc, #424]	@ (8005494 <_tzset_unlocked_r+0x430>)
 80052ea:	9303      	str	r3, [sp, #12]
 80052ec:	f10d 0222 	add.w	r2, sp, #34	@ 0x22
 80052f0:	f001 ff36 	bl	8007160 <siscanf>
 80052f4:	2803      	cmp	r0, #3
 80052f6:	f47f aee3 	bne.w	80050c0 <_tzset_unlocked_r+0x5c>
 80052fa:	f8bd 1022 	ldrh.w	r1, [sp, #34]	@ 0x22
 80052fe:	1e4b      	subs	r3, r1, #1
 8005300:	2b0b      	cmp	r3, #11
 8005302:	f63f aedd 	bhi.w	80050c0 <_tzset_unlocked_r+0x5c>
 8005306:	f8bd 2024 	ldrh.w	r2, [sp, #36]	@ 0x24
 800530a:	1e53      	subs	r3, r2, #1
 800530c:	2b04      	cmp	r3, #4
 800530e:	f63f aed7 	bhi.w	80050c0 <_tzset_unlocked_r+0x5c>
 8005312:	f8bd 3026 	ldrh.w	r3, [sp, #38]	@ 0x26
 8005316:	2b06      	cmp	r3, #6
 8005318:	f63f aed2 	bhi.w	80050c0 <_tzset_unlocked_r+0x5c>
 800531c:	e9c7 1203 	strd	r1, r2, [r7, #12]
 8005320:	f887 9008 	strb.w	r9, [r7, #8]
 8005324:	617b      	str	r3, [r7, #20]
 8005326:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005328:	eb05 0903 	add.w	r9, r5, r3
 800532c:	2500      	movs	r5, #0
 800532e:	f04f 0302 	mov.w	r3, #2
 8005332:	f8ad 501e 	strh.w	r5, [sp, #30]
 8005336:	f8ad 301c 	strh.w	r3, [sp, #28]
 800533a:	f8ad 5020 	strh.w	r5, [sp, #32]
 800533e:	950a      	str	r5, [sp, #40]	@ 0x28
 8005340:	f899 3000 	ldrb.w	r3, [r9]
 8005344:	2b2f      	cmp	r3, #47	@ 0x2f
 8005346:	d177      	bne.n	8005438 <_tzset_unlocked_r+0x3d4>
 8005348:	ab0a      	add	r3, sp, #40	@ 0x28
 800534a:	aa08      	add	r2, sp, #32
 800534c:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005350:	f10d 021e 	add.w	r2, sp, #30
 8005354:	9200      	str	r2, [sp, #0]
 8005356:	4648      	mov	r0, r9
 8005358:	494f      	ldr	r1, [pc, #316]	@ (8005498 <_tzset_unlocked_r+0x434>)
 800535a:	9303      	str	r3, [sp, #12]
 800535c:	aa07      	add	r2, sp, #28
 800535e:	f001 feff 	bl	8007160 <siscanf>
 8005362:	42a8      	cmp	r0, r5
 8005364:	dc68      	bgt.n	8005438 <_tzset_unlocked_r+0x3d4>
 8005366:	214a      	movs	r1, #74	@ 0x4a
 8005368:	2200      	movs	r2, #0
 800536a:	2300      	movs	r3, #0
 800536c:	e9c4 5503 	strd	r5, r5, [r4, #12]
 8005370:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8005374:	e9c4 2308 	strd	r2, r3, [r4, #32]
 8005378:	e9c4 550d 	strd	r5, r5, [r4, #52]	@ 0x34
 800537c:	e9c4 550f 	strd	r5, r5, [r4, #60]	@ 0x3c
 8005380:	e9c4 2312 	strd	r2, r3, [r4, #72]	@ 0x48
 8005384:	7221      	strb	r1, [r4, #8]
 8005386:	62a5      	str	r5, [r4, #40]	@ 0x28
 8005388:	f884 1030 	strb.w	r1, [r4, #48]	@ 0x30
 800538c:	6525      	str	r5, [r4, #80]	@ 0x50
 800538e:	e697      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 8005390:	4648      	mov	r0, r9
 8005392:	4a42      	ldr	r2, [pc, #264]	@ (800549c <_tzset_unlocked_r+0x438>)
 8005394:	4942      	ldr	r1, [pc, #264]	@ (80054a0 <_tzset_unlocked_r+0x43c>)
 8005396:	ab0a      	add	r3, sp, #40	@ 0x28
 8005398:	f001 fee2 	bl	8007160 <siscanf>
 800539c:	2800      	cmp	r0, #0
 800539e:	f77f af1d 	ble.w	80051dc <_tzset_unlocked_r+0x178>
 80053a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80053a4:	3b03      	subs	r3, #3
 80053a6:	2b07      	cmp	r3, #7
 80053a8:	f67f af61 	bls.w	800526e <_tzset_unlocked_r+0x20a>
 80053ac:	e688      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 80053ae:	2b2b      	cmp	r3, #43	@ 0x2b
 80053b0:	f04f 0901 	mov.w	r9, #1
 80053b4:	bf08      	it	eq
 80053b6:	3501      	addeq	r5, #1
 80053b8:	e764      	b.n	8005284 <_tzset_unlocked_r+0x220>
 80053ba:	213c      	movs	r1, #60	@ 0x3c
 80053bc:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 80053c0:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 80053c4:	fb01 3302 	mla	r3, r1, r2, r3
 80053c8:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 80053cc:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 80053d0:	fb01 3302 	mla	r3, r1, r2, r3
 80053d4:	fb09 f303 	mul.w	r3, r9, r3
 80053d8:	e76e      	b.n	80052b8 <_tzset_unlocked_r+0x254>
 80053da:	f04f 0b01 	mov.w	fp, #1
 80053de:	e771      	b.n	80052c4 <_tzset_unlocked_r+0x260>
 80053e0:	f1b9 0f4a 	cmp.w	r9, #74	@ 0x4a
 80053e4:	bf0a      	itet	eq
 80053e6:	464b      	moveq	r3, r9
 80053e8:	2344      	movne	r3, #68	@ 0x44
 80053ea:	3501      	addeq	r5, #1
 80053ec:	220a      	movs	r2, #10
 80053ee:	4628      	mov	r0, r5
 80053f0:	a90b      	add	r1, sp, #44	@ 0x2c
 80053f2:	9305      	str	r3, [sp, #20]
 80053f4:	f001 fc98 	bl	8006d28 <strtoul>
 80053f8:	f8dd 902c 	ldr.w	r9, [sp, #44]	@ 0x2c
 80053fc:	9b05      	ldr	r3, [sp, #20]
 80053fe:	45a9      	cmp	r9, r5
 8005400:	f8ad 0026 	strh.w	r0, [sp, #38]	@ 0x26
 8005404:	d114      	bne.n	8005430 <_tzset_unlocked_r+0x3cc>
 8005406:	234d      	movs	r3, #77	@ 0x4d
 8005408:	f1bb 0f00 	cmp.w	fp, #0
 800540c:	d107      	bne.n	800541e <_tzset_unlocked_r+0x3ba>
 800540e:	2103      	movs	r1, #3
 8005410:	7223      	strb	r3, [r4, #8]
 8005412:	2302      	movs	r3, #2
 8005414:	f8c4 b014 	str.w	fp, [r4, #20]
 8005418:	e9c4 1303 	strd	r1, r3, [r4, #12]
 800541c:	e786      	b.n	800532c <_tzset_unlocked_r+0x2c8>
 800541e:	220b      	movs	r2, #11
 8005420:	f884 3030 	strb.w	r3, [r4, #48]	@ 0x30
 8005424:	2301      	movs	r3, #1
 8005426:	e9c4 230d 	strd	r2, r3, [r4, #52]	@ 0x34
 800542a:	2300      	movs	r3, #0
 800542c:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800542e:	e77d      	b.n	800532c <_tzset_unlocked_r+0x2c8>
 8005430:	b280      	uxth	r0, r0
 8005432:	723b      	strb	r3, [r7, #8]
 8005434:	6178      	str	r0, [r7, #20]
 8005436:	e779      	b.n	800532c <_tzset_unlocked_r+0x2c8>
 8005438:	213c      	movs	r1, #60	@ 0x3c
 800543a:	f8bd 201e 	ldrh.w	r2, [sp, #30]
 800543e:	f8bd 3020 	ldrh.w	r3, [sp, #32]
 8005442:	3728      	adds	r7, #40	@ 0x28
 8005444:	fb01 3302 	mla	r3, r1, r2, r3
 8005448:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800544c:	f8bd 201c 	ldrh.w	r2, [sp, #28]
 8005450:	fb01 3302 	mla	r3, r1, r2, r3
 8005454:	f847 3c10 	str.w	r3, [r7, #-16]
 8005458:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 800545a:	444d      	add	r5, r9
 800545c:	f1bb 0f00 	cmp.w	fp, #0
 8005460:	d0bb      	beq.n	80053da <_tzset_unlocked_r+0x376>
 8005462:	9b04      	ldr	r3, [sp, #16]
 8005464:	6860      	ldr	r0, [r4, #4]
 8005466:	6523      	str	r3, [r4, #80]	@ 0x50
 8005468:	4b0e      	ldr	r3, [pc, #56]	@ (80054a4 <_tzset_unlocked_r+0x440>)
 800546a:	62a6      	str	r6, [r4, #40]	@ 0x28
 800546c:	f8c8 3000 	str.w	r3, [r8]
 8005470:	4b0a      	ldr	r3, [pc, #40]	@ (800549c <_tzset_unlocked_r+0x438>)
 8005472:	f8c8 3004 	str.w	r3, [r8, #4]
 8005476:	f7ff fd31 	bl	8004edc <__tzcalc_limits>
 800547a:	6aa2      	ldr	r2, [r4, #40]	@ 0x28
 800547c:	6d23      	ldr	r3, [r4, #80]	@ 0x50
 800547e:	f8ca 2000 	str.w	r2, [sl]
 8005482:	1a9b      	subs	r3, r3, r2
 8005484:	bf18      	it	ne
 8005486:	2301      	movne	r3, #1
 8005488:	4a07      	ldr	r2, [pc, #28]	@ (80054a8 <_tzset_unlocked_r+0x444>)
 800548a:	6013      	str	r3, [r2, #0]
 800548c:	e618      	b.n	80050c0 <_tzset_unlocked_r+0x5c>
 800548e:	bf00      	nop
 8005490:	0800abc6 	.word	0x0800abc6
 8005494:	0800abb2 	.word	0x0800abb2
 8005498:	0800abc5 	.word	0x0800abc5
 800549c:	20000468 	.word	0x20000468
 80054a0:	0800aba4 	.word	0x0800aba4
 80054a4:	20000474 	.word	0x20000474
 80054a8:	20000484 	.word	0x20000484

080054ac <_localeconv_r>:
 80054ac:	4800      	ldr	r0, [pc, #0]	@ (80054b0 <_localeconv_r+0x4>)
 80054ae:	4770      	bx	lr
 80054b0:	200001d8 	.word	0x200001d8

080054b4 <_close_r>:
 80054b4:	b538      	push	{r3, r4, r5, lr}
 80054b6:	2300      	movs	r3, #0
 80054b8:	4d05      	ldr	r5, [pc, #20]	@ (80054d0 <_close_r+0x1c>)
 80054ba:	4604      	mov	r4, r0
 80054bc:	4608      	mov	r0, r1
 80054be:	602b      	str	r3, [r5, #0]
 80054c0:	f7fc f903 	bl	80016ca <_close>
 80054c4:	1c43      	adds	r3, r0, #1
 80054c6:	d102      	bne.n	80054ce <_close_r+0x1a>
 80054c8:	682b      	ldr	r3, [r5, #0]
 80054ca:	b103      	cbz	r3, 80054ce <_close_r+0x1a>
 80054cc:	6023      	str	r3, [r4, #0]
 80054ce:	bd38      	pop	{r3, r4, r5, pc}
 80054d0:	20000488 	.word	0x20000488

080054d4 <_lseek_r>:
 80054d4:	b538      	push	{r3, r4, r5, lr}
 80054d6:	4604      	mov	r4, r0
 80054d8:	4608      	mov	r0, r1
 80054da:	4611      	mov	r1, r2
 80054dc:	2200      	movs	r2, #0
 80054de:	4d05      	ldr	r5, [pc, #20]	@ (80054f4 <_lseek_r+0x20>)
 80054e0:	602a      	str	r2, [r5, #0]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f7fc f915 	bl	8001712 <_lseek>
 80054e8:	1c43      	adds	r3, r0, #1
 80054ea:	d102      	bne.n	80054f2 <_lseek_r+0x1e>
 80054ec:	682b      	ldr	r3, [r5, #0]
 80054ee:	b103      	cbz	r3, 80054f2 <_lseek_r+0x1e>
 80054f0:	6023      	str	r3, [r4, #0]
 80054f2:	bd38      	pop	{r3, r4, r5, pc}
 80054f4:	20000488 	.word	0x20000488

080054f8 <_read_r>:
 80054f8:	b538      	push	{r3, r4, r5, lr}
 80054fa:	4604      	mov	r4, r0
 80054fc:	4608      	mov	r0, r1
 80054fe:	4611      	mov	r1, r2
 8005500:	2200      	movs	r2, #0
 8005502:	4d05      	ldr	r5, [pc, #20]	@ (8005518 <_read_r+0x20>)
 8005504:	602a      	str	r2, [r5, #0]
 8005506:	461a      	mov	r2, r3
 8005508:	f7fc f8a6 	bl	8001658 <_read>
 800550c:	1c43      	adds	r3, r0, #1
 800550e:	d102      	bne.n	8005516 <_read_r+0x1e>
 8005510:	682b      	ldr	r3, [r5, #0]
 8005512:	b103      	cbz	r3, 8005516 <_read_r+0x1e>
 8005514:	6023      	str	r3, [r4, #0]
 8005516:	bd38      	pop	{r3, r4, r5, pc}
 8005518:	20000488 	.word	0x20000488

0800551c <_write_r>:
 800551c:	b538      	push	{r3, r4, r5, lr}
 800551e:	4604      	mov	r4, r0
 8005520:	4608      	mov	r0, r1
 8005522:	4611      	mov	r1, r2
 8005524:	2200      	movs	r2, #0
 8005526:	4d05      	ldr	r5, [pc, #20]	@ (800553c <_write_r+0x20>)
 8005528:	602a      	str	r2, [r5, #0]
 800552a:	461a      	mov	r2, r3
 800552c:	f7fc f8b1 	bl	8001692 <_write>
 8005530:	1c43      	adds	r3, r0, #1
 8005532:	d102      	bne.n	800553a <_write_r+0x1e>
 8005534:	682b      	ldr	r3, [r5, #0]
 8005536:	b103      	cbz	r3, 800553a <_write_r+0x1e>
 8005538:	6023      	str	r3, [r4, #0]
 800553a:	bd38      	pop	{r3, r4, r5, pc}
 800553c:	20000488 	.word	0x20000488

08005540 <__errno>:
 8005540:	4b01      	ldr	r3, [pc, #4]	@ (8005548 <__errno+0x8>)
 8005542:	6818      	ldr	r0, [r3, #0]
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	20000040 	.word	0x20000040

0800554c <__libc_init_array>:
 800554c:	b570      	push	{r4, r5, r6, lr}
 800554e:	2600      	movs	r6, #0
 8005550:	4d0c      	ldr	r5, [pc, #48]	@ (8005584 <__libc_init_array+0x38>)
 8005552:	4c0d      	ldr	r4, [pc, #52]	@ (8005588 <__libc_init_array+0x3c>)
 8005554:	1b64      	subs	r4, r4, r5
 8005556:	10a4      	asrs	r4, r4, #2
 8005558:	42a6      	cmp	r6, r4
 800555a:	d109      	bne.n	8005570 <__libc_init_array+0x24>
 800555c:	f002 fe44 	bl	80081e8 <_init>
 8005560:	2600      	movs	r6, #0
 8005562:	4d0a      	ldr	r5, [pc, #40]	@ (800558c <__libc_init_array+0x40>)
 8005564:	4c0a      	ldr	r4, [pc, #40]	@ (8005590 <__libc_init_array+0x44>)
 8005566:	1b64      	subs	r4, r4, r5
 8005568:	10a4      	asrs	r4, r4, #2
 800556a:	42a6      	cmp	r6, r4
 800556c:	d105      	bne.n	800557a <__libc_init_array+0x2e>
 800556e:	bd70      	pop	{r4, r5, r6, pc}
 8005570:	f855 3b04 	ldr.w	r3, [r5], #4
 8005574:	4798      	blx	r3
 8005576:	3601      	adds	r6, #1
 8005578:	e7ee      	b.n	8005558 <__libc_init_array+0xc>
 800557a:	f855 3b04 	ldr.w	r3, [r5], #4
 800557e:	4798      	blx	r3
 8005580:	3601      	adds	r6, #1
 8005582:	e7f2      	b.n	800556a <__libc_init_array+0x1e>
 8005584:	0800af84 	.word	0x0800af84
 8005588:	0800af84 	.word	0x0800af84
 800558c:	0800af84 	.word	0x0800af84
 8005590:	0800af88 	.word	0x0800af88

08005594 <__retarget_lock_init_recursive>:
 8005594:	4770      	bx	lr

08005596 <__retarget_lock_acquire>:
 8005596:	4770      	bx	lr

08005598 <__retarget_lock_acquire_recursive>:
 8005598:	4770      	bx	lr

0800559a <__retarget_lock_release>:
 800559a:	4770      	bx	lr

0800559c <__retarget_lock_release_recursive>:
 800559c:	4770      	bx	lr

0800559e <strcpy>:
 800559e:	4603      	mov	r3, r0
 80055a0:	f811 2b01 	ldrb.w	r2, [r1], #1
 80055a4:	f803 2b01 	strb.w	r2, [r3], #1
 80055a8:	2a00      	cmp	r2, #0
 80055aa:	d1f9      	bne.n	80055a0 <strcpy+0x2>
 80055ac:	4770      	bx	lr

080055ae <memchr>:
 80055ae:	4603      	mov	r3, r0
 80055b0:	b510      	push	{r4, lr}
 80055b2:	b2c9      	uxtb	r1, r1
 80055b4:	4402      	add	r2, r0
 80055b6:	4293      	cmp	r3, r2
 80055b8:	4618      	mov	r0, r3
 80055ba:	d101      	bne.n	80055c0 <memchr+0x12>
 80055bc:	2000      	movs	r0, #0
 80055be:	e003      	b.n	80055c8 <memchr+0x1a>
 80055c0:	7804      	ldrb	r4, [r0, #0]
 80055c2:	3301      	adds	r3, #1
 80055c4:	428c      	cmp	r4, r1
 80055c6:	d1f6      	bne.n	80055b6 <memchr+0x8>
 80055c8:	bd10      	pop	{r4, pc}
	...

080055cc <__assert_func>:
 80055cc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80055ce:	4614      	mov	r4, r2
 80055d0:	461a      	mov	r2, r3
 80055d2:	4b09      	ldr	r3, [pc, #36]	@ (80055f8 <__assert_func+0x2c>)
 80055d4:	4605      	mov	r5, r0
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68d8      	ldr	r0, [r3, #12]
 80055da:	b14c      	cbz	r4, 80055f0 <__assert_func+0x24>
 80055dc:	4b07      	ldr	r3, [pc, #28]	@ (80055fc <__assert_func+0x30>)
 80055de:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80055e2:	9100      	str	r1, [sp, #0]
 80055e4:	462b      	mov	r3, r5
 80055e6:	4906      	ldr	r1, [pc, #24]	@ (8005600 <__assert_func+0x34>)
 80055e8:	f001 fda8 	bl	800713c <fiprintf>
 80055ec:	f001 feda 	bl	80073a4 <abort>
 80055f0:	4b04      	ldr	r3, [pc, #16]	@ (8005604 <__assert_func+0x38>)
 80055f2:	461c      	mov	r4, r3
 80055f4:	e7f3      	b.n	80055de <__assert_func+0x12>
 80055f6:	bf00      	nop
 80055f8:	20000040 	.word	0x20000040
 80055fc:	0800abd8 	.word	0x0800abd8
 8005600:	0800abe5 	.word	0x0800abe5
 8005604:	0800ac13 	.word	0x0800ac13

08005608 <quorem>:
 8005608:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800560c:	6903      	ldr	r3, [r0, #16]
 800560e:	690c      	ldr	r4, [r1, #16]
 8005610:	4607      	mov	r7, r0
 8005612:	42a3      	cmp	r3, r4
 8005614:	db7e      	blt.n	8005714 <quorem+0x10c>
 8005616:	3c01      	subs	r4, #1
 8005618:	00a3      	lsls	r3, r4, #2
 800561a:	f100 0514 	add.w	r5, r0, #20
 800561e:	f101 0814 	add.w	r8, r1, #20
 8005622:	9300      	str	r3, [sp, #0]
 8005624:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005628:	9301      	str	r3, [sp, #4]
 800562a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800562e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005632:	3301      	adds	r3, #1
 8005634:	429a      	cmp	r2, r3
 8005636:	fbb2 f6f3 	udiv	r6, r2, r3
 800563a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800563e:	d32e      	bcc.n	800569e <quorem+0x96>
 8005640:	f04f 0a00 	mov.w	sl, #0
 8005644:	46c4      	mov	ip, r8
 8005646:	46ae      	mov	lr, r5
 8005648:	46d3      	mov	fp, sl
 800564a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800564e:	b298      	uxth	r0, r3
 8005650:	fb06 a000 	mla	r0, r6, r0, sl
 8005654:	0c1b      	lsrs	r3, r3, #16
 8005656:	0c02      	lsrs	r2, r0, #16
 8005658:	fb06 2303 	mla	r3, r6, r3, r2
 800565c:	f8de 2000 	ldr.w	r2, [lr]
 8005660:	b280      	uxth	r0, r0
 8005662:	b292      	uxth	r2, r2
 8005664:	1a12      	subs	r2, r2, r0
 8005666:	445a      	add	r2, fp
 8005668:	f8de 0000 	ldr.w	r0, [lr]
 800566c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005670:	b29b      	uxth	r3, r3
 8005672:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005676:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800567a:	b292      	uxth	r2, r2
 800567c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005680:	45e1      	cmp	r9, ip
 8005682:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005686:	f84e 2b04 	str.w	r2, [lr], #4
 800568a:	d2de      	bcs.n	800564a <quorem+0x42>
 800568c:	9b00      	ldr	r3, [sp, #0]
 800568e:	58eb      	ldr	r3, [r5, r3]
 8005690:	b92b      	cbnz	r3, 800569e <quorem+0x96>
 8005692:	9b01      	ldr	r3, [sp, #4]
 8005694:	3b04      	subs	r3, #4
 8005696:	429d      	cmp	r5, r3
 8005698:	461a      	mov	r2, r3
 800569a:	d32f      	bcc.n	80056fc <quorem+0xf4>
 800569c:	613c      	str	r4, [r7, #16]
 800569e:	4638      	mov	r0, r7
 80056a0:	f001 f9ca 	bl	8006a38 <__mcmp>
 80056a4:	2800      	cmp	r0, #0
 80056a6:	db25      	blt.n	80056f4 <quorem+0xec>
 80056a8:	4629      	mov	r1, r5
 80056aa:	2000      	movs	r0, #0
 80056ac:	f858 2b04 	ldr.w	r2, [r8], #4
 80056b0:	f8d1 c000 	ldr.w	ip, [r1]
 80056b4:	fa1f fe82 	uxth.w	lr, r2
 80056b8:	fa1f f38c 	uxth.w	r3, ip
 80056bc:	eba3 030e 	sub.w	r3, r3, lr
 80056c0:	4403      	add	r3, r0
 80056c2:	0c12      	lsrs	r2, r2, #16
 80056c4:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80056c8:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80056cc:	b29b      	uxth	r3, r3
 80056ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80056d2:	45c1      	cmp	r9, r8
 80056d4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80056d8:	f841 3b04 	str.w	r3, [r1], #4
 80056dc:	d2e6      	bcs.n	80056ac <quorem+0xa4>
 80056de:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80056e2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80056e6:	b922      	cbnz	r2, 80056f2 <quorem+0xea>
 80056e8:	3b04      	subs	r3, #4
 80056ea:	429d      	cmp	r5, r3
 80056ec:	461a      	mov	r2, r3
 80056ee:	d30b      	bcc.n	8005708 <quorem+0x100>
 80056f0:	613c      	str	r4, [r7, #16]
 80056f2:	3601      	adds	r6, #1
 80056f4:	4630      	mov	r0, r6
 80056f6:	b003      	add	sp, #12
 80056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80056fc:	6812      	ldr	r2, [r2, #0]
 80056fe:	3b04      	subs	r3, #4
 8005700:	2a00      	cmp	r2, #0
 8005702:	d1cb      	bne.n	800569c <quorem+0x94>
 8005704:	3c01      	subs	r4, #1
 8005706:	e7c6      	b.n	8005696 <quorem+0x8e>
 8005708:	6812      	ldr	r2, [r2, #0]
 800570a:	3b04      	subs	r3, #4
 800570c:	2a00      	cmp	r2, #0
 800570e:	d1ef      	bne.n	80056f0 <quorem+0xe8>
 8005710:	3c01      	subs	r4, #1
 8005712:	e7ea      	b.n	80056ea <quorem+0xe2>
 8005714:	2000      	movs	r0, #0
 8005716:	e7ee      	b.n	80056f6 <quorem+0xee>

08005718 <_dtoa_r>:
 8005718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800571c:	4614      	mov	r4, r2
 800571e:	461d      	mov	r5, r3
 8005720:	69c7      	ldr	r7, [r0, #28]
 8005722:	b097      	sub	sp, #92	@ 0x5c
 8005724:	4681      	mov	r9, r0
 8005726:	e9cd 4506 	strd	r4, r5, [sp, #24]
 800572a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 800572c:	b97f      	cbnz	r7, 800574e <_dtoa_r+0x36>
 800572e:	2010      	movs	r0, #16
 8005730:	f000 fe52 	bl	80063d8 <malloc>
 8005734:	4602      	mov	r2, r0
 8005736:	f8c9 001c 	str.w	r0, [r9, #28]
 800573a:	b920      	cbnz	r0, 8005746 <_dtoa_r+0x2e>
 800573c:	21ef      	movs	r1, #239	@ 0xef
 800573e:	4bac      	ldr	r3, [pc, #688]	@ (80059f0 <_dtoa_r+0x2d8>)
 8005740:	48ac      	ldr	r0, [pc, #688]	@ (80059f4 <_dtoa_r+0x2dc>)
 8005742:	f7ff ff43 	bl	80055cc <__assert_func>
 8005746:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800574a:	6007      	str	r7, [r0, #0]
 800574c:	60c7      	str	r7, [r0, #12]
 800574e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005752:	6819      	ldr	r1, [r3, #0]
 8005754:	b159      	cbz	r1, 800576e <_dtoa_r+0x56>
 8005756:	685a      	ldr	r2, [r3, #4]
 8005758:	2301      	movs	r3, #1
 800575a:	4093      	lsls	r3, r2
 800575c:	604a      	str	r2, [r1, #4]
 800575e:	608b      	str	r3, [r1, #8]
 8005760:	4648      	mov	r0, r9
 8005762:	f000 ff37 	bl	80065d4 <_Bfree>
 8005766:	2200      	movs	r2, #0
 8005768:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800576c:	601a      	str	r2, [r3, #0]
 800576e:	1e2b      	subs	r3, r5, #0
 8005770:	bfaf      	iteee	ge
 8005772:	2300      	movge	r3, #0
 8005774:	2201      	movlt	r2, #1
 8005776:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800577a:	9307      	strlt	r3, [sp, #28]
 800577c:	bfa8      	it	ge
 800577e:	6033      	strge	r3, [r6, #0]
 8005780:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005784:	4b9c      	ldr	r3, [pc, #624]	@ (80059f8 <_dtoa_r+0x2e0>)
 8005786:	bfb8      	it	lt
 8005788:	6032      	strlt	r2, [r6, #0]
 800578a:	ea33 0308 	bics.w	r3, r3, r8
 800578e:	d112      	bne.n	80057b6 <_dtoa_r+0x9e>
 8005790:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005794:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005796:	6013      	str	r3, [r2, #0]
 8005798:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800579c:	4323      	orrs	r3, r4
 800579e:	f000 855e 	beq.w	800625e <_dtoa_r+0xb46>
 80057a2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057a4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 80059fc <_dtoa_r+0x2e4>
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f000 8560 	beq.w	800626e <_dtoa_r+0xb56>
 80057ae:	f10a 0303 	add.w	r3, sl, #3
 80057b2:	f000 bd5a 	b.w	800626a <_dtoa_r+0xb52>
 80057b6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80057ba:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80057be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80057c2:	2200      	movs	r2, #0
 80057c4:	2300      	movs	r3, #0
 80057c6:	f7fb f8f9 	bl	80009bc <__aeabi_dcmpeq>
 80057ca:	4607      	mov	r7, r0
 80057cc:	b158      	cbz	r0, 80057e6 <_dtoa_r+0xce>
 80057ce:	2301      	movs	r3, #1
 80057d0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80057d2:	6013      	str	r3, [r2, #0]
 80057d4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80057d6:	b113      	cbz	r3, 80057de <_dtoa_r+0xc6>
 80057d8:	4b89      	ldr	r3, [pc, #548]	@ (8005a00 <_dtoa_r+0x2e8>)
 80057da:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80057dc:	6013      	str	r3, [r2, #0]
 80057de:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8005a04 <_dtoa_r+0x2ec>
 80057e2:	f000 bd44 	b.w	800626e <_dtoa_r+0xb56>
 80057e6:	ab14      	add	r3, sp, #80	@ 0x50
 80057e8:	9301      	str	r3, [sp, #4]
 80057ea:	ab15      	add	r3, sp, #84	@ 0x54
 80057ec:	9300      	str	r3, [sp, #0]
 80057ee:	4648      	mov	r0, r9
 80057f0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80057f4:	f001 f9d0 	bl	8006b98 <__d2b>
 80057f8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80057fc:	9003      	str	r0, [sp, #12]
 80057fe:	2e00      	cmp	r6, #0
 8005800:	d078      	beq.n	80058f4 <_dtoa_r+0x1dc>
 8005802:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005806:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005808:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800580c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005810:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005814:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005818:	9712      	str	r7, [sp, #72]	@ 0x48
 800581a:	4619      	mov	r1, r3
 800581c:	2200      	movs	r2, #0
 800581e:	4b7a      	ldr	r3, [pc, #488]	@ (8005a08 <_dtoa_r+0x2f0>)
 8005820:	f7fa fcac 	bl	800017c <__aeabi_dsub>
 8005824:	a36c      	add	r3, pc, #432	@ (adr r3, 80059d8 <_dtoa_r+0x2c0>)
 8005826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582a:	f7fa fe5f 	bl	80004ec <__aeabi_dmul>
 800582e:	a36c      	add	r3, pc, #432	@ (adr r3, 80059e0 <_dtoa_r+0x2c8>)
 8005830:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005834:	f7fa fca4 	bl	8000180 <__adddf3>
 8005838:	4604      	mov	r4, r0
 800583a:	4630      	mov	r0, r6
 800583c:	460d      	mov	r5, r1
 800583e:	f7fa fdeb 	bl	8000418 <__aeabi_i2d>
 8005842:	a369      	add	r3, pc, #420	@ (adr r3, 80059e8 <_dtoa_r+0x2d0>)
 8005844:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005848:	f7fa fe50 	bl	80004ec <__aeabi_dmul>
 800584c:	4602      	mov	r2, r0
 800584e:	460b      	mov	r3, r1
 8005850:	4620      	mov	r0, r4
 8005852:	4629      	mov	r1, r5
 8005854:	f7fa fc94 	bl	8000180 <__adddf3>
 8005858:	4604      	mov	r4, r0
 800585a:	460d      	mov	r5, r1
 800585c:	f7fb f8f6 	bl	8000a4c <__aeabi_d2iz>
 8005860:	2200      	movs	r2, #0
 8005862:	4607      	mov	r7, r0
 8005864:	2300      	movs	r3, #0
 8005866:	4620      	mov	r0, r4
 8005868:	4629      	mov	r1, r5
 800586a:	f7fb f8b1 	bl	80009d0 <__aeabi_dcmplt>
 800586e:	b140      	cbz	r0, 8005882 <_dtoa_r+0x16a>
 8005870:	4638      	mov	r0, r7
 8005872:	f7fa fdd1 	bl	8000418 <__aeabi_i2d>
 8005876:	4622      	mov	r2, r4
 8005878:	462b      	mov	r3, r5
 800587a:	f7fb f89f 	bl	80009bc <__aeabi_dcmpeq>
 800587e:	b900      	cbnz	r0, 8005882 <_dtoa_r+0x16a>
 8005880:	3f01      	subs	r7, #1
 8005882:	2f16      	cmp	r7, #22
 8005884:	d854      	bhi.n	8005930 <_dtoa_r+0x218>
 8005886:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800588a:	4b60      	ldr	r3, [pc, #384]	@ (8005a0c <_dtoa_r+0x2f4>)
 800588c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005894:	f7fb f89c 	bl	80009d0 <__aeabi_dcmplt>
 8005898:	2800      	cmp	r0, #0
 800589a:	d04b      	beq.n	8005934 <_dtoa_r+0x21c>
 800589c:	2300      	movs	r3, #0
 800589e:	3f01      	subs	r7, #1
 80058a0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80058a2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80058a4:	1b9b      	subs	r3, r3, r6
 80058a6:	1e5a      	subs	r2, r3, #1
 80058a8:	bf49      	itett	mi
 80058aa:	f1c3 0301 	rsbmi	r3, r3, #1
 80058ae:	2300      	movpl	r3, #0
 80058b0:	9304      	strmi	r3, [sp, #16]
 80058b2:	2300      	movmi	r3, #0
 80058b4:	9209      	str	r2, [sp, #36]	@ 0x24
 80058b6:	bf54      	ite	pl
 80058b8:	9304      	strpl	r3, [sp, #16]
 80058ba:	9309      	strmi	r3, [sp, #36]	@ 0x24
 80058bc:	2f00      	cmp	r7, #0
 80058be:	db3b      	blt.n	8005938 <_dtoa_r+0x220>
 80058c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80058c2:	970e      	str	r7, [sp, #56]	@ 0x38
 80058c4:	443b      	add	r3, r7
 80058c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80058c8:	2300      	movs	r3, #0
 80058ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80058cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058ce:	2b09      	cmp	r3, #9
 80058d0:	d865      	bhi.n	800599e <_dtoa_r+0x286>
 80058d2:	2b05      	cmp	r3, #5
 80058d4:	bfc4      	itt	gt
 80058d6:	3b04      	subgt	r3, #4
 80058d8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 80058da:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80058dc:	bfc8      	it	gt
 80058de:	2400      	movgt	r4, #0
 80058e0:	f1a3 0302 	sub.w	r3, r3, #2
 80058e4:	bfd8      	it	le
 80058e6:	2401      	movle	r4, #1
 80058e8:	2b03      	cmp	r3, #3
 80058ea:	d864      	bhi.n	80059b6 <_dtoa_r+0x29e>
 80058ec:	e8df f003 	tbb	[pc, r3]
 80058f0:	2c385553 	.word	0x2c385553
 80058f4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80058f8:	441e      	add	r6, r3
 80058fa:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80058fe:	2b20      	cmp	r3, #32
 8005900:	bfc1      	itttt	gt
 8005902:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005906:	fa08 f803 	lslgt.w	r8, r8, r3
 800590a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800590e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005912:	bfd6      	itet	le
 8005914:	f1c3 0320 	rsble	r3, r3, #32
 8005918:	ea48 0003 	orrgt.w	r0, r8, r3
 800591c:	fa04 f003 	lslle.w	r0, r4, r3
 8005920:	f7fa fd6a 	bl	80003f8 <__aeabi_ui2d>
 8005924:	2201      	movs	r2, #1
 8005926:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800592a:	3e01      	subs	r6, #1
 800592c:	9212      	str	r2, [sp, #72]	@ 0x48
 800592e:	e774      	b.n	800581a <_dtoa_r+0x102>
 8005930:	2301      	movs	r3, #1
 8005932:	e7b5      	b.n	80058a0 <_dtoa_r+0x188>
 8005934:	900f      	str	r0, [sp, #60]	@ 0x3c
 8005936:	e7b4      	b.n	80058a2 <_dtoa_r+0x18a>
 8005938:	9b04      	ldr	r3, [sp, #16]
 800593a:	1bdb      	subs	r3, r3, r7
 800593c:	9304      	str	r3, [sp, #16]
 800593e:	427b      	negs	r3, r7
 8005940:	930a      	str	r3, [sp, #40]	@ 0x28
 8005942:	2300      	movs	r3, #0
 8005944:	930e      	str	r3, [sp, #56]	@ 0x38
 8005946:	e7c1      	b.n	80058cc <_dtoa_r+0x1b4>
 8005948:	2301      	movs	r3, #1
 800594a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800594c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800594e:	eb07 0b03 	add.w	fp, r7, r3
 8005952:	f10b 0301 	add.w	r3, fp, #1
 8005956:	2b01      	cmp	r3, #1
 8005958:	9308      	str	r3, [sp, #32]
 800595a:	bfb8      	it	lt
 800595c:	2301      	movlt	r3, #1
 800595e:	e006      	b.n	800596e <_dtoa_r+0x256>
 8005960:	2301      	movs	r3, #1
 8005962:	930b      	str	r3, [sp, #44]	@ 0x2c
 8005964:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005966:	2b00      	cmp	r3, #0
 8005968:	dd28      	ble.n	80059bc <_dtoa_r+0x2a4>
 800596a:	469b      	mov	fp, r3
 800596c:	9308      	str	r3, [sp, #32]
 800596e:	2100      	movs	r1, #0
 8005970:	2204      	movs	r2, #4
 8005972:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005976:	f102 0514 	add.w	r5, r2, #20
 800597a:	429d      	cmp	r5, r3
 800597c:	d926      	bls.n	80059cc <_dtoa_r+0x2b4>
 800597e:	6041      	str	r1, [r0, #4]
 8005980:	4648      	mov	r0, r9
 8005982:	f000 fde7 	bl	8006554 <_Balloc>
 8005986:	4682      	mov	sl, r0
 8005988:	2800      	cmp	r0, #0
 800598a:	d143      	bne.n	8005a14 <_dtoa_r+0x2fc>
 800598c:	4602      	mov	r2, r0
 800598e:	f240 11af 	movw	r1, #431	@ 0x1af
 8005992:	4b1f      	ldr	r3, [pc, #124]	@ (8005a10 <_dtoa_r+0x2f8>)
 8005994:	e6d4      	b.n	8005740 <_dtoa_r+0x28>
 8005996:	2300      	movs	r3, #0
 8005998:	e7e3      	b.n	8005962 <_dtoa_r+0x24a>
 800599a:	2300      	movs	r3, #0
 800599c:	e7d5      	b.n	800594a <_dtoa_r+0x232>
 800599e:	2401      	movs	r4, #1
 80059a0:	2300      	movs	r3, #0
 80059a2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80059a4:	9320      	str	r3, [sp, #128]	@ 0x80
 80059a6:	f04f 3bff 	mov.w	fp, #4294967295
 80059aa:	2200      	movs	r2, #0
 80059ac:	2312      	movs	r3, #18
 80059ae:	f8cd b020 	str.w	fp, [sp, #32]
 80059b2:	9221      	str	r2, [sp, #132]	@ 0x84
 80059b4:	e7db      	b.n	800596e <_dtoa_r+0x256>
 80059b6:	2301      	movs	r3, #1
 80059b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80059ba:	e7f4      	b.n	80059a6 <_dtoa_r+0x28e>
 80059bc:	f04f 0b01 	mov.w	fp, #1
 80059c0:	465b      	mov	r3, fp
 80059c2:	f8cd b020 	str.w	fp, [sp, #32]
 80059c6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80059ca:	e7d0      	b.n	800596e <_dtoa_r+0x256>
 80059cc:	3101      	adds	r1, #1
 80059ce:	0052      	lsls	r2, r2, #1
 80059d0:	e7d1      	b.n	8005976 <_dtoa_r+0x25e>
 80059d2:	bf00      	nop
 80059d4:	f3af 8000 	nop.w
 80059d8:	636f4361 	.word	0x636f4361
 80059dc:	3fd287a7 	.word	0x3fd287a7
 80059e0:	8b60c8b3 	.word	0x8b60c8b3
 80059e4:	3fc68a28 	.word	0x3fc68a28
 80059e8:	509f79fb 	.word	0x509f79fb
 80059ec:	3fd34413 	.word	0x3fd34413
 80059f0:	0800ab1a 	.word	0x0800ab1a
 80059f4:	0800ac21 	.word	0x0800ac21
 80059f8:	7ff00000 	.word	0x7ff00000
 80059fc:	0800ac1d 	.word	0x0800ac1d
 8005a00:	0800ad15 	.word	0x0800ad15
 8005a04:	0800ad14 	.word	0x0800ad14
 8005a08:	3ff80000 	.word	0x3ff80000
 8005a0c:	0800adb0 	.word	0x0800adb0
 8005a10:	0800ac79 	.word	0x0800ac79
 8005a14:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a18:	6018      	str	r0, [r3, #0]
 8005a1a:	9b08      	ldr	r3, [sp, #32]
 8005a1c:	2b0e      	cmp	r3, #14
 8005a1e:	f200 80a1 	bhi.w	8005b64 <_dtoa_r+0x44c>
 8005a22:	2c00      	cmp	r4, #0
 8005a24:	f000 809e 	beq.w	8005b64 <_dtoa_r+0x44c>
 8005a28:	2f00      	cmp	r7, #0
 8005a2a:	dd33      	ble.n	8005a94 <_dtoa_r+0x37c>
 8005a2c:	4b9c      	ldr	r3, [pc, #624]	@ (8005ca0 <_dtoa_r+0x588>)
 8005a2e:	f007 020f 	and.w	r2, r7, #15
 8005a32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a36:	05f8      	lsls	r0, r7, #23
 8005a38:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005a3c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8005a40:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005a44:	d516      	bpl.n	8005a74 <_dtoa_r+0x35c>
 8005a46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a4a:	4b96      	ldr	r3, [pc, #600]	@ (8005ca4 <_dtoa_r+0x58c>)
 8005a4c:	2603      	movs	r6, #3
 8005a4e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005a52:	f7fa fe75 	bl	8000740 <__aeabi_ddiv>
 8005a56:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a5a:	f004 040f 	and.w	r4, r4, #15
 8005a5e:	4d91      	ldr	r5, [pc, #580]	@ (8005ca4 <_dtoa_r+0x58c>)
 8005a60:	b954      	cbnz	r4, 8005a78 <_dtoa_r+0x360>
 8005a62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005a66:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005a6a:	f7fa fe69 	bl	8000740 <__aeabi_ddiv>
 8005a6e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005a72:	e028      	b.n	8005ac6 <_dtoa_r+0x3ae>
 8005a74:	2602      	movs	r6, #2
 8005a76:	e7f2      	b.n	8005a5e <_dtoa_r+0x346>
 8005a78:	07e1      	lsls	r1, r4, #31
 8005a7a:	d508      	bpl.n	8005a8e <_dtoa_r+0x376>
 8005a7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005a80:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a84:	f7fa fd32 	bl	80004ec <__aeabi_dmul>
 8005a88:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005a8c:	3601      	adds	r6, #1
 8005a8e:	1064      	asrs	r4, r4, #1
 8005a90:	3508      	adds	r5, #8
 8005a92:	e7e5      	b.n	8005a60 <_dtoa_r+0x348>
 8005a94:	f000 80af 	beq.w	8005bf6 <_dtoa_r+0x4de>
 8005a98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005a9c:	427c      	negs	r4, r7
 8005a9e:	4b80      	ldr	r3, [pc, #512]	@ (8005ca0 <_dtoa_r+0x588>)
 8005aa0:	f004 020f 	and.w	r2, r4, #15
 8005aa4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aac:	f7fa fd1e 	bl	80004ec <__aeabi_dmul>
 8005ab0:	2602      	movs	r6, #2
 8005ab2:	2300      	movs	r3, #0
 8005ab4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005ab8:	4d7a      	ldr	r5, [pc, #488]	@ (8005ca4 <_dtoa_r+0x58c>)
 8005aba:	1124      	asrs	r4, r4, #4
 8005abc:	2c00      	cmp	r4, #0
 8005abe:	f040 808f 	bne.w	8005be0 <_dtoa_r+0x4c8>
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d1d3      	bne.n	8005a6e <_dtoa_r+0x356>
 8005ac6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005aca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	f000 8094 	beq.w	8005bfa <_dtoa_r+0x4e2>
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	4620      	mov	r0, r4
 8005ad6:	4629      	mov	r1, r5
 8005ad8:	4b73      	ldr	r3, [pc, #460]	@ (8005ca8 <_dtoa_r+0x590>)
 8005ada:	f7fa ff79 	bl	80009d0 <__aeabi_dcmplt>
 8005ade:	2800      	cmp	r0, #0
 8005ae0:	f000 808b 	beq.w	8005bfa <_dtoa_r+0x4e2>
 8005ae4:	9b08      	ldr	r3, [sp, #32]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 8087 	beq.w	8005bfa <_dtoa_r+0x4e2>
 8005aec:	f1bb 0f00 	cmp.w	fp, #0
 8005af0:	dd34      	ble.n	8005b5c <_dtoa_r+0x444>
 8005af2:	4620      	mov	r0, r4
 8005af4:	2200      	movs	r2, #0
 8005af6:	4629      	mov	r1, r5
 8005af8:	4b6c      	ldr	r3, [pc, #432]	@ (8005cac <_dtoa_r+0x594>)
 8005afa:	f7fa fcf7 	bl	80004ec <__aeabi_dmul>
 8005afe:	465c      	mov	r4, fp
 8005b00:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005b04:	f107 38ff 	add.w	r8, r7, #4294967295
 8005b08:	3601      	adds	r6, #1
 8005b0a:	4630      	mov	r0, r6
 8005b0c:	f7fa fc84 	bl	8000418 <__aeabi_i2d>
 8005b10:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005b14:	f7fa fcea 	bl	80004ec <__aeabi_dmul>
 8005b18:	2200      	movs	r2, #0
 8005b1a:	4b65      	ldr	r3, [pc, #404]	@ (8005cb0 <_dtoa_r+0x598>)
 8005b1c:	f7fa fb30 	bl	8000180 <__adddf3>
 8005b20:	4605      	mov	r5, r0
 8005b22:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005b26:	2c00      	cmp	r4, #0
 8005b28:	d16a      	bne.n	8005c00 <_dtoa_r+0x4e8>
 8005b2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b2e:	2200      	movs	r2, #0
 8005b30:	4b60      	ldr	r3, [pc, #384]	@ (8005cb4 <_dtoa_r+0x59c>)
 8005b32:	f7fa fb23 	bl	800017c <__aeabi_dsub>
 8005b36:	4602      	mov	r2, r0
 8005b38:	460b      	mov	r3, r1
 8005b3a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005b3e:	462a      	mov	r2, r5
 8005b40:	4633      	mov	r3, r6
 8005b42:	f7fa ff63 	bl	8000a0c <__aeabi_dcmpgt>
 8005b46:	2800      	cmp	r0, #0
 8005b48:	f040 8298 	bne.w	800607c <_dtoa_r+0x964>
 8005b4c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005b50:	462a      	mov	r2, r5
 8005b52:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005b56:	f7fa ff3b 	bl	80009d0 <__aeabi_dcmplt>
 8005b5a:	bb38      	cbnz	r0, 8005bac <_dtoa_r+0x494>
 8005b5c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8005b60:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005b64:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	f2c0 8157 	blt.w	8005e1a <_dtoa_r+0x702>
 8005b6c:	2f0e      	cmp	r7, #14
 8005b6e:	f300 8154 	bgt.w	8005e1a <_dtoa_r+0x702>
 8005b72:	4b4b      	ldr	r3, [pc, #300]	@ (8005ca0 <_dtoa_r+0x588>)
 8005b74:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b78:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005b7c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005b80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	f280 80e5 	bge.w	8005d52 <_dtoa_r+0x63a>
 8005b88:	9b08      	ldr	r3, [sp, #32]
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	f300 80e1 	bgt.w	8005d52 <_dtoa_r+0x63a>
 8005b90:	d10c      	bne.n	8005bac <_dtoa_r+0x494>
 8005b92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b96:	2200      	movs	r2, #0
 8005b98:	4b46      	ldr	r3, [pc, #280]	@ (8005cb4 <_dtoa_r+0x59c>)
 8005b9a:	f7fa fca7 	bl	80004ec <__aeabi_dmul>
 8005b9e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005ba2:	f7fa ff29 	bl	80009f8 <__aeabi_dcmpge>
 8005ba6:	2800      	cmp	r0, #0
 8005ba8:	f000 8266 	beq.w	8006078 <_dtoa_r+0x960>
 8005bac:	2400      	movs	r4, #0
 8005bae:	4625      	mov	r5, r4
 8005bb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005bb2:	4656      	mov	r6, sl
 8005bb4:	ea6f 0803 	mvn.w	r8, r3
 8005bb8:	2700      	movs	r7, #0
 8005bba:	4621      	mov	r1, r4
 8005bbc:	4648      	mov	r0, r9
 8005bbe:	f000 fd09 	bl	80065d4 <_Bfree>
 8005bc2:	2d00      	cmp	r5, #0
 8005bc4:	f000 80bd 	beq.w	8005d42 <_dtoa_r+0x62a>
 8005bc8:	b12f      	cbz	r7, 8005bd6 <_dtoa_r+0x4be>
 8005bca:	42af      	cmp	r7, r5
 8005bcc:	d003      	beq.n	8005bd6 <_dtoa_r+0x4be>
 8005bce:	4639      	mov	r1, r7
 8005bd0:	4648      	mov	r0, r9
 8005bd2:	f000 fcff 	bl	80065d4 <_Bfree>
 8005bd6:	4629      	mov	r1, r5
 8005bd8:	4648      	mov	r0, r9
 8005bda:	f000 fcfb 	bl	80065d4 <_Bfree>
 8005bde:	e0b0      	b.n	8005d42 <_dtoa_r+0x62a>
 8005be0:	07e2      	lsls	r2, r4, #31
 8005be2:	d505      	bpl.n	8005bf0 <_dtoa_r+0x4d8>
 8005be4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005be8:	f7fa fc80 	bl	80004ec <__aeabi_dmul>
 8005bec:	2301      	movs	r3, #1
 8005bee:	3601      	adds	r6, #1
 8005bf0:	1064      	asrs	r4, r4, #1
 8005bf2:	3508      	adds	r5, #8
 8005bf4:	e762      	b.n	8005abc <_dtoa_r+0x3a4>
 8005bf6:	2602      	movs	r6, #2
 8005bf8:	e765      	b.n	8005ac6 <_dtoa_r+0x3ae>
 8005bfa:	46b8      	mov	r8, r7
 8005bfc:	9c08      	ldr	r4, [sp, #32]
 8005bfe:	e784      	b.n	8005b0a <_dtoa_r+0x3f2>
 8005c00:	4b27      	ldr	r3, [pc, #156]	@ (8005ca0 <_dtoa_r+0x588>)
 8005c02:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c04:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005c08:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005c0c:	4454      	add	r4, sl
 8005c0e:	2900      	cmp	r1, #0
 8005c10:	d054      	beq.n	8005cbc <_dtoa_r+0x5a4>
 8005c12:	2000      	movs	r0, #0
 8005c14:	4928      	ldr	r1, [pc, #160]	@ (8005cb8 <_dtoa_r+0x5a0>)
 8005c16:	f7fa fd93 	bl	8000740 <__aeabi_ddiv>
 8005c1a:	4633      	mov	r3, r6
 8005c1c:	462a      	mov	r2, r5
 8005c1e:	f7fa faad 	bl	800017c <__aeabi_dsub>
 8005c22:	4656      	mov	r6, sl
 8005c24:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c28:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c2c:	f7fa ff0e 	bl	8000a4c <__aeabi_d2iz>
 8005c30:	4605      	mov	r5, r0
 8005c32:	f7fa fbf1 	bl	8000418 <__aeabi_i2d>
 8005c36:	4602      	mov	r2, r0
 8005c38:	460b      	mov	r3, r1
 8005c3a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c3e:	f7fa fa9d 	bl	800017c <__aeabi_dsub>
 8005c42:	4602      	mov	r2, r0
 8005c44:	460b      	mov	r3, r1
 8005c46:	3530      	adds	r5, #48	@ 0x30
 8005c48:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005c4c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c50:	f806 5b01 	strb.w	r5, [r6], #1
 8005c54:	f7fa febc 	bl	80009d0 <__aeabi_dcmplt>
 8005c58:	2800      	cmp	r0, #0
 8005c5a:	d172      	bne.n	8005d42 <_dtoa_r+0x62a>
 8005c5c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005c60:	2000      	movs	r0, #0
 8005c62:	4911      	ldr	r1, [pc, #68]	@ (8005ca8 <_dtoa_r+0x590>)
 8005c64:	f7fa fa8a 	bl	800017c <__aeabi_dsub>
 8005c68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005c6c:	f7fa feb0 	bl	80009d0 <__aeabi_dcmplt>
 8005c70:	2800      	cmp	r0, #0
 8005c72:	f040 80b4 	bne.w	8005dde <_dtoa_r+0x6c6>
 8005c76:	42a6      	cmp	r6, r4
 8005c78:	f43f af70 	beq.w	8005b5c <_dtoa_r+0x444>
 8005c7c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005c80:	2200      	movs	r2, #0
 8005c82:	4b0a      	ldr	r3, [pc, #40]	@ (8005cac <_dtoa_r+0x594>)
 8005c84:	f7fa fc32 	bl	80004ec <__aeabi_dmul>
 8005c88:	2200      	movs	r2, #0
 8005c8a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c92:	4b06      	ldr	r3, [pc, #24]	@ (8005cac <_dtoa_r+0x594>)
 8005c94:	f7fa fc2a 	bl	80004ec <__aeabi_dmul>
 8005c98:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c9c:	e7c4      	b.n	8005c28 <_dtoa_r+0x510>
 8005c9e:	bf00      	nop
 8005ca0:	0800adb0 	.word	0x0800adb0
 8005ca4:	0800ad88 	.word	0x0800ad88
 8005ca8:	3ff00000 	.word	0x3ff00000
 8005cac:	40240000 	.word	0x40240000
 8005cb0:	401c0000 	.word	0x401c0000
 8005cb4:	40140000 	.word	0x40140000
 8005cb8:	3fe00000 	.word	0x3fe00000
 8005cbc:	4631      	mov	r1, r6
 8005cbe:	4628      	mov	r0, r5
 8005cc0:	f7fa fc14 	bl	80004ec <__aeabi_dmul>
 8005cc4:	4656      	mov	r6, sl
 8005cc6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8005cca:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005ccc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cd0:	f7fa febc 	bl	8000a4c <__aeabi_d2iz>
 8005cd4:	4605      	mov	r5, r0
 8005cd6:	f7fa fb9f 	bl	8000418 <__aeabi_i2d>
 8005cda:	4602      	mov	r2, r0
 8005cdc:	460b      	mov	r3, r1
 8005cde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005ce2:	f7fa fa4b 	bl	800017c <__aeabi_dsub>
 8005ce6:	4602      	mov	r2, r0
 8005ce8:	460b      	mov	r3, r1
 8005cea:	3530      	adds	r5, #48	@ 0x30
 8005cec:	f806 5b01 	strb.w	r5, [r6], #1
 8005cf0:	42a6      	cmp	r6, r4
 8005cf2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8005cf6:	f04f 0200 	mov.w	r2, #0
 8005cfa:	d124      	bne.n	8005d46 <_dtoa_r+0x62e>
 8005cfc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8005d00:	4bae      	ldr	r3, [pc, #696]	@ (8005fbc <_dtoa_r+0x8a4>)
 8005d02:	f7fa fa3d 	bl	8000180 <__adddf3>
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d0e:	f7fa fe7d 	bl	8000a0c <__aeabi_dcmpgt>
 8005d12:	2800      	cmp	r0, #0
 8005d14:	d163      	bne.n	8005dde <_dtoa_r+0x6c6>
 8005d16:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8005d1a:	2000      	movs	r0, #0
 8005d1c:	49a7      	ldr	r1, [pc, #668]	@ (8005fbc <_dtoa_r+0x8a4>)
 8005d1e:	f7fa fa2d 	bl	800017c <__aeabi_dsub>
 8005d22:	4602      	mov	r2, r0
 8005d24:	460b      	mov	r3, r1
 8005d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005d2a:	f7fa fe51 	bl	80009d0 <__aeabi_dcmplt>
 8005d2e:	2800      	cmp	r0, #0
 8005d30:	f43f af14 	beq.w	8005b5c <_dtoa_r+0x444>
 8005d34:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005d36:	1e73      	subs	r3, r6, #1
 8005d38:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005d3a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005d3e:	2b30      	cmp	r3, #48	@ 0x30
 8005d40:	d0f8      	beq.n	8005d34 <_dtoa_r+0x61c>
 8005d42:	4647      	mov	r7, r8
 8005d44:	e03b      	b.n	8005dbe <_dtoa_r+0x6a6>
 8005d46:	4b9e      	ldr	r3, [pc, #632]	@ (8005fc0 <_dtoa_r+0x8a8>)
 8005d48:	f7fa fbd0 	bl	80004ec <__aeabi_dmul>
 8005d4c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005d50:	e7bc      	b.n	8005ccc <_dtoa_r+0x5b4>
 8005d52:	4656      	mov	r6, sl
 8005d54:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8005d58:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	4629      	mov	r1, r5
 8005d60:	f7fa fcee 	bl	8000740 <__aeabi_ddiv>
 8005d64:	f7fa fe72 	bl	8000a4c <__aeabi_d2iz>
 8005d68:	4680      	mov	r8, r0
 8005d6a:	f7fa fb55 	bl	8000418 <__aeabi_i2d>
 8005d6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005d72:	f7fa fbbb 	bl	80004ec <__aeabi_dmul>
 8005d76:	4602      	mov	r2, r0
 8005d78:	460b      	mov	r3, r1
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	4629      	mov	r1, r5
 8005d7e:	f7fa f9fd 	bl	800017c <__aeabi_dsub>
 8005d82:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d86:	9d08      	ldr	r5, [sp, #32]
 8005d88:	f806 4b01 	strb.w	r4, [r6], #1
 8005d8c:	eba6 040a 	sub.w	r4, r6, sl
 8005d90:	42a5      	cmp	r5, r4
 8005d92:	4602      	mov	r2, r0
 8005d94:	460b      	mov	r3, r1
 8005d96:	d133      	bne.n	8005e00 <_dtoa_r+0x6e8>
 8005d98:	f7fa f9f2 	bl	8000180 <__adddf3>
 8005d9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005da0:	4604      	mov	r4, r0
 8005da2:	460d      	mov	r5, r1
 8005da4:	f7fa fe32 	bl	8000a0c <__aeabi_dcmpgt>
 8005da8:	b9c0      	cbnz	r0, 8005ddc <_dtoa_r+0x6c4>
 8005daa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dae:	4620      	mov	r0, r4
 8005db0:	4629      	mov	r1, r5
 8005db2:	f7fa fe03 	bl	80009bc <__aeabi_dcmpeq>
 8005db6:	b110      	cbz	r0, 8005dbe <_dtoa_r+0x6a6>
 8005db8:	f018 0f01 	tst.w	r8, #1
 8005dbc:	d10e      	bne.n	8005ddc <_dtoa_r+0x6c4>
 8005dbe:	4648      	mov	r0, r9
 8005dc0:	9903      	ldr	r1, [sp, #12]
 8005dc2:	f000 fc07 	bl	80065d4 <_Bfree>
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	7033      	strb	r3, [r6, #0]
 8005dca:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8005dcc:	3701      	adds	r7, #1
 8005dce:	601f      	str	r7, [r3, #0]
 8005dd0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	f000 824b 	beq.w	800626e <_dtoa_r+0xb56>
 8005dd8:	601e      	str	r6, [r3, #0]
 8005dda:	e248      	b.n	800626e <_dtoa_r+0xb56>
 8005ddc:	46b8      	mov	r8, r7
 8005dde:	4633      	mov	r3, r6
 8005de0:	461e      	mov	r6, r3
 8005de2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005de6:	2a39      	cmp	r2, #57	@ 0x39
 8005de8:	d106      	bne.n	8005df8 <_dtoa_r+0x6e0>
 8005dea:	459a      	cmp	sl, r3
 8005dec:	d1f8      	bne.n	8005de0 <_dtoa_r+0x6c8>
 8005dee:	2230      	movs	r2, #48	@ 0x30
 8005df0:	f108 0801 	add.w	r8, r8, #1
 8005df4:	f88a 2000 	strb.w	r2, [sl]
 8005df8:	781a      	ldrb	r2, [r3, #0]
 8005dfa:	3201      	adds	r2, #1
 8005dfc:	701a      	strb	r2, [r3, #0]
 8005dfe:	e7a0      	b.n	8005d42 <_dtoa_r+0x62a>
 8005e00:	2200      	movs	r2, #0
 8005e02:	4b6f      	ldr	r3, [pc, #444]	@ (8005fc0 <_dtoa_r+0x8a8>)
 8005e04:	f7fa fb72 	bl	80004ec <__aeabi_dmul>
 8005e08:	2200      	movs	r2, #0
 8005e0a:	2300      	movs	r3, #0
 8005e0c:	4604      	mov	r4, r0
 8005e0e:	460d      	mov	r5, r1
 8005e10:	f7fa fdd4 	bl	80009bc <__aeabi_dcmpeq>
 8005e14:	2800      	cmp	r0, #0
 8005e16:	d09f      	beq.n	8005d58 <_dtoa_r+0x640>
 8005e18:	e7d1      	b.n	8005dbe <_dtoa_r+0x6a6>
 8005e1a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8005e1c:	2a00      	cmp	r2, #0
 8005e1e:	f000 80ea 	beq.w	8005ff6 <_dtoa_r+0x8de>
 8005e22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005e24:	2a01      	cmp	r2, #1
 8005e26:	f300 80cd 	bgt.w	8005fc4 <_dtoa_r+0x8ac>
 8005e2a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005e2c:	2a00      	cmp	r2, #0
 8005e2e:	f000 80c1 	beq.w	8005fb4 <_dtoa_r+0x89c>
 8005e32:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005e36:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005e38:	9e04      	ldr	r6, [sp, #16]
 8005e3a:	9a04      	ldr	r2, [sp, #16]
 8005e3c:	2101      	movs	r1, #1
 8005e3e:	441a      	add	r2, r3
 8005e40:	9204      	str	r2, [sp, #16]
 8005e42:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e44:	4648      	mov	r0, r9
 8005e46:	441a      	add	r2, r3
 8005e48:	9209      	str	r2, [sp, #36]	@ 0x24
 8005e4a:	f000 fc77 	bl	800673c <__i2b>
 8005e4e:	4605      	mov	r5, r0
 8005e50:	b166      	cbz	r6, 8005e6c <_dtoa_r+0x754>
 8005e52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	dd09      	ble.n	8005e6c <_dtoa_r+0x754>
 8005e58:	42b3      	cmp	r3, r6
 8005e5a:	bfa8      	it	ge
 8005e5c:	4633      	movge	r3, r6
 8005e5e:	9a04      	ldr	r2, [sp, #16]
 8005e60:	1af6      	subs	r6, r6, r3
 8005e62:	1ad2      	subs	r2, r2, r3
 8005e64:	9204      	str	r2, [sp, #16]
 8005e66:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005e68:	1ad3      	subs	r3, r2, r3
 8005e6a:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e6c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005e6e:	b30b      	cbz	r3, 8005eb4 <_dtoa_r+0x79c>
 8005e70:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	f000 80c6 	beq.w	8006004 <_dtoa_r+0x8ec>
 8005e78:	2c00      	cmp	r4, #0
 8005e7a:	f000 80c0 	beq.w	8005ffe <_dtoa_r+0x8e6>
 8005e7e:	4629      	mov	r1, r5
 8005e80:	4622      	mov	r2, r4
 8005e82:	4648      	mov	r0, r9
 8005e84:	f000 fd12 	bl	80068ac <__pow5mult>
 8005e88:	9a03      	ldr	r2, [sp, #12]
 8005e8a:	4601      	mov	r1, r0
 8005e8c:	4605      	mov	r5, r0
 8005e8e:	4648      	mov	r0, r9
 8005e90:	f000 fc6a 	bl	8006768 <__multiply>
 8005e94:	9903      	ldr	r1, [sp, #12]
 8005e96:	4680      	mov	r8, r0
 8005e98:	4648      	mov	r0, r9
 8005e9a:	f000 fb9b 	bl	80065d4 <_Bfree>
 8005e9e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005ea0:	1b1b      	subs	r3, r3, r4
 8005ea2:	930a      	str	r3, [sp, #40]	@ 0x28
 8005ea4:	f000 80b1 	beq.w	800600a <_dtoa_r+0x8f2>
 8005ea8:	4641      	mov	r1, r8
 8005eaa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005eac:	4648      	mov	r0, r9
 8005eae:	f000 fcfd 	bl	80068ac <__pow5mult>
 8005eb2:	9003      	str	r0, [sp, #12]
 8005eb4:	2101      	movs	r1, #1
 8005eb6:	4648      	mov	r0, r9
 8005eb8:	f000 fc40 	bl	800673c <__i2b>
 8005ebc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005ebe:	4604      	mov	r4, r0
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	f000 81d8 	beq.w	8006276 <_dtoa_r+0xb5e>
 8005ec6:	461a      	mov	r2, r3
 8005ec8:	4601      	mov	r1, r0
 8005eca:	4648      	mov	r0, r9
 8005ecc:	f000 fcee 	bl	80068ac <__pow5mult>
 8005ed0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ed2:	4604      	mov	r4, r0
 8005ed4:	2b01      	cmp	r3, #1
 8005ed6:	f300 809f 	bgt.w	8006018 <_dtoa_r+0x900>
 8005eda:	9b06      	ldr	r3, [sp, #24]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	f040 8097 	bne.w	8006010 <_dtoa_r+0x8f8>
 8005ee2:	9b07      	ldr	r3, [sp, #28]
 8005ee4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	f040 8093 	bne.w	8006014 <_dtoa_r+0x8fc>
 8005eee:	9b07      	ldr	r3, [sp, #28]
 8005ef0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005ef4:	0d1b      	lsrs	r3, r3, #20
 8005ef6:	051b      	lsls	r3, r3, #20
 8005ef8:	b133      	cbz	r3, 8005f08 <_dtoa_r+0x7f0>
 8005efa:	9b04      	ldr	r3, [sp, #16]
 8005efc:	3301      	adds	r3, #1
 8005efe:	9304      	str	r3, [sp, #16]
 8005f00:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f02:	3301      	adds	r3, #1
 8005f04:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f06:	2301      	movs	r3, #1
 8005f08:	930a      	str	r3, [sp, #40]	@ 0x28
 8005f0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	f000 81b8 	beq.w	8006282 <_dtoa_r+0xb6a>
 8005f12:	6923      	ldr	r3, [r4, #16]
 8005f14:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005f18:	6918      	ldr	r0, [r3, #16]
 8005f1a:	f000 fbc3 	bl	80066a4 <__hi0bits>
 8005f1e:	f1c0 0020 	rsb	r0, r0, #32
 8005f22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f24:	4418      	add	r0, r3
 8005f26:	f010 001f 	ands.w	r0, r0, #31
 8005f2a:	f000 8082 	beq.w	8006032 <_dtoa_r+0x91a>
 8005f2e:	f1c0 0320 	rsb	r3, r0, #32
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	dd73      	ble.n	800601e <_dtoa_r+0x906>
 8005f36:	9b04      	ldr	r3, [sp, #16]
 8005f38:	f1c0 001c 	rsb	r0, r0, #28
 8005f3c:	4403      	add	r3, r0
 8005f3e:	9304      	str	r3, [sp, #16]
 8005f40:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f42:	4406      	add	r6, r0
 8005f44:	4403      	add	r3, r0
 8005f46:	9309      	str	r3, [sp, #36]	@ 0x24
 8005f48:	9b04      	ldr	r3, [sp, #16]
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	dd05      	ble.n	8005f5a <_dtoa_r+0x842>
 8005f4e:	461a      	mov	r2, r3
 8005f50:	4648      	mov	r0, r9
 8005f52:	9903      	ldr	r1, [sp, #12]
 8005f54:	f000 fd04 	bl	8006960 <__lshift>
 8005f58:	9003      	str	r0, [sp, #12]
 8005f5a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	dd05      	ble.n	8005f6c <_dtoa_r+0x854>
 8005f60:	4621      	mov	r1, r4
 8005f62:	461a      	mov	r2, r3
 8005f64:	4648      	mov	r0, r9
 8005f66:	f000 fcfb 	bl	8006960 <__lshift>
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d061      	beq.n	8006036 <_dtoa_r+0x91e>
 8005f72:	4621      	mov	r1, r4
 8005f74:	9803      	ldr	r0, [sp, #12]
 8005f76:	f000 fd5f 	bl	8006a38 <__mcmp>
 8005f7a:	2800      	cmp	r0, #0
 8005f7c:	da5b      	bge.n	8006036 <_dtoa_r+0x91e>
 8005f7e:	2300      	movs	r3, #0
 8005f80:	220a      	movs	r2, #10
 8005f82:	4648      	mov	r0, r9
 8005f84:	9903      	ldr	r1, [sp, #12]
 8005f86:	f000 fb47 	bl	8006618 <__multadd>
 8005f8a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005f8c:	f107 38ff 	add.w	r8, r7, #4294967295
 8005f90:	9003      	str	r0, [sp, #12]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f000 8177 	beq.w	8006286 <_dtoa_r+0xb6e>
 8005f98:	4629      	mov	r1, r5
 8005f9a:	2300      	movs	r3, #0
 8005f9c:	220a      	movs	r2, #10
 8005f9e:	4648      	mov	r0, r9
 8005fa0:	f000 fb3a 	bl	8006618 <__multadd>
 8005fa4:	f1bb 0f00 	cmp.w	fp, #0
 8005fa8:	4605      	mov	r5, r0
 8005faa:	dc6f      	bgt.n	800608c <_dtoa_r+0x974>
 8005fac:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fae:	2b02      	cmp	r3, #2
 8005fb0:	dc49      	bgt.n	8006046 <_dtoa_r+0x92e>
 8005fb2:	e06b      	b.n	800608c <_dtoa_r+0x974>
 8005fb4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fb6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005fba:	e73c      	b.n	8005e36 <_dtoa_r+0x71e>
 8005fbc:	3fe00000 	.word	0x3fe00000
 8005fc0:	40240000 	.word	0x40240000
 8005fc4:	9b08      	ldr	r3, [sp, #32]
 8005fc6:	1e5c      	subs	r4, r3, #1
 8005fc8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fca:	42a3      	cmp	r3, r4
 8005fcc:	db09      	blt.n	8005fe2 <_dtoa_r+0x8ca>
 8005fce:	1b1c      	subs	r4, r3, r4
 8005fd0:	9b08      	ldr	r3, [sp, #32]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	f6bf af30 	bge.w	8005e38 <_dtoa_r+0x720>
 8005fd8:	9b04      	ldr	r3, [sp, #16]
 8005fda:	9a08      	ldr	r2, [sp, #32]
 8005fdc:	1a9e      	subs	r6, r3, r2
 8005fde:	2300      	movs	r3, #0
 8005fe0:	e72b      	b.n	8005e3a <_dtoa_r+0x722>
 8005fe2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005fe4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005fe6:	1ae3      	subs	r3, r4, r3
 8005fe8:	441a      	add	r2, r3
 8005fea:	940a      	str	r4, [sp, #40]	@ 0x28
 8005fec:	9e04      	ldr	r6, [sp, #16]
 8005fee:	2400      	movs	r4, #0
 8005ff0:	9b08      	ldr	r3, [sp, #32]
 8005ff2:	920e      	str	r2, [sp, #56]	@ 0x38
 8005ff4:	e721      	b.n	8005e3a <_dtoa_r+0x722>
 8005ff6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8005ff8:	9e04      	ldr	r6, [sp, #16]
 8005ffa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8005ffc:	e728      	b.n	8005e50 <_dtoa_r+0x738>
 8005ffe:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006002:	e751      	b.n	8005ea8 <_dtoa_r+0x790>
 8006004:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006006:	9903      	ldr	r1, [sp, #12]
 8006008:	e750      	b.n	8005eac <_dtoa_r+0x794>
 800600a:	f8cd 800c 	str.w	r8, [sp, #12]
 800600e:	e751      	b.n	8005eb4 <_dtoa_r+0x79c>
 8006010:	2300      	movs	r3, #0
 8006012:	e779      	b.n	8005f08 <_dtoa_r+0x7f0>
 8006014:	9b06      	ldr	r3, [sp, #24]
 8006016:	e777      	b.n	8005f08 <_dtoa_r+0x7f0>
 8006018:	2300      	movs	r3, #0
 800601a:	930a      	str	r3, [sp, #40]	@ 0x28
 800601c:	e779      	b.n	8005f12 <_dtoa_r+0x7fa>
 800601e:	d093      	beq.n	8005f48 <_dtoa_r+0x830>
 8006020:	9a04      	ldr	r2, [sp, #16]
 8006022:	331c      	adds	r3, #28
 8006024:	441a      	add	r2, r3
 8006026:	9204      	str	r2, [sp, #16]
 8006028:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800602a:	441e      	add	r6, r3
 800602c:	441a      	add	r2, r3
 800602e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006030:	e78a      	b.n	8005f48 <_dtoa_r+0x830>
 8006032:	4603      	mov	r3, r0
 8006034:	e7f4      	b.n	8006020 <_dtoa_r+0x908>
 8006036:	9b08      	ldr	r3, [sp, #32]
 8006038:	46b8      	mov	r8, r7
 800603a:	2b00      	cmp	r3, #0
 800603c:	dc20      	bgt.n	8006080 <_dtoa_r+0x968>
 800603e:	469b      	mov	fp, r3
 8006040:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006042:	2b02      	cmp	r3, #2
 8006044:	dd1e      	ble.n	8006084 <_dtoa_r+0x96c>
 8006046:	f1bb 0f00 	cmp.w	fp, #0
 800604a:	f47f adb1 	bne.w	8005bb0 <_dtoa_r+0x498>
 800604e:	4621      	mov	r1, r4
 8006050:	465b      	mov	r3, fp
 8006052:	2205      	movs	r2, #5
 8006054:	4648      	mov	r0, r9
 8006056:	f000 fadf 	bl	8006618 <__multadd>
 800605a:	4601      	mov	r1, r0
 800605c:	4604      	mov	r4, r0
 800605e:	9803      	ldr	r0, [sp, #12]
 8006060:	f000 fcea 	bl	8006a38 <__mcmp>
 8006064:	2800      	cmp	r0, #0
 8006066:	f77f ada3 	ble.w	8005bb0 <_dtoa_r+0x498>
 800606a:	4656      	mov	r6, sl
 800606c:	2331      	movs	r3, #49	@ 0x31
 800606e:	f108 0801 	add.w	r8, r8, #1
 8006072:	f806 3b01 	strb.w	r3, [r6], #1
 8006076:	e59f      	b.n	8005bb8 <_dtoa_r+0x4a0>
 8006078:	46b8      	mov	r8, r7
 800607a:	9c08      	ldr	r4, [sp, #32]
 800607c:	4625      	mov	r5, r4
 800607e:	e7f4      	b.n	800606a <_dtoa_r+0x952>
 8006080:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006084:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006086:	2b00      	cmp	r3, #0
 8006088:	f000 8101 	beq.w	800628e <_dtoa_r+0xb76>
 800608c:	2e00      	cmp	r6, #0
 800608e:	dd05      	ble.n	800609c <_dtoa_r+0x984>
 8006090:	4629      	mov	r1, r5
 8006092:	4632      	mov	r2, r6
 8006094:	4648      	mov	r0, r9
 8006096:	f000 fc63 	bl	8006960 <__lshift>
 800609a:	4605      	mov	r5, r0
 800609c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d05c      	beq.n	800615c <_dtoa_r+0xa44>
 80060a2:	4648      	mov	r0, r9
 80060a4:	6869      	ldr	r1, [r5, #4]
 80060a6:	f000 fa55 	bl	8006554 <_Balloc>
 80060aa:	4606      	mov	r6, r0
 80060ac:	b928      	cbnz	r0, 80060ba <_dtoa_r+0x9a2>
 80060ae:	4602      	mov	r2, r0
 80060b0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80060b4:	4b80      	ldr	r3, [pc, #512]	@ (80062b8 <_dtoa_r+0xba0>)
 80060b6:	f7ff bb43 	b.w	8005740 <_dtoa_r+0x28>
 80060ba:	692a      	ldr	r2, [r5, #16]
 80060bc:	f105 010c 	add.w	r1, r5, #12
 80060c0:	3202      	adds	r2, #2
 80060c2:	0092      	lsls	r2, r2, #2
 80060c4:	300c      	adds	r0, #12
 80060c6:	f001 f95f 	bl	8007388 <memcpy>
 80060ca:	2201      	movs	r2, #1
 80060cc:	4631      	mov	r1, r6
 80060ce:	4648      	mov	r0, r9
 80060d0:	f000 fc46 	bl	8006960 <__lshift>
 80060d4:	462f      	mov	r7, r5
 80060d6:	4605      	mov	r5, r0
 80060d8:	f10a 0301 	add.w	r3, sl, #1
 80060dc:	9304      	str	r3, [sp, #16]
 80060de:	eb0a 030b 	add.w	r3, sl, fp
 80060e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80060e4:	9b06      	ldr	r3, [sp, #24]
 80060e6:	f003 0301 	and.w	r3, r3, #1
 80060ea:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ec:	9b04      	ldr	r3, [sp, #16]
 80060ee:	4621      	mov	r1, r4
 80060f0:	9803      	ldr	r0, [sp, #12]
 80060f2:	f103 3bff 	add.w	fp, r3, #4294967295
 80060f6:	f7ff fa87 	bl	8005608 <quorem>
 80060fa:	4603      	mov	r3, r0
 80060fc:	4639      	mov	r1, r7
 80060fe:	3330      	adds	r3, #48	@ 0x30
 8006100:	9006      	str	r0, [sp, #24]
 8006102:	9803      	ldr	r0, [sp, #12]
 8006104:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006106:	f000 fc97 	bl	8006a38 <__mcmp>
 800610a:	462a      	mov	r2, r5
 800610c:	9008      	str	r0, [sp, #32]
 800610e:	4621      	mov	r1, r4
 8006110:	4648      	mov	r0, r9
 8006112:	f000 fcad 	bl	8006a70 <__mdiff>
 8006116:	68c2      	ldr	r2, [r0, #12]
 8006118:	4606      	mov	r6, r0
 800611a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800611c:	bb02      	cbnz	r2, 8006160 <_dtoa_r+0xa48>
 800611e:	4601      	mov	r1, r0
 8006120:	9803      	ldr	r0, [sp, #12]
 8006122:	f000 fc89 	bl	8006a38 <__mcmp>
 8006126:	4602      	mov	r2, r0
 8006128:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800612a:	4631      	mov	r1, r6
 800612c:	4648      	mov	r0, r9
 800612e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006132:	f000 fa4f 	bl	80065d4 <_Bfree>
 8006136:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006138:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800613a:	9e04      	ldr	r6, [sp, #16]
 800613c:	ea42 0103 	orr.w	r1, r2, r3
 8006140:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006142:	4319      	orrs	r1, r3
 8006144:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006146:	d10d      	bne.n	8006164 <_dtoa_r+0xa4c>
 8006148:	2b39      	cmp	r3, #57	@ 0x39
 800614a:	d027      	beq.n	800619c <_dtoa_r+0xa84>
 800614c:	9a08      	ldr	r2, [sp, #32]
 800614e:	2a00      	cmp	r2, #0
 8006150:	dd01      	ble.n	8006156 <_dtoa_r+0xa3e>
 8006152:	9b06      	ldr	r3, [sp, #24]
 8006154:	3331      	adds	r3, #49	@ 0x31
 8006156:	f88b 3000 	strb.w	r3, [fp]
 800615a:	e52e      	b.n	8005bba <_dtoa_r+0x4a2>
 800615c:	4628      	mov	r0, r5
 800615e:	e7b9      	b.n	80060d4 <_dtoa_r+0x9bc>
 8006160:	2201      	movs	r2, #1
 8006162:	e7e2      	b.n	800612a <_dtoa_r+0xa12>
 8006164:	9908      	ldr	r1, [sp, #32]
 8006166:	2900      	cmp	r1, #0
 8006168:	db04      	blt.n	8006174 <_dtoa_r+0xa5c>
 800616a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800616c:	4301      	orrs	r1, r0
 800616e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006170:	4301      	orrs	r1, r0
 8006172:	d120      	bne.n	80061b6 <_dtoa_r+0xa9e>
 8006174:	2a00      	cmp	r2, #0
 8006176:	ddee      	ble.n	8006156 <_dtoa_r+0xa3e>
 8006178:	2201      	movs	r2, #1
 800617a:	9903      	ldr	r1, [sp, #12]
 800617c:	4648      	mov	r0, r9
 800617e:	9304      	str	r3, [sp, #16]
 8006180:	f000 fbee 	bl	8006960 <__lshift>
 8006184:	4621      	mov	r1, r4
 8006186:	9003      	str	r0, [sp, #12]
 8006188:	f000 fc56 	bl	8006a38 <__mcmp>
 800618c:	2800      	cmp	r0, #0
 800618e:	9b04      	ldr	r3, [sp, #16]
 8006190:	dc02      	bgt.n	8006198 <_dtoa_r+0xa80>
 8006192:	d1e0      	bne.n	8006156 <_dtoa_r+0xa3e>
 8006194:	07da      	lsls	r2, r3, #31
 8006196:	d5de      	bpl.n	8006156 <_dtoa_r+0xa3e>
 8006198:	2b39      	cmp	r3, #57	@ 0x39
 800619a:	d1da      	bne.n	8006152 <_dtoa_r+0xa3a>
 800619c:	2339      	movs	r3, #57	@ 0x39
 800619e:	f88b 3000 	strb.w	r3, [fp]
 80061a2:	4633      	mov	r3, r6
 80061a4:	461e      	mov	r6, r3
 80061a6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80061aa:	3b01      	subs	r3, #1
 80061ac:	2a39      	cmp	r2, #57	@ 0x39
 80061ae:	d04e      	beq.n	800624e <_dtoa_r+0xb36>
 80061b0:	3201      	adds	r2, #1
 80061b2:	701a      	strb	r2, [r3, #0]
 80061b4:	e501      	b.n	8005bba <_dtoa_r+0x4a2>
 80061b6:	2a00      	cmp	r2, #0
 80061b8:	dd03      	ble.n	80061c2 <_dtoa_r+0xaaa>
 80061ba:	2b39      	cmp	r3, #57	@ 0x39
 80061bc:	d0ee      	beq.n	800619c <_dtoa_r+0xa84>
 80061be:	3301      	adds	r3, #1
 80061c0:	e7c9      	b.n	8006156 <_dtoa_r+0xa3e>
 80061c2:	9a04      	ldr	r2, [sp, #16]
 80061c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80061c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80061ca:	428a      	cmp	r2, r1
 80061cc:	d028      	beq.n	8006220 <_dtoa_r+0xb08>
 80061ce:	2300      	movs	r3, #0
 80061d0:	220a      	movs	r2, #10
 80061d2:	9903      	ldr	r1, [sp, #12]
 80061d4:	4648      	mov	r0, r9
 80061d6:	f000 fa1f 	bl	8006618 <__multadd>
 80061da:	42af      	cmp	r7, r5
 80061dc:	9003      	str	r0, [sp, #12]
 80061de:	f04f 0300 	mov.w	r3, #0
 80061e2:	f04f 020a 	mov.w	r2, #10
 80061e6:	4639      	mov	r1, r7
 80061e8:	4648      	mov	r0, r9
 80061ea:	d107      	bne.n	80061fc <_dtoa_r+0xae4>
 80061ec:	f000 fa14 	bl	8006618 <__multadd>
 80061f0:	4607      	mov	r7, r0
 80061f2:	4605      	mov	r5, r0
 80061f4:	9b04      	ldr	r3, [sp, #16]
 80061f6:	3301      	adds	r3, #1
 80061f8:	9304      	str	r3, [sp, #16]
 80061fa:	e777      	b.n	80060ec <_dtoa_r+0x9d4>
 80061fc:	f000 fa0c 	bl	8006618 <__multadd>
 8006200:	4629      	mov	r1, r5
 8006202:	4607      	mov	r7, r0
 8006204:	2300      	movs	r3, #0
 8006206:	220a      	movs	r2, #10
 8006208:	4648      	mov	r0, r9
 800620a:	f000 fa05 	bl	8006618 <__multadd>
 800620e:	4605      	mov	r5, r0
 8006210:	e7f0      	b.n	80061f4 <_dtoa_r+0xadc>
 8006212:	f1bb 0f00 	cmp.w	fp, #0
 8006216:	bfcc      	ite	gt
 8006218:	465e      	movgt	r6, fp
 800621a:	2601      	movle	r6, #1
 800621c:	2700      	movs	r7, #0
 800621e:	4456      	add	r6, sl
 8006220:	2201      	movs	r2, #1
 8006222:	9903      	ldr	r1, [sp, #12]
 8006224:	4648      	mov	r0, r9
 8006226:	9304      	str	r3, [sp, #16]
 8006228:	f000 fb9a 	bl	8006960 <__lshift>
 800622c:	4621      	mov	r1, r4
 800622e:	9003      	str	r0, [sp, #12]
 8006230:	f000 fc02 	bl	8006a38 <__mcmp>
 8006234:	2800      	cmp	r0, #0
 8006236:	dcb4      	bgt.n	80061a2 <_dtoa_r+0xa8a>
 8006238:	d102      	bne.n	8006240 <_dtoa_r+0xb28>
 800623a:	9b04      	ldr	r3, [sp, #16]
 800623c:	07db      	lsls	r3, r3, #31
 800623e:	d4b0      	bmi.n	80061a2 <_dtoa_r+0xa8a>
 8006240:	4633      	mov	r3, r6
 8006242:	461e      	mov	r6, r3
 8006244:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006248:	2a30      	cmp	r2, #48	@ 0x30
 800624a:	d0fa      	beq.n	8006242 <_dtoa_r+0xb2a>
 800624c:	e4b5      	b.n	8005bba <_dtoa_r+0x4a2>
 800624e:	459a      	cmp	sl, r3
 8006250:	d1a8      	bne.n	80061a4 <_dtoa_r+0xa8c>
 8006252:	2331      	movs	r3, #49	@ 0x31
 8006254:	f108 0801 	add.w	r8, r8, #1
 8006258:	f88a 3000 	strb.w	r3, [sl]
 800625c:	e4ad      	b.n	8005bba <_dtoa_r+0x4a2>
 800625e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006260:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80062bc <_dtoa_r+0xba4>
 8006264:	b11b      	cbz	r3, 800626e <_dtoa_r+0xb56>
 8006266:	f10a 0308 	add.w	r3, sl, #8
 800626a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800626c:	6013      	str	r3, [r2, #0]
 800626e:	4650      	mov	r0, sl
 8006270:	b017      	add	sp, #92	@ 0x5c
 8006272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006276:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006278:	2b01      	cmp	r3, #1
 800627a:	f77f ae2e 	ble.w	8005eda <_dtoa_r+0x7c2>
 800627e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006280:	930a      	str	r3, [sp, #40]	@ 0x28
 8006282:	2001      	movs	r0, #1
 8006284:	e64d      	b.n	8005f22 <_dtoa_r+0x80a>
 8006286:	f1bb 0f00 	cmp.w	fp, #0
 800628a:	f77f aed9 	ble.w	8006040 <_dtoa_r+0x928>
 800628e:	4656      	mov	r6, sl
 8006290:	4621      	mov	r1, r4
 8006292:	9803      	ldr	r0, [sp, #12]
 8006294:	f7ff f9b8 	bl	8005608 <quorem>
 8006298:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800629c:	f806 3b01 	strb.w	r3, [r6], #1
 80062a0:	eba6 020a 	sub.w	r2, r6, sl
 80062a4:	4593      	cmp	fp, r2
 80062a6:	ddb4      	ble.n	8006212 <_dtoa_r+0xafa>
 80062a8:	2300      	movs	r3, #0
 80062aa:	220a      	movs	r2, #10
 80062ac:	4648      	mov	r0, r9
 80062ae:	9903      	ldr	r1, [sp, #12]
 80062b0:	f000 f9b2 	bl	8006618 <__multadd>
 80062b4:	9003      	str	r0, [sp, #12]
 80062b6:	e7eb      	b.n	8006290 <_dtoa_r+0xb78>
 80062b8:	0800ac79 	.word	0x0800ac79
 80062bc:	0800ac14 	.word	0x0800ac14

080062c0 <_free_r>:
 80062c0:	b538      	push	{r3, r4, r5, lr}
 80062c2:	4605      	mov	r5, r0
 80062c4:	2900      	cmp	r1, #0
 80062c6:	d040      	beq.n	800634a <_free_r+0x8a>
 80062c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062cc:	1f0c      	subs	r4, r1, #4
 80062ce:	2b00      	cmp	r3, #0
 80062d0:	bfb8      	it	lt
 80062d2:	18e4      	addlt	r4, r4, r3
 80062d4:	f000 f932 	bl	800653c <__malloc_lock>
 80062d8:	4a1c      	ldr	r2, [pc, #112]	@ (800634c <_free_r+0x8c>)
 80062da:	6813      	ldr	r3, [r2, #0]
 80062dc:	b933      	cbnz	r3, 80062ec <_free_r+0x2c>
 80062de:	6063      	str	r3, [r4, #4]
 80062e0:	6014      	str	r4, [r2, #0]
 80062e2:	4628      	mov	r0, r5
 80062e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80062e8:	f000 b92e 	b.w	8006548 <__malloc_unlock>
 80062ec:	42a3      	cmp	r3, r4
 80062ee:	d908      	bls.n	8006302 <_free_r+0x42>
 80062f0:	6820      	ldr	r0, [r4, #0]
 80062f2:	1821      	adds	r1, r4, r0
 80062f4:	428b      	cmp	r3, r1
 80062f6:	bf01      	itttt	eq
 80062f8:	6819      	ldreq	r1, [r3, #0]
 80062fa:	685b      	ldreq	r3, [r3, #4]
 80062fc:	1809      	addeq	r1, r1, r0
 80062fe:	6021      	streq	r1, [r4, #0]
 8006300:	e7ed      	b.n	80062de <_free_r+0x1e>
 8006302:	461a      	mov	r2, r3
 8006304:	685b      	ldr	r3, [r3, #4]
 8006306:	b10b      	cbz	r3, 800630c <_free_r+0x4c>
 8006308:	42a3      	cmp	r3, r4
 800630a:	d9fa      	bls.n	8006302 <_free_r+0x42>
 800630c:	6811      	ldr	r1, [r2, #0]
 800630e:	1850      	adds	r0, r2, r1
 8006310:	42a0      	cmp	r0, r4
 8006312:	d10b      	bne.n	800632c <_free_r+0x6c>
 8006314:	6820      	ldr	r0, [r4, #0]
 8006316:	4401      	add	r1, r0
 8006318:	1850      	adds	r0, r2, r1
 800631a:	4283      	cmp	r3, r0
 800631c:	6011      	str	r1, [r2, #0]
 800631e:	d1e0      	bne.n	80062e2 <_free_r+0x22>
 8006320:	6818      	ldr	r0, [r3, #0]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	4408      	add	r0, r1
 8006326:	6010      	str	r0, [r2, #0]
 8006328:	6053      	str	r3, [r2, #4]
 800632a:	e7da      	b.n	80062e2 <_free_r+0x22>
 800632c:	d902      	bls.n	8006334 <_free_r+0x74>
 800632e:	230c      	movs	r3, #12
 8006330:	602b      	str	r3, [r5, #0]
 8006332:	e7d6      	b.n	80062e2 <_free_r+0x22>
 8006334:	6820      	ldr	r0, [r4, #0]
 8006336:	1821      	adds	r1, r4, r0
 8006338:	428b      	cmp	r3, r1
 800633a:	bf01      	itttt	eq
 800633c:	6819      	ldreq	r1, [r3, #0]
 800633e:	685b      	ldreq	r3, [r3, #4]
 8006340:	1809      	addeq	r1, r1, r0
 8006342:	6021      	streq	r1, [r4, #0]
 8006344:	6063      	str	r3, [r4, #4]
 8006346:	6054      	str	r4, [r2, #4]
 8006348:	e7cb      	b.n	80062e2 <_free_r+0x22>
 800634a:	bd38      	pop	{r3, r4, r5, pc}
 800634c:	20000494 	.word	0x20000494

08006350 <_findenv_r>:
 8006350:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006354:	f8df a06c 	ldr.w	sl, [pc, #108]	@ 80063c4 <_findenv_r+0x74>
 8006358:	4606      	mov	r6, r0
 800635a:	4689      	mov	r9, r1
 800635c:	4617      	mov	r7, r2
 800635e:	f001 f83d 	bl	80073dc <__env_lock>
 8006362:	f8da 4000 	ldr.w	r4, [sl]
 8006366:	b134      	cbz	r4, 8006376 <_findenv_r+0x26>
 8006368:	464b      	mov	r3, r9
 800636a:	4698      	mov	r8, r3
 800636c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006370:	b13a      	cbz	r2, 8006382 <_findenv_r+0x32>
 8006372:	2a3d      	cmp	r2, #61	@ 0x3d
 8006374:	d1f9      	bne.n	800636a <_findenv_r+0x1a>
 8006376:	4630      	mov	r0, r6
 8006378:	f001 f836 	bl	80073e8 <__env_unlock>
 800637c:	2000      	movs	r0, #0
 800637e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006382:	eba8 0809 	sub.w	r8, r8, r9
 8006386:	46a3      	mov	fp, r4
 8006388:	f854 0b04 	ldr.w	r0, [r4], #4
 800638c:	2800      	cmp	r0, #0
 800638e:	d0f2      	beq.n	8006376 <_findenv_r+0x26>
 8006390:	4642      	mov	r2, r8
 8006392:	4649      	mov	r1, r9
 8006394:	f000 ff2a 	bl	80071ec <strncmp>
 8006398:	2800      	cmp	r0, #0
 800639a:	d1f4      	bne.n	8006386 <_findenv_r+0x36>
 800639c:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80063a0:	eb03 0508 	add.w	r5, r3, r8
 80063a4:	f813 3008 	ldrb.w	r3, [r3, r8]
 80063a8:	2b3d      	cmp	r3, #61	@ 0x3d
 80063aa:	d1ec      	bne.n	8006386 <_findenv_r+0x36>
 80063ac:	f8da 3000 	ldr.w	r3, [sl]
 80063b0:	4630      	mov	r0, r6
 80063b2:	ebab 0303 	sub.w	r3, fp, r3
 80063b6:	109b      	asrs	r3, r3, #2
 80063b8:	603b      	str	r3, [r7, #0]
 80063ba:	f001 f815 	bl	80073e8 <__env_unlock>
 80063be:	1c68      	adds	r0, r5, #1
 80063c0:	e7dd      	b.n	800637e <_findenv_r+0x2e>
 80063c2:	bf00      	nop
 80063c4:	20000000 	.word	0x20000000

080063c8 <_getenv_r>:
 80063c8:	b507      	push	{r0, r1, r2, lr}
 80063ca:	aa01      	add	r2, sp, #4
 80063cc:	f7ff ffc0 	bl	8006350 <_findenv_r>
 80063d0:	b003      	add	sp, #12
 80063d2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080063d8 <malloc>:
 80063d8:	4b02      	ldr	r3, [pc, #8]	@ (80063e4 <malloc+0xc>)
 80063da:	4601      	mov	r1, r0
 80063dc:	6818      	ldr	r0, [r3, #0]
 80063de:	f000 b82d 	b.w	800643c <_malloc_r>
 80063e2:	bf00      	nop
 80063e4:	20000040 	.word	0x20000040

080063e8 <free>:
 80063e8:	4b02      	ldr	r3, [pc, #8]	@ (80063f4 <free+0xc>)
 80063ea:	4601      	mov	r1, r0
 80063ec:	6818      	ldr	r0, [r3, #0]
 80063ee:	f7ff bf67 	b.w	80062c0 <_free_r>
 80063f2:	bf00      	nop
 80063f4:	20000040 	.word	0x20000040

080063f8 <sbrk_aligned>:
 80063f8:	b570      	push	{r4, r5, r6, lr}
 80063fa:	4e0f      	ldr	r6, [pc, #60]	@ (8006438 <sbrk_aligned+0x40>)
 80063fc:	460c      	mov	r4, r1
 80063fe:	6831      	ldr	r1, [r6, #0]
 8006400:	4605      	mov	r5, r0
 8006402:	b911      	cbnz	r1, 800640a <sbrk_aligned+0x12>
 8006404:	f000 ffb0 	bl	8007368 <_sbrk_r>
 8006408:	6030      	str	r0, [r6, #0]
 800640a:	4621      	mov	r1, r4
 800640c:	4628      	mov	r0, r5
 800640e:	f000 ffab 	bl	8007368 <_sbrk_r>
 8006412:	1c43      	adds	r3, r0, #1
 8006414:	d103      	bne.n	800641e <sbrk_aligned+0x26>
 8006416:	f04f 34ff 	mov.w	r4, #4294967295
 800641a:	4620      	mov	r0, r4
 800641c:	bd70      	pop	{r4, r5, r6, pc}
 800641e:	1cc4      	adds	r4, r0, #3
 8006420:	f024 0403 	bic.w	r4, r4, #3
 8006424:	42a0      	cmp	r0, r4
 8006426:	d0f8      	beq.n	800641a <sbrk_aligned+0x22>
 8006428:	1a21      	subs	r1, r4, r0
 800642a:	4628      	mov	r0, r5
 800642c:	f000 ff9c 	bl	8007368 <_sbrk_r>
 8006430:	3001      	adds	r0, #1
 8006432:	d1f2      	bne.n	800641a <sbrk_aligned+0x22>
 8006434:	e7ef      	b.n	8006416 <sbrk_aligned+0x1e>
 8006436:	bf00      	nop
 8006438:	20000490 	.word	0x20000490

0800643c <_malloc_r>:
 800643c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006440:	1ccd      	adds	r5, r1, #3
 8006442:	f025 0503 	bic.w	r5, r5, #3
 8006446:	3508      	adds	r5, #8
 8006448:	2d0c      	cmp	r5, #12
 800644a:	bf38      	it	cc
 800644c:	250c      	movcc	r5, #12
 800644e:	2d00      	cmp	r5, #0
 8006450:	4606      	mov	r6, r0
 8006452:	db01      	blt.n	8006458 <_malloc_r+0x1c>
 8006454:	42a9      	cmp	r1, r5
 8006456:	d904      	bls.n	8006462 <_malloc_r+0x26>
 8006458:	230c      	movs	r3, #12
 800645a:	6033      	str	r3, [r6, #0]
 800645c:	2000      	movs	r0, #0
 800645e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006462:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006538 <_malloc_r+0xfc>
 8006466:	f000 f869 	bl	800653c <__malloc_lock>
 800646a:	f8d8 3000 	ldr.w	r3, [r8]
 800646e:	461c      	mov	r4, r3
 8006470:	bb44      	cbnz	r4, 80064c4 <_malloc_r+0x88>
 8006472:	4629      	mov	r1, r5
 8006474:	4630      	mov	r0, r6
 8006476:	f7ff ffbf 	bl	80063f8 <sbrk_aligned>
 800647a:	1c43      	adds	r3, r0, #1
 800647c:	4604      	mov	r4, r0
 800647e:	d158      	bne.n	8006532 <_malloc_r+0xf6>
 8006480:	f8d8 4000 	ldr.w	r4, [r8]
 8006484:	4627      	mov	r7, r4
 8006486:	2f00      	cmp	r7, #0
 8006488:	d143      	bne.n	8006512 <_malloc_r+0xd6>
 800648a:	2c00      	cmp	r4, #0
 800648c:	d04b      	beq.n	8006526 <_malloc_r+0xea>
 800648e:	6823      	ldr	r3, [r4, #0]
 8006490:	4639      	mov	r1, r7
 8006492:	4630      	mov	r0, r6
 8006494:	eb04 0903 	add.w	r9, r4, r3
 8006498:	f000 ff66 	bl	8007368 <_sbrk_r>
 800649c:	4581      	cmp	r9, r0
 800649e:	d142      	bne.n	8006526 <_malloc_r+0xea>
 80064a0:	6821      	ldr	r1, [r4, #0]
 80064a2:	4630      	mov	r0, r6
 80064a4:	1a6d      	subs	r5, r5, r1
 80064a6:	4629      	mov	r1, r5
 80064a8:	f7ff ffa6 	bl	80063f8 <sbrk_aligned>
 80064ac:	3001      	adds	r0, #1
 80064ae:	d03a      	beq.n	8006526 <_malloc_r+0xea>
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	442b      	add	r3, r5
 80064b4:	6023      	str	r3, [r4, #0]
 80064b6:	f8d8 3000 	ldr.w	r3, [r8]
 80064ba:	685a      	ldr	r2, [r3, #4]
 80064bc:	bb62      	cbnz	r2, 8006518 <_malloc_r+0xdc>
 80064be:	f8c8 7000 	str.w	r7, [r8]
 80064c2:	e00f      	b.n	80064e4 <_malloc_r+0xa8>
 80064c4:	6822      	ldr	r2, [r4, #0]
 80064c6:	1b52      	subs	r2, r2, r5
 80064c8:	d420      	bmi.n	800650c <_malloc_r+0xd0>
 80064ca:	2a0b      	cmp	r2, #11
 80064cc:	d917      	bls.n	80064fe <_malloc_r+0xc2>
 80064ce:	1961      	adds	r1, r4, r5
 80064d0:	42a3      	cmp	r3, r4
 80064d2:	6025      	str	r5, [r4, #0]
 80064d4:	bf18      	it	ne
 80064d6:	6059      	strne	r1, [r3, #4]
 80064d8:	6863      	ldr	r3, [r4, #4]
 80064da:	bf08      	it	eq
 80064dc:	f8c8 1000 	streq.w	r1, [r8]
 80064e0:	5162      	str	r2, [r4, r5]
 80064e2:	604b      	str	r3, [r1, #4]
 80064e4:	4630      	mov	r0, r6
 80064e6:	f000 f82f 	bl	8006548 <__malloc_unlock>
 80064ea:	f104 000b 	add.w	r0, r4, #11
 80064ee:	1d23      	adds	r3, r4, #4
 80064f0:	f020 0007 	bic.w	r0, r0, #7
 80064f4:	1ac2      	subs	r2, r0, r3
 80064f6:	bf1c      	itt	ne
 80064f8:	1a1b      	subne	r3, r3, r0
 80064fa:	50a3      	strne	r3, [r4, r2]
 80064fc:	e7af      	b.n	800645e <_malloc_r+0x22>
 80064fe:	6862      	ldr	r2, [r4, #4]
 8006500:	42a3      	cmp	r3, r4
 8006502:	bf0c      	ite	eq
 8006504:	f8c8 2000 	streq.w	r2, [r8]
 8006508:	605a      	strne	r2, [r3, #4]
 800650a:	e7eb      	b.n	80064e4 <_malloc_r+0xa8>
 800650c:	4623      	mov	r3, r4
 800650e:	6864      	ldr	r4, [r4, #4]
 8006510:	e7ae      	b.n	8006470 <_malloc_r+0x34>
 8006512:	463c      	mov	r4, r7
 8006514:	687f      	ldr	r7, [r7, #4]
 8006516:	e7b6      	b.n	8006486 <_malloc_r+0x4a>
 8006518:	461a      	mov	r2, r3
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	42a3      	cmp	r3, r4
 800651e:	d1fb      	bne.n	8006518 <_malloc_r+0xdc>
 8006520:	2300      	movs	r3, #0
 8006522:	6053      	str	r3, [r2, #4]
 8006524:	e7de      	b.n	80064e4 <_malloc_r+0xa8>
 8006526:	230c      	movs	r3, #12
 8006528:	4630      	mov	r0, r6
 800652a:	6033      	str	r3, [r6, #0]
 800652c:	f000 f80c 	bl	8006548 <__malloc_unlock>
 8006530:	e794      	b.n	800645c <_malloc_r+0x20>
 8006532:	6005      	str	r5, [r0, #0]
 8006534:	e7d6      	b.n	80064e4 <_malloc_r+0xa8>
 8006536:	bf00      	nop
 8006538:	20000494 	.word	0x20000494

0800653c <__malloc_lock>:
 800653c:	4801      	ldr	r0, [pc, #4]	@ (8006544 <__malloc_lock+0x8>)
 800653e:	f7ff b82b 	b.w	8005598 <__retarget_lock_acquire_recursive>
 8006542:	bf00      	nop
 8006544:	2000048e 	.word	0x2000048e

08006548 <__malloc_unlock>:
 8006548:	4801      	ldr	r0, [pc, #4]	@ (8006550 <__malloc_unlock+0x8>)
 800654a:	f7ff b827 	b.w	800559c <__retarget_lock_release_recursive>
 800654e:	bf00      	nop
 8006550:	2000048e 	.word	0x2000048e

08006554 <_Balloc>:
 8006554:	b570      	push	{r4, r5, r6, lr}
 8006556:	69c6      	ldr	r6, [r0, #28]
 8006558:	4604      	mov	r4, r0
 800655a:	460d      	mov	r5, r1
 800655c:	b976      	cbnz	r6, 800657c <_Balloc+0x28>
 800655e:	2010      	movs	r0, #16
 8006560:	f7ff ff3a 	bl	80063d8 <malloc>
 8006564:	4602      	mov	r2, r0
 8006566:	61e0      	str	r0, [r4, #28]
 8006568:	b920      	cbnz	r0, 8006574 <_Balloc+0x20>
 800656a:	216b      	movs	r1, #107	@ 0x6b
 800656c:	4b17      	ldr	r3, [pc, #92]	@ (80065cc <_Balloc+0x78>)
 800656e:	4818      	ldr	r0, [pc, #96]	@ (80065d0 <_Balloc+0x7c>)
 8006570:	f7ff f82c 	bl	80055cc <__assert_func>
 8006574:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006578:	6006      	str	r6, [r0, #0]
 800657a:	60c6      	str	r6, [r0, #12]
 800657c:	69e6      	ldr	r6, [r4, #28]
 800657e:	68f3      	ldr	r3, [r6, #12]
 8006580:	b183      	cbz	r3, 80065a4 <_Balloc+0x50>
 8006582:	69e3      	ldr	r3, [r4, #28]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800658a:	b9b8      	cbnz	r0, 80065bc <_Balloc+0x68>
 800658c:	2101      	movs	r1, #1
 800658e:	fa01 f605 	lsl.w	r6, r1, r5
 8006592:	1d72      	adds	r2, r6, #5
 8006594:	4620      	mov	r0, r4
 8006596:	0092      	lsls	r2, r2, #2
 8006598:	f000 ff0b 	bl	80073b2 <_calloc_r>
 800659c:	b160      	cbz	r0, 80065b8 <_Balloc+0x64>
 800659e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80065a2:	e00e      	b.n	80065c2 <_Balloc+0x6e>
 80065a4:	2221      	movs	r2, #33	@ 0x21
 80065a6:	2104      	movs	r1, #4
 80065a8:	4620      	mov	r0, r4
 80065aa:	f000 ff02 	bl	80073b2 <_calloc_r>
 80065ae:	69e3      	ldr	r3, [r4, #28]
 80065b0:	60f0      	str	r0, [r6, #12]
 80065b2:	68db      	ldr	r3, [r3, #12]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d1e4      	bne.n	8006582 <_Balloc+0x2e>
 80065b8:	2000      	movs	r0, #0
 80065ba:	bd70      	pop	{r4, r5, r6, pc}
 80065bc:	6802      	ldr	r2, [r0, #0]
 80065be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80065c2:	2300      	movs	r3, #0
 80065c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80065c8:	e7f7      	b.n	80065ba <_Balloc+0x66>
 80065ca:	bf00      	nop
 80065cc:	0800ab1a 	.word	0x0800ab1a
 80065d0:	0800ac8a 	.word	0x0800ac8a

080065d4 <_Bfree>:
 80065d4:	b570      	push	{r4, r5, r6, lr}
 80065d6:	69c6      	ldr	r6, [r0, #28]
 80065d8:	4605      	mov	r5, r0
 80065da:	460c      	mov	r4, r1
 80065dc:	b976      	cbnz	r6, 80065fc <_Bfree+0x28>
 80065de:	2010      	movs	r0, #16
 80065e0:	f7ff fefa 	bl	80063d8 <malloc>
 80065e4:	4602      	mov	r2, r0
 80065e6:	61e8      	str	r0, [r5, #28]
 80065e8:	b920      	cbnz	r0, 80065f4 <_Bfree+0x20>
 80065ea:	218f      	movs	r1, #143	@ 0x8f
 80065ec:	4b08      	ldr	r3, [pc, #32]	@ (8006610 <_Bfree+0x3c>)
 80065ee:	4809      	ldr	r0, [pc, #36]	@ (8006614 <_Bfree+0x40>)
 80065f0:	f7fe ffec 	bl	80055cc <__assert_func>
 80065f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80065f8:	6006      	str	r6, [r0, #0]
 80065fa:	60c6      	str	r6, [r0, #12]
 80065fc:	b13c      	cbz	r4, 800660e <_Bfree+0x3a>
 80065fe:	69eb      	ldr	r3, [r5, #28]
 8006600:	6862      	ldr	r2, [r4, #4]
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006608:	6021      	str	r1, [r4, #0]
 800660a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800660e:	bd70      	pop	{r4, r5, r6, pc}
 8006610:	0800ab1a 	.word	0x0800ab1a
 8006614:	0800ac8a 	.word	0x0800ac8a

08006618 <__multadd>:
 8006618:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800661c:	4607      	mov	r7, r0
 800661e:	460c      	mov	r4, r1
 8006620:	461e      	mov	r6, r3
 8006622:	2000      	movs	r0, #0
 8006624:	690d      	ldr	r5, [r1, #16]
 8006626:	f101 0c14 	add.w	ip, r1, #20
 800662a:	f8dc 3000 	ldr.w	r3, [ip]
 800662e:	3001      	adds	r0, #1
 8006630:	b299      	uxth	r1, r3
 8006632:	fb02 6101 	mla	r1, r2, r1, r6
 8006636:	0c1e      	lsrs	r6, r3, #16
 8006638:	0c0b      	lsrs	r3, r1, #16
 800663a:	fb02 3306 	mla	r3, r2, r6, r3
 800663e:	b289      	uxth	r1, r1
 8006640:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006644:	4285      	cmp	r5, r0
 8006646:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800664a:	f84c 1b04 	str.w	r1, [ip], #4
 800664e:	dcec      	bgt.n	800662a <__multadd+0x12>
 8006650:	b30e      	cbz	r6, 8006696 <__multadd+0x7e>
 8006652:	68a3      	ldr	r3, [r4, #8]
 8006654:	42ab      	cmp	r3, r5
 8006656:	dc19      	bgt.n	800668c <__multadd+0x74>
 8006658:	6861      	ldr	r1, [r4, #4]
 800665a:	4638      	mov	r0, r7
 800665c:	3101      	adds	r1, #1
 800665e:	f7ff ff79 	bl	8006554 <_Balloc>
 8006662:	4680      	mov	r8, r0
 8006664:	b928      	cbnz	r0, 8006672 <__multadd+0x5a>
 8006666:	4602      	mov	r2, r0
 8006668:	21ba      	movs	r1, #186	@ 0xba
 800666a:	4b0c      	ldr	r3, [pc, #48]	@ (800669c <__multadd+0x84>)
 800666c:	480c      	ldr	r0, [pc, #48]	@ (80066a0 <__multadd+0x88>)
 800666e:	f7fe ffad 	bl	80055cc <__assert_func>
 8006672:	6922      	ldr	r2, [r4, #16]
 8006674:	f104 010c 	add.w	r1, r4, #12
 8006678:	3202      	adds	r2, #2
 800667a:	0092      	lsls	r2, r2, #2
 800667c:	300c      	adds	r0, #12
 800667e:	f000 fe83 	bl	8007388 <memcpy>
 8006682:	4621      	mov	r1, r4
 8006684:	4638      	mov	r0, r7
 8006686:	f7ff ffa5 	bl	80065d4 <_Bfree>
 800668a:	4644      	mov	r4, r8
 800668c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006690:	3501      	adds	r5, #1
 8006692:	615e      	str	r6, [r3, #20]
 8006694:	6125      	str	r5, [r4, #16]
 8006696:	4620      	mov	r0, r4
 8006698:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800669c:	0800ac79 	.word	0x0800ac79
 80066a0:	0800ac8a 	.word	0x0800ac8a

080066a4 <__hi0bits>:
 80066a4:	4603      	mov	r3, r0
 80066a6:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80066aa:	bf3a      	itte	cc
 80066ac:	0403      	lslcc	r3, r0, #16
 80066ae:	2010      	movcc	r0, #16
 80066b0:	2000      	movcs	r0, #0
 80066b2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80066b6:	bf3c      	itt	cc
 80066b8:	021b      	lslcc	r3, r3, #8
 80066ba:	3008      	addcc	r0, #8
 80066bc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80066c0:	bf3c      	itt	cc
 80066c2:	011b      	lslcc	r3, r3, #4
 80066c4:	3004      	addcc	r0, #4
 80066c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ca:	bf3c      	itt	cc
 80066cc:	009b      	lslcc	r3, r3, #2
 80066ce:	3002      	addcc	r0, #2
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	db05      	blt.n	80066e0 <__hi0bits+0x3c>
 80066d4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80066d8:	f100 0001 	add.w	r0, r0, #1
 80066dc:	bf08      	it	eq
 80066de:	2020      	moveq	r0, #32
 80066e0:	4770      	bx	lr

080066e2 <__lo0bits>:
 80066e2:	6803      	ldr	r3, [r0, #0]
 80066e4:	4602      	mov	r2, r0
 80066e6:	f013 0007 	ands.w	r0, r3, #7
 80066ea:	d00b      	beq.n	8006704 <__lo0bits+0x22>
 80066ec:	07d9      	lsls	r1, r3, #31
 80066ee:	d421      	bmi.n	8006734 <__lo0bits+0x52>
 80066f0:	0798      	lsls	r0, r3, #30
 80066f2:	bf49      	itett	mi
 80066f4:	085b      	lsrmi	r3, r3, #1
 80066f6:	089b      	lsrpl	r3, r3, #2
 80066f8:	2001      	movmi	r0, #1
 80066fa:	6013      	strmi	r3, [r2, #0]
 80066fc:	bf5c      	itt	pl
 80066fe:	2002      	movpl	r0, #2
 8006700:	6013      	strpl	r3, [r2, #0]
 8006702:	4770      	bx	lr
 8006704:	b299      	uxth	r1, r3
 8006706:	b909      	cbnz	r1, 800670c <__lo0bits+0x2a>
 8006708:	2010      	movs	r0, #16
 800670a:	0c1b      	lsrs	r3, r3, #16
 800670c:	b2d9      	uxtb	r1, r3
 800670e:	b909      	cbnz	r1, 8006714 <__lo0bits+0x32>
 8006710:	3008      	adds	r0, #8
 8006712:	0a1b      	lsrs	r3, r3, #8
 8006714:	0719      	lsls	r1, r3, #28
 8006716:	bf04      	itt	eq
 8006718:	091b      	lsreq	r3, r3, #4
 800671a:	3004      	addeq	r0, #4
 800671c:	0799      	lsls	r1, r3, #30
 800671e:	bf04      	itt	eq
 8006720:	089b      	lsreq	r3, r3, #2
 8006722:	3002      	addeq	r0, #2
 8006724:	07d9      	lsls	r1, r3, #31
 8006726:	d403      	bmi.n	8006730 <__lo0bits+0x4e>
 8006728:	085b      	lsrs	r3, r3, #1
 800672a:	f100 0001 	add.w	r0, r0, #1
 800672e:	d003      	beq.n	8006738 <__lo0bits+0x56>
 8006730:	6013      	str	r3, [r2, #0]
 8006732:	4770      	bx	lr
 8006734:	2000      	movs	r0, #0
 8006736:	4770      	bx	lr
 8006738:	2020      	movs	r0, #32
 800673a:	4770      	bx	lr

0800673c <__i2b>:
 800673c:	b510      	push	{r4, lr}
 800673e:	460c      	mov	r4, r1
 8006740:	2101      	movs	r1, #1
 8006742:	f7ff ff07 	bl	8006554 <_Balloc>
 8006746:	4602      	mov	r2, r0
 8006748:	b928      	cbnz	r0, 8006756 <__i2b+0x1a>
 800674a:	f240 1145 	movw	r1, #325	@ 0x145
 800674e:	4b04      	ldr	r3, [pc, #16]	@ (8006760 <__i2b+0x24>)
 8006750:	4804      	ldr	r0, [pc, #16]	@ (8006764 <__i2b+0x28>)
 8006752:	f7fe ff3b 	bl	80055cc <__assert_func>
 8006756:	2301      	movs	r3, #1
 8006758:	6144      	str	r4, [r0, #20]
 800675a:	6103      	str	r3, [r0, #16]
 800675c:	bd10      	pop	{r4, pc}
 800675e:	bf00      	nop
 8006760:	0800ac79 	.word	0x0800ac79
 8006764:	0800ac8a 	.word	0x0800ac8a

08006768 <__multiply>:
 8006768:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800676c:	4617      	mov	r7, r2
 800676e:	690a      	ldr	r2, [r1, #16]
 8006770:	693b      	ldr	r3, [r7, #16]
 8006772:	4689      	mov	r9, r1
 8006774:	429a      	cmp	r2, r3
 8006776:	bfa2      	ittt	ge
 8006778:	463b      	movge	r3, r7
 800677a:	460f      	movge	r7, r1
 800677c:	4699      	movge	r9, r3
 800677e:	693d      	ldr	r5, [r7, #16]
 8006780:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006784:	68bb      	ldr	r3, [r7, #8]
 8006786:	6879      	ldr	r1, [r7, #4]
 8006788:	eb05 060a 	add.w	r6, r5, sl
 800678c:	42b3      	cmp	r3, r6
 800678e:	b085      	sub	sp, #20
 8006790:	bfb8      	it	lt
 8006792:	3101      	addlt	r1, #1
 8006794:	f7ff fede 	bl	8006554 <_Balloc>
 8006798:	b930      	cbnz	r0, 80067a8 <__multiply+0x40>
 800679a:	4602      	mov	r2, r0
 800679c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80067a0:	4b40      	ldr	r3, [pc, #256]	@ (80068a4 <__multiply+0x13c>)
 80067a2:	4841      	ldr	r0, [pc, #260]	@ (80068a8 <__multiply+0x140>)
 80067a4:	f7fe ff12 	bl	80055cc <__assert_func>
 80067a8:	f100 0414 	add.w	r4, r0, #20
 80067ac:	4623      	mov	r3, r4
 80067ae:	2200      	movs	r2, #0
 80067b0:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80067b4:	4573      	cmp	r3, lr
 80067b6:	d320      	bcc.n	80067fa <__multiply+0x92>
 80067b8:	f107 0814 	add.w	r8, r7, #20
 80067bc:	f109 0114 	add.w	r1, r9, #20
 80067c0:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80067c4:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80067c8:	9302      	str	r3, [sp, #8]
 80067ca:	1beb      	subs	r3, r5, r7
 80067cc:	3b15      	subs	r3, #21
 80067ce:	f023 0303 	bic.w	r3, r3, #3
 80067d2:	3304      	adds	r3, #4
 80067d4:	3715      	adds	r7, #21
 80067d6:	42bd      	cmp	r5, r7
 80067d8:	bf38      	it	cc
 80067da:	2304      	movcc	r3, #4
 80067dc:	9301      	str	r3, [sp, #4]
 80067de:	9b02      	ldr	r3, [sp, #8]
 80067e0:	9103      	str	r1, [sp, #12]
 80067e2:	428b      	cmp	r3, r1
 80067e4:	d80c      	bhi.n	8006800 <__multiply+0x98>
 80067e6:	2e00      	cmp	r6, #0
 80067e8:	dd03      	ble.n	80067f2 <__multiply+0x8a>
 80067ea:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d055      	beq.n	800689e <__multiply+0x136>
 80067f2:	6106      	str	r6, [r0, #16]
 80067f4:	b005      	add	sp, #20
 80067f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fa:	f843 2b04 	str.w	r2, [r3], #4
 80067fe:	e7d9      	b.n	80067b4 <__multiply+0x4c>
 8006800:	f8b1 a000 	ldrh.w	sl, [r1]
 8006804:	f1ba 0f00 	cmp.w	sl, #0
 8006808:	d01f      	beq.n	800684a <__multiply+0xe2>
 800680a:	46c4      	mov	ip, r8
 800680c:	46a1      	mov	r9, r4
 800680e:	2700      	movs	r7, #0
 8006810:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006814:	f8d9 3000 	ldr.w	r3, [r9]
 8006818:	fa1f fb82 	uxth.w	fp, r2
 800681c:	b29b      	uxth	r3, r3
 800681e:	fb0a 330b 	mla	r3, sl, fp, r3
 8006822:	443b      	add	r3, r7
 8006824:	f8d9 7000 	ldr.w	r7, [r9]
 8006828:	0c12      	lsrs	r2, r2, #16
 800682a:	0c3f      	lsrs	r7, r7, #16
 800682c:	fb0a 7202 	mla	r2, sl, r2, r7
 8006830:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006834:	b29b      	uxth	r3, r3
 8006836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800683a:	4565      	cmp	r5, ip
 800683c:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006840:	f849 3b04 	str.w	r3, [r9], #4
 8006844:	d8e4      	bhi.n	8006810 <__multiply+0xa8>
 8006846:	9b01      	ldr	r3, [sp, #4]
 8006848:	50e7      	str	r7, [r4, r3]
 800684a:	9b03      	ldr	r3, [sp, #12]
 800684c:	3104      	adds	r1, #4
 800684e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006852:	f1b9 0f00 	cmp.w	r9, #0
 8006856:	d020      	beq.n	800689a <__multiply+0x132>
 8006858:	4647      	mov	r7, r8
 800685a:	46a4      	mov	ip, r4
 800685c:	f04f 0a00 	mov.w	sl, #0
 8006860:	6823      	ldr	r3, [r4, #0]
 8006862:	f8b7 b000 	ldrh.w	fp, [r7]
 8006866:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800686a:	b29b      	uxth	r3, r3
 800686c:	fb09 220b 	mla	r2, r9, fp, r2
 8006870:	4452      	add	r2, sl
 8006872:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006876:	f84c 3b04 	str.w	r3, [ip], #4
 800687a:	f857 3b04 	ldr.w	r3, [r7], #4
 800687e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006882:	f8bc 3000 	ldrh.w	r3, [ip]
 8006886:	42bd      	cmp	r5, r7
 8006888:	fb09 330a 	mla	r3, r9, sl, r3
 800688c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006890:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006894:	d8e5      	bhi.n	8006862 <__multiply+0xfa>
 8006896:	9a01      	ldr	r2, [sp, #4]
 8006898:	50a3      	str	r3, [r4, r2]
 800689a:	3404      	adds	r4, #4
 800689c:	e79f      	b.n	80067de <__multiply+0x76>
 800689e:	3e01      	subs	r6, #1
 80068a0:	e7a1      	b.n	80067e6 <__multiply+0x7e>
 80068a2:	bf00      	nop
 80068a4:	0800ac79 	.word	0x0800ac79
 80068a8:	0800ac8a 	.word	0x0800ac8a

080068ac <__pow5mult>:
 80068ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b0:	4615      	mov	r5, r2
 80068b2:	f012 0203 	ands.w	r2, r2, #3
 80068b6:	4607      	mov	r7, r0
 80068b8:	460e      	mov	r6, r1
 80068ba:	d007      	beq.n	80068cc <__pow5mult+0x20>
 80068bc:	4c25      	ldr	r4, [pc, #148]	@ (8006954 <__pow5mult+0xa8>)
 80068be:	3a01      	subs	r2, #1
 80068c0:	2300      	movs	r3, #0
 80068c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80068c6:	f7ff fea7 	bl	8006618 <__multadd>
 80068ca:	4606      	mov	r6, r0
 80068cc:	10ad      	asrs	r5, r5, #2
 80068ce:	d03d      	beq.n	800694c <__pow5mult+0xa0>
 80068d0:	69fc      	ldr	r4, [r7, #28]
 80068d2:	b97c      	cbnz	r4, 80068f4 <__pow5mult+0x48>
 80068d4:	2010      	movs	r0, #16
 80068d6:	f7ff fd7f 	bl	80063d8 <malloc>
 80068da:	4602      	mov	r2, r0
 80068dc:	61f8      	str	r0, [r7, #28]
 80068de:	b928      	cbnz	r0, 80068ec <__pow5mult+0x40>
 80068e0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80068e4:	4b1c      	ldr	r3, [pc, #112]	@ (8006958 <__pow5mult+0xac>)
 80068e6:	481d      	ldr	r0, [pc, #116]	@ (800695c <__pow5mult+0xb0>)
 80068e8:	f7fe fe70 	bl	80055cc <__assert_func>
 80068ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80068f0:	6004      	str	r4, [r0, #0]
 80068f2:	60c4      	str	r4, [r0, #12]
 80068f4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80068f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80068fc:	b94c      	cbnz	r4, 8006912 <__pow5mult+0x66>
 80068fe:	f240 2171 	movw	r1, #625	@ 0x271
 8006902:	4638      	mov	r0, r7
 8006904:	f7ff ff1a 	bl	800673c <__i2b>
 8006908:	2300      	movs	r3, #0
 800690a:	4604      	mov	r4, r0
 800690c:	f8c8 0008 	str.w	r0, [r8, #8]
 8006910:	6003      	str	r3, [r0, #0]
 8006912:	f04f 0900 	mov.w	r9, #0
 8006916:	07eb      	lsls	r3, r5, #31
 8006918:	d50a      	bpl.n	8006930 <__pow5mult+0x84>
 800691a:	4631      	mov	r1, r6
 800691c:	4622      	mov	r2, r4
 800691e:	4638      	mov	r0, r7
 8006920:	f7ff ff22 	bl	8006768 <__multiply>
 8006924:	4680      	mov	r8, r0
 8006926:	4631      	mov	r1, r6
 8006928:	4638      	mov	r0, r7
 800692a:	f7ff fe53 	bl	80065d4 <_Bfree>
 800692e:	4646      	mov	r6, r8
 8006930:	106d      	asrs	r5, r5, #1
 8006932:	d00b      	beq.n	800694c <__pow5mult+0xa0>
 8006934:	6820      	ldr	r0, [r4, #0]
 8006936:	b938      	cbnz	r0, 8006948 <__pow5mult+0x9c>
 8006938:	4622      	mov	r2, r4
 800693a:	4621      	mov	r1, r4
 800693c:	4638      	mov	r0, r7
 800693e:	f7ff ff13 	bl	8006768 <__multiply>
 8006942:	6020      	str	r0, [r4, #0]
 8006944:	f8c0 9000 	str.w	r9, [r0]
 8006948:	4604      	mov	r4, r0
 800694a:	e7e4      	b.n	8006916 <__pow5mult+0x6a>
 800694c:	4630      	mov	r0, r6
 800694e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006952:	bf00      	nop
 8006954:	0800ad7c 	.word	0x0800ad7c
 8006958:	0800ab1a 	.word	0x0800ab1a
 800695c:	0800ac8a 	.word	0x0800ac8a

08006960 <__lshift>:
 8006960:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006964:	460c      	mov	r4, r1
 8006966:	4607      	mov	r7, r0
 8006968:	4691      	mov	r9, r2
 800696a:	6923      	ldr	r3, [r4, #16]
 800696c:	6849      	ldr	r1, [r1, #4]
 800696e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006972:	68a3      	ldr	r3, [r4, #8]
 8006974:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006978:	f108 0601 	add.w	r6, r8, #1
 800697c:	42b3      	cmp	r3, r6
 800697e:	db0b      	blt.n	8006998 <__lshift+0x38>
 8006980:	4638      	mov	r0, r7
 8006982:	f7ff fde7 	bl	8006554 <_Balloc>
 8006986:	4605      	mov	r5, r0
 8006988:	b948      	cbnz	r0, 800699e <__lshift+0x3e>
 800698a:	4602      	mov	r2, r0
 800698c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006990:	4b27      	ldr	r3, [pc, #156]	@ (8006a30 <__lshift+0xd0>)
 8006992:	4828      	ldr	r0, [pc, #160]	@ (8006a34 <__lshift+0xd4>)
 8006994:	f7fe fe1a 	bl	80055cc <__assert_func>
 8006998:	3101      	adds	r1, #1
 800699a:	005b      	lsls	r3, r3, #1
 800699c:	e7ee      	b.n	800697c <__lshift+0x1c>
 800699e:	2300      	movs	r3, #0
 80069a0:	f100 0114 	add.w	r1, r0, #20
 80069a4:	f100 0210 	add.w	r2, r0, #16
 80069a8:	4618      	mov	r0, r3
 80069aa:	4553      	cmp	r3, sl
 80069ac:	db33      	blt.n	8006a16 <__lshift+0xb6>
 80069ae:	6920      	ldr	r0, [r4, #16]
 80069b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80069b4:	f104 0314 	add.w	r3, r4, #20
 80069b8:	f019 091f 	ands.w	r9, r9, #31
 80069bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80069c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80069c4:	d02b      	beq.n	8006a1e <__lshift+0xbe>
 80069c6:	468a      	mov	sl, r1
 80069c8:	2200      	movs	r2, #0
 80069ca:	f1c9 0e20 	rsb	lr, r9, #32
 80069ce:	6818      	ldr	r0, [r3, #0]
 80069d0:	fa00 f009 	lsl.w	r0, r0, r9
 80069d4:	4310      	orrs	r0, r2
 80069d6:	f84a 0b04 	str.w	r0, [sl], #4
 80069da:	f853 2b04 	ldr.w	r2, [r3], #4
 80069de:	459c      	cmp	ip, r3
 80069e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80069e4:	d8f3      	bhi.n	80069ce <__lshift+0x6e>
 80069e6:	ebac 0304 	sub.w	r3, ip, r4
 80069ea:	3b15      	subs	r3, #21
 80069ec:	f023 0303 	bic.w	r3, r3, #3
 80069f0:	3304      	adds	r3, #4
 80069f2:	f104 0015 	add.w	r0, r4, #21
 80069f6:	4560      	cmp	r0, ip
 80069f8:	bf88      	it	hi
 80069fa:	2304      	movhi	r3, #4
 80069fc:	50ca      	str	r2, [r1, r3]
 80069fe:	b10a      	cbz	r2, 8006a04 <__lshift+0xa4>
 8006a00:	f108 0602 	add.w	r6, r8, #2
 8006a04:	3e01      	subs	r6, #1
 8006a06:	4638      	mov	r0, r7
 8006a08:	4621      	mov	r1, r4
 8006a0a:	612e      	str	r6, [r5, #16]
 8006a0c:	f7ff fde2 	bl	80065d4 <_Bfree>
 8006a10:	4628      	mov	r0, r5
 8006a12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a16:	f842 0f04 	str.w	r0, [r2, #4]!
 8006a1a:	3301      	adds	r3, #1
 8006a1c:	e7c5      	b.n	80069aa <__lshift+0x4a>
 8006a1e:	3904      	subs	r1, #4
 8006a20:	f853 2b04 	ldr.w	r2, [r3], #4
 8006a24:	459c      	cmp	ip, r3
 8006a26:	f841 2f04 	str.w	r2, [r1, #4]!
 8006a2a:	d8f9      	bhi.n	8006a20 <__lshift+0xc0>
 8006a2c:	e7ea      	b.n	8006a04 <__lshift+0xa4>
 8006a2e:	bf00      	nop
 8006a30:	0800ac79 	.word	0x0800ac79
 8006a34:	0800ac8a 	.word	0x0800ac8a

08006a38 <__mcmp>:
 8006a38:	4603      	mov	r3, r0
 8006a3a:	690a      	ldr	r2, [r1, #16]
 8006a3c:	6900      	ldr	r0, [r0, #16]
 8006a3e:	b530      	push	{r4, r5, lr}
 8006a40:	1a80      	subs	r0, r0, r2
 8006a42:	d10e      	bne.n	8006a62 <__mcmp+0x2a>
 8006a44:	3314      	adds	r3, #20
 8006a46:	3114      	adds	r1, #20
 8006a48:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006a4c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006a50:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006a54:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006a58:	4295      	cmp	r5, r2
 8006a5a:	d003      	beq.n	8006a64 <__mcmp+0x2c>
 8006a5c:	d205      	bcs.n	8006a6a <__mcmp+0x32>
 8006a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8006a62:	bd30      	pop	{r4, r5, pc}
 8006a64:	42a3      	cmp	r3, r4
 8006a66:	d3f3      	bcc.n	8006a50 <__mcmp+0x18>
 8006a68:	e7fb      	b.n	8006a62 <__mcmp+0x2a>
 8006a6a:	2001      	movs	r0, #1
 8006a6c:	e7f9      	b.n	8006a62 <__mcmp+0x2a>
	...

08006a70 <__mdiff>:
 8006a70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a74:	4689      	mov	r9, r1
 8006a76:	4606      	mov	r6, r0
 8006a78:	4611      	mov	r1, r2
 8006a7a:	4648      	mov	r0, r9
 8006a7c:	4614      	mov	r4, r2
 8006a7e:	f7ff ffdb 	bl	8006a38 <__mcmp>
 8006a82:	1e05      	subs	r5, r0, #0
 8006a84:	d112      	bne.n	8006aac <__mdiff+0x3c>
 8006a86:	4629      	mov	r1, r5
 8006a88:	4630      	mov	r0, r6
 8006a8a:	f7ff fd63 	bl	8006554 <_Balloc>
 8006a8e:	4602      	mov	r2, r0
 8006a90:	b928      	cbnz	r0, 8006a9e <__mdiff+0x2e>
 8006a92:	f240 2137 	movw	r1, #567	@ 0x237
 8006a96:	4b3e      	ldr	r3, [pc, #248]	@ (8006b90 <__mdiff+0x120>)
 8006a98:	483e      	ldr	r0, [pc, #248]	@ (8006b94 <__mdiff+0x124>)
 8006a9a:	f7fe fd97 	bl	80055cc <__assert_func>
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006aa4:	4610      	mov	r0, r2
 8006aa6:	b003      	add	sp, #12
 8006aa8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aac:	bfbc      	itt	lt
 8006aae:	464b      	movlt	r3, r9
 8006ab0:	46a1      	movlt	r9, r4
 8006ab2:	4630      	mov	r0, r6
 8006ab4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006ab8:	bfba      	itte	lt
 8006aba:	461c      	movlt	r4, r3
 8006abc:	2501      	movlt	r5, #1
 8006abe:	2500      	movge	r5, #0
 8006ac0:	f7ff fd48 	bl	8006554 <_Balloc>
 8006ac4:	4602      	mov	r2, r0
 8006ac6:	b918      	cbnz	r0, 8006ad0 <__mdiff+0x60>
 8006ac8:	f240 2145 	movw	r1, #581	@ 0x245
 8006acc:	4b30      	ldr	r3, [pc, #192]	@ (8006b90 <__mdiff+0x120>)
 8006ace:	e7e3      	b.n	8006a98 <__mdiff+0x28>
 8006ad0:	f100 0b14 	add.w	fp, r0, #20
 8006ad4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006ad8:	f109 0310 	add.w	r3, r9, #16
 8006adc:	60c5      	str	r5, [r0, #12]
 8006ade:	f04f 0c00 	mov.w	ip, #0
 8006ae2:	f109 0514 	add.w	r5, r9, #20
 8006ae6:	46d9      	mov	r9, fp
 8006ae8:	6926      	ldr	r6, [r4, #16]
 8006aea:	f104 0e14 	add.w	lr, r4, #20
 8006aee:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006af2:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006af6:	9301      	str	r3, [sp, #4]
 8006af8:	9b01      	ldr	r3, [sp, #4]
 8006afa:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006afe:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006b02:	b281      	uxth	r1, r0
 8006b04:	9301      	str	r3, [sp, #4]
 8006b06:	fa1f f38a 	uxth.w	r3, sl
 8006b0a:	1a5b      	subs	r3, r3, r1
 8006b0c:	0c00      	lsrs	r0, r0, #16
 8006b0e:	4463      	add	r3, ip
 8006b10:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006b14:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006b1e:	4576      	cmp	r6, lr
 8006b20:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b24:	f849 3b04 	str.w	r3, [r9], #4
 8006b28:	d8e6      	bhi.n	8006af8 <__mdiff+0x88>
 8006b2a:	1b33      	subs	r3, r6, r4
 8006b2c:	3b15      	subs	r3, #21
 8006b2e:	f023 0303 	bic.w	r3, r3, #3
 8006b32:	3415      	adds	r4, #21
 8006b34:	3304      	adds	r3, #4
 8006b36:	42a6      	cmp	r6, r4
 8006b38:	bf38      	it	cc
 8006b3a:	2304      	movcc	r3, #4
 8006b3c:	441d      	add	r5, r3
 8006b3e:	445b      	add	r3, fp
 8006b40:	461e      	mov	r6, r3
 8006b42:	462c      	mov	r4, r5
 8006b44:	4544      	cmp	r4, r8
 8006b46:	d30e      	bcc.n	8006b66 <__mdiff+0xf6>
 8006b48:	f108 0103 	add.w	r1, r8, #3
 8006b4c:	1b49      	subs	r1, r1, r5
 8006b4e:	f021 0103 	bic.w	r1, r1, #3
 8006b52:	3d03      	subs	r5, #3
 8006b54:	45a8      	cmp	r8, r5
 8006b56:	bf38      	it	cc
 8006b58:	2100      	movcc	r1, #0
 8006b5a:	440b      	add	r3, r1
 8006b5c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006b60:	b199      	cbz	r1, 8006b8a <__mdiff+0x11a>
 8006b62:	6117      	str	r7, [r2, #16]
 8006b64:	e79e      	b.n	8006aa4 <__mdiff+0x34>
 8006b66:	46e6      	mov	lr, ip
 8006b68:	f854 1b04 	ldr.w	r1, [r4], #4
 8006b6c:	fa1f fc81 	uxth.w	ip, r1
 8006b70:	44f4      	add	ip, lr
 8006b72:	0c08      	lsrs	r0, r1, #16
 8006b74:	4471      	add	r1, lr
 8006b76:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006b7a:	b289      	uxth	r1, r1
 8006b7c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006b80:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006b84:	f846 1b04 	str.w	r1, [r6], #4
 8006b88:	e7dc      	b.n	8006b44 <__mdiff+0xd4>
 8006b8a:	3f01      	subs	r7, #1
 8006b8c:	e7e6      	b.n	8006b5c <__mdiff+0xec>
 8006b8e:	bf00      	nop
 8006b90:	0800ac79 	.word	0x0800ac79
 8006b94:	0800ac8a 	.word	0x0800ac8a

08006b98 <__d2b>:
 8006b98:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8006b9c:	2101      	movs	r1, #1
 8006b9e:	4690      	mov	r8, r2
 8006ba0:	4699      	mov	r9, r3
 8006ba2:	9e08      	ldr	r6, [sp, #32]
 8006ba4:	f7ff fcd6 	bl	8006554 <_Balloc>
 8006ba8:	4604      	mov	r4, r0
 8006baa:	b930      	cbnz	r0, 8006bba <__d2b+0x22>
 8006bac:	4602      	mov	r2, r0
 8006bae:	f240 310f 	movw	r1, #783	@ 0x30f
 8006bb2:	4b23      	ldr	r3, [pc, #140]	@ (8006c40 <__d2b+0xa8>)
 8006bb4:	4823      	ldr	r0, [pc, #140]	@ (8006c44 <__d2b+0xac>)
 8006bb6:	f7fe fd09 	bl	80055cc <__assert_func>
 8006bba:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006bbe:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006bc2:	b10d      	cbz	r5, 8006bc8 <__d2b+0x30>
 8006bc4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006bc8:	9301      	str	r3, [sp, #4]
 8006bca:	f1b8 0300 	subs.w	r3, r8, #0
 8006bce:	d024      	beq.n	8006c1a <__d2b+0x82>
 8006bd0:	4668      	mov	r0, sp
 8006bd2:	9300      	str	r3, [sp, #0]
 8006bd4:	f7ff fd85 	bl	80066e2 <__lo0bits>
 8006bd8:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006bdc:	b1d8      	cbz	r0, 8006c16 <__d2b+0x7e>
 8006bde:	f1c0 0320 	rsb	r3, r0, #32
 8006be2:	fa02 f303 	lsl.w	r3, r2, r3
 8006be6:	430b      	orrs	r3, r1
 8006be8:	40c2      	lsrs	r2, r0
 8006bea:	6163      	str	r3, [r4, #20]
 8006bec:	9201      	str	r2, [sp, #4]
 8006bee:	9b01      	ldr	r3, [sp, #4]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	bf0c      	ite	eq
 8006bf4:	2201      	moveq	r2, #1
 8006bf6:	2202      	movne	r2, #2
 8006bf8:	61a3      	str	r3, [r4, #24]
 8006bfa:	6122      	str	r2, [r4, #16]
 8006bfc:	b1ad      	cbz	r5, 8006c2a <__d2b+0x92>
 8006bfe:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006c02:	4405      	add	r5, r0
 8006c04:	6035      	str	r5, [r6, #0]
 8006c06:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006c0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c0c:	6018      	str	r0, [r3, #0]
 8006c0e:	4620      	mov	r0, r4
 8006c10:	b002      	add	sp, #8
 8006c12:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8006c16:	6161      	str	r1, [r4, #20]
 8006c18:	e7e9      	b.n	8006bee <__d2b+0x56>
 8006c1a:	a801      	add	r0, sp, #4
 8006c1c:	f7ff fd61 	bl	80066e2 <__lo0bits>
 8006c20:	9b01      	ldr	r3, [sp, #4]
 8006c22:	2201      	movs	r2, #1
 8006c24:	6163      	str	r3, [r4, #20]
 8006c26:	3020      	adds	r0, #32
 8006c28:	e7e7      	b.n	8006bfa <__d2b+0x62>
 8006c2a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006c2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006c32:	6030      	str	r0, [r6, #0]
 8006c34:	6918      	ldr	r0, [r3, #16]
 8006c36:	f7ff fd35 	bl	80066a4 <__hi0bits>
 8006c3a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006c3e:	e7e4      	b.n	8006c0a <__d2b+0x72>
 8006c40:	0800ac79 	.word	0x0800ac79
 8006c44:	0800ac8a 	.word	0x0800ac8a

08006c48 <_strtoul_l.isra.0>:
 8006c48:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006c4c:	4686      	mov	lr, r0
 8006c4e:	460d      	mov	r5, r1
 8006c50:	4e33      	ldr	r6, [pc, #204]	@ (8006d20 <_strtoul_l.isra.0+0xd8>)
 8006c52:	4628      	mov	r0, r5
 8006c54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006c58:	5d37      	ldrb	r7, [r6, r4]
 8006c5a:	f017 0708 	ands.w	r7, r7, #8
 8006c5e:	d1f8      	bne.n	8006c52 <_strtoul_l.isra.0+0xa>
 8006c60:	2c2d      	cmp	r4, #45	@ 0x2d
 8006c62:	d110      	bne.n	8006c86 <_strtoul_l.isra.0+0x3e>
 8006c64:	2701      	movs	r7, #1
 8006c66:	782c      	ldrb	r4, [r5, #0]
 8006c68:	1c85      	adds	r5, r0, #2
 8006c6a:	f033 0010 	bics.w	r0, r3, #16
 8006c6e:	d115      	bne.n	8006c9c <_strtoul_l.isra.0+0x54>
 8006c70:	2c30      	cmp	r4, #48	@ 0x30
 8006c72:	d10d      	bne.n	8006c90 <_strtoul_l.isra.0+0x48>
 8006c74:	7828      	ldrb	r0, [r5, #0]
 8006c76:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8006c7a:	2858      	cmp	r0, #88	@ 0x58
 8006c7c:	d108      	bne.n	8006c90 <_strtoul_l.isra.0+0x48>
 8006c7e:	786c      	ldrb	r4, [r5, #1]
 8006c80:	3502      	adds	r5, #2
 8006c82:	2310      	movs	r3, #16
 8006c84:	e00a      	b.n	8006c9c <_strtoul_l.isra.0+0x54>
 8006c86:	2c2b      	cmp	r4, #43	@ 0x2b
 8006c88:	bf04      	itt	eq
 8006c8a:	782c      	ldrbeq	r4, [r5, #0]
 8006c8c:	1c85      	addeq	r5, r0, #2
 8006c8e:	e7ec      	b.n	8006c6a <_strtoul_l.isra.0+0x22>
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d1f6      	bne.n	8006c82 <_strtoul_l.isra.0+0x3a>
 8006c94:	2c30      	cmp	r4, #48	@ 0x30
 8006c96:	bf14      	ite	ne
 8006c98:	230a      	movne	r3, #10
 8006c9a:	2308      	moveq	r3, #8
 8006c9c:	f04f 38ff 	mov.w	r8, #4294967295
 8006ca0:	fbb8 f8f3 	udiv	r8, r8, r3
 8006ca4:	2600      	movs	r6, #0
 8006ca6:	fb03 f908 	mul.w	r9, r3, r8
 8006caa:	4630      	mov	r0, r6
 8006cac:	ea6f 0909 	mvn.w	r9, r9
 8006cb0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 8006cb4:	f1bc 0f09 	cmp.w	ip, #9
 8006cb8:	d810      	bhi.n	8006cdc <_strtoul_l.isra.0+0x94>
 8006cba:	4664      	mov	r4, ip
 8006cbc:	42a3      	cmp	r3, r4
 8006cbe:	dd1e      	ble.n	8006cfe <_strtoul_l.isra.0+0xb6>
 8006cc0:	f1b6 3fff 	cmp.w	r6, #4294967295
 8006cc4:	d007      	beq.n	8006cd6 <_strtoul_l.isra.0+0x8e>
 8006cc6:	4580      	cmp	r8, r0
 8006cc8:	d316      	bcc.n	8006cf8 <_strtoul_l.isra.0+0xb0>
 8006cca:	d101      	bne.n	8006cd0 <_strtoul_l.isra.0+0x88>
 8006ccc:	45a1      	cmp	r9, r4
 8006cce:	db13      	blt.n	8006cf8 <_strtoul_l.isra.0+0xb0>
 8006cd0:	2601      	movs	r6, #1
 8006cd2:	fb00 4003 	mla	r0, r0, r3, r4
 8006cd6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006cda:	e7e9      	b.n	8006cb0 <_strtoul_l.isra.0+0x68>
 8006cdc:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8006ce0:	f1bc 0f19 	cmp.w	ip, #25
 8006ce4:	d801      	bhi.n	8006cea <_strtoul_l.isra.0+0xa2>
 8006ce6:	3c37      	subs	r4, #55	@ 0x37
 8006ce8:	e7e8      	b.n	8006cbc <_strtoul_l.isra.0+0x74>
 8006cea:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8006cee:	f1bc 0f19 	cmp.w	ip, #25
 8006cf2:	d804      	bhi.n	8006cfe <_strtoul_l.isra.0+0xb6>
 8006cf4:	3c57      	subs	r4, #87	@ 0x57
 8006cf6:	e7e1      	b.n	8006cbc <_strtoul_l.isra.0+0x74>
 8006cf8:	f04f 36ff 	mov.w	r6, #4294967295
 8006cfc:	e7eb      	b.n	8006cd6 <_strtoul_l.isra.0+0x8e>
 8006cfe:	1c73      	adds	r3, r6, #1
 8006d00:	d106      	bne.n	8006d10 <_strtoul_l.isra.0+0xc8>
 8006d02:	2322      	movs	r3, #34	@ 0x22
 8006d04:	4630      	mov	r0, r6
 8006d06:	f8ce 3000 	str.w	r3, [lr]
 8006d0a:	b932      	cbnz	r2, 8006d1a <_strtoul_l.isra.0+0xd2>
 8006d0c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006d10:	b107      	cbz	r7, 8006d14 <_strtoul_l.isra.0+0xcc>
 8006d12:	4240      	negs	r0, r0
 8006d14:	2a00      	cmp	r2, #0
 8006d16:	d0f9      	beq.n	8006d0c <_strtoul_l.isra.0+0xc4>
 8006d18:	b106      	cbz	r6, 8006d1c <_strtoul_l.isra.0+0xd4>
 8006d1a:	1e69      	subs	r1, r5, #1
 8006d1c:	6011      	str	r1, [r2, #0]
 8006d1e:	e7f5      	b.n	8006d0c <_strtoul_l.isra.0+0xc4>
 8006d20:	0800ae79 	.word	0x0800ae79

08006d24 <_strtoul_r>:
 8006d24:	f7ff bf90 	b.w	8006c48 <_strtoul_l.isra.0>

08006d28 <strtoul>:
 8006d28:	4613      	mov	r3, r2
 8006d2a:	460a      	mov	r2, r1
 8006d2c:	4601      	mov	r1, r0
 8006d2e:	4802      	ldr	r0, [pc, #8]	@ (8006d38 <strtoul+0x10>)
 8006d30:	6800      	ldr	r0, [r0, #0]
 8006d32:	f7ff bf89 	b.w	8006c48 <_strtoul_l.isra.0>
 8006d36:	bf00      	nop
 8006d38:	20000040 	.word	0x20000040

08006d3c <__ssputs_r>:
 8006d3c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d40:	461f      	mov	r7, r3
 8006d42:	688e      	ldr	r6, [r1, #8]
 8006d44:	4682      	mov	sl, r0
 8006d46:	42be      	cmp	r6, r7
 8006d48:	460c      	mov	r4, r1
 8006d4a:	4690      	mov	r8, r2
 8006d4c:	680b      	ldr	r3, [r1, #0]
 8006d4e:	d82d      	bhi.n	8006dac <__ssputs_r+0x70>
 8006d50:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006d54:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006d58:	d026      	beq.n	8006da8 <__ssputs_r+0x6c>
 8006d5a:	6965      	ldr	r5, [r4, #20]
 8006d5c:	6909      	ldr	r1, [r1, #16]
 8006d5e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006d62:	eba3 0901 	sub.w	r9, r3, r1
 8006d66:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006d6a:	1c7b      	adds	r3, r7, #1
 8006d6c:	444b      	add	r3, r9
 8006d6e:	106d      	asrs	r5, r5, #1
 8006d70:	429d      	cmp	r5, r3
 8006d72:	bf38      	it	cc
 8006d74:	461d      	movcc	r5, r3
 8006d76:	0553      	lsls	r3, r2, #21
 8006d78:	d527      	bpl.n	8006dca <__ssputs_r+0x8e>
 8006d7a:	4629      	mov	r1, r5
 8006d7c:	f7ff fb5e 	bl	800643c <_malloc_r>
 8006d80:	4606      	mov	r6, r0
 8006d82:	b360      	cbz	r0, 8006dde <__ssputs_r+0xa2>
 8006d84:	464a      	mov	r2, r9
 8006d86:	6921      	ldr	r1, [r4, #16]
 8006d88:	f000 fafe 	bl	8007388 <memcpy>
 8006d8c:	89a3      	ldrh	r3, [r4, #12]
 8006d8e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006d92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d96:	81a3      	strh	r3, [r4, #12]
 8006d98:	6126      	str	r6, [r4, #16]
 8006d9a:	444e      	add	r6, r9
 8006d9c:	6026      	str	r6, [r4, #0]
 8006d9e:	463e      	mov	r6, r7
 8006da0:	6165      	str	r5, [r4, #20]
 8006da2:	eba5 0509 	sub.w	r5, r5, r9
 8006da6:	60a5      	str	r5, [r4, #8]
 8006da8:	42be      	cmp	r6, r7
 8006daa:	d900      	bls.n	8006dae <__ssputs_r+0x72>
 8006dac:	463e      	mov	r6, r7
 8006dae:	4632      	mov	r2, r6
 8006db0:	4641      	mov	r1, r8
 8006db2:	6820      	ldr	r0, [r4, #0]
 8006db4:	f000 fa00 	bl	80071b8 <memmove>
 8006db8:	2000      	movs	r0, #0
 8006dba:	68a3      	ldr	r3, [r4, #8]
 8006dbc:	1b9b      	subs	r3, r3, r6
 8006dbe:	60a3      	str	r3, [r4, #8]
 8006dc0:	6823      	ldr	r3, [r4, #0]
 8006dc2:	4433      	add	r3, r6
 8006dc4:	6023      	str	r3, [r4, #0]
 8006dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dca:	462a      	mov	r2, r5
 8006dcc:	f000 fb24 	bl	8007418 <_realloc_r>
 8006dd0:	4606      	mov	r6, r0
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d1e0      	bne.n	8006d98 <__ssputs_r+0x5c>
 8006dd6:	4650      	mov	r0, sl
 8006dd8:	6921      	ldr	r1, [r4, #16]
 8006dda:	f7ff fa71 	bl	80062c0 <_free_r>
 8006dde:	230c      	movs	r3, #12
 8006de0:	f8ca 3000 	str.w	r3, [sl]
 8006de4:	89a3      	ldrh	r3, [r4, #12]
 8006de6:	f04f 30ff 	mov.w	r0, #4294967295
 8006dea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006dee:	81a3      	strh	r3, [r4, #12]
 8006df0:	e7e9      	b.n	8006dc6 <__ssputs_r+0x8a>
	...

08006df4 <_svfiprintf_r>:
 8006df4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df8:	4698      	mov	r8, r3
 8006dfa:	898b      	ldrh	r3, [r1, #12]
 8006dfc:	4607      	mov	r7, r0
 8006dfe:	061b      	lsls	r3, r3, #24
 8006e00:	460d      	mov	r5, r1
 8006e02:	4614      	mov	r4, r2
 8006e04:	b09d      	sub	sp, #116	@ 0x74
 8006e06:	d510      	bpl.n	8006e2a <_svfiprintf_r+0x36>
 8006e08:	690b      	ldr	r3, [r1, #16]
 8006e0a:	b973      	cbnz	r3, 8006e2a <_svfiprintf_r+0x36>
 8006e0c:	2140      	movs	r1, #64	@ 0x40
 8006e0e:	f7ff fb15 	bl	800643c <_malloc_r>
 8006e12:	6028      	str	r0, [r5, #0]
 8006e14:	6128      	str	r0, [r5, #16]
 8006e16:	b930      	cbnz	r0, 8006e26 <_svfiprintf_r+0x32>
 8006e18:	230c      	movs	r3, #12
 8006e1a:	603b      	str	r3, [r7, #0]
 8006e1c:	f04f 30ff 	mov.w	r0, #4294967295
 8006e20:	b01d      	add	sp, #116	@ 0x74
 8006e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e26:	2340      	movs	r3, #64	@ 0x40
 8006e28:	616b      	str	r3, [r5, #20]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e2e:	2320      	movs	r3, #32
 8006e30:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006e34:	2330      	movs	r3, #48	@ 0x30
 8006e36:	f04f 0901 	mov.w	r9, #1
 8006e3a:	f8cd 800c 	str.w	r8, [sp, #12]
 8006e3e:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8006fd8 <_svfiprintf_r+0x1e4>
 8006e42:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006e46:	4623      	mov	r3, r4
 8006e48:	469a      	mov	sl, r3
 8006e4a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006e4e:	b10a      	cbz	r2, 8006e54 <_svfiprintf_r+0x60>
 8006e50:	2a25      	cmp	r2, #37	@ 0x25
 8006e52:	d1f9      	bne.n	8006e48 <_svfiprintf_r+0x54>
 8006e54:	ebba 0b04 	subs.w	fp, sl, r4
 8006e58:	d00b      	beq.n	8006e72 <_svfiprintf_r+0x7e>
 8006e5a:	465b      	mov	r3, fp
 8006e5c:	4622      	mov	r2, r4
 8006e5e:	4629      	mov	r1, r5
 8006e60:	4638      	mov	r0, r7
 8006e62:	f7ff ff6b 	bl	8006d3c <__ssputs_r>
 8006e66:	3001      	adds	r0, #1
 8006e68:	f000 80a7 	beq.w	8006fba <_svfiprintf_r+0x1c6>
 8006e6c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e6e:	445a      	add	r2, fp
 8006e70:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e72:	f89a 3000 	ldrb.w	r3, [sl]
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	f000 809f 	beq.w	8006fba <_svfiprintf_r+0x1c6>
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	f04f 32ff 	mov.w	r2, #4294967295
 8006e82:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006e86:	f10a 0a01 	add.w	sl, sl, #1
 8006e8a:	9304      	str	r3, [sp, #16]
 8006e8c:	9307      	str	r3, [sp, #28]
 8006e8e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006e92:	931a      	str	r3, [sp, #104]	@ 0x68
 8006e94:	4654      	mov	r4, sl
 8006e96:	2205      	movs	r2, #5
 8006e98:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006e9c:	484e      	ldr	r0, [pc, #312]	@ (8006fd8 <_svfiprintf_r+0x1e4>)
 8006e9e:	f7fe fb86 	bl	80055ae <memchr>
 8006ea2:	9a04      	ldr	r2, [sp, #16]
 8006ea4:	b9d8      	cbnz	r0, 8006ede <_svfiprintf_r+0xea>
 8006ea6:	06d0      	lsls	r0, r2, #27
 8006ea8:	bf44      	itt	mi
 8006eaa:	2320      	movmi	r3, #32
 8006eac:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006eb0:	0711      	lsls	r1, r2, #28
 8006eb2:	bf44      	itt	mi
 8006eb4:	232b      	movmi	r3, #43	@ 0x2b
 8006eb6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006eba:	f89a 3000 	ldrb.w	r3, [sl]
 8006ebe:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ec0:	d015      	beq.n	8006eee <_svfiprintf_r+0xfa>
 8006ec2:	4654      	mov	r4, sl
 8006ec4:	2000      	movs	r0, #0
 8006ec6:	f04f 0c0a 	mov.w	ip, #10
 8006eca:	9a07      	ldr	r2, [sp, #28]
 8006ecc:	4621      	mov	r1, r4
 8006ece:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ed2:	3b30      	subs	r3, #48	@ 0x30
 8006ed4:	2b09      	cmp	r3, #9
 8006ed6:	d94b      	bls.n	8006f70 <_svfiprintf_r+0x17c>
 8006ed8:	b1b0      	cbz	r0, 8006f08 <_svfiprintf_r+0x114>
 8006eda:	9207      	str	r2, [sp, #28]
 8006edc:	e014      	b.n	8006f08 <_svfiprintf_r+0x114>
 8006ede:	eba0 0308 	sub.w	r3, r0, r8
 8006ee2:	fa09 f303 	lsl.w	r3, r9, r3
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	46a2      	mov	sl, r4
 8006eea:	9304      	str	r3, [sp, #16]
 8006eec:	e7d2      	b.n	8006e94 <_svfiprintf_r+0xa0>
 8006eee:	9b03      	ldr	r3, [sp, #12]
 8006ef0:	1d19      	adds	r1, r3, #4
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	9103      	str	r1, [sp, #12]
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	bfbb      	ittet	lt
 8006efa:	425b      	neglt	r3, r3
 8006efc:	f042 0202 	orrlt.w	r2, r2, #2
 8006f00:	9307      	strge	r3, [sp, #28]
 8006f02:	9307      	strlt	r3, [sp, #28]
 8006f04:	bfb8      	it	lt
 8006f06:	9204      	strlt	r2, [sp, #16]
 8006f08:	7823      	ldrb	r3, [r4, #0]
 8006f0a:	2b2e      	cmp	r3, #46	@ 0x2e
 8006f0c:	d10a      	bne.n	8006f24 <_svfiprintf_r+0x130>
 8006f0e:	7863      	ldrb	r3, [r4, #1]
 8006f10:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f12:	d132      	bne.n	8006f7a <_svfiprintf_r+0x186>
 8006f14:	9b03      	ldr	r3, [sp, #12]
 8006f16:	3402      	adds	r4, #2
 8006f18:	1d1a      	adds	r2, r3, #4
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	9203      	str	r2, [sp, #12]
 8006f1e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006f22:	9305      	str	r3, [sp, #20]
 8006f24:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8006fdc <_svfiprintf_r+0x1e8>
 8006f28:	2203      	movs	r2, #3
 8006f2a:	4650      	mov	r0, sl
 8006f2c:	7821      	ldrb	r1, [r4, #0]
 8006f2e:	f7fe fb3e 	bl	80055ae <memchr>
 8006f32:	b138      	cbz	r0, 8006f44 <_svfiprintf_r+0x150>
 8006f34:	2240      	movs	r2, #64	@ 0x40
 8006f36:	9b04      	ldr	r3, [sp, #16]
 8006f38:	eba0 000a 	sub.w	r0, r0, sl
 8006f3c:	4082      	lsls	r2, r0
 8006f3e:	4313      	orrs	r3, r2
 8006f40:	3401      	adds	r4, #1
 8006f42:	9304      	str	r3, [sp, #16]
 8006f44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f48:	2206      	movs	r2, #6
 8006f4a:	4825      	ldr	r0, [pc, #148]	@ (8006fe0 <_svfiprintf_r+0x1ec>)
 8006f4c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006f50:	f7fe fb2d 	bl	80055ae <memchr>
 8006f54:	2800      	cmp	r0, #0
 8006f56:	d036      	beq.n	8006fc6 <_svfiprintf_r+0x1d2>
 8006f58:	4b22      	ldr	r3, [pc, #136]	@ (8006fe4 <_svfiprintf_r+0x1f0>)
 8006f5a:	bb1b      	cbnz	r3, 8006fa4 <_svfiprintf_r+0x1b0>
 8006f5c:	9b03      	ldr	r3, [sp, #12]
 8006f5e:	3307      	adds	r3, #7
 8006f60:	f023 0307 	bic.w	r3, r3, #7
 8006f64:	3308      	adds	r3, #8
 8006f66:	9303      	str	r3, [sp, #12]
 8006f68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f6a:	4433      	add	r3, r6
 8006f6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f6e:	e76a      	b.n	8006e46 <_svfiprintf_r+0x52>
 8006f70:	460c      	mov	r4, r1
 8006f72:	2001      	movs	r0, #1
 8006f74:	fb0c 3202 	mla	r2, ip, r2, r3
 8006f78:	e7a8      	b.n	8006ecc <_svfiprintf_r+0xd8>
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	f04f 0c0a 	mov.w	ip, #10
 8006f80:	4619      	mov	r1, r3
 8006f82:	3401      	adds	r4, #1
 8006f84:	9305      	str	r3, [sp, #20]
 8006f86:	4620      	mov	r0, r4
 8006f88:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006f8c:	3a30      	subs	r2, #48	@ 0x30
 8006f8e:	2a09      	cmp	r2, #9
 8006f90:	d903      	bls.n	8006f9a <_svfiprintf_r+0x1a6>
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d0c6      	beq.n	8006f24 <_svfiprintf_r+0x130>
 8006f96:	9105      	str	r1, [sp, #20]
 8006f98:	e7c4      	b.n	8006f24 <_svfiprintf_r+0x130>
 8006f9a:	4604      	mov	r4, r0
 8006f9c:	2301      	movs	r3, #1
 8006f9e:	fb0c 2101 	mla	r1, ip, r1, r2
 8006fa2:	e7f0      	b.n	8006f86 <_svfiprintf_r+0x192>
 8006fa4:	ab03      	add	r3, sp, #12
 8006fa6:	9300      	str	r3, [sp, #0]
 8006fa8:	462a      	mov	r2, r5
 8006faa:	4638      	mov	r0, r7
 8006fac:	4b0e      	ldr	r3, [pc, #56]	@ (8006fe8 <_svfiprintf_r+0x1f4>)
 8006fae:	a904      	add	r1, sp, #16
 8006fb0:	f7fd f998 	bl	80042e4 <_printf_float>
 8006fb4:	1c42      	adds	r2, r0, #1
 8006fb6:	4606      	mov	r6, r0
 8006fb8:	d1d6      	bne.n	8006f68 <_svfiprintf_r+0x174>
 8006fba:	89ab      	ldrh	r3, [r5, #12]
 8006fbc:	065b      	lsls	r3, r3, #25
 8006fbe:	f53f af2d 	bmi.w	8006e1c <_svfiprintf_r+0x28>
 8006fc2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006fc4:	e72c      	b.n	8006e20 <_svfiprintf_r+0x2c>
 8006fc6:	ab03      	add	r3, sp, #12
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	462a      	mov	r2, r5
 8006fcc:	4638      	mov	r0, r7
 8006fce:	4b06      	ldr	r3, [pc, #24]	@ (8006fe8 <_svfiprintf_r+0x1f4>)
 8006fd0:	a904      	add	r1, sp, #16
 8006fd2:	f7fd fc25 	bl	8004820 <_printf_i>
 8006fd6:	e7ed      	b.n	8006fb4 <_svfiprintf_r+0x1c0>
 8006fd8:	0800ace3 	.word	0x0800ace3
 8006fdc:	0800ace9 	.word	0x0800ace9
 8006fe0:	0800aced 	.word	0x0800aced
 8006fe4:	080042e5 	.word	0x080042e5
 8006fe8:	08006d3d 	.word	0x08006d3d

08006fec <__sflush_r>:
 8006fec:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ff2:	0716      	lsls	r6, r2, #28
 8006ff4:	4605      	mov	r5, r0
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	d454      	bmi.n	80070a4 <__sflush_r+0xb8>
 8006ffa:	684b      	ldr	r3, [r1, #4]
 8006ffc:	2b00      	cmp	r3, #0
 8006ffe:	dc02      	bgt.n	8007006 <__sflush_r+0x1a>
 8007000:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007002:	2b00      	cmp	r3, #0
 8007004:	dd48      	ble.n	8007098 <__sflush_r+0xac>
 8007006:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007008:	2e00      	cmp	r6, #0
 800700a:	d045      	beq.n	8007098 <__sflush_r+0xac>
 800700c:	2300      	movs	r3, #0
 800700e:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007012:	682f      	ldr	r7, [r5, #0]
 8007014:	6a21      	ldr	r1, [r4, #32]
 8007016:	602b      	str	r3, [r5, #0]
 8007018:	d030      	beq.n	800707c <__sflush_r+0x90>
 800701a:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800701c:	89a3      	ldrh	r3, [r4, #12]
 800701e:	0759      	lsls	r1, r3, #29
 8007020:	d505      	bpl.n	800702e <__sflush_r+0x42>
 8007022:	6863      	ldr	r3, [r4, #4]
 8007024:	1ad2      	subs	r2, r2, r3
 8007026:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007028:	b10b      	cbz	r3, 800702e <__sflush_r+0x42>
 800702a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800702c:	1ad2      	subs	r2, r2, r3
 800702e:	2300      	movs	r3, #0
 8007030:	4628      	mov	r0, r5
 8007032:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007034:	6a21      	ldr	r1, [r4, #32]
 8007036:	47b0      	blx	r6
 8007038:	1c43      	adds	r3, r0, #1
 800703a:	89a3      	ldrh	r3, [r4, #12]
 800703c:	d106      	bne.n	800704c <__sflush_r+0x60>
 800703e:	6829      	ldr	r1, [r5, #0]
 8007040:	291d      	cmp	r1, #29
 8007042:	d82b      	bhi.n	800709c <__sflush_r+0xb0>
 8007044:	4a28      	ldr	r2, [pc, #160]	@ (80070e8 <__sflush_r+0xfc>)
 8007046:	40ca      	lsrs	r2, r1
 8007048:	07d6      	lsls	r6, r2, #31
 800704a:	d527      	bpl.n	800709c <__sflush_r+0xb0>
 800704c:	2200      	movs	r2, #0
 800704e:	6062      	str	r2, [r4, #4]
 8007050:	6922      	ldr	r2, [r4, #16]
 8007052:	04d9      	lsls	r1, r3, #19
 8007054:	6022      	str	r2, [r4, #0]
 8007056:	d504      	bpl.n	8007062 <__sflush_r+0x76>
 8007058:	1c42      	adds	r2, r0, #1
 800705a:	d101      	bne.n	8007060 <__sflush_r+0x74>
 800705c:	682b      	ldr	r3, [r5, #0]
 800705e:	b903      	cbnz	r3, 8007062 <__sflush_r+0x76>
 8007060:	6560      	str	r0, [r4, #84]	@ 0x54
 8007062:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007064:	602f      	str	r7, [r5, #0]
 8007066:	b1b9      	cbz	r1, 8007098 <__sflush_r+0xac>
 8007068:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800706c:	4299      	cmp	r1, r3
 800706e:	d002      	beq.n	8007076 <__sflush_r+0x8a>
 8007070:	4628      	mov	r0, r5
 8007072:	f7ff f925 	bl	80062c0 <_free_r>
 8007076:	2300      	movs	r3, #0
 8007078:	6363      	str	r3, [r4, #52]	@ 0x34
 800707a:	e00d      	b.n	8007098 <__sflush_r+0xac>
 800707c:	2301      	movs	r3, #1
 800707e:	4628      	mov	r0, r5
 8007080:	47b0      	blx	r6
 8007082:	4602      	mov	r2, r0
 8007084:	1c50      	adds	r0, r2, #1
 8007086:	d1c9      	bne.n	800701c <__sflush_r+0x30>
 8007088:	682b      	ldr	r3, [r5, #0]
 800708a:	2b00      	cmp	r3, #0
 800708c:	d0c6      	beq.n	800701c <__sflush_r+0x30>
 800708e:	2b1d      	cmp	r3, #29
 8007090:	d001      	beq.n	8007096 <__sflush_r+0xaa>
 8007092:	2b16      	cmp	r3, #22
 8007094:	d11d      	bne.n	80070d2 <__sflush_r+0xe6>
 8007096:	602f      	str	r7, [r5, #0]
 8007098:	2000      	movs	r0, #0
 800709a:	e021      	b.n	80070e0 <__sflush_r+0xf4>
 800709c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070a0:	b21b      	sxth	r3, r3
 80070a2:	e01a      	b.n	80070da <__sflush_r+0xee>
 80070a4:	690f      	ldr	r7, [r1, #16]
 80070a6:	2f00      	cmp	r7, #0
 80070a8:	d0f6      	beq.n	8007098 <__sflush_r+0xac>
 80070aa:	0793      	lsls	r3, r2, #30
 80070ac:	bf18      	it	ne
 80070ae:	2300      	movne	r3, #0
 80070b0:	680e      	ldr	r6, [r1, #0]
 80070b2:	bf08      	it	eq
 80070b4:	694b      	ldreq	r3, [r1, #20]
 80070b6:	1bf6      	subs	r6, r6, r7
 80070b8:	600f      	str	r7, [r1, #0]
 80070ba:	608b      	str	r3, [r1, #8]
 80070bc:	2e00      	cmp	r6, #0
 80070be:	ddeb      	ble.n	8007098 <__sflush_r+0xac>
 80070c0:	4633      	mov	r3, r6
 80070c2:	463a      	mov	r2, r7
 80070c4:	4628      	mov	r0, r5
 80070c6:	6a21      	ldr	r1, [r4, #32]
 80070c8:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 80070cc:	47e0      	blx	ip
 80070ce:	2800      	cmp	r0, #0
 80070d0:	dc07      	bgt.n	80070e2 <__sflush_r+0xf6>
 80070d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80070d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80070da:	f04f 30ff 	mov.w	r0, #4294967295
 80070de:	81a3      	strh	r3, [r4, #12]
 80070e0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070e2:	4407      	add	r7, r0
 80070e4:	1a36      	subs	r6, r6, r0
 80070e6:	e7e9      	b.n	80070bc <__sflush_r+0xd0>
 80070e8:	20400001 	.word	0x20400001

080070ec <_fflush_r>:
 80070ec:	b538      	push	{r3, r4, r5, lr}
 80070ee:	690b      	ldr	r3, [r1, #16]
 80070f0:	4605      	mov	r5, r0
 80070f2:	460c      	mov	r4, r1
 80070f4:	b913      	cbnz	r3, 80070fc <_fflush_r+0x10>
 80070f6:	2500      	movs	r5, #0
 80070f8:	4628      	mov	r0, r5
 80070fa:	bd38      	pop	{r3, r4, r5, pc}
 80070fc:	b118      	cbz	r0, 8007106 <_fflush_r+0x1a>
 80070fe:	6a03      	ldr	r3, [r0, #32]
 8007100:	b90b      	cbnz	r3, 8007106 <_fflush_r+0x1a>
 8007102:	f7fd fd37 	bl	8004b74 <__sinit>
 8007106:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800710a:	2b00      	cmp	r3, #0
 800710c:	d0f3      	beq.n	80070f6 <_fflush_r+0xa>
 800710e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007110:	07d0      	lsls	r0, r2, #31
 8007112:	d404      	bmi.n	800711e <_fflush_r+0x32>
 8007114:	0599      	lsls	r1, r3, #22
 8007116:	d402      	bmi.n	800711e <_fflush_r+0x32>
 8007118:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800711a:	f7fe fa3d 	bl	8005598 <__retarget_lock_acquire_recursive>
 800711e:	4628      	mov	r0, r5
 8007120:	4621      	mov	r1, r4
 8007122:	f7ff ff63 	bl	8006fec <__sflush_r>
 8007126:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007128:	4605      	mov	r5, r0
 800712a:	07da      	lsls	r2, r3, #31
 800712c:	d4e4      	bmi.n	80070f8 <_fflush_r+0xc>
 800712e:	89a3      	ldrh	r3, [r4, #12]
 8007130:	059b      	lsls	r3, r3, #22
 8007132:	d4e1      	bmi.n	80070f8 <_fflush_r+0xc>
 8007134:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007136:	f7fe fa31 	bl	800559c <__retarget_lock_release_recursive>
 800713a:	e7dd      	b.n	80070f8 <_fflush_r+0xc>

0800713c <fiprintf>:
 800713c:	b40e      	push	{r1, r2, r3}
 800713e:	b503      	push	{r0, r1, lr}
 8007140:	4601      	mov	r1, r0
 8007142:	ab03      	add	r3, sp, #12
 8007144:	4805      	ldr	r0, [pc, #20]	@ (800715c <fiprintf+0x20>)
 8007146:	f853 2b04 	ldr.w	r2, [r3], #4
 800714a:	6800      	ldr	r0, [r0, #0]
 800714c:	9301      	str	r3, [sp, #4]
 800714e:	f000 fb95 	bl	800787c <_vfiprintf_r>
 8007152:	b002      	add	sp, #8
 8007154:	f85d eb04 	ldr.w	lr, [sp], #4
 8007158:	b003      	add	sp, #12
 800715a:	4770      	bx	lr
 800715c:	20000040 	.word	0x20000040

08007160 <siscanf>:
 8007160:	b40e      	push	{r1, r2, r3}
 8007162:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8007166:	b570      	push	{r4, r5, r6, lr}
 8007168:	2500      	movs	r5, #0
 800716a:	b09d      	sub	sp, #116	@ 0x74
 800716c:	ac21      	add	r4, sp, #132	@ 0x84
 800716e:	f854 6b04 	ldr.w	r6, [r4], #4
 8007172:	f8ad 2014 	strh.w	r2, [sp, #20]
 8007176:	951b      	str	r5, [sp, #108]	@ 0x6c
 8007178:	9002      	str	r0, [sp, #8]
 800717a:	9006      	str	r0, [sp, #24]
 800717c:	f7f8 fff2 	bl	8000164 <strlen>
 8007180:	4b0b      	ldr	r3, [pc, #44]	@ (80071b0 <siscanf+0x50>)
 8007182:	9003      	str	r0, [sp, #12]
 8007184:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007186:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800718a:	9007      	str	r0, [sp, #28]
 800718c:	4809      	ldr	r0, [pc, #36]	@ (80071b4 <siscanf+0x54>)
 800718e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007192:	4632      	mov	r2, r6
 8007194:	4623      	mov	r3, r4
 8007196:	a902      	add	r1, sp, #8
 8007198:	6800      	ldr	r0, [r0, #0]
 800719a:	950f      	str	r5, [sp, #60]	@ 0x3c
 800719c:	9514      	str	r5, [sp, #80]	@ 0x50
 800719e:	9401      	str	r4, [sp, #4]
 80071a0:	f000 f9d0 	bl	8007544 <__ssvfiscanf_r>
 80071a4:	b01d      	add	sp, #116	@ 0x74
 80071a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80071aa:	b003      	add	sp, #12
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	08004c47 	.word	0x08004c47
 80071b4:	20000040 	.word	0x20000040

080071b8 <memmove>:
 80071b8:	4288      	cmp	r0, r1
 80071ba:	b510      	push	{r4, lr}
 80071bc:	eb01 0402 	add.w	r4, r1, r2
 80071c0:	d902      	bls.n	80071c8 <memmove+0x10>
 80071c2:	4284      	cmp	r4, r0
 80071c4:	4623      	mov	r3, r4
 80071c6:	d807      	bhi.n	80071d8 <memmove+0x20>
 80071c8:	1e43      	subs	r3, r0, #1
 80071ca:	42a1      	cmp	r1, r4
 80071cc:	d008      	beq.n	80071e0 <memmove+0x28>
 80071ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071d6:	e7f8      	b.n	80071ca <memmove+0x12>
 80071d8:	4601      	mov	r1, r0
 80071da:	4402      	add	r2, r0
 80071dc:	428a      	cmp	r2, r1
 80071de:	d100      	bne.n	80071e2 <memmove+0x2a>
 80071e0:	bd10      	pop	{r4, pc}
 80071e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071ea:	e7f7      	b.n	80071dc <memmove+0x24>

080071ec <strncmp>:
 80071ec:	b510      	push	{r4, lr}
 80071ee:	b16a      	cbz	r2, 800720c <strncmp+0x20>
 80071f0:	3901      	subs	r1, #1
 80071f2:	1884      	adds	r4, r0, r2
 80071f4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80071f8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80071fc:	429a      	cmp	r2, r3
 80071fe:	d103      	bne.n	8007208 <strncmp+0x1c>
 8007200:	42a0      	cmp	r0, r4
 8007202:	d001      	beq.n	8007208 <strncmp+0x1c>
 8007204:	2a00      	cmp	r2, #0
 8007206:	d1f5      	bne.n	80071f4 <strncmp+0x8>
 8007208:	1ad0      	subs	r0, r2, r3
 800720a:	bd10      	pop	{r4, pc}
 800720c:	4610      	mov	r0, r2
 800720e:	e7fc      	b.n	800720a <strncmp+0x1e>

08007210 <__gettzinfo>:
 8007210:	4800      	ldr	r0, [pc, #0]	@ (8007214 <__gettzinfo+0x4>)
 8007212:	4770      	bx	lr
 8007214:	20000090 	.word	0x20000090

08007218 <gmtime_r>:
 8007218:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800721c:	2300      	movs	r3, #0
 800721e:	460c      	mov	r4, r1
 8007220:	e9d0 0100 	ldrd	r0, r1, [r0]
 8007224:	4a4c      	ldr	r2, [pc, #304]	@ (8007358 <gmtime_r+0x140>)
 8007226:	f7f9 fe0d 	bl	8000e44 <__aeabi_ldivmod>
 800722a:	f44f 6161 	mov.w	r1, #3600	@ 0xe10
 800722e:	2a00      	cmp	r2, #0
 8007230:	bfbc      	itt	lt
 8007232:	f502 32a8 	addlt.w	r2, r2, #86016	@ 0x15000
 8007236:	f502 72c0 	addlt.w	r2, r2, #384	@ 0x180
 800723a:	fbb2 f3f1 	udiv	r3, r2, r1
 800723e:	fb01 2213 	mls	r2, r1, r3, r2
 8007242:	f04f 013c 	mov.w	r1, #60	@ 0x3c
 8007246:	60a3      	str	r3, [r4, #8]
 8007248:	fbb2 f3f1 	udiv	r3, r2, r1
 800724c:	fb01 2213 	mls	r2, r1, r3, r2
 8007250:	6022      	str	r2, [r4, #0]
 8007252:	f04f 0207 	mov.w	r2, #7
 8007256:	f500 202f 	add.w	r0, r0, #716800	@ 0xaf000
 800725a:	bfac      	ite	ge
 800725c:	f600 206c 	addwge	r0, r0, #2668	@ 0xa6c
 8007260:	f600 206b 	addwlt	r0, r0, #2667	@ 0xa6b
 8007264:	6063      	str	r3, [r4, #4]
 8007266:	1cc3      	adds	r3, r0, #3
 8007268:	fb93 f2f2 	sdiv	r2, r3, r2
 800726c:	ebc2 02c2 	rsb	r2, r2, r2, lsl #3
 8007270:	1a9b      	subs	r3, r3, r2
 8007272:	493a      	ldr	r1, [pc, #232]	@ (800735c <gmtime_r+0x144>)
 8007274:	d555      	bpl.n	8007322 <gmtime_r+0x10a>
 8007276:	3307      	adds	r3, #7
 8007278:	61a3      	str	r3, [r4, #24]
 800727a:	f5a0 330e 	sub.w	r3, r0, #145408	@ 0x23800
 800727e:	f5a3 732c 	sub.w	r3, r3, #688	@ 0x2b0
 8007282:	fb93 f1f1 	sdiv	r1, r3, r1
 8007286:	4b36      	ldr	r3, [pc, #216]	@ (8007360 <gmtime_r+0x148>)
 8007288:	f240 5cb4 	movw	ip, #1460	@ 0x5b4
 800728c:	fb03 0001 	mla	r0, r3, r1, r0
 8007290:	f648 63ac 	movw	r3, #36524	@ 0x8eac
 8007294:	fbb0 f3f3 	udiv	r3, r0, r3
 8007298:	fbb0 f2fc 	udiv	r2, r0, ip
 800729c:	4403      	add	r3, r0
 800729e:	1a9b      	subs	r3, r3, r2
 80072a0:	4a30      	ldr	r2, [pc, #192]	@ (8007364 <gmtime_r+0x14c>)
 80072a2:	f240 176d 	movw	r7, #365	@ 0x16d
 80072a6:	fbb0 f2f2 	udiv	r2, r0, r2
 80072aa:	1a9b      	subs	r3, r3, r2
 80072ac:	fbb3 f2f7 	udiv	r2, r3, r7
 80072b0:	2664      	movs	r6, #100	@ 0x64
 80072b2:	fbb3 f3fc 	udiv	r3, r3, ip
 80072b6:	fbb2 f5f6 	udiv	r5, r2, r6
 80072ba:	1aeb      	subs	r3, r5, r3
 80072bc:	4403      	add	r3, r0
 80072be:	2099      	movs	r0, #153	@ 0x99
 80072c0:	fb07 3312 	mls	r3, r7, r2, r3
 80072c4:	eb03 0783 	add.w	r7, r3, r3, lsl #2
 80072c8:	3702      	adds	r7, #2
 80072ca:	fbb7 fcf0 	udiv	ip, r7, r0
 80072ce:	f04f 0805 	mov.w	r8, #5
 80072d2:	fb00 f00c 	mul.w	r0, r0, ip
 80072d6:	3002      	adds	r0, #2
 80072d8:	fbb0 f0f8 	udiv	r0, r0, r8
 80072dc:	f103 0e01 	add.w	lr, r3, #1
 80072e0:	ebae 0000 	sub.w	r0, lr, r0
 80072e4:	f240 5ef9 	movw	lr, #1529	@ 0x5f9
 80072e8:	4577      	cmp	r7, lr
 80072ea:	bf8c      	ite	hi
 80072ec:	f06f 0709 	mvnhi.w	r7, #9
 80072f0:	2702      	movls	r7, #2
 80072f2:	4467      	add	r7, ip
 80072f4:	f44f 7cc8 	mov.w	ip, #400	@ 0x190
 80072f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80072fc:	2f01      	cmp	r7, #1
 80072fe:	bf98      	it	ls
 8007300:	3101      	addls	r1, #1
 8007302:	f5b3 7f99 	cmp.w	r3, #306	@ 0x132
 8007306:	d312      	bcc.n	800732e <gmtime_r+0x116>
 8007308:	f5a3 7399 	sub.w	r3, r3, #306	@ 0x132
 800730c:	61e3      	str	r3, [r4, #28]
 800730e:	2300      	movs	r3, #0
 8007310:	f2a1 716c 	subw	r1, r1, #1900	@ 0x76c
 8007314:	60e0      	str	r0, [r4, #12]
 8007316:	e9c4 7104 	strd	r7, r1, [r4, #16]
 800731a:	4620      	mov	r0, r4
 800731c:	6223      	str	r3, [r4, #32]
 800731e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007322:	2800      	cmp	r0, #0
 8007324:	61a3      	str	r3, [r4, #24]
 8007326:	dba8      	blt.n	800727a <gmtime_r+0x62>
 8007328:	fb90 f1f1 	sdiv	r1, r0, r1
 800732c:	e7ab      	b.n	8007286 <gmtime_r+0x6e>
 800732e:	f012 0f03 	tst.w	r2, #3
 8007332:	d102      	bne.n	800733a <gmtime_r+0x122>
 8007334:	fb06 2515 	mls	r5, r6, r5, r2
 8007338:	b95d      	cbnz	r5, 8007352 <gmtime_r+0x13a>
 800733a:	f44f 75c8 	mov.w	r5, #400	@ 0x190
 800733e:	fbb2 f6f5 	udiv	r6, r2, r5
 8007342:	fb05 2216 	mls	r2, r5, r6, r2
 8007346:	fab2 f282 	clz	r2, r2
 800734a:	0952      	lsrs	r2, r2, #5
 800734c:	333b      	adds	r3, #59	@ 0x3b
 800734e:	4413      	add	r3, r2
 8007350:	e7dc      	b.n	800730c <gmtime_r+0xf4>
 8007352:	2201      	movs	r2, #1
 8007354:	e7fa      	b.n	800734c <gmtime_r+0x134>
 8007356:	bf00      	nop
 8007358:	00015180 	.word	0x00015180
 800735c:	00023ab1 	.word	0x00023ab1
 8007360:	fffdc54f 	.word	0xfffdc54f
 8007364:	00023ab0 	.word	0x00023ab0

08007368 <_sbrk_r>:
 8007368:	b538      	push	{r3, r4, r5, lr}
 800736a:	2300      	movs	r3, #0
 800736c:	4d05      	ldr	r5, [pc, #20]	@ (8007384 <_sbrk_r+0x1c>)
 800736e:	4604      	mov	r4, r0
 8007370:	4608      	mov	r0, r1
 8007372:	602b      	str	r3, [r5, #0]
 8007374:	f7fa f9da 	bl	800172c <_sbrk>
 8007378:	1c43      	adds	r3, r0, #1
 800737a:	d102      	bne.n	8007382 <_sbrk_r+0x1a>
 800737c:	682b      	ldr	r3, [r5, #0]
 800737e:	b103      	cbz	r3, 8007382 <_sbrk_r+0x1a>
 8007380:	6023      	str	r3, [r4, #0]
 8007382:	bd38      	pop	{r3, r4, r5, pc}
 8007384:	20000488 	.word	0x20000488

08007388 <memcpy>:
 8007388:	440a      	add	r2, r1
 800738a:	4291      	cmp	r1, r2
 800738c:	f100 33ff 	add.w	r3, r0, #4294967295
 8007390:	d100      	bne.n	8007394 <memcpy+0xc>
 8007392:	4770      	bx	lr
 8007394:	b510      	push	{r4, lr}
 8007396:	f811 4b01 	ldrb.w	r4, [r1], #1
 800739a:	4291      	cmp	r1, r2
 800739c:	f803 4f01 	strb.w	r4, [r3, #1]!
 80073a0:	d1f9      	bne.n	8007396 <memcpy+0xe>
 80073a2:	bd10      	pop	{r4, pc}

080073a4 <abort>:
 80073a4:	2006      	movs	r0, #6
 80073a6:	b508      	push	{r3, lr}
 80073a8:	f000 fdfa 	bl	8007fa0 <raise>
 80073ac:	2001      	movs	r0, #1
 80073ae:	f7fa f948 	bl	8001642 <_exit>

080073b2 <_calloc_r>:
 80073b2:	b570      	push	{r4, r5, r6, lr}
 80073b4:	fba1 5402 	umull	r5, r4, r1, r2
 80073b8:	b934      	cbnz	r4, 80073c8 <_calloc_r+0x16>
 80073ba:	4629      	mov	r1, r5
 80073bc:	f7ff f83e 	bl	800643c <_malloc_r>
 80073c0:	4606      	mov	r6, r0
 80073c2:	b928      	cbnz	r0, 80073d0 <_calloc_r+0x1e>
 80073c4:	4630      	mov	r0, r6
 80073c6:	bd70      	pop	{r4, r5, r6, pc}
 80073c8:	220c      	movs	r2, #12
 80073ca:	2600      	movs	r6, #0
 80073cc:	6002      	str	r2, [r0, #0]
 80073ce:	e7f9      	b.n	80073c4 <_calloc_r+0x12>
 80073d0:	462a      	mov	r2, r5
 80073d2:	4621      	mov	r1, r4
 80073d4:	f7fd fc6b 	bl	8004cae <memset>
 80073d8:	e7f4      	b.n	80073c4 <_calloc_r+0x12>
	...

080073dc <__env_lock>:
 80073dc:	4801      	ldr	r0, [pc, #4]	@ (80073e4 <__env_lock+0x8>)
 80073de:	f7fe b8db 	b.w	8005598 <__retarget_lock_acquire_recursive>
 80073e2:	bf00      	nop
 80073e4:	2000048d 	.word	0x2000048d

080073e8 <__env_unlock>:
 80073e8:	4801      	ldr	r0, [pc, #4]	@ (80073f0 <__env_unlock+0x8>)
 80073ea:	f7fe b8d7 	b.w	800559c <__retarget_lock_release_recursive>
 80073ee:	bf00      	nop
 80073f0:	2000048d 	.word	0x2000048d

080073f4 <__ascii_mbtowc>:
 80073f4:	b082      	sub	sp, #8
 80073f6:	b901      	cbnz	r1, 80073fa <__ascii_mbtowc+0x6>
 80073f8:	a901      	add	r1, sp, #4
 80073fa:	b142      	cbz	r2, 800740e <__ascii_mbtowc+0x1a>
 80073fc:	b14b      	cbz	r3, 8007412 <__ascii_mbtowc+0x1e>
 80073fe:	7813      	ldrb	r3, [r2, #0]
 8007400:	600b      	str	r3, [r1, #0]
 8007402:	7812      	ldrb	r2, [r2, #0]
 8007404:	1e10      	subs	r0, r2, #0
 8007406:	bf18      	it	ne
 8007408:	2001      	movne	r0, #1
 800740a:	b002      	add	sp, #8
 800740c:	4770      	bx	lr
 800740e:	4610      	mov	r0, r2
 8007410:	e7fb      	b.n	800740a <__ascii_mbtowc+0x16>
 8007412:	f06f 0001 	mvn.w	r0, #1
 8007416:	e7f8      	b.n	800740a <__ascii_mbtowc+0x16>

08007418 <_realloc_r>:
 8007418:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800741c:	4607      	mov	r7, r0
 800741e:	4614      	mov	r4, r2
 8007420:	460d      	mov	r5, r1
 8007422:	b921      	cbnz	r1, 800742e <_realloc_r+0x16>
 8007424:	4611      	mov	r1, r2
 8007426:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800742a:	f7ff b807 	b.w	800643c <_malloc_r>
 800742e:	b92a      	cbnz	r2, 800743c <_realloc_r+0x24>
 8007430:	f7fe ff46 	bl	80062c0 <_free_r>
 8007434:	4625      	mov	r5, r4
 8007436:	4628      	mov	r0, r5
 8007438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800743c:	f000 fdcc 	bl	8007fd8 <_malloc_usable_size_r>
 8007440:	4284      	cmp	r4, r0
 8007442:	4606      	mov	r6, r0
 8007444:	d802      	bhi.n	800744c <_realloc_r+0x34>
 8007446:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800744a:	d8f4      	bhi.n	8007436 <_realloc_r+0x1e>
 800744c:	4621      	mov	r1, r4
 800744e:	4638      	mov	r0, r7
 8007450:	f7fe fff4 	bl	800643c <_malloc_r>
 8007454:	4680      	mov	r8, r0
 8007456:	b908      	cbnz	r0, 800745c <_realloc_r+0x44>
 8007458:	4645      	mov	r5, r8
 800745a:	e7ec      	b.n	8007436 <_realloc_r+0x1e>
 800745c:	42b4      	cmp	r4, r6
 800745e:	4622      	mov	r2, r4
 8007460:	4629      	mov	r1, r5
 8007462:	bf28      	it	cs
 8007464:	4632      	movcs	r2, r6
 8007466:	f7ff ff8f 	bl	8007388 <memcpy>
 800746a:	4629      	mov	r1, r5
 800746c:	4638      	mov	r0, r7
 800746e:	f7fe ff27 	bl	80062c0 <_free_r>
 8007472:	e7f1      	b.n	8007458 <_realloc_r+0x40>

08007474 <__ascii_wctomb>:
 8007474:	4603      	mov	r3, r0
 8007476:	4608      	mov	r0, r1
 8007478:	b141      	cbz	r1, 800748c <__ascii_wctomb+0x18>
 800747a:	2aff      	cmp	r2, #255	@ 0xff
 800747c:	d904      	bls.n	8007488 <__ascii_wctomb+0x14>
 800747e:	228a      	movs	r2, #138	@ 0x8a
 8007480:	f04f 30ff 	mov.w	r0, #4294967295
 8007484:	601a      	str	r2, [r3, #0]
 8007486:	4770      	bx	lr
 8007488:	2001      	movs	r0, #1
 800748a:	700a      	strb	r2, [r1, #0]
 800748c:	4770      	bx	lr

0800748e <_sungetc_r>:
 800748e:	b538      	push	{r3, r4, r5, lr}
 8007490:	1c4b      	adds	r3, r1, #1
 8007492:	4614      	mov	r4, r2
 8007494:	d103      	bne.n	800749e <_sungetc_r+0x10>
 8007496:	f04f 35ff 	mov.w	r5, #4294967295
 800749a:	4628      	mov	r0, r5
 800749c:	bd38      	pop	{r3, r4, r5, pc}
 800749e:	8993      	ldrh	r3, [r2, #12]
 80074a0:	b2cd      	uxtb	r5, r1
 80074a2:	f023 0320 	bic.w	r3, r3, #32
 80074a6:	8193      	strh	r3, [r2, #12]
 80074a8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80074aa:	6852      	ldr	r2, [r2, #4]
 80074ac:	b18b      	cbz	r3, 80074d2 <_sungetc_r+0x44>
 80074ae:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 80074b0:	4293      	cmp	r3, r2
 80074b2:	dd08      	ble.n	80074c6 <_sungetc_r+0x38>
 80074b4:	6823      	ldr	r3, [r4, #0]
 80074b6:	1e5a      	subs	r2, r3, #1
 80074b8:	6022      	str	r2, [r4, #0]
 80074ba:	f803 5c01 	strb.w	r5, [r3, #-1]
 80074be:	6863      	ldr	r3, [r4, #4]
 80074c0:	3301      	adds	r3, #1
 80074c2:	6063      	str	r3, [r4, #4]
 80074c4:	e7e9      	b.n	800749a <_sungetc_r+0xc>
 80074c6:	4621      	mov	r1, r4
 80074c8:	f000 fc75 	bl	8007db6 <__submore>
 80074cc:	2800      	cmp	r0, #0
 80074ce:	d0f1      	beq.n	80074b4 <_sungetc_r+0x26>
 80074d0:	e7e1      	b.n	8007496 <_sungetc_r+0x8>
 80074d2:	6921      	ldr	r1, [r4, #16]
 80074d4:	6823      	ldr	r3, [r4, #0]
 80074d6:	b151      	cbz	r1, 80074ee <_sungetc_r+0x60>
 80074d8:	4299      	cmp	r1, r3
 80074da:	d208      	bcs.n	80074ee <_sungetc_r+0x60>
 80074dc:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 80074e0:	42a9      	cmp	r1, r5
 80074e2:	d104      	bne.n	80074ee <_sungetc_r+0x60>
 80074e4:	3b01      	subs	r3, #1
 80074e6:	3201      	adds	r2, #1
 80074e8:	6023      	str	r3, [r4, #0]
 80074ea:	6062      	str	r2, [r4, #4]
 80074ec:	e7d5      	b.n	800749a <_sungetc_r+0xc>
 80074ee:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 80074f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80074f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80074f8:	2303      	movs	r3, #3
 80074fa:	63a3      	str	r3, [r4, #56]	@ 0x38
 80074fc:	4623      	mov	r3, r4
 80074fe:	f803 5f46 	strb.w	r5, [r3, #70]!
 8007502:	6023      	str	r3, [r4, #0]
 8007504:	2301      	movs	r3, #1
 8007506:	e7dc      	b.n	80074c2 <_sungetc_r+0x34>

08007508 <__ssrefill_r>:
 8007508:	b510      	push	{r4, lr}
 800750a:	460c      	mov	r4, r1
 800750c:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800750e:	b169      	cbz	r1, 800752c <__ssrefill_r+0x24>
 8007510:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007514:	4299      	cmp	r1, r3
 8007516:	d001      	beq.n	800751c <__ssrefill_r+0x14>
 8007518:	f7fe fed2 	bl	80062c0 <_free_r>
 800751c:	2000      	movs	r0, #0
 800751e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007520:	6360      	str	r0, [r4, #52]	@ 0x34
 8007522:	6063      	str	r3, [r4, #4]
 8007524:	b113      	cbz	r3, 800752c <__ssrefill_r+0x24>
 8007526:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8007528:	6023      	str	r3, [r4, #0]
 800752a:	bd10      	pop	{r4, pc}
 800752c:	6923      	ldr	r3, [r4, #16]
 800752e:	f04f 30ff 	mov.w	r0, #4294967295
 8007532:	6023      	str	r3, [r4, #0]
 8007534:	2300      	movs	r3, #0
 8007536:	6063      	str	r3, [r4, #4]
 8007538:	89a3      	ldrh	r3, [r4, #12]
 800753a:	f043 0320 	orr.w	r3, r3, #32
 800753e:	81a3      	strh	r3, [r4, #12]
 8007540:	e7f3      	b.n	800752a <__ssrefill_r+0x22>
	...

08007544 <__ssvfiscanf_r>:
 8007544:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007548:	460c      	mov	r4, r1
 800754a:	2100      	movs	r1, #0
 800754c:	4606      	mov	r6, r0
 800754e:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8007552:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8007556:	49ab      	ldr	r1, [pc, #684]	@ (8007804 <__ssvfiscanf_r+0x2c0>)
 8007558:	f10d 0804 	add.w	r8, sp, #4
 800755c:	91a0      	str	r1, [sp, #640]	@ 0x280
 800755e:	49aa      	ldr	r1, [pc, #680]	@ (8007808 <__ssvfiscanf_r+0x2c4>)
 8007560:	4faa      	ldr	r7, [pc, #680]	@ (800780c <__ssvfiscanf_r+0x2c8>)
 8007562:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8007566:	91a1      	str	r1, [sp, #644]	@ 0x284
 8007568:	9300      	str	r3, [sp, #0]
 800756a:	f892 9000 	ldrb.w	r9, [r2]
 800756e:	f1b9 0f00 	cmp.w	r9, #0
 8007572:	f000 8159 	beq.w	8007828 <__ssvfiscanf_r+0x2e4>
 8007576:	f817 3009 	ldrb.w	r3, [r7, r9]
 800757a:	1c55      	adds	r5, r2, #1
 800757c:	f013 0308 	ands.w	r3, r3, #8
 8007580:	d019      	beq.n	80075b6 <__ssvfiscanf_r+0x72>
 8007582:	6863      	ldr	r3, [r4, #4]
 8007584:	2b00      	cmp	r3, #0
 8007586:	dd0f      	ble.n	80075a8 <__ssvfiscanf_r+0x64>
 8007588:	6823      	ldr	r3, [r4, #0]
 800758a:	781a      	ldrb	r2, [r3, #0]
 800758c:	5cba      	ldrb	r2, [r7, r2]
 800758e:	0712      	lsls	r2, r2, #28
 8007590:	d401      	bmi.n	8007596 <__ssvfiscanf_r+0x52>
 8007592:	462a      	mov	r2, r5
 8007594:	e7e9      	b.n	800756a <__ssvfiscanf_r+0x26>
 8007596:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8007598:	3301      	adds	r3, #1
 800759a:	3201      	adds	r2, #1
 800759c:	9245      	str	r2, [sp, #276]	@ 0x114
 800759e:	6862      	ldr	r2, [r4, #4]
 80075a0:	6023      	str	r3, [r4, #0]
 80075a2:	3a01      	subs	r2, #1
 80075a4:	6062      	str	r2, [r4, #4]
 80075a6:	e7ec      	b.n	8007582 <__ssvfiscanf_r+0x3e>
 80075a8:	4621      	mov	r1, r4
 80075aa:	4630      	mov	r0, r6
 80075ac:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80075ae:	4798      	blx	r3
 80075b0:	2800      	cmp	r0, #0
 80075b2:	d0e9      	beq.n	8007588 <__ssvfiscanf_r+0x44>
 80075b4:	e7ed      	b.n	8007592 <__ssvfiscanf_r+0x4e>
 80075b6:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 80075ba:	f040 8086 	bne.w	80076ca <__ssvfiscanf_r+0x186>
 80075be:	9341      	str	r3, [sp, #260]	@ 0x104
 80075c0:	9343      	str	r3, [sp, #268]	@ 0x10c
 80075c2:	7853      	ldrb	r3, [r2, #1]
 80075c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80075c6:	bf04      	itt	eq
 80075c8:	2310      	moveq	r3, #16
 80075ca:	1c95      	addeq	r5, r2, #2
 80075cc:	f04f 020a 	mov.w	r2, #10
 80075d0:	bf08      	it	eq
 80075d2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80075d4:	46aa      	mov	sl, r5
 80075d6:	f81a 1b01 	ldrb.w	r1, [sl], #1
 80075da:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80075de:	2b09      	cmp	r3, #9
 80075e0:	d91e      	bls.n	8007620 <__ssvfiscanf_r+0xdc>
 80075e2:	f8df b22c 	ldr.w	fp, [pc, #556]	@ 8007810 <__ssvfiscanf_r+0x2cc>
 80075e6:	2203      	movs	r2, #3
 80075e8:	4658      	mov	r0, fp
 80075ea:	f7fd ffe0 	bl	80055ae <memchr>
 80075ee:	b138      	cbz	r0, 8007600 <__ssvfiscanf_r+0xbc>
 80075f0:	2301      	movs	r3, #1
 80075f2:	4655      	mov	r5, sl
 80075f4:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80075f6:	eba0 000b 	sub.w	r0, r0, fp
 80075fa:	4083      	lsls	r3, r0
 80075fc:	4313      	orrs	r3, r2
 80075fe:	9341      	str	r3, [sp, #260]	@ 0x104
 8007600:	f815 3b01 	ldrb.w	r3, [r5], #1
 8007604:	2b78      	cmp	r3, #120	@ 0x78
 8007606:	d806      	bhi.n	8007616 <__ssvfiscanf_r+0xd2>
 8007608:	2b57      	cmp	r3, #87	@ 0x57
 800760a:	d810      	bhi.n	800762e <__ssvfiscanf_r+0xea>
 800760c:	2b25      	cmp	r3, #37	@ 0x25
 800760e:	d05c      	beq.n	80076ca <__ssvfiscanf_r+0x186>
 8007610:	d856      	bhi.n	80076c0 <__ssvfiscanf_r+0x17c>
 8007612:	2b00      	cmp	r3, #0
 8007614:	d074      	beq.n	8007700 <__ssvfiscanf_r+0x1bc>
 8007616:	2303      	movs	r3, #3
 8007618:	9347      	str	r3, [sp, #284]	@ 0x11c
 800761a:	230a      	movs	r3, #10
 800761c:	9342      	str	r3, [sp, #264]	@ 0x108
 800761e:	e087      	b.n	8007730 <__ssvfiscanf_r+0x1ec>
 8007620:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8007622:	4655      	mov	r5, sl
 8007624:	fb02 1103 	mla	r1, r2, r3, r1
 8007628:	3930      	subs	r1, #48	@ 0x30
 800762a:	9143      	str	r1, [sp, #268]	@ 0x10c
 800762c:	e7d2      	b.n	80075d4 <__ssvfiscanf_r+0x90>
 800762e:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8007632:	2a20      	cmp	r2, #32
 8007634:	d8ef      	bhi.n	8007616 <__ssvfiscanf_r+0xd2>
 8007636:	a101      	add	r1, pc, #4	@ (adr r1, 800763c <__ssvfiscanf_r+0xf8>)
 8007638:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800763c:	0800770f 	.word	0x0800770f
 8007640:	08007617 	.word	0x08007617
 8007644:	08007617 	.word	0x08007617
 8007648:	08007769 	.word	0x08007769
 800764c:	08007617 	.word	0x08007617
 8007650:	08007617 	.word	0x08007617
 8007654:	08007617 	.word	0x08007617
 8007658:	08007617 	.word	0x08007617
 800765c:	08007617 	.word	0x08007617
 8007660:	08007617 	.word	0x08007617
 8007664:	08007617 	.word	0x08007617
 8007668:	0800777f 	.word	0x0800777f
 800766c:	08007765 	.word	0x08007765
 8007670:	080076c7 	.word	0x080076c7
 8007674:	080076c7 	.word	0x080076c7
 8007678:	080076c7 	.word	0x080076c7
 800767c:	08007617 	.word	0x08007617
 8007680:	08007721 	.word	0x08007721
 8007684:	08007617 	.word	0x08007617
 8007688:	08007617 	.word	0x08007617
 800768c:	08007617 	.word	0x08007617
 8007690:	08007617 	.word	0x08007617
 8007694:	0800778f 	.word	0x0800778f
 8007698:	08007729 	.word	0x08007729
 800769c:	08007707 	.word	0x08007707
 80076a0:	08007617 	.word	0x08007617
 80076a4:	08007617 	.word	0x08007617
 80076a8:	0800778b 	.word	0x0800778b
 80076ac:	08007617 	.word	0x08007617
 80076b0:	08007765 	.word	0x08007765
 80076b4:	08007617 	.word	0x08007617
 80076b8:	08007617 	.word	0x08007617
 80076bc:	0800770f 	.word	0x0800770f
 80076c0:	3b45      	subs	r3, #69	@ 0x45
 80076c2:	2b02      	cmp	r3, #2
 80076c4:	d8a7      	bhi.n	8007616 <__ssvfiscanf_r+0xd2>
 80076c6:	2305      	movs	r3, #5
 80076c8:	e031      	b.n	800772e <__ssvfiscanf_r+0x1ea>
 80076ca:	6863      	ldr	r3, [r4, #4]
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	dd0d      	ble.n	80076ec <__ssvfiscanf_r+0x1a8>
 80076d0:	6823      	ldr	r3, [r4, #0]
 80076d2:	781a      	ldrb	r2, [r3, #0]
 80076d4:	454a      	cmp	r2, r9
 80076d6:	f040 80a7 	bne.w	8007828 <__ssvfiscanf_r+0x2e4>
 80076da:	3301      	adds	r3, #1
 80076dc:	6862      	ldr	r2, [r4, #4]
 80076de:	6023      	str	r3, [r4, #0]
 80076e0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80076e2:	3a01      	subs	r2, #1
 80076e4:	3301      	adds	r3, #1
 80076e6:	6062      	str	r2, [r4, #4]
 80076e8:	9345      	str	r3, [sp, #276]	@ 0x114
 80076ea:	e752      	b.n	8007592 <__ssvfiscanf_r+0x4e>
 80076ec:	4621      	mov	r1, r4
 80076ee:	4630      	mov	r0, r6
 80076f0:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80076f2:	4798      	blx	r3
 80076f4:	2800      	cmp	r0, #0
 80076f6:	d0eb      	beq.n	80076d0 <__ssvfiscanf_r+0x18c>
 80076f8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 80076fa:	2800      	cmp	r0, #0
 80076fc:	f040 808c 	bne.w	8007818 <__ssvfiscanf_r+0x2d4>
 8007700:	f04f 30ff 	mov.w	r0, #4294967295
 8007704:	e08c      	b.n	8007820 <__ssvfiscanf_r+0x2dc>
 8007706:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007708:	f042 0220 	orr.w	r2, r2, #32
 800770c:	9241      	str	r2, [sp, #260]	@ 0x104
 800770e:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8007710:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007714:	9241      	str	r2, [sp, #260]	@ 0x104
 8007716:	2210      	movs	r2, #16
 8007718:	2b6e      	cmp	r3, #110	@ 0x6e
 800771a:	9242      	str	r2, [sp, #264]	@ 0x108
 800771c:	d902      	bls.n	8007724 <__ssvfiscanf_r+0x1e0>
 800771e:	e005      	b.n	800772c <__ssvfiscanf_r+0x1e8>
 8007720:	2300      	movs	r3, #0
 8007722:	9342      	str	r3, [sp, #264]	@ 0x108
 8007724:	2303      	movs	r3, #3
 8007726:	e002      	b.n	800772e <__ssvfiscanf_r+0x1ea>
 8007728:	2308      	movs	r3, #8
 800772a:	9342      	str	r3, [sp, #264]	@ 0x108
 800772c:	2304      	movs	r3, #4
 800772e:	9347      	str	r3, [sp, #284]	@ 0x11c
 8007730:	6863      	ldr	r3, [r4, #4]
 8007732:	2b00      	cmp	r3, #0
 8007734:	dd39      	ble.n	80077aa <__ssvfiscanf_r+0x266>
 8007736:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007738:	0659      	lsls	r1, r3, #25
 800773a:	d404      	bmi.n	8007746 <__ssvfiscanf_r+0x202>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	781a      	ldrb	r2, [r3, #0]
 8007740:	5cba      	ldrb	r2, [r7, r2]
 8007742:	0712      	lsls	r2, r2, #28
 8007744:	d438      	bmi.n	80077b8 <__ssvfiscanf_r+0x274>
 8007746:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8007748:	2b02      	cmp	r3, #2
 800774a:	dc47      	bgt.n	80077dc <__ssvfiscanf_r+0x298>
 800774c:	466b      	mov	r3, sp
 800774e:	4622      	mov	r2, r4
 8007750:	4630      	mov	r0, r6
 8007752:	a941      	add	r1, sp, #260	@ 0x104
 8007754:	f000 f9aa 	bl	8007aac <_scanf_chars>
 8007758:	2801      	cmp	r0, #1
 800775a:	d065      	beq.n	8007828 <__ssvfiscanf_r+0x2e4>
 800775c:	2802      	cmp	r0, #2
 800775e:	f47f af18 	bne.w	8007592 <__ssvfiscanf_r+0x4e>
 8007762:	e7c9      	b.n	80076f8 <__ssvfiscanf_r+0x1b4>
 8007764:	220a      	movs	r2, #10
 8007766:	e7d7      	b.n	8007718 <__ssvfiscanf_r+0x1d4>
 8007768:	4629      	mov	r1, r5
 800776a:	4640      	mov	r0, r8
 800776c:	f000 faea 	bl	8007d44 <__sccl>
 8007770:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007772:	4605      	mov	r5, r0
 8007774:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007778:	9341      	str	r3, [sp, #260]	@ 0x104
 800777a:	2301      	movs	r3, #1
 800777c:	e7d7      	b.n	800772e <__ssvfiscanf_r+0x1ea>
 800777e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8007780:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007784:	9341      	str	r3, [sp, #260]	@ 0x104
 8007786:	2300      	movs	r3, #0
 8007788:	e7d1      	b.n	800772e <__ssvfiscanf_r+0x1ea>
 800778a:	2302      	movs	r3, #2
 800778c:	e7cf      	b.n	800772e <__ssvfiscanf_r+0x1ea>
 800778e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8007790:	06c3      	lsls	r3, r0, #27
 8007792:	f53f aefe 	bmi.w	8007592 <__ssvfiscanf_r+0x4e>
 8007796:	9b00      	ldr	r3, [sp, #0]
 8007798:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800779a:	1d19      	adds	r1, r3, #4
 800779c:	9100      	str	r1, [sp, #0]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	07c0      	lsls	r0, r0, #31
 80077a2:	bf4c      	ite	mi
 80077a4:	801a      	strhmi	r2, [r3, #0]
 80077a6:	601a      	strpl	r2, [r3, #0]
 80077a8:	e6f3      	b.n	8007592 <__ssvfiscanf_r+0x4e>
 80077aa:	4621      	mov	r1, r4
 80077ac:	4630      	mov	r0, r6
 80077ae:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80077b0:	4798      	blx	r3
 80077b2:	2800      	cmp	r0, #0
 80077b4:	d0bf      	beq.n	8007736 <__ssvfiscanf_r+0x1f2>
 80077b6:	e79f      	b.n	80076f8 <__ssvfiscanf_r+0x1b4>
 80077b8:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80077ba:	3201      	adds	r2, #1
 80077bc:	9245      	str	r2, [sp, #276]	@ 0x114
 80077be:	6862      	ldr	r2, [r4, #4]
 80077c0:	3a01      	subs	r2, #1
 80077c2:	2a00      	cmp	r2, #0
 80077c4:	6062      	str	r2, [r4, #4]
 80077c6:	dd02      	ble.n	80077ce <__ssvfiscanf_r+0x28a>
 80077c8:	3301      	adds	r3, #1
 80077ca:	6023      	str	r3, [r4, #0]
 80077cc:	e7b6      	b.n	800773c <__ssvfiscanf_r+0x1f8>
 80077ce:	4621      	mov	r1, r4
 80077d0:	4630      	mov	r0, r6
 80077d2:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80077d4:	4798      	blx	r3
 80077d6:	2800      	cmp	r0, #0
 80077d8:	d0b0      	beq.n	800773c <__ssvfiscanf_r+0x1f8>
 80077da:	e78d      	b.n	80076f8 <__ssvfiscanf_r+0x1b4>
 80077dc:	2b04      	cmp	r3, #4
 80077de:	dc06      	bgt.n	80077ee <__ssvfiscanf_r+0x2aa>
 80077e0:	466b      	mov	r3, sp
 80077e2:	4622      	mov	r2, r4
 80077e4:	4630      	mov	r0, r6
 80077e6:	a941      	add	r1, sp, #260	@ 0x104
 80077e8:	f000 f9ba 	bl	8007b60 <_scanf_i>
 80077ec:	e7b4      	b.n	8007758 <__ssvfiscanf_r+0x214>
 80077ee:	4b09      	ldr	r3, [pc, #36]	@ (8007814 <__ssvfiscanf_r+0x2d0>)
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	f43f aece 	beq.w	8007592 <__ssvfiscanf_r+0x4e>
 80077f6:	466b      	mov	r3, sp
 80077f8:	4622      	mov	r2, r4
 80077fa:	4630      	mov	r0, r6
 80077fc:	a941      	add	r1, sp, #260	@ 0x104
 80077fe:	f3af 8000 	nop.w
 8007802:	e7a9      	b.n	8007758 <__ssvfiscanf_r+0x214>
 8007804:	0800748f 	.word	0x0800748f
 8007808:	08007509 	.word	0x08007509
 800780c:	0800ae79 	.word	0x0800ae79
 8007810:	0800ace9 	.word	0x0800ace9
 8007814:	00000000 	.word	0x00000000
 8007818:	89a3      	ldrh	r3, [r4, #12]
 800781a:	065b      	lsls	r3, r3, #25
 800781c:	f53f af70 	bmi.w	8007700 <__ssvfiscanf_r+0x1bc>
 8007820:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 8007824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007828:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800782a:	e7f9      	b.n	8007820 <__ssvfiscanf_r+0x2dc>

0800782c <__sfputc_r>:
 800782c:	6893      	ldr	r3, [r2, #8]
 800782e:	b410      	push	{r4}
 8007830:	3b01      	subs	r3, #1
 8007832:	2b00      	cmp	r3, #0
 8007834:	6093      	str	r3, [r2, #8]
 8007836:	da07      	bge.n	8007848 <__sfputc_r+0x1c>
 8007838:	6994      	ldr	r4, [r2, #24]
 800783a:	42a3      	cmp	r3, r4
 800783c:	db01      	blt.n	8007842 <__sfputc_r+0x16>
 800783e:	290a      	cmp	r1, #10
 8007840:	d102      	bne.n	8007848 <__sfputc_r+0x1c>
 8007842:	bc10      	pop	{r4}
 8007844:	f000 baef 	b.w	8007e26 <__swbuf_r>
 8007848:	6813      	ldr	r3, [r2, #0]
 800784a:	1c58      	adds	r0, r3, #1
 800784c:	6010      	str	r0, [r2, #0]
 800784e:	7019      	strb	r1, [r3, #0]
 8007850:	4608      	mov	r0, r1
 8007852:	bc10      	pop	{r4}
 8007854:	4770      	bx	lr

08007856 <__sfputs_r>:
 8007856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007858:	4606      	mov	r6, r0
 800785a:	460f      	mov	r7, r1
 800785c:	4614      	mov	r4, r2
 800785e:	18d5      	adds	r5, r2, r3
 8007860:	42ac      	cmp	r4, r5
 8007862:	d101      	bne.n	8007868 <__sfputs_r+0x12>
 8007864:	2000      	movs	r0, #0
 8007866:	e007      	b.n	8007878 <__sfputs_r+0x22>
 8007868:	463a      	mov	r2, r7
 800786a:	4630      	mov	r0, r6
 800786c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007870:	f7ff ffdc 	bl	800782c <__sfputc_r>
 8007874:	1c43      	adds	r3, r0, #1
 8007876:	d1f3      	bne.n	8007860 <__sfputs_r+0xa>
 8007878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800787c <_vfiprintf_r>:
 800787c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007880:	460d      	mov	r5, r1
 8007882:	4614      	mov	r4, r2
 8007884:	4698      	mov	r8, r3
 8007886:	4606      	mov	r6, r0
 8007888:	b09d      	sub	sp, #116	@ 0x74
 800788a:	b118      	cbz	r0, 8007894 <_vfiprintf_r+0x18>
 800788c:	6a03      	ldr	r3, [r0, #32]
 800788e:	b90b      	cbnz	r3, 8007894 <_vfiprintf_r+0x18>
 8007890:	f7fd f970 	bl	8004b74 <__sinit>
 8007894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007896:	07d9      	lsls	r1, r3, #31
 8007898:	d405      	bmi.n	80078a6 <_vfiprintf_r+0x2a>
 800789a:	89ab      	ldrh	r3, [r5, #12]
 800789c:	059a      	lsls	r2, r3, #22
 800789e:	d402      	bmi.n	80078a6 <_vfiprintf_r+0x2a>
 80078a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078a2:	f7fd fe79 	bl	8005598 <__retarget_lock_acquire_recursive>
 80078a6:	89ab      	ldrh	r3, [r5, #12]
 80078a8:	071b      	lsls	r3, r3, #28
 80078aa:	d501      	bpl.n	80078b0 <_vfiprintf_r+0x34>
 80078ac:	692b      	ldr	r3, [r5, #16]
 80078ae:	b99b      	cbnz	r3, 80078d8 <_vfiprintf_r+0x5c>
 80078b0:	4629      	mov	r1, r5
 80078b2:	4630      	mov	r0, r6
 80078b4:	f000 faf6 	bl	8007ea4 <__swsetup_r>
 80078b8:	b170      	cbz	r0, 80078d8 <_vfiprintf_r+0x5c>
 80078ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80078bc:	07dc      	lsls	r4, r3, #31
 80078be:	d504      	bpl.n	80078ca <_vfiprintf_r+0x4e>
 80078c0:	f04f 30ff 	mov.w	r0, #4294967295
 80078c4:	b01d      	add	sp, #116	@ 0x74
 80078c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078ca:	89ab      	ldrh	r3, [r5, #12]
 80078cc:	0598      	lsls	r0, r3, #22
 80078ce:	d4f7      	bmi.n	80078c0 <_vfiprintf_r+0x44>
 80078d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80078d2:	f7fd fe63 	bl	800559c <__retarget_lock_release_recursive>
 80078d6:	e7f3      	b.n	80078c0 <_vfiprintf_r+0x44>
 80078d8:	2300      	movs	r3, #0
 80078da:	9309      	str	r3, [sp, #36]	@ 0x24
 80078dc:	2320      	movs	r3, #32
 80078de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80078e2:	2330      	movs	r3, #48	@ 0x30
 80078e4:	f04f 0901 	mov.w	r9, #1
 80078e8:	f8cd 800c 	str.w	r8, [sp, #12]
 80078ec:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007a98 <_vfiprintf_r+0x21c>
 80078f0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80078f4:	4623      	mov	r3, r4
 80078f6:	469a      	mov	sl, r3
 80078f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80078fc:	b10a      	cbz	r2, 8007902 <_vfiprintf_r+0x86>
 80078fe:	2a25      	cmp	r2, #37	@ 0x25
 8007900:	d1f9      	bne.n	80078f6 <_vfiprintf_r+0x7a>
 8007902:	ebba 0b04 	subs.w	fp, sl, r4
 8007906:	d00b      	beq.n	8007920 <_vfiprintf_r+0xa4>
 8007908:	465b      	mov	r3, fp
 800790a:	4622      	mov	r2, r4
 800790c:	4629      	mov	r1, r5
 800790e:	4630      	mov	r0, r6
 8007910:	f7ff ffa1 	bl	8007856 <__sfputs_r>
 8007914:	3001      	adds	r0, #1
 8007916:	f000 80a7 	beq.w	8007a68 <_vfiprintf_r+0x1ec>
 800791a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800791c:	445a      	add	r2, fp
 800791e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007920:	f89a 3000 	ldrb.w	r3, [sl]
 8007924:	2b00      	cmp	r3, #0
 8007926:	f000 809f 	beq.w	8007a68 <_vfiprintf_r+0x1ec>
 800792a:	2300      	movs	r3, #0
 800792c:	f04f 32ff 	mov.w	r2, #4294967295
 8007930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007934:	f10a 0a01 	add.w	sl, sl, #1
 8007938:	9304      	str	r3, [sp, #16]
 800793a:	9307      	str	r3, [sp, #28]
 800793c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007940:	931a      	str	r3, [sp, #104]	@ 0x68
 8007942:	4654      	mov	r4, sl
 8007944:	2205      	movs	r2, #5
 8007946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800794a:	4853      	ldr	r0, [pc, #332]	@ (8007a98 <_vfiprintf_r+0x21c>)
 800794c:	f7fd fe2f 	bl	80055ae <memchr>
 8007950:	9a04      	ldr	r2, [sp, #16]
 8007952:	b9d8      	cbnz	r0, 800798c <_vfiprintf_r+0x110>
 8007954:	06d1      	lsls	r1, r2, #27
 8007956:	bf44      	itt	mi
 8007958:	2320      	movmi	r3, #32
 800795a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800795e:	0713      	lsls	r3, r2, #28
 8007960:	bf44      	itt	mi
 8007962:	232b      	movmi	r3, #43	@ 0x2b
 8007964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007968:	f89a 3000 	ldrb.w	r3, [sl]
 800796c:	2b2a      	cmp	r3, #42	@ 0x2a
 800796e:	d015      	beq.n	800799c <_vfiprintf_r+0x120>
 8007970:	4654      	mov	r4, sl
 8007972:	2000      	movs	r0, #0
 8007974:	f04f 0c0a 	mov.w	ip, #10
 8007978:	9a07      	ldr	r2, [sp, #28]
 800797a:	4621      	mov	r1, r4
 800797c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007980:	3b30      	subs	r3, #48	@ 0x30
 8007982:	2b09      	cmp	r3, #9
 8007984:	d94b      	bls.n	8007a1e <_vfiprintf_r+0x1a2>
 8007986:	b1b0      	cbz	r0, 80079b6 <_vfiprintf_r+0x13a>
 8007988:	9207      	str	r2, [sp, #28]
 800798a:	e014      	b.n	80079b6 <_vfiprintf_r+0x13a>
 800798c:	eba0 0308 	sub.w	r3, r0, r8
 8007990:	fa09 f303 	lsl.w	r3, r9, r3
 8007994:	4313      	orrs	r3, r2
 8007996:	46a2      	mov	sl, r4
 8007998:	9304      	str	r3, [sp, #16]
 800799a:	e7d2      	b.n	8007942 <_vfiprintf_r+0xc6>
 800799c:	9b03      	ldr	r3, [sp, #12]
 800799e:	1d19      	adds	r1, r3, #4
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	9103      	str	r1, [sp, #12]
 80079a4:	2b00      	cmp	r3, #0
 80079a6:	bfbb      	ittet	lt
 80079a8:	425b      	neglt	r3, r3
 80079aa:	f042 0202 	orrlt.w	r2, r2, #2
 80079ae:	9307      	strge	r3, [sp, #28]
 80079b0:	9307      	strlt	r3, [sp, #28]
 80079b2:	bfb8      	it	lt
 80079b4:	9204      	strlt	r2, [sp, #16]
 80079b6:	7823      	ldrb	r3, [r4, #0]
 80079b8:	2b2e      	cmp	r3, #46	@ 0x2e
 80079ba:	d10a      	bne.n	80079d2 <_vfiprintf_r+0x156>
 80079bc:	7863      	ldrb	r3, [r4, #1]
 80079be:	2b2a      	cmp	r3, #42	@ 0x2a
 80079c0:	d132      	bne.n	8007a28 <_vfiprintf_r+0x1ac>
 80079c2:	9b03      	ldr	r3, [sp, #12]
 80079c4:	3402      	adds	r4, #2
 80079c6:	1d1a      	adds	r2, r3, #4
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	9203      	str	r2, [sp, #12]
 80079cc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80079d0:	9305      	str	r3, [sp, #20]
 80079d2:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007a9c <_vfiprintf_r+0x220>
 80079d6:	2203      	movs	r2, #3
 80079d8:	4650      	mov	r0, sl
 80079da:	7821      	ldrb	r1, [r4, #0]
 80079dc:	f7fd fde7 	bl	80055ae <memchr>
 80079e0:	b138      	cbz	r0, 80079f2 <_vfiprintf_r+0x176>
 80079e2:	2240      	movs	r2, #64	@ 0x40
 80079e4:	9b04      	ldr	r3, [sp, #16]
 80079e6:	eba0 000a 	sub.w	r0, r0, sl
 80079ea:	4082      	lsls	r2, r0
 80079ec:	4313      	orrs	r3, r2
 80079ee:	3401      	adds	r4, #1
 80079f0:	9304      	str	r3, [sp, #16]
 80079f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80079f6:	2206      	movs	r2, #6
 80079f8:	4829      	ldr	r0, [pc, #164]	@ (8007aa0 <_vfiprintf_r+0x224>)
 80079fa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80079fe:	f7fd fdd6 	bl	80055ae <memchr>
 8007a02:	2800      	cmp	r0, #0
 8007a04:	d03f      	beq.n	8007a86 <_vfiprintf_r+0x20a>
 8007a06:	4b27      	ldr	r3, [pc, #156]	@ (8007aa4 <_vfiprintf_r+0x228>)
 8007a08:	bb1b      	cbnz	r3, 8007a52 <_vfiprintf_r+0x1d6>
 8007a0a:	9b03      	ldr	r3, [sp, #12]
 8007a0c:	3307      	adds	r3, #7
 8007a0e:	f023 0307 	bic.w	r3, r3, #7
 8007a12:	3308      	adds	r3, #8
 8007a14:	9303      	str	r3, [sp, #12]
 8007a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a18:	443b      	add	r3, r7
 8007a1a:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a1c:	e76a      	b.n	80078f4 <_vfiprintf_r+0x78>
 8007a1e:	460c      	mov	r4, r1
 8007a20:	2001      	movs	r0, #1
 8007a22:	fb0c 3202 	mla	r2, ip, r2, r3
 8007a26:	e7a8      	b.n	800797a <_vfiprintf_r+0xfe>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	f04f 0c0a 	mov.w	ip, #10
 8007a2e:	4619      	mov	r1, r3
 8007a30:	3401      	adds	r4, #1
 8007a32:	9305      	str	r3, [sp, #20]
 8007a34:	4620      	mov	r0, r4
 8007a36:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007a3a:	3a30      	subs	r2, #48	@ 0x30
 8007a3c:	2a09      	cmp	r2, #9
 8007a3e:	d903      	bls.n	8007a48 <_vfiprintf_r+0x1cc>
 8007a40:	2b00      	cmp	r3, #0
 8007a42:	d0c6      	beq.n	80079d2 <_vfiprintf_r+0x156>
 8007a44:	9105      	str	r1, [sp, #20]
 8007a46:	e7c4      	b.n	80079d2 <_vfiprintf_r+0x156>
 8007a48:	4604      	mov	r4, r0
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007a50:	e7f0      	b.n	8007a34 <_vfiprintf_r+0x1b8>
 8007a52:	ab03      	add	r3, sp, #12
 8007a54:	9300      	str	r3, [sp, #0]
 8007a56:	462a      	mov	r2, r5
 8007a58:	4630      	mov	r0, r6
 8007a5a:	4b13      	ldr	r3, [pc, #76]	@ (8007aa8 <_vfiprintf_r+0x22c>)
 8007a5c:	a904      	add	r1, sp, #16
 8007a5e:	f7fc fc41 	bl	80042e4 <_printf_float>
 8007a62:	4607      	mov	r7, r0
 8007a64:	1c78      	adds	r0, r7, #1
 8007a66:	d1d6      	bne.n	8007a16 <_vfiprintf_r+0x19a>
 8007a68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a6a:	07d9      	lsls	r1, r3, #31
 8007a6c:	d405      	bmi.n	8007a7a <_vfiprintf_r+0x1fe>
 8007a6e:	89ab      	ldrh	r3, [r5, #12]
 8007a70:	059a      	lsls	r2, r3, #22
 8007a72:	d402      	bmi.n	8007a7a <_vfiprintf_r+0x1fe>
 8007a74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007a76:	f7fd fd91 	bl	800559c <__retarget_lock_release_recursive>
 8007a7a:	89ab      	ldrh	r3, [r5, #12]
 8007a7c:	065b      	lsls	r3, r3, #25
 8007a7e:	f53f af1f 	bmi.w	80078c0 <_vfiprintf_r+0x44>
 8007a82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007a84:	e71e      	b.n	80078c4 <_vfiprintf_r+0x48>
 8007a86:	ab03      	add	r3, sp, #12
 8007a88:	9300      	str	r3, [sp, #0]
 8007a8a:	462a      	mov	r2, r5
 8007a8c:	4630      	mov	r0, r6
 8007a8e:	4b06      	ldr	r3, [pc, #24]	@ (8007aa8 <_vfiprintf_r+0x22c>)
 8007a90:	a904      	add	r1, sp, #16
 8007a92:	f7fc fec5 	bl	8004820 <_printf_i>
 8007a96:	e7e4      	b.n	8007a62 <_vfiprintf_r+0x1e6>
 8007a98:	0800ace3 	.word	0x0800ace3
 8007a9c:	0800ace9 	.word	0x0800ace9
 8007aa0:	0800aced 	.word	0x0800aced
 8007aa4:	080042e5 	.word	0x080042e5
 8007aa8:	08007857 	.word	0x08007857

08007aac <_scanf_chars>:
 8007aac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007ab0:	4615      	mov	r5, r2
 8007ab2:	688a      	ldr	r2, [r1, #8]
 8007ab4:	4680      	mov	r8, r0
 8007ab6:	460c      	mov	r4, r1
 8007ab8:	b932      	cbnz	r2, 8007ac8 <_scanf_chars+0x1c>
 8007aba:	698a      	ldr	r2, [r1, #24]
 8007abc:	2a00      	cmp	r2, #0
 8007abe:	bf14      	ite	ne
 8007ac0:	f04f 32ff 	movne.w	r2, #4294967295
 8007ac4:	2201      	moveq	r2, #1
 8007ac6:	608a      	str	r2, [r1, #8]
 8007ac8:	2700      	movs	r7, #0
 8007aca:	6822      	ldr	r2, [r4, #0]
 8007acc:	f8df 908c 	ldr.w	r9, [pc, #140]	@ 8007b5c <_scanf_chars+0xb0>
 8007ad0:	06d1      	lsls	r1, r2, #27
 8007ad2:	bf5f      	itttt	pl
 8007ad4:	681a      	ldrpl	r2, [r3, #0]
 8007ad6:	1d11      	addpl	r1, r2, #4
 8007ad8:	6019      	strpl	r1, [r3, #0]
 8007ada:	6816      	ldrpl	r6, [r2, #0]
 8007adc:	69a0      	ldr	r0, [r4, #24]
 8007ade:	b188      	cbz	r0, 8007b04 <_scanf_chars+0x58>
 8007ae0:	2801      	cmp	r0, #1
 8007ae2:	d107      	bne.n	8007af4 <_scanf_chars+0x48>
 8007ae4:	682b      	ldr	r3, [r5, #0]
 8007ae6:	781a      	ldrb	r2, [r3, #0]
 8007ae8:	6963      	ldr	r3, [r4, #20]
 8007aea:	5c9b      	ldrb	r3, [r3, r2]
 8007aec:	b953      	cbnz	r3, 8007b04 <_scanf_chars+0x58>
 8007aee:	2f00      	cmp	r7, #0
 8007af0:	d031      	beq.n	8007b56 <_scanf_chars+0xaa>
 8007af2:	e022      	b.n	8007b3a <_scanf_chars+0x8e>
 8007af4:	2802      	cmp	r0, #2
 8007af6:	d120      	bne.n	8007b3a <_scanf_chars+0x8e>
 8007af8:	682b      	ldr	r3, [r5, #0]
 8007afa:	781b      	ldrb	r3, [r3, #0]
 8007afc:	f819 3003 	ldrb.w	r3, [r9, r3]
 8007b00:	071b      	lsls	r3, r3, #28
 8007b02:	d41a      	bmi.n	8007b3a <_scanf_chars+0x8e>
 8007b04:	6823      	ldr	r3, [r4, #0]
 8007b06:	3701      	adds	r7, #1
 8007b08:	06da      	lsls	r2, r3, #27
 8007b0a:	bf5e      	ittt	pl
 8007b0c:	682b      	ldrpl	r3, [r5, #0]
 8007b0e:	781b      	ldrbpl	r3, [r3, #0]
 8007b10:	f806 3b01 	strbpl.w	r3, [r6], #1
 8007b14:	682a      	ldr	r2, [r5, #0]
 8007b16:	686b      	ldr	r3, [r5, #4]
 8007b18:	3201      	adds	r2, #1
 8007b1a:	602a      	str	r2, [r5, #0]
 8007b1c:	68a2      	ldr	r2, [r4, #8]
 8007b1e:	3b01      	subs	r3, #1
 8007b20:	3a01      	subs	r2, #1
 8007b22:	606b      	str	r3, [r5, #4]
 8007b24:	60a2      	str	r2, [r4, #8]
 8007b26:	b142      	cbz	r2, 8007b3a <_scanf_chars+0x8e>
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dcd7      	bgt.n	8007adc <_scanf_chars+0x30>
 8007b2c:	4629      	mov	r1, r5
 8007b2e:	4640      	mov	r0, r8
 8007b30:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007b34:	4798      	blx	r3
 8007b36:	2800      	cmp	r0, #0
 8007b38:	d0d0      	beq.n	8007adc <_scanf_chars+0x30>
 8007b3a:	6823      	ldr	r3, [r4, #0]
 8007b3c:	f013 0310 	ands.w	r3, r3, #16
 8007b40:	d105      	bne.n	8007b4e <_scanf_chars+0xa2>
 8007b42:	68e2      	ldr	r2, [r4, #12]
 8007b44:	3201      	adds	r2, #1
 8007b46:	60e2      	str	r2, [r4, #12]
 8007b48:	69a2      	ldr	r2, [r4, #24]
 8007b4a:	b102      	cbz	r2, 8007b4e <_scanf_chars+0xa2>
 8007b4c:	7033      	strb	r3, [r6, #0]
 8007b4e:	2000      	movs	r0, #0
 8007b50:	6923      	ldr	r3, [r4, #16]
 8007b52:	443b      	add	r3, r7
 8007b54:	6123      	str	r3, [r4, #16]
 8007b56:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007b5a:	bf00      	nop
 8007b5c:	0800ae79 	.word	0x0800ae79

08007b60 <_scanf_i>:
 8007b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b64:	460c      	mov	r4, r1
 8007b66:	4698      	mov	r8, r3
 8007b68:	4b72      	ldr	r3, [pc, #456]	@ (8007d34 <_scanf_i+0x1d4>)
 8007b6a:	b087      	sub	sp, #28
 8007b6c:	4682      	mov	sl, r0
 8007b6e:	4616      	mov	r6, r2
 8007b70:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8007b74:	ab03      	add	r3, sp, #12
 8007b76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8007b7a:	4b6f      	ldr	r3, [pc, #444]	@ (8007d38 <_scanf_i+0x1d8>)
 8007b7c:	69a1      	ldr	r1, [r4, #24]
 8007b7e:	4a6f      	ldr	r2, [pc, #444]	@ (8007d3c <_scanf_i+0x1dc>)
 8007b80:	4627      	mov	r7, r4
 8007b82:	2903      	cmp	r1, #3
 8007b84:	bf08      	it	eq
 8007b86:	461a      	moveq	r2, r3
 8007b88:	68a3      	ldr	r3, [r4, #8]
 8007b8a:	9201      	str	r2, [sp, #4]
 8007b8c:	1e5a      	subs	r2, r3, #1
 8007b8e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007b92:	bf81      	itttt	hi
 8007b94:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007b98:	eb03 0905 	addhi.w	r9, r3, r5
 8007b9c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007ba0:	60a3      	strhi	r3, [r4, #8]
 8007ba2:	f857 3b1c 	ldr.w	r3, [r7], #28
 8007ba6:	bf98      	it	ls
 8007ba8:	f04f 0900 	movls.w	r9, #0
 8007bac:	463d      	mov	r5, r7
 8007bae:	f04f 0b00 	mov.w	fp, #0
 8007bb2:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8007bb6:	6023      	str	r3, [r4, #0]
 8007bb8:	6831      	ldr	r1, [r6, #0]
 8007bba:	ab03      	add	r3, sp, #12
 8007bbc:	2202      	movs	r2, #2
 8007bbe:	7809      	ldrb	r1, [r1, #0]
 8007bc0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8007bc4:	f7fd fcf3 	bl	80055ae <memchr>
 8007bc8:	b328      	cbz	r0, 8007c16 <_scanf_i+0xb6>
 8007bca:	f1bb 0f01 	cmp.w	fp, #1
 8007bce:	d159      	bne.n	8007c84 <_scanf_i+0x124>
 8007bd0:	6862      	ldr	r2, [r4, #4]
 8007bd2:	b92a      	cbnz	r2, 8007be0 <_scanf_i+0x80>
 8007bd4:	2108      	movs	r1, #8
 8007bd6:	6822      	ldr	r2, [r4, #0]
 8007bd8:	6061      	str	r1, [r4, #4]
 8007bda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bde:	6022      	str	r2, [r4, #0]
 8007be0:	6822      	ldr	r2, [r4, #0]
 8007be2:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8007be6:	6022      	str	r2, [r4, #0]
 8007be8:	68a2      	ldr	r2, [r4, #8]
 8007bea:	1e51      	subs	r1, r2, #1
 8007bec:	60a1      	str	r1, [r4, #8]
 8007bee:	b192      	cbz	r2, 8007c16 <_scanf_i+0xb6>
 8007bf0:	6832      	ldr	r2, [r6, #0]
 8007bf2:	1c51      	adds	r1, r2, #1
 8007bf4:	6031      	str	r1, [r6, #0]
 8007bf6:	7812      	ldrb	r2, [r2, #0]
 8007bf8:	f805 2b01 	strb.w	r2, [r5], #1
 8007bfc:	6872      	ldr	r2, [r6, #4]
 8007bfe:	3a01      	subs	r2, #1
 8007c00:	2a00      	cmp	r2, #0
 8007c02:	6072      	str	r2, [r6, #4]
 8007c04:	dc07      	bgt.n	8007c16 <_scanf_i+0xb6>
 8007c06:	4631      	mov	r1, r6
 8007c08:	4650      	mov	r0, sl
 8007c0a:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8007c0e:	4790      	blx	r2
 8007c10:	2800      	cmp	r0, #0
 8007c12:	f040 8085 	bne.w	8007d20 <_scanf_i+0x1c0>
 8007c16:	f10b 0b01 	add.w	fp, fp, #1
 8007c1a:	f1bb 0f03 	cmp.w	fp, #3
 8007c1e:	d1cb      	bne.n	8007bb8 <_scanf_i+0x58>
 8007c20:	6863      	ldr	r3, [r4, #4]
 8007c22:	b90b      	cbnz	r3, 8007c28 <_scanf_i+0xc8>
 8007c24:	230a      	movs	r3, #10
 8007c26:	6063      	str	r3, [r4, #4]
 8007c28:	6863      	ldr	r3, [r4, #4]
 8007c2a:	4945      	ldr	r1, [pc, #276]	@ (8007d40 <_scanf_i+0x1e0>)
 8007c2c:	6960      	ldr	r0, [r4, #20]
 8007c2e:	1ac9      	subs	r1, r1, r3
 8007c30:	f000 f888 	bl	8007d44 <__sccl>
 8007c34:	f04f 0b00 	mov.w	fp, #0
 8007c38:	68a3      	ldr	r3, [r4, #8]
 8007c3a:	6822      	ldr	r2, [r4, #0]
 8007c3c:	2b00      	cmp	r3, #0
 8007c3e:	d03d      	beq.n	8007cbc <_scanf_i+0x15c>
 8007c40:	6831      	ldr	r1, [r6, #0]
 8007c42:	6960      	ldr	r0, [r4, #20]
 8007c44:	f891 c000 	ldrb.w	ip, [r1]
 8007c48:	f810 000c 	ldrb.w	r0, [r0, ip]
 8007c4c:	2800      	cmp	r0, #0
 8007c4e:	d035      	beq.n	8007cbc <_scanf_i+0x15c>
 8007c50:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8007c54:	d124      	bne.n	8007ca0 <_scanf_i+0x140>
 8007c56:	0510      	lsls	r0, r2, #20
 8007c58:	d522      	bpl.n	8007ca0 <_scanf_i+0x140>
 8007c5a:	f10b 0b01 	add.w	fp, fp, #1
 8007c5e:	f1b9 0f00 	cmp.w	r9, #0
 8007c62:	d003      	beq.n	8007c6c <_scanf_i+0x10c>
 8007c64:	3301      	adds	r3, #1
 8007c66:	f109 39ff 	add.w	r9, r9, #4294967295
 8007c6a:	60a3      	str	r3, [r4, #8]
 8007c6c:	6873      	ldr	r3, [r6, #4]
 8007c6e:	3b01      	subs	r3, #1
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	6073      	str	r3, [r6, #4]
 8007c74:	dd1b      	ble.n	8007cae <_scanf_i+0x14e>
 8007c76:	6833      	ldr	r3, [r6, #0]
 8007c78:	3301      	adds	r3, #1
 8007c7a:	6033      	str	r3, [r6, #0]
 8007c7c:	68a3      	ldr	r3, [r4, #8]
 8007c7e:	3b01      	subs	r3, #1
 8007c80:	60a3      	str	r3, [r4, #8]
 8007c82:	e7d9      	b.n	8007c38 <_scanf_i+0xd8>
 8007c84:	f1bb 0f02 	cmp.w	fp, #2
 8007c88:	d1ae      	bne.n	8007be8 <_scanf_i+0x88>
 8007c8a:	6822      	ldr	r2, [r4, #0]
 8007c8c:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8007c90:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8007c94:	d1c4      	bne.n	8007c20 <_scanf_i+0xc0>
 8007c96:	2110      	movs	r1, #16
 8007c98:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c9c:	6061      	str	r1, [r4, #4]
 8007c9e:	e7a2      	b.n	8007be6 <_scanf_i+0x86>
 8007ca0:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8007ca4:	6022      	str	r2, [r4, #0]
 8007ca6:	780b      	ldrb	r3, [r1, #0]
 8007ca8:	f805 3b01 	strb.w	r3, [r5], #1
 8007cac:	e7de      	b.n	8007c6c <_scanf_i+0x10c>
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4650      	mov	r0, sl
 8007cb2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007cb6:	4798      	blx	r3
 8007cb8:	2800      	cmp	r0, #0
 8007cba:	d0df      	beq.n	8007c7c <_scanf_i+0x11c>
 8007cbc:	6823      	ldr	r3, [r4, #0]
 8007cbe:	05d9      	lsls	r1, r3, #23
 8007cc0:	d50d      	bpl.n	8007cde <_scanf_i+0x17e>
 8007cc2:	42bd      	cmp	r5, r7
 8007cc4:	d909      	bls.n	8007cda <_scanf_i+0x17a>
 8007cc6:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8007cca:	4632      	mov	r2, r6
 8007ccc:	4650      	mov	r0, sl
 8007cce:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007cd2:	f105 39ff 	add.w	r9, r5, #4294967295
 8007cd6:	4798      	blx	r3
 8007cd8:	464d      	mov	r5, r9
 8007cda:	42bd      	cmp	r5, r7
 8007cdc:	d028      	beq.n	8007d30 <_scanf_i+0x1d0>
 8007cde:	6822      	ldr	r2, [r4, #0]
 8007ce0:	f012 0210 	ands.w	r2, r2, #16
 8007ce4:	d113      	bne.n	8007d0e <_scanf_i+0x1ae>
 8007ce6:	702a      	strb	r2, [r5, #0]
 8007ce8:	4639      	mov	r1, r7
 8007cea:	6863      	ldr	r3, [r4, #4]
 8007cec:	4650      	mov	r0, sl
 8007cee:	9e01      	ldr	r6, [sp, #4]
 8007cf0:	47b0      	blx	r6
 8007cf2:	f8d8 3000 	ldr.w	r3, [r8]
 8007cf6:	6821      	ldr	r1, [r4, #0]
 8007cf8:	1d1a      	adds	r2, r3, #4
 8007cfa:	f8c8 2000 	str.w	r2, [r8]
 8007cfe:	f011 0f20 	tst.w	r1, #32
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	d00f      	beq.n	8007d26 <_scanf_i+0x1c6>
 8007d06:	6018      	str	r0, [r3, #0]
 8007d08:	68e3      	ldr	r3, [r4, #12]
 8007d0a:	3301      	adds	r3, #1
 8007d0c:	60e3      	str	r3, [r4, #12]
 8007d0e:	2000      	movs	r0, #0
 8007d10:	6923      	ldr	r3, [r4, #16]
 8007d12:	1bed      	subs	r5, r5, r7
 8007d14:	445d      	add	r5, fp
 8007d16:	442b      	add	r3, r5
 8007d18:	6123      	str	r3, [r4, #16]
 8007d1a:	b007      	add	sp, #28
 8007d1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d20:	f04f 0b00 	mov.w	fp, #0
 8007d24:	e7ca      	b.n	8007cbc <_scanf_i+0x15c>
 8007d26:	07ca      	lsls	r2, r1, #31
 8007d28:	bf4c      	ite	mi
 8007d2a:	8018      	strhmi	r0, [r3, #0]
 8007d2c:	6018      	strpl	r0, [r3, #0]
 8007d2e:	e7eb      	b.n	8007d08 <_scanf_i+0x1a8>
 8007d30:	2001      	movs	r0, #1
 8007d32:	e7f2      	b.n	8007d1a <_scanf_i+0x1ba>
 8007d34:	080082a4 	.word	0x080082a4
 8007d38:	080080dd 	.word	0x080080dd
 8007d3c:	08006d25 	.word	0x08006d25
 8007d40:	0800ad0e 	.word	0x0800ad0e

08007d44 <__sccl>:
 8007d44:	b570      	push	{r4, r5, r6, lr}
 8007d46:	780b      	ldrb	r3, [r1, #0]
 8007d48:	4604      	mov	r4, r0
 8007d4a:	2b5e      	cmp	r3, #94	@ 0x5e
 8007d4c:	bf0b      	itete	eq
 8007d4e:	784b      	ldrbeq	r3, [r1, #1]
 8007d50:	1c4a      	addne	r2, r1, #1
 8007d52:	1c8a      	addeq	r2, r1, #2
 8007d54:	2100      	movne	r1, #0
 8007d56:	bf08      	it	eq
 8007d58:	2101      	moveq	r1, #1
 8007d5a:	3801      	subs	r0, #1
 8007d5c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8007d60:	f800 1f01 	strb.w	r1, [r0, #1]!
 8007d64:	42a8      	cmp	r0, r5
 8007d66:	d1fb      	bne.n	8007d60 <__sccl+0x1c>
 8007d68:	b90b      	cbnz	r3, 8007d6e <__sccl+0x2a>
 8007d6a:	1e50      	subs	r0, r2, #1
 8007d6c:	bd70      	pop	{r4, r5, r6, pc}
 8007d6e:	f081 0101 	eor.w	r1, r1, #1
 8007d72:	4610      	mov	r0, r2
 8007d74:	54e1      	strb	r1, [r4, r3]
 8007d76:	4602      	mov	r2, r0
 8007d78:	f812 5b01 	ldrb.w	r5, [r2], #1
 8007d7c:	2d2d      	cmp	r5, #45	@ 0x2d
 8007d7e:	d005      	beq.n	8007d8c <__sccl+0x48>
 8007d80:	2d5d      	cmp	r5, #93	@ 0x5d
 8007d82:	d016      	beq.n	8007db2 <__sccl+0x6e>
 8007d84:	2d00      	cmp	r5, #0
 8007d86:	d0f1      	beq.n	8007d6c <__sccl+0x28>
 8007d88:	462b      	mov	r3, r5
 8007d8a:	e7f2      	b.n	8007d72 <__sccl+0x2e>
 8007d8c:	7846      	ldrb	r6, [r0, #1]
 8007d8e:	2e5d      	cmp	r6, #93	@ 0x5d
 8007d90:	d0fa      	beq.n	8007d88 <__sccl+0x44>
 8007d92:	42b3      	cmp	r3, r6
 8007d94:	dcf8      	bgt.n	8007d88 <__sccl+0x44>
 8007d96:	461a      	mov	r2, r3
 8007d98:	3002      	adds	r0, #2
 8007d9a:	3201      	adds	r2, #1
 8007d9c:	4296      	cmp	r6, r2
 8007d9e:	54a1      	strb	r1, [r4, r2]
 8007da0:	dcfb      	bgt.n	8007d9a <__sccl+0x56>
 8007da2:	1af2      	subs	r2, r6, r3
 8007da4:	3a01      	subs	r2, #1
 8007da6:	42b3      	cmp	r3, r6
 8007da8:	bfa8      	it	ge
 8007daa:	2200      	movge	r2, #0
 8007dac:	1c5d      	adds	r5, r3, #1
 8007dae:	18ab      	adds	r3, r5, r2
 8007db0:	e7e1      	b.n	8007d76 <__sccl+0x32>
 8007db2:	4610      	mov	r0, r2
 8007db4:	e7da      	b.n	8007d6c <__sccl+0x28>

08007db6 <__submore>:
 8007db6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dba:	460c      	mov	r4, r1
 8007dbc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8007dbe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007dc2:	4299      	cmp	r1, r3
 8007dc4:	d11b      	bne.n	8007dfe <__submore+0x48>
 8007dc6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8007dca:	f7fe fb37 	bl	800643c <_malloc_r>
 8007dce:	b918      	cbnz	r0, 8007dd8 <__submore+0x22>
 8007dd0:	f04f 30ff 	mov.w	r0, #4294967295
 8007dd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007dd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ddc:	63a3      	str	r3, [r4, #56]	@ 0x38
 8007dde:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8007de2:	6360      	str	r0, [r4, #52]	@ 0x34
 8007de4:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8007de8:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8007dec:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8007df0:	7043      	strb	r3, [r0, #1]
 8007df2:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8007df6:	7003      	strb	r3, [r0, #0]
 8007df8:	6020      	str	r0, [r4, #0]
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	e7ea      	b.n	8007dd4 <__submore+0x1e>
 8007dfe:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8007e00:	0077      	lsls	r7, r6, #1
 8007e02:	463a      	mov	r2, r7
 8007e04:	f7ff fb08 	bl	8007418 <_realloc_r>
 8007e08:	4605      	mov	r5, r0
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d0e0      	beq.n	8007dd0 <__submore+0x1a>
 8007e0e:	eb00 0806 	add.w	r8, r0, r6
 8007e12:	4601      	mov	r1, r0
 8007e14:	4632      	mov	r2, r6
 8007e16:	4640      	mov	r0, r8
 8007e18:	f7ff fab6 	bl	8007388 <memcpy>
 8007e1c:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8007e20:	f8c4 8000 	str.w	r8, [r4]
 8007e24:	e7e9      	b.n	8007dfa <__submore+0x44>

08007e26 <__swbuf_r>:
 8007e26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e28:	460e      	mov	r6, r1
 8007e2a:	4614      	mov	r4, r2
 8007e2c:	4605      	mov	r5, r0
 8007e2e:	b118      	cbz	r0, 8007e38 <__swbuf_r+0x12>
 8007e30:	6a03      	ldr	r3, [r0, #32]
 8007e32:	b90b      	cbnz	r3, 8007e38 <__swbuf_r+0x12>
 8007e34:	f7fc fe9e 	bl	8004b74 <__sinit>
 8007e38:	69a3      	ldr	r3, [r4, #24]
 8007e3a:	60a3      	str	r3, [r4, #8]
 8007e3c:	89a3      	ldrh	r3, [r4, #12]
 8007e3e:	071a      	lsls	r2, r3, #28
 8007e40:	d501      	bpl.n	8007e46 <__swbuf_r+0x20>
 8007e42:	6923      	ldr	r3, [r4, #16]
 8007e44:	b943      	cbnz	r3, 8007e58 <__swbuf_r+0x32>
 8007e46:	4621      	mov	r1, r4
 8007e48:	4628      	mov	r0, r5
 8007e4a:	f000 f82b 	bl	8007ea4 <__swsetup_r>
 8007e4e:	b118      	cbz	r0, 8007e58 <__swbuf_r+0x32>
 8007e50:	f04f 37ff 	mov.w	r7, #4294967295
 8007e54:	4638      	mov	r0, r7
 8007e56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e58:	6823      	ldr	r3, [r4, #0]
 8007e5a:	6922      	ldr	r2, [r4, #16]
 8007e5c:	b2f6      	uxtb	r6, r6
 8007e5e:	1a98      	subs	r0, r3, r2
 8007e60:	6963      	ldr	r3, [r4, #20]
 8007e62:	4637      	mov	r7, r6
 8007e64:	4283      	cmp	r3, r0
 8007e66:	dc05      	bgt.n	8007e74 <__swbuf_r+0x4e>
 8007e68:	4621      	mov	r1, r4
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	f7ff f93e 	bl	80070ec <_fflush_r>
 8007e70:	2800      	cmp	r0, #0
 8007e72:	d1ed      	bne.n	8007e50 <__swbuf_r+0x2a>
 8007e74:	68a3      	ldr	r3, [r4, #8]
 8007e76:	3b01      	subs	r3, #1
 8007e78:	60a3      	str	r3, [r4, #8]
 8007e7a:	6823      	ldr	r3, [r4, #0]
 8007e7c:	1c5a      	adds	r2, r3, #1
 8007e7e:	6022      	str	r2, [r4, #0]
 8007e80:	701e      	strb	r6, [r3, #0]
 8007e82:	6962      	ldr	r2, [r4, #20]
 8007e84:	1c43      	adds	r3, r0, #1
 8007e86:	429a      	cmp	r2, r3
 8007e88:	d004      	beq.n	8007e94 <__swbuf_r+0x6e>
 8007e8a:	89a3      	ldrh	r3, [r4, #12]
 8007e8c:	07db      	lsls	r3, r3, #31
 8007e8e:	d5e1      	bpl.n	8007e54 <__swbuf_r+0x2e>
 8007e90:	2e0a      	cmp	r6, #10
 8007e92:	d1df      	bne.n	8007e54 <__swbuf_r+0x2e>
 8007e94:	4621      	mov	r1, r4
 8007e96:	4628      	mov	r0, r5
 8007e98:	f7ff f928 	bl	80070ec <_fflush_r>
 8007e9c:	2800      	cmp	r0, #0
 8007e9e:	d0d9      	beq.n	8007e54 <__swbuf_r+0x2e>
 8007ea0:	e7d6      	b.n	8007e50 <__swbuf_r+0x2a>
	...

08007ea4 <__swsetup_r>:
 8007ea4:	b538      	push	{r3, r4, r5, lr}
 8007ea6:	4b29      	ldr	r3, [pc, #164]	@ (8007f4c <__swsetup_r+0xa8>)
 8007ea8:	4605      	mov	r5, r0
 8007eaa:	6818      	ldr	r0, [r3, #0]
 8007eac:	460c      	mov	r4, r1
 8007eae:	b118      	cbz	r0, 8007eb8 <__swsetup_r+0x14>
 8007eb0:	6a03      	ldr	r3, [r0, #32]
 8007eb2:	b90b      	cbnz	r3, 8007eb8 <__swsetup_r+0x14>
 8007eb4:	f7fc fe5e 	bl	8004b74 <__sinit>
 8007eb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ebc:	0719      	lsls	r1, r3, #28
 8007ebe:	d422      	bmi.n	8007f06 <__swsetup_r+0x62>
 8007ec0:	06da      	lsls	r2, r3, #27
 8007ec2:	d407      	bmi.n	8007ed4 <__swsetup_r+0x30>
 8007ec4:	2209      	movs	r2, #9
 8007ec6:	602a      	str	r2, [r5, #0]
 8007ec8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ecc:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed0:	81a3      	strh	r3, [r4, #12]
 8007ed2:	e033      	b.n	8007f3c <__swsetup_r+0x98>
 8007ed4:	0758      	lsls	r0, r3, #29
 8007ed6:	d512      	bpl.n	8007efe <__swsetup_r+0x5a>
 8007ed8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007eda:	b141      	cbz	r1, 8007eee <__swsetup_r+0x4a>
 8007edc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ee0:	4299      	cmp	r1, r3
 8007ee2:	d002      	beq.n	8007eea <__swsetup_r+0x46>
 8007ee4:	4628      	mov	r0, r5
 8007ee6:	f7fe f9eb 	bl	80062c0 <_free_r>
 8007eea:	2300      	movs	r3, #0
 8007eec:	6363      	str	r3, [r4, #52]	@ 0x34
 8007eee:	89a3      	ldrh	r3, [r4, #12]
 8007ef0:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ef4:	81a3      	strh	r3, [r4, #12]
 8007ef6:	2300      	movs	r3, #0
 8007ef8:	6063      	str	r3, [r4, #4]
 8007efa:	6923      	ldr	r3, [r4, #16]
 8007efc:	6023      	str	r3, [r4, #0]
 8007efe:	89a3      	ldrh	r3, [r4, #12]
 8007f00:	f043 0308 	orr.w	r3, r3, #8
 8007f04:	81a3      	strh	r3, [r4, #12]
 8007f06:	6923      	ldr	r3, [r4, #16]
 8007f08:	b94b      	cbnz	r3, 8007f1e <__swsetup_r+0x7a>
 8007f0a:	89a3      	ldrh	r3, [r4, #12]
 8007f0c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f14:	d003      	beq.n	8007f1e <__swsetup_r+0x7a>
 8007f16:	4621      	mov	r1, r4
 8007f18:	4628      	mov	r0, r5
 8007f1a:	f000 f906 	bl	800812a <__smakebuf_r>
 8007f1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f22:	f013 0201 	ands.w	r2, r3, #1
 8007f26:	d00a      	beq.n	8007f3e <__swsetup_r+0x9a>
 8007f28:	2200      	movs	r2, #0
 8007f2a:	60a2      	str	r2, [r4, #8]
 8007f2c:	6962      	ldr	r2, [r4, #20]
 8007f2e:	4252      	negs	r2, r2
 8007f30:	61a2      	str	r2, [r4, #24]
 8007f32:	6922      	ldr	r2, [r4, #16]
 8007f34:	b942      	cbnz	r2, 8007f48 <__swsetup_r+0xa4>
 8007f36:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f3a:	d1c5      	bne.n	8007ec8 <__swsetup_r+0x24>
 8007f3c:	bd38      	pop	{r3, r4, r5, pc}
 8007f3e:	0799      	lsls	r1, r3, #30
 8007f40:	bf58      	it	pl
 8007f42:	6962      	ldrpl	r2, [r4, #20]
 8007f44:	60a2      	str	r2, [r4, #8]
 8007f46:	e7f4      	b.n	8007f32 <__swsetup_r+0x8e>
 8007f48:	2000      	movs	r0, #0
 8007f4a:	e7f7      	b.n	8007f3c <__swsetup_r+0x98>
 8007f4c:	20000040 	.word	0x20000040

08007f50 <_raise_r>:
 8007f50:	291f      	cmp	r1, #31
 8007f52:	b538      	push	{r3, r4, r5, lr}
 8007f54:	4605      	mov	r5, r0
 8007f56:	460c      	mov	r4, r1
 8007f58:	d904      	bls.n	8007f64 <_raise_r+0x14>
 8007f5a:	2316      	movs	r3, #22
 8007f5c:	6003      	str	r3, [r0, #0]
 8007f5e:	f04f 30ff 	mov.w	r0, #4294967295
 8007f62:	bd38      	pop	{r3, r4, r5, pc}
 8007f64:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f66:	b112      	cbz	r2, 8007f6e <_raise_r+0x1e>
 8007f68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f6c:	b94b      	cbnz	r3, 8007f82 <_raise_r+0x32>
 8007f6e:	4628      	mov	r0, r5
 8007f70:	f000 f830 	bl	8007fd4 <_getpid_r>
 8007f74:	4622      	mov	r2, r4
 8007f76:	4601      	mov	r1, r0
 8007f78:	4628      	mov	r0, r5
 8007f7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f7e:	f000 b817 	b.w	8007fb0 <_kill_r>
 8007f82:	2b01      	cmp	r3, #1
 8007f84:	d00a      	beq.n	8007f9c <_raise_r+0x4c>
 8007f86:	1c59      	adds	r1, r3, #1
 8007f88:	d103      	bne.n	8007f92 <_raise_r+0x42>
 8007f8a:	2316      	movs	r3, #22
 8007f8c:	6003      	str	r3, [r0, #0]
 8007f8e:	2001      	movs	r0, #1
 8007f90:	e7e7      	b.n	8007f62 <_raise_r+0x12>
 8007f92:	2100      	movs	r1, #0
 8007f94:	4620      	mov	r0, r4
 8007f96:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007f9a:	4798      	blx	r3
 8007f9c:	2000      	movs	r0, #0
 8007f9e:	e7e0      	b.n	8007f62 <_raise_r+0x12>

08007fa0 <raise>:
 8007fa0:	4b02      	ldr	r3, [pc, #8]	@ (8007fac <raise+0xc>)
 8007fa2:	4601      	mov	r1, r0
 8007fa4:	6818      	ldr	r0, [r3, #0]
 8007fa6:	f7ff bfd3 	b.w	8007f50 <_raise_r>
 8007faa:	bf00      	nop
 8007fac:	20000040 	.word	0x20000040

08007fb0 <_kill_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	2300      	movs	r3, #0
 8007fb4:	4d06      	ldr	r5, [pc, #24]	@ (8007fd0 <_kill_r+0x20>)
 8007fb6:	4604      	mov	r4, r0
 8007fb8:	4608      	mov	r0, r1
 8007fba:	4611      	mov	r1, r2
 8007fbc:	602b      	str	r3, [r5, #0]
 8007fbe:	f7f9 fb30 	bl	8001622 <_kill>
 8007fc2:	1c43      	adds	r3, r0, #1
 8007fc4:	d102      	bne.n	8007fcc <_kill_r+0x1c>
 8007fc6:	682b      	ldr	r3, [r5, #0]
 8007fc8:	b103      	cbz	r3, 8007fcc <_kill_r+0x1c>
 8007fca:	6023      	str	r3, [r4, #0]
 8007fcc:	bd38      	pop	{r3, r4, r5, pc}
 8007fce:	bf00      	nop
 8007fd0:	20000488 	.word	0x20000488

08007fd4 <_getpid_r>:
 8007fd4:	f7f9 bb1e 	b.w	8001614 <_getpid>

08007fd8 <_malloc_usable_size_r>:
 8007fd8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007fdc:	1f18      	subs	r0, r3, #4
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	bfbc      	itt	lt
 8007fe2:	580b      	ldrlt	r3, [r1, r0]
 8007fe4:	18c0      	addlt	r0, r0, r3
 8007fe6:	4770      	bx	lr

08007fe8 <_strtol_l.isra.0>:
 8007fe8:	2b24      	cmp	r3, #36	@ 0x24
 8007fea:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007fee:	4686      	mov	lr, r0
 8007ff0:	4690      	mov	r8, r2
 8007ff2:	d801      	bhi.n	8007ff8 <_strtol_l.isra.0+0x10>
 8007ff4:	2b01      	cmp	r3, #1
 8007ff6:	d106      	bne.n	8008006 <_strtol_l.isra.0+0x1e>
 8007ff8:	f7fd faa2 	bl	8005540 <__errno>
 8007ffc:	2316      	movs	r3, #22
 8007ffe:	6003      	str	r3, [r0, #0]
 8008000:	2000      	movs	r0, #0
 8008002:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008006:	460d      	mov	r5, r1
 8008008:	4833      	ldr	r0, [pc, #204]	@ (80080d8 <_strtol_l.isra.0+0xf0>)
 800800a:	462a      	mov	r2, r5
 800800c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008010:	5d06      	ldrb	r6, [r0, r4]
 8008012:	f016 0608 	ands.w	r6, r6, #8
 8008016:	d1f8      	bne.n	800800a <_strtol_l.isra.0+0x22>
 8008018:	2c2d      	cmp	r4, #45	@ 0x2d
 800801a:	d110      	bne.n	800803e <_strtol_l.isra.0+0x56>
 800801c:	2601      	movs	r6, #1
 800801e:	782c      	ldrb	r4, [r5, #0]
 8008020:	1c95      	adds	r5, r2, #2
 8008022:	f033 0210 	bics.w	r2, r3, #16
 8008026:	d115      	bne.n	8008054 <_strtol_l.isra.0+0x6c>
 8008028:	2c30      	cmp	r4, #48	@ 0x30
 800802a:	d10d      	bne.n	8008048 <_strtol_l.isra.0+0x60>
 800802c:	782a      	ldrb	r2, [r5, #0]
 800802e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8008032:	2a58      	cmp	r2, #88	@ 0x58
 8008034:	d108      	bne.n	8008048 <_strtol_l.isra.0+0x60>
 8008036:	786c      	ldrb	r4, [r5, #1]
 8008038:	3502      	adds	r5, #2
 800803a:	2310      	movs	r3, #16
 800803c:	e00a      	b.n	8008054 <_strtol_l.isra.0+0x6c>
 800803e:	2c2b      	cmp	r4, #43	@ 0x2b
 8008040:	bf04      	itt	eq
 8008042:	782c      	ldrbeq	r4, [r5, #0]
 8008044:	1c95      	addeq	r5, r2, #2
 8008046:	e7ec      	b.n	8008022 <_strtol_l.isra.0+0x3a>
 8008048:	2b00      	cmp	r3, #0
 800804a:	d1f6      	bne.n	800803a <_strtol_l.isra.0+0x52>
 800804c:	2c30      	cmp	r4, #48	@ 0x30
 800804e:	bf14      	ite	ne
 8008050:	230a      	movne	r3, #10
 8008052:	2308      	moveq	r3, #8
 8008054:	2200      	movs	r2, #0
 8008056:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800805a:	f10c 3cff 	add.w	ip, ip, #4294967295
 800805e:	fbbc f9f3 	udiv	r9, ip, r3
 8008062:	4610      	mov	r0, r2
 8008064:	fb03 ca19 	mls	sl, r3, r9, ip
 8008068:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800806c:	2f09      	cmp	r7, #9
 800806e:	d80f      	bhi.n	8008090 <_strtol_l.isra.0+0xa8>
 8008070:	463c      	mov	r4, r7
 8008072:	42a3      	cmp	r3, r4
 8008074:	dd1b      	ble.n	80080ae <_strtol_l.isra.0+0xc6>
 8008076:	1c57      	adds	r7, r2, #1
 8008078:	d007      	beq.n	800808a <_strtol_l.isra.0+0xa2>
 800807a:	4581      	cmp	r9, r0
 800807c:	d314      	bcc.n	80080a8 <_strtol_l.isra.0+0xc0>
 800807e:	d101      	bne.n	8008084 <_strtol_l.isra.0+0x9c>
 8008080:	45a2      	cmp	sl, r4
 8008082:	db11      	blt.n	80080a8 <_strtol_l.isra.0+0xc0>
 8008084:	2201      	movs	r2, #1
 8008086:	fb00 4003 	mla	r0, r0, r3, r4
 800808a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800808e:	e7eb      	b.n	8008068 <_strtol_l.isra.0+0x80>
 8008090:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8008094:	2f19      	cmp	r7, #25
 8008096:	d801      	bhi.n	800809c <_strtol_l.isra.0+0xb4>
 8008098:	3c37      	subs	r4, #55	@ 0x37
 800809a:	e7ea      	b.n	8008072 <_strtol_l.isra.0+0x8a>
 800809c:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 80080a0:	2f19      	cmp	r7, #25
 80080a2:	d804      	bhi.n	80080ae <_strtol_l.isra.0+0xc6>
 80080a4:	3c57      	subs	r4, #87	@ 0x57
 80080a6:	e7e4      	b.n	8008072 <_strtol_l.isra.0+0x8a>
 80080a8:	f04f 32ff 	mov.w	r2, #4294967295
 80080ac:	e7ed      	b.n	800808a <_strtol_l.isra.0+0xa2>
 80080ae:	1c53      	adds	r3, r2, #1
 80080b0:	d108      	bne.n	80080c4 <_strtol_l.isra.0+0xdc>
 80080b2:	2322      	movs	r3, #34	@ 0x22
 80080b4:	4660      	mov	r0, ip
 80080b6:	f8ce 3000 	str.w	r3, [lr]
 80080ba:	f1b8 0f00 	cmp.w	r8, #0
 80080be:	d0a0      	beq.n	8008002 <_strtol_l.isra.0+0x1a>
 80080c0:	1e69      	subs	r1, r5, #1
 80080c2:	e006      	b.n	80080d2 <_strtol_l.isra.0+0xea>
 80080c4:	b106      	cbz	r6, 80080c8 <_strtol_l.isra.0+0xe0>
 80080c6:	4240      	negs	r0, r0
 80080c8:	f1b8 0f00 	cmp.w	r8, #0
 80080cc:	d099      	beq.n	8008002 <_strtol_l.isra.0+0x1a>
 80080ce:	2a00      	cmp	r2, #0
 80080d0:	d1f6      	bne.n	80080c0 <_strtol_l.isra.0+0xd8>
 80080d2:	f8c8 1000 	str.w	r1, [r8]
 80080d6:	e794      	b.n	8008002 <_strtol_l.isra.0+0x1a>
 80080d8:	0800ae79 	.word	0x0800ae79

080080dc <_strtol_r>:
 80080dc:	f7ff bf84 	b.w	8007fe8 <_strtol_l.isra.0>

080080e0 <__swhatbuf_r>:
 80080e0:	b570      	push	{r4, r5, r6, lr}
 80080e2:	460c      	mov	r4, r1
 80080e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80080e8:	4615      	mov	r5, r2
 80080ea:	2900      	cmp	r1, #0
 80080ec:	461e      	mov	r6, r3
 80080ee:	b096      	sub	sp, #88	@ 0x58
 80080f0:	da0c      	bge.n	800810c <__swhatbuf_r+0x2c>
 80080f2:	89a3      	ldrh	r3, [r4, #12]
 80080f4:	2100      	movs	r1, #0
 80080f6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80080fa:	bf14      	ite	ne
 80080fc:	2340      	movne	r3, #64	@ 0x40
 80080fe:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008102:	2000      	movs	r0, #0
 8008104:	6031      	str	r1, [r6, #0]
 8008106:	602b      	str	r3, [r5, #0]
 8008108:	b016      	add	sp, #88	@ 0x58
 800810a:	bd70      	pop	{r4, r5, r6, pc}
 800810c:	466a      	mov	r2, sp
 800810e:	f000 f849 	bl	80081a4 <_fstat_r>
 8008112:	2800      	cmp	r0, #0
 8008114:	dbed      	blt.n	80080f2 <__swhatbuf_r+0x12>
 8008116:	9901      	ldr	r1, [sp, #4]
 8008118:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800811c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008120:	4259      	negs	r1, r3
 8008122:	4159      	adcs	r1, r3
 8008124:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008128:	e7eb      	b.n	8008102 <__swhatbuf_r+0x22>

0800812a <__smakebuf_r>:
 800812a:	898b      	ldrh	r3, [r1, #12]
 800812c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800812e:	079d      	lsls	r5, r3, #30
 8008130:	4606      	mov	r6, r0
 8008132:	460c      	mov	r4, r1
 8008134:	d507      	bpl.n	8008146 <__smakebuf_r+0x1c>
 8008136:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800813a:	6023      	str	r3, [r4, #0]
 800813c:	6123      	str	r3, [r4, #16]
 800813e:	2301      	movs	r3, #1
 8008140:	6163      	str	r3, [r4, #20]
 8008142:	b003      	add	sp, #12
 8008144:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008146:	466a      	mov	r2, sp
 8008148:	ab01      	add	r3, sp, #4
 800814a:	f7ff ffc9 	bl	80080e0 <__swhatbuf_r>
 800814e:	9f00      	ldr	r7, [sp, #0]
 8008150:	4605      	mov	r5, r0
 8008152:	4639      	mov	r1, r7
 8008154:	4630      	mov	r0, r6
 8008156:	f7fe f971 	bl	800643c <_malloc_r>
 800815a:	b948      	cbnz	r0, 8008170 <__smakebuf_r+0x46>
 800815c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008160:	059a      	lsls	r2, r3, #22
 8008162:	d4ee      	bmi.n	8008142 <__smakebuf_r+0x18>
 8008164:	f023 0303 	bic.w	r3, r3, #3
 8008168:	f043 0302 	orr.w	r3, r3, #2
 800816c:	81a3      	strh	r3, [r4, #12]
 800816e:	e7e2      	b.n	8008136 <__smakebuf_r+0xc>
 8008170:	89a3      	ldrh	r3, [r4, #12]
 8008172:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008176:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800817a:	81a3      	strh	r3, [r4, #12]
 800817c:	9b01      	ldr	r3, [sp, #4]
 800817e:	6020      	str	r0, [r4, #0]
 8008180:	b15b      	cbz	r3, 800819a <__smakebuf_r+0x70>
 8008182:	4630      	mov	r0, r6
 8008184:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008188:	f000 f81e 	bl	80081c8 <_isatty_r>
 800818c:	b128      	cbz	r0, 800819a <__smakebuf_r+0x70>
 800818e:	89a3      	ldrh	r3, [r4, #12]
 8008190:	f023 0303 	bic.w	r3, r3, #3
 8008194:	f043 0301 	orr.w	r3, r3, #1
 8008198:	81a3      	strh	r3, [r4, #12]
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	431d      	orrs	r5, r3
 800819e:	81a5      	strh	r5, [r4, #12]
 80081a0:	e7cf      	b.n	8008142 <__smakebuf_r+0x18>
	...

080081a4 <_fstat_r>:
 80081a4:	b538      	push	{r3, r4, r5, lr}
 80081a6:	2300      	movs	r3, #0
 80081a8:	4d06      	ldr	r5, [pc, #24]	@ (80081c4 <_fstat_r+0x20>)
 80081aa:	4604      	mov	r4, r0
 80081ac:	4608      	mov	r0, r1
 80081ae:	4611      	mov	r1, r2
 80081b0:	602b      	str	r3, [r5, #0]
 80081b2:	f7f9 fa95 	bl	80016e0 <_fstat>
 80081b6:	1c43      	adds	r3, r0, #1
 80081b8:	d102      	bne.n	80081c0 <_fstat_r+0x1c>
 80081ba:	682b      	ldr	r3, [r5, #0]
 80081bc:	b103      	cbz	r3, 80081c0 <_fstat_r+0x1c>
 80081be:	6023      	str	r3, [r4, #0]
 80081c0:	bd38      	pop	{r3, r4, r5, pc}
 80081c2:	bf00      	nop
 80081c4:	20000488 	.word	0x20000488

080081c8 <_isatty_r>:
 80081c8:	b538      	push	{r3, r4, r5, lr}
 80081ca:	2300      	movs	r3, #0
 80081cc:	4d05      	ldr	r5, [pc, #20]	@ (80081e4 <_isatty_r+0x1c>)
 80081ce:	4604      	mov	r4, r0
 80081d0:	4608      	mov	r0, r1
 80081d2:	602b      	str	r3, [r5, #0]
 80081d4:	f7f9 fa93 	bl	80016fe <_isatty>
 80081d8:	1c43      	adds	r3, r0, #1
 80081da:	d102      	bne.n	80081e2 <_isatty_r+0x1a>
 80081dc:	682b      	ldr	r3, [r5, #0]
 80081de:	b103      	cbz	r3, 80081e2 <_isatty_r+0x1a>
 80081e0:	6023      	str	r3, [r4, #0]
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	20000488 	.word	0x20000488

080081e8 <_init>:
 80081e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081ea:	bf00      	nop
 80081ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081ee:	bc08      	pop	{r3}
 80081f0:	469e      	mov	lr, r3
 80081f2:	4770      	bx	lr

080081f4 <_fini>:
 80081f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80081f6:	bf00      	nop
 80081f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80081fa:	bc08      	pop	{r3}
 80081fc:	469e      	mov	lr, r3
 80081fe:	4770      	bx	lr
