
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -281.66

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -21.00

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.00

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.54   17.78   35.91   35.91 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 17.78    0.01   35.93 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.61    8.75    7.23   43.16 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.75    0.01   43.16 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.16   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.16   data arrival time
-----------------------------------------------------------------------------
                                 34.76   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.99   42.85   42.85 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.99    0.13   42.97 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.10   68.11  111.08 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.10    0.09  111.18 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.18   19.32   42.43  153.60 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.32    0.02  153.62 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.66   21.93  175.55 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.66    0.00  175.55 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.77   11.57   20.10  195.65 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.58    0.18  195.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.45   20.51  216.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.03  216.37 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.07   10.84   24.07  240.44 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.84    0.01  240.44 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.05    9.82   28.54  268.98 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.82    0.02  269.00 ^ resp_msg[13] (out)
                                269.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.00   data arrival time
-----------------------------------------------------------------------------
                                -21.00   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.81   29.99   42.85   42.85 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.99    0.13   42.97 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.68   75.10   68.11  111.08 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 75.10    0.09  111.18 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.18   19.32   42.43  153.60 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 19.32    0.02  153.62 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.66    8.66   21.93  175.55 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.66    0.00  175.55 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.77   11.57   20.10  195.65 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.58    0.18  195.83 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.61   16.45   20.51  216.34 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.45    0.03  216.37 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.07   10.84   24.07  240.44 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.84    0.01  240.44 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    1.05    9.82   28.54  268.98 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.82    0.02  269.00 ^ resp_msg[13] (out)
                                269.00   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.00   data arrival time
-----------------------------------------------------------------------------
                                -21.00   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  42.0%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.2%      31.8%       0.0%
