
LAMP_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00025d90  080000c0  080000c0  000010c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002380  08025e50  08025e50  00026e50  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080281d0  080281d0  0002a2d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080281d0  080281d0  000291d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080281d8  080281d8  0002a2d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080281d8  080281d8  000291d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080281dc  080281dc  000291dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d4  20000000  080281e0  0002a000  2**2
                  CONTENTS, ALLOC, LOAD, CODE
  9 .bss          000066bc  200002d8  080284b4  0002a2d8  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20006994  080284b4  0002a994  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002a2d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004e8a0  00000000  00000000  0002a2fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000b29c  00000000  00000000  00078b9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002ed8  00000000  00000000  00083e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002372  00000000  00000000  00086d10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f90e  00000000  00000000  00089082  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004ea6c  00000000  00000000  000b8990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e3e18  00000000  00000000  001073fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001eb214  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000b8e4  00000000  00000000  001eb29c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000067  00000000  00000000  001f6b80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200002d8 	.word	0x200002d8
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08025e28 	.word	0x08025e28

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200002dc 	.word	0x200002dc
 8000104:	08025e28 	.word	0x08025e28

08000108 <strcmp>:
 8000108:	7802      	ldrb	r2, [r0, #0]
 800010a:	780b      	ldrb	r3, [r1, #0]
 800010c:	2a00      	cmp	r2, #0
 800010e:	d003      	beq.n	8000118 <strcmp+0x10>
 8000110:	3001      	adds	r0, #1
 8000112:	3101      	adds	r1, #1
 8000114:	429a      	cmp	r2, r3
 8000116:	d0f7      	beq.n	8000108 <strcmp>
 8000118:	1ad0      	subs	r0, r2, r3
 800011a:	4770      	bx	lr

0800011c <strlen>:
 800011c:	2300      	movs	r3, #0
 800011e:	5cc2      	ldrb	r2, [r0, r3]
 8000120:	3301      	adds	r3, #1
 8000122:	2a00      	cmp	r2, #0
 8000124:	d1fb      	bne.n	800011e <strlen+0x2>
 8000126:	1e58      	subs	r0, r3, #1
 8000128:	4770      	bx	lr
	...

0800012c <__gnu_thumb1_case_uqi>:
 800012c:	b402      	push	{r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0049      	lsls	r1, r1, #1
 8000134:	5c09      	ldrb	r1, [r1, r0]
 8000136:	0049      	lsls	r1, r1, #1
 8000138:	448e      	add	lr, r1
 800013a:	bc02      	pop	{r1}
 800013c:	4770      	bx	lr
 800013e:	46c0      	nop			@ (mov r8, r8)

08000140 <__gnu_thumb1_case_shi>:
 8000140:	b403      	push	{r0, r1}
 8000142:	4671      	mov	r1, lr
 8000144:	0849      	lsrs	r1, r1, #1
 8000146:	0040      	lsls	r0, r0, #1
 8000148:	0049      	lsls	r1, r1, #1
 800014a:	5e09      	ldrsh	r1, [r1, r0]
 800014c:	0049      	lsls	r1, r1, #1
 800014e:	448e      	add	lr, r1
 8000150:	bc03      	pop	{r0, r1}
 8000152:	4770      	bx	lr

08000154 <__udivsi3>:
 8000154:	2200      	movs	r2, #0
 8000156:	0843      	lsrs	r3, r0, #1
 8000158:	428b      	cmp	r3, r1
 800015a:	d374      	bcc.n	8000246 <__udivsi3+0xf2>
 800015c:	0903      	lsrs	r3, r0, #4
 800015e:	428b      	cmp	r3, r1
 8000160:	d35f      	bcc.n	8000222 <__udivsi3+0xce>
 8000162:	0a03      	lsrs	r3, r0, #8
 8000164:	428b      	cmp	r3, r1
 8000166:	d344      	bcc.n	80001f2 <__udivsi3+0x9e>
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d328      	bcc.n	80001c0 <__udivsi3+0x6c>
 800016e:	0c03      	lsrs	r3, r0, #16
 8000170:	428b      	cmp	r3, r1
 8000172:	d30d      	bcc.n	8000190 <__udivsi3+0x3c>
 8000174:	22ff      	movs	r2, #255	@ 0xff
 8000176:	0209      	lsls	r1, r1, #8
 8000178:	ba12      	rev	r2, r2
 800017a:	0c03      	lsrs	r3, r0, #16
 800017c:	428b      	cmp	r3, r1
 800017e:	d302      	bcc.n	8000186 <__udivsi3+0x32>
 8000180:	1212      	asrs	r2, r2, #8
 8000182:	0209      	lsls	r1, r1, #8
 8000184:	d065      	beq.n	8000252 <__udivsi3+0xfe>
 8000186:	0b03      	lsrs	r3, r0, #12
 8000188:	428b      	cmp	r3, r1
 800018a:	d319      	bcc.n	80001c0 <__udivsi3+0x6c>
 800018c:	e000      	b.n	8000190 <__udivsi3+0x3c>
 800018e:	0a09      	lsrs	r1, r1, #8
 8000190:	0bc3      	lsrs	r3, r0, #15
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x46>
 8000196:	03cb      	lsls	r3, r1, #15
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b83      	lsrs	r3, r0, #14
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x52>
 80001a2:	038b      	lsls	r3, r1, #14
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0b43      	lsrs	r3, r0, #13
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x5e>
 80001ae:	034b      	lsls	r3, r1, #13
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0b03      	lsrs	r3, r0, #12
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x6a>
 80001ba:	030b      	lsls	r3, r1, #12
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0ac3      	lsrs	r3, r0, #11
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x76>
 80001c6:	02cb      	lsls	r3, r1, #11
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a83      	lsrs	r3, r0, #10
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x82>
 80001d2:	028b      	lsls	r3, r1, #10
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	0a43      	lsrs	r3, r0, #9
 80001da:	428b      	cmp	r3, r1
 80001dc:	d301      	bcc.n	80001e2 <__udivsi3+0x8e>
 80001de:	024b      	lsls	r3, r1, #9
 80001e0:	1ac0      	subs	r0, r0, r3
 80001e2:	4152      	adcs	r2, r2
 80001e4:	0a03      	lsrs	r3, r0, #8
 80001e6:	428b      	cmp	r3, r1
 80001e8:	d301      	bcc.n	80001ee <__udivsi3+0x9a>
 80001ea:	020b      	lsls	r3, r1, #8
 80001ec:	1ac0      	subs	r0, r0, r3
 80001ee:	4152      	adcs	r2, r2
 80001f0:	d2cd      	bcs.n	800018e <__udivsi3+0x3a>
 80001f2:	09c3      	lsrs	r3, r0, #7
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xa8>
 80001f8:	01cb      	lsls	r3, r1, #7
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0983      	lsrs	r3, r0, #6
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xb4>
 8000204:	018b      	lsls	r3, r1, #6
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	0943      	lsrs	r3, r0, #5
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xc0>
 8000210:	014b      	lsls	r3, r1, #5
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0903      	lsrs	r3, r0, #4
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xcc>
 800021c:	010b      	lsls	r3, r1, #4
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	08c3      	lsrs	r3, r0, #3
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xd8>
 8000228:	00cb      	lsls	r3, r1, #3
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	0883      	lsrs	r3, r0, #2
 8000230:	428b      	cmp	r3, r1
 8000232:	d301      	bcc.n	8000238 <__udivsi3+0xe4>
 8000234:	008b      	lsls	r3, r1, #2
 8000236:	1ac0      	subs	r0, r0, r3
 8000238:	4152      	adcs	r2, r2
 800023a:	0843      	lsrs	r3, r0, #1
 800023c:	428b      	cmp	r3, r1
 800023e:	d301      	bcc.n	8000244 <__udivsi3+0xf0>
 8000240:	004b      	lsls	r3, r1, #1
 8000242:	1ac0      	subs	r0, r0, r3
 8000244:	4152      	adcs	r2, r2
 8000246:	1a41      	subs	r1, r0, r1
 8000248:	d200      	bcs.n	800024c <__udivsi3+0xf8>
 800024a:	4601      	mov	r1, r0
 800024c:	4152      	adcs	r2, r2
 800024e:	4610      	mov	r0, r2
 8000250:	4770      	bx	lr
 8000252:	e7ff      	b.n	8000254 <__udivsi3+0x100>
 8000254:	b501      	push	{r0, lr}
 8000256:	2000      	movs	r0, #0
 8000258:	f000 f8f0 	bl	800043c <__aeabi_idiv0>
 800025c:	bd02      	pop	{r1, pc}
 800025e:	46c0      	nop			@ (mov r8, r8)

08000260 <__aeabi_uidivmod>:
 8000260:	2900      	cmp	r1, #0
 8000262:	d0f7      	beq.n	8000254 <__udivsi3+0x100>
 8000264:	e776      	b.n	8000154 <__udivsi3>
 8000266:	4770      	bx	lr

08000268 <__divsi3>:
 8000268:	4603      	mov	r3, r0
 800026a:	430b      	orrs	r3, r1
 800026c:	d47f      	bmi.n	800036e <__divsi3+0x106>
 800026e:	2200      	movs	r2, #0
 8000270:	0843      	lsrs	r3, r0, #1
 8000272:	428b      	cmp	r3, r1
 8000274:	d374      	bcc.n	8000360 <__divsi3+0xf8>
 8000276:	0903      	lsrs	r3, r0, #4
 8000278:	428b      	cmp	r3, r1
 800027a:	d35f      	bcc.n	800033c <__divsi3+0xd4>
 800027c:	0a03      	lsrs	r3, r0, #8
 800027e:	428b      	cmp	r3, r1
 8000280:	d344      	bcc.n	800030c <__divsi3+0xa4>
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d328      	bcc.n	80002da <__divsi3+0x72>
 8000288:	0c03      	lsrs	r3, r0, #16
 800028a:	428b      	cmp	r3, r1
 800028c:	d30d      	bcc.n	80002aa <__divsi3+0x42>
 800028e:	22ff      	movs	r2, #255	@ 0xff
 8000290:	0209      	lsls	r1, r1, #8
 8000292:	ba12      	rev	r2, r2
 8000294:	0c03      	lsrs	r3, r0, #16
 8000296:	428b      	cmp	r3, r1
 8000298:	d302      	bcc.n	80002a0 <__divsi3+0x38>
 800029a:	1212      	asrs	r2, r2, #8
 800029c:	0209      	lsls	r1, r1, #8
 800029e:	d065      	beq.n	800036c <__divsi3+0x104>
 80002a0:	0b03      	lsrs	r3, r0, #12
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d319      	bcc.n	80002da <__divsi3+0x72>
 80002a6:	e000      	b.n	80002aa <__divsi3+0x42>
 80002a8:	0a09      	lsrs	r1, r1, #8
 80002aa:	0bc3      	lsrs	r3, r0, #15
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x4c>
 80002b0:	03cb      	lsls	r3, r1, #15
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b83      	lsrs	r3, r0, #14
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x58>
 80002bc:	038b      	lsls	r3, r1, #14
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0b43      	lsrs	r3, r0, #13
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x64>
 80002c8:	034b      	lsls	r3, r1, #13
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0b03      	lsrs	r3, r0, #12
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x70>
 80002d4:	030b      	lsls	r3, r1, #12
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0ac3      	lsrs	r3, r0, #11
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x7c>
 80002e0:	02cb      	lsls	r3, r1, #11
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a83      	lsrs	r3, r0, #10
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0x88>
 80002ec:	028b      	lsls	r3, r1, #10
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	0a43      	lsrs	r3, r0, #9
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d301      	bcc.n	80002fc <__divsi3+0x94>
 80002f8:	024b      	lsls	r3, r1, #9
 80002fa:	1ac0      	subs	r0, r0, r3
 80002fc:	4152      	adcs	r2, r2
 80002fe:	0a03      	lsrs	r3, r0, #8
 8000300:	428b      	cmp	r3, r1
 8000302:	d301      	bcc.n	8000308 <__divsi3+0xa0>
 8000304:	020b      	lsls	r3, r1, #8
 8000306:	1ac0      	subs	r0, r0, r3
 8000308:	4152      	adcs	r2, r2
 800030a:	d2cd      	bcs.n	80002a8 <__divsi3+0x40>
 800030c:	09c3      	lsrs	r3, r0, #7
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xae>
 8000312:	01cb      	lsls	r3, r1, #7
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0983      	lsrs	r3, r0, #6
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xba>
 800031e:	018b      	lsls	r3, r1, #6
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	0943      	lsrs	r3, r0, #5
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xc6>
 800032a:	014b      	lsls	r3, r1, #5
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0903      	lsrs	r3, r0, #4
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xd2>
 8000336:	010b      	lsls	r3, r1, #4
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	08c3      	lsrs	r3, r0, #3
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xde>
 8000342:	00cb      	lsls	r3, r1, #3
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	0883      	lsrs	r3, r0, #2
 800034a:	428b      	cmp	r3, r1
 800034c:	d301      	bcc.n	8000352 <__divsi3+0xea>
 800034e:	008b      	lsls	r3, r1, #2
 8000350:	1ac0      	subs	r0, r0, r3
 8000352:	4152      	adcs	r2, r2
 8000354:	0843      	lsrs	r3, r0, #1
 8000356:	428b      	cmp	r3, r1
 8000358:	d301      	bcc.n	800035e <__divsi3+0xf6>
 800035a:	004b      	lsls	r3, r1, #1
 800035c:	1ac0      	subs	r0, r0, r3
 800035e:	4152      	adcs	r2, r2
 8000360:	1a41      	subs	r1, r0, r1
 8000362:	d200      	bcs.n	8000366 <__divsi3+0xfe>
 8000364:	4601      	mov	r1, r0
 8000366:	4152      	adcs	r2, r2
 8000368:	4610      	mov	r0, r2
 800036a:	4770      	bx	lr
 800036c:	e05d      	b.n	800042a <__divsi3+0x1c2>
 800036e:	0fca      	lsrs	r2, r1, #31
 8000370:	d000      	beq.n	8000374 <__divsi3+0x10c>
 8000372:	4249      	negs	r1, r1
 8000374:	1003      	asrs	r3, r0, #32
 8000376:	d300      	bcc.n	800037a <__divsi3+0x112>
 8000378:	4240      	negs	r0, r0
 800037a:	4053      	eors	r3, r2
 800037c:	2200      	movs	r2, #0
 800037e:	469c      	mov	ip, r3
 8000380:	0903      	lsrs	r3, r0, #4
 8000382:	428b      	cmp	r3, r1
 8000384:	d32d      	bcc.n	80003e2 <__divsi3+0x17a>
 8000386:	0a03      	lsrs	r3, r0, #8
 8000388:	428b      	cmp	r3, r1
 800038a:	d312      	bcc.n	80003b2 <__divsi3+0x14a>
 800038c:	22fc      	movs	r2, #252	@ 0xfc
 800038e:	0189      	lsls	r1, r1, #6
 8000390:	ba12      	rev	r2, r2
 8000392:	0a03      	lsrs	r3, r0, #8
 8000394:	428b      	cmp	r3, r1
 8000396:	d30c      	bcc.n	80003b2 <__divsi3+0x14a>
 8000398:	0189      	lsls	r1, r1, #6
 800039a:	1192      	asrs	r2, r2, #6
 800039c:	428b      	cmp	r3, r1
 800039e:	d308      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a0:	0189      	lsls	r1, r1, #6
 80003a2:	1192      	asrs	r2, r2, #6
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d304      	bcc.n	80003b2 <__divsi3+0x14a>
 80003a8:	0189      	lsls	r1, r1, #6
 80003aa:	d03a      	beq.n	8000422 <__divsi3+0x1ba>
 80003ac:	1192      	asrs	r2, r2, #6
 80003ae:	e000      	b.n	80003b2 <__divsi3+0x14a>
 80003b0:	0989      	lsrs	r1, r1, #6
 80003b2:	09c3      	lsrs	r3, r0, #7
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x154>
 80003b8:	01cb      	lsls	r3, r1, #7
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0983      	lsrs	r3, r0, #6
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x160>
 80003c4:	018b      	lsls	r3, r1, #6
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	0943      	lsrs	r3, r0, #5
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x16c>
 80003d0:	014b      	lsls	r3, r1, #5
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0903      	lsrs	r3, r0, #4
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x178>
 80003dc:	010b      	lsls	r3, r1, #4
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	08c3      	lsrs	r3, r0, #3
 80003e4:	428b      	cmp	r3, r1
 80003e6:	d301      	bcc.n	80003ec <__divsi3+0x184>
 80003e8:	00cb      	lsls	r3, r1, #3
 80003ea:	1ac0      	subs	r0, r0, r3
 80003ec:	4152      	adcs	r2, r2
 80003ee:	0883      	lsrs	r3, r0, #2
 80003f0:	428b      	cmp	r3, r1
 80003f2:	d301      	bcc.n	80003f8 <__divsi3+0x190>
 80003f4:	008b      	lsls	r3, r1, #2
 80003f6:	1ac0      	subs	r0, r0, r3
 80003f8:	4152      	adcs	r2, r2
 80003fa:	d2d9      	bcs.n	80003b0 <__divsi3+0x148>
 80003fc:	0843      	lsrs	r3, r0, #1
 80003fe:	428b      	cmp	r3, r1
 8000400:	d301      	bcc.n	8000406 <__divsi3+0x19e>
 8000402:	004b      	lsls	r3, r1, #1
 8000404:	1ac0      	subs	r0, r0, r3
 8000406:	4152      	adcs	r2, r2
 8000408:	1a41      	subs	r1, r0, r1
 800040a:	d200      	bcs.n	800040e <__divsi3+0x1a6>
 800040c:	4601      	mov	r1, r0
 800040e:	4663      	mov	r3, ip
 8000410:	4152      	adcs	r2, r2
 8000412:	105b      	asrs	r3, r3, #1
 8000414:	4610      	mov	r0, r2
 8000416:	d301      	bcc.n	800041c <__divsi3+0x1b4>
 8000418:	4240      	negs	r0, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d500      	bpl.n	8000420 <__divsi3+0x1b8>
 800041e:	4249      	negs	r1, r1
 8000420:	4770      	bx	lr
 8000422:	4663      	mov	r3, ip
 8000424:	105b      	asrs	r3, r3, #1
 8000426:	d300      	bcc.n	800042a <__divsi3+0x1c2>
 8000428:	4240      	negs	r0, r0
 800042a:	b501      	push	{r0, lr}
 800042c:	2000      	movs	r0, #0
 800042e:	f000 f805 	bl	800043c <__aeabi_idiv0>
 8000432:	bd02      	pop	{r1, pc}

08000434 <__aeabi_idivmod>:
 8000434:	2900      	cmp	r1, #0
 8000436:	d0f8      	beq.n	800042a <__divsi3+0x1c2>
 8000438:	e716      	b.n	8000268 <__divsi3>
 800043a:	4770      	bx	lr

0800043c <__aeabi_idiv0>:
 800043c:	4770      	bx	lr
 800043e:	46c0      	nop			@ (mov r8, r8)

08000440 <__aeabi_cdrcmple>:
 8000440:	4684      	mov	ip, r0
 8000442:	0010      	movs	r0, r2
 8000444:	4662      	mov	r2, ip
 8000446:	468c      	mov	ip, r1
 8000448:	0019      	movs	r1, r3
 800044a:	4663      	mov	r3, ip
 800044c:	e000      	b.n	8000450 <__aeabi_cdcmpeq>
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_cdcmpeq>:
 8000450:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000452:	f002 fa7d 	bl	8002950 <__ledf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	d401      	bmi.n	800045e <__aeabi_cdcmpeq+0xe>
 800045a:	2100      	movs	r1, #0
 800045c:	42c8      	cmn	r0, r1
 800045e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000460 <__aeabi_dcmpeq>:
 8000460:	b510      	push	{r4, lr}
 8000462:	f002 f9c1 	bl	80027e8 <__eqdf2>
 8000466:	4240      	negs	r0, r0
 8000468:	3001      	adds	r0, #1
 800046a:	bd10      	pop	{r4, pc}

0800046c <__aeabi_dcmplt>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f002 fa6f 	bl	8002950 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	db01      	blt.n	800047a <__aeabi_dcmplt+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmple>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f002 fa65 	bl	8002950 <__ledf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dd01      	ble.n	800048e <__aeabi_dcmple+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpgt>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f002 f9eb 	bl	8002870 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	dc01      	bgt.n	80004a2 <__aeabi_dcmpgt+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_dcmpge>:
 80004a8:	b510      	push	{r4, lr}
 80004aa:	f002 f9e1 	bl	8002870 <__gedf2>
 80004ae:	2800      	cmp	r0, #0
 80004b0:	da01      	bge.n	80004b6 <__aeabi_dcmpge+0xe>
 80004b2:	2000      	movs	r0, #0
 80004b4:	bd10      	pop	{r4, pc}
 80004b6:	2001      	movs	r0, #1
 80004b8:	bd10      	pop	{r4, pc}
 80004ba:	46c0      	nop			@ (mov r8, r8)

080004bc <__aeabi_cfrcmple>:
 80004bc:	4684      	mov	ip, r0
 80004be:	0008      	movs	r0, r1
 80004c0:	4661      	mov	r1, ip
 80004c2:	e7ff      	b.n	80004c4 <__aeabi_cfcmpeq>

080004c4 <__aeabi_cfcmpeq>:
 80004c4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80004c6:	f000 fddf 	bl	8001088 <__lesf2>
 80004ca:	2800      	cmp	r0, #0
 80004cc:	d401      	bmi.n	80004d2 <__aeabi_cfcmpeq+0xe>
 80004ce:	2100      	movs	r1, #0
 80004d0:	42c8      	cmn	r0, r1
 80004d2:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080004d4 <__aeabi_fcmpeq>:
 80004d4:	b510      	push	{r4, lr}
 80004d6:	f000 fd67 	bl	8000fa8 <__eqsf2>
 80004da:	4240      	negs	r0, r0
 80004dc:	3001      	adds	r0, #1
 80004de:	bd10      	pop	{r4, pc}

080004e0 <__aeabi_fcmplt>:
 80004e0:	b510      	push	{r4, lr}
 80004e2:	f000 fdd1 	bl	8001088 <__lesf2>
 80004e6:	2800      	cmp	r0, #0
 80004e8:	db01      	blt.n	80004ee <__aeabi_fcmplt+0xe>
 80004ea:	2000      	movs	r0, #0
 80004ec:	bd10      	pop	{r4, pc}
 80004ee:	2001      	movs	r0, #1
 80004f0:	bd10      	pop	{r4, pc}
 80004f2:	46c0      	nop			@ (mov r8, r8)

080004f4 <__aeabi_fcmple>:
 80004f4:	b510      	push	{r4, lr}
 80004f6:	f000 fdc7 	bl	8001088 <__lesf2>
 80004fa:	2800      	cmp	r0, #0
 80004fc:	dd01      	ble.n	8000502 <__aeabi_fcmple+0xe>
 80004fe:	2000      	movs	r0, #0
 8000500:	bd10      	pop	{r4, pc}
 8000502:	2001      	movs	r0, #1
 8000504:	bd10      	pop	{r4, pc}
 8000506:	46c0      	nop			@ (mov r8, r8)

08000508 <__aeabi_fcmpgt>:
 8000508:	b510      	push	{r4, lr}
 800050a:	f000 fd75 	bl	8000ff8 <__gesf2>
 800050e:	2800      	cmp	r0, #0
 8000510:	dc01      	bgt.n	8000516 <__aeabi_fcmpgt+0xe>
 8000512:	2000      	movs	r0, #0
 8000514:	bd10      	pop	{r4, pc}
 8000516:	2001      	movs	r0, #1
 8000518:	bd10      	pop	{r4, pc}
 800051a:	46c0      	nop			@ (mov r8, r8)

0800051c <__aeabi_fcmpge>:
 800051c:	b510      	push	{r4, lr}
 800051e:	f000 fd6b 	bl	8000ff8 <__gesf2>
 8000522:	2800      	cmp	r0, #0
 8000524:	da01      	bge.n	800052a <__aeabi_fcmpge+0xe>
 8000526:	2000      	movs	r0, #0
 8000528:	bd10      	pop	{r4, pc}
 800052a:	2001      	movs	r0, #1
 800052c:	bd10      	pop	{r4, pc}
 800052e:	46c0      	nop			@ (mov r8, r8)

08000530 <__clzsi2>:
 8000530:	211c      	movs	r1, #28
 8000532:	2301      	movs	r3, #1
 8000534:	041b      	lsls	r3, r3, #16
 8000536:	4298      	cmp	r0, r3
 8000538:	d301      	bcc.n	800053e <__clzsi2+0xe>
 800053a:	0c00      	lsrs	r0, r0, #16
 800053c:	3910      	subs	r1, #16
 800053e:	0a1b      	lsrs	r3, r3, #8
 8000540:	4298      	cmp	r0, r3
 8000542:	d301      	bcc.n	8000548 <__clzsi2+0x18>
 8000544:	0a00      	lsrs	r0, r0, #8
 8000546:	3908      	subs	r1, #8
 8000548:	091b      	lsrs	r3, r3, #4
 800054a:	4298      	cmp	r0, r3
 800054c:	d301      	bcc.n	8000552 <__clzsi2+0x22>
 800054e:	0900      	lsrs	r0, r0, #4
 8000550:	3904      	subs	r1, #4
 8000552:	a202      	add	r2, pc, #8	@ (adr r2, 800055c <__clzsi2+0x2c>)
 8000554:	5c10      	ldrb	r0, [r2, r0]
 8000556:	1840      	adds	r0, r0, r1
 8000558:	4770      	bx	lr
 800055a:	46c0      	nop			@ (mov r8, r8)
 800055c:	02020304 	.word	0x02020304
 8000560:	01010101 	.word	0x01010101
	...

0800056c <__aeabi_ldivmod>:
 800056c:	2b00      	cmp	r3, #0
 800056e:	d115      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000570:	2a00      	cmp	r2, #0
 8000572:	d113      	bne.n	800059c <__aeabi_ldivmod+0x30>
 8000574:	2900      	cmp	r1, #0
 8000576:	db06      	blt.n	8000586 <__aeabi_ldivmod+0x1a>
 8000578:	dc01      	bgt.n	800057e <__aeabi_ldivmod+0x12>
 800057a:	2800      	cmp	r0, #0
 800057c:	d006      	beq.n	800058c <__aeabi_ldivmod+0x20>
 800057e:	2000      	movs	r0, #0
 8000580:	43c0      	mvns	r0, r0
 8000582:	0841      	lsrs	r1, r0, #1
 8000584:	e002      	b.n	800058c <__aeabi_ldivmod+0x20>
 8000586:	2180      	movs	r1, #128	@ 0x80
 8000588:	0609      	lsls	r1, r1, #24
 800058a:	2000      	movs	r0, #0
 800058c:	b407      	push	{r0, r1, r2}
 800058e:	4802      	ldr	r0, [pc, #8]	@ (8000598 <__aeabi_ldivmod+0x2c>)
 8000590:	a101      	add	r1, pc, #4	@ (adr r1, 8000598 <__aeabi_ldivmod+0x2c>)
 8000592:	1840      	adds	r0, r0, r1
 8000594:	9002      	str	r0, [sp, #8]
 8000596:	bd03      	pop	{r0, r1, pc}
 8000598:	fffffea5 	.word	0xfffffea5
 800059c:	b403      	push	{r0, r1}
 800059e:	4668      	mov	r0, sp
 80005a0:	b501      	push	{r0, lr}
 80005a2:	9802      	ldr	r0, [sp, #8]
 80005a4:	f000 f9da 	bl	800095c <__gnu_ldivmod_helper>
 80005a8:	9b01      	ldr	r3, [sp, #4]
 80005aa:	469e      	mov	lr, r3
 80005ac:	b002      	add	sp, #8
 80005ae:	bc0c      	pop	{r2, r3}
 80005b0:	4770      	bx	lr
 80005b2:	46c0      	nop			@ (mov r8, r8)

080005b4 <__aeabi_uldivmod>:
 80005b4:	2b00      	cmp	r3, #0
 80005b6:	d111      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005b8:	2a00      	cmp	r2, #0
 80005ba:	d10f      	bne.n	80005dc <__aeabi_uldivmod+0x28>
 80005bc:	2900      	cmp	r1, #0
 80005be:	d100      	bne.n	80005c2 <__aeabi_uldivmod+0xe>
 80005c0:	2800      	cmp	r0, #0
 80005c2:	d002      	beq.n	80005ca <__aeabi_uldivmod+0x16>
 80005c4:	2100      	movs	r1, #0
 80005c6:	43c9      	mvns	r1, r1
 80005c8:	0008      	movs	r0, r1
 80005ca:	b407      	push	{r0, r1, r2}
 80005cc:	4802      	ldr	r0, [pc, #8]	@ (80005d8 <__aeabi_uldivmod+0x24>)
 80005ce:	a102      	add	r1, pc, #8	@ (adr r1, 80005d8 <__aeabi_uldivmod+0x24>)
 80005d0:	1840      	adds	r0, r0, r1
 80005d2:	9002      	str	r0, [sp, #8]
 80005d4:	bd03      	pop	{r0, r1, pc}
 80005d6:	46c0      	nop			@ (mov r8, r8)
 80005d8:	fffffe65 	.word	0xfffffe65
 80005dc:	b403      	push	{r0, r1}
 80005de:	4668      	mov	r0, sp
 80005e0:	b501      	push	{r0, lr}
 80005e2:	9802      	ldr	r0, [sp, #8]
 80005e4:	f000 f8ee 	bl	80007c4 <__udivmoddi4>
 80005e8:	9b01      	ldr	r3, [sp, #4]
 80005ea:	469e      	mov	lr, r3
 80005ec:	b002      	add	sp, #8
 80005ee:	bc0c      	pop	{r2, r3}
 80005f0:	4770      	bx	lr
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__aeabi_lmul>:
 80005f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005f6:	46ce      	mov	lr, r9
 80005f8:	4699      	mov	r9, r3
 80005fa:	0c03      	lsrs	r3, r0, #16
 80005fc:	469c      	mov	ip, r3
 80005fe:	0413      	lsls	r3, r2, #16
 8000600:	4647      	mov	r7, r8
 8000602:	0c1b      	lsrs	r3, r3, #16
 8000604:	001d      	movs	r5, r3
 8000606:	000e      	movs	r6, r1
 8000608:	4661      	mov	r1, ip
 800060a:	0404      	lsls	r4, r0, #16
 800060c:	0c24      	lsrs	r4, r4, #16
 800060e:	b580      	push	{r7, lr}
 8000610:	0007      	movs	r7, r0
 8000612:	0c10      	lsrs	r0, r2, #16
 8000614:	434b      	muls	r3, r1
 8000616:	4365      	muls	r5, r4
 8000618:	4341      	muls	r1, r0
 800061a:	4360      	muls	r0, r4
 800061c:	0c2c      	lsrs	r4, r5, #16
 800061e:	18c0      	adds	r0, r0, r3
 8000620:	1824      	adds	r4, r4, r0
 8000622:	468c      	mov	ip, r1
 8000624:	42a3      	cmp	r3, r4
 8000626:	d903      	bls.n	8000630 <__aeabi_lmul+0x3c>
 8000628:	2380      	movs	r3, #128	@ 0x80
 800062a:	025b      	lsls	r3, r3, #9
 800062c:	4698      	mov	r8, r3
 800062e:	44c4      	add	ip, r8
 8000630:	4649      	mov	r1, r9
 8000632:	4379      	muls	r1, r7
 8000634:	4356      	muls	r6, r2
 8000636:	0c23      	lsrs	r3, r4, #16
 8000638:	042d      	lsls	r5, r5, #16
 800063a:	0c2d      	lsrs	r5, r5, #16
 800063c:	1989      	adds	r1, r1, r6
 800063e:	4463      	add	r3, ip
 8000640:	0424      	lsls	r4, r4, #16
 8000642:	1960      	adds	r0, r4, r5
 8000644:	18c9      	adds	r1, r1, r3
 8000646:	bcc0      	pop	{r6, r7}
 8000648:	46b9      	mov	r9, r7
 800064a:	46b0      	mov	r8, r6
 800064c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800064e:	46c0      	nop			@ (mov r8, r8)

08000650 <__aeabi_f2uiz>:
 8000650:	219e      	movs	r1, #158	@ 0x9e
 8000652:	b510      	push	{r4, lr}
 8000654:	05c9      	lsls	r1, r1, #23
 8000656:	1c04      	adds	r4, r0, #0
 8000658:	f7ff ff60 	bl	800051c <__aeabi_fcmpge>
 800065c:	2800      	cmp	r0, #0
 800065e:	d103      	bne.n	8000668 <__aeabi_f2uiz+0x18>
 8000660:	1c20      	adds	r0, r4, #0
 8000662:	f001 f92d 	bl	80018c0 <__aeabi_f2iz>
 8000666:	bd10      	pop	{r4, pc}
 8000668:	219e      	movs	r1, #158	@ 0x9e
 800066a:	1c20      	adds	r0, r4, #0
 800066c:	05c9      	lsls	r1, r1, #23
 800066e:	f000 fead 	bl	80013cc <__aeabi_fsub>
 8000672:	f001 f925 	bl	80018c0 <__aeabi_f2iz>
 8000676:	2380      	movs	r3, #128	@ 0x80
 8000678:	061b      	lsls	r3, r3, #24
 800067a:	469c      	mov	ip, r3
 800067c:	4460      	add	r0, ip
 800067e:	e7f2      	b.n	8000666 <__aeabi_f2uiz+0x16>

08000680 <__aeabi_d2uiz>:
 8000680:	b570      	push	{r4, r5, r6, lr}
 8000682:	2200      	movs	r2, #0
 8000684:	4b0c      	ldr	r3, [pc, #48]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 8000686:	0004      	movs	r4, r0
 8000688:	000d      	movs	r5, r1
 800068a:	f7ff ff0d 	bl	80004a8 <__aeabi_dcmpge>
 800068e:	2800      	cmp	r0, #0
 8000690:	d104      	bne.n	800069c <__aeabi_d2uiz+0x1c>
 8000692:	0020      	movs	r0, r4
 8000694:	0029      	movs	r1, r5
 8000696:	f003 f8db 	bl	8003850 <__aeabi_d2iz>
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	4b06      	ldr	r3, [pc, #24]	@ (80006b8 <__aeabi_d2uiz+0x38>)
 800069e:	2200      	movs	r2, #0
 80006a0:	0020      	movs	r0, r4
 80006a2:	0029      	movs	r1, r5
 80006a4:	f002 fca8 	bl	8002ff8 <__aeabi_dsub>
 80006a8:	f003 f8d2 	bl	8003850 <__aeabi_d2iz>
 80006ac:	2380      	movs	r3, #128	@ 0x80
 80006ae:	061b      	lsls	r3, r3, #24
 80006b0:	469c      	mov	ip, r3
 80006b2:	4460      	add	r0, ip
 80006b4:	e7f1      	b.n	800069a <__aeabi_d2uiz+0x1a>
 80006b6:	46c0      	nop			@ (mov r8, r8)
 80006b8:	41e00000 	.word	0x41e00000

080006bc <__aeabi_d2lz>:
 80006bc:	b570      	push	{r4, r5, r6, lr}
 80006be:	2200      	movs	r2, #0
 80006c0:	2300      	movs	r3, #0
 80006c2:	0004      	movs	r4, r0
 80006c4:	000d      	movs	r5, r1
 80006c6:	f7ff fed1 	bl	800046c <__aeabi_dcmplt>
 80006ca:	2800      	cmp	r0, #0
 80006cc:	d108      	bne.n	80006e0 <__aeabi_d2lz+0x24>
 80006ce:	0020      	movs	r0, r4
 80006d0:	0029      	movs	r1, r5
 80006d2:	f000 f80f 	bl	80006f4 <__aeabi_d2ulz>
 80006d6:	0002      	movs	r2, r0
 80006d8:	000b      	movs	r3, r1
 80006da:	0010      	movs	r0, r2
 80006dc:	0019      	movs	r1, r3
 80006de:	bd70      	pop	{r4, r5, r6, pc}
 80006e0:	2380      	movs	r3, #128	@ 0x80
 80006e2:	061b      	lsls	r3, r3, #24
 80006e4:	18e9      	adds	r1, r5, r3
 80006e6:	0020      	movs	r0, r4
 80006e8:	f000 f804 	bl	80006f4 <__aeabi_d2ulz>
 80006ec:	2300      	movs	r3, #0
 80006ee:	4242      	negs	r2, r0
 80006f0:	418b      	sbcs	r3, r1
 80006f2:	e7f2      	b.n	80006da <__aeabi_d2lz+0x1e>

080006f4 <__aeabi_d2ulz>:
 80006f4:	b570      	push	{r4, r5, r6, lr}
 80006f6:	2200      	movs	r2, #0
 80006f8:	4b0b      	ldr	r3, [pc, #44]	@ (8000728 <__aeabi_d2ulz+0x34>)
 80006fa:	000d      	movs	r5, r1
 80006fc:	0004      	movs	r4, r0
 80006fe:	f002 f995 	bl	8002a2c <__aeabi_dmul>
 8000702:	f7ff ffbd 	bl	8000680 <__aeabi_d2uiz>
 8000706:	0006      	movs	r6, r0
 8000708:	f003 f90c 	bl	8003924 <__aeabi_ui2d>
 800070c:	2200      	movs	r2, #0
 800070e:	4b07      	ldr	r3, [pc, #28]	@ (800072c <__aeabi_d2ulz+0x38>)
 8000710:	f002 f98c 	bl	8002a2c <__aeabi_dmul>
 8000714:	0002      	movs	r2, r0
 8000716:	000b      	movs	r3, r1
 8000718:	0020      	movs	r0, r4
 800071a:	0029      	movs	r1, r5
 800071c:	f002 fc6c 	bl	8002ff8 <__aeabi_dsub>
 8000720:	f7ff ffae 	bl	8000680 <__aeabi_d2uiz>
 8000724:	0031      	movs	r1, r6
 8000726:	bd70      	pop	{r4, r5, r6, pc}
 8000728:	3df00000 	.word	0x3df00000
 800072c:	41f00000 	.word	0x41f00000

08000730 <__aeabi_l2f>:
 8000730:	2201      	movs	r2, #1
 8000732:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000734:	000d      	movs	r5, r1
 8000736:	0004      	movs	r4, r0
 8000738:	4b14      	ldr	r3, [pc, #80]	@ (800078c <__aeabi_l2f+0x5c>)
 800073a:	4252      	negs	r2, r2
 800073c:	2180      	movs	r1, #128	@ 0x80
 800073e:	1912      	adds	r2, r2, r4
 8000740:	416b      	adcs	r3, r5
 8000742:	03c9      	lsls	r1, r1, #15
 8000744:	428b      	cmp	r3, r1
 8000746:	d217      	bcs.n	8000778 <__aeabi_l2f+0x48>
 8000748:	4911      	ldr	r1, [pc, #68]	@ (8000790 <__aeabi_l2f+0x60>)
 800074a:	428b      	cmp	r3, r1
 800074c:	d012      	beq.n	8000774 <__aeabi_l2f+0x44>
 800074e:	0028      	movs	r0, r5
 8000750:	f003 f8ba 	bl	80038c8 <__aeabi_i2d>
 8000754:	2200      	movs	r2, #0
 8000756:	4b0f      	ldr	r3, [pc, #60]	@ (8000794 <__aeabi_l2f+0x64>)
 8000758:	f002 f968 	bl	8002a2c <__aeabi_dmul>
 800075c:	0006      	movs	r6, r0
 800075e:	000f      	movs	r7, r1
 8000760:	0020      	movs	r0, r4
 8000762:	f003 f8df 	bl	8003924 <__aeabi_ui2d>
 8000766:	0032      	movs	r2, r6
 8000768:	003b      	movs	r3, r7
 800076a:	f001 f95f 	bl	8001a2c <__aeabi_dadd>
 800076e:	f003 f945 	bl	80039fc <__aeabi_d2f>
 8000772:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000774:	3202      	adds	r2, #2
 8000776:	d9ea      	bls.n	800074e <__aeabi_l2f+0x1e>
 8000778:	0563      	lsls	r3, r4, #21
 800077a:	d0e8      	beq.n	800074e <__aeabi_l2f+0x1e>
 800077c:	2180      	movs	r1, #128	@ 0x80
 800077e:	0ae3      	lsrs	r3, r4, #11
 8000780:	02db      	lsls	r3, r3, #11
 8000782:	0109      	lsls	r1, r1, #4
 8000784:	4319      	orrs	r1, r3
 8000786:	000c      	movs	r4, r1
 8000788:	e7e1      	b.n	800074e <__aeabi_l2f+0x1e>
 800078a:	46c0      	nop			@ (mov r8, r8)
 800078c:	001fffff 	.word	0x001fffff
 8000790:	003fffff 	.word	0x003fffff
 8000794:	41f00000 	.word	0x41f00000

08000798 <__aeabi_l2d>:
 8000798:	b570      	push	{r4, r5, r6, lr}
 800079a:	0006      	movs	r6, r0
 800079c:	0008      	movs	r0, r1
 800079e:	f003 f893 	bl	80038c8 <__aeabi_i2d>
 80007a2:	2200      	movs	r2, #0
 80007a4:	4b06      	ldr	r3, [pc, #24]	@ (80007c0 <__aeabi_l2d+0x28>)
 80007a6:	f002 f941 	bl	8002a2c <__aeabi_dmul>
 80007aa:	000d      	movs	r5, r1
 80007ac:	0004      	movs	r4, r0
 80007ae:	0030      	movs	r0, r6
 80007b0:	f003 f8b8 	bl	8003924 <__aeabi_ui2d>
 80007b4:	002b      	movs	r3, r5
 80007b6:	0022      	movs	r2, r4
 80007b8:	f001 f938 	bl	8001a2c <__aeabi_dadd>
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	46c0      	nop			@ (mov r8, r8)
 80007c0:	41f00000 	.word	0x41f00000

080007c4 <__udivmoddi4>:
 80007c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80007c6:	4657      	mov	r7, sl
 80007c8:	464e      	mov	r6, r9
 80007ca:	4645      	mov	r5, r8
 80007cc:	46de      	mov	lr, fp
 80007ce:	b5e0      	push	{r5, r6, r7, lr}
 80007d0:	0004      	movs	r4, r0
 80007d2:	000d      	movs	r5, r1
 80007d4:	4692      	mov	sl, r2
 80007d6:	4699      	mov	r9, r3
 80007d8:	b083      	sub	sp, #12
 80007da:	428b      	cmp	r3, r1
 80007dc:	d830      	bhi.n	8000840 <__udivmoddi4+0x7c>
 80007de:	d02d      	beq.n	800083c <__udivmoddi4+0x78>
 80007e0:	4649      	mov	r1, r9
 80007e2:	4650      	mov	r0, sl
 80007e4:	f003 f98c 	bl	8003b00 <__clzdi2>
 80007e8:	0029      	movs	r1, r5
 80007ea:	0006      	movs	r6, r0
 80007ec:	0020      	movs	r0, r4
 80007ee:	f003 f987 	bl	8003b00 <__clzdi2>
 80007f2:	1a33      	subs	r3, r6, r0
 80007f4:	4698      	mov	r8, r3
 80007f6:	3b20      	subs	r3, #32
 80007f8:	d434      	bmi.n	8000864 <__udivmoddi4+0xa0>
 80007fa:	469b      	mov	fp, r3
 80007fc:	4653      	mov	r3, sl
 80007fe:	465a      	mov	r2, fp
 8000800:	4093      	lsls	r3, r2
 8000802:	4642      	mov	r2, r8
 8000804:	001f      	movs	r7, r3
 8000806:	4653      	mov	r3, sl
 8000808:	4093      	lsls	r3, r2
 800080a:	001e      	movs	r6, r3
 800080c:	42af      	cmp	r7, r5
 800080e:	d83b      	bhi.n	8000888 <__udivmoddi4+0xc4>
 8000810:	42af      	cmp	r7, r5
 8000812:	d100      	bne.n	8000816 <__udivmoddi4+0x52>
 8000814:	e079      	b.n	800090a <__udivmoddi4+0x146>
 8000816:	465b      	mov	r3, fp
 8000818:	1ba4      	subs	r4, r4, r6
 800081a:	41bd      	sbcs	r5, r7
 800081c:	2b00      	cmp	r3, #0
 800081e:	da00      	bge.n	8000822 <__udivmoddi4+0x5e>
 8000820:	e076      	b.n	8000910 <__udivmoddi4+0x14c>
 8000822:	2200      	movs	r2, #0
 8000824:	2300      	movs	r3, #0
 8000826:	9200      	str	r2, [sp, #0]
 8000828:	9301      	str	r3, [sp, #4]
 800082a:	2301      	movs	r3, #1
 800082c:	465a      	mov	r2, fp
 800082e:	4093      	lsls	r3, r2
 8000830:	9301      	str	r3, [sp, #4]
 8000832:	2301      	movs	r3, #1
 8000834:	4642      	mov	r2, r8
 8000836:	4093      	lsls	r3, r2
 8000838:	9300      	str	r3, [sp, #0]
 800083a:	e029      	b.n	8000890 <__udivmoddi4+0xcc>
 800083c:	4282      	cmp	r2, r0
 800083e:	d9cf      	bls.n	80007e0 <__udivmoddi4+0x1c>
 8000840:	2200      	movs	r2, #0
 8000842:	2300      	movs	r3, #0
 8000844:	9200      	str	r2, [sp, #0]
 8000846:	9301      	str	r3, [sp, #4]
 8000848:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <__udivmoddi4+0x8e>
 800084e:	601c      	str	r4, [r3, #0]
 8000850:	605d      	str	r5, [r3, #4]
 8000852:	9800      	ldr	r0, [sp, #0]
 8000854:	9901      	ldr	r1, [sp, #4]
 8000856:	b003      	add	sp, #12
 8000858:	bcf0      	pop	{r4, r5, r6, r7}
 800085a:	46bb      	mov	fp, r7
 800085c:	46b2      	mov	sl, r6
 800085e:	46a9      	mov	r9, r5
 8000860:	46a0      	mov	r8, r4
 8000862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000864:	4642      	mov	r2, r8
 8000866:	469b      	mov	fp, r3
 8000868:	2320      	movs	r3, #32
 800086a:	1a9b      	subs	r3, r3, r2
 800086c:	4652      	mov	r2, sl
 800086e:	40da      	lsrs	r2, r3
 8000870:	4641      	mov	r1, r8
 8000872:	0013      	movs	r3, r2
 8000874:	464a      	mov	r2, r9
 8000876:	408a      	lsls	r2, r1
 8000878:	0017      	movs	r7, r2
 800087a:	4642      	mov	r2, r8
 800087c:	431f      	orrs	r7, r3
 800087e:	4653      	mov	r3, sl
 8000880:	4093      	lsls	r3, r2
 8000882:	001e      	movs	r6, r3
 8000884:	42af      	cmp	r7, r5
 8000886:	d9c3      	bls.n	8000810 <__udivmoddi4+0x4c>
 8000888:	2200      	movs	r2, #0
 800088a:	2300      	movs	r3, #0
 800088c:	9200      	str	r2, [sp, #0]
 800088e:	9301      	str	r3, [sp, #4]
 8000890:	4643      	mov	r3, r8
 8000892:	2b00      	cmp	r3, #0
 8000894:	d0d8      	beq.n	8000848 <__udivmoddi4+0x84>
 8000896:	07fb      	lsls	r3, r7, #31
 8000898:	0872      	lsrs	r2, r6, #1
 800089a:	431a      	orrs	r2, r3
 800089c:	4646      	mov	r6, r8
 800089e:	087b      	lsrs	r3, r7, #1
 80008a0:	e00e      	b.n	80008c0 <__udivmoddi4+0xfc>
 80008a2:	42ab      	cmp	r3, r5
 80008a4:	d101      	bne.n	80008aa <__udivmoddi4+0xe6>
 80008a6:	42a2      	cmp	r2, r4
 80008a8:	d80c      	bhi.n	80008c4 <__udivmoddi4+0x100>
 80008aa:	1aa4      	subs	r4, r4, r2
 80008ac:	419d      	sbcs	r5, r3
 80008ae:	2001      	movs	r0, #1
 80008b0:	1924      	adds	r4, r4, r4
 80008b2:	416d      	adcs	r5, r5
 80008b4:	2100      	movs	r1, #0
 80008b6:	3e01      	subs	r6, #1
 80008b8:	1824      	adds	r4, r4, r0
 80008ba:	414d      	adcs	r5, r1
 80008bc:	2e00      	cmp	r6, #0
 80008be:	d006      	beq.n	80008ce <__udivmoddi4+0x10a>
 80008c0:	42ab      	cmp	r3, r5
 80008c2:	d9ee      	bls.n	80008a2 <__udivmoddi4+0xde>
 80008c4:	3e01      	subs	r6, #1
 80008c6:	1924      	adds	r4, r4, r4
 80008c8:	416d      	adcs	r5, r5
 80008ca:	2e00      	cmp	r6, #0
 80008cc:	d1f8      	bne.n	80008c0 <__udivmoddi4+0xfc>
 80008ce:	9800      	ldr	r0, [sp, #0]
 80008d0:	9901      	ldr	r1, [sp, #4]
 80008d2:	465b      	mov	r3, fp
 80008d4:	1900      	adds	r0, r0, r4
 80008d6:	4169      	adcs	r1, r5
 80008d8:	2b00      	cmp	r3, #0
 80008da:	db24      	blt.n	8000926 <__udivmoddi4+0x162>
 80008dc:	002b      	movs	r3, r5
 80008de:	465a      	mov	r2, fp
 80008e0:	4644      	mov	r4, r8
 80008e2:	40d3      	lsrs	r3, r2
 80008e4:	002a      	movs	r2, r5
 80008e6:	40e2      	lsrs	r2, r4
 80008e8:	001c      	movs	r4, r3
 80008ea:	465b      	mov	r3, fp
 80008ec:	0015      	movs	r5, r2
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	db2a      	blt.n	8000948 <__udivmoddi4+0x184>
 80008f2:	0026      	movs	r6, r4
 80008f4:	409e      	lsls	r6, r3
 80008f6:	0033      	movs	r3, r6
 80008f8:	0026      	movs	r6, r4
 80008fa:	4647      	mov	r7, r8
 80008fc:	40be      	lsls	r6, r7
 80008fe:	0032      	movs	r2, r6
 8000900:	1a80      	subs	r0, r0, r2
 8000902:	4199      	sbcs	r1, r3
 8000904:	9000      	str	r0, [sp, #0]
 8000906:	9101      	str	r1, [sp, #4]
 8000908:	e79e      	b.n	8000848 <__udivmoddi4+0x84>
 800090a:	42a3      	cmp	r3, r4
 800090c:	d8bc      	bhi.n	8000888 <__udivmoddi4+0xc4>
 800090e:	e782      	b.n	8000816 <__udivmoddi4+0x52>
 8000910:	4642      	mov	r2, r8
 8000912:	2320      	movs	r3, #32
 8000914:	2100      	movs	r1, #0
 8000916:	1a9b      	subs	r3, r3, r2
 8000918:	2200      	movs	r2, #0
 800091a:	9100      	str	r1, [sp, #0]
 800091c:	9201      	str	r2, [sp, #4]
 800091e:	2201      	movs	r2, #1
 8000920:	40da      	lsrs	r2, r3
 8000922:	9201      	str	r2, [sp, #4]
 8000924:	e785      	b.n	8000832 <__udivmoddi4+0x6e>
 8000926:	4642      	mov	r2, r8
 8000928:	2320      	movs	r3, #32
 800092a:	1a9b      	subs	r3, r3, r2
 800092c:	002a      	movs	r2, r5
 800092e:	4646      	mov	r6, r8
 8000930:	409a      	lsls	r2, r3
 8000932:	0023      	movs	r3, r4
 8000934:	40f3      	lsrs	r3, r6
 8000936:	4644      	mov	r4, r8
 8000938:	4313      	orrs	r3, r2
 800093a:	002a      	movs	r2, r5
 800093c:	40e2      	lsrs	r2, r4
 800093e:	001c      	movs	r4, r3
 8000940:	465b      	mov	r3, fp
 8000942:	0015      	movs	r5, r2
 8000944:	2b00      	cmp	r3, #0
 8000946:	dad4      	bge.n	80008f2 <__udivmoddi4+0x12e>
 8000948:	4642      	mov	r2, r8
 800094a:	002f      	movs	r7, r5
 800094c:	2320      	movs	r3, #32
 800094e:	0026      	movs	r6, r4
 8000950:	4097      	lsls	r7, r2
 8000952:	1a9b      	subs	r3, r3, r2
 8000954:	40de      	lsrs	r6, r3
 8000956:	003b      	movs	r3, r7
 8000958:	4333      	orrs	r3, r6
 800095a:	e7cd      	b.n	80008f8 <__udivmoddi4+0x134>

0800095c <__gnu_ldivmod_helper>:
 800095c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800095e:	46ce      	mov	lr, r9
 8000960:	4647      	mov	r7, r8
 8000962:	b580      	push	{r7, lr}
 8000964:	4691      	mov	r9, r2
 8000966:	4698      	mov	r8, r3
 8000968:	0004      	movs	r4, r0
 800096a:	000d      	movs	r5, r1
 800096c:	f003 f8d4 	bl	8003b18 <__divdi3>
 8000970:	0007      	movs	r7, r0
 8000972:	000e      	movs	r6, r1
 8000974:	0002      	movs	r2, r0
 8000976:	000b      	movs	r3, r1
 8000978:	4648      	mov	r0, r9
 800097a:	4641      	mov	r1, r8
 800097c:	f7ff fe3a 	bl	80005f4 <__aeabi_lmul>
 8000980:	1a24      	subs	r4, r4, r0
 8000982:	418d      	sbcs	r5, r1
 8000984:	9b08      	ldr	r3, [sp, #32]
 8000986:	0038      	movs	r0, r7
 8000988:	0031      	movs	r1, r6
 800098a:	601c      	str	r4, [r3, #0]
 800098c:	605d      	str	r5, [r3, #4]
 800098e:	bcc0      	pop	{r6, r7}
 8000990:	46b9      	mov	r9, r7
 8000992:	46b0      	mov	r8, r6
 8000994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000996:	46c0      	nop			@ (mov r8, r8)

08000998 <__aeabi_fadd>:
 8000998:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800099a:	024b      	lsls	r3, r1, #9
 800099c:	0a5a      	lsrs	r2, r3, #9
 800099e:	4694      	mov	ip, r2
 80009a0:	004a      	lsls	r2, r1, #1
 80009a2:	0fc9      	lsrs	r1, r1, #31
 80009a4:	46ce      	mov	lr, r9
 80009a6:	4647      	mov	r7, r8
 80009a8:	4689      	mov	r9, r1
 80009aa:	0045      	lsls	r5, r0, #1
 80009ac:	0246      	lsls	r6, r0, #9
 80009ae:	0e2d      	lsrs	r5, r5, #24
 80009b0:	0e12      	lsrs	r2, r2, #24
 80009b2:	b580      	push	{r7, lr}
 80009b4:	0999      	lsrs	r1, r3, #6
 80009b6:	0a77      	lsrs	r7, r6, #9
 80009b8:	0fc4      	lsrs	r4, r0, #31
 80009ba:	09b6      	lsrs	r6, r6, #6
 80009bc:	1aab      	subs	r3, r5, r2
 80009be:	454c      	cmp	r4, r9
 80009c0:	d020      	beq.n	8000a04 <__aeabi_fadd+0x6c>
 80009c2:	2b00      	cmp	r3, #0
 80009c4:	dd0c      	ble.n	80009e0 <__aeabi_fadd+0x48>
 80009c6:	2a00      	cmp	r2, #0
 80009c8:	d134      	bne.n	8000a34 <__aeabi_fadd+0x9c>
 80009ca:	2900      	cmp	r1, #0
 80009cc:	d02a      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 80009ce:	1e5a      	subs	r2, r3, #1
 80009d0:	2b01      	cmp	r3, #1
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fadd+0x3e>
 80009d4:	e08f      	b.n	8000af6 <__aeabi_fadd+0x15e>
 80009d6:	2bff      	cmp	r3, #255	@ 0xff
 80009d8:	d100      	bne.n	80009dc <__aeabi_fadd+0x44>
 80009da:	e0cd      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 80009dc:	0013      	movs	r3, r2
 80009de:	e02f      	b.n	8000a40 <__aeabi_fadd+0xa8>
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	d060      	beq.n	8000aa6 <__aeabi_fadd+0x10e>
 80009e4:	1b53      	subs	r3, r2, r5
 80009e6:	2d00      	cmp	r5, #0
 80009e8:	d000      	beq.n	80009ec <__aeabi_fadd+0x54>
 80009ea:	e0ee      	b.n	8000bca <__aeabi_fadd+0x232>
 80009ec:	2e00      	cmp	r6, #0
 80009ee:	d100      	bne.n	80009f2 <__aeabi_fadd+0x5a>
 80009f0:	e13e      	b.n	8000c70 <__aeabi_fadd+0x2d8>
 80009f2:	1e5c      	subs	r4, r3, #1
 80009f4:	2b01      	cmp	r3, #1
 80009f6:	d100      	bne.n	80009fa <__aeabi_fadd+0x62>
 80009f8:	e16b      	b.n	8000cd2 <__aeabi_fadd+0x33a>
 80009fa:	2bff      	cmp	r3, #255	@ 0xff
 80009fc:	d100      	bne.n	8000a00 <__aeabi_fadd+0x68>
 80009fe:	e0b9      	b.n	8000b74 <__aeabi_fadd+0x1dc>
 8000a00:	0023      	movs	r3, r4
 8000a02:	e0e7      	b.n	8000bd4 <__aeabi_fadd+0x23c>
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	dc00      	bgt.n	8000a0a <__aeabi_fadd+0x72>
 8000a08:	e0a4      	b.n	8000b54 <__aeabi_fadd+0x1bc>
 8000a0a:	2a00      	cmp	r2, #0
 8000a0c:	d069      	beq.n	8000ae2 <__aeabi_fadd+0x14a>
 8000a0e:	2dff      	cmp	r5, #255	@ 0xff
 8000a10:	d100      	bne.n	8000a14 <__aeabi_fadd+0x7c>
 8000a12:	e0b1      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	04d2      	lsls	r2, r2, #19
 8000a18:	4311      	orrs	r1, r2
 8000a1a:	2b1b      	cmp	r3, #27
 8000a1c:	dc00      	bgt.n	8000a20 <__aeabi_fadd+0x88>
 8000a1e:	e0e9      	b.n	8000bf4 <__aeabi_fadd+0x25c>
 8000a20:	002b      	movs	r3, r5
 8000a22:	3605      	adds	r6, #5
 8000a24:	08f7      	lsrs	r7, r6, #3
 8000a26:	2bff      	cmp	r3, #255	@ 0xff
 8000a28:	d100      	bne.n	8000a2c <__aeabi_fadd+0x94>
 8000a2a:	e0a5      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a2c:	027a      	lsls	r2, r7, #9
 8000a2e:	0a52      	lsrs	r2, r2, #9
 8000a30:	b2d8      	uxtb	r0, r3
 8000a32:	e030      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000a34:	2dff      	cmp	r5, #255	@ 0xff
 8000a36:	d100      	bne.n	8000a3a <__aeabi_fadd+0xa2>
 8000a38:	e09e      	b.n	8000b78 <__aeabi_fadd+0x1e0>
 8000a3a:	2280      	movs	r2, #128	@ 0x80
 8000a3c:	04d2      	lsls	r2, r2, #19
 8000a3e:	4311      	orrs	r1, r2
 8000a40:	2001      	movs	r0, #1
 8000a42:	2b1b      	cmp	r3, #27
 8000a44:	dc08      	bgt.n	8000a58 <__aeabi_fadd+0xc0>
 8000a46:	0008      	movs	r0, r1
 8000a48:	2220      	movs	r2, #32
 8000a4a:	40d8      	lsrs	r0, r3
 8000a4c:	1ad3      	subs	r3, r2, r3
 8000a4e:	4099      	lsls	r1, r3
 8000a50:	000b      	movs	r3, r1
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	4193      	sbcs	r3, r2
 8000a56:	4318      	orrs	r0, r3
 8000a58:	1a36      	subs	r6, r6, r0
 8000a5a:	0173      	lsls	r3, r6, #5
 8000a5c:	d400      	bmi.n	8000a60 <__aeabi_fadd+0xc8>
 8000a5e:	e071      	b.n	8000b44 <__aeabi_fadd+0x1ac>
 8000a60:	01b6      	lsls	r6, r6, #6
 8000a62:	09b7      	lsrs	r7, r6, #6
 8000a64:	0038      	movs	r0, r7
 8000a66:	f7ff fd63 	bl	8000530 <__clzsi2>
 8000a6a:	003b      	movs	r3, r7
 8000a6c:	3805      	subs	r0, #5
 8000a6e:	4083      	lsls	r3, r0
 8000a70:	4285      	cmp	r5, r0
 8000a72:	dd4d      	ble.n	8000b10 <__aeabi_fadd+0x178>
 8000a74:	4eb4      	ldr	r6, [pc, #720]	@ (8000d48 <__aeabi_fadd+0x3b0>)
 8000a76:	1a2d      	subs	r5, r5, r0
 8000a78:	401e      	ands	r6, r3
 8000a7a:	075a      	lsls	r2, r3, #29
 8000a7c:	d068      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a7e:	220f      	movs	r2, #15
 8000a80:	4013      	ands	r3, r2
 8000a82:	2b04      	cmp	r3, #4
 8000a84:	d064      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a86:	3604      	adds	r6, #4
 8000a88:	0173      	lsls	r3, r6, #5
 8000a8a:	d561      	bpl.n	8000b50 <__aeabi_fadd+0x1b8>
 8000a8c:	1c68      	adds	r0, r5, #1
 8000a8e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000a90:	d154      	bne.n	8000b3c <__aeabi_fadd+0x1a4>
 8000a92:	20ff      	movs	r0, #255	@ 0xff
 8000a94:	2200      	movs	r2, #0
 8000a96:	05c0      	lsls	r0, r0, #23
 8000a98:	4310      	orrs	r0, r2
 8000a9a:	07e4      	lsls	r4, r4, #31
 8000a9c:	4320      	orrs	r0, r4
 8000a9e:	bcc0      	pop	{r6, r7}
 8000aa0:	46b9      	mov	r9, r7
 8000aa2:	46b0      	mov	r8, r6
 8000aa4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000aa6:	22fe      	movs	r2, #254	@ 0xfe
 8000aa8:	4690      	mov	r8, r2
 8000aaa:	1c68      	adds	r0, r5, #1
 8000aac:	0002      	movs	r2, r0
 8000aae:	4640      	mov	r0, r8
 8000ab0:	4210      	tst	r0, r2
 8000ab2:	d16b      	bne.n	8000b8c <__aeabi_fadd+0x1f4>
 8000ab4:	2d00      	cmp	r5, #0
 8000ab6:	d000      	beq.n	8000aba <__aeabi_fadd+0x122>
 8000ab8:	e0dd      	b.n	8000c76 <__aeabi_fadd+0x2de>
 8000aba:	2e00      	cmp	r6, #0
 8000abc:	d100      	bne.n	8000ac0 <__aeabi_fadd+0x128>
 8000abe:	e102      	b.n	8000cc6 <__aeabi_fadd+0x32e>
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d0b3      	beq.n	8000a2c <__aeabi_fadd+0x94>
 8000ac4:	2280      	movs	r2, #128	@ 0x80
 8000ac6:	1a77      	subs	r7, r6, r1
 8000ac8:	04d2      	lsls	r2, r2, #19
 8000aca:	4217      	tst	r7, r2
 8000acc:	d100      	bne.n	8000ad0 <__aeabi_fadd+0x138>
 8000ace:	e136      	b.n	8000d3e <__aeabi_fadd+0x3a6>
 8000ad0:	464c      	mov	r4, r9
 8000ad2:	1b8e      	subs	r6, r1, r6
 8000ad4:	d061      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000ad6:	2001      	movs	r0, #1
 8000ad8:	4216      	tst	r6, r2
 8000ada:	d130      	bne.n	8000b3e <__aeabi_fadd+0x1a6>
 8000adc:	2300      	movs	r3, #0
 8000ade:	08f7      	lsrs	r7, r6, #3
 8000ae0:	e7a4      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ae2:	2900      	cmp	r1, #0
 8000ae4:	d09e      	beq.n	8000a24 <__aeabi_fadd+0x8c>
 8000ae6:	1e5a      	subs	r2, r3, #1
 8000ae8:	2b01      	cmp	r3, #1
 8000aea:	d100      	bne.n	8000aee <__aeabi_fadd+0x156>
 8000aec:	e0ca      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000aee:	2bff      	cmp	r3, #255	@ 0xff
 8000af0:	d042      	beq.n	8000b78 <__aeabi_fadd+0x1e0>
 8000af2:	0013      	movs	r3, r2
 8000af4:	e791      	b.n	8000a1a <__aeabi_fadd+0x82>
 8000af6:	1a71      	subs	r1, r6, r1
 8000af8:	014b      	lsls	r3, r1, #5
 8000afa:	d400      	bmi.n	8000afe <__aeabi_fadd+0x166>
 8000afc:	e0d1      	b.n	8000ca2 <__aeabi_fadd+0x30a>
 8000afe:	018f      	lsls	r7, r1, #6
 8000b00:	09bf      	lsrs	r7, r7, #6
 8000b02:	0038      	movs	r0, r7
 8000b04:	f7ff fd14 	bl	8000530 <__clzsi2>
 8000b08:	003b      	movs	r3, r7
 8000b0a:	3805      	subs	r0, #5
 8000b0c:	4083      	lsls	r3, r0
 8000b0e:	2501      	movs	r5, #1
 8000b10:	2220      	movs	r2, #32
 8000b12:	1b40      	subs	r0, r0, r5
 8000b14:	3001      	adds	r0, #1
 8000b16:	1a12      	subs	r2, r2, r0
 8000b18:	001e      	movs	r6, r3
 8000b1a:	4093      	lsls	r3, r2
 8000b1c:	40c6      	lsrs	r6, r0
 8000b1e:	1e5a      	subs	r2, r3, #1
 8000b20:	4193      	sbcs	r3, r2
 8000b22:	431e      	orrs	r6, r3
 8000b24:	d039      	beq.n	8000b9a <__aeabi_fadd+0x202>
 8000b26:	0773      	lsls	r3, r6, #29
 8000b28:	d100      	bne.n	8000b2c <__aeabi_fadd+0x194>
 8000b2a:	e11b      	b.n	8000d64 <__aeabi_fadd+0x3cc>
 8000b2c:	230f      	movs	r3, #15
 8000b2e:	2500      	movs	r5, #0
 8000b30:	4033      	ands	r3, r6
 8000b32:	2b04      	cmp	r3, #4
 8000b34:	d1a7      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b36:	2001      	movs	r0, #1
 8000b38:	0172      	lsls	r2, r6, #5
 8000b3a:	d57c      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000b3c:	b2c0      	uxtb	r0, r0
 8000b3e:	01b2      	lsls	r2, r6, #6
 8000b40:	0a52      	lsrs	r2, r2, #9
 8000b42:	e7a8      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b44:	0773      	lsls	r3, r6, #29
 8000b46:	d003      	beq.n	8000b50 <__aeabi_fadd+0x1b8>
 8000b48:	230f      	movs	r3, #15
 8000b4a:	4033      	ands	r3, r6
 8000b4c:	2b04      	cmp	r3, #4
 8000b4e:	d19a      	bne.n	8000a86 <__aeabi_fadd+0xee>
 8000b50:	002b      	movs	r3, r5
 8000b52:	e767      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d023      	beq.n	8000ba0 <__aeabi_fadd+0x208>
 8000b58:	1b53      	subs	r3, r2, r5
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	d17b      	bne.n	8000c56 <__aeabi_fadd+0x2be>
 8000b5e:	2e00      	cmp	r6, #0
 8000b60:	d100      	bne.n	8000b64 <__aeabi_fadd+0x1cc>
 8000b62:	e086      	b.n	8000c72 <__aeabi_fadd+0x2da>
 8000b64:	1e5d      	subs	r5, r3, #1
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	d100      	bne.n	8000b6c <__aeabi_fadd+0x1d4>
 8000b6a:	e08b      	b.n	8000c84 <__aeabi_fadd+0x2ec>
 8000b6c:	2bff      	cmp	r3, #255	@ 0xff
 8000b6e:	d002      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000b70:	002b      	movs	r3, r5
 8000b72:	e075      	b.n	8000c60 <__aeabi_fadd+0x2c8>
 8000b74:	464c      	mov	r4, r9
 8000b76:	4667      	mov	r7, ip
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d100      	bne.n	8000b7e <__aeabi_fadd+0x1e6>
 8000b7c:	e789      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000b7e:	2280      	movs	r2, #128	@ 0x80
 8000b80:	03d2      	lsls	r2, r2, #15
 8000b82:	433a      	orrs	r2, r7
 8000b84:	0252      	lsls	r2, r2, #9
 8000b86:	20ff      	movs	r0, #255	@ 0xff
 8000b88:	0a52      	lsrs	r2, r2, #9
 8000b8a:	e784      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000b8c:	1a77      	subs	r7, r6, r1
 8000b8e:	017b      	lsls	r3, r7, #5
 8000b90:	d46b      	bmi.n	8000c6a <__aeabi_fadd+0x2d2>
 8000b92:	2f00      	cmp	r7, #0
 8000b94:	d000      	beq.n	8000b98 <__aeabi_fadd+0x200>
 8000b96:	e765      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000b98:	2400      	movs	r4, #0
 8000b9a:	2000      	movs	r0, #0
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e77a      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000ba0:	22fe      	movs	r2, #254	@ 0xfe
 8000ba2:	1c6b      	adds	r3, r5, #1
 8000ba4:	421a      	tst	r2, r3
 8000ba6:	d149      	bne.n	8000c3c <__aeabi_fadd+0x2a4>
 8000ba8:	2d00      	cmp	r5, #0
 8000baa:	d000      	beq.n	8000bae <__aeabi_fadd+0x216>
 8000bac:	e09f      	b.n	8000cee <__aeabi_fadd+0x356>
 8000bae:	2e00      	cmp	r6, #0
 8000bb0:	d100      	bne.n	8000bb4 <__aeabi_fadd+0x21c>
 8000bb2:	e0ba      	b.n	8000d2a <__aeabi_fadd+0x392>
 8000bb4:	2900      	cmp	r1, #0
 8000bb6:	d100      	bne.n	8000bba <__aeabi_fadd+0x222>
 8000bb8:	e0cf      	b.n	8000d5a <__aeabi_fadd+0x3c2>
 8000bba:	1872      	adds	r2, r6, r1
 8000bbc:	0153      	lsls	r3, r2, #5
 8000bbe:	d400      	bmi.n	8000bc2 <__aeabi_fadd+0x22a>
 8000bc0:	e0cd      	b.n	8000d5e <__aeabi_fadd+0x3c6>
 8000bc2:	0192      	lsls	r2, r2, #6
 8000bc4:	2001      	movs	r0, #1
 8000bc6:	0a52      	lsrs	r2, r2, #9
 8000bc8:	e765      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000bca:	2aff      	cmp	r2, #255	@ 0xff
 8000bcc:	d0d2      	beq.n	8000b74 <__aeabi_fadd+0x1dc>
 8000bce:	2080      	movs	r0, #128	@ 0x80
 8000bd0:	04c0      	lsls	r0, r0, #19
 8000bd2:	4306      	orrs	r6, r0
 8000bd4:	2001      	movs	r0, #1
 8000bd6:	2b1b      	cmp	r3, #27
 8000bd8:	dc08      	bgt.n	8000bec <__aeabi_fadd+0x254>
 8000bda:	0030      	movs	r0, r6
 8000bdc:	2420      	movs	r4, #32
 8000bde:	40d8      	lsrs	r0, r3
 8000be0:	1ae3      	subs	r3, r4, r3
 8000be2:	409e      	lsls	r6, r3
 8000be4:	0033      	movs	r3, r6
 8000be6:	1e5c      	subs	r4, r3, #1
 8000be8:	41a3      	sbcs	r3, r4
 8000bea:	4318      	orrs	r0, r3
 8000bec:	464c      	mov	r4, r9
 8000bee:	0015      	movs	r5, r2
 8000bf0:	1a0e      	subs	r6, r1, r0
 8000bf2:	e732      	b.n	8000a5a <__aeabi_fadd+0xc2>
 8000bf4:	0008      	movs	r0, r1
 8000bf6:	2220      	movs	r2, #32
 8000bf8:	40d8      	lsrs	r0, r3
 8000bfa:	1ad3      	subs	r3, r2, r3
 8000bfc:	4099      	lsls	r1, r3
 8000bfe:	000b      	movs	r3, r1
 8000c00:	1e5a      	subs	r2, r3, #1
 8000c02:	4193      	sbcs	r3, r2
 8000c04:	4303      	orrs	r3, r0
 8000c06:	18f6      	adds	r6, r6, r3
 8000c08:	0173      	lsls	r3, r6, #5
 8000c0a:	d59b      	bpl.n	8000b44 <__aeabi_fadd+0x1ac>
 8000c0c:	3501      	adds	r5, #1
 8000c0e:	2dff      	cmp	r5, #255	@ 0xff
 8000c10:	d100      	bne.n	8000c14 <__aeabi_fadd+0x27c>
 8000c12:	e73e      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c14:	2301      	movs	r3, #1
 8000c16:	494d      	ldr	r1, [pc, #308]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c18:	0872      	lsrs	r2, r6, #1
 8000c1a:	4033      	ands	r3, r6
 8000c1c:	400a      	ands	r2, r1
 8000c1e:	431a      	orrs	r2, r3
 8000c20:	0016      	movs	r6, r2
 8000c22:	0753      	lsls	r3, r2, #29
 8000c24:	d004      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c26:	230f      	movs	r3, #15
 8000c28:	4013      	ands	r3, r2
 8000c2a:	2b04      	cmp	r3, #4
 8000c2c:	d000      	beq.n	8000c30 <__aeabi_fadd+0x298>
 8000c2e:	e72a      	b.n	8000a86 <__aeabi_fadd+0xee>
 8000c30:	0173      	lsls	r3, r6, #5
 8000c32:	d500      	bpl.n	8000c36 <__aeabi_fadd+0x29e>
 8000c34:	e72a      	b.n	8000a8c <__aeabi_fadd+0xf4>
 8000c36:	002b      	movs	r3, r5
 8000c38:	08f7      	lsrs	r7, r6, #3
 8000c3a:	e6f7      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000c3c:	2bff      	cmp	r3, #255	@ 0xff
 8000c3e:	d100      	bne.n	8000c42 <__aeabi_fadd+0x2aa>
 8000c40:	e727      	b.n	8000a92 <__aeabi_fadd+0xfa>
 8000c42:	1871      	adds	r1, r6, r1
 8000c44:	0849      	lsrs	r1, r1, #1
 8000c46:	074a      	lsls	r2, r1, #29
 8000c48:	d02f      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c4a:	220f      	movs	r2, #15
 8000c4c:	400a      	ands	r2, r1
 8000c4e:	2a04      	cmp	r2, #4
 8000c50:	d02b      	beq.n	8000caa <__aeabi_fadd+0x312>
 8000c52:	1d0e      	adds	r6, r1, #4
 8000c54:	e6e6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c56:	2aff      	cmp	r2, #255	@ 0xff
 8000c58:	d08d      	beq.n	8000b76 <__aeabi_fadd+0x1de>
 8000c5a:	2080      	movs	r0, #128	@ 0x80
 8000c5c:	04c0      	lsls	r0, r0, #19
 8000c5e:	4306      	orrs	r6, r0
 8000c60:	2b1b      	cmp	r3, #27
 8000c62:	dd24      	ble.n	8000cae <__aeabi_fadd+0x316>
 8000c64:	0013      	movs	r3, r2
 8000c66:	1d4e      	adds	r6, r1, #5
 8000c68:	e6dc      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c6a:	464c      	mov	r4, r9
 8000c6c:	1b8f      	subs	r7, r1, r6
 8000c6e:	e6f9      	b.n	8000a64 <__aeabi_fadd+0xcc>
 8000c70:	464c      	mov	r4, r9
 8000c72:	000e      	movs	r6, r1
 8000c74:	e6d6      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000c76:	2e00      	cmp	r6, #0
 8000c78:	d149      	bne.n	8000d0e <__aeabi_fadd+0x376>
 8000c7a:	2900      	cmp	r1, #0
 8000c7c:	d068      	beq.n	8000d50 <__aeabi_fadd+0x3b8>
 8000c7e:	4667      	mov	r7, ip
 8000c80:	464c      	mov	r4, r9
 8000c82:	e77c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000c84:	1870      	adds	r0, r6, r1
 8000c86:	0143      	lsls	r3, r0, #5
 8000c88:	d574      	bpl.n	8000d74 <__aeabi_fadd+0x3dc>
 8000c8a:	4930      	ldr	r1, [pc, #192]	@ (8000d4c <__aeabi_fadd+0x3b4>)
 8000c8c:	0840      	lsrs	r0, r0, #1
 8000c8e:	4001      	ands	r1, r0
 8000c90:	0743      	lsls	r3, r0, #29
 8000c92:	d009      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c94:	230f      	movs	r3, #15
 8000c96:	4003      	ands	r3, r0
 8000c98:	2b04      	cmp	r3, #4
 8000c9a:	d005      	beq.n	8000ca8 <__aeabi_fadd+0x310>
 8000c9c:	2302      	movs	r3, #2
 8000c9e:	1d0e      	adds	r6, r1, #4
 8000ca0:	e6c0      	b.n	8000a24 <__aeabi_fadd+0x8c>
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	08cf      	lsrs	r7, r1, #3
 8000ca6:	e6c1      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000ca8:	2302      	movs	r3, #2
 8000caa:	08cf      	lsrs	r7, r1, #3
 8000cac:	e6be      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cae:	2520      	movs	r5, #32
 8000cb0:	0030      	movs	r0, r6
 8000cb2:	40d8      	lsrs	r0, r3
 8000cb4:	1aeb      	subs	r3, r5, r3
 8000cb6:	409e      	lsls	r6, r3
 8000cb8:	0033      	movs	r3, r6
 8000cba:	1e5d      	subs	r5, r3, #1
 8000cbc:	41ab      	sbcs	r3, r5
 8000cbe:	4303      	orrs	r3, r0
 8000cc0:	0015      	movs	r5, r2
 8000cc2:	185e      	adds	r6, r3, r1
 8000cc4:	e7a0      	b.n	8000c08 <__aeabi_fadd+0x270>
 8000cc6:	2900      	cmp	r1, #0
 8000cc8:	d100      	bne.n	8000ccc <__aeabi_fadd+0x334>
 8000cca:	e765      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000ccc:	464c      	mov	r4, r9
 8000cce:	4667      	mov	r7, ip
 8000cd0:	e6ac      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000cd2:	1b8f      	subs	r7, r1, r6
 8000cd4:	017b      	lsls	r3, r7, #5
 8000cd6:	d52e      	bpl.n	8000d36 <__aeabi_fadd+0x39e>
 8000cd8:	01bf      	lsls	r7, r7, #6
 8000cda:	09bf      	lsrs	r7, r7, #6
 8000cdc:	0038      	movs	r0, r7
 8000cde:	f7ff fc27 	bl	8000530 <__clzsi2>
 8000ce2:	003b      	movs	r3, r7
 8000ce4:	3805      	subs	r0, #5
 8000ce6:	4083      	lsls	r3, r0
 8000ce8:	464c      	mov	r4, r9
 8000cea:	3501      	adds	r5, #1
 8000cec:	e710      	b.n	8000b10 <__aeabi_fadd+0x178>
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fadd+0x35c>
 8000cf2:	e740      	b.n	8000b76 <__aeabi_fadd+0x1de>
 8000cf4:	2900      	cmp	r1, #0
 8000cf6:	d100      	bne.n	8000cfa <__aeabi_fadd+0x362>
 8000cf8:	e741      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000cfa:	2380      	movs	r3, #128	@ 0x80
 8000cfc:	03db      	lsls	r3, r3, #15
 8000cfe:	429f      	cmp	r7, r3
 8000d00:	d200      	bcs.n	8000d04 <__aeabi_fadd+0x36c>
 8000d02:	e73c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d04:	459c      	cmp	ip, r3
 8000d06:	d300      	bcc.n	8000d0a <__aeabi_fadd+0x372>
 8000d08:	e739      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0a:	4667      	mov	r7, ip
 8000d0c:	e737      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d0e:	2900      	cmp	r1, #0
 8000d10:	d100      	bne.n	8000d14 <__aeabi_fadd+0x37c>
 8000d12:	e734      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d14:	2380      	movs	r3, #128	@ 0x80
 8000d16:	03db      	lsls	r3, r3, #15
 8000d18:	429f      	cmp	r7, r3
 8000d1a:	d200      	bcs.n	8000d1e <__aeabi_fadd+0x386>
 8000d1c:	e72f      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d1e:	459c      	cmp	ip, r3
 8000d20:	d300      	bcc.n	8000d24 <__aeabi_fadd+0x38c>
 8000d22:	e72c      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d24:	464c      	mov	r4, r9
 8000d26:	4667      	mov	r7, ip
 8000d28:	e729      	b.n	8000b7e <__aeabi_fadd+0x1e6>
 8000d2a:	2900      	cmp	r1, #0
 8000d2c:	d100      	bne.n	8000d30 <__aeabi_fadd+0x398>
 8000d2e:	e734      	b.n	8000b9a <__aeabi_fadd+0x202>
 8000d30:	2300      	movs	r3, #0
 8000d32:	08cf      	lsrs	r7, r1, #3
 8000d34:	e67a      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d36:	464c      	mov	r4, r9
 8000d38:	2301      	movs	r3, #1
 8000d3a:	08ff      	lsrs	r7, r7, #3
 8000d3c:	e676      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d3e:	2f00      	cmp	r7, #0
 8000d40:	d100      	bne.n	8000d44 <__aeabi_fadd+0x3ac>
 8000d42:	e729      	b.n	8000b98 <__aeabi_fadd+0x200>
 8000d44:	08ff      	lsrs	r7, r7, #3
 8000d46:	e671      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d48:	fbffffff 	.word	0xfbffffff
 8000d4c:	7dffffff 	.word	0x7dffffff
 8000d50:	2280      	movs	r2, #128	@ 0x80
 8000d52:	2400      	movs	r4, #0
 8000d54:	20ff      	movs	r0, #255	@ 0xff
 8000d56:	03d2      	lsls	r2, r2, #15
 8000d58:	e69d      	b.n	8000a96 <__aeabi_fadd+0xfe>
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	e666      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d5e:	2300      	movs	r3, #0
 8000d60:	08d7      	lsrs	r7, r2, #3
 8000d62:	e663      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d64:	2001      	movs	r0, #1
 8000d66:	0172      	lsls	r2, r6, #5
 8000d68:	d500      	bpl.n	8000d6c <__aeabi_fadd+0x3d4>
 8000d6a:	e6e7      	b.n	8000b3c <__aeabi_fadd+0x1a4>
 8000d6c:	0031      	movs	r1, r6
 8000d6e:	2300      	movs	r3, #0
 8000d70:	08cf      	lsrs	r7, r1, #3
 8000d72:	e65b      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d74:	2301      	movs	r3, #1
 8000d76:	08c7      	lsrs	r7, r0, #3
 8000d78:	e658      	b.n	8000a2c <__aeabi_fadd+0x94>
 8000d7a:	46c0      	nop			@ (mov r8, r8)

08000d7c <__aeabi_fdiv>:
 8000d7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d7e:	4646      	mov	r6, r8
 8000d80:	464f      	mov	r7, r9
 8000d82:	46d6      	mov	lr, sl
 8000d84:	0245      	lsls	r5, r0, #9
 8000d86:	b5c0      	push	{r6, r7, lr}
 8000d88:	0fc3      	lsrs	r3, r0, #31
 8000d8a:	0047      	lsls	r7, r0, #1
 8000d8c:	4698      	mov	r8, r3
 8000d8e:	1c0e      	adds	r6, r1, #0
 8000d90:	0a6d      	lsrs	r5, r5, #9
 8000d92:	0e3f      	lsrs	r7, r7, #24
 8000d94:	d05b      	beq.n	8000e4e <__aeabi_fdiv+0xd2>
 8000d96:	2fff      	cmp	r7, #255	@ 0xff
 8000d98:	d021      	beq.n	8000dde <__aeabi_fdiv+0x62>
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	00ed      	lsls	r5, r5, #3
 8000d9e:	04db      	lsls	r3, r3, #19
 8000da0:	431d      	orrs	r5, r3
 8000da2:	2300      	movs	r3, #0
 8000da4:	4699      	mov	r9, r3
 8000da6:	469a      	mov	sl, r3
 8000da8:	3f7f      	subs	r7, #127	@ 0x7f
 8000daa:	0274      	lsls	r4, r6, #9
 8000dac:	0073      	lsls	r3, r6, #1
 8000dae:	0a64      	lsrs	r4, r4, #9
 8000db0:	0e1b      	lsrs	r3, r3, #24
 8000db2:	0ff6      	lsrs	r6, r6, #31
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d020      	beq.n	8000dfa <__aeabi_fdiv+0x7e>
 8000db8:	2bff      	cmp	r3, #255	@ 0xff
 8000dba:	d043      	beq.n	8000e44 <__aeabi_fdiv+0xc8>
 8000dbc:	2280      	movs	r2, #128	@ 0x80
 8000dbe:	2000      	movs	r0, #0
 8000dc0:	00e4      	lsls	r4, r4, #3
 8000dc2:	04d2      	lsls	r2, r2, #19
 8000dc4:	4314      	orrs	r4, r2
 8000dc6:	3b7f      	subs	r3, #127	@ 0x7f
 8000dc8:	4642      	mov	r2, r8
 8000dca:	1aff      	subs	r7, r7, r3
 8000dcc:	464b      	mov	r3, r9
 8000dce:	4072      	eors	r2, r6
 8000dd0:	2b0f      	cmp	r3, #15
 8000dd2:	d900      	bls.n	8000dd6 <__aeabi_fdiv+0x5a>
 8000dd4:	e09d      	b.n	8000f12 <__aeabi_fdiv+0x196>
 8000dd6:	4971      	ldr	r1, [pc, #452]	@ (8000f9c <__aeabi_fdiv+0x220>)
 8000dd8:	009b      	lsls	r3, r3, #2
 8000dda:	58cb      	ldr	r3, [r1, r3]
 8000ddc:	469f      	mov	pc, r3
 8000dde:	2d00      	cmp	r5, #0
 8000de0:	d15a      	bne.n	8000e98 <__aeabi_fdiv+0x11c>
 8000de2:	2308      	movs	r3, #8
 8000de4:	4699      	mov	r9, r3
 8000de6:	3b06      	subs	r3, #6
 8000de8:	0274      	lsls	r4, r6, #9
 8000dea:	469a      	mov	sl, r3
 8000dec:	0073      	lsls	r3, r6, #1
 8000dee:	27ff      	movs	r7, #255	@ 0xff
 8000df0:	0a64      	lsrs	r4, r4, #9
 8000df2:	0e1b      	lsrs	r3, r3, #24
 8000df4:	0ff6      	lsrs	r6, r6, #31
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	d1de      	bne.n	8000db8 <__aeabi_fdiv+0x3c>
 8000dfa:	2c00      	cmp	r4, #0
 8000dfc:	d13b      	bne.n	8000e76 <__aeabi_fdiv+0xfa>
 8000dfe:	2301      	movs	r3, #1
 8000e00:	4642      	mov	r2, r8
 8000e02:	4649      	mov	r1, r9
 8000e04:	4072      	eors	r2, r6
 8000e06:	4319      	orrs	r1, r3
 8000e08:	290e      	cmp	r1, #14
 8000e0a:	d818      	bhi.n	8000e3e <__aeabi_fdiv+0xc2>
 8000e0c:	4864      	ldr	r0, [pc, #400]	@ (8000fa0 <__aeabi_fdiv+0x224>)
 8000e0e:	0089      	lsls	r1, r1, #2
 8000e10:	5841      	ldr	r1, [r0, r1]
 8000e12:	468f      	mov	pc, r1
 8000e14:	4653      	mov	r3, sl
 8000e16:	2b02      	cmp	r3, #2
 8000e18:	d100      	bne.n	8000e1c <__aeabi_fdiv+0xa0>
 8000e1a:	e0b8      	b.n	8000f8e <__aeabi_fdiv+0x212>
 8000e1c:	2b03      	cmp	r3, #3
 8000e1e:	d06e      	beq.n	8000efe <__aeabi_fdiv+0x182>
 8000e20:	4642      	mov	r2, r8
 8000e22:	002c      	movs	r4, r5
 8000e24:	2b01      	cmp	r3, #1
 8000e26:	d140      	bne.n	8000eaa <__aeabi_fdiv+0x12e>
 8000e28:	2000      	movs	r0, #0
 8000e2a:	2400      	movs	r4, #0
 8000e2c:	05c0      	lsls	r0, r0, #23
 8000e2e:	4320      	orrs	r0, r4
 8000e30:	07d2      	lsls	r2, r2, #31
 8000e32:	4310      	orrs	r0, r2
 8000e34:	bce0      	pop	{r5, r6, r7}
 8000e36:	46ba      	mov	sl, r7
 8000e38:	46b1      	mov	r9, r6
 8000e3a:	46a8      	mov	r8, r5
 8000e3c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e3e:	20ff      	movs	r0, #255	@ 0xff
 8000e40:	2400      	movs	r4, #0
 8000e42:	e7f3      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000e44:	2c00      	cmp	r4, #0
 8000e46:	d120      	bne.n	8000e8a <__aeabi_fdiv+0x10e>
 8000e48:	2302      	movs	r3, #2
 8000e4a:	3fff      	subs	r7, #255	@ 0xff
 8000e4c:	e7d8      	b.n	8000e00 <__aeabi_fdiv+0x84>
 8000e4e:	2d00      	cmp	r5, #0
 8000e50:	d105      	bne.n	8000e5e <__aeabi_fdiv+0xe2>
 8000e52:	2304      	movs	r3, #4
 8000e54:	4699      	mov	r9, r3
 8000e56:	3b03      	subs	r3, #3
 8000e58:	2700      	movs	r7, #0
 8000e5a:	469a      	mov	sl, r3
 8000e5c:	e7a5      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e5e:	0028      	movs	r0, r5
 8000e60:	f7ff fb66 	bl	8000530 <__clzsi2>
 8000e64:	2776      	movs	r7, #118	@ 0x76
 8000e66:	1f43      	subs	r3, r0, #5
 8000e68:	409d      	lsls	r5, r3
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	427f      	negs	r7, r7
 8000e6e:	4699      	mov	r9, r3
 8000e70:	469a      	mov	sl, r3
 8000e72:	1a3f      	subs	r7, r7, r0
 8000e74:	e799      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000e76:	0020      	movs	r0, r4
 8000e78:	f7ff fb5a 	bl	8000530 <__clzsi2>
 8000e7c:	1f43      	subs	r3, r0, #5
 8000e7e:	409c      	lsls	r4, r3
 8000e80:	2376      	movs	r3, #118	@ 0x76
 8000e82:	425b      	negs	r3, r3
 8000e84:	1a1b      	subs	r3, r3, r0
 8000e86:	2000      	movs	r0, #0
 8000e88:	e79e      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e8a:	2303      	movs	r3, #3
 8000e8c:	464a      	mov	r2, r9
 8000e8e:	431a      	orrs	r2, r3
 8000e90:	4691      	mov	r9, r2
 8000e92:	2003      	movs	r0, #3
 8000e94:	33fc      	adds	r3, #252	@ 0xfc
 8000e96:	e797      	b.n	8000dc8 <__aeabi_fdiv+0x4c>
 8000e98:	230c      	movs	r3, #12
 8000e9a:	4699      	mov	r9, r3
 8000e9c:	3b09      	subs	r3, #9
 8000e9e:	27ff      	movs	r7, #255	@ 0xff
 8000ea0:	469a      	mov	sl, r3
 8000ea2:	e782      	b.n	8000daa <__aeabi_fdiv+0x2e>
 8000ea4:	2803      	cmp	r0, #3
 8000ea6:	d02c      	beq.n	8000f02 <__aeabi_fdiv+0x186>
 8000ea8:	0032      	movs	r2, r6
 8000eaa:	0038      	movs	r0, r7
 8000eac:	307f      	adds	r0, #127	@ 0x7f
 8000eae:	2800      	cmp	r0, #0
 8000eb0:	dd47      	ble.n	8000f42 <__aeabi_fdiv+0x1c6>
 8000eb2:	0763      	lsls	r3, r4, #29
 8000eb4:	d004      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000eb6:	230f      	movs	r3, #15
 8000eb8:	4023      	ands	r3, r4
 8000eba:	2b04      	cmp	r3, #4
 8000ebc:	d000      	beq.n	8000ec0 <__aeabi_fdiv+0x144>
 8000ebe:	3404      	adds	r4, #4
 8000ec0:	0123      	lsls	r3, r4, #4
 8000ec2:	d503      	bpl.n	8000ecc <__aeabi_fdiv+0x150>
 8000ec4:	0038      	movs	r0, r7
 8000ec6:	4b37      	ldr	r3, [pc, #220]	@ (8000fa4 <__aeabi_fdiv+0x228>)
 8000ec8:	3080      	adds	r0, #128	@ 0x80
 8000eca:	401c      	ands	r4, r3
 8000ecc:	28fe      	cmp	r0, #254	@ 0xfe
 8000ece:	dcb6      	bgt.n	8000e3e <__aeabi_fdiv+0xc2>
 8000ed0:	01a4      	lsls	r4, r4, #6
 8000ed2:	0a64      	lsrs	r4, r4, #9
 8000ed4:	b2c0      	uxtb	r0, r0
 8000ed6:	e7a9      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ed8:	2480      	movs	r4, #128	@ 0x80
 8000eda:	2200      	movs	r2, #0
 8000edc:	20ff      	movs	r0, #255	@ 0xff
 8000ede:	03e4      	lsls	r4, r4, #15
 8000ee0:	e7a4      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000ee2:	2380      	movs	r3, #128	@ 0x80
 8000ee4:	03db      	lsls	r3, r3, #15
 8000ee6:	421d      	tst	r5, r3
 8000ee8:	d001      	beq.n	8000eee <__aeabi_fdiv+0x172>
 8000eea:	421c      	tst	r4, r3
 8000eec:	d00b      	beq.n	8000f06 <__aeabi_fdiv+0x18a>
 8000eee:	2480      	movs	r4, #128	@ 0x80
 8000ef0:	03e4      	lsls	r4, r4, #15
 8000ef2:	432c      	orrs	r4, r5
 8000ef4:	0264      	lsls	r4, r4, #9
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	20ff      	movs	r0, #255	@ 0xff
 8000efa:	0a64      	lsrs	r4, r4, #9
 8000efc:	e796      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000efe:	4646      	mov	r6, r8
 8000f00:	002c      	movs	r4, r5
 8000f02:	2380      	movs	r3, #128	@ 0x80
 8000f04:	03db      	lsls	r3, r3, #15
 8000f06:	431c      	orrs	r4, r3
 8000f08:	0264      	lsls	r4, r4, #9
 8000f0a:	0032      	movs	r2, r6
 8000f0c:	20ff      	movs	r0, #255	@ 0xff
 8000f0e:	0a64      	lsrs	r4, r4, #9
 8000f10:	e78c      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f12:	016d      	lsls	r5, r5, #5
 8000f14:	0160      	lsls	r0, r4, #5
 8000f16:	4285      	cmp	r5, r0
 8000f18:	d22d      	bcs.n	8000f76 <__aeabi_fdiv+0x1fa>
 8000f1a:	231b      	movs	r3, #27
 8000f1c:	2400      	movs	r4, #0
 8000f1e:	3f01      	subs	r7, #1
 8000f20:	2601      	movs	r6, #1
 8000f22:	0029      	movs	r1, r5
 8000f24:	0064      	lsls	r4, r4, #1
 8000f26:	006d      	lsls	r5, r5, #1
 8000f28:	2900      	cmp	r1, #0
 8000f2a:	db01      	blt.n	8000f30 <__aeabi_fdiv+0x1b4>
 8000f2c:	4285      	cmp	r5, r0
 8000f2e:	d301      	bcc.n	8000f34 <__aeabi_fdiv+0x1b8>
 8000f30:	1a2d      	subs	r5, r5, r0
 8000f32:	4334      	orrs	r4, r6
 8000f34:	3b01      	subs	r3, #1
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d1f3      	bne.n	8000f22 <__aeabi_fdiv+0x1a6>
 8000f3a:	1e6b      	subs	r3, r5, #1
 8000f3c:	419d      	sbcs	r5, r3
 8000f3e:	432c      	orrs	r4, r5
 8000f40:	e7b3      	b.n	8000eaa <__aeabi_fdiv+0x12e>
 8000f42:	2301      	movs	r3, #1
 8000f44:	1a1b      	subs	r3, r3, r0
 8000f46:	2b1b      	cmp	r3, #27
 8000f48:	dd00      	ble.n	8000f4c <__aeabi_fdiv+0x1d0>
 8000f4a:	e76d      	b.n	8000e28 <__aeabi_fdiv+0xac>
 8000f4c:	0021      	movs	r1, r4
 8000f4e:	379e      	adds	r7, #158	@ 0x9e
 8000f50:	40d9      	lsrs	r1, r3
 8000f52:	40bc      	lsls	r4, r7
 8000f54:	000b      	movs	r3, r1
 8000f56:	1e61      	subs	r1, r4, #1
 8000f58:	418c      	sbcs	r4, r1
 8000f5a:	4323      	orrs	r3, r4
 8000f5c:	0759      	lsls	r1, r3, #29
 8000f5e:	d004      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f60:	210f      	movs	r1, #15
 8000f62:	4019      	ands	r1, r3
 8000f64:	2904      	cmp	r1, #4
 8000f66:	d000      	beq.n	8000f6a <__aeabi_fdiv+0x1ee>
 8000f68:	3304      	adds	r3, #4
 8000f6a:	0159      	lsls	r1, r3, #5
 8000f6c:	d413      	bmi.n	8000f96 <__aeabi_fdiv+0x21a>
 8000f6e:	019b      	lsls	r3, r3, #6
 8000f70:	2000      	movs	r0, #0
 8000f72:	0a5c      	lsrs	r4, r3, #9
 8000f74:	e75a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f76:	231a      	movs	r3, #26
 8000f78:	2401      	movs	r4, #1
 8000f7a:	1a2d      	subs	r5, r5, r0
 8000f7c:	e7d0      	b.n	8000f20 <__aeabi_fdiv+0x1a4>
 8000f7e:	1e98      	subs	r0, r3, #2
 8000f80:	4243      	negs	r3, r0
 8000f82:	4158      	adcs	r0, r3
 8000f84:	4240      	negs	r0, r0
 8000f86:	0032      	movs	r2, r6
 8000f88:	2400      	movs	r4, #0
 8000f8a:	b2c0      	uxtb	r0, r0
 8000f8c:	e74e      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f8e:	4642      	mov	r2, r8
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	2400      	movs	r4, #0
 8000f94:	e74a      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f96:	2001      	movs	r0, #1
 8000f98:	2400      	movs	r4, #0
 8000f9a:	e747      	b.n	8000e2c <__aeabi_fdiv+0xb0>
 8000f9c:	080278cc 	.word	0x080278cc
 8000fa0:	0802790c 	.word	0x0802790c
 8000fa4:	f7ffffff 	.word	0xf7ffffff

08000fa8 <__eqsf2>:
 8000fa8:	b570      	push	{r4, r5, r6, lr}
 8000faa:	0042      	lsls	r2, r0, #1
 8000fac:	024e      	lsls	r6, r1, #9
 8000fae:	004c      	lsls	r4, r1, #1
 8000fb0:	0245      	lsls	r5, r0, #9
 8000fb2:	0a6d      	lsrs	r5, r5, #9
 8000fb4:	0e12      	lsrs	r2, r2, #24
 8000fb6:	0fc3      	lsrs	r3, r0, #31
 8000fb8:	0a76      	lsrs	r6, r6, #9
 8000fba:	0e24      	lsrs	r4, r4, #24
 8000fbc:	0fc9      	lsrs	r1, r1, #31
 8000fbe:	2aff      	cmp	r2, #255	@ 0xff
 8000fc0:	d010      	beq.n	8000fe4 <__eqsf2+0x3c>
 8000fc2:	2cff      	cmp	r4, #255	@ 0xff
 8000fc4:	d00c      	beq.n	8000fe0 <__eqsf2+0x38>
 8000fc6:	2001      	movs	r0, #1
 8000fc8:	42a2      	cmp	r2, r4
 8000fca:	d10a      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fcc:	42b5      	cmp	r5, r6
 8000fce:	d108      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd0:	428b      	cmp	r3, r1
 8000fd2:	d00f      	beq.n	8000ff4 <__eqsf2+0x4c>
 8000fd4:	2a00      	cmp	r2, #0
 8000fd6:	d104      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fd8:	0028      	movs	r0, r5
 8000fda:	1e43      	subs	r3, r0, #1
 8000fdc:	4198      	sbcs	r0, r3
 8000fde:	e000      	b.n	8000fe2 <__eqsf2+0x3a>
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	bd70      	pop	{r4, r5, r6, pc}
 8000fe4:	2001      	movs	r0, #1
 8000fe6:	2cff      	cmp	r4, #255	@ 0xff
 8000fe8:	d1fb      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fea:	4335      	orrs	r5, r6
 8000fec:	d1f9      	bne.n	8000fe2 <__eqsf2+0x3a>
 8000fee:	404b      	eors	r3, r1
 8000ff0:	0018      	movs	r0, r3
 8000ff2:	e7f6      	b.n	8000fe2 <__eqsf2+0x3a>
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	e7f4      	b.n	8000fe2 <__eqsf2+0x3a>

08000ff8 <__gesf2>:
 8000ff8:	b530      	push	{r4, r5, lr}
 8000ffa:	0042      	lsls	r2, r0, #1
 8000ffc:	0244      	lsls	r4, r0, #9
 8000ffe:	024d      	lsls	r5, r1, #9
 8001000:	0fc3      	lsrs	r3, r0, #31
 8001002:	0048      	lsls	r0, r1, #1
 8001004:	0a64      	lsrs	r4, r4, #9
 8001006:	0e12      	lsrs	r2, r2, #24
 8001008:	0a6d      	lsrs	r5, r5, #9
 800100a:	0e00      	lsrs	r0, r0, #24
 800100c:	0fc9      	lsrs	r1, r1, #31
 800100e:	2aff      	cmp	r2, #255	@ 0xff
 8001010:	d018      	beq.n	8001044 <__gesf2+0x4c>
 8001012:	28ff      	cmp	r0, #255	@ 0xff
 8001014:	d00a      	beq.n	800102c <__gesf2+0x34>
 8001016:	2a00      	cmp	r2, #0
 8001018:	d11e      	bne.n	8001058 <__gesf2+0x60>
 800101a:	2800      	cmp	r0, #0
 800101c:	d10a      	bne.n	8001034 <__gesf2+0x3c>
 800101e:	2d00      	cmp	r5, #0
 8001020:	d029      	beq.n	8001076 <__gesf2+0x7e>
 8001022:	2c00      	cmp	r4, #0
 8001024:	d12d      	bne.n	8001082 <__gesf2+0x8a>
 8001026:	0048      	lsls	r0, r1, #1
 8001028:	3801      	subs	r0, #1
 800102a:	bd30      	pop	{r4, r5, pc}
 800102c:	2d00      	cmp	r5, #0
 800102e:	d125      	bne.n	800107c <__gesf2+0x84>
 8001030:	2a00      	cmp	r2, #0
 8001032:	d101      	bne.n	8001038 <__gesf2+0x40>
 8001034:	2c00      	cmp	r4, #0
 8001036:	d0f6      	beq.n	8001026 <__gesf2+0x2e>
 8001038:	428b      	cmp	r3, r1
 800103a:	d019      	beq.n	8001070 <__gesf2+0x78>
 800103c:	2001      	movs	r0, #1
 800103e:	425b      	negs	r3, r3
 8001040:	4318      	orrs	r0, r3
 8001042:	e7f2      	b.n	800102a <__gesf2+0x32>
 8001044:	2c00      	cmp	r4, #0
 8001046:	d119      	bne.n	800107c <__gesf2+0x84>
 8001048:	28ff      	cmp	r0, #255	@ 0xff
 800104a:	d1f7      	bne.n	800103c <__gesf2+0x44>
 800104c:	2d00      	cmp	r5, #0
 800104e:	d115      	bne.n	800107c <__gesf2+0x84>
 8001050:	2000      	movs	r0, #0
 8001052:	428b      	cmp	r3, r1
 8001054:	d1f2      	bne.n	800103c <__gesf2+0x44>
 8001056:	e7e8      	b.n	800102a <__gesf2+0x32>
 8001058:	2800      	cmp	r0, #0
 800105a:	d0ef      	beq.n	800103c <__gesf2+0x44>
 800105c:	428b      	cmp	r3, r1
 800105e:	d1ed      	bne.n	800103c <__gesf2+0x44>
 8001060:	4282      	cmp	r2, r0
 8001062:	dceb      	bgt.n	800103c <__gesf2+0x44>
 8001064:	db04      	blt.n	8001070 <__gesf2+0x78>
 8001066:	42ac      	cmp	r4, r5
 8001068:	d8e8      	bhi.n	800103c <__gesf2+0x44>
 800106a:	2000      	movs	r0, #0
 800106c:	42ac      	cmp	r4, r5
 800106e:	d2dc      	bcs.n	800102a <__gesf2+0x32>
 8001070:	0058      	lsls	r0, r3, #1
 8001072:	3801      	subs	r0, #1
 8001074:	e7d9      	b.n	800102a <__gesf2+0x32>
 8001076:	2c00      	cmp	r4, #0
 8001078:	d0d7      	beq.n	800102a <__gesf2+0x32>
 800107a:	e7df      	b.n	800103c <__gesf2+0x44>
 800107c:	2002      	movs	r0, #2
 800107e:	4240      	negs	r0, r0
 8001080:	e7d3      	b.n	800102a <__gesf2+0x32>
 8001082:	428b      	cmp	r3, r1
 8001084:	d1da      	bne.n	800103c <__gesf2+0x44>
 8001086:	e7ee      	b.n	8001066 <__gesf2+0x6e>

08001088 <__lesf2>:
 8001088:	b530      	push	{r4, r5, lr}
 800108a:	0042      	lsls	r2, r0, #1
 800108c:	0244      	lsls	r4, r0, #9
 800108e:	024d      	lsls	r5, r1, #9
 8001090:	0fc3      	lsrs	r3, r0, #31
 8001092:	0048      	lsls	r0, r1, #1
 8001094:	0a64      	lsrs	r4, r4, #9
 8001096:	0e12      	lsrs	r2, r2, #24
 8001098:	0a6d      	lsrs	r5, r5, #9
 800109a:	0e00      	lsrs	r0, r0, #24
 800109c:	0fc9      	lsrs	r1, r1, #31
 800109e:	2aff      	cmp	r2, #255	@ 0xff
 80010a0:	d017      	beq.n	80010d2 <__lesf2+0x4a>
 80010a2:	28ff      	cmp	r0, #255	@ 0xff
 80010a4:	d00a      	beq.n	80010bc <__lesf2+0x34>
 80010a6:	2a00      	cmp	r2, #0
 80010a8:	d11b      	bne.n	80010e2 <__lesf2+0x5a>
 80010aa:	2800      	cmp	r0, #0
 80010ac:	d10a      	bne.n	80010c4 <__lesf2+0x3c>
 80010ae:	2d00      	cmp	r5, #0
 80010b0:	d01d      	beq.n	80010ee <__lesf2+0x66>
 80010b2:	2c00      	cmp	r4, #0
 80010b4:	d12d      	bne.n	8001112 <__lesf2+0x8a>
 80010b6:	0048      	lsls	r0, r1, #1
 80010b8:	3801      	subs	r0, #1
 80010ba:	e011      	b.n	80010e0 <__lesf2+0x58>
 80010bc:	2d00      	cmp	r5, #0
 80010be:	d10e      	bne.n	80010de <__lesf2+0x56>
 80010c0:	2a00      	cmp	r2, #0
 80010c2:	d101      	bne.n	80010c8 <__lesf2+0x40>
 80010c4:	2c00      	cmp	r4, #0
 80010c6:	d0f6      	beq.n	80010b6 <__lesf2+0x2e>
 80010c8:	428b      	cmp	r3, r1
 80010ca:	d10c      	bne.n	80010e6 <__lesf2+0x5e>
 80010cc:	0058      	lsls	r0, r3, #1
 80010ce:	3801      	subs	r0, #1
 80010d0:	e006      	b.n	80010e0 <__lesf2+0x58>
 80010d2:	2c00      	cmp	r4, #0
 80010d4:	d103      	bne.n	80010de <__lesf2+0x56>
 80010d6:	28ff      	cmp	r0, #255	@ 0xff
 80010d8:	d105      	bne.n	80010e6 <__lesf2+0x5e>
 80010da:	2d00      	cmp	r5, #0
 80010dc:	d015      	beq.n	800110a <__lesf2+0x82>
 80010de:	2002      	movs	r0, #2
 80010e0:	bd30      	pop	{r4, r5, pc}
 80010e2:	2800      	cmp	r0, #0
 80010e4:	d106      	bne.n	80010f4 <__lesf2+0x6c>
 80010e6:	2001      	movs	r0, #1
 80010e8:	425b      	negs	r3, r3
 80010ea:	4318      	orrs	r0, r3
 80010ec:	e7f8      	b.n	80010e0 <__lesf2+0x58>
 80010ee:	2c00      	cmp	r4, #0
 80010f0:	d0f6      	beq.n	80010e0 <__lesf2+0x58>
 80010f2:	e7f8      	b.n	80010e6 <__lesf2+0x5e>
 80010f4:	428b      	cmp	r3, r1
 80010f6:	d1f6      	bne.n	80010e6 <__lesf2+0x5e>
 80010f8:	4282      	cmp	r2, r0
 80010fa:	dcf4      	bgt.n	80010e6 <__lesf2+0x5e>
 80010fc:	dbe6      	blt.n	80010cc <__lesf2+0x44>
 80010fe:	42ac      	cmp	r4, r5
 8001100:	d8f1      	bhi.n	80010e6 <__lesf2+0x5e>
 8001102:	2000      	movs	r0, #0
 8001104:	42ac      	cmp	r4, r5
 8001106:	d2eb      	bcs.n	80010e0 <__lesf2+0x58>
 8001108:	e7e0      	b.n	80010cc <__lesf2+0x44>
 800110a:	2000      	movs	r0, #0
 800110c:	428b      	cmp	r3, r1
 800110e:	d1ea      	bne.n	80010e6 <__lesf2+0x5e>
 8001110:	e7e6      	b.n	80010e0 <__lesf2+0x58>
 8001112:	428b      	cmp	r3, r1
 8001114:	d1e7      	bne.n	80010e6 <__lesf2+0x5e>
 8001116:	e7f2      	b.n	80010fe <__lesf2+0x76>

08001118 <__aeabi_fmul>:
 8001118:	b5f0      	push	{r4, r5, r6, r7, lr}
 800111a:	464f      	mov	r7, r9
 800111c:	4646      	mov	r6, r8
 800111e:	46d6      	mov	lr, sl
 8001120:	0044      	lsls	r4, r0, #1
 8001122:	b5c0      	push	{r6, r7, lr}
 8001124:	0246      	lsls	r6, r0, #9
 8001126:	1c0f      	adds	r7, r1, #0
 8001128:	0a76      	lsrs	r6, r6, #9
 800112a:	0e24      	lsrs	r4, r4, #24
 800112c:	0fc5      	lsrs	r5, r0, #31
 800112e:	2c00      	cmp	r4, #0
 8001130:	d100      	bne.n	8001134 <__aeabi_fmul+0x1c>
 8001132:	e0da      	b.n	80012ea <__aeabi_fmul+0x1d2>
 8001134:	2cff      	cmp	r4, #255	@ 0xff
 8001136:	d074      	beq.n	8001222 <__aeabi_fmul+0x10a>
 8001138:	2380      	movs	r3, #128	@ 0x80
 800113a:	00f6      	lsls	r6, r6, #3
 800113c:	04db      	lsls	r3, r3, #19
 800113e:	431e      	orrs	r6, r3
 8001140:	2300      	movs	r3, #0
 8001142:	4699      	mov	r9, r3
 8001144:	469a      	mov	sl, r3
 8001146:	3c7f      	subs	r4, #127	@ 0x7f
 8001148:	027b      	lsls	r3, r7, #9
 800114a:	0a5b      	lsrs	r3, r3, #9
 800114c:	4698      	mov	r8, r3
 800114e:	007b      	lsls	r3, r7, #1
 8001150:	0e1b      	lsrs	r3, r3, #24
 8001152:	0fff      	lsrs	r7, r7, #31
 8001154:	2b00      	cmp	r3, #0
 8001156:	d074      	beq.n	8001242 <__aeabi_fmul+0x12a>
 8001158:	2bff      	cmp	r3, #255	@ 0xff
 800115a:	d100      	bne.n	800115e <__aeabi_fmul+0x46>
 800115c:	e08e      	b.n	800127c <__aeabi_fmul+0x164>
 800115e:	4642      	mov	r2, r8
 8001160:	2180      	movs	r1, #128	@ 0x80
 8001162:	00d2      	lsls	r2, r2, #3
 8001164:	04c9      	lsls	r1, r1, #19
 8001166:	4311      	orrs	r1, r2
 8001168:	3b7f      	subs	r3, #127	@ 0x7f
 800116a:	002a      	movs	r2, r5
 800116c:	18e4      	adds	r4, r4, r3
 800116e:	464b      	mov	r3, r9
 8001170:	407a      	eors	r2, r7
 8001172:	4688      	mov	r8, r1
 8001174:	b2d2      	uxtb	r2, r2
 8001176:	2b0a      	cmp	r3, #10
 8001178:	dc75      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 800117a:	464b      	mov	r3, r9
 800117c:	2000      	movs	r0, #0
 800117e:	2b02      	cmp	r3, #2
 8001180:	dd0f      	ble.n	80011a2 <__aeabi_fmul+0x8a>
 8001182:	4649      	mov	r1, r9
 8001184:	2301      	movs	r3, #1
 8001186:	408b      	lsls	r3, r1
 8001188:	21a6      	movs	r1, #166	@ 0xa6
 800118a:	00c9      	lsls	r1, r1, #3
 800118c:	420b      	tst	r3, r1
 800118e:	d169      	bne.n	8001264 <__aeabi_fmul+0x14c>
 8001190:	2190      	movs	r1, #144	@ 0x90
 8001192:	0089      	lsls	r1, r1, #2
 8001194:	420b      	tst	r3, r1
 8001196:	d000      	beq.n	800119a <__aeabi_fmul+0x82>
 8001198:	e100      	b.n	800139c <__aeabi_fmul+0x284>
 800119a:	2188      	movs	r1, #136	@ 0x88
 800119c:	4219      	tst	r1, r3
 800119e:	d000      	beq.n	80011a2 <__aeabi_fmul+0x8a>
 80011a0:	e0f5      	b.n	800138e <__aeabi_fmul+0x276>
 80011a2:	4641      	mov	r1, r8
 80011a4:	0409      	lsls	r1, r1, #16
 80011a6:	0c09      	lsrs	r1, r1, #16
 80011a8:	4643      	mov	r3, r8
 80011aa:	0008      	movs	r0, r1
 80011ac:	0c35      	lsrs	r5, r6, #16
 80011ae:	0436      	lsls	r6, r6, #16
 80011b0:	0c1b      	lsrs	r3, r3, #16
 80011b2:	0c36      	lsrs	r6, r6, #16
 80011b4:	4370      	muls	r0, r6
 80011b6:	4369      	muls	r1, r5
 80011b8:	435e      	muls	r6, r3
 80011ba:	435d      	muls	r5, r3
 80011bc:	1876      	adds	r6, r6, r1
 80011be:	0c03      	lsrs	r3, r0, #16
 80011c0:	199b      	adds	r3, r3, r6
 80011c2:	4299      	cmp	r1, r3
 80011c4:	d903      	bls.n	80011ce <__aeabi_fmul+0xb6>
 80011c6:	2180      	movs	r1, #128	@ 0x80
 80011c8:	0249      	lsls	r1, r1, #9
 80011ca:	468c      	mov	ip, r1
 80011cc:	4465      	add	r5, ip
 80011ce:	0400      	lsls	r0, r0, #16
 80011d0:	0419      	lsls	r1, r3, #16
 80011d2:	0c00      	lsrs	r0, r0, #16
 80011d4:	1809      	adds	r1, r1, r0
 80011d6:	018e      	lsls	r6, r1, #6
 80011d8:	1e70      	subs	r0, r6, #1
 80011da:	4186      	sbcs	r6, r0
 80011dc:	0c1b      	lsrs	r3, r3, #16
 80011de:	0e89      	lsrs	r1, r1, #26
 80011e0:	195b      	adds	r3, r3, r5
 80011e2:	430e      	orrs	r6, r1
 80011e4:	019b      	lsls	r3, r3, #6
 80011e6:	431e      	orrs	r6, r3
 80011e8:	011b      	lsls	r3, r3, #4
 80011ea:	d46c      	bmi.n	80012c6 <__aeabi_fmul+0x1ae>
 80011ec:	0023      	movs	r3, r4
 80011ee:	337f      	adds	r3, #127	@ 0x7f
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	dc00      	bgt.n	80011f6 <__aeabi_fmul+0xde>
 80011f4:	e0b1      	b.n	800135a <__aeabi_fmul+0x242>
 80011f6:	0015      	movs	r5, r2
 80011f8:	0771      	lsls	r1, r6, #29
 80011fa:	d00b      	beq.n	8001214 <__aeabi_fmul+0xfc>
 80011fc:	200f      	movs	r0, #15
 80011fe:	0021      	movs	r1, r4
 8001200:	4030      	ands	r0, r6
 8001202:	2804      	cmp	r0, #4
 8001204:	d006      	beq.n	8001214 <__aeabi_fmul+0xfc>
 8001206:	3604      	adds	r6, #4
 8001208:	0132      	lsls	r2, r6, #4
 800120a:	d503      	bpl.n	8001214 <__aeabi_fmul+0xfc>
 800120c:	4b6e      	ldr	r3, [pc, #440]	@ (80013c8 <__aeabi_fmul+0x2b0>)
 800120e:	401e      	ands	r6, r3
 8001210:	000b      	movs	r3, r1
 8001212:	3380      	adds	r3, #128	@ 0x80
 8001214:	2bfe      	cmp	r3, #254	@ 0xfe
 8001216:	dd00      	ble.n	800121a <__aeabi_fmul+0x102>
 8001218:	e0bd      	b.n	8001396 <__aeabi_fmul+0x27e>
 800121a:	01b2      	lsls	r2, r6, #6
 800121c:	0a52      	lsrs	r2, r2, #9
 800121e:	b2db      	uxtb	r3, r3
 8001220:	e048      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001222:	2e00      	cmp	r6, #0
 8001224:	d000      	beq.n	8001228 <__aeabi_fmul+0x110>
 8001226:	e092      	b.n	800134e <__aeabi_fmul+0x236>
 8001228:	2308      	movs	r3, #8
 800122a:	4699      	mov	r9, r3
 800122c:	3b06      	subs	r3, #6
 800122e:	469a      	mov	sl, r3
 8001230:	027b      	lsls	r3, r7, #9
 8001232:	0a5b      	lsrs	r3, r3, #9
 8001234:	4698      	mov	r8, r3
 8001236:	007b      	lsls	r3, r7, #1
 8001238:	24ff      	movs	r4, #255	@ 0xff
 800123a:	0e1b      	lsrs	r3, r3, #24
 800123c:	0fff      	lsrs	r7, r7, #31
 800123e:	2b00      	cmp	r3, #0
 8001240:	d18a      	bne.n	8001158 <__aeabi_fmul+0x40>
 8001242:	4642      	mov	r2, r8
 8001244:	2a00      	cmp	r2, #0
 8001246:	d164      	bne.n	8001312 <__aeabi_fmul+0x1fa>
 8001248:	4649      	mov	r1, r9
 800124a:	3201      	adds	r2, #1
 800124c:	4311      	orrs	r1, r2
 800124e:	4689      	mov	r9, r1
 8001250:	290a      	cmp	r1, #10
 8001252:	dc08      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001254:	407d      	eors	r5, r7
 8001256:	2001      	movs	r0, #1
 8001258:	b2ea      	uxtb	r2, r5
 800125a:	2902      	cmp	r1, #2
 800125c:	dc91      	bgt.n	8001182 <__aeabi_fmul+0x6a>
 800125e:	0015      	movs	r5, r2
 8001260:	2200      	movs	r2, #0
 8001262:	e027      	b.n	80012b4 <__aeabi_fmul+0x19c>
 8001264:	0015      	movs	r5, r2
 8001266:	4653      	mov	r3, sl
 8001268:	2b02      	cmp	r3, #2
 800126a:	d100      	bne.n	800126e <__aeabi_fmul+0x156>
 800126c:	e093      	b.n	8001396 <__aeabi_fmul+0x27e>
 800126e:	2b03      	cmp	r3, #3
 8001270:	d01a      	beq.n	80012a8 <__aeabi_fmul+0x190>
 8001272:	2b01      	cmp	r3, #1
 8001274:	d12c      	bne.n	80012d0 <__aeabi_fmul+0x1b8>
 8001276:	2300      	movs	r3, #0
 8001278:	2200      	movs	r2, #0
 800127a:	e01b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800127c:	4643      	mov	r3, r8
 800127e:	34ff      	adds	r4, #255	@ 0xff
 8001280:	2b00      	cmp	r3, #0
 8001282:	d055      	beq.n	8001330 <__aeabi_fmul+0x218>
 8001284:	2103      	movs	r1, #3
 8001286:	464b      	mov	r3, r9
 8001288:	430b      	orrs	r3, r1
 800128a:	0019      	movs	r1, r3
 800128c:	2b0a      	cmp	r3, #10
 800128e:	dc00      	bgt.n	8001292 <__aeabi_fmul+0x17a>
 8001290:	e092      	b.n	80013b8 <__aeabi_fmul+0x2a0>
 8001292:	2b0f      	cmp	r3, #15
 8001294:	d000      	beq.n	8001298 <__aeabi_fmul+0x180>
 8001296:	e08c      	b.n	80013b2 <__aeabi_fmul+0x29a>
 8001298:	2280      	movs	r2, #128	@ 0x80
 800129a:	03d2      	lsls	r2, r2, #15
 800129c:	4216      	tst	r6, r2
 800129e:	d003      	beq.n	80012a8 <__aeabi_fmul+0x190>
 80012a0:	4643      	mov	r3, r8
 80012a2:	4213      	tst	r3, r2
 80012a4:	d100      	bne.n	80012a8 <__aeabi_fmul+0x190>
 80012a6:	e07d      	b.n	80013a4 <__aeabi_fmul+0x28c>
 80012a8:	2280      	movs	r2, #128	@ 0x80
 80012aa:	03d2      	lsls	r2, r2, #15
 80012ac:	4332      	orrs	r2, r6
 80012ae:	0252      	lsls	r2, r2, #9
 80012b0:	0a52      	lsrs	r2, r2, #9
 80012b2:	23ff      	movs	r3, #255	@ 0xff
 80012b4:	05d8      	lsls	r0, r3, #23
 80012b6:	07ed      	lsls	r5, r5, #31
 80012b8:	4310      	orrs	r0, r2
 80012ba:	4328      	orrs	r0, r5
 80012bc:	bce0      	pop	{r5, r6, r7}
 80012be:	46ba      	mov	sl, r7
 80012c0:	46b1      	mov	r9, r6
 80012c2:	46a8      	mov	r8, r5
 80012c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80012c6:	2301      	movs	r3, #1
 80012c8:	0015      	movs	r5, r2
 80012ca:	0871      	lsrs	r1, r6, #1
 80012cc:	401e      	ands	r6, r3
 80012ce:	430e      	orrs	r6, r1
 80012d0:	0023      	movs	r3, r4
 80012d2:	3380      	adds	r3, #128	@ 0x80
 80012d4:	1c61      	adds	r1, r4, #1
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	dd41      	ble.n	800135e <__aeabi_fmul+0x246>
 80012da:	0772      	lsls	r2, r6, #29
 80012dc:	d094      	beq.n	8001208 <__aeabi_fmul+0xf0>
 80012de:	220f      	movs	r2, #15
 80012e0:	4032      	ands	r2, r6
 80012e2:	2a04      	cmp	r2, #4
 80012e4:	d000      	beq.n	80012e8 <__aeabi_fmul+0x1d0>
 80012e6:	e78e      	b.n	8001206 <__aeabi_fmul+0xee>
 80012e8:	e78e      	b.n	8001208 <__aeabi_fmul+0xf0>
 80012ea:	2e00      	cmp	r6, #0
 80012ec:	d105      	bne.n	80012fa <__aeabi_fmul+0x1e2>
 80012ee:	2304      	movs	r3, #4
 80012f0:	4699      	mov	r9, r3
 80012f2:	3b03      	subs	r3, #3
 80012f4:	2400      	movs	r4, #0
 80012f6:	469a      	mov	sl, r3
 80012f8:	e726      	b.n	8001148 <__aeabi_fmul+0x30>
 80012fa:	0030      	movs	r0, r6
 80012fc:	f7ff f918 	bl	8000530 <__clzsi2>
 8001300:	2476      	movs	r4, #118	@ 0x76
 8001302:	1f43      	subs	r3, r0, #5
 8001304:	409e      	lsls	r6, r3
 8001306:	2300      	movs	r3, #0
 8001308:	4264      	negs	r4, r4
 800130a:	4699      	mov	r9, r3
 800130c:	469a      	mov	sl, r3
 800130e:	1a24      	subs	r4, r4, r0
 8001310:	e71a      	b.n	8001148 <__aeabi_fmul+0x30>
 8001312:	4640      	mov	r0, r8
 8001314:	f7ff f90c 	bl	8000530 <__clzsi2>
 8001318:	464b      	mov	r3, r9
 800131a:	1a24      	subs	r4, r4, r0
 800131c:	3c76      	subs	r4, #118	@ 0x76
 800131e:	2b0a      	cmp	r3, #10
 8001320:	dca1      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001322:	4643      	mov	r3, r8
 8001324:	3805      	subs	r0, #5
 8001326:	4083      	lsls	r3, r0
 8001328:	407d      	eors	r5, r7
 800132a:	4698      	mov	r8, r3
 800132c:	b2ea      	uxtb	r2, r5
 800132e:	e724      	b.n	800117a <__aeabi_fmul+0x62>
 8001330:	464a      	mov	r2, r9
 8001332:	3302      	adds	r3, #2
 8001334:	4313      	orrs	r3, r2
 8001336:	002a      	movs	r2, r5
 8001338:	407a      	eors	r2, r7
 800133a:	b2d2      	uxtb	r2, r2
 800133c:	2b0a      	cmp	r3, #10
 800133e:	dc92      	bgt.n	8001266 <__aeabi_fmul+0x14e>
 8001340:	4649      	mov	r1, r9
 8001342:	0015      	movs	r5, r2
 8001344:	2900      	cmp	r1, #0
 8001346:	d026      	beq.n	8001396 <__aeabi_fmul+0x27e>
 8001348:	4699      	mov	r9, r3
 800134a:	2002      	movs	r0, #2
 800134c:	e719      	b.n	8001182 <__aeabi_fmul+0x6a>
 800134e:	230c      	movs	r3, #12
 8001350:	4699      	mov	r9, r3
 8001352:	3b09      	subs	r3, #9
 8001354:	24ff      	movs	r4, #255	@ 0xff
 8001356:	469a      	mov	sl, r3
 8001358:	e6f6      	b.n	8001148 <__aeabi_fmul+0x30>
 800135a:	0015      	movs	r5, r2
 800135c:	0021      	movs	r1, r4
 800135e:	2201      	movs	r2, #1
 8001360:	1ad3      	subs	r3, r2, r3
 8001362:	2b1b      	cmp	r3, #27
 8001364:	dd00      	ble.n	8001368 <__aeabi_fmul+0x250>
 8001366:	e786      	b.n	8001276 <__aeabi_fmul+0x15e>
 8001368:	319e      	adds	r1, #158	@ 0x9e
 800136a:	0032      	movs	r2, r6
 800136c:	408e      	lsls	r6, r1
 800136e:	40da      	lsrs	r2, r3
 8001370:	1e73      	subs	r3, r6, #1
 8001372:	419e      	sbcs	r6, r3
 8001374:	4332      	orrs	r2, r6
 8001376:	0753      	lsls	r3, r2, #29
 8001378:	d004      	beq.n	8001384 <__aeabi_fmul+0x26c>
 800137a:	230f      	movs	r3, #15
 800137c:	4013      	ands	r3, r2
 800137e:	2b04      	cmp	r3, #4
 8001380:	d000      	beq.n	8001384 <__aeabi_fmul+0x26c>
 8001382:	3204      	adds	r2, #4
 8001384:	0153      	lsls	r3, r2, #5
 8001386:	d510      	bpl.n	80013aa <__aeabi_fmul+0x292>
 8001388:	2301      	movs	r3, #1
 800138a:	2200      	movs	r2, #0
 800138c:	e792      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800138e:	003d      	movs	r5, r7
 8001390:	4646      	mov	r6, r8
 8001392:	4682      	mov	sl, r0
 8001394:	e767      	b.n	8001266 <__aeabi_fmul+0x14e>
 8001396:	23ff      	movs	r3, #255	@ 0xff
 8001398:	2200      	movs	r2, #0
 800139a:	e78b      	b.n	80012b4 <__aeabi_fmul+0x19c>
 800139c:	2280      	movs	r2, #128	@ 0x80
 800139e:	2500      	movs	r5, #0
 80013a0:	03d2      	lsls	r2, r2, #15
 80013a2:	e786      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013a4:	003d      	movs	r5, r7
 80013a6:	431a      	orrs	r2, r3
 80013a8:	e783      	b.n	80012b2 <__aeabi_fmul+0x19a>
 80013aa:	0192      	lsls	r2, r2, #6
 80013ac:	2300      	movs	r3, #0
 80013ae:	0a52      	lsrs	r2, r2, #9
 80013b0:	e780      	b.n	80012b4 <__aeabi_fmul+0x19c>
 80013b2:	003d      	movs	r5, r7
 80013b4:	4646      	mov	r6, r8
 80013b6:	e777      	b.n	80012a8 <__aeabi_fmul+0x190>
 80013b8:	002a      	movs	r2, r5
 80013ba:	2301      	movs	r3, #1
 80013bc:	407a      	eors	r2, r7
 80013be:	408b      	lsls	r3, r1
 80013c0:	2003      	movs	r0, #3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	e6e9      	b.n	800119a <__aeabi_fmul+0x82>
 80013c6:	46c0      	nop			@ (mov r8, r8)
 80013c8:	f7ffffff 	.word	0xf7ffffff

080013cc <__aeabi_fsub>:
 80013cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80013ce:	4647      	mov	r7, r8
 80013d0:	46ce      	mov	lr, r9
 80013d2:	0243      	lsls	r3, r0, #9
 80013d4:	b580      	push	{r7, lr}
 80013d6:	0a5f      	lsrs	r7, r3, #9
 80013d8:	099b      	lsrs	r3, r3, #6
 80013da:	0045      	lsls	r5, r0, #1
 80013dc:	004a      	lsls	r2, r1, #1
 80013de:	469c      	mov	ip, r3
 80013e0:	024b      	lsls	r3, r1, #9
 80013e2:	0fc4      	lsrs	r4, r0, #31
 80013e4:	0fce      	lsrs	r6, r1, #31
 80013e6:	0e2d      	lsrs	r5, r5, #24
 80013e8:	0a58      	lsrs	r0, r3, #9
 80013ea:	0e12      	lsrs	r2, r2, #24
 80013ec:	0999      	lsrs	r1, r3, #6
 80013ee:	2aff      	cmp	r2, #255	@ 0xff
 80013f0:	d06b      	beq.n	80014ca <__aeabi_fsub+0xfe>
 80013f2:	2301      	movs	r3, #1
 80013f4:	405e      	eors	r6, r3
 80013f6:	1aab      	subs	r3, r5, r2
 80013f8:	42b4      	cmp	r4, r6
 80013fa:	d04b      	beq.n	8001494 <__aeabi_fsub+0xc8>
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	dc00      	bgt.n	8001402 <__aeabi_fsub+0x36>
 8001400:	e0ff      	b.n	8001602 <__aeabi_fsub+0x236>
 8001402:	2a00      	cmp	r2, #0
 8001404:	d100      	bne.n	8001408 <__aeabi_fsub+0x3c>
 8001406:	e088      	b.n	800151a <__aeabi_fsub+0x14e>
 8001408:	2dff      	cmp	r5, #255	@ 0xff
 800140a:	d100      	bne.n	800140e <__aeabi_fsub+0x42>
 800140c:	e0ef      	b.n	80015ee <__aeabi_fsub+0x222>
 800140e:	2280      	movs	r2, #128	@ 0x80
 8001410:	04d2      	lsls	r2, r2, #19
 8001412:	4311      	orrs	r1, r2
 8001414:	2001      	movs	r0, #1
 8001416:	2b1b      	cmp	r3, #27
 8001418:	dc08      	bgt.n	800142c <__aeabi_fsub+0x60>
 800141a:	0008      	movs	r0, r1
 800141c:	2220      	movs	r2, #32
 800141e:	40d8      	lsrs	r0, r3
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	4099      	lsls	r1, r3
 8001424:	000b      	movs	r3, r1
 8001426:	1e5a      	subs	r2, r3, #1
 8001428:	4193      	sbcs	r3, r2
 800142a:	4318      	orrs	r0, r3
 800142c:	4663      	mov	r3, ip
 800142e:	1a1b      	subs	r3, r3, r0
 8001430:	469c      	mov	ip, r3
 8001432:	4663      	mov	r3, ip
 8001434:	015b      	lsls	r3, r3, #5
 8001436:	d400      	bmi.n	800143a <__aeabi_fsub+0x6e>
 8001438:	e0cd      	b.n	80015d6 <__aeabi_fsub+0x20a>
 800143a:	4663      	mov	r3, ip
 800143c:	019f      	lsls	r7, r3, #6
 800143e:	09bf      	lsrs	r7, r7, #6
 8001440:	0038      	movs	r0, r7
 8001442:	f7ff f875 	bl	8000530 <__clzsi2>
 8001446:	003b      	movs	r3, r7
 8001448:	3805      	subs	r0, #5
 800144a:	4083      	lsls	r3, r0
 800144c:	4285      	cmp	r5, r0
 800144e:	dc00      	bgt.n	8001452 <__aeabi_fsub+0x86>
 8001450:	e0a2      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001452:	4ab7      	ldr	r2, [pc, #732]	@ (8001730 <__aeabi_fsub+0x364>)
 8001454:	1a2d      	subs	r5, r5, r0
 8001456:	401a      	ands	r2, r3
 8001458:	4694      	mov	ip, r2
 800145a:	075a      	lsls	r2, r3, #29
 800145c:	d100      	bne.n	8001460 <__aeabi_fsub+0x94>
 800145e:	e0c3      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001460:	220f      	movs	r2, #15
 8001462:	4013      	ands	r3, r2
 8001464:	2b04      	cmp	r3, #4
 8001466:	d100      	bne.n	800146a <__aeabi_fsub+0x9e>
 8001468:	e0be      	b.n	80015e8 <__aeabi_fsub+0x21c>
 800146a:	2304      	movs	r3, #4
 800146c:	4698      	mov	r8, r3
 800146e:	44c4      	add	ip, r8
 8001470:	4663      	mov	r3, ip
 8001472:	015b      	lsls	r3, r3, #5
 8001474:	d400      	bmi.n	8001478 <__aeabi_fsub+0xac>
 8001476:	e0b7      	b.n	80015e8 <__aeabi_fsub+0x21c>
 8001478:	1c68      	adds	r0, r5, #1
 800147a:	2dfe      	cmp	r5, #254	@ 0xfe
 800147c:	d000      	beq.n	8001480 <__aeabi_fsub+0xb4>
 800147e:	e0a5      	b.n	80015cc <__aeabi_fsub+0x200>
 8001480:	20ff      	movs	r0, #255	@ 0xff
 8001482:	2200      	movs	r2, #0
 8001484:	05c0      	lsls	r0, r0, #23
 8001486:	4310      	orrs	r0, r2
 8001488:	07e4      	lsls	r4, r4, #31
 800148a:	4320      	orrs	r0, r4
 800148c:	bcc0      	pop	{r6, r7}
 800148e:	46b9      	mov	r9, r7
 8001490:	46b0      	mov	r8, r6
 8001492:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001494:	2b00      	cmp	r3, #0
 8001496:	dc00      	bgt.n	800149a <__aeabi_fsub+0xce>
 8001498:	e1eb      	b.n	8001872 <__aeabi_fsub+0x4a6>
 800149a:	2a00      	cmp	r2, #0
 800149c:	d046      	beq.n	800152c <__aeabi_fsub+0x160>
 800149e:	2dff      	cmp	r5, #255	@ 0xff
 80014a0:	d100      	bne.n	80014a4 <__aeabi_fsub+0xd8>
 80014a2:	e0a4      	b.n	80015ee <__aeabi_fsub+0x222>
 80014a4:	2280      	movs	r2, #128	@ 0x80
 80014a6:	04d2      	lsls	r2, r2, #19
 80014a8:	4311      	orrs	r1, r2
 80014aa:	2b1b      	cmp	r3, #27
 80014ac:	dc00      	bgt.n	80014b0 <__aeabi_fsub+0xe4>
 80014ae:	e0fb      	b.n	80016a8 <__aeabi_fsub+0x2dc>
 80014b0:	2305      	movs	r3, #5
 80014b2:	4698      	mov	r8, r3
 80014b4:	002b      	movs	r3, r5
 80014b6:	44c4      	add	ip, r8
 80014b8:	4662      	mov	r2, ip
 80014ba:	08d7      	lsrs	r7, r2, #3
 80014bc:	2bff      	cmp	r3, #255	@ 0xff
 80014be:	d100      	bne.n	80014c2 <__aeabi_fsub+0xf6>
 80014c0:	e095      	b.n	80015ee <__aeabi_fsub+0x222>
 80014c2:	027a      	lsls	r2, r7, #9
 80014c4:	0a52      	lsrs	r2, r2, #9
 80014c6:	b2d8      	uxtb	r0, r3
 80014c8:	e7dc      	b.n	8001484 <__aeabi_fsub+0xb8>
 80014ca:	002b      	movs	r3, r5
 80014cc:	3bff      	subs	r3, #255	@ 0xff
 80014ce:	4699      	mov	r9, r3
 80014d0:	2900      	cmp	r1, #0
 80014d2:	d118      	bne.n	8001506 <__aeabi_fsub+0x13a>
 80014d4:	2301      	movs	r3, #1
 80014d6:	405e      	eors	r6, r3
 80014d8:	42b4      	cmp	r4, r6
 80014da:	d100      	bne.n	80014de <__aeabi_fsub+0x112>
 80014dc:	e0ca      	b.n	8001674 <__aeabi_fsub+0x2a8>
 80014de:	464b      	mov	r3, r9
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d02d      	beq.n	8001540 <__aeabi_fsub+0x174>
 80014e4:	2d00      	cmp	r5, #0
 80014e6:	d000      	beq.n	80014ea <__aeabi_fsub+0x11e>
 80014e8:	e13c      	b.n	8001764 <__aeabi_fsub+0x398>
 80014ea:	23ff      	movs	r3, #255	@ 0xff
 80014ec:	4664      	mov	r4, ip
 80014ee:	2c00      	cmp	r4, #0
 80014f0:	d100      	bne.n	80014f4 <__aeabi_fsub+0x128>
 80014f2:	e15f      	b.n	80017b4 <__aeabi_fsub+0x3e8>
 80014f4:	1e5d      	subs	r5, r3, #1
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d100      	bne.n	80014fc <__aeabi_fsub+0x130>
 80014fa:	e174      	b.n	80017e6 <__aeabi_fsub+0x41a>
 80014fc:	0034      	movs	r4, r6
 80014fe:	2bff      	cmp	r3, #255	@ 0xff
 8001500:	d074      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001502:	002b      	movs	r3, r5
 8001504:	e103      	b.n	800170e <__aeabi_fsub+0x342>
 8001506:	42b4      	cmp	r4, r6
 8001508:	d100      	bne.n	800150c <__aeabi_fsub+0x140>
 800150a:	e09c      	b.n	8001646 <__aeabi_fsub+0x27a>
 800150c:	2b00      	cmp	r3, #0
 800150e:	d017      	beq.n	8001540 <__aeabi_fsub+0x174>
 8001510:	2d00      	cmp	r5, #0
 8001512:	d0ea      	beq.n	80014ea <__aeabi_fsub+0x11e>
 8001514:	0007      	movs	r7, r0
 8001516:	0034      	movs	r4, r6
 8001518:	e06c      	b.n	80015f4 <__aeabi_fsub+0x228>
 800151a:	2900      	cmp	r1, #0
 800151c:	d0cc      	beq.n	80014b8 <__aeabi_fsub+0xec>
 800151e:	1e5a      	subs	r2, r3, #1
 8001520:	2b01      	cmp	r3, #1
 8001522:	d02b      	beq.n	800157c <__aeabi_fsub+0x1b0>
 8001524:	2bff      	cmp	r3, #255	@ 0xff
 8001526:	d062      	beq.n	80015ee <__aeabi_fsub+0x222>
 8001528:	0013      	movs	r3, r2
 800152a:	e773      	b.n	8001414 <__aeabi_fsub+0x48>
 800152c:	2900      	cmp	r1, #0
 800152e:	d0c3      	beq.n	80014b8 <__aeabi_fsub+0xec>
 8001530:	1e5a      	subs	r2, r3, #1
 8001532:	2b01      	cmp	r3, #1
 8001534:	d100      	bne.n	8001538 <__aeabi_fsub+0x16c>
 8001536:	e11e      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001538:	2bff      	cmp	r3, #255	@ 0xff
 800153a:	d058      	beq.n	80015ee <__aeabi_fsub+0x222>
 800153c:	0013      	movs	r3, r2
 800153e:	e7b4      	b.n	80014aa <__aeabi_fsub+0xde>
 8001540:	22fe      	movs	r2, #254	@ 0xfe
 8001542:	1c6b      	adds	r3, r5, #1
 8001544:	421a      	tst	r2, r3
 8001546:	d10d      	bne.n	8001564 <__aeabi_fsub+0x198>
 8001548:	2d00      	cmp	r5, #0
 800154a:	d060      	beq.n	800160e <__aeabi_fsub+0x242>
 800154c:	4663      	mov	r3, ip
 800154e:	2b00      	cmp	r3, #0
 8001550:	d000      	beq.n	8001554 <__aeabi_fsub+0x188>
 8001552:	e120      	b.n	8001796 <__aeabi_fsub+0x3ca>
 8001554:	2900      	cmp	r1, #0
 8001556:	d000      	beq.n	800155a <__aeabi_fsub+0x18e>
 8001558:	e128      	b.n	80017ac <__aeabi_fsub+0x3e0>
 800155a:	2280      	movs	r2, #128	@ 0x80
 800155c:	2400      	movs	r4, #0
 800155e:	20ff      	movs	r0, #255	@ 0xff
 8001560:	03d2      	lsls	r2, r2, #15
 8001562:	e78f      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001564:	4663      	mov	r3, ip
 8001566:	1a5f      	subs	r7, r3, r1
 8001568:	017b      	lsls	r3, r7, #5
 800156a:	d500      	bpl.n	800156e <__aeabi_fsub+0x1a2>
 800156c:	e0fe      	b.n	800176c <__aeabi_fsub+0x3a0>
 800156e:	2f00      	cmp	r7, #0
 8001570:	d000      	beq.n	8001574 <__aeabi_fsub+0x1a8>
 8001572:	e765      	b.n	8001440 <__aeabi_fsub+0x74>
 8001574:	2400      	movs	r4, #0
 8001576:	2000      	movs	r0, #0
 8001578:	2200      	movs	r2, #0
 800157a:	e783      	b.n	8001484 <__aeabi_fsub+0xb8>
 800157c:	4663      	mov	r3, ip
 800157e:	1a59      	subs	r1, r3, r1
 8001580:	014b      	lsls	r3, r1, #5
 8001582:	d400      	bmi.n	8001586 <__aeabi_fsub+0x1ba>
 8001584:	e119      	b.n	80017ba <__aeabi_fsub+0x3ee>
 8001586:	018f      	lsls	r7, r1, #6
 8001588:	09bf      	lsrs	r7, r7, #6
 800158a:	0038      	movs	r0, r7
 800158c:	f7fe ffd0 	bl	8000530 <__clzsi2>
 8001590:	003b      	movs	r3, r7
 8001592:	3805      	subs	r0, #5
 8001594:	4083      	lsls	r3, r0
 8001596:	2501      	movs	r5, #1
 8001598:	2220      	movs	r2, #32
 800159a:	1b40      	subs	r0, r0, r5
 800159c:	3001      	adds	r0, #1
 800159e:	1a12      	subs	r2, r2, r0
 80015a0:	0019      	movs	r1, r3
 80015a2:	4093      	lsls	r3, r2
 80015a4:	40c1      	lsrs	r1, r0
 80015a6:	1e5a      	subs	r2, r3, #1
 80015a8:	4193      	sbcs	r3, r2
 80015aa:	4319      	orrs	r1, r3
 80015ac:	468c      	mov	ip, r1
 80015ae:	1e0b      	subs	r3, r1, #0
 80015b0:	d0e1      	beq.n	8001576 <__aeabi_fsub+0x1aa>
 80015b2:	075b      	lsls	r3, r3, #29
 80015b4:	d100      	bne.n	80015b8 <__aeabi_fsub+0x1ec>
 80015b6:	e152      	b.n	800185e <__aeabi_fsub+0x492>
 80015b8:	230f      	movs	r3, #15
 80015ba:	2500      	movs	r5, #0
 80015bc:	400b      	ands	r3, r1
 80015be:	2b04      	cmp	r3, #4
 80015c0:	d000      	beq.n	80015c4 <__aeabi_fsub+0x1f8>
 80015c2:	e752      	b.n	800146a <__aeabi_fsub+0x9e>
 80015c4:	2001      	movs	r0, #1
 80015c6:	014a      	lsls	r2, r1, #5
 80015c8:	d400      	bmi.n	80015cc <__aeabi_fsub+0x200>
 80015ca:	e092      	b.n	80016f2 <__aeabi_fsub+0x326>
 80015cc:	b2c0      	uxtb	r0, r0
 80015ce:	4663      	mov	r3, ip
 80015d0:	019a      	lsls	r2, r3, #6
 80015d2:	0a52      	lsrs	r2, r2, #9
 80015d4:	e756      	b.n	8001484 <__aeabi_fsub+0xb8>
 80015d6:	4663      	mov	r3, ip
 80015d8:	075b      	lsls	r3, r3, #29
 80015da:	d005      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015dc:	230f      	movs	r3, #15
 80015de:	4662      	mov	r2, ip
 80015e0:	4013      	ands	r3, r2
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d000      	beq.n	80015e8 <__aeabi_fsub+0x21c>
 80015e6:	e740      	b.n	800146a <__aeabi_fsub+0x9e>
 80015e8:	002b      	movs	r3, r5
 80015ea:	e765      	b.n	80014b8 <__aeabi_fsub+0xec>
 80015ec:	0007      	movs	r7, r0
 80015ee:	2f00      	cmp	r7, #0
 80015f0:	d100      	bne.n	80015f4 <__aeabi_fsub+0x228>
 80015f2:	e745      	b.n	8001480 <__aeabi_fsub+0xb4>
 80015f4:	2280      	movs	r2, #128	@ 0x80
 80015f6:	03d2      	lsls	r2, r2, #15
 80015f8:	433a      	orrs	r2, r7
 80015fa:	0252      	lsls	r2, r2, #9
 80015fc:	20ff      	movs	r0, #255	@ 0xff
 80015fe:	0a52      	lsrs	r2, r2, #9
 8001600:	e740      	b.n	8001484 <__aeabi_fsub+0xb8>
 8001602:	2b00      	cmp	r3, #0
 8001604:	d179      	bne.n	80016fa <__aeabi_fsub+0x32e>
 8001606:	22fe      	movs	r2, #254	@ 0xfe
 8001608:	1c6b      	adds	r3, r5, #1
 800160a:	421a      	tst	r2, r3
 800160c:	d1aa      	bne.n	8001564 <__aeabi_fsub+0x198>
 800160e:	4663      	mov	r3, ip
 8001610:	2b00      	cmp	r3, #0
 8001612:	d100      	bne.n	8001616 <__aeabi_fsub+0x24a>
 8001614:	e0f5      	b.n	8001802 <__aeabi_fsub+0x436>
 8001616:	2900      	cmp	r1, #0
 8001618:	d100      	bne.n	800161c <__aeabi_fsub+0x250>
 800161a:	e0d1      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 800161c:	1a5f      	subs	r7, r3, r1
 800161e:	2380      	movs	r3, #128	@ 0x80
 8001620:	04db      	lsls	r3, r3, #19
 8001622:	421f      	tst	r7, r3
 8001624:	d100      	bne.n	8001628 <__aeabi_fsub+0x25c>
 8001626:	e10e      	b.n	8001846 <__aeabi_fsub+0x47a>
 8001628:	4662      	mov	r2, ip
 800162a:	2401      	movs	r4, #1
 800162c:	1a8a      	subs	r2, r1, r2
 800162e:	4694      	mov	ip, r2
 8001630:	2000      	movs	r0, #0
 8001632:	4034      	ands	r4, r6
 8001634:	2a00      	cmp	r2, #0
 8001636:	d100      	bne.n	800163a <__aeabi_fsub+0x26e>
 8001638:	e724      	b.n	8001484 <__aeabi_fsub+0xb8>
 800163a:	2001      	movs	r0, #1
 800163c:	421a      	tst	r2, r3
 800163e:	d1c6      	bne.n	80015ce <__aeabi_fsub+0x202>
 8001640:	2300      	movs	r3, #0
 8001642:	08d7      	lsrs	r7, r2, #3
 8001644:	e73d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001646:	2b00      	cmp	r3, #0
 8001648:	d017      	beq.n	800167a <__aeabi_fsub+0x2ae>
 800164a:	2d00      	cmp	r5, #0
 800164c:	d000      	beq.n	8001650 <__aeabi_fsub+0x284>
 800164e:	e0af      	b.n	80017b0 <__aeabi_fsub+0x3e4>
 8001650:	23ff      	movs	r3, #255	@ 0xff
 8001652:	4665      	mov	r5, ip
 8001654:	2d00      	cmp	r5, #0
 8001656:	d100      	bne.n	800165a <__aeabi_fsub+0x28e>
 8001658:	e0ad      	b.n	80017b6 <__aeabi_fsub+0x3ea>
 800165a:	1e5e      	subs	r6, r3, #1
 800165c:	2b01      	cmp	r3, #1
 800165e:	d100      	bne.n	8001662 <__aeabi_fsub+0x296>
 8001660:	e089      	b.n	8001776 <__aeabi_fsub+0x3aa>
 8001662:	2bff      	cmp	r3, #255	@ 0xff
 8001664:	d0c2      	beq.n	80015ec <__aeabi_fsub+0x220>
 8001666:	2e1b      	cmp	r6, #27
 8001668:	dc00      	bgt.n	800166c <__aeabi_fsub+0x2a0>
 800166a:	e0ab      	b.n	80017c4 <__aeabi_fsub+0x3f8>
 800166c:	1d4b      	adds	r3, r1, #5
 800166e:	469c      	mov	ip, r3
 8001670:	0013      	movs	r3, r2
 8001672:	e721      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001674:	464b      	mov	r3, r9
 8001676:	2b00      	cmp	r3, #0
 8001678:	d170      	bne.n	800175c <__aeabi_fsub+0x390>
 800167a:	22fe      	movs	r2, #254	@ 0xfe
 800167c:	1c6b      	adds	r3, r5, #1
 800167e:	421a      	tst	r2, r3
 8001680:	d15e      	bne.n	8001740 <__aeabi_fsub+0x374>
 8001682:	2d00      	cmp	r5, #0
 8001684:	d000      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001686:	e0c3      	b.n	8001810 <__aeabi_fsub+0x444>
 8001688:	4663      	mov	r3, ip
 800168a:	2b00      	cmp	r3, #0
 800168c:	d100      	bne.n	8001690 <__aeabi_fsub+0x2c4>
 800168e:	e0d0      	b.n	8001832 <__aeabi_fsub+0x466>
 8001690:	2900      	cmp	r1, #0
 8001692:	d100      	bne.n	8001696 <__aeabi_fsub+0x2ca>
 8001694:	e094      	b.n	80017c0 <__aeabi_fsub+0x3f4>
 8001696:	000a      	movs	r2, r1
 8001698:	4462      	add	r2, ip
 800169a:	0153      	lsls	r3, r2, #5
 800169c:	d400      	bmi.n	80016a0 <__aeabi_fsub+0x2d4>
 800169e:	e0d8      	b.n	8001852 <__aeabi_fsub+0x486>
 80016a0:	0192      	lsls	r2, r2, #6
 80016a2:	2001      	movs	r0, #1
 80016a4:	0a52      	lsrs	r2, r2, #9
 80016a6:	e6ed      	b.n	8001484 <__aeabi_fsub+0xb8>
 80016a8:	0008      	movs	r0, r1
 80016aa:	2220      	movs	r2, #32
 80016ac:	40d8      	lsrs	r0, r3
 80016ae:	1ad3      	subs	r3, r2, r3
 80016b0:	4099      	lsls	r1, r3
 80016b2:	000b      	movs	r3, r1
 80016b4:	1e5a      	subs	r2, r3, #1
 80016b6:	4193      	sbcs	r3, r2
 80016b8:	4303      	orrs	r3, r0
 80016ba:	449c      	add	ip, r3
 80016bc:	4663      	mov	r3, ip
 80016be:	015b      	lsls	r3, r3, #5
 80016c0:	d589      	bpl.n	80015d6 <__aeabi_fsub+0x20a>
 80016c2:	3501      	adds	r5, #1
 80016c4:	2dff      	cmp	r5, #255	@ 0xff
 80016c6:	d100      	bne.n	80016ca <__aeabi_fsub+0x2fe>
 80016c8:	e6da      	b.n	8001480 <__aeabi_fsub+0xb4>
 80016ca:	4662      	mov	r2, ip
 80016cc:	2301      	movs	r3, #1
 80016ce:	4919      	ldr	r1, [pc, #100]	@ (8001734 <__aeabi_fsub+0x368>)
 80016d0:	4013      	ands	r3, r2
 80016d2:	0852      	lsrs	r2, r2, #1
 80016d4:	400a      	ands	r2, r1
 80016d6:	431a      	orrs	r2, r3
 80016d8:	0013      	movs	r3, r2
 80016da:	4694      	mov	ip, r2
 80016dc:	075b      	lsls	r3, r3, #29
 80016de:	d004      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e0:	230f      	movs	r3, #15
 80016e2:	4013      	ands	r3, r2
 80016e4:	2b04      	cmp	r3, #4
 80016e6:	d000      	beq.n	80016ea <__aeabi_fsub+0x31e>
 80016e8:	e6bf      	b.n	800146a <__aeabi_fsub+0x9e>
 80016ea:	4663      	mov	r3, ip
 80016ec:	015b      	lsls	r3, r3, #5
 80016ee:	d500      	bpl.n	80016f2 <__aeabi_fsub+0x326>
 80016f0:	e6c2      	b.n	8001478 <__aeabi_fsub+0xac>
 80016f2:	4663      	mov	r3, ip
 80016f4:	08df      	lsrs	r7, r3, #3
 80016f6:	002b      	movs	r3, r5
 80016f8:	e6e3      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80016fa:	1b53      	subs	r3, r2, r5
 80016fc:	2d00      	cmp	r5, #0
 80016fe:	d100      	bne.n	8001702 <__aeabi_fsub+0x336>
 8001700:	e6f4      	b.n	80014ec <__aeabi_fsub+0x120>
 8001702:	2080      	movs	r0, #128	@ 0x80
 8001704:	4664      	mov	r4, ip
 8001706:	04c0      	lsls	r0, r0, #19
 8001708:	4304      	orrs	r4, r0
 800170a:	46a4      	mov	ip, r4
 800170c:	0034      	movs	r4, r6
 800170e:	2001      	movs	r0, #1
 8001710:	2b1b      	cmp	r3, #27
 8001712:	dc09      	bgt.n	8001728 <__aeabi_fsub+0x35c>
 8001714:	2520      	movs	r5, #32
 8001716:	4660      	mov	r0, ip
 8001718:	40d8      	lsrs	r0, r3
 800171a:	1aeb      	subs	r3, r5, r3
 800171c:	4665      	mov	r5, ip
 800171e:	409d      	lsls	r5, r3
 8001720:	002b      	movs	r3, r5
 8001722:	1e5d      	subs	r5, r3, #1
 8001724:	41ab      	sbcs	r3, r5
 8001726:	4318      	orrs	r0, r3
 8001728:	1a0b      	subs	r3, r1, r0
 800172a:	469c      	mov	ip, r3
 800172c:	0015      	movs	r5, r2
 800172e:	e680      	b.n	8001432 <__aeabi_fsub+0x66>
 8001730:	fbffffff 	.word	0xfbffffff
 8001734:	7dffffff 	.word	0x7dffffff
 8001738:	22fe      	movs	r2, #254	@ 0xfe
 800173a:	1c6b      	adds	r3, r5, #1
 800173c:	4213      	tst	r3, r2
 800173e:	d0a3      	beq.n	8001688 <__aeabi_fsub+0x2bc>
 8001740:	2bff      	cmp	r3, #255	@ 0xff
 8001742:	d100      	bne.n	8001746 <__aeabi_fsub+0x37a>
 8001744:	e69c      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001746:	4461      	add	r1, ip
 8001748:	0849      	lsrs	r1, r1, #1
 800174a:	074a      	lsls	r2, r1, #29
 800174c:	d049      	beq.n	80017e2 <__aeabi_fsub+0x416>
 800174e:	220f      	movs	r2, #15
 8001750:	400a      	ands	r2, r1
 8001752:	2a04      	cmp	r2, #4
 8001754:	d045      	beq.n	80017e2 <__aeabi_fsub+0x416>
 8001756:	1d0a      	adds	r2, r1, #4
 8001758:	4694      	mov	ip, r2
 800175a:	e6ad      	b.n	80014b8 <__aeabi_fsub+0xec>
 800175c:	2d00      	cmp	r5, #0
 800175e:	d100      	bne.n	8001762 <__aeabi_fsub+0x396>
 8001760:	e776      	b.n	8001650 <__aeabi_fsub+0x284>
 8001762:	e68d      	b.n	8001480 <__aeabi_fsub+0xb4>
 8001764:	0034      	movs	r4, r6
 8001766:	20ff      	movs	r0, #255	@ 0xff
 8001768:	2200      	movs	r2, #0
 800176a:	e68b      	b.n	8001484 <__aeabi_fsub+0xb8>
 800176c:	4663      	mov	r3, ip
 800176e:	2401      	movs	r4, #1
 8001770:	1acf      	subs	r7, r1, r3
 8001772:	4034      	ands	r4, r6
 8001774:	e664      	b.n	8001440 <__aeabi_fsub+0x74>
 8001776:	4461      	add	r1, ip
 8001778:	014b      	lsls	r3, r1, #5
 800177a:	d56d      	bpl.n	8001858 <__aeabi_fsub+0x48c>
 800177c:	0848      	lsrs	r0, r1, #1
 800177e:	4944      	ldr	r1, [pc, #272]	@ (8001890 <__aeabi_fsub+0x4c4>)
 8001780:	4001      	ands	r1, r0
 8001782:	0743      	lsls	r3, r0, #29
 8001784:	d02c      	beq.n	80017e0 <__aeabi_fsub+0x414>
 8001786:	230f      	movs	r3, #15
 8001788:	4003      	ands	r3, r0
 800178a:	2b04      	cmp	r3, #4
 800178c:	d028      	beq.n	80017e0 <__aeabi_fsub+0x414>
 800178e:	1d0b      	adds	r3, r1, #4
 8001790:	469c      	mov	ip, r3
 8001792:	2302      	movs	r3, #2
 8001794:	e690      	b.n	80014b8 <__aeabi_fsub+0xec>
 8001796:	2900      	cmp	r1, #0
 8001798:	d100      	bne.n	800179c <__aeabi_fsub+0x3d0>
 800179a:	e72b      	b.n	80015f4 <__aeabi_fsub+0x228>
 800179c:	2380      	movs	r3, #128	@ 0x80
 800179e:	03db      	lsls	r3, r3, #15
 80017a0:	429f      	cmp	r7, r3
 80017a2:	d200      	bcs.n	80017a6 <__aeabi_fsub+0x3da>
 80017a4:	e726      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017a6:	4298      	cmp	r0, r3
 80017a8:	d300      	bcc.n	80017ac <__aeabi_fsub+0x3e0>
 80017aa:	e723      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017ac:	2401      	movs	r4, #1
 80017ae:	4034      	ands	r4, r6
 80017b0:	0007      	movs	r7, r0
 80017b2:	e71f      	b.n	80015f4 <__aeabi_fsub+0x228>
 80017b4:	0034      	movs	r4, r6
 80017b6:	468c      	mov	ip, r1
 80017b8:	e67e      	b.n	80014b8 <__aeabi_fsub+0xec>
 80017ba:	2301      	movs	r3, #1
 80017bc:	08cf      	lsrs	r7, r1, #3
 80017be:	e680      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c0:	2300      	movs	r3, #0
 80017c2:	e67e      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017c4:	2020      	movs	r0, #32
 80017c6:	4665      	mov	r5, ip
 80017c8:	1b80      	subs	r0, r0, r6
 80017ca:	4085      	lsls	r5, r0
 80017cc:	4663      	mov	r3, ip
 80017ce:	0028      	movs	r0, r5
 80017d0:	40f3      	lsrs	r3, r6
 80017d2:	1e45      	subs	r5, r0, #1
 80017d4:	41a8      	sbcs	r0, r5
 80017d6:	4303      	orrs	r3, r0
 80017d8:	469c      	mov	ip, r3
 80017da:	0015      	movs	r5, r2
 80017dc:	448c      	add	ip, r1
 80017de:	e76d      	b.n	80016bc <__aeabi_fsub+0x2f0>
 80017e0:	2302      	movs	r3, #2
 80017e2:	08cf      	lsrs	r7, r1, #3
 80017e4:	e66d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 80017e6:	1b0f      	subs	r7, r1, r4
 80017e8:	017b      	lsls	r3, r7, #5
 80017ea:	d528      	bpl.n	800183e <__aeabi_fsub+0x472>
 80017ec:	01bf      	lsls	r7, r7, #6
 80017ee:	09bf      	lsrs	r7, r7, #6
 80017f0:	0038      	movs	r0, r7
 80017f2:	f7fe fe9d 	bl	8000530 <__clzsi2>
 80017f6:	003b      	movs	r3, r7
 80017f8:	3805      	subs	r0, #5
 80017fa:	4083      	lsls	r3, r0
 80017fc:	0034      	movs	r4, r6
 80017fe:	2501      	movs	r5, #1
 8001800:	e6ca      	b.n	8001598 <__aeabi_fsub+0x1cc>
 8001802:	2900      	cmp	r1, #0
 8001804:	d100      	bne.n	8001808 <__aeabi_fsub+0x43c>
 8001806:	e6b5      	b.n	8001574 <__aeabi_fsub+0x1a8>
 8001808:	2401      	movs	r4, #1
 800180a:	0007      	movs	r7, r0
 800180c:	4034      	ands	r4, r6
 800180e:	e658      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001810:	4663      	mov	r3, ip
 8001812:	2b00      	cmp	r3, #0
 8001814:	d100      	bne.n	8001818 <__aeabi_fsub+0x44c>
 8001816:	e6e9      	b.n	80015ec <__aeabi_fsub+0x220>
 8001818:	2900      	cmp	r1, #0
 800181a:	d100      	bne.n	800181e <__aeabi_fsub+0x452>
 800181c:	e6ea      	b.n	80015f4 <__aeabi_fsub+0x228>
 800181e:	2380      	movs	r3, #128	@ 0x80
 8001820:	03db      	lsls	r3, r3, #15
 8001822:	429f      	cmp	r7, r3
 8001824:	d200      	bcs.n	8001828 <__aeabi_fsub+0x45c>
 8001826:	e6e5      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001828:	4298      	cmp	r0, r3
 800182a:	d300      	bcc.n	800182e <__aeabi_fsub+0x462>
 800182c:	e6e2      	b.n	80015f4 <__aeabi_fsub+0x228>
 800182e:	0007      	movs	r7, r0
 8001830:	e6e0      	b.n	80015f4 <__aeabi_fsub+0x228>
 8001832:	2900      	cmp	r1, #0
 8001834:	d100      	bne.n	8001838 <__aeabi_fsub+0x46c>
 8001836:	e69e      	b.n	8001576 <__aeabi_fsub+0x1aa>
 8001838:	2300      	movs	r3, #0
 800183a:	08cf      	lsrs	r7, r1, #3
 800183c:	e641      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800183e:	0034      	movs	r4, r6
 8001840:	2301      	movs	r3, #1
 8001842:	08ff      	lsrs	r7, r7, #3
 8001844:	e63d      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001846:	2f00      	cmp	r7, #0
 8001848:	d100      	bne.n	800184c <__aeabi_fsub+0x480>
 800184a:	e693      	b.n	8001574 <__aeabi_fsub+0x1a8>
 800184c:	2300      	movs	r3, #0
 800184e:	08ff      	lsrs	r7, r7, #3
 8001850:	e637      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001852:	2300      	movs	r3, #0
 8001854:	08d7      	lsrs	r7, r2, #3
 8001856:	e634      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001858:	2301      	movs	r3, #1
 800185a:	08cf      	lsrs	r7, r1, #3
 800185c:	e631      	b.n	80014c2 <__aeabi_fsub+0xf6>
 800185e:	2280      	movs	r2, #128	@ 0x80
 8001860:	000b      	movs	r3, r1
 8001862:	04d2      	lsls	r2, r2, #19
 8001864:	2001      	movs	r0, #1
 8001866:	4013      	ands	r3, r2
 8001868:	4211      	tst	r1, r2
 800186a:	d000      	beq.n	800186e <__aeabi_fsub+0x4a2>
 800186c:	e6ae      	b.n	80015cc <__aeabi_fsub+0x200>
 800186e:	08cf      	lsrs	r7, r1, #3
 8001870:	e627      	b.n	80014c2 <__aeabi_fsub+0xf6>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d100      	bne.n	8001878 <__aeabi_fsub+0x4ac>
 8001876:	e75f      	b.n	8001738 <__aeabi_fsub+0x36c>
 8001878:	1b56      	subs	r6, r2, r5
 800187a:	2d00      	cmp	r5, #0
 800187c:	d101      	bne.n	8001882 <__aeabi_fsub+0x4b6>
 800187e:	0033      	movs	r3, r6
 8001880:	e6e7      	b.n	8001652 <__aeabi_fsub+0x286>
 8001882:	2380      	movs	r3, #128	@ 0x80
 8001884:	4660      	mov	r0, ip
 8001886:	04db      	lsls	r3, r3, #19
 8001888:	4318      	orrs	r0, r3
 800188a:	4684      	mov	ip, r0
 800188c:	e6eb      	b.n	8001666 <__aeabi_fsub+0x29a>
 800188e:	46c0      	nop			@ (mov r8, r8)
 8001890:	7dffffff 	.word	0x7dffffff

08001894 <__aeabi_fcmpun>:
 8001894:	0243      	lsls	r3, r0, #9
 8001896:	024a      	lsls	r2, r1, #9
 8001898:	0040      	lsls	r0, r0, #1
 800189a:	0049      	lsls	r1, r1, #1
 800189c:	0a5b      	lsrs	r3, r3, #9
 800189e:	0a52      	lsrs	r2, r2, #9
 80018a0:	0e09      	lsrs	r1, r1, #24
 80018a2:	0e00      	lsrs	r0, r0, #24
 80018a4:	28ff      	cmp	r0, #255	@ 0xff
 80018a6:	d006      	beq.n	80018b6 <__aeabi_fcmpun+0x22>
 80018a8:	2000      	movs	r0, #0
 80018aa:	29ff      	cmp	r1, #255	@ 0xff
 80018ac:	d102      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018ae:	1e53      	subs	r3, r2, #1
 80018b0:	419a      	sbcs	r2, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	4770      	bx	lr
 80018b6:	38fe      	subs	r0, #254	@ 0xfe
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d1fb      	bne.n	80018b4 <__aeabi_fcmpun+0x20>
 80018bc:	e7f4      	b.n	80018a8 <__aeabi_fcmpun+0x14>
 80018be:	46c0      	nop			@ (mov r8, r8)

080018c0 <__aeabi_f2iz>:
 80018c0:	0241      	lsls	r1, r0, #9
 80018c2:	0042      	lsls	r2, r0, #1
 80018c4:	0fc3      	lsrs	r3, r0, #31
 80018c6:	0a49      	lsrs	r1, r1, #9
 80018c8:	2000      	movs	r0, #0
 80018ca:	0e12      	lsrs	r2, r2, #24
 80018cc:	2a7e      	cmp	r2, #126	@ 0x7e
 80018ce:	dd03      	ble.n	80018d8 <__aeabi_f2iz+0x18>
 80018d0:	2a9d      	cmp	r2, #157	@ 0x9d
 80018d2:	dd02      	ble.n	80018da <__aeabi_f2iz+0x1a>
 80018d4:	4a09      	ldr	r2, [pc, #36]	@ (80018fc <__aeabi_f2iz+0x3c>)
 80018d6:	1898      	adds	r0, r3, r2
 80018d8:	4770      	bx	lr
 80018da:	2080      	movs	r0, #128	@ 0x80
 80018dc:	0400      	lsls	r0, r0, #16
 80018de:	4301      	orrs	r1, r0
 80018e0:	2a95      	cmp	r2, #149	@ 0x95
 80018e2:	dc07      	bgt.n	80018f4 <__aeabi_f2iz+0x34>
 80018e4:	2096      	movs	r0, #150	@ 0x96
 80018e6:	1a82      	subs	r2, r0, r2
 80018e8:	40d1      	lsrs	r1, r2
 80018ea:	4248      	negs	r0, r1
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d1f3      	bne.n	80018d8 <__aeabi_f2iz+0x18>
 80018f0:	0008      	movs	r0, r1
 80018f2:	e7f1      	b.n	80018d8 <__aeabi_f2iz+0x18>
 80018f4:	3a96      	subs	r2, #150	@ 0x96
 80018f6:	4091      	lsls	r1, r2
 80018f8:	e7f7      	b.n	80018ea <__aeabi_f2iz+0x2a>
 80018fa:	46c0      	nop			@ (mov r8, r8)
 80018fc:	7fffffff 	.word	0x7fffffff

08001900 <__aeabi_i2f>:
 8001900:	b570      	push	{r4, r5, r6, lr}
 8001902:	2800      	cmp	r0, #0
 8001904:	d012      	beq.n	800192c <__aeabi_i2f+0x2c>
 8001906:	17c3      	asrs	r3, r0, #31
 8001908:	18c5      	adds	r5, r0, r3
 800190a:	405d      	eors	r5, r3
 800190c:	0fc4      	lsrs	r4, r0, #31
 800190e:	0028      	movs	r0, r5
 8001910:	f7fe fe0e 	bl	8000530 <__clzsi2>
 8001914:	239e      	movs	r3, #158	@ 0x9e
 8001916:	1a1b      	subs	r3, r3, r0
 8001918:	2b96      	cmp	r3, #150	@ 0x96
 800191a:	dc0f      	bgt.n	800193c <__aeabi_i2f+0x3c>
 800191c:	2808      	cmp	r0, #8
 800191e:	d038      	beq.n	8001992 <__aeabi_i2f+0x92>
 8001920:	3808      	subs	r0, #8
 8001922:	4085      	lsls	r5, r0
 8001924:	026d      	lsls	r5, r5, #9
 8001926:	0a6d      	lsrs	r5, r5, #9
 8001928:	b2d8      	uxtb	r0, r3
 800192a:	e002      	b.n	8001932 <__aeabi_i2f+0x32>
 800192c:	2400      	movs	r4, #0
 800192e:	2000      	movs	r0, #0
 8001930:	2500      	movs	r5, #0
 8001932:	05c0      	lsls	r0, r0, #23
 8001934:	4328      	orrs	r0, r5
 8001936:	07e4      	lsls	r4, r4, #31
 8001938:	4320      	orrs	r0, r4
 800193a:	bd70      	pop	{r4, r5, r6, pc}
 800193c:	2b99      	cmp	r3, #153	@ 0x99
 800193e:	dc14      	bgt.n	800196a <__aeabi_i2f+0x6a>
 8001940:	1f42      	subs	r2, r0, #5
 8001942:	4095      	lsls	r5, r2
 8001944:	002a      	movs	r2, r5
 8001946:	4915      	ldr	r1, [pc, #84]	@ (800199c <__aeabi_i2f+0x9c>)
 8001948:	4011      	ands	r1, r2
 800194a:	0755      	lsls	r5, r2, #29
 800194c:	d01c      	beq.n	8001988 <__aeabi_i2f+0x88>
 800194e:	250f      	movs	r5, #15
 8001950:	402a      	ands	r2, r5
 8001952:	2a04      	cmp	r2, #4
 8001954:	d018      	beq.n	8001988 <__aeabi_i2f+0x88>
 8001956:	3104      	adds	r1, #4
 8001958:	08ca      	lsrs	r2, r1, #3
 800195a:	0149      	lsls	r1, r1, #5
 800195c:	d515      	bpl.n	800198a <__aeabi_i2f+0x8a>
 800195e:	239f      	movs	r3, #159	@ 0x9f
 8001960:	0252      	lsls	r2, r2, #9
 8001962:	1a18      	subs	r0, r3, r0
 8001964:	0a55      	lsrs	r5, r2, #9
 8001966:	b2c0      	uxtb	r0, r0
 8001968:	e7e3      	b.n	8001932 <__aeabi_i2f+0x32>
 800196a:	2205      	movs	r2, #5
 800196c:	0029      	movs	r1, r5
 800196e:	1a12      	subs	r2, r2, r0
 8001970:	40d1      	lsrs	r1, r2
 8001972:	0002      	movs	r2, r0
 8001974:	321b      	adds	r2, #27
 8001976:	4095      	lsls	r5, r2
 8001978:	002a      	movs	r2, r5
 800197a:	1e55      	subs	r5, r2, #1
 800197c:	41aa      	sbcs	r2, r5
 800197e:	430a      	orrs	r2, r1
 8001980:	4906      	ldr	r1, [pc, #24]	@ (800199c <__aeabi_i2f+0x9c>)
 8001982:	4011      	ands	r1, r2
 8001984:	0755      	lsls	r5, r2, #29
 8001986:	d1e2      	bne.n	800194e <__aeabi_i2f+0x4e>
 8001988:	08ca      	lsrs	r2, r1, #3
 800198a:	0252      	lsls	r2, r2, #9
 800198c:	0a55      	lsrs	r5, r2, #9
 800198e:	b2d8      	uxtb	r0, r3
 8001990:	e7cf      	b.n	8001932 <__aeabi_i2f+0x32>
 8001992:	026d      	lsls	r5, r5, #9
 8001994:	0a6d      	lsrs	r5, r5, #9
 8001996:	308e      	adds	r0, #142	@ 0x8e
 8001998:	e7cb      	b.n	8001932 <__aeabi_i2f+0x32>
 800199a:	46c0      	nop			@ (mov r8, r8)
 800199c:	fbffffff 	.word	0xfbffffff

080019a0 <__aeabi_ui2f>:
 80019a0:	b510      	push	{r4, lr}
 80019a2:	1e04      	subs	r4, r0, #0
 80019a4:	d00d      	beq.n	80019c2 <__aeabi_ui2f+0x22>
 80019a6:	f7fe fdc3 	bl	8000530 <__clzsi2>
 80019aa:	239e      	movs	r3, #158	@ 0x9e
 80019ac:	1a1b      	subs	r3, r3, r0
 80019ae:	2b96      	cmp	r3, #150	@ 0x96
 80019b0:	dc0c      	bgt.n	80019cc <__aeabi_ui2f+0x2c>
 80019b2:	2808      	cmp	r0, #8
 80019b4:	d034      	beq.n	8001a20 <__aeabi_ui2f+0x80>
 80019b6:	3808      	subs	r0, #8
 80019b8:	4084      	lsls	r4, r0
 80019ba:	0264      	lsls	r4, r4, #9
 80019bc:	0a64      	lsrs	r4, r4, #9
 80019be:	b2d8      	uxtb	r0, r3
 80019c0:	e001      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019c2:	2000      	movs	r0, #0
 80019c4:	2400      	movs	r4, #0
 80019c6:	05c0      	lsls	r0, r0, #23
 80019c8:	4320      	orrs	r0, r4
 80019ca:	bd10      	pop	{r4, pc}
 80019cc:	2b99      	cmp	r3, #153	@ 0x99
 80019ce:	dc13      	bgt.n	80019f8 <__aeabi_ui2f+0x58>
 80019d0:	1f42      	subs	r2, r0, #5
 80019d2:	4094      	lsls	r4, r2
 80019d4:	4a14      	ldr	r2, [pc, #80]	@ (8001a28 <__aeabi_ui2f+0x88>)
 80019d6:	4022      	ands	r2, r4
 80019d8:	0761      	lsls	r1, r4, #29
 80019da:	d01c      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019dc:	210f      	movs	r1, #15
 80019de:	4021      	ands	r1, r4
 80019e0:	2904      	cmp	r1, #4
 80019e2:	d018      	beq.n	8001a16 <__aeabi_ui2f+0x76>
 80019e4:	3204      	adds	r2, #4
 80019e6:	08d4      	lsrs	r4, r2, #3
 80019e8:	0152      	lsls	r2, r2, #5
 80019ea:	d515      	bpl.n	8001a18 <__aeabi_ui2f+0x78>
 80019ec:	239f      	movs	r3, #159	@ 0x9f
 80019ee:	0264      	lsls	r4, r4, #9
 80019f0:	1a18      	subs	r0, r3, r0
 80019f2:	0a64      	lsrs	r4, r4, #9
 80019f4:	b2c0      	uxtb	r0, r0
 80019f6:	e7e6      	b.n	80019c6 <__aeabi_ui2f+0x26>
 80019f8:	0002      	movs	r2, r0
 80019fa:	0021      	movs	r1, r4
 80019fc:	321b      	adds	r2, #27
 80019fe:	4091      	lsls	r1, r2
 8001a00:	000a      	movs	r2, r1
 8001a02:	1e51      	subs	r1, r2, #1
 8001a04:	418a      	sbcs	r2, r1
 8001a06:	2105      	movs	r1, #5
 8001a08:	1a09      	subs	r1, r1, r0
 8001a0a:	40cc      	lsrs	r4, r1
 8001a0c:	4314      	orrs	r4, r2
 8001a0e:	4a06      	ldr	r2, [pc, #24]	@ (8001a28 <__aeabi_ui2f+0x88>)
 8001a10:	4022      	ands	r2, r4
 8001a12:	0761      	lsls	r1, r4, #29
 8001a14:	d1e2      	bne.n	80019dc <__aeabi_ui2f+0x3c>
 8001a16:	08d4      	lsrs	r4, r2, #3
 8001a18:	0264      	lsls	r4, r4, #9
 8001a1a:	0a64      	lsrs	r4, r4, #9
 8001a1c:	b2d8      	uxtb	r0, r3
 8001a1e:	e7d2      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a20:	0264      	lsls	r4, r4, #9
 8001a22:	0a64      	lsrs	r4, r4, #9
 8001a24:	308e      	adds	r0, #142	@ 0x8e
 8001a26:	e7ce      	b.n	80019c6 <__aeabi_ui2f+0x26>
 8001a28:	fbffffff 	.word	0xfbffffff

08001a2c <__aeabi_dadd>:
 8001a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a2e:	464f      	mov	r7, r9
 8001a30:	4646      	mov	r6, r8
 8001a32:	46d6      	mov	lr, sl
 8001a34:	b5c0      	push	{r6, r7, lr}
 8001a36:	b082      	sub	sp, #8
 8001a38:	9000      	str	r0, [sp, #0]
 8001a3a:	9101      	str	r1, [sp, #4]
 8001a3c:	030e      	lsls	r6, r1, #12
 8001a3e:	004c      	lsls	r4, r1, #1
 8001a40:	0fcd      	lsrs	r5, r1, #31
 8001a42:	0a71      	lsrs	r1, r6, #9
 8001a44:	9e00      	ldr	r6, [sp, #0]
 8001a46:	005f      	lsls	r7, r3, #1
 8001a48:	0f76      	lsrs	r6, r6, #29
 8001a4a:	430e      	orrs	r6, r1
 8001a4c:	9900      	ldr	r1, [sp, #0]
 8001a4e:	9200      	str	r2, [sp, #0]
 8001a50:	9301      	str	r3, [sp, #4]
 8001a52:	00c9      	lsls	r1, r1, #3
 8001a54:	4689      	mov	r9, r1
 8001a56:	0319      	lsls	r1, r3, #12
 8001a58:	0d7b      	lsrs	r3, r7, #21
 8001a5a:	4698      	mov	r8, r3
 8001a5c:	9b01      	ldr	r3, [sp, #4]
 8001a5e:	0a49      	lsrs	r1, r1, #9
 8001a60:	0fdb      	lsrs	r3, r3, #31
 8001a62:	469c      	mov	ip, r3
 8001a64:	9b00      	ldr	r3, [sp, #0]
 8001a66:	9a00      	ldr	r2, [sp, #0]
 8001a68:	0f5b      	lsrs	r3, r3, #29
 8001a6a:	430b      	orrs	r3, r1
 8001a6c:	4641      	mov	r1, r8
 8001a6e:	0d64      	lsrs	r4, r4, #21
 8001a70:	00d2      	lsls	r2, r2, #3
 8001a72:	1a61      	subs	r1, r4, r1
 8001a74:	4565      	cmp	r5, ip
 8001a76:	d100      	bne.n	8001a7a <__aeabi_dadd+0x4e>
 8001a78:	e0a6      	b.n	8001bc8 <__aeabi_dadd+0x19c>
 8001a7a:	2900      	cmp	r1, #0
 8001a7c:	dd72      	ble.n	8001b64 <__aeabi_dadd+0x138>
 8001a7e:	4647      	mov	r7, r8
 8001a80:	2f00      	cmp	r7, #0
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dadd+0x5a>
 8001a84:	e0dd      	b.n	8001c42 <__aeabi_dadd+0x216>
 8001a86:	4fcc      	ldr	r7, [pc, #816]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001a88:	42bc      	cmp	r4, r7
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dadd+0x62>
 8001a8c:	e19a      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001a8e:	2701      	movs	r7, #1
 8001a90:	2938      	cmp	r1, #56	@ 0x38
 8001a92:	dc17      	bgt.n	8001ac4 <__aeabi_dadd+0x98>
 8001a94:	2780      	movs	r7, #128	@ 0x80
 8001a96:	043f      	lsls	r7, r7, #16
 8001a98:	433b      	orrs	r3, r7
 8001a9a:	291f      	cmp	r1, #31
 8001a9c:	dd00      	ble.n	8001aa0 <__aeabi_dadd+0x74>
 8001a9e:	e1dd      	b.n	8001e5c <__aeabi_dadd+0x430>
 8001aa0:	2720      	movs	r7, #32
 8001aa2:	1a78      	subs	r0, r7, r1
 8001aa4:	001f      	movs	r7, r3
 8001aa6:	4087      	lsls	r7, r0
 8001aa8:	46ba      	mov	sl, r7
 8001aaa:	0017      	movs	r7, r2
 8001aac:	40cf      	lsrs	r7, r1
 8001aae:	4684      	mov	ip, r0
 8001ab0:	0038      	movs	r0, r7
 8001ab2:	4657      	mov	r7, sl
 8001ab4:	4307      	orrs	r7, r0
 8001ab6:	4660      	mov	r0, ip
 8001ab8:	4082      	lsls	r2, r0
 8001aba:	40cb      	lsrs	r3, r1
 8001abc:	1e50      	subs	r0, r2, #1
 8001abe:	4182      	sbcs	r2, r0
 8001ac0:	1af6      	subs	r6, r6, r3
 8001ac2:	4317      	orrs	r7, r2
 8001ac4:	464b      	mov	r3, r9
 8001ac6:	1bdf      	subs	r7, r3, r7
 8001ac8:	45b9      	cmp	r9, r7
 8001aca:	4180      	sbcs	r0, r0
 8001acc:	4240      	negs	r0, r0
 8001ace:	1a36      	subs	r6, r6, r0
 8001ad0:	0233      	lsls	r3, r6, #8
 8001ad2:	d400      	bmi.n	8001ad6 <__aeabi_dadd+0xaa>
 8001ad4:	e0ff      	b.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001ad6:	0276      	lsls	r6, r6, #9
 8001ad8:	0a76      	lsrs	r6, r6, #9
 8001ada:	2e00      	cmp	r6, #0
 8001adc:	d100      	bne.n	8001ae0 <__aeabi_dadd+0xb4>
 8001ade:	e13c      	b.n	8001d5a <__aeabi_dadd+0x32e>
 8001ae0:	0030      	movs	r0, r6
 8001ae2:	f7fe fd25 	bl	8000530 <__clzsi2>
 8001ae6:	0003      	movs	r3, r0
 8001ae8:	3b08      	subs	r3, #8
 8001aea:	2120      	movs	r1, #32
 8001aec:	0038      	movs	r0, r7
 8001aee:	1aca      	subs	r2, r1, r3
 8001af0:	40d0      	lsrs	r0, r2
 8001af2:	409e      	lsls	r6, r3
 8001af4:	0002      	movs	r2, r0
 8001af6:	409f      	lsls	r7, r3
 8001af8:	4332      	orrs	r2, r6
 8001afa:	429c      	cmp	r4, r3
 8001afc:	dd00      	ble.n	8001b00 <__aeabi_dadd+0xd4>
 8001afe:	e1a6      	b.n	8001e4e <__aeabi_dadd+0x422>
 8001b00:	1b18      	subs	r0, r3, r4
 8001b02:	3001      	adds	r0, #1
 8001b04:	1a09      	subs	r1, r1, r0
 8001b06:	003e      	movs	r6, r7
 8001b08:	408f      	lsls	r7, r1
 8001b0a:	40c6      	lsrs	r6, r0
 8001b0c:	1e7b      	subs	r3, r7, #1
 8001b0e:	419f      	sbcs	r7, r3
 8001b10:	0013      	movs	r3, r2
 8001b12:	408b      	lsls	r3, r1
 8001b14:	4337      	orrs	r7, r6
 8001b16:	431f      	orrs	r7, r3
 8001b18:	40c2      	lsrs	r2, r0
 8001b1a:	003b      	movs	r3, r7
 8001b1c:	0016      	movs	r6, r2
 8001b1e:	2400      	movs	r4, #0
 8001b20:	4313      	orrs	r3, r2
 8001b22:	d100      	bne.n	8001b26 <__aeabi_dadd+0xfa>
 8001b24:	e1df      	b.n	8001ee6 <__aeabi_dadd+0x4ba>
 8001b26:	077b      	lsls	r3, r7, #29
 8001b28:	d100      	bne.n	8001b2c <__aeabi_dadd+0x100>
 8001b2a:	e332      	b.n	8002192 <__aeabi_dadd+0x766>
 8001b2c:	230f      	movs	r3, #15
 8001b2e:	003a      	movs	r2, r7
 8001b30:	403b      	ands	r3, r7
 8001b32:	2b04      	cmp	r3, #4
 8001b34:	d004      	beq.n	8001b40 <__aeabi_dadd+0x114>
 8001b36:	1d3a      	adds	r2, r7, #4
 8001b38:	42ba      	cmp	r2, r7
 8001b3a:	41bf      	sbcs	r7, r7
 8001b3c:	427f      	negs	r7, r7
 8001b3e:	19f6      	adds	r6, r6, r7
 8001b40:	0233      	lsls	r3, r6, #8
 8001b42:	d400      	bmi.n	8001b46 <__aeabi_dadd+0x11a>
 8001b44:	e323      	b.n	800218e <__aeabi_dadd+0x762>
 8001b46:	4b9c      	ldr	r3, [pc, #624]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b48:	3401      	adds	r4, #1
 8001b4a:	429c      	cmp	r4, r3
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dadd+0x124>
 8001b4e:	e0b4      	b.n	8001cba <__aeabi_dadd+0x28e>
 8001b50:	4b9a      	ldr	r3, [pc, #616]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001b52:	0564      	lsls	r4, r4, #21
 8001b54:	401e      	ands	r6, r3
 8001b56:	0d64      	lsrs	r4, r4, #21
 8001b58:	0777      	lsls	r7, r6, #29
 8001b5a:	08d2      	lsrs	r2, r2, #3
 8001b5c:	0276      	lsls	r6, r6, #9
 8001b5e:	4317      	orrs	r7, r2
 8001b60:	0b36      	lsrs	r6, r6, #12
 8001b62:	e0ac      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001b64:	2900      	cmp	r1, #0
 8001b66:	d100      	bne.n	8001b6a <__aeabi_dadd+0x13e>
 8001b68:	e07e      	b.n	8001c68 <__aeabi_dadd+0x23c>
 8001b6a:	4641      	mov	r1, r8
 8001b6c:	1b09      	subs	r1, r1, r4
 8001b6e:	2c00      	cmp	r4, #0
 8001b70:	d000      	beq.n	8001b74 <__aeabi_dadd+0x148>
 8001b72:	e160      	b.n	8001e36 <__aeabi_dadd+0x40a>
 8001b74:	0034      	movs	r4, r6
 8001b76:	4648      	mov	r0, r9
 8001b78:	4304      	orrs	r4, r0
 8001b7a:	d100      	bne.n	8001b7e <__aeabi_dadd+0x152>
 8001b7c:	e1c9      	b.n	8001f12 <__aeabi_dadd+0x4e6>
 8001b7e:	1e4c      	subs	r4, r1, #1
 8001b80:	2901      	cmp	r1, #1
 8001b82:	d100      	bne.n	8001b86 <__aeabi_dadd+0x15a>
 8001b84:	e22e      	b.n	8001fe4 <__aeabi_dadd+0x5b8>
 8001b86:	4d8c      	ldr	r5, [pc, #560]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001b88:	42a9      	cmp	r1, r5
 8001b8a:	d100      	bne.n	8001b8e <__aeabi_dadd+0x162>
 8001b8c:	e224      	b.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001b8e:	2701      	movs	r7, #1
 8001b90:	2c38      	cmp	r4, #56	@ 0x38
 8001b92:	dc11      	bgt.n	8001bb8 <__aeabi_dadd+0x18c>
 8001b94:	0021      	movs	r1, r4
 8001b96:	291f      	cmp	r1, #31
 8001b98:	dd00      	ble.n	8001b9c <__aeabi_dadd+0x170>
 8001b9a:	e20b      	b.n	8001fb4 <__aeabi_dadd+0x588>
 8001b9c:	2420      	movs	r4, #32
 8001b9e:	0037      	movs	r7, r6
 8001ba0:	4648      	mov	r0, r9
 8001ba2:	1a64      	subs	r4, r4, r1
 8001ba4:	40a7      	lsls	r7, r4
 8001ba6:	40c8      	lsrs	r0, r1
 8001ba8:	4307      	orrs	r7, r0
 8001baa:	4648      	mov	r0, r9
 8001bac:	40a0      	lsls	r0, r4
 8001bae:	40ce      	lsrs	r6, r1
 8001bb0:	1e44      	subs	r4, r0, #1
 8001bb2:	41a0      	sbcs	r0, r4
 8001bb4:	1b9b      	subs	r3, r3, r6
 8001bb6:	4307      	orrs	r7, r0
 8001bb8:	1bd7      	subs	r7, r2, r7
 8001bba:	42ba      	cmp	r2, r7
 8001bbc:	4192      	sbcs	r2, r2
 8001bbe:	4252      	negs	r2, r2
 8001bc0:	4665      	mov	r5, ip
 8001bc2:	4644      	mov	r4, r8
 8001bc4:	1a9e      	subs	r6, r3, r2
 8001bc6:	e783      	b.n	8001ad0 <__aeabi_dadd+0xa4>
 8001bc8:	2900      	cmp	r1, #0
 8001bca:	dc00      	bgt.n	8001bce <__aeabi_dadd+0x1a2>
 8001bcc:	e09c      	b.n	8001d08 <__aeabi_dadd+0x2dc>
 8001bce:	4647      	mov	r7, r8
 8001bd0:	2f00      	cmp	r7, #0
 8001bd2:	d167      	bne.n	8001ca4 <__aeabi_dadd+0x278>
 8001bd4:	001f      	movs	r7, r3
 8001bd6:	4317      	orrs	r7, r2
 8001bd8:	d100      	bne.n	8001bdc <__aeabi_dadd+0x1b0>
 8001bda:	e0e4      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001bdc:	1e48      	subs	r0, r1, #1
 8001bde:	2901      	cmp	r1, #1
 8001be0:	d100      	bne.n	8001be4 <__aeabi_dadd+0x1b8>
 8001be2:	e19b      	b.n	8001f1c <__aeabi_dadd+0x4f0>
 8001be4:	4f74      	ldr	r7, [pc, #464]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001be6:	42b9      	cmp	r1, r7
 8001be8:	d100      	bne.n	8001bec <__aeabi_dadd+0x1c0>
 8001bea:	e0eb      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001bec:	2701      	movs	r7, #1
 8001bee:	0001      	movs	r1, r0
 8001bf0:	2838      	cmp	r0, #56	@ 0x38
 8001bf2:	dc11      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001bf4:	291f      	cmp	r1, #31
 8001bf6:	dd00      	ble.n	8001bfa <__aeabi_dadd+0x1ce>
 8001bf8:	e1c7      	b.n	8001f8a <__aeabi_dadd+0x55e>
 8001bfa:	2720      	movs	r7, #32
 8001bfc:	1a78      	subs	r0, r7, r1
 8001bfe:	001f      	movs	r7, r3
 8001c00:	4684      	mov	ip, r0
 8001c02:	4087      	lsls	r7, r0
 8001c04:	0010      	movs	r0, r2
 8001c06:	40c8      	lsrs	r0, r1
 8001c08:	4307      	orrs	r7, r0
 8001c0a:	4660      	mov	r0, ip
 8001c0c:	4082      	lsls	r2, r0
 8001c0e:	40cb      	lsrs	r3, r1
 8001c10:	1e50      	subs	r0, r2, #1
 8001c12:	4182      	sbcs	r2, r0
 8001c14:	18f6      	adds	r6, r6, r3
 8001c16:	4317      	orrs	r7, r2
 8001c18:	444f      	add	r7, r9
 8001c1a:	454f      	cmp	r7, r9
 8001c1c:	4180      	sbcs	r0, r0
 8001c1e:	4240      	negs	r0, r0
 8001c20:	1836      	adds	r6, r6, r0
 8001c22:	0233      	lsls	r3, r6, #8
 8001c24:	d557      	bpl.n	8001cd6 <__aeabi_dadd+0x2aa>
 8001c26:	4b64      	ldr	r3, [pc, #400]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c28:	3401      	adds	r4, #1
 8001c2a:	429c      	cmp	r4, r3
 8001c2c:	d045      	beq.n	8001cba <__aeabi_dadd+0x28e>
 8001c2e:	2101      	movs	r1, #1
 8001c30:	4b62      	ldr	r3, [pc, #392]	@ (8001dbc <__aeabi_dadd+0x390>)
 8001c32:	087a      	lsrs	r2, r7, #1
 8001c34:	401e      	ands	r6, r3
 8001c36:	4039      	ands	r1, r7
 8001c38:	430a      	orrs	r2, r1
 8001c3a:	07f7      	lsls	r7, r6, #31
 8001c3c:	4317      	orrs	r7, r2
 8001c3e:	0876      	lsrs	r6, r6, #1
 8001c40:	e771      	b.n	8001b26 <__aeabi_dadd+0xfa>
 8001c42:	001f      	movs	r7, r3
 8001c44:	4317      	orrs	r7, r2
 8001c46:	d100      	bne.n	8001c4a <__aeabi_dadd+0x21e>
 8001c48:	e0ad      	b.n	8001da6 <__aeabi_dadd+0x37a>
 8001c4a:	1e4f      	subs	r7, r1, #1
 8001c4c:	46bc      	mov	ip, r7
 8001c4e:	2901      	cmp	r1, #1
 8001c50:	d100      	bne.n	8001c54 <__aeabi_dadd+0x228>
 8001c52:	e182      	b.n	8001f5a <__aeabi_dadd+0x52e>
 8001c54:	4f58      	ldr	r7, [pc, #352]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001c56:	42b9      	cmp	r1, r7
 8001c58:	d100      	bne.n	8001c5c <__aeabi_dadd+0x230>
 8001c5a:	e190      	b.n	8001f7e <__aeabi_dadd+0x552>
 8001c5c:	4661      	mov	r1, ip
 8001c5e:	2701      	movs	r7, #1
 8001c60:	2938      	cmp	r1, #56	@ 0x38
 8001c62:	dd00      	ble.n	8001c66 <__aeabi_dadd+0x23a>
 8001c64:	e72e      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001c66:	e718      	b.n	8001a9a <__aeabi_dadd+0x6e>
 8001c68:	4f55      	ldr	r7, [pc, #340]	@ (8001dc0 <__aeabi_dadd+0x394>)
 8001c6a:	1c61      	adds	r1, r4, #1
 8001c6c:	4239      	tst	r1, r7
 8001c6e:	d000      	beq.n	8001c72 <__aeabi_dadd+0x246>
 8001c70:	e0d0      	b.n	8001e14 <__aeabi_dadd+0x3e8>
 8001c72:	0031      	movs	r1, r6
 8001c74:	4648      	mov	r0, r9
 8001c76:	001f      	movs	r7, r3
 8001c78:	4301      	orrs	r1, r0
 8001c7a:	4317      	orrs	r7, r2
 8001c7c:	2c00      	cmp	r4, #0
 8001c7e:	d000      	beq.n	8001c82 <__aeabi_dadd+0x256>
 8001c80:	e13d      	b.n	8001efe <__aeabi_dadd+0x4d2>
 8001c82:	2900      	cmp	r1, #0
 8001c84:	d100      	bne.n	8001c88 <__aeabi_dadd+0x25c>
 8001c86:	e1bc      	b.n	8002002 <__aeabi_dadd+0x5d6>
 8001c88:	2f00      	cmp	r7, #0
 8001c8a:	d000      	beq.n	8001c8e <__aeabi_dadd+0x262>
 8001c8c:	e1bf      	b.n	800200e <__aeabi_dadd+0x5e2>
 8001c8e:	464b      	mov	r3, r9
 8001c90:	2100      	movs	r1, #0
 8001c92:	08d8      	lsrs	r0, r3, #3
 8001c94:	0777      	lsls	r7, r6, #29
 8001c96:	4307      	orrs	r7, r0
 8001c98:	08f0      	lsrs	r0, r6, #3
 8001c9a:	0306      	lsls	r6, r0, #12
 8001c9c:	054c      	lsls	r4, r1, #21
 8001c9e:	0b36      	lsrs	r6, r6, #12
 8001ca0:	0d64      	lsrs	r4, r4, #21
 8001ca2:	e00c      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001ca4:	4f44      	ldr	r7, [pc, #272]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ca6:	42bc      	cmp	r4, r7
 8001ca8:	d100      	bne.n	8001cac <__aeabi_dadd+0x280>
 8001caa:	e08b      	b.n	8001dc4 <__aeabi_dadd+0x398>
 8001cac:	2701      	movs	r7, #1
 8001cae:	2938      	cmp	r1, #56	@ 0x38
 8001cb0:	dcb2      	bgt.n	8001c18 <__aeabi_dadd+0x1ec>
 8001cb2:	2780      	movs	r7, #128	@ 0x80
 8001cb4:	043f      	lsls	r7, r7, #16
 8001cb6:	433b      	orrs	r3, r7
 8001cb8:	e79c      	b.n	8001bf4 <__aeabi_dadd+0x1c8>
 8001cba:	2600      	movs	r6, #0
 8001cbc:	2700      	movs	r7, #0
 8001cbe:	0524      	lsls	r4, r4, #20
 8001cc0:	4334      	orrs	r4, r6
 8001cc2:	07ed      	lsls	r5, r5, #31
 8001cc4:	432c      	orrs	r4, r5
 8001cc6:	0038      	movs	r0, r7
 8001cc8:	0021      	movs	r1, r4
 8001cca:	b002      	add	sp, #8
 8001ccc:	bce0      	pop	{r5, r6, r7}
 8001cce:	46ba      	mov	sl, r7
 8001cd0:	46b1      	mov	r9, r6
 8001cd2:	46a8      	mov	r8, r5
 8001cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001cd6:	077b      	lsls	r3, r7, #29
 8001cd8:	d004      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001cda:	230f      	movs	r3, #15
 8001cdc:	403b      	ands	r3, r7
 8001cde:	2b04      	cmp	r3, #4
 8001ce0:	d000      	beq.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001ce2:	e728      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001ce4:	08f8      	lsrs	r0, r7, #3
 8001ce6:	4b34      	ldr	r3, [pc, #208]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001ce8:	0777      	lsls	r7, r6, #29
 8001cea:	4307      	orrs	r7, r0
 8001cec:	08f0      	lsrs	r0, r6, #3
 8001cee:	429c      	cmp	r4, r3
 8001cf0:	d000      	beq.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001cf2:	e24a      	b.n	800218a <__aeabi_dadd+0x75e>
 8001cf4:	003b      	movs	r3, r7
 8001cf6:	4303      	orrs	r3, r0
 8001cf8:	d059      	beq.n	8001dae <__aeabi_dadd+0x382>
 8001cfa:	2680      	movs	r6, #128	@ 0x80
 8001cfc:	0336      	lsls	r6, r6, #12
 8001cfe:	4306      	orrs	r6, r0
 8001d00:	0336      	lsls	r6, r6, #12
 8001d02:	4c2d      	ldr	r4, [pc, #180]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d04:	0b36      	lsrs	r6, r6, #12
 8001d06:	e7da      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001d08:	2900      	cmp	r1, #0
 8001d0a:	d061      	beq.n	8001dd0 <__aeabi_dadd+0x3a4>
 8001d0c:	4641      	mov	r1, r8
 8001d0e:	1b09      	subs	r1, r1, r4
 8001d10:	2c00      	cmp	r4, #0
 8001d12:	d100      	bne.n	8001d16 <__aeabi_dadd+0x2ea>
 8001d14:	e0b9      	b.n	8001e8a <__aeabi_dadd+0x45e>
 8001d16:	4c28      	ldr	r4, [pc, #160]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001d18:	45a0      	cmp	r8, r4
 8001d1a:	d100      	bne.n	8001d1e <__aeabi_dadd+0x2f2>
 8001d1c:	e1a5      	b.n	800206a <__aeabi_dadd+0x63e>
 8001d1e:	2701      	movs	r7, #1
 8001d20:	2938      	cmp	r1, #56	@ 0x38
 8001d22:	dc13      	bgt.n	8001d4c <__aeabi_dadd+0x320>
 8001d24:	2480      	movs	r4, #128	@ 0x80
 8001d26:	0424      	lsls	r4, r4, #16
 8001d28:	4326      	orrs	r6, r4
 8001d2a:	291f      	cmp	r1, #31
 8001d2c:	dd00      	ble.n	8001d30 <__aeabi_dadd+0x304>
 8001d2e:	e1c8      	b.n	80020c2 <__aeabi_dadd+0x696>
 8001d30:	2420      	movs	r4, #32
 8001d32:	0037      	movs	r7, r6
 8001d34:	4648      	mov	r0, r9
 8001d36:	1a64      	subs	r4, r4, r1
 8001d38:	40a7      	lsls	r7, r4
 8001d3a:	40c8      	lsrs	r0, r1
 8001d3c:	4307      	orrs	r7, r0
 8001d3e:	4648      	mov	r0, r9
 8001d40:	40a0      	lsls	r0, r4
 8001d42:	40ce      	lsrs	r6, r1
 8001d44:	1e44      	subs	r4, r0, #1
 8001d46:	41a0      	sbcs	r0, r4
 8001d48:	199b      	adds	r3, r3, r6
 8001d4a:	4307      	orrs	r7, r0
 8001d4c:	18bf      	adds	r7, r7, r2
 8001d4e:	4297      	cmp	r7, r2
 8001d50:	4192      	sbcs	r2, r2
 8001d52:	4252      	negs	r2, r2
 8001d54:	4644      	mov	r4, r8
 8001d56:	18d6      	adds	r6, r2, r3
 8001d58:	e763      	b.n	8001c22 <__aeabi_dadd+0x1f6>
 8001d5a:	0038      	movs	r0, r7
 8001d5c:	f7fe fbe8 	bl	8000530 <__clzsi2>
 8001d60:	0003      	movs	r3, r0
 8001d62:	3318      	adds	r3, #24
 8001d64:	2b1f      	cmp	r3, #31
 8001d66:	dc00      	bgt.n	8001d6a <__aeabi_dadd+0x33e>
 8001d68:	e6bf      	b.n	8001aea <__aeabi_dadd+0xbe>
 8001d6a:	003a      	movs	r2, r7
 8001d6c:	3808      	subs	r0, #8
 8001d6e:	4082      	lsls	r2, r0
 8001d70:	429c      	cmp	r4, r3
 8001d72:	dd00      	ble.n	8001d76 <__aeabi_dadd+0x34a>
 8001d74:	e083      	b.n	8001e7e <__aeabi_dadd+0x452>
 8001d76:	1b1b      	subs	r3, r3, r4
 8001d78:	1c58      	adds	r0, r3, #1
 8001d7a:	281f      	cmp	r0, #31
 8001d7c:	dc00      	bgt.n	8001d80 <__aeabi_dadd+0x354>
 8001d7e:	e1b4      	b.n	80020ea <__aeabi_dadd+0x6be>
 8001d80:	0017      	movs	r7, r2
 8001d82:	3b1f      	subs	r3, #31
 8001d84:	40df      	lsrs	r7, r3
 8001d86:	2820      	cmp	r0, #32
 8001d88:	d005      	beq.n	8001d96 <__aeabi_dadd+0x36a>
 8001d8a:	2340      	movs	r3, #64	@ 0x40
 8001d8c:	1a1b      	subs	r3, r3, r0
 8001d8e:	409a      	lsls	r2, r3
 8001d90:	1e53      	subs	r3, r2, #1
 8001d92:	419a      	sbcs	r2, r3
 8001d94:	4317      	orrs	r7, r2
 8001d96:	2400      	movs	r4, #0
 8001d98:	2f00      	cmp	r7, #0
 8001d9a:	d00a      	beq.n	8001db2 <__aeabi_dadd+0x386>
 8001d9c:	077b      	lsls	r3, r7, #29
 8001d9e:	d000      	beq.n	8001da2 <__aeabi_dadd+0x376>
 8001da0:	e6c4      	b.n	8001b2c <__aeabi_dadd+0x100>
 8001da2:	0026      	movs	r6, r4
 8001da4:	e79e      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001da6:	464b      	mov	r3, r9
 8001da8:	000c      	movs	r4, r1
 8001daa:	08d8      	lsrs	r0, r3, #3
 8001dac:	e79b      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001dae:	2700      	movs	r7, #0
 8001db0:	4c01      	ldr	r4, [pc, #4]	@ (8001db8 <__aeabi_dadd+0x38c>)
 8001db2:	2600      	movs	r6, #0
 8001db4:	e783      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001db6:	46c0      	nop			@ (mov r8, r8)
 8001db8:	000007ff 	.word	0x000007ff
 8001dbc:	ff7fffff 	.word	0xff7fffff
 8001dc0:	000007fe 	.word	0x000007fe
 8001dc4:	464b      	mov	r3, r9
 8001dc6:	0777      	lsls	r7, r6, #29
 8001dc8:	08d8      	lsrs	r0, r3, #3
 8001dca:	4307      	orrs	r7, r0
 8001dcc:	08f0      	lsrs	r0, r6, #3
 8001dce:	e791      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001dd0:	4fcd      	ldr	r7, [pc, #820]	@ (8002108 <__aeabi_dadd+0x6dc>)
 8001dd2:	1c61      	adds	r1, r4, #1
 8001dd4:	4239      	tst	r1, r7
 8001dd6:	d16b      	bne.n	8001eb0 <__aeabi_dadd+0x484>
 8001dd8:	0031      	movs	r1, r6
 8001dda:	4648      	mov	r0, r9
 8001ddc:	4301      	orrs	r1, r0
 8001dde:	2c00      	cmp	r4, #0
 8001de0:	d000      	beq.n	8001de4 <__aeabi_dadd+0x3b8>
 8001de2:	e14b      	b.n	800207c <__aeabi_dadd+0x650>
 8001de4:	001f      	movs	r7, r3
 8001de6:	4317      	orrs	r7, r2
 8001de8:	2900      	cmp	r1, #0
 8001dea:	d100      	bne.n	8001dee <__aeabi_dadd+0x3c2>
 8001dec:	e181      	b.n	80020f2 <__aeabi_dadd+0x6c6>
 8001dee:	2f00      	cmp	r7, #0
 8001df0:	d100      	bne.n	8001df4 <__aeabi_dadd+0x3c8>
 8001df2:	e74c      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001df4:	444a      	add	r2, r9
 8001df6:	454a      	cmp	r2, r9
 8001df8:	4180      	sbcs	r0, r0
 8001dfa:	18f6      	adds	r6, r6, r3
 8001dfc:	4240      	negs	r0, r0
 8001dfe:	1836      	adds	r6, r6, r0
 8001e00:	0233      	lsls	r3, r6, #8
 8001e02:	d500      	bpl.n	8001e06 <__aeabi_dadd+0x3da>
 8001e04:	e1b0      	b.n	8002168 <__aeabi_dadd+0x73c>
 8001e06:	0017      	movs	r7, r2
 8001e08:	4691      	mov	r9, r2
 8001e0a:	4337      	orrs	r7, r6
 8001e0c:	d000      	beq.n	8001e10 <__aeabi_dadd+0x3e4>
 8001e0e:	e73e      	b.n	8001c8e <__aeabi_dadd+0x262>
 8001e10:	2600      	movs	r6, #0
 8001e12:	e754      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001e14:	4649      	mov	r1, r9
 8001e16:	1a89      	subs	r1, r1, r2
 8001e18:	4688      	mov	r8, r1
 8001e1a:	45c1      	cmp	r9, r8
 8001e1c:	41bf      	sbcs	r7, r7
 8001e1e:	1af1      	subs	r1, r6, r3
 8001e20:	427f      	negs	r7, r7
 8001e22:	1bc9      	subs	r1, r1, r7
 8001e24:	020f      	lsls	r7, r1, #8
 8001e26:	d461      	bmi.n	8001eec <__aeabi_dadd+0x4c0>
 8001e28:	4647      	mov	r7, r8
 8001e2a:	430f      	orrs	r7, r1
 8001e2c:	d100      	bne.n	8001e30 <__aeabi_dadd+0x404>
 8001e2e:	e0bd      	b.n	8001fac <__aeabi_dadd+0x580>
 8001e30:	000e      	movs	r6, r1
 8001e32:	4647      	mov	r7, r8
 8001e34:	e651      	b.n	8001ada <__aeabi_dadd+0xae>
 8001e36:	4cb5      	ldr	r4, [pc, #724]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e38:	45a0      	cmp	r8, r4
 8001e3a:	d100      	bne.n	8001e3e <__aeabi_dadd+0x412>
 8001e3c:	e100      	b.n	8002040 <__aeabi_dadd+0x614>
 8001e3e:	2701      	movs	r7, #1
 8001e40:	2938      	cmp	r1, #56	@ 0x38
 8001e42:	dd00      	ble.n	8001e46 <__aeabi_dadd+0x41a>
 8001e44:	e6b8      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001e46:	2480      	movs	r4, #128	@ 0x80
 8001e48:	0424      	lsls	r4, r4, #16
 8001e4a:	4326      	orrs	r6, r4
 8001e4c:	e6a3      	b.n	8001b96 <__aeabi_dadd+0x16a>
 8001e4e:	4eb0      	ldr	r6, [pc, #704]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e50:	1ae4      	subs	r4, r4, r3
 8001e52:	4016      	ands	r6, r2
 8001e54:	077b      	lsls	r3, r7, #29
 8001e56:	d000      	beq.n	8001e5a <__aeabi_dadd+0x42e>
 8001e58:	e73f      	b.n	8001cda <__aeabi_dadd+0x2ae>
 8001e5a:	e743      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001e5c:	000f      	movs	r7, r1
 8001e5e:	0018      	movs	r0, r3
 8001e60:	3f20      	subs	r7, #32
 8001e62:	40f8      	lsrs	r0, r7
 8001e64:	4684      	mov	ip, r0
 8001e66:	2920      	cmp	r1, #32
 8001e68:	d003      	beq.n	8001e72 <__aeabi_dadd+0x446>
 8001e6a:	2740      	movs	r7, #64	@ 0x40
 8001e6c:	1a79      	subs	r1, r7, r1
 8001e6e:	408b      	lsls	r3, r1
 8001e70:	431a      	orrs	r2, r3
 8001e72:	1e53      	subs	r3, r2, #1
 8001e74:	419a      	sbcs	r2, r3
 8001e76:	4663      	mov	r3, ip
 8001e78:	0017      	movs	r7, r2
 8001e7a:	431f      	orrs	r7, r3
 8001e7c:	e622      	b.n	8001ac4 <__aeabi_dadd+0x98>
 8001e7e:	48a4      	ldr	r0, [pc, #656]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001e80:	1ae1      	subs	r1, r4, r3
 8001e82:	4010      	ands	r0, r2
 8001e84:	0747      	lsls	r7, r0, #29
 8001e86:	08c0      	lsrs	r0, r0, #3
 8001e88:	e707      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001e8a:	0034      	movs	r4, r6
 8001e8c:	4648      	mov	r0, r9
 8001e8e:	4304      	orrs	r4, r0
 8001e90:	d100      	bne.n	8001e94 <__aeabi_dadd+0x468>
 8001e92:	e0fa      	b.n	800208a <__aeabi_dadd+0x65e>
 8001e94:	1e4c      	subs	r4, r1, #1
 8001e96:	2901      	cmp	r1, #1
 8001e98:	d100      	bne.n	8001e9c <__aeabi_dadd+0x470>
 8001e9a:	e0d7      	b.n	800204c <__aeabi_dadd+0x620>
 8001e9c:	4f9b      	ldr	r7, [pc, #620]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001e9e:	42b9      	cmp	r1, r7
 8001ea0:	d100      	bne.n	8001ea4 <__aeabi_dadd+0x478>
 8001ea2:	e0e2      	b.n	800206a <__aeabi_dadd+0x63e>
 8001ea4:	2701      	movs	r7, #1
 8001ea6:	2c38      	cmp	r4, #56	@ 0x38
 8001ea8:	dd00      	ble.n	8001eac <__aeabi_dadd+0x480>
 8001eaa:	e74f      	b.n	8001d4c <__aeabi_dadd+0x320>
 8001eac:	0021      	movs	r1, r4
 8001eae:	e73c      	b.n	8001d2a <__aeabi_dadd+0x2fe>
 8001eb0:	4c96      	ldr	r4, [pc, #600]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001eb2:	42a1      	cmp	r1, r4
 8001eb4:	d100      	bne.n	8001eb8 <__aeabi_dadd+0x48c>
 8001eb6:	e0dd      	b.n	8002074 <__aeabi_dadd+0x648>
 8001eb8:	444a      	add	r2, r9
 8001eba:	454a      	cmp	r2, r9
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	18f3      	adds	r3, r6, r3
 8001ec0:	4240      	negs	r0, r0
 8001ec2:	1818      	adds	r0, r3, r0
 8001ec4:	07c7      	lsls	r7, r0, #31
 8001ec6:	0852      	lsrs	r2, r2, #1
 8001ec8:	4317      	orrs	r7, r2
 8001eca:	0846      	lsrs	r6, r0, #1
 8001ecc:	0752      	lsls	r2, r2, #29
 8001ece:	d005      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001ed0:	220f      	movs	r2, #15
 8001ed2:	000c      	movs	r4, r1
 8001ed4:	403a      	ands	r2, r7
 8001ed6:	2a04      	cmp	r2, #4
 8001ed8:	d000      	beq.n	8001edc <__aeabi_dadd+0x4b0>
 8001eda:	e62c      	b.n	8001b36 <__aeabi_dadd+0x10a>
 8001edc:	0776      	lsls	r6, r6, #29
 8001ede:	08ff      	lsrs	r7, r7, #3
 8001ee0:	4337      	orrs	r7, r6
 8001ee2:	0900      	lsrs	r0, r0, #4
 8001ee4:	e6d9      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001ee6:	2700      	movs	r7, #0
 8001ee8:	2600      	movs	r6, #0
 8001eea:	e6e8      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001eec:	4649      	mov	r1, r9
 8001eee:	1a57      	subs	r7, r2, r1
 8001ef0:	42ba      	cmp	r2, r7
 8001ef2:	4192      	sbcs	r2, r2
 8001ef4:	1b9e      	subs	r6, r3, r6
 8001ef6:	4252      	negs	r2, r2
 8001ef8:	4665      	mov	r5, ip
 8001efa:	1ab6      	subs	r6, r6, r2
 8001efc:	e5ed      	b.n	8001ada <__aeabi_dadd+0xae>
 8001efe:	2900      	cmp	r1, #0
 8001f00:	d000      	beq.n	8001f04 <__aeabi_dadd+0x4d8>
 8001f02:	e0c6      	b.n	8002092 <__aeabi_dadd+0x666>
 8001f04:	2f00      	cmp	r7, #0
 8001f06:	d167      	bne.n	8001fd8 <__aeabi_dadd+0x5ac>
 8001f08:	2680      	movs	r6, #128	@ 0x80
 8001f0a:	2500      	movs	r5, #0
 8001f0c:	4c7f      	ldr	r4, [pc, #508]	@ (800210c <__aeabi_dadd+0x6e0>)
 8001f0e:	0336      	lsls	r6, r6, #12
 8001f10:	e6d5      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001f12:	4665      	mov	r5, ip
 8001f14:	000c      	movs	r4, r1
 8001f16:	001e      	movs	r6, r3
 8001f18:	08d0      	lsrs	r0, r2, #3
 8001f1a:	e6e4      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8001f1c:	444a      	add	r2, r9
 8001f1e:	454a      	cmp	r2, r9
 8001f20:	4180      	sbcs	r0, r0
 8001f22:	18f3      	adds	r3, r6, r3
 8001f24:	4240      	negs	r0, r0
 8001f26:	1818      	adds	r0, r3, r0
 8001f28:	0011      	movs	r1, r2
 8001f2a:	0203      	lsls	r3, r0, #8
 8001f2c:	d400      	bmi.n	8001f30 <__aeabi_dadd+0x504>
 8001f2e:	e096      	b.n	800205e <__aeabi_dadd+0x632>
 8001f30:	4b77      	ldr	r3, [pc, #476]	@ (8002110 <__aeabi_dadd+0x6e4>)
 8001f32:	0849      	lsrs	r1, r1, #1
 8001f34:	4018      	ands	r0, r3
 8001f36:	07c3      	lsls	r3, r0, #31
 8001f38:	430b      	orrs	r3, r1
 8001f3a:	0844      	lsrs	r4, r0, #1
 8001f3c:	0749      	lsls	r1, r1, #29
 8001f3e:	d100      	bne.n	8001f42 <__aeabi_dadd+0x516>
 8001f40:	e129      	b.n	8002196 <__aeabi_dadd+0x76a>
 8001f42:	220f      	movs	r2, #15
 8001f44:	401a      	ands	r2, r3
 8001f46:	2a04      	cmp	r2, #4
 8001f48:	d100      	bne.n	8001f4c <__aeabi_dadd+0x520>
 8001f4a:	e0ea      	b.n	8002122 <__aeabi_dadd+0x6f6>
 8001f4c:	1d1f      	adds	r7, r3, #4
 8001f4e:	429f      	cmp	r7, r3
 8001f50:	41b6      	sbcs	r6, r6
 8001f52:	4276      	negs	r6, r6
 8001f54:	1936      	adds	r6, r6, r4
 8001f56:	2402      	movs	r4, #2
 8001f58:	e6c4      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8001f5a:	4649      	mov	r1, r9
 8001f5c:	1a8f      	subs	r7, r1, r2
 8001f5e:	45b9      	cmp	r9, r7
 8001f60:	4180      	sbcs	r0, r0
 8001f62:	1af6      	subs	r6, r6, r3
 8001f64:	4240      	negs	r0, r0
 8001f66:	1a36      	subs	r6, r6, r0
 8001f68:	0233      	lsls	r3, r6, #8
 8001f6a:	d406      	bmi.n	8001f7a <__aeabi_dadd+0x54e>
 8001f6c:	0773      	lsls	r3, r6, #29
 8001f6e:	08ff      	lsrs	r7, r7, #3
 8001f70:	2101      	movs	r1, #1
 8001f72:	431f      	orrs	r7, r3
 8001f74:	08f0      	lsrs	r0, r6, #3
 8001f76:	e690      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8001f78:	4665      	mov	r5, ip
 8001f7a:	2401      	movs	r4, #1
 8001f7c:	e5ab      	b.n	8001ad6 <__aeabi_dadd+0xaa>
 8001f7e:	464b      	mov	r3, r9
 8001f80:	0777      	lsls	r7, r6, #29
 8001f82:	08d8      	lsrs	r0, r3, #3
 8001f84:	4307      	orrs	r7, r0
 8001f86:	08f0      	lsrs	r0, r6, #3
 8001f88:	e6b4      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001f8a:	000f      	movs	r7, r1
 8001f8c:	0018      	movs	r0, r3
 8001f8e:	3f20      	subs	r7, #32
 8001f90:	40f8      	lsrs	r0, r7
 8001f92:	4684      	mov	ip, r0
 8001f94:	2920      	cmp	r1, #32
 8001f96:	d003      	beq.n	8001fa0 <__aeabi_dadd+0x574>
 8001f98:	2740      	movs	r7, #64	@ 0x40
 8001f9a:	1a79      	subs	r1, r7, r1
 8001f9c:	408b      	lsls	r3, r1
 8001f9e:	431a      	orrs	r2, r3
 8001fa0:	1e53      	subs	r3, r2, #1
 8001fa2:	419a      	sbcs	r2, r3
 8001fa4:	4663      	mov	r3, ip
 8001fa6:	0017      	movs	r7, r2
 8001fa8:	431f      	orrs	r7, r3
 8001faa:	e635      	b.n	8001c18 <__aeabi_dadd+0x1ec>
 8001fac:	2500      	movs	r5, #0
 8001fae:	2400      	movs	r4, #0
 8001fb0:	2600      	movs	r6, #0
 8001fb2:	e684      	b.n	8001cbe <__aeabi_dadd+0x292>
 8001fb4:	000c      	movs	r4, r1
 8001fb6:	0035      	movs	r5, r6
 8001fb8:	3c20      	subs	r4, #32
 8001fba:	40e5      	lsrs	r5, r4
 8001fbc:	2920      	cmp	r1, #32
 8001fbe:	d005      	beq.n	8001fcc <__aeabi_dadd+0x5a0>
 8001fc0:	2440      	movs	r4, #64	@ 0x40
 8001fc2:	1a61      	subs	r1, r4, r1
 8001fc4:	408e      	lsls	r6, r1
 8001fc6:	4649      	mov	r1, r9
 8001fc8:	4331      	orrs	r1, r6
 8001fca:	4689      	mov	r9, r1
 8001fcc:	4648      	mov	r0, r9
 8001fce:	1e41      	subs	r1, r0, #1
 8001fd0:	4188      	sbcs	r0, r1
 8001fd2:	0007      	movs	r7, r0
 8001fd4:	432f      	orrs	r7, r5
 8001fd6:	e5ef      	b.n	8001bb8 <__aeabi_dadd+0x18c>
 8001fd8:	08d2      	lsrs	r2, r2, #3
 8001fda:	075f      	lsls	r7, r3, #29
 8001fdc:	4665      	mov	r5, ip
 8001fde:	4317      	orrs	r7, r2
 8001fe0:	08d8      	lsrs	r0, r3, #3
 8001fe2:	e687      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8001fe4:	1a17      	subs	r7, r2, r0
 8001fe6:	42ba      	cmp	r2, r7
 8001fe8:	4192      	sbcs	r2, r2
 8001fea:	1b9e      	subs	r6, r3, r6
 8001fec:	4252      	negs	r2, r2
 8001fee:	1ab6      	subs	r6, r6, r2
 8001ff0:	0233      	lsls	r3, r6, #8
 8001ff2:	d4c1      	bmi.n	8001f78 <__aeabi_dadd+0x54c>
 8001ff4:	0773      	lsls	r3, r6, #29
 8001ff6:	08ff      	lsrs	r7, r7, #3
 8001ff8:	4665      	mov	r5, ip
 8001ffa:	2101      	movs	r1, #1
 8001ffc:	431f      	orrs	r7, r3
 8001ffe:	08f0      	lsrs	r0, r6, #3
 8002000:	e64b      	b.n	8001c9a <__aeabi_dadd+0x26e>
 8002002:	2f00      	cmp	r7, #0
 8002004:	d07b      	beq.n	80020fe <__aeabi_dadd+0x6d2>
 8002006:	4665      	mov	r5, ip
 8002008:	001e      	movs	r6, r3
 800200a:	4691      	mov	r9, r2
 800200c:	e63f      	b.n	8001c8e <__aeabi_dadd+0x262>
 800200e:	1a81      	subs	r1, r0, r2
 8002010:	4688      	mov	r8, r1
 8002012:	45c1      	cmp	r9, r8
 8002014:	41a4      	sbcs	r4, r4
 8002016:	1af1      	subs	r1, r6, r3
 8002018:	4264      	negs	r4, r4
 800201a:	1b09      	subs	r1, r1, r4
 800201c:	2480      	movs	r4, #128	@ 0x80
 800201e:	0424      	lsls	r4, r4, #16
 8002020:	4221      	tst	r1, r4
 8002022:	d077      	beq.n	8002114 <__aeabi_dadd+0x6e8>
 8002024:	1a10      	subs	r0, r2, r0
 8002026:	4282      	cmp	r2, r0
 8002028:	4192      	sbcs	r2, r2
 800202a:	0007      	movs	r7, r0
 800202c:	1b9e      	subs	r6, r3, r6
 800202e:	4252      	negs	r2, r2
 8002030:	1ab6      	subs	r6, r6, r2
 8002032:	4337      	orrs	r7, r6
 8002034:	d000      	beq.n	8002038 <__aeabi_dadd+0x60c>
 8002036:	e0a0      	b.n	800217a <__aeabi_dadd+0x74e>
 8002038:	4665      	mov	r5, ip
 800203a:	2400      	movs	r4, #0
 800203c:	2600      	movs	r6, #0
 800203e:	e63e      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002040:	075f      	lsls	r7, r3, #29
 8002042:	08d2      	lsrs	r2, r2, #3
 8002044:	4665      	mov	r5, ip
 8002046:	4317      	orrs	r7, r2
 8002048:	08d8      	lsrs	r0, r3, #3
 800204a:	e653      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800204c:	1881      	adds	r1, r0, r2
 800204e:	4291      	cmp	r1, r2
 8002050:	4192      	sbcs	r2, r2
 8002052:	18f0      	adds	r0, r6, r3
 8002054:	4252      	negs	r2, r2
 8002056:	1880      	adds	r0, r0, r2
 8002058:	0203      	lsls	r3, r0, #8
 800205a:	d500      	bpl.n	800205e <__aeabi_dadd+0x632>
 800205c:	e768      	b.n	8001f30 <__aeabi_dadd+0x504>
 800205e:	0747      	lsls	r7, r0, #29
 8002060:	08c9      	lsrs	r1, r1, #3
 8002062:	430f      	orrs	r7, r1
 8002064:	08c0      	lsrs	r0, r0, #3
 8002066:	2101      	movs	r1, #1
 8002068:	e617      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800206a:	08d2      	lsrs	r2, r2, #3
 800206c:	075f      	lsls	r7, r3, #29
 800206e:	4317      	orrs	r7, r2
 8002070:	08d8      	lsrs	r0, r3, #3
 8002072:	e63f      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002074:	000c      	movs	r4, r1
 8002076:	2600      	movs	r6, #0
 8002078:	2700      	movs	r7, #0
 800207a:	e620      	b.n	8001cbe <__aeabi_dadd+0x292>
 800207c:	2900      	cmp	r1, #0
 800207e:	d156      	bne.n	800212e <__aeabi_dadd+0x702>
 8002080:	075f      	lsls	r7, r3, #29
 8002082:	08d2      	lsrs	r2, r2, #3
 8002084:	4317      	orrs	r7, r2
 8002086:	08d8      	lsrs	r0, r3, #3
 8002088:	e634      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 800208a:	000c      	movs	r4, r1
 800208c:	001e      	movs	r6, r3
 800208e:	08d0      	lsrs	r0, r2, #3
 8002090:	e629      	b.n	8001ce6 <__aeabi_dadd+0x2ba>
 8002092:	08c1      	lsrs	r1, r0, #3
 8002094:	0770      	lsls	r0, r6, #29
 8002096:	4301      	orrs	r1, r0
 8002098:	08f0      	lsrs	r0, r6, #3
 800209a:	2f00      	cmp	r7, #0
 800209c:	d062      	beq.n	8002164 <__aeabi_dadd+0x738>
 800209e:	2480      	movs	r4, #128	@ 0x80
 80020a0:	0324      	lsls	r4, r4, #12
 80020a2:	4220      	tst	r0, r4
 80020a4:	d007      	beq.n	80020b6 <__aeabi_dadd+0x68a>
 80020a6:	08de      	lsrs	r6, r3, #3
 80020a8:	4226      	tst	r6, r4
 80020aa:	d104      	bne.n	80020b6 <__aeabi_dadd+0x68a>
 80020ac:	4665      	mov	r5, ip
 80020ae:	0030      	movs	r0, r6
 80020b0:	08d1      	lsrs	r1, r2, #3
 80020b2:	075b      	lsls	r3, r3, #29
 80020b4:	4319      	orrs	r1, r3
 80020b6:	0f4f      	lsrs	r7, r1, #29
 80020b8:	00c9      	lsls	r1, r1, #3
 80020ba:	08c9      	lsrs	r1, r1, #3
 80020bc:	077f      	lsls	r7, r7, #29
 80020be:	430f      	orrs	r7, r1
 80020c0:	e618      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 80020c2:	000c      	movs	r4, r1
 80020c4:	0030      	movs	r0, r6
 80020c6:	3c20      	subs	r4, #32
 80020c8:	40e0      	lsrs	r0, r4
 80020ca:	4684      	mov	ip, r0
 80020cc:	2920      	cmp	r1, #32
 80020ce:	d005      	beq.n	80020dc <__aeabi_dadd+0x6b0>
 80020d0:	2440      	movs	r4, #64	@ 0x40
 80020d2:	1a61      	subs	r1, r4, r1
 80020d4:	408e      	lsls	r6, r1
 80020d6:	4649      	mov	r1, r9
 80020d8:	4331      	orrs	r1, r6
 80020da:	4689      	mov	r9, r1
 80020dc:	4648      	mov	r0, r9
 80020de:	1e41      	subs	r1, r0, #1
 80020e0:	4188      	sbcs	r0, r1
 80020e2:	4661      	mov	r1, ip
 80020e4:	0007      	movs	r7, r0
 80020e6:	430f      	orrs	r7, r1
 80020e8:	e630      	b.n	8001d4c <__aeabi_dadd+0x320>
 80020ea:	2120      	movs	r1, #32
 80020ec:	2700      	movs	r7, #0
 80020ee:	1a09      	subs	r1, r1, r0
 80020f0:	e50e      	b.n	8001b10 <__aeabi_dadd+0xe4>
 80020f2:	001e      	movs	r6, r3
 80020f4:	2f00      	cmp	r7, #0
 80020f6:	d000      	beq.n	80020fa <__aeabi_dadd+0x6ce>
 80020f8:	e522      	b.n	8001b40 <__aeabi_dadd+0x114>
 80020fa:	2400      	movs	r4, #0
 80020fc:	e758      	b.n	8001fb0 <__aeabi_dadd+0x584>
 80020fe:	2500      	movs	r5, #0
 8002100:	2400      	movs	r4, #0
 8002102:	2600      	movs	r6, #0
 8002104:	e5db      	b.n	8001cbe <__aeabi_dadd+0x292>
 8002106:	46c0      	nop			@ (mov r8, r8)
 8002108:	000007fe 	.word	0x000007fe
 800210c:	000007ff 	.word	0x000007ff
 8002110:	ff7fffff 	.word	0xff7fffff
 8002114:	4647      	mov	r7, r8
 8002116:	430f      	orrs	r7, r1
 8002118:	d100      	bne.n	800211c <__aeabi_dadd+0x6f0>
 800211a:	e747      	b.n	8001fac <__aeabi_dadd+0x580>
 800211c:	000e      	movs	r6, r1
 800211e:	46c1      	mov	r9, r8
 8002120:	e5b5      	b.n	8001c8e <__aeabi_dadd+0x262>
 8002122:	08df      	lsrs	r7, r3, #3
 8002124:	0764      	lsls	r4, r4, #29
 8002126:	2102      	movs	r1, #2
 8002128:	4327      	orrs	r7, r4
 800212a:	0900      	lsrs	r0, r0, #4
 800212c:	e5b5      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800212e:	0019      	movs	r1, r3
 8002130:	08c0      	lsrs	r0, r0, #3
 8002132:	0777      	lsls	r7, r6, #29
 8002134:	4307      	orrs	r7, r0
 8002136:	4311      	orrs	r1, r2
 8002138:	08f0      	lsrs	r0, r6, #3
 800213a:	2900      	cmp	r1, #0
 800213c:	d100      	bne.n	8002140 <__aeabi_dadd+0x714>
 800213e:	e5d9      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002140:	2180      	movs	r1, #128	@ 0x80
 8002142:	0309      	lsls	r1, r1, #12
 8002144:	4208      	tst	r0, r1
 8002146:	d007      	beq.n	8002158 <__aeabi_dadd+0x72c>
 8002148:	08dc      	lsrs	r4, r3, #3
 800214a:	420c      	tst	r4, r1
 800214c:	d104      	bne.n	8002158 <__aeabi_dadd+0x72c>
 800214e:	08d2      	lsrs	r2, r2, #3
 8002150:	075b      	lsls	r3, r3, #29
 8002152:	431a      	orrs	r2, r3
 8002154:	0017      	movs	r7, r2
 8002156:	0020      	movs	r0, r4
 8002158:	0f7b      	lsrs	r3, r7, #29
 800215a:	00ff      	lsls	r7, r7, #3
 800215c:	08ff      	lsrs	r7, r7, #3
 800215e:	075b      	lsls	r3, r3, #29
 8002160:	431f      	orrs	r7, r3
 8002162:	e5c7      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002164:	000f      	movs	r7, r1
 8002166:	e5c5      	b.n	8001cf4 <__aeabi_dadd+0x2c8>
 8002168:	4b12      	ldr	r3, [pc, #72]	@ (80021b4 <__aeabi_dadd+0x788>)
 800216a:	08d2      	lsrs	r2, r2, #3
 800216c:	4033      	ands	r3, r6
 800216e:	075f      	lsls	r7, r3, #29
 8002170:	025b      	lsls	r3, r3, #9
 8002172:	2401      	movs	r4, #1
 8002174:	4317      	orrs	r7, r2
 8002176:	0b1e      	lsrs	r6, r3, #12
 8002178:	e5a1      	b.n	8001cbe <__aeabi_dadd+0x292>
 800217a:	4226      	tst	r6, r4
 800217c:	d012      	beq.n	80021a4 <__aeabi_dadd+0x778>
 800217e:	4b0d      	ldr	r3, [pc, #52]	@ (80021b4 <__aeabi_dadd+0x788>)
 8002180:	4665      	mov	r5, ip
 8002182:	0002      	movs	r2, r0
 8002184:	2401      	movs	r4, #1
 8002186:	401e      	ands	r6, r3
 8002188:	e4e6      	b.n	8001b58 <__aeabi_dadd+0x12c>
 800218a:	0021      	movs	r1, r4
 800218c:	e585      	b.n	8001c9a <__aeabi_dadd+0x26e>
 800218e:	0017      	movs	r7, r2
 8002190:	e5a8      	b.n	8001ce4 <__aeabi_dadd+0x2b8>
 8002192:	003a      	movs	r2, r7
 8002194:	e4d4      	b.n	8001b40 <__aeabi_dadd+0x114>
 8002196:	08db      	lsrs	r3, r3, #3
 8002198:	0764      	lsls	r4, r4, #29
 800219a:	431c      	orrs	r4, r3
 800219c:	0027      	movs	r7, r4
 800219e:	2102      	movs	r1, #2
 80021a0:	0900      	lsrs	r0, r0, #4
 80021a2:	e57a      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021a4:	08c0      	lsrs	r0, r0, #3
 80021a6:	0777      	lsls	r7, r6, #29
 80021a8:	4307      	orrs	r7, r0
 80021aa:	4665      	mov	r5, ip
 80021ac:	2100      	movs	r1, #0
 80021ae:	08f0      	lsrs	r0, r6, #3
 80021b0:	e573      	b.n	8001c9a <__aeabi_dadd+0x26e>
 80021b2:	46c0      	nop			@ (mov r8, r8)
 80021b4:	ff7fffff 	.word	0xff7fffff

080021b8 <__aeabi_ddiv>:
 80021b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021ba:	46de      	mov	lr, fp
 80021bc:	4645      	mov	r5, r8
 80021be:	4657      	mov	r7, sl
 80021c0:	464e      	mov	r6, r9
 80021c2:	b5e0      	push	{r5, r6, r7, lr}
 80021c4:	b087      	sub	sp, #28
 80021c6:	9200      	str	r2, [sp, #0]
 80021c8:	9301      	str	r3, [sp, #4]
 80021ca:	030b      	lsls	r3, r1, #12
 80021cc:	0b1b      	lsrs	r3, r3, #12
 80021ce:	469b      	mov	fp, r3
 80021d0:	0fca      	lsrs	r2, r1, #31
 80021d2:	004b      	lsls	r3, r1, #1
 80021d4:	0004      	movs	r4, r0
 80021d6:	4680      	mov	r8, r0
 80021d8:	0d5b      	lsrs	r3, r3, #21
 80021da:	9202      	str	r2, [sp, #8]
 80021dc:	d100      	bne.n	80021e0 <__aeabi_ddiv+0x28>
 80021de:	e098      	b.n	8002312 <__aeabi_ddiv+0x15a>
 80021e0:	4a7c      	ldr	r2, [pc, #496]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d037      	beq.n	8002256 <__aeabi_ddiv+0x9e>
 80021e6:	4659      	mov	r1, fp
 80021e8:	0f42      	lsrs	r2, r0, #29
 80021ea:	00c9      	lsls	r1, r1, #3
 80021ec:	430a      	orrs	r2, r1
 80021ee:	2180      	movs	r1, #128	@ 0x80
 80021f0:	0409      	lsls	r1, r1, #16
 80021f2:	4311      	orrs	r1, r2
 80021f4:	00c2      	lsls	r2, r0, #3
 80021f6:	4690      	mov	r8, r2
 80021f8:	4a77      	ldr	r2, [pc, #476]	@ (80023d8 <__aeabi_ddiv+0x220>)
 80021fa:	4689      	mov	r9, r1
 80021fc:	4692      	mov	sl, r2
 80021fe:	449a      	add	sl, r3
 8002200:	2300      	movs	r3, #0
 8002202:	2400      	movs	r4, #0
 8002204:	9303      	str	r3, [sp, #12]
 8002206:	9e00      	ldr	r6, [sp, #0]
 8002208:	9f01      	ldr	r7, [sp, #4]
 800220a:	033b      	lsls	r3, r7, #12
 800220c:	0b1b      	lsrs	r3, r3, #12
 800220e:	469b      	mov	fp, r3
 8002210:	007b      	lsls	r3, r7, #1
 8002212:	0030      	movs	r0, r6
 8002214:	0d5b      	lsrs	r3, r3, #21
 8002216:	0ffd      	lsrs	r5, r7, #31
 8002218:	2b00      	cmp	r3, #0
 800221a:	d059      	beq.n	80022d0 <__aeabi_ddiv+0x118>
 800221c:	4a6d      	ldr	r2, [pc, #436]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 800221e:	4293      	cmp	r3, r2
 8002220:	d048      	beq.n	80022b4 <__aeabi_ddiv+0xfc>
 8002222:	4659      	mov	r1, fp
 8002224:	0f72      	lsrs	r2, r6, #29
 8002226:	00c9      	lsls	r1, r1, #3
 8002228:	430a      	orrs	r2, r1
 800222a:	2180      	movs	r1, #128	@ 0x80
 800222c:	0409      	lsls	r1, r1, #16
 800222e:	4311      	orrs	r1, r2
 8002230:	468b      	mov	fp, r1
 8002232:	4969      	ldr	r1, [pc, #420]	@ (80023d8 <__aeabi_ddiv+0x220>)
 8002234:	00f2      	lsls	r2, r6, #3
 8002236:	468c      	mov	ip, r1
 8002238:	4651      	mov	r1, sl
 800223a:	4463      	add	r3, ip
 800223c:	1acb      	subs	r3, r1, r3
 800223e:	469a      	mov	sl, r3
 8002240:	2100      	movs	r1, #0
 8002242:	9e02      	ldr	r6, [sp, #8]
 8002244:	406e      	eors	r6, r5
 8002246:	b2f6      	uxtb	r6, r6
 8002248:	2c0f      	cmp	r4, #15
 800224a:	d900      	bls.n	800224e <__aeabi_ddiv+0x96>
 800224c:	e0ce      	b.n	80023ec <__aeabi_ddiv+0x234>
 800224e:	4b63      	ldr	r3, [pc, #396]	@ (80023dc <__aeabi_ddiv+0x224>)
 8002250:	00a4      	lsls	r4, r4, #2
 8002252:	591b      	ldr	r3, [r3, r4]
 8002254:	469f      	mov	pc, r3
 8002256:	465a      	mov	r2, fp
 8002258:	4302      	orrs	r2, r0
 800225a:	4691      	mov	r9, r2
 800225c:	d000      	beq.n	8002260 <__aeabi_ddiv+0xa8>
 800225e:	e090      	b.n	8002382 <__aeabi_ddiv+0x1ca>
 8002260:	469a      	mov	sl, r3
 8002262:	2302      	movs	r3, #2
 8002264:	4690      	mov	r8, r2
 8002266:	2408      	movs	r4, #8
 8002268:	9303      	str	r3, [sp, #12]
 800226a:	e7cc      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800226c:	46cb      	mov	fp, r9
 800226e:	4642      	mov	r2, r8
 8002270:	9d02      	ldr	r5, [sp, #8]
 8002272:	9903      	ldr	r1, [sp, #12]
 8002274:	2902      	cmp	r1, #2
 8002276:	d100      	bne.n	800227a <__aeabi_ddiv+0xc2>
 8002278:	e1de      	b.n	8002638 <__aeabi_ddiv+0x480>
 800227a:	2903      	cmp	r1, #3
 800227c:	d100      	bne.n	8002280 <__aeabi_ddiv+0xc8>
 800227e:	e08d      	b.n	800239c <__aeabi_ddiv+0x1e4>
 8002280:	2901      	cmp	r1, #1
 8002282:	d000      	beq.n	8002286 <__aeabi_ddiv+0xce>
 8002284:	e179      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002286:	002e      	movs	r6, r5
 8002288:	2200      	movs	r2, #0
 800228a:	2300      	movs	r3, #0
 800228c:	2400      	movs	r4, #0
 800228e:	4690      	mov	r8, r2
 8002290:	051b      	lsls	r3, r3, #20
 8002292:	4323      	orrs	r3, r4
 8002294:	07f6      	lsls	r6, r6, #31
 8002296:	4333      	orrs	r3, r6
 8002298:	4640      	mov	r0, r8
 800229a:	0019      	movs	r1, r3
 800229c:	b007      	add	sp, #28
 800229e:	bcf0      	pop	{r4, r5, r6, r7}
 80022a0:	46bb      	mov	fp, r7
 80022a2:	46b2      	mov	sl, r6
 80022a4:	46a9      	mov	r9, r5
 80022a6:	46a0      	mov	r8, r4
 80022a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022aa:	2200      	movs	r2, #0
 80022ac:	2400      	movs	r4, #0
 80022ae:	4690      	mov	r8, r2
 80022b0:	4b48      	ldr	r3, [pc, #288]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80022b2:	e7ed      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80022b4:	465a      	mov	r2, fp
 80022b6:	9b00      	ldr	r3, [sp, #0]
 80022b8:	431a      	orrs	r2, r3
 80022ba:	4b49      	ldr	r3, [pc, #292]	@ (80023e0 <__aeabi_ddiv+0x228>)
 80022bc:	469c      	mov	ip, r3
 80022be:	44e2      	add	sl, ip
 80022c0:	2a00      	cmp	r2, #0
 80022c2:	d159      	bne.n	8002378 <__aeabi_ddiv+0x1c0>
 80022c4:	2302      	movs	r3, #2
 80022c6:	431c      	orrs	r4, r3
 80022c8:	2300      	movs	r3, #0
 80022ca:	2102      	movs	r1, #2
 80022cc:	469b      	mov	fp, r3
 80022ce:	e7b8      	b.n	8002242 <__aeabi_ddiv+0x8a>
 80022d0:	465a      	mov	r2, fp
 80022d2:	9b00      	ldr	r3, [sp, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	d049      	beq.n	800236c <__aeabi_ddiv+0x1b4>
 80022d8:	465b      	mov	r3, fp
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d100      	bne.n	80022e0 <__aeabi_ddiv+0x128>
 80022de:	e19c      	b.n	800261a <__aeabi_ddiv+0x462>
 80022e0:	4658      	mov	r0, fp
 80022e2:	f7fe f925 	bl	8000530 <__clzsi2>
 80022e6:	0002      	movs	r2, r0
 80022e8:	0003      	movs	r3, r0
 80022ea:	3a0b      	subs	r2, #11
 80022ec:	271d      	movs	r7, #29
 80022ee:	9e00      	ldr	r6, [sp, #0]
 80022f0:	1aba      	subs	r2, r7, r2
 80022f2:	0019      	movs	r1, r3
 80022f4:	4658      	mov	r0, fp
 80022f6:	40d6      	lsrs	r6, r2
 80022f8:	3908      	subs	r1, #8
 80022fa:	4088      	lsls	r0, r1
 80022fc:	0032      	movs	r2, r6
 80022fe:	4302      	orrs	r2, r0
 8002300:	4693      	mov	fp, r2
 8002302:	9a00      	ldr	r2, [sp, #0]
 8002304:	408a      	lsls	r2, r1
 8002306:	4937      	ldr	r1, [pc, #220]	@ (80023e4 <__aeabi_ddiv+0x22c>)
 8002308:	4453      	add	r3, sl
 800230a:	468a      	mov	sl, r1
 800230c:	2100      	movs	r1, #0
 800230e:	449a      	add	sl, r3
 8002310:	e797      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002312:	465b      	mov	r3, fp
 8002314:	4303      	orrs	r3, r0
 8002316:	4699      	mov	r9, r3
 8002318:	d021      	beq.n	800235e <__aeabi_ddiv+0x1a6>
 800231a:	465b      	mov	r3, fp
 800231c:	2b00      	cmp	r3, #0
 800231e:	d100      	bne.n	8002322 <__aeabi_ddiv+0x16a>
 8002320:	e169      	b.n	80025f6 <__aeabi_ddiv+0x43e>
 8002322:	4658      	mov	r0, fp
 8002324:	f7fe f904 	bl	8000530 <__clzsi2>
 8002328:	230b      	movs	r3, #11
 800232a:	425b      	negs	r3, r3
 800232c:	469c      	mov	ip, r3
 800232e:	0002      	movs	r2, r0
 8002330:	4484      	add	ip, r0
 8002332:	4666      	mov	r6, ip
 8002334:	231d      	movs	r3, #29
 8002336:	1b9b      	subs	r3, r3, r6
 8002338:	0026      	movs	r6, r4
 800233a:	0011      	movs	r1, r2
 800233c:	4658      	mov	r0, fp
 800233e:	40de      	lsrs	r6, r3
 8002340:	3908      	subs	r1, #8
 8002342:	4088      	lsls	r0, r1
 8002344:	0033      	movs	r3, r6
 8002346:	4303      	orrs	r3, r0
 8002348:	4699      	mov	r9, r3
 800234a:	0023      	movs	r3, r4
 800234c:	408b      	lsls	r3, r1
 800234e:	4698      	mov	r8, r3
 8002350:	4b25      	ldr	r3, [pc, #148]	@ (80023e8 <__aeabi_ddiv+0x230>)
 8002352:	2400      	movs	r4, #0
 8002354:	1a9b      	subs	r3, r3, r2
 8002356:	469a      	mov	sl, r3
 8002358:	2300      	movs	r3, #0
 800235a:	9303      	str	r3, [sp, #12]
 800235c:	e753      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800235e:	2300      	movs	r3, #0
 8002360:	4698      	mov	r8, r3
 8002362:	469a      	mov	sl, r3
 8002364:	3301      	adds	r3, #1
 8002366:	2404      	movs	r4, #4
 8002368:	9303      	str	r3, [sp, #12]
 800236a:	e74c      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800236c:	2301      	movs	r3, #1
 800236e:	431c      	orrs	r4, r3
 8002370:	2300      	movs	r3, #0
 8002372:	2101      	movs	r1, #1
 8002374:	469b      	mov	fp, r3
 8002376:	e764      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002378:	2303      	movs	r3, #3
 800237a:	0032      	movs	r2, r6
 800237c:	2103      	movs	r1, #3
 800237e:	431c      	orrs	r4, r3
 8002380:	e75f      	b.n	8002242 <__aeabi_ddiv+0x8a>
 8002382:	469a      	mov	sl, r3
 8002384:	2303      	movs	r3, #3
 8002386:	46d9      	mov	r9, fp
 8002388:	240c      	movs	r4, #12
 800238a:	9303      	str	r3, [sp, #12]
 800238c:	e73b      	b.n	8002206 <__aeabi_ddiv+0x4e>
 800238e:	2300      	movs	r3, #0
 8002390:	2480      	movs	r4, #128	@ 0x80
 8002392:	4698      	mov	r8, r3
 8002394:	2600      	movs	r6, #0
 8002396:	4b0f      	ldr	r3, [pc, #60]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 8002398:	0324      	lsls	r4, r4, #12
 800239a:	e779      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800239c:	2480      	movs	r4, #128	@ 0x80
 800239e:	465b      	mov	r3, fp
 80023a0:	0324      	lsls	r4, r4, #12
 80023a2:	431c      	orrs	r4, r3
 80023a4:	0324      	lsls	r4, r4, #12
 80023a6:	002e      	movs	r6, r5
 80023a8:	4690      	mov	r8, r2
 80023aa:	4b0a      	ldr	r3, [pc, #40]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ac:	0b24      	lsrs	r4, r4, #12
 80023ae:	e76f      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023b0:	2480      	movs	r4, #128	@ 0x80
 80023b2:	464b      	mov	r3, r9
 80023b4:	0324      	lsls	r4, r4, #12
 80023b6:	4223      	tst	r3, r4
 80023b8:	d002      	beq.n	80023c0 <__aeabi_ddiv+0x208>
 80023ba:	465b      	mov	r3, fp
 80023bc:	4223      	tst	r3, r4
 80023be:	d0f0      	beq.n	80023a2 <__aeabi_ddiv+0x1ea>
 80023c0:	2480      	movs	r4, #128	@ 0x80
 80023c2:	464b      	mov	r3, r9
 80023c4:	0324      	lsls	r4, r4, #12
 80023c6:	431c      	orrs	r4, r3
 80023c8:	0324      	lsls	r4, r4, #12
 80023ca:	9e02      	ldr	r6, [sp, #8]
 80023cc:	4b01      	ldr	r3, [pc, #4]	@ (80023d4 <__aeabi_ddiv+0x21c>)
 80023ce:	0b24      	lsrs	r4, r4, #12
 80023d0:	e75e      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80023d2:	46c0      	nop			@ (mov r8, r8)
 80023d4:	000007ff 	.word	0x000007ff
 80023d8:	fffffc01 	.word	0xfffffc01
 80023dc:	08027948 	.word	0x08027948
 80023e0:	fffff801 	.word	0xfffff801
 80023e4:	000003f3 	.word	0x000003f3
 80023e8:	fffffc0d 	.word	0xfffffc0d
 80023ec:	45cb      	cmp	fp, r9
 80023ee:	d200      	bcs.n	80023f2 <__aeabi_ddiv+0x23a>
 80023f0:	e0f8      	b.n	80025e4 <__aeabi_ddiv+0x42c>
 80023f2:	d100      	bne.n	80023f6 <__aeabi_ddiv+0x23e>
 80023f4:	e0f3      	b.n	80025de <__aeabi_ddiv+0x426>
 80023f6:	2301      	movs	r3, #1
 80023f8:	425b      	negs	r3, r3
 80023fa:	469c      	mov	ip, r3
 80023fc:	4644      	mov	r4, r8
 80023fe:	4648      	mov	r0, r9
 8002400:	2500      	movs	r5, #0
 8002402:	44e2      	add	sl, ip
 8002404:	465b      	mov	r3, fp
 8002406:	0e17      	lsrs	r7, r2, #24
 8002408:	021b      	lsls	r3, r3, #8
 800240a:	431f      	orrs	r7, r3
 800240c:	0c19      	lsrs	r1, r3, #16
 800240e:	043b      	lsls	r3, r7, #16
 8002410:	0212      	lsls	r2, r2, #8
 8002412:	9700      	str	r7, [sp, #0]
 8002414:	0c1f      	lsrs	r7, r3, #16
 8002416:	4691      	mov	r9, r2
 8002418:	9102      	str	r1, [sp, #8]
 800241a:	9703      	str	r7, [sp, #12]
 800241c:	f7fd ff20 	bl	8000260 <__aeabi_uidivmod>
 8002420:	0002      	movs	r2, r0
 8002422:	437a      	muls	r2, r7
 8002424:	040b      	lsls	r3, r1, #16
 8002426:	0c21      	lsrs	r1, r4, #16
 8002428:	4680      	mov	r8, r0
 800242a:	4319      	orrs	r1, r3
 800242c:	428a      	cmp	r2, r1
 800242e:	d909      	bls.n	8002444 <__aeabi_ddiv+0x28c>
 8002430:	9f00      	ldr	r7, [sp, #0]
 8002432:	2301      	movs	r3, #1
 8002434:	46bc      	mov	ip, r7
 8002436:	425b      	negs	r3, r3
 8002438:	4461      	add	r1, ip
 800243a:	469c      	mov	ip, r3
 800243c:	44e0      	add	r8, ip
 800243e:	428f      	cmp	r7, r1
 8002440:	d800      	bhi.n	8002444 <__aeabi_ddiv+0x28c>
 8002442:	e15c      	b.n	80026fe <__aeabi_ddiv+0x546>
 8002444:	1a88      	subs	r0, r1, r2
 8002446:	9902      	ldr	r1, [sp, #8]
 8002448:	f7fd ff0a 	bl	8000260 <__aeabi_uidivmod>
 800244c:	9a03      	ldr	r2, [sp, #12]
 800244e:	0424      	lsls	r4, r4, #16
 8002450:	4342      	muls	r2, r0
 8002452:	0409      	lsls	r1, r1, #16
 8002454:	0c24      	lsrs	r4, r4, #16
 8002456:	0003      	movs	r3, r0
 8002458:	430c      	orrs	r4, r1
 800245a:	42a2      	cmp	r2, r4
 800245c:	d906      	bls.n	800246c <__aeabi_ddiv+0x2b4>
 800245e:	9900      	ldr	r1, [sp, #0]
 8002460:	3b01      	subs	r3, #1
 8002462:	468c      	mov	ip, r1
 8002464:	4464      	add	r4, ip
 8002466:	42a1      	cmp	r1, r4
 8002468:	d800      	bhi.n	800246c <__aeabi_ddiv+0x2b4>
 800246a:	e142      	b.n	80026f2 <__aeabi_ddiv+0x53a>
 800246c:	1aa0      	subs	r0, r4, r2
 800246e:	4642      	mov	r2, r8
 8002470:	0412      	lsls	r2, r2, #16
 8002472:	431a      	orrs	r2, r3
 8002474:	4693      	mov	fp, r2
 8002476:	464b      	mov	r3, r9
 8002478:	4659      	mov	r1, fp
 800247a:	0c1b      	lsrs	r3, r3, #16
 800247c:	001f      	movs	r7, r3
 800247e:	9304      	str	r3, [sp, #16]
 8002480:	040b      	lsls	r3, r1, #16
 8002482:	4649      	mov	r1, r9
 8002484:	0409      	lsls	r1, r1, #16
 8002486:	0c09      	lsrs	r1, r1, #16
 8002488:	000c      	movs	r4, r1
 800248a:	0c1b      	lsrs	r3, r3, #16
 800248c:	435c      	muls	r4, r3
 800248e:	0c12      	lsrs	r2, r2, #16
 8002490:	437b      	muls	r3, r7
 8002492:	4688      	mov	r8, r1
 8002494:	4351      	muls	r1, r2
 8002496:	437a      	muls	r2, r7
 8002498:	0c27      	lsrs	r7, r4, #16
 800249a:	46bc      	mov	ip, r7
 800249c:	185b      	adds	r3, r3, r1
 800249e:	4463      	add	r3, ip
 80024a0:	4299      	cmp	r1, r3
 80024a2:	d903      	bls.n	80024ac <__aeabi_ddiv+0x2f4>
 80024a4:	2180      	movs	r1, #128	@ 0x80
 80024a6:	0249      	lsls	r1, r1, #9
 80024a8:	468c      	mov	ip, r1
 80024aa:	4462      	add	r2, ip
 80024ac:	0c19      	lsrs	r1, r3, #16
 80024ae:	0424      	lsls	r4, r4, #16
 80024b0:	041b      	lsls	r3, r3, #16
 80024b2:	0c24      	lsrs	r4, r4, #16
 80024b4:	188a      	adds	r2, r1, r2
 80024b6:	191c      	adds	r4, r3, r4
 80024b8:	4290      	cmp	r0, r2
 80024ba:	d302      	bcc.n	80024c2 <__aeabi_ddiv+0x30a>
 80024bc:	d116      	bne.n	80024ec <__aeabi_ddiv+0x334>
 80024be:	42a5      	cmp	r5, r4
 80024c0:	d214      	bcs.n	80024ec <__aeabi_ddiv+0x334>
 80024c2:	465b      	mov	r3, fp
 80024c4:	9f00      	ldr	r7, [sp, #0]
 80024c6:	3b01      	subs	r3, #1
 80024c8:	444d      	add	r5, r9
 80024ca:	9305      	str	r3, [sp, #20]
 80024cc:	454d      	cmp	r5, r9
 80024ce:	419b      	sbcs	r3, r3
 80024d0:	46bc      	mov	ip, r7
 80024d2:	425b      	negs	r3, r3
 80024d4:	4463      	add	r3, ip
 80024d6:	18c0      	adds	r0, r0, r3
 80024d8:	4287      	cmp	r7, r0
 80024da:	d300      	bcc.n	80024de <__aeabi_ddiv+0x326>
 80024dc:	e102      	b.n	80026e4 <__aeabi_ddiv+0x52c>
 80024de:	4282      	cmp	r2, r0
 80024e0:	d900      	bls.n	80024e4 <__aeabi_ddiv+0x32c>
 80024e2:	e129      	b.n	8002738 <__aeabi_ddiv+0x580>
 80024e4:	d100      	bne.n	80024e8 <__aeabi_ddiv+0x330>
 80024e6:	e124      	b.n	8002732 <__aeabi_ddiv+0x57a>
 80024e8:	9b05      	ldr	r3, [sp, #20]
 80024ea:	469b      	mov	fp, r3
 80024ec:	1b2c      	subs	r4, r5, r4
 80024ee:	42a5      	cmp	r5, r4
 80024f0:	41ad      	sbcs	r5, r5
 80024f2:	9b00      	ldr	r3, [sp, #0]
 80024f4:	1a80      	subs	r0, r0, r2
 80024f6:	426d      	negs	r5, r5
 80024f8:	1b40      	subs	r0, r0, r5
 80024fa:	4283      	cmp	r3, r0
 80024fc:	d100      	bne.n	8002500 <__aeabi_ddiv+0x348>
 80024fe:	e10f      	b.n	8002720 <__aeabi_ddiv+0x568>
 8002500:	9902      	ldr	r1, [sp, #8]
 8002502:	f7fd fead 	bl	8000260 <__aeabi_uidivmod>
 8002506:	9a03      	ldr	r2, [sp, #12]
 8002508:	040b      	lsls	r3, r1, #16
 800250a:	4342      	muls	r2, r0
 800250c:	0c21      	lsrs	r1, r4, #16
 800250e:	0005      	movs	r5, r0
 8002510:	4319      	orrs	r1, r3
 8002512:	428a      	cmp	r2, r1
 8002514:	d900      	bls.n	8002518 <__aeabi_ddiv+0x360>
 8002516:	e0cb      	b.n	80026b0 <__aeabi_ddiv+0x4f8>
 8002518:	1a88      	subs	r0, r1, r2
 800251a:	9902      	ldr	r1, [sp, #8]
 800251c:	f7fd fea0 	bl	8000260 <__aeabi_uidivmod>
 8002520:	9a03      	ldr	r2, [sp, #12]
 8002522:	0424      	lsls	r4, r4, #16
 8002524:	4342      	muls	r2, r0
 8002526:	0409      	lsls	r1, r1, #16
 8002528:	0c24      	lsrs	r4, r4, #16
 800252a:	0003      	movs	r3, r0
 800252c:	430c      	orrs	r4, r1
 800252e:	42a2      	cmp	r2, r4
 8002530:	d900      	bls.n	8002534 <__aeabi_ddiv+0x37c>
 8002532:	e0ca      	b.n	80026ca <__aeabi_ddiv+0x512>
 8002534:	4641      	mov	r1, r8
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	042a      	lsls	r2, r5, #16
 800253a:	431a      	orrs	r2, r3
 800253c:	9f04      	ldr	r7, [sp, #16]
 800253e:	0413      	lsls	r3, r2, #16
 8002540:	0c1b      	lsrs	r3, r3, #16
 8002542:	4359      	muls	r1, r3
 8002544:	4640      	mov	r0, r8
 8002546:	437b      	muls	r3, r7
 8002548:	469c      	mov	ip, r3
 800254a:	0c15      	lsrs	r5, r2, #16
 800254c:	4368      	muls	r0, r5
 800254e:	0c0b      	lsrs	r3, r1, #16
 8002550:	4484      	add	ip, r0
 8002552:	4463      	add	r3, ip
 8002554:	437d      	muls	r5, r7
 8002556:	4298      	cmp	r0, r3
 8002558:	d903      	bls.n	8002562 <__aeabi_ddiv+0x3aa>
 800255a:	2080      	movs	r0, #128	@ 0x80
 800255c:	0240      	lsls	r0, r0, #9
 800255e:	4684      	mov	ip, r0
 8002560:	4465      	add	r5, ip
 8002562:	0c18      	lsrs	r0, r3, #16
 8002564:	0409      	lsls	r1, r1, #16
 8002566:	041b      	lsls	r3, r3, #16
 8002568:	0c09      	lsrs	r1, r1, #16
 800256a:	1940      	adds	r0, r0, r5
 800256c:	185b      	adds	r3, r3, r1
 800256e:	4284      	cmp	r4, r0
 8002570:	d327      	bcc.n	80025c2 <__aeabi_ddiv+0x40a>
 8002572:	d023      	beq.n	80025bc <__aeabi_ddiv+0x404>
 8002574:	2301      	movs	r3, #1
 8002576:	0035      	movs	r5, r6
 8002578:	431a      	orrs	r2, r3
 800257a:	4b94      	ldr	r3, [pc, #592]	@ (80027cc <__aeabi_ddiv+0x614>)
 800257c:	4453      	add	r3, sl
 800257e:	2b00      	cmp	r3, #0
 8002580:	dd60      	ble.n	8002644 <__aeabi_ddiv+0x48c>
 8002582:	0751      	lsls	r1, r2, #29
 8002584:	d000      	beq.n	8002588 <__aeabi_ddiv+0x3d0>
 8002586:	e086      	b.n	8002696 <__aeabi_ddiv+0x4de>
 8002588:	002e      	movs	r6, r5
 800258a:	08d1      	lsrs	r1, r2, #3
 800258c:	465a      	mov	r2, fp
 800258e:	01d2      	lsls	r2, r2, #7
 8002590:	d506      	bpl.n	80025a0 <__aeabi_ddiv+0x3e8>
 8002592:	465a      	mov	r2, fp
 8002594:	4b8e      	ldr	r3, [pc, #568]	@ (80027d0 <__aeabi_ddiv+0x618>)
 8002596:	401a      	ands	r2, r3
 8002598:	2380      	movs	r3, #128	@ 0x80
 800259a:	4693      	mov	fp, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4453      	add	r3, sl
 80025a0:	4a8c      	ldr	r2, [pc, #560]	@ (80027d4 <__aeabi_ddiv+0x61c>)
 80025a2:	4293      	cmp	r3, r2
 80025a4:	dd00      	ble.n	80025a8 <__aeabi_ddiv+0x3f0>
 80025a6:	e680      	b.n	80022aa <__aeabi_ddiv+0xf2>
 80025a8:	465a      	mov	r2, fp
 80025aa:	0752      	lsls	r2, r2, #29
 80025ac:	430a      	orrs	r2, r1
 80025ae:	4690      	mov	r8, r2
 80025b0:	465a      	mov	r2, fp
 80025b2:	055b      	lsls	r3, r3, #21
 80025b4:	0254      	lsls	r4, r2, #9
 80025b6:	0b24      	lsrs	r4, r4, #12
 80025b8:	0d5b      	lsrs	r3, r3, #21
 80025ba:	e669      	b.n	8002290 <__aeabi_ddiv+0xd8>
 80025bc:	0035      	movs	r5, r6
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d0db      	beq.n	800257a <__aeabi_ddiv+0x3c2>
 80025c2:	9d00      	ldr	r5, [sp, #0]
 80025c4:	1e51      	subs	r1, r2, #1
 80025c6:	46ac      	mov	ip, r5
 80025c8:	4464      	add	r4, ip
 80025ca:	42ac      	cmp	r4, r5
 80025cc:	d200      	bcs.n	80025d0 <__aeabi_ddiv+0x418>
 80025ce:	e09e      	b.n	800270e <__aeabi_ddiv+0x556>
 80025d0:	4284      	cmp	r4, r0
 80025d2:	d200      	bcs.n	80025d6 <__aeabi_ddiv+0x41e>
 80025d4:	e0e1      	b.n	800279a <__aeabi_ddiv+0x5e2>
 80025d6:	d100      	bne.n	80025da <__aeabi_ddiv+0x422>
 80025d8:	e0ee      	b.n	80027b8 <__aeabi_ddiv+0x600>
 80025da:	000a      	movs	r2, r1
 80025dc:	e7ca      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 80025de:	4542      	cmp	r2, r8
 80025e0:	d900      	bls.n	80025e4 <__aeabi_ddiv+0x42c>
 80025e2:	e708      	b.n	80023f6 <__aeabi_ddiv+0x23e>
 80025e4:	464b      	mov	r3, r9
 80025e6:	07dc      	lsls	r4, r3, #31
 80025e8:	0858      	lsrs	r0, r3, #1
 80025ea:	4643      	mov	r3, r8
 80025ec:	085b      	lsrs	r3, r3, #1
 80025ee:	431c      	orrs	r4, r3
 80025f0:	4643      	mov	r3, r8
 80025f2:	07dd      	lsls	r5, r3, #31
 80025f4:	e706      	b.n	8002404 <__aeabi_ddiv+0x24c>
 80025f6:	f7fd ff9b 	bl	8000530 <__clzsi2>
 80025fa:	2315      	movs	r3, #21
 80025fc:	469c      	mov	ip, r3
 80025fe:	4484      	add	ip, r0
 8002600:	0002      	movs	r2, r0
 8002602:	4663      	mov	r3, ip
 8002604:	3220      	adds	r2, #32
 8002606:	2b1c      	cmp	r3, #28
 8002608:	dc00      	bgt.n	800260c <__aeabi_ddiv+0x454>
 800260a:	e692      	b.n	8002332 <__aeabi_ddiv+0x17a>
 800260c:	0023      	movs	r3, r4
 800260e:	3808      	subs	r0, #8
 8002610:	4083      	lsls	r3, r0
 8002612:	4699      	mov	r9, r3
 8002614:	2300      	movs	r3, #0
 8002616:	4698      	mov	r8, r3
 8002618:	e69a      	b.n	8002350 <__aeabi_ddiv+0x198>
 800261a:	f7fd ff89 	bl	8000530 <__clzsi2>
 800261e:	0002      	movs	r2, r0
 8002620:	0003      	movs	r3, r0
 8002622:	3215      	adds	r2, #21
 8002624:	3320      	adds	r3, #32
 8002626:	2a1c      	cmp	r2, #28
 8002628:	dc00      	bgt.n	800262c <__aeabi_ddiv+0x474>
 800262a:	e65f      	b.n	80022ec <__aeabi_ddiv+0x134>
 800262c:	9900      	ldr	r1, [sp, #0]
 800262e:	3808      	subs	r0, #8
 8002630:	4081      	lsls	r1, r0
 8002632:	2200      	movs	r2, #0
 8002634:	468b      	mov	fp, r1
 8002636:	e666      	b.n	8002306 <__aeabi_ddiv+0x14e>
 8002638:	2200      	movs	r2, #0
 800263a:	002e      	movs	r6, r5
 800263c:	2400      	movs	r4, #0
 800263e:	4690      	mov	r8, r2
 8002640:	4b65      	ldr	r3, [pc, #404]	@ (80027d8 <__aeabi_ddiv+0x620>)
 8002642:	e625      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002644:	002e      	movs	r6, r5
 8002646:	2101      	movs	r1, #1
 8002648:	1ac9      	subs	r1, r1, r3
 800264a:	2938      	cmp	r1, #56	@ 0x38
 800264c:	dd00      	ble.n	8002650 <__aeabi_ddiv+0x498>
 800264e:	e61b      	b.n	8002288 <__aeabi_ddiv+0xd0>
 8002650:	291f      	cmp	r1, #31
 8002652:	dc7e      	bgt.n	8002752 <__aeabi_ddiv+0x59a>
 8002654:	4861      	ldr	r0, [pc, #388]	@ (80027dc <__aeabi_ddiv+0x624>)
 8002656:	0014      	movs	r4, r2
 8002658:	4450      	add	r0, sl
 800265a:	465b      	mov	r3, fp
 800265c:	4082      	lsls	r2, r0
 800265e:	4083      	lsls	r3, r0
 8002660:	40cc      	lsrs	r4, r1
 8002662:	1e50      	subs	r0, r2, #1
 8002664:	4182      	sbcs	r2, r0
 8002666:	4323      	orrs	r3, r4
 8002668:	431a      	orrs	r2, r3
 800266a:	465b      	mov	r3, fp
 800266c:	40cb      	lsrs	r3, r1
 800266e:	0751      	lsls	r1, r2, #29
 8002670:	d009      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 8002672:	210f      	movs	r1, #15
 8002674:	4011      	ands	r1, r2
 8002676:	2904      	cmp	r1, #4
 8002678:	d005      	beq.n	8002686 <__aeabi_ddiv+0x4ce>
 800267a:	1d11      	adds	r1, r2, #4
 800267c:	4291      	cmp	r1, r2
 800267e:	4192      	sbcs	r2, r2
 8002680:	4252      	negs	r2, r2
 8002682:	189b      	adds	r3, r3, r2
 8002684:	000a      	movs	r2, r1
 8002686:	0219      	lsls	r1, r3, #8
 8002688:	d400      	bmi.n	800268c <__aeabi_ddiv+0x4d4>
 800268a:	e09b      	b.n	80027c4 <__aeabi_ddiv+0x60c>
 800268c:	2200      	movs	r2, #0
 800268e:	2301      	movs	r3, #1
 8002690:	2400      	movs	r4, #0
 8002692:	4690      	mov	r8, r2
 8002694:	e5fc      	b.n	8002290 <__aeabi_ddiv+0xd8>
 8002696:	210f      	movs	r1, #15
 8002698:	4011      	ands	r1, r2
 800269a:	2904      	cmp	r1, #4
 800269c:	d100      	bne.n	80026a0 <__aeabi_ddiv+0x4e8>
 800269e:	e773      	b.n	8002588 <__aeabi_ddiv+0x3d0>
 80026a0:	1d11      	adds	r1, r2, #4
 80026a2:	4291      	cmp	r1, r2
 80026a4:	4192      	sbcs	r2, r2
 80026a6:	4252      	negs	r2, r2
 80026a8:	002e      	movs	r6, r5
 80026aa:	08c9      	lsrs	r1, r1, #3
 80026ac:	4493      	add	fp, r2
 80026ae:	e76d      	b.n	800258c <__aeabi_ddiv+0x3d4>
 80026b0:	9b00      	ldr	r3, [sp, #0]
 80026b2:	3d01      	subs	r5, #1
 80026b4:	469c      	mov	ip, r3
 80026b6:	4461      	add	r1, ip
 80026b8:	428b      	cmp	r3, r1
 80026ba:	d900      	bls.n	80026be <__aeabi_ddiv+0x506>
 80026bc:	e72c      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026be:	428a      	cmp	r2, r1
 80026c0:	d800      	bhi.n	80026c4 <__aeabi_ddiv+0x50c>
 80026c2:	e729      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026c4:	1e85      	subs	r5, r0, #2
 80026c6:	4461      	add	r1, ip
 80026c8:	e726      	b.n	8002518 <__aeabi_ddiv+0x360>
 80026ca:	9900      	ldr	r1, [sp, #0]
 80026cc:	3b01      	subs	r3, #1
 80026ce:	468c      	mov	ip, r1
 80026d0:	4464      	add	r4, ip
 80026d2:	42a1      	cmp	r1, r4
 80026d4:	d900      	bls.n	80026d8 <__aeabi_ddiv+0x520>
 80026d6:	e72d      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026d8:	42a2      	cmp	r2, r4
 80026da:	d800      	bhi.n	80026de <__aeabi_ddiv+0x526>
 80026dc:	e72a      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026de:	1e83      	subs	r3, r0, #2
 80026e0:	4464      	add	r4, ip
 80026e2:	e727      	b.n	8002534 <__aeabi_ddiv+0x37c>
 80026e4:	4287      	cmp	r7, r0
 80026e6:	d000      	beq.n	80026ea <__aeabi_ddiv+0x532>
 80026e8:	e6fe      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026ea:	45a9      	cmp	r9, r5
 80026ec:	d900      	bls.n	80026f0 <__aeabi_ddiv+0x538>
 80026ee:	e6fb      	b.n	80024e8 <__aeabi_ddiv+0x330>
 80026f0:	e6f5      	b.n	80024de <__aeabi_ddiv+0x326>
 80026f2:	42a2      	cmp	r2, r4
 80026f4:	d800      	bhi.n	80026f8 <__aeabi_ddiv+0x540>
 80026f6:	e6b9      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026f8:	1e83      	subs	r3, r0, #2
 80026fa:	4464      	add	r4, ip
 80026fc:	e6b6      	b.n	800246c <__aeabi_ddiv+0x2b4>
 80026fe:	428a      	cmp	r2, r1
 8002700:	d800      	bhi.n	8002704 <__aeabi_ddiv+0x54c>
 8002702:	e69f      	b.n	8002444 <__aeabi_ddiv+0x28c>
 8002704:	46bc      	mov	ip, r7
 8002706:	1e83      	subs	r3, r0, #2
 8002708:	4698      	mov	r8, r3
 800270a:	4461      	add	r1, ip
 800270c:	e69a      	b.n	8002444 <__aeabi_ddiv+0x28c>
 800270e:	000a      	movs	r2, r1
 8002710:	4284      	cmp	r4, r0
 8002712:	d000      	beq.n	8002716 <__aeabi_ddiv+0x55e>
 8002714:	e72e      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 8002716:	454b      	cmp	r3, r9
 8002718:	d000      	beq.n	800271c <__aeabi_ddiv+0x564>
 800271a:	e72b      	b.n	8002574 <__aeabi_ddiv+0x3bc>
 800271c:	0035      	movs	r5, r6
 800271e:	e72c      	b.n	800257a <__aeabi_ddiv+0x3c2>
 8002720:	4b2a      	ldr	r3, [pc, #168]	@ (80027cc <__aeabi_ddiv+0x614>)
 8002722:	4a2f      	ldr	r2, [pc, #188]	@ (80027e0 <__aeabi_ddiv+0x628>)
 8002724:	4453      	add	r3, sl
 8002726:	4592      	cmp	sl, r2
 8002728:	db43      	blt.n	80027b2 <__aeabi_ddiv+0x5fa>
 800272a:	2201      	movs	r2, #1
 800272c:	2100      	movs	r1, #0
 800272e:	4493      	add	fp, r2
 8002730:	e72c      	b.n	800258c <__aeabi_ddiv+0x3d4>
 8002732:	42ac      	cmp	r4, r5
 8002734:	d800      	bhi.n	8002738 <__aeabi_ddiv+0x580>
 8002736:	e6d7      	b.n	80024e8 <__aeabi_ddiv+0x330>
 8002738:	2302      	movs	r3, #2
 800273a:	425b      	negs	r3, r3
 800273c:	469c      	mov	ip, r3
 800273e:	9900      	ldr	r1, [sp, #0]
 8002740:	444d      	add	r5, r9
 8002742:	454d      	cmp	r5, r9
 8002744:	419b      	sbcs	r3, r3
 8002746:	44e3      	add	fp, ip
 8002748:	468c      	mov	ip, r1
 800274a:	425b      	negs	r3, r3
 800274c:	4463      	add	r3, ip
 800274e:	18c0      	adds	r0, r0, r3
 8002750:	e6cc      	b.n	80024ec <__aeabi_ddiv+0x334>
 8002752:	201f      	movs	r0, #31
 8002754:	4240      	negs	r0, r0
 8002756:	1ac3      	subs	r3, r0, r3
 8002758:	4658      	mov	r0, fp
 800275a:	40d8      	lsrs	r0, r3
 800275c:	2920      	cmp	r1, #32
 800275e:	d004      	beq.n	800276a <__aeabi_ddiv+0x5b2>
 8002760:	4659      	mov	r1, fp
 8002762:	4b20      	ldr	r3, [pc, #128]	@ (80027e4 <__aeabi_ddiv+0x62c>)
 8002764:	4453      	add	r3, sl
 8002766:	4099      	lsls	r1, r3
 8002768:	430a      	orrs	r2, r1
 800276a:	1e53      	subs	r3, r2, #1
 800276c:	419a      	sbcs	r2, r3
 800276e:	2307      	movs	r3, #7
 8002770:	0019      	movs	r1, r3
 8002772:	4302      	orrs	r2, r0
 8002774:	2400      	movs	r4, #0
 8002776:	4011      	ands	r1, r2
 8002778:	4213      	tst	r3, r2
 800277a:	d009      	beq.n	8002790 <__aeabi_ddiv+0x5d8>
 800277c:	3308      	adds	r3, #8
 800277e:	4013      	ands	r3, r2
 8002780:	2b04      	cmp	r3, #4
 8002782:	d01d      	beq.n	80027c0 <__aeabi_ddiv+0x608>
 8002784:	1d13      	adds	r3, r2, #4
 8002786:	4293      	cmp	r3, r2
 8002788:	4189      	sbcs	r1, r1
 800278a:	001a      	movs	r2, r3
 800278c:	4249      	negs	r1, r1
 800278e:	0749      	lsls	r1, r1, #29
 8002790:	08d2      	lsrs	r2, r2, #3
 8002792:	430a      	orrs	r2, r1
 8002794:	4690      	mov	r8, r2
 8002796:	2300      	movs	r3, #0
 8002798:	e57a      	b.n	8002290 <__aeabi_ddiv+0xd8>
 800279a:	4649      	mov	r1, r9
 800279c:	9f00      	ldr	r7, [sp, #0]
 800279e:	004d      	lsls	r5, r1, #1
 80027a0:	454d      	cmp	r5, r9
 80027a2:	4189      	sbcs	r1, r1
 80027a4:	46bc      	mov	ip, r7
 80027a6:	4249      	negs	r1, r1
 80027a8:	4461      	add	r1, ip
 80027aa:	46a9      	mov	r9, r5
 80027ac:	3a02      	subs	r2, #2
 80027ae:	1864      	adds	r4, r4, r1
 80027b0:	e7ae      	b.n	8002710 <__aeabi_ddiv+0x558>
 80027b2:	2201      	movs	r2, #1
 80027b4:	4252      	negs	r2, r2
 80027b6:	e746      	b.n	8002646 <__aeabi_ddiv+0x48e>
 80027b8:	4599      	cmp	r9, r3
 80027ba:	d3ee      	bcc.n	800279a <__aeabi_ddiv+0x5e2>
 80027bc:	000a      	movs	r2, r1
 80027be:	e7aa      	b.n	8002716 <__aeabi_ddiv+0x55e>
 80027c0:	2100      	movs	r1, #0
 80027c2:	e7e5      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027c4:	0759      	lsls	r1, r3, #29
 80027c6:	025b      	lsls	r3, r3, #9
 80027c8:	0b1c      	lsrs	r4, r3, #12
 80027ca:	e7e1      	b.n	8002790 <__aeabi_ddiv+0x5d8>
 80027cc:	000003ff 	.word	0x000003ff
 80027d0:	feffffff 	.word	0xfeffffff
 80027d4:	000007fe 	.word	0x000007fe
 80027d8:	000007ff 	.word	0x000007ff
 80027dc:	0000041e 	.word	0x0000041e
 80027e0:	fffffc02 	.word	0xfffffc02
 80027e4:	0000043e 	.word	0x0000043e

080027e8 <__eqdf2>:
 80027e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027ea:	4657      	mov	r7, sl
 80027ec:	46de      	mov	lr, fp
 80027ee:	464e      	mov	r6, r9
 80027f0:	4645      	mov	r5, r8
 80027f2:	b5e0      	push	{r5, r6, r7, lr}
 80027f4:	000d      	movs	r5, r1
 80027f6:	0004      	movs	r4, r0
 80027f8:	0fe8      	lsrs	r0, r5, #31
 80027fa:	4683      	mov	fp, r0
 80027fc:	0309      	lsls	r1, r1, #12
 80027fe:	0fd8      	lsrs	r0, r3, #31
 8002800:	0b09      	lsrs	r1, r1, #12
 8002802:	4682      	mov	sl, r0
 8002804:	4819      	ldr	r0, [pc, #100]	@ (800286c <__eqdf2+0x84>)
 8002806:	468c      	mov	ip, r1
 8002808:	031f      	lsls	r7, r3, #12
 800280a:	0069      	lsls	r1, r5, #1
 800280c:	005e      	lsls	r6, r3, #1
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0b3f      	lsrs	r7, r7, #12
 8002812:	0d76      	lsrs	r6, r6, #21
 8002814:	4281      	cmp	r1, r0
 8002816:	d018      	beq.n	800284a <__eqdf2+0x62>
 8002818:	4286      	cmp	r6, r0
 800281a:	d00f      	beq.n	800283c <__eqdf2+0x54>
 800281c:	2001      	movs	r0, #1
 800281e:	42b1      	cmp	r1, r6
 8002820:	d10d      	bne.n	800283e <__eqdf2+0x56>
 8002822:	45bc      	cmp	ip, r7
 8002824:	d10b      	bne.n	800283e <__eqdf2+0x56>
 8002826:	4294      	cmp	r4, r2
 8002828:	d109      	bne.n	800283e <__eqdf2+0x56>
 800282a:	45d3      	cmp	fp, sl
 800282c:	d01c      	beq.n	8002868 <__eqdf2+0x80>
 800282e:	2900      	cmp	r1, #0
 8002830:	d105      	bne.n	800283e <__eqdf2+0x56>
 8002832:	4660      	mov	r0, ip
 8002834:	4320      	orrs	r0, r4
 8002836:	1e43      	subs	r3, r0, #1
 8002838:	4198      	sbcs	r0, r3
 800283a:	e000      	b.n	800283e <__eqdf2+0x56>
 800283c:	2001      	movs	r0, #1
 800283e:	bcf0      	pop	{r4, r5, r6, r7}
 8002840:	46bb      	mov	fp, r7
 8002842:	46b2      	mov	sl, r6
 8002844:	46a9      	mov	r9, r5
 8002846:	46a0      	mov	r8, r4
 8002848:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800284a:	2001      	movs	r0, #1
 800284c:	428e      	cmp	r6, r1
 800284e:	d1f6      	bne.n	800283e <__eqdf2+0x56>
 8002850:	4661      	mov	r1, ip
 8002852:	4339      	orrs	r1, r7
 8002854:	000f      	movs	r7, r1
 8002856:	4317      	orrs	r7, r2
 8002858:	4327      	orrs	r7, r4
 800285a:	d1f0      	bne.n	800283e <__eqdf2+0x56>
 800285c:	465b      	mov	r3, fp
 800285e:	4652      	mov	r2, sl
 8002860:	1a98      	subs	r0, r3, r2
 8002862:	1e43      	subs	r3, r0, #1
 8002864:	4198      	sbcs	r0, r3
 8002866:	e7ea      	b.n	800283e <__eqdf2+0x56>
 8002868:	2000      	movs	r0, #0
 800286a:	e7e8      	b.n	800283e <__eqdf2+0x56>
 800286c:	000007ff 	.word	0x000007ff

08002870 <__gedf2>:
 8002870:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002872:	4657      	mov	r7, sl
 8002874:	464e      	mov	r6, r9
 8002876:	4645      	mov	r5, r8
 8002878:	46de      	mov	lr, fp
 800287a:	b5e0      	push	{r5, r6, r7, lr}
 800287c:	000d      	movs	r5, r1
 800287e:	030e      	lsls	r6, r1, #12
 8002880:	0049      	lsls	r1, r1, #1
 8002882:	0d49      	lsrs	r1, r1, #21
 8002884:	468a      	mov	sl, r1
 8002886:	0fdf      	lsrs	r7, r3, #31
 8002888:	0fe9      	lsrs	r1, r5, #31
 800288a:	46bc      	mov	ip, r7
 800288c:	b083      	sub	sp, #12
 800288e:	4f2f      	ldr	r7, [pc, #188]	@ (800294c <__gedf2+0xdc>)
 8002890:	0004      	movs	r4, r0
 8002892:	4680      	mov	r8, r0
 8002894:	9101      	str	r1, [sp, #4]
 8002896:	0058      	lsls	r0, r3, #1
 8002898:	0319      	lsls	r1, r3, #12
 800289a:	4691      	mov	r9, r2
 800289c:	0b36      	lsrs	r6, r6, #12
 800289e:	0b09      	lsrs	r1, r1, #12
 80028a0:	0d40      	lsrs	r0, r0, #21
 80028a2:	45ba      	cmp	sl, r7
 80028a4:	d01d      	beq.n	80028e2 <__gedf2+0x72>
 80028a6:	42b8      	cmp	r0, r7
 80028a8:	d00d      	beq.n	80028c6 <__gedf2+0x56>
 80028aa:	4657      	mov	r7, sl
 80028ac:	2f00      	cmp	r7, #0
 80028ae:	d12a      	bne.n	8002906 <__gedf2+0x96>
 80028b0:	4334      	orrs	r4, r6
 80028b2:	2800      	cmp	r0, #0
 80028b4:	d124      	bne.n	8002900 <__gedf2+0x90>
 80028b6:	430a      	orrs	r2, r1
 80028b8:	d036      	beq.n	8002928 <__gedf2+0xb8>
 80028ba:	2c00      	cmp	r4, #0
 80028bc:	d141      	bne.n	8002942 <__gedf2+0xd2>
 80028be:	4663      	mov	r3, ip
 80028c0:	0058      	lsls	r0, r3, #1
 80028c2:	3801      	subs	r0, #1
 80028c4:	e015      	b.n	80028f2 <__gedf2+0x82>
 80028c6:	4311      	orrs	r1, r2
 80028c8:	d138      	bne.n	800293c <__gedf2+0xcc>
 80028ca:	4653      	mov	r3, sl
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d101      	bne.n	80028d4 <__gedf2+0x64>
 80028d0:	4326      	orrs	r6, r4
 80028d2:	d0f4      	beq.n	80028be <__gedf2+0x4e>
 80028d4:	9b01      	ldr	r3, [sp, #4]
 80028d6:	4563      	cmp	r3, ip
 80028d8:	d107      	bne.n	80028ea <__gedf2+0x7a>
 80028da:	9b01      	ldr	r3, [sp, #4]
 80028dc:	0058      	lsls	r0, r3, #1
 80028de:	3801      	subs	r0, #1
 80028e0:	e007      	b.n	80028f2 <__gedf2+0x82>
 80028e2:	4326      	orrs	r6, r4
 80028e4:	d12a      	bne.n	800293c <__gedf2+0xcc>
 80028e6:	4550      	cmp	r0, sl
 80028e8:	d021      	beq.n	800292e <__gedf2+0xbe>
 80028ea:	2001      	movs	r0, #1
 80028ec:	9b01      	ldr	r3, [sp, #4]
 80028ee:	425f      	negs	r7, r3
 80028f0:	4338      	orrs	r0, r7
 80028f2:	b003      	add	sp, #12
 80028f4:	bcf0      	pop	{r4, r5, r6, r7}
 80028f6:	46bb      	mov	fp, r7
 80028f8:	46b2      	mov	sl, r6
 80028fa:	46a9      	mov	r9, r5
 80028fc:	46a0      	mov	r8, r4
 80028fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002900:	2c00      	cmp	r4, #0
 8002902:	d0dc      	beq.n	80028be <__gedf2+0x4e>
 8002904:	e7e6      	b.n	80028d4 <__gedf2+0x64>
 8002906:	2800      	cmp	r0, #0
 8002908:	d0ef      	beq.n	80028ea <__gedf2+0x7a>
 800290a:	9b01      	ldr	r3, [sp, #4]
 800290c:	4563      	cmp	r3, ip
 800290e:	d1ec      	bne.n	80028ea <__gedf2+0x7a>
 8002910:	4582      	cmp	sl, r0
 8002912:	dcea      	bgt.n	80028ea <__gedf2+0x7a>
 8002914:	dbe1      	blt.n	80028da <__gedf2+0x6a>
 8002916:	428e      	cmp	r6, r1
 8002918:	d8e7      	bhi.n	80028ea <__gedf2+0x7a>
 800291a:	d1de      	bne.n	80028da <__gedf2+0x6a>
 800291c:	45c8      	cmp	r8, r9
 800291e:	d8e4      	bhi.n	80028ea <__gedf2+0x7a>
 8002920:	2000      	movs	r0, #0
 8002922:	45c8      	cmp	r8, r9
 8002924:	d2e5      	bcs.n	80028f2 <__gedf2+0x82>
 8002926:	e7d8      	b.n	80028da <__gedf2+0x6a>
 8002928:	2c00      	cmp	r4, #0
 800292a:	d0e2      	beq.n	80028f2 <__gedf2+0x82>
 800292c:	e7dd      	b.n	80028ea <__gedf2+0x7a>
 800292e:	4311      	orrs	r1, r2
 8002930:	d104      	bne.n	800293c <__gedf2+0xcc>
 8002932:	9b01      	ldr	r3, [sp, #4]
 8002934:	4563      	cmp	r3, ip
 8002936:	d1d8      	bne.n	80028ea <__gedf2+0x7a>
 8002938:	2000      	movs	r0, #0
 800293a:	e7da      	b.n	80028f2 <__gedf2+0x82>
 800293c:	2002      	movs	r0, #2
 800293e:	4240      	negs	r0, r0
 8002940:	e7d7      	b.n	80028f2 <__gedf2+0x82>
 8002942:	9b01      	ldr	r3, [sp, #4]
 8002944:	4563      	cmp	r3, ip
 8002946:	d0e6      	beq.n	8002916 <__gedf2+0xa6>
 8002948:	e7cf      	b.n	80028ea <__gedf2+0x7a>
 800294a:	46c0      	nop			@ (mov r8, r8)
 800294c:	000007ff 	.word	0x000007ff

08002950 <__ledf2>:
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	4657      	mov	r7, sl
 8002954:	464e      	mov	r6, r9
 8002956:	4645      	mov	r5, r8
 8002958:	46de      	mov	lr, fp
 800295a:	b5e0      	push	{r5, r6, r7, lr}
 800295c:	000d      	movs	r5, r1
 800295e:	030e      	lsls	r6, r1, #12
 8002960:	0049      	lsls	r1, r1, #1
 8002962:	0d49      	lsrs	r1, r1, #21
 8002964:	468a      	mov	sl, r1
 8002966:	0fdf      	lsrs	r7, r3, #31
 8002968:	0fe9      	lsrs	r1, r5, #31
 800296a:	46bc      	mov	ip, r7
 800296c:	b083      	sub	sp, #12
 800296e:	4f2e      	ldr	r7, [pc, #184]	@ (8002a28 <__ledf2+0xd8>)
 8002970:	0004      	movs	r4, r0
 8002972:	4680      	mov	r8, r0
 8002974:	9101      	str	r1, [sp, #4]
 8002976:	0058      	lsls	r0, r3, #1
 8002978:	0319      	lsls	r1, r3, #12
 800297a:	4691      	mov	r9, r2
 800297c:	0b36      	lsrs	r6, r6, #12
 800297e:	0b09      	lsrs	r1, r1, #12
 8002980:	0d40      	lsrs	r0, r0, #21
 8002982:	45ba      	cmp	sl, r7
 8002984:	d01e      	beq.n	80029c4 <__ledf2+0x74>
 8002986:	42b8      	cmp	r0, r7
 8002988:	d00d      	beq.n	80029a6 <__ledf2+0x56>
 800298a:	4657      	mov	r7, sl
 800298c:	2f00      	cmp	r7, #0
 800298e:	d127      	bne.n	80029e0 <__ledf2+0x90>
 8002990:	4334      	orrs	r4, r6
 8002992:	2800      	cmp	r0, #0
 8002994:	d133      	bne.n	80029fe <__ledf2+0xae>
 8002996:	430a      	orrs	r2, r1
 8002998:	d034      	beq.n	8002a04 <__ledf2+0xb4>
 800299a:	2c00      	cmp	r4, #0
 800299c:	d140      	bne.n	8002a20 <__ledf2+0xd0>
 800299e:	4663      	mov	r3, ip
 80029a0:	0058      	lsls	r0, r3, #1
 80029a2:	3801      	subs	r0, #1
 80029a4:	e015      	b.n	80029d2 <__ledf2+0x82>
 80029a6:	4311      	orrs	r1, r2
 80029a8:	d112      	bne.n	80029d0 <__ledf2+0x80>
 80029aa:	4653      	mov	r3, sl
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d101      	bne.n	80029b4 <__ledf2+0x64>
 80029b0:	4326      	orrs	r6, r4
 80029b2:	d0f4      	beq.n	800299e <__ledf2+0x4e>
 80029b4:	9b01      	ldr	r3, [sp, #4]
 80029b6:	4563      	cmp	r3, ip
 80029b8:	d01d      	beq.n	80029f6 <__ledf2+0xa6>
 80029ba:	2001      	movs	r0, #1
 80029bc:	9b01      	ldr	r3, [sp, #4]
 80029be:	425f      	negs	r7, r3
 80029c0:	4338      	orrs	r0, r7
 80029c2:	e006      	b.n	80029d2 <__ledf2+0x82>
 80029c4:	4326      	orrs	r6, r4
 80029c6:	d103      	bne.n	80029d0 <__ledf2+0x80>
 80029c8:	4550      	cmp	r0, sl
 80029ca:	d1f6      	bne.n	80029ba <__ledf2+0x6a>
 80029cc:	4311      	orrs	r1, r2
 80029ce:	d01c      	beq.n	8002a0a <__ledf2+0xba>
 80029d0:	2002      	movs	r0, #2
 80029d2:	b003      	add	sp, #12
 80029d4:	bcf0      	pop	{r4, r5, r6, r7}
 80029d6:	46bb      	mov	fp, r7
 80029d8:	46b2      	mov	sl, r6
 80029da:	46a9      	mov	r9, r5
 80029dc:	46a0      	mov	r8, r4
 80029de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80029e0:	2800      	cmp	r0, #0
 80029e2:	d0ea      	beq.n	80029ba <__ledf2+0x6a>
 80029e4:	9b01      	ldr	r3, [sp, #4]
 80029e6:	4563      	cmp	r3, ip
 80029e8:	d1e7      	bne.n	80029ba <__ledf2+0x6a>
 80029ea:	4582      	cmp	sl, r0
 80029ec:	dce5      	bgt.n	80029ba <__ledf2+0x6a>
 80029ee:	db02      	blt.n	80029f6 <__ledf2+0xa6>
 80029f0:	428e      	cmp	r6, r1
 80029f2:	d8e2      	bhi.n	80029ba <__ledf2+0x6a>
 80029f4:	d00e      	beq.n	8002a14 <__ledf2+0xc4>
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	0058      	lsls	r0, r3, #1
 80029fa:	3801      	subs	r0, #1
 80029fc:	e7e9      	b.n	80029d2 <__ledf2+0x82>
 80029fe:	2c00      	cmp	r4, #0
 8002a00:	d0cd      	beq.n	800299e <__ledf2+0x4e>
 8002a02:	e7d7      	b.n	80029b4 <__ledf2+0x64>
 8002a04:	2c00      	cmp	r4, #0
 8002a06:	d0e4      	beq.n	80029d2 <__ledf2+0x82>
 8002a08:	e7d7      	b.n	80029ba <__ledf2+0x6a>
 8002a0a:	9b01      	ldr	r3, [sp, #4]
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	4563      	cmp	r3, ip
 8002a10:	d0df      	beq.n	80029d2 <__ledf2+0x82>
 8002a12:	e7d2      	b.n	80029ba <__ledf2+0x6a>
 8002a14:	45c8      	cmp	r8, r9
 8002a16:	d8d0      	bhi.n	80029ba <__ledf2+0x6a>
 8002a18:	2000      	movs	r0, #0
 8002a1a:	45c8      	cmp	r8, r9
 8002a1c:	d2d9      	bcs.n	80029d2 <__ledf2+0x82>
 8002a1e:	e7ea      	b.n	80029f6 <__ledf2+0xa6>
 8002a20:	9b01      	ldr	r3, [sp, #4]
 8002a22:	4563      	cmp	r3, ip
 8002a24:	d0e4      	beq.n	80029f0 <__ledf2+0xa0>
 8002a26:	e7c8      	b.n	80029ba <__ledf2+0x6a>
 8002a28:	000007ff 	.word	0x000007ff

08002a2c <__aeabi_dmul>:
 8002a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a2e:	4657      	mov	r7, sl
 8002a30:	464e      	mov	r6, r9
 8002a32:	46de      	mov	lr, fp
 8002a34:	4645      	mov	r5, r8
 8002a36:	b5e0      	push	{r5, r6, r7, lr}
 8002a38:	001f      	movs	r7, r3
 8002a3a:	030b      	lsls	r3, r1, #12
 8002a3c:	0b1b      	lsrs	r3, r3, #12
 8002a3e:	0016      	movs	r6, r2
 8002a40:	469a      	mov	sl, r3
 8002a42:	0fca      	lsrs	r2, r1, #31
 8002a44:	004b      	lsls	r3, r1, #1
 8002a46:	0004      	movs	r4, r0
 8002a48:	4691      	mov	r9, r2
 8002a4a:	b085      	sub	sp, #20
 8002a4c:	0d5b      	lsrs	r3, r3, #21
 8002a4e:	d100      	bne.n	8002a52 <__aeabi_dmul+0x26>
 8002a50:	e1cf      	b.n	8002df2 <__aeabi_dmul+0x3c6>
 8002a52:	4acd      	ldr	r2, [pc, #820]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d055      	beq.n	8002b04 <__aeabi_dmul+0xd8>
 8002a58:	4651      	mov	r1, sl
 8002a5a:	0f42      	lsrs	r2, r0, #29
 8002a5c:	00c9      	lsls	r1, r1, #3
 8002a5e:	430a      	orrs	r2, r1
 8002a60:	2180      	movs	r1, #128	@ 0x80
 8002a62:	0409      	lsls	r1, r1, #16
 8002a64:	4311      	orrs	r1, r2
 8002a66:	00c2      	lsls	r2, r0, #3
 8002a68:	4690      	mov	r8, r2
 8002a6a:	4ac8      	ldr	r2, [pc, #800]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a6c:	468a      	mov	sl, r1
 8002a6e:	4693      	mov	fp, r2
 8002a70:	449b      	add	fp, r3
 8002a72:	2300      	movs	r3, #0
 8002a74:	2500      	movs	r5, #0
 8002a76:	9302      	str	r3, [sp, #8]
 8002a78:	033c      	lsls	r4, r7, #12
 8002a7a:	007b      	lsls	r3, r7, #1
 8002a7c:	0ffa      	lsrs	r2, r7, #31
 8002a7e:	9601      	str	r6, [sp, #4]
 8002a80:	0b24      	lsrs	r4, r4, #12
 8002a82:	0d5b      	lsrs	r3, r3, #21
 8002a84:	9200      	str	r2, [sp, #0]
 8002a86:	d100      	bne.n	8002a8a <__aeabi_dmul+0x5e>
 8002a88:	e188      	b.n	8002d9c <__aeabi_dmul+0x370>
 8002a8a:	4abf      	ldr	r2, [pc, #764]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d100      	bne.n	8002a92 <__aeabi_dmul+0x66>
 8002a90:	e092      	b.n	8002bb8 <__aeabi_dmul+0x18c>
 8002a92:	4abe      	ldr	r2, [pc, #760]	@ (8002d8c <__aeabi_dmul+0x360>)
 8002a94:	4694      	mov	ip, r2
 8002a96:	4463      	add	r3, ip
 8002a98:	449b      	add	fp, r3
 8002a9a:	2d0a      	cmp	r5, #10
 8002a9c:	dc42      	bgt.n	8002b24 <__aeabi_dmul+0xf8>
 8002a9e:	00e4      	lsls	r4, r4, #3
 8002aa0:	0f73      	lsrs	r3, r6, #29
 8002aa2:	4323      	orrs	r3, r4
 8002aa4:	2480      	movs	r4, #128	@ 0x80
 8002aa6:	4649      	mov	r1, r9
 8002aa8:	0424      	lsls	r4, r4, #16
 8002aaa:	431c      	orrs	r4, r3
 8002aac:	00f3      	lsls	r3, r6, #3
 8002aae:	9301      	str	r3, [sp, #4]
 8002ab0:	9b00      	ldr	r3, [sp, #0]
 8002ab2:	2000      	movs	r0, #0
 8002ab4:	4059      	eors	r1, r3
 8002ab6:	b2cb      	uxtb	r3, r1
 8002ab8:	9303      	str	r3, [sp, #12]
 8002aba:	2d02      	cmp	r5, #2
 8002abc:	dc00      	bgt.n	8002ac0 <__aeabi_dmul+0x94>
 8002abe:	e094      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	40ab      	lsls	r3, r5
 8002ac4:	001d      	movs	r5, r3
 8002ac6:	23a6      	movs	r3, #166	@ 0xa6
 8002ac8:	002a      	movs	r2, r5
 8002aca:	00db      	lsls	r3, r3, #3
 8002acc:	401a      	ands	r2, r3
 8002ace:	421d      	tst	r5, r3
 8002ad0:	d000      	beq.n	8002ad4 <__aeabi_dmul+0xa8>
 8002ad2:	e229      	b.n	8002f28 <__aeabi_dmul+0x4fc>
 8002ad4:	2390      	movs	r3, #144	@ 0x90
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	421d      	tst	r5, r3
 8002ada:	d100      	bne.n	8002ade <__aeabi_dmul+0xb2>
 8002adc:	e24d      	b.n	8002f7a <__aeabi_dmul+0x54e>
 8002ade:	2300      	movs	r3, #0
 8002ae0:	2480      	movs	r4, #128	@ 0x80
 8002ae2:	4699      	mov	r9, r3
 8002ae4:	0324      	lsls	r4, r4, #12
 8002ae6:	4ba8      	ldr	r3, [pc, #672]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002ae8:	0010      	movs	r0, r2
 8002aea:	464a      	mov	r2, r9
 8002aec:	051b      	lsls	r3, r3, #20
 8002aee:	4323      	orrs	r3, r4
 8002af0:	07d2      	lsls	r2, r2, #31
 8002af2:	4313      	orrs	r3, r2
 8002af4:	0019      	movs	r1, r3
 8002af6:	b005      	add	sp, #20
 8002af8:	bcf0      	pop	{r4, r5, r6, r7}
 8002afa:	46bb      	mov	fp, r7
 8002afc:	46b2      	mov	sl, r6
 8002afe:	46a9      	mov	r9, r5
 8002b00:	46a0      	mov	r8, r4
 8002b02:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002b04:	4652      	mov	r2, sl
 8002b06:	4302      	orrs	r2, r0
 8002b08:	4690      	mov	r8, r2
 8002b0a:	d000      	beq.n	8002b0e <__aeabi_dmul+0xe2>
 8002b0c:	e1ac      	b.n	8002e68 <__aeabi_dmul+0x43c>
 8002b0e:	469b      	mov	fp, r3
 8002b10:	2302      	movs	r3, #2
 8002b12:	4692      	mov	sl, r2
 8002b14:	2508      	movs	r5, #8
 8002b16:	9302      	str	r3, [sp, #8]
 8002b18:	e7ae      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002b1a:	9b00      	ldr	r3, [sp, #0]
 8002b1c:	46a2      	mov	sl, r4
 8002b1e:	4699      	mov	r9, r3
 8002b20:	9b01      	ldr	r3, [sp, #4]
 8002b22:	4698      	mov	r8, r3
 8002b24:	9b02      	ldr	r3, [sp, #8]
 8002b26:	2b02      	cmp	r3, #2
 8002b28:	d100      	bne.n	8002b2c <__aeabi_dmul+0x100>
 8002b2a:	e1ca      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002b2c:	2b03      	cmp	r3, #3
 8002b2e:	d100      	bne.n	8002b32 <__aeabi_dmul+0x106>
 8002b30:	e192      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d110      	bne.n	8002b58 <__aeabi_dmul+0x12c>
 8002b36:	2300      	movs	r3, #0
 8002b38:	2400      	movs	r4, #0
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	e7d4      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002b3e:	2201      	movs	r2, #1
 8002b40:	087b      	lsrs	r3, r7, #1
 8002b42:	403a      	ands	r2, r7
 8002b44:	4313      	orrs	r3, r2
 8002b46:	4652      	mov	r2, sl
 8002b48:	07d2      	lsls	r2, r2, #31
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	4698      	mov	r8, r3
 8002b4e:	4653      	mov	r3, sl
 8002b50:	085b      	lsrs	r3, r3, #1
 8002b52:	469a      	mov	sl, r3
 8002b54:	9b03      	ldr	r3, [sp, #12]
 8002b56:	4699      	mov	r9, r3
 8002b58:	465b      	mov	r3, fp
 8002b5a:	1c58      	adds	r0, r3, #1
 8002b5c:	2380      	movs	r3, #128	@ 0x80
 8002b5e:	00db      	lsls	r3, r3, #3
 8002b60:	445b      	add	r3, fp
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	dc00      	bgt.n	8002b68 <__aeabi_dmul+0x13c>
 8002b66:	e1b1      	b.n	8002ecc <__aeabi_dmul+0x4a0>
 8002b68:	4642      	mov	r2, r8
 8002b6a:	0752      	lsls	r2, r2, #29
 8002b6c:	d00b      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b6e:	220f      	movs	r2, #15
 8002b70:	4641      	mov	r1, r8
 8002b72:	400a      	ands	r2, r1
 8002b74:	2a04      	cmp	r2, #4
 8002b76:	d006      	beq.n	8002b86 <__aeabi_dmul+0x15a>
 8002b78:	4642      	mov	r2, r8
 8002b7a:	1d11      	adds	r1, r2, #4
 8002b7c:	4541      	cmp	r1, r8
 8002b7e:	4192      	sbcs	r2, r2
 8002b80:	4688      	mov	r8, r1
 8002b82:	4252      	negs	r2, r2
 8002b84:	4492      	add	sl, r2
 8002b86:	4652      	mov	r2, sl
 8002b88:	01d2      	lsls	r2, r2, #7
 8002b8a:	d506      	bpl.n	8002b9a <__aeabi_dmul+0x16e>
 8002b8c:	4652      	mov	r2, sl
 8002b8e:	4b80      	ldr	r3, [pc, #512]	@ (8002d90 <__aeabi_dmul+0x364>)
 8002b90:	401a      	ands	r2, r3
 8002b92:	2380      	movs	r3, #128	@ 0x80
 8002b94:	4692      	mov	sl, r2
 8002b96:	00db      	lsls	r3, r3, #3
 8002b98:	18c3      	adds	r3, r0, r3
 8002b9a:	4a7e      	ldr	r2, [pc, #504]	@ (8002d94 <__aeabi_dmul+0x368>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	dd00      	ble.n	8002ba2 <__aeabi_dmul+0x176>
 8002ba0:	e18f      	b.n	8002ec2 <__aeabi_dmul+0x496>
 8002ba2:	4642      	mov	r2, r8
 8002ba4:	08d1      	lsrs	r1, r2, #3
 8002ba6:	4652      	mov	r2, sl
 8002ba8:	0752      	lsls	r2, r2, #29
 8002baa:	430a      	orrs	r2, r1
 8002bac:	4651      	mov	r1, sl
 8002bae:	055b      	lsls	r3, r3, #21
 8002bb0:	024c      	lsls	r4, r1, #9
 8002bb2:	0b24      	lsrs	r4, r4, #12
 8002bb4:	0d5b      	lsrs	r3, r3, #21
 8002bb6:	e797      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002bb8:	4b73      	ldr	r3, [pc, #460]	@ (8002d88 <__aeabi_dmul+0x35c>)
 8002bba:	4326      	orrs	r6, r4
 8002bbc:	469c      	mov	ip, r3
 8002bbe:	44e3      	add	fp, ip
 8002bc0:	2e00      	cmp	r6, #0
 8002bc2:	d100      	bne.n	8002bc6 <__aeabi_dmul+0x19a>
 8002bc4:	e16f      	b.n	8002ea6 <__aeabi_dmul+0x47a>
 8002bc6:	2303      	movs	r3, #3
 8002bc8:	4649      	mov	r1, r9
 8002bca:	431d      	orrs	r5, r3
 8002bcc:	9b00      	ldr	r3, [sp, #0]
 8002bce:	4059      	eors	r1, r3
 8002bd0:	b2cb      	uxtb	r3, r1
 8002bd2:	9303      	str	r3, [sp, #12]
 8002bd4:	2d0a      	cmp	r5, #10
 8002bd6:	dd00      	ble.n	8002bda <__aeabi_dmul+0x1ae>
 8002bd8:	e133      	b.n	8002e42 <__aeabi_dmul+0x416>
 8002bda:	2301      	movs	r3, #1
 8002bdc:	40ab      	lsls	r3, r5
 8002bde:	001d      	movs	r5, r3
 8002be0:	2303      	movs	r3, #3
 8002be2:	9302      	str	r3, [sp, #8]
 8002be4:	2288      	movs	r2, #136	@ 0x88
 8002be6:	422a      	tst	r2, r5
 8002be8:	d197      	bne.n	8002b1a <__aeabi_dmul+0xee>
 8002bea:	4642      	mov	r2, r8
 8002bec:	4643      	mov	r3, r8
 8002bee:	0412      	lsls	r2, r2, #16
 8002bf0:	0c12      	lsrs	r2, r2, #16
 8002bf2:	0016      	movs	r6, r2
 8002bf4:	9801      	ldr	r0, [sp, #4]
 8002bf6:	0c1d      	lsrs	r5, r3, #16
 8002bf8:	0c03      	lsrs	r3, r0, #16
 8002bfa:	0400      	lsls	r0, r0, #16
 8002bfc:	0c00      	lsrs	r0, r0, #16
 8002bfe:	4346      	muls	r6, r0
 8002c00:	46b4      	mov	ip, r6
 8002c02:	001e      	movs	r6, r3
 8002c04:	436e      	muls	r6, r5
 8002c06:	9600      	str	r6, [sp, #0]
 8002c08:	0016      	movs	r6, r2
 8002c0a:	0007      	movs	r7, r0
 8002c0c:	435e      	muls	r6, r3
 8002c0e:	4661      	mov	r1, ip
 8002c10:	46b0      	mov	r8, r6
 8002c12:	436f      	muls	r7, r5
 8002c14:	0c0e      	lsrs	r6, r1, #16
 8002c16:	44b8      	add	r8, r7
 8002c18:	4446      	add	r6, r8
 8002c1a:	42b7      	cmp	r7, r6
 8002c1c:	d905      	bls.n	8002c2a <__aeabi_dmul+0x1fe>
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0249      	lsls	r1, r1, #9
 8002c22:	4688      	mov	r8, r1
 8002c24:	9f00      	ldr	r7, [sp, #0]
 8002c26:	4447      	add	r7, r8
 8002c28:	9700      	str	r7, [sp, #0]
 8002c2a:	4661      	mov	r1, ip
 8002c2c:	0409      	lsls	r1, r1, #16
 8002c2e:	0c09      	lsrs	r1, r1, #16
 8002c30:	0c37      	lsrs	r7, r6, #16
 8002c32:	0436      	lsls	r6, r6, #16
 8002c34:	468c      	mov	ip, r1
 8002c36:	0031      	movs	r1, r6
 8002c38:	4461      	add	r1, ip
 8002c3a:	9101      	str	r1, [sp, #4]
 8002c3c:	0011      	movs	r1, r2
 8002c3e:	0c26      	lsrs	r6, r4, #16
 8002c40:	0424      	lsls	r4, r4, #16
 8002c42:	0c24      	lsrs	r4, r4, #16
 8002c44:	4361      	muls	r1, r4
 8002c46:	468c      	mov	ip, r1
 8002c48:	0021      	movs	r1, r4
 8002c4a:	4369      	muls	r1, r5
 8002c4c:	4689      	mov	r9, r1
 8002c4e:	4661      	mov	r1, ip
 8002c50:	0c09      	lsrs	r1, r1, #16
 8002c52:	4688      	mov	r8, r1
 8002c54:	4372      	muls	r2, r6
 8002c56:	444a      	add	r2, r9
 8002c58:	4442      	add	r2, r8
 8002c5a:	4375      	muls	r5, r6
 8002c5c:	4591      	cmp	r9, r2
 8002c5e:	d903      	bls.n	8002c68 <__aeabi_dmul+0x23c>
 8002c60:	2180      	movs	r1, #128	@ 0x80
 8002c62:	0249      	lsls	r1, r1, #9
 8002c64:	4688      	mov	r8, r1
 8002c66:	4445      	add	r5, r8
 8002c68:	0c11      	lsrs	r1, r2, #16
 8002c6a:	4688      	mov	r8, r1
 8002c6c:	4661      	mov	r1, ip
 8002c6e:	0409      	lsls	r1, r1, #16
 8002c70:	0c09      	lsrs	r1, r1, #16
 8002c72:	468c      	mov	ip, r1
 8002c74:	0412      	lsls	r2, r2, #16
 8002c76:	4462      	add	r2, ip
 8002c78:	18b9      	adds	r1, r7, r2
 8002c7a:	9102      	str	r1, [sp, #8]
 8002c7c:	4651      	mov	r1, sl
 8002c7e:	0c09      	lsrs	r1, r1, #16
 8002c80:	468c      	mov	ip, r1
 8002c82:	4651      	mov	r1, sl
 8002c84:	040f      	lsls	r7, r1, #16
 8002c86:	0c3f      	lsrs	r7, r7, #16
 8002c88:	0039      	movs	r1, r7
 8002c8a:	4341      	muls	r1, r0
 8002c8c:	4445      	add	r5, r8
 8002c8e:	4688      	mov	r8, r1
 8002c90:	4661      	mov	r1, ip
 8002c92:	4341      	muls	r1, r0
 8002c94:	468a      	mov	sl, r1
 8002c96:	4641      	mov	r1, r8
 8002c98:	4660      	mov	r0, ip
 8002c9a:	0c09      	lsrs	r1, r1, #16
 8002c9c:	4689      	mov	r9, r1
 8002c9e:	4358      	muls	r0, r3
 8002ca0:	437b      	muls	r3, r7
 8002ca2:	4453      	add	r3, sl
 8002ca4:	444b      	add	r3, r9
 8002ca6:	459a      	cmp	sl, r3
 8002ca8:	d903      	bls.n	8002cb2 <__aeabi_dmul+0x286>
 8002caa:	2180      	movs	r1, #128	@ 0x80
 8002cac:	0249      	lsls	r1, r1, #9
 8002cae:	4689      	mov	r9, r1
 8002cb0:	4448      	add	r0, r9
 8002cb2:	0c19      	lsrs	r1, r3, #16
 8002cb4:	4689      	mov	r9, r1
 8002cb6:	4641      	mov	r1, r8
 8002cb8:	0409      	lsls	r1, r1, #16
 8002cba:	0c09      	lsrs	r1, r1, #16
 8002cbc:	4688      	mov	r8, r1
 8002cbe:	0039      	movs	r1, r7
 8002cc0:	4361      	muls	r1, r4
 8002cc2:	041b      	lsls	r3, r3, #16
 8002cc4:	4443      	add	r3, r8
 8002cc6:	4688      	mov	r8, r1
 8002cc8:	4661      	mov	r1, ip
 8002cca:	434c      	muls	r4, r1
 8002ccc:	4371      	muls	r1, r6
 8002cce:	468c      	mov	ip, r1
 8002cd0:	4641      	mov	r1, r8
 8002cd2:	4377      	muls	r7, r6
 8002cd4:	0c0e      	lsrs	r6, r1, #16
 8002cd6:	193f      	adds	r7, r7, r4
 8002cd8:	19f6      	adds	r6, r6, r7
 8002cda:	4448      	add	r0, r9
 8002cdc:	42b4      	cmp	r4, r6
 8002cde:	d903      	bls.n	8002ce8 <__aeabi_dmul+0x2bc>
 8002ce0:	2180      	movs	r1, #128	@ 0x80
 8002ce2:	0249      	lsls	r1, r1, #9
 8002ce4:	4689      	mov	r9, r1
 8002ce6:	44cc      	add	ip, r9
 8002ce8:	9902      	ldr	r1, [sp, #8]
 8002cea:	9f00      	ldr	r7, [sp, #0]
 8002cec:	4689      	mov	r9, r1
 8002cee:	0431      	lsls	r1, r6, #16
 8002cf0:	444f      	add	r7, r9
 8002cf2:	4689      	mov	r9, r1
 8002cf4:	4641      	mov	r1, r8
 8002cf6:	4297      	cmp	r7, r2
 8002cf8:	4192      	sbcs	r2, r2
 8002cfa:	040c      	lsls	r4, r1, #16
 8002cfc:	0c24      	lsrs	r4, r4, #16
 8002cfe:	444c      	add	r4, r9
 8002d00:	18ff      	adds	r7, r7, r3
 8002d02:	4252      	negs	r2, r2
 8002d04:	1964      	adds	r4, r4, r5
 8002d06:	18a1      	adds	r1, r4, r2
 8002d08:	429f      	cmp	r7, r3
 8002d0a:	419b      	sbcs	r3, r3
 8002d0c:	4688      	mov	r8, r1
 8002d0e:	4682      	mov	sl, r0
 8002d10:	425b      	negs	r3, r3
 8002d12:	4699      	mov	r9, r3
 8002d14:	4590      	cmp	r8, r2
 8002d16:	4192      	sbcs	r2, r2
 8002d18:	42ac      	cmp	r4, r5
 8002d1a:	41a4      	sbcs	r4, r4
 8002d1c:	44c2      	add	sl, r8
 8002d1e:	44d1      	add	r9, sl
 8002d20:	4252      	negs	r2, r2
 8002d22:	4264      	negs	r4, r4
 8002d24:	4314      	orrs	r4, r2
 8002d26:	4599      	cmp	r9, r3
 8002d28:	419b      	sbcs	r3, r3
 8002d2a:	4582      	cmp	sl, r0
 8002d2c:	4192      	sbcs	r2, r2
 8002d2e:	425b      	negs	r3, r3
 8002d30:	4252      	negs	r2, r2
 8002d32:	4313      	orrs	r3, r2
 8002d34:	464a      	mov	r2, r9
 8002d36:	0c36      	lsrs	r6, r6, #16
 8002d38:	19a4      	adds	r4, r4, r6
 8002d3a:	18e3      	adds	r3, r4, r3
 8002d3c:	4463      	add	r3, ip
 8002d3e:	025b      	lsls	r3, r3, #9
 8002d40:	0dd2      	lsrs	r2, r2, #23
 8002d42:	431a      	orrs	r2, r3
 8002d44:	9901      	ldr	r1, [sp, #4]
 8002d46:	4692      	mov	sl, r2
 8002d48:	027a      	lsls	r2, r7, #9
 8002d4a:	430a      	orrs	r2, r1
 8002d4c:	1e50      	subs	r0, r2, #1
 8002d4e:	4182      	sbcs	r2, r0
 8002d50:	0dff      	lsrs	r7, r7, #23
 8002d52:	4317      	orrs	r7, r2
 8002d54:	464a      	mov	r2, r9
 8002d56:	0252      	lsls	r2, r2, #9
 8002d58:	4317      	orrs	r7, r2
 8002d5a:	46b8      	mov	r8, r7
 8002d5c:	01db      	lsls	r3, r3, #7
 8002d5e:	d500      	bpl.n	8002d62 <__aeabi_dmul+0x336>
 8002d60:	e6ed      	b.n	8002b3e <__aeabi_dmul+0x112>
 8002d62:	4b0d      	ldr	r3, [pc, #52]	@ (8002d98 <__aeabi_dmul+0x36c>)
 8002d64:	9a03      	ldr	r2, [sp, #12]
 8002d66:	445b      	add	r3, fp
 8002d68:	4691      	mov	r9, r2
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	dc00      	bgt.n	8002d70 <__aeabi_dmul+0x344>
 8002d6e:	e0ac      	b.n	8002eca <__aeabi_dmul+0x49e>
 8002d70:	003a      	movs	r2, r7
 8002d72:	0752      	lsls	r2, r2, #29
 8002d74:	d100      	bne.n	8002d78 <__aeabi_dmul+0x34c>
 8002d76:	e710      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d78:	220f      	movs	r2, #15
 8002d7a:	4658      	mov	r0, fp
 8002d7c:	403a      	ands	r2, r7
 8002d7e:	2a04      	cmp	r2, #4
 8002d80:	d000      	beq.n	8002d84 <__aeabi_dmul+0x358>
 8002d82:	e6f9      	b.n	8002b78 <__aeabi_dmul+0x14c>
 8002d84:	e709      	b.n	8002b9a <__aeabi_dmul+0x16e>
 8002d86:	46c0      	nop			@ (mov r8, r8)
 8002d88:	000007ff 	.word	0x000007ff
 8002d8c:	fffffc01 	.word	0xfffffc01
 8002d90:	feffffff 	.word	0xfeffffff
 8002d94:	000007fe 	.word	0x000007fe
 8002d98:	000003ff 	.word	0x000003ff
 8002d9c:	0022      	movs	r2, r4
 8002d9e:	4332      	orrs	r2, r6
 8002da0:	d06f      	beq.n	8002e82 <__aeabi_dmul+0x456>
 8002da2:	2c00      	cmp	r4, #0
 8002da4:	d100      	bne.n	8002da8 <__aeabi_dmul+0x37c>
 8002da6:	e0c2      	b.n	8002f2e <__aeabi_dmul+0x502>
 8002da8:	0020      	movs	r0, r4
 8002daa:	f7fd fbc1 	bl	8000530 <__clzsi2>
 8002dae:	0002      	movs	r2, r0
 8002db0:	0003      	movs	r3, r0
 8002db2:	3a0b      	subs	r2, #11
 8002db4:	201d      	movs	r0, #29
 8002db6:	1a82      	subs	r2, r0, r2
 8002db8:	0030      	movs	r0, r6
 8002dba:	0019      	movs	r1, r3
 8002dbc:	40d0      	lsrs	r0, r2
 8002dbe:	3908      	subs	r1, #8
 8002dc0:	408c      	lsls	r4, r1
 8002dc2:	0002      	movs	r2, r0
 8002dc4:	4322      	orrs	r2, r4
 8002dc6:	0034      	movs	r4, r6
 8002dc8:	408c      	lsls	r4, r1
 8002dca:	4659      	mov	r1, fp
 8002dcc:	1acb      	subs	r3, r1, r3
 8002dce:	4986      	ldr	r1, [pc, #536]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002dd0:	468b      	mov	fp, r1
 8002dd2:	449b      	add	fp, r3
 8002dd4:	2d0a      	cmp	r5, #10
 8002dd6:	dd00      	ble.n	8002dda <__aeabi_dmul+0x3ae>
 8002dd8:	e6a4      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002dda:	4649      	mov	r1, r9
 8002ddc:	9b00      	ldr	r3, [sp, #0]
 8002dde:	9401      	str	r4, [sp, #4]
 8002de0:	4059      	eors	r1, r3
 8002de2:	b2cb      	uxtb	r3, r1
 8002de4:	0014      	movs	r4, r2
 8002de6:	2000      	movs	r0, #0
 8002de8:	9303      	str	r3, [sp, #12]
 8002dea:	2d02      	cmp	r5, #2
 8002dec:	dd00      	ble.n	8002df0 <__aeabi_dmul+0x3c4>
 8002dee:	e667      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002df0:	e6fb      	b.n	8002bea <__aeabi_dmul+0x1be>
 8002df2:	4653      	mov	r3, sl
 8002df4:	4303      	orrs	r3, r0
 8002df6:	4698      	mov	r8, r3
 8002df8:	d03c      	beq.n	8002e74 <__aeabi_dmul+0x448>
 8002dfa:	4653      	mov	r3, sl
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d100      	bne.n	8002e02 <__aeabi_dmul+0x3d6>
 8002e00:	e0a3      	b.n	8002f4a <__aeabi_dmul+0x51e>
 8002e02:	4650      	mov	r0, sl
 8002e04:	f7fd fb94 	bl	8000530 <__clzsi2>
 8002e08:	230b      	movs	r3, #11
 8002e0a:	425b      	negs	r3, r3
 8002e0c:	469c      	mov	ip, r3
 8002e0e:	0002      	movs	r2, r0
 8002e10:	4484      	add	ip, r0
 8002e12:	0011      	movs	r1, r2
 8002e14:	4650      	mov	r0, sl
 8002e16:	3908      	subs	r1, #8
 8002e18:	4088      	lsls	r0, r1
 8002e1a:	231d      	movs	r3, #29
 8002e1c:	4680      	mov	r8, r0
 8002e1e:	4660      	mov	r0, ip
 8002e20:	1a1b      	subs	r3, r3, r0
 8002e22:	0020      	movs	r0, r4
 8002e24:	40d8      	lsrs	r0, r3
 8002e26:	0003      	movs	r3, r0
 8002e28:	4640      	mov	r0, r8
 8002e2a:	4303      	orrs	r3, r0
 8002e2c:	469a      	mov	sl, r3
 8002e2e:	0023      	movs	r3, r4
 8002e30:	408b      	lsls	r3, r1
 8002e32:	4698      	mov	r8, r3
 8002e34:	4b6c      	ldr	r3, [pc, #432]	@ (8002fe8 <__aeabi_dmul+0x5bc>)
 8002e36:	2500      	movs	r5, #0
 8002e38:	1a9b      	subs	r3, r3, r2
 8002e3a:	469b      	mov	fp, r3
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	9302      	str	r3, [sp, #8]
 8002e40:	e61a      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e42:	2d0f      	cmp	r5, #15
 8002e44:	d000      	beq.n	8002e48 <__aeabi_dmul+0x41c>
 8002e46:	e0c9      	b.n	8002fdc <__aeabi_dmul+0x5b0>
 8002e48:	2380      	movs	r3, #128	@ 0x80
 8002e4a:	4652      	mov	r2, sl
 8002e4c:	031b      	lsls	r3, r3, #12
 8002e4e:	421a      	tst	r2, r3
 8002e50:	d002      	beq.n	8002e58 <__aeabi_dmul+0x42c>
 8002e52:	421c      	tst	r4, r3
 8002e54:	d100      	bne.n	8002e58 <__aeabi_dmul+0x42c>
 8002e56:	e092      	b.n	8002f7e <__aeabi_dmul+0x552>
 8002e58:	2480      	movs	r4, #128	@ 0x80
 8002e5a:	4653      	mov	r3, sl
 8002e5c:	0324      	lsls	r4, r4, #12
 8002e5e:	431c      	orrs	r4, r3
 8002e60:	0324      	lsls	r4, r4, #12
 8002e62:	4642      	mov	r2, r8
 8002e64:	0b24      	lsrs	r4, r4, #12
 8002e66:	e63e      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002e68:	469b      	mov	fp, r3
 8002e6a:	2303      	movs	r3, #3
 8002e6c:	4680      	mov	r8, r0
 8002e6e:	250c      	movs	r5, #12
 8002e70:	9302      	str	r3, [sp, #8]
 8002e72:	e601      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e74:	2300      	movs	r3, #0
 8002e76:	469a      	mov	sl, r3
 8002e78:	469b      	mov	fp, r3
 8002e7a:	3301      	adds	r3, #1
 8002e7c:	2504      	movs	r5, #4
 8002e7e:	9302      	str	r3, [sp, #8]
 8002e80:	e5fa      	b.n	8002a78 <__aeabi_dmul+0x4c>
 8002e82:	2101      	movs	r1, #1
 8002e84:	430d      	orrs	r5, r1
 8002e86:	2d0a      	cmp	r5, #10
 8002e88:	dd00      	ble.n	8002e8c <__aeabi_dmul+0x460>
 8002e8a:	e64b      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002e8c:	4649      	mov	r1, r9
 8002e8e:	9800      	ldr	r0, [sp, #0]
 8002e90:	4041      	eors	r1, r0
 8002e92:	b2c9      	uxtb	r1, r1
 8002e94:	9103      	str	r1, [sp, #12]
 8002e96:	2d02      	cmp	r5, #2
 8002e98:	dc00      	bgt.n	8002e9c <__aeabi_dmul+0x470>
 8002e9a:	e096      	b.n	8002fca <__aeabi_dmul+0x59e>
 8002e9c:	2300      	movs	r3, #0
 8002e9e:	2400      	movs	r4, #0
 8002ea0:	2001      	movs	r0, #1
 8002ea2:	9301      	str	r3, [sp, #4]
 8002ea4:	e60c      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002ea6:	4649      	mov	r1, r9
 8002ea8:	2302      	movs	r3, #2
 8002eaa:	9a00      	ldr	r2, [sp, #0]
 8002eac:	432b      	orrs	r3, r5
 8002eae:	4051      	eors	r1, r2
 8002eb0:	b2ca      	uxtb	r2, r1
 8002eb2:	9203      	str	r2, [sp, #12]
 8002eb4:	2b0a      	cmp	r3, #10
 8002eb6:	dd00      	ble.n	8002eba <__aeabi_dmul+0x48e>
 8002eb8:	e634      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002eba:	2d00      	cmp	r5, #0
 8002ebc:	d157      	bne.n	8002f6e <__aeabi_dmul+0x542>
 8002ebe:	9b03      	ldr	r3, [sp, #12]
 8002ec0:	4699      	mov	r9, r3
 8002ec2:	2400      	movs	r4, #0
 8002ec4:	2200      	movs	r2, #0
 8002ec6:	4b49      	ldr	r3, [pc, #292]	@ (8002fec <__aeabi_dmul+0x5c0>)
 8002ec8:	e60e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002eca:	4658      	mov	r0, fp
 8002ecc:	2101      	movs	r1, #1
 8002ece:	1ac9      	subs	r1, r1, r3
 8002ed0:	2938      	cmp	r1, #56	@ 0x38
 8002ed2:	dd00      	ble.n	8002ed6 <__aeabi_dmul+0x4aa>
 8002ed4:	e62f      	b.n	8002b36 <__aeabi_dmul+0x10a>
 8002ed6:	291f      	cmp	r1, #31
 8002ed8:	dd56      	ble.n	8002f88 <__aeabi_dmul+0x55c>
 8002eda:	221f      	movs	r2, #31
 8002edc:	4654      	mov	r4, sl
 8002ede:	4252      	negs	r2, r2
 8002ee0:	1ad3      	subs	r3, r2, r3
 8002ee2:	40dc      	lsrs	r4, r3
 8002ee4:	2920      	cmp	r1, #32
 8002ee6:	d007      	beq.n	8002ef8 <__aeabi_dmul+0x4cc>
 8002ee8:	4b41      	ldr	r3, [pc, #260]	@ (8002ff0 <__aeabi_dmul+0x5c4>)
 8002eea:	4642      	mov	r2, r8
 8002eec:	469c      	mov	ip, r3
 8002eee:	4653      	mov	r3, sl
 8002ef0:	4460      	add	r0, ip
 8002ef2:	4083      	lsls	r3, r0
 8002ef4:	431a      	orrs	r2, r3
 8002ef6:	4690      	mov	r8, r2
 8002ef8:	4642      	mov	r2, r8
 8002efa:	2107      	movs	r1, #7
 8002efc:	1e53      	subs	r3, r2, #1
 8002efe:	419a      	sbcs	r2, r3
 8002f00:	000b      	movs	r3, r1
 8002f02:	4322      	orrs	r2, r4
 8002f04:	4013      	ands	r3, r2
 8002f06:	2400      	movs	r4, #0
 8002f08:	4211      	tst	r1, r2
 8002f0a:	d009      	beq.n	8002f20 <__aeabi_dmul+0x4f4>
 8002f0c:	230f      	movs	r3, #15
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d05d      	beq.n	8002fd0 <__aeabi_dmul+0x5a4>
 8002f14:	1d11      	adds	r1, r2, #4
 8002f16:	4291      	cmp	r1, r2
 8002f18:	419b      	sbcs	r3, r3
 8002f1a:	000a      	movs	r2, r1
 8002f1c:	425b      	negs	r3, r3
 8002f1e:	075b      	lsls	r3, r3, #29
 8002f20:	08d2      	lsrs	r2, r2, #3
 8002f22:	431a      	orrs	r2, r3
 8002f24:	2300      	movs	r3, #0
 8002f26:	e5df      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002f28:	9b03      	ldr	r3, [sp, #12]
 8002f2a:	4699      	mov	r9, r3
 8002f2c:	e5fa      	b.n	8002b24 <__aeabi_dmul+0xf8>
 8002f2e:	9801      	ldr	r0, [sp, #4]
 8002f30:	f7fd fafe 	bl	8000530 <__clzsi2>
 8002f34:	0002      	movs	r2, r0
 8002f36:	0003      	movs	r3, r0
 8002f38:	3215      	adds	r2, #21
 8002f3a:	3320      	adds	r3, #32
 8002f3c:	2a1c      	cmp	r2, #28
 8002f3e:	dc00      	bgt.n	8002f42 <__aeabi_dmul+0x516>
 8002f40:	e738      	b.n	8002db4 <__aeabi_dmul+0x388>
 8002f42:	9a01      	ldr	r2, [sp, #4]
 8002f44:	3808      	subs	r0, #8
 8002f46:	4082      	lsls	r2, r0
 8002f48:	e73f      	b.n	8002dca <__aeabi_dmul+0x39e>
 8002f4a:	f7fd faf1 	bl	8000530 <__clzsi2>
 8002f4e:	2315      	movs	r3, #21
 8002f50:	469c      	mov	ip, r3
 8002f52:	4484      	add	ip, r0
 8002f54:	0002      	movs	r2, r0
 8002f56:	4663      	mov	r3, ip
 8002f58:	3220      	adds	r2, #32
 8002f5a:	2b1c      	cmp	r3, #28
 8002f5c:	dc00      	bgt.n	8002f60 <__aeabi_dmul+0x534>
 8002f5e:	e758      	b.n	8002e12 <__aeabi_dmul+0x3e6>
 8002f60:	2300      	movs	r3, #0
 8002f62:	4698      	mov	r8, r3
 8002f64:	0023      	movs	r3, r4
 8002f66:	3808      	subs	r0, #8
 8002f68:	4083      	lsls	r3, r0
 8002f6a:	469a      	mov	sl, r3
 8002f6c:	e762      	b.n	8002e34 <__aeabi_dmul+0x408>
 8002f6e:	001d      	movs	r5, r3
 8002f70:	2300      	movs	r3, #0
 8002f72:	2400      	movs	r4, #0
 8002f74:	2002      	movs	r0, #2
 8002f76:	9301      	str	r3, [sp, #4]
 8002f78:	e5a2      	b.n	8002ac0 <__aeabi_dmul+0x94>
 8002f7a:	9002      	str	r0, [sp, #8]
 8002f7c:	e632      	b.n	8002be4 <__aeabi_dmul+0x1b8>
 8002f7e:	431c      	orrs	r4, r3
 8002f80:	9b00      	ldr	r3, [sp, #0]
 8002f82:	9a01      	ldr	r2, [sp, #4]
 8002f84:	4699      	mov	r9, r3
 8002f86:	e5ae      	b.n	8002ae6 <__aeabi_dmul+0xba>
 8002f88:	4b1a      	ldr	r3, [pc, #104]	@ (8002ff4 <__aeabi_dmul+0x5c8>)
 8002f8a:	4652      	mov	r2, sl
 8002f8c:	18c3      	adds	r3, r0, r3
 8002f8e:	4640      	mov	r0, r8
 8002f90:	409a      	lsls	r2, r3
 8002f92:	40c8      	lsrs	r0, r1
 8002f94:	4302      	orrs	r2, r0
 8002f96:	4640      	mov	r0, r8
 8002f98:	4098      	lsls	r0, r3
 8002f9a:	0003      	movs	r3, r0
 8002f9c:	1e58      	subs	r0, r3, #1
 8002f9e:	4183      	sbcs	r3, r0
 8002fa0:	4654      	mov	r4, sl
 8002fa2:	431a      	orrs	r2, r3
 8002fa4:	40cc      	lsrs	r4, r1
 8002fa6:	0753      	lsls	r3, r2, #29
 8002fa8:	d009      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002faa:	230f      	movs	r3, #15
 8002fac:	4013      	ands	r3, r2
 8002fae:	2b04      	cmp	r3, #4
 8002fb0:	d005      	beq.n	8002fbe <__aeabi_dmul+0x592>
 8002fb2:	1d13      	adds	r3, r2, #4
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	4192      	sbcs	r2, r2
 8002fb8:	4252      	negs	r2, r2
 8002fba:	18a4      	adds	r4, r4, r2
 8002fbc:	001a      	movs	r2, r3
 8002fbe:	0223      	lsls	r3, r4, #8
 8002fc0:	d508      	bpl.n	8002fd4 <__aeabi_dmul+0x5a8>
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	2400      	movs	r4, #0
 8002fc6:	2200      	movs	r2, #0
 8002fc8:	e58e      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fca:	4689      	mov	r9, r1
 8002fcc:	2400      	movs	r4, #0
 8002fce:	e58b      	b.n	8002ae8 <__aeabi_dmul+0xbc>
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	e7a5      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fd4:	0763      	lsls	r3, r4, #29
 8002fd6:	0264      	lsls	r4, r4, #9
 8002fd8:	0b24      	lsrs	r4, r4, #12
 8002fda:	e7a1      	b.n	8002f20 <__aeabi_dmul+0x4f4>
 8002fdc:	9b00      	ldr	r3, [sp, #0]
 8002fde:	46a2      	mov	sl, r4
 8002fe0:	4699      	mov	r9, r3
 8002fe2:	9b01      	ldr	r3, [sp, #4]
 8002fe4:	4698      	mov	r8, r3
 8002fe6:	e737      	b.n	8002e58 <__aeabi_dmul+0x42c>
 8002fe8:	fffffc0d 	.word	0xfffffc0d
 8002fec:	000007ff 	.word	0x000007ff
 8002ff0:	0000043e 	.word	0x0000043e
 8002ff4:	0000041e 	.word	0x0000041e

08002ff8 <__aeabi_dsub>:
 8002ff8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ffa:	4657      	mov	r7, sl
 8002ffc:	464e      	mov	r6, r9
 8002ffe:	4645      	mov	r5, r8
 8003000:	46de      	mov	lr, fp
 8003002:	b5e0      	push	{r5, r6, r7, lr}
 8003004:	b083      	sub	sp, #12
 8003006:	9000      	str	r0, [sp, #0]
 8003008:	9101      	str	r1, [sp, #4]
 800300a:	030c      	lsls	r4, r1, #12
 800300c:	004d      	lsls	r5, r1, #1
 800300e:	0fce      	lsrs	r6, r1, #31
 8003010:	0a61      	lsrs	r1, r4, #9
 8003012:	9c00      	ldr	r4, [sp, #0]
 8003014:	005f      	lsls	r7, r3, #1
 8003016:	0f64      	lsrs	r4, r4, #29
 8003018:	430c      	orrs	r4, r1
 800301a:	9900      	ldr	r1, [sp, #0]
 800301c:	9200      	str	r2, [sp, #0]
 800301e:	9301      	str	r3, [sp, #4]
 8003020:	00c8      	lsls	r0, r1, #3
 8003022:	0319      	lsls	r1, r3, #12
 8003024:	0d7b      	lsrs	r3, r7, #21
 8003026:	4699      	mov	r9, r3
 8003028:	9b01      	ldr	r3, [sp, #4]
 800302a:	4fcc      	ldr	r7, [pc, #816]	@ (800335c <__aeabi_dsub+0x364>)
 800302c:	0fdb      	lsrs	r3, r3, #31
 800302e:	469c      	mov	ip, r3
 8003030:	0a4b      	lsrs	r3, r1, #9
 8003032:	9900      	ldr	r1, [sp, #0]
 8003034:	4680      	mov	r8, r0
 8003036:	0f49      	lsrs	r1, r1, #29
 8003038:	4319      	orrs	r1, r3
 800303a:	9b00      	ldr	r3, [sp, #0]
 800303c:	468b      	mov	fp, r1
 800303e:	00da      	lsls	r2, r3, #3
 8003040:	4692      	mov	sl, r2
 8003042:	0d6d      	lsrs	r5, r5, #21
 8003044:	45b9      	cmp	r9, r7
 8003046:	d100      	bne.n	800304a <__aeabi_dsub+0x52>
 8003048:	e0bf      	b.n	80031ca <__aeabi_dsub+0x1d2>
 800304a:	2301      	movs	r3, #1
 800304c:	4661      	mov	r1, ip
 800304e:	4059      	eors	r1, r3
 8003050:	464b      	mov	r3, r9
 8003052:	468c      	mov	ip, r1
 8003054:	1aeb      	subs	r3, r5, r3
 8003056:	428e      	cmp	r6, r1
 8003058:	d075      	beq.n	8003146 <__aeabi_dsub+0x14e>
 800305a:	2b00      	cmp	r3, #0
 800305c:	dc00      	bgt.n	8003060 <__aeabi_dsub+0x68>
 800305e:	e2a3      	b.n	80035a8 <__aeabi_dsub+0x5b0>
 8003060:	4649      	mov	r1, r9
 8003062:	2900      	cmp	r1, #0
 8003064:	d100      	bne.n	8003068 <__aeabi_dsub+0x70>
 8003066:	e0ce      	b.n	8003206 <__aeabi_dsub+0x20e>
 8003068:	42bd      	cmp	r5, r7
 800306a:	d100      	bne.n	800306e <__aeabi_dsub+0x76>
 800306c:	e200      	b.n	8003470 <__aeabi_dsub+0x478>
 800306e:	2701      	movs	r7, #1
 8003070:	2b38      	cmp	r3, #56	@ 0x38
 8003072:	dc19      	bgt.n	80030a8 <__aeabi_dsub+0xb0>
 8003074:	2780      	movs	r7, #128	@ 0x80
 8003076:	4659      	mov	r1, fp
 8003078:	043f      	lsls	r7, r7, #16
 800307a:	4339      	orrs	r1, r7
 800307c:	468b      	mov	fp, r1
 800307e:	2b1f      	cmp	r3, #31
 8003080:	dd00      	ble.n	8003084 <__aeabi_dsub+0x8c>
 8003082:	e1fa      	b.n	800347a <__aeabi_dsub+0x482>
 8003084:	2720      	movs	r7, #32
 8003086:	1af9      	subs	r1, r7, r3
 8003088:	468c      	mov	ip, r1
 800308a:	4659      	mov	r1, fp
 800308c:	4667      	mov	r7, ip
 800308e:	40b9      	lsls	r1, r7
 8003090:	000f      	movs	r7, r1
 8003092:	0011      	movs	r1, r2
 8003094:	40d9      	lsrs	r1, r3
 8003096:	430f      	orrs	r7, r1
 8003098:	4661      	mov	r1, ip
 800309a:	408a      	lsls	r2, r1
 800309c:	1e51      	subs	r1, r2, #1
 800309e:	418a      	sbcs	r2, r1
 80030a0:	4659      	mov	r1, fp
 80030a2:	40d9      	lsrs	r1, r3
 80030a4:	4317      	orrs	r7, r2
 80030a6:	1a64      	subs	r4, r4, r1
 80030a8:	1bc7      	subs	r7, r0, r7
 80030aa:	42b8      	cmp	r0, r7
 80030ac:	4180      	sbcs	r0, r0
 80030ae:	4240      	negs	r0, r0
 80030b0:	1a24      	subs	r4, r4, r0
 80030b2:	0223      	lsls	r3, r4, #8
 80030b4:	d400      	bmi.n	80030b8 <__aeabi_dsub+0xc0>
 80030b6:	e140      	b.n	800333a <__aeabi_dsub+0x342>
 80030b8:	0264      	lsls	r4, r4, #9
 80030ba:	0a64      	lsrs	r4, r4, #9
 80030bc:	2c00      	cmp	r4, #0
 80030be:	d100      	bne.n	80030c2 <__aeabi_dsub+0xca>
 80030c0:	e154      	b.n	800336c <__aeabi_dsub+0x374>
 80030c2:	0020      	movs	r0, r4
 80030c4:	f7fd fa34 	bl	8000530 <__clzsi2>
 80030c8:	0003      	movs	r3, r0
 80030ca:	3b08      	subs	r3, #8
 80030cc:	2120      	movs	r1, #32
 80030ce:	0038      	movs	r0, r7
 80030d0:	1aca      	subs	r2, r1, r3
 80030d2:	40d0      	lsrs	r0, r2
 80030d4:	409c      	lsls	r4, r3
 80030d6:	0002      	movs	r2, r0
 80030d8:	409f      	lsls	r7, r3
 80030da:	4322      	orrs	r2, r4
 80030dc:	429d      	cmp	r5, r3
 80030de:	dd00      	ble.n	80030e2 <__aeabi_dsub+0xea>
 80030e0:	e1a6      	b.n	8003430 <__aeabi_dsub+0x438>
 80030e2:	1b58      	subs	r0, r3, r5
 80030e4:	3001      	adds	r0, #1
 80030e6:	1a09      	subs	r1, r1, r0
 80030e8:	003c      	movs	r4, r7
 80030ea:	408f      	lsls	r7, r1
 80030ec:	40c4      	lsrs	r4, r0
 80030ee:	1e7b      	subs	r3, r7, #1
 80030f0:	419f      	sbcs	r7, r3
 80030f2:	0013      	movs	r3, r2
 80030f4:	408b      	lsls	r3, r1
 80030f6:	4327      	orrs	r7, r4
 80030f8:	431f      	orrs	r7, r3
 80030fa:	40c2      	lsrs	r2, r0
 80030fc:	003b      	movs	r3, r7
 80030fe:	0014      	movs	r4, r2
 8003100:	2500      	movs	r5, #0
 8003102:	4313      	orrs	r3, r2
 8003104:	d100      	bne.n	8003108 <__aeabi_dsub+0x110>
 8003106:	e1f7      	b.n	80034f8 <__aeabi_dsub+0x500>
 8003108:	077b      	lsls	r3, r7, #29
 800310a:	d100      	bne.n	800310e <__aeabi_dsub+0x116>
 800310c:	e377      	b.n	80037fe <__aeabi_dsub+0x806>
 800310e:	230f      	movs	r3, #15
 8003110:	0038      	movs	r0, r7
 8003112:	403b      	ands	r3, r7
 8003114:	2b04      	cmp	r3, #4
 8003116:	d004      	beq.n	8003122 <__aeabi_dsub+0x12a>
 8003118:	1d38      	adds	r0, r7, #4
 800311a:	42b8      	cmp	r0, r7
 800311c:	41bf      	sbcs	r7, r7
 800311e:	427f      	negs	r7, r7
 8003120:	19e4      	adds	r4, r4, r7
 8003122:	0223      	lsls	r3, r4, #8
 8003124:	d400      	bmi.n	8003128 <__aeabi_dsub+0x130>
 8003126:	e368      	b.n	80037fa <__aeabi_dsub+0x802>
 8003128:	4b8c      	ldr	r3, [pc, #560]	@ (800335c <__aeabi_dsub+0x364>)
 800312a:	3501      	adds	r5, #1
 800312c:	429d      	cmp	r5, r3
 800312e:	d100      	bne.n	8003132 <__aeabi_dsub+0x13a>
 8003130:	e0f4      	b.n	800331c <__aeabi_dsub+0x324>
 8003132:	4b8b      	ldr	r3, [pc, #556]	@ (8003360 <__aeabi_dsub+0x368>)
 8003134:	056d      	lsls	r5, r5, #21
 8003136:	401c      	ands	r4, r3
 8003138:	0d6d      	lsrs	r5, r5, #21
 800313a:	0767      	lsls	r7, r4, #29
 800313c:	08c0      	lsrs	r0, r0, #3
 800313e:	0264      	lsls	r4, r4, #9
 8003140:	4307      	orrs	r7, r0
 8003142:	0b24      	lsrs	r4, r4, #12
 8003144:	e0ec      	b.n	8003320 <__aeabi_dsub+0x328>
 8003146:	2b00      	cmp	r3, #0
 8003148:	dc00      	bgt.n	800314c <__aeabi_dsub+0x154>
 800314a:	e329      	b.n	80037a0 <__aeabi_dsub+0x7a8>
 800314c:	4649      	mov	r1, r9
 800314e:	2900      	cmp	r1, #0
 8003150:	d000      	beq.n	8003154 <__aeabi_dsub+0x15c>
 8003152:	e0d6      	b.n	8003302 <__aeabi_dsub+0x30a>
 8003154:	4659      	mov	r1, fp
 8003156:	4311      	orrs	r1, r2
 8003158:	d100      	bne.n	800315c <__aeabi_dsub+0x164>
 800315a:	e12e      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800315c:	1e59      	subs	r1, r3, #1
 800315e:	2b01      	cmp	r3, #1
 8003160:	d100      	bne.n	8003164 <__aeabi_dsub+0x16c>
 8003162:	e1e6      	b.n	8003532 <__aeabi_dsub+0x53a>
 8003164:	42bb      	cmp	r3, r7
 8003166:	d100      	bne.n	800316a <__aeabi_dsub+0x172>
 8003168:	e182      	b.n	8003470 <__aeabi_dsub+0x478>
 800316a:	2701      	movs	r7, #1
 800316c:	000b      	movs	r3, r1
 800316e:	2938      	cmp	r1, #56	@ 0x38
 8003170:	dc14      	bgt.n	800319c <__aeabi_dsub+0x1a4>
 8003172:	2b1f      	cmp	r3, #31
 8003174:	dd00      	ble.n	8003178 <__aeabi_dsub+0x180>
 8003176:	e23c      	b.n	80035f2 <__aeabi_dsub+0x5fa>
 8003178:	2720      	movs	r7, #32
 800317a:	1af9      	subs	r1, r7, r3
 800317c:	468c      	mov	ip, r1
 800317e:	4659      	mov	r1, fp
 8003180:	4667      	mov	r7, ip
 8003182:	40b9      	lsls	r1, r7
 8003184:	000f      	movs	r7, r1
 8003186:	0011      	movs	r1, r2
 8003188:	40d9      	lsrs	r1, r3
 800318a:	430f      	orrs	r7, r1
 800318c:	4661      	mov	r1, ip
 800318e:	408a      	lsls	r2, r1
 8003190:	1e51      	subs	r1, r2, #1
 8003192:	418a      	sbcs	r2, r1
 8003194:	4659      	mov	r1, fp
 8003196:	40d9      	lsrs	r1, r3
 8003198:	4317      	orrs	r7, r2
 800319a:	1864      	adds	r4, r4, r1
 800319c:	183f      	adds	r7, r7, r0
 800319e:	4287      	cmp	r7, r0
 80031a0:	4180      	sbcs	r0, r0
 80031a2:	4240      	negs	r0, r0
 80031a4:	1824      	adds	r4, r4, r0
 80031a6:	0223      	lsls	r3, r4, #8
 80031a8:	d400      	bmi.n	80031ac <__aeabi_dsub+0x1b4>
 80031aa:	e0c6      	b.n	800333a <__aeabi_dsub+0x342>
 80031ac:	4b6b      	ldr	r3, [pc, #428]	@ (800335c <__aeabi_dsub+0x364>)
 80031ae:	3501      	adds	r5, #1
 80031b0:	429d      	cmp	r5, r3
 80031b2:	d100      	bne.n	80031b6 <__aeabi_dsub+0x1be>
 80031b4:	e0b2      	b.n	800331c <__aeabi_dsub+0x324>
 80031b6:	2101      	movs	r1, #1
 80031b8:	4b69      	ldr	r3, [pc, #420]	@ (8003360 <__aeabi_dsub+0x368>)
 80031ba:	087a      	lsrs	r2, r7, #1
 80031bc:	401c      	ands	r4, r3
 80031be:	4039      	ands	r1, r7
 80031c0:	430a      	orrs	r2, r1
 80031c2:	07e7      	lsls	r7, r4, #31
 80031c4:	4317      	orrs	r7, r2
 80031c6:	0864      	lsrs	r4, r4, #1
 80031c8:	e79e      	b.n	8003108 <__aeabi_dsub+0x110>
 80031ca:	4b66      	ldr	r3, [pc, #408]	@ (8003364 <__aeabi_dsub+0x36c>)
 80031cc:	4311      	orrs	r1, r2
 80031ce:	468a      	mov	sl, r1
 80031d0:	18eb      	adds	r3, r5, r3
 80031d2:	2900      	cmp	r1, #0
 80031d4:	d028      	beq.n	8003228 <__aeabi_dsub+0x230>
 80031d6:	4566      	cmp	r6, ip
 80031d8:	d02c      	beq.n	8003234 <__aeabi_dsub+0x23c>
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d05b      	beq.n	8003296 <__aeabi_dsub+0x29e>
 80031de:	2d00      	cmp	r5, #0
 80031e0:	d100      	bne.n	80031e4 <__aeabi_dsub+0x1ec>
 80031e2:	e12c      	b.n	800343e <__aeabi_dsub+0x446>
 80031e4:	465b      	mov	r3, fp
 80031e6:	4666      	mov	r6, ip
 80031e8:	075f      	lsls	r7, r3, #29
 80031ea:	08d2      	lsrs	r2, r2, #3
 80031ec:	4317      	orrs	r7, r2
 80031ee:	08dd      	lsrs	r5, r3, #3
 80031f0:	003b      	movs	r3, r7
 80031f2:	432b      	orrs	r3, r5
 80031f4:	d100      	bne.n	80031f8 <__aeabi_dsub+0x200>
 80031f6:	e0e2      	b.n	80033be <__aeabi_dsub+0x3c6>
 80031f8:	2480      	movs	r4, #128	@ 0x80
 80031fa:	0324      	lsls	r4, r4, #12
 80031fc:	432c      	orrs	r4, r5
 80031fe:	0324      	lsls	r4, r4, #12
 8003200:	4d56      	ldr	r5, [pc, #344]	@ (800335c <__aeabi_dsub+0x364>)
 8003202:	0b24      	lsrs	r4, r4, #12
 8003204:	e08c      	b.n	8003320 <__aeabi_dsub+0x328>
 8003206:	4659      	mov	r1, fp
 8003208:	4311      	orrs	r1, r2
 800320a:	d100      	bne.n	800320e <__aeabi_dsub+0x216>
 800320c:	e0d5      	b.n	80033ba <__aeabi_dsub+0x3c2>
 800320e:	1e59      	subs	r1, r3, #1
 8003210:	2b01      	cmp	r3, #1
 8003212:	d100      	bne.n	8003216 <__aeabi_dsub+0x21e>
 8003214:	e1b9      	b.n	800358a <__aeabi_dsub+0x592>
 8003216:	42bb      	cmp	r3, r7
 8003218:	d100      	bne.n	800321c <__aeabi_dsub+0x224>
 800321a:	e1b1      	b.n	8003580 <__aeabi_dsub+0x588>
 800321c:	2701      	movs	r7, #1
 800321e:	000b      	movs	r3, r1
 8003220:	2938      	cmp	r1, #56	@ 0x38
 8003222:	dd00      	ble.n	8003226 <__aeabi_dsub+0x22e>
 8003224:	e740      	b.n	80030a8 <__aeabi_dsub+0xb0>
 8003226:	e72a      	b.n	800307e <__aeabi_dsub+0x86>
 8003228:	4661      	mov	r1, ip
 800322a:	2701      	movs	r7, #1
 800322c:	4079      	eors	r1, r7
 800322e:	468c      	mov	ip, r1
 8003230:	4566      	cmp	r6, ip
 8003232:	d1d2      	bne.n	80031da <__aeabi_dsub+0x1e2>
 8003234:	2b00      	cmp	r3, #0
 8003236:	d100      	bne.n	800323a <__aeabi_dsub+0x242>
 8003238:	e0c5      	b.n	80033c6 <__aeabi_dsub+0x3ce>
 800323a:	2d00      	cmp	r5, #0
 800323c:	d000      	beq.n	8003240 <__aeabi_dsub+0x248>
 800323e:	e155      	b.n	80034ec <__aeabi_dsub+0x4f4>
 8003240:	464b      	mov	r3, r9
 8003242:	0025      	movs	r5, r4
 8003244:	4305      	orrs	r5, r0
 8003246:	d100      	bne.n	800324a <__aeabi_dsub+0x252>
 8003248:	e212      	b.n	8003670 <__aeabi_dsub+0x678>
 800324a:	1e59      	subs	r1, r3, #1
 800324c:	468c      	mov	ip, r1
 800324e:	2b01      	cmp	r3, #1
 8003250:	d100      	bne.n	8003254 <__aeabi_dsub+0x25c>
 8003252:	e249      	b.n	80036e8 <__aeabi_dsub+0x6f0>
 8003254:	4d41      	ldr	r5, [pc, #260]	@ (800335c <__aeabi_dsub+0x364>)
 8003256:	42ab      	cmp	r3, r5
 8003258:	d100      	bne.n	800325c <__aeabi_dsub+0x264>
 800325a:	e28f      	b.n	800377c <__aeabi_dsub+0x784>
 800325c:	2701      	movs	r7, #1
 800325e:	2938      	cmp	r1, #56	@ 0x38
 8003260:	dc11      	bgt.n	8003286 <__aeabi_dsub+0x28e>
 8003262:	4663      	mov	r3, ip
 8003264:	2b1f      	cmp	r3, #31
 8003266:	dd00      	ble.n	800326a <__aeabi_dsub+0x272>
 8003268:	e25b      	b.n	8003722 <__aeabi_dsub+0x72a>
 800326a:	4661      	mov	r1, ip
 800326c:	2320      	movs	r3, #32
 800326e:	0027      	movs	r7, r4
 8003270:	1a5b      	subs	r3, r3, r1
 8003272:	0005      	movs	r5, r0
 8003274:	4098      	lsls	r0, r3
 8003276:	409f      	lsls	r7, r3
 8003278:	40cd      	lsrs	r5, r1
 800327a:	1e43      	subs	r3, r0, #1
 800327c:	4198      	sbcs	r0, r3
 800327e:	40cc      	lsrs	r4, r1
 8003280:	432f      	orrs	r7, r5
 8003282:	4307      	orrs	r7, r0
 8003284:	44a3      	add	fp, r4
 8003286:	18bf      	adds	r7, r7, r2
 8003288:	4297      	cmp	r7, r2
 800328a:	4192      	sbcs	r2, r2
 800328c:	4252      	negs	r2, r2
 800328e:	445a      	add	r2, fp
 8003290:	0014      	movs	r4, r2
 8003292:	464d      	mov	r5, r9
 8003294:	e787      	b.n	80031a6 <__aeabi_dsub+0x1ae>
 8003296:	4f34      	ldr	r7, [pc, #208]	@ (8003368 <__aeabi_dsub+0x370>)
 8003298:	1c6b      	adds	r3, r5, #1
 800329a:	423b      	tst	r3, r7
 800329c:	d000      	beq.n	80032a0 <__aeabi_dsub+0x2a8>
 800329e:	e0b6      	b.n	800340e <__aeabi_dsub+0x416>
 80032a0:	4659      	mov	r1, fp
 80032a2:	0023      	movs	r3, r4
 80032a4:	4311      	orrs	r1, r2
 80032a6:	000f      	movs	r7, r1
 80032a8:	4303      	orrs	r3, r0
 80032aa:	2d00      	cmp	r5, #0
 80032ac:	d000      	beq.n	80032b0 <__aeabi_dsub+0x2b8>
 80032ae:	e126      	b.n	80034fe <__aeabi_dsub+0x506>
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d100      	bne.n	80032b6 <__aeabi_dsub+0x2be>
 80032b4:	e1c0      	b.n	8003638 <__aeabi_dsub+0x640>
 80032b6:	2900      	cmp	r1, #0
 80032b8:	d100      	bne.n	80032bc <__aeabi_dsub+0x2c4>
 80032ba:	e0a1      	b.n	8003400 <__aeabi_dsub+0x408>
 80032bc:	1a83      	subs	r3, r0, r2
 80032be:	4698      	mov	r8, r3
 80032c0:	465b      	mov	r3, fp
 80032c2:	4540      	cmp	r0, r8
 80032c4:	41ad      	sbcs	r5, r5
 80032c6:	1ae3      	subs	r3, r4, r3
 80032c8:	426d      	negs	r5, r5
 80032ca:	1b5b      	subs	r3, r3, r5
 80032cc:	2580      	movs	r5, #128	@ 0x80
 80032ce:	042d      	lsls	r5, r5, #16
 80032d0:	422b      	tst	r3, r5
 80032d2:	d100      	bne.n	80032d6 <__aeabi_dsub+0x2de>
 80032d4:	e14b      	b.n	800356e <__aeabi_dsub+0x576>
 80032d6:	465b      	mov	r3, fp
 80032d8:	1a10      	subs	r0, r2, r0
 80032da:	4282      	cmp	r2, r0
 80032dc:	4192      	sbcs	r2, r2
 80032de:	1b1c      	subs	r4, r3, r4
 80032e0:	0007      	movs	r7, r0
 80032e2:	2601      	movs	r6, #1
 80032e4:	4663      	mov	r3, ip
 80032e6:	4252      	negs	r2, r2
 80032e8:	1aa4      	subs	r4, r4, r2
 80032ea:	4327      	orrs	r7, r4
 80032ec:	401e      	ands	r6, r3
 80032ee:	2f00      	cmp	r7, #0
 80032f0:	d100      	bne.n	80032f4 <__aeabi_dsub+0x2fc>
 80032f2:	e142      	b.n	800357a <__aeabi_dsub+0x582>
 80032f4:	422c      	tst	r4, r5
 80032f6:	d100      	bne.n	80032fa <__aeabi_dsub+0x302>
 80032f8:	e26d      	b.n	80037d6 <__aeabi_dsub+0x7de>
 80032fa:	4b19      	ldr	r3, [pc, #100]	@ (8003360 <__aeabi_dsub+0x368>)
 80032fc:	2501      	movs	r5, #1
 80032fe:	401c      	ands	r4, r3
 8003300:	e71b      	b.n	800313a <__aeabi_dsub+0x142>
 8003302:	42bd      	cmp	r5, r7
 8003304:	d100      	bne.n	8003308 <__aeabi_dsub+0x310>
 8003306:	e13b      	b.n	8003580 <__aeabi_dsub+0x588>
 8003308:	2701      	movs	r7, #1
 800330a:	2b38      	cmp	r3, #56	@ 0x38
 800330c:	dd00      	ble.n	8003310 <__aeabi_dsub+0x318>
 800330e:	e745      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003310:	2780      	movs	r7, #128	@ 0x80
 8003312:	4659      	mov	r1, fp
 8003314:	043f      	lsls	r7, r7, #16
 8003316:	4339      	orrs	r1, r7
 8003318:	468b      	mov	fp, r1
 800331a:	e72a      	b.n	8003172 <__aeabi_dsub+0x17a>
 800331c:	2400      	movs	r4, #0
 800331e:	2700      	movs	r7, #0
 8003320:	052d      	lsls	r5, r5, #20
 8003322:	4325      	orrs	r5, r4
 8003324:	07f6      	lsls	r6, r6, #31
 8003326:	4335      	orrs	r5, r6
 8003328:	0038      	movs	r0, r7
 800332a:	0029      	movs	r1, r5
 800332c:	b003      	add	sp, #12
 800332e:	bcf0      	pop	{r4, r5, r6, r7}
 8003330:	46bb      	mov	fp, r7
 8003332:	46b2      	mov	sl, r6
 8003334:	46a9      	mov	r9, r5
 8003336:	46a0      	mov	r8, r4
 8003338:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800333a:	077b      	lsls	r3, r7, #29
 800333c:	d004      	beq.n	8003348 <__aeabi_dsub+0x350>
 800333e:	230f      	movs	r3, #15
 8003340:	403b      	ands	r3, r7
 8003342:	2b04      	cmp	r3, #4
 8003344:	d000      	beq.n	8003348 <__aeabi_dsub+0x350>
 8003346:	e6e7      	b.n	8003118 <__aeabi_dsub+0x120>
 8003348:	002b      	movs	r3, r5
 800334a:	08f8      	lsrs	r0, r7, #3
 800334c:	4a03      	ldr	r2, [pc, #12]	@ (800335c <__aeabi_dsub+0x364>)
 800334e:	0767      	lsls	r7, r4, #29
 8003350:	4307      	orrs	r7, r0
 8003352:	08e5      	lsrs	r5, r4, #3
 8003354:	4293      	cmp	r3, r2
 8003356:	d100      	bne.n	800335a <__aeabi_dsub+0x362>
 8003358:	e74a      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800335a:	e0a5      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800335c:	000007ff 	.word	0x000007ff
 8003360:	ff7fffff 	.word	0xff7fffff
 8003364:	fffff801 	.word	0xfffff801
 8003368:	000007fe 	.word	0x000007fe
 800336c:	0038      	movs	r0, r7
 800336e:	f7fd f8df 	bl	8000530 <__clzsi2>
 8003372:	0003      	movs	r3, r0
 8003374:	3318      	adds	r3, #24
 8003376:	2b1f      	cmp	r3, #31
 8003378:	dc00      	bgt.n	800337c <__aeabi_dsub+0x384>
 800337a:	e6a7      	b.n	80030cc <__aeabi_dsub+0xd4>
 800337c:	003a      	movs	r2, r7
 800337e:	3808      	subs	r0, #8
 8003380:	4082      	lsls	r2, r0
 8003382:	429d      	cmp	r5, r3
 8003384:	dd00      	ble.n	8003388 <__aeabi_dsub+0x390>
 8003386:	e08a      	b.n	800349e <__aeabi_dsub+0x4a6>
 8003388:	1b5b      	subs	r3, r3, r5
 800338a:	1c58      	adds	r0, r3, #1
 800338c:	281f      	cmp	r0, #31
 800338e:	dc00      	bgt.n	8003392 <__aeabi_dsub+0x39a>
 8003390:	e1d8      	b.n	8003744 <__aeabi_dsub+0x74c>
 8003392:	0017      	movs	r7, r2
 8003394:	3b1f      	subs	r3, #31
 8003396:	40df      	lsrs	r7, r3
 8003398:	2820      	cmp	r0, #32
 800339a:	d005      	beq.n	80033a8 <__aeabi_dsub+0x3b0>
 800339c:	2340      	movs	r3, #64	@ 0x40
 800339e:	1a1b      	subs	r3, r3, r0
 80033a0:	409a      	lsls	r2, r3
 80033a2:	1e53      	subs	r3, r2, #1
 80033a4:	419a      	sbcs	r2, r3
 80033a6:	4317      	orrs	r7, r2
 80033a8:	2500      	movs	r5, #0
 80033aa:	2f00      	cmp	r7, #0
 80033ac:	d100      	bne.n	80033b0 <__aeabi_dsub+0x3b8>
 80033ae:	e0e5      	b.n	800357c <__aeabi_dsub+0x584>
 80033b0:	077b      	lsls	r3, r7, #29
 80033b2:	d000      	beq.n	80033b6 <__aeabi_dsub+0x3be>
 80033b4:	e6ab      	b.n	800310e <__aeabi_dsub+0x116>
 80033b6:	002c      	movs	r4, r5
 80033b8:	e7c6      	b.n	8003348 <__aeabi_dsub+0x350>
 80033ba:	08c0      	lsrs	r0, r0, #3
 80033bc:	e7c6      	b.n	800334c <__aeabi_dsub+0x354>
 80033be:	2700      	movs	r7, #0
 80033c0:	2400      	movs	r4, #0
 80033c2:	4dd1      	ldr	r5, [pc, #836]	@ (8003708 <__aeabi_dsub+0x710>)
 80033c4:	e7ac      	b.n	8003320 <__aeabi_dsub+0x328>
 80033c6:	4fd1      	ldr	r7, [pc, #836]	@ (800370c <__aeabi_dsub+0x714>)
 80033c8:	1c6b      	adds	r3, r5, #1
 80033ca:	423b      	tst	r3, r7
 80033cc:	d171      	bne.n	80034b2 <__aeabi_dsub+0x4ba>
 80033ce:	0023      	movs	r3, r4
 80033d0:	4303      	orrs	r3, r0
 80033d2:	2d00      	cmp	r5, #0
 80033d4:	d000      	beq.n	80033d8 <__aeabi_dsub+0x3e0>
 80033d6:	e14e      	b.n	8003676 <__aeabi_dsub+0x67e>
 80033d8:	4657      	mov	r7, sl
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d100      	bne.n	80033e0 <__aeabi_dsub+0x3e8>
 80033de:	e1b5      	b.n	800374c <__aeabi_dsub+0x754>
 80033e0:	2f00      	cmp	r7, #0
 80033e2:	d00d      	beq.n	8003400 <__aeabi_dsub+0x408>
 80033e4:	1883      	adds	r3, r0, r2
 80033e6:	4283      	cmp	r3, r0
 80033e8:	4180      	sbcs	r0, r0
 80033ea:	445c      	add	r4, fp
 80033ec:	4240      	negs	r0, r0
 80033ee:	1824      	adds	r4, r4, r0
 80033f0:	0222      	lsls	r2, r4, #8
 80033f2:	d500      	bpl.n	80033f6 <__aeabi_dsub+0x3fe>
 80033f4:	e1c8      	b.n	8003788 <__aeabi_dsub+0x790>
 80033f6:	001f      	movs	r7, r3
 80033f8:	4698      	mov	r8, r3
 80033fa:	4327      	orrs	r7, r4
 80033fc:	d100      	bne.n	8003400 <__aeabi_dsub+0x408>
 80033fe:	e0bc      	b.n	800357a <__aeabi_dsub+0x582>
 8003400:	4643      	mov	r3, r8
 8003402:	0767      	lsls	r7, r4, #29
 8003404:	08db      	lsrs	r3, r3, #3
 8003406:	431f      	orrs	r7, r3
 8003408:	08e5      	lsrs	r5, r4, #3
 800340a:	2300      	movs	r3, #0
 800340c:	e04c      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 800340e:	1a83      	subs	r3, r0, r2
 8003410:	4698      	mov	r8, r3
 8003412:	465b      	mov	r3, fp
 8003414:	4540      	cmp	r0, r8
 8003416:	41bf      	sbcs	r7, r7
 8003418:	1ae3      	subs	r3, r4, r3
 800341a:	427f      	negs	r7, r7
 800341c:	1bdb      	subs	r3, r3, r7
 800341e:	021f      	lsls	r7, r3, #8
 8003420:	d47c      	bmi.n	800351c <__aeabi_dsub+0x524>
 8003422:	4647      	mov	r7, r8
 8003424:	431f      	orrs	r7, r3
 8003426:	d100      	bne.n	800342a <__aeabi_dsub+0x432>
 8003428:	e0a6      	b.n	8003578 <__aeabi_dsub+0x580>
 800342a:	001c      	movs	r4, r3
 800342c:	4647      	mov	r7, r8
 800342e:	e645      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003430:	4cb7      	ldr	r4, [pc, #732]	@ (8003710 <__aeabi_dsub+0x718>)
 8003432:	1aed      	subs	r5, r5, r3
 8003434:	4014      	ands	r4, r2
 8003436:	077b      	lsls	r3, r7, #29
 8003438:	d000      	beq.n	800343c <__aeabi_dsub+0x444>
 800343a:	e780      	b.n	800333e <__aeabi_dsub+0x346>
 800343c:	e784      	b.n	8003348 <__aeabi_dsub+0x350>
 800343e:	464b      	mov	r3, r9
 8003440:	0025      	movs	r5, r4
 8003442:	4305      	orrs	r5, r0
 8003444:	d066      	beq.n	8003514 <__aeabi_dsub+0x51c>
 8003446:	1e5f      	subs	r7, r3, #1
 8003448:	2b01      	cmp	r3, #1
 800344a:	d100      	bne.n	800344e <__aeabi_dsub+0x456>
 800344c:	e0fc      	b.n	8003648 <__aeabi_dsub+0x650>
 800344e:	4dae      	ldr	r5, [pc, #696]	@ (8003708 <__aeabi_dsub+0x710>)
 8003450:	42ab      	cmp	r3, r5
 8003452:	d100      	bne.n	8003456 <__aeabi_dsub+0x45e>
 8003454:	e15e      	b.n	8003714 <__aeabi_dsub+0x71c>
 8003456:	4666      	mov	r6, ip
 8003458:	2f38      	cmp	r7, #56	@ 0x38
 800345a:	dc00      	bgt.n	800345e <__aeabi_dsub+0x466>
 800345c:	e0b4      	b.n	80035c8 <__aeabi_dsub+0x5d0>
 800345e:	2001      	movs	r0, #1
 8003460:	1a17      	subs	r7, r2, r0
 8003462:	42ba      	cmp	r2, r7
 8003464:	4192      	sbcs	r2, r2
 8003466:	465b      	mov	r3, fp
 8003468:	4252      	negs	r2, r2
 800346a:	464d      	mov	r5, r9
 800346c:	1a9c      	subs	r4, r3, r2
 800346e:	e620      	b.n	80030b2 <__aeabi_dsub+0xba>
 8003470:	0767      	lsls	r7, r4, #29
 8003472:	08c0      	lsrs	r0, r0, #3
 8003474:	4307      	orrs	r7, r0
 8003476:	08e5      	lsrs	r5, r4, #3
 8003478:	e6ba      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800347a:	001f      	movs	r7, r3
 800347c:	4659      	mov	r1, fp
 800347e:	3f20      	subs	r7, #32
 8003480:	40f9      	lsrs	r1, r7
 8003482:	000f      	movs	r7, r1
 8003484:	2b20      	cmp	r3, #32
 8003486:	d005      	beq.n	8003494 <__aeabi_dsub+0x49c>
 8003488:	2140      	movs	r1, #64	@ 0x40
 800348a:	1acb      	subs	r3, r1, r3
 800348c:	4659      	mov	r1, fp
 800348e:	4099      	lsls	r1, r3
 8003490:	430a      	orrs	r2, r1
 8003492:	4692      	mov	sl, r2
 8003494:	4653      	mov	r3, sl
 8003496:	1e5a      	subs	r2, r3, #1
 8003498:	4193      	sbcs	r3, r2
 800349a:	431f      	orrs	r7, r3
 800349c:	e604      	b.n	80030a8 <__aeabi_dsub+0xb0>
 800349e:	1aeb      	subs	r3, r5, r3
 80034a0:	4d9b      	ldr	r5, [pc, #620]	@ (8003710 <__aeabi_dsub+0x718>)
 80034a2:	4015      	ands	r5, r2
 80034a4:	076f      	lsls	r7, r5, #29
 80034a6:	08ed      	lsrs	r5, r5, #3
 80034a8:	032c      	lsls	r4, r5, #12
 80034aa:	055d      	lsls	r5, r3, #21
 80034ac:	0b24      	lsrs	r4, r4, #12
 80034ae:	0d6d      	lsrs	r5, r5, #21
 80034b0:	e736      	b.n	8003320 <__aeabi_dsub+0x328>
 80034b2:	4d95      	ldr	r5, [pc, #596]	@ (8003708 <__aeabi_dsub+0x710>)
 80034b4:	42ab      	cmp	r3, r5
 80034b6:	d100      	bne.n	80034ba <__aeabi_dsub+0x4c2>
 80034b8:	e0d6      	b.n	8003668 <__aeabi_dsub+0x670>
 80034ba:	1882      	adds	r2, r0, r2
 80034bc:	0021      	movs	r1, r4
 80034be:	4282      	cmp	r2, r0
 80034c0:	4180      	sbcs	r0, r0
 80034c2:	4459      	add	r1, fp
 80034c4:	4240      	negs	r0, r0
 80034c6:	1808      	adds	r0, r1, r0
 80034c8:	07c7      	lsls	r7, r0, #31
 80034ca:	0852      	lsrs	r2, r2, #1
 80034cc:	4317      	orrs	r7, r2
 80034ce:	0844      	lsrs	r4, r0, #1
 80034d0:	0752      	lsls	r2, r2, #29
 80034d2:	d400      	bmi.n	80034d6 <__aeabi_dsub+0x4de>
 80034d4:	e185      	b.n	80037e2 <__aeabi_dsub+0x7ea>
 80034d6:	220f      	movs	r2, #15
 80034d8:	001d      	movs	r5, r3
 80034da:	403a      	ands	r2, r7
 80034dc:	2a04      	cmp	r2, #4
 80034de:	d000      	beq.n	80034e2 <__aeabi_dsub+0x4ea>
 80034e0:	e61a      	b.n	8003118 <__aeabi_dsub+0x120>
 80034e2:	08ff      	lsrs	r7, r7, #3
 80034e4:	0764      	lsls	r4, r4, #29
 80034e6:	4327      	orrs	r7, r4
 80034e8:	0905      	lsrs	r5, r0, #4
 80034ea:	e7dd      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80034ec:	465b      	mov	r3, fp
 80034ee:	08d2      	lsrs	r2, r2, #3
 80034f0:	075f      	lsls	r7, r3, #29
 80034f2:	4317      	orrs	r7, r2
 80034f4:	08dd      	lsrs	r5, r3, #3
 80034f6:	e67b      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80034f8:	2700      	movs	r7, #0
 80034fa:	2400      	movs	r4, #0
 80034fc:	e710      	b.n	8003320 <__aeabi_dsub+0x328>
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d000      	beq.n	8003504 <__aeabi_dsub+0x50c>
 8003502:	e0d6      	b.n	80036b2 <__aeabi_dsub+0x6ba>
 8003504:	2900      	cmp	r1, #0
 8003506:	d000      	beq.n	800350a <__aeabi_dsub+0x512>
 8003508:	e12f      	b.n	800376a <__aeabi_dsub+0x772>
 800350a:	2480      	movs	r4, #128	@ 0x80
 800350c:	2600      	movs	r6, #0
 800350e:	4d7e      	ldr	r5, [pc, #504]	@ (8003708 <__aeabi_dsub+0x710>)
 8003510:	0324      	lsls	r4, r4, #12
 8003512:	e705      	b.n	8003320 <__aeabi_dsub+0x328>
 8003514:	4666      	mov	r6, ip
 8003516:	465c      	mov	r4, fp
 8003518:	08d0      	lsrs	r0, r2, #3
 800351a:	e717      	b.n	800334c <__aeabi_dsub+0x354>
 800351c:	465b      	mov	r3, fp
 800351e:	1a17      	subs	r7, r2, r0
 8003520:	42ba      	cmp	r2, r7
 8003522:	4192      	sbcs	r2, r2
 8003524:	1b1c      	subs	r4, r3, r4
 8003526:	2601      	movs	r6, #1
 8003528:	4663      	mov	r3, ip
 800352a:	4252      	negs	r2, r2
 800352c:	1aa4      	subs	r4, r4, r2
 800352e:	401e      	ands	r6, r3
 8003530:	e5c4      	b.n	80030bc <__aeabi_dsub+0xc4>
 8003532:	1883      	adds	r3, r0, r2
 8003534:	4283      	cmp	r3, r0
 8003536:	4180      	sbcs	r0, r0
 8003538:	445c      	add	r4, fp
 800353a:	4240      	negs	r0, r0
 800353c:	1825      	adds	r5, r4, r0
 800353e:	022a      	lsls	r2, r5, #8
 8003540:	d400      	bmi.n	8003544 <__aeabi_dsub+0x54c>
 8003542:	e0da      	b.n	80036fa <__aeabi_dsub+0x702>
 8003544:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <__aeabi_dsub+0x718>)
 8003546:	085b      	lsrs	r3, r3, #1
 8003548:	4015      	ands	r5, r2
 800354a:	07ea      	lsls	r2, r5, #31
 800354c:	431a      	orrs	r2, r3
 800354e:	0869      	lsrs	r1, r5, #1
 8003550:	075b      	lsls	r3, r3, #29
 8003552:	d400      	bmi.n	8003556 <__aeabi_dsub+0x55e>
 8003554:	e14a      	b.n	80037ec <__aeabi_dsub+0x7f4>
 8003556:	230f      	movs	r3, #15
 8003558:	4013      	ands	r3, r2
 800355a:	2b04      	cmp	r3, #4
 800355c:	d100      	bne.n	8003560 <__aeabi_dsub+0x568>
 800355e:	e0fc      	b.n	800375a <__aeabi_dsub+0x762>
 8003560:	1d17      	adds	r7, r2, #4
 8003562:	4297      	cmp	r7, r2
 8003564:	41a4      	sbcs	r4, r4
 8003566:	4264      	negs	r4, r4
 8003568:	2502      	movs	r5, #2
 800356a:	1864      	adds	r4, r4, r1
 800356c:	e6ec      	b.n	8003348 <__aeabi_dsub+0x350>
 800356e:	4647      	mov	r7, r8
 8003570:	001c      	movs	r4, r3
 8003572:	431f      	orrs	r7, r3
 8003574:	d000      	beq.n	8003578 <__aeabi_dsub+0x580>
 8003576:	e743      	b.n	8003400 <__aeabi_dsub+0x408>
 8003578:	2600      	movs	r6, #0
 800357a:	2500      	movs	r5, #0
 800357c:	2400      	movs	r4, #0
 800357e:	e6cf      	b.n	8003320 <__aeabi_dsub+0x328>
 8003580:	08c0      	lsrs	r0, r0, #3
 8003582:	0767      	lsls	r7, r4, #29
 8003584:	4307      	orrs	r7, r0
 8003586:	08e5      	lsrs	r5, r4, #3
 8003588:	e632      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800358a:	1a87      	subs	r7, r0, r2
 800358c:	465b      	mov	r3, fp
 800358e:	42b8      	cmp	r0, r7
 8003590:	4180      	sbcs	r0, r0
 8003592:	1ae4      	subs	r4, r4, r3
 8003594:	4240      	negs	r0, r0
 8003596:	1a24      	subs	r4, r4, r0
 8003598:	0223      	lsls	r3, r4, #8
 800359a:	d428      	bmi.n	80035ee <__aeabi_dsub+0x5f6>
 800359c:	0763      	lsls	r3, r4, #29
 800359e:	08ff      	lsrs	r7, r7, #3
 80035a0:	431f      	orrs	r7, r3
 80035a2:	08e5      	lsrs	r5, r4, #3
 80035a4:	2301      	movs	r3, #1
 80035a6:	e77f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d100      	bne.n	80035ae <__aeabi_dsub+0x5b6>
 80035ac:	e673      	b.n	8003296 <__aeabi_dsub+0x29e>
 80035ae:	464b      	mov	r3, r9
 80035b0:	1b5f      	subs	r7, r3, r5
 80035b2:	003b      	movs	r3, r7
 80035b4:	2d00      	cmp	r5, #0
 80035b6:	d100      	bne.n	80035ba <__aeabi_dsub+0x5c2>
 80035b8:	e742      	b.n	8003440 <__aeabi_dsub+0x448>
 80035ba:	2f38      	cmp	r7, #56	@ 0x38
 80035bc:	dd00      	ble.n	80035c0 <__aeabi_dsub+0x5c8>
 80035be:	e0ec      	b.n	800379a <__aeabi_dsub+0x7a2>
 80035c0:	2380      	movs	r3, #128	@ 0x80
 80035c2:	000e      	movs	r6, r1
 80035c4:	041b      	lsls	r3, r3, #16
 80035c6:	431c      	orrs	r4, r3
 80035c8:	2f1f      	cmp	r7, #31
 80035ca:	dc25      	bgt.n	8003618 <__aeabi_dsub+0x620>
 80035cc:	2520      	movs	r5, #32
 80035ce:	0023      	movs	r3, r4
 80035d0:	1bed      	subs	r5, r5, r7
 80035d2:	0001      	movs	r1, r0
 80035d4:	40a8      	lsls	r0, r5
 80035d6:	40ab      	lsls	r3, r5
 80035d8:	40f9      	lsrs	r1, r7
 80035da:	1e45      	subs	r5, r0, #1
 80035dc:	41a8      	sbcs	r0, r5
 80035de:	430b      	orrs	r3, r1
 80035e0:	40fc      	lsrs	r4, r7
 80035e2:	4318      	orrs	r0, r3
 80035e4:	465b      	mov	r3, fp
 80035e6:	1b1b      	subs	r3, r3, r4
 80035e8:	469b      	mov	fp, r3
 80035ea:	e739      	b.n	8003460 <__aeabi_dsub+0x468>
 80035ec:	4666      	mov	r6, ip
 80035ee:	2501      	movs	r5, #1
 80035f0:	e562      	b.n	80030b8 <__aeabi_dsub+0xc0>
 80035f2:	001f      	movs	r7, r3
 80035f4:	4659      	mov	r1, fp
 80035f6:	3f20      	subs	r7, #32
 80035f8:	40f9      	lsrs	r1, r7
 80035fa:	468c      	mov	ip, r1
 80035fc:	2b20      	cmp	r3, #32
 80035fe:	d005      	beq.n	800360c <__aeabi_dsub+0x614>
 8003600:	2740      	movs	r7, #64	@ 0x40
 8003602:	4659      	mov	r1, fp
 8003604:	1afb      	subs	r3, r7, r3
 8003606:	4099      	lsls	r1, r3
 8003608:	430a      	orrs	r2, r1
 800360a:	4692      	mov	sl, r2
 800360c:	4657      	mov	r7, sl
 800360e:	1e7b      	subs	r3, r7, #1
 8003610:	419f      	sbcs	r7, r3
 8003612:	4663      	mov	r3, ip
 8003614:	431f      	orrs	r7, r3
 8003616:	e5c1      	b.n	800319c <__aeabi_dsub+0x1a4>
 8003618:	003b      	movs	r3, r7
 800361a:	0025      	movs	r5, r4
 800361c:	3b20      	subs	r3, #32
 800361e:	40dd      	lsrs	r5, r3
 8003620:	2f20      	cmp	r7, #32
 8003622:	d004      	beq.n	800362e <__aeabi_dsub+0x636>
 8003624:	2340      	movs	r3, #64	@ 0x40
 8003626:	1bdb      	subs	r3, r3, r7
 8003628:	409c      	lsls	r4, r3
 800362a:	4320      	orrs	r0, r4
 800362c:	4680      	mov	r8, r0
 800362e:	4640      	mov	r0, r8
 8003630:	1e43      	subs	r3, r0, #1
 8003632:	4198      	sbcs	r0, r3
 8003634:	4328      	orrs	r0, r5
 8003636:	e713      	b.n	8003460 <__aeabi_dsub+0x468>
 8003638:	2900      	cmp	r1, #0
 800363a:	d09d      	beq.n	8003578 <__aeabi_dsub+0x580>
 800363c:	2601      	movs	r6, #1
 800363e:	4663      	mov	r3, ip
 8003640:	465c      	mov	r4, fp
 8003642:	4690      	mov	r8, r2
 8003644:	401e      	ands	r6, r3
 8003646:	e6db      	b.n	8003400 <__aeabi_dsub+0x408>
 8003648:	1a17      	subs	r7, r2, r0
 800364a:	465b      	mov	r3, fp
 800364c:	42ba      	cmp	r2, r7
 800364e:	4192      	sbcs	r2, r2
 8003650:	1b1c      	subs	r4, r3, r4
 8003652:	4252      	negs	r2, r2
 8003654:	1aa4      	subs	r4, r4, r2
 8003656:	0223      	lsls	r3, r4, #8
 8003658:	d4c8      	bmi.n	80035ec <__aeabi_dsub+0x5f4>
 800365a:	0763      	lsls	r3, r4, #29
 800365c:	08ff      	lsrs	r7, r7, #3
 800365e:	431f      	orrs	r7, r3
 8003660:	4666      	mov	r6, ip
 8003662:	2301      	movs	r3, #1
 8003664:	08e5      	lsrs	r5, r4, #3
 8003666:	e71f      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003668:	001d      	movs	r5, r3
 800366a:	2400      	movs	r4, #0
 800366c:	2700      	movs	r7, #0
 800366e:	e657      	b.n	8003320 <__aeabi_dsub+0x328>
 8003670:	465c      	mov	r4, fp
 8003672:	08d0      	lsrs	r0, r2, #3
 8003674:	e66a      	b.n	800334c <__aeabi_dsub+0x354>
 8003676:	2b00      	cmp	r3, #0
 8003678:	d100      	bne.n	800367c <__aeabi_dsub+0x684>
 800367a:	e737      	b.n	80034ec <__aeabi_dsub+0x4f4>
 800367c:	4653      	mov	r3, sl
 800367e:	08c0      	lsrs	r0, r0, #3
 8003680:	0767      	lsls	r7, r4, #29
 8003682:	4307      	orrs	r7, r0
 8003684:	08e5      	lsrs	r5, r4, #3
 8003686:	2b00      	cmp	r3, #0
 8003688:	d100      	bne.n	800368c <__aeabi_dsub+0x694>
 800368a:	e5b1      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800368c:	2380      	movs	r3, #128	@ 0x80
 800368e:	031b      	lsls	r3, r3, #12
 8003690:	421d      	tst	r5, r3
 8003692:	d008      	beq.n	80036a6 <__aeabi_dsub+0x6ae>
 8003694:	4659      	mov	r1, fp
 8003696:	08c8      	lsrs	r0, r1, #3
 8003698:	4218      	tst	r0, r3
 800369a:	d104      	bne.n	80036a6 <__aeabi_dsub+0x6ae>
 800369c:	08d2      	lsrs	r2, r2, #3
 800369e:	0749      	lsls	r1, r1, #29
 80036a0:	430a      	orrs	r2, r1
 80036a2:	0017      	movs	r7, r2
 80036a4:	0005      	movs	r5, r0
 80036a6:	0f7b      	lsrs	r3, r7, #29
 80036a8:	00ff      	lsls	r7, r7, #3
 80036aa:	08ff      	lsrs	r7, r7, #3
 80036ac:	075b      	lsls	r3, r3, #29
 80036ae:	431f      	orrs	r7, r3
 80036b0:	e59e      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036b2:	08c0      	lsrs	r0, r0, #3
 80036b4:	0763      	lsls	r3, r4, #29
 80036b6:	4318      	orrs	r0, r3
 80036b8:	08e5      	lsrs	r5, r4, #3
 80036ba:	2900      	cmp	r1, #0
 80036bc:	d053      	beq.n	8003766 <__aeabi_dsub+0x76e>
 80036be:	2380      	movs	r3, #128	@ 0x80
 80036c0:	031b      	lsls	r3, r3, #12
 80036c2:	421d      	tst	r5, r3
 80036c4:	d00a      	beq.n	80036dc <__aeabi_dsub+0x6e4>
 80036c6:	4659      	mov	r1, fp
 80036c8:	08cc      	lsrs	r4, r1, #3
 80036ca:	421c      	tst	r4, r3
 80036cc:	d106      	bne.n	80036dc <__aeabi_dsub+0x6e4>
 80036ce:	2601      	movs	r6, #1
 80036d0:	4663      	mov	r3, ip
 80036d2:	0025      	movs	r5, r4
 80036d4:	08d0      	lsrs	r0, r2, #3
 80036d6:	0749      	lsls	r1, r1, #29
 80036d8:	4308      	orrs	r0, r1
 80036da:	401e      	ands	r6, r3
 80036dc:	0f47      	lsrs	r7, r0, #29
 80036de:	00c0      	lsls	r0, r0, #3
 80036e0:	08c0      	lsrs	r0, r0, #3
 80036e2:	077f      	lsls	r7, r7, #29
 80036e4:	4307      	orrs	r7, r0
 80036e6:	e583      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 80036e8:	1883      	adds	r3, r0, r2
 80036ea:	4293      	cmp	r3, r2
 80036ec:	4192      	sbcs	r2, r2
 80036ee:	445c      	add	r4, fp
 80036f0:	4252      	negs	r2, r2
 80036f2:	18a5      	adds	r5, r4, r2
 80036f4:	022a      	lsls	r2, r5, #8
 80036f6:	d500      	bpl.n	80036fa <__aeabi_dsub+0x702>
 80036f8:	e724      	b.n	8003544 <__aeabi_dsub+0x54c>
 80036fa:	076f      	lsls	r7, r5, #29
 80036fc:	08db      	lsrs	r3, r3, #3
 80036fe:	431f      	orrs	r7, r3
 8003700:	08ed      	lsrs	r5, r5, #3
 8003702:	2301      	movs	r3, #1
 8003704:	e6d0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003706:	46c0      	nop			@ (mov r8, r8)
 8003708:	000007ff 	.word	0x000007ff
 800370c:	000007fe 	.word	0x000007fe
 8003710:	ff7fffff 	.word	0xff7fffff
 8003714:	465b      	mov	r3, fp
 8003716:	08d2      	lsrs	r2, r2, #3
 8003718:	075f      	lsls	r7, r3, #29
 800371a:	4666      	mov	r6, ip
 800371c:	4317      	orrs	r7, r2
 800371e:	08dd      	lsrs	r5, r3, #3
 8003720:	e566      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003722:	0025      	movs	r5, r4
 8003724:	3b20      	subs	r3, #32
 8003726:	40dd      	lsrs	r5, r3
 8003728:	4663      	mov	r3, ip
 800372a:	2b20      	cmp	r3, #32
 800372c:	d005      	beq.n	800373a <__aeabi_dsub+0x742>
 800372e:	2340      	movs	r3, #64	@ 0x40
 8003730:	4661      	mov	r1, ip
 8003732:	1a5b      	subs	r3, r3, r1
 8003734:	409c      	lsls	r4, r3
 8003736:	4320      	orrs	r0, r4
 8003738:	4680      	mov	r8, r0
 800373a:	4647      	mov	r7, r8
 800373c:	1e7b      	subs	r3, r7, #1
 800373e:	419f      	sbcs	r7, r3
 8003740:	432f      	orrs	r7, r5
 8003742:	e5a0      	b.n	8003286 <__aeabi_dsub+0x28e>
 8003744:	2120      	movs	r1, #32
 8003746:	2700      	movs	r7, #0
 8003748:	1a09      	subs	r1, r1, r0
 800374a:	e4d2      	b.n	80030f2 <__aeabi_dsub+0xfa>
 800374c:	2f00      	cmp	r7, #0
 800374e:	d100      	bne.n	8003752 <__aeabi_dsub+0x75a>
 8003750:	e713      	b.n	800357a <__aeabi_dsub+0x582>
 8003752:	465c      	mov	r4, fp
 8003754:	0017      	movs	r7, r2
 8003756:	2500      	movs	r5, #0
 8003758:	e5f6      	b.n	8003348 <__aeabi_dsub+0x350>
 800375a:	08d7      	lsrs	r7, r2, #3
 800375c:	0749      	lsls	r1, r1, #29
 800375e:	2302      	movs	r3, #2
 8003760:	430f      	orrs	r7, r1
 8003762:	092d      	lsrs	r5, r5, #4
 8003764:	e6a0      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 8003766:	0007      	movs	r7, r0
 8003768:	e542      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800376a:	465b      	mov	r3, fp
 800376c:	2601      	movs	r6, #1
 800376e:	075f      	lsls	r7, r3, #29
 8003770:	08dd      	lsrs	r5, r3, #3
 8003772:	4663      	mov	r3, ip
 8003774:	08d2      	lsrs	r2, r2, #3
 8003776:	4317      	orrs	r7, r2
 8003778:	401e      	ands	r6, r3
 800377a:	e539      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 800377c:	465b      	mov	r3, fp
 800377e:	08d2      	lsrs	r2, r2, #3
 8003780:	075f      	lsls	r7, r3, #29
 8003782:	4317      	orrs	r7, r2
 8003784:	08dd      	lsrs	r5, r3, #3
 8003786:	e533      	b.n	80031f0 <__aeabi_dsub+0x1f8>
 8003788:	4a1e      	ldr	r2, [pc, #120]	@ (8003804 <__aeabi_dsub+0x80c>)
 800378a:	08db      	lsrs	r3, r3, #3
 800378c:	4022      	ands	r2, r4
 800378e:	0757      	lsls	r7, r2, #29
 8003790:	0252      	lsls	r2, r2, #9
 8003792:	2501      	movs	r5, #1
 8003794:	431f      	orrs	r7, r3
 8003796:	0b14      	lsrs	r4, r2, #12
 8003798:	e5c2      	b.n	8003320 <__aeabi_dsub+0x328>
 800379a:	000e      	movs	r6, r1
 800379c:	2001      	movs	r0, #1
 800379e:	e65f      	b.n	8003460 <__aeabi_dsub+0x468>
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00d      	beq.n	80037c0 <__aeabi_dsub+0x7c8>
 80037a4:	464b      	mov	r3, r9
 80037a6:	1b5b      	subs	r3, r3, r5
 80037a8:	469c      	mov	ip, r3
 80037aa:	2d00      	cmp	r5, #0
 80037ac:	d100      	bne.n	80037b0 <__aeabi_dsub+0x7b8>
 80037ae:	e548      	b.n	8003242 <__aeabi_dsub+0x24a>
 80037b0:	2701      	movs	r7, #1
 80037b2:	2b38      	cmp	r3, #56	@ 0x38
 80037b4:	dd00      	ble.n	80037b8 <__aeabi_dsub+0x7c0>
 80037b6:	e566      	b.n	8003286 <__aeabi_dsub+0x28e>
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	041b      	lsls	r3, r3, #16
 80037bc:	431c      	orrs	r4, r3
 80037be:	e550      	b.n	8003262 <__aeabi_dsub+0x26a>
 80037c0:	1c6b      	adds	r3, r5, #1
 80037c2:	4d11      	ldr	r5, [pc, #68]	@ (8003808 <__aeabi_dsub+0x810>)
 80037c4:	422b      	tst	r3, r5
 80037c6:	d000      	beq.n	80037ca <__aeabi_dsub+0x7d2>
 80037c8:	e673      	b.n	80034b2 <__aeabi_dsub+0x4ba>
 80037ca:	4659      	mov	r1, fp
 80037cc:	0023      	movs	r3, r4
 80037ce:	4311      	orrs	r1, r2
 80037d0:	468a      	mov	sl, r1
 80037d2:	4303      	orrs	r3, r0
 80037d4:	e600      	b.n	80033d8 <__aeabi_dsub+0x3e0>
 80037d6:	0767      	lsls	r7, r4, #29
 80037d8:	08c0      	lsrs	r0, r0, #3
 80037da:	2300      	movs	r3, #0
 80037dc:	4307      	orrs	r7, r0
 80037de:	08e5      	lsrs	r5, r4, #3
 80037e0:	e662      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037e2:	0764      	lsls	r4, r4, #29
 80037e4:	08ff      	lsrs	r7, r7, #3
 80037e6:	4327      	orrs	r7, r4
 80037e8:	0905      	lsrs	r5, r0, #4
 80037ea:	e65d      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037ec:	08d2      	lsrs	r2, r2, #3
 80037ee:	0749      	lsls	r1, r1, #29
 80037f0:	4311      	orrs	r1, r2
 80037f2:	000f      	movs	r7, r1
 80037f4:	2302      	movs	r3, #2
 80037f6:	092d      	lsrs	r5, r5, #4
 80037f8:	e656      	b.n	80034a8 <__aeabi_dsub+0x4b0>
 80037fa:	0007      	movs	r7, r0
 80037fc:	e5a4      	b.n	8003348 <__aeabi_dsub+0x350>
 80037fe:	0038      	movs	r0, r7
 8003800:	e48f      	b.n	8003122 <__aeabi_dsub+0x12a>
 8003802:	46c0      	nop			@ (mov r8, r8)
 8003804:	ff7fffff 	.word	0xff7fffff
 8003808:	000007fe 	.word	0x000007fe

0800380c <__aeabi_dcmpun>:
 800380c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800380e:	46c6      	mov	lr, r8
 8003810:	031e      	lsls	r6, r3, #12
 8003812:	0b36      	lsrs	r6, r6, #12
 8003814:	46b0      	mov	r8, r6
 8003816:	4e0d      	ldr	r6, [pc, #52]	@ (800384c <__aeabi_dcmpun+0x40>)
 8003818:	030c      	lsls	r4, r1, #12
 800381a:	004d      	lsls	r5, r1, #1
 800381c:	005f      	lsls	r7, r3, #1
 800381e:	b500      	push	{lr}
 8003820:	0b24      	lsrs	r4, r4, #12
 8003822:	0d6d      	lsrs	r5, r5, #21
 8003824:	0d7f      	lsrs	r7, r7, #21
 8003826:	42b5      	cmp	r5, r6
 8003828:	d00b      	beq.n	8003842 <__aeabi_dcmpun+0x36>
 800382a:	4908      	ldr	r1, [pc, #32]	@ (800384c <__aeabi_dcmpun+0x40>)
 800382c:	2000      	movs	r0, #0
 800382e:	428f      	cmp	r7, r1
 8003830:	d104      	bne.n	800383c <__aeabi_dcmpun+0x30>
 8003832:	4646      	mov	r6, r8
 8003834:	4316      	orrs	r6, r2
 8003836:	0030      	movs	r0, r6
 8003838:	1e43      	subs	r3, r0, #1
 800383a:	4198      	sbcs	r0, r3
 800383c:	bc80      	pop	{r7}
 800383e:	46b8      	mov	r8, r7
 8003840:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003842:	4304      	orrs	r4, r0
 8003844:	2001      	movs	r0, #1
 8003846:	2c00      	cmp	r4, #0
 8003848:	d1f8      	bne.n	800383c <__aeabi_dcmpun+0x30>
 800384a:	e7ee      	b.n	800382a <__aeabi_dcmpun+0x1e>
 800384c:	000007ff 	.word	0x000007ff

08003850 <__aeabi_d2iz>:
 8003850:	000b      	movs	r3, r1
 8003852:	0002      	movs	r2, r0
 8003854:	b570      	push	{r4, r5, r6, lr}
 8003856:	4d16      	ldr	r5, [pc, #88]	@ (80038b0 <__aeabi_d2iz+0x60>)
 8003858:	030c      	lsls	r4, r1, #12
 800385a:	b082      	sub	sp, #8
 800385c:	0049      	lsls	r1, r1, #1
 800385e:	2000      	movs	r0, #0
 8003860:	9200      	str	r2, [sp, #0]
 8003862:	9301      	str	r3, [sp, #4]
 8003864:	0b24      	lsrs	r4, r4, #12
 8003866:	0d49      	lsrs	r1, r1, #21
 8003868:	0fde      	lsrs	r6, r3, #31
 800386a:	42a9      	cmp	r1, r5
 800386c:	dd04      	ble.n	8003878 <__aeabi_d2iz+0x28>
 800386e:	4811      	ldr	r0, [pc, #68]	@ (80038b4 <__aeabi_d2iz+0x64>)
 8003870:	4281      	cmp	r1, r0
 8003872:	dd03      	ble.n	800387c <__aeabi_d2iz+0x2c>
 8003874:	4b10      	ldr	r3, [pc, #64]	@ (80038b8 <__aeabi_d2iz+0x68>)
 8003876:	18f0      	adds	r0, r6, r3
 8003878:	b002      	add	sp, #8
 800387a:	bd70      	pop	{r4, r5, r6, pc}
 800387c:	2080      	movs	r0, #128	@ 0x80
 800387e:	0340      	lsls	r0, r0, #13
 8003880:	4320      	orrs	r0, r4
 8003882:	4c0e      	ldr	r4, [pc, #56]	@ (80038bc <__aeabi_d2iz+0x6c>)
 8003884:	1a64      	subs	r4, r4, r1
 8003886:	2c1f      	cmp	r4, #31
 8003888:	dd08      	ble.n	800389c <__aeabi_d2iz+0x4c>
 800388a:	4b0d      	ldr	r3, [pc, #52]	@ (80038c0 <__aeabi_d2iz+0x70>)
 800388c:	1a5b      	subs	r3, r3, r1
 800388e:	40d8      	lsrs	r0, r3
 8003890:	0003      	movs	r3, r0
 8003892:	4258      	negs	r0, r3
 8003894:	2e00      	cmp	r6, #0
 8003896:	d1ef      	bne.n	8003878 <__aeabi_d2iz+0x28>
 8003898:	0018      	movs	r0, r3
 800389a:	e7ed      	b.n	8003878 <__aeabi_d2iz+0x28>
 800389c:	4b09      	ldr	r3, [pc, #36]	@ (80038c4 <__aeabi_d2iz+0x74>)
 800389e:	9a00      	ldr	r2, [sp, #0]
 80038a0:	469c      	mov	ip, r3
 80038a2:	0003      	movs	r3, r0
 80038a4:	4461      	add	r1, ip
 80038a6:	408b      	lsls	r3, r1
 80038a8:	40e2      	lsrs	r2, r4
 80038aa:	4313      	orrs	r3, r2
 80038ac:	e7f1      	b.n	8003892 <__aeabi_d2iz+0x42>
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	000003fe 	.word	0x000003fe
 80038b4:	0000041d 	.word	0x0000041d
 80038b8:	7fffffff 	.word	0x7fffffff
 80038bc:	00000433 	.word	0x00000433
 80038c0:	00000413 	.word	0x00000413
 80038c4:	fffffbed 	.word	0xfffffbed

080038c8 <__aeabi_i2d>:
 80038c8:	b570      	push	{r4, r5, r6, lr}
 80038ca:	2800      	cmp	r0, #0
 80038cc:	d016      	beq.n	80038fc <__aeabi_i2d+0x34>
 80038ce:	17c3      	asrs	r3, r0, #31
 80038d0:	18c5      	adds	r5, r0, r3
 80038d2:	405d      	eors	r5, r3
 80038d4:	0fc4      	lsrs	r4, r0, #31
 80038d6:	0028      	movs	r0, r5
 80038d8:	f7fc fe2a 	bl	8000530 <__clzsi2>
 80038dc:	4b10      	ldr	r3, [pc, #64]	@ (8003920 <__aeabi_i2d+0x58>)
 80038de:	1a1b      	subs	r3, r3, r0
 80038e0:	055b      	lsls	r3, r3, #21
 80038e2:	0d5b      	lsrs	r3, r3, #21
 80038e4:	280a      	cmp	r0, #10
 80038e6:	dc14      	bgt.n	8003912 <__aeabi_i2d+0x4a>
 80038e8:	0002      	movs	r2, r0
 80038ea:	002e      	movs	r6, r5
 80038ec:	3215      	adds	r2, #21
 80038ee:	4096      	lsls	r6, r2
 80038f0:	220b      	movs	r2, #11
 80038f2:	1a12      	subs	r2, r2, r0
 80038f4:	40d5      	lsrs	r5, r2
 80038f6:	032d      	lsls	r5, r5, #12
 80038f8:	0b2d      	lsrs	r5, r5, #12
 80038fa:	e003      	b.n	8003904 <__aeabi_i2d+0x3c>
 80038fc:	2400      	movs	r4, #0
 80038fe:	2300      	movs	r3, #0
 8003900:	2500      	movs	r5, #0
 8003902:	2600      	movs	r6, #0
 8003904:	051b      	lsls	r3, r3, #20
 8003906:	432b      	orrs	r3, r5
 8003908:	07e4      	lsls	r4, r4, #31
 800390a:	4323      	orrs	r3, r4
 800390c:	0030      	movs	r0, r6
 800390e:	0019      	movs	r1, r3
 8003910:	bd70      	pop	{r4, r5, r6, pc}
 8003912:	380b      	subs	r0, #11
 8003914:	4085      	lsls	r5, r0
 8003916:	032d      	lsls	r5, r5, #12
 8003918:	2600      	movs	r6, #0
 800391a:	0b2d      	lsrs	r5, r5, #12
 800391c:	e7f2      	b.n	8003904 <__aeabi_i2d+0x3c>
 800391e:	46c0      	nop			@ (mov r8, r8)
 8003920:	0000041e 	.word	0x0000041e

08003924 <__aeabi_ui2d>:
 8003924:	b510      	push	{r4, lr}
 8003926:	1e04      	subs	r4, r0, #0
 8003928:	d010      	beq.n	800394c <__aeabi_ui2d+0x28>
 800392a:	f7fc fe01 	bl	8000530 <__clzsi2>
 800392e:	4b0e      	ldr	r3, [pc, #56]	@ (8003968 <__aeabi_ui2d+0x44>)
 8003930:	1a1b      	subs	r3, r3, r0
 8003932:	055b      	lsls	r3, r3, #21
 8003934:	0d5b      	lsrs	r3, r3, #21
 8003936:	280a      	cmp	r0, #10
 8003938:	dc0f      	bgt.n	800395a <__aeabi_ui2d+0x36>
 800393a:	220b      	movs	r2, #11
 800393c:	0021      	movs	r1, r4
 800393e:	1a12      	subs	r2, r2, r0
 8003940:	40d1      	lsrs	r1, r2
 8003942:	3015      	adds	r0, #21
 8003944:	030a      	lsls	r2, r1, #12
 8003946:	4084      	lsls	r4, r0
 8003948:	0b12      	lsrs	r2, r2, #12
 800394a:	e001      	b.n	8003950 <__aeabi_ui2d+0x2c>
 800394c:	2300      	movs	r3, #0
 800394e:	2200      	movs	r2, #0
 8003950:	051b      	lsls	r3, r3, #20
 8003952:	4313      	orrs	r3, r2
 8003954:	0020      	movs	r0, r4
 8003956:	0019      	movs	r1, r3
 8003958:	bd10      	pop	{r4, pc}
 800395a:	0022      	movs	r2, r4
 800395c:	380b      	subs	r0, #11
 800395e:	4082      	lsls	r2, r0
 8003960:	0312      	lsls	r2, r2, #12
 8003962:	2400      	movs	r4, #0
 8003964:	0b12      	lsrs	r2, r2, #12
 8003966:	e7f3      	b.n	8003950 <__aeabi_ui2d+0x2c>
 8003968:	0000041e 	.word	0x0000041e

0800396c <__aeabi_f2d>:
 800396c:	b570      	push	{r4, r5, r6, lr}
 800396e:	0242      	lsls	r2, r0, #9
 8003970:	0043      	lsls	r3, r0, #1
 8003972:	0fc4      	lsrs	r4, r0, #31
 8003974:	20fe      	movs	r0, #254	@ 0xfe
 8003976:	0e1b      	lsrs	r3, r3, #24
 8003978:	1c59      	adds	r1, r3, #1
 800397a:	0a55      	lsrs	r5, r2, #9
 800397c:	4208      	tst	r0, r1
 800397e:	d00c      	beq.n	800399a <__aeabi_f2d+0x2e>
 8003980:	21e0      	movs	r1, #224	@ 0xe0
 8003982:	0089      	lsls	r1, r1, #2
 8003984:	468c      	mov	ip, r1
 8003986:	076d      	lsls	r5, r5, #29
 8003988:	0b12      	lsrs	r2, r2, #12
 800398a:	4463      	add	r3, ip
 800398c:	051b      	lsls	r3, r3, #20
 800398e:	4313      	orrs	r3, r2
 8003990:	07e4      	lsls	r4, r4, #31
 8003992:	4323      	orrs	r3, r4
 8003994:	0028      	movs	r0, r5
 8003996:	0019      	movs	r1, r3
 8003998:	bd70      	pop	{r4, r5, r6, pc}
 800399a:	2b00      	cmp	r3, #0
 800399c:	d114      	bne.n	80039c8 <__aeabi_f2d+0x5c>
 800399e:	2d00      	cmp	r5, #0
 80039a0:	d01b      	beq.n	80039da <__aeabi_f2d+0x6e>
 80039a2:	0028      	movs	r0, r5
 80039a4:	f7fc fdc4 	bl	8000530 <__clzsi2>
 80039a8:	280a      	cmp	r0, #10
 80039aa:	dc1c      	bgt.n	80039e6 <__aeabi_f2d+0x7a>
 80039ac:	230b      	movs	r3, #11
 80039ae:	002a      	movs	r2, r5
 80039b0:	1a1b      	subs	r3, r3, r0
 80039b2:	40da      	lsrs	r2, r3
 80039b4:	0003      	movs	r3, r0
 80039b6:	3315      	adds	r3, #21
 80039b8:	409d      	lsls	r5, r3
 80039ba:	4b0e      	ldr	r3, [pc, #56]	@ (80039f4 <__aeabi_f2d+0x88>)
 80039bc:	0312      	lsls	r2, r2, #12
 80039be:	1a1b      	subs	r3, r3, r0
 80039c0:	055b      	lsls	r3, r3, #21
 80039c2:	0b12      	lsrs	r2, r2, #12
 80039c4:	0d5b      	lsrs	r3, r3, #21
 80039c6:	e7e1      	b.n	800398c <__aeabi_f2d+0x20>
 80039c8:	2d00      	cmp	r5, #0
 80039ca:	d009      	beq.n	80039e0 <__aeabi_f2d+0x74>
 80039cc:	0b13      	lsrs	r3, r2, #12
 80039ce:	2280      	movs	r2, #128	@ 0x80
 80039d0:	0312      	lsls	r2, r2, #12
 80039d2:	431a      	orrs	r2, r3
 80039d4:	076d      	lsls	r5, r5, #29
 80039d6:	4b08      	ldr	r3, [pc, #32]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039d8:	e7d8      	b.n	800398c <__aeabi_f2d+0x20>
 80039da:	2300      	movs	r3, #0
 80039dc:	2200      	movs	r2, #0
 80039de:	e7d5      	b.n	800398c <__aeabi_f2d+0x20>
 80039e0:	2200      	movs	r2, #0
 80039e2:	4b05      	ldr	r3, [pc, #20]	@ (80039f8 <__aeabi_f2d+0x8c>)
 80039e4:	e7d2      	b.n	800398c <__aeabi_f2d+0x20>
 80039e6:	0003      	movs	r3, r0
 80039e8:	002a      	movs	r2, r5
 80039ea:	3b0b      	subs	r3, #11
 80039ec:	409a      	lsls	r2, r3
 80039ee:	2500      	movs	r5, #0
 80039f0:	e7e3      	b.n	80039ba <__aeabi_f2d+0x4e>
 80039f2:	46c0      	nop			@ (mov r8, r8)
 80039f4:	00000389 	.word	0x00000389
 80039f8:	000007ff 	.word	0x000007ff

080039fc <__aeabi_d2f>:
 80039fc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039fe:	004b      	lsls	r3, r1, #1
 8003a00:	030f      	lsls	r7, r1, #12
 8003a02:	0d5b      	lsrs	r3, r3, #21
 8003a04:	4c3a      	ldr	r4, [pc, #232]	@ (8003af0 <__aeabi_d2f+0xf4>)
 8003a06:	0f45      	lsrs	r5, r0, #29
 8003a08:	b083      	sub	sp, #12
 8003a0a:	0a7f      	lsrs	r7, r7, #9
 8003a0c:	1c5e      	adds	r6, r3, #1
 8003a0e:	432f      	orrs	r7, r5
 8003a10:	9000      	str	r0, [sp, #0]
 8003a12:	9101      	str	r1, [sp, #4]
 8003a14:	0fca      	lsrs	r2, r1, #31
 8003a16:	00c5      	lsls	r5, r0, #3
 8003a18:	4226      	tst	r6, r4
 8003a1a:	d00b      	beq.n	8003a34 <__aeabi_d2f+0x38>
 8003a1c:	4935      	ldr	r1, [pc, #212]	@ (8003af4 <__aeabi_d2f+0xf8>)
 8003a1e:	185c      	adds	r4, r3, r1
 8003a20:	2cfe      	cmp	r4, #254	@ 0xfe
 8003a22:	dd13      	ble.n	8003a4c <__aeabi_d2f+0x50>
 8003a24:	20ff      	movs	r0, #255	@ 0xff
 8003a26:	2300      	movs	r3, #0
 8003a28:	05c0      	lsls	r0, r0, #23
 8003a2a:	4318      	orrs	r0, r3
 8003a2c:	07d2      	lsls	r2, r2, #31
 8003a2e:	4310      	orrs	r0, r2
 8003a30:	b003      	add	sp, #12
 8003a32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003a34:	433d      	orrs	r5, r7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d101      	bne.n	8003a3e <__aeabi_d2f+0x42>
 8003a3a:	2000      	movs	r0, #0
 8003a3c:	e7f4      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a3e:	2d00      	cmp	r5, #0
 8003a40:	d0f0      	beq.n	8003a24 <__aeabi_d2f+0x28>
 8003a42:	2380      	movs	r3, #128	@ 0x80
 8003a44:	03db      	lsls	r3, r3, #15
 8003a46:	20ff      	movs	r0, #255	@ 0xff
 8003a48:	433b      	orrs	r3, r7
 8003a4a:	e7ed      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a4c:	2c00      	cmp	r4, #0
 8003a4e:	dd0c      	ble.n	8003a6a <__aeabi_d2f+0x6e>
 8003a50:	9b00      	ldr	r3, [sp, #0]
 8003a52:	00ff      	lsls	r7, r7, #3
 8003a54:	019b      	lsls	r3, r3, #6
 8003a56:	1e58      	subs	r0, r3, #1
 8003a58:	4183      	sbcs	r3, r0
 8003a5a:	0f69      	lsrs	r1, r5, #29
 8003a5c:	433b      	orrs	r3, r7
 8003a5e:	430b      	orrs	r3, r1
 8003a60:	0759      	lsls	r1, r3, #29
 8003a62:	d127      	bne.n	8003ab4 <__aeabi_d2f+0xb8>
 8003a64:	08db      	lsrs	r3, r3, #3
 8003a66:	b2e0      	uxtb	r0, r4
 8003a68:	e7de      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003a6a:	0021      	movs	r1, r4
 8003a6c:	3117      	adds	r1, #23
 8003a6e:	db31      	blt.n	8003ad4 <__aeabi_d2f+0xd8>
 8003a70:	2180      	movs	r1, #128	@ 0x80
 8003a72:	201e      	movs	r0, #30
 8003a74:	0409      	lsls	r1, r1, #16
 8003a76:	4339      	orrs	r1, r7
 8003a78:	1b00      	subs	r0, r0, r4
 8003a7a:	281f      	cmp	r0, #31
 8003a7c:	dd2d      	ble.n	8003ada <__aeabi_d2f+0xde>
 8003a7e:	2602      	movs	r6, #2
 8003a80:	4276      	negs	r6, r6
 8003a82:	1b34      	subs	r4, r6, r4
 8003a84:	000e      	movs	r6, r1
 8003a86:	40e6      	lsrs	r6, r4
 8003a88:	0034      	movs	r4, r6
 8003a8a:	2820      	cmp	r0, #32
 8003a8c:	d004      	beq.n	8003a98 <__aeabi_d2f+0x9c>
 8003a8e:	481a      	ldr	r0, [pc, #104]	@ (8003af8 <__aeabi_d2f+0xfc>)
 8003a90:	4684      	mov	ip, r0
 8003a92:	4463      	add	r3, ip
 8003a94:	4099      	lsls	r1, r3
 8003a96:	430d      	orrs	r5, r1
 8003a98:	002b      	movs	r3, r5
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	418b      	sbcs	r3, r1
 8003a9e:	4323      	orrs	r3, r4
 8003aa0:	0759      	lsls	r1, r3, #29
 8003aa2:	d003      	beq.n	8003aac <__aeabi_d2f+0xb0>
 8003aa4:	210f      	movs	r1, #15
 8003aa6:	4019      	ands	r1, r3
 8003aa8:	2904      	cmp	r1, #4
 8003aaa:	d10b      	bne.n	8003ac4 <__aeabi_d2f+0xc8>
 8003aac:	019b      	lsls	r3, r3, #6
 8003aae:	2000      	movs	r0, #0
 8003ab0:	0a5b      	lsrs	r3, r3, #9
 8003ab2:	e7b9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ab4:	210f      	movs	r1, #15
 8003ab6:	4019      	ands	r1, r3
 8003ab8:	2904      	cmp	r1, #4
 8003aba:	d104      	bne.n	8003ac6 <__aeabi_d2f+0xca>
 8003abc:	019b      	lsls	r3, r3, #6
 8003abe:	0a5b      	lsrs	r3, r3, #9
 8003ac0:	b2e0      	uxtb	r0, r4
 8003ac2:	e7b1      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ac4:	2400      	movs	r4, #0
 8003ac6:	3304      	adds	r3, #4
 8003ac8:	0159      	lsls	r1, r3, #5
 8003aca:	d5f7      	bpl.n	8003abc <__aeabi_d2f+0xc0>
 8003acc:	3401      	adds	r4, #1
 8003ace:	2300      	movs	r3, #0
 8003ad0:	b2e0      	uxtb	r0, r4
 8003ad2:	e7a9      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ad4:	2000      	movs	r0, #0
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	e7a6      	b.n	8003a28 <__aeabi_d2f+0x2c>
 8003ada:	4c08      	ldr	r4, [pc, #32]	@ (8003afc <__aeabi_d2f+0x100>)
 8003adc:	191c      	adds	r4, r3, r4
 8003ade:	002b      	movs	r3, r5
 8003ae0:	40a5      	lsls	r5, r4
 8003ae2:	40c3      	lsrs	r3, r0
 8003ae4:	40a1      	lsls	r1, r4
 8003ae6:	1e68      	subs	r0, r5, #1
 8003ae8:	4185      	sbcs	r5, r0
 8003aea:	4329      	orrs	r1, r5
 8003aec:	430b      	orrs	r3, r1
 8003aee:	e7d7      	b.n	8003aa0 <__aeabi_d2f+0xa4>
 8003af0:	000007fe 	.word	0x000007fe
 8003af4:	fffffc80 	.word	0xfffffc80
 8003af8:	fffffca2 	.word	0xfffffca2
 8003afc:	fffffc82 	.word	0xfffffc82

08003b00 <__clzdi2>:
 8003b00:	b510      	push	{r4, lr}
 8003b02:	2900      	cmp	r1, #0
 8003b04:	d103      	bne.n	8003b0e <__clzdi2+0xe>
 8003b06:	f7fc fd13 	bl	8000530 <__clzsi2>
 8003b0a:	3020      	adds	r0, #32
 8003b0c:	e002      	b.n	8003b14 <__clzdi2+0x14>
 8003b0e:	0008      	movs	r0, r1
 8003b10:	f7fc fd0e 	bl	8000530 <__clzsi2>
 8003b14:	bd10      	pop	{r4, pc}
 8003b16:	46c0      	nop			@ (mov r8, r8)

08003b18 <__divdi3>:
 8003b18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003b1a:	464f      	mov	r7, r9
 8003b1c:	4646      	mov	r6, r8
 8003b1e:	46d6      	mov	lr, sl
 8003b20:	b5c0      	push	{r6, r7, lr}
 8003b22:	0006      	movs	r6, r0
 8003b24:	000f      	movs	r7, r1
 8003b26:	0010      	movs	r0, r2
 8003b28:	0019      	movs	r1, r3
 8003b2a:	b082      	sub	sp, #8
 8003b2c:	2f00      	cmp	r7, #0
 8003b2e:	db5d      	blt.n	8003bec <__divdi3+0xd4>
 8003b30:	0034      	movs	r4, r6
 8003b32:	003d      	movs	r5, r7
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	db0b      	blt.n	8003b50 <__divdi3+0x38>
 8003b38:	0016      	movs	r6, r2
 8003b3a:	001f      	movs	r7, r3
 8003b3c:	42ab      	cmp	r3, r5
 8003b3e:	d917      	bls.n	8003b70 <__divdi3+0x58>
 8003b40:	2000      	movs	r0, #0
 8003b42:	2100      	movs	r1, #0
 8003b44:	b002      	add	sp, #8
 8003b46:	bce0      	pop	{r5, r6, r7}
 8003b48:	46ba      	mov	sl, r7
 8003b4a:	46b1      	mov	r9, r6
 8003b4c:	46a8      	mov	r8, r5
 8003b4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b50:	2700      	movs	r7, #0
 8003b52:	4246      	negs	r6, r0
 8003b54:	418f      	sbcs	r7, r1
 8003b56:	42af      	cmp	r7, r5
 8003b58:	d8f2      	bhi.n	8003b40 <__divdi3+0x28>
 8003b5a:	d100      	bne.n	8003b5e <__divdi3+0x46>
 8003b5c:	e0a0      	b.n	8003ca0 <__divdi3+0x188>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	425b      	negs	r3, r3
 8003b62:	4699      	mov	r9, r3
 8003b64:	e009      	b.n	8003b7a <__divdi3+0x62>
 8003b66:	2700      	movs	r7, #0
 8003b68:	4246      	negs	r6, r0
 8003b6a:	418f      	sbcs	r7, r1
 8003b6c:	42af      	cmp	r7, r5
 8003b6e:	d8e7      	bhi.n	8003b40 <__divdi3+0x28>
 8003b70:	42af      	cmp	r7, r5
 8003b72:	d100      	bne.n	8003b76 <__divdi3+0x5e>
 8003b74:	e090      	b.n	8003c98 <__divdi3+0x180>
 8003b76:	2300      	movs	r3, #0
 8003b78:	4699      	mov	r9, r3
 8003b7a:	0039      	movs	r1, r7
 8003b7c:	0030      	movs	r0, r6
 8003b7e:	f7ff ffbf 	bl	8003b00 <__clzdi2>
 8003b82:	4680      	mov	r8, r0
 8003b84:	0029      	movs	r1, r5
 8003b86:	0020      	movs	r0, r4
 8003b88:	f7ff ffba 	bl	8003b00 <__clzdi2>
 8003b8c:	4643      	mov	r3, r8
 8003b8e:	1a1b      	subs	r3, r3, r0
 8003b90:	4698      	mov	r8, r3
 8003b92:	3b20      	subs	r3, #32
 8003b94:	d475      	bmi.n	8003c82 <__divdi3+0x16a>
 8003b96:	0031      	movs	r1, r6
 8003b98:	4099      	lsls	r1, r3
 8003b9a:	469a      	mov	sl, r3
 8003b9c:	000b      	movs	r3, r1
 8003b9e:	0031      	movs	r1, r6
 8003ba0:	4640      	mov	r0, r8
 8003ba2:	4081      	lsls	r1, r0
 8003ba4:	000a      	movs	r2, r1
 8003ba6:	42ab      	cmp	r3, r5
 8003ba8:	d82e      	bhi.n	8003c08 <__divdi3+0xf0>
 8003baa:	d02b      	beq.n	8003c04 <__divdi3+0xec>
 8003bac:	4651      	mov	r1, sl
 8003bae:	1aa4      	subs	r4, r4, r2
 8003bb0:	419d      	sbcs	r5, r3
 8003bb2:	2900      	cmp	r1, #0
 8003bb4:	da00      	bge.n	8003bb8 <__divdi3+0xa0>
 8003bb6:	e090      	b.n	8003cda <__divdi3+0x1c2>
 8003bb8:	2100      	movs	r1, #0
 8003bba:	2000      	movs	r0, #0
 8003bbc:	2601      	movs	r6, #1
 8003bbe:	9000      	str	r0, [sp, #0]
 8003bc0:	9101      	str	r1, [sp, #4]
 8003bc2:	4651      	mov	r1, sl
 8003bc4:	408e      	lsls	r6, r1
 8003bc6:	9601      	str	r6, [sp, #4]
 8003bc8:	4641      	mov	r1, r8
 8003bca:	2601      	movs	r6, #1
 8003bcc:	408e      	lsls	r6, r1
 8003bce:	4641      	mov	r1, r8
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2900      	cmp	r1, #0
 8003bd4:	d11f      	bne.n	8003c16 <__divdi3+0xfe>
 8003bd6:	9800      	ldr	r0, [sp, #0]
 8003bd8:	9901      	ldr	r1, [sp, #4]
 8003bda:	464b      	mov	r3, r9
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d0b1      	beq.n	8003b44 <__divdi3+0x2c>
 8003be0:	0003      	movs	r3, r0
 8003be2:	000c      	movs	r4, r1
 8003be4:	2100      	movs	r1, #0
 8003be6:	4258      	negs	r0, r3
 8003be8:	41a1      	sbcs	r1, r4
 8003bea:	e7ab      	b.n	8003b44 <__divdi3+0x2c>
 8003bec:	2500      	movs	r5, #0
 8003bee:	4274      	negs	r4, r6
 8003bf0:	41bd      	sbcs	r5, r7
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	dbb7      	blt.n	8003b66 <__divdi3+0x4e>
 8003bf6:	0016      	movs	r6, r2
 8003bf8:	001f      	movs	r7, r3
 8003bfa:	42ab      	cmp	r3, r5
 8003bfc:	d8a0      	bhi.n	8003b40 <__divdi3+0x28>
 8003bfe:	42af      	cmp	r7, r5
 8003c00:	d1ad      	bne.n	8003b5e <__divdi3+0x46>
 8003c02:	e04d      	b.n	8003ca0 <__divdi3+0x188>
 8003c04:	42a1      	cmp	r1, r4
 8003c06:	d9d1      	bls.n	8003bac <__divdi3+0x94>
 8003c08:	2100      	movs	r1, #0
 8003c0a:	2000      	movs	r0, #0
 8003c0c:	9000      	str	r0, [sp, #0]
 8003c0e:	9101      	str	r1, [sp, #4]
 8003c10:	4641      	mov	r1, r8
 8003c12:	2900      	cmp	r1, #0
 8003c14:	d0df      	beq.n	8003bd6 <__divdi3+0xbe>
 8003c16:	07d9      	lsls	r1, r3, #31
 8003c18:	0856      	lsrs	r6, r2, #1
 8003c1a:	085f      	lsrs	r7, r3, #1
 8003c1c:	430e      	orrs	r6, r1
 8003c1e:	4643      	mov	r3, r8
 8003c20:	e00e      	b.n	8003c40 <__divdi3+0x128>
 8003c22:	42af      	cmp	r7, r5
 8003c24:	d101      	bne.n	8003c2a <__divdi3+0x112>
 8003c26:	42a6      	cmp	r6, r4
 8003c28:	d80c      	bhi.n	8003c44 <__divdi3+0x12c>
 8003c2a:	1ba4      	subs	r4, r4, r6
 8003c2c:	41bd      	sbcs	r5, r7
 8003c2e:	2101      	movs	r1, #1
 8003c30:	1924      	adds	r4, r4, r4
 8003c32:	416d      	adcs	r5, r5
 8003c34:	2200      	movs	r2, #0
 8003c36:	3b01      	subs	r3, #1
 8003c38:	1864      	adds	r4, r4, r1
 8003c3a:	4155      	adcs	r5, r2
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d006      	beq.n	8003c4e <__divdi3+0x136>
 8003c40:	42af      	cmp	r7, r5
 8003c42:	d9ee      	bls.n	8003c22 <__divdi3+0x10a>
 8003c44:	3b01      	subs	r3, #1
 8003c46:	1924      	adds	r4, r4, r4
 8003c48:	416d      	adcs	r5, r5
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d1f8      	bne.n	8003c40 <__divdi3+0x128>
 8003c4e:	9a00      	ldr	r2, [sp, #0]
 8003c50:	9b01      	ldr	r3, [sp, #4]
 8003c52:	4651      	mov	r1, sl
 8003c54:	1912      	adds	r2, r2, r4
 8003c56:	416b      	adcs	r3, r5
 8003c58:	2900      	cmp	r1, #0
 8003c5a:	db25      	blt.n	8003ca8 <__divdi3+0x190>
 8003c5c:	002e      	movs	r6, r5
 8003c5e:	002c      	movs	r4, r5
 8003c60:	40ce      	lsrs	r6, r1
 8003c62:	4641      	mov	r1, r8
 8003c64:	40cc      	lsrs	r4, r1
 8003c66:	4651      	mov	r1, sl
 8003c68:	2900      	cmp	r1, #0
 8003c6a:	db2d      	blt.n	8003cc8 <__divdi3+0x1b0>
 8003c6c:	0034      	movs	r4, r6
 8003c6e:	408c      	lsls	r4, r1
 8003c70:	0021      	movs	r1, r4
 8003c72:	4644      	mov	r4, r8
 8003c74:	40a6      	lsls	r6, r4
 8003c76:	0030      	movs	r0, r6
 8003c78:	1a12      	subs	r2, r2, r0
 8003c7a:	418b      	sbcs	r3, r1
 8003c7c:	9200      	str	r2, [sp, #0]
 8003c7e:	9301      	str	r3, [sp, #4]
 8003c80:	e7a9      	b.n	8003bd6 <__divdi3+0xbe>
 8003c82:	4642      	mov	r2, r8
 8003c84:	0038      	movs	r0, r7
 8003c86:	469a      	mov	sl, r3
 8003c88:	2320      	movs	r3, #32
 8003c8a:	0031      	movs	r1, r6
 8003c8c:	4090      	lsls	r0, r2
 8003c8e:	1a9b      	subs	r3, r3, r2
 8003c90:	40d9      	lsrs	r1, r3
 8003c92:	0003      	movs	r3, r0
 8003c94:	430b      	orrs	r3, r1
 8003c96:	e782      	b.n	8003b9e <__divdi3+0x86>
 8003c98:	42a6      	cmp	r6, r4
 8003c9a:	d900      	bls.n	8003c9e <__divdi3+0x186>
 8003c9c:	e750      	b.n	8003b40 <__divdi3+0x28>
 8003c9e:	e76a      	b.n	8003b76 <__divdi3+0x5e>
 8003ca0:	42a6      	cmp	r6, r4
 8003ca2:	d800      	bhi.n	8003ca6 <__divdi3+0x18e>
 8003ca4:	e75b      	b.n	8003b5e <__divdi3+0x46>
 8003ca6:	e74b      	b.n	8003b40 <__divdi3+0x28>
 8003ca8:	4640      	mov	r0, r8
 8003caa:	2120      	movs	r1, #32
 8003cac:	1a09      	subs	r1, r1, r0
 8003cae:	0028      	movs	r0, r5
 8003cb0:	4088      	lsls	r0, r1
 8003cb2:	0026      	movs	r6, r4
 8003cb4:	0001      	movs	r1, r0
 8003cb6:	4640      	mov	r0, r8
 8003cb8:	40c6      	lsrs	r6, r0
 8003cba:	002c      	movs	r4, r5
 8003cbc:	430e      	orrs	r6, r1
 8003cbe:	4641      	mov	r1, r8
 8003cc0:	40cc      	lsrs	r4, r1
 8003cc2:	4651      	mov	r1, sl
 8003cc4:	2900      	cmp	r1, #0
 8003cc6:	dad1      	bge.n	8003c6c <__divdi3+0x154>
 8003cc8:	4640      	mov	r0, r8
 8003cca:	2120      	movs	r1, #32
 8003ccc:	0035      	movs	r5, r6
 8003cce:	4084      	lsls	r4, r0
 8003cd0:	1a09      	subs	r1, r1, r0
 8003cd2:	40cd      	lsrs	r5, r1
 8003cd4:	0021      	movs	r1, r4
 8003cd6:	4329      	orrs	r1, r5
 8003cd8:	e7cb      	b.n	8003c72 <__divdi3+0x15a>
 8003cda:	4641      	mov	r1, r8
 8003cdc:	2620      	movs	r6, #32
 8003cde:	2701      	movs	r7, #1
 8003ce0:	1a76      	subs	r6, r6, r1
 8003ce2:	2000      	movs	r0, #0
 8003ce4:	2100      	movs	r1, #0
 8003ce6:	40f7      	lsrs	r7, r6
 8003ce8:	9000      	str	r0, [sp, #0]
 8003cea:	9101      	str	r1, [sp, #4]
 8003cec:	9701      	str	r7, [sp, #4]
 8003cee:	e76b      	b.n	8003bc8 <__divdi3+0xb0>

08003cf0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003cf4:	f00a fccc 	bl	800e690 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003cf8:	f000 f840 	bl	8003d7c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* Early GPIO init for bootloader check - MX_GPIO_Init will be called again below but that's OK */
  MX_GPIO_Init();
 8003cfc:	f000 fc04 	bl	8004508 <MX_GPIO_Init>
  CheckBootloaderEntry();  /* Check if user wants bootloader (BL button held 2s) */
 8003d00:	f000 fd50 	bl	80047a4 <CheckBootloaderEntry>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003d04:	f000 fc00 	bl	8004508 <MX_GPIO_Init>
  MX_DMA_Init();
 8003d08:	f000 fbd8 	bl	80044bc <MX_DMA_Init>
  MX_USB_PCD_Init();
 8003d0c:	f000 fb8e 	bl	800442c <MX_USB_PCD_Init>
  MX_USBX_Device_Init();
 8003d10:	f01b fb32 	bl	801f378 <MX_USBX_Device_Init>
  MX_LPTIM2_Init();
 8003d14:	f000 f9c6 	bl	80040a4 <MX_LPTIM2_Init>
  MX_TIM2_Init();
 8003d18:	f000 fb0a 	bl	8004330 <MX_TIM2_Init>
  MX_I2C1_Init();
 8003d1c:	f000 f982 	bl	8004024 <MX_I2C1_Init>
  MX_RTC_Init();
 8003d20:	f000 fa26 	bl	8004170 <MX_RTC_Init>
  MX_ADC1_Init();
 8003d24:	f000 f8bc 	bl	8003ea0 <MX_ADC1_Init>
  MX_RNG_Init();
 8003d28:	f000 fa0a 	bl	8004140 <MX_RNG_Init>
  MX_SPI1_Init();
 8003d2c:	f000 fac0 	bl	80042b0 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  // LED power supply will be enabled via 'ledinit' command
  HAL_GPIO_WritePin(CTL_LEN_GPIO_Port, CTL_LEN_Pin, GPIO_PIN_SET);
 8003d30:	4b10      	ldr	r3, [pc, #64]	@ (8003d74 <main+0x84>)
 8003d32:	2201      	movs	r2, #1
 8003d34:	2120      	movs	r1, #32
 8003d36:	0018      	movs	r0, r3
 8003d38:	f00d f97d 	bl	8011036 <HAL_GPIO_WritePin>
  HAL_Delay(100);
 8003d3c:	2064      	movs	r0, #100	@ 0x64
 8003d3e:	f00a fd25 	bl	800e78c <HAL_Delay>
  
  // Initialize ANALOG driver (ADC with VREFINT calibration)
  ANALOG_Init(&hadc1);
 8003d42:	4b0d      	ldr	r3, [pc, #52]	@ (8003d78 <main+0x88>)
 8003d44:	0018      	movs	r0, r3
 8003d46:	f008 f8ef 	bl	800bf28 <ANALOG_Init>
  
  // Initialize charger driver
  CHARGER_Init();
 8003d4a:	f009 f8c7 	bl	800cedc <CHARGER_Init>
  
  // Initialize PDM microphone driver (SPI1+DMA). After this, MIC_Task() will process 50ms windows.
  MIC_Init();
 8003d4e:	f009 fe79 	bl	800da44 <MIC_Init>
  // MIC_Start() is handled by the driver automatically b needed (powersave/continuous).

  USB_CLI_Init();
 8003d52:	f002 fca3 	bl	800669c <USB_CLI_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
      ux_device_stack_tasks_run();
 8003d56:	f019 fad3 	bl	801d300 <_ux_device_stack_tasks_run>
      USB_CLI_Task();
 8003d5a:	f002 fcc3 	bl	80066e4 <USB_CLI_Task>
      ANALOG_Task();
 8003d5e:	f008 f9b3 	bl	800c0c8 <ANALOG_Task>
      CHARGER_Task();
 8003d62:	f009 f8d9 	bl	800cf18 <CHARGER_Task>
      BEEP_Task();
 8003d66:	f008 f87b 	bl	800be60 <BEEP_Task>
      MIC_Task();
 8003d6a:	f009 ff67 	bl	800dc3c <MIC_Task>
      // spora energie: MCU sp, prebud sa na preruenie (USB, UART, EXTI...)
      __WFI();
 8003d6e:	bf30      	wfi
      ux_device_stack_tasks_run();
 8003d70:	46c0      	nop			@ (mov r8, r8)
 8003d72:	e7f0      	b.n	8003d56 <main+0x66>
 8003d74:	50000400 	.word	0x50000400
 8003d78:	200002f4 	.word	0x200002f4

08003d7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003d7c:	b590      	push	{r4, r7, lr}
 8003d7e:	b09f      	sub	sp, #124	@ 0x7c
 8003d80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003d82:	242c      	movs	r4, #44	@ 0x2c
 8003d84:	193b      	adds	r3, r7, r4
 8003d86:	0018      	movs	r0, r3
 8003d88:	234c      	movs	r3, #76	@ 0x4c
 8003d8a:	001a      	movs	r2, r3
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	f01e fb71 	bl	8022474 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003d92:	231c      	movs	r3, #28
 8003d94:	18fb      	adds	r3, r7, r3
 8003d96:	0018      	movs	r0, r3
 8003d98:	2310      	movs	r3, #16
 8003d9a:	001a      	movs	r2, r3
 8003d9c:	2100      	movs	r1, #0
 8003d9e:	f01e fb69 	bl	8022474 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 8003da2:	1d3b      	adds	r3, r7, #4
 8003da4:	0018      	movs	r0, r3
 8003da6:	2318      	movs	r3, #24
 8003da8:	001a      	movs	r2, r3
 8003daa:	2100      	movs	r1, #0
 8003dac:	f01e fb62 	bl	8022474 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003db0:	2380      	movs	r3, #128	@ 0x80
 8003db2:	009b      	lsls	r3, r3, #2
 8003db4:	0018      	movs	r0, r3
 8003db6:	f011 f957 	bl	8015068 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8003dba:	f011 f90d 	bl	8014fd8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8003dbe:	4a36      	ldr	r2, [pc, #216]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003dc0:	2390      	movs	r3, #144	@ 0x90
 8003dc2:	58d3      	ldr	r3, [r2, r3]
 8003dc4:	4934      	ldr	r1, [pc, #208]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003dc6:	2218      	movs	r2, #24
 8003dc8:	4393      	bics	r3, r2
 8003dca:	2290      	movs	r2, #144	@ 0x90
 8003dcc:	508b      	str	r3, [r1, r2]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8003dce:	193b      	adds	r3, r7, r4
 8003dd0:	2236      	movs	r2, #54	@ 0x36
 8003dd2:	601a      	str	r2, [r3, #0]
                              |RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8003dd4:	193b      	adds	r3, r7, r4
 8003dd6:	2281      	movs	r2, #129	@ 0x81
 8003dd8:	609a      	str	r2, [r3, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003dda:	193b      	adds	r3, r7, r4
 8003ddc:	2280      	movs	r2, #128	@ 0x80
 8003dde:	0052      	lsls	r2, r2, #1
 8003de0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003de2:	0021      	movs	r1, r4
 8003de4:	187b      	adds	r3, r7, r1
 8003de6:	2240      	movs	r2, #64	@ 0x40
 8003de8:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8003dea:	187b      	adds	r3, r7, r1
 8003dec:	2201      	movs	r2, #1
 8003dee:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8003df0:	187b      	adds	r3, r7, r1
 8003df2:	2200      	movs	r2, #0
 8003df4:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8003df6:	187b      	adds	r3, r7, r1
 8003df8:	22b0      	movs	r2, #176	@ 0xb0
 8003dfa:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8003dfc:	187b      	adds	r3, r7, r1
 8003dfe:	2201      	movs	r2, #1
 8003e00:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003e02:	187b      	adds	r3, r7, r1
 8003e04:	2200      	movs	r2, #0
 8003e06:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e08:	187b      	adds	r3, r7, r1
 8003e0a:	0018      	movs	r0, r3
 8003e0c:	f011 fa8e 	bl	801532c <HAL_RCC_OscConfig>
 8003e10:	1e03      	subs	r3, r0, #0
 8003e12:	d001      	beq.n	8003e18 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8003e14:	f000 fcf4 	bl	8004800 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e18:	211c      	movs	r1, #28
 8003e1a:	187b      	adds	r3, r7, r1
 8003e1c:	2207      	movs	r2, #7
 8003e1e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8003e20:	187b      	adds	r3, r7, r1
 8003e22:	2200      	movs	r2, #0
 8003e24:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e26:	187b      	adds	r3, r7, r1
 8003e28:	2200      	movs	r2, #0
 8003e2a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003e2c:	187b      	adds	r3, r7, r1
 8003e2e:	2200      	movs	r2, #0
 8003e30:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8003e32:	187b      	adds	r3, r7, r1
 8003e34:	2101      	movs	r1, #1
 8003e36:	0018      	movs	r0, r3
 8003e38:	f011 fea2 	bl	8015b80 <HAL_RCC_ClockConfig>
 8003e3c:	1e03      	subs	r3, r0, #0
 8003e3e:	d001      	beq.n	8003e44 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8003e40:	f000 fcde 	bl	8004800 <Error_Handler>
  }

  /** Enable the CRS clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 8003e44:	4b14      	ldr	r3, [pc, #80]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e46:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e48:	4b13      	ldr	r3, [pc, #76]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e4a:	2180      	movs	r1, #128	@ 0x80
 8003e4c:	0249      	lsls	r1, r1, #9
 8003e4e:	430a      	orrs	r2, r1
 8003e50:	659a      	str	r2, [r3, #88]	@ 0x58
 8003e52:	4b11      	ldr	r3, [pc, #68]	@ (8003e98 <SystemClock_Config+0x11c>)
 8003e54:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8003e56:	2380      	movs	r3, #128	@ 0x80
 8003e58:	025b      	lsls	r3, r3, #9
 8003e5a:	4013      	ands	r3, r2
 8003e5c:	603b      	str	r3, [r7, #0]
 8003e5e:	683b      	ldr	r3, [r7, #0]

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8003e60:	1d3b      	adds	r3, r7, #4
 8003e62:	2200      	movs	r2, #0
 8003e64:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_USB;
 8003e66:	1d3b      	adds	r3, r7, #4
 8003e68:	2280      	movs	r2, #128	@ 0x80
 8003e6a:	0592      	lsls	r2, r2, #22
 8003e6c:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 8003e6e:	1d3b      	adds	r3, r7, #4
 8003e70:	2200      	movs	r2, #0
 8003e72:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1000);
 8003e74:	1d3b      	adds	r3, r7, #4
 8003e76:	4a09      	ldr	r2, [pc, #36]	@ (8003e9c <SystemClock_Config+0x120>)
 8003e78:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 8003e7a:	1d3b      	adds	r3, r7, #4
 8003e7c:	2222      	movs	r2, #34	@ 0x22
 8003e7e:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8003e80:	1d3b      	adds	r3, r7, #4
 8003e82:	2220      	movs	r2, #32
 8003e84:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8003e86:	1d3b      	adds	r3, r7, #4
 8003e88:	0018      	movs	r0, r3
 8003e8a:	f012 fa93 	bl	80163b4 <HAL_RCCEx_CRSConfig>
}
 8003e8e:	46c0      	nop			@ (mov r8, r8)
 8003e90:	46bd      	mov	sp, r7
 8003e92:	b01f      	add	sp, #124	@ 0x7c
 8003e94:	bd90      	pop	{r4, r7, pc}
 8003e96:	46c0      	nop			@ (mov r8, r8)
 8003e98:	40021000 	.word	0x40021000
 8003e9c:	0000bb7f 	.word	0x0000bb7f

08003ea0 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b08a      	sub	sp, #40	@ 0x28
 8003ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003ea6:	231c      	movs	r3, #28
 8003ea8:	18fb      	adds	r3, r7, r3
 8003eaa:	0018      	movs	r0, r3
 8003eac:	230c      	movs	r3, #12
 8003eae:	001a      	movs	r2, r3
 8003eb0:	2100      	movs	r1, #0
 8003eb2:	f01e fadf 	bl	8022474 <memset>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig = {0};
 8003eb6:	1d3b      	adds	r3, r7, #4
 8003eb8:	0018      	movs	r0, r3
 8003eba:	2318      	movs	r3, #24
 8003ebc:	001a      	movs	r2, r3
 8003ebe:	2100      	movs	r1, #0
 8003ec0:	f01e fad8 	bl	8022474 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003ec4:	4b4f      	ldr	r3, [pc, #316]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ec6:	4a50      	ldr	r2, [pc, #320]	@ (8004008 <MX_ADC1_Init+0x168>)
 8003ec8:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8003eca:	4b4e      	ldr	r3, [pc, #312]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ecc:	22c0      	movs	r2, #192	@ 0xc0
 8003ece:	0612      	lsls	r2, r2, #24
 8003ed0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003ed2:	4b4c      	ldr	r3, [pc, #304]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003ed8:	4b4a      	ldr	r3, [pc, #296]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003eda:	2200      	movs	r2, #0
 8003edc:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8003ede:	4b49      	ldr	r3, [pc, #292]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ee0:	2280      	movs	r2, #128	@ 0x80
 8003ee2:	0612      	lsls	r2, r2, #24
 8003ee4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003ee6:	4b47      	ldr	r3, [pc, #284]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ee8:	2204      	movs	r2, #4
 8003eea:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8003eec:	4b45      	ldr	r3, [pc, #276]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003eee:	2200      	movs	r2, #0
 8003ef0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8003ef2:	4b44      	ldr	r3, [pc, #272]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8003ef8:	4b42      	ldr	r3, [pc, #264]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003efa:	2200      	movs	r2, #0
 8003efc:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8003efe:	4b41      	ldr	r3, [pc, #260]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f00:	2201      	movs	r2, #1
 8003f02:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f04:	4b3f      	ldr	r3, [pc, #252]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f06:	2220      	movs	r2, #32
 8003f08:	2100      	movs	r1, #0
 8003f0a:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f0c:	4b3d      	ldr	r3, [pc, #244]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f0e:	2200      	movs	r2, #0
 8003f10:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003f12:	4b3c      	ldr	r3, [pc, #240]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f14:	2200      	movs	r2, #0
 8003f16:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8003f18:	4b3a      	ldr	r3, [pc, #232]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f1a:	222c      	movs	r2, #44	@ 0x2c
 8003f1c:	2100      	movs	r1, #0
 8003f1e:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8003f20:	4b38      	ldr	r3, [pc, #224]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f22:	2200      	movs	r2, #0
 8003f24:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8003f26:	4b37      	ldr	r3, [pc, #220]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f28:	2207      	movs	r2, #7
 8003f2a:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8003f2c:	4b35      	ldr	r3, [pc, #212]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f2e:	223c      	movs	r2, #60	@ 0x3c
 8003f30:	2100      	movs	r1, #0
 8003f32:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8003f34:	4b33      	ldr	r3, [pc, #204]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f36:	2200      	movs	r2, #0
 8003f38:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f3a:	4b32      	ldr	r3, [pc, #200]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f3c:	0018      	movs	r0, r3
 8003f3e:	f00a fe93 	bl	800ec68 <HAL_ADC_Init>
 8003f42:	1e03      	subs	r3, r0, #0
 8003f44:	d001      	beq.n	8003f4a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8003f46:	f000 fc5b 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8003f4a:	211c      	movs	r1, #28
 8003f4c:	187b      	adds	r3, r7, r1
 8003f4e:	4a2f      	ldr	r2, [pc, #188]	@ (800400c <MX_ADC1_Init+0x16c>)
 8003f50:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8003f52:	187b      	adds	r3, r7, r1
 8003f54:	2201      	movs	r2, #1
 8003f56:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f58:	187a      	adds	r2, r7, r1
 8003f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f5c:	0011      	movs	r1, r2
 8003f5e:	0018      	movs	r0, r3
 8003f60:	f00b fac6 	bl	800f4f0 <HAL_ADC_ConfigChannel>
 8003f64:	1e03      	subs	r3, r0, #0
 8003f66:	d001      	beq.n	8003f6c <MX_ADC1_Init+0xcc>
  {
    Error_Handler();
 8003f68:	f000 fc4a 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8003f6c:	211c      	movs	r1, #28
 8003f6e:	187b      	adds	r3, r7, r1
 8003f70:	4a27      	ldr	r2, [pc, #156]	@ (8004010 <MX_ADC1_Init+0x170>)
 8003f72:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f74:	187a      	adds	r2, r7, r1
 8003f76:	4b23      	ldr	r3, [pc, #140]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f78:	0011      	movs	r1, r2
 8003f7a:	0018      	movs	r0, r3
 8003f7c:	f00b fab8 	bl	800f4f0 <HAL_ADC_ConfigChannel>
 8003f80:	1e03      	subs	r3, r0, #0
 8003f82:	d001      	beq.n	8003f88 <MX_ADC1_Init+0xe8>
  {
    Error_Handler();
 8003f84:	f000 fc3c 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_17;
 8003f88:	211c      	movs	r1, #28
 8003f8a:	187b      	adds	r3, r7, r1
 8003f8c:	4a21      	ldr	r2, [pc, #132]	@ (8004014 <MX_ADC1_Init+0x174>)
 8003f8e:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003f90:	187a      	adds	r2, r7, r1
 8003f92:	4b1c      	ldr	r3, [pc, #112]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003f94:	0011      	movs	r1, r2
 8003f96:	0018      	movs	r0, r3
 8003f98:	f00b faaa 	bl	800f4f0 <HAL_ADC_ConfigChannel>
 8003f9c:	1e03      	subs	r3, r0, #0
 8003f9e:	d001      	beq.n	8003fa4 <MX_ADC1_Init+0x104>
  {
    Error_Handler();
 8003fa0:	f000 fc2e 	bl	8004800 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8003fa4:	211c      	movs	r1, #28
 8003fa6:	187b      	adds	r3, r7, r1
 8003fa8:	4a1b      	ldr	r2, [pc, #108]	@ (8004018 <MX_ADC1_Init+0x178>)
 8003faa:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fac:	187a      	adds	r2, r7, r1
 8003fae:	4b15      	ldr	r3, [pc, #84]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fb0:	0011      	movs	r1, r2
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	f00b fa9c 	bl	800f4f0 <HAL_ADC_ConfigChannel>
 8003fb8:	1e03      	subs	r3, r0, #0
 8003fba:	d001      	beq.n	8003fc0 <MX_ADC1_Init+0x120>
  {
    Error_Handler();
 8003fbc:	f000 fc20 	bl	8004800 <Error_Handler>
  }

  /** Configure the WatchDogs 2
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_2;
 8003fc0:	1d3b      	adds	r3, r7, #4
 8003fc2:	4a16      	ldr	r2, [pc, #88]	@ (800401c <MX_ADC1_Init+0x17c>)
 8003fc4:	601a      	str	r2, [r3, #0]
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003fc6:	1d3b      	adds	r3, r7, #4
 8003fc8:	22c0      	movs	r2, #192	@ 0xc0
 8003fca:	0412      	lsls	r2, r2, #16
 8003fcc:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fce:	1d3a      	adds	r2, r7, #4
 8003fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fd2:	0011      	movs	r1, r2
 8003fd4:	0018      	movs	r0, r3
 8003fd6:	f00b fbf7 	bl	800f7c8 <HAL_ADC_AnalogWDGConfig>
 8003fda:	1e03      	subs	r3, r0, #0
 8003fdc:	d001      	beq.n	8003fe2 <MX_ADC1_Init+0x142>
  {
    Error_Handler();
 8003fde:	f000 fc0f 	bl	8004800 <Error_Handler>
  }

  /** Configure the WatchDogs 3
  */
  AnalogWDGConfig.WatchdogNumber = ADC_ANALOGWATCHDOG_3;
 8003fe2:	1d3b      	adds	r3, r7, #4
 8003fe4:	4a0e      	ldr	r2, [pc, #56]	@ (8004020 <MX_ADC1_Init+0x180>)
 8003fe6:	601a      	str	r2, [r3, #0]
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fe8:	1d3a      	adds	r2, r7, #4
 8003fea:	4b06      	ldr	r3, [pc, #24]	@ (8004004 <MX_ADC1_Init+0x164>)
 8003fec:	0011      	movs	r1, r2
 8003fee:	0018      	movs	r0, r3
 8003ff0:	f00b fbea 	bl	800f7c8 <HAL_ADC_AnalogWDGConfig>
 8003ff4:	1e03      	subs	r3, r0, #0
 8003ff6:	d001      	beq.n	8003ffc <MX_ADC1_Init+0x15c>
  {
    Error_Handler();
 8003ff8:	f000 fc02 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8003ffc:	46c0      	nop			@ (mov r8, r8)
 8003ffe:	46bd      	mov	sp, r7
 8004000:	b00a      	add	sp, #40	@ 0x28
 8004002:	bd80      	pop	{r7, pc}
 8004004:	200002f4 	.word	0x200002f4
 8004008:	40012400 	.word	0x40012400
 800400c:	b0001000 	.word	0xb0001000
 8004010:	38004000 	.word	0x38004000
 8004014:	44020000 	.word	0x44020000
 8004018:	b4002000 	.word	0xb4002000
 800401c:	0017ffff 	.word	0x0017ffff
 8004020:	0027ffff 	.word	0x0027ffff

08004024 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004024:	b580      	push	{r7, lr}
 8004026:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004028:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <MX_I2C1_Init+0x74>)
 800402a:	4a1c      	ldr	r2, [pc, #112]	@ (800409c <MX_I2C1_Init+0x78>)
 800402c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x20303EFD;
 800402e:	4b1a      	ldr	r3, [pc, #104]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004030:	4a1b      	ldr	r2, [pc, #108]	@ (80040a0 <MX_I2C1_Init+0x7c>)
 8004032:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8004034:	4b18      	ldr	r3, [pc, #96]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004036:	2200      	movs	r2, #0
 8004038:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800403a:	4b17      	ldr	r3, [pc, #92]	@ (8004098 <MX_I2C1_Init+0x74>)
 800403c:	2201      	movs	r2, #1
 800403e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004040:	4b15      	ldr	r3, [pc, #84]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004042:	2200      	movs	r2, #0
 8004044:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8004046:	4b14      	ldr	r3, [pc, #80]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004048:	2200      	movs	r2, #0
 800404a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800404c:	4b12      	ldr	r3, [pc, #72]	@ (8004098 <MX_I2C1_Init+0x74>)
 800404e:	2200      	movs	r2, #0
 8004050:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004052:	4b11      	ldr	r3, [pc, #68]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004054:	2200      	movs	r2, #0
 8004056:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8004058:	4b0f      	ldr	r3, [pc, #60]	@ (8004098 <MX_I2C1_Init+0x74>)
 800405a:	2200      	movs	r2, #0
 800405c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800405e:	4b0e      	ldr	r3, [pc, #56]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004060:	0018      	movs	r0, r3
 8004062:	f00d f805 	bl	8011070 <HAL_I2C_Init>
 8004066:	1e03      	subs	r3, r0, #0
 8004068:	d001      	beq.n	800406e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800406a:	f000 fbc9 	bl	8004800 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800406e:	4b0a      	ldr	r3, [pc, #40]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004070:	2100      	movs	r1, #0
 8004072:	0018      	movs	r0, r3
 8004074:	f00d fe00 	bl	8011c78 <HAL_I2CEx_ConfigAnalogFilter>
 8004078:	1e03      	subs	r3, r0, #0
 800407a:	d001      	beq.n	8004080 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800407c:	f000 fbc0 	bl	8004800 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004080:	4b05      	ldr	r3, [pc, #20]	@ (8004098 <MX_I2C1_Init+0x74>)
 8004082:	2100      	movs	r1, #0
 8004084:	0018      	movs	r0, r3
 8004086:	f00d fe43 	bl	8011d10 <HAL_I2CEx_ConfigDigitalFilter>
 800408a:	1e03      	subs	r3, r0, #0
 800408c:	d001      	beq.n	8004092 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800408e:	f000 fbb7 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8004092:	46c0      	nop			@ (mov r8, r8)
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	20000358 	.word	0x20000358
 800409c:	40005400 	.word	0x40005400
 80040a0:	20303efd 	.word	0x20303efd

080040a4 <MX_LPTIM2_Init>:
  * @brief LPTIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPTIM2_Init(void)
{
 80040a4:	b580      	push	{r7, lr}
 80040a6:	b082      	sub	sp, #8
 80040a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN LPTIM2_Init 0 */

  /* USER CODE END LPTIM2_Init 0 */

  LPTIM_OC_ConfigTypeDef sConfig1 = {0};
 80040aa:	003b      	movs	r3, r7
 80040ac:	0018      	movs	r0, r3
 80040ae:	2308      	movs	r3, #8
 80040b0:	001a      	movs	r2, r3
 80040b2:	2100      	movs	r1, #0
 80040b4:	f01e f9de 	bl	8022474 <memset>

  /* USER CODE BEGIN LPTIM2_Init 1 */

  /* USER CODE END LPTIM2_Init 1 */
  hlptim2.Instance = LPTIM2;
 80040b8:	4b1e      	ldr	r3, [pc, #120]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ba:	4a1f      	ldr	r2, [pc, #124]	@ (8004138 <MX_LPTIM2_Init+0x94>)
 80040bc:	601a      	str	r2, [r3, #0]
  hlptim2.Init.Clock.Source = LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC;
 80040be:	4b1d      	ldr	r3, [pc, #116]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	605a      	str	r2, [r3, #4]
  hlptim2.Init.Clock.Prescaler = LPTIM_PRESCALER_DIV16;
 80040c4:	4b1b      	ldr	r3, [pc, #108]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040c6:	2280      	movs	r2, #128	@ 0x80
 80040c8:	0112      	lsls	r2, r2, #4
 80040ca:	609a      	str	r2, [r3, #8]
  hlptim2.Init.Trigger.Source = LPTIM_TRIGSOURCE_SOFTWARE;
 80040cc:	4b19      	ldr	r3, [pc, #100]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ce:	4a1b      	ldr	r2, [pc, #108]	@ (800413c <MX_LPTIM2_Init+0x98>)
 80040d0:	615a      	str	r2, [r3, #20]
  hlptim2.Init.Period = 4000;
 80040d2:	4b18      	ldr	r3, [pc, #96]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040d4:	22fa      	movs	r2, #250	@ 0xfa
 80040d6:	0112      	lsls	r2, r2, #4
 80040d8:	621a      	str	r2, [r3, #32]
  hlptim2.Init.UpdateMode = LPTIM_UPDATE_ENDOFPERIOD;
 80040da:	4b16      	ldr	r3, [pc, #88]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040dc:	2280      	movs	r2, #128	@ 0x80
 80040de:	03d2      	lsls	r2, r2, #15
 80040e0:	625a      	str	r2, [r3, #36]	@ 0x24
  hlptim2.Init.CounterSource = LPTIM_COUNTERSOURCE_INTERNAL;
 80040e2:	4b14      	ldr	r3, [pc, #80]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040e4:	2200      	movs	r2, #0
 80040e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hlptim2.Init.Input1Source = LPTIM_INPUT1SOURCE_GPIO;
 80040e8:	4b12      	ldr	r3, [pc, #72]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040ea:	2200      	movs	r2, #0
 80040ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hlptim2.Init.RepetitionCounter = 0;
 80040ee:	4b11      	ldr	r3, [pc, #68]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040f0:	2200      	movs	r2, #0
 80040f2:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_LPTIM_Init(&hlptim2) != HAL_OK)
 80040f4:	4b0f      	ldr	r3, [pc, #60]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 80040f6:	0018      	movs	r0, r3
 80040f8:	f00d fe56 	bl	8011da8 <HAL_LPTIM_Init>
 80040fc:	1e03      	subs	r3, r0, #0
 80040fe:	d001      	beq.n	8004104 <MX_LPTIM2_Init+0x60>
  {
    Error_Handler();
 8004100:	f000 fb7e 	bl	8004800 <Error_Handler>
  }
  sConfig1.Pulse = 0;
 8004104:	003b      	movs	r3, r7
 8004106:	2200      	movs	r2, #0
 8004108:	601a      	str	r2, [r3, #0]
  sConfig1.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800410a:	003b      	movs	r3, r7
 800410c:	2200      	movs	r2, #0
 800410e:	605a      	str	r2, [r3, #4]
  if (HAL_LPTIM_OC_ConfigChannel(&hlptim2, &sConfig1, LPTIM_CHANNEL_1) != HAL_OK)
 8004110:	0039      	movs	r1, r7
 8004112:	4b08      	ldr	r3, [pc, #32]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 8004114:	2200      	movs	r2, #0
 8004116:	0018      	movs	r0, r3
 8004118:	f00e fbb0 	bl	801287c <HAL_LPTIM_OC_ConfigChannel>
 800411c:	1e03      	subs	r3, r0, #0
 800411e:	d001      	beq.n	8004124 <MX_LPTIM2_Init+0x80>
  {
    Error_Handler();
 8004120:	f000 fb6e 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN LPTIM2_Init 2 */

  /* USER CODE END LPTIM2_Init 2 */
  HAL_LPTIM_MspPostInit(&hlptim2);
 8004124:	4b03      	ldr	r3, [pc, #12]	@ (8004134 <MX_LPTIM2_Init+0x90>)
 8004126:	0018      	movs	r0, r3
 8004128:	f000 fcc0 	bl	8004aac <HAL_LPTIM_MspPostInit>

}
 800412c:	46c0      	nop			@ (mov r8, r8)
 800412e:	46bd      	mov	sp, r7
 8004130:	b002      	add	sp, #8
 8004132:	bd80      	pop	{r7, pc}
 8004134:	200003ac 	.word	0x200003ac
 8004138:	40009400 	.word	0x40009400
 800413c:	0000ffff 	.word	0x0000ffff

08004140 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 8004144:	4b08      	ldr	r3, [pc, #32]	@ (8004168 <MX_RNG_Init+0x28>)
 8004146:	4a09      	ldr	r2, [pc, #36]	@ (800416c <MX_RNG_Init+0x2c>)
 8004148:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 800414a:	4b07      	ldr	r3, [pc, #28]	@ (8004168 <MX_RNG_Init+0x28>)
 800414c:	2200      	movs	r2, #0
 800414e:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8004150:	4b05      	ldr	r3, [pc, #20]	@ (8004168 <MX_RNG_Init+0x28>)
 8004152:	0018      	movs	r0, r3
 8004154:	f012 f974 	bl	8016440 <HAL_RNG_Init>
 8004158:	1e03      	subs	r3, r0, #0
 800415a:	d001      	beq.n	8004160 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 800415c:	f000 fb50 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8004160:	46c0      	nop			@ (mov r8, r8)
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	46c0      	nop			@ (mov r8, r8)
 8004168:	20000404 	.word	0x20000404
 800416c:	40025000 	.word	0x40025000

08004170 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	b092      	sub	sp, #72	@ 0x48
 8004174:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8004176:	2334      	movs	r3, #52	@ 0x34
 8004178:	18fb      	adds	r3, r7, r3
 800417a:	0018      	movs	r0, r3
 800417c:	2314      	movs	r3, #20
 800417e:	001a      	movs	r2, r3
 8004180:	2100      	movs	r1, #0
 8004182:	f01e f977 	bl	8022474 <memset>
  RTC_DateTypeDef sDate = {0};
 8004186:	2330      	movs	r3, #48	@ 0x30
 8004188:	18fb      	adds	r3, r7, r3
 800418a:	2200      	movs	r2, #0
 800418c:	601a      	str	r2, [r3, #0]
  RTC_AlarmTypeDef sAlarm = {0};
 800418e:	003b      	movs	r3, r7
 8004190:	0018      	movs	r0, r3
 8004192:	2330      	movs	r3, #48	@ 0x30
 8004194:	001a      	movs	r2, r3
 8004196:	2100      	movs	r1, #0
 8004198:	f01e f96c 	bl	8022474 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 800419c:	4b41      	ldr	r3, [pc, #260]	@ (80042a4 <MX_RTC_Init+0x134>)
 800419e:	4a42      	ldr	r2, [pc, #264]	@ (80042a8 <MX_RTC_Init+0x138>)
 80041a0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80041a2:	4b40      	ldr	r3, [pc, #256]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041a4:	2200      	movs	r2, #0
 80041a6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80041a8:	4b3e      	ldr	r3, [pc, #248]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041aa:	227f      	movs	r2, #127	@ 0x7f
 80041ac:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80041ae:	4b3d      	ldr	r3, [pc, #244]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041b0:	22ff      	movs	r2, #255	@ 0xff
 80041b2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80041b4:	4b3b      	ldr	r3, [pc, #236]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80041ba:	4b3a      	ldr	r3, [pc, #232]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041bc:	2200      	movs	r2, #0
 80041be:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80041c0:	4b38      	ldr	r3, [pc, #224]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80041c6:	4b37      	ldr	r3, [pc, #220]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041c8:	2280      	movs	r2, #128	@ 0x80
 80041ca:	05d2      	lsls	r2, r2, #23
 80041cc:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80041ce:	4b35      	ldr	r3, [pc, #212]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041d0:	2200      	movs	r2, #0
 80041d2:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
 80041d4:	4b33      	ldr	r3, [pc, #204]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041d6:	2200      	movs	r2, #0
 80041d8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80041da:	4b32      	ldr	r3, [pc, #200]	@ (80042a4 <MX_RTC_Init+0x134>)
 80041dc:	0018      	movs	r0, r3
 80041de:	f012 faeb 	bl	80167b8 <HAL_RTC_Init>
 80041e2:	1e03      	subs	r3, r0, #0
 80041e4:	d001      	beq.n	80041ea <MX_RTC_Init+0x7a>
  {
    Error_Handler();
 80041e6:	f000 fb0b 	bl	8004800 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 80041ea:	2134      	movs	r1, #52	@ 0x34
 80041ec:	187b      	adds	r3, r7, r1
 80041ee:	2200      	movs	r2, #0
 80041f0:	701a      	strb	r2, [r3, #0]
  sTime.Minutes = 0x0;
 80041f2:	187b      	adds	r3, r7, r1
 80041f4:	2200      	movs	r2, #0
 80041f6:	705a      	strb	r2, [r3, #1]
  sTime.Seconds = 0x0;
 80041f8:	187b      	adds	r3, r7, r1
 80041fa:	2200      	movs	r2, #0
 80041fc:	709a      	strb	r2, [r3, #2]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80041fe:	187b      	adds	r3, r7, r1
 8004200:	2200      	movs	r2, #0
 8004202:	60da      	str	r2, [r3, #12]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8004204:	187b      	adds	r3, r7, r1
 8004206:	2200      	movs	r2, #0
 8004208:	611a      	str	r2, [r3, #16]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800420a:	1879      	adds	r1, r7, r1
 800420c:	4b25      	ldr	r3, [pc, #148]	@ (80042a4 <MX_RTC_Init+0x134>)
 800420e:	2201      	movs	r2, #1
 8004210:	0018      	movs	r0, r3
 8004212:	f012 fb77 	bl	8016904 <HAL_RTC_SetTime>
 8004216:	1e03      	subs	r3, r0, #0
 8004218:	d001      	beq.n	800421e <MX_RTC_Init+0xae>
  {
    Error_Handler();
 800421a:	f000 faf1 	bl	8004800 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800421e:	2130      	movs	r1, #48	@ 0x30
 8004220:	187b      	adds	r3, r7, r1
 8004222:	2201      	movs	r2, #1
 8004224:	701a      	strb	r2, [r3, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8004226:	187b      	adds	r3, r7, r1
 8004228:	2201      	movs	r2, #1
 800422a:	705a      	strb	r2, [r3, #1]
  sDate.Date = 0x1;
 800422c:	187b      	adds	r3, r7, r1
 800422e:	2201      	movs	r2, #1
 8004230:	709a      	strb	r2, [r3, #2]
  sDate.Year = 0x0;
 8004232:	187b      	adds	r3, r7, r1
 8004234:	2200      	movs	r2, #0
 8004236:	70da      	strb	r2, [r3, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8004238:	1879      	adds	r1, r7, r1
 800423a:	4b1a      	ldr	r3, [pc, #104]	@ (80042a4 <MX_RTC_Init+0x134>)
 800423c:	2201      	movs	r2, #1
 800423e:	0018      	movs	r0, r3
 8004240:	f012 fc84 	bl	8016b4c <HAL_RTC_SetDate>
 8004244:	1e03      	subs	r3, r0, #0
 8004246:	d001      	beq.n	800424c <MX_RTC_Init+0xdc>
  {
    Error_Handler();
 8004248:	f000 fada 	bl	8004800 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 800424c:	003b      	movs	r3, r7
 800424e:	2200      	movs	r2, #0
 8004250:	701a      	strb	r2, [r3, #0]
  sAlarm.AlarmTime.Minutes = 0x0;
 8004252:	003b      	movs	r3, r7
 8004254:	2200      	movs	r2, #0
 8004256:	705a      	strb	r2, [r3, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8004258:	003b      	movs	r3, r7
 800425a:	2200      	movs	r2, #0
 800425c:	709a      	strb	r2, [r3, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 800425e:	003b      	movs	r3, r7
 8004260:	2200      	movs	r2, #0
 8004262:	605a      	str	r2, [r3, #4]
  sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY|RTC_ALARMMASK_SECONDS;
 8004264:	003b      	movs	r3, r7
 8004266:	4a11      	ldr	r2, [pc, #68]	@ (80042ac <MX_RTC_Init+0x13c>)
 8004268:	615a      	str	r2, [r3, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800426a:	003b      	movs	r3, r7
 800426c:	2200      	movs	r2, #0
 800426e:	619a      	str	r2, [r3, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8004270:	003b      	movs	r3, r7
 8004272:	2200      	movs	r2, #0
 8004274:	621a      	str	r2, [r3, #32]
  sAlarm.AlarmDateWeekDay = 0x1;
 8004276:	003b      	movs	r3, r7
 8004278:	2224      	movs	r2, #36	@ 0x24
 800427a:	2101      	movs	r1, #1
 800427c:	5499      	strb	r1, [r3, r2]
  sAlarm.Alarm = RTC_ALARM_A;
 800427e:	003b      	movs	r3, r7
 8004280:	2280      	movs	r2, #128	@ 0x80
 8004282:	0052      	lsls	r2, r2, #1
 8004284:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8004286:	0039      	movs	r1, r7
 8004288:	4b06      	ldr	r3, [pc, #24]	@ (80042a4 <MX_RTC_Init+0x134>)
 800428a:	2201      	movs	r2, #1
 800428c:	0018      	movs	r0, r3
 800428e:	f012 fd51 	bl	8016d34 <HAL_RTC_SetAlarm_IT>
 8004292:	1e03      	subs	r3, r0, #0
 8004294:	d001      	beq.n	800429a <MX_RTC_Init+0x12a>
  {
    Error_Handler();
 8004296:	f000 fab3 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800429a:	46c0      	nop			@ (mov r8, r8)
 800429c:	46bd      	mov	sp, r7
 800429e:	b012      	add	sp, #72	@ 0x48
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	46c0      	nop			@ (mov r8, r8)
 80042a4:	20000418 	.word	0x20000418
 80042a8:	40002800 	.word	0x40002800
 80042ac:	80000080 	.word	0x80000080

080042b0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80042b4:	4b1c      	ldr	r3, [pc, #112]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042b6:	4a1d      	ldr	r2, [pc, #116]	@ (800432c <MX_SPI1_Init+0x7c>)
 80042b8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80042ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042bc:	2282      	movs	r2, #130	@ 0x82
 80042be:	0052      	lsls	r2, r2, #1
 80042c0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 80042c2:	4b19      	ldr	r3, [pc, #100]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042c4:	2280      	movs	r2, #128	@ 0x80
 80042c6:	00d2      	lsls	r2, r2, #3
 80042c8:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80042ca:	4b17      	ldr	r3, [pc, #92]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042cc:	22f0      	movs	r2, #240	@ 0xf0
 80042ce:	0112      	lsls	r2, r2, #4
 80042d0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 80042d2:	4b15      	ldr	r3, [pc, #84]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042d4:	2202      	movs	r2, #2
 80042d6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042d8:	4b13      	ldr	r3, [pc, #76]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042da:	2200      	movs	r2, #0
 80042dc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80042de:	4b12      	ldr	r3, [pc, #72]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042e0:	2280      	movs	r2, #128	@ 0x80
 80042e2:	0092      	lsls	r2, r2, #2
 80042e4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80042e6:	4b10      	ldr	r3, [pc, #64]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042e8:	2228      	movs	r2, #40	@ 0x28
 80042ea:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042ec:	4b0e      	ldr	r3, [pc, #56]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042ee:	2200      	movs	r2, #0
 80042f0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80042f2:	4b0d      	ldr	r3, [pc, #52]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042f4:	2200      	movs	r2, #0
 80042f6:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042f8:	4b0b      	ldr	r3, [pc, #44]	@ (8004328 <MX_SPI1_Init+0x78>)
 80042fa:	2200      	movs	r2, #0
 80042fc:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 80042fe:	4b0a      	ldr	r3, [pc, #40]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004300:	2207      	movs	r2, #7
 8004302:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8004304:	4b08      	ldr	r3, [pc, #32]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004306:	2200      	movs	r2, #0
 8004308:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 800430a:	4b07      	ldr	r3, [pc, #28]	@ (8004328 <MX_SPI1_Init+0x78>)
 800430c:	2200      	movs	r2, #0
 800430e:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004310:	4b05      	ldr	r3, [pc, #20]	@ (8004328 <MX_SPI1_Init+0x78>)
 8004312:	0018      	movs	r0, r3
 8004314:	f012 ff2b 	bl	801716e <HAL_SPI_Init>
 8004318:	1e03      	subs	r3, r0, #0
 800431a:	d001      	beq.n	8004320 <MX_SPI1_Init+0x70>
  {
    Error_Handler();
 800431c:	f000 fa70 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8004320:	46c0      	nop			@ (mov r8, r8)
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	46c0      	nop			@ (mov r8, r8)
 8004328:	20000448 	.word	0x20000448
 800432c:	40013000 	.word	0x40013000

08004330 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8004330:	b580      	push	{r7, lr}
 8004332:	b08e      	sub	sp, #56	@ 0x38
 8004334:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004336:	2328      	movs	r3, #40	@ 0x28
 8004338:	18fb      	adds	r3, r7, r3
 800433a:	0018      	movs	r0, r3
 800433c:	2310      	movs	r3, #16
 800433e:	001a      	movs	r2, r3
 8004340:	2100      	movs	r1, #0
 8004342:	f01e f897 	bl	8022474 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004346:	231c      	movs	r3, #28
 8004348:	18fb      	adds	r3, r7, r3
 800434a:	0018      	movs	r0, r3
 800434c:	230c      	movs	r3, #12
 800434e:	001a      	movs	r2, r3
 8004350:	2100      	movs	r1, #0
 8004352:	f01e f88f 	bl	8022474 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004356:	003b      	movs	r3, r7
 8004358:	0018      	movs	r0, r3
 800435a:	231c      	movs	r3, #28
 800435c:	001a      	movs	r2, r3
 800435e:	2100      	movs	r1, #0
 8004360:	f01e f888 	bl	8022474 <memset>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004364:	4b30      	ldr	r3, [pc, #192]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004366:	2280      	movs	r2, #128	@ 0x80
 8004368:	05d2      	lsls	r2, r2, #23
 800436a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800436c:	4b2e      	ldr	r3, [pc, #184]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800436e:	2200      	movs	r2, #0
 8004370:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004372:	4b2d      	ldr	r3, [pc, #180]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004374:	2200      	movs	r2, #0
 8004376:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 59;
 8004378:	4b2b      	ldr	r3, [pc, #172]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800437a:	223b      	movs	r2, #59	@ 0x3b
 800437c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800437e:	4b2a      	ldr	r3, [pc, #168]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004380:	2200      	movs	r2, #0
 8004382:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004384:	4b28      	ldr	r3, [pc, #160]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004386:	2200      	movs	r2, #0
 8004388:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800438a:	4b27      	ldr	r3, [pc, #156]	@ (8004428 <MX_TIM2_Init+0xf8>)
 800438c:	0018      	movs	r0, r3
 800438e:	f014 f879 	bl	8018484 <HAL_TIM_Base_Init>
 8004392:	1e03      	subs	r3, r0, #0
 8004394:	d001      	beq.n	800439a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004396:	f000 fa33 	bl	8004800 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800439a:	2128      	movs	r1, #40	@ 0x28
 800439c:	187b      	adds	r3, r7, r1
 800439e:	2280      	movs	r2, #128	@ 0x80
 80043a0:	0152      	lsls	r2, r2, #5
 80043a2:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80043a4:	187a      	adds	r2, r7, r1
 80043a6:	4b20      	ldr	r3, [pc, #128]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043a8:	0011      	movs	r1, r2
 80043aa:	0018      	movs	r0, r3
 80043ac:	f014 fe0c 	bl	8018fc8 <HAL_TIM_ConfigClockSource>
 80043b0:	1e03      	subs	r3, r0, #0
 80043b2:	d001      	beq.n	80043b8 <MX_TIM2_Init+0x88>
  {
    Error_Handler();
 80043b4:	f000 fa24 	bl	8004800 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80043b8:	4b1b      	ldr	r3, [pc, #108]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043ba:	0018      	movs	r0, r3
 80043bc:	f014 f8ba 	bl	8018534 <HAL_TIM_PWM_Init>
 80043c0:	1e03      	subs	r3, r0, #0
 80043c2:	d001      	beq.n	80043c8 <MX_TIM2_Init+0x98>
  {
    Error_Handler();
 80043c4:	f000 fa1c 	bl	8004800 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043c8:	211c      	movs	r1, #28
 80043ca:	187b      	adds	r3, r7, r1
 80043cc:	2200      	movs	r2, #0
 80043ce:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043d0:	187b      	adds	r3, r7, r1
 80043d2:	2200      	movs	r2, #0
 80043d4:	609a      	str	r2, [r3, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80043d6:	187a      	adds	r2, r7, r1
 80043d8:	4b13      	ldr	r3, [pc, #76]	@ (8004428 <MX_TIM2_Init+0xf8>)
 80043da:	0011      	movs	r1, r2
 80043dc:	0018      	movs	r0, r3
 80043de:	f015 fbb5 	bl	8019b4c <HAL_TIMEx_MasterConfigSynchronization>
 80043e2:	1e03      	subs	r3, r0, #0
 80043e4:	d001      	beq.n	80043ea <MX_TIM2_Init+0xba>
  {
    Error_Handler();
 80043e6:	f000 fa0b 	bl	8004800 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043ea:	003b      	movs	r3, r7
 80043ec:	2260      	movs	r2, #96	@ 0x60
 80043ee:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 80043f0:	003b      	movs	r3, r7
 80043f2:	2200      	movs	r2, #0
 80043f4:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043f6:	003b      	movs	r3, r7
 80043f8:	2200      	movs	r2, #0
 80043fa:	609a      	str	r2, [r3, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043fc:	003b      	movs	r3, r7
 80043fe:	2200      	movs	r2, #0
 8004400:	611a      	str	r2, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004402:	0039      	movs	r1, r7
 8004404:	4b08      	ldr	r3, [pc, #32]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004406:	2200      	movs	r2, #0
 8004408:	0018      	movs	r0, r3
 800440a:	f014 fcdd 	bl	8018dc8 <HAL_TIM_PWM_ConfigChannel>
 800440e:	1e03      	subs	r3, r0, #0
 8004410:	d001      	beq.n	8004416 <MX_TIM2_Init+0xe6>
  {
    Error_Handler();
 8004412:	f000 f9f5 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004416:	4b04      	ldr	r3, [pc, #16]	@ (8004428 <MX_TIM2_Init+0xf8>)
 8004418:	0018      	movs	r0, r3
 800441a:	f000 fd4d 	bl	8004eb8 <HAL_TIM_MspPostInit>

}
 800441e:	46c0      	nop			@ (mov r8, r8)
 8004420:	46bd      	mov	sp, r7
 8004422:	b00e      	add	sp, #56	@ 0x38
 8004424:	bd80      	pop	{r7, pc}
 8004426:	46c0      	nop			@ (mov r8, r8)
 8004428:	2000050c 	.word	0x2000050c

0800442c <MX_USB_PCD_Init>:
  * @brief USB Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_PCD_Init(void)
{
 800442c:	b580      	push	{r7, lr}
 800442e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_Init 0 */

  /* USER CODE BEGIN USB_Init 1 */

  /* USER CODE END USB_Init 1 */
  hpcd_USB_DRD_FS.Instance = USB_DRD_FS;
 8004430:	4b20      	ldr	r3, [pc, #128]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004432:	4a21      	ldr	r2, [pc, #132]	@ (80044b8 <MX_USB_PCD_Init+0x8c>)
 8004434:	601a      	str	r2, [r3, #0]
  hpcd_USB_DRD_FS.Init.dev_endpoints = 8;
 8004436:	4b1f      	ldr	r3, [pc, #124]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004438:	2208      	movs	r2, #8
 800443a:	711a      	strb	r2, [r3, #4]
  hpcd_USB_DRD_FS.Init.speed = USBD_FS_SPEED;
 800443c:	4b1d      	ldr	r3, [pc, #116]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800443e:	2202      	movs	r2, #2
 8004440:	715a      	strb	r2, [r3, #5]
  hpcd_USB_DRD_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8004442:	4b1c      	ldr	r3, [pc, #112]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004444:	2202      	movs	r2, #2
 8004446:	71da      	strb	r2, [r3, #7]
  hpcd_USB_DRD_FS.Init.Sof_enable = DISABLE;
 8004448:	4b1a      	ldr	r3, [pc, #104]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800444a:	2200      	movs	r2, #0
 800444c:	721a      	strb	r2, [r3, #8]
  hpcd_USB_DRD_FS.Init.low_power_enable = DISABLE;
 800444e:	4b19      	ldr	r3, [pc, #100]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004450:	2200      	movs	r2, #0
 8004452:	725a      	strb	r2, [r3, #9]
  hpcd_USB_DRD_FS.Init.lpm_enable = DISABLE;
 8004454:	4b17      	ldr	r3, [pc, #92]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004456:	2200      	movs	r2, #0
 8004458:	729a      	strb	r2, [r3, #10]
  hpcd_USB_DRD_FS.Init.battery_charging_enable = DISABLE;
 800445a:	4b16      	ldr	r3, [pc, #88]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800445c:	2200      	movs	r2, #0
 800445e:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_DRD_FS) != HAL_OK)
 8004460:	4b14      	ldr	r3, [pc, #80]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004462:	0018      	movs	r0, r3
 8004464:	f00f f830 	bl	80134c8 <HAL_PCD_Init>
 8004468:	1e03      	subs	r3, r0, #0
 800446a:	d001      	beq.n	8004470 <MX_USB_PCD_Init+0x44>
  {
    Error_Handler();
 800446c:	f000 f9c8 	bl	8004800 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Init 2 */
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x00 , PCD_SNG_BUF, 0x20);//EP0 OUT
 8004470:	4810      	ldr	r0, [pc, #64]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004472:	2320      	movs	r3, #32
 8004474:	2200      	movs	r2, #0
 8004476:	2100      	movs	r1, #0
 8004478:	f010 fd32 	bl	8014ee0 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x80 , PCD_SNG_BUF, 0x60);//EP0 IN
 800447c:	480d      	ldr	r0, [pc, #52]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800447e:	2360      	movs	r3, #96	@ 0x60
 8004480:	2200      	movs	r2, #0
 8004482:	2180      	movs	r1, #128	@ 0x80
 8004484:	f010 fd2c 	bl	8014ee0 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x81 , PCD_SNG_BUF, 0xA0);//EP1 IN
 8004488:	480a      	ldr	r0, [pc, #40]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 800448a:	23a0      	movs	r3, #160	@ 0xa0
 800448c:	2200      	movs	r2, #0
 800448e:	2181      	movs	r1, #129	@ 0x81
 8004490:	f010 fd26 	bl	8014ee0 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x82 , PCD_SNG_BUF, 0xE0);//EP2 IN
 8004494:	4807      	ldr	r0, [pc, #28]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 8004496:	23e0      	movs	r3, #224	@ 0xe0
 8004498:	2200      	movs	r2, #0
 800449a:	2182      	movs	r1, #130	@ 0x82
 800449c:	f010 fd20 	bl	8014ee0 <HAL_PCDEx_PMAConfig>
    HAL_PCDEx_PMAConfig(&hpcd_USB_DRD_FS , 0x03 , PCD_SNG_BUF, 0xF0);//EP3 OUT
 80044a0:	4804      	ldr	r0, [pc, #16]	@ (80044b4 <MX_USB_PCD_Init+0x88>)
 80044a2:	23f0      	movs	r3, #240	@ 0xf0
 80044a4:	2200      	movs	r2, #0
 80044a6:	2103      	movs	r1, #3
 80044a8:	f010 fd1a 	bl	8014ee0 <HAL_PCDEx_PMAConfig>
    /* NOTE: Do NOT start USB or init USBX DCD here.
     * It is done in MX_USBX_Device_Init() after USBX stack is ready.
     */
  /* USER CODE END USB_Init 2 */

}
 80044ac:	46c0      	nop			@ (mov r8, r8)
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}
 80044b2:	46c0      	nop			@ (mov r8, r8)
 80044b4:	200005b8 	.word	0x200005b8
 80044b8:	40005c00 	.word	0x40005c00

080044bc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80044bc:	b580      	push	{r7, lr}
 80044be:	b082      	sub	sp, #8
 80044c0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80044c2:	4b10      	ldr	r3, [pc, #64]	@ (8004504 <MX_DMA_Init+0x48>)
 80044c4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80044c6:	4b0f      	ldr	r3, [pc, #60]	@ (8004504 <MX_DMA_Init+0x48>)
 80044c8:	2101      	movs	r1, #1
 80044ca:	430a      	orrs	r2, r1
 80044cc:	649a      	str	r2, [r3, #72]	@ 0x48
 80044ce:	4b0d      	ldr	r3, [pc, #52]	@ (8004504 <MX_DMA_Init+0x48>)
 80044d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044d2:	2201      	movs	r2, #1
 80044d4:	4013      	ands	r3, r2
 80044d6:	607b      	str	r3, [r7, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80044da:	2200      	movs	r2, #0
 80044dc:	2100      	movs	r1, #0
 80044de:	2009      	movs	r0, #9
 80044e0:	f00b fed8 	bl	8010294 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80044e4:	2009      	movs	r0, #9
 80044e6:	f00b feea 	bl	80102be <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80044ea:	2200      	movs	r2, #0
 80044ec:	2100      	movs	r1, #0
 80044ee:	200a      	movs	r0, #10
 80044f0:	f00b fed0 	bl	8010294 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80044f4:	200a      	movs	r0, #10
 80044f6:	f00b fee2 	bl	80102be <HAL_NVIC_EnableIRQ>

}
 80044fa:	46c0      	nop			@ (mov r8, r8)
 80044fc:	46bd      	mov	sp, r7
 80044fe:	b002      	add	sp, #8
 8004500:	bd80      	pop	{r7, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	40021000 	.word	0x40021000

08004508 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004508:	b590      	push	{r4, r7, lr}
 800450a:	b08b      	sub	sp, #44	@ 0x2c
 800450c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800450e:	2414      	movs	r4, #20
 8004510:	193b      	adds	r3, r7, r4
 8004512:	0018      	movs	r0, r3
 8004514:	2314      	movs	r3, #20
 8004516:	001a      	movs	r2, r3
 8004518:	2100      	movs	r1, #0
 800451a:	f01d ffab 	bl	8022474 <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800451e:	4b59      	ldr	r3, [pc, #356]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004520:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004522:	4b58      	ldr	r3, [pc, #352]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004524:	2104      	movs	r1, #4
 8004526:	430a      	orrs	r2, r1
 8004528:	64da      	str	r2, [r3, #76]	@ 0x4c
 800452a:	4b56      	ldr	r3, [pc, #344]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800452c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800452e:	2204      	movs	r2, #4
 8004530:	4013      	ands	r3, r2
 8004532:	613b      	str	r3, [r7, #16]
 8004534:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004536:	4b53      	ldr	r3, [pc, #332]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004538:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800453a:	4b52      	ldr	r3, [pc, #328]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800453c:	2101      	movs	r1, #1
 800453e:	430a      	orrs	r2, r1
 8004540:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004542:	4b50      	ldr	r3, [pc, #320]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004544:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004546:	2201      	movs	r2, #1
 8004548:	4013      	ands	r3, r2
 800454a:	60fb      	str	r3, [r7, #12]
 800454c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800454e:	4b4d      	ldr	r3, [pc, #308]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004550:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004552:	4b4c      	ldr	r3, [pc, #304]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004554:	2102      	movs	r1, #2
 8004556:	430a      	orrs	r2, r1
 8004558:	64da      	str	r2, [r3, #76]	@ 0x4c
 800455a:	4b4a      	ldr	r3, [pc, #296]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800455c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800455e:	2202      	movs	r2, #2
 8004560:	4013      	ands	r3, r2
 8004562:	60bb      	str	r3, [r7, #8]
 8004564:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004566:	4b47      	ldr	r3, [pc, #284]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800456a:	4b46      	ldr	r3, [pc, #280]	@ (8004684 <MX_GPIO_Init+0x17c>)
 800456c:	2120      	movs	r1, #32
 800456e:	430a      	orrs	r2, r1
 8004570:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004572:	4b44      	ldr	r3, [pc, #272]	@ (8004684 <MX_GPIO_Init+0x17c>)
 8004574:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004576:	2220      	movs	r2, #32
 8004578:	4013      	ands	r3, r2
 800457a:	607b      	str	r3, [r7, #4]
 800457c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800457e:	2380      	movs	r3, #128	@ 0x80
 8004580:	0059      	lsls	r1, r3, #1
 8004582:	23a0      	movs	r3, #160	@ 0xa0
 8004584:	05db      	lsls	r3, r3, #23
 8004586:	2200      	movs	r2, #0
 8004588:	0018      	movs	r0, r3
 800458a:	f00c fd54 	bl	8011036 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, CTL_CEN_Pin|CTL_LEN_Pin, GPIO_PIN_RESET);
 800458e:	4b3e      	ldr	r3, [pc, #248]	@ (8004688 <MX_GPIO_Init+0x180>)
 8004590:	2200      	movs	r2, #0
 8004592:	2130      	movs	r1, #48	@ 0x30
 8004594:	0018      	movs	r0, r3
 8004596:	f00c fd4e 	bl	8011036 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : B1_Pin B2_Pin */
  GPIO_InitStruct.Pin = B1_Pin|B2_Pin;
 800459a:	193b      	adds	r3, r7, r4
 800459c:	2205      	movs	r2, #5
 800459e:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045a0:	193b      	adds	r3, r7, r4
 80045a2:	2200      	movs	r2, #0
 80045a4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045a6:	193b      	adds	r3, r7, r4
 80045a8:	2200      	movs	r2, #0
 80045aa:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ac:	193a      	adds	r2, r7, r4
 80045ae:	23a0      	movs	r3, #160	@ 0xa0
 80045b0:	05db      	lsls	r3, r3, #23
 80045b2:	0011      	movs	r1, r2
 80045b4:	0018      	movs	r0, r3
 80045b6:	f00c fbad 	bl	8010d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_Pin */
  GPIO_InitStruct.Pin = USB_Pin;
 80045ba:	193b      	adds	r3, r7, r4
 80045bc:	2208      	movs	r2, #8
 80045be:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 80045c0:	193b      	adds	r3, r7, r4
 80045c2:	22c4      	movs	r2, #196	@ 0xc4
 80045c4:	0392      	lsls	r2, r2, #14
 80045c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c8:	193b      	adds	r3, r7, r4
 80045ca:	2200      	movs	r2, #0
 80045cc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(USB_GPIO_Port, &GPIO_InitStruct);
 80045ce:	193a      	adds	r2, r7, r4
 80045d0:	23a0      	movs	r3, #160	@ 0xa0
 80045d2:	05db      	lsls	r3, r3, #23
 80045d4:	0011      	movs	r1, r2
 80045d6:	0018      	movs	r0, r3
 80045d8:	f00c fb9c 	bl	8010d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 80045dc:	0021      	movs	r1, r4
 80045de:	187b      	adds	r3, r7, r1
 80045e0:	2280      	movs	r2, #128	@ 0x80
 80045e2:	0052      	lsls	r2, r2, #1
 80045e4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80045e6:	000c      	movs	r4, r1
 80045e8:	193b      	adds	r3, r7, r4
 80045ea:	2201      	movs	r2, #1
 80045ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ee:	193b      	adds	r3, r7, r4
 80045f0:	2200      	movs	r2, #0
 80045f2:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045f4:	193b      	adds	r3, r7, r4
 80045f6:	2200      	movs	r2, #0
 80045f8:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80045fa:	193a      	adds	r2, r7, r4
 80045fc:	23a0      	movs	r3, #160	@ 0xa0
 80045fe:	05db      	lsls	r3, r3, #23
 8004600:	0011      	movs	r1, r2
 8004602:	0018      	movs	r0, r3
 8004604:	f00c fb86 	bl	8010d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : STA_CHG_Pin */
  GPIO_InitStruct.Pin = STA_CHG_Pin;
 8004608:	193b      	adds	r3, r7, r4
 800460a:	2208      	movs	r2, #8
 800460c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800460e:	193b      	adds	r3, r7, r4
 8004610:	2200      	movs	r2, #0
 8004612:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8004614:	193b      	adds	r3, r7, r4
 8004616:	2201      	movs	r2, #1
 8004618:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(STA_CHG_GPIO_Port, &GPIO_InitStruct);
 800461a:	193b      	adds	r3, r7, r4
 800461c:	4a1a      	ldr	r2, [pc, #104]	@ (8004688 <MX_GPIO_Init+0x180>)
 800461e:	0019      	movs	r1, r3
 8004620:	0010      	movs	r0, r2
 8004622:	f00c fb77 	bl	8010d14 <HAL_GPIO_Init>

  /*Configure GPIO pins : CTL_CEN_Pin CTL_LEN_Pin */
  GPIO_InitStruct.Pin = CTL_CEN_Pin|CTL_LEN_Pin;
 8004626:	193b      	adds	r3, r7, r4
 8004628:	2230      	movs	r2, #48	@ 0x30
 800462a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800462c:	193b      	adds	r3, r7, r4
 800462e:	2201      	movs	r2, #1
 8004630:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004632:	193b      	adds	r3, r7, r4
 8004634:	2200      	movs	r2, #0
 8004636:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004638:	193b      	adds	r3, r7, r4
 800463a:	2200      	movs	r2, #0
 800463c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800463e:	193b      	adds	r3, r7, r4
 8004640:	4a11      	ldr	r2, [pc, #68]	@ (8004688 <MX_GPIO_Init+0x180>)
 8004642:	0019      	movs	r1, r3
 8004644:	0010      	movs	r0, r2
 8004646:	f00c fb65 	bl	8010d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : BL_Pin */
  GPIO_InitStruct.Pin = BL_Pin;
 800464a:	0021      	movs	r1, r4
 800464c:	187b      	adds	r3, r7, r1
 800464e:	2208      	movs	r2, #8
 8004650:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004652:	187b      	adds	r3, r7, r1
 8004654:	2200      	movs	r2, #0
 8004656:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004658:	187b      	adds	r3, r7, r1
 800465a:	2200      	movs	r2, #0
 800465c:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(BL_GPIO_Port, &GPIO_InitStruct);
 800465e:	187b      	adds	r3, r7, r1
 8004660:	4a0a      	ldr	r2, [pc, #40]	@ (800468c <MX_GPIO_Init+0x184>)
 8004662:	0019      	movs	r1, r3
 8004664:	0010      	movs	r0, r2
 8004666:	f00c fb55 	bl	8010d14 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  HAL_NVIC_SetPriority(EXTI2_3_IRQn, 5, 0);
 800466a:	2200      	movs	r2, #0
 800466c:	2105      	movs	r1, #5
 800466e:	2006      	movs	r0, #6
 8004670:	f00b fe10 	bl	8010294 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_3_IRQn);
 8004674:	2006      	movs	r0, #6
 8004676:	f00b fe22 	bl	80102be <HAL_NVIC_EnableIRQ>
  /* USER CODE END MX_GPIO_Init_2 */
}
 800467a:	46c0      	nop			@ (mov r8, r8)
 800467c:	46bd      	mov	sp, r7
 800467e:	b00b      	add	sp, #44	@ 0x2c
 8004680:	bd90      	pop	{r4, r7, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	40021000 	.word	0x40021000
 8004688:	50000400 	.word	0x50000400
 800468c:	50001400 	.word	0x50001400

08004690 <JumpToBootloader>:
 * @brief Jump to STM32 system bootloader
 * @note Deinitializes all peripherals and jumps to system memory bootloader
 *       STM32U073: System memory 26KB at 0x1FFF0000 (from AN2606)
 */
static void JumpToBootloader(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	b088      	sub	sp, #32
 8004694:	af00      	add	r7, sp, #0
    /* STM32U073 system memory bootloader address (AN2606 section 86) */
    #define BOOT_ADD 0x1FFF0000UL
    
    /* Visual indication - blink LED 2x before jumping */
    for (int i = 0; i < 2; i++)
 8004696:	2300      	movs	r3, #0
 8004698:	61fb      	str	r3, [r7, #28]
 800469a:	e018      	b.n	80046ce <JumpToBootloader+0x3e>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800469c:	2380      	movs	r3, #128	@ 0x80
 800469e:	0059      	lsls	r1, r3, #1
 80046a0:	23a0      	movs	r3, #160	@ 0xa0
 80046a2:	05db      	lsls	r3, r3, #23
 80046a4:	2201      	movs	r2, #1
 80046a6:	0018      	movs	r0, r3
 80046a8:	f00c fcc5 	bl	8011036 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80046ac:	2064      	movs	r0, #100	@ 0x64
 80046ae:	f00a f86d 	bl	800e78c <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 80046b2:	2380      	movs	r3, #128	@ 0x80
 80046b4:	0059      	lsls	r1, r3, #1
 80046b6:	23a0      	movs	r3, #160	@ 0xa0
 80046b8:	05db      	lsls	r3, r3, #23
 80046ba:	2200      	movs	r2, #0
 80046bc:	0018      	movs	r0, r3
 80046be:	f00c fcba 	bl	8011036 <HAL_GPIO_WritePin>
        HAL_Delay(100);
 80046c2:	2064      	movs	r0, #100	@ 0x64
 80046c4:	f00a f862 	bl	800e78c <HAL_Delay>
    for (int i = 0; i < 2; i++)
 80046c8:	69fb      	ldr	r3, [r7, #28]
 80046ca:	3301      	adds	r3, #1
 80046cc:	61fb      	str	r3, [r7, #28]
 80046ce:	69fb      	ldr	r3, [r7, #28]
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	dde3      	ble.n	800469c <JumpToBootloader+0xc>
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80046d4:	b672      	cpsid	i
}
 80046d6:	46c0      	nop			@ (mov r8, r8)
    
    /* 1. Disable all interrupts */
    __disable_irq();
    
    /* 2. Reset USB peripheral */
    USB_DRD_FS->CNTR = 0x0003;
 80046d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004784 <JumpToBootloader+0xf4>)
 80046da:	2203      	movs	r2, #3
 80046dc:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* 3. De-init LPTIM */
    HAL_LPTIM_DeInit(&hlptim2);
 80046de:	4b2a      	ldr	r3, [pc, #168]	@ (8004788 <JumpToBootloader+0xf8>)
 80046e0:	0018      	movs	r0, r3
 80046e2:	f00d fcb3 	bl	801204c <HAL_LPTIM_DeInit>
    
    /* 4. Reset clock to default state (HSI) */
    HAL_RCC_DeInit();
 80046e6:	f010 fd83 	bl	80151f0 <HAL_RCC_DeInit>
    
    /* 5. Disable Systick timer */
    SysTick->CTRL = 0;
 80046ea:	4b28      	ldr	r3, [pc, #160]	@ (800478c <JumpToBootloader+0xfc>)
 80046ec:	2200      	movs	r2, #0
 80046ee:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0;
 80046f0:	4b26      	ldr	r3, [pc, #152]	@ (800478c <JumpToBootloader+0xfc>)
 80046f2:	2200      	movs	r2, #0
 80046f4:	605a      	str	r2, [r3, #4]
    SysTick->VAL = 0;
 80046f6:	4b25      	ldr	r3, [pc, #148]	@ (800478c <JumpToBootloader+0xfc>)
 80046f8:	2200      	movs	r2, #0
 80046fa:	609a      	str	r2, [r3, #8]
    
    /* 6. Clear all NVIC interrupt bits */
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 80046fc:	231b      	movs	r3, #27
 80046fe:	18fb      	adds	r3, r7, r3
 8004700:	2200      	movs	r2, #0
 8004702:	701a      	strb	r2, [r3, #0]
 8004704:	e015      	b.n	8004732 <JumpToBootloader+0xa2>
    {
        NVIC->ICER[i] = 0xFFFFFFFF;
 8004706:	4922      	ldr	r1, [pc, #136]	@ (8004790 <JumpToBootloader+0x100>)
 8004708:	201b      	movs	r0, #27
 800470a:	183b      	adds	r3, r7, r0
 800470c:	781b      	ldrb	r3, [r3, #0]
 800470e:	3320      	adds	r3, #32
 8004710:	009b      	lsls	r3, r3, #2
 8004712:	2201      	movs	r2, #1
 8004714:	4252      	negs	r2, r2
 8004716:	505a      	str	r2, [r3, r1]
        NVIC->ICPR[i] = 0xFFFFFFFF;
 8004718:	491d      	ldr	r1, [pc, #116]	@ (8004790 <JumpToBootloader+0x100>)
 800471a:	183b      	adds	r3, r7, r0
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	3360      	adds	r3, #96	@ 0x60
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	2201      	movs	r2, #1
 8004724:	4252      	negs	r2, r2
 8004726:	505a      	str	r2, [r3, r1]
    for (uint8_t i = 0; i < sizeof(NVIC->ICER) / sizeof(NVIC->ICER[0]); i++)
 8004728:	183b      	adds	r3, r7, r0
 800472a:	781a      	ldrb	r2, [r3, #0]
 800472c:	183b      	adds	r3, r7, r0
 800472e:	3201      	adds	r2, #1
 8004730:	701a      	strb	r2, [r3, #0]
 8004732:	231b      	movs	r3, #27
 8004734:	18fb      	adds	r3, r7, r3
 8004736:	781b      	ldrb	r3, [r3, #0]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d0e4      	beq.n	8004706 <JumpToBootloader+0x76>
    }
    
    /* 7. Enable SYSCFG clock for memory remap */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 800473c:	4b15      	ldr	r3, [pc, #84]	@ (8004794 <JumpToBootloader+0x104>)
 800473e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004740:	4b14      	ldr	r3, [pc, #80]	@ (8004794 <JumpToBootloader+0x104>)
 8004742:	2101      	movs	r1, #1
 8004744:	430a      	orrs	r2, r1
 8004746:	661a      	str	r2, [r3, #96]	@ 0x60
 8004748:	4b12      	ldr	r3, [pc, #72]	@ (8004794 <JumpToBootloader+0x104>)
 800474a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800474c:	2201      	movs	r2, #1
 800474e:	4013      	ands	r3, r2
 8004750:	607b      	str	r3, [r7, #4]
 8004752:	687b      	ldr	r3, [r7, #4]
    
    /* 8. Remap system memory to 0x00000000 - MUST be before MSP/jump */
    SYSCFG->CFGR1 = SYSCFG_CFGR1_MEM_MODE_0;
 8004754:	4b10      	ldr	r3, [pc, #64]	@ (8004798 <JumpToBootloader+0x108>)
 8004756:	2201      	movs	r2, #1
 8004758:	601a      	str	r2, [r3, #0]
    
    /* 9. Read bootloader stack pointer and reset vector */
    uint32_t bootloader_stack = *(__IO uint32_t *)(BOOT_ADD);
 800475a:	4b10      	ldr	r3, [pc, #64]	@ (800479c <JumpToBootloader+0x10c>)
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	617b      	str	r3, [r7, #20]
    uint32_t bootloader_reset = *(__IO uint32_t *)(BOOT_ADD + 4);
 8004760:	4b0f      	ldr	r3, [pc, #60]	@ (80047a0 <JumpToBootloader+0x110>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	613b      	str	r3, [r7, #16]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800476a:	68bb      	ldr	r3, [r7, #8]
 800476c:	f383 8808 	msr	MSP, r3
}
 8004770:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("cpsie i" : : : "memory");
 8004772:	b662      	cpsie	i
}
 8004774:	46c0      	nop			@ (mov r8, r8)
    
    /* 11. Re-enable interrupts */
    __enable_irq();
    
    /* 12. Jump to bootloader reset handler */
    void (*jump_to_boot)(void) = (void (*)(void))(bootloader_reset);
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	60fb      	str	r3, [r7, #12]
    jump_to_boot();
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	4798      	blx	r3
    
    /* Should never reach here */
    while (1);
 800477e:	46c0      	nop			@ (mov r8, r8)
 8004780:	e7fd      	b.n	800477e <JumpToBootloader+0xee>
 8004782:	46c0      	nop			@ (mov r8, r8)
 8004784:	40005c00 	.word	0x40005c00
 8004788:	200003ac 	.word	0x200003ac
 800478c:	e000e010 	.word	0xe000e010
 8004790:	e000e100 	.word	0xe000e100
 8004794:	40021000 	.word	0x40021000
 8004798:	40010000 	.word	0x40010000
 800479c:	1fff0000 	.word	0x1fff0000
 80047a0:	1fff0004 	.word	0x1fff0004

080047a4 <CheckBootloaderEntry>:
 *       - Button pressed: blocks here (no other peripherals init)
 *       - Released before 2s: continues normal boot
 *       - Held for 2s: jumps to bootloader
 */
static void CheckBootloaderEntry(void)
{
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
    /* BL_Pin already initialized by MX_GPIO_Init() */
    
    /* If button not pressed, continue immediately */
    if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) != GPIO_PIN_SET)
 80047aa:	4b14      	ldr	r3, [pc, #80]	@ (80047fc <CheckBootloaderEntry+0x58>)
 80047ac:	2108      	movs	r1, #8
 80047ae:	0018      	movs	r0, r3
 80047b0:	f00c fc24 	bl	8010ffc <HAL_GPIO_ReadPin>
 80047b4:	0003      	movs	r3, r0
 80047b6:	2b01      	cmp	r3, #1
 80047b8:	d119      	bne.n	80047ee <CheckBootloaderEntry+0x4a>
    {
        return;
    }
    
    /* Button is pressed - block here and wait */
    uint32_t start_tick = HAL_GetTick();
 80047ba:	f009 ffdd 	bl	800e778 <HAL_GetTick>
 80047be:	0003      	movs	r3, r0
 80047c0:	607b      	str	r3, [r7, #4]
    
    while (1)
    {
        /* Button released - continue normal boot */
        if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_RESET)
 80047c2:	4b0e      	ldr	r3, [pc, #56]	@ (80047fc <CheckBootloaderEntry+0x58>)
 80047c4:	2108      	movs	r1, #8
 80047c6:	0018      	movs	r0, r3
 80047c8:	f00c fc18 	bl	8010ffc <HAL_GPIO_ReadPin>
 80047cc:	1e03      	subs	r3, r0, #0
 80047ce:	d010      	beq.n	80047f2 <CheckBootloaderEntry+0x4e>
        {
            return;  /* Exit and continue with peripheral initialization */
        }
        
        /* Button held for 2 seconds - jump to bootloader */
        if ((HAL_GetTick() - start_tick) >= 2000)
 80047d0:	f009 ffd2 	bl	800e778 <HAL_GetTick>
 80047d4:	0002      	movs	r2, r0
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	1ad2      	subs	r2, r2, r3
 80047da:	23fa      	movs	r3, #250	@ 0xfa
 80047dc:	00db      	lsls	r3, r3, #3
 80047de:	429a      	cmp	r2, r3
 80047e0:	d301      	bcc.n	80047e6 <CheckBootloaderEntry+0x42>
        {
            JumpToBootloader();
 80047e2:	f7ff ff55 	bl	8004690 <JumpToBootloader>
            /* Never returns */
        }
        
        HAL_Delay(10); /* Check every 10ms for faster response */
 80047e6:	200a      	movs	r0, #10
 80047e8:	f009 ffd0 	bl	800e78c <HAL_Delay>
        if (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_RESET)
 80047ec:	e7e9      	b.n	80047c2 <CheckBootloaderEntry+0x1e>
        return;
 80047ee:	46c0      	nop			@ (mov r8, r8)
 80047f0:	e000      	b.n	80047f4 <CheckBootloaderEntry+0x50>
            return;  /* Exit and continue with peripheral initialization */
 80047f2:	46c0      	nop			@ (mov r8, r8)
    }
}
 80047f4:	46bd      	mov	sp, r7
 80047f6:	b002      	add	sp, #8
 80047f8:	bd80      	pop	{r7, pc}
 80047fa:	46c0      	nop			@ (mov r8, r8)
 80047fc:	50001400 	.word	0x50001400

08004800 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004800:	b580      	push	{r7, lr}
 8004802:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004804:	b672      	cpsid	i
}
 8004806:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8004808:	46c0      	nop			@ (mov r8, r8)
 800480a:	e7fd      	b.n	8004808 <Error_Handler+0x8>

0800480c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8004812:	4b0f      	ldr	r3, [pc, #60]	@ (8004850 <HAL_MspInit+0x44>)
 8004814:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004816:	4b0e      	ldr	r3, [pc, #56]	@ (8004850 <HAL_MspInit+0x44>)
 8004818:	2180      	movs	r1, #128	@ 0x80
 800481a:	0549      	lsls	r1, r1, #21
 800481c:	430a      	orrs	r2, r1
 800481e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004820:	4b0b      	ldr	r3, [pc, #44]	@ (8004850 <HAL_MspInit+0x44>)
 8004822:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004824:	2380      	movs	r3, #128	@ 0x80
 8004826:	055b      	lsls	r3, r3, #21
 8004828:	4013      	ands	r3, r2
 800482a:	607b      	str	r3, [r7, #4]
 800482c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800482e:	4b08      	ldr	r3, [pc, #32]	@ (8004850 <HAL_MspInit+0x44>)
 8004830:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004832:	4b07      	ldr	r3, [pc, #28]	@ (8004850 <HAL_MspInit+0x44>)
 8004834:	2101      	movs	r1, #1
 8004836:	430a      	orrs	r2, r1
 8004838:	661a      	str	r2, [r3, #96]	@ 0x60
 800483a:	4b05      	ldr	r3, [pc, #20]	@ (8004850 <HAL_MspInit+0x44>)
 800483c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800483e:	2201      	movs	r2, #1
 8004840:	4013      	ands	r3, r2
 8004842:	603b      	str	r3, [r7, #0]
 8004844:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004846:	46c0      	nop			@ (mov r8, r8)
 8004848:	46bd      	mov	sp, r7
 800484a:	b002      	add	sp, #8
 800484c:	bd80      	pop	{r7, pc}
 800484e:	46c0      	nop			@ (mov r8, r8)
 8004850:	40021000 	.word	0x40021000

08004854 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8004854:	b590      	push	{r4, r7, lr}
 8004856:	b09d      	sub	sp, #116	@ 0x74
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800485c:	235c      	movs	r3, #92	@ 0x5c
 800485e:	18fb      	adds	r3, r7, r3
 8004860:	0018      	movs	r0, r3
 8004862:	2314      	movs	r3, #20
 8004864:	001a      	movs	r2, r3
 8004866:	2100      	movs	r1, #0
 8004868:	f01d fe04 	bl	8022474 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800486c:	2418      	movs	r4, #24
 800486e:	193b      	adds	r3, r7, r4
 8004870:	0018      	movs	r0, r3
 8004872:	2344      	movs	r3, #68	@ 0x44
 8004874:	001a      	movs	r2, r3
 8004876:	2100      	movs	r1, #0
 8004878:	f01d fdfc 	bl	8022474 <memset>
  if(hadc->Instance==ADC1)
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	4a36      	ldr	r2, [pc, #216]	@ (800495c <HAL_ADC_MspInit+0x108>)
 8004882:	4293      	cmp	r3, r2
 8004884:	d165      	bne.n	8004952 <HAL_ADC_MspInit+0xfe>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8004886:	193b      	adds	r3, r7, r4
 8004888:	2280      	movs	r2, #128	@ 0x80
 800488a:	01d2      	lsls	r2, r2, #7
 800488c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_HSI;
 800488e:	193b      	adds	r3, r7, r4
 8004890:	2280      	movs	r2, #128	@ 0x80
 8004892:	0592      	lsls	r2, r2, #22
 8004894:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004896:	193b      	adds	r3, r7, r4
 8004898:	0018      	movs	r0, r3
 800489a:	f011 fb65 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 800489e:	1e03      	subs	r3, r0, #0
 80048a0:	d001      	beq.n	80048a6 <HAL_ADC_MspInit+0x52>
    {
      Error_Handler();
 80048a2:	f7ff ffad 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80048a6:	4b2e      	ldr	r3, [pc, #184]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048a8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048aa:	4b2d      	ldr	r3, [pc, #180]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048ac:	2180      	movs	r1, #128	@ 0x80
 80048ae:	0349      	lsls	r1, r1, #13
 80048b0:	430a      	orrs	r2, r1
 80048b2:	661a      	str	r2, [r3, #96]	@ 0x60
 80048b4:	4b2a      	ldr	r3, [pc, #168]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80048b8:	2380      	movs	r3, #128	@ 0x80
 80048ba:	035b      	lsls	r3, r3, #13
 80048bc:	4013      	ands	r3, r2
 80048be:	617b      	str	r3, [r7, #20]
 80048c0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048c2:	4b27      	ldr	r3, [pc, #156]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048c4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048c6:	4b26      	ldr	r3, [pc, #152]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048c8:	2101      	movs	r1, #1
 80048ca:	430a      	orrs	r2, r1
 80048cc:	64da      	str	r2, [r3, #76]	@ 0x4c
 80048ce:	4b24      	ldr	r3, [pc, #144]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048d2:	2201      	movs	r2, #1
 80048d4:	4013      	ands	r3, r2
 80048d6:	613b      	str	r3, [r7, #16]
 80048d8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048da:	4b21      	ldr	r3, [pc, #132]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048dc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80048de:	4b20      	ldr	r3, [pc, #128]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048e0:	2102      	movs	r1, #2
 80048e2:	430a      	orrs	r2, r1
 80048e4:	64da      	str	r2, [r3, #76]	@ 0x4c
 80048e6:	4b1e      	ldr	r3, [pc, #120]	@ (8004960 <HAL_ADC_MspInit+0x10c>)
 80048e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048ea:	2202      	movs	r2, #2
 80048ec:	4013      	ands	r3, r2
 80048ee:	60fb      	str	r3, [r7, #12]
 80048f0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN14
    PB0     ------> ADC1_IN17
    */
    GPIO_InitStruct.Pin = AN_LIGHT_Pin;
 80048f2:	245c      	movs	r4, #92	@ 0x5c
 80048f4:	193b      	adds	r3, r7, r4
 80048f6:	2280      	movs	r2, #128	@ 0x80
 80048f8:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80048fa:	193b      	adds	r3, r7, r4
 80048fc:	2203      	movs	r2, #3
 80048fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004900:	193b      	adds	r3, r7, r4
 8004902:	2200      	movs	r2, #0
 8004904:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_LIGHT_GPIO_Port, &GPIO_InitStruct);
 8004906:	193a      	adds	r2, r7, r4
 8004908:	23a0      	movs	r3, #160	@ 0xa0
 800490a:	05db      	lsls	r3, r3, #23
 800490c:	0011      	movs	r1, r2
 800490e:	0018      	movs	r0, r3
 8004910:	f00c fa00 	bl	8010d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = AN_BATT_Pin;
 8004914:	193b      	adds	r3, r7, r4
 8004916:	2201      	movs	r2, #1
 8004918:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800491a:	193b      	adds	r3, r7, r4
 800491c:	2203      	movs	r2, #3
 800491e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004920:	193b      	adds	r3, r7, r4
 8004922:	2200      	movs	r2, #0
 8004924:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AN_BATT_GPIO_Port, &GPIO_InitStruct);
 8004926:	193b      	adds	r3, r7, r4
 8004928:	4a0e      	ldr	r2, [pc, #56]	@ (8004964 <HAL_ADC_MspInit+0x110>)
 800492a:	0019      	movs	r1, r3
 800492c:	0010      	movs	r0, r2
 800492e:	f00c f9f1 	bl	8010d14 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 0, 0);
 8004932:	2200      	movs	r2, #0
 8004934:	2100      	movs	r1, #0
 8004936:	200c      	movs	r0, #12
 8004938:	f00b fcac 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 800493c:	200c      	movs	r0, #12
 800493e:	f00b fcbe 	bl	80102be <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN ADC1_MspInit 1 */

    /* ADC interrupt used by non-blocking analog driver (shared with COMP on STM32U073) */
    HAL_NVIC_SetPriority(ADC_COMP1_2_IRQn, 3, 0);
 8004942:	2200      	movs	r2, #0
 8004944:	2103      	movs	r1, #3
 8004946:	200c      	movs	r0, #12
 8004948:	f00b fca4 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_COMP1_2_IRQn);
 800494c:	200c      	movs	r0, #12
 800494e:	f00b fcb6 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8004952:	46c0      	nop			@ (mov r8, r8)
 8004954:	46bd      	mov	sp, r7
 8004956:	b01d      	add	sp, #116	@ 0x74
 8004958:	bd90      	pop	{r4, r7, pc}
 800495a:	46c0      	nop			@ (mov r8, r8)
 800495c:	40012400 	.word	0x40012400
 8004960:	40021000 	.word	0x40021000
 8004964:	50000400 	.word	0x50000400

08004968 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004968:	b590      	push	{r4, r7, lr}
 800496a:	b09b      	sub	sp, #108	@ 0x6c
 800496c:	af00      	add	r7, sp, #0
 800496e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004970:	2354      	movs	r3, #84	@ 0x54
 8004972:	18fb      	adds	r3, r7, r3
 8004974:	0018      	movs	r0, r3
 8004976:	2314      	movs	r3, #20
 8004978:	001a      	movs	r2, r3
 800497a:	2100      	movs	r1, #0
 800497c:	f01d fd7a 	bl	8022474 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004980:	2410      	movs	r4, #16
 8004982:	193b      	adds	r3, r7, r4
 8004984:	0018      	movs	r0, r3
 8004986:	2344      	movs	r3, #68	@ 0x44
 8004988:	001a      	movs	r2, r3
 800498a:	2100      	movs	r1, #0
 800498c:	f01d fd72 	bl	8022474 <memset>
  if(hi2c->Instance==I2C1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	4a22      	ldr	r2, [pc, #136]	@ (8004a20 <HAL_I2C_MspInit+0xb8>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d13d      	bne.n	8004a16 <HAL_I2C_MspInit+0xae>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800499a:	193b      	adds	r3, r7, r4
 800499c:	2220      	movs	r2, #32
 800499e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80049a0:	193b      	adds	r3, r7, r4
 80049a2:	2200      	movs	r2, #0
 80049a4:	619a      	str	r2, [r3, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049a6:	193b      	adds	r3, r7, r4
 80049a8:	0018      	movs	r0, r3
 80049aa:	f011 fadd 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 80049ae:	1e03      	subs	r3, r0, #0
 80049b0:	d001      	beq.n	80049b6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80049b2:	f7ff ff25 	bl	8004800 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049b6:	4b1b      	ldr	r3, [pc, #108]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80049ba:	4b1a      	ldr	r3, [pc, #104]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049bc:	2102      	movs	r1, #2
 80049be:	430a      	orrs	r2, r1
 80049c0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80049c2:	4b18      	ldr	r3, [pc, #96]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80049c6:	2202      	movs	r2, #2
 80049c8:	4013      	ands	r3, r2
 80049ca:	60fb      	str	r3, [r7, #12]
 80049cc:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049ce:	2154      	movs	r1, #84	@ 0x54
 80049d0:	187b      	adds	r3, r7, r1
 80049d2:	22c0      	movs	r2, #192	@ 0xc0
 80049d4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049d6:	187b      	adds	r3, r7, r1
 80049d8:	2212      	movs	r2, #18
 80049da:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80049dc:	187b      	adds	r3, r7, r1
 80049de:	2201      	movs	r2, #1
 80049e0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80049e2:	187b      	adds	r3, r7, r1
 80049e4:	2200      	movs	r2, #0
 80049e6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049e8:	187b      	adds	r3, r7, r1
 80049ea:	2204      	movs	r2, #4
 80049ec:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049ee:	187b      	adds	r3, r7, r1
 80049f0:	4a0d      	ldr	r2, [pc, #52]	@ (8004a28 <HAL_I2C_MspInit+0xc0>)
 80049f2:	0019      	movs	r1, r3
 80049f4:	0010      	movs	r0, r2
 80049f6:	f00c f98d 	bl	8010d14 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80049fa:	4b0a      	ldr	r3, [pc, #40]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 80049fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80049fe:	4b09      	ldr	r3, [pc, #36]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 8004a00:	2180      	movs	r1, #128	@ 0x80
 8004a02:	0389      	lsls	r1, r1, #14
 8004a04:	430a      	orrs	r2, r1
 8004a06:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a08:	4b06      	ldr	r3, [pc, #24]	@ (8004a24 <HAL_I2C_MspInit+0xbc>)
 8004a0a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a0c:	2380      	movs	r3, #128	@ 0x80
 8004a0e:	039b      	lsls	r3, r3, #14
 8004a10:	4013      	ands	r3, r2
 8004a12:	60bb      	str	r3, [r7, #8]
 8004a14:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8004a16:	46c0      	nop			@ (mov r8, r8)
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	b01b      	add	sp, #108	@ 0x6c
 8004a1c:	bd90      	pop	{r4, r7, pc}
 8004a1e:	46c0      	nop			@ (mov r8, r8)
 8004a20:	40005400 	.word	0x40005400
 8004a24:	40021000 	.word	0x40021000
 8004a28:	50000400 	.word	0x50000400

08004a2c <HAL_LPTIM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspInit(LPTIM_HandleTypeDef* hlptim)
{
 8004a2c:	b590      	push	{r4, r7, lr}
 8004a2e:	b095      	sub	sp, #84	@ 0x54
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004a34:	240c      	movs	r4, #12
 8004a36:	193b      	adds	r3, r7, r4
 8004a38:	0018      	movs	r0, r3
 8004a3a:	2344      	movs	r3, #68	@ 0x44
 8004a3c:	001a      	movs	r2, r3
 8004a3e:	2100      	movs	r1, #0
 8004a40:	f01d fd18 	bl	8022474 <memset>
  if(hlptim->Instance==LPTIM2)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	4a16      	ldr	r2, [pc, #88]	@ (8004aa4 <HAL_LPTIM_MspInit+0x78>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d125      	bne.n	8004a9a <HAL_LPTIM_MspInit+0x6e>

    /* USER CODE END LPTIM2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPTIM2;
 8004a4e:	193b      	adds	r3, r7, r4
 8004a50:	2280      	movs	r2, #128	@ 0x80
 8004a52:	0052      	lsls	r2, r2, #1
 8004a54:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Lptim2ClockSelection = RCC_LPTIM2CLKSOURCE_HSI;
 8004a56:	193b      	adds	r3, r7, r4
 8004a58:	2280      	movs	r2, #128	@ 0x80
 8004a5a:	0392      	lsls	r2, r2, #14
 8004a5c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004a5e:	193b      	adds	r3, r7, r4
 8004a60:	0018      	movs	r0, r3
 8004a62:	f011 fa81 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 8004a66:	1e03      	subs	r3, r0, #0
 8004a68:	d001      	beq.n	8004a6e <HAL_LPTIM_MspInit+0x42>
    {
      Error_Handler();
 8004a6a:	f7ff fec9 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPTIM2_CLK_ENABLE();
 8004a6e:	4b0e      	ldr	r3, [pc, #56]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a70:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a72:	4b0d      	ldr	r3, [pc, #52]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a74:	2180      	movs	r1, #128	@ 0x80
 8004a76:	05c9      	lsls	r1, r1, #23
 8004a78:	430a      	orrs	r2, r1
 8004a7a:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004aa8 <HAL_LPTIM_MspInit+0x7c>)
 8004a7e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004a80:	2380      	movs	r3, #128	@ 0x80
 8004a82:	05db      	lsls	r3, r3, #23
 8004a84:	4013      	ands	r3, r2
 8004a86:	60bb      	str	r3, [r7, #8]
 8004a88:	68bb      	ldr	r3, [r7, #8]
    /* LPTIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_LPTIM2_IRQn, 0, 0);
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	2100      	movs	r1, #0
 8004a8e:	2012      	movs	r0, #18
 8004a90:	f00b fc00 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_LPTIM2_IRQn);
 8004a94:	2012      	movs	r0, #18
 8004a96:	f00b fc12 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPTIM2_MspInit 1 */

  }

}
 8004a9a:	46c0      	nop			@ (mov r8, r8)
 8004a9c:	46bd      	mov	sp, r7
 8004a9e:	b015      	add	sp, #84	@ 0x54
 8004aa0:	bd90      	pop	{r4, r7, pc}
 8004aa2:	46c0      	nop			@ (mov r8, r8)
 8004aa4:	40009400 	.word	0x40009400
 8004aa8:	40021000 	.word	0x40021000

08004aac <HAL_LPTIM_MspPostInit>:

void HAL_LPTIM_MspPostInit(LPTIM_HandleTypeDef* hlptim)
{
 8004aac:	b590      	push	{r4, r7, lr}
 8004aae:	b089      	sub	sp, #36	@ 0x24
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ab4:	240c      	movs	r4, #12
 8004ab6:	193b      	adds	r3, r7, r4
 8004ab8:	0018      	movs	r0, r3
 8004aba:	2314      	movs	r3, #20
 8004abc:	001a      	movs	r2, r3
 8004abe:	2100      	movs	r1, #0
 8004ac0:	f01d fcd8 	bl	8022474 <memset>
  if(hlptim->Instance==LPTIM2)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a14      	ldr	r2, [pc, #80]	@ (8004b1c <HAL_LPTIM_MspPostInit+0x70>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d122      	bne.n	8004b14 <HAL_LPTIM_MspPostInit+0x68>
  {
    /* USER CODE BEGIN LPTIM2_MspPostInit 0 */

    /* USER CODE END LPTIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004ace:	4b14      	ldr	r3, [pc, #80]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004ad0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ad2:	4b13      	ldr	r3, [pc, #76]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004ad4:	2101      	movs	r1, #1
 8004ad6:	430a      	orrs	r2, r1
 8004ad8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ada:	4b11      	ldr	r3, [pc, #68]	@ (8004b20 <HAL_LPTIM_MspPostInit+0x74>)
 8004adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ade:	2201      	movs	r2, #1
 8004ae0:	4013      	ands	r3, r2
 8004ae2:	60bb      	str	r3, [r7, #8]
 8004ae4:	68bb      	ldr	r3, [r7, #8]
    /**LPTIM2 GPIO Configuration
    PA4     ------> LPTIM2_CH1
    */
    GPIO_InitStruct.Pin = BUZZ_Pin;
 8004ae6:	0021      	movs	r1, r4
 8004ae8:	187b      	adds	r3, r7, r1
 8004aea:	2210      	movs	r2, #16
 8004aec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004aee:	187b      	adds	r3, r7, r1
 8004af0:	2202      	movs	r2, #2
 8004af2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004af4:	187b      	adds	r3, r7, r1
 8004af6:	2200      	movs	r2, #0
 8004af8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004afa:	187b      	adds	r3, r7, r1
 8004afc:	2200      	movs	r2, #0
 8004afe:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_LPTIM2;
 8004b00:	187b      	adds	r3, r7, r1
 8004b02:	220e      	movs	r2, #14
 8004b04:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(BUZZ_GPIO_Port, &GPIO_InitStruct);
 8004b06:	187a      	adds	r2, r7, r1
 8004b08:	23a0      	movs	r3, #160	@ 0xa0
 8004b0a:	05db      	lsls	r3, r3, #23
 8004b0c:	0011      	movs	r1, r2
 8004b0e:	0018      	movs	r0, r3
 8004b10:	f00c f900 	bl	8010d14 <HAL_GPIO_Init>
    /* USER CODE BEGIN LPTIM2_MspPostInit 1 */

    /* USER CODE END LPTIM2_MspPostInit 1 */
  }

}
 8004b14:	46c0      	nop			@ (mov r8, r8)
 8004b16:	46bd      	mov	sp, r7
 8004b18:	b009      	add	sp, #36	@ 0x24
 8004b1a:	bd90      	pop	{r4, r7, pc}
 8004b1c:	40009400 	.word	0x40009400
 8004b20:	40021000 	.word	0x40021000

08004b24 <HAL_LPTIM_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hlptim: LPTIM handle pointer
  * @retval None
  */
void HAL_LPTIM_MspDeInit(LPTIM_HandleTypeDef* hlptim)
{
 8004b24:	b580      	push	{r7, lr}
 8004b26:	b082      	sub	sp, #8
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	6078      	str	r0, [r7, #4]
  if(hlptim->Instance==LPTIM2)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	4a07      	ldr	r2, [pc, #28]	@ (8004b50 <HAL_LPTIM_MspDeInit+0x2c>)
 8004b32:	4293      	cmp	r3, r2
 8004b34:	d108      	bne.n	8004b48 <HAL_LPTIM_MspDeInit+0x24>
  {
    /* USER CODE BEGIN LPTIM2_MspDeInit 0 */

    /* USER CODE END LPTIM2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_LPTIM2_CLK_DISABLE();
 8004b36:	4b07      	ldr	r3, [pc, #28]	@ (8004b54 <HAL_LPTIM_MspDeInit+0x30>)
 8004b38:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004b3a:	4b06      	ldr	r3, [pc, #24]	@ (8004b54 <HAL_LPTIM_MspDeInit+0x30>)
 8004b3c:	4906      	ldr	r1, [pc, #24]	@ (8004b58 <HAL_LPTIM_MspDeInit+0x34>)
 8004b3e:	400a      	ands	r2, r1
 8004b40:	659a      	str	r2, [r3, #88]	@ 0x58

    /* LPTIM2 interrupt DeInit */
    HAL_NVIC_DisableIRQ(TIM7_LPTIM2_IRQn);
 8004b42:	2012      	movs	r0, #18
 8004b44:	f00b fbcb 	bl	80102de <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN LPTIM2_MspDeInit 1 */

    /* USER CODE END LPTIM2_MspDeInit 1 */
  }

}
 8004b48:	46c0      	nop			@ (mov r8, r8)
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	b002      	add	sp, #8
 8004b4e:	bd80      	pop	{r7, pc}
 8004b50:	40009400 	.word	0x40009400
 8004b54:	40021000 	.word	0x40021000
 8004b58:	bfffffff 	.word	0xbfffffff

08004b5c <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8004b5c:	b590      	push	{r4, r7, lr}
 8004b5e:	b095      	sub	sp, #84	@ 0x54
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b64:	240c      	movs	r4, #12
 8004b66:	193b      	adds	r3, r7, r4
 8004b68:	0018      	movs	r0, r3
 8004b6a:	2344      	movs	r3, #68	@ 0x44
 8004b6c:	001a      	movs	r2, r3
 8004b6e:	2100      	movs	r1, #0
 8004b70:	f01d fc80 	bl	8022474 <memset>
  if(hrng->Instance==RNG)
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	4a12      	ldr	r2, [pc, #72]	@ (8004bc4 <HAL_RNG_MspInit+0x68>)
 8004b7a:	4293      	cmp	r3, r2
 8004b7c:	d11d      	bne.n	8004bba <HAL_RNG_MspInit+0x5e>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8004b7e:	193b      	adds	r3, r7, r4
 8004b80:	2280      	movs	r2, #128	@ 0x80
 8004b82:	0192      	lsls	r2, r2, #6
 8004b84:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_MSI;
 8004b86:	193b      	adds	r3, r7, r4
 8004b88:	2280      	movs	r2, #128	@ 0x80
 8004b8a:	04d2      	lsls	r2, r2, #19
 8004b8c:	639a      	str	r2, [r3, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b8e:	193b      	adds	r3, r7, r4
 8004b90:	0018      	movs	r0, r3
 8004b92:	f011 f9e9 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 8004b96:	1e03      	subs	r3, r0, #0
 8004b98:	d001      	beq.n	8004b9e <HAL_RNG_MspInit+0x42>
    {
      Error_Handler();
 8004b9a:	f7ff fe31 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 8004b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004ba0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ba2:	4b09      	ldr	r3, [pc, #36]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004ba4:	2180      	movs	r1, #128	@ 0x80
 8004ba6:	02c9      	lsls	r1, r1, #11
 8004ba8:	430a      	orrs	r2, r1
 8004baa:	649a      	str	r2, [r3, #72]	@ 0x48
 8004bac:	4b06      	ldr	r3, [pc, #24]	@ (8004bc8 <HAL_RNG_MspInit+0x6c>)
 8004bae:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004bb0:	2380      	movs	r3, #128	@ 0x80
 8004bb2:	02db      	lsls	r3, r3, #11
 8004bb4:	4013      	ands	r3, r2
 8004bb6:	60bb      	str	r3, [r7, #8]
 8004bb8:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8004bba:	46c0      	nop			@ (mov r8, r8)
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	b015      	add	sp, #84	@ 0x54
 8004bc0:	bd90      	pop	{r4, r7, pc}
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	40025000 	.word	0x40025000
 8004bc8:	40021000 	.word	0x40021000

08004bcc <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004bcc:	b590      	push	{r4, r7, lr}
 8004bce:	b095      	sub	sp, #84	@ 0x54
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004bd4:	240c      	movs	r4, #12
 8004bd6:	193b      	adds	r3, r7, r4
 8004bd8:	0018      	movs	r0, r3
 8004bda:	2344      	movs	r3, #68	@ 0x44
 8004bdc:	001a      	movs	r2, r3
 8004bde:	2100      	movs	r1, #0
 8004be0:	f01d fc48 	bl	8022474 <memset>
  if(hrtc->Instance==RTC)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a1a      	ldr	r2, [pc, #104]	@ (8004c54 <HAL_RTC_MspInit+0x88>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d12e      	bne.n	8004c4c <HAL_RTC_MspInit+0x80>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004bee:	193b      	adds	r3, r7, r4
 8004bf0:	2280      	movs	r2, #128	@ 0x80
 8004bf2:	0212      	lsls	r2, r2, #8
 8004bf4:	601a      	str	r2, [r3, #0]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8004bf6:	193b      	adds	r3, r7, r4
 8004bf8:	2280      	movs	r2, #128	@ 0x80
 8004bfa:	0052      	lsls	r2, r2, #1
 8004bfc:	641a      	str	r2, [r3, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004bfe:	193b      	adds	r3, r7, r4
 8004c00:	0018      	movs	r0, r3
 8004c02:	f011 f9b1 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 8004c06:	1e03      	subs	r3, r0, #0
 8004c08:	d001      	beq.n	8004c0e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004c0a:	f7ff fdf9 	bl	8004800 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004c0e:	4a12      	ldr	r2, [pc, #72]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c10:	2390      	movs	r3, #144	@ 0x90
 8004c12:	58d3      	ldr	r3, [r2, r3]
 8004c14:	4910      	ldr	r1, [pc, #64]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c16:	2280      	movs	r2, #128	@ 0x80
 8004c18:	0212      	lsls	r2, r2, #8
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	2290      	movs	r2, #144	@ 0x90
 8004c1e:	508b      	str	r3, [r1, r2]
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8004c20:	4b0d      	ldr	r3, [pc, #52]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c22:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c24:	4b0c      	ldr	r3, [pc, #48]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c26:	2180      	movs	r1, #128	@ 0x80
 8004c28:	00c9      	lsls	r1, r1, #3
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8004c58 <HAL_RTC_MspInit+0x8c>)
 8004c30:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004c32:	2380      	movs	r3, #128	@ 0x80
 8004c34:	00db      	lsls	r3, r3, #3
 8004c36:	4013      	ands	r3, r2
 8004c38:	60bb      	str	r3, [r7, #8]
 8004c3a:	68bb      	ldr	r3, [r7, #8]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_TAMP_IRQn, 0, 0);
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	2100      	movs	r1, #0
 8004c40:	2002      	movs	r0, #2
 8004c42:	f00b fb27 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_TAMP_IRQn);
 8004c46:	2002      	movs	r0, #2
 8004c48:	f00b fb39 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END RTC_MspInit 1 */

  }

}
 8004c4c:	46c0      	nop			@ (mov r8, r8)
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	b015      	add	sp, #84	@ 0x54
 8004c52:	bd90      	pop	{r4, r7, pc}
 8004c54:	40002800 	.word	0x40002800
 8004c58:	40021000 	.word	0x40021000

08004c5c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004c5c:	b590      	push	{r4, r7, lr}
 8004c5e:	b08b      	sub	sp, #44	@ 0x2c
 8004c60:	af00      	add	r7, sp, #0
 8004c62:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004c64:	2414      	movs	r4, #20
 8004c66:	193b      	adds	r3, r7, r4
 8004c68:	0018      	movs	r0, r3
 8004c6a:	2314      	movs	r3, #20
 8004c6c:	001a      	movs	r2, r3
 8004c6e:	2100      	movs	r1, #0
 8004c70:	f01d fc00 	bl	8022474 <memset>
  if(hspi->Instance==SPI1)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	4a40      	ldr	r2, [pc, #256]	@ (8004d7c <HAL_SPI_MspInit+0x120>)
 8004c7a:	4293      	cmp	r3, r2
 8004c7c:	d17a      	bne.n	8004d74 <HAL_SPI_MspInit+0x118>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004c7e:	4b40      	ldr	r3, [pc, #256]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c80:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c82:	4b3f      	ldr	r3, [pc, #252]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c84:	2180      	movs	r1, #128	@ 0x80
 8004c86:	0149      	lsls	r1, r1, #5
 8004c88:	430a      	orrs	r2, r1
 8004c8a:	661a      	str	r2, [r3, #96]	@ 0x60
 8004c8c:	4b3c      	ldr	r3, [pc, #240]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c8e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c90:	2380      	movs	r3, #128	@ 0x80
 8004c92:	015b      	lsls	r3, r3, #5
 8004c94:	4013      	ands	r3, r2
 8004c96:	613b      	str	r3, [r7, #16]
 8004c98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004c9a:	4b39      	ldr	r3, [pc, #228]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004c9c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004c9e:	4b38      	ldr	r3, [pc, #224]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004ca0:	2101      	movs	r1, #1
 8004ca2:	430a      	orrs	r2, r1
 8004ca4:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ca6:	4b36      	ldr	r3, [pc, #216]	@ (8004d80 <HAL_SPI_MspInit+0x124>)
 8004ca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004caa:	2201      	movs	r2, #1
 8004cac:	4013      	ands	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
 8004cb0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004cb2:	193b      	adds	r3, r7, r4
 8004cb4:	2220      	movs	r2, #32
 8004cb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cb8:	193b      	adds	r3, r7, r4
 8004cba:	2202      	movs	r2, #2
 8004cbc:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cbe:	193b      	adds	r3, r7, r4
 8004cc0:	2200      	movs	r2, #0
 8004cc2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cc4:	193b      	adds	r3, r7, r4
 8004cc6:	2202      	movs	r2, #2
 8004cc8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cca:	193b      	adds	r3, r7, r4
 8004ccc:	2205      	movs	r2, #5
 8004cce:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cd0:	193a      	adds	r2, r7, r4
 8004cd2:	23a0      	movs	r3, #160	@ 0xa0
 8004cd4:	05db      	lsls	r3, r3, #23
 8004cd6:	0011      	movs	r1, r2
 8004cd8:	0018      	movs	r0, r3
 8004cda:	f00c f81b 	bl	8010d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004cde:	0021      	movs	r1, r4
 8004ce0:	187b      	adds	r3, r7, r1
 8004ce2:	2240      	movs	r2, #64	@ 0x40
 8004ce4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce6:	187b      	adds	r3, r7, r1
 8004ce8:	2202      	movs	r2, #2
 8004cea:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8004cec:	187b      	adds	r3, r7, r1
 8004cee:	2202      	movs	r2, #2
 8004cf0:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004cf2:	187b      	adds	r3, r7, r1
 8004cf4:	2202      	movs	r2, #2
 8004cf6:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004cf8:	187b      	adds	r3, r7, r1
 8004cfa:	2205      	movs	r2, #5
 8004cfc:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004cfe:	187a      	adds	r2, r7, r1
 8004d00:	23a0      	movs	r3, #160	@ 0xa0
 8004d02:	05db      	lsls	r3, r3, #23
 8004d04:	0011      	movs	r1, r2
 8004d06:	0018      	movs	r0, r3
 8004d08:	f00c f804 	bl	8010d14 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA1_Channel1;
 8004d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004d88 <HAL_SPI_MspInit+0x12c>)
 8004d10:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Request = DMA_REQUEST_SPI1_RX;
 8004d12:	4b1c      	ldr	r3, [pc, #112]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d14:	2224      	movs	r2, #36	@ 0x24
 8004d16:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d18:	4b1a      	ldr	r3, [pc, #104]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d1a:	2200      	movs	r2, #0
 8004d1c:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d1e:	4b19      	ldr	r3, [pc, #100]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004d24:	4b17      	ldr	r3, [pc, #92]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d26:	2280      	movs	r2, #128	@ 0x80
 8004d28:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004d2a:	4b16      	ldr	r3, [pc, #88]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d2c:	2280      	movs	r2, #128	@ 0x80
 8004d2e:	0052      	lsls	r2, r2, #1
 8004d30:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004d32:	4b14      	ldr	r3, [pc, #80]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d34:	2280      	movs	r2, #128	@ 0x80
 8004d36:	00d2      	lsls	r2, r2, #3
 8004d38:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8004d3a:	4b12      	ldr	r3, [pc, #72]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004d40:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d42:	2280      	movs	r2, #128	@ 0x80
 8004d44:	0152      	lsls	r2, r2, #5
 8004d46:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8004d48:	4b0e      	ldr	r3, [pc, #56]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d4a:	0018      	movs	r0, r3
 8004d4c:	f00b fae4 	bl	8010318 <HAL_DMA_Init>
 8004d50:	1e03      	subs	r3, r0, #0
 8004d52:	d001      	beq.n	8004d58 <HAL_SPI_MspInit+0xfc>
    {
      Error_Handler();
 8004d54:	f7ff fd54 	bl	8004800 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d5c:	659a      	str	r2, [r3, #88]	@ 0x58
 8004d5e:	4b09      	ldr	r3, [pc, #36]	@ (8004d84 <HAL_SPI_MspInit+0x128>)
 8004d60:	687a      	ldr	r2, [r7, #4]
 8004d62:	629a      	str	r2, [r3, #40]	@ 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004d64:	2200      	movs	r2, #0
 8004d66:	2100      	movs	r1, #0
 8004d68:	2019      	movs	r0, #25
 8004d6a:	f00b fa93 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004d6e:	2019      	movs	r0, #25
 8004d70:	f00b faa5 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8004d74:	46c0      	nop			@ (mov r8, r8)
 8004d76:	46bd      	mov	sp, r7
 8004d78:	b00b      	add	sp, #44	@ 0x2c
 8004d7a:	bd90      	pop	{r4, r7, pc}
 8004d7c:	40013000 	.word	0x40013000
 8004d80:	40021000 	.word	0x40021000
 8004d84:	200004ac 	.word	0x200004ac
 8004d88:	40020008 	.word	0x40020008

08004d8c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	2380      	movs	r3, #128	@ 0x80
 8004d9a:	05db      	lsls	r3, r3, #23
 8004d9c:	429a      	cmp	r2, r3
 8004d9e:	d13f      	bne.n	8004e20 <HAL_TIM_Base_MspInit+0x94>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004da0:	4b21      	ldr	r3, [pc, #132]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004da2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004da4:	4b20      	ldr	r3, [pc, #128]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004da6:	2101      	movs	r1, #1
 8004da8:	430a      	orrs	r2, r1
 8004daa:	659a      	str	r2, [r3, #88]	@ 0x58
 8004dac:	4b1e      	ldr	r3, [pc, #120]	@ (8004e28 <HAL_TIM_Base_MspInit+0x9c>)
 8004dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004db0:	2201      	movs	r2, #1
 8004db2:	4013      	ands	r3, r2
 8004db4:	60fb      	str	r3, [r7, #12]
 8004db6:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel2;
 8004db8:	4b1c      	ldr	r3, [pc, #112]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dba:	4a1d      	ldr	r2, [pc, #116]	@ (8004e30 <HAL_TIM_Base_MspInit+0xa4>)
 8004dbc:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Request = DMA_REQUEST_TIM2_CH1;
 8004dbe:	4b1b      	ldr	r3, [pc, #108]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dc0:	2230      	movs	r2, #48	@ 0x30
 8004dc2:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004dc4:	4b19      	ldr	r3, [pc, #100]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dc6:	2210      	movs	r2, #16
 8004dc8:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004dca:	4b18      	ldr	r3, [pc, #96]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dcc:	2200      	movs	r2, #0
 8004dce:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8004dd0:	4b16      	ldr	r3, [pc, #88]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dd2:	2280      	movs	r2, #128	@ 0x80
 8004dd4:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004dd6:	4b15      	ldr	r3, [pc, #84]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dd8:	2280      	movs	r2, #128	@ 0x80
 8004dda:	0092      	lsls	r2, r2, #2
 8004ddc:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004dde:	4b13      	ldr	r3, [pc, #76]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004de0:	2280      	movs	r2, #128	@ 0x80
 8004de2:	0112      	lsls	r2, r2, #4
 8004de4:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8004de6:	4b11      	ldr	r3, [pc, #68]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004de8:	2200      	movs	r2, #0
 8004dea:	61da      	str	r2, [r3, #28]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8004dec:	4b0f      	ldr	r3, [pc, #60]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004dee:	2280      	movs	r2, #128	@ 0x80
 8004df0:	0192      	lsls	r2, r2, #6
 8004df2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8004df4:	4b0d      	ldr	r3, [pc, #52]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004df6:	0018      	movs	r0, r3
 8004df8:	f00b fa8e 	bl	8010318 <HAL_DMA_Init>
 8004dfc:	1e03      	subs	r3, r0, #0
 8004dfe:	d001      	beq.n	8004e04 <HAL_TIM_Base_MspInit+0x78>
    {
      Error_Handler();
 8004e00:	f7ff fcfe 	bl	8004800 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	4a09      	ldr	r2, [pc, #36]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004e08:	625a      	str	r2, [r3, #36]	@ 0x24
 8004e0a:	4b08      	ldr	r3, [pc, #32]	@ (8004e2c <HAL_TIM_Base_MspInit+0xa0>)
 8004e0c:	687a      	ldr	r2, [r7, #4]
 8004e0e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004e10:	2200      	movs	r2, #0
 8004e12:	2100      	movs	r1, #0
 8004e14:	200f      	movs	r0, #15
 8004e16:	f00b fa3d 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004e1a:	200f      	movs	r0, #15
 8004e1c:	f00b fa4f 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8004e20:	46c0      	nop			@ (mov r8, r8)
 8004e22:	46bd      	mov	sp, r7
 8004e24:	b004      	add	sp, #16
 8004e26:	bd80      	pop	{r7, pc}
 8004e28:	40021000 	.word	0x40021000
 8004e2c:	20000558 	.word	0x20000558
 8004e30:	4002001c 	.word	0x4002001c

08004e34 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8004e34:	b590      	push	{r4, r7, lr}
 8004e36:	b095      	sub	sp, #84	@ 0x54
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e3c:	240c      	movs	r4, #12
 8004e3e:	193b      	adds	r3, r7, r4
 8004e40:	0018      	movs	r0, r3
 8004e42:	2344      	movs	r3, #68	@ 0x44
 8004e44:	001a      	movs	r2, r3
 8004e46:	2100      	movs	r1, #0
 8004e48:	f01d fb14 	bl	8022474 <memset>
  if(hpcd->Instance==USB_DRD_FS)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4a17      	ldr	r2, [pc, #92]	@ (8004eb0 <HAL_PCD_MspInit+0x7c>)
 8004e52:	4293      	cmp	r3, r2
 8004e54:	d127      	bne.n	8004ea6 <HAL_PCD_MspInit+0x72>

    /* USER CODE END USB_DRD_FS_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8004e56:	193b      	adds	r3, r7, r4
 8004e58:	2280      	movs	r2, #128	@ 0x80
 8004e5a:	0152      	lsls	r2, r2, #5
 8004e5c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8004e5e:	193b      	adds	r3, r7, r4
 8004e60:	22c0      	movs	r2, #192	@ 0xc0
 8004e62:	0512      	lsls	r2, r2, #20
 8004e64:	635a      	str	r2, [r3, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e66:	193b      	adds	r3, r7, r4
 8004e68:	0018      	movs	r0, r3
 8004e6a:	f011 f87d 	bl	8015f68 <HAL_RCCEx_PeriphCLKConfig>
 8004e6e:	1e03      	subs	r3, r0, #0
 8004e70:	d001      	beq.n	8004e76 <HAL_PCD_MspInit+0x42>
    {
      Error_Handler();
 8004e72:	f7ff fcc5 	bl	8004800 <Error_Handler>
    }

    /* Enable VDDUSB */
    HAL_PWREx_EnableVddUSB();
 8004e76:	f010 f9ad 	bl	80151d4 <HAL_PWREx_EnableVddUSB>
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8004e7a:	4b0e      	ldr	r3, [pc, #56]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e7c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e7e:	4b0d      	ldr	r3, [pc, #52]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e80:	2180      	movs	r1, #128	@ 0x80
 8004e82:	0189      	lsls	r1, r1, #6
 8004e84:	430a      	orrs	r2, r1
 8004e86:	659a      	str	r2, [r3, #88]	@ 0x58
 8004e88:	4b0a      	ldr	r3, [pc, #40]	@ (8004eb4 <HAL_PCD_MspInit+0x80>)
 8004e8a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e8c:	2380      	movs	r3, #128	@ 0x80
 8004e8e:	019b      	lsls	r3, r3, #6
 8004e90:	4013      	ands	r3, r2
 8004e92:	60bb      	str	r3, [r7, #8]
 8004e94:	68bb      	ldr	r3, [r7, #8]
    /* USB_DRD_FS interrupt Init */
    HAL_NVIC_SetPriority(USB_DRD_FS_IRQn, 0, 0);
 8004e96:	2200      	movs	r2, #0
 8004e98:	2100      	movs	r1, #0
 8004e9a:	2008      	movs	r0, #8
 8004e9c:	f00b f9fa 	bl	8010294 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_DRD_FS_IRQn);
 8004ea0:	2008      	movs	r0, #8
 8004ea2:	f00b fa0c 	bl	80102be <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_DRD_FS_MspInit 1 */

  }

}
 8004ea6:	46c0      	nop			@ (mov r8, r8)
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	b015      	add	sp, #84	@ 0x54
 8004eac:	bd90      	pop	{r4, r7, pc}
 8004eae:	46c0      	nop			@ (mov r8, r8)
 8004eb0:	40005c00 	.word	0x40005c00
 8004eb4:	40021000 	.word	0x40021000

08004eb8 <HAL_TIM_MspPostInit>:
* This function configures GPIO for TIM2 PWM output
* @param htim: TIM handle pointer
* @retval None
*/
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004eb8:	b590      	push	{r4, r7, lr}
 8004eba:	b089      	sub	sp, #36	@ 0x24
 8004ebc:	af00      	add	r7, sp, #0
 8004ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004ec0:	240c      	movs	r4, #12
 8004ec2:	193b      	adds	r3, r7, r4
 8004ec4:	0018      	movs	r0, r3
 8004ec6:	2314      	movs	r3, #20
 8004ec8:	001a      	movs	r2, r3
 8004eca:	2100      	movs	r1, #0
 8004ecc:	f01d fad2 	bl	8022474 <memset>
  if(htim->Instance==TIM2)
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	2380      	movs	r3, #128	@ 0x80
 8004ed6:	05db      	lsls	r3, r3, #23
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d123      	bne.n	8004f24 <HAL_TIM_MspPostInit+0x6c>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004edc:	4b13      	ldr	r3, [pc, #76]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004ede:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004ee0:	4b12      	ldr	r3, [pc, #72]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004ee2:	2101      	movs	r1, #1
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	64da      	str	r2, [r3, #76]	@ 0x4c
 8004ee8:	4b10      	ldr	r3, [pc, #64]	@ (8004f2c <HAL_TIM_MspPostInit+0x74>)
 8004eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eec:	2201      	movs	r2, #1
 8004eee:	4013      	ands	r3, r2
 8004ef0:	60bb      	str	r3, [r7, #8]
 8004ef2:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1 (CTL_LED for SK6812 digital LEDs)
    */
    GPIO_InitStruct.Pin = CTL_LED_Pin;
 8004ef4:	193b      	adds	r3, r7, r4
 8004ef6:	2280      	movs	r2, #128	@ 0x80
 8004ef8:	0212      	lsls	r2, r2, #8
 8004efa:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004efc:	0021      	movs	r1, r4
 8004efe:	187b      	adds	r3, r7, r1
 8004f00:	2202      	movs	r2, #2
 8004f02:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004f04:	187b      	adds	r3, r7, r1
 8004f06:	2200      	movs	r2, #0
 8004f08:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004f0a:	187b      	adds	r3, r7, r1
 8004f0c:	2203      	movs	r2, #3
 8004f0e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004f10:	187b      	adds	r3, r7, r1
 8004f12:	2201      	movs	r2, #1
 8004f14:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(CTL_LED_GPIO_Port, &GPIO_InitStruct);
 8004f16:	187a      	adds	r2, r7, r1
 8004f18:	23a0      	movs	r3, #160	@ 0xa0
 8004f1a:	05db      	lsls	r3, r3, #23
 8004f1c:	0011      	movs	r1, r2
 8004f1e:	0018      	movs	r0, r3
 8004f20:	f00b fef8 	bl	8010d14 <HAL_GPIO_Init>

    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }
}
 8004f24:	46c0      	nop			@ (mov r8, r8)
 8004f26:	46bd      	mov	sp, r7
 8004f28:	b009      	add	sp, #36	@ 0x24
 8004f2a:	bd90      	pop	{r4, r7, pc}
 8004f2c:	40021000 	.word	0x40021000

08004f30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f30:	b580      	push	{r7, lr}
 8004f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004f34:	46c0      	nop			@ (mov r8, r8)
 8004f36:	e7fd      	b.n	8004f34 <NMI_Handler+0x4>

08004f38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f3c:	46c0      	nop			@ (mov r8, r8)
 8004f3e:	e7fd      	b.n	8004f3c <HardFault_Handler+0x4>

08004f40 <SVC_Handler>:

/**
  * @brief This function handles System service call via SVC instruction.
  */
void SVC_Handler(void)
{
 8004f40:	b580      	push	{r7, lr}
 8004f42:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f44:	46c0      	nop			@ (mov r8, r8)
 8004f46:	46bd      	mov	sp, r7
 8004f48:	bd80      	pop	{r7, pc}

08004f4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f4a:	b580      	push	{r7, lr}
 8004f4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f4e:	46c0      	nop			@ (mov r8, r8)
 8004f50:	46bd      	mov	sp, r7
 8004f52:	bd80      	pop	{r7, pc}

08004f54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f54:	b580      	push	{r7, lr}
 8004f56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f58:	f009 fbfc 	bl	800e754 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f5c:	46c0      	nop			@ (mov r8, r8)
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}
	...

08004f64 <RTC_TAMP_IRQHandler>:

/**
  * @brief This function handles RTC and TAMP interrupts (combined EXTI lines 20 & 21).
  */
void RTC_TAMP_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_TAMP_IRQn 0 */

  /* USER CODE END RTC_TAMP_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8004f68:	4b03      	ldr	r3, [pc, #12]	@ (8004f78 <RTC_TAMP_IRQHandler+0x14>)
 8004f6a:	0018      	movs	r0, r3
 8004f6c:	f012 f838 	bl	8016fe0 <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_TAMP_IRQn 1 */

  /* USER CODE END RTC_TAMP_IRQn 1 */
}
 8004f70:	46c0      	nop			@ (mov r8, r8)
 8004f72:	46bd      	mov	sp, r7
 8004f74:	bd80      	pop	{r7, pc}
 8004f76:	46c0      	nop			@ (mov r8, r8)
 8004f78:	20000418 	.word	0x20000418

08004f7c <USB_DRD_FS_IRQHandler>:

/**
  * @brief This function handles USB FS global interrupt.
  */
void USB_DRD_FS_IRQHandler(void)
{
 8004f7c:	b580      	push	{r7, lr}
 8004f7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DRD_FS_IRQn 0 */

  /* USER CODE END USB_DRD_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_DRD_FS);
 8004f80:	4b03      	ldr	r3, [pc, #12]	@ (8004f90 <USB_DRD_FS_IRQHandler+0x14>)
 8004f82:	0018      	movs	r0, r3
 8004f84:	f00e fbde 	bl	8013744 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_DRD_FS_IRQn 1 */

  /* USER CODE END USB_DRD_FS_IRQn 1 */
}
 8004f88:	46c0      	nop			@ (mov r8, r8)
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	46c0      	nop			@ (mov r8, r8)
 8004f90:	200005b8 	.word	0x200005b8

08004f94 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8004f98:	4b03      	ldr	r3, [pc, #12]	@ (8004fa8 <DMA1_Channel1_IRQHandler+0x14>)
 8004f9a:	0018      	movs	r0, r3
 8004f9c:	f00b fbb6 	bl	801070c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004fa0:	46c0      	nop			@ (mov r8, r8)
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	46c0      	nop			@ (mov r8, r8)
 8004fa8:	200004ac 	.word	0x200004ac

08004fac <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8004fb0:	4b03      	ldr	r3, [pc, #12]	@ (8004fc0 <DMA1_Channel2_3_IRQHandler+0x14>)
 8004fb2:	0018      	movs	r0, r3
 8004fb4:	f00b fbaa 	bl	801070c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 8004fb8:	46c0      	nop			@ (mov r8, r8)
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	46c0      	nop			@ (mov r8, r8)
 8004fc0:	20000558 	.word	0x20000558

08004fc4 <ADC_COMP1_2_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 Interrupts (combined with EXTI 17 & 18).
  */
void ADC_COMP1_2_IRQHandler(void)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 0 */

  /* USER CODE END ADC_COMP1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004fc8:	4b03      	ldr	r3, [pc, #12]	@ (8004fd8 <ADC_COMP1_2_IRQHandler+0x14>)
 8004fca:	0018      	movs	r0, r3
 8004fcc:	f00a f91e 	bl	800f20c <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_COMP1_2_IRQn 1 */

  /* USER CODE END ADC_COMP1_2_IRQn 1 */
}
 8004fd0:	46c0      	nop			@ (mov r8, r8)
 8004fd2:	46bd      	mov	sp, r7
 8004fd4:	bd80      	pop	{r7, pc}
 8004fd6:	46c0      	nop			@ (mov r8, r8)
 8004fd8:	200002f4 	.word	0x200002f4

08004fdc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 Global Interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004fdc:	b580      	push	{r7, lr}
 8004fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004fe0:	4b03      	ldr	r3, [pc, #12]	@ (8004ff0 <TIM2_IRQHandler+0x14>)
 8004fe2:	0018      	movs	r0, r3
 8004fe4:	f013 fde8 	bl	8018bb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8004fe8:	46c0      	nop			@ (mov r8, r8)
 8004fea:	46bd      	mov	sp, r7
 8004fec:	bd80      	pop	{r7, pc}
 8004fee:	46c0      	nop			@ (mov r8, r8)
 8004ff0:	2000050c 	.word	0x2000050c

08004ff4 <TIM7_LPTIM2_IRQHandler>:

/**
  * @brief This function handles TIM7 and LPTIM2 global Interrupt (combined with EXTI 32).
  */
void TIM7_LPTIM2_IRQHandler(void)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 0 */

  /* USER CODE END TIM7_LPTIM2_IRQn 0 */
  HAL_LPTIM_IRQHandler(&hlptim2);
 8004ff8:	4b03      	ldr	r3, [pc, #12]	@ (8005008 <TIM7_LPTIM2_IRQHandler+0x14>)
 8004ffa:	0018      	movs	r0, r3
 8004ffc:	f00d fcb1 	bl	8012962 <HAL_LPTIM_IRQHandler>
  /* USER CODE BEGIN TIM7_LPTIM2_IRQn 1 */

  /* USER CODE END TIM7_LPTIM2_IRQn 1 */
}
 8005000:	46c0      	nop			@ (mov r8, r8)
 8005002:	46bd      	mov	sp, r7
 8005004:	bd80      	pop	{r7, pc}
 8005006:	46c0      	nop			@ (mov r8, r8)
 8005008:	200003ac 	.word	0x200003ac

0800500c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005010:	4b03      	ldr	r3, [pc, #12]	@ (8005020 <SPI1_IRQHandler+0x14>)
 8005012:	0018      	movs	r0, r3
 8005014:	f012 fd4c 	bl	8017ab0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8005018:	46c0      	nop			@ (mov r8, r8)
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	46c0      	nop			@ (mov r8, r8)
 8005020:	20000448 	.word	0x20000448

08005024 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	af00      	add	r7, sp, #0
  return 1;
 8005028:	2301      	movs	r3, #1
}
 800502a:	0018      	movs	r0, r3
 800502c:	46bd      	mov	sp, r7
 800502e:	bd80      	pop	{r7, pc}

08005030 <_kill>:

int _kill(int pid, int sig)
{
 8005030:	b580      	push	{r7, lr}
 8005032:	b082      	sub	sp, #8
 8005034:	af00      	add	r7, sp, #0
 8005036:	6078      	str	r0, [r7, #4]
 8005038:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800503a:	f01d fb1b 	bl	8022674 <__errno>
 800503e:	0003      	movs	r3, r0
 8005040:	2216      	movs	r2, #22
 8005042:	601a      	str	r2, [r3, #0]
  return -1;
 8005044:	2301      	movs	r3, #1
 8005046:	425b      	negs	r3, r3
}
 8005048:	0018      	movs	r0, r3
 800504a:	46bd      	mov	sp, r7
 800504c:	b002      	add	sp, #8
 800504e:	bd80      	pop	{r7, pc}

08005050 <_exit>:

void _exit (int status)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b082      	sub	sp, #8
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8005058:	2301      	movs	r3, #1
 800505a:	425a      	negs	r2, r3
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	0011      	movs	r1, r2
 8005060:	0018      	movs	r0, r3
 8005062:	f7ff ffe5 	bl	8005030 <_kill>
  while (1) {}    /* Make sure we hang here */
 8005066:	46c0      	nop			@ (mov r8, r8)
 8005068:	e7fd      	b.n	8005066 <_exit+0x16>

0800506a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800506a:	b580      	push	{r7, lr}
 800506c:	b086      	sub	sp, #24
 800506e:	af00      	add	r7, sp, #0
 8005070:	60f8      	str	r0, [r7, #12]
 8005072:	60b9      	str	r1, [r7, #8]
 8005074:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8005076:	2300      	movs	r3, #0
 8005078:	617b      	str	r3, [r7, #20]
 800507a:	e00a      	b.n	8005092 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800507c:	e000      	b.n	8005080 <_read+0x16>
 800507e:	bf00      	nop
 8005080:	0001      	movs	r1, r0
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	1c5a      	adds	r2, r3, #1
 8005086:	60ba      	str	r2, [r7, #8]
 8005088:	b2ca      	uxtb	r2, r1
 800508a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	3301      	adds	r3, #1
 8005090:	617b      	str	r3, [r7, #20]
 8005092:	697a      	ldr	r2, [r7, #20]
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	429a      	cmp	r2, r3
 8005098:	dbf0      	blt.n	800507c <_read+0x12>
  }

  return len;
 800509a:	687b      	ldr	r3, [r7, #4]
}
 800509c:	0018      	movs	r0, r3
 800509e:	46bd      	mov	sp, r7
 80050a0:	b006      	add	sp, #24
 80050a2:	bd80      	pop	{r7, pc}

080050a4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b086      	sub	sp, #24
 80050a8:	af00      	add	r7, sp, #0
 80050aa:	60f8      	str	r0, [r7, #12]
 80050ac:	60b9      	str	r1, [r7, #8]
 80050ae:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050b0:	2300      	movs	r3, #0
 80050b2:	617b      	str	r3, [r7, #20]
 80050b4:	e009      	b.n	80050ca <_write+0x26>
  {
    __io_putchar(*ptr++);
 80050b6:	68bb      	ldr	r3, [r7, #8]
 80050b8:	1c5a      	adds	r2, r3, #1
 80050ba:	60ba      	str	r2, [r7, #8]
 80050bc:	781b      	ldrb	r3, [r3, #0]
 80050be:	0018      	movs	r0, r3
 80050c0:	e000      	b.n	80050c4 <_write+0x20>
 80050c2:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c4:	697b      	ldr	r3, [r7, #20]
 80050c6:	3301      	adds	r3, #1
 80050c8:	617b      	str	r3, [r7, #20]
 80050ca:	697a      	ldr	r2, [r7, #20]
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	429a      	cmp	r2, r3
 80050d0:	dbf1      	blt.n	80050b6 <_write+0x12>
  }
  return len;
 80050d2:	687b      	ldr	r3, [r7, #4]
}
 80050d4:	0018      	movs	r0, r3
 80050d6:	46bd      	mov	sp, r7
 80050d8:	b006      	add	sp, #24
 80050da:	bd80      	pop	{r7, pc}

080050dc <_close>:

int _close(int file)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b082      	sub	sp, #8
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80050e4:	2301      	movs	r3, #1
 80050e6:	425b      	negs	r3, r3
}
 80050e8:	0018      	movs	r0, r3
 80050ea:	46bd      	mov	sp, r7
 80050ec:	b002      	add	sp, #8
 80050ee:	bd80      	pop	{r7, pc}

080050f0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b082      	sub	sp, #8
 80050f4:	af00      	add	r7, sp, #0
 80050f6:	6078      	str	r0, [r7, #4]
 80050f8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	2280      	movs	r2, #128	@ 0x80
 80050fe:	0192      	lsls	r2, r2, #6
 8005100:	605a      	str	r2, [r3, #4]
  return 0;
 8005102:	2300      	movs	r3, #0
}
 8005104:	0018      	movs	r0, r3
 8005106:	46bd      	mov	sp, r7
 8005108:	b002      	add	sp, #8
 800510a:	bd80      	pop	{r7, pc}

0800510c <_isatty>:

int _isatty(int file)
{
 800510c:	b580      	push	{r7, lr}
 800510e:	b082      	sub	sp, #8
 8005110:	af00      	add	r7, sp, #0
 8005112:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8005114:	2301      	movs	r3, #1
}
 8005116:	0018      	movs	r0, r3
 8005118:	46bd      	mov	sp, r7
 800511a:	b002      	add	sp, #8
 800511c:	bd80      	pop	{r7, pc}

0800511e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800511e:	b580      	push	{r7, lr}
 8005120:	b084      	sub	sp, #16
 8005122:	af00      	add	r7, sp, #0
 8005124:	60f8      	str	r0, [r7, #12]
 8005126:	60b9      	str	r1, [r7, #8]
 8005128:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800512a:	2300      	movs	r3, #0
}
 800512c:	0018      	movs	r0, r3
 800512e:	46bd      	mov	sp, r7
 8005130:	b004      	add	sp, #16
 8005132:	bd80      	pop	{r7, pc}

08005134 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005134:	b580      	push	{r7, lr}
 8005136:	b086      	sub	sp, #24
 8005138:	af00      	add	r7, sp, #0
 800513a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800513c:	4a14      	ldr	r2, [pc, #80]	@ (8005190 <_sbrk+0x5c>)
 800513e:	4b15      	ldr	r3, [pc, #84]	@ (8005194 <_sbrk+0x60>)
 8005140:	1ad3      	subs	r3, r2, r3
 8005142:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8005148:	4b13      	ldr	r3, [pc, #76]	@ (8005198 <_sbrk+0x64>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d102      	bne.n	8005156 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8005150:	4b11      	ldr	r3, [pc, #68]	@ (8005198 <_sbrk+0x64>)
 8005152:	4a12      	ldr	r2, [pc, #72]	@ (800519c <_sbrk+0x68>)
 8005154:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8005156:	4b10      	ldr	r3, [pc, #64]	@ (8005198 <_sbrk+0x64>)
 8005158:	681a      	ldr	r2, [r3, #0]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	18d3      	adds	r3, r2, r3
 800515e:	693a      	ldr	r2, [r7, #16]
 8005160:	429a      	cmp	r2, r3
 8005162:	d207      	bcs.n	8005174 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8005164:	f01d fa86 	bl	8022674 <__errno>
 8005168:	0003      	movs	r3, r0
 800516a:	220c      	movs	r2, #12
 800516c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800516e:	2301      	movs	r3, #1
 8005170:	425b      	negs	r3, r3
 8005172:	e009      	b.n	8005188 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8005174:	4b08      	ldr	r3, [pc, #32]	@ (8005198 <_sbrk+0x64>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800517a:	4b07      	ldr	r3, [pc, #28]	@ (8005198 <_sbrk+0x64>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	18d2      	adds	r2, r2, r3
 8005182:	4b05      	ldr	r3, [pc, #20]	@ (8005198 <_sbrk+0x64>)
 8005184:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8005186:	68fb      	ldr	r3, [r7, #12]
}
 8005188:	0018      	movs	r0, r3
 800518a:	46bd      	mov	sp, r7
 800518c:	b006      	add	sp, #24
 800518e:	bd80      	pop	{r7, pc}
 8005190:	2000a000 	.word	0x2000a000
 8005194:	00000400 	.word	0x00000400
 8005198:	20000894 	.word	0x20000894
 800519c:	20006998 	.word	0x20006998

080051a0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b082      	sub	sp, #8
 80051a4:	af00      	add	r7, sp, #0
#endif /* ENABLE_DBG_SWEN */
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80051a6:	4b12      	ldr	r3, [pc, #72]	@ (80051f0 <SystemInit+0x50>)
 80051a8:	2280      	movs	r2, #128	@ 0x80
 80051aa:	0512      	lsls	r2, r2, #20
 80051ac:	609a      	str	r2, [r3, #8]
#endif /* VECT_TAB_SRAM */

/* Software workaround added to keep Debug enabled after Boot_Lock activation and RDP=1  */
#ifdef ENABLE_DBG_SWEN
  tmp_seccr = FLASH->SECR;
 80051ae:	4a11      	ldr	r2, [pc, #68]	@ (80051f4 <SystemInit+0x54>)
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	58d3      	ldr	r3, [r2, r3]
 80051b4:	607b      	str	r3, [r7, #4]
  tmp_optr = FLASH->OPTR;
 80051b6:	4b0f      	ldr	r3, [pc, #60]	@ (80051f4 <SystemInit+0x54>)
 80051b8:	6a1b      	ldr	r3, [r3, #32]
 80051ba:	603b      	str	r3, [r7, #0]
  if (((tmp_seccr & FLASH_SECR_BOOT_LOCK) == FLASH_SECR_BOOT_LOCK)         \
 80051bc:	687a      	ldr	r2, [r7, #4]
 80051be:	2380      	movs	r3, #128	@ 0x80
 80051c0:	025b      	lsls	r3, r3, #9
 80051c2:	4013      	ands	r3, r2
 80051c4:	d010      	beq.n	80051e8 <SystemInit+0x48>
      && (((tmp_optr & FLASH_OPTR_RDP) != 0xCCU)                           \
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	22ff      	movs	r2, #255	@ 0xff
 80051ca:	4013      	ands	r3, r2
 80051cc:	2bcc      	cmp	r3, #204	@ 0xcc
 80051ce:	d00b      	beq.n	80051e8 <SystemInit+0x48>
      && ((tmp_optr & FLASH_OPTR_RDP) != 0xAAU)))
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	22ff      	movs	r2, #255	@ 0xff
 80051d4:	4013      	ands	r3, r2
 80051d6:	2baa      	cmp	r3, #170	@ 0xaa
 80051d8:	d006      	beq.n	80051e8 <SystemInit+0x48>
  {
    FLASH->ACR |= FLASH_ACR_DBG_SWEN;  /* Debug access software enabled to avoid the chip
 80051da:	4b06      	ldr	r3, [pc, #24]	@ (80051f4 <SystemInit+0x54>)
 80051dc:	681a      	ldr	r2, [r3, #0]
 80051de:	4b05      	ldr	r3, [pc, #20]	@ (80051f4 <SystemInit+0x54>)
 80051e0:	2180      	movs	r1, #128	@ 0x80
 80051e2:	02c9      	lsls	r1, r1, #11
 80051e4:	430a      	orrs	r2, r1
 80051e6:	601a      	str	r2, [r3, #0]
                                          to be locked when RDP=1 and Boot_Lock=1        */
  }
#endif /* ENABLE_DBG_SWEN */
}
 80051e8:	46c0      	nop			@ (mov r8, r8)
 80051ea:	46bd      	mov	sp, r7
 80051ec:	b002      	add	sp, #8
 80051ee:	bd80      	pop	{r7, pc}
 80051f0:	e000ed00 	.word	0xe000ed00
 80051f4:	40022000 	.word	0x40022000

080051f8 <dbg_led_blink>:

static char s_line[USB_CLI_LINE_MAX];
static uint32_t s_line_len;

static void dbg_led_blink(uint8_t times)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	0002      	movs	r2, r0
 8005200:	1dfb      	adds	r3, r7, #7
 8005202:	701a      	strb	r2, [r3, #0]
    /*
     * Visible error blink on HW: must be >= 100ms.
     * Keep it short so it doesn't disturb USB/CLI responsiveness too much.
     */
    const uint32_t on_ms  = 120;
 8005204:	2378      	movs	r3, #120	@ 0x78
 8005206:	613b      	str	r3, [r7, #16]
    const uint32_t off_ms = 120;
 8005208:	2378      	movs	r3, #120	@ 0x78
 800520a:	60fb      	str	r3, [r7, #12]

    if (times > 2) times = 2;
 800520c:	1dfb      	adds	r3, r7, #7
 800520e:	781b      	ldrb	r3, [r3, #0]
 8005210:	2b02      	cmp	r3, #2
 8005212:	d902      	bls.n	800521a <dbg_led_blink+0x22>
 8005214:	1dfb      	adds	r3, r7, #7
 8005216:	2202      	movs	r2, #2
 8005218:	701a      	strb	r2, [r3, #0]
    if (times == 0) return;
 800521a:	1dfb      	adds	r3, r7, #7
 800521c:	781b      	ldrb	r3, [r3, #0]
 800521e:	2b00      	cmp	r3, #0
 8005220:	d02a      	beq.n	8005278 <dbg_led_blink+0x80>

    for (uint8_t i = 0; i < times; i++)
 8005222:	2317      	movs	r3, #23
 8005224:	18fb      	adds	r3, r7, r3
 8005226:	2200      	movs	r2, #0
 8005228:	701a      	strb	r2, [r3, #0]
 800522a:	e01d      	b.n	8005268 <dbg_led_blink+0x70>
    {
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_SET);
 800522c:	2380      	movs	r3, #128	@ 0x80
 800522e:	0059      	lsls	r1, r3, #1
 8005230:	23a0      	movs	r3, #160	@ 0xa0
 8005232:	05db      	lsls	r3, r3, #23
 8005234:	2201      	movs	r2, #1
 8005236:	0018      	movs	r0, r3
 8005238:	f00b fefd 	bl	8011036 <HAL_GPIO_WritePin>
        HAL_Delay(on_ms);
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	0018      	movs	r0, r3
 8005240:	f009 faa4 	bl	800e78c <HAL_Delay>
        HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8005244:	2380      	movs	r3, #128	@ 0x80
 8005246:	0059      	lsls	r1, r3, #1
 8005248:	23a0      	movs	r3, #160	@ 0xa0
 800524a:	05db      	lsls	r3, r3, #23
 800524c:	2200      	movs	r2, #0
 800524e:	0018      	movs	r0, r3
 8005250:	f00b fef1 	bl	8011036 <HAL_GPIO_WritePin>
        HAL_Delay(off_ms);
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	0018      	movs	r0, r3
 8005258:	f009 fa98 	bl	800e78c <HAL_Delay>
    for (uint8_t i = 0; i < times; i++)
 800525c:	2117      	movs	r1, #23
 800525e:	187b      	adds	r3, r7, r1
 8005260:	781a      	ldrb	r2, [r3, #0]
 8005262:	187b      	adds	r3, r7, r1
 8005264:	3201      	adds	r2, #1
 8005266:	701a      	strb	r2, [r3, #0]
 8005268:	2317      	movs	r3, #23
 800526a:	18fa      	adds	r2, r7, r3
 800526c:	1dfb      	adds	r3, r7, #7
 800526e:	7812      	ldrb	r2, [r2, #0]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	429a      	cmp	r2, r3
 8005274:	d3da      	bcc.n	800522c <dbg_led_blink+0x34>
 8005276:	e000      	b.n	800527a <dbg_led_blink+0x82>
    if (times == 0) return;
 8005278:	46c0      	nop			@ (mov r8, r8)
    }
}
 800527a:	46bd      	mov	sp, r7
 800527c:	b006      	add	sp, #24
 800527e:	bd80      	pop	{r7, pc}

08005280 <cdc_write_str>:

void cdc_write_str(const char *s)
{
 8005280:	b580      	push	{r7, lr}
 8005282:	b084      	sub	sp, #16
 8005284:	af00      	add	r7, sp, #0
 8005286:	6078      	str	r0, [r7, #4]
    if (s == NULL) return;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2b00      	cmp	r3, #0
 800528c:	d00d      	beq.n	80052aa <cdc_write_str+0x2a>
    uint32_t sent = 0;
 800528e:	2300      	movs	r3, #0
 8005290:	60fb      	str	r3, [r7, #12]

    /* Non-blocking: if TX not ready (return=2) or not connected, just drop. */
    (void)USBD_CDC_ACM_Transmit((uint8_t*)s, (uint32_t)strlen(s), &sent);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	0018      	movs	r0, r3
 8005296:	f7fa ff41 	bl	800011c <strlen>
 800529a:	0001      	movs	r1, r0
 800529c:	230c      	movs	r3, #12
 800529e:	18fa      	adds	r2, r7, r3
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	0018      	movs	r0, r3
 80052a4:	f01a f97e 	bl	801f5a4 <USBD_CDC_ACM_Transmit>
 80052a8:	e000      	b.n	80052ac <cdc_write_str+0x2c>
    if (s == NULL) return;
 80052aa:	46c0      	nop			@ (mov r8, r8)
}
 80052ac:	46bd      	mov	sp, r7
 80052ae:	b004      	add	sp, #16
 80052b0:	bd80      	pop	{r7, pc}

080052b2 <cdc_writef>:

static void cdc_writef(const char *fmt, ...)
{
 80052b2:	b40f      	push	{r0, r1, r2, r3}
 80052b4:	b590      	push	{r4, r7, lr}
 80052b6:	b0b5      	sub	sp, #212	@ 0xd4
 80052b8:	af00      	add	r7, sp, #0
    char buf[200];
    va_list ap;
    va_start(ap, fmt);
 80052ba:	23dc      	movs	r3, #220	@ 0xdc
 80052bc:	2108      	movs	r1, #8
 80052be:	185b      	adds	r3, r3, r1
 80052c0:	19db      	adds	r3, r3, r7
 80052c2:	607b      	str	r3, [r7, #4]
    vsnprintf(buf, sizeof(buf), fmt, ap);
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	22d8      	movs	r2, #216	@ 0xd8
 80052c8:	1852      	adds	r2, r2, r1
 80052ca:	19d2      	adds	r2, r2, r7
 80052cc:	6812      	ldr	r2, [r2, #0]
 80052ce:	2408      	movs	r4, #8
 80052d0:	1938      	adds	r0, r7, r4
 80052d2:	21c8      	movs	r1, #200	@ 0xc8
 80052d4:	f01d f8c2 	bl	802245c <vsniprintf>
    va_end(ap);
    cdc_write_str(buf);
 80052d8:	193b      	adds	r3, r7, r4
 80052da:	0018      	movs	r0, r3
 80052dc:	f7ff ffd0 	bl	8005280 <cdc_write_str>
}
 80052e0:	46c0      	nop			@ (mov r8, r8)
 80052e2:	46bd      	mov	sp, r7
 80052e4:	b035      	add	sp, #212	@ 0xd4
 80052e6:	bc90      	pop	{r4, r7}
 80052e8:	bc08      	pop	{r3}
 80052ea:	b004      	add	sp, #16
 80052ec:	4718      	bx	r3

080052ee <cdc_echo_char>:

static void cdc_echo_char(char c)
{
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b084      	sub	sp, #16
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	0002      	movs	r2, r0
 80052f6:	1dfb      	adds	r3, r7, #7
 80052f8:	701a      	strb	r2, [r3, #0]
    uint32_t sent = 0;
 80052fa:	2300      	movs	r3, #0
 80052fc:	60fb      	str	r3, [r7, #12]
    (void)USBD_CDC_ACM_Transmit((uint8_t*)&c, 1, &sent);
 80052fe:	230c      	movs	r3, #12
 8005300:	18fa      	adds	r2, r7, r3
 8005302:	1dfb      	adds	r3, r7, #7
 8005304:	2101      	movs	r1, #1
 8005306:	0018      	movs	r0, r3
 8005308:	f01a f94c 	bl	801f5a4 <USBD_CDC_ACM_Transmit>
}
 800530c:	46c0      	nop			@ (mov r8, r8)
 800530e:	46bd      	mov	sp, r7
 8005310:	b004      	add	sp, #16
 8005312:	bd80      	pop	{r7, pc}

08005314 <cdc_prompt>:

static void cdc_prompt(void)
{
 8005314:	b580      	push	{r7, lr}
 8005316:	af00      	add	r7, sp, #0
    cdc_write_str("> ");
 8005318:	4b03      	ldr	r3, [pc, #12]	@ (8005328 <cdc_prompt+0x14>)
 800531a:	0018      	movs	r0, r3
 800531c:	f7ff ffb0 	bl	8005280 <cdc_write_str>
}
 8005320:	46c0      	nop			@ (mov r8, r8)
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
 8005326:	46c0      	nop			@ (mov r8, r8)
 8005328:	08025e50 	.word	0x08025e50

0800532c <service_pending_cmd>:

/* Pascal interpreter mode */
static uint8_t s_pascal_mode = 0;

static void service_pending_cmd(void)
{
 800532c:	b5b0      	push	{r4, r5, r7, lr}
 800532e:	b088      	sub	sp, #32
 8005330:	af02      	add	r7, sp, #8
    if (s_pending_cmd == PENDING_NONE)
 8005332:	4b2b      	ldr	r3, [pc, #172]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005334:	781b      	ldrb	r3, [r3, #0]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d04a      	beq.n	80053d0 <service_pending_cmd+0xa4>
        return;

    /* Wait for fresh measurement completion (non-blocking). */
    if (ANALOG_IsBusy() != 0U)
 800533a:	f006 febb 	bl	800c0b4 <ANALOG_IsBusy>
 800533e:	1e03      	subs	r3, r0, #0
 8005340:	d148      	bne.n	80053d4 <service_pending_cmd+0xa8>
        return;

    uint32_t now_id = ANALOG_GetUpdateId();
 8005342:	f007 f829 	bl	800c398 <ANALOG_GetUpdateId>
 8005346:	0003      	movs	r3, r0
 8005348:	617b      	str	r3, [r7, #20]
    if (now_id == s_pending_start_id)
 800534a:	4b26      	ldr	r3, [pc, #152]	@ (80053e4 <service_pending_cmd+0xb8>)
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	697a      	ldr	r2, [r7, #20]
 8005350:	429a      	cmp	r2, r3
 8005352:	d041      	beq.n	80053d8 <service_pending_cmd+0xac>
        return;

    if (s_pending_cmd == PENDING_BATTERY)
 8005354:	4b22      	ldr	r3, [pc, #136]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005356:	781b      	ldrb	r3, [r3, #0]
 8005358:	2b01      	cmp	r3, #1
 800535a:	d122      	bne.n	80053a2 <service_pending_cmd+0x76>
    {
        uint8_t ctl_cen = CHARGER_IsCharging();
 800535c:	250f      	movs	r5, #15
 800535e:	197c      	adds	r4, r7, r5
 8005360:	f007 fe74 	bl	800d04c <CHARGER_IsCharging>
 8005364:	0003      	movs	r3, r0
 8005366:	7023      	strb	r3, [r4, #0]
        float v_bat = ANALOG_GetBat();
 8005368:	f007 f82a 	bl	800c3c0 <ANALOG_GetBat>
 800536c:	1c03      	adds	r3, r0, #0
 800536e:	60bb      	str	r3, [r7, #8]
        uint8_t sta_chg = CHARGER_GetStatus();
 8005370:	1dfc      	adds	r4, r7, #7
 8005372:	f007 fe75 	bl	800d060 <CHARGER_GetStatus>
 8005376:	0003      	movs	r3, r0
 8005378:	7023      	strb	r3, [r4, #0]
        cdc_writef("%u %.3f %u\r\n", ctl_cen, (double)v_bat, sta_chg);
 800537a:	197b      	adds	r3, r7, r5
 800537c:	781c      	ldrb	r4, [r3, #0]
 800537e:	68b8      	ldr	r0, [r7, #8]
 8005380:	f7fe faf4 	bl	800396c <__aeabi_f2d>
 8005384:	0002      	movs	r2, r0
 8005386:	000b      	movs	r3, r1
 8005388:	1df9      	adds	r1, r7, #7
 800538a:	7809      	ldrb	r1, [r1, #0]
 800538c:	4816      	ldr	r0, [pc, #88]	@ (80053e8 <service_pending_cmd+0xbc>)
 800538e:	9100      	str	r1, [sp, #0]
 8005390:	0021      	movs	r1, r4
 8005392:	f7ff ff8e 	bl	80052b2 <cdc_writef>
        s_pending_cmd = PENDING_NONE;
 8005396:	4b12      	ldr	r3, [pc, #72]	@ (80053e0 <service_pending_cmd+0xb4>)
 8005398:	2200      	movs	r2, #0
 800539a:	701a      	strb	r2, [r3, #0]
        cdc_prompt();
 800539c:	f7ff ffba 	bl	8005314 <cdc_prompt>
        return;
 80053a0:	e01b      	b.n	80053da <service_pending_cmd+0xae>
    }

    if (s_pending_cmd == PENDING_LIGHT)
 80053a2:	4b0f      	ldr	r3, [pc, #60]	@ (80053e0 <service_pending_cmd+0xb4>)
 80053a4:	781b      	ldrb	r3, [r3, #0]
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d117      	bne.n	80053da <service_pending_cmd+0xae>
    {
        float lux = ANALOG_GetLight();
 80053aa:	f006 ffff 	bl	800c3ac <ANALOG_GetLight>
 80053ae:	1c03      	adds	r3, r0, #0
 80053b0:	613b      	str	r3, [r7, #16]
        cdc_writef("%.2f\r\n", (double)lux);
 80053b2:	6938      	ldr	r0, [r7, #16]
 80053b4:	f7fe fada 	bl	800396c <__aeabi_f2d>
 80053b8:	0002      	movs	r2, r0
 80053ba:	000b      	movs	r3, r1
 80053bc:	490b      	ldr	r1, [pc, #44]	@ (80053ec <service_pending_cmd+0xc0>)
 80053be:	0008      	movs	r0, r1
 80053c0:	f7ff ff77 	bl	80052b2 <cdc_writef>
        s_pending_cmd = PENDING_NONE;
 80053c4:	4b06      	ldr	r3, [pc, #24]	@ (80053e0 <service_pending_cmd+0xb4>)
 80053c6:	2200      	movs	r2, #0
 80053c8:	701a      	strb	r2, [r3, #0]
        cdc_prompt();
 80053ca:	f7ff ffa3 	bl	8005314 <cdc_prompt>
        return;
 80053ce:	e004      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d0:	46c0      	nop			@ (mov r8, r8)
 80053d2:	e002      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d4:	46c0      	nop			@ (mov r8, r8)
 80053d6:	e000      	b.n	80053da <service_pending_cmd+0xae>
        return;
 80053d8:	46c0      	nop			@ (mov r8, r8)
    }
}
 80053da:	46bd      	mov	sp, r7
 80053dc:	b006      	add	sp, #24
 80053de:	bdb0      	pop	{r4, r5, r7, pc}
 80053e0:	2000091c 	.word	0x2000091c
 80053e4:	20000920 	.word	0x20000920
 80053e8:	08025e54 	.word	0x08025e54
 80053ec:	08025e64 	.word	0x08025e64

080053f0 <print_help>:

static void print_help(void)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	af00      	add	r7, sp, #0
    cdc_write_str(
 80053f4:	4b03      	ldr	r3, [pc, #12]	@ (8005404 <print_help+0x14>)
 80053f6:	0018      	movs	r0, r3
 80053f8:	f7ff ff42 	bl	8005280 <cdc_write_str>
        "  BEEP 1000 50 0.5\r\n"
        "  RTC 25 12 24 08 30\r\n"
        "  ALARM 07 00 30\r\n"
        "  BATTERY RST\r\n"
        "\r\n");
}
 80053fc:	46c0      	nop			@ (mov r8, r8)
 80053fe:	46bd      	mov	sp, r7
 8005400:	bd80      	pop	{r7, pc}
 8005402:	46c0      	nop			@ (mov r8, r8)
 8005404:	08025e6c 	.word	0x08025e6c

08005408 <parse_u8>:

static int parse_u8(const char *s, uint16_t max, uint8_t *out)
{
 8005408:	b580      	push	{r7, lr}
 800540a:	b086      	sub	sp, #24
 800540c:	af00      	add	r7, sp, #0
 800540e:	60f8      	str	r0, [r7, #12]
 8005410:	607a      	str	r2, [r7, #4]
 8005412:	230a      	movs	r3, #10
 8005414:	18fb      	adds	r3, r7, r3
 8005416:	1c0a      	adds	r2, r1, #0
 8005418:	801a      	strh	r2, [r3, #0]
    if (!s || !out) return 0;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	2b00      	cmp	r3, #0
 800541e:	d002      	beq.n	8005426 <parse_u8+0x1e>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <parse_u8+0x22>
 8005426:	2300      	movs	r3, #0
 8005428:	e024      	b.n	8005474 <parse_u8+0x6c>
    char *endp = NULL;
 800542a:	2300      	movs	r3, #0
 800542c:	613b      	str	r3, [r7, #16]
    long v = strtol(s, &endp, 10);
 800542e:	2310      	movs	r3, #16
 8005430:	18f9      	adds	r1, r7, r3
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	220a      	movs	r2, #10
 8005436:	0018      	movs	r0, r3
 8005438:	f01b ff34 	bl	80212a4 <strtol>
 800543c:	0003      	movs	r3, r0
 800543e:	617b      	str	r3, [r7, #20]
    if (endp == s || *endp != '\0') return 0;
 8005440:	693b      	ldr	r3, [r7, #16]
 8005442:	68fa      	ldr	r2, [r7, #12]
 8005444:	429a      	cmp	r2, r3
 8005446:	d003      	beq.n	8005450 <parse_u8+0x48>
 8005448:	693b      	ldr	r3, [r7, #16]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d001      	beq.n	8005454 <parse_u8+0x4c>
 8005450:	2300      	movs	r3, #0
 8005452:	e00f      	b.n	8005474 <parse_u8+0x6c>
    if (v < 0 || v > (long)max) return 0;
 8005454:	697b      	ldr	r3, [r7, #20]
 8005456:	2b00      	cmp	r3, #0
 8005458:	db05      	blt.n	8005466 <parse_u8+0x5e>
 800545a:	230a      	movs	r3, #10
 800545c:	18fb      	adds	r3, r7, r3
 800545e:	881b      	ldrh	r3, [r3, #0]
 8005460:	697a      	ldr	r2, [r7, #20]
 8005462:	429a      	cmp	r2, r3
 8005464:	dd01      	ble.n	800546a <parse_u8+0x62>
 8005466:	2300      	movs	r3, #0
 8005468:	e004      	b.n	8005474 <parse_u8+0x6c>
    *out = (uint8_t)v;
 800546a:	697b      	ldr	r3, [r7, #20]
 800546c:	b2da      	uxtb	r2, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	701a      	strb	r2, [r3, #0]
    return 1;
 8005472:	2301      	movs	r3, #1
}
 8005474:	0018      	movs	r0, r3
 8005476:	46bd      	mov	sp, r7
 8005478:	b006      	add	sp, #24
 800547a:	bd80      	pop	{r7, pc}

0800547c <parse_f32>:

static int parse_f32(const char *s, float min_v, float max_v, float *out)
{
 800547c:	b580      	push	{r7, lr}
 800547e:	b086      	sub	sp, #24
 8005480:	af00      	add	r7, sp, #0
 8005482:	60f8      	str	r0, [r7, #12]
 8005484:	60b9      	str	r1, [r7, #8]
 8005486:	607a      	str	r2, [r7, #4]
 8005488:	603b      	str	r3, [r7, #0]
    if (!s || !out) return 0;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d002      	beq.n	8005496 <parse_f32+0x1a>
 8005490:	683b      	ldr	r3, [r7, #0]
 8005492:	2b00      	cmp	r3, #0
 8005494:	d101      	bne.n	800549a <parse_f32+0x1e>
 8005496:	2300      	movs	r3, #0
 8005498:	e026      	b.n	80054e8 <parse_f32+0x6c>
    char *endp = NULL;
 800549a:	2300      	movs	r3, #0
 800549c:	613b      	str	r3, [r7, #16]
    float v = strtof(s, &endp);
 800549e:	2310      	movs	r3, #16
 80054a0:	18fa      	adds	r2, r7, r3
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	0011      	movs	r1, r2
 80054a6:	0018      	movs	r0, r3
 80054a8:	f01b fe0e 	bl	80210c8 <strtof>
 80054ac:	1c03      	adds	r3, r0, #0
 80054ae:	617b      	str	r3, [r7, #20]
    if (endp == s || *endp != '\0') return 0;
 80054b0:	693b      	ldr	r3, [r7, #16]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d003      	beq.n	80054c0 <parse_f32+0x44>
 80054b8:	693b      	ldr	r3, [r7, #16]
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	2b00      	cmp	r3, #0
 80054be:	d001      	beq.n	80054c4 <parse_f32+0x48>
 80054c0:	2300      	movs	r3, #0
 80054c2:	e011      	b.n	80054e8 <parse_f32+0x6c>
    if (v < min_v || v > max_v) return 0;
 80054c4:	68b9      	ldr	r1, [r7, #8]
 80054c6:	6978      	ldr	r0, [r7, #20]
 80054c8:	f7fb f80a 	bl	80004e0 <__aeabi_fcmplt>
 80054cc:	1e03      	subs	r3, r0, #0
 80054ce:	d105      	bne.n	80054dc <parse_f32+0x60>
 80054d0:	6879      	ldr	r1, [r7, #4]
 80054d2:	6978      	ldr	r0, [r7, #20]
 80054d4:	f7fb f818 	bl	8000508 <__aeabi_fcmpgt>
 80054d8:	1e03      	subs	r3, r0, #0
 80054da:	d001      	beq.n	80054e0 <parse_f32+0x64>
 80054dc:	2300      	movs	r3, #0
 80054de:	e003      	b.n	80054e8 <parse_f32+0x6c>
    *out = v;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	697a      	ldr	r2, [r7, #20]
 80054e4:	601a      	str	r2, [r3, #0]
    return 1;
 80054e6:	2301      	movs	r3, #1
}
 80054e8:	0018      	movs	r0, r3
 80054ea:	46bd      	mov	sp, r7
 80054ec:	b006      	add	sp, #24
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <handle_line>:

static void handle_line(char *line)
{
 80054f0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80054f2:	b0e7      	sub	sp, #412	@ 0x19c
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	60f8      	str	r0, [r7, #12]
    while (*line == ' ' || *line == '\t') line++;
 80054f8:	e002      	b.n	8005500 <handle_line+0x10>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3301      	adds	r3, #1
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	781b      	ldrb	r3, [r3, #0]
 8005504:	2b20      	cmp	r3, #32
 8005506:	d0f8      	beq.n	80054fa <handle_line+0xa>
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	781b      	ldrb	r3, [r3, #0]
 800550c:	2b09      	cmp	r3, #9
 800550e:	d0f4      	beq.n	80054fa <handle_line+0xa>
    if (*line == '\0') return;
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <handle_line+0x2c>
 8005518:	f001 f89e 	bl	8006658 <handle_line+0x1168>

    /* normalize CRLF */
    size_t n = strlen(line);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	0018      	movs	r0, r3
 8005520:	f7fa fdfc 	bl	800011c <strlen>
 8005524:	0003      	movs	r3, r0
 8005526:	22be      	movs	r2, #190	@ 0xbe
 8005528:	0052      	lsls	r2, r2, #1
 800552a:	2108      	movs	r1, #8
 800552c:	1852      	adds	r2, r2, r1
 800552e:	19d2      	adds	r2, r2, r7
 8005530:	6013      	str	r3, [r2, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005532:	e011      	b.n	8005558 <handle_line+0x68>
        line[--n] = '\0';
 8005534:	22be      	movs	r2, #190	@ 0xbe
 8005536:	0052      	lsls	r2, r2, #1
 8005538:	2008      	movs	r0, #8
 800553a:	1813      	adds	r3, r2, r0
 800553c:	19db      	adds	r3, r3, r7
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	3b01      	subs	r3, #1
 8005542:	0011      	movs	r1, r2
 8005544:	1812      	adds	r2, r2, r0
 8005546:	19d2      	adds	r2, r2, r7
 8005548:	6013      	str	r3, [r2, #0]
 800554a:	68fa      	ldr	r2, [r7, #12]
 800554c:	180b      	adds	r3, r1, r0
 800554e:	19db      	adds	r3, r3, r7
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	18d3      	adds	r3, r2, r3
 8005554:	2200      	movs	r2, #0
 8005556:	701a      	strb	r2, [r3, #0]
    while (n && (line[n-1] == '\r' || line[n-1] == '\n'))
 8005558:	21be      	movs	r1, #190	@ 0xbe
 800555a:	0049      	lsls	r1, r1, #1
 800555c:	2008      	movs	r0, #8
 800555e:	180b      	adds	r3, r1, r0
 8005560:	19db      	adds	r3, r3, r7
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	2b00      	cmp	r3, #0
 8005566:	d011      	beq.n	800558c <handle_line+0x9c>
 8005568:	180b      	adds	r3, r1, r0
 800556a:	19db      	adds	r3, r3, r7
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3b01      	subs	r3, #1
 8005570:	68fa      	ldr	r2, [r7, #12]
 8005572:	18d3      	adds	r3, r2, r3
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b0d      	cmp	r3, #13
 8005578:	d0dc      	beq.n	8005534 <handle_line+0x44>
 800557a:	180b      	adds	r3, r1, r0
 800557c:	19db      	adds	r3, r3, r7
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	3b01      	subs	r3, #1
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	18d3      	adds	r3, r2, r3
 8005586:	781b      	ldrb	r3, [r3, #0]
 8005588:	2b0a      	cmp	r3, #10
 800558a:	d0d3      	beq.n	8005534 <handle_line+0x44>

    if (strcmp(line, "ledstatus") == 0)
 800558c:	4ad4      	ldr	r2, [pc, #848]	@ (80058e0 <handle_line+0x3f0>)
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	0011      	movs	r1, r2
 8005592:	0018      	movs	r0, r3
 8005594:	f7fa fdb8 	bl	8000108 <strcmp>
 8005598:	1e03      	subs	r3, r0, #0
 800559a:	d112      	bne.n	80055c2 <handle_line+0xd2>
    {
        char buf[80];
        led_hw_status(buf, sizeof(buf));
 800559c:	240c      	movs	r4, #12
 800559e:	2508      	movs	r5, #8
 80055a0:	1963      	adds	r3, r4, r5
 80055a2:	19db      	adds	r3, r3, r7
 80055a4:	2150      	movs	r1, #80	@ 0x50
 80055a6:	0018      	movs	r0, r3
 80055a8:	f007 fdb2 	bl	800d110 <led_hw_status>
        cdc_write_str(buf);
 80055ac:	1963      	adds	r3, r4, r5
 80055ae:	19db      	adds	r3, r3, r7
 80055b0:	0018      	movs	r0, r3
 80055b2:	f7ff fe65 	bl	8005280 <cdc_write_str>
        cdc_write_str("\r\n");
 80055b6:	4bcb      	ldr	r3, [pc, #812]	@ (80058e4 <handle_line+0x3f4>)
 80055b8:	0018      	movs	r0, r3
 80055ba:	f7ff fe61 	bl	8005280 <cdc_write_str>
 80055be:	f001 f84e 	bl	800665e <handle_line+0x116e>
        return;
    }

    if (strcmp(line, "help") == 0)
 80055c2:	4ac9      	ldr	r2, [pc, #804]	@ (80058e8 <handle_line+0x3f8>)
 80055c4:	68fb      	ldr	r3, [r7, #12]
 80055c6:	0011      	movs	r1, r2
 80055c8:	0018      	movs	r0, r3
 80055ca:	f7fa fd9d 	bl	8000108 <strcmp>
 80055ce:	1e03      	subs	r3, r0, #0
 80055d0:	d103      	bne.n	80055da <handle_line+0xea>
    {
        print_help();
 80055d2:	f7ff ff0d 	bl	80053f0 <print_help>
        return;
 80055d6:	f001 f842 	bl	800665e <handle_line+0x116e>
    }

    if (strcmp(line, "ping") == 0)
 80055da:	4ac4      	ldr	r2, [pc, #784]	@ (80058ec <handle_line+0x3fc>)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	0011      	movs	r1, r2
 80055e0:	0018      	movs	r0, r3
 80055e2:	f7fa fd91 	bl	8000108 <strcmp>
 80055e6:	1e03      	subs	r3, r0, #0
 80055e8:	d105      	bne.n	80055f6 <handle_line+0x106>
    {
        cdc_write_str("pong\r\n");
 80055ea:	4bc1      	ldr	r3, [pc, #772]	@ (80058f0 <handle_line+0x400>)
 80055ec:	0018      	movs	r0, r3
 80055ee:	f7ff fe47 	bl	8005280 <cdc_write_str>
        return;
 80055f2:	f001 f834 	bl	800665e <handle_line+0x116e>
    }

   ///////////////ovladanie digitalnych LED diod////////////////
    if (strcmp(line, "ledoff") == 0)
 80055f6:	4abf      	ldr	r2, [pc, #764]	@ (80058f4 <handle_line+0x404>)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	0011      	movs	r1, r2
 80055fc:	0018      	movs	r0, r3
 80055fe:	f7fa fd83 	bl	8000108 <strcmp>
 8005602:	1e03      	subs	r3, r0, #0
 8005604:	d10d      	bne.n	8005622 <handle_line+0x132>
    {
        led_set_all_RGBW(0, 0, 0, 0);
 8005606:	2300      	movs	r3, #0
 8005608:	2200      	movs	r2, #0
 800560a:	2100      	movs	r1, #0
 800560c:	2000      	movs	r0, #0
 800560e:	f007 fdf3 	bl	800d1f8 <led_set_all_RGBW>
        led_render();
 8005612:	f007 fe27 	bl	800d264 <led_render>
        cdc_write_str("OK ledoff\r\n");
 8005616:	4bb8      	ldr	r3, [pc, #736]	@ (80058f8 <handle_line+0x408>)
 8005618:	0018      	movs	r0, r3
 800561a:	f7ff fe31 	bl	8005280 <cdc_write_str>
        return;
 800561e:	f001 f81e 	bl	800665e <handle_line+0x116e>
    }

    /* ledon [r g b w] */
    if (strncmp(line, "ledon", 5) == 0)
 8005622:	49b6      	ldr	r1, [pc, #728]	@ (80058fc <handle_line+0x40c>)
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	2205      	movs	r2, #5
 8005628:	0018      	movs	r0, r3
 800562a:	f01c ff2b 	bl	8022484 <strncmp>
 800562e:	1e03      	subs	r3, r0, #0
 8005630:	d000      	beq.n	8005634 <handle_line+0x144>
 8005632:	e0b3      	b.n	800579c <handle_line+0x2ac>
    {
        /* default: ledon */
        if (strcmp(line, "ledon") == 0)
 8005634:	4ab1      	ldr	r2, [pc, #708]	@ (80058fc <handle_line+0x40c>)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	0011      	movs	r1, r2
 800563a:	0018      	movs	r0, r3
 800563c:	f7fa fd64 	bl	8000108 <strcmp>
 8005640:	1e03      	subs	r3, r0, #0
 8005642:	d10d      	bne.n	8005660 <handle_line+0x170>
        {
            led_set_all_RGBW(100, 100, 100, 100);
 8005644:	2364      	movs	r3, #100	@ 0x64
 8005646:	2264      	movs	r2, #100	@ 0x64
 8005648:	2164      	movs	r1, #100	@ 0x64
 800564a:	2064      	movs	r0, #100	@ 0x64
 800564c:	f007 fdd4 	bl	800d1f8 <led_set_all_RGBW>
            led_render();
 8005650:	f007 fe08 	bl	800d264 <led_render>
            cdc_write_str("OK ledon 100 100 100 100\r\n");
 8005654:	4baa      	ldr	r3, [pc, #680]	@ (8005900 <handle_line+0x410>)
 8005656:	0018      	movs	r0, r3
 8005658:	f7ff fe12 	bl	8005280 <cdc_write_str>
            return;
 800565c:	f000 ffff 	bl	800665e <handle_line+0x116e>
        }

        /* ledon <r> <g> <b> <w> */
        if (strncmp(line, "ledon ", 6) == 0)
 8005660:	49a8      	ldr	r1, [pc, #672]	@ (8005904 <handle_line+0x414>)
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	2206      	movs	r2, #6
 8005666:	0018      	movs	r0, r3
 8005668:	f01c ff0c 	bl	8022484 <strncmp>
 800566c:	1e03      	subs	r3, r0, #0
 800566e:	d000      	beq.n	8005672 <handle_line+0x182>
 8005670:	e08b      	b.n	800578a <handle_line+0x29a>
        {
            char *tok = strtok(line, " "); /* ledon */
 8005672:	4aa5      	ldr	r2, [pc, #660]	@ (8005908 <handle_line+0x418>)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	0011      	movs	r1, r2
 8005678:	0018      	movs	r0, r3
 800567a:	f01c ff33 	bl	80224e4 <strtok>
 800567e:	0003      	movs	r3, r0
 8005680:	2284      	movs	r2, #132	@ 0x84
 8005682:	0052      	lsls	r2, r2, #1
 8005684:	2508      	movs	r5, #8
 8005686:	1952      	adds	r2, r2, r5
 8005688:	19d2      	adds	r2, r2, r7
 800568a:	6013      	str	r3, [r2, #0]
            (void)tok;
            char *s_r = strtok(NULL, " ");
 800568c:	4b9e      	ldr	r3, [pc, #632]	@ (8005908 <handle_line+0x418>)
 800568e:	0019      	movs	r1, r3
 8005690:	2000      	movs	r0, #0
 8005692:	f01c ff27 	bl	80224e4 <strtok>
 8005696:	0003      	movs	r3, r0
 8005698:	2186      	movs	r1, #134	@ 0x86
 800569a:	0049      	lsls	r1, r1, #1
 800569c:	187a      	adds	r2, r7, r1
 800569e:	6013      	str	r3, [r2, #0]
            char *s_g = strtok(NULL, " ");
 80056a0:	4b99      	ldr	r3, [pc, #612]	@ (8005908 <handle_line+0x418>)
 80056a2:	0019      	movs	r1, r3
 80056a4:	2000      	movs	r0, #0
 80056a6:	f01c ff1d 	bl	80224e4 <strtok>
 80056aa:	0003      	movs	r3, r0
 80056ac:	2284      	movs	r2, #132	@ 0x84
 80056ae:	0052      	lsls	r2, r2, #1
 80056b0:	18ba      	adds	r2, r7, r2
 80056b2:	6013      	str	r3, [r2, #0]
            char *s_b = strtok(NULL, " ");
 80056b4:	4b94      	ldr	r3, [pc, #592]	@ (8005908 <handle_line+0x418>)
 80056b6:	0019      	movs	r1, r3
 80056b8:	2000      	movs	r0, #0
 80056ba:	f01c ff13 	bl	80224e4 <strtok>
 80056be:	0003      	movs	r3, r0
 80056c0:	24fc      	movs	r4, #252	@ 0xfc
 80056c2:	002e      	movs	r6, r5
 80056c4:	19a0      	adds	r0, r4, r6
 80056c6:	19c2      	adds	r2, r0, r7
 80056c8:	6013      	str	r3, [r2, #0]
            char *s_w = strtok(NULL, " ");
 80056ca:	4b8f      	ldr	r3, [pc, #572]	@ (8005908 <handle_line+0x418>)
 80056cc:	0019      	movs	r1, r3
 80056ce:	2000      	movs	r0, #0
 80056d0:	f01c ff08 	bl	80224e4 <strtok>
 80056d4:	0003      	movs	r3, r0
 80056d6:	25f8      	movs	r5, #248	@ 0xf8
 80056d8:	19a8      	adds	r0, r5, r6
 80056da:	19c2      	adds	r2, r0, r7
 80056dc:	6013      	str	r3, [r2, #0]

            uint8_t r, g, b, w;
            if (!parse_u8(s_r, 255, &r) ||
 80056de:	23f7      	movs	r3, #247	@ 0xf7
 80056e0:	1998      	adds	r0, r3, r6
 80056e2:	19c2      	adds	r2, r0, r7
 80056e4:	2186      	movs	r1, #134	@ 0x86
 80056e6:	0049      	lsls	r1, r1, #1
 80056e8:	187b      	adds	r3, r7, r1
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	21ff      	movs	r1, #255	@ 0xff
 80056ee:	0018      	movs	r0, r3
 80056f0:	f7ff fe8a 	bl	8005408 <parse_u8>
 80056f4:	1e03      	subs	r3, r0, #0
 80056f6:	d024      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_g, 255, &g) ||
 80056f8:	23f6      	movs	r3, #246	@ 0xf6
 80056fa:	1999      	adds	r1, r3, r6
 80056fc:	19ca      	adds	r2, r1, r7
 80056fe:	2384      	movs	r3, #132	@ 0x84
 8005700:	005b      	lsls	r3, r3, #1
 8005702:	18fb      	adds	r3, r7, r3
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	21ff      	movs	r1, #255	@ 0xff
 8005708:	0018      	movs	r0, r3
 800570a:	f7ff fe7d 	bl	8005408 <parse_u8>
 800570e:	1e03      	subs	r3, r0, #0
            if (!parse_u8(s_r, 255, &r) ||
 8005710:	d017      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_b, 255, &b) ||
 8005712:	23f5      	movs	r3, #245	@ 0xf5
 8005714:	199b      	adds	r3, r3, r6
 8005716:	19da      	adds	r2, r3, r7
 8005718:	19a3      	adds	r3, r4, r6
 800571a:	19db      	adds	r3, r3, r7
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	21ff      	movs	r1, #255	@ 0xff
 8005720:	0018      	movs	r0, r3
 8005722:	f7ff fe71 	bl	8005408 <parse_u8>
 8005726:	1e03      	subs	r3, r0, #0
                !parse_u8(s_g, 255, &g) ||
 8005728:	d00b      	beq.n	8005742 <handle_line+0x252>
                !parse_u8(s_w, 255, &w))
 800572a:	23f4      	movs	r3, #244	@ 0xf4
 800572c:	199b      	adds	r3, r3, r6
 800572e:	19da      	adds	r2, r3, r7
 8005730:	19ab      	adds	r3, r5, r6
 8005732:	19db      	adds	r3, r3, r7
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	21ff      	movs	r1, #255	@ 0xff
 8005738:	0018      	movs	r0, r3
 800573a:	f7ff fe65 	bl	8005408 <parse_u8>
 800573e:	1e03      	subs	r3, r0, #0
                !parse_u8(s_b, 255, &b) ||
 8005740:	d108      	bne.n	8005754 <handle_line+0x264>
            {
                dbg_led_blink(1);
 8005742:	2001      	movs	r0, #1
 8005744:	f7ff fd58 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR usage: ledon <r> <g> <b> <w> (0..255)\r\n");
 8005748:	4b70      	ldr	r3, [pc, #448]	@ (800590c <handle_line+0x41c>)
 800574a:	0018      	movs	r0, r3
 800574c:	f7ff fd98 	bl	8005280 <cdc_write_str>
                return;
 8005750:	f000 ff85 	bl	800665e <handle_line+0x116e>
            }

            led_set_all_RGBW(r, g, b, w);
 8005754:	23f7      	movs	r3, #247	@ 0xf7
 8005756:	2408      	movs	r4, #8
 8005758:	191b      	adds	r3, r3, r4
 800575a:	19db      	adds	r3, r3, r7
 800575c:	7818      	ldrb	r0, [r3, #0]
 800575e:	23f6      	movs	r3, #246	@ 0xf6
 8005760:	191b      	adds	r3, r3, r4
 8005762:	19db      	adds	r3, r3, r7
 8005764:	7819      	ldrb	r1, [r3, #0]
 8005766:	23f5      	movs	r3, #245	@ 0xf5
 8005768:	191b      	adds	r3, r3, r4
 800576a:	19db      	adds	r3, r3, r7
 800576c:	781a      	ldrb	r2, [r3, #0]
 800576e:	23f4      	movs	r3, #244	@ 0xf4
 8005770:	191b      	adds	r3, r3, r4
 8005772:	19db      	adds	r3, r3, r7
 8005774:	781b      	ldrb	r3, [r3, #0]
 8005776:	f007 fd3f 	bl	800d1f8 <led_set_all_RGBW>
            led_render();
 800577a:	f007 fd73 	bl	800d264 <led_render>
            cdc_write_str("OK\r\n");
 800577e:	4b64      	ldr	r3, [pc, #400]	@ (8005910 <handle_line+0x420>)
 8005780:	0018      	movs	r0, r3
 8005782:	f7ff fd7d 	bl	8005280 <cdc_write_str>
            return;
 8005786:	f000 ff6a 	bl	800665e <handle_line+0x116e>
        }

        dbg_led_blink(1);
 800578a:	2001      	movs	r0, #1
 800578c:	f7ff fd34 	bl	80051f8 <dbg_led_blink>
        cdc_write_str("ERR usage: ledon [r g b w]\r\n");
 8005790:	4b60      	ldr	r3, [pc, #384]	@ (8005914 <handle_line+0x424>)
 8005792:	0018      	movs	r0, r3
 8005794:	f7ff fd74 	bl	8005280 <cdc_write_str>
        return;
 8005798:	f000 ff61 	bl	800665e <handle_line+0x116e>
    }

    /* led <n> <r> <g> <b> <w> */
    if (strncmp(line, "led ", 4) == 0)
 800579c:	495e      	ldr	r1, [pc, #376]	@ (8005918 <handle_line+0x428>)
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	2204      	movs	r2, #4
 80057a2:	0018      	movs	r0, r3
 80057a4:	f01c fe6e 	bl	8022484 <strncmp>
 80057a8:	1e03      	subs	r3, r0, #0
 80057aa:	d000      	beq.n	80057ae <handle_line+0x2be>
 80057ac:	e0dc      	b.n	8005968 <handle_line+0x478>
    {
        char *tok = strtok(line, " "); /* led */
 80057ae:	4a56      	ldr	r2, [pc, #344]	@ (8005908 <handle_line+0x418>)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	0011      	movs	r1, r2
 80057b4:	0018      	movs	r0, r3
 80057b6:	f01c fe95 	bl	80224e4 <strtok>
 80057ba:	0003      	movs	r3, r0
 80057bc:	2290      	movs	r2, #144	@ 0x90
 80057be:	0052      	lsls	r2, r2, #1
 80057c0:	2608      	movs	r6, #8
 80057c2:	1992      	adds	r2, r2, r6
 80057c4:	19d2      	adds	r2, r2, r7
 80057c6:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_idx = strtok(NULL, " ");
 80057c8:	4b4f      	ldr	r3, [pc, #316]	@ (8005908 <handle_line+0x418>)
 80057ca:	0019      	movs	r1, r3
 80057cc:	2000      	movs	r0, #0
 80057ce:	f01c fe89 	bl	80224e4 <strtok>
 80057d2:	0003      	movs	r3, r0
 80057d4:	248e      	movs	r4, #142	@ 0x8e
 80057d6:	0064      	lsls	r4, r4, #1
 80057d8:	19a2      	adds	r2, r4, r6
 80057da:	19d2      	adds	r2, r2, r7
 80057dc:	6013      	str	r3, [r2, #0]
        char *s_r   = strtok(NULL, " ");
 80057de:	4b4a      	ldr	r3, [pc, #296]	@ (8005908 <handle_line+0x418>)
 80057e0:	0019      	movs	r1, r3
 80057e2:	2000      	movs	r0, #0
 80057e4:	f01c fe7e 	bl	80224e4 <strtok>
 80057e8:	0003      	movs	r3, r0
 80057ea:	258c      	movs	r5, #140	@ 0x8c
 80057ec:	006d      	lsls	r5, r5, #1
 80057ee:	19aa      	adds	r2, r5, r6
 80057f0:	19d2      	adds	r2, r2, r7
 80057f2:	6013      	str	r3, [r2, #0]
        char *s_g   = strtok(NULL, " ");
 80057f4:	4b44      	ldr	r3, [pc, #272]	@ (8005908 <handle_line+0x418>)
 80057f6:	0019      	movs	r1, r3
 80057f8:	2000      	movs	r0, #0
 80057fa:	f01c fe73 	bl	80224e4 <strtok>
 80057fe:	0003      	movs	r3, r0
 8005800:	268a      	movs	r6, #138	@ 0x8a
 8005802:	0076      	lsls	r6, r6, #1
 8005804:	2108      	movs	r1, #8
 8005806:	1870      	adds	r0, r6, r1
 8005808:	19c2      	adds	r2, r0, r7
 800580a:	6013      	str	r3, [r2, #0]
        char *s_b   = strtok(NULL, " ");
 800580c:	4b3e      	ldr	r3, [pc, #248]	@ (8005908 <handle_line+0x418>)
 800580e:	0019      	movs	r1, r3
 8005810:	2000      	movs	r0, #0
 8005812:	f01c fe67 	bl	80224e4 <strtok>
 8005816:	0003      	movs	r3, r0
 8005818:	2288      	movs	r2, #136	@ 0x88
 800581a:	0052      	lsls	r2, r2, #1
 800581c:	2108      	movs	r1, #8
 800581e:	1850      	adds	r0, r2, r1
 8005820:	19c1      	adds	r1, r0, r7
 8005822:	600b      	str	r3, [r1, #0]
        char *s_w   = strtok(NULL, " ");
 8005824:	4b38      	ldr	r3, [pc, #224]	@ (8005908 <handle_line+0x418>)
 8005826:	0019      	movs	r1, r3
 8005828:	2000      	movs	r0, #0
 800582a:	f01c fe5b 	bl	80224e4 <strtok>
 800582e:	0003      	movs	r3, r0
 8005830:	2186      	movs	r1, #134	@ 0x86
 8005832:	0049      	lsls	r1, r1, #1
 8005834:	2208      	movs	r2, #8
 8005836:	1889      	adds	r1, r1, r2
 8005838:	19c8      	adds	r0, r1, r7
 800583a:	6003      	str	r3, [r0, #0]

        uint8_t idx, r, g, b, w;
        if (!parse_u8(s_idx, 30, &idx) || idx == 0 ||
 800583c:	20f3      	movs	r0, #243	@ 0xf3
 800583e:	0013      	movs	r3, r2
 8005840:	18c2      	adds	r2, r0, r3
 8005842:	19d2      	adds	r2, r2, r7
 8005844:	18e1      	adds	r1, r4, r3
 8005846:	19cc      	adds	r4, r1, r7
 8005848:	6823      	ldr	r3, [r4, #0]
 800584a:	211e      	movs	r1, #30
 800584c:	0018      	movs	r0, r3
 800584e:	f7ff fddb 	bl	8005408 <parse_u8>
 8005852:	1e03      	subs	r3, r0, #0
 8005854:	d03a      	beq.n	80058cc <handle_line+0x3dc>
 8005856:	20f3      	movs	r0, #243	@ 0xf3
 8005858:	2408      	movs	r4, #8
 800585a:	1903      	adds	r3, r0, r4
 800585c:	19db      	adds	r3, r3, r7
 800585e:	781b      	ldrb	r3, [r3, #0]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d033      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_r, 255, &r) ||
 8005864:	20f2      	movs	r0, #242	@ 0xf2
 8005866:	1903      	adds	r3, r0, r4
 8005868:	19da      	adds	r2, r3, r7
 800586a:	192b      	adds	r3, r5, r4
 800586c:	19d8      	adds	r0, r3, r7
 800586e:	6803      	ldr	r3, [r0, #0]
 8005870:	21ff      	movs	r1, #255	@ 0xff
 8005872:	0018      	movs	r0, r3
 8005874:	f7ff fdc8 	bl	8005408 <parse_u8>
 8005878:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_idx, 30, &idx) || idx == 0 ||
 800587a:	d027      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_g, 255, &g) ||
 800587c:	20f1      	movs	r0, #241	@ 0xf1
 800587e:	1903      	adds	r3, r0, r4
 8005880:	19da      	adds	r2, r3, r7
 8005882:	1933      	adds	r3, r6, r4
 8005884:	19d8      	adds	r0, r3, r7
 8005886:	6803      	ldr	r3, [r0, #0]
 8005888:	21ff      	movs	r1, #255	@ 0xff
 800588a:	0018      	movs	r0, r3
 800588c:	f7ff fdbc 	bl	8005408 <parse_u8>
 8005890:	1e03      	subs	r3, r0, #0
            !parse_u8(s_r, 255, &r) ||
 8005892:	d01b      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_b, 255, &b) ||
 8005894:	20f0      	movs	r0, #240	@ 0xf0
 8005896:	1903      	adds	r3, r0, r4
 8005898:	19da      	adds	r2, r3, r7
 800589a:	2388      	movs	r3, #136	@ 0x88
 800589c:	005b      	lsls	r3, r3, #1
 800589e:	191b      	adds	r3, r3, r4
 80058a0:	19db      	adds	r3, r3, r7
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	21ff      	movs	r1, #255	@ 0xff
 80058a6:	0018      	movs	r0, r3
 80058a8:	f7ff fdae 	bl	8005408 <parse_u8>
 80058ac:	1e03      	subs	r3, r0, #0
            !parse_u8(s_g, 255, &g) ||
 80058ae:	d00d      	beq.n	80058cc <handle_line+0x3dc>
            !parse_u8(s_w, 255, &w))
 80058b0:	23ef      	movs	r3, #239	@ 0xef
 80058b2:	191b      	adds	r3, r3, r4
 80058b4:	19da      	adds	r2, r3, r7
 80058b6:	2186      	movs	r1, #134	@ 0x86
 80058b8:	0049      	lsls	r1, r1, #1
 80058ba:	190b      	adds	r3, r1, r4
 80058bc:	19db      	adds	r3, r3, r7
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	21ff      	movs	r1, #255	@ 0xff
 80058c2:	0018      	movs	r0, r3
 80058c4:	f7ff fda0 	bl	8005408 <parse_u8>
 80058c8:	1e03      	subs	r3, r0, #0
            !parse_u8(s_b, 255, &b) ||
 80058ca:	d129      	bne.n	8005920 <handle_line+0x430>
        {
            dbg_led_blink(1);
 80058cc:	2001      	movs	r0, #1
 80058ce:	f7ff fc93 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: led <1-30> <r> <g> <b> <w> (0..255)\r\n");
 80058d2:	4b12      	ldr	r3, [pc, #72]	@ (800591c <handle_line+0x42c>)
 80058d4:	0018      	movs	r0, r3
 80058d6:	f7ff fcd3 	bl	8005280 <cdc_write_str>
            return;
 80058da:	f000 fec0 	bl	800665e <handle_line+0x116e>
 80058de:	46c0      	nop			@ (mov r8, r8)
 80058e0:	08026374 	.word	0x08026374
 80058e4:	08026380 	.word	0x08026380
 80058e8:	08026384 	.word	0x08026384
 80058ec:	0802638c 	.word	0x0802638c
 80058f0:	08026394 	.word	0x08026394
 80058f4:	0802639c 	.word	0x0802639c
 80058f8:	080263a4 	.word	0x080263a4
 80058fc:	080263b0 	.word	0x080263b0
 8005900:	080263b8 	.word	0x080263b8
 8005904:	080263d4 	.word	0x080263d4
 8005908:	080263dc 	.word	0x080263dc
 800590c:	080263e0 	.word	0x080263e0
 8005910:	0802640c 	.word	0x0802640c
 8005914:	08026414 	.word	0x08026414
 8005918:	08026434 	.word	0x08026434
 800591c:	0802643c 	.word	0x0802643c
        }

        /* Convert from 1-based to 0-based index */
        led_set_RGBW(idx - 1, r, g, b, w);
 8005920:	23f3      	movs	r3, #243	@ 0xf3
 8005922:	2208      	movs	r2, #8
 8005924:	189b      	adds	r3, r3, r2
 8005926:	19db      	adds	r3, r3, r7
 8005928:	781b      	ldrb	r3, [r3, #0]
 800592a:	3b01      	subs	r3, #1
 800592c:	b2d8      	uxtb	r0, r3
 800592e:	23f2      	movs	r3, #242	@ 0xf2
 8005930:	0015      	movs	r5, r2
 8005932:	195b      	adds	r3, r3, r5
 8005934:	19db      	adds	r3, r3, r7
 8005936:	7819      	ldrb	r1, [r3, #0]
 8005938:	23f1      	movs	r3, #241	@ 0xf1
 800593a:	195b      	adds	r3, r3, r5
 800593c:	19db      	adds	r3, r3, r7
 800593e:	781a      	ldrb	r2, [r3, #0]
 8005940:	23f0      	movs	r3, #240	@ 0xf0
 8005942:	195b      	adds	r3, r3, r5
 8005944:	19db      	adds	r3, r3, r7
 8005946:	781c      	ldrb	r4, [r3, #0]
 8005948:	23ef      	movs	r3, #239	@ 0xef
 800594a:	195b      	adds	r3, r3, r5
 800594c:	19db      	adds	r3, r3, r7
 800594e:	781b      	ldrb	r3, [r3, #0]
 8005950:	9300      	str	r3, [sp, #0]
 8005952:	0023      	movs	r3, r4
 8005954:	f007 fc12 	bl	800d17c <led_set_RGBW>
        led_render();
 8005958:	f007 fc84 	bl	800d264 <led_render>
        cdc_write_str("OK\r\n");
 800595c:	4bdd      	ldr	r3, [pc, #884]	@ (8005cd4 <handle_line+0x7e4>)
 800595e:	0018      	movs	r0, r3
 8005960:	f7ff fc8e 	bl	8005280 <cdc_write_str>
        return;
 8005964:	f000 fe7b 	bl	800665e <handle_line+0x116e>
    }
    ///////////////////////////tlakomer BME280///////////////////////////////
       if (strcmp(line, "temperature") == 0)
 8005968:	4adb      	ldr	r2, [pc, #876]	@ (8005cd8 <handle_line+0x7e8>)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	0011      	movs	r1, r2
 800596e:	0018      	movs	r0, r3
 8005970:	f7fa fbca 	bl	8000108 <strcmp>
 8005974:	1e03      	subs	r3, r0, #0
 8005976:	d123      	bne.n	80059c0 <handle_line+0x4d0>
       {
    	   float t = 0.0f;
 8005978:	2300      	movs	r3, #0
 800597a:	24e8      	movs	r4, #232	@ 0xe8
 800597c:	2508      	movs	r5, #8
 800597e:	1962      	adds	r2, r4, r5
 8005980:	19d2      	adds	r2, r2, r7
 8005982:	6013      	str	r3, [r2, #0]
           if (T(&t) == HAL_OK) cdc_writef("%.2f\r\n", (double)t);
 8005984:	1963      	adds	r3, r4, r5
 8005986:	19db      	adds	r3, r3, r7
 8005988:	0018      	movs	r0, r3
 800598a:	f006 fdcb 	bl	800c524 <T>
 800598e:	1e03      	subs	r3, r0, #0
 8005990:	d10d      	bne.n	80059ae <handle_line+0x4be>
 8005992:	1963      	adds	r3, r4, r5
 8005994:	19db      	adds	r3, r3, r7
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	1c18      	adds	r0, r3, #0
 800599a:	f7fd ffe7 	bl	800396c <__aeabi_f2d>
 800599e:	0002      	movs	r2, r0
 80059a0:	000b      	movs	r3, r1
 80059a2:	49ce      	ldr	r1, [pc, #824]	@ (8005cdc <handle_line+0x7ec>)
 80059a4:	0008      	movs	r0, r1
 80059a6:	f7ff fc84 	bl	80052b2 <cdc_writef>
 80059aa:	f000 fe58 	bl	800665e <handle_line+0x116e>
           else { dbg_led_blink(1); cdc_write_str("ERR temperature\r\n"); }
 80059ae:	2001      	movs	r0, #1
 80059b0:	f7ff fc22 	bl	80051f8 <dbg_led_blink>
 80059b4:	4bca      	ldr	r3, [pc, #808]	@ (8005ce0 <handle_line+0x7f0>)
 80059b6:	0018      	movs	r0, r3
 80059b8:	f7ff fc62 	bl	8005280 <cdc_write_str>
 80059bc:	f000 fe4f 	bl	800665e <handle_line+0x116e>
           return;
       }

       if (strcmp(line, "pressure") == 0)
 80059c0:	4ac8      	ldr	r2, [pc, #800]	@ (8005ce4 <handle_line+0x7f4>)
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	0011      	movs	r1, r2
 80059c6:	0018      	movs	r0, r3
 80059c8:	f7fa fb9e 	bl	8000108 <strcmp>
 80059cc:	1e03      	subs	r3, r0, #0
 80059ce:	d123      	bne.n	8005a18 <handle_line+0x528>
       {
    	   float p = 0.0f;
 80059d0:	2300      	movs	r3, #0
 80059d2:	24e4      	movs	r4, #228	@ 0xe4
 80059d4:	2508      	movs	r5, #8
 80059d6:	1962      	adds	r2, r4, r5
 80059d8:	19d2      	adds	r2, r2, r7
 80059da:	6013      	str	r3, [r2, #0]
           if (P(&p) == HAL_OK) cdc_writef("%.2f\r\n", (double)p);  // driver vraj vracia hPa
 80059dc:	1963      	adds	r3, r4, r5
 80059de:	19db      	adds	r3, r3, r7
 80059e0:	0018      	movs	r0, r3
 80059e2:	f006 fdcb 	bl	800c57c <P>
 80059e6:	1e03      	subs	r3, r0, #0
 80059e8:	d10d      	bne.n	8005a06 <handle_line+0x516>
 80059ea:	1963      	adds	r3, r4, r5
 80059ec:	19db      	adds	r3, r3, r7
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	1c18      	adds	r0, r3, #0
 80059f2:	f7fd ffbb 	bl	800396c <__aeabi_f2d>
 80059f6:	0002      	movs	r2, r0
 80059f8:	000b      	movs	r3, r1
 80059fa:	49b8      	ldr	r1, [pc, #736]	@ (8005cdc <handle_line+0x7ec>)
 80059fc:	0008      	movs	r0, r1
 80059fe:	f7ff fc58 	bl	80052b2 <cdc_writef>
 8005a02:	f000 fe2c 	bl	800665e <handle_line+0x116e>
           else { dbg_led_blink(1); cdc_write_str("ERR pressure\r\n"); }
 8005a06:	2001      	movs	r0, #1
 8005a08:	f7ff fbf6 	bl	80051f8 <dbg_led_blink>
 8005a0c:	4bb6      	ldr	r3, [pc, #728]	@ (8005ce8 <handle_line+0x7f8>)
 8005a0e:	0018      	movs	r0, r3
 8005a10:	f7ff fc36 	bl	8005280 <cdc_write_str>
 8005a14:	f000 fe23 	bl	800665e <handle_line+0x116e>
           return;
       }

       if (strcmp(line, "humidity") == 0)
 8005a18:	4ab4      	ldr	r2, [pc, #720]	@ (8005cec <handle_line+0x7fc>)
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	0011      	movs	r1, r2
 8005a1e:	0018      	movs	r0, r3
 8005a20:	f7fa fb72 	bl	8000108 <strcmp>
 8005a24:	1e03      	subs	r3, r0, #0
 8005a26:	d123      	bne.n	8005a70 <handle_line+0x580>
       {
    	   float h = 0.0f;
 8005a28:	2300      	movs	r3, #0
 8005a2a:	24e0      	movs	r4, #224	@ 0xe0
 8005a2c:	2508      	movs	r5, #8
 8005a2e:	1962      	adds	r2, r4, r5
 8005a30:	19d2      	adds	r2, r2, r7
 8005a32:	6013      	str	r3, [r2, #0]
           if (RH(&h) == HAL_OK) cdc_writef("%.2f\r\n", (double)h);
 8005a34:	1963      	adds	r3, r4, r5
 8005a36:	19db      	adds	r3, r3, r7
 8005a38:	0018      	movs	r0, r3
 8005a3a:	f006 fd47 	bl	800c4cc <RH>
 8005a3e:	1e03      	subs	r3, r0, #0
 8005a40:	d10d      	bne.n	8005a5e <handle_line+0x56e>
 8005a42:	1963      	adds	r3, r4, r5
 8005a44:	19db      	adds	r3, r3, r7
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	1c18      	adds	r0, r3, #0
 8005a4a:	f7fd ff8f 	bl	800396c <__aeabi_f2d>
 8005a4e:	0002      	movs	r2, r0
 8005a50:	000b      	movs	r3, r1
 8005a52:	49a2      	ldr	r1, [pc, #648]	@ (8005cdc <handle_line+0x7ec>)
 8005a54:	0008      	movs	r0, r1
 8005a56:	f7ff fc2c 	bl	80052b2 <cdc_writef>
 8005a5a:	f000 fe00 	bl	800665e <handle_line+0x116e>
           else { dbg_led_blink(1); cdc_write_str("ERR humidity\r\n"); }
 8005a5e:	2001      	movs	r0, #1
 8005a60:	f7ff fbca 	bl	80051f8 <dbg_led_blink>
 8005a64:	4ba2      	ldr	r3, [pc, #648]	@ (8005cf0 <handle_line+0x800>)
 8005a66:	0018      	movs	r0, r3
 8005a68:	f7ff fc0a 	bl	8005280 <cdc_write_str>
 8005a6c:	f000 fdf7 	bl	800665e <handle_line+0x116e>
           return;
       }

       if (strcmp(line, "bme280") == 0)
 8005a70:	4aa0      	ldr	r2, [pc, #640]	@ (8005cf4 <handle_line+0x804>)
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	0011      	movs	r1, r2
 8005a76:	0018      	movs	r0, r3
 8005a78:	f7fa fb46 	bl	8000108 <strcmp>
 8005a7c:	1e03      	subs	r3, r0, #0
 8005a7e:	d137      	bne.n	8005af0 <handle_line+0x600>
       {
    	   BME280_Data_t d;
           if (BME280(&d) == HAL_OK)
 8005a80:	24d4      	movs	r4, #212	@ 0xd4
 8005a82:	2508      	movs	r5, #8
 8005a84:	1963      	adds	r3, r4, r5
 8005a86:	19db      	adds	r3, r3, r7
 8005a88:	0018      	movs	r0, r3
 8005a8a:	f006 fda3 	bl	800c5d4 <BME280>
 8005a8e:	1e03      	subs	r3, r0, #0
 8005a90:	d125      	bne.n	8005ade <handle_line+0x5ee>
           {
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005a92:	1963      	adds	r3, r4, r5
 8005a94:	19db      	adds	r3, r3, r7
 8005a96:	681b      	ldr	r3, [r3, #0]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005a98:	1c18      	adds	r0, r3, #0
 8005a9a:	f7fd ff67 	bl	800396c <__aeabi_f2d>
 8005a9e:	6038      	str	r0, [r7, #0]
 8005aa0:	6079      	str	r1, [r7, #4]
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005aa2:	0026      	movs	r6, r4
 8005aa4:	1962      	adds	r2, r4, r5
 8005aa6:	19d3      	adds	r3, r2, r7
 8005aa8:	685b      	ldr	r3, [r3, #4]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005aaa:	1c18      	adds	r0, r3, #0
 8005aac:	f7fd ff5e 	bl	800396c <__aeabi_f2d>
 8005ab0:	0004      	movs	r4, r0
 8005ab2:	000d      	movs	r5, r1
                          (double)d.temperature, (double)d.pressure, (double)d.humidity);
 8005ab4:	2308      	movs	r3, #8
 8005ab6:	18f3      	adds	r3, r6, r3
 8005ab8:	19db      	adds	r3, r3, r7
 8005aba:	689b      	ldr	r3, [r3, #8]
               cdc_writef("T=%.2fC P=%.2fhPa RH=%.2f%%\r\n",
 8005abc:	1c18      	adds	r0, r3, #0
 8005abe:	f7fd ff55 	bl	800396c <__aeabi_f2d>
 8005ac2:	0002      	movs	r2, r0
 8005ac4:	000b      	movs	r3, r1
 8005ac6:	498c      	ldr	r1, [pc, #560]	@ (8005cf8 <handle_line+0x808>)
 8005ac8:	9202      	str	r2, [sp, #8]
 8005aca:	9303      	str	r3, [sp, #12]
 8005acc:	9400      	str	r4, [sp, #0]
 8005ace:	9501      	str	r5, [sp, #4]
 8005ad0:	683a      	ldr	r2, [r7, #0]
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	0008      	movs	r0, r1
 8005ad6:	f7ff fbec 	bl	80052b2 <cdc_writef>
 8005ada:	f000 fdc0 	bl	800665e <handle_line+0x116e>
           }
           else
           {
               dbg_led_blink(1);
 8005ade:	2001      	movs	r0, #1
 8005ae0:	f7ff fb8a 	bl	80051f8 <dbg_led_blink>
               cdc_write_str("ERR bme280\r\n");
 8005ae4:	4b85      	ldr	r3, [pc, #532]	@ (8005cfc <handle_line+0x80c>)
 8005ae6:	0018      	movs	r0, r3
 8005ae8:	f7ff fbca 	bl	8005280 <cdc_write_str>
 8005aec:	f000 fdb7 	bl	800665e <handle_line+0x116e>
           }
           return;
       }
    
    if (strcmp(line, "audio") == 0)
 8005af0:	4a83      	ldr	r2, [pc, #524]	@ (8005d00 <handle_line+0x810>)
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	0011      	movs	r1, r2
 8005af6:	0018      	movs	r0, r3
 8005af8:	f7fa fb06 	bl	8000108 <strcmp>
 8005afc:	1e03      	subs	r3, r0, #0
 8005afe:	d000      	beq.n	8005b02 <handle_line+0x612>
 8005b00:	e139      	b.n	8005d76 <handle_line+0x886>
    {
        float dbfs = 0.0f;
 8005b02:	2300      	movs	r3, #0
 8005b04:	21d0      	movs	r1, #208	@ 0xd0
 8005b06:	2608      	movs	r6, #8
 8005b08:	198a      	adds	r2, r1, r6
 8005b0a:	19d2      	adds	r2, r2, r7
 8005b0c:	6013      	str	r3, [r2, #0]
        float rms  = 0.0f;
 8005b0e:	2300      	movs	r3, #0
 8005b10:	22cc      	movs	r2, #204	@ 0xcc
 8005b12:	1990      	adds	r0, r2, r6
 8005b14:	19c0      	adds	r0, r0, r7
 8005b16:	6003      	str	r3, [r0, #0]
        mic_err_t e = MIC_GetLast50ms(&dbfs, &rms);
 8005b18:	2596      	movs	r5, #150	@ 0x96
 8005b1a:	006d      	lsls	r5, r5, #1
 8005b1c:	19ab      	adds	r3, r5, r6
 8005b1e:	19dc      	adds	r4, r3, r7
 8005b20:	1993      	adds	r3, r2, r6
 8005b22:	19da      	adds	r2, r3, r7
 8005b24:	198b      	adds	r3, r1, r6
 8005b26:	19db      	adds	r3, r3, r7
 8005b28:	0011      	movs	r1, r2
 8005b2a:	0018      	movs	r0, r3
 8005b2c:	f008 f984 	bl	800de38 <MIC_GetLast50ms>
 8005b30:	0003      	movs	r3, r0
 8005b32:	7023      	strb	r3, [r4, #0]

        if (e != MIC_ERR_OK)
 8005b34:	19ab      	adds	r3, r5, r6
 8005b36:	19db      	adds	r3, r3, r7
 8005b38:	781b      	ldrb	r3, [r3, #0]
 8005b3a:	b25b      	sxtb	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d100      	bne.n	8005b42 <handle_line+0x652>
 8005b40:	e0fc      	b.n	8005d3c <handle_line+0x84c>
        {
            /*
             * Poda zadania: ak je detekovan niektor chybov stav,
             * vyp debug sprvu NAMIETO dt.
             */
            switch (e)
 8005b42:	19ab      	adds	r3, r5, r6
 8005b44:	19db      	adds	r3, r3, r7
 8005b46:	781b      	ldrb	r3, [r3, #0]
 8005b48:	b25b      	sxtb	r3, r3
 8005b4a:	3308      	adds	r3, #8
 8005b4c:	2b07      	cmp	r3, #7
 8005b4e:	d82c      	bhi.n	8005baa <handle_line+0x6ba>
 8005b50:	009a      	lsls	r2, r3, #2
 8005b52:	4b6c      	ldr	r3, [pc, #432]	@ (8005d04 <handle_line+0x814>)
 8005b54:	18d3      	adds	r3, r2, r3
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	469f      	mov	pc, r3
            {
                case MIC_ERR_NOT_INIT:
                    cdc_write_str("ERR mic: not init\r\n");
 8005b5a:	4b6b      	ldr	r3, [pc, #428]	@ (8005d08 <handle_line+0x818>)
 8005b5c:	0018      	movs	r0, r3
 8005b5e:	f7ff fb8f 	bl	8005280 <cdc_write_str>
                    break;
 8005b62:	e027      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SPI_NOT_READY:
                    cdc_write_str("ERR mic: SPI not READY (busy)\r\n");
 8005b64:	4b69      	ldr	r3, [pc, #420]	@ (8005d0c <handle_line+0x81c>)
 8005b66:	0018      	movs	r0, r3
 8005b68:	f7ff fb8a 	bl	8005280 <cdc_write_str>
                    break;
 8005b6c:	e022      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_START_DMA:
                    cdc_write_str("ERR mic: failed to start SPI DMA\r\n");
 8005b6e:	4b68      	ldr	r3, [pc, #416]	@ (8005d10 <handle_line+0x820>)
 8005b70:	0018      	movs	r0, r3
 8005b72:	f7ff fb85 	bl	8005280 <cdc_write_str>
                    break;
 8005b76:	e01d      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_TIMEOUT:
                    cdc_write_str("ERR mic: timeout / measuring... try again\r\n");
 8005b78:	4b66      	ldr	r3, [pc, #408]	@ (8005d14 <handle_line+0x824>)
 8005b7a:	0018      	movs	r0, r3
 8005b7c:	f7ff fb80 	bl	8005280 <cdc_write_str>
                    break;
 8005b80:	e018      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SPI_ERROR:
                    cdc_write_str("ERR mic: SPI error\r\n");
 8005b82:	4b65      	ldr	r3, [pc, #404]	@ (8005d18 <handle_line+0x828>)
 8005b84:	0018      	movs	r0, r3
 8005b86:	f7ff fb7b 	bl	8005280 <cdc_write_str>
                    break;
 8005b8a:	e013      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_DMA_NO_WRITE:
                    cdc_write_str("ERR mic: DMA complete but no data written (buffer unchanged)\r\n");
 8005b8c:	4b63      	ldr	r3, [pc, #396]	@ (8005d1c <handle_line+0x82c>)
 8005b8e:	0018      	movs	r0, r3
 8005b90:	f7ff fb76 	bl	8005280 <cdc_write_str>
                    break;
 8005b94:	e00e      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_DATA_STUCK:
                    cdc_write_str("ERR mic: PDM DATA stuck (constant / no transitions)\r\n");
 8005b96:	4b62      	ldr	r3, [pc, #392]	@ (8005d20 <handle_line+0x830>)
 8005b98:	0018      	movs	r0, r3
 8005b9a:	f7ff fb71 	bl	8005280 <cdc_write_str>
                    break;
 8005b9e:	e009      	b.n	8005bb4 <handle_line+0x6c4>
                case MIC_ERR_SIGNAL_SATURATED:
                    cdc_write_str("ERR mic: signal saturated (RMS/PEAK ~ 1.0)\r\n");
 8005ba0:	4b60      	ldr	r3, [pc, #384]	@ (8005d24 <handle_line+0x834>)
 8005ba2:	0018      	movs	r0, r3
 8005ba4:	f7ff fb6c 	bl	8005280 <cdc_write_str>
                    break;
 8005ba8:	e004      	b.n	8005bb4 <handle_line+0x6c4>
                default:
                    cdc_write_str("ERR mic: unknown\r\n");
 8005baa:	4b5f      	ldr	r3, [pc, #380]	@ (8005d28 <handle_line+0x838>)
 8005bac:	0018      	movs	r0, r3
 8005bae:	f7ff fb67 	bl	8005280 <cdc_write_str>
                    break;
 8005bb2:	46c0      	nop			@ (mov r8, r8)

            /*
             * Automatick dump DMA: len pri typickch chybch "0x0000 / 0xFFFF / stuck".
             * Toto nahrdza samostatn prkaz audiodump.
             */
            if (e == MIC_ERR_DATA_STUCK || e == MIC_ERR_SIGNAL_SATURATED)
 8005bb4:	2296      	movs	r2, #150	@ 0x96
 8005bb6:	0052      	lsls	r2, r2, #1
 8005bb8:	2108      	movs	r1, #8
 8005bba:	1853      	adds	r3, r2, r1
 8005bbc:	19db      	adds	r3, r3, r7
 8005bbe:	781b      	ldrb	r3, [r3, #0]
 8005bc0:	b25b      	sxtb	r3, r3
 8005bc2:	3307      	adds	r3, #7
 8005bc4:	d007      	beq.n	8005bd6 <handle_line+0x6e6>
 8005bc6:	1853      	adds	r3, r2, r1
 8005bc8:	19db      	adds	r3, r3, r7
 8005bca:	781b      	ldrb	r3, [r3, #0]
 8005bcc:	b25b      	sxtb	r3, r3
 8005bce:	3308      	adds	r3, #8
 8005bd0:	d001      	beq.n	8005bd6 <handle_line+0x6e6>
 8005bd2:	f000 fd43 	bl	800665c <handle_line+0x116c>
            {
                uint32_t words = 0;
 8005bd6:	2300      	movs	r3, #0
 8005bd8:	24c8      	movs	r4, #200	@ 0xc8
 8005bda:	2508      	movs	r5, #8
 8005bdc:	1962      	adds	r2, r4, r5
 8005bde:	19d2      	adds	r2, r2, r7
 8005be0:	6013      	str	r3, [r2, #0]
                const uint16_t *p = MIC_DebugLastDmaBuf(&words);
 8005be2:	1963      	adds	r3, r4, r5
 8005be4:	19db      	adds	r3, r3, r7
 8005be6:	0018      	movs	r0, r3
 8005be8:	f007 fbc6 	bl	800d378 <MIC_DebugLastDmaBuf>
 8005bec:	0003      	movs	r3, r0
 8005bee:	2294      	movs	r2, #148	@ 0x94
 8005bf0:	0052      	lsls	r2, r2, #1
 8005bf2:	0028      	movs	r0, r5
 8005bf4:	1811      	adds	r1, r2, r0
 8005bf6:	19c9      	adds	r1, r1, r7
 8005bf8:	600b      	str	r3, [r1, #0]
                if (p != NULL && words > 0)
 8005bfa:	0001      	movs	r1, r0
 8005bfc:	1853      	adds	r3, r2, r1
 8005bfe:	19db      	adds	r3, r3, r7
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d101      	bne.n	8005c0a <handle_line+0x71a>
 8005c06:	f000 fd29 	bl	800665c <handle_line+0x116c>
 8005c0a:	000a      	movs	r2, r1
 8005c0c:	18a3      	adds	r3, r4, r2
 8005c0e:	19db      	adds	r3, r3, r7
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d101      	bne.n	8005c1a <handle_line+0x72a>
 8005c16:	f000 fd21 	bl	800665c <handle_line+0x116c>
                {
                    uint32_t nwords = (words < 16u) ? words : 16u;
 8005c1a:	18a3      	adds	r3, r4, r2
 8005c1c:	19db      	adds	r3, r3, r7
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	2b10      	cmp	r3, #16
 8005c22:	d900      	bls.n	8005c26 <handle_line+0x736>
 8005c24:	2310      	movs	r3, #16
 8005c26:	2292      	movs	r2, #146	@ 0x92
 8005c28:	0052      	lsls	r2, r2, #1
 8005c2a:	2408      	movs	r4, #8
 8005c2c:	1911      	adds	r1, r2, r4
 8005c2e:	19c9      	adds	r1, r1, r7
 8005c30:	600b      	str	r3, [r1, #0]
                    cdc_writef("DMA dump first %lu words:\r\n", (unsigned long)nwords);
 8005c32:	1913      	adds	r3, r2, r4
 8005c34:	19db      	adds	r3, r3, r7
 8005c36:	681a      	ldr	r2, [r3, #0]
 8005c38:	4b3c      	ldr	r3, [pc, #240]	@ (8005d2c <handle_line+0x83c>)
 8005c3a:	0011      	movs	r1, r2
 8005c3c:	0018      	movs	r0, r3
 8005c3e:	f7ff fb38 	bl	80052b2 <cdc_writef>
                    for (uint32_t i = 0; i < nwords; i++)
 8005c42:	2300      	movs	r3, #0
 8005c44:	22bc      	movs	r2, #188	@ 0xbc
 8005c46:	0052      	lsls	r2, r2, #1
 8005c48:	1912      	adds	r2, r2, r4
 8005c4a:	19d2      	adds	r2, r2, r7
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	e031      	b.n	8005cb4 <handle_line+0x7c4>
                    {
                        cdc_writef("%04X%s", (unsigned int)p[i], ((i % 16u) == 15u || i == (nwords - 1u)) ? "\r\n" : " ");
 8005c50:	20bc      	movs	r0, #188	@ 0xbc
 8005c52:	0040      	lsls	r0, r0, #1
 8005c54:	2408      	movs	r4, #8
 8005c56:	1903      	adds	r3, r0, r4
 8005c58:	19db      	adds	r3, r3, r7
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	005b      	lsls	r3, r3, #1
 8005c5e:	2294      	movs	r2, #148	@ 0x94
 8005c60:	0052      	lsls	r2, r2, #1
 8005c62:	1912      	adds	r2, r2, r4
 8005c64:	19d2      	adds	r2, r2, r7
 8005c66:	6812      	ldr	r2, [r2, #0]
 8005c68:	18d3      	adds	r3, r2, r3
 8005c6a:	881b      	ldrh	r3, [r3, #0]
 8005c6c:	0019      	movs	r1, r3
 8005c6e:	1903      	adds	r3, r0, r4
 8005c70:	19db      	adds	r3, r3, r7
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	220f      	movs	r2, #15
 8005c76:	4013      	ands	r3, r2
 8005c78:	2b0f      	cmp	r3, #15
 8005c7a:	d00a      	beq.n	8005c92 <handle_line+0x7a2>
 8005c7c:	2392      	movs	r3, #146	@ 0x92
 8005c7e:	005b      	lsls	r3, r3, #1
 8005c80:	191b      	adds	r3, r3, r4
 8005c82:	19db      	adds	r3, r3, r7
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	3b01      	subs	r3, #1
 8005c88:	1902      	adds	r2, r0, r4
 8005c8a:	19d2      	adds	r2, r2, r7
 8005c8c:	6812      	ldr	r2, [r2, #0]
 8005c8e:	429a      	cmp	r2, r3
 8005c90:	d101      	bne.n	8005c96 <handle_line+0x7a6>
 8005c92:	4b27      	ldr	r3, [pc, #156]	@ (8005d30 <handle_line+0x840>)
 8005c94:	e000      	b.n	8005c98 <handle_line+0x7a8>
 8005c96:	4b27      	ldr	r3, [pc, #156]	@ (8005d34 <handle_line+0x844>)
 8005c98:	4827      	ldr	r0, [pc, #156]	@ (8005d38 <handle_line+0x848>)
 8005c9a:	001a      	movs	r2, r3
 8005c9c:	f7ff fb09 	bl	80052b2 <cdc_writef>
                    for (uint32_t i = 0; i < nwords; i++)
 8005ca0:	22bc      	movs	r2, #188	@ 0xbc
 8005ca2:	0052      	lsls	r2, r2, #1
 8005ca4:	2108      	movs	r1, #8
 8005ca6:	1853      	adds	r3, r2, r1
 8005ca8:	19db      	adds	r3, r3, r7
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	3301      	adds	r3, #1
 8005cae:	1852      	adds	r2, r2, r1
 8005cb0:	19d2      	adds	r2, r2, r7
 8005cb2:	6013      	str	r3, [r2, #0]
 8005cb4:	23bc      	movs	r3, #188	@ 0xbc
 8005cb6:	005b      	lsls	r3, r3, #1
 8005cb8:	2108      	movs	r1, #8
 8005cba:	185b      	adds	r3, r3, r1
 8005cbc:	19db      	adds	r3, r3, r7
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	2392      	movs	r3, #146	@ 0x92
 8005cc2:	005b      	lsls	r3, r3, #1
 8005cc4:	185b      	adds	r3, r3, r1
 8005cc6:	19db      	adds	r3, r3, r7
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	429a      	cmp	r2, r3
 8005ccc:	d3c0      	bcc.n	8005c50 <handle_line+0x760>
                    }
                }
            }
            return;
 8005cce:	f000 fcc5 	bl	800665c <handle_line+0x116c>
 8005cd2:	46c0      	nop			@ (mov r8, r8)
 8005cd4:	0802640c 	.word	0x0802640c
 8005cd8:	08026470 	.word	0x08026470
 8005cdc:	08025e64 	.word	0x08025e64
 8005ce0:	0802647c 	.word	0x0802647c
 8005ce4:	08026490 	.word	0x08026490
 8005ce8:	0802649c 	.word	0x0802649c
 8005cec:	080264ac 	.word	0x080264ac
 8005cf0:	080264b8 	.word	0x080264b8
 8005cf4:	080264c8 	.word	0x080264c8
 8005cf8:	080264d0 	.word	0x080264d0
 8005cfc:	080264f0 	.word	0x080264f0
 8005d00:	08026500 	.word	0x08026500
 8005d04:	080279c8 	.word	0x080279c8
 8005d08:	08026508 	.word	0x08026508
 8005d0c:	0802651c 	.word	0x0802651c
 8005d10:	0802653c 	.word	0x0802653c
 8005d14:	08026560 	.word	0x08026560
 8005d18:	0802658c 	.word	0x0802658c
 8005d1c:	080265a4 	.word	0x080265a4
 8005d20:	080265e4 	.word	0x080265e4
 8005d24:	0802661c 	.word	0x0802661c
 8005d28:	0802664c 	.word	0x0802664c
 8005d2c:	08026660 	.word	0x08026660
 8005d30:	08026380 	.word	0x08026380
 8005d34:	080263dc 	.word	0x080263dc
 8005d38:	0802667c 	.word	0x0802667c
        }

        /* OK data */
        cdc_writef("rms=%.4f dbfs=%.2f\r\n", (double)rms, (double)dbfs);
 8005d3c:	23cc      	movs	r3, #204	@ 0xcc
 8005d3e:	2608      	movs	r6, #8
 8005d40:	199b      	adds	r3, r3, r6
 8005d42:	19db      	adds	r3, r3, r7
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	1c18      	adds	r0, r3, #0
 8005d48:	f7fd fe10 	bl	800396c <__aeabi_f2d>
 8005d4c:	0004      	movs	r4, r0
 8005d4e:	000d      	movs	r5, r1
 8005d50:	23d0      	movs	r3, #208	@ 0xd0
 8005d52:	199b      	adds	r3, r3, r6
 8005d54:	19db      	adds	r3, r3, r7
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	1c18      	adds	r0, r3, #0
 8005d5a:	f7fd fe07 	bl	800396c <__aeabi_f2d>
 8005d5e:	0002      	movs	r2, r0
 8005d60:	000b      	movs	r3, r1
 8005d62:	49d6      	ldr	r1, [pc, #856]	@ (80060bc <handle_line+0xbcc>)
 8005d64:	9200      	str	r2, [sp, #0]
 8005d66:	9301      	str	r3, [sp, #4]
 8005d68:	0022      	movs	r2, r4
 8005d6a:	002b      	movs	r3, r5
 8005d6c:	0008      	movs	r0, r1
 8005d6e:	f7ff faa0 	bl	80052b2 <cdc_writef>
        return;
 8005d72:	f000 fc74 	bl	800665e <handle_line+0x116e>
    }
    
    if (strcmp(line, "battery rst") == 0)
 8005d76:	4ad2      	ldr	r2, [pc, #840]	@ (80060c0 <handle_line+0xbd0>)
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	0011      	movs	r1, r2
 8005d7c:	0018      	movs	r0, r3
 8005d7e:	f7fa f9c3 	bl	8000108 <strcmp>
 8005d82:	1e03      	subs	r3, r0, #0
 8005d84:	d107      	bne.n	8005d96 <handle_line+0x8a6>
    {
        CHARGER_Reset();
 8005d86:	f007 f9a7 	bl	800d0d8 <CHARGER_Reset>
        cdc_write_str("OK\r\n");
 8005d8a:	4bce      	ldr	r3, [pc, #824]	@ (80060c4 <handle_line+0xbd4>)
 8005d8c:	0018      	movs	r0, r3
 8005d8e:	f7ff fa77 	bl	8005280 <cdc_write_str>
        return;
 8005d92:	f000 fc64 	bl	800665e <handle_line+0x116e>
    }
    
    if (strcmp(line, "battery") == 0)
 8005d96:	4acc      	ldr	r2, [pc, #816]	@ (80060c8 <handle_line+0xbd8>)
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	0011      	movs	r1, r2
 8005d9c:	0018      	movs	r0, r3
 8005d9e:	f7fa f9b3 	bl	8000108 <strcmp>
 8005da2:	1e03      	subs	r3, r0, #0
 8005da4:	d115      	bne.n	8005dd2 <handle_line+0x8e2>
    {
        if (s_pending_cmd != PENDING_NONE)
 8005da6:	4bc9      	ldr	r3, [pc, #804]	@ (80060cc <handle_line+0xbdc>)
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d005      	beq.n	8005dba <handle_line+0x8ca>
        {
            cdc_write_str("BUSY\r\n");
 8005dae:	4bc8      	ldr	r3, [pc, #800]	@ (80060d0 <handle_line+0xbe0>)
 8005db0:	0018      	movs	r0, r3
 8005db2:	f7ff fa65 	bl	8005280 <cdc_write_str>
            return;
 8005db6:	f000 fc52 	bl	800665e <handle_line+0x116e>
        }

        s_pending_cmd = PENDING_BATTERY;
 8005dba:	4bc4      	ldr	r3, [pc, #784]	@ (80060cc <handle_line+0xbdc>)
 8005dbc:	2201      	movs	r2, #1
 8005dbe:	701a      	strb	r2, [r3, #0]
        s_pending_start_id = ANALOG_GetUpdateId();
 8005dc0:	f006 faea 	bl	800c398 <ANALOG_GetUpdateId>
 8005dc4:	0002      	movs	r2, r0
 8005dc6:	4bc3      	ldr	r3, [pc, #780]	@ (80060d4 <handle_line+0xbe4>)
 8005dc8:	601a      	str	r2, [r3, #0]
        ANALOG_RequestUpdate();
 8005dca:	f006 f969 	bl	800c0a0 <ANALOG_RequestUpdate>
        return;
 8005dce:	f000 fc46 	bl	800665e <handle_line+0x116e>
    }
    
    if (strcmp(line, "light") == 0)
 8005dd2:	4ac1      	ldr	r2, [pc, #772]	@ (80060d8 <handle_line+0xbe8>)
 8005dd4:	68fb      	ldr	r3, [r7, #12]
 8005dd6:	0011      	movs	r1, r2
 8005dd8:	0018      	movs	r0, r3
 8005dda:	f7fa f995 	bl	8000108 <strcmp>
 8005dde:	1e03      	subs	r3, r0, #0
 8005de0:	d115      	bne.n	8005e0e <handle_line+0x91e>
    {
        if (s_pending_cmd != PENDING_NONE)
 8005de2:	4bba      	ldr	r3, [pc, #744]	@ (80060cc <handle_line+0xbdc>)
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	2b00      	cmp	r3, #0
 8005de8:	d005      	beq.n	8005df6 <handle_line+0x906>
        {
            cdc_write_str("BUSY\r\n");
 8005dea:	4bb9      	ldr	r3, [pc, #740]	@ (80060d0 <handle_line+0xbe0>)
 8005dec:	0018      	movs	r0, r3
 8005dee:	f7ff fa47 	bl	8005280 <cdc_write_str>
            return;
 8005df2:	f000 fc34 	bl	800665e <handle_line+0x116e>
        }

        s_pending_cmd = PENDING_LIGHT;
 8005df6:	4bb5      	ldr	r3, [pc, #724]	@ (80060cc <handle_line+0xbdc>)
 8005df8:	2202      	movs	r2, #2
 8005dfa:	701a      	strb	r2, [r3, #0]
        s_pending_start_id = ANALOG_GetUpdateId();
 8005dfc:	f006 facc 	bl	800c398 <ANALOG_GetUpdateId>
 8005e00:	0002      	movs	r2, r0
 8005e02:	4bb4      	ldr	r3, [pc, #720]	@ (80060d4 <handle_line+0xbe4>)
 8005e04:	601a      	str	r2, [r3, #0]
        ANALOG_RequestUpdate();
 8005e06:	f006 f94b 	bl	800c0a0 <ANALOG_RequestUpdate>
        return;
 8005e0a:	f000 fc28 	bl	800665e <handle_line+0x116e>
    }

    if (strcmp(line, "button") == 0)
 8005e0e:	4ab3      	ldr	r2, [pc, #716]	@ (80060dc <handle_line+0xbec>)
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	0011      	movs	r1, r2
 8005e14:	0018      	movs	r0, r3
 8005e16:	f7fa f977 	bl	8000108 <strcmp>
 8005e1a:	1e03      	subs	r3, r0, #0
 8005e1c:	d137      	bne.n	8005e8e <handle_line+0x99e>
    {
        /* Pretaj stav tlaidiel B1, B2, BL (s konfigurovan v main.h) */
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8005e1e:	2530      	movs	r5, #48	@ 0x30
 8005e20:	35ff      	adds	r5, #255	@ 0xff
 8005e22:	2208      	movs	r2, #8
 8005e24:	18ab      	adds	r3, r5, r2
 8005e26:	19dc      	adds	r4, r3, r7
 8005e28:	23a0      	movs	r3, #160	@ 0xa0
 8005e2a:	05db      	lsls	r3, r3, #23
 8005e2c:	2101      	movs	r1, #1
 8005e2e:	0018      	movs	r0, r3
 8005e30:	f00b f8e4 	bl	8010ffc <HAL_GPIO_ReadPin>
 8005e34:	0003      	movs	r3, r0
 8005e36:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 8005e38:	2697      	movs	r6, #151	@ 0x97
 8005e3a:	0076      	lsls	r6, r6, #1
 8005e3c:	2208      	movs	r2, #8
 8005e3e:	18b3      	adds	r3, r6, r2
 8005e40:	19dc      	adds	r4, r3, r7
 8005e42:	23a0      	movs	r3, #160	@ 0xa0
 8005e44:	05db      	lsls	r3, r3, #23
 8005e46:	2104      	movs	r1, #4
 8005e48:	0018      	movs	r0, r3
 8005e4a:	f00b f8d7 	bl	8010ffc <HAL_GPIO_ReadPin>
 8005e4e:	0003      	movs	r3, r0
 8005e50:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 8005e52:	232e      	movs	r3, #46	@ 0x2e
 8005e54:	33ff      	adds	r3, #255	@ 0xff
 8005e56:	2208      	movs	r2, #8
 8005e58:	189b      	adds	r3, r3, r2
 8005e5a:	19dc      	adds	r4, r3, r7
 8005e5c:	4ba0      	ldr	r3, [pc, #640]	@ (80060e0 <handle_line+0xbf0>)
 8005e5e:	2108      	movs	r1, #8
 8005e60:	0018      	movs	r0, r3
 8005e62:	f00b f8cb 	bl	8010ffc <HAL_GPIO_ReadPin>
 8005e66:	0003      	movs	r3, r0
 8005e68:	7023      	strb	r3, [r4, #0]
        
        /* Vyp ako trojmiestne slo: B1B2BL (kad je 0 alebo 1) */
        cdc_writef("%u%u%u\r\n", (unsigned int)b1, (unsigned int)b2, (unsigned int)bl);
 8005e6a:	2208      	movs	r2, #8
 8005e6c:	18ab      	adds	r3, r5, r2
 8005e6e:	19db      	adds	r3, r3, r7
 8005e70:	7819      	ldrb	r1, [r3, #0]
 8005e72:	0010      	movs	r0, r2
 8005e74:	18b3      	adds	r3, r6, r2
 8005e76:	19db      	adds	r3, r3, r7
 8005e78:	781a      	ldrb	r2, [r3, #0]
 8005e7a:	232e      	movs	r3, #46	@ 0x2e
 8005e7c:	33ff      	adds	r3, #255	@ 0xff
 8005e7e:	181b      	adds	r3, r3, r0
 8005e80:	19db      	adds	r3, r3, r7
 8005e82:	781b      	ldrb	r3, [r3, #0]
 8005e84:	4897      	ldr	r0, [pc, #604]	@ (80060e4 <handle_line+0xbf4>)
 8005e86:	f7ff fa14 	bl	80052b2 <cdc_writef>
        return;
 8005e8a:	f000 fbe8 	bl	800665e <handle_line+0x116e>

    /* rtc : read or set date/time
     * Format: rtc <YY> <MM> <DD> <HH> <MM>
     * Read prints the same 5 fields (YY MM DD HH MM)
     */
    if (strncmp(line, "rtc", 3) == 0 || strncmp(line, "RTC", 3) == 0)
 8005e8e:	4996      	ldr	r1, [pc, #600]	@ (80060e8 <handle_line+0xbf8>)
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2203      	movs	r2, #3
 8005e94:	0018      	movs	r0, r3
 8005e96:	f01c faf5 	bl	8022484 <strncmp>
 8005e9a:	1e03      	subs	r3, r0, #0
 8005e9c:	d008      	beq.n	8005eb0 <handle_line+0x9c0>
 8005e9e:	4993      	ldr	r1, [pc, #588]	@ (80060ec <handle_line+0xbfc>)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2203      	movs	r2, #3
 8005ea4:	0018      	movs	r0, r3
 8005ea6:	f01c faed 	bl	8022484 <strncmp>
 8005eaa:	1e03      	subs	r3, r0, #0
 8005eac:	d000      	beq.n	8005eb0 <handle_line+0x9c0>
 8005eae:	e168      	b.n	8006182 <handle_line+0xc92>
    {
        if (strcmp(line, "rtc") == 0 || strcmp(line, "RTC") == 0)
 8005eb0:	4a8d      	ldr	r2, [pc, #564]	@ (80060e8 <handle_line+0xbf8>)
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	0011      	movs	r1, r2
 8005eb6:	0018      	movs	r0, r3
 8005eb8:	f7fa f926 	bl	8000108 <strcmp>
 8005ebc:	1e03      	subs	r3, r0, #0
 8005ebe:	d007      	beq.n	8005ed0 <handle_line+0x9e0>
 8005ec0:	4a8a      	ldr	r2, [pc, #552]	@ (80060ec <handle_line+0xbfc>)
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	0011      	movs	r1, r2
 8005ec6:	0018      	movs	r0, r3
 8005ec8:	f7fa f91e 	bl	8000108 <strcmp>
 8005ecc:	1e03      	subs	r3, r0, #0
 8005ece:	d157      	bne.n	8005f80 <handle_line+0xa90>
        {
            char dt[RTC_DATETIME_STRING_SIZE];
            if (RTC_ReadClock(dt) != HAL_OK)
 8005ed0:	2390      	movs	r3, #144	@ 0x90
 8005ed2:	2208      	movs	r2, #8
 8005ed4:	189b      	adds	r3, r3, r2
 8005ed6:	19db      	adds	r3, r3, r7
 8005ed8:	0018      	movs	r0, r3
 8005eda:	f007 fffd 	bl	800ded8 <RTC_ReadClock>
 8005ede:	1e03      	subs	r3, r0, #0
 8005ee0:	d008      	beq.n	8005ef4 <handle_line+0xa04>
            {
                dbg_led_blink(1);
 8005ee2:	2001      	movs	r0, #1
 8005ee4:	f7ff f988 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR rtc read\r\n");
 8005ee8:	4b81      	ldr	r3, [pc, #516]	@ (80060f0 <handle_line+0xc00>)
 8005eea:	0018      	movs	r0, r3
 8005eec:	f7ff f9c8 	bl	8005280 <cdc_write_str>
                return;
 8005ef0:	f000 fbb5 	bl	800665e <handle_line+0x116e>
            }

            int hh, mm, ss, yy, mo, dd;
            if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &hh, &mm, &ss, &yy, &mo, &dd) != 6)
 8005ef4:	2388      	movs	r3, #136	@ 0x88
 8005ef6:	2508      	movs	r5, #8
 8005ef8:	195b      	adds	r3, r3, r5
 8005efa:	19dc      	adds	r4, r3, r7
 8005efc:	238c      	movs	r3, #140	@ 0x8c
 8005efe:	195b      	adds	r3, r3, r5
 8005f00:	19da      	adds	r2, r3, r7
 8005f02:	497c      	ldr	r1, [pc, #496]	@ (80060f4 <handle_line+0xc04>)
 8005f04:	2390      	movs	r3, #144	@ 0x90
 8005f06:	195b      	adds	r3, r3, r5
 8005f08:	19d8      	adds	r0, r3, r7
 8005f0a:	2378      	movs	r3, #120	@ 0x78
 8005f0c:	195b      	adds	r3, r3, r5
 8005f0e:	19db      	adds	r3, r3, r7
 8005f10:	9303      	str	r3, [sp, #12]
 8005f12:	237c      	movs	r3, #124	@ 0x7c
 8005f14:	195b      	adds	r3, r3, r5
 8005f16:	19db      	adds	r3, r3, r7
 8005f18:	9302      	str	r3, [sp, #8]
 8005f1a:	2380      	movs	r3, #128	@ 0x80
 8005f1c:	195b      	adds	r3, r3, r5
 8005f1e:	19db      	adds	r3, r3, r7
 8005f20:	9301      	str	r3, [sp, #4]
 8005f22:	2384      	movs	r3, #132	@ 0x84
 8005f24:	195b      	adds	r3, r3, r5
 8005f26:	19db      	adds	r3, r3, r7
 8005f28:	9300      	str	r3, [sp, #0]
 8005f2a:	0023      	movs	r3, r4
 8005f2c:	f01c f9f0 	bl	8022310 <siscanf>
 8005f30:	0003      	movs	r3, r0
 8005f32:	2b06      	cmp	r3, #6
 8005f34:	d008      	beq.n	8005f48 <handle_line+0xa58>
            {
                dbg_led_blink(1);
 8005f36:	2001      	movs	r0, #1
 8005f38:	f7ff f95e 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR rtc parse\r\n");
 8005f3c:	4b6e      	ldr	r3, [pc, #440]	@ (80060f8 <handle_line+0xc08>)
 8005f3e:	0018      	movs	r0, r3
 8005f40:	f7ff f99e 	bl	8005280 <cdc_write_str>
                return;
 8005f44:	f000 fb8b 	bl	800665e <handle_line+0x116e>
            }

            cdc_writef("%02d %02d %02d %02d %02d\r\n", yy, mo, dd, hh, mm);
 8005f48:	2380      	movs	r3, #128	@ 0x80
 8005f4a:	2208      	movs	r2, #8
 8005f4c:	189b      	adds	r3, r3, r2
 8005f4e:	19db      	adds	r3, r3, r7
 8005f50:	6819      	ldr	r1, [r3, #0]
 8005f52:	2384      	movs	r3, #132	@ 0x84
 8005f54:	18fb      	adds	r3, r7, r3
 8005f56:	681c      	ldr	r4, [r3, #0]
 8005f58:	2380      	movs	r3, #128	@ 0x80
 8005f5a:	18fb      	adds	r3, r7, r3
 8005f5c:	681d      	ldr	r5, [r3, #0]
 8005f5e:	238c      	movs	r3, #140	@ 0x8c
 8005f60:	0010      	movs	r0, r2
 8005f62:	189b      	adds	r3, r3, r2
 8005f64:	19db      	adds	r3, r3, r7
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	2288      	movs	r2, #136	@ 0x88
 8005f6a:	1812      	adds	r2, r2, r0
 8005f6c:	19d2      	adds	r2, r2, r7
 8005f6e:	6812      	ldr	r2, [r2, #0]
 8005f70:	4862      	ldr	r0, [pc, #392]	@ (80060fc <handle_line+0xc0c>)
 8005f72:	9201      	str	r2, [sp, #4]
 8005f74:	9300      	str	r3, [sp, #0]
 8005f76:	002b      	movs	r3, r5
 8005f78:	0022      	movs	r2, r4
 8005f7a:	f7ff f99a 	bl	80052b2 <cdc_writef>
            return;
 8005f7e:	e36e      	b.n	800665e <handle_line+0x116e>
        }

        char *tok = strtok(line, " "); /* rtc */
 8005f80:	4a5f      	ldr	r2, [pc, #380]	@ (8006100 <handle_line+0xc10>)
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	0011      	movs	r1, r2
 8005f86:	0018      	movs	r0, r3
 8005f88:	f01c faac 	bl	80224e4 <strtok>
 8005f8c:	0003      	movs	r3, r0
 8005f8e:	22a2      	movs	r2, #162	@ 0xa2
 8005f90:	0052      	lsls	r2, r2, #1
 8005f92:	2608      	movs	r6, #8
 8005f94:	1992      	adds	r2, r2, r6
 8005f96:	19d2      	adds	r2, r2, r7
 8005f98:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_yy = strtok(NULL, " ");
 8005f9a:	4b59      	ldr	r3, [pc, #356]	@ (8006100 <handle_line+0xc10>)
 8005f9c:	0019      	movs	r1, r3
 8005f9e:	2000      	movs	r0, #0
 8005fa0:	f01c faa0 	bl	80224e4 <strtok>
 8005fa4:	0003      	movs	r3, r0
 8005fa6:	24a0      	movs	r4, #160	@ 0xa0
 8005fa8:	0064      	lsls	r4, r4, #1
 8005faa:	19a2      	adds	r2, r4, r6
 8005fac:	19d2      	adds	r2, r2, r7
 8005fae:	6013      	str	r3, [r2, #0]
        char *s_mo = strtok(NULL, " ");
 8005fb0:	4b53      	ldr	r3, [pc, #332]	@ (8006100 <handle_line+0xc10>)
 8005fb2:	0019      	movs	r1, r3
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	f01c fa95 	bl	80224e4 <strtok>
 8005fba:	0003      	movs	r3, r0
 8005fbc:	259e      	movs	r5, #158	@ 0x9e
 8005fbe:	006d      	lsls	r5, r5, #1
 8005fc0:	19aa      	adds	r2, r5, r6
 8005fc2:	19d2      	adds	r2, r2, r7
 8005fc4:	6013      	str	r3, [r2, #0]
        char *s_dd = strtok(NULL, " ");
 8005fc6:	4b4e      	ldr	r3, [pc, #312]	@ (8006100 <handle_line+0xc10>)
 8005fc8:	0019      	movs	r1, r3
 8005fca:	2000      	movs	r0, #0
 8005fcc:	f01c fa8a 	bl	80224e4 <strtok>
 8005fd0:	0003      	movs	r3, r0
 8005fd2:	269c      	movs	r6, #156	@ 0x9c
 8005fd4:	0076      	lsls	r6, r6, #1
 8005fd6:	2108      	movs	r1, #8
 8005fd8:	1870      	adds	r0, r6, r1
 8005fda:	19c2      	adds	r2, r0, r7
 8005fdc:	6013      	str	r3, [r2, #0]
        char *s_hh = strtok(NULL, " ");
 8005fde:	4b48      	ldr	r3, [pc, #288]	@ (8006100 <handle_line+0xc10>)
 8005fe0:	0019      	movs	r1, r3
 8005fe2:	2000      	movs	r0, #0
 8005fe4:	f01c fa7e 	bl	80224e4 <strtok>
 8005fe8:	0003      	movs	r3, r0
 8005fea:	229a      	movs	r2, #154	@ 0x9a
 8005fec:	0052      	lsls	r2, r2, #1
 8005fee:	2108      	movs	r1, #8
 8005ff0:	1850      	adds	r0, r2, r1
 8005ff2:	19c1      	adds	r1, r0, r7
 8005ff4:	600b      	str	r3, [r1, #0]
        char *s_mm = strtok(NULL, " ");
 8005ff6:	4b42      	ldr	r3, [pc, #264]	@ (8006100 <handle_line+0xc10>)
 8005ff8:	0019      	movs	r1, r3
 8005ffa:	2000      	movs	r0, #0
 8005ffc:	f01c fa72 	bl	80224e4 <strtok>
 8006000:	0003      	movs	r3, r0
 8006002:	2198      	movs	r1, #152	@ 0x98
 8006004:	0049      	lsls	r1, r1, #1
 8006006:	2208      	movs	r2, #8
 8006008:	1889      	adds	r1, r1, r2
 800600a:	19c8      	adds	r0, r1, r7
 800600c:	6003      	str	r3, [r0, #0]

        uint8_t yy, mo, dd, hh, mm;
        if (!parse_u8(s_yy, 99, &yy) ||
 800600e:	20c7      	movs	r0, #199	@ 0xc7
 8006010:	0013      	movs	r3, r2
 8006012:	18c2      	adds	r2, r0, r3
 8006014:	19d2      	adds	r2, r2, r7
 8006016:	18e1      	adds	r1, r4, r3
 8006018:	19c8      	adds	r0, r1, r7
 800601a:	6803      	ldr	r3, [r0, #0]
 800601c:	2163      	movs	r1, #99	@ 0x63
 800601e:	0018      	movs	r0, r3
 8006020:	f7ff f9f2 	bl	8005408 <parse_u8>
 8006024:	1e03      	subs	r3, r0, #0
 8006026:	d040      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006028:	24c6      	movs	r4, #198	@ 0xc6
 800602a:	2308      	movs	r3, #8
 800602c:	18e2      	adds	r2, r4, r3
 800602e:	19d2      	adds	r2, r2, r7
 8006030:	18e9      	adds	r1, r5, r3
 8006032:	19c8      	adds	r0, r1, r7
 8006034:	6803      	ldr	r3, [r0, #0]
 8006036:	210c      	movs	r1, #12
 8006038:	0018      	movs	r0, r3
 800603a:	f7ff f9e5 	bl	8005408 <parse_u8>
 800603e:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_yy, 99, &yy) ||
 8006040:	d033      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006042:	2508      	movs	r5, #8
 8006044:	1963      	adds	r3, r4, r5
 8006046:	19db      	adds	r3, r3, r7
 8006048:	781b      	ldrb	r3, [r3, #0]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d02d      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 800604e:	24c5      	movs	r4, #197	@ 0xc5
 8006050:	1963      	adds	r3, r4, r5
 8006052:	19da      	adds	r2, r3, r7
 8006054:	1973      	adds	r3, r6, r5
 8006056:	19d8      	adds	r0, r3, r7
 8006058:	6803      	ldr	r3, [r0, #0]
 800605a:	211f      	movs	r1, #31
 800605c:	0018      	movs	r0, r3
 800605e:	f7ff f9d3 	bl	8005408 <parse_u8>
 8006062:	1e03      	subs	r3, r0, #0
            !parse_u8(s_mo, 12, &mo) || mo == 0 ||
 8006064:	d021      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 8006066:	1963      	adds	r3, r4, r5
 8006068:	19db      	adds	r3, r3, r7
 800606a:	781b      	ldrb	r3, [r3, #0]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d01c      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_hh, 23, &hh) ||
 8006070:	20c4      	movs	r0, #196	@ 0xc4
 8006072:	1943      	adds	r3, r0, r5
 8006074:	19da      	adds	r2, r3, r7
 8006076:	239a      	movs	r3, #154	@ 0x9a
 8006078:	005b      	lsls	r3, r3, #1
 800607a:	002c      	movs	r4, r5
 800607c:	195b      	adds	r3, r3, r5
 800607e:	19db      	adds	r3, r3, r7
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	2117      	movs	r1, #23
 8006084:	0018      	movs	r0, r3
 8006086:	f7ff f9bf 	bl	8005408 <parse_u8>
 800608a:	1e03      	subs	r3, r0, #0
            !parse_u8(s_dd, 31, &dd) || dd == 0 ||
 800608c:	d00d      	beq.n	80060aa <handle_line+0xbba>
            !parse_u8(s_mm, 59, &mm))
 800608e:	23c3      	movs	r3, #195	@ 0xc3
 8006090:	191b      	adds	r3, r3, r4
 8006092:	19da      	adds	r2, r3, r7
 8006094:	2198      	movs	r1, #152	@ 0x98
 8006096:	0049      	lsls	r1, r1, #1
 8006098:	190b      	adds	r3, r1, r4
 800609a:	19db      	adds	r3, r3, r7
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	213b      	movs	r1, #59	@ 0x3b
 80060a0:	0018      	movs	r0, r3
 80060a2:	f7ff f9b1 	bl	8005408 <parse_u8>
 80060a6:	1e03      	subs	r3, r0, #0
            !parse_u8(s_hh, 23, &hh) ||
 80060a8:	d12e      	bne.n	8006108 <handle_line+0xc18>
        {
            dbg_led_blink(1);
 80060aa:	2001      	movs	r0, #1
 80060ac:	f7ff f8a4 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: rtc <YY> <MM> <DD> <HH> <MM>\r\n");
 80060b0:	4b14      	ldr	r3, [pc, #80]	@ (8006104 <handle_line+0xc14>)
 80060b2:	0018      	movs	r0, r3
 80060b4:	f7ff f8e4 	bl	8005280 <cdc_write_str>
            return;
 80060b8:	e2d1      	b.n	800665e <handle_line+0x116e>
 80060ba:	46c0      	nop			@ (mov r8, r8)
 80060bc:	08026684 	.word	0x08026684
 80060c0:	0802669c 	.word	0x0802669c
 80060c4:	0802640c 	.word	0x0802640c
 80060c8:	080266a8 	.word	0x080266a8
 80060cc:	2000091c 	.word	0x2000091c
 80060d0:	080266b0 	.word	0x080266b0
 80060d4:	20000920 	.word	0x20000920
 80060d8:	080266b8 	.word	0x080266b8
 80060dc:	080266c0 	.word	0x080266c0
 80060e0:	50001400 	.word	0x50001400
 80060e4:	080266c8 	.word	0x080266c8
 80060e8:	080266d4 	.word	0x080266d4
 80060ec:	080266d8 	.word	0x080266d8
 80060f0:	080266dc 	.word	0x080266dc
 80060f4:	080266ec 	.word	0x080266ec
 80060f8:	0802670c 	.word	0x0802670c
 80060fc:	0802671c 	.word	0x0802671c
 8006100:	080263dc 	.word	0x080263dc
 8006104:	08026738 	.word	0x08026738
        }

        char buf[RTC_DATETIME_STRING_SIZE];
        /* seconds set to 00 */
        snprintf(buf, sizeof(buf), "%02u:%02u:00_%02u.%02u.%02u", hh, mm, yy, mo, dd);
 8006108:	23c4      	movs	r3, #196	@ 0xc4
 800610a:	2208      	movs	r2, #8
 800610c:	189b      	adds	r3, r3, r2
 800610e:	19db      	adds	r3, r3, r7
 8006110:	781b      	ldrb	r3, [r3, #0]
 8006112:	001e      	movs	r6, r3
 8006114:	23c3      	movs	r3, #195	@ 0xc3
 8006116:	189b      	adds	r3, r3, r2
 8006118:	19db      	adds	r3, r3, r7
 800611a:	781b      	ldrb	r3, [r3, #0]
 800611c:	0019      	movs	r1, r3
 800611e:	23c7      	movs	r3, #199	@ 0xc7
 8006120:	189b      	adds	r3, r3, r2
 8006122:	19db      	adds	r3, r3, r7
 8006124:	781b      	ldrb	r3, [r3, #0]
 8006126:	001c      	movs	r4, r3
 8006128:	23c6      	movs	r3, #198	@ 0xc6
 800612a:	189b      	adds	r3, r3, r2
 800612c:	19db      	adds	r3, r3, r7
 800612e:	781b      	ldrb	r3, [r3, #0]
 8006130:	001d      	movs	r5, r3
 8006132:	23c5      	movs	r3, #197	@ 0xc5
 8006134:	189b      	adds	r3, r3, r2
 8006136:	19db      	adds	r3, r3, r7
 8006138:	781b      	ldrb	r3, [r3, #0]
 800613a:	48db      	ldr	r0, [pc, #876]	@ (80064a8 <handle_line+0xfb8>)
 800613c:	4684      	mov	ip, r0
 800613e:	20a8      	movs	r0, #168	@ 0xa8
 8006140:	1880      	adds	r0, r0, r2
 8006142:	19c0      	adds	r0, r0, r7
 8006144:	9303      	str	r3, [sp, #12]
 8006146:	9502      	str	r5, [sp, #8]
 8006148:	9401      	str	r4, [sp, #4]
 800614a:	9100      	str	r1, [sp, #0]
 800614c:	0033      	movs	r3, r6
 800614e:	4662      	mov	r2, ip
 8006150:	2118      	movs	r1, #24
 8006152:	f01c f885 	bl	8022260 <sniprintf>

        if (RTC_SetClock(buf) != HAL_OK)
 8006156:	20a8      	movs	r0, #168	@ 0xa8
 8006158:	2208      	movs	r2, #8
 800615a:	1883      	adds	r3, r0, r2
 800615c:	19db      	adds	r3, r3, r7
 800615e:	0018      	movs	r0, r3
 8006160:	f007 ff0c 	bl	800df7c <RTC_SetClock>
 8006164:	1e03      	subs	r3, r0, #0
 8006166:	d007      	beq.n	8006178 <handle_line+0xc88>
        {
            dbg_led_blink(1);
 8006168:	2001      	movs	r0, #1
 800616a:	f7ff f845 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR rtc set\r\n");
 800616e:	4bcf      	ldr	r3, [pc, #828]	@ (80064ac <handle_line+0xfbc>)
 8006170:	0018      	movs	r0, r3
 8006172:	f7ff f885 	bl	8005280 <cdc_write_str>
            return;
 8006176:	e272      	b.n	800665e <handle_line+0x116e>
        }

        cdc_write_str("OK\r\n");
 8006178:	4bcd      	ldr	r3, [pc, #820]	@ (80064b0 <handle_line+0xfc0>)
 800617a:	0018      	movs	r0, r3
 800617c:	f7ff f880 	bl	8005280 <cdc_write_str>
        return;
 8006180:	e26d      	b.n	800665e <handle_line+0x116e>
    }

    /* BEEP <freq> <volume0-50> <time_s> */
    if (strncmp(line, "BEEP", 4) == 0 || strncmp(line, "beep", 4) == 0)
 8006182:	49cc      	ldr	r1, [pc, #816]	@ (80064b4 <handle_line+0xfc4>)
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2204      	movs	r2, #4
 8006188:	0018      	movs	r0, r3
 800618a:	f01c f97b 	bl	8022484 <strncmp>
 800618e:	1e03      	subs	r3, r0, #0
 8006190:	d008      	beq.n	80061a4 <handle_line+0xcb4>
 8006192:	49c9      	ldr	r1, [pc, #804]	@ (80064b8 <handle_line+0xfc8>)
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2204      	movs	r2, #4
 8006198:	0018      	movs	r0, r3
 800619a:	f01c f973 	bl	8022484 <strncmp>
 800619e:	1e03      	subs	r3, r0, #0
 80061a0:	d000      	beq.n	80061a4 <handle_line+0xcb4>
 80061a2:	e0ce      	b.n	8006342 <handle_line+0xe52>
    {
        if (strcmp(line, "BEEP") == 0 || strcmp(line, "beep") == 0)
 80061a4:	4ac3      	ldr	r2, [pc, #780]	@ (80064b4 <handle_line+0xfc4>)
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	0011      	movs	r1, r2
 80061aa:	0018      	movs	r0, r3
 80061ac:	f7f9 ffac 	bl	8000108 <strcmp>
 80061b0:	1e03      	subs	r3, r0, #0
 80061b2:	d007      	beq.n	80061c4 <handle_line+0xcd4>
 80061b4:	4ac0      	ldr	r2, [pc, #768]	@ (80064b8 <handle_line+0xfc8>)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	0011      	movs	r1, r2
 80061ba:	0018      	movs	r0, r3
 80061bc:	f7f9 ffa4 	bl	8000108 <strcmp>
 80061c0:	1e03      	subs	r3, r0, #0
 80061c2:	d107      	bne.n	80061d4 <handle_line+0xce4>
        {
            dbg_led_blink(1);
 80061c4:	2001      	movs	r0, #1
 80061c6:	f7ff f817 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: BEEP <freq_hz> <volume0-50> <time_s>\r\n");
 80061ca:	4bbc      	ldr	r3, [pc, #752]	@ (80064bc <handle_line+0xfcc>)
 80061cc:	0018      	movs	r0, r3
 80061ce:	f7ff f857 	bl	8005280 <cdc_write_str>
            return;
 80061d2:	e244      	b.n	800665e <handle_line+0x116e>
        }

        char *tok = strtok(line, " "); /* BEEP */
 80061d4:	4aba      	ldr	r2, [pc, #744]	@ (80064c0 <handle_line+0xfd0>)
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	0011      	movs	r1, r2
 80061da:	0018      	movs	r0, r3
 80061dc:	f01c f982 	bl	80224e4 <strtok>
 80061e0:	0003      	movs	r3, r0
 80061e2:	22ac      	movs	r2, #172	@ 0xac
 80061e4:	0052      	lsls	r2, r2, #1
 80061e6:	2508      	movs	r5, #8
 80061e8:	1952      	adds	r2, r2, r5
 80061ea:	19d2      	adds	r2, r2, r7
 80061ec:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_f = strtok(NULL, " ");
 80061ee:	4bb4      	ldr	r3, [pc, #720]	@ (80064c0 <handle_line+0xfd0>)
 80061f0:	0019      	movs	r1, r3
 80061f2:	2000      	movs	r0, #0
 80061f4:	f01c f976 	bl	80224e4 <strtok>
 80061f8:	0003      	movs	r3, r0
 80061fa:	24aa      	movs	r4, #170	@ 0xaa
 80061fc:	0064      	lsls	r4, r4, #1
 80061fe:	1962      	adds	r2, r4, r5
 8006200:	19d2      	adds	r2, r2, r7
 8006202:	6013      	str	r3, [r2, #0]
        char *s_v = strtok(NULL, " ");
 8006204:	4bae      	ldr	r3, [pc, #696]	@ (80064c0 <handle_line+0xfd0>)
 8006206:	0019      	movs	r1, r3
 8006208:	2000      	movs	r0, #0
 800620a:	f01c f96b 	bl	80224e4 <strtok>
 800620e:	0003      	movs	r3, r0
 8006210:	22a8      	movs	r2, #168	@ 0xa8
 8006212:	0052      	lsls	r2, r2, #1
 8006214:	1952      	adds	r2, r2, r5
 8006216:	19d2      	adds	r2, r2, r7
 8006218:	6013      	str	r3, [r2, #0]
        char *s_t = strtok(NULL, " ");
 800621a:	4ba9      	ldr	r3, [pc, #676]	@ (80064c0 <handle_line+0xfd0>)
 800621c:	0019      	movs	r1, r3
 800621e:	2000      	movs	r0, #0
 8006220:	f01c f960 	bl	80224e4 <strtok>
 8006224:	0003      	movs	r3, r0
 8006226:	22a6      	movs	r2, #166	@ 0xa6
 8006228:	0052      	lsls	r2, r2, #1
 800622a:	0029      	movs	r1, r5
 800622c:	1852      	adds	r2, r2, r1
 800622e:	19d2      	adds	r2, r2, r7
 8006230:	6013      	str	r3, [r2, #0]

        uint8_t volume = 0;
 8006232:	4ba4      	ldr	r3, [pc, #656]	@ (80064c4 <handle_line+0xfd4>)
 8006234:	22c0      	movs	r2, #192	@ 0xc0
 8006236:	0052      	lsls	r2, r2, #1
 8006238:	189b      	adds	r3, r3, r2
 800623a:	2208      	movs	r2, #8
 800623c:	4694      	mov	ip, r2
 800623e:	44bc      	add	ip, r7
 8006240:	4463      	add	r3, ip
 8006242:	2200      	movs	r2, #0
 8006244:	701a      	strb	r2, [r3, #0]
        float time_s = 0.0f;
 8006246:	2300      	movs	r3, #0
 8006248:	67bb      	str	r3, [r7, #120]	@ 0x78
        char *endp = NULL;
 800624a:	2300      	movs	r3, #0
 800624c:	677b      	str	r3, [r7, #116]	@ 0x74
        unsigned long freq_ul = strtoul(s_f ? s_f : "", &endp, 10);
 800624e:	1863      	adds	r3, r4, r1
 8006250:	19db      	adds	r3, r3, r7
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d003      	beq.n	8006260 <handle_line+0xd70>
 8006258:	1863      	adds	r3, r4, r1
 800625a:	19db      	adds	r3, r3, r7
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	e000      	b.n	8006262 <handle_line+0xd72>
 8006260:	4b99      	ldr	r3, [pc, #612]	@ (80064c8 <handle_line+0xfd8>)
 8006262:	226c      	movs	r2, #108	@ 0x6c
 8006264:	2408      	movs	r4, #8
 8006266:	1912      	adds	r2, r2, r4
 8006268:	19d1      	adds	r1, r2, r7
 800626a:	220a      	movs	r2, #10
 800626c:	0018      	movs	r0, r3
 800626e:	f01b f8ab 	bl	80213c8 <strtoul>
 8006272:	0003      	movs	r3, r0
 8006274:	22a4      	movs	r2, #164	@ 0xa4
 8006276:	0052      	lsls	r2, r2, #1
 8006278:	0021      	movs	r1, r4
 800627a:	1852      	adds	r2, r2, r1
 800627c:	19d2      	adds	r2, r2, r7
 800627e:	6013      	str	r3, [r2, #0]
        if (endp == (s_f ? s_f : "") || (endp && *endp != '\0') || freq_ul == 0 || freq_ul > 50000UL ||
 8006280:	22aa      	movs	r2, #170	@ 0xaa
 8006282:	0052      	lsls	r2, r2, #1
 8006284:	1853      	adds	r3, r2, r1
 8006286:	19db      	adds	r3, r3, r7
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	d003      	beq.n	8006296 <handle_line+0xda6>
 800628e:	1853      	adds	r3, r2, r1
 8006290:	19db      	adds	r3, r3, r7
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	e000      	b.n	8006298 <handle_line+0xda8>
 8006296:	4b8c      	ldr	r3, [pc, #560]	@ (80064c8 <handle_line+0xfd8>)
 8006298:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800629a:	4293      	cmp	r3, r2
 800629c:	d030      	beq.n	8006300 <handle_line+0xe10>
 800629e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d003      	beq.n	80062ac <handle_line+0xdbc>
 80062a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80062a6:	781b      	ldrb	r3, [r3, #0]
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d129      	bne.n	8006300 <handle_line+0xe10>
 80062ac:	22a4      	movs	r2, #164	@ 0xa4
 80062ae:	0052      	lsls	r2, r2, #1
 80062b0:	2408      	movs	r4, #8
 80062b2:	1913      	adds	r3, r2, r4
 80062b4:	19db      	adds	r3, r3, r7
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d021      	beq.n	8006300 <handle_line+0xe10>
 80062bc:	1913      	adds	r3, r2, r4
 80062be:	19db      	adds	r3, r3, r7
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	4a82      	ldr	r2, [pc, #520]	@ (80064cc <handle_line+0xfdc>)
 80062c4:	4293      	cmp	r3, r2
 80062c6:	d81b      	bhi.n	8006300 <handle_line+0xe10>
            !parse_u8(s_v, 50, &volume) ||
 80062c8:	2377      	movs	r3, #119	@ 0x77
 80062ca:	191b      	adds	r3, r3, r4
 80062cc:	19da      	adds	r2, r3, r7
 80062ce:	23a8      	movs	r3, #168	@ 0xa8
 80062d0:	005b      	lsls	r3, r3, #1
 80062d2:	191b      	adds	r3, r3, r4
 80062d4:	19db      	adds	r3, r3, r7
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	2132      	movs	r1, #50	@ 0x32
 80062da:	0018      	movs	r0, r3
 80062dc:	f7ff f894 	bl	8005408 <parse_u8>
 80062e0:	1e03      	subs	r3, r0, #0
        if (endp == (s_f ? s_f : "") || (endp && *endp != '\0') || freq_ul == 0 || freq_ul > 50000UL ||
 80062e2:	d00d      	beq.n	8006300 <handle_line+0xe10>
            !parse_f32(s_t, 0.0f, 3600.0f, &time_s))
 80062e4:	2370      	movs	r3, #112	@ 0x70
 80062e6:	191b      	adds	r3, r3, r4
 80062e8:	19db      	adds	r3, r3, r7
 80062ea:	4a79      	ldr	r2, [pc, #484]	@ (80064d0 <handle_line+0xfe0>)
 80062ec:	2100      	movs	r1, #0
 80062ee:	20a6      	movs	r0, #166	@ 0xa6
 80062f0:	0040      	lsls	r0, r0, #1
 80062f2:	1900      	adds	r0, r0, r4
 80062f4:	19c0      	adds	r0, r0, r7
 80062f6:	6800      	ldr	r0, [r0, #0]
 80062f8:	f7ff f8c0 	bl	800547c <parse_f32>
 80062fc:	1e03      	subs	r3, r0, #0
            !parse_u8(s_v, 50, &volume) ||
 80062fe:	d107      	bne.n	8006310 <handle_line+0xe20>
        {
            dbg_led_blink(1);
 8006300:	2001      	movs	r0, #1
 8006302:	f7fe ff79 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: BEEP <freq_hz> <volume0-50> <time_s>\r\n");
 8006306:	4b6d      	ldr	r3, [pc, #436]	@ (80064bc <handle_line+0xfcc>)
 8006308:	0018      	movs	r0, r3
 800630a:	f7fe ffb9 	bl	8005280 <cdc_write_str>
            return;
 800630e:	e1a6      	b.n	800665e <handle_line+0x116e>
        }

        BEEP((uint16_t)freq_ul, volume, time_s);
 8006310:	23a4      	movs	r3, #164	@ 0xa4
 8006312:	005b      	lsls	r3, r3, #1
 8006314:	2208      	movs	r2, #8
 8006316:	189b      	adds	r3, r3, r2
 8006318:	19db      	adds	r3, r3, r7
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	b298      	uxth	r0, r3
 800631e:	4b69      	ldr	r3, [pc, #420]	@ (80064c4 <handle_line+0xfd4>)
 8006320:	22c0      	movs	r2, #192	@ 0xc0
 8006322:	0052      	lsls	r2, r2, #1
 8006324:	189b      	adds	r3, r3, r2
 8006326:	2208      	movs	r2, #8
 8006328:	4694      	mov	ip, r2
 800632a:	44bc      	add	ip, r7
 800632c:	4463      	add	r3, ip
 800632e:	781b      	ldrb	r3, [r3, #0]
 8006330:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8006332:	0019      	movs	r1, r3
 8006334:	f005 fd62 	bl	800bdfc <BEEP>
        cdc_write_str("OK\r\n");
 8006338:	4b5d      	ldr	r3, [pc, #372]	@ (80064b0 <handle_line+0xfc0>)
 800633a:	0018      	movs	r0, r3
 800633c:	f7fe ffa0 	bl	8005280 <cdc_write_str>
        return;
 8006340:	e18d      	b.n	800665e <handle_line+0x116e>
    }

    /* alarm <HH> <MM> <duration_s> ; alarm -> read current */
    if (strncmp(line, "alarm", 5) == 0 || strncmp(line, "ALARM", 5) == 0)
 8006342:	4964      	ldr	r1, [pc, #400]	@ (80064d4 <handle_line+0xfe4>)
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	2205      	movs	r2, #5
 8006348:	0018      	movs	r0, r3
 800634a:	f01c f89b 	bl	8022484 <strncmp>
 800634e:	1e03      	subs	r3, r0, #0
 8006350:	d008      	beq.n	8006364 <handle_line+0xe74>
 8006352:	4961      	ldr	r1, [pc, #388]	@ (80064d8 <handle_line+0xfe8>)
 8006354:	68fb      	ldr	r3, [r7, #12]
 8006356:	2205      	movs	r2, #5
 8006358:	0018      	movs	r0, r3
 800635a:	f01c f893 	bl	8022484 <strncmp>
 800635e:	1e03      	subs	r3, r0, #0
 8006360:	d000      	beq.n	8006364 <handle_line+0xe74>
 8006362:	e12a      	b.n	80065ba <handle_line+0x10ca>
    {
        /* read */
        if (strcmp(line, "alarm") == 0 || strcmp(line, "ALARM") == 0)
 8006364:	4a5b      	ldr	r2, [pc, #364]	@ (80064d4 <handle_line+0xfe4>)
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	0011      	movs	r1, r2
 800636a:	0018      	movs	r0, r3
 800636c:	f7f9 fecc 	bl	8000108 <strcmp>
 8006370:	1e03      	subs	r3, r0, #0
 8006372:	d007      	beq.n	8006384 <handle_line+0xe94>
 8006374:	4a58      	ldr	r2, [pc, #352]	@ (80064d8 <handle_line+0xfe8>)
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	0011      	movs	r1, r2
 800637a:	0018      	movs	r0, r3
 800637c:	f7f9 fec4 	bl	8000108 <strcmp>
 8006380:	1e03      	subs	r3, r0, #0
 8006382:	d139      	bne.n	80063f8 <handle_line+0xf08>
        {
            uint8_t hh, mm, dur;
            if (RTC_GetDailyAlarm(&hh, &mm, &dur) != HAL_OK)
 8006384:	2361      	movs	r3, #97	@ 0x61
 8006386:	2008      	movs	r0, #8
 8006388:	181b      	adds	r3, r3, r0
 800638a:	19da      	adds	r2, r3, r7
 800638c:	2362      	movs	r3, #98	@ 0x62
 800638e:	181b      	adds	r3, r3, r0
 8006390:	19d9      	adds	r1, r3, r7
 8006392:	2363      	movs	r3, #99	@ 0x63
 8006394:	181b      	adds	r3, r3, r0
 8006396:	19db      	adds	r3, r3, r7
 8006398:	0018      	movs	r0, r3
 800639a:	f008 f80f 	bl	800e3bc <RTC_GetDailyAlarm>
 800639e:	1e03      	subs	r3, r0, #0
 80063a0:	d007      	beq.n	80063b2 <handle_line+0xec2>
            {
                dbg_led_blink(1);
 80063a2:	2001      	movs	r0, #1
 80063a4:	f7fe ff28 	bl	80051f8 <dbg_led_blink>
                cdc_write_str("ERR alarm not set\r\n");
 80063a8:	4b4c      	ldr	r3, [pc, #304]	@ (80064dc <handle_line+0xfec>)
 80063aa:	0018      	movs	r0, r3
 80063ac:	f7fe ff68 	bl	8005280 <cdc_write_str>
                return;
 80063b0:	e155      	b.n	800665e <handle_line+0x116e>
            }
            cdc_writef("%02u %02u %u %u\r\n", hh, mm, dur, (unsigned int)RTC_AlarmTrigger);
 80063b2:	4b4b      	ldr	r3, [pc, #300]	@ (80064e0 <handle_line+0xff0>)
 80063b4:	20c0      	movs	r0, #192	@ 0xc0
 80063b6:	0040      	lsls	r0, r0, #1
 80063b8:	181b      	adds	r3, r3, r0
 80063ba:	2208      	movs	r2, #8
 80063bc:	4694      	mov	ip, r2
 80063be:	44bc      	add	ip, r7
 80063c0:	4463      	add	r3, ip
 80063c2:	781b      	ldrb	r3, [r3, #0]
 80063c4:	0019      	movs	r1, r3
 80063c6:	4b47      	ldr	r3, [pc, #284]	@ (80064e4 <handle_line+0xff4>)
 80063c8:	181b      	adds	r3, r3, r0
 80063ca:	2208      	movs	r2, #8
 80063cc:	4694      	mov	ip, r2
 80063ce:	44bc      	add	ip, r7
 80063d0:	4463      	add	r3, ip
 80063d2:	781b      	ldrb	r3, [r3, #0]
 80063d4:	001a      	movs	r2, r3
 80063d6:	4b44      	ldr	r3, [pc, #272]	@ (80064e8 <handle_line+0xff8>)
 80063d8:	181b      	adds	r3, r3, r0
 80063da:	2008      	movs	r0, #8
 80063dc:	4684      	mov	ip, r0
 80063de:	44bc      	add	ip, r7
 80063e0:	4463      	add	r3, ip
 80063e2:	781b      	ldrb	r3, [r3, #0]
 80063e4:	001c      	movs	r4, r3
 80063e6:	4b41      	ldr	r3, [pc, #260]	@ (80064ec <handle_line+0xffc>)
 80063e8:	781b      	ldrb	r3, [r3, #0]
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	4840      	ldr	r0, [pc, #256]	@ (80064f0 <handle_line+0x1000>)
 80063ee:	9300      	str	r3, [sp, #0]
 80063f0:	0023      	movs	r3, r4
 80063f2:	f7fe ff5e 	bl	80052b2 <cdc_writef>
            return;
 80063f6:	e132      	b.n	800665e <handle_line+0x116e>
        }

        char *tok = strtok(line, " "); /* alarm */
 80063f8:	4a31      	ldr	r2, [pc, #196]	@ (80064c0 <handle_line+0xfd0>)
 80063fa:	68fb      	ldr	r3, [r7, #12]
 80063fc:	0011      	movs	r1, r2
 80063fe:	0018      	movs	r0, r3
 8006400:	f01c f870 	bl	80224e4 <strtok>
 8006404:	0003      	movs	r3, r0
 8006406:	22b8      	movs	r2, #184	@ 0xb8
 8006408:	0052      	lsls	r2, r2, #1
 800640a:	2608      	movs	r6, #8
 800640c:	1992      	adds	r2, r2, r6
 800640e:	19d2      	adds	r2, r2, r7
 8006410:	6013      	str	r3, [r2, #0]
        (void)tok;
        char *s_hh = strtok(NULL, " ");
 8006412:	4b2b      	ldr	r3, [pc, #172]	@ (80064c0 <handle_line+0xfd0>)
 8006414:	0019      	movs	r1, r3
 8006416:	2000      	movs	r0, #0
 8006418:	f01c f864 	bl	80224e4 <strtok>
 800641c:	0003      	movs	r3, r0
 800641e:	24b6      	movs	r4, #182	@ 0xb6
 8006420:	0064      	lsls	r4, r4, #1
 8006422:	19a2      	adds	r2, r4, r6
 8006424:	19d2      	adds	r2, r2, r7
 8006426:	6013      	str	r3, [r2, #0]
        char *s_mm = strtok(NULL, " ");
 8006428:	4b25      	ldr	r3, [pc, #148]	@ (80064c0 <handle_line+0xfd0>)
 800642a:	0019      	movs	r1, r3
 800642c:	2000      	movs	r0, #0
 800642e:	f01c f859 	bl	80224e4 <strtok>
 8006432:	0003      	movs	r3, r0
 8006434:	25b4      	movs	r5, #180	@ 0xb4
 8006436:	006d      	lsls	r5, r5, #1
 8006438:	19aa      	adds	r2, r5, r6
 800643a:	19d2      	adds	r2, r2, r7
 800643c:	6013      	str	r3, [r2, #0]
        char *s_dur = strtok(NULL, " ");
 800643e:	4b20      	ldr	r3, [pc, #128]	@ (80064c0 <handle_line+0xfd0>)
 8006440:	0019      	movs	r1, r3
 8006442:	2000      	movs	r0, #0
 8006444:	f01c f84e 	bl	80224e4 <strtok>
 8006448:	0003      	movs	r3, r0
 800644a:	26b2      	movs	r6, #178	@ 0xb2
 800644c:	0076      	lsls	r6, r6, #1
 800644e:	2108      	movs	r1, #8
 8006450:	1872      	adds	r2, r6, r1
 8006452:	19d2      	adds	r2, r2, r7
 8006454:	6013      	str	r3, [r2, #0]

        uint8_t hh, mm;
        uint8_t dur_u8;
        char *endp = NULL;
 8006456:	2300      	movs	r3, #0
 8006458:	66fb      	str	r3, [r7, #108]	@ 0x6c
        if (!parse_u8(s_hh, 23, &hh) ||
 800645a:	236b      	movs	r3, #107	@ 0x6b
 800645c:	185b      	adds	r3, r3, r1
 800645e:	19da      	adds	r2, r3, r7
 8006460:	1863      	adds	r3, r4, r1
 8006462:	19db      	adds	r3, r3, r7
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	2117      	movs	r1, #23
 8006468:	0018      	movs	r0, r3
 800646a:	f7fe ffcd 	bl	8005408 <parse_u8>
 800646e:	1e03      	subs	r3, r0, #0
 8006470:	d011      	beq.n	8006496 <handle_line+0xfa6>
            !parse_u8(s_mm, 59, &mm) ||
 8006472:	236a      	movs	r3, #106	@ 0x6a
 8006474:	2408      	movs	r4, #8
 8006476:	191b      	adds	r3, r3, r4
 8006478:	19da      	adds	r2, r3, r7
 800647a:	192b      	adds	r3, r5, r4
 800647c:	19db      	adds	r3, r3, r7
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	213b      	movs	r1, #59	@ 0x3b
 8006482:	0018      	movs	r0, r3
 8006484:	f7fe ffc0 	bl	8005408 <parse_u8>
 8006488:	1e03      	subs	r3, r0, #0
        if (!parse_u8(s_hh, 23, &hh) ||
 800648a:	d004      	beq.n	8006496 <handle_line+0xfa6>
            !parse_u8(s_mm, 59, &mm) ||
 800648c:	1933      	adds	r3, r6, r4
 800648e:	19db      	adds	r3, r3, r7
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	2b00      	cmp	r3, #0
 8006494:	d130      	bne.n	80064f8 <handle_line+0x1008>
            s_dur == NULL)
        {
            dbg_led_blink(1);
 8006496:	2001      	movs	r0, #1
 8006498:	f7fe feae 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: alarm <HH> <MM> <duration_s>\r\n");
 800649c:	4b15      	ldr	r3, [pc, #84]	@ (80064f4 <handle_line+0x1004>)
 800649e:	0018      	movs	r0, r3
 80064a0:	f7fe feee 	bl	8005280 <cdc_write_str>
            return;
 80064a4:	e0db      	b.n	800665e <handle_line+0x116e>
 80064a6:	46c0      	nop			@ (mov r8, r8)
 80064a8:	08026764 	.word	0x08026764
 80064ac:	08026780 	.word	0x08026780
 80064b0:	0802640c 	.word	0x0802640c
 80064b4:	08026790 	.word	0x08026790
 80064b8:	08026798 	.word	0x08026798
 80064bc:	080267a0 	.word	0x080267a0
 80064c0:	080263dc 	.word	0x080263dc
 80064c4:	fffffef7 	.word	0xfffffef7
 80064c8:	080267d4 	.word	0x080267d4
 80064cc:	0000c350 	.word	0x0000c350
 80064d0:	45610000 	.word	0x45610000
 80064d4:	080267d8 	.word	0x080267d8
 80064d8:	080267e0 	.word	0x080267e0
 80064dc:	080267e8 	.word	0x080267e8
 80064e0:	fffffee3 	.word	0xfffffee3
 80064e4:	fffffee2 	.word	0xfffffee2
 80064e8:	fffffee1 	.word	0xfffffee1
 80064ec:	20003afb 	.word	0x20003afb
 80064f0:	080267fc 	.word	0x080267fc
 80064f4:	08026810 	.word	0x08026810
        }

        unsigned long dur_ul = strtoul(s_dur, &endp, 10);
 80064f8:	2364      	movs	r3, #100	@ 0x64
 80064fa:	2508      	movs	r5, #8
 80064fc:	195b      	adds	r3, r3, r5
 80064fe:	19d9      	adds	r1, r3, r7
 8006500:	24b2      	movs	r4, #178	@ 0xb2
 8006502:	0064      	lsls	r4, r4, #1
 8006504:	1963      	adds	r3, r4, r5
 8006506:	19db      	adds	r3, r3, r7
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	220a      	movs	r2, #10
 800650c:	0018      	movs	r0, r3
 800650e:	f01a ff5b 	bl	80213c8 <strtoul>
 8006512:	0003      	movs	r3, r0
 8006514:	22b0      	movs	r2, #176	@ 0xb0
 8006516:	0052      	lsls	r2, r2, #1
 8006518:	0029      	movs	r1, r5
 800651a:	1852      	adds	r2, r2, r1
 800651c:	19d2      	adds	r2, r2, r7
 800651e:	6013      	str	r3, [r2, #0]
        if (endp == s_dur || (endp && *endp != '\0') || dur_ul > 255UL)
 8006520:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006522:	1862      	adds	r2, r4, r1
 8006524:	19d2      	adds	r2, r2, r7
 8006526:	6812      	ldr	r2, [r2, #0]
 8006528:	429a      	cmp	r2, r3
 800652a:	d00e      	beq.n	800654a <handle_line+0x105a>
 800652c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800652e:	2b00      	cmp	r3, #0
 8006530:	d003      	beq.n	800653a <handle_line+0x104a>
 8006532:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d107      	bne.n	800654a <handle_line+0x105a>
 800653a:	23b0      	movs	r3, #176	@ 0xb0
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	2208      	movs	r2, #8
 8006540:	189b      	adds	r3, r3, r2
 8006542:	19db      	adds	r3, r3, r7
 8006544:	681b      	ldr	r3, [r3, #0]
 8006546:	2bff      	cmp	r3, #255	@ 0xff
 8006548:	d907      	bls.n	800655a <handle_line+0x106a>
        {
            dbg_led_blink(1);
 800654a:	2001      	movs	r0, #1
 800654c:	f7fe fe54 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR usage: alarm <HH> <MM> <duration_s>\r\n");
 8006550:	4b44      	ldr	r3, [pc, #272]	@ (8006664 <handle_line+0x1174>)
 8006552:	0018      	movs	r0, r3
 8006554:	f7fe fe94 	bl	8005280 <cdc_write_str>
            return;
 8006558:	e081      	b.n	800665e <handle_line+0x116e>
        }
        dur_u8 = (uint8_t)dur_ul;
 800655a:	2460      	movs	r4, #96	@ 0x60
 800655c:	34ff      	adds	r4, #255	@ 0xff
 800655e:	2508      	movs	r5, #8
 8006560:	1963      	adds	r3, r4, r5
 8006562:	19db      	adds	r3, r3, r7
 8006564:	22b0      	movs	r2, #176	@ 0xb0
 8006566:	0052      	lsls	r2, r2, #1
 8006568:	1952      	adds	r2, r2, r5
 800656a:	19d2      	adds	r2, r2, r7
 800656c:	6812      	ldr	r2, [r2, #0]
 800656e:	701a      	strb	r2, [r3, #0]

        if (RTC_SetDailyAlarm(hh, mm, dur_u8) != HAL_OK)
 8006570:	4b3d      	ldr	r3, [pc, #244]	@ (8006668 <handle_line+0x1178>)
 8006572:	22c0      	movs	r2, #192	@ 0xc0
 8006574:	0052      	lsls	r2, r2, #1
 8006576:	189b      	adds	r3, r3, r2
 8006578:	2108      	movs	r1, #8
 800657a:	468c      	mov	ip, r1
 800657c:	44bc      	add	ip, r7
 800657e:	4463      	add	r3, ip
 8006580:	7818      	ldrb	r0, [r3, #0]
 8006582:	4b3a      	ldr	r3, [pc, #232]	@ (800666c <handle_line+0x117c>)
 8006584:	189b      	adds	r3, r3, r2
 8006586:	2208      	movs	r2, #8
 8006588:	4694      	mov	ip, r2
 800658a:	44bc      	add	ip, r7
 800658c:	4463      	add	r3, ip
 800658e:	7819      	ldrb	r1, [r3, #0]
 8006590:	1963      	adds	r3, r4, r5
 8006592:	19db      	adds	r3, r3, r7
 8006594:	781b      	ldrb	r3, [r3, #0]
 8006596:	001a      	movs	r2, r3
 8006598:	f007 fe38 	bl	800e20c <RTC_SetDailyAlarm>
 800659c:	1e03      	subs	r3, r0, #0
 800659e:	d007      	beq.n	80065b0 <handle_line+0x10c0>
        {
            dbg_led_blink(1);
 80065a0:	2001      	movs	r0, #1
 80065a2:	f7fe fe29 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("ERR alarm set\r\n");
 80065a6:	4b32      	ldr	r3, [pc, #200]	@ (8006670 <handle_line+0x1180>)
 80065a8:	0018      	movs	r0, r3
 80065aa:	f7fe fe69 	bl	8005280 <cdc_write_str>
            return;
 80065ae:	e056      	b.n	800665e <handle_line+0x116e>
        }

        cdc_write_str("OK\r\n");
 80065b0:	4b30      	ldr	r3, [pc, #192]	@ (8006674 <handle_line+0x1184>)
 80065b2:	0018      	movs	r0, r3
 80065b4:	f7fe fe64 	bl	8005280 <cdc_write_str>
        return;
 80065b8:	e051      	b.n	800665e <handle_line+0x116e>
    }

    /* rng - generate random 8-bit number */
    if (strcmp(line, "rng") == 0 || strcmp(line, "RNG") == 0)
 80065ba:	4a2f      	ldr	r2, [pc, #188]	@ (8006678 <handle_line+0x1188>)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	0011      	movs	r1, r2
 80065c0:	0018      	movs	r0, r3
 80065c2:	f7f9 fda1 	bl	8000108 <strcmp>
 80065c6:	1e03      	subs	r3, r0, #0
 80065c8:	d007      	beq.n	80065da <handle_line+0x10ea>
 80065ca:	4a2c      	ldr	r2, [pc, #176]	@ (800667c <handle_line+0x118c>)
 80065cc:	68fb      	ldr	r3, [r7, #12]
 80065ce:	0011      	movs	r1, r2
 80065d0:	0018      	movs	r0, r3
 80065d2:	f7f9 fd99 	bl	8000108 <strcmp>
 80065d6:	1e03      	subs	r3, r0, #0
 80065d8:	d120      	bne.n	800661c <handle_line+0x112c>
    {
        extern RNG_HandleTypeDef hrng;
        uint32_t random32 = 0;
 80065da:	2300      	movs	r3, #0
 80065dc:	667b      	str	r3, [r7, #100]	@ 0x64
        
        if (HAL_RNG_GenerateRandomNumber(&hrng, &random32) == HAL_OK)
 80065de:	235c      	movs	r3, #92	@ 0x5c
 80065e0:	2408      	movs	r4, #8
 80065e2:	191b      	adds	r3, r3, r4
 80065e4:	19da      	adds	r2, r3, r7
 80065e6:	4b26      	ldr	r3, [pc, #152]	@ (8006680 <handle_line+0x1190>)
 80065e8:	0011      	movs	r1, r2
 80065ea:	0018      	movs	r0, r3
 80065ec:	f00f ffcc 	bl	8016588 <HAL_RNG_GenerateRandomNumber>
 80065f0:	1e03      	subs	r3, r0, #0
 80065f2:	d10e      	bne.n	8006612 <handle_line+0x1122>
        {
            uint8_t random8 = (uint8_t)(random32 & 0xFF);
 80065f4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80065f6:	2178      	movs	r1, #120	@ 0x78
 80065f8:	31ff      	adds	r1, #255	@ 0xff
 80065fa:	190b      	adds	r3, r1, r4
 80065fc:	19db      	adds	r3, r3, r7
 80065fe:	701a      	strb	r2, [r3, #0]
            cdc_writef("%u\r\n", (unsigned int)random8);
 8006600:	190b      	adds	r3, r1, r4
 8006602:	19db      	adds	r3, r3, r7
 8006604:	781a      	ldrb	r2, [r3, #0]
 8006606:	4b1f      	ldr	r3, [pc, #124]	@ (8006684 <handle_line+0x1194>)
 8006608:	0011      	movs	r1, r2
 800660a:	0018      	movs	r0, r3
 800660c:	f7fe fe51 	bl	80052b2 <cdc_writef>
 8006610:	e025      	b.n	800665e <handle_line+0x116e>
        }
        else
        {
            cdc_write_str("ERR rng\r\n");
 8006612:	4b1d      	ldr	r3, [pc, #116]	@ (8006688 <handle_line+0x1198>)
 8006614:	0018      	movs	r0, r3
 8006616:	f7fe fe33 	bl	8005280 <cdc_write_str>
 800661a:	e020      	b.n	800665e <handle_line+0x116e>
        }
        return;
    }

    /* pascal - enter Pascal interpreter mode */
    if (strcmp(line, "pascal") == 0 || strcmp(line, "PASCAL") == 0)
 800661c:	4a1b      	ldr	r2, [pc, #108]	@ (800668c <handle_line+0x119c>)
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	0011      	movs	r1, r2
 8006622:	0018      	movs	r0, r3
 8006624:	f7f9 fd70 	bl	8000108 <strcmp>
 8006628:	1e03      	subs	r3, r0, #0
 800662a:	d007      	beq.n	800663c <handle_line+0x114c>
 800662c:	4a18      	ldr	r2, [pc, #96]	@ (8006690 <handle_line+0x11a0>)
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	0011      	movs	r1, r2
 8006632:	0018      	movs	r0, r3
 8006634:	f7f9 fd68 	bl	8000108 <strcmp>
 8006638:	1e03      	subs	r3, r0, #0
 800663a:	d105      	bne.n	8006648 <handle_line+0x1158>
    {
        s_pascal_mode = 1;
 800663c:	4b15      	ldr	r3, [pc, #84]	@ (8006694 <handle_line+0x11a4>)
 800663e:	2201      	movs	r2, #1
 8006640:	701a      	strb	r2, [r3, #0]
        mp_start_session();
 8006642:	f004 fdc1 	bl	800b1c8 <mp_start_session>
        return;
 8006646:	e00a      	b.n	800665e <handle_line+0x116e>
    }
    
    dbg_led_blink(1);
 8006648:	2001      	movs	r0, #1
 800664a:	f7fe fdd5 	bl	80051f8 <dbg_led_blink>
    cdc_write_str("ERR unknown, type: help\r\n");
 800664e:	4b12      	ldr	r3, [pc, #72]	@ (8006698 <handle_line+0x11a8>)
 8006650:	0018      	movs	r0, r3
 8006652:	f7fe fe15 	bl	8005280 <cdc_write_str>
 8006656:	e002      	b.n	800665e <handle_line+0x116e>
    if (*line == '\0') return;
 8006658:	46c0      	nop			@ (mov r8, r8)
 800665a:	e000      	b.n	800665e <handle_line+0x116e>
            return;
 800665c:	46c0      	nop			@ (mov r8, r8)


}
 800665e:	46bd      	mov	sp, r7
 8006660:	b063      	add	sp, #396	@ 0x18c
 8006662:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006664:	08026810 	.word	0x08026810
 8006668:	fffffeeb 	.word	0xfffffeeb
 800666c:	fffffeea 	.word	0xfffffeea
 8006670:	0802683c 	.word	0x0802683c
 8006674:	0802640c 	.word	0x0802640c
 8006678:	0802684c 	.word	0x0802684c
 800667c:	08026850 	.word	0x08026850
 8006680:	20000404 	.word	0x20000404
 8006684:	08026854 	.word	0x08026854
 8006688:	0802685c 	.word	0x0802685c
 800668c:	08026868 	.word	0x08026868
 8006690:	08026870 	.word	0x08026870
 8006694:	20000924 	.word	0x20000924
 8006698:	08026878 	.word	0x08026878

0800669c <USB_CLI_Init>:

void USB_CLI_Init(void)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	af00      	add	r7, sp, #0
    s_line_len = 0;
 80066a0:	4b0b      	ldr	r3, [pc, #44]	@ (80066d0 <USB_CLI_Init+0x34>)
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]
    memset(s_line, 0, sizeof(s_line));
 80066a6:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <USB_CLI_Init+0x38>)
 80066a8:	2280      	movs	r2, #128	@ 0x80
 80066aa:	2100      	movs	r1, #0
 80066ac:	0018      	movs	r0, r3
 80066ae:	f01b fee1 	bl	8022474 <memset>

    s_pending_cmd = PENDING_NONE;
 80066b2:	4b09      	ldr	r3, [pc, #36]	@ (80066d8 <USB_CLI_Init+0x3c>)
 80066b4:	2200      	movs	r2, #0
 80066b6:	701a      	strb	r2, [r3, #0]
    s_pending_start_id = 0;
 80066b8:	4b08      	ldr	r3, [pc, #32]	@ (80066dc <USB_CLI_Init+0x40>)
 80066ba:	2200      	movs	r2, #0
 80066bc:	601a      	str	r2, [r3, #0]

    cdc_write_str("USB CLI ready. Type: help\r\n");
 80066be:	4b08      	ldr	r3, [pc, #32]	@ (80066e0 <USB_CLI_Init+0x44>)
 80066c0:	0018      	movs	r0, r3
 80066c2:	f7fe fddd 	bl	8005280 <cdc_write_str>
    cdc_prompt();
 80066c6:	f7fe fe25 	bl	8005314 <cdc_prompt>
}
 80066ca:	46c0      	nop			@ (mov r8, r8)
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bd80      	pop	{r7, pc}
 80066d0:	20000918 	.word	0x20000918
 80066d4:	20000898 	.word	0x20000898
 80066d8:	2000091c 	.word	0x2000091c
 80066dc:	20000920 	.word	0x20000920
 80066e0:	08026894 	.word	0x08026894

080066e4 <USB_CLI_Task>:

void USB_CLI_Task(void)
{
 80066e4:	b590      	push	{r4, r7, lr}
 80066e6:	b095      	sub	sp, #84	@ 0x54
 80066e8:	af00      	add	r7, sp, #0
    uint8_t rx[USB_CLI_RX_CHUNK];
    uint32_t got = 0;
 80066ea:	2300      	movs	r3, #0
 80066ec:	603b      	str	r3, [r7, #0]

    /* Allow async replies for single-shot measurements without blocking USB. */
    service_pending_cmd();
 80066ee:	f7fe fe1d 	bl	800532c <service_pending_cmd>

    /* If Pascal mode is active, run Pascal task and route input there */
    if (s_pascal_mode)
 80066f2:	4b5d      	ldr	r3, [pc, #372]	@ (8006868 <USB_CLI_Task+0x184>)
 80066f4:	781b      	ldrb	r3, [r3, #0]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d039      	beq.n	800676e <USB_CLI_Task+0x8a>
    {
        mp_task();  /* Run VM time-slice + abort check */
 80066fa:	f004 fe03 	bl	800b304 <mp_task>
        
        /* Check if user typed EXIT or session ended */
        if (mp_exit_pending() || !mp_is_active())
 80066fe:	f004 fd95 	bl	800b22c <mp_exit_pending>
 8006702:	1e03      	subs	r3, r0, #0
 8006704:	d108      	bne.n	8006718 <USB_CLI_Task+0x34>
 8006706:	f004 fd87 	bl	800b218 <mp_is_active>
 800670a:	0003      	movs	r3, r0
 800670c:	001a      	movs	r2, r3
 800670e:	2301      	movs	r3, #1
 8006710:	4053      	eors	r3, r2
 8006712:	b2db      	uxtb	r3, r3
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00b      	beq.n	8006730 <USB_CLI_Task+0x4c>
        {
            s_pascal_mode = 0;
 8006718:	4b53      	ldr	r3, [pc, #332]	@ (8006868 <USB_CLI_Task+0x184>)
 800671a:	2200      	movs	r2, #0
 800671c:	701a      	strb	r2, [r3, #0]
            mp_stop_session();
 800671e:	f004 fd71 	bl	800b204 <mp_stop_session>
            cdc_write_str("\r\nPASCAL EXIT\r\n");
 8006722:	4b52      	ldr	r3, [pc, #328]	@ (800686c <USB_CLI_Task+0x188>)
 8006724:	0018      	movs	r0, r3
 8006726:	f7fe fdab 	bl	8005280 <cdc_write_str>
            cdc_prompt();
 800672a:	f7fe fdf3 	bl	8005314 <cdc_prompt>
            return;
 800672e:	e098      	b.n	8006862 <USB_CLI_Task+0x17e>
        }

        /* Route incoming chars to Pascal */
        if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) == 0 && got > 0)
 8006730:	003a      	movs	r2, r7
 8006732:	1d3b      	adds	r3, r7, #4
 8006734:	2140      	movs	r1, #64	@ 0x40
 8006736:	0018      	movs	r0, r3
 8006738:	f018 ff6e 	bl	801f618 <USBD_CDC_ACM_Receive>
 800673c:	1e03      	subs	r3, r0, #0
 800673e:	d000      	beq.n	8006742 <USB_CLI_Task+0x5e>
 8006740:	e08c      	b.n	800685c <USB_CLI_Task+0x178>
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d100      	bne.n	800674a <USB_CLI_Task+0x66>
 8006748:	e088      	b.n	800685c <USB_CLI_Task+0x178>
        {
            for (uint32_t i = 0; i < got; i++)
 800674a:	2300      	movs	r3, #0
 800674c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800674e:	e009      	b.n	8006764 <USB_CLI_Task+0x80>
            {
                mp_feed_char((char)rx[i]);
 8006750:	1d3a      	adds	r2, r7, #4
 8006752:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006754:	18d3      	adds	r3, r2, r3
 8006756:	781b      	ldrb	r3, [r3, #0]
 8006758:	0018      	movs	r0, r3
 800675a:	f004 fd71 	bl	800b240 <mp_feed_char>
            for (uint32_t i = 0; i < got; i++)
 800675e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006760:	3301      	adds	r3, #1
 8006762:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006768:	429a      	cmp	r2, r3
 800676a:	d3f1      	bcc.n	8006750 <USB_CLI_Task+0x6c>
            }
        }
        return;
 800676c:	e076      	b.n	800685c <USB_CLI_Task+0x178>
    }

    if (USBD_CDC_ACM_Receive(rx, sizeof(rx), &got) != 0 || got == 0)
 800676e:	003a      	movs	r2, r7
 8006770:	1d3b      	adds	r3, r7, #4
 8006772:	2140      	movs	r1, #64	@ 0x40
 8006774:	0018      	movs	r0, r3
 8006776:	f018 ff4f 	bl	801f618 <USBD_CDC_ACM_Receive>
 800677a:	1e03      	subs	r3, r0, #0
 800677c:	d000      	beq.n	8006780 <USB_CLI_Task+0x9c>
 800677e:	e06f      	b.n	8006860 <USB_CLI_Task+0x17c>
 8006780:	683b      	ldr	r3, [r7, #0]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d100      	bne.n	8006788 <USB_CLI_Task+0xa4>
 8006786:	e06b      	b.n	8006860 <USB_CLI_Task+0x17c>
        return;

    for (uint32_t i = 0; i < got; i++)
 8006788:	2300      	movs	r3, #0
 800678a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800678c:	e061      	b.n	8006852 <USB_CLI_Task+0x16e>
    {
        char c = (char)rx[i];
 800678e:	2047      	movs	r0, #71	@ 0x47
 8006790:	183b      	adds	r3, r7, r0
 8006792:	1d39      	adds	r1, r7, #4
 8006794:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006796:	188a      	adds	r2, r1, r2
 8006798:	7812      	ldrb	r2, [r2, #0]
 800679a:	701a      	strb	r2, [r3, #0]

        /* Basic line editing + echo */
        if (c == '\b' || c == 0x7F)
 800679c:	183b      	adds	r3, r7, r0
 800679e:	781b      	ldrb	r3, [r3, #0]
 80067a0:	2b08      	cmp	r3, #8
 80067a2:	d003      	beq.n	80067ac <USB_CLI_Task+0xc8>
 80067a4:	183b      	adds	r3, r7, r0
 80067a6:	781b      	ldrb	r3, [r3, #0]
 80067a8:	2b7f      	cmp	r3, #127	@ 0x7f
 80067aa:	d10d      	bne.n	80067c8 <USB_CLI_Task+0xe4>
        {
            if (s_line_len > 0)
 80067ac:	4b30      	ldr	r3, [pc, #192]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d04a      	beq.n	800684a <USB_CLI_Task+0x166>
            {
                s_line_len--;
 80067b4:	4b2e      	ldr	r3, [pc, #184]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	1e5a      	subs	r2, r3, #1
 80067ba:	4b2d      	ldr	r3, [pc, #180]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067bc:	601a      	str	r2, [r3, #0]
                cdc_write_str("\b \b");
 80067be:	4b2d      	ldr	r3, [pc, #180]	@ (8006874 <USB_CLI_Task+0x190>)
 80067c0:	0018      	movs	r0, r3
 80067c2:	f7fe fd5d 	bl	8005280 <cdc_write_str>
            }
            continue;
 80067c6:	e040      	b.n	800684a <USB_CLI_Task+0x166>
        }

        if (c == '\r' || c == '\n')
 80067c8:	2247      	movs	r2, #71	@ 0x47
 80067ca:	18bb      	adds	r3, r7, r2
 80067cc:	781b      	ldrb	r3, [r3, #0]
 80067ce:	2b0d      	cmp	r3, #13
 80067d0:	d003      	beq.n	80067da <USB_CLI_Task+0xf6>
 80067d2:	18bb      	adds	r3, r7, r2
 80067d4:	781b      	ldrb	r3, [r3, #0]
 80067d6:	2b0a      	cmp	r3, #10
 80067d8:	d116      	bne.n	8006808 <USB_CLI_Task+0x124>
        {
            /* terminal-friendly newline */
            cdc_write_str("\r\n");
 80067da:	4b27      	ldr	r3, [pc, #156]	@ (8006878 <USB_CLI_Task+0x194>)
 80067dc:	0018      	movs	r0, r3
 80067de:	f7fe fd4f 	bl	8005280 <cdc_write_str>

            if (s_line_len > 0)
 80067e2:	4b23      	ldr	r3, [pc, #140]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00b      	beq.n	8006802 <USB_CLI_Task+0x11e>
            {
                s_line[s_line_len] = '\0';
 80067ea:	4b21      	ldr	r3, [pc, #132]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	4a23      	ldr	r2, [pc, #140]	@ (800687c <USB_CLI_Task+0x198>)
 80067f0:	2100      	movs	r1, #0
 80067f2:	54d1      	strb	r1, [r2, r3]
                handle_line(s_line);
 80067f4:	4b21      	ldr	r3, [pc, #132]	@ (800687c <USB_CLI_Task+0x198>)
 80067f6:	0018      	movs	r0, r3
 80067f8:	f7fe fe7a 	bl	80054f0 <handle_line>
                s_line_len = 0;
 80067fc:	4b1c      	ldr	r3, [pc, #112]	@ (8006870 <USB_CLI_Task+0x18c>)
 80067fe:	2200      	movs	r2, #0
 8006800:	601a      	str	r2, [r3, #0]
            }
            cdc_prompt();
 8006802:	f7fe fd87 	bl	8005314 <cdc_prompt>
            continue;
 8006806:	e021      	b.n	800684c <USB_CLI_Task+0x168>
        }

        /* Echo typed character */
        cdc_echo_char(c);
 8006808:	2447      	movs	r4, #71	@ 0x47
 800680a:	193b      	adds	r3, r7, r4
 800680c:	781b      	ldrb	r3, [r3, #0]
 800680e:	0018      	movs	r0, r3
 8006810:	f7fe fd6d 	bl	80052ee <cdc_echo_char>

        if (s_line_len < (USB_CLI_LINE_MAX - 1U))
 8006814:	4b16      	ldr	r3, [pc, #88]	@ (8006870 <USB_CLI_Task+0x18c>)
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	2b7e      	cmp	r3, #126	@ 0x7e
 800681a:	d809      	bhi.n	8006830 <USB_CLI_Task+0x14c>
        {
            s_line[s_line_len++] = c;
 800681c:	4b14      	ldr	r3, [pc, #80]	@ (8006870 <USB_CLI_Task+0x18c>)
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	1c59      	adds	r1, r3, #1
 8006822:	4a13      	ldr	r2, [pc, #76]	@ (8006870 <USB_CLI_Task+0x18c>)
 8006824:	6011      	str	r1, [r2, #0]
 8006826:	4a15      	ldr	r2, [pc, #84]	@ (800687c <USB_CLI_Task+0x198>)
 8006828:	1939      	adds	r1, r7, r4
 800682a:	7809      	ldrb	r1, [r1, #0]
 800682c:	54d1      	strb	r1, [r2, r3]
 800682e:	e00d      	b.n	800684c <USB_CLI_Task+0x168>
        }
        else
        {
            /* overflow -> reset */
            s_line_len = 0;
 8006830:	4b0f      	ldr	r3, [pc, #60]	@ (8006870 <USB_CLI_Task+0x18c>)
 8006832:	2200      	movs	r2, #0
 8006834:	601a      	str	r2, [r3, #0]
            dbg_led_blink(2);
 8006836:	2002      	movs	r0, #2
 8006838:	f7fe fcde 	bl	80051f8 <dbg_led_blink>
            cdc_write_str("\r\nERR line too long\r\n");
 800683c:	4b10      	ldr	r3, [pc, #64]	@ (8006880 <USB_CLI_Task+0x19c>)
 800683e:	0018      	movs	r0, r3
 8006840:	f7fe fd1e 	bl	8005280 <cdc_write_str>
            cdc_prompt();
 8006844:	f7fe fd66 	bl	8005314 <cdc_prompt>
 8006848:	e000      	b.n	800684c <USB_CLI_Task+0x168>
            continue;
 800684a:	46c0      	nop			@ (mov r8, r8)
    for (uint32_t i = 0; i < got; i++)
 800684c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800684e:	3301      	adds	r3, #1
 8006850:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006856:	429a      	cmp	r2, r3
 8006858:	d399      	bcc.n	800678e <USB_CLI_Task+0xaa>
 800685a:	e002      	b.n	8006862 <USB_CLI_Task+0x17e>
        return;
 800685c:	46c0      	nop			@ (mov r8, r8)
 800685e:	e000      	b.n	8006862 <USB_CLI_Task+0x17e>
        return;
 8006860:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 8006862:	46bd      	mov	sp, r7
 8006864:	b015      	add	sp, #84	@ 0x54
 8006866:	bd90      	pop	{r4, r7, pc}
 8006868:	20000924 	.word	0x20000924
 800686c:	080268b0 	.word	0x080268b0
 8006870:	20000918 	.word	0x20000918
 8006874:	080268c0 	.word	0x080268c0
 8006878:	08026380 	.word	0x08026380
 800687c:	20000898 	.word	0x20000898
 8006880:	080268c4 	.word	0x080268c4

08006884 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8006884:	480d      	ldr	r0, [pc, #52]	@ (80068bc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8006886:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8006888:	f7fe fc8a 	bl	80051a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800688c:	480c      	ldr	r0, [pc, #48]	@ (80068c0 <LoopForever+0x6>)
  ldr r1, =_edata
 800688e:	490d      	ldr	r1, [pc, #52]	@ (80068c4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8006890:	4a0d      	ldr	r2, [pc, #52]	@ (80068c8 <LoopForever+0xe>)
  movs r3, #0
 8006892:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8006894:	e002      	b.n	800689c <LoopCopyDataInit>

08006896 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8006896:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8006898:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800689a:	3304      	adds	r3, #4

0800689c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800689c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800689e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80068a0:	d3f9      	bcc.n	8006896 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80068a2:	4a0a      	ldr	r2, [pc, #40]	@ (80068cc <LoopForever+0x12>)
  ldr r4, =_ebss
 80068a4:	4c0a      	ldr	r4, [pc, #40]	@ (80068d0 <LoopForever+0x16>)
  movs r3, #0
 80068a6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80068a8:	e001      	b.n	80068ae <LoopFillZerobss>

080068aa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80068aa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80068ac:	3204      	adds	r2, #4

080068ae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80068ae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80068b0:	d3fb      	bcc.n	80068aa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80068b2:	f01b fee5 	bl	8022680 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80068b6:	f7fd fa1b 	bl	8003cf0 <main>

080068ba <LoopForever>:

LoopForever:
  b LoopForever
 80068ba:	e7fe      	b.n	80068ba <LoopForever>
  ldr   r0, =_estack
 80068bc:	2000a000 	.word	0x2000a000
  ldr r0, =_sdata
 80068c0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80068c4:	200002d4 	.word	0x200002d4
  ldr r2, =_sidata
 80068c8:	080281e0 	.word	0x080281e0
  ldr r2, =_sbss
 80068cc:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 80068d0:	20006994 	.word	0x20006994

080068d4 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80068d4:	e7fe      	b.n	80068d4 <DMA1_Ch4_7_DMA2_Ch1_5_DMAMUX_OVR_IRQHandler>

080068d6 <mp_puts>:

/* External peripherals from main.c */
extern RNG_HandleTypeDef hrng;

/* ============================ Minimal utils ============================ */
static void mp_puts(const char *s){ while (*s) mp_hal_putchar(*s++); }
 80068d6:	b580      	push	{r7, lr}
 80068d8:	b082      	sub	sp, #8
 80068da:	af00      	add	r7, sp, #0
 80068dc:	6078      	str	r0, [r7, #4]
 80068de:	e006      	b.n	80068ee <mp_puts+0x18>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	1c5a      	adds	r2, r3, #1
 80068e4:	607a      	str	r2, [r7, #4]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	0018      	movs	r0, r3
 80068ea:	f005 f913 	bl	800bb14 <mp_hal_putchar>
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d1f4      	bne.n	80068e0 <mp_puts+0xa>
 80068f6:	46c0      	nop			@ (mov r8, r8)
 80068f8:	46c0      	nop			@ (mov r8, r8)
 80068fa:	46bd      	mov	sp, r7
 80068fc:	b002      	add	sp, #8
 80068fe:	bd80      	pop	{r7, pc}

08006900 <mp_putcrlf>:
static void mp_putcrlf(void){ mp_puts("\r\n"); }
 8006900:	b580      	push	{r7, lr}
 8006902:	af00      	add	r7, sp, #0
 8006904:	4b03      	ldr	r3, [pc, #12]	@ (8006914 <mp_putcrlf+0x14>)
 8006906:	0018      	movs	r0, r3
 8006908:	f7ff ffe5 	bl	80068d6 <mp_puts>
 800690c:	46c0      	nop			@ (mov r8, r8)
 800690e:	46bd      	mov	sp, r7
 8006910:	bd80      	pop	{r7, pc}
 8006912:	46c0      	nop			@ (mov r8, r8)
 8006914:	080268dc 	.word	0x080268dc

08006918 <mp_stricmp>:
static void mp_prompt(void);  /* forward declaration */

static int mp_stricmp(const char *a, const char *b){
 8006918:	b580      	push	{r7, lr}
 800691a:	b084      	sub	sp, #16
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
 8006920:	6039      	str	r1, [r7, #0]
  while (*a && *b){
 8006922:	e044      	b.n	80069ae <mp_stricmp+0x96>
    char ca = (char)tolower((unsigned char)*a++);
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	1c5a      	adds	r2, r3, #1
 8006928:	607a      	str	r2, [r7, #4]
 800692a:	210f      	movs	r1, #15
 800692c:	187a      	adds	r2, r7, r1
 800692e:	781b      	ldrb	r3, [r3, #0]
 8006930:	7013      	strb	r3, [r2, #0]
 8006932:	187b      	adds	r3, r7, r1
 8006934:	781b      	ldrb	r3, [r3, #0]
 8006936:	1c5a      	adds	r2, r3, #1
 8006938:	4b26      	ldr	r3, [pc, #152]	@ (80069d4 <mp_stricmp+0xbc>)
 800693a:	18d3      	adds	r3, r2, r3
 800693c:	781b      	ldrb	r3, [r3, #0]
 800693e:	001a      	movs	r2, r3
 8006940:	2303      	movs	r3, #3
 8006942:	4013      	ands	r3, r2
 8006944:	2b01      	cmp	r3, #1
 8006946:	d103      	bne.n	8006950 <mp_stricmp+0x38>
 8006948:	187b      	adds	r3, r7, r1
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	3320      	adds	r3, #32
 800694e:	e002      	b.n	8006956 <mp_stricmp+0x3e>
 8006950:	230f      	movs	r3, #15
 8006952:	18fb      	adds	r3, r7, r3
 8006954:	781b      	ldrb	r3, [r3, #0]
 8006956:	220e      	movs	r2, #14
 8006958:	18ba      	adds	r2, r7, r2
 800695a:	7013      	strb	r3, [r2, #0]
    char cb = (char)tolower((unsigned char)*b++);
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	1c5a      	adds	r2, r3, #1
 8006960:	603a      	str	r2, [r7, #0]
 8006962:	210d      	movs	r1, #13
 8006964:	187a      	adds	r2, r7, r1
 8006966:	781b      	ldrb	r3, [r3, #0]
 8006968:	7013      	strb	r3, [r2, #0]
 800696a:	187b      	adds	r3, r7, r1
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	1c5a      	adds	r2, r3, #1
 8006970:	4b18      	ldr	r3, [pc, #96]	@ (80069d4 <mp_stricmp+0xbc>)
 8006972:	18d3      	adds	r3, r2, r3
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	001a      	movs	r2, r3
 8006978:	2303      	movs	r3, #3
 800697a:	4013      	ands	r3, r2
 800697c:	2b01      	cmp	r3, #1
 800697e:	d103      	bne.n	8006988 <mp_stricmp+0x70>
 8006980:	187b      	adds	r3, r7, r1
 8006982:	781b      	ldrb	r3, [r3, #0]
 8006984:	3320      	adds	r3, #32
 8006986:	e002      	b.n	800698e <mp_stricmp+0x76>
 8006988:	230d      	movs	r3, #13
 800698a:	18fb      	adds	r3, r7, r3
 800698c:	781b      	ldrb	r3, [r3, #0]
 800698e:	210c      	movs	r1, #12
 8006990:	187a      	adds	r2, r7, r1
 8006992:	7013      	strb	r3, [r2, #0]
    if (ca != cb) return (int)(unsigned char)ca - (int)(unsigned char)cb;
 8006994:	200e      	movs	r0, #14
 8006996:	183a      	adds	r2, r7, r0
 8006998:	187b      	adds	r3, r7, r1
 800699a:	7812      	ldrb	r2, [r2, #0]
 800699c:	781b      	ldrb	r3, [r3, #0]
 800699e:	429a      	cmp	r2, r3
 80069a0:	d005      	beq.n	80069ae <mp_stricmp+0x96>
 80069a2:	183b      	adds	r3, r7, r0
 80069a4:	781a      	ldrb	r2, [r3, #0]
 80069a6:	187b      	adds	r3, r7, r1
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	1ad3      	subs	r3, r2, r3
 80069ac:	e00d      	b.n	80069ca <mp_stricmp+0xb2>
  while (*a && *b){
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	781b      	ldrb	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d003      	beq.n	80069be <mp_stricmp+0xa6>
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	781b      	ldrb	r3, [r3, #0]
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1b2      	bne.n	8006924 <mp_stricmp+0xc>
  }
  return (int)(unsigned char)*a - (int)(unsigned char)*b;
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	781b      	ldrb	r3, [r3, #0]
 80069c2:	001a      	movs	r2, r3
 80069c4:	683b      	ldr	r3, [r7, #0]
 80069c6:	781b      	ldrb	r3, [r3, #0]
 80069c8:	1ad3      	subs	r3, r2, r3
}
 80069ca:	0018      	movs	r0, r3
 80069cc:	46bd      	mov	sp, r7
 80069ce:	b004      	add	sp, #16
 80069d0:	bd80      	pop	{r7, pc}
 80069d2:	46c0      	nop			@ (mov r8, r8)
 80069d4:	08027fc0 	.word	0x08027fc0

080069d8 <mp_itoa>:

static void mp_itoa(int v, char *out){
 80069d8:	b580      	push	{r7, lr}
 80069da:	b08a      	sub	sp, #40	@ 0x28
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  char tmp[16];
  int n=0;
 80069e2:	2300      	movs	r3, #0
 80069e4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (v==0){ out[0]='0'; out[1]=0; return; }
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d107      	bne.n	80069fc <mp_itoa+0x24>
 80069ec:	683b      	ldr	r3, [r7, #0]
 80069ee:	2230      	movs	r2, #48	@ 0x30
 80069f0:	701a      	strb	r2, [r3, #0]
 80069f2:	683b      	ldr	r3, [r7, #0]
 80069f4:	3301      	adds	r3, #1
 80069f6:	2200      	movs	r2, #0
 80069f8:	701a      	strb	r2, [r3, #0]
 80069fa:	e051      	b.n	8006aa0 <mp_itoa+0xc8>
  bool neg = (v<0);
 80069fc:	211b      	movs	r1, #27
 80069fe:	187b      	adds	r3, r7, r1
 8006a00:	687a      	ldr	r2, [r7, #4]
 8006a02:	0fd2      	lsrs	r2, r2, #31
 8006a04:	701a      	strb	r2, [r3, #0]
  unsigned int x = neg ? (unsigned int)(-v) : (unsigned int)v;
 8006a06:	187b      	adds	r3, r7, r1
 8006a08:	781b      	ldrb	r3, [r3, #0]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d002      	beq.n	8006a14 <mp_itoa+0x3c>
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	425b      	negs	r3, r3
 8006a12:	e000      	b.n	8006a16 <mp_itoa+0x3e>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8006a18:	e015      	b.n	8006a46 <mp_itoa+0x6e>
    tmp[n++] = (char)('0' + (x % 10));
 8006a1a:	6a3b      	ldr	r3, [r7, #32]
 8006a1c:	210a      	movs	r1, #10
 8006a1e:	0018      	movs	r0, r3
 8006a20:	f7f9 fc1e 	bl	8000260 <__aeabi_uidivmod>
 8006a24:	000b      	movs	r3, r1
 8006a26:	b2da      	uxtb	r2, r3
 8006a28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a2a:	1c59      	adds	r1, r3, #1
 8006a2c:	6279      	str	r1, [r7, #36]	@ 0x24
 8006a2e:	3230      	adds	r2, #48	@ 0x30
 8006a30:	b2d1      	uxtb	r1, r2
 8006a32:	2208      	movs	r2, #8
 8006a34:	18ba      	adds	r2, r7, r2
 8006a36:	54d1      	strb	r1, [r2, r3]
    x /= 10;
 8006a38:	6a3b      	ldr	r3, [r7, #32]
 8006a3a:	210a      	movs	r1, #10
 8006a3c:	0018      	movs	r0, r3
 8006a3e:	f7f9 fb89 	bl	8000154 <__udivsi3>
 8006a42:	0003      	movs	r3, r0
 8006a44:	623b      	str	r3, [r7, #32]
  while (x && n < (int)sizeof(tmp)){
 8006a46:	6a3b      	ldr	r3, [r7, #32]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <mp_itoa+0x7a>
 8006a4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4e:	2b0f      	cmp	r3, #15
 8006a50:	dde3      	ble.n	8006a1a <mp_itoa+0x42>
  }
  int i=0;
 8006a52:	2300      	movs	r3, #0
 8006a54:	61fb      	str	r3, [r7, #28]
  if (neg) out[i++]='-';
 8006a56:	231b      	movs	r3, #27
 8006a58:	18fb      	adds	r3, r7, r3
 8006a5a:	781b      	ldrb	r3, [r3, #0]
 8006a5c:	2b00      	cmp	r3, #0
 8006a5e:	d017      	beq.n	8006a90 <mp_itoa+0xb8>
 8006a60:	69fb      	ldr	r3, [r7, #28]
 8006a62:	1c5a      	adds	r2, r3, #1
 8006a64:	61fa      	str	r2, [r7, #28]
 8006a66:	001a      	movs	r2, r3
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	189b      	adds	r3, r3, r2
 8006a6c:	222d      	movs	r2, #45	@ 0x2d
 8006a6e:	701a      	strb	r2, [r3, #0]
  while (n>0) out[i++] = tmp[--n];
 8006a70:	e00e      	b.n	8006a90 <mp_itoa+0xb8>
 8006a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a74:	3b01      	subs	r3, #1
 8006a76:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a78:	69fb      	ldr	r3, [r7, #28]
 8006a7a:	1c5a      	adds	r2, r3, #1
 8006a7c:	61fa      	str	r2, [r7, #28]
 8006a7e:	001a      	movs	r2, r3
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	189b      	adds	r3, r3, r2
 8006a84:	2208      	movs	r2, #8
 8006a86:	18b9      	adds	r1, r7, r2
 8006a88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a8a:	188a      	adds	r2, r1, r2
 8006a8c:	7812      	ldrb	r2, [r2, #0]
 8006a8e:	701a      	strb	r2, [r3, #0]
 8006a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	dced      	bgt.n	8006a72 <mp_itoa+0x9a>
  out[i]=0;
 8006a96:	69fb      	ldr	r3, [r7, #28]
 8006a98:	683a      	ldr	r2, [r7, #0]
 8006a9a:	18d3      	adds	r3, r2, r3
 8006a9c:	2200      	movs	r2, #0
 8006a9e:	701a      	strb	r2, [r3, #0]
}
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	b00a      	add	sp, #40	@ 0x28
 8006aa4:	bd80      	pop	{r7, pc}
	...

08006aa8 <parse_int>:

static bool parse_int(const char **p, int *out){
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
 8006ab0:	6039      	str	r1, [r7, #0]
  while (**p==' '||**p=='\t') (*p)++;
 8006ab2:	e004      	b.n	8006abe <parse_int+0x16>
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	1c5a      	adds	r2, r3, #1
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	601a      	str	r2, [r3, #0]
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	681b      	ldr	r3, [r3, #0]
 8006ac2:	781b      	ldrb	r3, [r3, #0]
 8006ac4:	2b20      	cmp	r3, #32
 8006ac6:	d0f5      	beq.n	8006ab4 <parse_int+0xc>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	781b      	ldrb	r3, [r3, #0]
 8006ace:	2b09      	cmp	r3, #9
 8006ad0:	d0f0      	beq.n	8006ab4 <parse_int+0xc>
  if (!isdigit((unsigned char)**p) && **p!='-') return false;
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	781b      	ldrb	r3, [r3, #0]
 8006ad8:	1c5a      	adds	r2, r3, #1
 8006ada:	4b23      	ldr	r3, [pc, #140]	@ (8006b68 <parse_int+0xc0>)
 8006adc:	18d3      	adds	r3, r2, r3
 8006ade:	781b      	ldrb	r3, [r3, #0]
 8006ae0:	001a      	movs	r2, r3
 8006ae2:	2304      	movs	r3, #4
 8006ae4:	4013      	ands	r3, r2
 8006ae6:	d106      	bne.n	8006af6 <parse_int+0x4e>
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	781b      	ldrb	r3, [r3, #0]
 8006aee:	2b2d      	cmp	r3, #45	@ 0x2d
 8006af0:	d001      	beq.n	8006af6 <parse_int+0x4e>
 8006af2:	2300      	movs	r3, #0
 8006af4:	e033      	b.n	8006b5e <parse_int+0xb6>
  int sign=1;
 8006af6:	2301      	movs	r3, #1
 8006af8:	60fb      	str	r3, [r7, #12]
  if (**p=='-'){ sign=-1; (*p)++; }
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	2b2d      	cmp	r3, #45	@ 0x2d
 8006b02:	d107      	bne.n	8006b14 <parse_int+0x6c>
 8006b04:	2301      	movs	r3, #1
 8006b06:	425b      	negs	r3, r3
 8006b08:	60fb      	str	r3, [r7, #12]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	1c5a      	adds	r2, r3, #1
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	601a      	str	r2, [r3, #0]
  int v=0;
 8006b14:	2300      	movs	r3, #0
 8006b16:	60bb      	str	r3, [r7, #8]
  while (isdigit((unsigned char)**p)){ v = v*10 + (**p - '0'); (*p)++; }
 8006b18:	e010      	b.n	8006b3c <parse_int+0x94>
 8006b1a:	68ba      	ldr	r2, [r7, #8]
 8006b1c:	0013      	movs	r3, r2
 8006b1e:	009b      	lsls	r3, r3, #2
 8006b20:	189b      	adds	r3, r3, r2
 8006b22:	005b      	lsls	r3, r3, #1
 8006b24:	001a      	movs	r2, r3
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	781b      	ldrb	r3, [r3, #0]
 8006b2c:	3b30      	subs	r3, #48	@ 0x30
 8006b2e:	18d3      	adds	r3, r2, r3
 8006b30:	60bb      	str	r3, [r7, #8]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	1c5a      	adds	r2, r3, #1
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	601a      	str	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	1c5a      	adds	r2, r3, #1
 8006b44:	4b08      	ldr	r3, [pc, #32]	@ (8006b68 <parse_int+0xc0>)
 8006b46:	18d3      	adds	r3, r2, r3
 8006b48:	781b      	ldrb	r3, [r3, #0]
 8006b4a:	001a      	movs	r2, r3
 8006b4c:	2304      	movs	r3, #4
 8006b4e:	4013      	ands	r3, r2
 8006b50:	d1e3      	bne.n	8006b1a <parse_int+0x72>
  *out = v*sign;
 8006b52:	68bb      	ldr	r3, [r7, #8]
 8006b54:	68fa      	ldr	r2, [r7, #12]
 8006b56:	435a      	muls	r2, r3
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	601a      	str	r2, [r3, #0]
  return true;
 8006b5c:	2301      	movs	r3, #1
}
 8006b5e:	0018      	movs	r0, r3
 8006b60:	46bd      	mov	sp, r7
 8006b62:	b004      	add	sp, #16
 8006b64:	bd80      	pop	{r7, pc}
 8006b66:	46c0      	nop			@ (mov r8, r8)
 8006b68:	08027fc0 	.word	0x08027fc0

08006b6c <fnv1a16_ci>:

static uint16_t fnv1a16_ci(const char *s){
 8006b6c:	b580      	push	{r7, lr}
 8006b6e:	b084      	sub	sp, #16
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
  uint32_t h = 2166136261u;
 8006b74:	4b1f      	ldr	r3, [pc, #124]	@ (8006bf4 <fnv1a16_ci+0x88>)
 8006b76:	60fb      	str	r3, [r7, #12]
  while (*s){
 8006b78:	e02d      	b.n	8006bd6 <fnv1a16_ci+0x6a>
    char c = (char)tolower((unsigned char)*s++);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	1c5a      	adds	r2, r3, #1
 8006b7e:	607a      	str	r2, [r7, #4]
 8006b80:	210b      	movs	r1, #11
 8006b82:	187a      	adds	r2, r7, r1
 8006b84:	781b      	ldrb	r3, [r3, #0]
 8006b86:	7013      	strb	r3, [r2, #0]
 8006b88:	187b      	adds	r3, r7, r1
 8006b8a:	781b      	ldrb	r3, [r3, #0]
 8006b8c:	1c5a      	adds	r2, r3, #1
 8006b8e:	4b1a      	ldr	r3, [pc, #104]	@ (8006bf8 <fnv1a16_ci+0x8c>)
 8006b90:	18d3      	adds	r3, r2, r3
 8006b92:	781b      	ldrb	r3, [r3, #0]
 8006b94:	001a      	movs	r2, r3
 8006b96:	2303      	movs	r3, #3
 8006b98:	4013      	ands	r3, r2
 8006b9a:	2b01      	cmp	r3, #1
 8006b9c:	d103      	bne.n	8006ba6 <fnv1a16_ci+0x3a>
 8006b9e:	187b      	adds	r3, r7, r1
 8006ba0:	781b      	ldrb	r3, [r3, #0]
 8006ba2:	3320      	adds	r3, #32
 8006ba4:	e002      	b.n	8006bac <fnv1a16_ci+0x40>
 8006ba6:	230b      	movs	r3, #11
 8006ba8:	18fb      	adds	r3, r7, r3
 8006baa:	781b      	ldrb	r3, [r3, #0]
 8006bac:	210a      	movs	r1, #10
 8006bae:	187a      	adds	r2, r7, r1
 8006bb0:	7013      	strb	r3, [r2, #0]
    h ^= (uint8_t)c;
 8006bb2:	187b      	adds	r3, r7, r1
 8006bb4:	781b      	ldrb	r3, [r3, #0]
 8006bb6:	68fa      	ldr	r2, [r7, #12]
 8006bb8:	4053      	eors	r3, r2
 8006bba:	60fb      	str	r3, [r7, #12]
    h *= 16777619u;
 8006bbc:	68fa      	ldr	r2, [r7, #12]
 8006bbe:	0013      	movs	r3, r2
 8006bc0:	041b      	lsls	r3, r3, #16
 8006bc2:	189b      	adds	r3, r3, r2
 8006bc4:	005b      	lsls	r3, r3, #1
 8006bc6:	189b      	adds	r3, r3, r2
 8006bc8:	00db      	lsls	r3, r3, #3
 8006bca:	189b      	adds	r3, r3, r2
 8006bcc:	00db      	lsls	r3, r3, #3
 8006bce:	189b      	adds	r3, r3, r2
 8006bd0:	005b      	lsls	r3, r3, #1
 8006bd2:	189b      	adds	r3, r3, r2
 8006bd4:	60fb      	str	r3, [r7, #12]
  while (*s){
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	781b      	ldrb	r3, [r3, #0]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1cd      	bne.n	8006b7a <fnv1a16_ci+0xe>
  }
  return (uint16_t)((h ^ (h>>16)) & 0xFFFFu);
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	b29a      	uxth	r2, r3
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	0c1b      	lsrs	r3, r3, #16
 8006be6:	b29b      	uxth	r3, r3
 8006be8:	4053      	eors	r3, r2
 8006bea:	b29b      	uxth	r3, r3
}
 8006bec:	0018      	movs	r0, r3
 8006bee:	46bd      	mov	sp, r7
 8006bf0:	b004      	add	sp, #16
 8006bf2:	bd80      	pop	{r7, pc}
 8006bf4:	811c9dc5 	.word	0x811c9dc5
 8006bf8:	08027fc0 	.word	0x08027fc0

08006bfc <mp_hal_abort_pressed>:
#else
#define MP_WEAK
#endif

/* BL button abort: returns 1 if BL pressed, 0 otherwise */
MP_WEAK int mp_hal_abort_pressed(void){
 8006bfc:	b580      	push	{r7, lr}
 8006bfe:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin) == GPIO_PIN_SET) ? 1 : 0;
 8006c00:	4b06      	ldr	r3, [pc, #24]	@ (8006c1c <mp_hal_abort_pressed+0x20>)
 8006c02:	2108      	movs	r1, #8
 8006c04:	0018      	movs	r0, r3
 8006c06:	f00a f9f9 	bl	8010ffc <HAL_GPIO_ReadPin>
 8006c0a:	0003      	movs	r3, r0
 8006c0c:	3b01      	subs	r3, #1
 8006c0e:	425a      	negs	r2, r3
 8006c10:	4153      	adcs	r3, r2
 8006c12:	b2db      	uxtb	r3, r3
}
 8006c14:	0018      	movs	r0, r3
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bd80      	pop	{r7, pc}
 8006c1a:	46c0      	nop			@ (mov r8, r8)
 8006c1c:	50001400 	.word	0x50001400

08006c20 <ed_init>:
typedef struct {
  mp_line_t lines[MP_MAX_LINES];
  uint8_t count;
} mp_editor_t;

static void ed_init(mp_editor_t *ed){ memset(ed, 0, sizeof(*ed)); }
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b082      	sub	sp, #8
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]
 8006c28:	4a04      	ldr	r2, [pc, #16]	@ (8006c3c <ed_init+0x1c>)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2100      	movs	r1, #0
 8006c2e:	0018      	movs	r0, r3
 8006c30:	f01b fc20 	bl	8022474 <memset>
 8006c34:	46c0      	nop			@ (mov r8, r8)
 8006c36:	46bd      	mov	sp, r7
 8006c38:	b002      	add	sp, #8
 8006c3a:	bd80      	pop	{r7, pc}
 8006c3c:	00000edc 	.word	0x00000edc

08006c40 <ed_find>:

static int ed_find(const mp_editor_t *ed, int line_no){
 8006c40:	b580      	push	{r7, lr}
 8006c42:	b084      	sub	sp, #16
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == line_no) return (int)i;
 8006c4a:	230f      	movs	r3, #15
 8006c4c:	18fb      	adds	r3, r7, r3
 8006c4e:	2200      	movs	r2, #0
 8006c50:	701a      	strb	r2, [r3, #0]
 8006c52:	e012      	b.n	8006c7a <ed_find+0x3a>
 8006c54:	200f      	movs	r0, #15
 8006c56:	183b      	adds	r3, r7, r0
 8006c58:	781a      	ldrb	r2, [r3, #0]
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	214c      	movs	r1, #76	@ 0x4c
 8006c5e:	434a      	muls	r2, r1
 8006c60:	58d3      	ldr	r3, [r2, r3]
 8006c62:	683a      	ldr	r2, [r7, #0]
 8006c64:	429a      	cmp	r2, r3
 8006c66:	d102      	bne.n	8006c6e <ed_find+0x2e>
 8006c68:	183b      	adds	r3, r7, r0
 8006c6a:	781b      	ldrb	r3, [r3, #0]
 8006c6c:	e00f      	b.n	8006c8e <ed_find+0x4e>
 8006c6e:	210f      	movs	r1, #15
 8006c70:	187b      	adds	r3, r7, r1
 8006c72:	781a      	ldrb	r2, [r3, #0]
 8006c74:	187b      	adds	r3, r7, r1
 8006c76:	3201      	adds	r2, #1
 8006c78:	701a      	strb	r2, [r3, #0]
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	4a06      	ldr	r2, [pc, #24]	@ (8006c98 <ed_find+0x58>)
 8006c7e:	5c9b      	ldrb	r3, [r3, r2]
 8006c80:	220f      	movs	r2, #15
 8006c82:	18ba      	adds	r2, r7, r2
 8006c84:	7812      	ldrb	r2, [r2, #0]
 8006c86:	429a      	cmp	r2, r3
 8006c88:	d3e4      	bcc.n	8006c54 <ed_find+0x14>
  return -1;
 8006c8a:	2301      	movs	r3, #1
 8006c8c:	425b      	negs	r3, r3
}
 8006c8e:	0018      	movs	r0, r3
 8006c90:	46bd      	mov	sp, r7
 8006c92:	b004      	add	sp, #16
 8006c94:	bd80      	pop	{r7, pc}
 8006c96:	46c0      	nop			@ (mov r8, r8)
 8006c98:	00000ed8 	.word	0x00000ed8

08006c9c <ed_insert_pos>:

static int ed_insert_pos(const mp_editor_t *ed, int line_no){
 8006c9c:	b580      	push	{r7, lr}
 8006c9e:	b084      	sub	sp, #16
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
 8006ca4:	6039      	str	r1, [r7, #0]
  int pos=0;
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	60fb      	str	r3, [r7, #12]
  while (pos < (int)ed->count && ed->lines[pos].line_no < line_no) pos++;
 8006caa:	e002      	b.n	8006cb2 <ed_insert_pos+0x16>
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	3301      	adds	r3, #1
 8006cb0:	60fb      	str	r3, [r7, #12]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	4a09      	ldr	r2, [pc, #36]	@ (8006cdc <ed_insert_pos+0x40>)
 8006cb6:	5c9b      	ldrb	r3, [r3, r2]
 8006cb8:	001a      	movs	r2, r3
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	4293      	cmp	r3, r2
 8006cbe:	da07      	bge.n	8006cd0 <ed_insert_pos+0x34>
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	68fa      	ldr	r2, [r7, #12]
 8006cc4:	214c      	movs	r1, #76	@ 0x4c
 8006cc6:	434a      	muls	r2, r1
 8006cc8:	58d3      	ldr	r3, [r2, r3]
 8006cca:	683a      	ldr	r2, [r7, #0]
 8006ccc:	429a      	cmp	r2, r3
 8006cce:	dced      	bgt.n	8006cac <ed_insert_pos+0x10>
  return pos;
 8006cd0:	68fb      	ldr	r3, [r7, #12]
}
 8006cd2:	0018      	movs	r0, r3
 8006cd4:	46bd      	mov	sp, r7
 8006cd6:	b004      	add	sp, #16
 8006cd8:	bd80      	pop	{r7, pc}
 8006cda:	46c0      	nop			@ (mov r8, r8)
 8006cdc:	00000ed8 	.word	0x00000ed8

08006ce0 <ed_delete>:

static bool ed_delete(mp_editor_t *ed, int line_no){
 8006ce0:	b590      	push	{r4, r7, lr}
 8006ce2:	b085      	sub	sp, #20
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
 8006ce8:	6039      	str	r1, [r7, #0]
  int idx = ed_find(ed, line_no);
 8006cea:	683a      	ldr	r2, [r7, #0]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	0011      	movs	r1, r2
 8006cf0:	0018      	movs	r0, r3
 8006cf2:	f7ff ffa5 	bl	8006c40 <ed_find>
 8006cf6:	0003      	movs	r3, r0
 8006cf8:	60bb      	str	r3, [r7, #8]
  if (idx < 0) return false;
 8006cfa:	68bb      	ldr	r3, [r7, #8]
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	da01      	bge.n	8006d04 <ed_delete+0x24>
 8006d00:	2300      	movs	r3, #0
 8006d02:	e024      	b.n	8006d4e <ed_delete+0x6e>
  for (int i=idx; i<(int)ed->count-1; i++) ed->lines[i] = ed->lines[i+1];
 8006d04:	68bb      	ldr	r3, [r7, #8]
 8006d06:	60fb      	str	r3, [r7, #12]
 8006d08:	e011      	b.n	8006d2e <ed_delete+0x4e>
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	3301      	adds	r3, #1
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	68fa      	ldr	r2, [r7, #12]
 8006d12:	214c      	movs	r1, #76	@ 0x4c
 8006d14:	4351      	muls	r1, r2
 8006d16:	687a      	ldr	r2, [r7, #4]
 8006d18:	244c      	movs	r4, #76	@ 0x4c
 8006d1a:	4363      	muls	r3, r4
 8006d1c:	1840      	adds	r0, r0, r1
 8006d1e:	18d3      	adds	r3, r2, r3
 8006d20:	224c      	movs	r2, #76	@ 0x4c
 8006d22:	0019      	movs	r1, r3
 8006d24:	f01b fcde 	bl	80226e4 <memcpy>
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	60fb      	str	r3, [r7, #12]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4a09      	ldr	r2, [pc, #36]	@ (8006d58 <ed_delete+0x78>)
 8006d32:	5c9b      	ldrb	r3, [r3, r2]
 8006d34:	3b01      	subs	r3, #1
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	429a      	cmp	r2, r3
 8006d3a:	dbe6      	blt.n	8006d0a <ed_delete+0x2a>
  ed->count--;
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	4a06      	ldr	r2, [pc, #24]	@ (8006d58 <ed_delete+0x78>)
 8006d40:	5c9b      	ldrb	r3, [r3, r2]
 8006d42:	3b01      	subs	r3, #1
 8006d44:	b2d9      	uxtb	r1, r3
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	4a03      	ldr	r2, [pc, #12]	@ (8006d58 <ed_delete+0x78>)
 8006d4a:	5499      	strb	r1, [r3, r2]
  return true;
 8006d4c:	2301      	movs	r3, #1
}
 8006d4e:	0018      	movs	r0, r3
 8006d50:	46bd      	mov	sp, r7
 8006d52:	b005      	add	sp, #20
 8006d54:	bd90      	pop	{r4, r7, pc}
 8006d56:	46c0      	nop			@ (mov r8, r8)
 8006d58:	00000ed8 	.word	0x00000ed8

08006d5c <ed_set>:

static bool ed_set(mp_editor_t *ed, int line_no, const char *text){
 8006d5c:	b590      	push	{r4, r7, lr}
 8006d5e:	b089      	sub	sp, #36	@ 0x24
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	60f8      	str	r0, [r7, #12]
 8006d64:	60b9      	str	r1, [r7, #8]
 8006d66:	607a      	str	r2, [r7, #4]
  if (line_no <= 0) return false;
 8006d68:	68bb      	ldr	r3, [r7, #8]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	dc01      	bgt.n	8006d72 <ed_set+0x16>
 8006d6e:	2300      	movs	r3, #0
 8006d70:	e07c      	b.n	8006e6c <ed_set+0x110>
  if (!text || text[0]==0) { (void)ed_delete(ed, line_no); return true; }
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d003      	beq.n	8006d80 <ed_set+0x24>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	781b      	ldrb	r3, [r3, #0]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d107      	bne.n	8006d90 <ed_set+0x34>
 8006d80:	68ba      	ldr	r2, [r7, #8]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	0011      	movs	r1, r2
 8006d86:	0018      	movs	r0, r3
 8006d88:	f7ff ffaa 	bl	8006ce0 <ed_delete>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	e06d      	b.n	8006e6c <ed_set+0x110>

  int idx = ed_find(ed, line_no);
 8006d90:	68ba      	ldr	r2, [r7, #8]
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	0011      	movs	r1, r2
 8006d96:	0018      	movs	r0, r3
 8006d98:	f7ff ff52 	bl	8006c40 <ed_find>
 8006d9c:	0003      	movs	r3, r0
 8006d9e:	61bb      	str	r3, [r7, #24]
  if (idx >= 0){
 8006da0:	69bb      	ldr	r3, [r7, #24]
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	db15      	blt.n	8006dd2 <ed_set+0x76>
    strncpy(ed->lines[idx].text, text, MP_LINE_LEN);
 8006da6:	69bb      	ldr	r3, [r7, #24]
 8006da8:	224c      	movs	r2, #76	@ 0x4c
 8006daa:	4353      	muls	r3, r2
 8006dac:	68fa      	ldr	r2, [r7, #12]
 8006dae:	18d3      	adds	r3, r2, r3
 8006db0:	3304      	adds	r3, #4
 8006db2:	6879      	ldr	r1, [r7, #4]
 8006db4:	2248      	movs	r2, #72	@ 0x48
 8006db6:	0018      	movs	r0, r3
 8006db8:	f01b fb75 	bl	80224a6 <strncpy>
    ed->lines[idx].text[MP_LINE_LEN-1]=0;
 8006dbc:	68fa      	ldr	r2, [r7, #12]
 8006dbe:	69bb      	ldr	r3, [r7, #24]
 8006dc0:	214b      	movs	r1, #75	@ 0x4b
 8006dc2:	204c      	movs	r0, #76	@ 0x4c
 8006dc4:	4343      	muls	r3, r0
 8006dc6:	18d3      	adds	r3, r2, r3
 8006dc8:	185b      	adds	r3, r3, r1
 8006dca:	2200      	movs	r2, #0
 8006dcc:	701a      	strb	r2, [r3, #0]
    return true;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e04c      	b.n	8006e6c <ed_set+0x110>
  }

  if (ed->count >= MP_MAX_LINES) return false;
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	4a27      	ldr	r2, [pc, #156]	@ (8006e74 <ed_set+0x118>)
 8006dd6:	5c9b      	ldrb	r3, [r3, r2]
 8006dd8:	2b31      	cmp	r3, #49	@ 0x31
 8006dda:	d901      	bls.n	8006de0 <ed_set+0x84>
 8006ddc:	2300      	movs	r3, #0
 8006dde:	e045      	b.n	8006e6c <ed_set+0x110>
  int pos = ed_insert_pos(ed, line_no);
 8006de0:	68ba      	ldr	r2, [r7, #8]
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	0011      	movs	r1, r2
 8006de6:	0018      	movs	r0, r3
 8006de8:	f7ff ff58 	bl	8006c9c <ed_insert_pos>
 8006dec:	0003      	movs	r3, r0
 8006dee:	617b      	str	r3, [r7, #20]
  for (int i=(int)ed->count; i>pos; i--) ed->lines[i] = ed->lines[i-1];
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	4a20      	ldr	r2, [pc, #128]	@ (8006e74 <ed_set+0x118>)
 8006df4:	5c9b      	ldrb	r3, [r3, r2]
 8006df6:	61fb      	str	r3, [r7, #28]
 8006df8:	e011      	b.n	8006e1e <ed_set+0xc2>
 8006dfa:	69fb      	ldr	r3, [r7, #28]
 8006dfc:	3b01      	subs	r3, #1
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	69fa      	ldr	r2, [r7, #28]
 8006e02:	214c      	movs	r1, #76	@ 0x4c
 8006e04:	4351      	muls	r1, r2
 8006e06:	68fa      	ldr	r2, [r7, #12]
 8006e08:	244c      	movs	r4, #76	@ 0x4c
 8006e0a:	4363      	muls	r3, r4
 8006e0c:	1840      	adds	r0, r0, r1
 8006e0e:	18d3      	adds	r3, r2, r3
 8006e10:	224c      	movs	r2, #76	@ 0x4c
 8006e12:	0019      	movs	r1, r3
 8006e14:	f01b fc66 	bl	80226e4 <memcpy>
 8006e18:	69fb      	ldr	r3, [r7, #28]
 8006e1a:	3b01      	subs	r3, #1
 8006e1c:	61fb      	str	r3, [r7, #28]
 8006e1e:	69fa      	ldr	r2, [r7, #28]
 8006e20:	697b      	ldr	r3, [r7, #20]
 8006e22:	429a      	cmp	r2, r3
 8006e24:	dce9      	bgt.n	8006dfa <ed_set+0x9e>
  ed->lines[pos].line_no = line_no;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	214c      	movs	r1, #76	@ 0x4c
 8006e2c:	434a      	muls	r2, r1
 8006e2e:	68b9      	ldr	r1, [r7, #8]
 8006e30:	50d1      	str	r1, [r2, r3]
  strncpy(ed->lines[pos].text, text, MP_LINE_LEN);
 8006e32:	697b      	ldr	r3, [r7, #20]
 8006e34:	224c      	movs	r2, #76	@ 0x4c
 8006e36:	4353      	muls	r3, r2
 8006e38:	68fa      	ldr	r2, [r7, #12]
 8006e3a:	18d3      	adds	r3, r2, r3
 8006e3c:	3304      	adds	r3, #4
 8006e3e:	6879      	ldr	r1, [r7, #4]
 8006e40:	2248      	movs	r2, #72	@ 0x48
 8006e42:	0018      	movs	r0, r3
 8006e44:	f01b fb2f 	bl	80224a6 <strncpy>
  ed->lines[pos].text[MP_LINE_LEN-1]=0;
 8006e48:	68fa      	ldr	r2, [r7, #12]
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	214b      	movs	r1, #75	@ 0x4b
 8006e4e:	204c      	movs	r0, #76	@ 0x4c
 8006e50:	4343      	muls	r3, r0
 8006e52:	18d3      	adds	r3, r2, r3
 8006e54:	185b      	adds	r3, r3, r1
 8006e56:	2200      	movs	r2, #0
 8006e58:	701a      	strb	r2, [r3, #0]
  ed->count++;
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	4a05      	ldr	r2, [pc, #20]	@ (8006e74 <ed_set+0x118>)
 8006e5e:	5c9b      	ldrb	r3, [r3, r2]
 8006e60:	3301      	adds	r3, #1
 8006e62:	b2d9      	uxtb	r1, r3
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	4a03      	ldr	r2, [pc, #12]	@ (8006e74 <ed_set+0x118>)
 8006e68:	5499      	strb	r1, [r3, r2]
  return true;
 8006e6a:	2301      	movs	r3, #1
}
 8006e6c:	0018      	movs	r0, r3
 8006e6e:	46bd      	mov	sp, r7
 8006e70:	b009      	add	sp, #36	@ 0x24
 8006e72:	bd90      	pop	{r4, r7, pc}
 8006e74:	00000ed8 	.word	0x00000ed8

08006e78 <ed_list>:
  int m = 0;
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no > m) m = ed->lines[i].line_no;
  return m;
}

static void ed_list(const mp_editor_t *ed){
 8006e78:	b5b0      	push	{r4, r5, r7, lr}
 8006e7a:	b088      	sub	sp, #32
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  char num[16];
  for (uint8_t i=0;i<ed->count;i++){
 8006e80:	231f      	movs	r3, #31
 8006e82:	18fb      	adds	r3, r7, r3
 8006e84:	2200      	movs	r2, #0
 8006e86:	701a      	strb	r2, [r3, #0]
 8006e88:	e025      	b.n	8006ed6 <ed_list+0x5e>
    mp_itoa(ed->lines[i].line_no, num);
 8006e8a:	241f      	movs	r4, #31
 8006e8c:	193b      	adds	r3, r7, r4
 8006e8e:	781a      	ldrb	r2, [r3, #0]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	214c      	movs	r1, #76	@ 0x4c
 8006e94:	434a      	muls	r2, r1
 8006e96:	58d3      	ldr	r3, [r2, r3]
 8006e98:	250c      	movs	r5, #12
 8006e9a:	197a      	adds	r2, r7, r5
 8006e9c:	0011      	movs	r1, r2
 8006e9e:	0018      	movs	r0, r3
 8006ea0:	f7ff fd9a 	bl	80069d8 <mp_itoa>
    mp_puts(num); mp_puts(" "); mp_puts(ed->lines[i].text); mp_putcrlf();
 8006ea4:	197b      	adds	r3, r7, r5
 8006ea6:	0018      	movs	r0, r3
 8006ea8:	f7ff fd15 	bl	80068d6 <mp_puts>
 8006eac:	4b10      	ldr	r3, [pc, #64]	@ (8006ef0 <ed_list+0x78>)
 8006eae:	0018      	movs	r0, r3
 8006eb0:	f7ff fd11 	bl	80068d6 <mp_puts>
 8006eb4:	193b      	adds	r3, r7, r4
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	224c      	movs	r2, #76	@ 0x4c
 8006eba:	4353      	muls	r3, r2
 8006ebc:	687a      	ldr	r2, [r7, #4]
 8006ebe:	18d3      	adds	r3, r2, r3
 8006ec0:	3304      	adds	r3, #4
 8006ec2:	0018      	movs	r0, r3
 8006ec4:	f7ff fd07 	bl	80068d6 <mp_puts>
 8006ec8:	f7ff fd1a 	bl	8006900 <mp_putcrlf>
  for (uint8_t i=0;i<ed->count;i++){
 8006ecc:	193b      	adds	r3, r7, r4
 8006ece:	781a      	ldrb	r2, [r3, #0]
 8006ed0:	193b      	adds	r3, r7, r4
 8006ed2:	3201      	adds	r2, #1
 8006ed4:	701a      	strb	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a06      	ldr	r2, [pc, #24]	@ (8006ef4 <ed_list+0x7c>)
 8006eda:	5c9b      	ldrb	r3, [r3, r2]
 8006edc:	221f      	movs	r2, #31
 8006ede:	18ba      	adds	r2, r7, r2
 8006ee0:	7812      	ldrb	r2, [r2, #0]
 8006ee2:	429a      	cmp	r2, r3
 8006ee4:	d3d1      	bcc.n	8006e8a <ed_list+0x12>
  }
}
 8006ee6:	46c0      	nop			@ (mov r8, r8)
 8006ee8:	46c0      	nop			@ (mov r8, r8)
 8006eea:	46bd      	mov	sp, r7
 8006eec:	b008      	add	sp, #32
 8006eee:	bdb0      	pop	{r4, r5, r7, pc}
 8006ef0:	080268e0 	.word	0x080268e0
 8006ef4:	00000ed8 	.word	0x00000ed8

08006ef8 <sysvar_find>:
  {"LEDI", SV_LEDI}, {"LEDR", SV_LEDR}, {"LEDG", SV_LEDG}, {"LEDB", SV_LEDB}, {"LEDW", SV_LEDW},
  {"TIMEH", SV_TIMEH}, {"TIMEM", SV_TIMEM}, {"TIMES", SV_TIMES},
  {"ALH", SV_ALH}, {"ALM", SV_ALM}, {"ALS", SV_ALS},
};

static int sysvar_find(const char *name){
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b084      	sub	sp, #16
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 8006f00:	2300      	movs	r3, #0
 8006f02:	60fb      	str	r3, [r7, #12]
 8006f04:	e014      	b.n	8006f30 <sysvar_find+0x38>
    if (!mp_stricmp(name, g_sysvars[i].name)) return g_sysvars[i].idx;
 8006f06:	4b0f      	ldr	r3, [pc, #60]	@ (8006f44 <sysvar_find+0x4c>)
 8006f08:	68fa      	ldr	r2, [r7, #12]
 8006f0a:	00d2      	lsls	r2, r2, #3
 8006f0c:	58d2      	ldr	r2, [r2, r3]
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	0011      	movs	r1, r2
 8006f12:	0018      	movs	r0, r3
 8006f14:	f7ff fd00 	bl	8006918 <mp_stricmp>
 8006f18:	1e03      	subs	r3, r0, #0
 8006f1a:	d106      	bne.n	8006f2a <sysvar_find+0x32>
 8006f1c:	4a09      	ldr	r2, [pc, #36]	@ (8006f44 <sysvar_find+0x4c>)
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	18d3      	adds	r3, r2, r3
 8006f24:	3304      	adds	r3, #4
 8006f26:	781b      	ldrb	r3, [r3, #0]
 8006f28:	e007      	b.n	8006f3a <sysvar_find+0x42>
  for (unsigned i=0; i<sizeof(g_sysvars)/sizeof(g_sysvars[0]); i++){
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	3301      	adds	r3, #1
 8006f2e:	60fb      	str	r3, [r7, #12]
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	2b18      	cmp	r3, #24
 8006f34:	d9e7      	bls.n	8006f06 <sysvar_find+0xe>
  }
  return -1;
 8006f36:	2301      	movs	r3, #1
 8006f38:	425b      	negs	r3, r3
}
 8006f3a:	0018      	movs	r0, r3
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	b004      	add	sp, #16
 8006f40:	bd80      	pop	{r7, pc}
 8006f42:	46c0      	nop			@ (mov r8, r8)
 8006f44:	080279e8 	.word	0x080279e8

08006f48 <is_id0>:
  const char *s;
  uint16_t pos;
  token_t cur;
} lex_t;

static bool is_id0(char c){ return (c=='_') || isalpha((unsigned char)c); }
 8006f48:	b580      	push	{r7, lr}
 8006f4a:	b082      	sub	sp, #8
 8006f4c:	af00      	add	r7, sp, #0
 8006f4e:	0002      	movs	r2, r0
 8006f50:	1dfb      	adds	r3, r7, #7
 8006f52:	701a      	strb	r2, [r3, #0]
 8006f54:	1dfb      	adds	r3, r7, #7
 8006f56:	781b      	ldrb	r3, [r3, #0]
 8006f58:	2b5f      	cmp	r3, #95	@ 0x5f
 8006f5a:	d009      	beq.n	8006f70 <is_id0+0x28>
 8006f5c:	1dfb      	adds	r3, r7, #7
 8006f5e:	781b      	ldrb	r3, [r3, #0]
 8006f60:	1c5a      	adds	r2, r3, #1
 8006f62:	4b09      	ldr	r3, [pc, #36]	@ (8006f88 <is_id0+0x40>)
 8006f64:	18d3      	adds	r3, r2, r3
 8006f66:	781b      	ldrb	r3, [r3, #0]
 8006f68:	001a      	movs	r2, r3
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	4013      	ands	r3, r2
 8006f6e:	d001      	beq.n	8006f74 <is_id0+0x2c>
 8006f70:	2301      	movs	r3, #1
 8006f72:	e000      	b.n	8006f76 <is_id0+0x2e>
 8006f74:	2300      	movs	r3, #0
 8006f76:	1c1a      	adds	r2, r3, #0
 8006f78:	2301      	movs	r3, #1
 8006f7a:	4013      	ands	r3, r2
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	0018      	movs	r0, r3
 8006f80:	46bd      	mov	sp, r7
 8006f82:	b002      	add	sp, #8
 8006f84:	bd80      	pop	{r7, pc}
 8006f86:	46c0      	nop			@ (mov r8, r8)
 8006f88:	08027fc0 	.word	0x08027fc0

08006f8c <is_idn>:
static bool is_idn(char c){ return (c=='_') || isalnum((unsigned char)c); }
 8006f8c:	b580      	push	{r7, lr}
 8006f8e:	b082      	sub	sp, #8
 8006f90:	af00      	add	r7, sp, #0
 8006f92:	0002      	movs	r2, r0
 8006f94:	1dfb      	adds	r3, r7, #7
 8006f96:	701a      	strb	r2, [r3, #0]
 8006f98:	1dfb      	adds	r3, r7, #7
 8006f9a:	781b      	ldrb	r3, [r3, #0]
 8006f9c:	2b5f      	cmp	r3, #95	@ 0x5f
 8006f9e:	d009      	beq.n	8006fb4 <is_idn+0x28>
 8006fa0:	1dfb      	adds	r3, r7, #7
 8006fa2:	781b      	ldrb	r3, [r3, #0]
 8006fa4:	1c5a      	adds	r2, r3, #1
 8006fa6:	4b09      	ldr	r3, [pc, #36]	@ (8006fcc <is_idn+0x40>)
 8006fa8:	18d3      	adds	r3, r2, r3
 8006faa:	781b      	ldrb	r3, [r3, #0]
 8006fac:	001a      	movs	r2, r3
 8006fae:	2307      	movs	r3, #7
 8006fb0:	4013      	ands	r3, r2
 8006fb2:	d001      	beq.n	8006fb8 <is_idn+0x2c>
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	e000      	b.n	8006fba <is_idn+0x2e>
 8006fb8:	2300      	movs	r3, #0
 8006fba:	1c1a      	adds	r2, r3, #0
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	b2db      	uxtb	r3, r3
 8006fc2:	0018      	movs	r0, r3
 8006fc4:	46bd      	mov	sp, r7
 8006fc6:	b002      	add	sp, #8
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	46c0      	nop			@ (mov r8, r8)
 8006fcc:	08027fc0 	.word	0x08027fc0

08006fd0 <lex_init>:

static void lex_init(lex_t *lx, const char *s){ lx->s=s; lx->pos=0; memset(&lx->cur,0,sizeof(lx->cur)); }
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b082      	sub	sp, #8
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	683a      	ldr	r2, [r7, #0]
 8006fde:	601a      	str	r2, [r3, #0]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	809a      	strh	r2, [r3, #4]
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	3308      	adds	r3, #8
 8006fea:	2214      	movs	r2, #20
 8006fec:	2100      	movs	r1, #0
 8006fee:	0018      	movs	r0, r3
 8006ff0:	f01b fa40 	bl	8022474 <memset>
 8006ff4:	46c0      	nop			@ (mov r8, r8)
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	b002      	add	sp, #8
 8006ffa:	bd80      	pop	{r7, pc}

08006ffc <lex_skip_ws>:

static void lex_skip_ws(lex_t *lx){
 8006ffc:	b580      	push	{r7, lr}
 8006ffe:	b082      	sub	sp, #8
 8007000:	af00      	add	r7, sp, #0
 8007002:	6078      	str	r0, [r7, #4]
  while (lx->s[lx->pos] && (lx->s[lx->pos]==' ' || lx->s[lx->pos]=='\t' || lx->s[lx->pos]=='\r' || lx->s[lx->pos]=='\n')) lx->pos++;
 8007004:	e005      	b.n	8007012 <lex_skip_ws+0x16>
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	889b      	ldrh	r3, [r3, #4]
 800700a:	3301      	adds	r3, #1
 800700c:	b29a      	uxth	r2, r3
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	809a      	strh	r2, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	687a      	ldr	r2, [r7, #4]
 8007018:	8892      	ldrh	r2, [r2, #4]
 800701a:	189b      	adds	r3, r3, r2
 800701c:	781b      	ldrb	r3, [r3, #0]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d01f      	beq.n	8007062 <lex_skip_ws+0x66>
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	8892      	ldrh	r2, [r2, #4]
 800702a:	189b      	adds	r3, r3, r2
 800702c:	781b      	ldrb	r3, [r3, #0]
 800702e:	2b20      	cmp	r3, #32
 8007030:	d0e9      	beq.n	8007006 <lex_skip_ws+0xa>
 8007032:	687b      	ldr	r3, [r7, #4]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	687a      	ldr	r2, [r7, #4]
 8007038:	8892      	ldrh	r2, [r2, #4]
 800703a:	189b      	adds	r3, r3, r2
 800703c:	781b      	ldrb	r3, [r3, #0]
 800703e:	2b09      	cmp	r3, #9
 8007040:	d0e1      	beq.n	8007006 <lex_skip_ws+0xa>
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	8892      	ldrh	r2, [r2, #4]
 800704a:	189b      	adds	r3, r3, r2
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	2b0d      	cmp	r3, #13
 8007050:	d0d9      	beq.n	8007006 <lex_skip_ws+0xa>
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	687a      	ldr	r2, [r7, #4]
 8007058:	8892      	ldrh	r2, [r2, #4]
 800705a:	189b      	adds	r3, r3, r2
 800705c:	781b      	ldrb	r3, [r3, #0]
 800705e:	2b0a      	cmp	r3, #10
 8007060:	d0d1      	beq.n	8007006 <lex_skip_ws+0xa>
}
 8007062:	46c0      	nop			@ (mov r8, r8)
 8007064:	46bd      	mov	sp, r7
 8007066:	b002      	add	sp, #8
 8007068:	bd80      	pop	{r7, pc}
	...

0800706c <kw>:

static bool kw(const char *id, const char *w){
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  while (*id && *w){
 8007076:	e040      	b.n	80070fa <kw+0x8e>
    char a=(char)tolower((unsigned char)*id++);
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	1c5a      	adds	r2, r3, #1
 800707c:	607a      	str	r2, [r7, #4]
 800707e:	210f      	movs	r1, #15
 8007080:	187a      	adds	r2, r7, r1
 8007082:	781b      	ldrb	r3, [r3, #0]
 8007084:	7013      	strb	r3, [r2, #0]
 8007086:	187b      	adds	r3, r7, r1
 8007088:	781b      	ldrb	r3, [r3, #0]
 800708a:	1c5a      	adds	r2, r3, #1
 800708c:	4b28      	ldr	r3, [pc, #160]	@ (8007130 <kw+0xc4>)
 800708e:	18d3      	adds	r3, r2, r3
 8007090:	781b      	ldrb	r3, [r3, #0]
 8007092:	001a      	movs	r2, r3
 8007094:	2303      	movs	r3, #3
 8007096:	4013      	ands	r3, r2
 8007098:	2b01      	cmp	r3, #1
 800709a:	d103      	bne.n	80070a4 <kw+0x38>
 800709c:	187b      	adds	r3, r7, r1
 800709e:	781b      	ldrb	r3, [r3, #0]
 80070a0:	3320      	adds	r3, #32
 80070a2:	e002      	b.n	80070aa <kw+0x3e>
 80070a4:	230f      	movs	r3, #15
 80070a6:	18fb      	adds	r3, r7, r3
 80070a8:	781b      	ldrb	r3, [r3, #0]
 80070aa:	220e      	movs	r2, #14
 80070ac:	18ba      	adds	r2, r7, r2
 80070ae:	7013      	strb	r3, [r2, #0]
    char b=(char)tolower((unsigned char)*w++);
 80070b0:	683b      	ldr	r3, [r7, #0]
 80070b2:	1c5a      	adds	r2, r3, #1
 80070b4:	603a      	str	r2, [r7, #0]
 80070b6:	210d      	movs	r1, #13
 80070b8:	187a      	adds	r2, r7, r1
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	7013      	strb	r3, [r2, #0]
 80070be:	187b      	adds	r3, r7, r1
 80070c0:	781b      	ldrb	r3, [r3, #0]
 80070c2:	1c5a      	adds	r2, r3, #1
 80070c4:	4b1a      	ldr	r3, [pc, #104]	@ (8007130 <kw+0xc4>)
 80070c6:	18d3      	adds	r3, r2, r3
 80070c8:	781b      	ldrb	r3, [r3, #0]
 80070ca:	001a      	movs	r2, r3
 80070cc:	2303      	movs	r3, #3
 80070ce:	4013      	ands	r3, r2
 80070d0:	2b01      	cmp	r3, #1
 80070d2:	d103      	bne.n	80070dc <kw+0x70>
 80070d4:	187b      	adds	r3, r7, r1
 80070d6:	781b      	ldrb	r3, [r3, #0]
 80070d8:	3320      	adds	r3, #32
 80070da:	e002      	b.n	80070e2 <kw+0x76>
 80070dc:	230d      	movs	r3, #13
 80070de:	18fb      	adds	r3, r7, r3
 80070e0:	781b      	ldrb	r3, [r3, #0]
 80070e2:	210c      	movs	r1, #12
 80070e4:	187a      	adds	r2, r7, r1
 80070e6:	7013      	strb	r3, [r2, #0]
    if (a!=b) return false;
 80070e8:	230e      	movs	r3, #14
 80070ea:	18fa      	adds	r2, r7, r3
 80070ec:	187b      	adds	r3, r7, r1
 80070ee:	7812      	ldrb	r2, [r2, #0]
 80070f0:	781b      	ldrb	r3, [r3, #0]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d001      	beq.n	80070fa <kw+0x8e>
 80070f6:	2300      	movs	r3, #0
 80070f8:	e016      	b.n	8007128 <kw+0xbc>
  while (*id && *w){
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	781b      	ldrb	r3, [r3, #0]
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d003      	beq.n	800710a <kw+0x9e>
 8007102:	683b      	ldr	r3, [r7, #0]
 8007104:	781b      	ldrb	r3, [r3, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1b6      	bne.n	8007078 <kw+0xc>
  }
  return (*id==0 && *w==0);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d105      	bne.n	800711e <kw+0xb2>
 8007112:	683b      	ldr	r3, [r7, #0]
 8007114:	781b      	ldrb	r3, [r3, #0]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d101      	bne.n	800711e <kw+0xb2>
 800711a:	2301      	movs	r3, #1
 800711c:	e000      	b.n	8007120 <kw+0xb4>
 800711e:	2300      	movs	r3, #0
 8007120:	1c1a      	adds	r2, r3, #0
 8007122:	2301      	movs	r3, #1
 8007124:	4013      	ands	r3, r2
 8007126:	b2db      	uxtb	r3, r3
}
 8007128:	0018      	movs	r0, r3
 800712a:	46bd      	mov	sp, r7
 800712c:	b004      	add	sp, #16
 800712e:	bd80      	pop	{r7, pc}
 8007130:	08027fc0 	.word	0x08027fc0

08007134 <kw_kind>:

static tok_t kw_kind(const char *id){
 8007134:	b580      	push	{r7, lr}
 8007136:	b082      	sub	sp, #8
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
  if (kw(id,"if")) return T_IF;
 800713c:	4a43      	ldr	r2, [pc, #268]	@ (800724c <kw_kind+0x118>)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	0011      	movs	r1, r2
 8007142:	0018      	movs	r0, r3
 8007144:	f7ff ff92 	bl	800706c <kw>
 8007148:	1e03      	subs	r3, r0, #0
 800714a:	d001      	beq.n	8007150 <kw_kind+0x1c>
 800714c:	2313      	movs	r3, #19
 800714e:	e078      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"then")) return T_THEN;
 8007150:	4a3f      	ldr	r2, [pc, #252]	@ (8007250 <kw_kind+0x11c>)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	0011      	movs	r1, r2
 8007156:	0018      	movs	r0, r3
 8007158:	f7ff ff88 	bl	800706c <kw>
 800715c:	1e03      	subs	r3, r0, #0
 800715e:	d001      	beq.n	8007164 <kw_kind+0x30>
 8007160:	2314      	movs	r3, #20
 8007162:	e06e      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"else")) return T_ELSE;
 8007164:	4a3b      	ldr	r2, [pc, #236]	@ (8007254 <kw_kind+0x120>)
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	0011      	movs	r1, r2
 800716a:	0018      	movs	r0, r3
 800716c:	f7ff ff7e 	bl	800706c <kw>
 8007170:	1e03      	subs	r3, r0, #0
 8007172:	d001      	beq.n	8007178 <kw_kind+0x44>
 8007174:	2315      	movs	r3, #21
 8007176:	e064      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"while")) return T_WHILE;
 8007178:	4a37      	ldr	r2, [pc, #220]	@ (8007258 <kw_kind+0x124>)
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	0011      	movs	r1, r2
 800717e:	0018      	movs	r0, r3
 8007180:	f7ff ff74 	bl	800706c <kw>
 8007184:	1e03      	subs	r3, r0, #0
 8007186:	d001      	beq.n	800718c <kw_kind+0x58>
 8007188:	2316      	movs	r3, #22
 800718a:	e05a      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"do")) return T_DO;
 800718c:	4a33      	ldr	r2, [pc, #204]	@ (800725c <kw_kind+0x128>)
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	0011      	movs	r1, r2
 8007192:	0018      	movs	r0, r3
 8007194:	f7ff ff6a 	bl	800706c <kw>
 8007198:	1e03      	subs	r3, r0, #0
 800719a:	d001      	beq.n	80071a0 <kw_kind+0x6c>
 800719c:	2317      	movs	r3, #23
 800719e:	e050      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"begin")) return T_BEGIN;
 80071a0:	4a2f      	ldr	r2, [pc, #188]	@ (8007260 <kw_kind+0x12c>)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	0011      	movs	r1, r2
 80071a6:	0018      	movs	r0, r3
 80071a8:	f7ff ff60 	bl	800706c <kw>
 80071ac:	1e03      	subs	r3, r0, #0
 80071ae:	d001      	beq.n	80071b4 <kw_kind+0x80>
 80071b0:	2318      	movs	r3, #24
 80071b2:	e046      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"end")) return T_END;
 80071b4:	4a2b      	ldr	r2, [pc, #172]	@ (8007264 <kw_kind+0x130>)
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	0011      	movs	r1, r2
 80071ba:	0018      	movs	r0, r3
 80071bc:	f7ff ff56 	bl	800706c <kw>
 80071c0:	1e03      	subs	r3, r0, #0
 80071c2:	d001      	beq.n	80071c8 <kw_kind+0x94>
 80071c4:	2319      	movs	r3, #25
 80071c6:	e03c      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"repeat")) return T_REPEAT;
 80071c8:	4a27      	ldr	r2, [pc, #156]	@ (8007268 <kw_kind+0x134>)
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	0011      	movs	r1, r2
 80071ce:	0018      	movs	r0, r3
 80071d0:	f7ff ff4c 	bl	800706c <kw>
 80071d4:	1e03      	subs	r3, r0, #0
 80071d6:	d001      	beq.n	80071dc <kw_kind+0xa8>
 80071d8:	231a      	movs	r3, #26
 80071da:	e032      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"until")) return T_UNTIL;
 80071dc:	4a23      	ldr	r2, [pc, #140]	@ (800726c <kw_kind+0x138>)
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	0011      	movs	r1, r2
 80071e2:	0018      	movs	r0, r3
 80071e4:	f7ff ff42 	bl	800706c <kw>
 80071e8:	1e03      	subs	r3, r0, #0
 80071ea:	d001      	beq.n	80071f0 <kw_kind+0xbc>
 80071ec:	231b      	movs	r3, #27
 80071ee:	e028      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"goto")) return T_GOTO;
 80071f0:	4a1f      	ldr	r2, [pc, #124]	@ (8007270 <kw_kind+0x13c>)
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	0011      	movs	r1, r2
 80071f6:	0018      	movs	r0, r3
 80071f8:	f7ff ff38 	bl	800706c <kw>
 80071fc:	1e03      	subs	r3, r0, #0
 80071fe:	d001      	beq.n	8007204 <kw_kind+0xd0>
 8007200:	231c      	movs	r3, #28
 8007202:	e01e      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"and")) return T_AND;
 8007204:	4a1b      	ldr	r2, [pc, #108]	@ (8007274 <kw_kind+0x140>)
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	0011      	movs	r1, r2
 800720a:	0018      	movs	r0, r3
 800720c:	f7ff ff2e 	bl	800706c <kw>
 8007210:	1e03      	subs	r3, r0, #0
 8007212:	d001      	beq.n	8007218 <kw_kind+0xe4>
 8007214:	231d      	movs	r3, #29
 8007216:	e014      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"or")) return T_OR;
 8007218:	4a17      	ldr	r2, [pc, #92]	@ (8007278 <kw_kind+0x144>)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	0011      	movs	r1, r2
 800721e:	0018      	movs	r0, r3
 8007220:	f7ff ff24 	bl	800706c <kw>
 8007224:	1e03      	subs	r3, r0, #0
 8007226:	d001      	beq.n	800722c <kw_kind+0xf8>
 8007228:	231e      	movs	r3, #30
 800722a:	e00a      	b.n	8007242 <kw_kind+0x10e>
  if (kw(id,"not")) return T_NOT;
 800722c:	4a13      	ldr	r2, [pc, #76]	@ (800727c <kw_kind+0x148>)
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	0011      	movs	r1, r2
 8007232:	0018      	movs	r0, r3
 8007234:	f7ff ff1a 	bl	800706c <kw>
 8007238:	1e03      	subs	r3, r0, #0
 800723a:	d001      	beq.n	8007240 <kw_kind+0x10c>
 800723c:	231f      	movs	r3, #31
 800723e:	e000      	b.n	8007242 <kw_kind+0x10e>
  return T_ID;
 8007240:	2302      	movs	r3, #2
}
 8007242:	0018      	movs	r0, r3
 8007244:	46bd      	mov	sp, r7
 8007246:	b002      	add	sp, #8
 8007248:	bd80      	pop	{r7, pc}
 800724a:	46c0      	nop			@ (mov r8, r8)
 800724c:	08026970 	.word	0x08026970
 8007250:	08026974 	.word	0x08026974
 8007254:	0802697c 	.word	0x0802697c
 8007258:	08026984 	.word	0x08026984
 800725c:	0802698c 	.word	0x0802698c
 8007260:	08026990 	.word	0x08026990
 8007264:	08026998 	.word	0x08026998
 8007268:	0802699c 	.word	0x0802699c
 800726c:	080269a4 	.word	0x080269a4
 8007270:	080269ac 	.word	0x080269ac
 8007274:	080269b4 	.word	0x080269b4
 8007278:	080269b8 	.word	0x080269b8
 800727c:	080269bc 	.word	0x080269bc

08007280 <lex_next>:

static void lex_next(lex_t *lx){
 8007280:	b5b0      	push	{r4, r5, r7, lr}
 8007282:	b08c      	sub	sp, #48	@ 0x30
 8007284:	af00      	add	r7, sp, #0
 8007286:	6078      	str	r0, [r7, #4]
  lex_skip_ws(lx);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	0018      	movs	r0, r3
 800728c:	f7ff feb6 	bl	8006ffc <lex_skip_ws>
  char c = lx->s[lx->pos];
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	687a      	ldr	r2, [r7, #4]
 8007296:	8892      	ldrh	r2, [r2, #4]
 8007298:	189a      	adds	r2, r3, r2
 800729a:	2529      	movs	r5, #41	@ 0x29
 800729c:	197b      	adds	r3, r7, r5
 800729e:	7812      	ldrb	r2, [r2, #0]
 80072a0:	701a      	strb	r2, [r3, #0]
  token_t t; memset(&t,0,sizeof(t)); t.k=T_EOF;
 80072a2:	2414      	movs	r4, #20
 80072a4:	193b      	adds	r3, r7, r4
 80072a6:	2214      	movs	r2, #20
 80072a8:	2100      	movs	r1, #0
 80072aa:	0018      	movs	r0, r3
 80072ac:	f01b f8e2 	bl	8022474 <memset>
 80072b0:	0021      	movs	r1, r4
 80072b2:	187b      	adds	r3, r7, r1
 80072b4:	2200      	movs	r2, #0
 80072b6:	701a      	strb	r2, [r3, #0]

  if (!c){ lx->cur=t; return; }
 80072b8:	197b      	adds	r3, r7, r5
 80072ba:	781b      	ldrb	r3, [r3, #0]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d107      	bne.n	80072d0 <lex_next+0x50>
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	187a      	adds	r2, r7, r1
 80072c4:	3308      	adds	r3, #8
 80072c6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80072c8:	c313      	stmia	r3!, {r0, r1, r4}
 80072ca:	ca03      	ldmia	r2!, {r0, r1}
 80072cc:	c303      	stmia	r3!, {r0, r1}
 80072ce:	e16e      	b.n	80075ae <lex_next+0x32e>

  if (isdigit((unsigned char)c)){
 80072d0:	2329      	movs	r3, #41	@ 0x29
 80072d2:	18fb      	adds	r3, r7, r3
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	1c5a      	adds	r2, r3, #1
 80072d8:	4bb6      	ldr	r3, [pc, #728]	@ (80075b4 <lex_next+0x334>)
 80072da:	18d3      	adds	r3, r2, r3
 80072dc:	781b      	ldrb	r3, [r3, #0]
 80072de:	001a      	movs	r2, r3
 80072e0:	2304      	movs	r3, #4
 80072e2:	4013      	ands	r3, r2
 80072e4:	d034      	beq.n	8007350 <lex_next+0xd0>
    int32_t v=0;
 80072e6:	2300      	movs	r3, #0
 80072e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    while (isdigit((unsigned char)lx->s[lx->pos])){
 80072ea:	e014      	b.n	8007316 <lex_next+0x96>
      v = (int32_t)(v*10 + (lx->s[lx->pos]-'0'));
 80072ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80072ee:	0013      	movs	r3, r2
 80072f0:	009b      	lsls	r3, r3, #2
 80072f2:	189b      	adds	r3, r3, r2
 80072f4:	005b      	lsls	r3, r3, #1
 80072f6:	0019      	movs	r1, r3
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	687a      	ldr	r2, [r7, #4]
 80072fe:	8892      	ldrh	r2, [r2, #4]
 8007300:	189b      	adds	r3, r3, r2
 8007302:	781b      	ldrb	r3, [r3, #0]
 8007304:	3b30      	subs	r3, #48	@ 0x30
 8007306:	18cb      	adds	r3, r1, r3
 8007308:	62fb      	str	r3, [r7, #44]	@ 0x2c
      lx->pos++;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	889b      	ldrh	r3, [r3, #4]
 800730e:	3301      	adds	r3, #1
 8007310:	b29a      	uxth	r2, r3
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	809a      	strh	r2, [r3, #4]
    while (isdigit((unsigned char)lx->s[lx->pos])){
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	687a      	ldr	r2, [r7, #4]
 800731c:	8892      	ldrh	r2, [r2, #4]
 800731e:	189b      	adds	r3, r3, r2
 8007320:	781b      	ldrb	r3, [r3, #0]
 8007322:	1c5a      	adds	r2, r3, #1
 8007324:	4ba3      	ldr	r3, [pc, #652]	@ (80075b4 <lex_next+0x334>)
 8007326:	18d3      	adds	r3, r2, r3
 8007328:	781b      	ldrb	r3, [r3, #0]
 800732a:	001a      	movs	r2, r3
 800732c:	2304      	movs	r3, #4
 800732e:	4013      	ands	r3, r2
 8007330:	d1dc      	bne.n	80072ec <lex_next+0x6c>
    }
    t.k=T_NUM; t.num=v; lx->cur=t; return;
 8007332:	2114      	movs	r1, #20
 8007334:	187b      	adds	r3, r7, r1
 8007336:	2201      	movs	r2, #1
 8007338:	701a      	strb	r2, [r3, #0]
 800733a:	187b      	adds	r3, r7, r1
 800733c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800733e:	605a      	str	r2, [r3, #4]
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	187a      	adds	r2, r7, r1
 8007344:	3308      	adds	r3, #8
 8007346:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007348:	c313      	stmia	r3!, {r0, r1, r4}
 800734a:	ca03      	ldmia	r2!, {r0, r1}
 800734c:	c303      	stmia	r3!, {r0, r1}
 800734e:	e12e      	b.n	80075ae <lex_next+0x32e>
  }

  if (is_id0(c)){
 8007350:	2329      	movs	r3, #41	@ 0x29
 8007352:	18fb      	adds	r3, r7, r3
 8007354:	781b      	ldrb	r3, [r3, #0]
 8007356:	0018      	movs	r0, r3
 8007358:	f7ff fdf6 	bl	8006f48 <is_id0>
 800735c:	1e03      	subs	r3, r0, #0
 800735e:	d04c      	beq.n	80073fa <lex_next+0x17a>
    char buf[MP_NAME_LEN];
    uint16_t i=0;
 8007360:	232a      	movs	r3, #42	@ 0x2a
 8007362:	18fb      	adds	r3, r7, r3
 8007364:	2200      	movs	r2, #0
 8007366:	801a      	strh	r2, [r3, #0]
    while (is_idn(lx->s[lx->pos]) && i < (MP_NAME_LEN-1)) buf[i++] = lx->s[lx->pos++];
 8007368:	e013      	b.n	8007392 <lex_next+0x112>
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681a      	ldr	r2, [r3, #0]
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	889b      	ldrh	r3, [r3, #4]
 8007372:	1c59      	adds	r1, r3, #1
 8007374:	b288      	uxth	r0, r1
 8007376:	6879      	ldr	r1, [r7, #4]
 8007378:	8088      	strh	r0, [r1, #4]
 800737a:	18d2      	adds	r2, r2, r3
 800737c:	212a      	movs	r1, #42	@ 0x2a
 800737e:	187b      	adds	r3, r7, r1
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	1879      	adds	r1, r7, r1
 8007384:	1c58      	adds	r0, r3, #1
 8007386:	8008      	strh	r0, [r1, #0]
 8007388:	0019      	movs	r1, r3
 800738a:	7812      	ldrb	r2, [r2, #0]
 800738c:	2308      	movs	r3, #8
 800738e:	18fb      	adds	r3, r7, r3
 8007390:	545a      	strb	r2, [r3, r1]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	687a      	ldr	r2, [r7, #4]
 8007398:	8892      	ldrh	r2, [r2, #4]
 800739a:	189b      	adds	r3, r3, r2
 800739c:	781b      	ldrb	r3, [r3, #0]
 800739e:	0018      	movs	r0, r3
 80073a0:	f7ff fdf4 	bl	8006f8c <is_idn>
 80073a4:	1e03      	subs	r3, r0, #0
 80073a6:	d004      	beq.n	80073b2 <lex_next+0x132>
 80073a8:	232a      	movs	r3, #42	@ 0x2a
 80073aa:	18fb      	adds	r3, r7, r3
 80073ac:	881b      	ldrh	r3, [r3, #0]
 80073ae:	2b0a      	cmp	r3, #10
 80073b0:	d9db      	bls.n	800736a <lex_next+0xea>
    buf[i]=0;
 80073b2:	232a      	movs	r3, #42	@ 0x2a
 80073b4:	18fb      	adds	r3, r7, r3
 80073b6:	881b      	ldrh	r3, [r3, #0]
 80073b8:	2408      	movs	r4, #8
 80073ba:	193a      	adds	r2, r7, r4
 80073bc:	2100      	movs	r1, #0
 80073be:	54d1      	strb	r1, [r2, r3]
    t.k = kw_kind(buf);
 80073c0:	193b      	adds	r3, r7, r4
 80073c2:	0018      	movs	r0, r3
 80073c4:	f7ff feb6 	bl	8007134 <kw_kind>
 80073c8:	0003      	movs	r3, r0
 80073ca:	001a      	movs	r2, r3
 80073cc:	2014      	movs	r0, #20
 80073ce:	183b      	adds	r3, r7, r0
 80073d0:	701a      	strb	r2, [r3, #0]
    strncpy(t.id, buf, MP_NAME_LEN);
 80073d2:	1939      	adds	r1, r7, r4
 80073d4:	0004      	movs	r4, r0
 80073d6:	183b      	adds	r3, r7, r0
 80073d8:	3308      	adds	r3, #8
 80073da:	220c      	movs	r2, #12
 80073dc:	0018      	movs	r0, r3
 80073de:	f01b f862 	bl	80224a6 <strncpy>
    t.id[MP_NAME_LEN-1]=0;
 80073e2:	0020      	movs	r0, r4
 80073e4:	183b      	adds	r3, r7, r0
 80073e6:	2200      	movs	r2, #0
 80073e8:	74da      	strb	r2, [r3, #19]
    lx->cur=t; return;
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	183a      	adds	r2, r7, r0
 80073ee:	3308      	adds	r3, #8
 80073f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80073f2:	c313      	stmia	r3!, {r0, r1, r4}
 80073f4:	ca03      	ldmia	r2!, {r0, r1}
 80073f6:	c303      	stmia	r3!, {r0, r1}
 80073f8:	e0d9      	b.n	80075ae <lex_next+0x32e>
  }

  if (c==':' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_ASSIGN; lx->cur=t; return; }
 80073fa:	2329      	movs	r3, #41	@ 0x29
 80073fc:	18fb      	adds	r3, r7, r3
 80073fe:	781b      	ldrb	r3, [r3, #0]
 8007400:	2b3a      	cmp	r3, #58	@ 0x3a
 8007402:	d11a      	bne.n	800743a <lex_next+0x1ba>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681a      	ldr	r2, [r3, #0]
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	889b      	ldrh	r3, [r3, #4]
 800740c:	3301      	adds	r3, #1
 800740e:	18d3      	adds	r3, r2, r3
 8007410:	781b      	ldrb	r3, [r3, #0]
 8007412:	2b3d      	cmp	r3, #61	@ 0x3d
 8007414:	d111      	bne.n	800743a <lex_next+0x1ba>
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	889b      	ldrh	r3, [r3, #4]
 800741a:	3302      	adds	r3, #2
 800741c:	b29a      	uxth	r2, r3
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	809a      	strh	r2, [r3, #4]
 8007422:	2114      	movs	r1, #20
 8007424:	187b      	adds	r3, r7, r1
 8007426:	2203      	movs	r2, #3
 8007428:	701a      	strb	r2, [r3, #0]
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	187a      	adds	r2, r7, r1
 800742e:	3308      	adds	r3, #8
 8007430:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007432:	c313      	stmia	r3!, {r0, r1, r4}
 8007434:	ca03      	ldmia	r2!, {r0, r1}
 8007436:	c303      	stmia	r3!, {r0, r1}
 8007438:	e0b9      	b.n	80075ae <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_LTE; lx->cur=t; return; }
 800743a:	2329      	movs	r3, #41	@ 0x29
 800743c:	18fb      	adds	r3, r7, r3
 800743e:	781b      	ldrb	r3, [r3, #0]
 8007440:	2b3c      	cmp	r3, #60	@ 0x3c
 8007442:	d11a      	bne.n	800747a <lex_next+0x1fa>
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681a      	ldr	r2, [r3, #0]
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	889b      	ldrh	r3, [r3, #4]
 800744c:	3301      	adds	r3, #1
 800744e:	18d3      	adds	r3, r2, r3
 8007450:	781b      	ldrb	r3, [r3, #0]
 8007452:	2b3d      	cmp	r3, #61	@ 0x3d
 8007454:	d111      	bne.n	800747a <lex_next+0x1fa>
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	889b      	ldrh	r3, [r3, #4]
 800745a:	3302      	adds	r3, #2
 800745c:	b29a      	uxth	r2, r3
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	809a      	strh	r2, [r3, #4]
 8007462:	2114      	movs	r1, #20
 8007464:	187b      	adds	r3, r7, r1
 8007466:	2210      	movs	r2, #16
 8007468:	701a      	strb	r2, [r3, #0]
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	187a      	adds	r2, r7, r1
 800746e:	3308      	adds	r3, #8
 8007470:	ca13      	ldmia	r2!, {r0, r1, r4}
 8007472:	c313      	stmia	r3!, {r0, r1, r4}
 8007474:	ca03      	ldmia	r2!, {r0, r1}
 8007476:	c303      	stmia	r3!, {r0, r1}
 8007478:	e099      	b.n	80075ae <lex_next+0x32e>
  if (c=='>' && lx->s[lx->pos+1]=='='){ lx->pos+=2; t.k=T_GTE; lx->cur=t; return; }
 800747a:	2329      	movs	r3, #41	@ 0x29
 800747c:	18fb      	adds	r3, r7, r3
 800747e:	781b      	ldrb	r3, [r3, #0]
 8007480:	2b3e      	cmp	r3, #62	@ 0x3e
 8007482:	d11a      	bne.n	80074ba <lex_next+0x23a>
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681a      	ldr	r2, [r3, #0]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	889b      	ldrh	r3, [r3, #4]
 800748c:	3301      	adds	r3, #1
 800748e:	18d3      	adds	r3, r2, r3
 8007490:	781b      	ldrb	r3, [r3, #0]
 8007492:	2b3d      	cmp	r3, #61	@ 0x3d
 8007494:	d111      	bne.n	80074ba <lex_next+0x23a>
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	889b      	ldrh	r3, [r3, #4]
 800749a:	3302      	adds	r3, #2
 800749c:	b29a      	uxth	r2, r3
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	809a      	strh	r2, [r3, #4]
 80074a2:	2114      	movs	r1, #20
 80074a4:	187b      	adds	r3, r7, r1
 80074a6:	2212      	movs	r2, #18
 80074a8:	701a      	strb	r2, [r3, #0]
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	187a      	adds	r2, r7, r1
 80074ae:	3308      	adds	r3, #8
 80074b0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80074b2:	c313      	stmia	r3!, {r0, r1, r4}
 80074b4:	ca03      	ldmia	r2!, {r0, r1}
 80074b6:	c303      	stmia	r3!, {r0, r1}
 80074b8:	e079      	b.n	80075ae <lex_next+0x32e>
  if (c=='<' && lx->s[lx->pos+1]=='>'){ lx->pos+=2; t.k=T_NEQ; lx->cur=t; return; }
 80074ba:	2329      	movs	r3, #41	@ 0x29
 80074bc:	18fb      	adds	r3, r7, r3
 80074be:	781b      	ldrb	r3, [r3, #0]
 80074c0:	2b3c      	cmp	r3, #60	@ 0x3c
 80074c2:	d11a      	bne.n	80074fa <lex_next+0x27a>
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	681a      	ldr	r2, [r3, #0]
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	889b      	ldrh	r3, [r3, #4]
 80074cc:	3301      	adds	r3, #1
 80074ce:	18d3      	adds	r3, r2, r3
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	2b3e      	cmp	r3, #62	@ 0x3e
 80074d4:	d111      	bne.n	80074fa <lex_next+0x27a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	889b      	ldrh	r3, [r3, #4]
 80074da:	3302      	adds	r3, #2
 80074dc:	b29a      	uxth	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	809a      	strh	r2, [r3, #4]
 80074e2:	2114      	movs	r1, #20
 80074e4:	187b      	adds	r3, r7, r1
 80074e6:	220e      	movs	r2, #14
 80074e8:	701a      	strb	r2, [r3, #0]
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	187a      	adds	r2, r7, r1
 80074ee:	3308      	adds	r3, #8
 80074f0:	ca13      	ldmia	r2!, {r0, r1, r4}
 80074f2:	c313      	stmia	r3!, {r0, r1, r4}
 80074f4:	ca03      	ldmia	r2!, {r0, r1}
 80074f6:	c303      	stmia	r3!, {r0, r1}
 80074f8:	e059      	b.n	80075ae <lex_next+0x32e>

  lx->pos++;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	889b      	ldrh	r3, [r3, #4]
 80074fe:	3301      	adds	r3, #1
 8007500:	b29a      	uxth	r2, r3
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	809a      	strh	r2, [r3, #4]
  switch(c){
 8007506:	2329      	movs	r3, #41	@ 0x29
 8007508:	18fb      	adds	r3, r7, r3
 800750a:	781b      	ldrb	r3, [r3, #0]
 800750c:	3b25      	subs	r3, #37	@ 0x25
 800750e:	2b19      	cmp	r3, #25
 8007510:	d840      	bhi.n	8007594 <lex_next+0x314>
 8007512:	009a      	lsls	r2, r3, #2
 8007514:	4b28      	ldr	r3, [pc, #160]	@ (80075b8 <lex_next+0x338>)
 8007516:	18d3      	adds	r3, r2, r3
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	469f      	mov	pc, r3
    case ';': t.k=T_SEMI; break;
 800751c:	2314      	movs	r3, #20
 800751e:	18fb      	adds	r3, r7, r3
 8007520:	2204      	movs	r2, #4
 8007522:	701a      	strb	r2, [r3, #0]
 8007524:	e03b      	b.n	800759e <lex_next+0x31e>
    case '(': t.k=T_LP; break;
 8007526:	2314      	movs	r3, #20
 8007528:	18fb      	adds	r3, r7, r3
 800752a:	2205      	movs	r2, #5
 800752c:	701a      	strb	r2, [r3, #0]
 800752e:	e036      	b.n	800759e <lex_next+0x31e>
    case ')': t.k=T_RP; break;
 8007530:	2314      	movs	r3, #20
 8007532:	18fb      	adds	r3, r7, r3
 8007534:	2206      	movs	r2, #6
 8007536:	701a      	strb	r2, [r3, #0]
 8007538:	e031      	b.n	800759e <lex_next+0x31e>
    case ',': t.k=T_COMMA; break;
 800753a:	2314      	movs	r3, #20
 800753c:	18fb      	adds	r3, r7, r3
 800753e:	2207      	movs	r2, #7
 8007540:	701a      	strb	r2, [r3, #0]
 8007542:	e02c      	b.n	800759e <lex_next+0x31e>
    case '+': t.k=T_PLUS; break;
 8007544:	2314      	movs	r3, #20
 8007546:	18fb      	adds	r3, r7, r3
 8007548:	2208      	movs	r2, #8
 800754a:	701a      	strb	r2, [r3, #0]
 800754c:	e027      	b.n	800759e <lex_next+0x31e>
    case '-': t.k=T_MINUS; break;
 800754e:	2314      	movs	r3, #20
 8007550:	18fb      	adds	r3, r7, r3
 8007552:	2209      	movs	r2, #9
 8007554:	701a      	strb	r2, [r3, #0]
 8007556:	e022      	b.n	800759e <lex_next+0x31e>
    case '*': t.k=T_MUL; break;
 8007558:	2314      	movs	r3, #20
 800755a:	18fb      	adds	r3, r7, r3
 800755c:	220a      	movs	r2, #10
 800755e:	701a      	strb	r2, [r3, #0]
 8007560:	e01d      	b.n	800759e <lex_next+0x31e>
    case '/': t.k=T_DIV; break;
 8007562:	2314      	movs	r3, #20
 8007564:	18fb      	adds	r3, r7, r3
 8007566:	220b      	movs	r2, #11
 8007568:	701a      	strb	r2, [r3, #0]
 800756a:	e018      	b.n	800759e <lex_next+0x31e>
    case '%': t.k=T_MOD; break;
 800756c:	2314      	movs	r3, #20
 800756e:	18fb      	adds	r3, r7, r3
 8007570:	220c      	movs	r2, #12
 8007572:	701a      	strb	r2, [r3, #0]
 8007574:	e013      	b.n	800759e <lex_next+0x31e>
    case '=': t.k=T_EQ; break;
 8007576:	2314      	movs	r3, #20
 8007578:	18fb      	adds	r3, r7, r3
 800757a:	220d      	movs	r2, #13
 800757c:	701a      	strb	r2, [r3, #0]
 800757e:	e00e      	b.n	800759e <lex_next+0x31e>
    case '<': t.k=T_LT; break;
 8007580:	2314      	movs	r3, #20
 8007582:	18fb      	adds	r3, r7, r3
 8007584:	220f      	movs	r2, #15
 8007586:	701a      	strb	r2, [r3, #0]
 8007588:	e009      	b.n	800759e <lex_next+0x31e>
    case '>': t.k=T_GT; break;
 800758a:	2314      	movs	r3, #20
 800758c:	18fb      	adds	r3, r7, r3
 800758e:	2211      	movs	r2, #17
 8007590:	701a      	strb	r2, [r3, #0]
 8007592:	e004      	b.n	800759e <lex_next+0x31e>
    default:  t.k=T_EOF; break;
 8007594:	2314      	movs	r3, #20
 8007596:	18fb      	adds	r3, r7, r3
 8007598:	2200      	movs	r2, #0
 800759a:	701a      	strb	r2, [r3, #0]
 800759c:	46c0      	nop			@ (mov r8, r8)
  }
  lx->cur=t;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	2214      	movs	r2, #20
 80075a2:	18ba      	adds	r2, r7, r2
 80075a4:	3308      	adds	r3, #8
 80075a6:	ca13      	ldmia	r2!, {r0, r1, r4}
 80075a8:	c313      	stmia	r3!, {r0, r1, r4}
 80075aa:	ca03      	ldmia	r2!, {r0, r1}
 80075ac:	c303      	stmia	r3!, {r0, r1}
}
 80075ae:	46bd      	mov	sp, r7
 80075b0:	b00c      	add	sp, #48	@ 0x30
 80075b2:	bdb0      	pop	{r4, r5, r7, pc}
 80075b4:	08027fc0 	.word	0x08027fc0
 80075b8:	08027ab0 	.word	0x08027ab0

080075bc <set_err>:
  uint8_t fix_n;
} program_t;

static const char *g_err=0;
static int g_err_line=-1;
static void set_err(const char *e, int line){ if(!g_err){ g_err=e; g_err_line=line; } }
 80075bc:	b580      	push	{r7, lr}
 80075be:	b082      	sub	sp, #8
 80075c0:	af00      	add	r7, sp, #0
 80075c2:	6078      	str	r0, [r7, #4]
 80075c4:	6039      	str	r1, [r7, #0]
 80075c6:	4b07      	ldr	r3, [pc, #28]	@ (80075e4 <set_err+0x28>)
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	2b00      	cmp	r3, #0
 80075cc:	d105      	bne.n	80075da <set_err+0x1e>
 80075ce:	4b05      	ldr	r3, [pc, #20]	@ (80075e4 <set_err+0x28>)
 80075d0:	687a      	ldr	r2, [r7, #4]
 80075d2:	601a      	str	r2, [r3, #0]
 80075d4:	4b04      	ldr	r3, [pc, #16]	@ (80075e8 <set_err+0x2c>)
 80075d6:	683a      	ldr	r2, [r7, #0]
 80075d8:	601a      	str	r2, [r3, #0]
 80075da:	46c0      	nop			@ (mov r8, r8)
 80075dc:	46bd      	mov	sp, r7
 80075de:	b002      	add	sp, #8
 80075e0:	bd80      	pop	{r7, pc}
 80075e2:	46c0      	nop			@ (mov r8, r8)
 80075e4:	20000930 	.word	0x20000930
 80075e8:	20000004 	.word	0x20000004

080075ec <emit_u8>:

static bool emit_u8(program_t *p, uint8_t b){ if (p->len+1>MP_BC_MAX) return false; p->bc[p->len++]=b; return true; }
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b082      	sub	sp, #8
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	000a      	movs	r2, r1
 80075f6:	1cfb      	adds	r3, r7, #3
 80075f8:	701a      	strb	r2, [r3, #0]
 80075fa:	687a      	ldr	r2, [r7, #4]
 80075fc:	23c0      	movs	r3, #192	@ 0xc0
 80075fe:	00db      	lsls	r3, r3, #3
 8007600:	5ad2      	ldrh	r2, [r2, r3]
 8007602:	23c0      	movs	r3, #192	@ 0xc0
 8007604:	00db      	lsls	r3, r3, #3
 8007606:	429a      	cmp	r2, r3
 8007608:	d301      	bcc.n	800760e <emit_u8+0x22>
 800760a:	2300      	movs	r3, #0
 800760c:	e00f      	b.n	800762e <emit_u8+0x42>
 800760e:	687a      	ldr	r2, [r7, #4]
 8007610:	23c0      	movs	r3, #192	@ 0xc0
 8007612:	00db      	lsls	r3, r3, #3
 8007614:	5ad3      	ldrh	r3, [r2, r3]
 8007616:	1c5a      	adds	r2, r3, #1
 8007618:	b290      	uxth	r0, r2
 800761a:	6879      	ldr	r1, [r7, #4]
 800761c:	22c0      	movs	r2, #192	@ 0xc0
 800761e:	00d2      	lsls	r2, r2, #3
 8007620:	5288      	strh	r0, [r1, r2]
 8007622:	0019      	movs	r1, r3
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	1cfa      	adds	r2, r7, #3
 8007628:	7812      	ldrb	r2, [r2, #0]
 800762a:	545a      	strb	r2, [r3, r1]
 800762c:	2301      	movs	r3, #1
 800762e:	0018      	movs	r0, r3
 8007630:	46bd      	mov	sp, r7
 8007632:	b002      	add	sp, #8
 8007634:	bd80      	pop	{r7, pc}
	...

08007638 <emit_u16>:
static bool emit_u16(program_t *p, uint16_t v){
 8007638:	b590      	push	{r4, r7, lr}
 800763a:	b083      	sub	sp, #12
 800763c:	af00      	add	r7, sp, #0
 800763e:	6078      	str	r0, [r7, #4]
 8007640:	000a      	movs	r2, r1
 8007642:	1cbb      	adds	r3, r7, #2
 8007644:	801a      	strh	r2, [r3, #0]
  if (p->len+2>MP_BC_MAX) return false;
 8007646:	687a      	ldr	r2, [r7, #4]
 8007648:	23c0      	movs	r3, #192	@ 0xc0
 800764a:	00db      	lsls	r3, r3, #3
 800764c:	5ad3      	ldrh	r3, [r2, r3]
 800764e:	4a16      	ldr	r2, [pc, #88]	@ (80076a8 <emit_u16+0x70>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d901      	bls.n	8007658 <emit_u16+0x20>
 8007654:	2300      	movs	r3, #0
 8007656:	e022      	b.n	800769e <emit_u16+0x66>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 8007658:	687a      	ldr	r2, [r7, #4]
 800765a:	23c0      	movs	r3, #192	@ 0xc0
 800765c:	00db      	lsls	r3, r3, #3
 800765e:	5ad3      	ldrh	r3, [r2, r3]
 8007660:	1c5a      	adds	r2, r3, #1
 8007662:	b290      	uxth	r0, r2
 8007664:	6879      	ldr	r1, [r7, #4]
 8007666:	22c0      	movs	r2, #192	@ 0xc0
 8007668:	00d2      	lsls	r2, r2, #3
 800766a:	5288      	strh	r0, [r1, r2]
 800766c:	001a      	movs	r2, r3
 800766e:	1cbb      	adds	r3, r7, #2
 8007670:	881b      	ldrh	r3, [r3, #0]
 8007672:	b2d9      	uxtb	r1, r3
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 8007678:	1cbb      	adds	r3, r7, #2
 800767a:	881b      	ldrh	r3, [r3, #0]
 800767c:	0a1b      	lsrs	r3, r3, #8
 800767e:	b298      	uxth	r0, r3
 8007680:	687a      	ldr	r2, [r7, #4]
 8007682:	23c0      	movs	r3, #192	@ 0xc0
 8007684:	00db      	lsls	r3, r3, #3
 8007686:	5ad3      	ldrh	r3, [r2, r3]
 8007688:	1c5a      	adds	r2, r3, #1
 800768a:	b294      	uxth	r4, r2
 800768c:	6879      	ldr	r1, [r7, #4]
 800768e:	22c0      	movs	r2, #192	@ 0xc0
 8007690:	00d2      	lsls	r2, r2, #3
 8007692:	528c      	strh	r4, [r1, r2]
 8007694:	001a      	movs	r2, r3
 8007696:	b2c1      	uxtb	r1, r0
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	5499      	strb	r1, [r3, r2]
  return true;
 800769c:	2301      	movs	r3, #1
}
 800769e:	0018      	movs	r0, r3
 80076a0:	46bd      	mov	sp, r7
 80076a2:	b003      	add	sp, #12
 80076a4:	bd90      	pop	{r4, r7, pc}
 80076a6:	46c0      	nop			@ (mov r8, r8)
 80076a8:	000005fe 	.word	0x000005fe

080076ac <emit_u32>:
static bool emit_u32(program_t *p, uint32_t v){
 80076ac:	b590      	push	{r4, r7, lr}
 80076ae:	b083      	sub	sp, #12
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
 80076b4:	6039      	str	r1, [r7, #0]
  if (p->len+4>MP_BC_MAX) return false;
 80076b6:	687a      	ldr	r2, [r7, #4]
 80076b8:	23c0      	movs	r3, #192	@ 0xc0
 80076ba:	00db      	lsls	r3, r3, #3
 80076bc:	5ad3      	ldrh	r3, [r2, r3]
 80076be:	4a24      	ldr	r2, [pc, #144]	@ (8007750 <emit_u32+0xa4>)
 80076c0:	4293      	cmp	r3, r2
 80076c2:	d901      	bls.n	80076c8 <emit_u32+0x1c>
 80076c4:	2300      	movs	r3, #0
 80076c6:	e03f      	b.n	8007748 <emit_u32+0x9c>
  p->bc[p->len++]=(uint8_t)(v&0xFF);
 80076c8:	687a      	ldr	r2, [r7, #4]
 80076ca:	23c0      	movs	r3, #192	@ 0xc0
 80076cc:	00db      	lsls	r3, r3, #3
 80076ce:	5ad3      	ldrh	r3, [r2, r3]
 80076d0:	1c5a      	adds	r2, r3, #1
 80076d2:	b290      	uxth	r0, r2
 80076d4:	6879      	ldr	r1, [r7, #4]
 80076d6:	22c0      	movs	r2, #192	@ 0xc0
 80076d8:	00d2      	lsls	r2, r2, #3
 80076da:	5288      	strh	r0, [r1, r2]
 80076dc:	001a      	movs	r2, r3
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	b2d9      	uxtb	r1, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>8)&0xFF);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	0a18      	lsrs	r0, r3, #8
 80076ea:	687a      	ldr	r2, [r7, #4]
 80076ec:	23c0      	movs	r3, #192	@ 0xc0
 80076ee:	00db      	lsls	r3, r3, #3
 80076f0:	5ad3      	ldrh	r3, [r2, r3]
 80076f2:	1c5a      	adds	r2, r3, #1
 80076f4:	b294      	uxth	r4, r2
 80076f6:	6879      	ldr	r1, [r7, #4]
 80076f8:	22c0      	movs	r2, #192	@ 0xc0
 80076fa:	00d2      	lsls	r2, r2, #3
 80076fc:	528c      	strh	r4, [r1, r2]
 80076fe:	001a      	movs	r2, r3
 8007700:	b2c1      	uxtb	r1, r0
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>16)&0xFF);
 8007706:	683b      	ldr	r3, [r7, #0]
 8007708:	0c18      	lsrs	r0, r3, #16
 800770a:	687a      	ldr	r2, [r7, #4]
 800770c:	23c0      	movs	r3, #192	@ 0xc0
 800770e:	00db      	lsls	r3, r3, #3
 8007710:	5ad3      	ldrh	r3, [r2, r3]
 8007712:	1c5a      	adds	r2, r3, #1
 8007714:	b294      	uxth	r4, r2
 8007716:	6879      	ldr	r1, [r7, #4]
 8007718:	22c0      	movs	r2, #192	@ 0xc0
 800771a:	00d2      	lsls	r2, r2, #3
 800771c:	528c      	strh	r4, [r1, r2]
 800771e:	001a      	movs	r2, r3
 8007720:	b2c1      	uxtb	r1, r0
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	5499      	strb	r1, [r3, r2]
  p->bc[p->len++]=(uint8_t)((v>>24)&0xFF);
 8007726:	683b      	ldr	r3, [r7, #0]
 8007728:	0e18      	lsrs	r0, r3, #24
 800772a:	687a      	ldr	r2, [r7, #4]
 800772c:	23c0      	movs	r3, #192	@ 0xc0
 800772e:	00db      	lsls	r3, r3, #3
 8007730:	5ad3      	ldrh	r3, [r2, r3]
 8007732:	1c5a      	adds	r2, r3, #1
 8007734:	b294      	uxth	r4, r2
 8007736:	6879      	ldr	r1, [r7, #4]
 8007738:	22c0      	movs	r2, #192	@ 0xc0
 800773a:	00d2      	lsls	r2, r2, #3
 800773c:	528c      	strh	r4, [r1, r2]
 800773e:	001a      	movs	r2, r3
 8007740:	b2c1      	uxtb	r1, r0
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	5499      	strb	r1, [r3, r2]
  return true;
 8007746:	2301      	movs	r3, #1
}
 8007748:	0018      	movs	r0, r3
 800774a:	46bd      	mov	sp, r7
 800774c:	b003      	add	sp, #12
 800774e:	bd90      	pop	{r4, r7, pc}
 8007750:	000005fc 	.word	0x000005fc

08007754 <emit_pushi>:
static bool emit_pushi(program_t *p, int32_t v){ return emit_u8(p, OP_PUSHI) && emit_u32(p, (uint32_t)v); }
 8007754:	b580      	push	{r7, lr}
 8007756:	b082      	sub	sp, #8
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	6039      	str	r1, [r7, #0]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2101      	movs	r1, #1
 8007762:	0018      	movs	r0, r3
 8007764:	f7ff ff42 	bl	80075ec <emit_u8>
 8007768:	1e03      	subs	r3, r0, #0
 800776a:	d009      	beq.n	8007780 <emit_pushi+0x2c>
 800776c:	683a      	ldr	r2, [r7, #0]
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	0011      	movs	r1, r2
 8007772:	0018      	movs	r0, r3
 8007774:	f7ff ff9a 	bl	80076ac <emit_u32>
 8007778:	1e03      	subs	r3, r0, #0
 800777a:	d001      	beq.n	8007780 <emit_pushi+0x2c>
 800777c:	2301      	movs	r3, #1
 800777e:	e000      	b.n	8007782 <emit_pushi+0x2e>
 8007780:	2300      	movs	r3, #0
 8007782:	1c1a      	adds	r2, r3, #0
 8007784:	2301      	movs	r3, #1
 8007786:	4013      	ands	r3, r2
 8007788:	b2db      	uxtb	r3, r3
 800778a:	0018      	movs	r0, r3
 800778c:	46bd      	mov	sp, r7
 800778e:	b002      	add	sp, #8
 8007790:	bd80      	pop	{r7, pc}

08007792 <patch_u16>:
static bool patch_u16(program_t *p, uint16_t at, uint16_t v){
 8007792:	b580      	push	{r7, lr}
 8007794:	b082      	sub	sp, #8
 8007796:	af00      	add	r7, sp, #0
 8007798:	6078      	str	r0, [r7, #4]
 800779a:	0008      	movs	r0, r1
 800779c:	0011      	movs	r1, r2
 800779e:	1cbb      	adds	r3, r7, #2
 80077a0:	1c02      	adds	r2, r0, #0
 80077a2:	801a      	strh	r2, [r3, #0]
 80077a4:	003b      	movs	r3, r7
 80077a6:	1c0a      	adds	r2, r1, #0
 80077a8:	801a      	strh	r2, [r3, #0]
  if (at+1 >= p->len) return false;
 80077aa:	1cbb      	adds	r3, r7, #2
 80077ac:	881b      	ldrh	r3, [r3, #0]
 80077ae:	3301      	adds	r3, #1
 80077b0:	6879      	ldr	r1, [r7, #4]
 80077b2:	22c0      	movs	r2, #192	@ 0xc0
 80077b4:	00d2      	lsls	r2, r2, #3
 80077b6:	5a8a      	ldrh	r2, [r1, r2]
 80077b8:	4293      	cmp	r3, r2
 80077ba:	db01      	blt.n	80077c0 <patch_u16+0x2e>
 80077bc:	2300      	movs	r3, #0
 80077be:	e011      	b.n	80077e4 <patch_u16+0x52>
  p->bc[at]=(uint8_t)(v&0xFF);
 80077c0:	1cbb      	adds	r3, r7, #2
 80077c2:	881b      	ldrh	r3, [r3, #0]
 80077c4:	003a      	movs	r2, r7
 80077c6:	8812      	ldrh	r2, [r2, #0]
 80077c8:	b2d1      	uxtb	r1, r2
 80077ca:	687a      	ldr	r2, [r7, #4]
 80077cc:	54d1      	strb	r1, [r2, r3]
  p->bc[at+1]=(uint8_t)((v>>8)&0xFF);
 80077ce:	003b      	movs	r3, r7
 80077d0:	881b      	ldrh	r3, [r3, #0]
 80077d2:	0a1b      	lsrs	r3, r3, #8
 80077d4:	b29a      	uxth	r2, r3
 80077d6:	1cbb      	adds	r3, r7, #2
 80077d8:	881b      	ldrh	r3, [r3, #0]
 80077da:	3301      	adds	r3, #1
 80077dc:	b2d1      	uxtb	r1, r2
 80077de:	687a      	ldr	r2, [r7, #4]
 80077e0:	54d1      	strb	r1, [r2, r3]
  return true;
 80077e2:	2301      	movs	r3, #1
}
 80077e4:	0018      	movs	r0, r3
 80077e6:	46bd      	mov	sp, r7
 80077e8:	b002      	add	sp, #8
 80077ea:	bd80      	pop	{r7, pc}

080077ec <sym_find>:

static int sym_find(const symtab_t *st, const char *name){
 80077ec:	b590      	push	{r4, r7, lr}
 80077ee:	b085      	sub	sp, #20
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
 80077f4:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	0018      	movs	r0, r3
 80077fa:	f7ff fb7d 	bl	8006ef8 <sysvar_find>
 80077fe:	0003      	movs	r3, r0
 8007800:	60bb      	str	r3, [r7, #8]
  if (sv >= 0) return sv;
 8007802:	68bb      	ldr	r3, [r7, #8]
 8007804:	2b00      	cmp	r3, #0
 8007806:	db01      	blt.n	800780c <sym_find+0x20>
 8007808:	68bb      	ldr	r3, [r7, #8]
 800780a:	e032      	b.n	8007872 <sym_find+0x86>
  for (uint8_t i=0;i<st->count;i++) if (!strncmp(st->syms[i].name, name, MP_NAME_LEN)) return st->syms[i].idx;
 800780c:	230f      	movs	r3, #15
 800780e:	18fb      	adds	r3, r7, r3
 8007810:	2200      	movs	r2, #0
 8007812:	701a      	strb	r2, [r3, #0]
 8007814:	e022      	b.n	800785c <sym_find+0x70>
 8007816:	240f      	movs	r4, #15
 8007818:	193b      	adds	r3, r7, r4
 800781a:	781a      	ldrb	r2, [r3, #0]
 800781c:	0013      	movs	r3, r2
 800781e:	005b      	lsls	r3, r3, #1
 8007820:	189b      	adds	r3, r3, r2
 8007822:	009b      	lsls	r3, r3, #2
 8007824:	189b      	adds	r3, r3, r2
 8007826:	687a      	ldr	r2, [r7, #4]
 8007828:	18d3      	adds	r3, r2, r3
 800782a:	6839      	ldr	r1, [r7, #0]
 800782c:	220c      	movs	r2, #12
 800782e:	0018      	movs	r0, r3
 8007830:	f01a fe28 	bl	8022484 <strncmp>
 8007834:	1e03      	subs	r3, r0, #0
 8007836:	d10b      	bne.n	8007850 <sym_find+0x64>
 8007838:	193b      	adds	r3, r7, r4
 800783a:	781a      	ldrb	r2, [r3, #0]
 800783c:	6879      	ldr	r1, [r7, #4]
 800783e:	0013      	movs	r3, r2
 8007840:	005b      	lsls	r3, r3, #1
 8007842:	189b      	adds	r3, r3, r2
 8007844:	009b      	lsls	r3, r3, #2
 8007846:	189b      	adds	r3, r3, r2
 8007848:	18cb      	adds	r3, r1, r3
 800784a:	330c      	adds	r3, #12
 800784c:	781b      	ldrb	r3, [r3, #0]
 800784e:	e010      	b.n	8007872 <sym_find+0x86>
 8007850:	210f      	movs	r1, #15
 8007852:	187b      	adds	r3, r7, r1
 8007854:	781a      	ldrb	r2, [r3, #0]
 8007856:	187b      	adds	r3, r7, r1
 8007858:	3201      	adds	r2, #1
 800785a:	701a      	strb	r2, [r3, #0]
 800785c:	687a      	ldr	r2, [r7, #4]
 800785e:	2382      	movs	r3, #130	@ 0x82
 8007860:	009b      	lsls	r3, r3, #2
 8007862:	5cd3      	ldrb	r3, [r2, r3]
 8007864:	220f      	movs	r2, #15
 8007866:	18ba      	adds	r2, r7, r2
 8007868:	7812      	ldrb	r2, [r2, #0]
 800786a:	429a      	cmp	r2, r3
 800786c:	d3d3      	bcc.n	8007816 <sym_find+0x2a>
  return -1;
 800786e:	2301      	movs	r3, #1
 8007870:	425b      	negs	r3, r3
}
 8007872:	0018      	movs	r0, r3
 8007874:	46bd      	mov	sp, r7
 8007876:	b005      	add	sp, #20
 8007878:	bd90      	pop	{r4, r7, pc}

0800787a <sym_get_or_add>:
static int sym_get_or_add(symtab_t *st, const char *name){
 800787a:	b590      	push	{r4, r7, lr}
 800787c:	b087      	sub	sp, #28
 800787e:	af00      	add	r7, sp, #0
 8007880:	6078      	str	r0, [r7, #4]
 8007882:	6039      	str	r1, [r7, #0]
  int sv = sysvar_find(name);
 8007884:	683b      	ldr	r3, [r7, #0]
 8007886:	0018      	movs	r0, r3
 8007888:	f7ff fb36 	bl	8006ef8 <sysvar_find>
 800788c:	0003      	movs	r3, r0
 800788e:	617b      	str	r3, [r7, #20]
  if (sv >= 0) return sv;
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2b00      	cmp	r3, #0
 8007894:	db01      	blt.n	800789a <sym_get_or_add+0x20>
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	e059      	b.n	800794e <sym_get_or_add+0xd4>

  int f=sym_find(st,name);
 800789a:	683a      	ldr	r2, [r7, #0]
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	0011      	movs	r1, r2
 80078a0:	0018      	movs	r0, r3
 80078a2:	f7ff ffa3 	bl	80077ec <sym_find>
 80078a6:	0003      	movs	r3, r0
 80078a8:	613b      	str	r3, [r7, #16]
  if (f>=0) return f;
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	db01      	blt.n	80078b4 <sym_get_or_add+0x3a>
 80078b0:	693b      	ldr	r3, [r7, #16]
 80078b2:	e04c      	b.n	800794e <sym_get_or_add+0xd4>
  if ((uint16_t)SYSVAR_COUNT + st->count >= MP_MAX_VARS) return -1;
 80078b4:	687a      	ldr	r2, [r7, #4]
 80078b6:	2382      	movs	r3, #130	@ 0x82
 80078b8:	009b      	lsls	r3, r3, #2
 80078ba:	5cd3      	ldrb	r3, [r2, r3]
 80078bc:	2b12      	cmp	r3, #18
 80078be:	d902      	bls.n	80078c6 <sym_get_or_add+0x4c>
 80078c0:	2301      	movs	r3, #1
 80078c2:	425b      	negs	r3, r3
 80078c4:	e043      	b.n	800794e <sym_get_or_add+0xd4>

  uint8_t idx = (uint8_t)(SYSVAR_COUNT + st->count);
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	2382      	movs	r3, #130	@ 0x82
 80078ca:	009b      	lsls	r3, r3, #2
 80078cc:	5cd2      	ldrb	r2, [r2, r3]
 80078ce:	240f      	movs	r4, #15
 80078d0:	193b      	adds	r3, r7, r4
 80078d2:	3215      	adds	r2, #21
 80078d4:	701a      	strb	r2, [r3, #0]
  strncpy(st->syms[st->count].name, name, MP_NAME_LEN);
 80078d6:	687a      	ldr	r2, [r7, #4]
 80078d8:	2382      	movs	r3, #130	@ 0x82
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	5cd3      	ldrb	r3, [r2, r3]
 80078de:	001a      	movs	r2, r3
 80078e0:	0013      	movs	r3, r2
 80078e2:	005b      	lsls	r3, r3, #1
 80078e4:	189b      	adds	r3, r3, r2
 80078e6:	009b      	lsls	r3, r3, #2
 80078e8:	189b      	adds	r3, r3, r2
 80078ea:	687a      	ldr	r2, [r7, #4]
 80078ec:	18d3      	adds	r3, r2, r3
 80078ee:	6839      	ldr	r1, [r7, #0]
 80078f0:	220c      	movs	r2, #12
 80078f2:	0018      	movs	r0, r3
 80078f4:	f01a fdd7 	bl	80224a6 <strncpy>
  st->syms[st->count].name[MP_NAME_LEN-1]=0;
 80078f8:	687a      	ldr	r2, [r7, #4]
 80078fa:	2382      	movs	r3, #130	@ 0x82
 80078fc:	009b      	lsls	r3, r3, #2
 80078fe:	5cd3      	ldrb	r3, [r2, r3]
 8007900:	001a      	movs	r2, r3
 8007902:	6879      	ldr	r1, [r7, #4]
 8007904:	0013      	movs	r3, r2
 8007906:	005b      	lsls	r3, r3, #1
 8007908:	189b      	adds	r3, r3, r2
 800790a:	009b      	lsls	r3, r3, #2
 800790c:	189b      	adds	r3, r3, r2
 800790e:	18cb      	adds	r3, r1, r3
 8007910:	330b      	adds	r3, #11
 8007912:	2200      	movs	r2, #0
 8007914:	701a      	strb	r2, [r3, #0]
  st->syms[st->count].idx=idx;
 8007916:	687a      	ldr	r2, [r7, #4]
 8007918:	2382      	movs	r3, #130	@ 0x82
 800791a:	009b      	lsls	r3, r3, #2
 800791c:	5cd3      	ldrb	r3, [r2, r3]
 800791e:	001a      	movs	r2, r3
 8007920:	6879      	ldr	r1, [r7, #4]
 8007922:	0013      	movs	r3, r2
 8007924:	005b      	lsls	r3, r3, #1
 8007926:	189b      	adds	r3, r3, r2
 8007928:	009b      	lsls	r3, r3, #2
 800792a:	189b      	adds	r3, r3, r2
 800792c:	18cb      	adds	r3, r1, r3
 800792e:	330c      	adds	r3, #12
 8007930:	193a      	adds	r2, r7, r4
 8007932:	7812      	ldrb	r2, [r2, #0]
 8007934:	701a      	strb	r2, [r3, #0]
  st->count++;
 8007936:	687a      	ldr	r2, [r7, #4]
 8007938:	2382      	movs	r3, #130	@ 0x82
 800793a:	009b      	lsls	r3, r3, #2
 800793c:	5cd3      	ldrb	r3, [r2, r3]
 800793e:	3301      	adds	r3, #1
 8007940:	b2d9      	uxtb	r1, r3
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	2382      	movs	r3, #130	@ 0x82
 8007946:	009b      	lsls	r3, r3, #2
 8007948:	54d1      	strb	r1, [r2, r3]
  return idx;
 800794a:	193b      	adds	r3, r7, r4
 800794c:	781b      	ldrb	r3, [r3, #0]
}
 800794e:	0018      	movs	r0, r3
 8007950:	46bd      	mov	sp, r7
 8007952:	b007      	add	sp, #28
 8007954:	bd90      	pop	{r4, r7, pc}
	...

08007958 <builtin_id>:

/* -------- Builtin name -> id table (EDIT HERE) --------
   - led(i, v) for digital
   - led(i, r, g, b, w) for RGBW (your use-case)
*/
static int builtin_id(const char *name){
 8007958:	b580      	push	{r7, lr}
 800795a:	b082      	sub	sp, #8
 800795c:	af00      	add	r7, sp, #0
 800795e:	6078      	str	r0, [r7, #4]
  if (!mp_stricmp(name,"led"))   return 1;
 8007960:	4a57      	ldr	r2, [pc, #348]	@ (8007ac0 <builtin_id+0x168>)
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	0011      	movs	r1, r2
 8007966:	0018      	movs	r0, r3
 8007968:	f7fe ffd6 	bl	8006918 <mp_stricmp>
 800796c:	1e03      	subs	r3, r0, #0
 800796e:	d101      	bne.n	8007974 <builtin_id+0x1c>
 8007970:	2301      	movs	r3, #1
 8007972:	e0a1      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"wait"))  return 2;
 8007974:	4a53      	ldr	r2, [pc, #332]	@ (8007ac4 <builtin_id+0x16c>)
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	0011      	movs	r1, r2
 800797a:	0018      	movs	r0, r3
 800797c:	f7fe ffcc 	bl	8006918 <mp_stricmp>
 8007980:	1e03      	subs	r3, r0, #0
 8007982:	d101      	bne.n	8007988 <builtin_id+0x30>
 8007984:	2302      	movs	r3, #2
 8007986:	e097      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"delay")) return 2;  /* alias for wait */
 8007988:	4a4f      	ldr	r2, [pc, #316]	@ (8007ac8 <builtin_id+0x170>)
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	0011      	movs	r1, r2
 800798e:	0018      	movs	r0, r3
 8007990:	f7fe ffc2 	bl	8006918 <mp_stricmp>
 8007994:	1e03      	subs	r3, r0, #0
 8007996:	d101      	bne.n	800799c <builtin_id+0x44>
 8007998:	2302      	movs	r3, #2
 800799a:	e08d      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"battery")) return 3;
 800799c:	4a4b      	ldr	r2, [pc, #300]	@ (8007acc <builtin_id+0x174>)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	0011      	movs	r1, r2
 80079a2:	0018      	movs	r0, r3
 80079a4:	f7fe ffb8 	bl	8006918 <mp_stricmp>
 80079a8:	1e03      	subs	r3, r0, #0
 80079aa:	d101      	bne.n	80079b0 <builtin_id+0x58>
 80079ac:	2303      	movs	r3, #3
 80079ae:	e083      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"rng"))   return 4;
 80079b0:	4a47      	ldr	r2, [pc, #284]	@ (8007ad0 <builtin_id+0x178>)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	0011      	movs	r1, r2
 80079b6:	0018      	movs	r0, r3
 80079b8:	f7fe ffae 	bl	8006918 <mp_stricmp>
 80079bc:	1e03      	subs	r3, r0, #0
 80079be:	d101      	bne.n	80079c4 <builtin_id+0x6c>
 80079c0:	2304      	movs	r3, #4
 80079c2:	e079      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"temp"))  return 5;
 80079c4:	4a43      	ldr	r2, [pc, #268]	@ (8007ad4 <builtin_id+0x17c>)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	0011      	movs	r1, r2
 80079ca:	0018      	movs	r0, r3
 80079cc:	f7fe ffa4 	bl	8006918 <mp_stricmp>
 80079d0:	1e03      	subs	r3, r0, #0
 80079d2:	d101      	bne.n	80079d8 <builtin_id+0x80>
 80079d4:	2305      	movs	r3, #5
 80079d6:	e06f      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"hum"))   return 6;
 80079d8:	4a3f      	ldr	r2, [pc, #252]	@ (8007ad8 <builtin_id+0x180>)
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	0011      	movs	r1, r2
 80079de:	0018      	movs	r0, r3
 80079e0:	f7fe ff9a 	bl	8006918 <mp_stricmp>
 80079e4:	1e03      	subs	r3, r0, #0
 80079e6:	d101      	bne.n	80079ec <builtin_id+0x94>
 80079e8:	2306      	movs	r3, #6
 80079ea:	e065      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"press")) return 7;
 80079ec:	4a3b      	ldr	r2, [pc, #236]	@ (8007adc <builtin_id+0x184>)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	0011      	movs	r1, r2
 80079f2:	0018      	movs	r0, r3
 80079f4:	f7fe ff90 	bl	8006918 <mp_stricmp>
 80079f8:	1e03      	subs	r3, r0, #0
 80079fa:	d101      	bne.n	8007a00 <builtin_id+0xa8>
 80079fc:	2307      	movs	r3, #7
 80079fe:	e05b      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"btn"))   return 8;
 8007a00:	4a37      	ldr	r2, [pc, #220]	@ (8007ae0 <builtin_id+0x188>)
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	0011      	movs	r1, r2
 8007a06:	0018      	movs	r0, r3
 8007a08:	f7fe ff86 	bl	8006918 <mp_stricmp>
 8007a0c:	1e03      	subs	r3, r0, #0
 8007a0e:	d101      	bne.n	8007a14 <builtin_id+0xbc>
 8007a10:	2308      	movs	r3, #8
 8007a12:	e051      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"mic"))   return 9;
 8007a14:	4a33      	ldr	r2, [pc, #204]	@ (8007ae4 <builtin_id+0x18c>)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	0011      	movs	r1, r2
 8007a1a:	0018      	movs	r0, r3
 8007a1c:	f7fe ff7c 	bl	8006918 <mp_stricmp>
 8007a20:	1e03      	subs	r3, r0, #0
 8007a22:	d101      	bne.n	8007a28 <builtin_id+0xd0>
 8007a24:	2309      	movs	r3, #9
 8007a26:	e047      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"settime")) return 10; /* settime(h,m,s) */
 8007a28:	4a2f      	ldr	r2, [pc, #188]	@ (8007ae8 <builtin_id+0x190>)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	0011      	movs	r1, r2
 8007a2e:	0018      	movs	r0, r3
 8007a30:	f7fe ff72 	bl	8006918 <mp_stricmp>
 8007a34:	1e03      	subs	r3, r0, #0
 8007a36:	d101      	bne.n	8007a3c <builtin_id+0xe4>
 8007a38:	230a      	movs	r3, #10
 8007a3a:	e03d      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"setalarm"))return 11; /* setalarm(h,m,s) */
 8007a3c:	4a2b      	ldr	r2, [pc, #172]	@ (8007aec <builtin_id+0x194>)
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	0011      	movs	r1, r2
 8007a42:	0018      	movs	r0, r3
 8007a44:	f7fe ff68 	bl	8006918 <mp_stricmp>
 8007a48:	1e03      	subs	r3, r0, #0
 8007a4a:	d101      	bne.n	8007a50 <builtin_id+0xf8>
 8007a4c:	230b      	movs	r3, #11
 8007a4e:	e033      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"alarm")) return 11; /* alias for setalarm */
 8007a50:	4a27      	ldr	r2, [pc, #156]	@ (8007af0 <builtin_id+0x198>)
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	0011      	movs	r1, r2
 8007a56:	0018      	movs	r0, r3
 8007a58:	f7fe ff5e 	bl	8006918 <mp_stricmp>
 8007a5c:	1e03      	subs	r3, r0, #0
 8007a5e:	d101      	bne.n	8007a64 <builtin_id+0x10c>
 8007a60:	230b      	movs	r3, #11
 8007a62:	e029      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"light")) return 12;
 8007a64:	4a23      	ldr	r2, [pc, #140]	@ (8007af4 <builtin_id+0x19c>)
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	0011      	movs	r1, r2
 8007a6a:	0018      	movs	r0, r3
 8007a6c:	f7fe ff54 	bl	8006918 <mp_stricmp>
 8007a70:	1e03      	subs	r3, r0, #0
 8007a72:	d101      	bne.n	8007a78 <builtin_id+0x120>
 8007a74:	230c      	movs	r3, #12
 8007a76:	e01f      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"ledon")) return 13;
 8007a78:	4a1f      	ldr	r2, [pc, #124]	@ (8007af8 <builtin_id+0x1a0>)
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	0011      	movs	r1, r2
 8007a7e:	0018      	movs	r0, r3
 8007a80:	f7fe ff4a 	bl	8006918 <mp_stricmp>
 8007a84:	1e03      	subs	r3, r0, #0
 8007a86:	d101      	bne.n	8007a8c <builtin_id+0x134>
 8007a88:	230d      	movs	r3, #13
 8007a8a:	e015      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"ledoff")) return 14;
 8007a8c:	4a1b      	ldr	r2, [pc, #108]	@ (8007afc <builtin_id+0x1a4>)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	0011      	movs	r1, r2
 8007a92:	0018      	movs	r0, r3
 8007a94:	f7fe ff40 	bl	8006918 <mp_stricmp>
 8007a98:	1e03      	subs	r3, r0, #0
 8007a9a:	d101      	bne.n	8007aa0 <builtin_id+0x148>
 8007a9c:	230e      	movs	r3, #14
 8007a9e:	e00b      	b.n	8007ab8 <builtin_id+0x160>
  if (!mp_stricmp(name,"beep")) return 15;
 8007aa0:	4a17      	ldr	r2, [pc, #92]	@ (8007b00 <builtin_id+0x1a8>)
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	0011      	movs	r1, r2
 8007aa6:	0018      	movs	r0, r3
 8007aa8:	f7fe ff36 	bl	8006918 <mp_stricmp>
 8007aac:	1e03      	subs	r3, r0, #0
 8007aae:	d101      	bne.n	8007ab4 <builtin_id+0x15c>
 8007ab0:	230f      	movs	r3, #15
 8007ab2:	e001      	b.n	8007ab8 <builtin_id+0x160>
  return -1;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	425b      	negs	r3, r3
}
 8007ab8:	0018      	movs	r0, r3
 8007aba:	46bd      	mov	sp, r7
 8007abc:	b002      	add	sp, #8
 8007abe:	bd80      	pop	{r7, pc}
 8007ac0:	080269c0 	.word	0x080269c0
 8007ac4:	080269c4 	.word	0x080269c4
 8007ac8:	080269cc 	.word	0x080269cc
 8007acc:	080269d4 	.word	0x080269d4
 8007ad0:	080269dc 	.word	0x080269dc
 8007ad4:	080269e0 	.word	0x080269e0
 8007ad8:	080269e8 	.word	0x080269e8
 8007adc:	080269ec 	.word	0x080269ec
 8007ae0:	080269f4 	.word	0x080269f4
 8007ae4:	080269f8 	.word	0x080269f8
 8007ae8:	080269fc 	.word	0x080269fc
 8007aec:	08026a04 	.word	0x08026a04
 8007af0:	08026a10 	.word	0x08026a10
 8007af4:	08026a18 	.word	0x08026a18
 8007af8:	08026a20 	.word	0x08026a20
 8007afc:	08026a28 	.word	0x08026a28
 8007b00:	08026a30 	.word	0x08026a30

08007b04 <nx>:

/* -------- Recursive descent expression -------- */
typedef struct { lex_t lx; program_t *p; int line; } Ctx;
static void nx(Ctx *c){ lex_next(&c->lx); }
 8007b04:	b580      	push	{r7, lr}
 8007b06:	b082      	sub	sp, #8
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	0018      	movs	r0, r3
 8007b10:	f7ff fbb6 	bl	8007280 <lex_next>
 8007b14:	46c0      	nop			@ (mov r8, r8)
 8007b16:	46bd      	mov	sp, r7
 8007b18:	b002      	add	sp, #8
 8007b1a:	bd80      	pop	{r7, pc}

08007b1c <ac>:
static bool ac(Ctx *c, tok_t k){ if (c->lx.cur.k==k){ nx(c); return true; } return false; }
 8007b1c:	b580      	push	{r7, lr}
 8007b1e:	b082      	sub	sp, #8
 8007b20:	af00      	add	r7, sp, #0
 8007b22:	6078      	str	r0, [r7, #4]
 8007b24:	000a      	movs	r2, r1
 8007b26:	1cfb      	adds	r3, r7, #3
 8007b28:	701a      	strb	r2, [r3, #0]
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	7a1b      	ldrb	r3, [r3, #8]
 8007b2e:	1cfa      	adds	r2, r7, #3
 8007b30:	7812      	ldrb	r2, [r2, #0]
 8007b32:	429a      	cmp	r2, r3
 8007b34:	d105      	bne.n	8007b42 <ac+0x26>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	0018      	movs	r0, r3
 8007b3a:	f7ff ffe3 	bl	8007b04 <nx>
 8007b3e:	2301      	movs	r3, #1
 8007b40:	e000      	b.n	8007b44 <ac+0x28>
 8007b42:	2300      	movs	r3, #0
 8007b44:	0018      	movs	r0, r3
 8007b46:	46bd      	mov	sp, r7
 8007b48:	b002      	add	sp, #8
 8007b4a:	bd80      	pop	{r7, pc}

08007b4c <ex>:
static bool ex(Ctx *c, tok_t k, const char *msg){ if (ac(c,k)) return true; set_err(msg,c->line); return false; }
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	607a      	str	r2, [r7, #4]
 8007b56:	200b      	movs	r0, #11
 8007b58:	183b      	adds	r3, r7, r0
 8007b5a:	1c0a      	adds	r2, r1, #0
 8007b5c:	701a      	strb	r2, [r3, #0]
 8007b5e:	183b      	adds	r3, r7, r0
 8007b60:	781a      	ldrb	r2, [r3, #0]
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	0011      	movs	r1, r2
 8007b66:	0018      	movs	r0, r3
 8007b68:	f7ff ffd8 	bl	8007b1c <ac>
 8007b6c:	1e03      	subs	r3, r0, #0
 8007b6e:	d001      	beq.n	8007b74 <ex+0x28>
 8007b70:	2301      	movs	r3, #1
 8007b72:	e007      	b.n	8007b84 <ex+0x38>
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	6a1a      	ldr	r2, [r3, #32]
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	0011      	movs	r1, r2
 8007b7c:	0018      	movs	r0, r3
 8007b7e:	f7ff fd1d 	bl	80075bc <set_err>
 8007b82:	2300      	movs	r3, #0
 8007b84:	0018      	movs	r0, r3
 8007b86:	46bd      	mov	sp, r7
 8007b88:	b004      	add	sp, #16
 8007b8a:	bd80      	pop	{r7, pc}

08007b8c <primary>:

static bool expr(Ctx *c);

static bool primary(Ctx *c){
 8007b8c:	b590      	push	{r4, r7, lr}
 8007b8e:	b08b      	sub	sp, #44	@ 0x2c
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k==T_NUM){
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	7a1b      	ldrb	r3, [r3, #8]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d11f      	bne.n	8007bdc <primary+0x50>
    int32_t v=c->lx.cur.num; nx(c);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	68db      	ldr	r3, [r3, #12]
 8007ba0:	61bb      	str	r3, [r7, #24]
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	0018      	movs	r0, r3
 8007ba6:	f7ff ffad 	bl	8007b04 <nx>
    if (!emit_pushi(c->p, v)){ set_err("bytecode overflow", c->line); return false; }
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	69db      	ldr	r3, [r3, #28]
 8007bae:	69ba      	ldr	r2, [r7, #24]
 8007bb0:	0011      	movs	r1, r2
 8007bb2:	0018      	movs	r0, r3
 8007bb4:	f7ff fdce 	bl	8007754 <emit_pushi>
 8007bb8:	0003      	movs	r3, r0
 8007bba:	001a      	movs	r2, r3
 8007bbc:	2301      	movs	r3, #1
 8007bbe:	4053      	eors	r3, r2
 8007bc0:	b2db      	uxtb	r3, r3
 8007bc2:	2b00      	cmp	r3, #0
 8007bc4:	d008      	beq.n	8007bd8 <primary+0x4c>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	6a1a      	ldr	r2, [r3, #32]
 8007bca:	4b96      	ldr	r3, [pc, #600]	@ (8007e24 <primary+0x298>)
 8007bcc:	0011      	movs	r1, r2
 8007bce:	0018      	movs	r0, r3
 8007bd0:	f7ff fcf4 	bl	80075bc <set_err>
 8007bd4:	2300      	movs	r3, #0
 8007bd6:	e120      	b.n	8007e1a <primary+0x28e>
    return true;
 8007bd8:	2301      	movs	r3, #1
 8007bda:	e11e      	b.n	8007e1a <primary+0x28e>
  }
  if (c->lx.cur.k==T_ID){
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	7a1b      	ldrb	r3, [r3, #8]
 8007be0:	2b02      	cmp	r3, #2
 8007be2:	d000      	beq.n	8007be6 <primary+0x5a>
 8007be4:	e0f5      	b.n	8007dd2 <primary+0x246>
    char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	3310      	adds	r3, #16
 8007bea:	0019      	movs	r1, r3
 8007bec:	240c      	movs	r4, #12
 8007bee:	193b      	adds	r3, r7, r4
 8007bf0:	220c      	movs	r2, #12
 8007bf2:	0018      	movs	r0, r3
 8007bf4:	f01a fc57 	bl	80224a6 <strncpy>
 8007bf8:	193b      	adds	r3, r7, r4
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	72da      	strb	r2, [r3, #11]
    nx(c);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	0018      	movs	r0, r3
 8007c02:	f7ff ff7f 	bl	8007b04 <nx>

    if (ac(c, T_LP)){
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2105      	movs	r1, #5
 8007c0a:	0018      	movs	r0, r3
 8007c0c:	f7ff ff86 	bl	8007b1c <ac>
 8007c10:	1e03      	subs	r3, r0, #0
 8007c12:	d100      	bne.n	8007c16 <primary+0x8a>
 8007c14:	e09d      	b.n	8007d52 <primary+0x1c6>
      int id = builtin_id(nm);
 8007c16:	193b      	adds	r3, r7, r4
 8007c18:	0018      	movs	r0, r3
 8007c1a:	f7ff fe9d 	bl	8007958 <builtin_id>
 8007c1e:	0003      	movs	r3, r0
 8007c20:	61fb      	str	r3, [r7, #28]
      if (id<0){ set_err("unknown function", c->line); return false; }
 8007c22:	69fb      	ldr	r3, [r7, #28]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	da08      	bge.n	8007c3a <primary+0xae>
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	6a1a      	ldr	r2, [r3, #32]
 8007c2c:	4b7e      	ldr	r3, [pc, #504]	@ (8007e28 <primary+0x29c>)
 8007c2e:	0011      	movs	r1, r2
 8007c30:	0018      	movs	r0, r3
 8007c32:	f7ff fcc3 	bl	80075bc <set_err>
 8007c36:	2300      	movs	r3, #0
 8007c38:	e0ef      	b.n	8007e1a <primary+0x28e>

      uint8_t argc=0;
 8007c3a:	2327      	movs	r3, #39	@ 0x27
 8007c3c:	18fb      	adds	r3, r7, r3
 8007c3e:	2200      	movs	r2, #0
 8007c40:	701a      	strb	r2, [r3, #0]
      if (!ac(c, T_RP)){
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	2106      	movs	r1, #6
 8007c46:	0018      	movs	r0, r3
 8007c48:	f7ff ff68 	bl	8007b1c <ac>
 8007c4c:	0003      	movs	r3, r0
 8007c4e:	001a      	movs	r2, r3
 8007c50:	2301      	movs	r3, #1
 8007c52:	4053      	eors	r3, r2
 8007c54:	b2db      	uxtb	r3, r3
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d038      	beq.n	8007ccc <primary+0x140>
        while (1){
          if (!expr(c)) return false;
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	0018      	movs	r0, r3
 8007c5e:	f000 fb2b 	bl	80082b8 <expr>
 8007c62:	0003      	movs	r3, r0
 8007c64:	001a      	movs	r2, r3
 8007c66:	2301      	movs	r3, #1
 8007c68:	4053      	eors	r3, r2
 8007c6a:	b2db      	uxtb	r3, r3
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	d001      	beq.n	8007c74 <primary+0xe8>
 8007c70:	2300      	movs	r3, #0
 8007c72:	e0d2      	b.n	8007e1a <primary+0x28e>
          argc++;
 8007c74:	2127      	movs	r1, #39	@ 0x27
 8007c76:	187b      	adds	r3, r7, r1
 8007c78:	781a      	ldrb	r2, [r3, #0]
 8007c7a:	187b      	adds	r3, r7, r1
 8007c7c:	3201      	adds	r2, #1
 8007c7e:	701a      	strb	r2, [r3, #0]
          if (argc>8){ set_err("too many args", c->line); return false; }
 8007c80:	187b      	adds	r3, r7, r1
 8007c82:	781b      	ldrb	r3, [r3, #0]
 8007c84:	2b08      	cmp	r3, #8
 8007c86:	d908      	bls.n	8007c9a <primary+0x10e>
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	6a1a      	ldr	r2, [r3, #32]
 8007c8c:	4b67      	ldr	r3, [pc, #412]	@ (8007e2c <primary+0x2a0>)
 8007c8e:	0011      	movs	r1, r2
 8007c90:	0018      	movs	r0, r3
 8007c92:	f7ff fc93 	bl	80075bc <set_err>
 8007c96:	2300      	movs	r3, #0
 8007c98:	e0bf      	b.n	8007e1a <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	2107      	movs	r1, #7
 8007c9e:	0018      	movs	r0, r3
 8007ca0:	f7ff ff3c 	bl	8007b1c <ac>
 8007ca4:	1e03      	subs	r3, r0, #0
 8007ca6:	d10e      	bne.n	8007cc6 <primary+0x13a>
          if (!ex(c, T_RP, "expected ')'")) return false;
 8007ca8:	4a61      	ldr	r2, [pc, #388]	@ (8007e30 <primary+0x2a4>)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	2106      	movs	r1, #6
 8007cae:	0018      	movs	r0, r3
 8007cb0:	f7ff ff4c 	bl	8007b4c <ex>
 8007cb4:	0003      	movs	r3, r0
 8007cb6:	001a      	movs	r2, r3
 8007cb8:	2301      	movs	r3, #1
 8007cba:	4053      	eors	r3, r2
 8007cbc:	b2db      	uxtb	r3, r3
 8007cbe:	2b00      	cmp	r3, #0
 8007cc0:	d003      	beq.n	8007cca <primary+0x13e>
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	e0a9      	b.n	8007e1a <primary+0x28e>
          if (ac(c, T_COMMA)) continue;
 8007cc6:	46c0      	nop			@ (mov r8, r8)
          if (!expr(c)) return false;
 8007cc8:	e7c7      	b.n	8007c5a <primary+0xce>
          break;
 8007cca:	46c0      	nop			@ (mov r8, r8)
        }
      }

      if (id==2){
 8007ccc:	69fb      	ldr	r3, [r7, #28]
 8007cce:	2b02      	cmp	r3, #2
 8007cd0:	d108      	bne.n	8007ce4 <primary+0x158>
        set_err("wait/delay only as statement", c->line); return false;
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	6a1a      	ldr	r2, [r3, #32]
 8007cd6:	4b57      	ldr	r3, [pc, #348]	@ (8007e34 <primary+0x2a8>)
 8007cd8:	0011      	movs	r1, r2
 8007cda:	0018      	movs	r0, r3
 8007cdc:	f7ff fc6e 	bl	80075bc <set_err>
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	e09a      	b.n	8007e1a <primary+0x28e>
      }

      if (!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	69db      	ldr	r3, [r3, #28]
 8007ce8:	2115      	movs	r1, #21
 8007cea:	0018      	movs	r0, r3
 8007cec:	f7ff fc7e 	bl	80075ec <emit_u8>
 8007cf0:	0003      	movs	r3, r0
 8007cf2:	001a      	movs	r2, r3
 8007cf4:	2301      	movs	r3, #1
 8007cf6:	4053      	eors	r3, r2
 8007cf8:	b2db      	uxtb	r3, r3
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d11e      	bne.n	8007d3c <primary+0x1b0>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	69db      	ldr	r3, [r3, #28]
 8007d02:	69fa      	ldr	r2, [r7, #28]
 8007d04:	b2d2      	uxtb	r2, r2
 8007d06:	0011      	movs	r1, r2
 8007d08:	0018      	movs	r0, r3
 8007d0a:	f7ff fc6f 	bl	80075ec <emit_u8>
 8007d0e:	0003      	movs	r3, r0
 8007d10:	001a      	movs	r2, r3
 8007d12:	2301      	movs	r3, #1
 8007d14:	4053      	eors	r3, r2
 8007d16:	b2db      	uxtb	r3, r3
 8007d18:	2b00      	cmp	r3, #0
 8007d1a:	d10f      	bne.n	8007d3c <primary+0x1b0>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	69da      	ldr	r2, [r3, #28]
 8007d20:	2327      	movs	r3, #39	@ 0x27
 8007d22:	18fb      	adds	r3, r7, r3
 8007d24:	781b      	ldrb	r3, [r3, #0]
 8007d26:	0019      	movs	r1, r3
 8007d28:	0010      	movs	r0, r2
 8007d2a:	f7ff fc5f 	bl	80075ec <emit_u8>
 8007d2e:	0003      	movs	r3, r0
 8007d30:	001a      	movs	r2, r3
 8007d32:	2301      	movs	r3, #1
 8007d34:	4053      	eors	r3, r2
 8007d36:	b2db      	uxtb	r3, r3
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d008      	beq.n	8007d4e <primary+0x1c2>
        set_err("bytecode overflow", c->line); return false;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	6a1a      	ldr	r2, [r3, #32]
 8007d40:	4b38      	ldr	r3, [pc, #224]	@ (8007e24 <primary+0x298>)
 8007d42:	0011      	movs	r1, r2
 8007d44:	0018      	movs	r0, r3
 8007d46:	f7ff fc39 	bl	80075bc <set_err>
 8007d4a:	2300      	movs	r3, #0
 8007d4c:	e065      	b.n	8007e1a <primary+0x28e>
      }
      return true;
 8007d4e:	2301      	movs	r3, #1
 8007d50:	e063      	b.n	8007e1a <primary+0x28e>
    }

    int idx=sym_get_or_add(&c->p->st, nm);
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	69db      	ldr	r3, [r3, #28]
 8007d56:	4a38      	ldr	r2, [pc, #224]	@ (8007e38 <primary+0x2ac>)
 8007d58:	4694      	mov	ip, r2
 8007d5a:	4463      	add	r3, ip
 8007d5c:	220c      	movs	r2, #12
 8007d5e:	18ba      	adds	r2, r7, r2
 8007d60:	0011      	movs	r1, r2
 8007d62:	0018      	movs	r0, r3
 8007d64:	f7ff fd89 	bl	800787a <sym_get_or_add>
 8007d68:	0003      	movs	r3, r0
 8007d6a:	623b      	str	r3, [r7, #32]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8007d6c:	6a3b      	ldr	r3, [r7, #32]
 8007d6e:	2b00      	cmp	r3, #0
 8007d70:	da08      	bge.n	8007d84 <primary+0x1f8>
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	6a1a      	ldr	r2, [r3, #32]
 8007d76:	4b31      	ldr	r3, [pc, #196]	@ (8007e3c <primary+0x2b0>)
 8007d78:	0011      	movs	r1, r2
 8007d7a:	0018      	movs	r0, r3
 8007d7c:	f7ff fc1e 	bl	80075bc <set_err>
 8007d80:	2300      	movs	r3, #0
 8007d82:	e04a      	b.n	8007e1a <primary+0x28e>
    if (!emit_u8(c->p, OP_LOAD) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2102      	movs	r1, #2
 8007d8a:	0018      	movs	r0, r3
 8007d8c:	f7ff fc2e 	bl	80075ec <emit_u8>
 8007d90:	0003      	movs	r3, r0
 8007d92:	001a      	movs	r2, r3
 8007d94:	2301      	movs	r3, #1
 8007d96:	4053      	eors	r3, r2
 8007d98:	b2db      	uxtb	r3, r3
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	d10e      	bne.n	8007dbc <primary+0x230>
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	69db      	ldr	r3, [r3, #28]
 8007da2:	6a3a      	ldr	r2, [r7, #32]
 8007da4:	b2d2      	uxtb	r2, r2
 8007da6:	0011      	movs	r1, r2
 8007da8:	0018      	movs	r0, r3
 8007daa:	f7ff fc1f 	bl	80075ec <emit_u8>
 8007dae:	0003      	movs	r3, r0
 8007db0:	001a      	movs	r2, r3
 8007db2:	2301      	movs	r3, #1
 8007db4:	4053      	eors	r3, r2
 8007db6:	b2db      	uxtb	r3, r3
 8007db8:	2b00      	cmp	r3, #0
 8007dba:	d008      	beq.n	8007dce <primary+0x242>
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	6a1a      	ldr	r2, [r3, #32]
 8007dc0:	4b18      	ldr	r3, [pc, #96]	@ (8007e24 <primary+0x298>)
 8007dc2:	0011      	movs	r1, r2
 8007dc4:	0018      	movs	r0, r3
 8007dc6:	f7ff fbf9 	bl	80075bc <set_err>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	e025      	b.n	8007e1a <primary+0x28e>
    return true;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e023      	b.n	8007e1a <primary+0x28e>
  }
  if (ac(c, T_LP)){
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	2105      	movs	r1, #5
 8007dd6:	0018      	movs	r0, r3
 8007dd8:	f7ff fea0 	bl	8007b1c <ac>
 8007ddc:	1e03      	subs	r3, r0, #0
 8007dde:	d014      	beq.n	8007e0a <primary+0x27e>
    if (!expr(c)) return false;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	0018      	movs	r0, r3
 8007de4:	f000 fa68 	bl	80082b8 <expr>
 8007de8:	0003      	movs	r3, r0
 8007dea:	001a      	movs	r2, r3
 8007dec:	2301      	movs	r3, #1
 8007dee:	4053      	eors	r3, r2
 8007df0:	b2db      	uxtb	r3, r3
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d001      	beq.n	8007dfa <primary+0x26e>
 8007df6:	2300      	movs	r3, #0
 8007df8:	e00f      	b.n	8007e1a <primary+0x28e>
    return ex(c, T_RP, "expected ')'");
 8007dfa:	4a0d      	ldr	r2, [pc, #52]	@ (8007e30 <primary+0x2a4>)
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	2106      	movs	r1, #6
 8007e00:	0018      	movs	r0, r3
 8007e02:	f7ff fea3 	bl	8007b4c <ex>
 8007e06:	0003      	movs	r3, r0
 8007e08:	e007      	b.n	8007e1a <primary+0x28e>
  }
  set_err("expected number/identifier/(expr)", c->line);
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	6a1a      	ldr	r2, [r3, #32]
 8007e0e:	4b0c      	ldr	r3, [pc, #48]	@ (8007e40 <primary+0x2b4>)
 8007e10:	0011      	movs	r1, r2
 8007e12:	0018      	movs	r0, r3
 8007e14:	f7ff fbd2 	bl	80075bc <set_err>
  return false;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	0018      	movs	r0, r3
 8007e1c:	46bd      	mov	sp, r7
 8007e1e:	b00b      	add	sp, #44	@ 0x2c
 8007e20:	bd90      	pop	{r4, r7, pc}
 8007e22:	46c0      	nop			@ (mov r8, r8)
 8007e24:	08026a38 	.word	0x08026a38
 8007e28:	08026a4c 	.word	0x08026a4c
 8007e2c:	08026a60 	.word	0x08026a60
 8007e30:	08026a70 	.word	0x08026a70
 8007e34:	08026a80 	.word	0x08026a80
 8007e38:	00000602 	.word	0x00000602
 8007e3c:	08026aa0 	.word	0x08026aa0
 8007e40:	08026ab4 	.word	0x08026ab4

08007e44 <unary>:

static bool unary(Ctx *c){
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
  if (ac(c, T_MINUS)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NEG)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2109      	movs	r1, #9
 8007e50:	0018      	movs	r0, r3
 8007e52:	f7ff fe63 	bl	8007b1c <ac>
 8007e56:	1e03      	subs	r3, r0, #0
 8007e58:	d024      	beq.n	8007ea4 <unary+0x60>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	0018      	movs	r0, r3
 8007e5e:	f7ff fff1 	bl	8007e44 <unary>
 8007e62:	0003      	movs	r3, r0
 8007e64:	001a      	movs	r2, r3
 8007e66:	2301      	movs	r3, #1
 8007e68:	4053      	eors	r3, r2
 8007e6a:	b2db      	uxtb	r3, r3
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d001      	beq.n	8007e74 <unary+0x30>
 8007e70:	2300      	movs	r3, #0
 8007e72:	e048      	b.n	8007f06 <unary+0xc2>
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	69db      	ldr	r3, [r3, #28]
 8007e78:	2109      	movs	r1, #9
 8007e7a:	0018      	movs	r0, r3
 8007e7c:	f7ff fbb6 	bl	80075ec <emit_u8>
 8007e80:	0003      	movs	r3, r0
 8007e82:	001a      	movs	r2, r3
 8007e84:	2301      	movs	r3, #1
 8007e86:	4053      	eors	r3, r2
 8007e88:	b2db      	uxtb	r3, r3
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d008      	beq.n	8007ea0 <unary+0x5c>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	6a1a      	ldr	r2, [r3, #32]
 8007e92:	4b1f      	ldr	r3, [pc, #124]	@ (8007f10 <unary+0xcc>)
 8007e94:	0011      	movs	r1, r2
 8007e96:	0018      	movs	r0, r3
 8007e98:	f7ff fb90 	bl	80075bc <set_err>
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	e032      	b.n	8007f06 <unary+0xc2>
 8007ea0:	2301      	movs	r3, #1
 8007ea2:	e030      	b.n	8007f06 <unary+0xc2>
  if (ac(c, T_NOT)){ if(!unary(c)) return false; if(!emit_u8(c->p, OP_NOT)){ set_err("bytecode overflow", c->line); return false; } return true; }
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	211f      	movs	r1, #31
 8007ea8:	0018      	movs	r0, r3
 8007eaa:	f7ff fe37 	bl	8007b1c <ac>
 8007eae:	1e03      	subs	r3, r0, #0
 8007eb0:	d024      	beq.n	8007efc <unary+0xb8>
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	0018      	movs	r0, r3
 8007eb6:	f7ff ffc5 	bl	8007e44 <unary>
 8007eba:	0003      	movs	r3, r0
 8007ebc:	001a      	movs	r2, r3
 8007ebe:	2301      	movs	r3, #1
 8007ec0:	4053      	eors	r3, r2
 8007ec2:	b2db      	uxtb	r3, r3
 8007ec4:	2b00      	cmp	r3, #0
 8007ec6:	d001      	beq.n	8007ecc <unary+0x88>
 8007ec8:	2300      	movs	r3, #0
 8007eca:	e01c      	b.n	8007f06 <unary+0xc2>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	69db      	ldr	r3, [r3, #28]
 8007ed0:	2112      	movs	r1, #18
 8007ed2:	0018      	movs	r0, r3
 8007ed4:	f7ff fb8a 	bl	80075ec <emit_u8>
 8007ed8:	0003      	movs	r3, r0
 8007eda:	001a      	movs	r2, r3
 8007edc:	2301      	movs	r3, #1
 8007ede:	4053      	eors	r3, r2
 8007ee0:	b2db      	uxtb	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d008      	beq.n	8007ef8 <unary+0xb4>
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	6a1a      	ldr	r2, [r3, #32]
 8007eea:	4b09      	ldr	r3, [pc, #36]	@ (8007f10 <unary+0xcc>)
 8007eec:	0011      	movs	r1, r2
 8007eee:	0018      	movs	r0, r3
 8007ef0:	f7ff fb64 	bl	80075bc <set_err>
 8007ef4:	2300      	movs	r3, #0
 8007ef6:	e006      	b.n	8007f06 <unary+0xc2>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e004      	b.n	8007f06 <unary+0xc2>
  return primary(c);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	0018      	movs	r0, r3
 8007f00:	f7ff fe44 	bl	8007b8c <primary>
 8007f04:	0003      	movs	r3, r0
}
 8007f06:	0018      	movs	r0, r3
 8007f08:	46bd      	mov	sp, r7
 8007f0a:	b002      	add	sp, #8
 8007f0c:	bd80      	pop	{r7, pc}
 8007f0e:	46c0      	nop			@ (mov r8, r8)
 8007f10:	08026a38 	.word	0x08026a38

08007f14 <mul>:

static bool mul(Ctx *c){
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	6078      	str	r0, [r7, #4]
  if (!unary(c)) return false;
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	0018      	movs	r0, r3
 8007f20:	f7ff ff90 	bl	8007e44 <unary>
 8007f24:	0003      	movs	r3, r0
 8007f26:	001a      	movs	r2, r3
 8007f28:	2301      	movs	r3, #1
 8007f2a:	4053      	eors	r3, r2
 8007f2c:	b2db      	uxtb	r3, r3
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d040      	beq.n	8007fb4 <mul+0xa0>
 8007f32:	2300      	movs	r3, #0
 8007f34:	e04b      	b.n	8007fce <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
    tok_t op=c->lx.cur.k; nx(c);
 8007f36:	230f      	movs	r3, #15
 8007f38:	18fb      	adds	r3, r7, r3
 8007f3a:	687a      	ldr	r2, [r7, #4]
 8007f3c:	7a12      	ldrb	r2, [r2, #8]
 8007f3e:	701a      	strb	r2, [r3, #0]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	0018      	movs	r0, r3
 8007f44:	f7ff fdde 	bl	8007b04 <nx>
    if(!unary(c)) return false;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	0018      	movs	r0, r3
 8007f4c:	f7ff ff7a 	bl	8007e44 <unary>
 8007f50:	0003      	movs	r3, r0
 8007f52:	001a      	movs	r2, r3
 8007f54:	2301      	movs	r3, #1
 8007f56:	4053      	eors	r3, r2
 8007f58:	b2db      	uxtb	r3, r3
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d001      	beq.n	8007f62 <mul+0x4e>
 8007f5e:	2300      	movs	r3, #0
 8007f60:	e035      	b.n	8007fce <mul+0xba>
    uint8_t bc=(op==T_MUL)?OP_MUL:(op==T_DIV)?OP_DIV:OP_MOD;
 8007f62:	220f      	movs	r2, #15
 8007f64:	18bb      	adds	r3, r7, r2
 8007f66:	781b      	ldrb	r3, [r3, #0]
 8007f68:	2b0a      	cmp	r3, #10
 8007f6a:	d007      	beq.n	8007f7c <mul+0x68>
 8007f6c:	18bb      	adds	r3, r7, r2
 8007f6e:	781b      	ldrb	r3, [r3, #0]
 8007f70:	2b0b      	cmp	r3, #11
 8007f72:	d101      	bne.n	8007f78 <mul+0x64>
 8007f74:	2307      	movs	r3, #7
 8007f76:	e002      	b.n	8007f7e <mul+0x6a>
 8007f78:	2308      	movs	r3, #8
 8007f7a:	e000      	b.n	8007f7e <mul+0x6a>
 8007f7c:	2306      	movs	r3, #6
 8007f7e:	210e      	movs	r1, #14
 8007f80:	187a      	adds	r2, r7, r1
 8007f82:	7013      	strb	r3, [r2, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	69da      	ldr	r2, [r3, #28]
 8007f88:	187b      	adds	r3, r7, r1
 8007f8a:	781b      	ldrb	r3, [r3, #0]
 8007f8c:	0019      	movs	r1, r3
 8007f8e:	0010      	movs	r0, r2
 8007f90:	f7ff fb2c 	bl	80075ec <emit_u8>
 8007f94:	0003      	movs	r3, r0
 8007f96:	001a      	movs	r2, r3
 8007f98:	2301      	movs	r3, #1
 8007f9a:	4053      	eors	r3, r2
 8007f9c:	b2db      	uxtb	r3, r3
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d008      	beq.n	8007fb4 <mul+0xa0>
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	6a1a      	ldr	r2, [r3, #32]
 8007fa6:	4b0c      	ldr	r3, [pc, #48]	@ (8007fd8 <mul+0xc4>)
 8007fa8:	0011      	movs	r1, r2
 8007faa:	0018      	movs	r0, r3
 8007fac:	f7ff fb06 	bl	80075bc <set_err>
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	e00c      	b.n	8007fce <mul+0xba>
  while (c->lx.cur.k==T_MUL || c->lx.cur.k==T_DIV || c->lx.cur.k==T_MOD){
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	7a1b      	ldrb	r3, [r3, #8]
 8007fb8:	2b0a      	cmp	r3, #10
 8007fba:	d0bc      	beq.n	8007f36 <mul+0x22>
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	7a1b      	ldrb	r3, [r3, #8]
 8007fc0:	2b0b      	cmp	r3, #11
 8007fc2:	d0b8      	beq.n	8007f36 <mul+0x22>
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	7a1b      	ldrb	r3, [r3, #8]
 8007fc8:	2b0c      	cmp	r3, #12
 8007fca:	d0b4      	beq.n	8007f36 <mul+0x22>
  }
  return true;
 8007fcc:	2301      	movs	r3, #1
}
 8007fce:	0018      	movs	r0, r3
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	b004      	add	sp, #16
 8007fd4:	bd80      	pop	{r7, pc}
 8007fd6:	46c0      	nop			@ (mov r8, r8)
 8007fd8:	08026a38 	.word	0x08026a38

08007fdc <add>:

static bool add(Ctx *c){
 8007fdc:	b580      	push	{r7, lr}
 8007fde:	b084      	sub	sp, #16
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
  if (!mul(c)) return false;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	0018      	movs	r0, r3
 8007fe8:	f7ff ff94 	bl	8007f14 <mul>
 8007fec:	0003      	movs	r3, r0
 8007fee:	001a      	movs	r2, r3
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	4053      	eors	r3, r2
 8007ff4:	b2db      	uxtb	r3, r3
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d03a      	beq.n	8008070 <add+0x94>
 8007ffa:	2300      	movs	r3, #0
 8007ffc:	e041      	b.n	8008082 <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
    tok_t op=c->lx.cur.k; nx(c);
 8007ffe:	230f      	movs	r3, #15
 8008000:	18fb      	adds	r3, r7, r3
 8008002:	687a      	ldr	r2, [r7, #4]
 8008004:	7a12      	ldrb	r2, [r2, #8]
 8008006:	701a      	strb	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	0018      	movs	r0, r3
 800800c:	f7ff fd7a 	bl	8007b04 <nx>
    if(!mul(c)) return false;
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	0018      	movs	r0, r3
 8008014:	f7ff ff7e 	bl	8007f14 <mul>
 8008018:	0003      	movs	r3, r0
 800801a:	001a      	movs	r2, r3
 800801c:	2301      	movs	r3, #1
 800801e:	4053      	eors	r3, r2
 8008020:	b2db      	uxtb	r3, r3
 8008022:	2b00      	cmp	r3, #0
 8008024:	d001      	beq.n	800802a <add+0x4e>
 8008026:	2300      	movs	r3, #0
 8008028:	e02b      	b.n	8008082 <add+0xa6>
    uint8_t bc=(op==T_PLUS)?OP_ADD:OP_SUB;
 800802a:	230f      	movs	r3, #15
 800802c:	18fb      	adds	r3, r7, r3
 800802e:	781b      	ldrb	r3, [r3, #0]
 8008030:	2b08      	cmp	r3, #8
 8008032:	d101      	bne.n	8008038 <add+0x5c>
 8008034:	2204      	movs	r2, #4
 8008036:	e000      	b.n	800803a <add+0x5e>
 8008038:	2205      	movs	r2, #5
 800803a:	210e      	movs	r1, #14
 800803c:	187b      	adds	r3, r7, r1
 800803e:	701a      	strb	r2, [r3, #0]
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	69da      	ldr	r2, [r3, #28]
 8008044:	187b      	adds	r3, r7, r1
 8008046:	781b      	ldrb	r3, [r3, #0]
 8008048:	0019      	movs	r1, r3
 800804a:	0010      	movs	r0, r2
 800804c:	f7ff face 	bl	80075ec <emit_u8>
 8008050:	0003      	movs	r3, r0
 8008052:	001a      	movs	r2, r3
 8008054:	2301      	movs	r3, #1
 8008056:	4053      	eors	r3, r2
 8008058:	b2db      	uxtb	r3, r3
 800805a:	2b00      	cmp	r3, #0
 800805c:	d008      	beq.n	8008070 <add+0x94>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a1a      	ldr	r2, [r3, #32]
 8008062:	4b0a      	ldr	r3, [pc, #40]	@ (800808c <add+0xb0>)
 8008064:	0011      	movs	r1, r2
 8008066:	0018      	movs	r0, r3
 8008068:	f7ff faa8 	bl	80075bc <set_err>
 800806c:	2300      	movs	r3, #0
 800806e:	e008      	b.n	8008082 <add+0xa6>
  while (c->lx.cur.k==T_PLUS || c->lx.cur.k==T_MINUS){
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	7a1b      	ldrb	r3, [r3, #8]
 8008074:	2b08      	cmp	r3, #8
 8008076:	d0c2      	beq.n	8007ffe <add+0x22>
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	7a1b      	ldrb	r3, [r3, #8]
 800807c:	2b09      	cmp	r3, #9
 800807e:	d0be      	beq.n	8007ffe <add+0x22>
  }
  return true;
 8008080:	2301      	movs	r3, #1
}
 8008082:	0018      	movs	r0, r3
 8008084:	46bd      	mov	sp, r7
 8008086:	b004      	add	sp, #16
 8008088:	bd80      	pop	{r7, pc}
 800808a:	46c0      	nop			@ (mov r8, r8)
 800808c:	08026a38 	.word	0x08026a38

08008090 <cmp>:

static bool cmp(Ctx *c){
 8008090:	b580      	push	{r7, lr}
 8008092:	b084      	sub	sp, #16
 8008094:	af00      	add	r7, sp, #0
 8008096:	6078      	str	r0, [r7, #4]
  if (!add(c)) return false;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	0018      	movs	r0, r3
 800809c:	f7ff ff9e 	bl	8007fdc <add>
 80080a0:	0003      	movs	r3, r0
 80080a2:	001a      	movs	r2, r3
 80080a4:	2301      	movs	r3, #1
 80080a6:	4053      	eors	r3, r2
 80080a8:	b2db      	uxtb	r3, r3
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d05e      	beq.n	800816c <cmp+0xdc>
 80080ae:	2300      	movs	r3, #0
 80080b0:	e075      	b.n	800819e <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
    tok_t op=c->lx.cur.k; nx(c);
 80080b2:	230e      	movs	r3, #14
 80080b4:	18fb      	adds	r3, r7, r3
 80080b6:	687a      	ldr	r2, [r7, #4]
 80080b8:	7a12      	ldrb	r2, [r2, #8]
 80080ba:	701a      	strb	r2, [r3, #0]
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	0018      	movs	r0, r3
 80080c0:	f7ff fd20 	bl	8007b04 <nx>
    if(!add(c)) return false;
 80080c4:	687b      	ldr	r3, [r7, #4]
 80080c6:	0018      	movs	r0, r3
 80080c8:	f7ff ff88 	bl	8007fdc <add>
 80080cc:	0003      	movs	r3, r0
 80080ce:	001a      	movs	r2, r3
 80080d0:	2301      	movs	r3, #1
 80080d2:	4053      	eors	r3, r2
 80080d4:	b2db      	uxtb	r3, r3
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d001      	beq.n	80080de <cmp+0x4e>
 80080da:	2300      	movs	r3, #0
 80080dc:	e05f      	b.n	800819e <cmp+0x10e>
    uint8_t bc=OP_EQ;
 80080de:	230f      	movs	r3, #15
 80080e0:	18fb      	adds	r3, r7, r3
 80080e2:	220a      	movs	r2, #10
 80080e4:	701a      	strb	r2, [r3, #0]
    switch(op){
 80080e6:	230e      	movs	r3, #14
 80080e8:	18fb      	adds	r3, r7, r3
 80080ea:	781b      	ldrb	r3, [r3, #0]
 80080ec:	3b0d      	subs	r3, #13
 80080ee:	2b05      	cmp	r3, #5
 80080f0:	d822      	bhi.n	8008138 <cmp+0xa8>
 80080f2:	009a      	lsls	r2, r3, #2
 80080f4:	4b2c      	ldr	r3, [pc, #176]	@ (80081a8 <cmp+0x118>)
 80080f6:	18d3      	adds	r3, r2, r3
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	469f      	mov	pc, r3
      case T_EQ: bc=OP_EQ; break;
 80080fc:	230f      	movs	r3, #15
 80080fe:	18fb      	adds	r3, r7, r3
 8008100:	220a      	movs	r2, #10
 8008102:	701a      	strb	r2, [r3, #0]
 8008104:	e019      	b.n	800813a <cmp+0xaa>
      case T_NEQ: bc=OP_NEQ; break;
 8008106:	230f      	movs	r3, #15
 8008108:	18fb      	adds	r3, r7, r3
 800810a:	220b      	movs	r2, #11
 800810c:	701a      	strb	r2, [r3, #0]
 800810e:	e014      	b.n	800813a <cmp+0xaa>
      case T_LT: bc=OP_LT; break;
 8008110:	230f      	movs	r3, #15
 8008112:	18fb      	adds	r3, r7, r3
 8008114:	220c      	movs	r2, #12
 8008116:	701a      	strb	r2, [r3, #0]
 8008118:	e00f      	b.n	800813a <cmp+0xaa>
      case T_LTE: bc=OP_LTE; break;
 800811a:	230f      	movs	r3, #15
 800811c:	18fb      	adds	r3, r7, r3
 800811e:	220d      	movs	r2, #13
 8008120:	701a      	strb	r2, [r3, #0]
 8008122:	e00a      	b.n	800813a <cmp+0xaa>
      case T_GT: bc=OP_GT; break;
 8008124:	230f      	movs	r3, #15
 8008126:	18fb      	adds	r3, r7, r3
 8008128:	220e      	movs	r2, #14
 800812a:	701a      	strb	r2, [r3, #0]
 800812c:	e005      	b.n	800813a <cmp+0xaa>
      case T_GTE: bc=OP_GTE; break;
 800812e:	230f      	movs	r3, #15
 8008130:	18fb      	adds	r3, r7, r3
 8008132:	220f      	movs	r2, #15
 8008134:	701a      	strb	r2, [r3, #0]
 8008136:	e000      	b.n	800813a <cmp+0xaa>
      default: break;
 8008138:	46c0      	nop			@ (mov r8, r8)
    }
    if(!emit_u8(c->p, bc)){ set_err("bytecode overflow", c->line); return false; }
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	69da      	ldr	r2, [r3, #28]
 800813e:	230f      	movs	r3, #15
 8008140:	18fb      	adds	r3, r7, r3
 8008142:	781b      	ldrb	r3, [r3, #0]
 8008144:	0019      	movs	r1, r3
 8008146:	0010      	movs	r0, r2
 8008148:	f7ff fa50 	bl	80075ec <emit_u8>
 800814c:	0003      	movs	r3, r0
 800814e:	001a      	movs	r2, r3
 8008150:	2301      	movs	r3, #1
 8008152:	4053      	eors	r3, r2
 8008154:	b2db      	uxtb	r3, r3
 8008156:	2b00      	cmp	r3, #0
 8008158:	d008      	beq.n	800816c <cmp+0xdc>
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a1a      	ldr	r2, [r3, #32]
 800815e:	4b13      	ldr	r3, [pc, #76]	@ (80081ac <cmp+0x11c>)
 8008160:	0011      	movs	r1, r2
 8008162:	0018      	movs	r0, r3
 8008164:	f7ff fa2a 	bl	80075bc <set_err>
 8008168:	2300      	movs	r3, #0
 800816a:	e018      	b.n	800819e <cmp+0x10e>
  while (c->lx.cur.k==T_EQ || c->lx.cur.k==T_NEQ || c->lx.cur.k==T_LT || c->lx.cur.k==T_LTE || c->lx.cur.k==T_GT || c->lx.cur.k==T_GTE){
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	7a1b      	ldrb	r3, [r3, #8]
 8008170:	2b0d      	cmp	r3, #13
 8008172:	d09e      	beq.n	80080b2 <cmp+0x22>
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	7a1b      	ldrb	r3, [r3, #8]
 8008178:	2b0e      	cmp	r3, #14
 800817a:	d09a      	beq.n	80080b2 <cmp+0x22>
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	7a1b      	ldrb	r3, [r3, #8]
 8008180:	2b0f      	cmp	r3, #15
 8008182:	d096      	beq.n	80080b2 <cmp+0x22>
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	7a1b      	ldrb	r3, [r3, #8]
 8008188:	2b10      	cmp	r3, #16
 800818a:	d092      	beq.n	80080b2 <cmp+0x22>
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	7a1b      	ldrb	r3, [r3, #8]
 8008190:	2b11      	cmp	r3, #17
 8008192:	d08e      	beq.n	80080b2 <cmp+0x22>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	7a1b      	ldrb	r3, [r3, #8]
 8008198:	2b12      	cmp	r3, #18
 800819a:	d08a      	beq.n	80080b2 <cmp+0x22>
  }
  return true;
 800819c:	2301      	movs	r3, #1
}
 800819e:	0018      	movs	r0, r3
 80081a0:	46bd      	mov	sp, r7
 80081a2:	b004      	add	sp, #16
 80081a4:	bd80      	pop	{r7, pc}
 80081a6:	46c0      	nop			@ (mov r8, r8)
 80081a8:	08027b18 	.word	0x08027b18
 80081ac:	08026a38 	.word	0x08026a38

080081b0 <land>:

static bool land(Ctx *c){
 80081b0:	b580      	push	{r7, lr}
 80081b2:	b082      	sub	sp, #8
 80081b4:	af00      	add	r7, sp, #0
 80081b6:	6078      	str	r0, [r7, #4]
  if (!cmp(c)) return false;
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	0018      	movs	r0, r3
 80081bc:	f7ff ff68 	bl	8008090 <cmp>
 80081c0:	0003      	movs	r3, r0
 80081c2:	001a      	movs	r2, r3
 80081c4:	2301      	movs	r3, #1
 80081c6:	4053      	eors	r3, r2
 80081c8:	b2db      	uxtb	r3, r3
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d024      	beq.n	8008218 <land+0x68>
 80081ce:	2300      	movs	r3, #0
 80081d0:	e02a      	b.n	8008228 <land+0x78>
  while (ac(c, T_AND)){ if(!cmp(c)) return false; if(!emit_u8(c->p, OP_AND)){ set_err("bytecode overflow", c->line); return false; } }
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	0018      	movs	r0, r3
 80081d6:	f7ff ff5b 	bl	8008090 <cmp>
 80081da:	0003      	movs	r3, r0
 80081dc:	001a      	movs	r2, r3
 80081de:	2301      	movs	r3, #1
 80081e0:	4053      	eors	r3, r2
 80081e2:	b2db      	uxtb	r3, r3
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d001      	beq.n	80081ec <land+0x3c>
 80081e8:	2300      	movs	r3, #0
 80081ea:	e01d      	b.n	8008228 <land+0x78>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	69db      	ldr	r3, [r3, #28]
 80081f0:	2110      	movs	r1, #16
 80081f2:	0018      	movs	r0, r3
 80081f4:	f7ff f9fa 	bl	80075ec <emit_u8>
 80081f8:	0003      	movs	r3, r0
 80081fa:	001a      	movs	r2, r3
 80081fc:	2301      	movs	r3, #1
 80081fe:	4053      	eors	r3, r2
 8008200:	b2db      	uxtb	r3, r3
 8008202:	2b00      	cmp	r3, #0
 8008204:	d008      	beq.n	8008218 <land+0x68>
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	6a1a      	ldr	r2, [r3, #32]
 800820a:	4b09      	ldr	r3, [pc, #36]	@ (8008230 <land+0x80>)
 800820c:	0011      	movs	r1, r2
 800820e:	0018      	movs	r0, r3
 8008210:	f7ff f9d4 	bl	80075bc <set_err>
 8008214:	2300      	movs	r3, #0
 8008216:	e007      	b.n	8008228 <land+0x78>
 8008218:	687b      	ldr	r3, [r7, #4]
 800821a:	211d      	movs	r1, #29
 800821c:	0018      	movs	r0, r3
 800821e:	f7ff fc7d 	bl	8007b1c <ac>
 8008222:	1e03      	subs	r3, r0, #0
 8008224:	d1d5      	bne.n	80081d2 <land+0x22>
  return true;
 8008226:	2301      	movs	r3, #1
}
 8008228:	0018      	movs	r0, r3
 800822a:	46bd      	mov	sp, r7
 800822c:	b002      	add	sp, #8
 800822e:	bd80      	pop	{r7, pc}
 8008230:	08026a38 	.word	0x08026a38

08008234 <lor>:

static bool lor(Ctx *c){
 8008234:	b580      	push	{r7, lr}
 8008236:	b082      	sub	sp, #8
 8008238:	af00      	add	r7, sp, #0
 800823a:	6078      	str	r0, [r7, #4]
  if (!land(c)) return false;
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	0018      	movs	r0, r3
 8008240:	f7ff ffb6 	bl	80081b0 <land>
 8008244:	0003      	movs	r3, r0
 8008246:	001a      	movs	r2, r3
 8008248:	2301      	movs	r3, #1
 800824a:	4053      	eors	r3, r2
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	d024      	beq.n	800829c <lor+0x68>
 8008252:	2300      	movs	r3, #0
 8008254:	e02a      	b.n	80082ac <lor+0x78>
  while (ac(c, T_OR)){ if(!land(c)) return false; if(!emit_u8(c->p, OP_OR)){ set_err("bytecode overflow", c->line); return false; } }
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	0018      	movs	r0, r3
 800825a:	f7ff ffa9 	bl	80081b0 <land>
 800825e:	0003      	movs	r3, r0
 8008260:	001a      	movs	r2, r3
 8008262:	2301      	movs	r3, #1
 8008264:	4053      	eors	r3, r2
 8008266:	b2db      	uxtb	r3, r3
 8008268:	2b00      	cmp	r3, #0
 800826a:	d001      	beq.n	8008270 <lor+0x3c>
 800826c:	2300      	movs	r3, #0
 800826e:	e01d      	b.n	80082ac <lor+0x78>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	69db      	ldr	r3, [r3, #28]
 8008274:	2111      	movs	r1, #17
 8008276:	0018      	movs	r0, r3
 8008278:	f7ff f9b8 	bl	80075ec <emit_u8>
 800827c:	0003      	movs	r3, r0
 800827e:	001a      	movs	r2, r3
 8008280:	2301      	movs	r3, #1
 8008282:	4053      	eors	r3, r2
 8008284:	b2db      	uxtb	r3, r3
 8008286:	2b00      	cmp	r3, #0
 8008288:	d008      	beq.n	800829c <lor+0x68>
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	6a1a      	ldr	r2, [r3, #32]
 800828e:	4b09      	ldr	r3, [pc, #36]	@ (80082b4 <lor+0x80>)
 8008290:	0011      	movs	r1, r2
 8008292:	0018      	movs	r0, r3
 8008294:	f7ff f992 	bl	80075bc <set_err>
 8008298:	2300      	movs	r3, #0
 800829a:	e007      	b.n	80082ac <lor+0x78>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	211e      	movs	r1, #30
 80082a0:	0018      	movs	r0, r3
 80082a2:	f7ff fc3b 	bl	8007b1c <ac>
 80082a6:	1e03      	subs	r3, r0, #0
 80082a8:	d1d5      	bne.n	8008256 <lor+0x22>
  return true;
 80082aa:	2301      	movs	r3, #1
}
 80082ac:	0018      	movs	r0, r3
 80082ae:	46bd      	mov	sp, r7
 80082b0:	b002      	add	sp, #8
 80082b2:	bd80      	pop	{r7, pc}
 80082b4:	08026a38 	.word	0x08026a38

080082b8 <expr>:

static bool expr(Ctx *c){ return lor(c); }
 80082b8:	b580      	push	{r7, lr}
 80082ba:	b082      	sub	sp, #8
 80082bc:	af00      	add	r7, sp, #0
 80082be:	6078      	str	r0, [r7, #4]
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	0018      	movs	r0, r3
 80082c4:	f7ff ffb6 	bl	8008234 <lor>
 80082c8:	0003      	movs	r3, r0
 80082ca:	0018      	movs	r0, r3
 80082cc:	46bd      	mov	sp, r7
 80082ce:	b002      	add	sp, #8
 80082d0:	bd80      	pop	{r7, pc}

080082d2 <stmt_list_until>:

/* -------- Statements -------- */
static bool stmt(Ctx *c);

static bool stmt_list_until(Ctx *c, tok_t until){
 80082d2:	b580      	push	{r7, lr}
 80082d4:	b082      	sub	sp, #8
 80082d6:	af00      	add	r7, sp, #0
 80082d8:	6078      	str	r0, [r7, #4]
 80082da:	000a      	movs	r2, r1
 80082dc:	1cfb      	adds	r3, r7, #3
 80082de:	701a      	strb	r2, [r3, #0]
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 80082e0:	e011      	b.n	8008306 <stmt_list_until+0x34>
    if(!stmt(c)) return false;
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	0018      	movs	r0, r3
 80082e6:	f000 fc5d 	bl	8008ba4 <stmt>
 80082ea:	0003      	movs	r3, r0
 80082ec:	001a      	movs	r2, r3
 80082ee:	2301      	movs	r3, #1
 80082f0:	4053      	eors	r3, r2
 80082f2:	b2db      	uxtb	r3, r3
 80082f4:	2b00      	cmp	r3, #0
 80082f6:	d001      	beq.n	80082fc <stmt_list_until+0x2a>
 80082f8:	2300      	movs	r3, #0
 80082fa:	e00f      	b.n	800831c <stmt_list_until+0x4a>
    ac(c, T_SEMI);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	2104      	movs	r1, #4
 8008300:	0018      	movs	r0, r3
 8008302:	f7ff fc0b 	bl	8007b1c <ac>
  while (c->lx.cur.k != T_EOF && c->lx.cur.k != until){
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	7a1b      	ldrb	r3, [r3, #8]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d005      	beq.n	800831a <stmt_list_until+0x48>
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	7a1b      	ldrb	r3, [r3, #8]
 8008312:	1cfa      	adds	r2, r7, #3
 8008314:	7812      	ldrb	r2, [r2, #0]
 8008316:	429a      	cmp	r2, r3
 8008318:	d1e3      	bne.n	80082e2 <stmt_list_until+0x10>
  }
  return true;
 800831a:	2301      	movs	r3, #1
}
 800831c:	0018      	movs	r0, r3
 800831e:	46bd      	mov	sp, r7
 8008320:	b002      	add	sp, #8
 8008322:	bd80      	pop	{r7, pc}

08008324 <block_or_single>:

static bool block_or_single(Ctx *c){
 8008324:	b580      	push	{r7, lr}
 8008326:	b082      	sub	sp, #8
 8008328:	af00      	add	r7, sp, #0
 800832a:	6078      	str	r0, [r7, #4]
  if (ac(c, T_BEGIN)){
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	2118      	movs	r1, #24
 8008330:	0018      	movs	r0, r3
 8008332:	f7ff fbf3 	bl	8007b1c <ac>
 8008336:	1e03      	subs	r3, r0, #0
 8008338:	d015      	beq.n	8008366 <block_or_single+0x42>
    if(!stmt_list_until(c, T_END)) return false;
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	2119      	movs	r1, #25
 800833e:	0018      	movs	r0, r3
 8008340:	f7ff ffc7 	bl	80082d2 <stmt_list_until>
 8008344:	0003      	movs	r3, r0
 8008346:	001a      	movs	r2, r3
 8008348:	2301      	movs	r3, #1
 800834a:	4053      	eors	r3, r2
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d001      	beq.n	8008356 <block_or_single+0x32>
 8008352:	2300      	movs	r3, #0
 8008354:	e00c      	b.n	8008370 <block_or_single+0x4c>
    return ex(c, T_END, "expected 'end'");
 8008356:	4a08      	ldr	r2, [pc, #32]	@ (8008378 <block_or_single+0x54>)
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2119      	movs	r1, #25
 800835c:	0018      	movs	r0, r3
 800835e:	f7ff fbf5 	bl	8007b4c <ex>
 8008362:	0003      	movs	r3, r0
 8008364:	e004      	b.n	8008370 <block_or_single+0x4c>
  }
  return stmt(c);
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	0018      	movs	r0, r3
 800836a:	f000 fc1b 	bl	8008ba4 <stmt>
 800836e:	0003      	movs	r3, r0
}
 8008370:	0018      	movs	r0, r3
 8008372:	46bd      	mov	sp, r7
 8008374:	b002      	add	sp, #8
 8008376:	bd80      	pop	{r7, pc}
 8008378:	08026ad8 	.word	0x08026ad8

0800837c <st_if>:

static bool st_if(Ctx *c){
 800837c:	b580      	push	{r7, lr}
 800837e:	b084      	sub	sp, #16
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
  if(!expr(c)) return false;
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	0018      	movs	r0, r3
 8008388:	f7ff ff96 	bl	80082b8 <expr>
 800838c:	0003      	movs	r3, r0
 800838e:	001a      	movs	r2, r3
 8008390:	2301      	movs	r3, #1
 8008392:	4053      	eors	r3, r2
 8008394:	b2db      	uxtb	r3, r3
 8008396:	2b00      	cmp	r3, #0
 8008398:	d001      	beq.n	800839e <st_if+0x22>
 800839a:	2300      	movs	r3, #0
 800839c:	e0e0      	b.n	8008560 <st_if+0x1e4>
  if(!ex(c, T_THEN, "expected 'then'")) return false;
 800839e:	4a72      	ldr	r2, [pc, #456]	@ (8008568 <st_if+0x1ec>)
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	2114      	movs	r1, #20
 80083a4:	0018      	movs	r0, r3
 80083a6:	f7ff fbd1 	bl	8007b4c <ex>
 80083aa:	0003      	movs	r3, r0
 80083ac:	001a      	movs	r2, r3
 80083ae:	2301      	movs	r3, #1
 80083b0:	4053      	eors	r3, r2
 80083b2:	b2db      	uxtb	r3, r3
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d001      	beq.n	80083bc <st_if+0x40>
 80083b8:	2300      	movs	r3, #0
 80083ba:	e0d1      	b.n	8008560 <st_if+0x1e4>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	69db      	ldr	r3, [r3, #28]
 80083c0:	2114      	movs	r1, #20
 80083c2:	0018      	movs	r0, r3
 80083c4:	f7ff f912 	bl	80075ec <emit_u8>
 80083c8:	0003      	movs	r3, r0
 80083ca:	001a      	movs	r2, r3
 80083cc:	2301      	movs	r3, #1
 80083ce:	4053      	eors	r3, r2
 80083d0:	b2db      	uxtb	r3, r3
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d10c      	bne.n	80083f0 <st_if+0x74>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	69db      	ldr	r3, [r3, #28]
 80083da:	2100      	movs	r1, #0
 80083dc:	0018      	movs	r0, r3
 80083de:	f7ff f92b 	bl	8007638 <emit_u16>
 80083e2:	0003      	movs	r3, r0
 80083e4:	001a      	movs	r2, r3
 80083e6:	2301      	movs	r3, #1
 80083e8:	4053      	eors	r3, r2
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d008      	beq.n	8008402 <st_if+0x86>
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	6a1a      	ldr	r2, [r3, #32]
 80083f4:	4b5d      	ldr	r3, [pc, #372]	@ (800856c <st_if+0x1f0>)
 80083f6:	0011      	movs	r1, r2
 80083f8:	0018      	movs	r0, r3
 80083fa:	f7ff f8df 	bl	80075bc <set_err>
 80083fe:	2300      	movs	r3, #0
 8008400:	e0ae      	b.n	8008560 <st_if+0x1e4>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	69da      	ldr	r2, [r3, #28]
 8008406:	23c0      	movs	r3, #192	@ 0xc0
 8008408:	00db      	lsls	r3, r3, #3
 800840a:	5ad2      	ldrh	r2, [r2, r3]
 800840c:	230e      	movs	r3, #14
 800840e:	18fb      	adds	r3, r7, r3
 8008410:	3a02      	subs	r2, #2
 8008412:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	0018      	movs	r0, r3
 8008418:	f7ff ff84 	bl	8008324 <block_or_single>
 800841c:	0003      	movs	r3, r0
 800841e:	001a      	movs	r2, r3
 8008420:	2301      	movs	r3, #1
 8008422:	4053      	eors	r3, r2
 8008424:	b2db      	uxtb	r3, r3
 8008426:	2b00      	cmp	r3, #0
 8008428:	d001      	beq.n	800842e <st_if+0xb2>
 800842a:	2300      	movs	r3, #0
 800842c:	e098      	b.n	8008560 <st_if+0x1e4>

  if (ac(c, T_ELSE)){
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	2115      	movs	r1, #21
 8008432:	0018      	movs	r0, r3
 8008434:	f7ff fb72 	bl	8007b1c <ac>
 8008438:	1e03      	subs	r3, r0, #0
 800843a:	d100      	bne.n	800843e <st_if+0xc2>
 800843c:	e072      	b.n	8008524 <st_if+0x1a8>
    if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	69db      	ldr	r3, [r3, #28]
 8008442:	2113      	movs	r1, #19
 8008444:	0018      	movs	r0, r3
 8008446:	f7ff f8d1 	bl	80075ec <emit_u8>
 800844a:	0003      	movs	r3, r0
 800844c:	001a      	movs	r2, r3
 800844e:	2301      	movs	r3, #1
 8008450:	4053      	eors	r3, r2
 8008452:	b2db      	uxtb	r3, r3
 8008454:	2b00      	cmp	r3, #0
 8008456:	d10c      	bne.n	8008472 <st_if+0xf6>
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	69db      	ldr	r3, [r3, #28]
 800845c:	2100      	movs	r1, #0
 800845e:	0018      	movs	r0, r3
 8008460:	f7ff f8ea 	bl	8007638 <emit_u16>
 8008464:	0003      	movs	r3, r0
 8008466:	001a      	movs	r2, r3
 8008468:	2301      	movs	r3, #1
 800846a:	4053      	eors	r3, r2
 800846c:	b2db      	uxtb	r3, r3
 800846e:	2b00      	cmp	r3, #0
 8008470:	d008      	beq.n	8008484 <st_if+0x108>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6a1a      	ldr	r2, [r3, #32]
 8008476:	4b3d      	ldr	r3, [pc, #244]	@ (800856c <st_if+0x1f0>)
 8008478:	0011      	movs	r1, r2
 800847a:	0018      	movs	r0, r3
 800847c:	f7ff f89e 	bl	80075bc <set_err>
 8008480:	2300      	movs	r3, #0
 8008482:	e06d      	b.n	8008560 <st_if+0x1e4>
    uint16_t jmp_patch = (uint16_t)(c->p->len - 2);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	69da      	ldr	r2, [r3, #28]
 8008488:	23c0      	movs	r3, #192	@ 0xc0
 800848a:	00db      	lsls	r3, r3, #3
 800848c:	5ad2      	ldrh	r2, [r2, r3]
 800848e:	230c      	movs	r3, #12
 8008490:	18fb      	adds	r3, r7, r3
 8008492:	3a02      	subs	r2, #2
 8008494:	801a      	strh	r2, [r3, #0]

    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	69d8      	ldr	r0, [r3, #28]
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	69da      	ldr	r2, [r3, #28]
 800849e:	23c0      	movs	r3, #192	@ 0xc0
 80084a0:	00db      	lsls	r3, r3, #3
 80084a2:	5ad2      	ldrh	r2, [r2, r3]
 80084a4:	230e      	movs	r3, #14
 80084a6:	18fb      	adds	r3, r7, r3
 80084a8:	881b      	ldrh	r3, [r3, #0]
 80084aa:	0019      	movs	r1, r3
 80084ac:	f7ff f971 	bl	8007792 <patch_u16>
 80084b0:	0003      	movs	r3, r0
 80084b2:	001a      	movs	r2, r3
 80084b4:	2301      	movs	r3, #1
 80084b6:	4053      	eors	r3, r2
 80084b8:	b2db      	uxtb	r3, r3
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d008      	beq.n	80084d0 <st_if+0x154>
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	6a1a      	ldr	r2, [r3, #32]
 80084c2:	4b2b      	ldr	r3, [pc, #172]	@ (8008570 <st_if+0x1f4>)
 80084c4:	0011      	movs	r1, r2
 80084c6:	0018      	movs	r0, r3
 80084c8:	f7ff f878 	bl	80075bc <set_err>
 80084cc:	2300      	movs	r3, #0
 80084ce:	e047      	b.n	8008560 <st_if+0x1e4>
    if(!block_or_single(c)) return false;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	0018      	movs	r0, r3
 80084d4:	f7ff ff26 	bl	8008324 <block_or_single>
 80084d8:	0003      	movs	r3, r0
 80084da:	001a      	movs	r2, r3
 80084dc:	2301      	movs	r3, #1
 80084de:	4053      	eors	r3, r2
 80084e0:	b2db      	uxtb	r3, r3
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d001      	beq.n	80084ea <st_if+0x16e>
 80084e6:	2300      	movs	r3, #0
 80084e8:	e03a      	b.n	8008560 <st_if+0x1e4>
    if(!patch_u16(c->p, jmp_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	69d8      	ldr	r0, [r3, #28]
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	69da      	ldr	r2, [r3, #28]
 80084f2:	23c0      	movs	r3, #192	@ 0xc0
 80084f4:	00db      	lsls	r3, r3, #3
 80084f6:	5ad2      	ldrh	r2, [r2, r3]
 80084f8:	230c      	movs	r3, #12
 80084fa:	18fb      	adds	r3, r7, r3
 80084fc:	881b      	ldrh	r3, [r3, #0]
 80084fe:	0019      	movs	r1, r3
 8008500:	f7ff f947 	bl	8007792 <patch_u16>
 8008504:	0003      	movs	r3, r0
 8008506:	001a      	movs	r2, r3
 8008508:	2301      	movs	r3, #1
 800850a:	4053      	eors	r3, r2
 800850c:	b2db      	uxtb	r3, r3
 800850e:	2b00      	cmp	r3, #0
 8008510:	d025      	beq.n	800855e <st_if+0x1e2>
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	6a1a      	ldr	r2, [r3, #32]
 8008516:	4b16      	ldr	r3, [pc, #88]	@ (8008570 <st_if+0x1f4>)
 8008518:	0011      	movs	r1, r2
 800851a:	0018      	movs	r0, r3
 800851c:	f7ff f84e 	bl	80075bc <set_err>
 8008520:	2300      	movs	r3, #0
 8008522:	e01d      	b.n	8008560 <st_if+0x1e4>
  } else {
    if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	69d8      	ldr	r0, [r3, #28]
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	69da      	ldr	r2, [r3, #28]
 800852c:	23c0      	movs	r3, #192	@ 0xc0
 800852e:	00db      	lsls	r3, r3, #3
 8008530:	5ad2      	ldrh	r2, [r2, r3]
 8008532:	230e      	movs	r3, #14
 8008534:	18fb      	adds	r3, r7, r3
 8008536:	881b      	ldrh	r3, [r3, #0]
 8008538:	0019      	movs	r1, r3
 800853a:	f7ff f92a 	bl	8007792 <patch_u16>
 800853e:	0003      	movs	r3, r0
 8008540:	001a      	movs	r2, r3
 8008542:	2301      	movs	r3, #1
 8008544:	4053      	eors	r3, r2
 8008546:	b2db      	uxtb	r3, r3
 8008548:	2b00      	cmp	r3, #0
 800854a:	d008      	beq.n	800855e <st_if+0x1e2>
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	6a1a      	ldr	r2, [r3, #32]
 8008550:	4b07      	ldr	r3, [pc, #28]	@ (8008570 <st_if+0x1f4>)
 8008552:	0011      	movs	r1, r2
 8008554:	0018      	movs	r0, r3
 8008556:	f7ff f831 	bl	80075bc <set_err>
 800855a:	2300      	movs	r3, #0
 800855c:	e000      	b.n	8008560 <st_if+0x1e4>
  }
  return true;
 800855e:	2301      	movs	r3, #1
}
 8008560:	0018      	movs	r0, r3
 8008562:	46bd      	mov	sp, r7
 8008564:	b004      	add	sp, #16
 8008566:	bd80      	pop	{r7, pc}
 8008568:	08026ae8 	.word	0x08026ae8
 800856c:	08026a38 	.word	0x08026a38
 8008570:	08026af8 	.word	0x08026af8

08008574 <st_while>:

static bool st_while(Ctx *c){
 8008574:	b580      	push	{r7, lr}
 8008576:	b084      	sub	sp, #16
 8008578:	af00      	add	r7, sp, #0
 800857a:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	69d9      	ldr	r1, [r3, #28]
 8008580:	230e      	movs	r3, #14
 8008582:	18fb      	adds	r3, r7, r3
 8008584:	22c0      	movs	r2, #192	@ 0xc0
 8008586:	00d2      	lsls	r2, r2, #3
 8008588:	5a8a      	ldrh	r2, [r1, r2]
 800858a:	801a      	strh	r2, [r3, #0]
  if(!expr(c)) return false;
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	0018      	movs	r0, r3
 8008590:	f7ff fe92 	bl	80082b8 <expr>
 8008594:	0003      	movs	r3, r0
 8008596:	001a      	movs	r2, r3
 8008598:	2301      	movs	r3, #1
 800859a:	4053      	eors	r3, r2
 800859c:	b2db      	uxtb	r3, r3
 800859e:	2b00      	cmp	r3, #0
 80085a0:	d001      	beq.n	80085a6 <st_while+0x32>
 80085a2:	2300      	movs	r3, #0
 80085a4:	e08b      	b.n	80086be <st_while+0x14a>
  if(!ex(c, T_DO, "expected 'do'")) return false;
 80085a6:	4a48      	ldr	r2, [pc, #288]	@ (80086c8 <st_while+0x154>)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	2117      	movs	r1, #23
 80085ac:	0018      	movs	r0, r3
 80085ae:	f7ff facd 	bl	8007b4c <ex>
 80085b2:	0003      	movs	r3, r0
 80085b4:	001a      	movs	r2, r3
 80085b6:	2301      	movs	r3, #1
 80085b8:	4053      	eors	r3, r2
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d001      	beq.n	80085c4 <st_while+0x50>
 80085c0:	2300      	movs	r3, #0
 80085c2:	e07c      	b.n	80086be <st_while+0x14a>

  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	69db      	ldr	r3, [r3, #28]
 80085c8:	2114      	movs	r1, #20
 80085ca:	0018      	movs	r0, r3
 80085cc:	f7ff f80e 	bl	80075ec <emit_u8>
 80085d0:	0003      	movs	r3, r0
 80085d2:	001a      	movs	r2, r3
 80085d4:	2301      	movs	r3, #1
 80085d6:	4053      	eors	r3, r2
 80085d8:	b2db      	uxtb	r3, r3
 80085da:	2b00      	cmp	r3, #0
 80085dc:	d10c      	bne.n	80085f8 <st_while+0x84>
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	69db      	ldr	r3, [r3, #28]
 80085e2:	2100      	movs	r1, #0
 80085e4:	0018      	movs	r0, r3
 80085e6:	f7ff f827 	bl	8007638 <emit_u16>
 80085ea:	0003      	movs	r3, r0
 80085ec:	001a      	movs	r2, r3
 80085ee:	2301      	movs	r3, #1
 80085f0:	4053      	eors	r3, r2
 80085f2:	b2db      	uxtb	r3, r3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d008      	beq.n	800860a <st_while+0x96>
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6a1a      	ldr	r2, [r3, #32]
 80085fc:	4b33      	ldr	r3, [pc, #204]	@ (80086cc <st_while+0x158>)
 80085fe:	0011      	movs	r1, r2
 8008600:	0018      	movs	r0, r3
 8008602:	f7fe ffdb 	bl	80075bc <set_err>
 8008606:	2300      	movs	r3, #0
 8008608:	e059      	b.n	80086be <st_while+0x14a>
  uint16_t jz_patch = (uint16_t)(c->p->len - 2);
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	69da      	ldr	r2, [r3, #28]
 800860e:	23c0      	movs	r3, #192	@ 0xc0
 8008610:	00db      	lsls	r3, r3, #3
 8008612:	5ad2      	ldrh	r2, [r2, r3]
 8008614:	230c      	movs	r3, #12
 8008616:	18fb      	adds	r3, r7, r3
 8008618:	3a02      	subs	r2, #2
 800861a:	801a      	strh	r2, [r3, #0]

  if(!block_or_single(c)) return false;
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	0018      	movs	r0, r3
 8008620:	f7ff fe80 	bl	8008324 <block_or_single>
 8008624:	0003      	movs	r3, r0
 8008626:	001a      	movs	r2, r3
 8008628:	2301      	movs	r3, #1
 800862a:	4053      	eors	r3, r2
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d001      	beq.n	8008636 <st_while+0xc2>
 8008632:	2300      	movs	r3, #0
 8008634:	e043      	b.n	80086be <st_while+0x14a>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	69db      	ldr	r3, [r3, #28]
 800863a:	2113      	movs	r1, #19
 800863c:	0018      	movs	r0, r3
 800863e:	f7fe ffd5 	bl	80075ec <emit_u8>
 8008642:	0003      	movs	r3, r0
 8008644:	001a      	movs	r2, r3
 8008646:	2301      	movs	r3, #1
 8008648:	4053      	eors	r3, r2
 800864a:	b2db      	uxtb	r3, r3
 800864c:	2b00      	cmp	r3, #0
 800864e:	d10f      	bne.n	8008670 <st_while+0xfc>
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	69da      	ldr	r2, [r3, #28]
 8008654:	230e      	movs	r3, #14
 8008656:	18fb      	adds	r3, r7, r3
 8008658:	881b      	ldrh	r3, [r3, #0]
 800865a:	0019      	movs	r1, r3
 800865c:	0010      	movs	r0, r2
 800865e:	f7fe ffeb 	bl	8007638 <emit_u16>
 8008662:	0003      	movs	r3, r0
 8008664:	001a      	movs	r2, r3
 8008666:	2301      	movs	r3, #1
 8008668:	4053      	eors	r3, r2
 800866a:	b2db      	uxtb	r3, r3
 800866c:	2b00      	cmp	r3, #0
 800866e:	d008      	beq.n	8008682 <st_while+0x10e>
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	6a1a      	ldr	r2, [r3, #32]
 8008674:	4b15      	ldr	r3, [pc, #84]	@ (80086cc <st_while+0x158>)
 8008676:	0011      	movs	r1, r2
 8008678:	0018      	movs	r0, r3
 800867a:	f7fe ff9f 	bl	80075bc <set_err>
 800867e:	2300      	movs	r3, #0
 8008680:	e01d      	b.n	80086be <st_while+0x14a>
  if(!patch_u16(c->p, jz_patch, c->p->len)){ set_err("patch failed", c->line); return false; }
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	69d8      	ldr	r0, [r3, #28]
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	69da      	ldr	r2, [r3, #28]
 800868a:	23c0      	movs	r3, #192	@ 0xc0
 800868c:	00db      	lsls	r3, r3, #3
 800868e:	5ad2      	ldrh	r2, [r2, r3]
 8008690:	230c      	movs	r3, #12
 8008692:	18fb      	adds	r3, r7, r3
 8008694:	881b      	ldrh	r3, [r3, #0]
 8008696:	0019      	movs	r1, r3
 8008698:	f7ff f87b 	bl	8007792 <patch_u16>
 800869c:	0003      	movs	r3, r0
 800869e:	001a      	movs	r2, r3
 80086a0:	2301      	movs	r3, #1
 80086a2:	4053      	eors	r3, r2
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d008      	beq.n	80086bc <st_while+0x148>
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6a1a      	ldr	r2, [r3, #32]
 80086ae:	4b08      	ldr	r3, [pc, #32]	@ (80086d0 <st_while+0x15c>)
 80086b0:	0011      	movs	r1, r2
 80086b2:	0018      	movs	r0, r3
 80086b4:	f7fe ff82 	bl	80075bc <set_err>
 80086b8:	2300      	movs	r3, #0
 80086ba:	e000      	b.n	80086be <st_while+0x14a>
  return true;
 80086bc:	2301      	movs	r3, #1
}
 80086be:	0018      	movs	r0, r3
 80086c0:	46bd      	mov	sp, r7
 80086c2:	b004      	add	sp, #16
 80086c4:	bd80      	pop	{r7, pc}
 80086c6:	46c0      	nop			@ (mov r8, r8)
 80086c8:	08026b08 	.word	0x08026b08
 80086cc:	08026a38 	.word	0x08026a38
 80086d0:	08026af8 	.word	0x08026af8

080086d4 <st_repeat>:

static bool st_repeat(Ctx *c){
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
 80086da:	6078      	str	r0, [r7, #4]
  uint16_t start = c->p->len;
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	69d9      	ldr	r1, [r3, #28]
 80086e0:	230e      	movs	r3, #14
 80086e2:	18fb      	adds	r3, r7, r3
 80086e4:	22c0      	movs	r2, #192	@ 0xc0
 80086e6:	00d2      	lsls	r2, r2, #3
 80086e8:	5a8a      	ldrh	r2, [r1, r2]
 80086ea:	801a      	strh	r2, [r3, #0]
  if(!stmt_list_until(c, T_UNTIL)) return false;
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	211b      	movs	r1, #27
 80086f0:	0018      	movs	r0, r3
 80086f2:	f7ff fdee 	bl	80082d2 <stmt_list_until>
 80086f6:	0003      	movs	r3, r0
 80086f8:	001a      	movs	r2, r3
 80086fa:	2301      	movs	r3, #1
 80086fc:	4053      	eors	r3, r2
 80086fe:	b2db      	uxtb	r3, r3
 8008700:	2b00      	cmp	r3, #0
 8008702:	d001      	beq.n	8008708 <st_repeat+0x34>
 8008704:	2300      	movs	r3, #0
 8008706:	e042      	b.n	800878e <st_repeat+0xba>
  if(!ex(c, T_UNTIL, "expected 'until'")) return false;
 8008708:	4a23      	ldr	r2, [pc, #140]	@ (8008798 <st_repeat+0xc4>)
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	211b      	movs	r1, #27
 800870e:	0018      	movs	r0, r3
 8008710:	f7ff fa1c 	bl	8007b4c <ex>
 8008714:	0003      	movs	r3, r0
 8008716:	001a      	movs	r2, r3
 8008718:	2301      	movs	r3, #1
 800871a:	4053      	eors	r3, r2
 800871c:	b2db      	uxtb	r3, r3
 800871e:	2b00      	cmp	r3, #0
 8008720:	d001      	beq.n	8008726 <st_repeat+0x52>
 8008722:	2300      	movs	r3, #0
 8008724:	e033      	b.n	800878e <st_repeat+0xba>
  if(!expr(c)) return false;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	0018      	movs	r0, r3
 800872a:	f7ff fdc5 	bl	80082b8 <expr>
 800872e:	0003      	movs	r3, r0
 8008730:	001a      	movs	r2, r3
 8008732:	2301      	movs	r3, #1
 8008734:	4053      	eors	r3, r2
 8008736:	b2db      	uxtb	r3, r3
 8008738:	2b00      	cmp	r3, #0
 800873a:	d001      	beq.n	8008740 <st_repeat+0x6c>
 800873c:	2300      	movs	r3, #0
 800873e:	e026      	b.n	800878e <st_repeat+0xba>
  if(!emit_u8(c->p, OP_JZ) || !emit_u16(c->p, start)){ set_err("bytecode overflow", c->line); return false; }
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	69db      	ldr	r3, [r3, #28]
 8008744:	2114      	movs	r1, #20
 8008746:	0018      	movs	r0, r3
 8008748:	f7fe ff50 	bl	80075ec <emit_u8>
 800874c:	0003      	movs	r3, r0
 800874e:	001a      	movs	r2, r3
 8008750:	2301      	movs	r3, #1
 8008752:	4053      	eors	r3, r2
 8008754:	b2db      	uxtb	r3, r3
 8008756:	2b00      	cmp	r3, #0
 8008758:	d10f      	bne.n	800877a <st_repeat+0xa6>
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	69da      	ldr	r2, [r3, #28]
 800875e:	230e      	movs	r3, #14
 8008760:	18fb      	adds	r3, r7, r3
 8008762:	881b      	ldrh	r3, [r3, #0]
 8008764:	0019      	movs	r1, r3
 8008766:	0010      	movs	r0, r2
 8008768:	f7fe ff66 	bl	8007638 <emit_u16>
 800876c:	0003      	movs	r3, r0
 800876e:	001a      	movs	r2, r3
 8008770:	2301      	movs	r3, #1
 8008772:	4053      	eors	r3, r2
 8008774:	b2db      	uxtb	r3, r3
 8008776:	2b00      	cmp	r3, #0
 8008778:	d008      	beq.n	800878c <st_repeat+0xb8>
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a1a      	ldr	r2, [r3, #32]
 800877e:	4b07      	ldr	r3, [pc, #28]	@ (800879c <st_repeat+0xc8>)
 8008780:	0011      	movs	r1, r2
 8008782:	0018      	movs	r0, r3
 8008784:	f7fe ff1a 	bl	80075bc <set_err>
 8008788:	2300      	movs	r3, #0
 800878a:	e000      	b.n	800878e <st_repeat+0xba>
  return true;
 800878c:	2301      	movs	r3, #1
}
 800878e:	0018      	movs	r0, r3
 8008790:	46bd      	mov	sp, r7
 8008792:	b004      	add	sp, #16
 8008794:	bd80      	pop	{r7, pc}
 8008796:	46c0      	nop			@ (mov r8, r8)
 8008798:	08026b18 	.word	0x08026b18
 800879c:	08026a38 	.word	0x08026a38

080087a0 <st_goto>:

static bool st_goto(Ctx *c){
 80087a0:	b580      	push	{r7, lr}
 80087a2:	b084      	sub	sp, #16
 80087a4:	af00      	add	r7, sp, #0
 80087a6:	6078      	str	r0, [r7, #4]
  if (c->lx.cur.k != T_NUM){ set_err("goto needs line number", c->line); return false; }
 80087a8:	687b      	ldr	r3, [r7, #4]
 80087aa:	7a1b      	ldrb	r3, [r3, #8]
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d008      	beq.n	80087c2 <st_goto+0x22>
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	6a1a      	ldr	r2, [r3, #32]
 80087b4:	4b3e      	ldr	r3, [pc, #248]	@ (80088b0 <st_goto+0x110>)
 80087b6:	0011      	movs	r1, r2
 80087b8:	0018      	movs	r0, r3
 80087ba:	f7fe feff 	bl	80075bc <set_err>
 80087be:	2300      	movs	r3, #0
 80087c0:	e071      	b.n	80088a6 <st_goto+0x106>
  uint16_t tgt = (uint16_t)c->lx.cur.num;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	68da      	ldr	r2, [r3, #12]
 80087c6:	230e      	movs	r3, #14
 80087c8:	18fb      	adds	r3, r7, r3
 80087ca:	801a      	strh	r2, [r3, #0]
  nx(c);
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	0018      	movs	r0, r3
 80087d0:	f7ff f998 	bl	8007b04 <nx>

  if(!emit_u8(c->p, OP_JMP) || !emit_u16(c->p, 0)){ set_err("bytecode overflow", c->line); return false; }
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	69db      	ldr	r3, [r3, #28]
 80087d8:	2113      	movs	r1, #19
 80087da:	0018      	movs	r0, r3
 80087dc:	f7fe ff06 	bl	80075ec <emit_u8>
 80087e0:	0003      	movs	r3, r0
 80087e2:	001a      	movs	r2, r3
 80087e4:	2301      	movs	r3, #1
 80087e6:	4053      	eors	r3, r2
 80087e8:	b2db      	uxtb	r3, r3
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d10c      	bne.n	8008808 <st_goto+0x68>
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	69db      	ldr	r3, [r3, #28]
 80087f2:	2100      	movs	r1, #0
 80087f4:	0018      	movs	r0, r3
 80087f6:	f7fe ff1f 	bl	8007638 <emit_u16>
 80087fa:	0003      	movs	r3, r0
 80087fc:	001a      	movs	r2, r3
 80087fe:	2301      	movs	r3, #1
 8008800:	4053      	eors	r3, r2
 8008802:	b2db      	uxtb	r3, r3
 8008804:	2b00      	cmp	r3, #0
 8008806:	d008      	beq.n	800881a <st_goto+0x7a>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	6a1a      	ldr	r2, [r3, #32]
 800880c:	4b29      	ldr	r3, [pc, #164]	@ (80088b4 <st_goto+0x114>)
 800880e:	0011      	movs	r1, r2
 8008810:	0018      	movs	r0, r3
 8008812:	f7fe fed3 	bl	80075bc <set_err>
 8008816:	2300      	movs	r3, #0
 8008818:	e045      	b.n	80088a6 <st_goto+0x106>
  uint16_t patchpos = (uint16_t)(c->p->len - 2);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	69da      	ldr	r2, [r3, #28]
 800881e:	23c0      	movs	r3, #192	@ 0xc0
 8008820:	00db      	lsls	r3, r3, #3
 8008822:	5ad2      	ldrh	r2, [r2, r3]
 8008824:	230c      	movs	r3, #12
 8008826:	18fb      	adds	r3, r7, r3
 8008828:	3a02      	subs	r2, #2
 800882a:	801a      	strh	r2, [r3, #0]

  if (c->p->fix_n >= MP_MAX_FIXUPS){ set_err("too many gotos", c->line); return false; }
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	69da      	ldr	r2, [r3, #28]
 8008830:	2393      	movs	r3, #147	@ 0x93
 8008832:	011b      	lsls	r3, r3, #4
 8008834:	5cd3      	ldrb	r3, [r2, r3]
 8008836:	2b2f      	cmp	r3, #47	@ 0x2f
 8008838:	d908      	bls.n	800884c <st_goto+0xac>
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	6a1a      	ldr	r2, [r3, #32]
 800883e:	4b1e      	ldr	r3, [pc, #120]	@ (80088b8 <st_goto+0x118>)
 8008840:	0011      	movs	r1, r2
 8008842:	0018      	movs	r0, r3
 8008844:	f7fe feba 	bl	80075bc <set_err>
 8008848:	2300      	movs	r3, #0
 800884a:	e02c      	b.n	80088a6 <st_goto+0x106>
  c->p->fix[c->p->fix_n].line_no = tgt;
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	69da      	ldr	r2, [r3, #28]
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	69d9      	ldr	r1, [r3, #28]
 8008854:	2393      	movs	r3, #147	@ 0x93
 8008856:	011b      	lsls	r3, r3, #4
 8008858:	5ccb      	ldrb	r3, [r1, r3]
 800885a:	2187      	movs	r1, #135	@ 0x87
 800885c:	0089      	lsls	r1, r1, #2
 800885e:	468c      	mov	ip, r1
 8008860:	4463      	add	r3, ip
 8008862:	009b      	lsls	r3, r3, #2
 8008864:	210e      	movs	r1, #14
 8008866:	1879      	adds	r1, r7, r1
 8008868:	8809      	ldrh	r1, [r1, #0]
 800886a:	5299      	strh	r1, [r3, r2]
  c->p->fix[c->p->fix_n].bc_patch = patchpos;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	69da      	ldr	r2, [r3, #28]
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	69d9      	ldr	r1, [r3, #28]
 8008874:	2393      	movs	r3, #147	@ 0x93
 8008876:	011b      	lsls	r3, r3, #4
 8008878:	5ccb      	ldrb	r3, [r1, r3]
 800887a:	2187      	movs	r1, #135	@ 0x87
 800887c:	0089      	lsls	r1, r1, #2
 800887e:	468c      	mov	ip, r1
 8008880:	4463      	add	r3, ip
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	18d3      	adds	r3, r2, r3
 8008886:	3302      	adds	r3, #2
 8008888:	220c      	movs	r2, #12
 800888a:	18ba      	adds	r2, r7, r2
 800888c:	8812      	ldrh	r2, [r2, #0]
 800888e:	801a      	strh	r2, [r3, #0]
  c->p->fix_n++;
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	69db      	ldr	r3, [r3, #28]
 8008894:	2293      	movs	r2, #147	@ 0x93
 8008896:	0112      	lsls	r2, r2, #4
 8008898:	5c9a      	ldrb	r2, [r3, r2]
 800889a:	3201      	adds	r2, #1
 800889c:	b2d1      	uxtb	r1, r2
 800889e:	2293      	movs	r2, #147	@ 0x93
 80088a0:	0112      	lsls	r2, r2, #4
 80088a2:	5499      	strb	r1, [r3, r2]
  return true;
 80088a4:	2301      	movs	r3, #1
}
 80088a6:	0018      	movs	r0, r3
 80088a8:	46bd      	mov	sp, r7
 80088aa:	b004      	add	sp, #16
 80088ac:	bd80      	pop	{r7, pc}
 80088ae:	46c0      	nop			@ (mov r8, r8)
 80088b0:	08026b2c 	.word	0x08026b2c
 80088b4:	08026a38 	.word	0x08026a38
 80088b8:	08026b44 	.word	0x08026b44

080088bc <st_assign_or_call>:

static bool st_assign_or_call(Ctx *c){
 80088bc:	b590      	push	{r4, r7, lr}
 80088be:	b08b      	sub	sp, #44	@ 0x2c
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	6078      	str	r0, [r7, #4]
  char nm[MP_NAME_LEN]; strncpy(nm,c->lx.cur.id,MP_NAME_LEN); nm[MP_NAME_LEN-1]=0;
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	3310      	adds	r3, #16
 80088c8:	0019      	movs	r1, r3
 80088ca:	240c      	movs	r4, #12
 80088cc:	193b      	adds	r3, r7, r4
 80088ce:	220c      	movs	r2, #12
 80088d0:	0018      	movs	r0, r3
 80088d2:	f019 fde8 	bl	80224a6 <strncpy>
 80088d6:	193b      	adds	r3, r7, r4
 80088d8:	2200      	movs	r2, #0
 80088da:	72da      	strb	r2, [r3, #11]
  nx(c);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	0018      	movs	r0, r3
 80088e0:	f7ff f910 	bl	8007b04 <nx>

  if (ac(c, T_ASSIGN)){
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	2103      	movs	r1, #3
 80088e8:	0018      	movs	r0, r3
 80088ea:	f7ff f917 	bl	8007b1c <ac>
 80088ee:	1e03      	subs	r3, r0, #0
 80088f0:	d04c      	beq.n	800898c <st_assign_or_call+0xd0>
    if(!expr(c)) return false;
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	0018      	movs	r0, r3
 80088f6:	f7ff fcdf 	bl	80082b8 <expr>
 80088fa:	0003      	movs	r3, r0
 80088fc:	001a      	movs	r2, r3
 80088fe:	2301      	movs	r3, #1
 8008900:	4053      	eors	r3, r2
 8008902:	b2db      	uxtb	r3, r3
 8008904:	2b00      	cmp	r3, #0
 8008906:	d001      	beq.n	800890c <st_assign_or_call+0x50>
 8008908:	2300      	movs	r3, #0
 800890a:	e134      	b.n	8008b76 <st_assign_or_call+0x2ba>
    int idx = sym_get_or_add(&c->p->st, nm);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	69db      	ldr	r3, [r3, #28]
 8008910:	4a9b      	ldr	r2, [pc, #620]	@ (8008b80 <st_assign_or_call+0x2c4>)
 8008912:	4694      	mov	ip, r2
 8008914:	4463      	add	r3, ip
 8008916:	220c      	movs	r2, #12
 8008918:	18ba      	adds	r2, r7, r2
 800891a:	0011      	movs	r1, r2
 800891c:	0018      	movs	r0, r3
 800891e:	f7fe ffac 	bl	800787a <sym_get_or_add>
 8008922:	0003      	movs	r3, r0
 8008924:	61bb      	str	r3, [r7, #24]
    if (idx<0){ set_err("too many variables", c->line); return false; }
 8008926:	69bb      	ldr	r3, [r7, #24]
 8008928:	2b00      	cmp	r3, #0
 800892a:	da08      	bge.n	800893e <st_assign_or_call+0x82>
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	6a1a      	ldr	r2, [r3, #32]
 8008930:	4b94      	ldr	r3, [pc, #592]	@ (8008b84 <st_assign_or_call+0x2c8>)
 8008932:	0011      	movs	r1, r2
 8008934:	0018      	movs	r0, r3
 8008936:	f7fe fe41 	bl	80075bc <set_err>
 800893a:	2300      	movs	r3, #0
 800893c:	e11b      	b.n	8008b76 <st_assign_or_call+0x2ba>
    if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)idx)){ set_err("bytecode overflow", c->line); return false; }
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	69db      	ldr	r3, [r3, #28]
 8008942:	2103      	movs	r1, #3
 8008944:	0018      	movs	r0, r3
 8008946:	f7fe fe51 	bl	80075ec <emit_u8>
 800894a:	0003      	movs	r3, r0
 800894c:	001a      	movs	r2, r3
 800894e:	2301      	movs	r3, #1
 8008950:	4053      	eors	r3, r2
 8008952:	b2db      	uxtb	r3, r3
 8008954:	2b00      	cmp	r3, #0
 8008956:	d10e      	bne.n	8008976 <st_assign_or_call+0xba>
 8008958:	687b      	ldr	r3, [r7, #4]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	69ba      	ldr	r2, [r7, #24]
 800895e:	b2d2      	uxtb	r2, r2
 8008960:	0011      	movs	r1, r2
 8008962:	0018      	movs	r0, r3
 8008964:	f7fe fe42 	bl	80075ec <emit_u8>
 8008968:	0003      	movs	r3, r0
 800896a:	001a      	movs	r2, r3
 800896c:	2301      	movs	r3, #1
 800896e:	4053      	eors	r3, r2
 8008970:	b2db      	uxtb	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d008      	beq.n	8008988 <st_assign_or_call+0xcc>
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6a1a      	ldr	r2, [r3, #32]
 800897a:	4b83      	ldr	r3, [pc, #524]	@ (8008b88 <st_assign_or_call+0x2cc>)
 800897c:	0011      	movs	r1, r2
 800897e:	0018      	movs	r0, r3
 8008980:	f7fe fe1c 	bl	80075bc <set_err>
 8008984:	2300      	movs	r3, #0
 8008986:	e0f6      	b.n	8008b76 <st_assign_or_call+0x2ba>
    return true;
 8008988:	2301      	movs	r3, #1
 800898a:	e0f4      	b.n	8008b76 <st_assign_or_call+0x2ba>
  }

  if (!ac(c, T_LP)){ set_err("expected ':=' or '('", c->line); return false; }
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2105      	movs	r1, #5
 8008990:	0018      	movs	r0, r3
 8008992:	f7ff f8c3 	bl	8007b1c <ac>
 8008996:	0003      	movs	r3, r0
 8008998:	001a      	movs	r2, r3
 800899a:	2301      	movs	r3, #1
 800899c:	4053      	eors	r3, r2
 800899e:	b2db      	uxtb	r3, r3
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d008      	beq.n	80089b6 <st_assign_or_call+0xfa>
 80089a4:	687b      	ldr	r3, [r7, #4]
 80089a6:	6a1a      	ldr	r2, [r3, #32]
 80089a8:	4b78      	ldr	r3, [pc, #480]	@ (8008b8c <st_assign_or_call+0x2d0>)
 80089aa:	0011      	movs	r1, r2
 80089ac:	0018      	movs	r0, r3
 80089ae:	f7fe fe05 	bl	80075bc <set_err>
 80089b2:	2300      	movs	r3, #0
 80089b4:	e0df      	b.n	8008b76 <st_assign_or_call+0x2ba>
  int id = builtin_id(nm);
 80089b6:	230c      	movs	r3, #12
 80089b8:	18fb      	adds	r3, r7, r3
 80089ba:	0018      	movs	r0, r3
 80089bc:	f7fe ffcc 	bl	8007958 <builtin_id>
 80089c0:	0003      	movs	r3, r0
 80089c2:	623b      	str	r3, [r7, #32]
  if (id<0){ set_err("unknown function", c->line); return false; }
 80089c4:	6a3b      	ldr	r3, [r7, #32]
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	da08      	bge.n	80089dc <st_assign_or_call+0x120>
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6a1a      	ldr	r2, [r3, #32]
 80089ce:	4b70      	ldr	r3, [pc, #448]	@ (8008b90 <st_assign_or_call+0x2d4>)
 80089d0:	0011      	movs	r1, r2
 80089d2:	0018      	movs	r0, r3
 80089d4:	f7fe fdf2 	bl	80075bc <set_err>
 80089d8:	2300      	movs	r3, #0
 80089da:	e0cc      	b.n	8008b76 <st_assign_or_call+0x2ba>

  uint8_t argc=0;
 80089dc:	2327      	movs	r3, #39	@ 0x27
 80089de:	18fb      	adds	r3, r7, r3
 80089e0:	2200      	movs	r2, #0
 80089e2:	701a      	strb	r2, [r3, #0]
  if (!ac(c, T_RP)){
 80089e4:	687b      	ldr	r3, [r7, #4]
 80089e6:	2106      	movs	r1, #6
 80089e8:	0018      	movs	r0, r3
 80089ea:	f7ff f897 	bl	8007b1c <ac>
 80089ee:	0003      	movs	r3, r0
 80089f0:	001a      	movs	r2, r3
 80089f2:	2301      	movs	r3, #1
 80089f4:	4053      	eors	r3, r2
 80089f6:	b2db      	uxtb	r3, r3
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	d038      	beq.n	8008a6e <st_assign_or_call+0x1b2>
    while (1){
      if(!expr(c)) return false;
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	0018      	movs	r0, r3
 8008a00:	f7ff fc5a 	bl	80082b8 <expr>
 8008a04:	0003      	movs	r3, r0
 8008a06:	001a      	movs	r2, r3
 8008a08:	2301      	movs	r3, #1
 8008a0a:	4053      	eors	r3, r2
 8008a0c:	b2db      	uxtb	r3, r3
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d001      	beq.n	8008a16 <st_assign_or_call+0x15a>
 8008a12:	2300      	movs	r3, #0
 8008a14:	e0af      	b.n	8008b76 <st_assign_or_call+0x2ba>
      argc++;
 8008a16:	2127      	movs	r1, #39	@ 0x27
 8008a18:	187b      	adds	r3, r7, r1
 8008a1a:	781a      	ldrb	r2, [r3, #0]
 8008a1c:	187b      	adds	r3, r7, r1
 8008a1e:	3201      	adds	r2, #1
 8008a20:	701a      	strb	r2, [r3, #0]
      if (argc>8){ set_err("too many args", c->line); return false; }
 8008a22:	187b      	adds	r3, r7, r1
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	2b08      	cmp	r3, #8
 8008a28:	d908      	bls.n	8008a3c <st_assign_or_call+0x180>
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6a1a      	ldr	r2, [r3, #32]
 8008a2e:	4b59      	ldr	r3, [pc, #356]	@ (8008b94 <st_assign_or_call+0x2d8>)
 8008a30:	0011      	movs	r1, r2
 8008a32:	0018      	movs	r0, r3
 8008a34:	f7fe fdc2 	bl	80075bc <set_err>
 8008a38:	2300      	movs	r3, #0
 8008a3a:	e09c      	b.n	8008b76 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2107      	movs	r1, #7
 8008a40:	0018      	movs	r0, r3
 8008a42:	f7ff f86b 	bl	8007b1c <ac>
 8008a46:	1e03      	subs	r3, r0, #0
 8008a48:	d10e      	bne.n	8008a68 <st_assign_or_call+0x1ac>
      if(!ex(c, T_RP, "expected ')'")) return false;
 8008a4a:	4a53      	ldr	r2, [pc, #332]	@ (8008b98 <st_assign_or_call+0x2dc>)
 8008a4c:	687b      	ldr	r3, [r7, #4]
 8008a4e:	2106      	movs	r1, #6
 8008a50:	0018      	movs	r0, r3
 8008a52:	f7ff f87b 	bl	8007b4c <ex>
 8008a56:	0003      	movs	r3, r0
 8008a58:	001a      	movs	r2, r3
 8008a5a:	2301      	movs	r3, #1
 8008a5c:	4053      	eors	r3, r2
 8008a5e:	b2db      	uxtb	r3, r3
 8008a60:	2b00      	cmp	r3, #0
 8008a62:	d003      	beq.n	8008a6c <st_assign_or_call+0x1b0>
 8008a64:	2300      	movs	r3, #0
 8008a66:	e086      	b.n	8008b76 <st_assign_or_call+0x2ba>
      if (ac(c, T_COMMA)) continue;
 8008a68:	46c0      	nop			@ (mov r8, r8)
      if(!expr(c)) return false;
 8008a6a:	e7c7      	b.n	80089fc <st_assign_or_call+0x140>
      break;
 8008a6c:	46c0      	nop			@ (mov r8, r8)
    }
  }

  if (id==2 && argc!=1){ set_err("wait/delay expects 1 arg", c->line); return false; }
 8008a6e:	6a3b      	ldr	r3, [r7, #32]
 8008a70:	2b02      	cmp	r3, #2
 8008a72:	d10d      	bne.n	8008a90 <st_assign_or_call+0x1d4>
 8008a74:	2327      	movs	r3, #39	@ 0x27
 8008a76:	18fb      	adds	r3, r7, r3
 8008a78:	781b      	ldrb	r3, [r3, #0]
 8008a7a:	2b01      	cmp	r3, #1
 8008a7c:	d008      	beq.n	8008a90 <st_assign_or_call+0x1d4>
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	6a1a      	ldr	r2, [r3, #32]
 8008a82:	4b46      	ldr	r3, [pc, #280]	@ (8008b9c <st_assign_or_call+0x2e0>)
 8008a84:	0011      	movs	r1, r2
 8008a86:	0018      	movs	r0, r3
 8008a88:	f7fe fd98 	bl	80075bc <set_err>
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	e072      	b.n	8008b76 <st_assign_or_call+0x2ba>

  if(!emit_u8(c->p, OP_CALL) || !emit_u8(c->p, (uint8_t)id) || !emit_u8(c->p, argc)){ set_err("bytecode overflow", c->line); return false; }
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	69db      	ldr	r3, [r3, #28]
 8008a94:	2115      	movs	r1, #21
 8008a96:	0018      	movs	r0, r3
 8008a98:	f7fe fda8 	bl	80075ec <emit_u8>
 8008a9c:	0003      	movs	r3, r0
 8008a9e:	001a      	movs	r2, r3
 8008aa0:	2301      	movs	r3, #1
 8008aa2:	4053      	eors	r3, r2
 8008aa4:	b2db      	uxtb	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d11e      	bne.n	8008ae8 <st_assign_or_call+0x22c>
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	69db      	ldr	r3, [r3, #28]
 8008aae:	6a3a      	ldr	r2, [r7, #32]
 8008ab0:	b2d2      	uxtb	r2, r2
 8008ab2:	0011      	movs	r1, r2
 8008ab4:	0018      	movs	r0, r3
 8008ab6:	f7fe fd99 	bl	80075ec <emit_u8>
 8008aba:	0003      	movs	r3, r0
 8008abc:	001a      	movs	r2, r3
 8008abe:	2301      	movs	r3, #1
 8008ac0:	4053      	eors	r3, r2
 8008ac2:	b2db      	uxtb	r3, r3
 8008ac4:	2b00      	cmp	r3, #0
 8008ac6:	d10f      	bne.n	8008ae8 <st_assign_or_call+0x22c>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	69da      	ldr	r2, [r3, #28]
 8008acc:	2327      	movs	r3, #39	@ 0x27
 8008ace:	18fb      	adds	r3, r7, r3
 8008ad0:	781b      	ldrb	r3, [r3, #0]
 8008ad2:	0019      	movs	r1, r3
 8008ad4:	0010      	movs	r0, r2
 8008ad6:	f7fe fd89 	bl	80075ec <emit_u8>
 8008ada:	0003      	movs	r3, r0
 8008adc:	001a      	movs	r2, r3
 8008ade:	2301      	movs	r3, #1
 8008ae0:	4053      	eors	r3, r2
 8008ae2:	b2db      	uxtb	r3, r3
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d008      	beq.n	8008afa <st_assign_or_call+0x23e>
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	6a1a      	ldr	r2, [r3, #32]
 8008aec:	4b26      	ldr	r3, [pc, #152]	@ (8008b88 <st_assign_or_call+0x2cc>)
 8008aee:	0011      	movs	r1, r2
 8008af0:	0018      	movs	r0, r3
 8008af2:	f7fe fd63 	bl	80075bc <set_err>
 8008af6:	2300      	movs	r3, #0
 8008af8:	e03d      	b.n	8008b76 <st_assign_or_call+0x2ba>

  int dump = sym_get_or_add(&c->p->st, "__");
 8008afa:	687b      	ldr	r3, [r7, #4]
 8008afc:	69db      	ldr	r3, [r3, #28]
 8008afe:	4a20      	ldr	r2, [pc, #128]	@ (8008b80 <st_assign_or_call+0x2c4>)
 8008b00:	4694      	mov	ip, r2
 8008b02:	4463      	add	r3, ip
 8008b04:	4a26      	ldr	r2, [pc, #152]	@ (8008ba0 <st_assign_or_call+0x2e4>)
 8008b06:	0011      	movs	r1, r2
 8008b08:	0018      	movs	r0, r3
 8008b0a:	f7fe feb6 	bl	800787a <sym_get_or_add>
 8008b0e:	0003      	movs	r3, r0
 8008b10:	61fb      	str	r3, [r7, #28]
  if (dump<0){ set_err("too many variables", c->line); return false; }
 8008b12:	69fb      	ldr	r3, [r7, #28]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	da08      	bge.n	8008b2a <st_assign_or_call+0x26e>
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	6a1a      	ldr	r2, [r3, #32]
 8008b1c:	4b19      	ldr	r3, [pc, #100]	@ (8008b84 <st_assign_or_call+0x2c8>)
 8008b1e:	0011      	movs	r1, r2
 8008b20:	0018      	movs	r0, r3
 8008b22:	f7fe fd4b 	bl	80075bc <set_err>
 8008b26:	2300      	movs	r3, #0
 8008b28:	e025      	b.n	8008b76 <st_assign_or_call+0x2ba>
  if(!emit_u8(c->p, OP_STORE) || !emit_u8(c->p, (uint8_t)dump)){ set_err("bytecode overflow", c->line); return false; }
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	69db      	ldr	r3, [r3, #28]
 8008b2e:	2103      	movs	r1, #3
 8008b30:	0018      	movs	r0, r3
 8008b32:	f7fe fd5b 	bl	80075ec <emit_u8>
 8008b36:	0003      	movs	r3, r0
 8008b38:	001a      	movs	r2, r3
 8008b3a:	2301      	movs	r3, #1
 8008b3c:	4053      	eors	r3, r2
 8008b3e:	b2db      	uxtb	r3, r3
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d10e      	bne.n	8008b62 <st_assign_or_call+0x2a6>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	69db      	ldr	r3, [r3, #28]
 8008b48:	69fa      	ldr	r2, [r7, #28]
 8008b4a:	b2d2      	uxtb	r2, r2
 8008b4c:	0011      	movs	r1, r2
 8008b4e:	0018      	movs	r0, r3
 8008b50:	f7fe fd4c 	bl	80075ec <emit_u8>
 8008b54:	0003      	movs	r3, r0
 8008b56:	001a      	movs	r2, r3
 8008b58:	2301      	movs	r3, #1
 8008b5a:	4053      	eors	r3, r2
 8008b5c:	b2db      	uxtb	r3, r3
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d008      	beq.n	8008b74 <st_assign_or_call+0x2b8>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a1a      	ldr	r2, [r3, #32]
 8008b66:	4b08      	ldr	r3, [pc, #32]	@ (8008b88 <st_assign_or_call+0x2cc>)
 8008b68:	0011      	movs	r1, r2
 8008b6a:	0018      	movs	r0, r3
 8008b6c:	f7fe fd26 	bl	80075bc <set_err>
 8008b70:	2300      	movs	r3, #0
 8008b72:	e000      	b.n	8008b76 <st_assign_or_call+0x2ba>
  return true;
 8008b74:	2301      	movs	r3, #1
}
 8008b76:	0018      	movs	r0, r3
 8008b78:	46bd      	mov	sp, r7
 8008b7a:	b00b      	add	sp, #44	@ 0x2c
 8008b7c:	bd90      	pop	{r4, r7, pc}
 8008b7e:	46c0      	nop			@ (mov r8, r8)
 8008b80:	00000602 	.word	0x00000602
 8008b84:	08026aa0 	.word	0x08026aa0
 8008b88:	08026a38 	.word	0x08026a38
 8008b8c:	08026b54 	.word	0x08026b54
 8008b90:	08026a4c 	.word	0x08026a4c
 8008b94:	08026a60 	.word	0x08026a60
 8008b98:	08026a70 	.word	0x08026a70
 8008b9c:	08026b6c 	.word	0x08026b6c
 8008ba0:	08026b88 	.word	0x08026b88

08008ba4 <stmt>:

static bool stmt(Ctx *c){
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b082      	sub	sp, #8
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  if (ac(c, T_IF)) return st_if(c);
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	2113      	movs	r1, #19
 8008bb0:	0018      	movs	r0, r3
 8008bb2:	f7fe ffb3 	bl	8007b1c <ac>
 8008bb6:	1e03      	subs	r3, r0, #0
 8008bb8:	d005      	beq.n	8008bc6 <stmt+0x22>
 8008bba:	687b      	ldr	r3, [r7, #4]
 8008bbc:	0018      	movs	r0, r3
 8008bbe:	f7ff fbdd 	bl	800837c <st_if>
 8008bc2:	0003      	movs	r3, r0
 8008bc4:	e04e      	b.n	8008c64 <stmt+0xc0>
  if (ac(c, T_WHILE)) return st_while(c);
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	2116      	movs	r1, #22
 8008bca:	0018      	movs	r0, r3
 8008bcc:	f7fe ffa6 	bl	8007b1c <ac>
 8008bd0:	1e03      	subs	r3, r0, #0
 8008bd2:	d005      	beq.n	8008be0 <stmt+0x3c>
 8008bd4:	687b      	ldr	r3, [r7, #4]
 8008bd6:	0018      	movs	r0, r3
 8008bd8:	f7ff fccc 	bl	8008574 <st_while>
 8008bdc:	0003      	movs	r3, r0
 8008bde:	e041      	b.n	8008c64 <stmt+0xc0>
  if (ac(c, T_REPEAT)) return st_repeat(c);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	211a      	movs	r1, #26
 8008be4:	0018      	movs	r0, r3
 8008be6:	f7fe ff99 	bl	8007b1c <ac>
 8008bea:	1e03      	subs	r3, r0, #0
 8008bec:	d005      	beq.n	8008bfa <stmt+0x56>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	0018      	movs	r0, r3
 8008bf2:	f7ff fd6f 	bl	80086d4 <st_repeat>
 8008bf6:	0003      	movs	r3, r0
 8008bf8:	e034      	b.n	8008c64 <stmt+0xc0>
  if (ac(c, T_GOTO)) return st_goto(c);
 8008bfa:	687b      	ldr	r3, [r7, #4]
 8008bfc:	211c      	movs	r1, #28
 8008bfe:	0018      	movs	r0, r3
 8008c00:	f7fe ff8c 	bl	8007b1c <ac>
 8008c04:	1e03      	subs	r3, r0, #0
 8008c06:	d005      	beq.n	8008c14 <stmt+0x70>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	0018      	movs	r0, r3
 8008c0c:	f7ff fdc8 	bl	80087a0 <st_goto>
 8008c10:	0003      	movs	r3, r0
 8008c12:	e027      	b.n	8008c64 <stmt+0xc0>

  if (ac(c, T_BEGIN)){
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2118      	movs	r1, #24
 8008c18:	0018      	movs	r0, r3
 8008c1a:	f7fe ff7f 	bl	8007b1c <ac>
 8008c1e:	1e03      	subs	r3, r0, #0
 8008c20:	d015      	beq.n	8008c4e <stmt+0xaa>
    if(!stmt_list_until(c, T_END)) return false;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2119      	movs	r1, #25
 8008c26:	0018      	movs	r0, r3
 8008c28:	f7ff fb53 	bl	80082d2 <stmt_list_until>
 8008c2c:	0003      	movs	r3, r0
 8008c2e:	001a      	movs	r2, r3
 8008c30:	2301      	movs	r3, #1
 8008c32:	4053      	eors	r3, r2
 8008c34:	b2db      	uxtb	r3, r3
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <stmt+0x9a>
 8008c3a:	2300      	movs	r3, #0
 8008c3c:	e012      	b.n	8008c64 <stmt+0xc0>
    return ex(c, T_END, "expected 'end'");
 8008c3e:	4a0b      	ldr	r2, [pc, #44]	@ (8008c6c <stmt+0xc8>)
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2119      	movs	r1, #25
 8008c44:	0018      	movs	r0, r3
 8008c46:	f7fe ff81 	bl	8007b4c <ex>
 8008c4a:	0003      	movs	r3, r0
 8008c4c:	e00a      	b.n	8008c64 <stmt+0xc0>
  }

  if (c->lx.cur.k == T_ID) return st_assign_or_call(c);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	7a1b      	ldrb	r3, [r3, #8]
 8008c52:	2b02      	cmp	r3, #2
 8008c54:	d105      	bne.n	8008c62 <stmt+0xbe>
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	0018      	movs	r0, r3
 8008c5a:	f7ff fe2f 	bl	80088bc <st_assign_or_call>
 8008c5e:	0003      	movs	r3, r0
 8008c60:	e000      	b.n	8008c64 <stmt+0xc0>
  return true;
 8008c62:	2301      	movs	r3, #1
}
 8008c64:	0018      	movs	r0, r3
 8008c66:	46bd      	mov	sp, r7
 8008c68:	b002      	add	sp, #8
 8008c6a:	bd80      	pop	{r7, pc}
 8008c6c:	08026ad8 	.word	0x08026ad8

08008c70 <compile_line>:

static bool compile_line(program_t *p, int line_no, const char *text){
 8008c70:	b590      	push	{r4, r7, lr}
 8008c72:	b08f      	sub	sp, #60	@ 0x3c
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	60f8      	str	r0, [r7, #12]
 8008c78:	60b9      	str	r1, [r7, #8]
 8008c7a:	607a      	str	r2, [r7, #4]
  Ctx c; memset(&c,0,sizeof(c));
 8008c7c:	2414      	movs	r4, #20
 8008c7e:	193b      	adds	r3, r7, r4
 8008c80:	2224      	movs	r2, #36	@ 0x24
 8008c82:	2100      	movs	r1, #0
 8008c84:	0018      	movs	r0, r3
 8008c86:	f019 fbf5 	bl	8022474 <memset>
  c.p = p; c.line = line_no;
 8008c8a:	0021      	movs	r1, r4
 8008c8c:	187b      	adds	r3, r7, r1
 8008c8e:	68fa      	ldr	r2, [r7, #12]
 8008c90:	61da      	str	r2, [r3, #28]
 8008c92:	187b      	adds	r3, r7, r1
 8008c94:	68ba      	ldr	r2, [r7, #8]
 8008c96:	621a      	str	r2, [r3, #32]
  lex_init(&c.lx, text);
 8008c98:	687a      	ldr	r2, [r7, #4]
 8008c9a:	000c      	movs	r4, r1
 8008c9c:	193b      	adds	r3, r7, r4
 8008c9e:	0011      	movs	r1, r2
 8008ca0:	0018      	movs	r0, r3
 8008ca2:	f7fe f995 	bl	8006fd0 <lex_init>
  nx(&c);
 8008ca6:	193b      	adds	r3, r7, r4
 8008ca8:	0018      	movs	r0, r3
 8008caa:	f7fe ff2b 	bl	8007b04 <nx>
  if(!stmt_list_until(&c, T_EOF)) return false;
 8008cae:	193b      	adds	r3, r7, r4
 8008cb0:	2100      	movs	r1, #0
 8008cb2:	0018      	movs	r0, r3
 8008cb4:	f7ff fb0d 	bl	80082d2 <stmt_list_until>
 8008cb8:	0003      	movs	r3, r0
 8008cba:	001a      	movs	r2, r3
 8008cbc:	2301      	movs	r3, #1
 8008cbe:	4053      	eors	r3, r2
 8008cc0:	b2db      	uxtb	r3, r3
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	d001      	beq.n	8008cca <compile_line+0x5a>
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	e000      	b.n	8008ccc <compile_line+0x5c>
  return true;
 8008cca:	2301      	movs	r3, #1
}
 8008ccc:	0018      	movs	r0, r3
 8008cce:	46bd      	mov	sp, r7
 8008cd0:	b00f      	add	sp, #60	@ 0x3c
 8008cd2:	bd90      	pop	{r4, r7, pc}

08008cd4 <editor_index_by_line>:

static int editor_index_by_line(const mp_editor_t *ed, uint16_t line_no){
 8008cd4:	b580      	push	{r7, lr}
 8008cd6:	b084      	sub	sp, #16
 8008cd8:	af00      	add	r7, sp, #0
 8008cda:	6078      	str	r0, [r7, #4]
 8008cdc:	000a      	movs	r2, r1
 8008cde:	1cbb      	adds	r3, r7, #2
 8008ce0:	801a      	strh	r2, [r3, #0]
  for (uint8_t i=0;i<ed->count;i++) if (ed->lines[i].line_no == (int)line_no) return i;
 8008ce2:	230f      	movs	r3, #15
 8008ce4:	18fb      	adds	r3, r7, r3
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	701a      	strb	r2, [r3, #0]
 8008cea:	e013      	b.n	8008d14 <editor_index_by_line+0x40>
 8008cec:	200f      	movs	r0, #15
 8008cee:	183b      	adds	r3, r7, r0
 8008cf0:	781a      	ldrb	r2, [r3, #0]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	214c      	movs	r1, #76	@ 0x4c
 8008cf6:	434a      	muls	r2, r1
 8008cf8:	58d2      	ldr	r2, [r2, r3]
 8008cfa:	1cbb      	adds	r3, r7, #2
 8008cfc:	881b      	ldrh	r3, [r3, #0]
 8008cfe:	429a      	cmp	r2, r3
 8008d00:	d102      	bne.n	8008d08 <editor_index_by_line+0x34>
 8008d02:	183b      	adds	r3, r7, r0
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	e00f      	b.n	8008d28 <editor_index_by_line+0x54>
 8008d08:	210f      	movs	r1, #15
 8008d0a:	187b      	adds	r3, r7, r1
 8008d0c:	781a      	ldrb	r2, [r3, #0]
 8008d0e:	187b      	adds	r3, r7, r1
 8008d10:	3201      	adds	r2, #1
 8008d12:	701a      	strb	r2, [r3, #0]
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	4a06      	ldr	r2, [pc, #24]	@ (8008d30 <editor_index_by_line+0x5c>)
 8008d18:	5c9b      	ldrb	r3, [r3, r2]
 8008d1a:	220f      	movs	r2, #15
 8008d1c:	18ba      	adds	r2, r7, r2
 8008d1e:	7812      	ldrb	r2, [r2, #0]
 8008d20:	429a      	cmp	r2, r3
 8008d22:	d3e3      	bcc.n	8008cec <editor_index_by_line+0x18>
  return -1;
 8008d24:	2301      	movs	r3, #1
 8008d26:	425b      	negs	r3, r3
}
 8008d28:	0018      	movs	r0, r3
 8008d2a:	46bd      	mov	sp, r7
 8008d2c:	b004      	add	sp, #16
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	00000ed8 	.word	0x00000ed8

08008d34 <compile_program>:

static bool compile_program(const mp_editor_t *ed, program_t *out){
 8008d34:	b590      	push	{r4, r7, lr}
 8008d36:	b085      	sub	sp, #20
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	6078      	str	r0, [r7, #4]
 8008d3c:	6039      	str	r1, [r7, #0]
  memset(out, 0, sizeof(*out));
 8008d3e:	4a73      	ldr	r2, [pc, #460]	@ (8008f0c <compile_program+0x1d8>)
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	2100      	movs	r1, #0
 8008d44:	0018      	movs	r0, r3
 8008d46:	f019 fb95 	bl	8022474 <memset>
  g_err=0; g_err_line=-1;
 8008d4a:	4b71      	ldr	r3, [pc, #452]	@ (8008f10 <compile_program+0x1dc>)
 8008d4c:	2200      	movs	r2, #0
 8008d4e:	601a      	str	r2, [r3, #0]
 8008d50:	4b70      	ldr	r3, [pc, #448]	@ (8008f14 <compile_program+0x1e0>)
 8008d52:	2201      	movs	r2, #1
 8008d54:	4252      	negs	r2, r2
 8008d56:	601a      	str	r2, [r3, #0]
  if (MP_MAX_VARS < SYSVAR_COUNT + 8){
    set_err("MP_MAX_VARS too small for system vars", -1);
    return false;
  }

  for (uint8_t i=0;i<ed->count;i++){
 8008d58:	230f      	movs	r3, #15
 8008d5a:	18fb      	adds	r3, r7, r3
 8008d5c:	2200      	movs	r2, #0
 8008d5e:	701a      	strb	r2, [r3, #0]
 8008d60:	e03d      	b.n	8008dde <compile_program+0xaa>
    out->line_addr[i] = out->len;
 8008d62:	240f      	movs	r4, #15
 8008d64:	193b      	adds	r3, r7, r4
 8008d66:	781b      	ldrb	r3, [r3, #0]
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	22c0      	movs	r2, #192	@ 0xc0
 8008d6c:	00d2      	lsls	r2, r2, #3
 8008d6e:	5a89      	ldrh	r1, [r1, r2]
 8008d70:	683a      	ldr	r2, [r7, #0]
 8008d72:	4869      	ldr	r0, [pc, #420]	@ (8008f18 <compile_program+0x1e4>)
 8008d74:	4684      	mov	ip, r0
 8008d76:	4463      	add	r3, ip
 8008d78:	005b      	lsls	r3, r3, #1
 8008d7a:	18d3      	adds	r3, r2, r3
 8008d7c:	3304      	adds	r3, #4
 8008d7e:	1c0a      	adds	r2, r1, #0
 8008d80:	801a      	strh	r2, [r3, #0]
    if(!compile_line(out, ed->lines[i].line_no, ed->lines[i].text)){
 8008d82:	193b      	adds	r3, r7, r4
 8008d84:	781a      	ldrb	r2, [r3, #0]
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	214c      	movs	r1, #76	@ 0x4c
 8008d8a:	434a      	muls	r2, r1
 8008d8c:	58d1      	ldr	r1, [r2, r3]
 8008d8e:	193b      	adds	r3, r7, r4
 8008d90:	781b      	ldrb	r3, [r3, #0]
 8008d92:	224c      	movs	r2, #76	@ 0x4c
 8008d94:	4353      	muls	r3, r2
 8008d96:	687a      	ldr	r2, [r7, #4]
 8008d98:	18d3      	adds	r3, r2, r3
 8008d9a:	1d1a      	adds	r2, r3, #4
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	0018      	movs	r0, r3
 8008da0:	f7ff ff66 	bl	8008c70 <compile_line>
 8008da4:	0003      	movs	r3, r0
 8008da6:	001a      	movs	r2, r3
 8008da8:	2301      	movs	r3, #1
 8008daa:	4053      	eors	r3, r2
 8008dac:	b2db      	uxtb	r3, r3
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d00f      	beq.n	8008dd2 <compile_program+0x9e>
      if(!g_err) set_err("compile error", ed->lines[i].line_no);
 8008db2:	4b57      	ldr	r3, [pc, #348]	@ (8008f10 <compile_program+0x1dc>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d11a      	bne.n	8008df0 <compile_program+0xbc>
 8008dba:	193b      	adds	r3, r7, r4
 8008dbc:	781a      	ldrb	r2, [r3, #0]
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	214c      	movs	r1, #76	@ 0x4c
 8008dc2:	434a      	muls	r2, r1
 8008dc4:	58d2      	ldr	r2, [r2, r3]
 8008dc6:	4b55      	ldr	r3, [pc, #340]	@ (8008f1c <compile_program+0x1e8>)
 8008dc8:	0011      	movs	r1, r2
 8008dca:	0018      	movs	r0, r3
 8008dcc:	f7fe fbf6 	bl	80075bc <set_err>
      break;
 8008dd0:	e00e      	b.n	8008df0 <compile_program+0xbc>
  for (uint8_t i=0;i<ed->count;i++){
 8008dd2:	210f      	movs	r1, #15
 8008dd4:	187b      	adds	r3, r7, r1
 8008dd6:	781a      	ldrb	r2, [r3, #0]
 8008dd8:	187b      	adds	r3, r7, r1
 8008dda:	3201      	adds	r2, #1
 8008ddc:	701a      	strb	r2, [r3, #0]
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	4a4f      	ldr	r2, [pc, #316]	@ (8008f20 <compile_program+0x1ec>)
 8008de2:	5c9b      	ldrb	r3, [r3, r2]
 8008de4:	220f      	movs	r2, #15
 8008de6:	18ba      	adds	r2, r7, r2
 8008de8:	7812      	ldrb	r2, [r2, #0]
 8008dea:	429a      	cmp	r2, r3
 8008dec:	d3b9      	bcc.n	8008d62 <compile_program+0x2e>
 8008dee:	e000      	b.n	8008df2 <compile_program+0xbe>
      break;
 8008df0:	46c0      	nop			@ (mov r8, r8)
    }
  }
  if (!g_err){
 8008df2:	4b47      	ldr	r3, [pc, #284]	@ (8008f10 <compile_program+0x1dc>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d112      	bne.n	8008e20 <compile_program+0xec>
    if(!emit_u8(out, OP_HALT)) set_err("bytecode overflow", -1);
 8008dfa:	683b      	ldr	r3, [r7, #0]
 8008dfc:	2100      	movs	r1, #0
 8008dfe:	0018      	movs	r0, r3
 8008e00:	f7fe fbf4 	bl	80075ec <emit_u8>
 8008e04:	0003      	movs	r3, r0
 8008e06:	001a      	movs	r2, r3
 8008e08:	2301      	movs	r3, #1
 8008e0a:	4053      	eors	r3, r2
 8008e0c:	b2db      	uxtb	r3, r3
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d006      	beq.n	8008e20 <compile_program+0xec>
 8008e12:	2301      	movs	r3, #1
 8008e14:	425a      	negs	r2, r3
 8008e16:	4b43      	ldr	r3, [pc, #268]	@ (8008f24 <compile_program+0x1f0>)
 8008e18:	0011      	movs	r1, r2
 8008e1a:	0018      	movs	r0, r3
 8008e1c:	f7fe fbce 	bl	80075bc <set_err>
  }

  if (!g_err){
 8008e20:	4b3b      	ldr	r3, [pc, #236]	@ (8008f10 <compile_program+0x1dc>)
 8008e22:	681b      	ldr	r3, [r3, #0]
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d167      	bne.n	8008ef8 <compile_program+0x1c4>
    for (uint8_t f=0; f<out->fix_n; f++){
 8008e28:	230e      	movs	r3, #14
 8008e2a:	18fb      	adds	r3, r7, r3
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	701a      	strb	r2, [r3, #0]
 8008e30:	e059      	b.n	8008ee6 <compile_program+0x1b2>
      int idx = editor_index_by_line(ed, out->fix[f].line_no);
 8008e32:	240e      	movs	r4, #14
 8008e34:	193b      	adds	r3, r7, r4
 8008e36:	781b      	ldrb	r3, [r3, #0]
 8008e38:	683a      	ldr	r2, [r7, #0]
 8008e3a:	2187      	movs	r1, #135	@ 0x87
 8008e3c:	0089      	lsls	r1, r1, #2
 8008e3e:	468c      	mov	ip, r1
 8008e40:	4463      	add	r3, ip
 8008e42:	009b      	lsls	r3, r3, #2
 8008e44:	5a9a      	ldrh	r2, [r3, r2]
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	0011      	movs	r1, r2
 8008e4a:	0018      	movs	r0, r3
 8008e4c:	f7ff ff42 	bl	8008cd4 <editor_index_by_line>
 8008e50:	0003      	movs	r3, r0
 8008e52:	60bb      	str	r3, [r7, #8]
      if (idx < 0){ set_err("goto target line not found", (int)out->fix[f].line_no); break; }
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2b00      	cmp	r3, #0
 8008e58:	da0f      	bge.n	8008e7a <compile_program+0x146>
 8008e5a:	193b      	adds	r3, r7, r4
 8008e5c:	781b      	ldrb	r3, [r3, #0]
 8008e5e:	683a      	ldr	r2, [r7, #0]
 8008e60:	2187      	movs	r1, #135	@ 0x87
 8008e62:	0089      	lsls	r1, r1, #2
 8008e64:	468c      	mov	ip, r1
 8008e66:	4463      	add	r3, ip
 8008e68:	009b      	lsls	r3, r3, #2
 8008e6a:	5a9b      	ldrh	r3, [r3, r2]
 8008e6c:	001a      	movs	r2, r3
 8008e6e:	4b2e      	ldr	r3, [pc, #184]	@ (8008f28 <compile_program+0x1f4>)
 8008e70:	0011      	movs	r1, r2
 8008e72:	0018      	movs	r0, r3
 8008e74:	f7fe fba2 	bl	80075bc <set_err>
 8008e78:	e03e      	b.n	8008ef8 <compile_program+0x1c4>
      if(!patch_u16(out, out->fix[f].bc_patch, out->line_addr[idx])) { set_err("patch failed", (int)out->fix[f].line_no); break; }
 8008e7a:	240e      	movs	r4, #14
 8008e7c:	193b      	adds	r3, r7, r4
 8008e7e:	781b      	ldrb	r3, [r3, #0]
 8008e80:	683a      	ldr	r2, [r7, #0]
 8008e82:	2187      	movs	r1, #135	@ 0x87
 8008e84:	0089      	lsls	r1, r1, #2
 8008e86:	468c      	mov	ip, r1
 8008e88:	4463      	add	r3, ip
 8008e8a:	009b      	lsls	r3, r3, #2
 8008e8c:	18d3      	adds	r3, r2, r3
 8008e8e:	3302      	adds	r3, #2
 8008e90:	8819      	ldrh	r1, [r3, #0]
 8008e92:	683a      	ldr	r2, [r7, #0]
 8008e94:	68bb      	ldr	r3, [r7, #8]
 8008e96:	4820      	ldr	r0, [pc, #128]	@ (8008f18 <compile_program+0x1e4>)
 8008e98:	4684      	mov	ip, r0
 8008e9a:	4463      	add	r3, ip
 8008e9c:	005b      	lsls	r3, r3, #1
 8008e9e:	18d3      	adds	r3, r2, r3
 8008ea0:	3304      	adds	r3, #4
 8008ea2:	881a      	ldrh	r2, [r3, #0]
 8008ea4:	683b      	ldr	r3, [r7, #0]
 8008ea6:	0018      	movs	r0, r3
 8008ea8:	f7fe fc73 	bl	8007792 <patch_u16>
 8008eac:	0003      	movs	r3, r0
 8008eae:	001a      	movs	r2, r3
 8008eb0:	2301      	movs	r3, #1
 8008eb2:	4053      	eors	r3, r2
 8008eb4:	b2db      	uxtb	r3, r3
 8008eb6:	2b00      	cmp	r3, #0
 8008eb8:	d00f      	beq.n	8008eda <compile_program+0x1a6>
 8008eba:	193b      	adds	r3, r7, r4
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	683a      	ldr	r2, [r7, #0]
 8008ec0:	2187      	movs	r1, #135	@ 0x87
 8008ec2:	0089      	lsls	r1, r1, #2
 8008ec4:	468c      	mov	ip, r1
 8008ec6:	4463      	add	r3, ip
 8008ec8:	009b      	lsls	r3, r3, #2
 8008eca:	5a9b      	ldrh	r3, [r3, r2]
 8008ecc:	001a      	movs	r2, r3
 8008ece:	4b17      	ldr	r3, [pc, #92]	@ (8008f2c <compile_program+0x1f8>)
 8008ed0:	0011      	movs	r1, r2
 8008ed2:	0018      	movs	r0, r3
 8008ed4:	f7fe fb72 	bl	80075bc <set_err>
 8008ed8:	e00e      	b.n	8008ef8 <compile_program+0x1c4>
    for (uint8_t f=0; f<out->fix_n; f++){
 8008eda:	210e      	movs	r1, #14
 8008edc:	187b      	adds	r3, r7, r1
 8008ede:	781a      	ldrb	r2, [r3, #0]
 8008ee0:	187b      	adds	r3, r7, r1
 8008ee2:	3201      	adds	r2, #1
 8008ee4:	701a      	strb	r2, [r3, #0]
 8008ee6:	683a      	ldr	r2, [r7, #0]
 8008ee8:	2393      	movs	r3, #147	@ 0x93
 8008eea:	011b      	lsls	r3, r3, #4
 8008eec:	5cd3      	ldrb	r3, [r2, r3]
 8008eee:	220e      	movs	r2, #14
 8008ef0:	18ba      	adds	r2, r7, r2
 8008ef2:	7812      	ldrb	r2, [r2, #0]
 8008ef4:	429a      	cmp	r2, r3
 8008ef6:	d39c      	bcc.n	8008e32 <compile_program+0xfe>
    }
  }
  return (g_err==0);
 8008ef8:	4b05      	ldr	r3, [pc, #20]	@ (8008f10 <compile_program+0x1dc>)
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	425a      	negs	r2, r3
 8008efe:	4153      	adcs	r3, r2
 8008f00:	b2db      	uxtb	r3, r3
}
 8008f02:	0018      	movs	r0, r3
 8008f04:	46bd      	mov	sp, r7
 8008f06:	b005      	add	sp, #20
 8008f08:	bd90      	pop	{r4, r7, pc}
 8008f0a:	46c0      	nop			@ (mov r8, r8)
 8008f0c:	00000932 	.word	0x00000932
 8008f10:	20000930 	.word	0x20000930
 8008f14:	20000004 	.word	0x20000004
 8008f18:	00000404 	.word	0x00000404
 8008f1c:	08026b8c 	.word	0x08026b8c
 8008f20:	00000ed8 	.word	0x00000ed8
 8008f24:	08026a38 	.word	0x08026a38
 8008f28:	08026b9c 	.word	0x08026b9c
 8008f2c:	08026af8 	.word	0x08026af8

08008f30 <vm_reset>:
  bool stop_req;
  bool sleeping;
  uint32_t wake_ms;
} vm_t;

static void vm_reset(vm_t *vm){
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b082      	sub	sp, #8
 8008f34:	af00      	add	r7, sp, #0
 8008f36:	6078      	str	r0, [r7, #4]
  memset(vm,0,sizeof(*vm));
 8008f38:	23a8      	movs	r3, #168	@ 0xa8
 8008f3a:	005a      	lsls	r2, r3, #1
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	2100      	movs	r1, #0
 8008f40:	0018      	movs	r0, r3
 8008f42:	f019 fa97 	bl	8022474 <memset>
  vm->running = true;
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	23a3      	movs	r3, #163	@ 0xa3
 8008f4a:	005b      	lsls	r3, r3, #1
 8008f4c:	2101      	movs	r1, #1
 8008f4e:	54d1      	strb	r1, [r2, r3]
}
 8008f50:	46c0      	nop			@ (mov r8, r8)
 8008f52:	46bd      	mov	sp, r7
 8008f54:	b002      	add	sp, #8
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <push>:
static bool push(vm_t *vm, int32_t v){ if(vm->sp>=MP_STACK_SIZE) return false; vm->stack[vm->sp++]=v; return true; }
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b082      	sub	sp, #8
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
 8008f60:	6039      	str	r1, [r7, #0]
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	22a0      	movs	r2, #160	@ 0xa0
 8008f66:	589b      	ldr	r3, [r3, r2]
 8008f68:	2b27      	cmp	r3, #39	@ 0x27
 8008f6a:	dd01      	ble.n	8008f70 <push+0x18>
 8008f6c:	2300      	movs	r3, #0
 8008f6e:	e00b      	b.n	8008f88 <push+0x30>
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	22a0      	movs	r2, #160	@ 0xa0
 8008f74:	589b      	ldr	r3, [r3, r2]
 8008f76:	1c59      	adds	r1, r3, #1
 8008f78:	687a      	ldr	r2, [r7, #4]
 8008f7a:	20a0      	movs	r0, #160	@ 0xa0
 8008f7c:	5011      	str	r1, [r2, r0]
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	009b      	lsls	r3, r3, #2
 8008f82:	6839      	ldr	r1, [r7, #0]
 8008f84:	5099      	str	r1, [r3, r2]
 8008f86:	2301      	movs	r3, #1
 8008f88:	0018      	movs	r0, r3
 8008f8a:	46bd      	mov	sp, r7
 8008f8c:	b002      	add	sp, #8
 8008f8e:	bd80      	pop	{r7, pc}

08008f90 <pop>:
static bool pop(vm_t *vm, int32_t *o){ if(vm->sp<=0) return false; *o=vm->stack[--vm->sp]; return true; }
 8008f90:	b580      	push	{r7, lr}
 8008f92:	b082      	sub	sp, #8
 8008f94:	af00      	add	r7, sp, #0
 8008f96:	6078      	str	r0, [r7, #4]
 8008f98:	6039      	str	r1, [r7, #0]
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	22a0      	movs	r2, #160	@ 0xa0
 8008f9e:	589b      	ldr	r3, [r3, r2]
 8008fa0:	2b00      	cmp	r3, #0
 8008fa2:	dc01      	bgt.n	8008fa8 <pop+0x18>
 8008fa4:	2300      	movs	r3, #0
 8008fa6:	e00f      	b.n	8008fc8 <pop+0x38>
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	22a0      	movs	r2, #160	@ 0xa0
 8008fac:	589b      	ldr	r3, [r3, r2]
 8008fae:	1e5a      	subs	r2, r3, #1
 8008fb0:	687b      	ldr	r3, [r7, #4]
 8008fb2:	21a0      	movs	r1, #160	@ 0xa0
 8008fb4:	505a      	str	r2, [r3, r1]
 8008fb6:	687b      	ldr	r3, [r7, #4]
 8008fb8:	22a0      	movs	r2, #160	@ 0xa0
 8008fba:	589a      	ldr	r2, [r3, r2]
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	0092      	lsls	r2, r2, #2
 8008fc0:	58d2      	ldr	r2, [r2, r3]
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	601a      	str	r2, [r3, #0]
 8008fc6:	2301      	movs	r3, #1
 8008fc8:	0018      	movs	r0, r3
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	b002      	add	sp, #8
 8008fce:	bd80      	pop	{r7, pc}

08008fd0 <rd_u16>:
static uint16_t rd_u16(const uint8_t *bc, uint16_t *ip){ uint16_t v=(uint16_t)bc[*ip] | ((uint16_t)bc[*ip+1]<<8); *ip+=2; return v; }
 8008fd0:	b580      	push	{r7, lr}
 8008fd2:	b084      	sub	sp, #16
 8008fd4:	af00      	add	r7, sp, #0
 8008fd6:	6078      	str	r0, [r7, #4]
 8008fd8:	6039      	str	r1, [r7, #0]
 8008fda:	683b      	ldr	r3, [r7, #0]
 8008fdc:	881b      	ldrh	r3, [r3, #0]
 8008fde:	001a      	movs	r2, r3
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	189b      	adds	r3, r3, r2
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	b21a      	sxth	r2, r3
 8008fe8:	683b      	ldr	r3, [r7, #0]
 8008fea:	881b      	ldrh	r3, [r3, #0]
 8008fec:	3301      	adds	r3, #1
 8008fee:	6879      	ldr	r1, [r7, #4]
 8008ff0:	18cb      	adds	r3, r1, r3
 8008ff2:	781b      	ldrb	r3, [r3, #0]
 8008ff4:	b21b      	sxth	r3, r3
 8008ff6:	021b      	lsls	r3, r3, #8
 8008ff8:	b21b      	sxth	r3, r3
 8008ffa:	4313      	orrs	r3, r2
 8008ffc:	b21a      	sxth	r2, r3
 8008ffe:	210e      	movs	r1, #14
 8009000:	187b      	adds	r3, r7, r1
 8009002:	801a      	strh	r2, [r3, #0]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	881b      	ldrh	r3, [r3, #0]
 8009008:	3302      	adds	r3, #2
 800900a:	b29a      	uxth	r2, r3
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	801a      	strh	r2, [r3, #0]
 8009010:	187b      	adds	r3, r7, r1
 8009012:	881b      	ldrh	r3, [r3, #0]
 8009014:	0018      	movs	r0, r3
 8009016:	46bd      	mov	sp, r7
 8009018:	b004      	add	sp, #16
 800901a:	bd80      	pop	{r7, pc}

0800901c <rd_i32>:
static int32_t rd_i32(const uint8_t *bc, uint16_t *ip){
 800901c:	b580      	push	{r7, lr}
 800901e:	b084      	sub	sp, #16
 8009020:	af00      	add	r7, sp, #0
 8009022:	6078      	str	r0, [r7, #4]
 8009024:	6039      	str	r1, [r7, #0]
  uint32_t v=(uint32_t)bc[*ip] | ((uint32_t)bc[*ip+1]<<8) | ((uint32_t)bc[*ip+2]<<16) | ((uint32_t)bc[*ip+3]<<24);
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	881b      	ldrh	r3, [r3, #0]
 800902a:	001a      	movs	r2, r3
 800902c:	687b      	ldr	r3, [r7, #4]
 800902e:	189b      	adds	r3, r3, r2
 8009030:	781b      	ldrb	r3, [r3, #0]
 8009032:	0019      	movs	r1, r3
 8009034:	683b      	ldr	r3, [r7, #0]
 8009036:	881b      	ldrh	r3, [r3, #0]
 8009038:	3301      	adds	r3, #1
 800903a:	687a      	ldr	r2, [r7, #4]
 800903c:	18d3      	adds	r3, r2, r3
 800903e:	781b      	ldrb	r3, [r3, #0]
 8009040:	021b      	lsls	r3, r3, #8
 8009042:	000a      	movs	r2, r1
 8009044:	431a      	orrs	r2, r3
 8009046:	683b      	ldr	r3, [r7, #0]
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	3302      	adds	r3, #2
 800904c:	6879      	ldr	r1, [r7, #4]
 800904e:	18cb      	adds	r3, r1, r3
 8009050:	781b      	ldrb	r3, [r3, #0]
 8009052:	041b      	lsls	r3, r3, #16
 8009054:	431a      	orrs	r2, r3
 8009056:	683b      	ldr	r3, [r7, #0]
 8009058:	881b      	ldrh	r3, [r3, #0]
 800905a:	3303      	adds	r3, #3
 800905c:	6879      	ldr	r1, [r7, #4]
 800905e:	18cb      	adds	r3, r1, r3
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	061b      	lsls	r3, r3, #24
 8009064:	4313      	orrs	r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
  *ip+=4; return (int32_t)v;
 8009068:	683b      	ldr	r3, [r7, #0]
 800906a:	881b      	ldrh	r3, [r3, #0]
 800906c:	3304      	adds	r3, #4
 800906e:	b29a      	uxth	r2, r3
 8009070:	683b      	ldr	r3, [r7, #0]
 8009072:	801a      	strh	r2, [r3, #0]
 8009074:	68fb      	ldr	r3, [r7, #12]
}
 8009076:	0018      	movs	r0, r3
 8009078:	46bd      	mov	sp, r7
 800907a:	b004      	add	sp, #16
 800907c:	bd80      	pop	{r7, pc}
	...

08009080 <vm_step>:

static bool vm_step(vm_t *vm, const program_t *p, uint32_t now_ms, uint16_t max_ops){
 8009080:	b5b0      	push	{r4, r5, r7, lr}
 8009082:	b098      	sub	sp, #96	@ 0x60
 8009084:	af00      	add	r7, sp, #0
 8009086:	60f8      	str	r0, [r7, #12]
 8009088:	60b9      	str	r1, [r7, #8]
 800908a:	607a      	str	r2, [r7, #4]
 800908c:	001a      	movs	r2, r3
 800908e:	1cbb      	adds	r3, r7, #2
 8009090:	801a      	strh	r2, [r3, #0]
  if (!vm->running) return false;
 8009092:	68fa      	ldr	r2, [r7, #12]
 8009094:	23a3      	movs	r3, #163	@ 0xa3
 8009096:	005b      	lsls	r3, r3, #1
 8009098:	5cd3      	ldrb	r3, [r2, r3]
 800909a:	2201      	movs	r2, #1
 800909c:	4053      	eors	r3, r2
 800909e:	b2db      	uxtb	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d002      	beq.n	80090aa <vm_step+0x2a>
 80090a4:	2300      	movs	r3, #0
 80090a6:	f000 fd55 	bl	8009b54 <vm_step+0xad4>
  if (vm->stop_req){ vm->running=false; return false; }
 80090aa:	68fa      	ldr	r2, [r7, #12]
 80090ac:	2348      	movs	r3, #72	@ 0x48
 80090ae:	33ff      	adds	r3, #255	@ 0xff
 80090b0:	5cd3      	ldrb	r3, [r2, r3]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d007      	beq.n	80090c6 <vm_step+0x46>
 80090b6:	68fa      	ldr	r2, [r7, #12]
 80090b8:	23a3      	movs	r3, #163	@ 0xa3
 80090ba:	005b      	lsls	r3, r3, #1
 80090bc:	2100      	movs	r1, #0
 80090be:	54d1      	strb	r1, [r2, r3]
 80090c0:	2300      	movs	r3, #0
 80090c2:	f000 fd47 	bl	8009b54 <vm_step+0xad4>

  if (vm->sleeping){
 80090c6:	68fa      	ldr	r2, [r7, #12]
 80090c8:	23a4      	movs	r3, #164	@ 0xa4
 80090ca:	005b      	lsls	r3, r3, #1
 80090cc:	5cd3      	ldrb	r3, [r2, r3]
 80090ce:	2b00      	cmp	r3, #0
 80090d0:	d00e      	beq.n	80090f0 <vm_step+0x70>
    if ((int32_t)(now_ms - vm->wake_ms) < 0) return true;
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	23a6      	movs	r3, #166	@ 0xa6
 80090d6:	005b      	lsls	r3, r3, #1
 80090d8:	58d3      	ldr	r3, [r2, r3]
 80090da:	687a      	ldr	r2, [r7, #4]
 80090dc:	1ad3      	subs	r3, r2, r3
 80090de:	d502      	bpl.n	80090e6 <vm_step+0x66>
 80090e0:	2301      	movs	r3, #1
 80090e2:	f000 fd37 	bl	8009b54 <vm_step+0xad4>
    vm->sleeping=false;
 80090e6:	68fa      	ldr	r2, [r7, #12]
 80090e8:	23a4      	movs	r3, #164	@ 0xa4
 80090ea:	005b      	lsls	r3, r3, #1
 80090ec:	2100      	movs	r1, #0
 80090ee:	54d1      	strb	r1, [r2, r3]
  }

  uint16_t ops=0;
 80090f0:	235e      	movs	r3, #94	@ 0x5e
 80090f2:	18fb      	adds	r3, r7, r3
 80090f4:	2200      	movs	r2, #0
 80090f6:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 80090f8:	f000 fd19 	bl	8009b2e <vm_step+0xaae>
    if (vm->ip >= p->len){ vm->running=false; break; }
 80090fc:	68fa      	ldr	r2, [r7, #12]
 80090fe:	23a2      	movs	r3, #162	@ 0xa2
 8009100:	005b      	lsls	r3, r3, #1
 8009102:	5ad2      	ldrh	r2, [r2, r3]
 8009104:	68b9      	ldr	r1, [r7, #8]
 8009106:	23c0      	movs	r3, #192	@ 0xc0
 8009108:	00db      	lsls	r3, r3, #3
 800910a:	5acb      	ldrh	r3, [r1, r3]
 800910c:	429a      	cmp	r2, r3
 800910e:	d306      	bcc.n	800911e <vm_step+0x9e>
 8009110:	68fa      	ldr	r2, [r7, #12]
 8009112:	23a3      	movs	r3, #163	@ 0xa3
 8009114:	005b      	lsls	r3, r3, #1
 8009116:	2100      	movs	r1, #0
 8009118:	54d1      	strb	r1, [r2, r3]
 800911a:	f000 fd17 	bl	8009b4c <vm_step+0xacc>
    uint8_t op = p->bc[vm->ip++];
 800911e:	68fa      	ldr	r2, [r7, #12]
 8009120:	23a2      	movs	r3, #162	@ 0xa2
 8009122:	005b      	lsls	r3, r3, #1
 8009124:	5ad3      	ldrh	r3, [r2, r3]
 8009126:	1c5a      	adds	r2, r3, #1
 8009128:	b290      	uxth	r0, r2
 800912a:	68f9      	ldr	r1, [r7, #12]
 800912c:	22a2      	movs	r2, #162	@ 0xa2
 800912e:	0052      	lsls	r2, r2, #1
 8009130:	5288      	strh	r0, [r1, r2]
 8009132:	0019      	movs	r1, r3
 8009134:	2053      	movs	r0, #83	@ 0x53
 8009136:	183b      	adds	r3, r7, r0
 8009138:	68ba      	ldr	r2, [r7, #8]
 800913a:	5c52      	ldrb	r2, [r2, r1]
 800913c:	701a      	strb	r2, [r3, #0]

    int32_t a,b;
    switch((op_t)op){
 800913e:	183b      	adds	r3, r7, r0
 8009140:	781b      	ldrb	r3, [r3, #0]
 8009142:	2b16      	cmp	r3, #22
 8009144:	d901      	bls.n	800914a <vm_step+0xca>
 8009146:	f000 fcbd 	bl	8009ac4 <vm_step+0xa44>
 800914a:	009a      	lsls	r2, r3, #2
 800914c:	4be2      	ldr	r3, [pc, #904]	@ (80094d8 <vm_step+0x458>)
 800914e:	18d3      	adds	r3, r2, r3
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	469f      	mov	pc, r3
      case OP_HALT: vm->running=false; break;
 8009154:	68fa      	ldr	r2, [r7, #12]
 8009156:	23a3      	movs	r3, #163	@ 0xa3
 8009158:	005b      	lsls	r3, r3, #1
 800915a:	2100      	movs	r1, #0
 800915c:	54d1      	strb	r1, [r2, r3]
 800915e:	f000 fce0 	bl	8009b22 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 8009162:	68ba      	ldr	r2, [r7, #8]
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	3345      	adds	r3, #69	@ 0x45
 8009168:	33ff      	adds	r3, #255	@ 0xff
 800916a:	0019      	movs	r1, r3
 800916c:	0010      	movs	r0, r2
 800916e:	f7ff ff55 	bl	800901c <rd_i32>
 8009172:	0002      	movs	r2, r0
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	0011      	movs	r1, r2
 8009178:	0018      	movs	r0, r3
 800917a:	f7ff feed 	bl	8008f58 <push>
 800917e:	0003      	movs	r3, r0
 8009180:	001a      	movs	r2, r3
 8009182:	2301      	movs	r3, #1
 8009184:	4053      	eors	r3, r2
 8009186:	b2db      	uxtb	r3, r3
 8009188:	2b00      	cmp	r3, #0
 800918a:	d101      	bne.n	8009190 <vm_step+0x110>
 800918c:	f000 fca0 	bl	8009ad0 <vm_step+0xa50>
 8009190:	68fa      	ldr	r2, [r7, #12]
 8009192:	23a3      	movs	r3, #163	@ 0xa3
 8009194:	005b      	lsls	r3, r3, #1
 8009196:	2100      	movs	r1, #0
 8009198:	54d1      	strb	r1, [r2, r3]
 800919a:	f000 fc99 	bl	8009ad0 <vm_step+0xa50>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	23a2      	movs	r3, #162	@ 0xa2
 80091a2:	005b      	lsls	r3, r3, #1
 80091a4:	5ad3      	ldrh	r3, [r2, r3]
 80091a6:	1c5a      	adds	r2, r3, #1
 80091a8:	b290      	uxth	r0, r2
 80091aa:	68f9      	ldr	r1, [r7, #12]
 80091ac:	22a2      	movs	r2, #162	@ 0xa2
 80091ae:	0052      	lsls	r2, r2, #1
 80091b0:	5288      	strh	r0, [r1, r2]
 80091b2:	0019      	movs	r1, r3
 80091b4:	203e      	movs	r0, #62	@ 0x3e
 80091b6:	183b      	adds	r3, r7, r0
 80091b8:	68ba      	ldr	r2, [r7, #8]
 80091ba:	5c52      	ldrb	r2, [r2, r1]
 80091bc:	701a      	strb	r2, [r3, #0]
 80091be:	0002      	movs	r2, r0
 80091c0:	18bb      	adds	r3, r7, r2
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	2b27      	cmp	r3, #39	@ 0x27
 80091c6:	d815      	bhi.n	80091f4 <vm_step+0x174>
 80091c8:	18bb      	adds	r3, r7, r2
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	68fa      	ldr	r2, [r7, #12]
 80091ce:	3328      	adds	r3, #40	@ 0x28
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	18d3      	adds	r3, r2, r3
 80091d4:	3304      	adds	r3, #4
 80091d6:	681a      	ldr	r2, [r3, #0]
 80091d8:	68fb      	ldr	r3, [r7, #12]
 80091da:	0011      	movs	r1, r2
 80091dc:	0018      	movs	r0, r3
 80091de:	f7ff febb 	bl	8008f58 <push>
 80091e2:	0003      	movs	r3, r0
 80091e4:	001a      	movs	r2, r3
 80091e6:	2301      	movs	r3, #1
 80091e8:	4053      	eors	r3, r2
 80091ea:	b2db      	uxtb	r3, r3
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d101      	bne.n	80091f4 <vm_step+0x174>
 80091f0:	f000 fc70 	bl	8009ad4 <vm_step+0xa54>
 80091f4:	68fa      	ldr	r2, [r7, #12]
 80091f6:	23a3      	movs	r3, #163	@ 0xa3
 80091f8:	005b      	lsls	r3, r3, #1
 80091fa:	2100      	movs	r1, #0
 80091fc:	54d1      	strb	r1, [r2, r3]
 80091fe:	f000 fc69 	bl	8009ad4 <vm_step+0xa54>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8009202:	68fa      	ldr	r2, [r7, #12]
 8009204:	23a2      	movs	r3, #162	@ 0xa2
 8009206:	005b      	lsls	r3, r3, #1
 8009208:	5ad3      	ldrh	r3, [r2, r3]
 800920a:	1c5a      	adds	r2, r3, #1
 800920c:	b290      	uxth	r0, r2
 800920e:	68f9      	ldr	r1, [r7, #12]
 8009210:	22a2      	movs	r2, #162	@ 0xa2
 8009212:	0052      	lsls	r2, r2, #1
 8009214:	5288      	strh	r0, [r1, r2]
 8009216:	0019      	movs	r1, r3
 8009218:	233f      	movs	r3, #63	@ 0x3f
 800921a:	18fb      	adds	r3, r7, r3
 800921c:	68ba      	ldr	r2, [r7, #8]
 800921e:	5c52      	ldrb	r2, [r2, r1]
 8009220:	701a      	strb	r2, [r3, #0]
 8009222:	2338      	movs	r3, #56	@ 0x38
 8009224:	18fa      	adds	r2, r7, r3
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	0011      	movs	r1, r2
 800922a:	0018      	movs	r0, r3
 800922c:	f7ff feb0 	bl	8008f90 <pop>
 8009230:	0003      	movs	r3, r0
 8009232:	001a      	movs	r2, r3
 8009234:	2301      	movs	r3, #1
 8009236:	4053      	eors	r3, r2
 8009238:	b2db      	uxtb	r3, r3
 800923a:	2b00      	cmp	r3, #0
 800923c:	d006      	beq.n	800924c <vm_step+0x1cc>
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	23a3      	movs	r3, #163	@ 0xa3
 8009242:	005b      	lsls	r3, r3, #1
 8009244:	2100      	movs	r1, #0
 8009246:	54d1      	strb	r1, [r2, r3]
 8009248:	f000 fc46 	bl	8009ad8 <vm_step+0xa58>
 800924c:	223f      	movs	r2, #63	@ 0x3f
 800924e:	18bb      	adds	r3, r7, r2
 8009250:	781b      	ldrb	r3, [r3, #0]
 8009252:	2b27      	cmp	r3, #39	@ 0x27
 8009254:	d901      	bls.n	800925a <vm_step+0x1da>
 8009256:	f000 fc3f 	bl	8009ad8 <vm_step+0xa58>
 800925a:	18bb      	adds	r3, r7, r2
 800925c:	781b      	ldrb	r3, [r3, #0]
 800925e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009260:	68f9      	ldr	r1, [r7, #12]
 8009262:	3328      	adds	r3, #40	@ 0x28
 8009264:	009b      	lsls	r3, r3, #2
 8009266:	18cb      	adds	r3, r1, r3
 8009268:	3304      	adds	r3, #4
 800926a:	601a      	str	r2, [r3, #0]
 800926c:	f000 fc34 	bl	8009ad8 <vm_step+0xa58>

      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 8009270:	2334      	movs	r3, #52	@ 0x34
 8009272:	18fa      	adds	r2, r7, r3
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	0011      	movs	r1, r2
 8009278:	0018      	movs	r0, r3
 800927a:	f7ff fe89 	bl	8008f90 <pop>
 800927e:	0003      	movs	r3, r0
 8009280:	001a      	movs	r2, r3
 8009282:	2301      	movs	r3, #1
 8009284:	4053      	eors	r3, r2
 8009286:	b2db      	uxtb	r3, r3
 8009288:	2b00      	cmp	r3, #0
 800928a:	d11e      	bne.n	80092ca <vm_step+0x24a>
 800928c:	2338      	movs	r3, #56	@ 0x38
 800928e:	18fa      	adds	r2, r7, r3
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	0011      	movs	r1, r2
 8009294:	0018      	movs	r0, r3
 8009296:	f7ff fe7b 	bl	8008f90 <pop>
 800929a:	0003      	movs	r3, r0
 800929c:	001a      	movs	r2, r3
 800929e:	2301      	movs	r3, #1
 80092a0:	4053      	eors	r3, r2
 80092a2:	b2db      	uxtb	r3, r3
 80092a4:	2b00      	cmp	r3, #0
 80092a6:	d110      	bne.n	80092ca <vm_step+0x24a>
 80092a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80092aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092ac:	18d2      	adds	r2, r2, r3
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	0011      	movs	r1, r2
 80092b2:	0018      	movs	r0, r3
 80092b4:	f7ff fe50 	bl	8008f58 <push>
 80092b8:	0003      	movs	r3, r0
 80092ba:	001a      	movs	r2, r3
 80092bc:	2301      	movs	r3, #1
 80092be:	4053      	eors	r3, r2
 80092c0:	b2db      	uxtb	r3, r3
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d101      	bne.n	80092ca <vm_step+0x24a>
 80092c6:	f000 fc09 	bl	8009adc <vm_step+0xa5c>
 80092ca:	68fa      	ldr	r2, [r7, #12]
 80092cc:	23a3      	movs	r3, #163	@ 0xa3
 80092ce:	005b      	lsls	r3, r3, #1
 80092d0:	2100      	movs	r1, #0
 80092d2:	54d1      	strb	r1, [r2, r3]
 80092d4:	f000 fc02 	bl	8009adc <vm_step+0xa5c>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 80092d8:	2334      	movs	r3, #52	@ 0x34
 80092da:	18fa      	adds	r2, r7, r3
 80092dc:	68fb      	ldr	r3, [r7, #12]
 80092de:	0011      	movs	r1, r2
 80092e0:	0018      	movs	r0, r3
 80092e2:	f7ff fe55 	bl	8008f90 <pop>
 80092e6:	0003      	movs	r3, r0
 80092e8:	001a      	movs	r2, r3
 80092ea:	2301      	movs	r3, #1
 80092ec:	4053      	eors	r3, r2
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	2b00      	cmp	r3, #0
 80092f2:	d11e      	bne.n	8009332 <vm_step+0x2b2>
 80092f4:	2338      	movs	r3, #56	@ 0x38
 80092f6:	18fa      	adds	r2, r7, r3
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	0011      	movs	r1, r2
 80092fc:	0018      	movs	r0, r3
 80092fe:	f7ff fe47 	bl	8008f90 <pop>
 8009302:	0003      	movs	r3, r0
 8009304:	001a      	movs	r2, r3
 8009306:	2301      	movs	r3, #1
 8009308:	4053      	eors	r3, r2
 800930a:	b2db      	uxtb	r3, r3
 800930c:	2b00      	cmp	r3, #0
 800930e:	d110      	bne.n	8009332 <vm_step+0x2b2>
 8009310:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009314:	1ad2      	subs	r2, r2, r3
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	0011      	movs	r1, r2
 800931a:	0018      	movs	r0, r3
 800931c:	f7ff fe1c 	bl	8008f58 <push>
 8009320:	0003      	movs	r3, r0
 8009322:	001a      	movs	r2, r3
 8009324:	2301      	movs	r3, #1
 8009326:	4053      	eors	r3, r2
 8009328:	b2db      	uxtb	r3, r3
 800932a:	2b00      	cmp	r3, #0
 800932c:	d101      	bne.n	8009332 <vm_step+0x2b2>
 800932e:	f000 fbd7 	bl	8009ae0 <vm_step+0xa60>
 8009332:	68fa      	ldr	r2, [r7, #12]
 8009334:	23a3      	movs	r3, #163	@ 0xa3
 8009336:	005b      	lsls	r3, r3, #1
 8009338:	2100      	movs	r1, #0
 800933a:	54d1      	strb	r1, [r2, r3]
 800933c:	f000 fbd0 	bl	8009ae0 <vm_step+0xa60>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 8009340:	2334      	movs	r3, #52	@ 0x34
 8009342:	18fa      	adds	r2, r7, r3
 8009344:	68fb      	ldr	r3, [r7, #12]
 8009346:	0011      	movs	r1, r2
 8009348:	0018      	movs	r0, r3
 800934a:	f7ff fe21 	bl	8008f90 <pop>
 800934e:	0003      	movs	r3, r0
 8009350:	001a      	movs	r2, r3
 8009352:	2301      	movs	r3, #1
 8009354:	4053      	eors	r3, r2
 8009356:	b2db      	uxtb	r3, r3
 8009358:	2b00      	cmp	r3, #0
 800935a:	d11e      	bne.n	800939a <vm_step+0x31a>
 800935c:	2338      	movs	r3, #56	@ 0x38
 800935e:	18fa      	adds	r2, r7, r3
 8009360:	68fb      	ldr	r3, [r7, #12]
 8009362:	0011      	movs	r1, r2
 8009364:	0018      	movs	r0, r3
 8009366:	f7ff fe13 	bl	8008f90 <pop>
 800936a:	0003      	movs	r3, r0
 800936c:	001a      	movs	r2, r3
 800936e:	2301      	movs	r3, #1
 8009370:	4053      	eors	r3, r2
 8009372:	b2db      	uxtb	r3, r3
 8009374:	2b00      	cmp	r3, #0
 8009376:	d110      	bne.n	800939a <vm_step+0x31a>
 8009378:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800937a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800937c:	435a      	muls	r2, r3
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	0011      	movs	r1, r2
 8009382:	0018      	movs	r0, r3
 8009384:	f7ff fde8 	bl	8008f58 <push>
 8009388:	0003      	movs	r3, r0
 800938a:	001a      	movs	r2, r3
 800938c:	2301      	movs	r3, #1
 800938e:	4053      	eors	r3, r2
 8009390:	b2db      	uxtb	r3, r3
 8009392:	2b00      	cmp	r3, #0
 8009394:	d101      	bne.n	800939a <vm_step+0x31a>
 8009396:	f000 fba5 	bl	8009ae4 <vm_step+0xa64>
 800939a:	68fa      	ldr	r2, [r7, #12]
 800939c:	23a3      	movs	r3, #163	@ 0xa3
 800939e:	005b      	lsls	r3, r3, #1
 80093a0:	2100      	movs	r1, #0
 80093a2:	54d1      	strb	r1, [r2, r3]
 80093a4:	f000 fb9e 	bl	8009ae4 <vm_step+0xa64>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 80093a8:	2334      	movs	r3, #52	@ 0x34
 80093aa:	18fa      	adds	r2, r7, r3
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	0011      	movs	r1, r2
 80093b0:	0018      	movs	r0, r3
 80093b2:	f7ff fded 	bl	8008f90 <pop>
 80093b6:	0003      	movs	r3, r0
 80093b8:	001a      	movs	r2, r3
 80093ba:	2301      	movs	r3, #1
 80093bc:	4053      	eors	r3, r2
 80093be:	b2db      	uxtb	r3, r3
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d125      	bne.n	8009410 <vm_step+0x390>
 80093c4:	2338      	movs	r3, #56	@ 0x38
 80093c6:	18fa      	adds	r2, r7, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	0011      	movs	r1, r2
 80093cc:	0018      	movs	r0, r3
 80093ce:	f7ff fddf 	bl	8008f90 <pop>
 80093d2:	0003      	movs	r3, r0
 80093d4:	001a      	movs	r2, r3
 80093d6:	2301      	movs	r3, #1
 80093d8:	4053      	eors	r3, r2
 80093da:	b2db      	uxtb	r3, r3
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d117      	bne.n	8009410 <vm_step+0x390>
 80093e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d014      	beq.n	8009410 <vm_step+0x390>
 80093e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80093e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80093ea:	0011      	movs	r1, r2
 80093ec:	0018      	movs	r0, r3
 80093ee:	f7f6 ff3b 	bl	8000268 <__divsi3>
 80093f2:	0003      	movs	r3, r0
 80093f4:	001a      	movs	r2, r3
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	0011      	movs	r1, r2
 80093fa:	0018      	movs	r0, r3
 80093fc:	f7ff fdac 	bl	8008f58 <push>
 8009400:	0003      	movs	r3, r0
 8009402:	001a      	movs	r2, r3
 8009404:	2301      	movs	r3, #1
 8009406:	4053      	eors	r3, r2
 8009408:	b2db      	uxtb	r3, r3
 800940a:	2b00      	cmp	r3, #0
 800940c:	d100      	bne.n	8009410 <vm_step+0x390>
 800940e:	e36b      	b.n	8009ae8 <vm_step+0xa68>
 8009410:	68fa      	ldr	r2, [r7, #12]
 8009412:	23a3      	movs	r3, #163	@ 0xa3
 8009414:	005b      	lsls	r3, r3, #1
 8009416:	2100      	movs	r1, #0
 8009418:	54d1      	strb	r1, [r2, r3]
 800941a:	e365      	b.n	8009ae8 <vm_step+0xa68>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 800941c:	2334      	movs	r3, #52	@ 0x34
 800941e:	18fa      	adds	r2, r7, r3
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	0011      	movs	r1, r2
 8009424:	0018      	movs	r0, r3
 8009426:	f7ff fdb3 	bl	8008f90 <pop>
 800942a:	0003      	movs	r3, r0
 800942c:	001a      	movs	r2, r3
 800942e:	2301      	movs	r3, #1
 8009430:	4053      	eors	r3, r2
 8009432:	b2db      	uxtb	r3, r3
 8009434:	2b00      	cmp	r3, #0
 8009436:	d125      	bne.n	8009484 <vm_step+0x404>
 8009438:	2338      	movs	r3, #56	@ 0x38
 800943a:	18fa      	adds	r2, r7, r3
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	0011      	movs	r1, r2
 8009440:	0018      	movs	r0, r3
 8009442:	f7ff fda5 	bl	8008f90 <pop>
 8009446:	0003      	movs	r3, r0
 8009448:	001a      	movs	r2, r3
 800944a:	2301      	movs	r3, #1
 800944c:	4053      	eors	r3, r2
 800944e:	b2db      	uxtb	r3, r3
 8009450:	2b00      	cmp	r3, #0
 8009452:	d117      	bne.n	8009484 <vm_step+0x404>
 8009454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009456:	2b00      	cmp	r3, #0
 8009458:	d014      	beq.n	8009484 <vm_step+0x404>
 800945a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800945c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800945e:	0011      	movs	r1, r2
 8009460:	0018      	movs	r0, r3
 8009462:	f7f6 ffe7 	bl	8000434 <__aeabi_idivmod>
 8009466:	000b      	movs	r3, r1
 8009468:	001a      	movs	r2, r3
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	0011      	movs	r1, r2
 800946e:	0018      	movs	r0, r3
 8009470:	f7ff fd72 	bl	8008f58 <push>
 8009474:	0003      	movs	r3, r0
 8009476:	001a      	movs	r2, r3
 8009478:	2301      	movs	r3, #1
 800947a:	4053      	eors	r3, r2
 800947c:	b2db      	uxtb	r3, r3
 800947e:	2b00      	cmp	r3, #0
 8009480:	d100      	bne.n	8009484 <vm_step+0x404>
 8009482:	e333      	b.n	8009aec <vm_step+0xa6c>
 8009484:	68fa      	ldr	r2, [r7, #12]
 8009486:	23a3      	movs	r3, #163	@ 0xa3
 8009488:	005b      	lsls	r3, r3, #1
 800948a:	2100      	movs	r1, #0
 800948c:	54d1      	strb	r1, [r2, r3]
 800948e:	e32d      	b.n	8009aec <vm_step+0xa6c>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 8009490:	2338      	movs	r3, #56	@ 0x38
 8009492:	18fa      	adds	r2, r7, r3
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	0011      	movs	r1, r2
 8009498:	0018      	movs	r0, r3
 800949a:	f7ff fd79 	bl	8008f90 <pop>
 800949e:	0003      	movs	r3, r0
 80094a0:	001a      	movs	r2, r3
 80094a2:	2301      	movs	r3, #1
 80094a4:	4053      	eors	r3, r2
 80094a6:	b2db      	uxtb	r3, r3
 80094a8:	2b00      	cmp	r3, #0
 80094aa:	d10e      	bne.n	80094ca <vm_step+0x44a>
 80094ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80094ae:	425a      	negs	r2, r3
 80094b0:	68fb      	ldr	r3, [r7, #12]
 80094b2:	0011      	movs	r1, r2
 80094b4:	0018      	movs	r0, r3
 80094b6:	f7ff fd4f 	bl	8008f58 <push>
 80094ba:	0003      	movs	r3, r0
 80094bc:	001a      	movs	r2, r3
 80094be:	2301      	movs	r3, #1
 80094c0:	4053      	eors	r3, r2
 80094c2:	b2db      	uxtb	r3, r3
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d100      	bne.n	80094ca <vm_step+0x44a>
 80094c8:	e312      	b.n	8009af0 <vm_step+0xa70>
 80094ca:	68fa      	ldr	r2, [r7, #12]
 80094cc:	23a3      	movs	r3, #163	@ 0xa3
 80094ce:	005b      	lsls	r3, r3, #1
 80094d0:	2100      	movs	r1, #0
 80094d2:	54d1      	strb	r1, [r2, r3]
 80094d4:	e30c      	b.n	8009af0 <vm_step+0xa70>
 80094d6:	46c0      	nop			@ (mov r8, r8)
 80094d8:	08027b30 	.word	0x08027b30

      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 80094dc:	2334      	movs	r3, #52	@ 0x34
 80094de:	18fa      	adds	r2, r7, r3
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	0011      	movs	r1, r2
 80094e4:	0018      	movs	r0, r3
 80094e6:	f7ff fd53 	bl	8008f90 <pop>
 80094ea:	0003      	movs	r3, r0
 80094ec:	001a      	movs	r2, r3
 80094ee:	2301      	movs	r3, #1
 80094f0:	4053      	eors	r3, r2
 80094f2:	b2db      	uxtb	r3, r3
 80094f4:	2b00      	cmp	r3, #0
 80094f6:	d121      	bne.n	800953c <vm_step+0x4bc>
 80094f8:	2338      	movs	r3, #56	@ 0x38
 80094fa:	18fa      	adds	r2, r7, r3
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	0011      	movs	r1, r2
 8009500:	0018      	movs	r0, r3
 8009502:	f7ff fd45 	bl	8008f90 <pop>
 8009506:	0003      	movs	r3, r0
 8009508:	001a      	movs	r2, r3
 800950a:	2301      	movs	r3, #1
 800950c:	4053      	eors	r3, r2
 800950e:	b2db      	uxtb	r3, r3
 8009510:	2b00      	cmp	r3, #0
 8009512:	d113      	bne.n	800953c <vm_step+0x4bc>
 8009514:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009516:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009518:	1ad3      	subs	r3, r2, r3
 800951a:	425a      	negs	r2, r3
 800951c:	4153      	adcs	r3, r2
 800951e:	b2db      	uxtb	r3, r3
 8009520:	001a      	movs	r2, r3
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	0011      	movs	r1, r2
 8009526:	0018      	movs	r0, r3
 8009528:	f7ff fd16 	bl	8008f58 <push>
 800952c:	0003      	movs	r3, r0
 800952e:	001a      	movs	r2, r3
 8009530:	2301      	movs	r3, #1
 8009532:	4053      	eors	r3, r2
 8009534:	b2db      	uxtb	r3, r3
 8009536:	2b00      	cmp	r3, #0
 8009538:	d100      	bne.n	800953c <vm_step+0x4bc>
 800953a:	e2db      	b.n	8009af4 <vm_step+0xa74>
 800953c:	68fa      	ldr	r2, [r7, #12]
 800953e:	23a3      	movs	r3, #163	@ 0xa3
 8009540:	005b      	lsls	r3, r3, #1
 8009542:	2100      	movs	r1, #0
 8009544:	54d1      	strb	r1, [r2, r3]
 8009546:	e2d5      	b.n	8009af4 <vm_step+0xa74>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8009548:	2334      	movs	r3, #52	@ 0x34
 800954a:	18fa      	adds	r2, r7, r3
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	0011      	movs	r1, r2
 8009550:	0018      	movs	r0, r3
 8009552:	f7ff fd1d 	bl	8008f90 <pop>
 8009556:	0003      	movs	r3, r0
 8009558:	001a      	movs	r2, r3
 800955a:	2301      	movs	r3, #1
 800955c:	4053      	eors	r3, r2
 800955e:	b2db      	uxtb	r3, r3
 8009560:	2b00      	cmp	r3, #0
 8009562:	d121      	bne.n	80095a8 <vm_step+0x528>
 8009564:	2338      	movs	r3, #56	@ 0x38
 8009566:	18fa      	adds	r2, r7, r3
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	0011      	movs	r1, r2
 800956c:	0018      	movs	r0, r3
 800956e:	f7ff fd0f 	bl	8008f90 <pop>
 8009572:	0003      	movs	r3, r0
 8009574:	001a      	movs	r2, r3
 8009576:	2301      	movs	r3, #1
 8009578:	4053      	eors	r3, r2
 800957a:	b2db      	uxtb	r3, r3
 800957c:	2b00      	cmp	r3, #0
 800957e:	d113      	bne.n	80095a8 <vm_step+0x528>
 8009580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009584:	1ad3      	subs	r3, r2, r3
 8009586:	1e5a      	subs	r2, r3, #1
 8009588:	4193      	sbcs	r3, r2
 800958a:	b2db      	uxtb	r3, r3
 800958c:	001a      	movs	r2, r3
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	0011      	movs	r1, r2
 8009592:	0018      	movs	r0, r3
 8009594:	f7ff fce0 	bl	8008f58 <push>
 8009598:	0003      	movs	r3, r0
 800959a:	001a      	movs	r2, r3
 800959c:	2301      	movs	r3, #1
 800959e:	4053      	eors	r3, r2
 80095a0:	b2db      	uxtb	r3, r3
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d100      	bne.n	80095a8 <vm_step+0x528>
 80095a6:	e2a7      	b.n	8009af8 <vm_step+0xa78>
 80095a8:	68fa      	ldr	r2, [r7, #12]
 80095aa:	23a3      	movs	r3, #163	@ 0xa3
 80095ac:	005b      	lsls	r3, r3, #1
 80095ae:	2100      	movs	r1, #0
 80095b0:	54d1      	strb	r1, [r2, r3]
 80095b2:	e2a1      	b.n	8009af8 <vm_step+0xa78>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 80095b4:	2334      	movs	r3, #52	@ 0x34
 80095b6:	18fa      	adds	r2, r7, r3
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	0011      	movs	r1, r2
 80095bc:	0018      	movs	r0, r3
 80095be:	f7ff fce7 	bl	8008f90 <pop>
 80095c2:	0003      	movs	r3, r0
 80095c4:	001a      	movs	r2, r3
 80095c6:	2301      	movs	r3, #1
 80095c8:	4053      	eors	r3, r2
 80095ca:	b2db      	uxtb	r3, r3
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	d123      	bne.n	8009618 <vm_step+0x598>
 80095d0:	2338      	movs	r3, #56	@ 0x38
 80095d2:	18fa      	adds	r2, r7, r3
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	0011      	movs	r1, r2
 80095d8:	0018      	movs	r0, r3
 80095da:	f7ff fcd9 	bl	8008f90 <pop>
 80095de:	0003      	movs	r3, r0
 80095e0:	001a      	movs	r2, r3
 80095e2:	2301      	movs	r3, #1
 80095e4:	4053      	eors	r3, r2
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	2b00      	cmp	r3, #0
 80095ea:	d115      	bne.n	8009618 <vm_step+0x598>
 80095ec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80095ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095f0:	2101      	movs	r1, #1
 80095f2:	429a      	cmp	r2, r3
 80095f4:	db01      	blt.n	80095fa <vm_step+0x57a>
 80095f6:	2300      	movs	r3, #0
 80095f8:	1c19      	adds	r1, r3, #0
 80095fa:	b2cb      	uxtb	r3, r1
 80095fc:	001a      	movs	r2, r3
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	0011      	movs	r1, r2
 8009602:	0018      	movs	r0, r3
 8009604:	f7ff fca8 	bl	8008f58 <push>
 8009608:	0003      	movs	r3, r0
 800960a:	001a      	movs	r2, r3
 800960c:	2301      	movs	r3, #1
 800960e:	4053      	eors	r3, r2
 8009610:	b2db      	uxtb	r3, r3
 8009612:	2b00      	cmp	r3, #0
 8009614:	d100      	bne.n	8009618 <vm_step+0x598>
 8009616:	e271      	b.n	8009afc <vm_step+0xa7c>
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	23a3      	movs	r3, #163	@ 0xa3
 800961c:	005b      	lsls	r3, r3, #1
 800961e:	2100      	movs	r1, #0
 8009620:	54d1      	strb	r1, [r2, r3]
 8009622:	e26b      	b.n	8009afc <vm_step+0xa7c>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8009624:	2334      	movs	r3, #52	@ 0x34
 8009626:	18fa      	adds	r2, r7, r3
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	0011      	movs	r1, r2
 800962c:	0018      	movs	r0, r3
 800962e:	f7ff fcaf 	bl	8008f90 <pop>
 8009632:	0003      	movs	r3, r0
 8009634:	001a      	movs	r2, r3
 8009636:	2301      	movs	r3, #1
 8009638:	4053      	eors	r3, r2
 800963a:	b2db      	uxtb	r3, r3
 800963c:	2b00      	cmp	r3, #0
 800963e:	d123      	bne.n	8009688 <vm_step+0x608>
 8009640:	2338      	movs	r3, #56	@ 0x38
 8009642:	18fa      	adds	r2, r7, r3
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	0011      	movs	r1, r2
 8009648:	0018      	movs	r0, r3
 800964a:	f7ff fca1 	bl	8008f90 <pop>
 800964e:	0003      	movs	r3, r0
 8009650:	001a      	movs	r2, r3
 8009652:	2301      	movs	r3, #1
 8009654:	4053      	eors	r3, r2
 8009656:	b2db      	uxtb	r3, r3
 8009658:	2b00      	cmp	r3, #0
 800965a:	d115      	bne.n	8009688 <vm_step+0x608>
 800965c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800965e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009660:	0fd8      	lsrs	r0, r3, #31
 8009662:	17d1      	asrs	r1, r2, #31
 8009664:	429a      	cmp	r2, r3
 8009666:	4148      	adcs	r0, r1
 8009668:	0003      	movs	r3, r0
 800966a:	b2db      	uxtb	r3, r3
 800966c:	001a      	movs	r2, r3
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	0011      	movs	r1, r2
 8009672:	0018      	movs	r0, r3
 8009674:	f7ff fc70 	bl	8008f58 <push>
 8009678:	0003      	movs	r3, r0
 800967a:	001a      	movs	r2, r3
 800967c:	2301      	movs	r3, #1
 800967e:	4053      	eors	r3, r2
 8009680:	b2db      	uxtb	r3, r3
 8009682:	2b00      	cmp	r3, #0
 8009684:	d100      	bne.n	8009688 <vm_step+0x608>
 8009686:	e23b      	b.n	8009b00 <vm_step+0xa80>
 8009688:	68fa      	ldr	r2, [r7, #12]
 800968a:	23a3      	movs	r3, #163	@ 0xa3
 800968c:	005b      	lsls	r3, r3, #1
 800968e:	2100      	movs	r1, #0
 8009690:	54d1      	strb	r1, [r2, r3]
 8009692:	e235      	b.n	8009b00 <vm_step+0xa80>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8009694:	2334      	movs	r3, #52	@ 0x34
 8009696:	18fa      	adds	r2, r7, r3
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	0011      	movs	r1, r2
 800969c:	0018      	movs	r0, r3
 800969e:	f7ff fc77 	bl	8008f90 <pop>
 80096a2:	0003      	movs	r3, r0
 80096a4:	001a      	movs	r2, r3
 80096a6:	2301      	movs	r3, #1
 80096a8:	4053      	eors	r3, r2
 80096aa:	b2db      	uxtb	r3, r3
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d123      	bne.n	80096f8 <vm_step+0x678>
 80096b0:	2338      	movs	r3, #56	@ 0x38
 80096b2:	18fa      	adds	r2, r7, r3
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	0011      	movs	r1, r2
 80096b8:	0018      	movs	r0, r3
 80096ba:	f7ff fc69 	bl	8008f90 <pop>
 80096be:	0003      	movs	r3, r0
 80096c0:	001a      	movs	r2, r3
 80096c2:	2301      	movs	r3, #1
 80096c4:	4053      	eors	r3, r2
 80096c6:	b2db      	uxtb	r3, r3
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d115      	bne.n	80096f8 <vm_step+0x678>
 80096cc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80096ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80096d0:	2101      	movs	r1, #1
 80096d2:	429a      	cmp	r2, r3
 80096d4:	dc01      	bgt.n	80096da <vm_step+0x65a>
 80096d6:	2300      	movs	r3, #0
 80096d8:	1c19      	adds	r1, r3, #0
 80096da:	b2cb      	uxtb	r3, r1
 80096dc:	001a      	movs	r2, r3
 80096de:	68fb      	ldr	r3, [r7, #12]
 80096e0:	0011      	movs	r1, r2
 80096e2:	0018      	movs	r0, r3
 80096e4:	f7ff fc38 	bl	8008f58 <push>
 80096e8:	0003      	movs	r3, r0
 80096ea:	001a      	movs	r2, r3
 80096ec:	2301      	movs	r3, #1
 80096ee:	4053      	eors	r3, r2
 80096f0:	b2db      	uxtb	r3, r3
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d100      	bne.n	80096f8 <vm_step+0x678>
 80096f6:	e205      	b.n	8009b04 <vm_step+0xa84>
 80096f8:	68fa      	ldr	r2, [r7, #12]
 80096fa:	23a3      	movs	r3, #163	@ 0xa3
 80096fc:	005b      	lsls	r3, r3, #1
 80096fe:	2100      	movs	r1, #0
 8009700:	54d1      	strb	r1, [r2, r3]
 8009702:	e1ff      	b.n	8009b04 <vm_step+0xa84>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8009704:	2334      	movs	r3, #52	@ 0x34
 8009706:	18fa      	adds	r2, r7, r3
 8009708:	68fb      	ldr	r3, [r7, #12]
 800970a:	0011      	movs	r1, r2
 800970c:	0018      	movs	r0, r3
 800970e:	f7ff fc3f 	bl	8008f90 <pop>
 8009712:	0003      	movs	r3, r0
 8009714:	001a      	movs	r2, r3
 8009716:	2301      	movs	r3, #1
 8009718:	4053      	eors	r3, r2
 800971a:	b2db      	uxtb	r3, r3
 800971c:	2b00      	cmp	r3, #0
 800971e:	d123      	bne.n	8009768 <vm_step+0x6e8>
 8009720:	2338      	movs	r3, #56	@ 0x38
 8009722:	18fa      	adds	r2, r7, r3
 8009724:	68fb      	ldr	r3, [r7, #12]
 8009726:	0011      	movs	r1, r2
 8009728:	0018      	movs	r0, r3
 800972a:	f7ff fc31 	bl	8008f90 <pop>
 800972e:	0003      	movs	r3, r0
 8009730:	001a      	movs	r2, r3
 8009732:	2301      	movs	r3, #1
 8009734:	4053      	eors	r3, r2
 8009736:	b2db      	uxtb	r3, r3
 8009738:	2b00      	cmp	r3, #0
 800973a:	d115      	bne.n	8009768 <vm_step+0x6e8>
 800973c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800973e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009740:	17d0      	asrs	r0, r2, #31
 8009742:	0fd9      	lsrs	r1, r3, #31
 8009744:	429a      	cmp	r2, r3
 8009746:	4148      	adcs	r0, r1
 8009748:	0003      	movs	r3, r0
 800974a:	b2db      	uxtb	r3, r3
 800974c:	001a      	movs	r2, r3
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	0011      	movs	r1, r2
 8009752:	0018      	movs	r0, r3
 8009754:	f7ff fc00 	bl	8008f58 <push>
 8009758:	0003      	movs	r3, r0
 800975a:	001a      	movs	r2, r3
 800975c:	2301      	movs	r3, #1
 800975e:	4053      	eors	r3, r2
 8009760:	b2db      	uxtb	r3, r3
 8009762:	2b00      	cmp	r3, #0
 8009764:	d100      	bne.n	8009768 <vm_step+0x6e8>
 8009766:	e1cf      	b.n	8009b08 <vm_step+0xa88>
 8009768:	68fa      	ldr	r2, [r7, #12]
 800976a:	23a3      	movs	r3, #163	@ 0xa3
 800976c:	005b      	lsls	r3, r3, #1
 800976e:	2100      	movs	r1, #0
 8009770:	54d1      	strb	r1, [r2, r3]
 8009772:	e1c9      	b.n	8009b08 <vm_step+0xa88>

      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 8009774:	2334      	movs	r3, #52	@ 0x34
 8009776:	18fa      	adds	r2, r7, r3
 8009778:	68fb      	ldr	r3, [r7, #12]
 800977a:	0011      	movs	r1, r2
 800977c:	0018      	movs	r0, r3
 800977e:	f7ff fc07 	bl	8008f90 <pop>
 8009782:	0003      	movs	r3, r0
 8009784:	001a      	movs	r2, r3
 8009786:	2301      	movs	r3, #1
 8009788:	4053      	eors	r3, r2
 800978a:	b2db      	uxtb	r3, r3
 800978c:	2b00      	cmp	r3, #0
 800978e:	d123      	bne.n	80097d8 <vm_step+0x758>
 8009790:	2338      	movs	r3, #56	@ 0x38
 8009792:	18fa      	adds	r2, r7, r3
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	0011      	movs	r1, r2
 8009798:	0018      	movs	r0, r3
 800979a:	f7ff fbf9 	bl	8008f90 <pop>
 800979e:	0003      	movs	r3, r0
 80097a0:	001a      	movs	r2, r3
 80097a2:	2301      	movs	r3, #1
 80097a4:	4053      	eors	r3, r2
 80097a6:	b2db      	uxtb	r3, r3
 80097a8:	2b00      	cmp	r3, #0
 80097aa:	d115      	bne.n	80097d8 <vm_step+0x758>
 80097ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d004      	beq.n	80097bc <vm_step+0x73c>
 80097b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097b4:	2b00      	cmp	r3, #0
 80097b6:	d001      	beq.n	80097bc <vm_step+0x73c>
 80097b8:	2301      	movs	r3, #1
 80097ba:	e000      	b.n	80097be <vm_step+0x73e>
 80097bc:	2300      	movs	r3, #0
 80097be:	68fa      	ldr	r2, [r7, #12]
 80097c0:	0019      	movs	r1, r3
 80097c2:	0010      	movs	r0, r2
 80097c4:	f7ff fbc8 	bl	8008f58 <push>
 80097c8:	0003      	movs	r3, r0
 80097ca:	001a      	movs	r2, r3
 80097cc:	2301      	movs	r3, #1
 80097ce:	4053      	eors	r3, r2
 80097d0:	b2db      	uxtb	r3, r3
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d100      	bne.n	80097d8 <vm_step+0x758>
 80097d6:	e199      	b.n	8009b0c <vm_step+0xa8c>
 80097d8:	68fa      	ldr	r2, [r7, #12]
 80097da:	23a3      	movs	r3, #163	@ 0xa3
 80097dc:	005b      	lsls	r3, r3, #1
 80097de:	2100      	movs	r1, #0
 80097e0:	54d1      	strb	r1, [r2, r3]
 80097e2:	e193      	b.n	8009b0c <vm_step+0xa8c>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 80097e4:	2334      	movs	r3, #52	@ 0x34
 80097e6:	18fa      	adds	r2, r7, r3
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	0011      	movs	r1, r2
 80097ec:	0018      	movs	r0, r3
 80097ee:	f7ff fbcf 	bl	8008f90 <pop>
 80097f2:	0003      	movs	r3, r0
 80097f4:	001a      	movs	r2, r3
 80097f6:	2301      	movs	r3, #1
 80097f8:	4053      	eors	r3, r2
 80097fa:	b2db      	uxtb	r3, r3
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d123      	bne.n	8009848 <vm_step+0x7c8>
 8009800:	2338      	movs	r3, #56	@ 0x38
 8009802:	18fa      	adds	r2, r7, r3
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	0011      	movs	r1, r2
 8009808:	0018      	movs	r0, r3
 800980a:	f7ff fbc1 	bl	8008f90 <pop>
 800980e:	0003      	movs	r3, r0
 8009810:	001a      	movs	r2, r3
 8009812:	2301      	movs	r3, #1
 8009814:	4053      	eors	r3, r2
 8009816:	b2db      	uxtb	r3, r3
 8009818:	2b00      	cmp	r3, #0
 800981a:	d115      	bne.n	8009848 <vm_step+0x7c8>
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	2b00      	cmp	r3, #0
 8009820:	d102      	bne.n	8009828 <vm_step+0x7a8>
 8009822:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009824:	2b00      	cmp	r3, #0
 8009826:	d001      	beq.n	800982c <vm_step+0x7ac>
 8009828:	2301      	movs	r3, #1
 800982a:	e000      	b.n	800982e <vm_step+0x7ae>
 800982c:	2300      	movs	r3, #0
 800982e:	68fa      	ldr	r2, [r7, #12]
 8009830:	0019      	movs	r1, r3
 8009832:	0010      	movs	r0, r2
 8009834:	f7ff fb90 	bl	8008f58 <push>
 8009838:	0003      	movs	r3, r0
 800983a:	001a      	movs	r2, r3
 800983c:	2301      	movs	r3, #1
 800983e:	4053      	eors	r3, r2
 8009840:	b2db      	uxtb	r3, r3
 8009842:	2b00      	cmp	r3, #0
 8009844:	d100      	bne.n	8009848 <vm_step+0x7c8>
 8009846:	e163      	b.n	8009b10 <vm_step+0xa90>
 8009848:	68fa      	ldr	r2, [r7, #12]
 800984a:	23a3      	movs	r3, #163	@ 0xa3
 800984c:	005b      	lsls	r3, r3, #1
 800984e:	2100      	movs	r1, #0
 8009850:	54d1      	strb	r1, [r2, r3]
 8009852:	e15d      	b.n	8009b10 <vm_step+0xa90>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8009854:	2338      	movs	r3, #56	@ 0x38
 8009856:	18fa      	adds	r2, r7, r3
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	0011      	movs	r1, r2
 800985c:	0018      	movs	r0, r3
 800985e:	f7ff fb97 	bl	8008f90 <pop>
 8009862:	0003      	movs	r3, r0
 8009864:	001a      	movs	r2, r3
 8009866:	2301      	movs	r3, #1
 8009868:	4053      	eors	r3, r2
 800986a:	b2db      	uxtb	r3, r3
 800986c:	2b00      	cmp	r3, #0
 800986e:	d111      	bne.n	8009894 <vm_step+0x814>
 8009870:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009872:	425a      	negs	r2, r3
 8009874:	4153      	adcs	r3, r2
 8009876:	b2db      	uxtb	r3, r3
 8009878:	001a      	movs	r2, r3
 800987a:	68fb      	ldr	r3, [r7, #12]
 800987c:	0011      	movs	r1, r2
 800987e:	0018      	movs	r0, r3
 8009880:	f7ff fb6a 	bl	8008f58 <push>
 8009884:	0003      	movs	r3, r0
 8009886:	001a      	movs	r2, r3
 8009888:	2301      	movs	r3, #1
 800988a:	4053      	eors	r3, r2
 800988c:	b2db      	uxtb	r3, r3
 800988e:	2b00      	cmp	r3, #0
 8009890:	d100      	bne.n	8009894 <vm_step+0x814>
 8009892:	e13f      	b.n	8009b14 <vm_step+0xa94>
 8009894:	68fa      	ldr	r2, [r7, #12]
 8009896:	23a3      	movs	r3, #163	@ 0xa3
 8009898:	005b      	lsls	r3, r3, #1
 800989a:	2100      	movs	r1, #0
 800989c:	54d1      	strb	r1, [r2, r3]
 800989e:	e139      	b.n	8009b14 <vm_step+0xa94>

      case OP_JMP: { uint16_t addr=rd_u16(p->bc,&vm->ip); vm->ip=addr; } break;
 80098a0:	68ba      	ldr	r2, [r7, #8]
 80098a2:	68fb      	ldr	r3, [r7, #12]
 80098a4:	3345      	adds	r3, #69	@ 0x45
 80098a6:	33ff      	adds	r3, #255	@ 0xff
 80098a8:	2540      	movs	r5, #64	@ 0x40
 80098aa:	197c      	adds	r4, r7, r5
 80098ac:	0019      	movs	r1, r3
 80098ae:	0010      	movs	r0, r2
 80098b0:	f7ff fb8e 	bl	8008fd0 <rd_u16>
 80098b4:	0003      	movs	r3, r0
 80098b6:	8023      	strh	r3, [r4, #0]
 80098b8:	68fa      	ldr	r2, [r7, #12]
 80098ba:	1979      	adds	r1, r7, r5
 80098bc:	23a2      	movs	r3, #162	@ 0xa2
 80098be:	005b      	lsls	r3, r3, #1
 80098c0:	8809      	ldrh	r1, [r1, #0]
 80098c2:	52d1      	strh	r1, [r2, r3]
 80098c4:	e12d      	b.n	8009b22 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 80098c6:	68ba      	ldr	r2, [r7, #8]
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	3345      	adds	r3, #69	@ 0x45
 80098cc:	33ff      	adds	r3, #255	@ 0xff
 80098ce:	2142      	movs	r1, #66	@ 0x42
 80098d0:	187c      	adds	r4, r7, r1
 80098d2:	0019      	movs	r1, r3
 80098d4:	0010      	movs	r0, r2
 80098d6:	f7ff fb7b 	bl	8008fd0 <rd_u16>
 80098da:	0003      	movs	r3, r0
 80098dc:	8023      	strh	r3, [r4, #0]
 80098de:	2338      	movs	r3, #56	@ 0x38
 80098e0:	18fa      	adds	r2, r7, r3
 80098e2:	68fb      	ldr	r3, [r7, #12]
 80098e4:	0011      	movs	r1, r2
 80098e6:	0018      	movs	r0, r3
 80098e8:	f7ff fb52 	bl	8008f90 <pop>
 80098ec:	0003      	movs	r3, r0
 80098ee:	001a      	movs	r2, r3
 80098f0:	2301      	movs	r3, #1
 80098f2:	4053      	eors	r3, r2
 80098f4:	b2db      	uxtb	r3, r3
 80098f6:	2b00      	cmp	r3, #0
 80098f8:	d005      	beq.n	8009906 <vm_step+0x886>
 80098fa:	68fa      	ldr	r2, [r7, #12]
 80098fc:	23a3      	movs	r3, #163	@ 0xa3
 80098fe:	005b      	lsls	r3, r3, #1
 8009900:	2100      	movs	r1, #0
 8009902:	54d1      	strb	r1, [r2, r3]
 8009904:	e108      	b.n	8009b18 <vm_step+0xa98>
 8009906:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009908:	2b00      	cmp	r3, #0
 800990a:	d000      	beq.n	800990e <vm_step+0x88e>
 800990c:	e104      	b.n	8009b18 <vm_step+0xa98>
 800990e:	68fa      	ldr	r2, [r7, #12]
 8009910:	2342      	movs	r3, #66	@ 0x42
 8009912:	18f9      	adds	r1, r7, r3
 8009914:	23a2      	movs	r3, #162	@ 0xa2
 8009916:	005b      	lsls	r3, r3, #1
 8009918:	8809      	ldrh	r1, [r1, #0]
 800991a:	52d1      	strh	r1, [r2, r3]
 800991c:	e0fc      	b.n	8009b18 <vm_step+0xa98>

      case OP_CALL: {
        uint8_t id = p->bc[vm->ip++];
 800991e:	68fa      	ldr	r2, [r7, #12]
 8009920:	23a2      	movs	r3, #162	@ 0xa2
 8009922:	005b      	lsls	r3, r3, #1
 8009924:	5ad3      	ldrh	r3, [r2, r3]
 8009926:	1c5a      	adds	r2, r3, #1
 8009928:	b290      	uxth	r0, r2
 800992a:	68f9      	ldr	r1, [r7, #12]
 800992c:	22a2      	movs	r2, #162	@ 0xa2
 800992e:	0052      	lsls	r2, r2, #1
 8009930:	5288      	strh	r0, [r1, r2]
 8009932:	0019      	movs	r1, r3
 8009934:	234b      	movs	r3, #75	@ 0x4b
 8009936:	18fb      	adds	r3, r7, r3
 8009938:	68ba      	ldr	r2, [r7, #8]
 800993a:	5c52      	ldrb	r2, [r2, r1]
 800993c:	701a      	strb	r2, [r3, #0]
        uint8_t argc = p->bc[vm->ip++];
 800993e:	68fa      	ldr	r2, [r7, #12]
 8009940:	23a2      	movs	r3, #162	@ 0xa2
 8009942:	005b      	lsls	r3, r3, #1
 8009944:	5ad3      	ldrh	r3, [r2, r3]
 8009946:	1c5a      	adds	r2, r3, #1
 8009948:	b290      	uxth	r0, r2
 800994a:	68f9      	ldr	r1, [r7, #12]
 800994c:	22a2      	movs	r2, #162	@ 0xa2
 800994e:	0052      	lsls	r2, r2, #1
 8009950:	5288      	strh	r0, [r1, r2]
 8009952:	0019      	movs	r1, r3
 8009954:	204a      	movs	r0, #74	@ 0x4a
 8009956:	183b      	adds	r3, r7, r0
 8009958:	68ba      	ldr	r2, [r7, #8]
 800995a:	5c52      	ldrb	r2, [r2, r1]
 800995c:	701a      	strb	r2, [r3, #0]
        int32_t argv[8];
        if (argc>8 || argc>(uint8_t)vm->sp){ vm->running=false; break; }
 800995e:	0001      	movs	r1, r0
 8009960:	187b      	adds	r3, r7, r1
 8009962:	781b      	ldrb	r3, [r3, #0]
 8009964:	2b08      	cmp	r3, #8
 8009966:	d807      	bhi.n	8009978 <vm_step+0x8f8>
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	22a0      	movs	r2, #160	@ 0xa0
 800996c:	589b      	ldr	r3, [r3, r2]
 800996e:	b2db      	uxtb	r3, r3
 8009970:	187a      	adds	r2, r7, r1
 8009972:	7812      	ldrb	r2, [r2, #0]
 8009974:	429a      	cmp	r2, r3
 8009976:	d905      	bls.n	8009984 <vm_step+0x904>
 8009978:	68fa      	ldr	r2, [r7, #12]
 800997a:	23a3      	movs	r3, #163	@ 0xa3
 800997c:	005b      	lsls	r3, r3, #1
 800997e:	2100      	movs	r1, #0
 8009980:	54d1      	strb	r1, [r2, r3]
 8009982:	e0ce      	b.n	8009b22 <vm_step+0xaa2>
        for (int i=(int)argc-1;i>=0;i--){ if(!pop(vm,&argv[i])){ vm->running=false; break; } }
 8009984:	234a      	movs	r3, #74	@ 0x4a
 8009986:	18fb      	adds	r3, r7, r3
 8009988:	781b      	ldrb	r3, [r3, #0]
 800998a:	3b01      	subs	r3, #1
 800998c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800998e:	e019      	b.n	80099c4 <vm_step+0x944>
 8009990:	2314      	movs	r3, #20
 8009992:	18fa      	adds	r2, r7, r3
 8009994:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009996:	009b      	lsls	r3, r3, #2
 8009998:	18d2      	adds	r2, r2, r3
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	0011      	movs	r1, r2
 800999e:	0018      	movs	r0, r3
 80099a0:	f7ff faf6 	bl	8008f90 <pop>
 80099a4:	0003      	movs	r3, r0
 80099a6:	001a      	movs	r2, r3
 80099a8:	2301      	movs	r3, #1
 80099aa:	4053      	eors	r3, r2
 80099ac:	b2db      	uxtb	r3, r3
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d005      	beq.n	80099be <vm_step+0x93e>
 80099b2:	68fa      	ldr	r2, [r7, #12]
 80099b4:	23a3      	movs	r3, #163	@ 0xa3
 80099b6:	005b      	lsls	r3, r3, #1
 80099b8:	2100      	movs	r1, #0
 80099ba:	54d1      	strb	r1, [r2, r3]
 80099bc:	e005      	b.n	80099ca <vm_step+0x94a>
 80099be:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099c0:	3b01      	subs	r3, #1
 80099c2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80099c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	dae2      	bge.n	8009990 <vm_step+0x910>
        if (!vm->running) break;
 80099ca:	68fa      	ldr	r2, [r7, #12]
 80099cc:	23a3      	movs	r3, #163	@ 0xa3
 80099ce:	005b      	lsls	r3, r3, #1
 80099d0:	5cd3      	ldrb	r3, [r2, r3]
 80099d2:	2201      	movs	r2, #1
 80099d4:	4053      	eors	r3, r2
 80099d6:	b2db      	uxtb	r3, r3
 80099d8:	2b00      	cmp	r3, #0
 80099da:	d000      	beq.n	80099de <vm_step+0x95e>
 80099dc:	e09e      	b.n	8009b1c <vm_step+0xa9c>

        if (id==2){
 80099de:	234b      	movs	r3, #75	@ 0x4b
 80099e0:	18fb      	adds	r3, r7, r3
 80099e2:	781b      	ldrb	r3, [r3, #0]
 80099e4:	2b02      	cmp	r3, #2
 80099e6:	d135      	bne.n	8009a54 <vm_step+0x9d4>
          if (argc!=1){ vm->running=false; break; }
 80099e8:	234a      	movs	r3, #74	@ 0x4a
 80099ea:	18fb      	adds	r3, r7, r3
 80099ec:	781b      	ldrb	r3, [r3, #0]
 80099ee:	2b01      	cmp	r3, #1
 80099f0:	d005      	beq.n	80099fe <vm_step+0x97e>
 80099f2:	68fa      	ldr	r2, [r7, #12]
 80099f4:	23a3      	movs	r3, #163	@ 0xa3
 80099f6:	005b      	lsls	r3, r3, #1
 80099f8:	2100      	movs	r1, #0
 80099fa:	54d1      	strb	r1, [r2, r3]
 80099fc:	e091      	b.n	8009b22 <vm_step+0xaa2>
          int32_t ms = argv[0];
 80099fe:	2314      	movs	r3, #20
 8009a00:	18fb      	adds	r3, r7, r3
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	657b      	str	r3, [r7, #84]	@ 0x54
          if (ms < 0) ms = 0;
 8009a06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	da01      	bge.n	8009a10 <vm_step+0x990>
 8009a0c:	2300      	movs	r3, #0
 8009a0e:	657b      	str	r3, [r7, #84]	@ 0x54
          vm->sleeping=true;
 8009a10:	68fa      	ldr	r2, [r7, #12]
 8009a12:	23a4      	movs	r3, #164	@ 0xa4
 8009a14:	005b      	lsls	r3, r3, #1
 8009a16:	2101      	movs	r1, #1
 8009a18:	54d1      	strb	r1, [r2, r3]
          vm->wake_ms = now_ms + (uint32_t)ms;
 8009a1a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	18d1      	adds	r1, r2, r3
 8009a20:	68fa      	ldr	r2, [r7, #12]
 8009a22:	23a6      	movs	r3, #166	@ 0xa6
 8009a24:	005b      	lsls	r3, r3, #1
 8009a26:	50d1      	str	r1, [r2, r3]
          if(!push(vm,0)) vm->running=false;
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	2100      	movs	r1, #0
 8009a2c:	0018      	movs	r0, r3
 8009a2e:	f7ff fa93 	bl	8008f58 <push>
 8009a32:	0003      	movs	r3, r0
 8009a34:	001a      	movs	r2, r3
 8009a36:	2301      	movs	r3, #1
 8009a38:	4053      	eors	r3, r2
 8009a3a:	b2db      	uxtb	r3, r3
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d004      	beq.n	8009a4a <vm_step+0x9ca>
 8009a40:	68fa      	ldr	r2, [r7, #12]
 8009a42:	23a3      	movs	r3, #163	@ 0xa3
 8009a44:	005b      	lsls	r3, r3, #1
 8009a46:	2100      	movs	r1, #0
 8009a48:	54d1      	strb	r1, [r2, r3]
          return vm->running;
 8009a4a:	68fa      	ldr	r2, [r7, #12]
 8009a4c:	23a3      	movs	r3, #163	@ 0xa3
 8009a4e:	005b      	lsls	r3, r3, #1
 8009a50:	5cd3      	ldrb	r3, [r2, r3]
 8009a52:	e07f      	b.n	8009b54 <vm_step+0xad4>
        }

        int32_t r = mp_user_builtin(id, argc, argv);
 8009a54:	2314      	movs	r3, #20
 8009a56:	18fa      	adds	r2, r7, r3
 8009a58:	234a      	movs	r3, #74	@ 0x4a
 8009a5a:	18fb      	adds	r3, r7, r3
 8009a5c:	7819      	ldrb	r1, [r3, #0]
 8009a5e:	234b      	movs	r3, #75	@ 0x4b
 8009a60:	18fb      	adds	r3, r7, r3
 8009a62:	781b      	ldrb	r3, [r3, #0]
 8009a64:	0018      	movs	r0, r3
 8009a66:	f001 fd0f 	bl	800b488 <mp_user_builtin>
 8009a6a:	0003      	movs	r3, r0
 8009a6c:	647b      	str	r3, [r7, #68]	@ 0x44
        if(!push(vm,r)) vm->running=false;
 8009a6e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009a70:	68fb      	ldr	r3, [r7, #12]
 8009a72:	0011      	movs	r1, r2
 8009a74:	0018      	movs	r0, r3
 8009a76:	f7ff fa6f 	bl	8008f58 <push>
 8009a7a:	0003      	movs	r3, r0
 8009a7c:	001a      	movs	r2, r3
 8009a7e:	2301      	movs	r3, #1
 8009a80:	4053      	eors	r3, r2
 8009a82:	b2db      	uxtb	r3, r3
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d04b      	beq.n	8009b20 <vm_step+0xaa0>
 8009a88:	68fa      	ldr	r2, [r7, #12]
 8009a8a:	23a3      	movs	r3, #163	@ 0xa3
 8009a8c:	005b      	lsls	r3, r3, #1
 8009a8e:	2100      	movs	r1, #0
 8009a90:	54d1      	strb	r1, [r2, r3]
      } break;
 8009a92:	e045      	b.n	8009b20 <vm_step+0xaa0>

      case OP_SLEEP: {
        uint32_t ms = (uint32_t)rd_i32(p->bc, &vm->ip);
 8009a94:	68ba      	ldr	r2, [r7, #8]
 8009a96:	68fb      	ldr	r3, [r7, #12]
 8009a98:	3345      	adds	r3, #69	@ 0x45
 8009a9a:	33ff      	adds	r3, #255	@ 0xff
 8009a9c:	0019      	movs	r1, r3
 8009a9e:	0010      	movs	r0, r2
 8009aa0:	f7ff fabc 	bl	800901c <rd_i32>
 8009aa4:	0003      	movs	r3, r0
 8009aa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
        vm->sleeping=true;
 8009aa8:	68fa      	ldr	r2, [r7, #12]
 8009aaa:	23a4      	movs	r3, #164	@ 0xa4
 8009aac:	005b      	lsls	r3, r3, #1
 8009aae:	2101      	movs	r1, #1
 8009ab0:	54d1      	strb	r1, [r2, r3]
        vm->wake_ms = now_ms + ms;
 8009ab2:	687a      	ldr	r2, [r7, #4]
 8009ab4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009ab6:	18d1      	adds	r1, r2, r3
 8009ab8:	68fa      	ldr	r2, [r7, #12]
 8009aba:	23a6      	movs	r3, #166	@ 0xa6
 8009abc:	005b      	lsls	r3, r3, #1
 8009abe:	50d1      	str	r1, [r2, r3]
        return true;
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	e047      	b.n	8009b54 <vm_step+0xad4>
      } break;

      default: vm->running=false; break;
 8009ac4:	68fa      	ldr	r2, [r7, #12]
 8009ac6:	23a3      	movs	r3, #163	@ 0xa3
 8009ac8:	005b      	lsls	r3, r3, #1
 8009aca:	2100      	movs	r1, #0
 8009acc:	54d1      	strb	r1, [r2, r3]
 8009ace:	e028      	b.n	8009b22 <vm_step+0xaa2>
      case OP_PUSHI: if(!push(vm, rd_i32(p->bc, &vm->ip))) vm->running=false; break;
 8009ad0:	46c0      	nop			@ (mov r8, r8)
 8009ad2:	e026      	b.n	8009b22 <vm_step+0xaa2>
      case OP_LOAD: { uint8_t idx=p->bc[vm->ip++]; if(idx>=MP_MAX_VARS||!push(vm, vm->vars[idx])) vm->running=false; } break;
 8009ad4:	46c0      	nop			@ (mov r8, r8)
 8009ad6:	e024      	b.n	8009b22 <vm_step+0xaa2>
      case OP_STORE:{ uint8_t idx=p->bc[vm->ip++]; if(!pop(vm,&a)) vm->running=false; else if(idx<MP_MAX_VARS) vm->vars[idx]=a; } break;
 8009ad8:	46c0      	nop			@ (mov r8, r8)
 8009ada:	e022      	b.n	8009b22 <vm_step+0xaa2>
      case OP_ADD: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a+b)) vm->running=false; break;
 8009adc:	46c0      	nop			@ (mov r8, r8)
 8009ade:	e020      	b.n	8009b22 <vm_step+0xaa2>
      case OP_SUB: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a-b)) vm->running=false; break;
 8009ae0:	46c0      	nop			@ (mov r8, r8)
 8009ae2:	e01e      	b.n	8009b22 <vm_step+0xaa2>
      case OP_MUL: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,a*b)) vm->running=false; break;
 8009ae4:	46c0      	nop			@ (mov r8, r8)
 8009ae6:	e01c      	b.n	8009b22 <vm_step+0xaa2>
      case OP_DIV: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a/b)) vm->running=false; break;
 8009ae8:	46c0      	nop			@ (mov r8, r8)
 8009aea:	e01a      	b.n	8009b22 <vm_step+0xaa2>
      case OP_MOD: if(!pop(vm,&b)||!pop(vm,&a)||b==0||!push(vm,a%b)) vm->running=false; break;
 8009aec:	46c0      	nop			@ (mov r8, r8)
 8009aee:	e018      	b.n	8009b22 <vm_step+0xaa2>
      case OP_NEG: if(!pop(vm,&a)||!push(vm,-a)) vm->running=false; break;
 8009af0:	46c0      	nop			@ (mov r8, r8)
 8009af2:	e016      	b.n	8009b22 <vm_step+0xaa2>
      case OP_EQ:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a==b)?1:0)) vm->running=false; break;
 8009af4:	46c0      	nop			@ (mov r8, r8)
 8009af6:	e014      	b.n	8009b22 <vm_step+0xaa2>
      case OP_NEQ: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a!=b)?1:0)) vm->running=false; break;
 8009af8:	46c0      	nop			@ (mov r8, r8)
 8009afa:	e012      	b.n	8009b22 <vm_step+0xaa2>
      case OP_LT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<b)?1:0)) vm->running=false; break;
 8009afc:	46c0      	nop			@ (mov r8, r8)
 8009afe:	e010      	b.n	8009b22 <vm_step+0xaa2>
      case OP_LTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a<=b)?1:0)) vm->running=false; break;
 8009b00:	46c0      	nop			@ (mov r8, r8)
 8009b02:	e00e      	b.n	8009b22 <vm_step+0xaa2>
      case OP_GT:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>b)?1:0)) vm->running=false; break;
 8009b04:	46c0      	nop			@ (mov r8, r8)
 8009b06:	e00c      	b.n	8009b22 <vm_step+0xaa2>
      case OP_GTE: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a>=b)?1:0)) vm->running=false; break;
 8009b08:	46c0      	nop			@ (mov r8, r8)
 8009b0a:	e00a      	b.n	8009b22 <vm_step+0xaa2>
      case OP_AND: if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a&&b)?1:0)) vm->running=false; break;
 8009b0c:	46c0      	nop			@ (mov r8, r8)
 8009b0e:	e008      	b.n	8009b22 <vm_step+0xaa2>
      case OP_OR:  if(!pop(vm,&b)||!pop(vm,&a)||!push(vm,(a||b)?1:0)) vm->running=false; break;
 8009b10:	46c0      	nop			@ (mov r8, r8)
 8009b12:	e006      	b.n	8009b22 <vm_step+0xaa2>
      case OP_NOT: if(!pop(vm,&a)||!push(vm,(!a)?1:0)) vm->running=false; break;
 8009b14:	46c0      	nop			@ (mov r8, r8)
 8009b16:	e004      	b.n	8009b22 <vm_step+0xaa2>
      case OP_JZ:  { uint16_t addr=rd_u16(p->bc,&vm->ip); if(!pop(vm,&a)) vm->running=false; else if(a==0) vm->ip=addr; } break;
 8009b18:	46c0      	nop			@ (mov r8, r8)
 8009b1a:	e002      	b.n	8009b22 <vm_step+0xaa2>
        if (!vm->running) break;
 8009b1c:	46c0      	nop			@ (mov r8, r8)
 8009b1e:	e000      	b.n	8009b22 <vm_step+0xaa2>
      } break;
 8009b20:	46c0      	nop			@ (mov r8, r8)
    }
    ops++;
 8009b22:	215e      	movs	r1, #94	@ 0x5e
 8009b24:	187b      	adds	r3, r7, r1
 8009b26:	881a      	ldrh	r2, [r3, #0]
 8009b28:	187b      	adds	r3, r7, r1
 8009b2a:	3201      	adds	r2, #1
 8009b2c:	801a      	strh	r2, [r3, #0]
  while (vm->running && ops < max_ops){
 8009b2e:	68fa      	ldr	r2, [r7, #12]
 8009b30:	23a3      	movs	r3, #163	@ 0xa3
 8009b32:	005b      	lsls	r3, r3, #1
 8009b34:	5cd3      	ldrb	r3, [r2, r3]
 8009b36:	2b00      	cmp	r3, #0
 8009b38:	d008      	beq.n	8009b4c <vm_step+0xacc>
 8009b3a:	235e      	movs	r3, #94	@ 0x5e
 8009b3c:	18fa      	adds	r2, r7, r3
 8009b3e:	1cbb      	adds	r3, r7, #2
 8009b40:	8812      	ldrh	r2, [r2, #0]
 8009b42:	881b      	ldrh	r3, [r3, #0]
 8009b44:	429a      	cmp	r2, r3
 8009b46:	d201      	bcs.n	8009b4c <vm_step+0xacc>
 8009b48:	f7ff fad8 	bl	80090fc <vm_step+0x7c>
  }
  return vm->running;
 8009b4c:	68fa      	ldr	r2, [r7, #12]
 8009b4e:	23a3      	movs	r3, #163	@ 0xa3
 8009b50:	005b      	lsls	r3, r3, #1
 8009b52:	5cd3      	ldrb	r3, [r2, r3]
}
 8009b54:	0018      	movs	r0, r3
 8009b56:	46bd      	mov	sp, r7
 8009b58:	b018      	add	sp, #96	@ 0x60
 8009b5a:	bdb0      	pop	{r4, r5, r7, pc}

08009b5c <fnv1a32_update>:
  uint8_t  reserved[3];
  uint32_t data_len;
  uint32_t checksum;
} mp_hdr_t;

static uint32_t fnv1a32_update(uint32_t h, const void *data, uint32_t len){
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b086      	sub	sp, #24
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	60f8      	str	r0, [r7, #12]
 8009b64:	60b9      	str	r1, [r7, #8]
 8009b66:	607a      	str	r2, [r7, #4]
  const uint8_t *p=(const uint8_t*)data;
 8009b68:	68bb      	ldr	r3, [r7, #8]
 8009b6a:	613b      	str	r3, [r7, #16]
  for (uint32_t i=0;i<len;i++){ h ^= p[i]; h *= 16777619u; }
 8009b6c:	2300      	movs	r3, #0
 8009b6e:	617b      	str	r3, [r7, #20]
 8009b70:	e017      	b.n	8009ba2 <fnv1a32_update+0x46>
 8009b72:	693a      	ldr	r2, [r7, #16]
 8009b74:	697b      	ldr	r3, [r7, #20]
 8009b76:	18d3      	adds	r3, r2, r3
 8009b78:	781b      	ldrb	r3, [r3, #0]
 8009b7a:	001a      	movs	r2, r3
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	4053      	eors	r3, r2
 8009b80:	60fb      	str	r3, [r7, #12]
 8009b82:	68fa      	ldr	r2, [r7, #12]
 8009b84:	0013      	movs	r3, r2
 8009b86:	041b      	lsls	r3, r3, #16
 8009b88:	189b      	adds	r3, r3, r2
 8009b8a:	005b      	lsls	r3, r3, #1
 8009b8c:	189b      	adds	r3, r3, r2
 8009b8e:	00db      	lsls	r3, r3, #3
 8009b90:	189b      	adds	r3, r3, r2
 8009b92:	00db      	lsls	r3, r3, #3
 8009b94:	189b      	adds	r3, r3, r2
 8009b96:	005b      	lsls	r3, r3, #1
 8009b98:	189b      	adds	r3, r3, r2
 8009b9a:	60fb      	str	r3, [r7, #12]
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	3301      	adds	r3, #1
 8009ba0:	617b      	str	r3, [r7, #20]
 8009ba2:	697a      	ldr	r2, [r7, #20]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	429a      	cmp	r2, r3
 8009ba8:	d3e3      	bcc.n	8009b72 <fnv1a32_update+0x16>
  return h;
 8009baa:	68fb      	ldr	r3, [r7, #12]
}
 8009bac:	0018      	movs	r0, r3
 8009bae:	46bd      	mov	sp, r7
 8009bb0:	b006      	add	sp, #24
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <slot_size_bytes>:

static uint32_t slot_size_bytes(void){
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	af00      	add	r7, sp, #0
  return (uint32_t)MP_FLASH_SLOT_PAGES * (uint32_t)MP_FLASH_PAGE_SIZE;
 8009bb8:	2380      	movs	r3, #128	@ 0x80
 8009bba:	019b      	lsls	r3, r3, #6
}
 8009bbc:	0018      	movs	r0, r3
 8009bbe:	46bd      	mov	sp, r7
 8009bc0:	bd80      	pop	{r7, pc}
	...

08009bc4 <flash_end_addr>:

static uint32_t flash_end_addr(void){
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	af00      	add	r7, sp, #0
  return (uint32_t)FLASH_BASE + (uint32_t)MP_FLASH_TOTAL_SIZE;
 8009bc8:	4b01      	ldr	r3, [pc, #4]	@ (8009bd0 <flash_end_addr+0xc>)
}
 8009bca:	0018      	movs	r0, r3
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	08040000 	.word	0x08040000

08009bd4 <slot_base_addr>:

static uint32_t slot_base_addr(uint8_t slot){
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b086      	sub	sp, #24
 8009bd8:	af00      	add	r7, sp, #0
 8009bda:	0002      	movs	r2, r0
 8009bdc:	1dfb      	adds	r3, r7, #7
 8009bde:	701a      	strb	r2, [r3, #0]
  uint32_t ss = slot_size_bytes();
 8009be0:	f7ff ffe8 	bl	8009bb4 <slot_size_bytes>
 8009be4:	0003      	movs	r3, r0
 8009be6:	617b      	str	r3, [r7, #20]
  uint32_t end = flash_end_addr();
 8009be8:	f7ff ffec 	bl	8009bc4 <flash_end_addr>
 8009bec:	0003      	movs	r3, r0
 8009bee:	613b      	str	r3, [r7, #16]
  if (slot < 1) slot = 1;
 8009bf0:	1dfb      	adds	r3, r7, #7
 8009bf2:	781b      	ldrb	r3, [r3, #0]
 8009bf4:	2b00      	cmp	r3, #0
 8009bf6:	d102      	bne.n	8009bfe <slot_base_addr+0x2a>
 8009bf8:	1dfb      	adds	r3, r7, #7
 8009bfa:	2201      	movs	r2, #1
 8009bfc:	701a      	strb	r2, [r3, #0]
  if (slot > MP_FLASH_SLOT_COUNT) slot = MP_FLASH_SLOT_COUNT;
 8009bfe:	1dfb      	adds	r3, r7, #7
 8009c00:	781b      	ldrb	r3, [r3, #0]
 8009c02:	2b03      	cmp	r3, #3
 8009c04:	d902      	bls.n	8009c0c <slot_base_addr+0x38>
 8009c06:	1dfb      	adds	r3, r7, #7
 8009c08:	2203      	movs	r2, #3
 8009c0a:	701a      	strb	r2, [r3, #0]
  uint32_t offset = ss * (uint32_t)(MP_FLASH_SLOT_COUNT - slot + 1);
 8009c0c:	1dfb      	adds	r3, r7, #7
 8009c0e:	781b      	ldrb	r3, [r3, #0]
 8009c10:	2204      	movs	r2, #4
 8009c12:	1ad2      	subs	r2, r2, r3
 8009c14:	697b      	ldr	r3, [r7, #20]
 8009c16:	4353      	muls	r3, r2
 8009c18:	60fb      	str	r3, [r7, #12]
  return end - offset;
 8009c1a:	693a      	ldr	r2, [r7, #16]
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	1ad3      	subs	r3, r2, r3
}
 8009c20:	0018      	movs	r0, r3
 8009c22:	46bd      	mov	sp, r7
 8009c24:	b006      	add	sp, #24
 8009c26:	bd80      	pop	{r7, pc}

08009c28 <flash_unlock>:

static bool flash_unlock(void){ return (HAL_FLASH_Unlock()==HAL_OK); }
 8009c28:	b580      	push	{r7, lr}
 8009c2a:	af00      	add	r7, sp, #0
 8009c2c:	f006 ff2a 	bl	8010a84 <HAL_FLASH_Unlock>
 8009c30:	0003      	movs	r3, r0
 8009c32:	425a      	negs	r2, r3
 8009c34:	4153      	adcs	r3, r2
 8009c36:	b2db      	uxtb	r3, r3
 8009c38:	0018      	movs	r0, r3
 8009c3a:	46bd      	mov	sp, r7
 8009c3c:	bd80      	pop	{r7, pc}

08009c3e <flash_lock>:
static void flash_lock(void){ (void)HAL_FLASH_Lock(); }
 8009c3e:	b580      	push	{r7, lr}
 8009c40:	af00      	add	r7, sp, #0
 8009c42:	f006 ff43 	bl	8010acc <HAL_FLASH_Lock>
 8009c46:	46c0      	nop			@ (mov r8, r8)
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}

08009c4c <flash_erase_region>:

static bool flash_erase_region(uint32_t addr, uint32_t size){
 8009c4c:	b590      	push	{r4, r7, lr}
 8009c4e:	b08d      	sub	sp, #52	@ 0x34
 8009c50:	af00      	add	r7, sp, #0
 8009c52:	6078      	str	r0, [r7, #4]
 8009c54:	6039      	str	r1, [r7, #0]
  if (size==0) return true;
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d101      	bne.n	8009c60 <flash_erase_region+0x14>
 8009c5c:	2301      	movs	r3, #1
 8009c5e:	e03b      	b.n	8009cd8 <flash_erase_region+0x8c>
  uint32_t start=addr;
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t end=addr + size - 1;
 8009c64:	687a      	ldr	r2, [r7, #4]
 8009c66:	683b      	ldr	r3, [r7, #0]
 8009c68:	18d3      	adds	r3, r2, r3
 8009c6a:	3b01      	subs	r3, #1
 8009c6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t page = (start - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 8009c6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009c70:	22f8      	movs	r2, #248	@ 0xf8
 8009c72:	0612      	lsls	r2, r2, #24
 8009c74:	4694      	mov	ip, r2
 8009c76:	4463      	add	r3, ip
 8009c78:	0adb      	lsrs	r3, r3, #11
 8009c7a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t page_end = (end - FLASH_BASE) / MP_FLASH_PAGE_SIZE;
 8009c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7e:	22f8      	movs	r2, #248	@ 0xf8
 8009c80:	0612      	lsls	r2, r2, #24
 8009c82:	4694      	mov	ip, r2
 8009c84:	4463      	add	r3, ip
 8009c86:	0adb      	lsrs	r3, r3, #11
 8009c88:	623b      	str	r3, [r7, #32]

  if (page_end < page) return false;
 8009c8a:	6a3a      	ldr	r2, [r7, #32]
 8009c8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c8e:	429a      	cmp	r2, r3
 8009c90:	d201      	bcs.n	8009c96 <flash_erase_region+0x4a>
 8009c92:	2300      	movs	r3, #0
 8009c94:	e020      	b.n	8009cd8 <flash_erase_region+0x8c>

  FLASH_EraseInitTypeDef ei; memset(&ei,0,sizeof(ei));
 8009c96:	2410      	movs	r4, #16
 8009c98:	193b      	adds	r3, r7, r4
 8009c9a:	2210      	movs	r2, #16
 8009c9c:	2100      	movs	r1, #0
 8009c9e:	0018      	movs	r0, r3
 8009ca0:	f018 fbe8 	bl	8022474 <memset>
  uint32_t page_error=0;
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	60fb      	str	r3, [r7, #12]
  ei.TypeErase = FLASH_TYPEERASE_PAGES;
 8009ca8:	0021      	movs	r1, r4
 8009caa:	187b      	adds	r3, r7, r1
 8009cac:	2202      	movs	r2, #2
 8009cae:	601a      	str	r2, [r3, #0]
  ei.Page = page;
 8009cb0:	187b      	adds	r3, r7, r1
 8009cb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009cb4:	609a      	str	r2, [r3, #8]
  ei.NbPages = (page_end - page) + 1;
 8009cb6:	6a3a      	ldr	r2, [r7, #32]
 8009cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cba:	1ad3      	subs	r3, r2, r3
 8009cbc:	1c5a      	adds	r2, r3, #1
 8009cbe:	187b      	adds	r3, r7, r1
 8009cc0:	60da      	str	r2, [r3, #12]
  return (HAL_FLASHEx_Erase(&ei, &page_error) == HAL_OK);
 8009cc2:	230c      	movs	r3, #12
 8009cc4:	18fa      	adds	r2, r7, r3
 8009cc6:	187b      	adds	r3, r7, r1
 8009cc8:	0011      	movs	r1, r2
 8009cca:	0018      	movs	r0, r3
 8009ccc:	f006 ff88 	bl	8010be0 <HAL_FLASHEx_Erase>
 8009cd0:	0003      	movs	r3, r0
 8009cd2:	425a      	negs	r2, r3
 8009cd4:	4153      	adcs	r3, r2
 8009cd6:	b2db      	uxtb	r3, r3
}
 8009cd8:	0018      	movs	r0, r3
 8009cda:	46bd      	mov	sp, r7
 8009cdc:	b00d      	add	sp, #52	@ 0x34
 8009cde:	bd90      	pop	{r4, r7, pc}

08009ce0 <flash_prog_bytes>:

static bool flash_prog_bytes(uint32_t addr, const uint8_t *data, uint32_t len){
 8009ce0:	b580      	push	{r7, lr}
 8009ce2:	b08a      	sub	sp, #40	@ 0x28
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	60f8      	str	r0, [r7, #12]
 8009ce8:	60b9      	str	r1, [r7, #8]
 8009cea:	607a      	str	r2, [r7, #4]
  uint32_t i=0;
 8009cec:	2300      	movs	r3, #0
 8009cee:	627b      	str	r3, [r7, #36]	@ 0x24
  while (i < len){
 8009cf0:	e033      	b.n	8009d5a <flash_prog_bytes+0x7a>
    uint64_t dw = 0xFFFFFFFFFFFFFFFFull;
 8009cf2:	2201      	movs	r2, #1
 8009cf4:	4252      	negs	r2, r2
 8009cf6:	17d3      	asrs	r3, r2, #31
 8009cf8:	613a      	str	r2, [r7, #16]
 8009cfa:	617b      	str	r3, [r7, #20]
    uint8_t *pdw = (uint8_t*)&dw;
 8009cfc:	2310      	movs	r3, #16
 8009cfe:	18fb      	adds	r3, r7, r3
 8009d00:	61fb      	str	r3, [r7, #28]
    for (uint32_t k=0;k<8;k++){
 8009d02:	2300      	movs	r3, #0
 8009d04:	623b      	str	r3, [r7, #32]
 8009d06:	e015      	b.n	8009d34 <flash_prog_bytes+0x54>
      uint32_t idx=i+k;
 8009d08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d0a:	6a3b      	ldr	r3, [r7, #32]
 8009d0c:	18d3      	adds	r3, r2, r3
 8009d0e:	61bb      	str	r3, [r7, #24]
      pdw[k] = (idx < len) ? data[idx] : 0xFF;
 8009d10:	69ba      	ldr	r2, [r7, #24]
 8009d12:	687b      	ldr	r3, [r7, #4]
 8009d14:	429a      	cmp	r2, r3
 8009d16:	d204      	bcs.n	8009d22 <flash_prog_bytes+0x42>
 8009d18:	68ba      	ldr	r2, [r7, #8]
 8009d1a:	69bb      	ldr	r3, [r7, #24]
 8009d1c:	18d3      	adds	r3, r2, r3
 8009d1e:	7819      	ldrb	r1, [r3, #0]
 8009d20:	e000      	b.n	8009d24 <flash_prog_bytes+0x44>
 8009d22:	21ff      	movs	r1, #255	@ 0xff
 8009d24:	69fa      	ldr	r2, [r7, #28]
 8009d26:	6a3b      	ldr	r3, [r7, #32]
 8009d28:	18d3      	adds	r3, r2, r3
 8009d2a:	1c0a      	adds	r2, r1, #0
 8009d2c:	701a      	strb	r2, [r3, #0]
    for (uint32_t k=0;k<8;k++){
 8009d2e:	6a3b      	ldr	r3, [r7, #32]
 8009d30:	3301      	adds	r3, #1
 8009d32:	623b      	str	r3, [r7, #32]
 8009d34:	6a3b      	ldr	r3, [r7, #32]
 8009d36:	2b07      	cmp	r3, #7
 8009d38:	d9e6      	bls.n	8009d08 <flash_prog_bytes+0x28>
    }
    if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, addr, dw) != HAL_OK) return false;
 8009d3a:	693a      	ldr	r2, [r7, #16]
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	68f9      	ldr	r1, [r7, #12]
 8009d40:	2001      	movs	r0, #1
 8009d42:	f006 fe51 	bl	80109e8 <HAL_FLASH_Program>
 8009d46:	1e03      	subs	r3, r0, #0
 8009d48:	d001      	beq.n	8009d4e <flash_prog_bytes+0x6e>
 8009d4a:	2300      	movs	r3, #0
 8009d4c:	e00a      	b.n	8009d64 <flash_prog_bytes+0x84>
    addr += 8; i += 8;
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	3308      	adds	r3, #8
 8009d52:	60fb      	str	r3, [r7, #12]
 8009d54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d56:	3308      	adds	r3, #8
 8009d58:	627b      	str	r3, [r7, #36]	@ 0x24
  while (i < len){
 8009d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	d3c7      	bcc.n	8009cf2 <flash_prog_bytes+0x12>
  }
  return true;
 8009d62:	2301      	movs	r3, #1
}
 8009d64:	0018      	movs	r0, r3
 8009d66:	46bd      	mov	sp, r7
 8009d68:	b00a      	add	sp, #40	@ 0x28
 8009d6a:	bd80      	pop	{r7, pc}

08009d6c <storage_erase_slot>:

static bool storage_erase_slot(uint8_t slot){
 8009d6c:	b5b0      	push	{r4, r5, r7, lr}
 8009d6e:	b086      	sub	sp, #24
 8009d70:	af00      	add	r7, sp, #0
 8009d72:	0002      	movs	r2, r0
 8009d74:	1dfb      	adds	r3, r7, #7
 8009d76:	701a      	strb	r2, [r3, #0]
  uint32_t base = slot_base_addr(slot);
 8009d78:	1dfb      	adds	r3, r7, #7
 8009d7a:	781b      	ldrb	r3, [r3, #0]
 8009d7c:	0018      	movs	r0, r3
 8009d7e:	f7ff ff29 	bl	8009bd4 <slot_base_addr>
 8009d82:	0003      	movs	r3, r0
 8009d84:	617b      	str	r3, [r7, #20]
  uint32_t size = slot_size_bytes();
 8009d86:	f7ff ff15 	bl	8009bb4 <slot_size_bytes>
 8009d8a:	0003      	movs	r3, r0
 8009d8c:	613b      	str	r3, [r7, #16]
  if(!flash_unlock()) return false;
 8009d8e:	f7ff ff4b 	bl	8009c28 <flash_unlock>
 8009d92:	0003      	movs	r3, r0
 8009d94:	001a      	movs	r2, r3
 8009d96:	2301      	movs	r3, #1
 8009d98:	4053      	eors	r3, r2
 8009d9a:	b2db      	uxtb	r3, r3
 8009d9c:	2b00      	cmp	r3, #0
 8009d9e:	d001      	beq.n	8009da4 <storage_erase_slot+0x38>
 8009da0:	2300      	movs	r3, #0
 8009da2:	e00d      	b.n	8009dc0 <storage_erase_slot+0x54>
  bool ok = flash_erase_region(base, size);
 8009da4:	250f      	movs	r5, #15
 8009da6:	197c      	adds	r4, r7, r5
 8009da8:	693a      	ldr	r2, [r7, #16]
 8009daa:	697b      	ldr	r3, [r7, #20]
 8009dac:	0011      	movs	r1, r2
 8009dae:	0018      	movs	r0, r3
 8009db0:	f7ff ff4c 	bl	8009c4c <flash_erase_region>
 8009db4:	0003      	movs	r3, r0
 8009db6:	7023      	strb	r3, [r4, #0]
  flash_lock();
 8009db8:	f7ff ff41 	bl	8009c3e <flash_lock>
  return ok;
 8009dbc:	197b      	adds	r3, r7, r5
 8009dbe:	781b      	ldrb	r3, [r3, #0]
}
 8009dc0:	0018      	movs	r0, r3
 8009dc2:	46bd      	mov	sp, r7
 8009dc4:	b006      	add	sp, #24
 8009dc6:	bdb0      	pop	{r4, r5, r7, pc}

08009dc8 <storage_save_slot>:

static bool storage_save_slot(uint8_t slot, const mp_editor_t *ed, bool autorun){
 8009dc8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009dca:	b095      	sub	sp, #84	@ 0x54
 8009dcc:	af00      	add	r7, sp, #0
 8009dce:	6039      	str	r1, [r7, #0]
 8009dd0:	0011      	movs	r1, r2
 8009dd2:	1dfb      	adds	r3, r7, #7
 8009dd4:	1c02      	adds	r2, r0, #0
 8009dd6:	701a      	strb	r2, [r3, #0]
 8009dd8:	1dbb      	adds	r3, r7, #6
 8009dda:	1c0a      	adds	r2, r1, #0
 8009ddc:	701a      	strb	r2, [r3, #0]
  mp_hdr_t hdr; memset(&hdr,0,sizeof(hdr));
 8009dde:	2414      	movs	r4, #20
 8009de0:	193b      	adds	r3, r7, r4
 8009de2:	2214      	movs	r2, #20
 8009de4:	2100      	movs	r1, #0
 8009de6:	0018      	movs	r0, r3
 8009de8:	f018 fb44 	bl	8022474 <memset>
  hdr.magic = MP_MAGIC;
 8009dec:	0021      	movs	r1, r4
 8009dee:	187b      	adds	r3, r7, r1
 8009df0:	4aa3      	ldr	r2, [pc, #652]	@ (800a080 <storage_save_slot+0x2b8>)
 8009df2:	601a      	str	r2, [r3, #0]
  hdr.version = 2;
 8009df4:	187b      	adds	r3, r7, r1
 8009df6:	2202      	movs	r2, #2
 8009df8:	809a      	strh	r2, [r3, #4]
  hdr.count = ed->count;
 8009dfa:	683b      	ldr	r3, [r7, #0]
 8009dfc:	4aa1      	ldr	r2, [pc, #644]	@ (800a084 <storage_save_slot+0x2bc>)
 8009dfe:	5c9b      	ldrb	r3, [r3, r2]
 8009e00:	001a      	movs	r2, r3
 8009e02:	187b      	adds	r3, r7, r1
 8009e04:	80da      	strh	r2, [r3, #6]
  hdr.autorun = autorun ? 1 : 0;
 8009e06:	1dbb      	adds	r3, r7, #6
 8009e08:	781b      	ldrb	r3, [r3, #0]
 8009e0a:	001a      	movs	r2, r3
 8009e0c:	187b      	adds	r3, r7, r1
 8009e0e:	721a      	strb	r2, [r3, #8]

  uint32_t data_len=0;
 8009e10:	2300      	movs	r3, #0
 8009e12:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 8009e14:	234b      	movs	r3, #75	@ 0x4b
 8009e16:	18fb      	adds	r3, r7, r3
 8009e18:	2200      	movs	r2, #0
 8009e1a:	701a      	strb	r2, [r3, #0]
 8009e1c:	e01a      	b.n	8009e54 <storage_save_slot+0x8c>
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009e1e:	244b      	movs	r4, #75	@ 0x4b
 8009e20:	193b      	adds	r3, r7, r4
 8009e22:	781b      	ldrb	r3, [r3, #0]
 8009e24:	224c      	movs	r2, #76	@ 0x4c
 8009e26:	4353      	muls	r3, r2
 8009e28:	683a      	ldr	r2, [r7, #0]
 8009e2a:	18d3      	adds	r3, r2, r3
 8009e2c:	3304      	adds	r3, #4
 8009e2e:	2147      	movs	r1, #71	@ 0x47
 8009e30:	0018      	movs	r0, r3
 8009e32:	f018 fb4c 	bl	80224ce <strnlen>
 8009e36:	0002      	movs	r2, r0
 8009e38:	2128      	movs	r1, #40	@ 0x28
 8009e3a:	187b      	adds	r3, r7, r1
 8009e3c:	701a      	strb	r2, [r3, #0]
    data_len += 2 + 1 + slen;
 8009e3e:	187b      	adds	r3, r7, r1
 8009e40:	781a      	ldrb	r2, [r3, #0]
 8009e42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e44:	18d3      	adds	r3, r2, r3
 8009e46:	3303      	adds	r3, #3
 8009e48:	64fb      	str	r3, [r7, #76]	@ 0x4c
  for (uint8_t i=0;i<ed->count;i++){
 8009e4a:	193b      	adds	r3, r7, r4
 8009e4c:	781a      	ldrb	r2, [r3, #0]
 8009e4e:	193b      	adds	r3, r7, r4
 8009e50:	3201      	adds	r2, #1
 8009e52:	701a      	strb	r2, [r3, #0]
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	4a8b      	ldr	r2, [pc, #556]	@ (800a084 <storage_save_slot+0x2bc>)
 8009e58:	5c9b      	ldrb	r3, [r3, r2]
 8009e5a:	224b      	movs	r2, #75	@ 0x4b
 8009e5c:	18ba      	adds	r2, r7, r2
 8009e5e:	7812      	ldrb	r2, [r2, #0]
 8009e60:	429a      	cmp	r2, r3
 8009e62:	d3dc      	bcc.n	8009e1e <storage_save_slot+0x56>
  }
  hdr.data_len = data_len;
 8009e64:	2114      	movs	r1, #20
 8009e66:	187b      	adds	r3, r7, r1
 8009e68:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009e6a:	60da      	str	r2, [r3, #12]
  hdr.checksum = 0;
 8009e6c:	187b      	adds	r3, r7, r1
 8009e6e:	2200      	movs	r2, #0
 8009e70:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 8009e72:	4b85      	ldr	r3, [pc, #532]	@ (800a088 <storage_save_slot+0x2c0>)
 8009e74:	647b      	str	r3, [r7, #68]	@ 0x44
  h = fnv1a32_update(h, &hdr, sizeof(hdr));
 8009e76:	1879      	adds	r1, r7, r1
 8009e78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009e7a:	2214      	movs	r2, #20
 8009e7c:	0018      	movs	r0, r3
 8009e7e:	f7ff fe6d 	bl	8009b5c <fnv1a32_update>
 8009e82:	0003      	movs	r3, r0
 8009e84:	647b      	str	r3, [r7, #68]	@ 0x44
  for (uint8_t i=0;i<ed->count;i++){
 8009e86:	2343      	movs	r3, #67	@ 0x43
 8009e88:	18fb      	adds	r3, r7, r3
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	701a      	strb	r2, [r3, #0]
 8009e8e:	e03f      	b.n	8009f10 <storage_save_slot+0x148>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 8009e90:	2443      	movs	r4, #67	@ 0x43
 8009e92:	193b      	adds	r3, r7, r4
 8009e94:	781a      	ldrb	r2, [r3, #0]
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	214c      	movs	r1, #76	@ 0x4c
 8009e9a:	434a      	muls	r2, r1
 8009e9c:	58d3      	ldr	r3, [r2, r3]
 8009e9e:	b29a      	uxth	r2, r3
 8009ea0:	2612      	movs	r6, #18
 8009ea2:	19bb      	adds	r3, r7, r6
 8009ea4:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009ea6:	193b      	adds	r3, r7, r4
 8009ea8:	781b      	ldrb	r3, [r3, #0]
 8009eaa:	224c      	movs	r2, #76	@ 0x4c
 8009eac:	4353      	muls	r3, r2
 8009eae:	683a      	ldr	r2, [r7, #0]
 8009eb0:	18d3      	adds	r3, r2, r3
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	2147      	movs	r1, #71	@ 0x47
 8009eb6:	0018      	movs	r0, r3
 8009eb8:	f018 fb09 	bl	80224ce <strnlen>
 8009ebc:	0003      	movs	r3, r0
 8009ebe:	b2da      	uxtb	r2, r3
 8009ec0:	2511      	movs	r5, #17
 8009ec2:	197b      	adds	r3, r7, r5
 8009ec4:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, &ln, 2);
 8009ec6:	19b9      	adds	r1, r7, r6
 8009ec8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009eca:	2202      	movs	r2, #2
 8009ecc:	0018      	movs	r0, r3
 8009ece:	f7ff fe45 	bl	8009b5c <fnv1a32_update>
 8009ed2:	0003      	movs	r3, r0
 8009ed4:	647b      	str	r3, [r7, #68]	@ 0x44
    h = fnv1a32_update(h, &slen, 1);
 8009ed6:	1979      	adds	r1, r7, r5
 8009ed8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009eda:	2201      	movs	r2, #1
 8009edc:	0018      	movs	r0, r3
 8009ede:	f7ff fe3d 	bl	8009b5c <fnv1a32_update>
 8009ee2:	0003      	movs	r3, r0
 8009ee4:	647b      	str	r3, [r7, #68]	@ 0x44
    h = fnv1a32_update(h, ed->lines[i].text, slen);
 8009ee6:	193b      	adds	r3, r7, r4
 8009ee8:	781b      	ldrb	r3, [r3, #0]
 8009eea:	224c      	movs	r2, #76	@ 0x4c
 8009eec:	4353      	muls	r3, r2
 8009eee:	683a      	ldr	r2, [r7, #0]
 8009ef0:	18d3      	adds	r3, r2, r3
 8009ef2:	1d19      	adds	r1, r3, #4
 8009ef4:	197b      	adds	r3, r7, r5
 8009ef6:	781b      	ldrb	r3, [r3, #0]
 8009ef8:	001a      	movs	r2, r3
 8009efa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009efc:	0018      	movs	r0, r3
 8009efe:	f7ff fe2d 	bl	8009b5c <fnv1a32_update>
 8009f02:	0003      	movs	r3, r0
 8009f04:	647b      	str	r3, [r7, #68]	@ 0x44
  for (uint8_t i=0;i<ed->count;i++){
 8009f06:	193b      	adds	r3, r7, r4
 8009f08:	781a      	ldrb	r2, [r3, #0]
 8009f0a:	193b      	adds	r3, r7, r4
 8009f0c:	3201      	adds	r2, #1
 8009f0e:	701a      	strb	r2, [r3, #0]
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	4a5c      	ldr	r2, [pc, #368]	@ (800a084 <storage_save_slot+0x2bc>)
 8009f14:	5c9b      	ldrb	r3, [r3, r2]
 8009f16:	2243      	movs	r2, #67	@ 0x43
 8009f18:	18ba      	adds	r2, r7, r2
 8009f1a:	7812      	ldrb	r2, [r2, #0]
 8009f1c:	429a      	cmp	r2, r3
 8009f1e:	d3b7      	bcc.n	8009e90 <storage_save_slot+0xc8>
  }
  hdr.checksum = h;
 8009f20:	2314      	movs	r3, #20
 8009f22:	18fb      	adds	r3, r7, r3
 8009f24:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f26:	611a      	str	r2, [r3, #16]

  uint32_t total = sizeof(hdr) + data_len;
 8009f28:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009f2a:	3314      	adds	r3, #20
 8009f2c:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t slot_size = slot_size_bytes();
 8009f2e:	f7ff fe41 	bl	8009bb4 <slot_size_bytes>
 8009f32:	0003      	movs	r3, r0
 8009f34:	633b      	str	r3, [r7, #48]	@ 0x30
  if (total > slot_size) return false;
 8009f36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009f38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d901      	bls.n	8009f42 <storage_save_slot+0x17a>
 8009f3e:	2300      	movs	r3, #0
 8009f40:	e09a      	b.n	800a078 <storage_save_slot+0x2b0>

  uint32_t base = slot_base_addr(slot);
 8009f42:	1dfb      	adds	r3, r7, #7
 8009f44:	781b      	ldrb	r3, [r3, #0]
 8009f46:	0018      	movs	r0, r3
 8009f48:	f7ff fe44 	bl	8009bd4 <slot_base_addr>
 8009f4c:	0003      	movs	r3, r0
 8009f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if(!flash_unlock()) return false;
 8009f50:	f7ff fe6a 	bl	8009c28 <flash_unlock>
 8009f54:	0003      	movs	r3, r0
 8009f56:	001a      	movs	r2, r3
 8009f58:	2301      	movs	r3, #1
 8009f5a:	4053      	eors	r3, r2
 8009f5c:	b2db      	uxtb	r3, r3
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d001      	beq.n	8009f66 <storage_save_slot+0x19e>
 8009f62:	2300      	movs	r3, #0
 8009f64:	e088      	b.n	800a078 <storage_save_slot+0x2b0>
  bool ok = flash_erase_region(base, slot_size);
 8009f66:	2542      	movs	r5, #66	@ 0x42
 8009f68:	197c      	adds	r4, r7, r5
 8009f6a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f6e:	0011      	movs	r1, r2
 8009f70:	0018      	movs	r0, r3
 8009f72:	f7ff fe6b 	bl	8009c4c <flash_erase_region>
 8009f76:	0003      	movs	r3, r0
 8009f78:	7023      	strb	r3, [r4, #0]
  if (ok) ok = flash_prog_bytes(base, (const uint8_t*)&hdr, sizeof(hdr));
 8009f7a:	197b      	adds	r3, r7, r5
 8009f7c:	781b      	ldrb	r3, [r3, #0]
 8009f7e:	2b00      	cmp	r3, #0
 8009f80:	d009      	beq.n	8009f96 <storage_save_slot+0x1ce>
 8009f82:	197c      	adds	r4, r7, r5
 8009f84:	2314      	movs	r3, #20
 8009f86:	18f9      	adds	r1, r7, r3
 8009f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f8a:	2214      	movs	r2, #20
 8009f8c:	0018      	movs	r0, r3
 8009f8e:	f7ff fea7 	bl	8009ce0 <flash_prog_bytes>
 8009f92:	0003      	movs	r3, r0
 8009f94:	7023      	strb	r3, [r4, #0]

  uint32_t addr = base + sizeof(hdr);
 8009f96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009f98:	3314      	adds	r3, #20
 8009f9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint8_t i=0;i<ed->count && ok;i++){
 8009f9c:	233b      	movs	r3, #59	@ 0x3b
 8009f9e:	18fb      	adds	r3, r7, r3
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	701a      	strb	r2, [r3, #0]
 8009fa4:	e056      	b.n	800a054 <storage_save_slot+0x28c>
    uint16_t ln = (uint16_t)ed->lines[i].line_no;
 8009fa6:	263b      	movs	r6, #59	@ 0x3b
 8009fa8:	19bb      	adds	r3, r7, r6
 8009faa:	781a      	ldrb	r2, [r3, #0]
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	214c      	movs	r1, #76	@ 0x4c
 8009fb0:	434a      	muls	r2, r1
 8009fb2:	58d2      	ldr	r2, [r2, r3]
 8009fb4:	242a      	movs	r4, #42	@ 0x2a
 8009fb6:	193b      	adds	r3, r7, r4
 8009fb8:	801a      	strh	r2, [r3, #0]
    uint8_t slen = (uint8_t)strnlen(ed->lines[i].text, MP_LINE_LEN-1);
 8009fba:	19bb      	adds	r3, r7, r6
 8009fbc:	781b      	ldrb	r3, [r3, #0]
 8009fbe:	224c      	movs	r2, #76	@ 0x4c
 8009fc0:	4353      	muls	r3, r2
 8009fc2:	683a      	ldr	r2, [r7, #0]
 8009fc4:	18d3      	adds	r3, r2, r3
 8009fc6:	3304      	adds	r3, #4
 8009fc8:	2147      	movs	r1, #71	@ 0x47
 8009fca:	0018      	movs	r0, r3
 8009fcc:	f018 fa7f 	bl	80224ce <strnlen>
 8009fd0:	0002      	movs	r2, r0
 8009fd2:	2529      	movs	r5, #41	@ 0x29
 8009fd4:	197b      	adds	r3, r7, r5
 8009fd6:	701a      	strb	r2, [r3, #0]
    uint8_t rec_hdr[3] = { (uint8_t)(ln&0xFF), (uint8_t)((ln>>8)&0xFF), slen };
 8009fd8:	193b      	adds	r3, r7, r4
 8009fda:	881b      	ldrh	r3, [r3, #0]
 8009fdc:	b2da      	uxtb	r2, r3
 8009fde:	210c      	movs	r1, #12
 8009fe0:	187b      	adds	r3, r7, r1
 8009fe2:	701a      	strb	r2, [r3, #0]
 8009fe4:	193b      	adds	r3, r7, r4
 8009fe6:	881b      	ldrh	r3, [r3, #0]
 8009fe8:	0a1b      	lsrs	r3, r3, #8
 8009fea:	b29b      	uxth	r3, r3
 8009fec:	b2da      	uxtb	r2, r3
 8009fee:	187b      	adds	r3, r7, r1
 8009ff0:	705a      	strb	r2, [r3, #1]
 8009ff2:	187b      	adds	r3, r7, r1
 8009ff4:	197a      	adds	r2, r7, r5
 8009ff6:	7812      	ldrb	r2, [r2, #0]
 8009ff8:	709a      	strb	r2, [r3, #2]
    ok = flash_prog_bytes(addr, rec_hdr, 3); addr += 3;
 8009ffa:	2042      	movs	r0, #66	@ 0x42
 8009ffc:	183c      	adds	r4, r7, r0
 8009ffe:	1879      	adds	r1, r7, r1
 800a000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a002:	2203      	movs	r2, #3
 800a004:	0018      	movs	r0, r3
 800a006:	f7ff fe6b 	bl	8009ce0 <flash_prog_bytes>
 800a00a:	0003      	movs	r3, r0
 800a00c:	7023      	strb	r3, [r4, #0]
 800a00e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a010:	3303      	adds	r3, #3
 800a012:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (ok){ ok = flash_prog_bytes(addr, (const uint8_t*)ed->lines[i].text, slen); addr += slen; }
 800a014:	2042      	movs	r0, #66	@ 0x42
 800a016:	183b      	adds	r3, r7, r0
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	2b00      	cmp	r3, #0
 800a01c:	d014      	beq.n	800a048 <storage_save_slot+0x280>
 800a01e:	19bb      	adds	r3, r7, r6
 800a020:	781b      	ldrb	r3, [r3, #0]
 800a022:	224c      	movs	r2, #76	@ 0x4c
 800a024:	4353      	muls	r3, r2
 800a026:	683a      	ldr	r2, [r7, #0]
 800a028:	18d3      	adds	r3, r2, r3
 800a02a:	1d19      	adds	r1, r3, #4
 800a02c:	197b      	adds	r3, r7, r5
 800a02e:	781a      	ldrb	r2, [r3, #0]
 800a030:	183c      	adds	r4, r7, r0
 800a032:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a034:	0018      	movs	r0, r3
 800a036:	f7ff fe53 	bl	8009ce0 <flash_prog_bytes>
 800a03a:	0003      	movs	r3, r0
 800a03c:	7023      	strb	r3, [r4, #0]
 800a03e:	197b      	adds	r3, r7, r5
 800a040:	781b      	ldrb	r3, [r3, #0]
 800a042:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a044:	18d3      	adds	r3, r2, r3
 800a046:	63fb      	str	r3, [r7, #60]	@ 0x3c
  for (uint8_t i=0;i<ed->count && ok;i++){
 800a048:	213b      	movs	r1, #59	@ 0x3b
 800a04a:	187b      	adds	r3, r7, r1
 800a04c:	781a      	ldrb	r2, [r3, #0]
 800a04e:	187b      	adds	r3, r7, r1
 800a050:	3201      	adds	r2, #1
 800a052:	701a      	strb	r2, [r3, #0]
 800a054:	683b      	ldr	r3, [r7, #0]
 800a056:	4a0b      	ldr	r2, [pc, #44]	@ (800a084 <storage_save_slot+0x2bc>)
 800a058:	5c9b      	ldrb	r3, [r3, r2]
 800a05a:	223b      	movs	r2, #59	@ 0x3b
 800a05c:	18ba      	adds	r2, r7, r2
 800a05e:	7812      	ldrb	r2, [r2, #0]
 800a060:	429a      	cmp	r2, r3
 800a062:	d204      	bcs.n	800a06e <storage_save_slot+0x2a6>
 800a064:	2342      	movs	r3, #66	@ 0x42
 800a066:	18fb      	adds	r3, r7, r3
 800a068:	781b      	ldrb	r3, [r3, #0]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d19b      	bne.n	8009fa6 <storage_save_slot+0x1de>
  }

  flash_lock();
 800a06e:	f7ff fde6 	bl	8009c3e <flash_lock>
  return ok;
 800a072:	2342      	movs	r3, #66	@ 0x42
 800a074:	18fb      	adds	r3, r7, r3
 800a076:	781b      	ldrb	r3, [r3, #0]
}
 800a078:	0018      	movs	r0, r3
 800a07a:	46bd      	mov	sp, r7
 800a07c:	b015      	add	sp, #84	@ 0x54
 800a07e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a080:	4d505033 	.word	0x4d505033
 800a084:	00000ed8 	.word	0x00000ed8
 800a088:	811c9dc5 	.word	0x811c9dc5

0800a08c <storage_load_slot>:

static bool storage_load_slot(uint8_t slot, mp_editor_t *ed, bool *autorun_out){
 800a08c:	b5b0      	push	{r4, r5, r7, lr}
 800a08e:	b092      	sub	sp, #72	@ 0x48
 800a090:	af00      	add	r7, sp, #0
 800a092:	60b9      	str	r1, [r7, #8]
 800a094:	607a      	str	r2, [r7, #4]
 800a096:	210f      	movs	r1, #15
 800a098:	187b      	adds	r3, r7, r1
 800a09a:	1c02      	adds	r2, r0, #0
 800a09c:	701a      	strb	r2, [r3, #0]
  uint32_t base = slot_base_addr(slot);
 800a09e:	187b      	adds	r3, r7, r1
 800a0a0:	781b      	ldrb	r3, [r3, #0]
 800a0a2:	0018      	movs	r0, r3
 800a0a4:	f7ff fd96 	bl	8009bd4 <slot_base_addr>
 800a0a8:	0003      	movs	r3, r0
 800a0aa:	637b      	str	r3, [r7, #52]	@ 0x34
  const mp_hdr_t *hdr = (const mp_hdr_t*)base;
 800a0ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ae:	633b      	str	r3, [r7, #48]	@ 0x30
  if (hdr->magic != MP_MAGIC || hdr->version != 2) return false;
 800a0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0b2:	781a      	ldrb	r2, [r3, #0]
 800a0b4:	7859      	ldrb	r1, [r3, #1]
 800a0b6:	0209      	lsls	r1, r1, #8
 800a0b8:	430a      	orrs	r2, r1
 800a0ba:	7899      	ldrb	r1, [r3, #2]
 800a0bc:	0409      	lsls	r1, r1, #16
 800a0be:	430a      	orrs	r2, r1
 800a0c0:	78db      	ldrb	r3, [r3, #3]
 800a0c2:	061b      	lsls	r3, r3, #24
 800a0c4:	4313      	orrs	r3, r2
 800a0c6:	001a      	movs	r2, r3
 800a0c8:	4b7f      	ldr	r3, [pc, #508]	@ (800a2c8 <storage_load_slot+0x23c>)
 800a0ca:	429a      	cmp	r2, r3
 800a0cc:	d107      	bne.n	800a0de <storage_load_slot+0x52>
 800a0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0d0:	791a      	ldrb	r2, [r3, #4]
 800a0d2:	795b      	ldrb	r3, [r3, #5]
 800a0d4:	021b      	lsls	r3, r3, #8
 800a0d6:	4313      	orrs	r3, r2
 800a0d8:	b29b      	uxth	r3, r3
 800a0da:	2b02      	cmp	r3, #2
 800a0dc:	d001      	beq.n	800a0e2 <storage_load_slot+0x56>
 800a0de:	2300      	movs	r3, #0
 800a0e0:	e0ed      	b.n	800a2be <storage_load_slot+0x232>
  if (hdr->count > MP_MAX_LINES) return false;
 800a0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0e4:	799a      	ldrb	r2, [r3, #6]
 800a0e6:	79db      	ldrb	r3, [r3, #7]
 800a0e8:	021b      	lsls	r3, r3, #8
 800a0ea:	4313      	orrs	r3, r2
 800a0ec:	b29b      	uxth	r3, r3
 800a0ee:	2b32      	cmp	r3, #50	@ 0x32
 800a0f0:	d901      	bls.n	800a0f6 <storage_load_slot+0x6a>
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	e0e3      	b.n	800a2be <storage_load_slot+0x232>

  uint32_t total = sizeof(*hdr) + hdr->data_len;
 800a0f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a0f8:	7b1a      	ldrb	r2, [r3, #12]
 800a0fa:	7b59      	ldrb	r1, [r3, #13]
 800a0fc:	0209      	lsls	r1, r1, #8
 800a0fe:	430a      	orrs	r2, r1
 800a100:	7b99      	ldrb	r1, [r3, #14]
 800a102:	0409      	lsls	r1, r1, #16
 800a104:	430a      	orrs	r2, r1
 800a106:	7bdb      	ldrb	r3, [r3, #15]
 800a108:	061b      	lsls	r3, r3, #24
 800a10a:	4313      	orrs	r3, r2
 800a10c:	3314      	adds	r3, #20
 800a10e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (total > slot_size_bytes()) return false;
 800a110:	f7ff fd50 	bl	8009bb4 <slot_size_bytes>
 800a114:	0002      	movs	r2, r0
 800a116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a118:	4293      	cmp	r3, r2
 800a11a:	d901      	bls.n	800a120 <storage_load_slot+0x94>
 800a11c:	2300      	movs	r3, #0
 800a11e:	e0ce      	b.n	800a2be <storage_load_slot+0x232>

  mp_hdr_t h0 = *hdr;
 800a120:	2410      	movs	r4, #16
 800a122:	193a      	adds	r2, r7, r4
 800a124:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a126:	0010      	movs	r0, r2
 800a128:	0019      	movs	r1, r3
 800a12a:	2314      	movs	r3, #20
 800a12c:	001a      	movs	r2, r3
 800a12e:	f018 fad9 	bl	80226e4 <memcpy>
  uint32_t stored = h0.checksum;
 800a132:	193b      	adds	r3, r7, r4
 800a134:	691b      	ldr	r3, [r3, #16]
 800a136:	62bb      	str	r3, [r7, #40]	@ 0x28
  h0.checksum = 0;
 800a138:	193b      	adds	r3, r7, r4
 800a13a:	2200      	movs	r2, #0
 800a13c:	611a      	str	r2, [r3, #16]

  uint32_t h = 2166136261u;
 800a13e:	4b63      	ldr	r3, [pc, #396]	@ (800a2cc <storage_load_slot+0x240>)
 800a140:	647b      	str	r3, [r7, #68]	@ 0x44
  h = fnv1a32_update(h, &h0, sizeof(h0));
 800a142:	1939      	adds	r1, r7, r4
 800a144:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a146:	2214      	movs	r2, #20
 800a148:	0018      	movs	r0, r3
 800a14a:	f7ff fd07 	bl	8009b5c <fnv1a32_update>
 800a14e:	0003      	movs	r3, r0
 800a150:	647b      	str	r3, [r7, #68]	@ 0x44

  const uint8_t *p = (const uint8_t*)base + sizeof(*hdr);
 800a152:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a154:	3314      	adds	r3, #20
 800a156:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t remain = hdr->data_len;
 800a158:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a15a:	7b1a      	ldrb	r2, [r3, #12]
 800a15c:	7b59      	ldrb	r1, [r3, #13]
 800a15e:	0209      	lsls	r1, r1, #8
 800a160:	430a      	orrs	r2, r1
 800a162:	7b99      	ldrb	r1, [r3, #14]
 800a164:	0409      	lsls	r1, r1, #16
 800a166:	430a      	orrs	r2, r1
 800a168:	7bdb      	ldrb	r3, [r3, #15]
 800a16a:	061b      	lsls	r3, r3, #24
 800a16c:	4313      	orrs	r3, r2
 800a16e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  ed_init(ed);
 800a170:	68bb      	ldr	r3, [r7, #8]
 800a172:	0018      	movs	r0, r3
 800a174:	f7fc fd54 	bl	8006c20 <ed_init>
  for (uint16_t i=0;i<hdr->count;i++){
 800a178:	233a      	movs	r3, #58	@ 0x3a
 800a17a:	18fb      	adds	r3, r7, r3
 800a17c:	2200      	movs	r2, #0
 800a17e:	801a      	strh	r2, [r3, #0]
 800a180:	e080      	b.n	800a284 <storage_load_slot+0x1f8>
    if (remain < 3) return false;
 800a182:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a184:	2b02      	cmp	r3, #2
 800a186:	d801      	bhi.n	800a18c <storage_load_slot+0x100>
 800a188:	2300      	movs	r3, #0
 800a18a:	e098      	b.n	800a2be <storage_load_slot+0x232>
    uint16_t ln = (uint16_t)p[0] | ((uint16_t)p[1]<<8);
 800a18c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a18e:	781b      	ldrb	r3, [r3, #0]
 800a190:	b21a      	sxth	r2, r3
 800a192:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a194:	3301      	adds	r3, #1
 800a196:	781b      	ldrb	r3, [r3, #0]
 800a198:	b21b      	sxth	r3, r3
 800a19a:	021b      	lsls	r3, r3, #8
 800a19c:	b21b      	sxth	r3, r3
 800a19e:	4313      	orrs	r3, r2
 800a1a0:	b21a      	sxth	r2, r3
 800a1a2:	2326      	movs	r3, #38	@ 0x26
 800a1a4:	18fb      	adds	r3, r7, r3
 800a1a6:	801a      	strh	r2, [r3, #0]
    uint8_t slen = p[2];
 800a1a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1aa:	1c9a      	adds	r2, r3, #2
 800a1ac:	2425      	movs	r4, #37	@ 0x25
 800a1ae:	193b      	adds	r3, r7, r4
 800a1b0:	7812      	ldrb	r2, [r2, #0]
 800a1b2:	701a      	strb	r2, [r3, #0]
    h = fnv1a32_update(h, p, 3);
 800a1b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1b6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1b8:	2203      	movs	r2, #3
 800a1ba:	0018      	movs	r0, r3
 800a1bc:	f7ff fcce 	bl	8009b5c <fnv1a32_update>
 800a1c0:	0003      	movs	r3, r0
 800a1c2:	647b      	str	r3, [r7, #68]	@ 0x44
    p += 3; remain -= 3;
 800a1c4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c6:	3303      	adds	r3, #3
 800a1c8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a1ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1cc:	3b03      	subs	r3, #3
 800a1ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (remain < slen) return false;
 800a1d0:	193b      	adds	r3, r7, r4
 800a1d2:	781b      	ldrb	r3, [r3, #0]
 800a1d4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a1d6:	429a      	cmp	r2, r3
 800a1d8:	d201      	bcs.n	800a1de <storage_load_slot+0x152>
 800a1da:	2300      	movs	r3, #0
 800a1dc:	e06f      	b.n	800a2be <storage_load_slot+0x232>
    h = fnv1a32_update(h, p, slen);
 800a1de:	2425      	movs	r4, #37	@ 0x25
 800a1e0:	193b      	adds	r3, r7, r4
 800a1e2:	781a      	ldrb	r2, [r3, #0]
 800a1e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a1e8:	0018      	movs	r0, r3
 800a1ea:	f7ff fcb7 	bl	8009b5c <fnv1a32_update>
 800a1ee:	0003      	movs	r3, r0
 800a1f0:	647b      	str	r3, [r7, #68]	@ 0x44

    ed->lines[i].line_no = (int)ln;
 800a1f2:	233a      	movs	r3, #58	@ 0x3a
 800a1f4:	18fb      	adds	r3, r7, r3
 800a1f6:	881a      	ldrh	r2, [r3, #0]
 800a1f8:	2326      	movs	r3, #38	@ 0x26
 800a1fa:	18fb      	adds	r3, r7, r3
 800a1fc:	8819      	ldrh	r1, [r3, #0]
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	204c      	movs	r0, #76	@ 0x4c
 800a202:	4342      	muls	r2, r0
 800a204:	50d1      	str	r1, [r2, r3]
    uint8_t cpy = slen;
 800a206:	2139      	movs	r1, #57	@ 0x39
 800a208:	187b      	adds	r3, r7, r1
 800a20a:	193a      	adds	r2, r7, r4
 800a20c:	7812      	ldrb	r2, [r2, #0]
 800a20e:	701a      	strb	r2, [r3, #0]
    if (cpy > (MP_LINE_LEN-1)) cpy = (uint8_t)(MP_LINE_LEN-1);
 800a210:	187b      	adds	r3, r7, r1
 800a212:	781b      	ldrb	r3, [r3, #0]
 800a214:	2b47      	cmp	r3, #71	@ 0x47
 800a216:	d902      	bls.n	800a21e <storage_load_slot+0x192>
 800a218:	187b      	adds	r3, r7, r1
 800a21a:	2247      	movs	r2, #71	@ 0x47
 800a21c:	701a      	strb	r2, [r3, #0]
    memcpy(ed->lines[i].text, p, cpy);
 800a21e:	243a      	movs	r4, #58	@ 0x3a
 800a220:	193b      	adds	r3, r7, r4
 800a222:	881b      	ldrh	r3, [r3, #0]
 800a224:	224c      	movs	r2, #76	@ 0x4c
 800a226:	4353      	muls	r3, r2
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	18d3      	adds	r3, r2, r3
 800a22c:	1d18      	adds	r0, r3, #4
 800a22e:	2539      	movs	r5, #57	@ 0x39
 800a230:	197b      	adds	r3, r7, r5
 800a232:	781a      	ldrb	r2, [r3, #0]
 800a234:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a236:	0019      	movs	r1, r3
 800a238:	f018 fa54 	bl	80226e4 <memcpy>
    ed->lines[i].text[cpy]=0;
 800a23c:	193b      	adds	r3, r7, r4
 800a23e:	881a      	ldrh	r2, [r3, #0]
 800a240:	197b      	adds	r3, r7, r5
 800a242:	781b      	ldrb	r3, [r3, #0]
 800a244:	68b9      	ldr	r1, [r7, #8]
 800a246:	204c      	movs	r0, #76	@ 0x4c
 800a248:	4342      	muls	r2, r0
 800a24a:	188a      	adds	r2, r1, r2
 800a24c:	18d3      	adds	r3, r2, r3
 800a24e:	3304      	adds	r3, #4
 800a250:	2200      	movs	r2, #0
 800a252:	701a      	strb	r2, [r3, #0]
    p += slen; remain -= slen;
 800a254:	2125      	movs	r1, #37	@ 0x25
 800a256:	187b      	adds	r3, r7, r1
 800a258:	781b      	ldrb	r3, [r3, #0]
 800a25a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a25c:	18d3      	adds	r3, r2, r3
 800a25e:	643b      	str	r3, [r7, #64]	@ 0x40
 800a260:	187b      	adds	r3, r7, r1
 800a262:	781b      	ldrb	r3, [r3, #0]
 800a264:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a266:	1ad3      	subs	r3, r2, r3
 800a268:	63fb      	str	r3, [r7, #60]	@ 0x3c
    ed->count++;
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	4a18      	ldr	r2, [pc, #96]	@ (800a2d0 <storage_load_slot+0x244>)
 800a26e:	5c9b      	ldrb	r3, [r3, r2]
 800a270:	3301      	adds	r3, #1
 800a272:	b2d9      	uxtb	r1, r3
 800a274:	68bb      	ldr	r3, [r7, #8]
 800a276:	4a16      	ldr	r2, [pc, #88]	@ (800a2d0 <storage_load_slot+0x244>)
 800a278:	5499      	strb	r1, [r3, r2]
  for (uint16_t i=0;i<hdr->count;i++){
 800a27a:	193b      	adds	r3, r7, r4
 800a27c:	881a      	ldrh	r2, [r3, #0]
 800a27e:	193b      	adds	r3, r7, r4
 800a280:	3201      	adds	r2, #1
 800a282:	801a      	strh	r2, [r3, #0]
 800a284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a286:	799a      	ldrb	r2, [r3, #6]
 800a288:	79db      	ldrb	r3, [r3, #7]
 800a28a:	021b      	lsls	r3, r3, #8
 800a28c:	4313      	orrs	r3, r2
 800a28e:	b29b      	uxth	r3, r3
 800a290:	223a      	movs	r2, #58	@ 0x3a
 800a292:	18ba      	adds	r2, r7, r2
 800a294:	8812      	ldrh	r2, [r2, #0]
 800a296:	429a      	cmp	r2, r3
 800a298:	d200      	bcs.n	800a29c <storage_load_slot+0x210>
 800a29a:	e772      	b.n	800a182 <storage_load_slot+0xf6>
  }

  if (h != stored) return false;
 800a29c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a29e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2a0:	429a      	cmp	r2, r3
 800a2a2:	d001      	beq.n	800a2a8 <storage_load_slot+0x21c>
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	e00a      	b.n	800a2be <storage_load_slot+0x232>
  if (autorun_out) *autorun_out = (hdr->autorun != 0);
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	2b00      	cmp	r3, #0
 800a2ac:	d006      	beq.n	800a2bc <storage_load_slot+0x230>
 800a2ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a2b0:	7a1b      	ldrb	r3, [r3, #8]
 800a2b2:	1e5a      	subs	r2, r3, #1
 800a2b4:	4193      	sbcs	r3, r2
 800a2b6:	b2da      	uxtb	r2, r3
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	701a      	strb	r2, [r3, #0]
  return true;
 800a2bc:	2301      	movs	r3, #1
}
 800a2be:	0018      	movs	r0, r3
 800a2c0:	46bd      	mov	sp, r7
 800a2c2:	b012      	add	sp, #72	@ 0x48
 800a2c4:	bdb0      	pop	{r4, r5, r7, pc}
 800a2c6:	46c0      	nop			@ (mov r8, r8)
 800a2c8:	4d505033 	.word	0x4d505033
 800a2cc:	811c9dc5 	.word	0x811c9dc5
 800a2d0:	00000ed8 	.word	0x00000ed8

0800a2d4 <mp_prompt>:

static bool g_edit=false;
static int  g_next_line=10;
static int  g_step=10;

static void mp_prompt(void){
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b084      	sub	sp, #16
 800a2d8:	af00      	add	r7, sp, #0
  if (g_edit){
 800a2da:	4b10      	ldr	r3, [pc, #64]	@ (800a31c <mp_prompt+0x48>)
 800a2dc:	781b      	ldrb	r3, [r3, #0]
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d013      	beq.n	800a30a <mp_prompt+0x36>
    /* In EDIT mode, show line number with > prefix for alignment */
    char b[16];
    mp_itoa(g_next_line, b);
 800a2e2:	4b0f      	ldr	r3, [pc, #60]	@ (800a320 <mp_prompt+0x4c>)
 800a2e4:	681b      	ldr	r3, [r3, #0]
 800a2e6:	003a      	movs	r2, r7
 800a2e8:	0011      	movs	r1, r2
 800a2ea:	0018      	movs	r0, r3
 800a2ec:	f7fc fb74 	bl	80069d8 <mp_itoa>
    mp_puts("> ");
 800a2f0:	4b0c      	ldr	r3, [pc, #48]	@ (800a324 <mp_prompt+0x50>)
 800a2f2:	0018      	movs	r0, r3
 800a2f4:	f7fc faef 	bl	80068d6 <mp_puts>
    mp_puts(b);
 800a2f8:	003b      	movs	r3, r7
 800a2fa:	0018      	movs	r0, r3
 800a2fc:	f7fc faeb 	bl	80068d6 <mp_puts>
    mp_puts(" ");
 800a300:	4b09      	ldr	r3, [pc, #36]	@ (800a328 <mp_prompt+0x54>)
 800a302:	0018      	movs	r0, r3
 800a304:	f7fc fae7 	bl	80068d6 <mp_puts>
  } else {
    /* Normal mode, show > prompt */
    mp_puts("> ");
  }
}
 800a308:	e003      	b.n	800a312 <mp_prompt+0x3e>
    mp_puts("> ");
 800a30a:	4b06      	ldr	r3, [pc, #24]	@ (800a324 <mp_prompt+0x50>)
 800a30c:	0018      	movs	r0, r3
 800a30e:	f7fc fae2 	bl	80068d6 <mp_puts>
}
 800a312:	46c0      	nop			@ (mov r8, r8)
 800a314:	46bd      	mov	sp, r7
 800a316:	b004      	add	sp, #16
 800a318:	bd80      	pop	{r7, pc}
 800a31a:	46c0      	nop			@ (mov r8, r8)
 800a31c:	20002298 	.word	0x20002298
 800a320:	2000000c 	.word	0x2000000c
 800a324:	08026bb8 	.word	0x08026bb8
 800a328:	080268e0 	.word	0x080268e0

0800a32c <help>:

static void help(void){
 800a32c:	b580      	push	{r7, lr}
 800a32e:	af00      	add	r7, sp, #0
  mp_puts("MiniPascal monitor (v4)\r\n");
 800a330:	4b5d      	ldr	r3, [pc, #372]	@ (800a4a8 <help+0x17c>)
 800a332:	0018      	movs	r0, r3
 800a334:	f7fc facf 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a338:	4b5c      	ldr	r3, [pc, #368]	@ (800a4ac <help+0x180>)
 800a33a:	0018      	movs	r0, r3
 800a33c:	f7fc facb 	bl	80068d6 <mp_puts>
  mp_puts("=== COMMANDS ===\r\n");
 800a340:	4b5b      	ldr	r3, [pc, #364]	@ (800a4b0 <help+0x184>)
 800a342:	0018      	movs	r0, r3
 800a344:	f7fc fac7 	bl	80068d6 <mp_puts>
  mp_puts("  EDIT         enter edit mode (starts new program)\r\n");
 800a348:	4b5a      	ldr	r3, [pc, #360]	@ (800a4b4 <help+0x188>)
 800a34a:	0018      	movs	r0, r3
 800a34c:	f7fc fac3 	bl	80068d6 <mp_puts>
  mp_puts("  END          exit edit mode\r\n");
 800a350:	4b59      	ldr	r3, [pc, #356]	@ (800a4b8 <help+0x18c>)
 800a352:	0018      	movs	r0, r3
 800a354:	f7fc fabf 	bl	80068d6 <mp_puts>
  mp_puts("  NEW          clear program\r\n");
 800a358:	4b58      	ldr	r3, [pc, #352]	@ (800a4bc <help+0x190>)
 800a35a:	0018      	movs	r0, r3
 800a35c:	f7fc fabb 	bl	80068d6 <mp_puts>
  mp_puts("  LIST         show program\r\n");
 800a360:	4b57      	ldr	r3, [pc, #348]	@ (800a4c0 <help+0x194>)
 800a362:	0018      	movs	r0, r3
 800a364:	f7fc fab7 	bl	80068d6 <mp_puts>
  mp_puts("  RUN          compile and run\r\n");
 800a368:	4b56      	ldr	r3, [pc, #344]	@ (800a4c4 <help+0x198>)
 800a36a:	0018      	movs	r0, r3
 800a36c:	f7fc fab3 	bl	80068d6 <mp_puts>
  mp_puts("  STOP         stop running\r\n");
 800a370:	4b55      	ldr	r3, [pc, #340]	@ (800a4c8 <help+0x19c>)
 800a372:	0018      	movs	r0, r3
 800a374:	f7fc faaf 	bl	80068d6 <mp_puts>
  mp_puts("  EXIT         exit Pascal mode\r\n");
 800a378:	4b54      	ldr	r3, [pc, #336]	@ (800a4cc <help+0x1a0>)
 800a37a:	0018      	movs	r0, r3
 800a37c:	f7fc faab 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a380:	4b4a      	ldr	r3, [pc, #296]	@ (800a4ac <help+0x180>)
 800a382:	0018      	movs	r0, r3
 800a384:	f7fc faa7 	bl	80068d6 <mp_puts>
  mp_puts("=== FLASH STORAGE ===\r\n");
 800a388:	4b51      	ldr	r3, [pc, #324]	@ (800a4d0 <help+0x1a4>)
 800a38a:	0018      	movs	r0, r3
 800a38c:	f7fc faa3 	bl	80068d6 <mp_puts>
  mp_puts("  SAVE 1       save to slot 1 (1-3)\r\n");
 800a390:	4b50      	ldr	r3, [pc, #320]	@ (800a4d4 <help+0x1a8>)
 800a392:	0018      	movs	r0, r3
 800a394:	f7fc fa9f 	bl	80068d6 <mp_puts>
  mp_puts("  SAVE 1 START save and run\r\n");
 800a398:	4b4f      	ldr	r3, [pc, #316]	@ (800a4d8 <help+0x1ac>)
 800a39a:	0018      	movs	r0, r3
 800a39c:	f7fc fa9b 	bl	80068d6 <mp_puts>
  mp_puts("  LOAD 1       load from slot\r\n");
 800a3a0:	4b4e      	ldr	r3, [pc, #312]	@ (800a4dc <help+0x1b0>)
 800a3a2:	0018      	movs	r0, r3
 800a3a4:	f7fc fa97 	bl	80068d6 <mp_puts>
  mp_puts("  ERASE 1      erase slot\r\n");
 800a3a8:	4b4d      	ldr	r3, [pc, #308]	@ (800a4e0 <help+0x1b4>)
 800a3aa:	0018      	movs	r0, r3
 800a3ac:	f7fc fa93 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a3b0:	4b3e      	ldr	r3, [pc, #248]	@ (800a4ac <help+0x180>)
 800a3b2:	0018      	movs	r0, r3
 800a3b4:	f7fc fa8f 	bl	80068d6 <mp_puts>
  mp_puts("=== PASCAL FUNCTIONS (use comma separator) ===\r\n");
 800a3b8:	4b4a      	ldr	r3, [pc, #296]	@ (800a4e4 <help+0x1b8>)
 800a3ba:	0018      	movs	r0, r3
 800a3bc:	f7fc fa8b 	bl	80068d6 <mp_puts>
  mp_puts("  LED(idx,r,g,b,w)    set LED color (idx 1-12)\r\n");
 800a3c0:	4b49      	ldr	r3, [pc, #292]	@ (800a4e8 <help+0x1bc>)
 800a3c2:	0018      	movs	r0, r3
 800a3c4:	f7fc fa87 	bl	80068d6 <mp_puts>
  mp_puts("  LEDON(r,g,b,w)      set all LEDs on\r\n");
 800a3c8:	4b48      	ldr	r3, [pc, #288]	@ (800a4ec <help+0x1c0>)
 800a3ca:	0018      	movs	r0, r3
 800a3cc:	f7fc fa83 	bl	80068d6 <mp_puts>
  mp_puts("  LEDOFF()            turn all LEDs off\r\n");
 800a3d0:	4b47      	ldr	r3, [pc, #284]	@ (800a4f0 <help+0x1c4>)
 800a3d2:	0018      	movs	r0, r3
 800a3d4:	f7fc fa7f 	bl	80068d6 <mp_puts>
  mp_puts("  WAIT(ms)            delay milliseconds\r\n");
 800a3d8:	4b46      	ldr	r3, [pc, #280]	@ (800a4f4 <help+0x1c8>)
 800a3da:	0018      	movs	r0, r3
 800a3dc:	f7fc fa7b 	bl	80068d6 <mp_puts>
  mp_puts("  DELAY(ms)           same as WAIT\r\n");
 800a3e0:	4b45      	ldr	r3, [pc, #276]	@ (800a4f8 <help+0x1cc>)
 800a3e2:	0018      	movs	r0, r3
 800a3e4:	f7fc fa77 	bl	80068d6 <mp_puts>
  mp_puts("  BEEP(freq,vol,s)    beep tone (vol 0-50)\r\n");
 800a3e8:	4b44      	ldr	r3, [pc, #272]	@ (800a4fc <help+0x1d0>)
 800a3ea:	0018      	movs	r0, r3
 800a3ec:	f7fc fa73 	bl	80068d6 <mp_puts>
  mp_puts("  GOTO n              jump to line n\r\n");
 800a3f0:	4b43      	ldr	r3, [pc, #268]	@ (800a500 <help+0x1d4>)
 800a3f2:	0018      	movs	r0, r3
 800a3f4:	f7fc fa6f 	bl	80068d6 <mp_puts>
  mp_puts("  SETTIME(h,m,s)      set RTC time\r\n");
 800a3f8:	4b42      	ldr	r3, [pc, #264]	@ (800a504 <help+0x1d8>)
 800a3fa:	0018      	movs	r0, r3
 800a3fc:	f7fc fa6b 	bl	80068d6 <mp_puts>
  mp_puts("  SETALARM(h,m,s)     set alarm\r\n");
 800a400:	4b41      	ldr	r3, [pc, #260]	@ (800a508 <help+0x1dc>)
 800a402:	0018      	movs	r0, r3
 800a404:	f7fc fa67 	bl	80068d6 <mp_puts>
  mp_puts("  ALARM(h,m,s)        alias for SETALARM\r\n");
 800a408:	4b40      	ldr	r3, [pc, #256]	@ (800a50c <help+0x1e0>)
 800a40a:	0018      	movs	r0, r3
 800a40c:	f7fc fa63 	bl	80068d6 <mp_puts>
  mp_puts("  ALARM()             read alarm state (0/1)\r\n");
 800a410:	4b3f      	ldr	r3, [pc, #252]	@ (800a510 <help+0x1e4>)
 800a412:	0018      	movs	r0, r3
 800a414:	f7fc fa5f 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a418:	4b24      	ldr	r3, [pc, #144]	@ (800a4ac <help+0x180>)
 800a41a:	0018      	movs	r0, r3
 800a41c:	f7fc fa5b 	bl	80068d6 <mp_puts>
  mp_puts("=== READ FUNCTIONS (return value) ===\r\n");
 800a420:	4b3c      	ldr	r3, [pc, #240]	@ (800a514 <help+0x1e8>)
 800a422:	0018      	movs	r0, r3
 800a424:	f7fc fa57 	bl	80068d6 <mp_puts>
  mp_puts("  BATTERY()    battery mV\r\n");
 800a428:	4b3b      	ldr	r3, [pc, #236]	@ (800a518 <help+0x1ec>)
 800a42a:	0018      	movs	r0, r3
 800a42c:	f7fc fa53 	bl	80068d6 <mp_puts>
  mp_puts("  LIGHT()      light lux\r\n");
 800a430:	4b3a      	ldr	r3, [pc, #232]	@ (800a51c <help+0x1f0>)
 800a432:	0018      	movs	r0, r3
 800a434:	f7fc fa4f 	bl	80068d6 <mp_puts>
  mp_puts("  RNG()        random number\r\n");
 800a438:	4b39      	ldr	r3, [pc, #228]	@ (800a520 <help+0x1f4>)
 800a43a:	0018      	movs	r0, r3
 800a43c:	f7fc fa4b 	bl	80068d6 <mp_puts>
  mp_puts("  TEMP()       temperature (x100)\r\n");
 800a440:	4b38      	ldr	r3, [pc, #224]	@ (800a524 <help+0x1f8>)
 800a442:	0018      	movs	r0, r3
 800a444:	f7fc fa47 	bl	80068d6 <mp_puts>
  mp_puts("  HUM()        humidity (x100)\r\n");
 800a448:	4b37      	ldr	r3, [pc, #220]	@ (800a528 <help+0x1fc>)
 800a44a:	0018      	movs	r0, r3
 800a44c:	f7fc fa43 	bl	80068d6 <mp_puts>
  mp_puts("  PRESS()      pressure (x100)\r\n");
 800a450:	4b36      	ldr	r3, [pc, #216]	@ (800a52c <help+0x200>)
 800a452:	0018      	movs	r0, r3
 800a454:	f7fc fa3f 	bl	80068d6 <mp_puts>
  mp_puts("  BTN()        button state\r\n");
 800a458:	4b35      	ldr	r3, [pc, #212]	@ (800a530 <help+0x204>)
 800a45a:	0018      	movs	r0, r3
 800a45c:	f7fc fa3b 	bl	80068d6 <mp_puts>
  mp_puts("  MIC()        microphone level\r\n");
 800a460:	4b34      	ldr	r3, [pc, #208]	@ (800a534 <help+0x208>)
 800a462:	0018      	movs	r0, r3
 800a464:	f7fc fa37 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a468:	4b10      	ldr	r3, [pc, #64]	@ (800a4ac <help+0x180>)
 800a46a:	0018      	movs	r0, r3
 800a46c:	f7fc fa33 	bl	80068d6 <mp_puts>
  mp_puts("=== VARIABLES ===\r\n");
 800a470:	4b31      	ldr	r3, [pc, #196]	@ (800a538 <help+0x20c>)
 800a472:	0018      	movs	r0, r3
 800a474:	f7fc fa2f 	bl	80068d6 <mp_puts>
  mp_puts("  x = 5        assign\r\n");
 800a478:	4b30      	ldr	r3, [pc, #192]	@ (800a53c <help+0x210>)
 800a47a:	0018      	movs	r0, r3
 800a47c:	f7fc fa2b 	bl	80068d6 <mp_puts>
  mp_puts("  x = x + 1    expression\r\n");
 800a480:	4b2f      	ldr	r3, [pc, #188]	@ (800a540 <help+0x214>)
 800a482:	0018      	movs	r0, r3
 800a484:	f7fc fa27 	bl	80068d6 <mp_puts>
  mp_puts("  IF x>5 THEN GOTO 100\r\n");
 800a488:	4b2e      	ldr	r3, [pc, #184]	@ (800a544 <help+0x218>)
 800a48a:	0018      	movs	r0, r3
 800a48c:	f7fc fa23 	bl	80068d6 <mp_puts>
  mp_puts("\r\n");
 800a490:	4b06      	ldr	r3, [pc, #24]	@ (800a4ac <help+0x180>)
 800a492:	0018      	movs	r0, r3
 800a494:	f7fc fa1f 	bl	80068d6 <mp_puts>
  mp_puts("Tip: hold BL 10s to ABORT stuck program\r\n");
 800a498:	4b2b      	ldr	r3, [pc, #172]	@ (800a548 <help+0x21c>)
 800a49a:	0018      	movs	r0, r3
 800a49c:	f7fc fa1b 	bl	80068d6 <mp_puts>
}
 800a4a0:	46c0      	nop			@ (mov r8, r8)
 800a4a2:	46bd      	mov	sp, r7
 800a4a4:	bd80      	pop	{r7, pc}
 800a4a6:	46c0      	nop			@ (mov r8, r8)
 800a4a8:	08026bbc 	.word	0x08026bbc
 800a4ac:	080268dc 	.word	0x080268dc
 800a4b0:	08026bd8 	.word	0x08026bd8
 800a4b4:	08026bec 	.word	0x08026bec
 800a4b8:	08026c24 	.word	0x08026c24
 800a4bc:	08026c44 	.word	0x08026c44
 800a4c0:	08026c64 	.word	0x08026c64
 800a4c4:	08026c84 	.word	0x08026c84
 800a4c8:	08026ca8 	.word	0x08026ca8
 800a4cc:	08026cc8 	.word	0x08026cc8
 800a4d0:	08026cec 	.word	0x08026cec
 800a4d4:	08026d04 	.word	0x08026d04
 800a4d8:	08026d2c 	.word	0x08026d2c
 800a4dc:	08026d4c 	.word	0x08026d4c
 800a4e0:	08026d6c 	.word	0x08026d6c
 800a4e4:	08026d88 	.word	0x08026d88
 800a4e8:	08026dbc 	.word	0x08026dbc
 800a4ec:	08026df0 	.word	0x08026df0
 800a4f0:	08026e18 	.word	0x08026e18
 800a4f4:	08026e44 	.word	0x08026e44
 800a4f8:	08026e70 	.word	0x08026e70
 800a4fc:	08026e98 	.word	0x08026e98
 800a500:	08026ec8 	.word	0x08026ec8
 800a504:	08026ef0 	.word	0x08026ef0
 800a508:	08026f18 	.word	0x08026f18
 800a50c:	08026f3c 	.word	0x08026f3c
 800a510:	08026f68 	.word	0x08026f68
 800a514:	08026f98 	.word	0x08026f98
 800a518:	08026fc0 	.word	0x08026fc0
 800a51c:	08026fdc 	.word	0x08026fdc
 800a520:	08026ff8 	.word	0x08026ff8
 800a524:	08027018 	.word	0x08027018
 800a528:	0802703c 	.word	0x0802703c
 800a52c:	08027060 	.word	0x08027060
 800a530:	08027084 	.word	0x08027084
 800a534:	080270a4 	.word	0x080270a4
 800a538:	080270c8 	.word	0x080270c8
 800a53c:	080270dc 	.word	0x080270dc
 800a540:	080270f4 	.word	0x080270f4
 800a544:	08027110 	.word	0x08027110
 800a548:	0802712c 	.word	0x0802712c

0800a54c <compile_or_report>:
static void compile_or_report(void){
 800a54c:	b580      	push	{r7, lr}
 800a54e:	b084      	sub	sp, #16
 800a550:	af00      	add	r7, sp, #0
  g_have_prog=false;
 800a552:	4b21      	ldr	r3, [pc, #132]	@ (800a5d8 <compile_or_report+0x8c>)
 800a554:	2200      	movs	r2, #0
 800a556:	701a      	strb	r2, [r3, #0]
  memset(&g_prog,0,sizeof(g_prog));
 800a558:	4a20      	ldr	r2, [pc, #128]	@ (800a5dc <compile_or_report+0x90>)
 800a55a:	4b21      	ldr	r3, [pc, #132]	@ (800a5e0 <compile_or_report+0x94>)
 800a55c:	2100      	movs	r1, #0
 800a55e:	0018      	movs	r0, r3
 800a560:	f017 ff88 	bl	8022474 <memset>
  if (!compile_program(&g_ed, &g_prog)){
 800a564:	4a1e      	ldr	r2, [pc, #120]	@ (800a5e0 <compile_or_report+0x94>)
 800a566:	4b1f      	ldr	r3, [pc, #124]	@ (800a5e4 <compile_or_report+0x98>)
 800a568:	0011      	movs	r1, r2
 800a56a:	0018      	movs	r0, r3
 800a56c:	f7fe fbe2 	bl	8008d34 <compile_program>
 800a570:	0003      	movs	r3, r0
 800a572:	001a      	movs	r2, r3
 800a574:	2301      	movs	r3, #1
 800a576:	4053      	eors	r3, r2
 800a578:	b2db      	uxtb	r3, r3
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d026      	beq.n	800a5cc <compile_or_report+0x80>
    mp_puts("Compile error");
 800a57e:	4b1a      	ldr	r3, [pc, #104]	@ (800a5e8 <compile_or_report+0x9c>)
 800a580:	0018      	movs	r0, r3
 800a582:	f7fc f9a8 	bl	80068d6 <mp_puts>
    if (g_err_line>0){
 800a586:	4b19      	ldr	r3, [pc, #100]	@ (800a5ec <compile_or_report+0xa0>)
 800a588:	681b      	ldr	r3, [r3, #0]
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	dd0e      	ble.n	800a5ac <compile_or_report+0x60>
      char b[16]; mp_puts(" at line "); mp_itoa(g_err_line,b); mp_puts(b);
 800a58e:	4b18      	ldr	r3, [pc, #96]	@ (800a5f0 <compile_or_report+0xa4>)
 800a590:	0018      	movs	r0, r3
 800a592:	f7fc f9a0 	bl	80068d6 <mp_puts>
 800a596:	4b15      	ldr	r3, [pc, #84]	@ (800a5ec <compile_or_report+0xa0>)
 800a598:	681b      	ldr	r3, [r3, #0]
 800a59a:	003a      	movs	r2, r7
 800a59c:	0011      	movs	r1, r2
 800a59e:	0018      	movs	r0, r3
 800a5a0:	f7fc fa1a 	bl	80069d8 <mp_itoa>
 800a5a4:	003b      	movs	r3, r7
 800a5a6:	0018      	movs	r0, r3
 800a5a8:	f7fc f995 	bl	80068d6 <mp_puts>
    }
    if (g_err){ mp_puts(": "); mp_puts(g_err); }
 800a5ac:	4b11      	ldr	r3, [pc, #68]	@ (800a5f4 <compile_or_report+0xa8>)
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d008      	beq.n	800a5c6 <compile_or_report+0x7a>
 800a5b4:	4b10      	ldr	r3, [pc, #64]	@ (800a5f8 <compile_or_report+0xac>)
 800a5b6:	0018      	movs	r0, r3
 800a5b8:	f7fc f98d 	bl	80068d6 <mp_puts>
 800a5bc:	4b0d      	ldr	r3, [pc, #52]	@ (800a5f4 <compile_or_report+0xa8>)
 800a5be:	681b      	ldr	r3, [r3, #0]
 800a5c0:	0018      	movs	r0, r3
 800a5c2:	f7fc f988 	bl	80068d6 <mp_puts>
    mp_putcrlf();
 800a5c6:	f7fc f99b 	bl	8006900 <mp_putcrlf>
    return;
 800a5ca:	e002      	b.n	800a5d2 <compile_or_report+0x86>
  }
  g_have_prog=true;
 800a5cc:	4b02      	ldr	r3, [pc, #8]	@ (800a5d8 <compile_or_report+0x8c>)
 800a5ce:	2201      	movs	r2, #1
 800a5d0:	701a      	strb	r2, [r3, #0]
}
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	b004      	add	sp, #16
 800a5d6:	bd80      	pop	{r7, pc}
 800a5d8:	20002294 	.word	0x20002294
 800a5dc:	00000932 	.word	0x00000932
 800a5e0:	20001810 	.word	0x20001810
 800a5e4:	20000934 	.word	0x20000934
 800a5e8:	08027158 	.word	0x08027158
 800a5ec:	20000004 	.word	0x20000004
 800a5f0:	08027168 	.word	0x08027168
 800a5f4:	20000930 	.word	0x20000930
 800a5f8:	08027174 	.word	0x08027174

0800a5fc <cmd_run>:

static void cmd_run(void){
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	af00      	add	r7, sp, #0
  compile_or_report();
 800a600:	f7ff ffa4 	bl	800a54c <compile_or_report>
  if (!g_have_prog) return;
 800a604:	4b09      	ldr	r3, [pc, #36]	@ (800a62c <cmd_run+0x30>)
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	2201      	movs	r2, #1
 800a60a:	4053      	eors	r3, r2
 800a60c:	b2db      	uxtb	r3, r3
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d108      	bne.n	800a624 <cmd_run+0x28>
  vm_reset(&g_vm);
 800a612:	4b07      	ldr	r3, [pc, #28]	@ (800a630 <cmd_run+0x34>)
 800a614:	0018      	movs	r0, r3
 800a616:	f7fe fc8b 	bl	8008f30 <vm_reset>
  mp_puts("RUN\r\n");
 800a61a:	4b06      	ldr	r3, [pc, #24]	@ (800a634 <cmd_run+0x38>)
 800a61c:	0018      	movs	r0, r3
 800a61e:	f7fc f95a 	bl	80068d6 <mp_puts>
 800a622:	e000      	b.n	800a626 <cmd_run+0x2a>
  if (!g_have_prog) return;
 800a624:	46c0      	nop			@ (mov r8, r8)
}
 800a626:	46bd      	mov	sp, r7
 800a628:	bd80      	pop	{r7, pc}
 800a62a:	46c0      	nop			@ (mov r8, r8)
 800a62c:	20002294 	.word	0x20002294
 800a630:	20002144 	.word	0x20002144
 800a634:	08027178 	.word	0x08027178

0800a638 <cmd_stop>:

static void cmd_stop(void){
 800a638:	b580      	push	{r7, lr}
 800a63a:	af00      	add	r7, sp, #0
  g_vm.stop_req=true;
 800a63c:	4a05      	ldr	r2, [pc, #20]	@ (800a654 <cmd_stop+0x1c>)
 800a63e:	2348      	movs	r3, #72	@ 0x48
 800a640:	33ff      	adds	r3, #255	@ 0xff
 800a642:	2101      	movs	r1, #1
 800a644:	54d1      	strb	r1, [r2, r3]
  mp_puts("STOP\r\n");
 800a646:	4b04      	ldr	r3, [pc, #16]	@ (800a658 <cmd_stop+0x20>)
 800a648:	0018      	movs	r0, r3
 800a64a:	f7fc f944 	bl	80068d6 <mp_puts>
}
 800a64e:	46c0      	nop			@ (mov r8, r8)
 800a650:	46bd      	mov	sp, r7
 800a652:	bd80      	pop	{r7, pc}
 800a654:	20002144 	.word	0x20002144
 800a658:	08027180 	.word	0x08027180

0800a65c <handle_edit_line>:

static void handle_edit_line(const char *line){
 800a65c:	b580      	push	{r7, lr}
 800a65e:	b082      	sub	sp, #8
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  /* In EDIT mode we do NOT use special characters like '.' to terminate,
     because beginners might accidentally use them inside code.
     So we use a simple word on its own line: END
       - END exits EDIT mode and returns to the normal prompt.
  */
  if (!mp_stricmp(line, "END")){
 800a664:	4a16      	ldr	r2, [pc, #88]	@ (800a6c0 <handle_edit_line+0x64>)
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	0011      	movs	r1, r2
 800a66a:	0018      	movs	r0, r3
 800a66c:	f7fc f954 	bl	8006918 <mp_stricmp>
 800a670:	1e03      	subs	r3, r0, #0
 800a672:	d107      	bne.n	800a684 <handle_edit_line+0x28>
    g_edit=false;
 800a674:	4b13      	ldr	r3, [pc, #76]	@ (800a6c4 <handle_edit_line+0x68>)
 800a676:	2200      	movs	r2, #0
 800a678:	701a      	strb	r2, [r3, #0]
    mp_puts("EDIT OFF\r\n");
 800a67a:	4b13      	ldr	r3, [pc, #76]	@ (800a6c8 <handle_edit_line+0x6c>)
 800a67c:	0018      	movs	r0, r3
 800a67e:	f7fc f92a 	bl	80068d6 <mp_puts>
    return;
 800a682:	e019      	b.n	800a6b8 <handle_edit_line+0x5c>
  }

  /* Store the line at the current auto line number. */
  if (!ed_set(&g_ed, g_next_line, line)){
 800a684:	4b11      	ldr	r3, [pc, #68]	@ (800a6cc <handle_edit_line+0x70>)
 800a686:	6819      	ldr	r1, [r3, #0]
 800a688:	687a      	ldr	r2, [r7, #4]
 800a68a:	4b11      	ldr	r3, [pc, #68]	@ (800a6d0 <handle_edit_line+0x74>)
 800a68c:	0018      	movs	r0, r3
 800a68e:	f7fc fb65 	bl	8006d5c <ed_set>
 800a692:	0003      	movs	r3, r0
 800a694:	001a      	movs	r2, r3
 800a696:	2301      	movs	r3, #1
 800a698:	4053      	eors	r3, r2
 800a69a:	b2db      	uxtb	r3, r3
 800a69c:	2b00      	cmp	r3, #0
 800a69e:	d004      	beq.n	800a6aa <handle_edit_line+0x4e>
    mp_puts("ERR: Line store failed");
 800a6a0:	4b0c      	ldr	r3, [pc, #48]	@ (800a6d4 <handle_edit_line+0x78>)
 800a6a2:	0018      	movs	r0, r3
 800a6a4:	f7fc f917 	bl	80068d6 <mp_puts>
    return;
 800a6a8:	e006      	b.n	800a6b8 <handle_edit_line+0x5c>
  }

  /* Move to next line number - no confirmation, just next prompt */
  g_next_line += g_step;
 800a6aa:	4b08      	ldr	r3, [pc, #32]	@ (800a6cc <handle_edit_line+0x70>)
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	4b0a      	ldr	r3, [pc, #40]	@ (800a6d8 <handle_edit_line+0x7c>)
 800a6b0:	681b      	ldr	r3, [r3, #0]
 800a6b2:	18d2      	adds	r2, r2, r3
 800a6b4:	4b05      	ldr	r3, [pc, #20]	@ (800a6cc <handle_edit_line+0x70>)
 800a6b6:	601a      	str	r2, [r3, #0]
}
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	b002      	add	sp, #8
 800a6bc:	bd80      	pop	{r7, pc}
 800a6be:	46c0      	nop			@ (mov r8, r8)
 800a6c0:	08027188 	.word	0x08027188
 800a6c4:	20002298 	.word	0x20002298
 800a6c8:	0802718c 	.word	0x0802718c
 800a6cc:	2000000c 	.word	0x2000000c
 800a6d0:	20000934 	.word	0x20000934
 800a6d4:	08027198 	.word	0x08027198
 800a6d8:	20000010 	.word	0x20000010

0800a6dc <parse_slot_opt>:

static bool parse_slot_opt(const char *args, uint8_t *slot_out){
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b084      	sub	sp, #16
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  const char *p=args;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	60fb      	str	r3, [r7, #12]
  int s=0;
 800a6ea:	2300      	movs	r3, #0
 800a6ec:	60bb      	str	r3, [r7, #8]
  if (!parse_int(&p,&s)) return false;
 800a6ee:	2308      	movs	r3, #8
 800a6f0:	18fa      	adds	r2, r7, r3
 800a6f2:	230c      	movs	r3, #12
 800a6f4:	18fb      	adds	r3, r7, r3
 800a6f6:	0011      	movs	r1, r2
 800a6f8:	0018      	movs	r0, r3
 800a6fa:	f7fc f9d5 	bl	8006aa8 <parse_int>
 800a6fe:	0003      	movs	r3, r0
 800a700:	001a      	movs	r2, r3
 800a702:	2301      	movs	r3, #1
 800a704:	4053      	eors	r3, r2
 800a706:	b2db      	uxtb	r3, r3
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d001      	beq.n	800a710 <parse_slot_opt+0x34>
 800a70c:	2300      	movs	r3, #0
 800a70e:	e00c      	b.n	800a72a <parse_slot_opt+0x4e>
  if (s<1 || s>(int)MP_FLASH_SLOT_COUNT) return false;
 800a710:	68bb      	ldr	r3, [r7, #8]
 800a712:	2b00      	cmp	r3, #0
 800a714:	dd02      	ble.n	800a71c <parse_slot_opt+0x40>
 800a716:	68bb      	ldr	r3, [r7, #8]
 800a718:	2b03      	cmp	r3, #3
 800a71a:	dd01      	ble.n	800a720 <parse_slot_opt+0x44>
 800a71c:	2300      	movs	r3, #0
 800a71e:	e004      	b.n	800a72a <parse_slot_opt+0x4e>
  *slot_out=(uint8_t)s;
 800a720:	68bb      	ldr	r3, [r7, #8]
 800a722:	b2da      	uxtb	r2, r3
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	701a      	strb	r2, [r3, #0]
  return true;
 800a728:	2301      	movs	r3, #1
}
 800a72a:	0018      	movs	r0, r3
 800a72c:	46bd      	mov	sp, r7
 800a72e:	b004      	add	sp, #16
 800a730:	bd80      	pop	{r7, pc}
	...

0800a734 <sv_set>:

static void sv_set(uint8_t idx, int32_t v){
 800a734:	b580      	push	{r7, lr}
 800a736:	b082      	sub	sp, #8
 800a738:	af00      	add	r7, sp, #0
 800a73a:	0002      	movs	r2, r0
 800a73c:	6039      	str	r1, [r7, #0]
 800a73e:	1dfb      	adds	r3, r7, #7
 800a740:	701a      	strb	r2, [r3, #0]
  if (idx < MP_MAX_VARS) g_vm.vars[idx]=v;
 800a742:	1dfb      	adds	r3, r7, #7
 800a744:	781b      	ldrb	r3, [r3, #0]
 800a746:	2b27      	cmp	r3, #39	@ 0x27
 800a748:	d808      	bhi.n	800a75c <sv_set+0x28>
 800a74a:	1dfb      	adds	r3, r7, #7
 800a74c:	781b      	ldrb	r3, [r3, #0]
 800a74e:	4a05      	ldr	r2, [pc, #20]	@ (800a764 <sv_set+0x30>)
 800a750:	3328      	adds	r3, #40	@ 0x28
 800a752:	009b      	lsls	r3, r3, #2
 800a754:	18d3      	adds	r3, r2, r3
 800a756:	3304      	adds	r3, #4
 800a758:	683a      	ldr	r2, [r7, #0]
 800a75a:	601a      	str	r2, [r3, #0]
}
 800a75c:	46c0      	nop			@ (mov r8, r8)
 800a75e:	46bd      	mov	sp, r7
 800a760:	b002      	add	sp, #8
 800a762:	bd80      	pop	{r7, pc}
 800a764:	20002144 	.word	0x20002144

0800a768 <sv_set_a>:
static void sv_set_a(uint8_t n, int32_t v){
 800a768:	b580      	push	{r7, lr}
 800a76a:	b082      	sub	sp, #8
 800a76c:	af00      	add	r7, sp, #0
 800a76e:	0002      	movs	r2, r0
 800a770:	6039      	str	r1, [r7, #0]
 800a772:	1dfb      	adds	r3, r7, #7
 800a774:	701a      	strb	r2, [r3, #0]
  if (n<8) sv_set((uint8_t)(SV_A0 + n), v);
 800a776:	1dfb      	adds	r3, r7, #7
 800a778:	781b      	ldrb	r3, [r3, #0]
 800a77a:	2b07      	cmp	r3, #7
 800a77c:	d808      	bhi.n	800a790 <sv_set_a+0x28>
 800a77e:	1dfb      	adds	r3, r7, #7
 800a780:	781b      	ldrb	r3, [r3, #0]
 800a782:	3302      	adds	r3, #2
 800a784:	b2db      	uxtb	r3, r3
 800a786:	683a      	ldr	r2, [r7, #0]
 800a788:	0011      	movs	r1, r2
 800a78a:	0018      	movs	r0, r3
 800a78c:	f7ff ffd2 	bl	800a734 <sv_set>
}
 800a790:	46c0      	nop			@ (mov r8, r8)
 800a792:	46bd      	mov	sp, r7
 800a794:	b002      	add	sp, #8
 800a796:	bd80      	pop	{r7, pc}

0800a798 <packet_apply_named>:

static void packet_apply_named(const char *word, const int32_t *vals, uint8_t n){
 800a798:	b590      	push	{r4, r7, lr}
 800a79a:	b087      	sub	sp, #28
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	60f8      	str	r0, [r7, #12]
 800a7a0:	60b9      	str	r1, [r7, #8]
 800a7a2:	1dfb      	adds	r3, r7, #7
 800a7a4:	701a      	strb	r2, [r3, #0]
  sv_set(SV_NARG, n);
 800a7a6:	1dfb      	adds	r3, r7, #7
 800a7a8:	781b      	ldrb	r3, [r3, #0]
 800a7aa:	0019      	movs	r1, r3
 800a7ac:	2001      	movs	r0, #1
 800a7ae:	f7ff ffc1 	bl	800a734 <sv_set>
  for (uint8_t i=0;i<8;i++) sv_set_a(i, (i<n)?vals[i]:0);
 800a7b2:	2317      	movs	r3, #23
 800a7b4:	18fb      	adds	r3, r7, r3
 800a7b6:	2200      	movs	r2, #0
 800a7b8:	701a      	strb	r2, [r3, #0]
 800a7ba:	e01b      	b.n	800a7f4 <packet_apply_named+0x5c>
 800a7bc:	2117      	movs	r1, #23
 800a7be:	187a      	adds	r2, r7, r1
 800a7c0:	1dfb      	adds	r3, r7, #7
 800a7c2:	7812      	ldrb	r2, [r2, #0]
 800a7c4:	781b      	ldrb	r3, [r3, #0]
 800a7c6:	429a      	cmp	r2, r3
 800a7c8:	d206      	bcs.n	800a7d8 <packet_apply_named+0x40>
 800a7ca:	187b      	adds	r3, r7, r1
 800a7cc:	781b      	ldrb	r3, [r3, #0]
 800a7ce:	009b      	lsls	r3, r3, #2
 800a7d0:	68ba      	ldr	r2, [r7, #8]
 800a7d2:	18d3      	adds	r3, r2, r3
 800a7d4:	681b      	ldr	r3, [r3, #0]
 800a7d6:	e000      	b.n	800a7da <packet_apply_named+0x42>
 800a7d8:	2300      	movs	r3, #0
 800a7da:	2417      	movs	r4, #23
 800a7dc:	193a      	adds	r2, r7, r4
 800a7de:	7812      	ldrb	r2, [r2, #0]
 800a7e0:	0019      	movs	r1, r3
 800a7e2:	0010      	movs	r0, r2
 800a7e4:	f7ff ffc0 	bl	800a768 <sv_set_a>
 800a7e8:	0021      	movs	r1, r4
 800a7ea:	187b      	adds	r3, r7, r1
 800a7ec:	781a      	ldrb	r2, [r3, #0]
 800a7ee:	187b      	adds	r3, r7, r1
 800a7f0:	3201      	adds	r2, #1
 800a7f2:	701a      	strb	r2, [r3, #0]
 800a7f4:	2317      	movs	r3, #23
 800a7f6:	18fb      	adds	r3, r7, r3
 800a7f8:	781b      	ldrb	r3, [r3, #0]
 800a7fa:	2b07      	cmp	r3, #7
 800a7fc:	d9de      	bls.n	800a7bc <packet_apply_named+0x24>

  if (!mp_stricmp(word,"LED")){
 800a7fe:	4a59      	ldr	r2, [pc, #356]	@ (800a964 <packet_apply_named+0x1cc>)
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	0011      	movs	r1, r2
 800a804:	0018      	movs	r0, r3
 800a806:	f7fc f887 	bl	8006918 <mp_stricmp>
 800a80a:	1e03      	subs	r3, r0, #0
 800a80c:	d13b      	bne.n	800a886 <packet_apply_named+0xee>
    sv_set(SV_CMDID, 1);
 800a80e:	2101      	movs	r1, #1
 800a810:	2000      	movs	r0, #0
 800a812:	f7ff ff8f 	bl	800a734 <sv_set>
    if (n>=1) sv_set(SV_LEDI, vals[0]);
 800a816:	1dfb      	adds	r3, r7, #7
 800a818:	781b      	ldrb	r3, [r3, #0]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	d005      	beq.n	800a82a <packet_apply_named+0x92>
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	0019      	movs	r1, r3
 800a824:	200a      	movs	r0, #10
 800a826:	f7ff ff85 	bl	800a734 <sv_set>
    if (n>=2) sv_set(SV_LEDR, vals[1]);
 800a82a:	1dfb      	adds	r3, r7, #7
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	2b01      	cmp	r3, #1
 800a830:	d906      	bls.n	800a840 <packet_apply_named+0xa8>
 800a832:	68bb      	ldr	r3, [r7, #8]
 800a834:	3304      	adds	r3, #4
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	0019      	movs	r1, r3
 800a83a:	200b      	movs	r0, #11
 800a83c:	f7ff ff7a 	bl	800a734 <sv_set>
    if (n>=3) sv_set(SV_LEDG, vals[2]);
 800a840:	1dfb      	adds	r3, r7, #7
 800a842:	781b      	ldrb	r3, [r3, #0]
 800a844:	2b02      	cmp	r3, #2
 800a846:	d906      	bls.n	800a856 <packet_apply_named+0xbe>
 800a848:	68bb      	ldr	r3, [r7, #8]
 800a84a:	3308      	adds	r3, #8
 800a84c:	681b      	ldr	r3, [r3, #0]
 800a84e:	0019      	movs	r1, r3
 800a850:	200c      	movs	r0, #12
 800a852:	f7ff ff6f 	bl	800a734 <sv_set>
    if (n>=4) sv_set(SV_LEDB, vals[3]);
 800a856:	1dfb      	adds	r3, r7, #7
 800a858:	781b      	ldrb	r3, [r3, #0]
 800a85a:	2b03      	cmp	r3, #3
 800a85c:	d906      	bls.n	800a86c <packet_apply_named+0xd4>
 800a85e:	68bb      	ldr	r3, [r7, #8]
 800a860:	330c      	adds	r3, #12
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	0019      	movs	r1, r3
 800a866:	200d      	movs	r0, #13
 800a868:	f7ff ff64 	bl	800a734 <sv_set>
    if (n>=5) sv_set(SV_LEDW, vals[4]);
 800a86c:	1dfb      	adds	r3, r7, #7
 800a86e:	781b      	ldrb	r3, [r3, #0]
 800a870:	2b04      	cmp	r3, #4
 800a872:	d800      	bhi.n	800a876 <packet_apply_named+0xde>
 800a874:	e070      	b.n	800a958 <packet_apply_named+0x1c0>
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	3310      	adds	r3, #16
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	0019      	movs	r1, r3
 800a87e:	200e      	movs	r0, #14
 800a880:	f7ff ff58 	bl	800a734 <sv_set>
    return;
 800a884:	e068      	b.n	800a958 <packet_apply_named+0x1c0>
  }
  if (!mp_stricmp(word,"TIME")){
 800a886:	4a38      	ldr	r2, [pc, #224]	@ (800a968 <packet_apply_named+0x1d0>)
 800a888:	68fb      	ldr	r3, [r7, #12]
 800a88a:	0011      	movs	r1, r2
 800a88c:	0018      	movs	r0, r3
 800a88e:	f7fc f843 	bl	8006918 <mp_stricmp>
 800a892:	1e03      	subs	r3, r0, #0
 800a894:	d124      	bne.n	800a8e0 <packet_apply_named+0x148>
    sv_set(SV_CMDID, 2);
 800a896:	2102      	movs	r1, #2
 800a898:	2000      	movs	r0, #0
 800a89a:	f7ff ff4b 	bl	800a734 <sv_set>
    if (n>=1) sv_set(SV_TIMEH, vals[0]);
 800a89e:	1dfb      	adds	r3, r7, #7
 800a8a0:	781b      	ldrb	r3, [r3, #0]
 800a8a2:	2b00      	cmp	r3, #0
 800a8a4:	d005      	beq.n	800a8b2 <packet_apply_named+0x11a>
 800a8a6:	68bb      	ldr	r3, [r7, #8]
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	0019      	movs	r1, r3
 800a8ac:	200f      	movs	r0, #15
 800a8ae:	f7ff ff41 	bl	800a734 <sv_set>
    if (n>=2) sv_set(SV_TIMEM, vals[1]);
 800a8b2:	1dfb      	adds	r3, r7, #7
 800a8b4:	781b      	ldrb	r3, [r3, #0]
 800a8b6:	2b01      	cmp	r3, #1
 800a8b8:	d906      	bls.n	800a8c8 <packet_apply_named+0x130>
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	3304      	adds	r3, #4
 800a8be:	681b      	ldr	r3, [r3, #0]
 800a8c0:	0019      	movs	r1, r3
 800a8c2:	2010      	movs	r0, #16
 800a8c4:	f7ff ff36 	bl	800a734 <sv_set>
    if (n>=3) sv_set(SV_TIMES, vals[2]);
 800a8c8:	1dfb      	adds	r3, r7, #7
 800a8ca:	781b      	ldrb	r3, [r3, #0]
 800a8cc:	2b02      	cmp	r3, #2
 800a8ce:	d945      	bls.n	800a95c <packet_apply_named+0x1c4>
 800a8d0:	68bb      	ldr	r3, [r7, #8]
 800a8d2:	3308      	adds	r3, #8
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	0019      	movs	r1, r3
 800a8d8:	2011      	movs	r0, #17
 800a8da:	f7ff ff2b 	bl	800a734 <sv_set>
    return;
 800a8de:	e03d      	b.n	800a95c <packet_apply_named+0x1c4>
  }
  if (!mp_stricmp(word,"ALARM")){
 800a8e0:	4a22      	ldr	r2, [pc, #136]	@ (800a96c <packet_apply_named+0x1d4>)
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	0011      	movs	r1, r2
 800a8e6:	0018      	movs	r0, r3
 800a8e8:	f7fc f816 	bl	8006918 <mp_stricmp>
 800a8ec:	1e03      	subs	r3, r0, #0
 800a8ee:	d129      	bne.n	800a944 <packet_apply_named+0x1ac>
    sv_set(SV_CMDID, 3);
 800a8f0:	2103      	movs	r1, #3
 800a8f2:	2000      	movs	r0, #0
 800a8f4:	f7ff ff1e 	bl	800a734 <sv_set>
    if (n>=1) sv_set(SV_ALH, vals[0]);
 800a8f8:	1dfb      	adds	r3, r7, #7
 800a8fa:	781b      	ldrb	r3, [r3, #0]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	d005      	beq.n	800a90c <packet_apply_named+0x174>
 800a900:	68bb      	ldr	r3, [r7, #8]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	0019      	movs	r1, r3
 800a906:	2012      	movs	r0, #18
 800a908:	f7ff ff14 	bl	800a734 <sv_set>
    if (n>=2) sv_set(SV_ALM, vals[1]);
 800a90c:	1dfb      	adds	r3, r7, #7
 800a90e:	781b      	ldrb	r3, [r3, #0]
 800a910:	2b01      	cmp	r3, #1
 800a912:	d906      	bls.n	800a922 <packet_apply_named+0x18a>
 800a914:	68bb      	ldr	r3, [r7, #8]
 800a916:	3304      	adds	r3, #4
 800a918:	681b      	ldr	r3, [r3, #0]
 800a91a:	0019      	movs	r1, r3
 800a91c:	2013      	movs	r0, #19
 800a91e:	f7ff ff09 	bl	800a734 <sv_set>
    if (n>=3) sv_set(SV_ALS, vals[2]); else sv_set(SV_ALS, 0);
 800a922:	1dfb      	adds	r3, r7, #7
 800a924:	781b      	ldrb	r3, [r3, #0]
 800a926:	2b02      	cmp	r3, #2
 800a928:	d907      	bls.n	800a93a <packet_apply_named+0x1a2>
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	3308      	adds	r3, #8
 800a92e:	681b      	ldr	r3, [r3, #0]
 800a930:	0019      	movs	r1, r3
 800a932:	2014      	movs	r0, #20
 800a934:	f7ff fefe 	bl	800a734 <sv_set>
    return;
 800a938:	e011      	b.n	800a95e <packet_apply_named+0x1c6>
    if (n>=3) sv_set(SV_ALS, vals[2]); else sv_set(SV_ALS, 0);
 800a93a:	2100      	movs	r1, #0
 800a93c:	2014      	movs	r0, #20
 800a93e:	f7ff fef9 	bl	800a734 <sv_set>
    return;
 800a942:	e00c      	b.n	800a95e <packet_apply_named+0x1c6>
  }

  sv_set(SV_CMDID, (int32_t)fnv1a16_ci(word));
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	0018      	movs	r0, r3
 800a948:	f7fc f910 	bl	8006b6c <fnv1a16_ci>
 800a94c:	0003      	movs	r3, r0
 800a94e:	0019      	movs	r1, r3
 800a950:	2000      	movs	r0, #0
 800a952:	f7ff feef 	bl	800a734 <sv_set>
 800a956:	e002      	b.n	800a95e <packet_apply_named+0x1c6>
    return;
 800a958:	46c0      	nop			@ (mov r8, r8)
 800a95a:	e000      	b.n	800a95e <packet_apply_named+0x1c6>
    return;
 800a95c:	46c0      	nop			@ (mov r8, r8)
}
 800a95e:	46bd      	mov	sp, r7
 800a960:	b007      	add	sp, #28
 800a962:	bd90      	pop	{r4, r7, pc}
 800a964:	080271b0 	.word	0x080271b0
 800a968:	080271b4 	.word	0x080271b4
 800a96c:	080271bc 	.word	0x080271bc

0800a970 <try_parse_packet>:

static bool try_parse_packet(const char *line){
 800a970:	b580      	push	{r7, lr}
 800a972:	b092      	sub	sp, #72	@ 0x48
 800a974:	af00      	add	r7, sp, #0
 800a976:	6078      	str	r0, [r7, #4]
  char word[MP_NAME_LEN]={0};
 800a978:	2334      	movs	r3, #52	@ 0x34
 800a97a:	18fb      	adds	r3, r7, r3
 800a97c:	0018      	movs	r0, r3
 800a97e:	230c      	movs	r3, #12
 800a980:	001a      	movs	r2, r3
 800a982:	2100      	movs	r1, #0
 800a984:	f017 fd76 	bl	8022474 <memset>
  int wi=0;
 800a988:	2300      	movs	r3, #0
 800a98a:	647b      	str	r3, [r7, #68]	@ 0x44
  while (*line==' '||*line=='\t') line++;
 800a98c:	e002      	b.n	800a994 <try_parse_packet+0x24>
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	3301      	adds	r3, #1
 800a992:	607b      	str	r3, [r7, #4]
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	781b      	ldrb	r3, [r3, #0]
 800a998:	2b20      	cmp	r3, #32
 800a99a:	d0f8      	beq.n	800a98e <try_parse_packet+0x1e>
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	781b      	ldrb	r3, [r3, #0]
 800a9a0:	2b09      	cmp	r3, #9
 800a9a2:	d0f4      	beq.n	800a98e <try_parse_packet+0x1e>
  if (!isalpha((unsigned char)*line)) return false;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	781b      	ldrb	r3, [r3, #0]
 800a9a8:	1c5a      	adds	r2, r3, #1
 800a9aa:	4b37      	ldr	r3, [pc, #220]	@ (800aa88 <try_parse_packet+0x118>)
 800a9ac:	18d3      	adds	r3, r2, r3
 800a9ae:	781b      	ldrb	r3, [r3, #0]
 800a9b0:	001a      	movs	r2, r3
 800a9b2:	2303      	movs	r3, #3
 800a9b4:	4013      	ands	r3, r2
 800a9b6:	d10b      	bne.n	800a9d0 <try_parse_packet+0x60>
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	e061      	b.n	800aa80 <try_parse_packet+0x110>
  while (*line && !isspace((unsigned char)*line) && wi < (MP_NAME_LEN-1)){
    word[wi++] = *line++;
 800a9bc:	687a      	ldr	r2, [r7, #4]
 800a9be:	1c53      	adds	r3, r2, #1
 800a9c0:	607b      	str	r3, [r7, #4]
 800a9c2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9c4:	1c59      	adds	r1, r3, #1
 800a9c6:	6479      	str	r1, [r7, #68]	@ 0x44
 800a9c8:	7811      	ldrb	r1, [r2, #0]
 800a9ca:	2234      	movs	r2, #52	@ 0x34
 800a9cc:	18ba      	adds	r2, r7, r2
 800a9ce:	54d1      	strb	r1, [r2, r3]
  while (*line && !isspace((unsigned char)*line) && wi < (MP_NAME_LEN-1)){
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	781b      	ldrb	r3, [r3, #0]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d00c      	beq.n	800a9f2 <try_parse_packet+0x82>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	781b      	ldrb	r3, [r3, #0]
 800a9dc:	1c5a      	adds	r2, r3, #1
 800a9de:	4b2a      	ldr	r3, [pc, #168]	@ (800aa88 <try_parse_packet+0x118>)
 800a9e0:	18d3      	adds	r3, r2, r3
 800a9e2:	781b      	ldrb	r3, [r3, #0]
 800a9e4:	001a      	movs	r2, r3
 800a9e6:	2308      	movs	r3, #8
 800a9e8:	4013      	ands	r3, r2
 800a9ea:	d102      	bne.n	800a9f2 <try_parse_packet+0x82>
 800a9ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9ee:	2b0a      	cmp	r3, #10
 800a9f0:	dde4      	ble.n	800a9bc <try_parse_packet+0x4c>
  }
  word[wi]=0;
 800a9f2:	2334      	movs	r3, #52	@ 0x34
 800a9f4:	18fa      	adds	r2, r7, r3
 800a9f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a9f8:	18d3      	adds	r3, r2, r3
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	701a      	strb	r2, [r3, #0]

  int32_t vals[8]; uint8_t n=0;
 800a9fe:	2343      	movs	r3, #67	@ 0x43
 800aa00:	18fb      	adds	r3, r7, r3
 800aa02:	2200      	movs	r2, #0
 800aa04:	701a      	strb	r2, [r3, #0]
  const char *p=line;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	613b      	str	r3, [r7, #16]
  while (n<8){
 800aa0a:	e01c      	b.n	800aa46 <try_parse_packet+0xd6>
    int v=0;
 800aa0c:	2300      	movs	r3, #0
 800aa0e:	60fb      	str	r3, [r7, #12]
    if (!parse_int(&p,&v)) break;
 800aa10:	230c      	movs	r3, #12
 800aa12:	18fa      	adds	r2, r7, r3
 800aa14:	2310      	movs	r3, #16
 800aa16:	18fb      	adds	r3, r7, r3
 800aa18:	0011      	movs	r1, r2
 800aa1a:	0018      	movs	r0, r3
 800aa1c:	f7fc f844 	bl	8006aa8 <parse_int>
 800aa20:	0003      	movs	r3, r0
 800aa22:	001a      	movs	r2, r3
 800aa24:	2301      	movs	r3, #1
 800aa26:	4053      	eors	r3, r2
 800aa28:	b2db      	uxtb	r3, r3
 800aa2a:	2b00      	cmp	r3, #0
 800aa2c:	d111      	bne.n	800aa52 <try_parse_packet+0xe2>
    vals[n++] = (int32_t)v;
 800aa2e:	2243      	movs	r2, #67	@ 0x43
 800aa30:	18bb      	adds	r3, r7, r2
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	18ba      	adds	r2, r7, r2
 800aa36:	1c59      	adds	r1, r3, #1
 800aa38:	7011      	strb	r1, [r2, #0]
 800aa3a:	001a      	movs	r2, r3
 800aa3c:	68f9      	ldr	r1, [r7, #12]
 800aa3e:	2314      	movs	r3, #20
 800aa40:	18fb      	adds	r3, r7, r3
 800aa42:	0092      	lsls	r2, r2, #2
 800aa44:	50d1      	str	r1, [r2, r3]
  while (n<8){
 800aa46:	2343      	movs	r3, #67	@ 0x43
 800aa48:	18fb      	adds	r3, r7, r3
 800aa4a:	781b      	ldrb	r3, [r3, #0]
 800aa4c:	2b07      	cmp	r3, #7
 800aa4e:	d9dd      	bls.n	800aa0c <try_parse_packet+0x9c>
 800aa50:	e000      	b.n	800aa54 <try_parse_packet+0xe4>
    if (!parse_int(&p,&v)) break;
 800aa52:	46c0      	nop			@ (mov r8, r8)
  }
  if (n==0) return false;
 800aa54:	2343      	movs	r3, #67	@ 0x43
 800aa56:	18fb      	adds	r3, r7, r3
 800aa58:	781b      	ldrb	r3, [r3, #0]
 800aa5a:	2b00      	cmp	r3, #0
 800aa5c:	d101      	bne.n	800aa62 <try_parse_packet+0xf2>
 800aa5e:	2300      	movs	r3, #0
 800aa60:	e00e      	b.n	800aa80 <try_parse_packet+0x110>

  packet_apply_named(word, vals, n);
 800aa62:	2343      	movs	r3, #67	@ 0x43
 800aa64:	18fb      	adds	r3, r7, r3
 800aa66:	781a      	ldrb	r2, [r3, #0]
 800aa68:	2314      	movs	r3, #20
 800aa6a:	18f9      	adds	r1, r7, r3
 800aa6c:	2334      	movs	r3, #52	@ 0x34
 800aa6e:	18fb      	adds	r3, r7, r3
 800aa70:	0018      	movs	r0, r3
 800aa72:	f7ff fe91 	bl	800a798 <packet_apply_named>
  mp_puts("PKT OK\r\n");
 800aa76:	4b05      	ldr	r3, [pc, #20]	@ (800aa8c <try_parse_packet+0x11c>)
 800aa78:	0018      	movs	r0, r3
 800aa7a:	f7fb ff2c 	bl	80068d6 <mp_puts>
  return true;
 800aa7e:	2301      	movs	r3, #1
}
 800aa80:	0018      	movs	r0, r3
 800aa82:	46bd      	mov	sp, r7
 800aa84:	b012      	add	sp, #72	@ 0x48
 800aa86:	bd80      	pop	{r7, pc}
 800aa88:	08027fc0 	.word	0x08027fc0
 800aa8c:	080271c4 	.word	0x080271c4

0800aa90 <handle_line>:

static void handle_line(char *line){
 800aa90:	b5b0      	push	{r4, r5, r7, lr}
 800aa92:	b09e      	sub	sp, #120	@ 0x78
 800aa94:	af00      	add	r7, sp, #0
 800aa96:	6078      	str	r0, [r7, #4]
  while (*line==' '||*line=='\t') line++;
 800aa98:	e002      	b.n	800aaa0 <handle_line+0x10>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	3301      	adds	r3, #1
 800aa9e:	607b      	str	r3, [r7, #4]
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	781b      	ldrb	r3, [r3, #0]
 800aaa4:	2b20      	cmp	r3, #32
 800aaa6:	d0f8      	beq.n	800aa9a <handle_line+0xa>
 800aaa8:	687b      	ldr	r3, [r7, #4]
 800aaaa:	781b      	ldrb	r3, [r3, #0]
 800aaac:	2b09      	cmp	r3, #9
 800aaae:	d0f4      	beq.n	800aa9a <handle_line+0xa>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	781b      	ldrb	r3, [r3, #0]
 800aab4:	2b00      	cmp	r3, #0
 800aab6:	d108      	bne.n	800aaca <handle_line+0x3a>
 800aab8:	4ba6      	ldr	r3, [pc, #664]	@ (800ad54 <handle_line+0x2c4>)
 800aaba:	781b      	ldrb	r3, [r3, #0]
 800aabc:	2201      	movs	r2, #1
 800aabe:	4053      	eors	r3, r2
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d001      	beq.n	800aaca <handle_line+0x3a>
 800aac6:	f000 fb6a 	bl	800b19e <handle_line+0x70e>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	781b      	ldrb	r3, [r3, #0]
 800aace:	2b00      	cmp	r3, #0
 800aad0:	d101      	bne.n	800aad6 <handle_line+0x46>
 800aad2:	f000 fb66 	bl	800b1a2 <handle_line+0x712>

  if (g_edit){
 800aad6:	4b9f      	ldr	r3, [pc, #636]	@ (800ad54 <handle_line+0x2c4>)
 800aad8:	781b      	ldrb	r3, [r3, #0]
 800aada:	2b00      	cmp	r3, #0
 800aadc:	d005      	beq.n	800aaea <handle_line+0x5a>
    handle_edit_line(line);
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	0018      	movs	r0, r3
 800aae2:	f7ff fdbb 	bl	800a65c <handle_edit_line>
    return;
 800aae6:	f000 fb65 	bl	800b1b4 <handle_line+0x724>
  }

  if (isdigit((unsigned char)line[0])){
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	781b      	ldrb	r3, [r3, #0]
 800aaee:	1c5a      	adds	r2, r3, #1
 800aaf0:	4b99      	ldr	r3, [pc, #612]	@ (800ad58 <handle_line+0x2c8>)
 800aaf2:	18d3      	adds	r3, r2, r3
 800aaf4:	781b      	ldrb	r3, [r3, #0]
 800aaf6:	001a      	movs	r2, r3
 800aaf8:	2304      	movs	r3, #4
 800aafa:	4013      	ands	r3, r2
 800aafc:	d035      	beq.n	800ab6a <handle_line+0xda>
    const char *p=line;
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	653b      	str	r3, [r7, #80]	@ 0x50
    int ln=0;
 800ab02:	2300      	movs	r3, #0
 800ab04:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (!parse_int(&p,&ln)){ mp_puts("Bad line\r\n"); return; }
 800ab06:	234c      	movs	r3, #76	@ 0x4c
 800ab08:	18fa      	adds	r2, r7, r3
 800ab0a:	2350      	movs	r3, #80	@ 0x50
 800ab0c:	18fb      	adds	r3, r7, r3
 800ab0e:	0011      	movs	r1, r2
 800ab10:	0018      	movs	r0, r3
 800ab12:	f7fb ffc9 	bl	8006aa8 <parse_int>
 800ab16:	0003      	movs	r3, r0
 800ab18:	001a      	movs	r2, r3
 800ab1a:	2301      	movs	r3, #1
 800ab1c:	4053      	eors	r3, r2
 800ab1e:	b2db      	uxtb	r3, r3
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d007      	beq.n	800ab34 <handle_line+0xa4>
 800ab24:	4b8d      	ldr	r3, [pc, #564]	@ (800ad5c <handle_line+0x2cc>)
 800ab26:	0018      	movs	r0, r3
 800ab28:	f7fb fed5 	bl	80068d6 <mp_puts>
 800ab2c:	e342      	b.n	800b1b4 <handle_line+0x724>
    while (*p==' '||*p=='\t') p++;
 800ab2e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab30:	3301      	adds	r3, #1
 800ab32:	653b      	str	r3, [r7, #80]	@ 0x50
 800ab34:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab36:	781b      	ldrb	r3, [r3, #0]
 800ab38:	2b20      	cmp	r3, #32
 800ab3a:	d0f8      	beq.n	800ab2e <handle_line+0x9e>
 800ab3c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ab3e:	781b      	ldrb	r3, [r3, #0]
 800ab40:	2b09      	cmp	r3, #9
 800ab42:	d0f4      	beq.n	800ab2e <handle_line+0x9e>
    if (!ed_set(&g_ed, ln, p)) mp_puts("Line store failed\r\n");
 800ab44:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800ab46:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800ab48:	4b85      	ldr	r3, [pc, #532]	@ (800ad60 <handle_line+0x2d0>)
 800ab4a:	0018      	movs	r0, r3
 800ab4c:	f7fc f906 	bl	8006d5c <ed_set>
 800ab50:	0003      	movs	r3, r0
 800ab52:	001a      	movs	r2, r3
 800ab54:	2301      	movs	r3, #1
 800ab56:	4053      	eors	r3, r2
 800ab58:	b2db      	uxtb	r3, r3
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d100      	bne.n	800ab60 <handle_line+0xd0>
 800ab5e:	e322      	b.n	800b1a6 <handle_line+0x716>
 800ab60:	4b80      	ldr	r3, [pc, #512]	@ (800ad64 <handle_line+0x2d4>)
 800ab62:	0018      	movs	r0, r3
 800ab64:	f7fb feb7 	bl	80068d6 <mp_puts>
    return;
 800ab68:	e31d      	b.n	800b1a6 <handle_line+0x716>
  }

  char cmd[16]={0};
 800ab6a:	2354      	movs	r3, #84	@ 0x54
 800ab6c:	18fb      	adds	r3, r7, r3
 800ab6e:	0018      	movs	r0, r3
 800ab70:	2310      	movs	r3, #16
 800ab72:	001a      	movs	r2, r3
 800ab74:	2100      	movs	r1, #0
 800ab76:	f017 fc7d 	bl	8022474 <memset>
  int i=0;
 800ab7a:	2300      	movs	r3, #0
 800ab7c:	677b      	str	r3, [r7, #116]	@ 0x74
  while (line[i] && !isspace((unsigned char)line[i]) && i < (int)sizeof(cmd)-1){ cmd[i]=line[i]; i++; }
 800ab7e:	e00c      	b.n	800ab9a <handle_line+0x10a>
 800ab80:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab82:	687a      	ldr	r2, [r7, #4]
 800ab84:	18d3      	adds	r3, r2, r3
 800ab86:	7819      	ldrb	r1, [r3, #0]
 800ab88:	2354      	movs	r3, #84	@ 0x54
 800ab8a:	18fa      	adds	r2, r7, r3
 800ab8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab8e:	18d3      	adds	r3, r2, r3
 800ab90:	1c0a      	adds	r2, r1, #0
 800ab92:	701a      	strb	r2, [r3, #0]
 800ab94:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab96:	3301      	adds	r3, #1
 800ab98:	677b      	str	r3, [r7, #116]	@ 0x74
 800ab9a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ab9c:	687a      	ldr	r2, [r7, #4]
 800ab9e:	18d3      	adds	r3, r2, r3
 800aba0:	781b      	ldrb	r3, [r3, #0]
 800aba2:	2b00      	cmp	r3, #0
 800aba4:	d00e      	beq.n	800abc4 <handle_line+0x134>
 800aba6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800aba8:	687a      	ldr	r2, [r7, #4]
 800abaa:	18d3      	adds	r3, r2, r3
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	1c5a      	adds	r2, r3, #1
 800abb0:	4b69      	ldr	r3, [pc, #420]	@ (800ad58 <handle_line+0x2c8>)
 800abb2:	18d3      	adds	r3, r2, r3
 800abb4:	781b      	ldrb	r3, [r3, #0]
 800abb6:	001a      	movs	r2, r3
 800abb8:	2308      	movs	r3, #8
 800abba:	4013      	ands	r3, r2
 800abbc:	d102      	bne.n	800abc4 <handle_line+0x134>
 800abbe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abc0:	2b0e      	cmp	r3, #14
 800abc2:	dddd      	ble.n	800ab80 <handle_line+0xf0>
  cmd[i]=0;
 800abc4:	2354      	movs	r3, #84	@ 0x54
 800abc6:	18fa      	adds	r2, r7, r3
 800abc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abca:	18d3      	adds	r3, r2, r3
 800abcc:	2200      	movs	r2, #0
 800abce:	701a      	strb	r2, [r3, #0]
  char *args=line+i; while (*args==' '||*args=='\t') args++;
 800abd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abd2:	687a      	ldr	r2, [r7, #4]
 800abd4:	18d3      	adds	r3, r2, r3
 800abd6:	673b      	str	r3, [r7, #112]	@ 0x70
 800abd8:	e002      	b.n	800abe0 <handle_line+0x150>
 800abda:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abdc:	3301      	adds	r3, #1
 800abde:	673b      	str	r3, [r7, #112]	@ 0x70
 800abe0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abe2:	781b      	ldrb	r3, [r3, #0]
 800abe4:	2b20      	cmp	r3, #32
 800abe6:	d0f8      	beq.n	800abda <handle_line+0x14a>
 800abe8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abea:	781b      	ldrb	r3, [r3, #0]
 800abec:	2b09      	cmp	r3, #9
 800abee:	d0f4      	beq.n	800abda <handle_line+0x14a>

  if (!mp_stricmp(cmd,"HELP")) { help(); return; }
 800abf0:	4a5d      	ldr	r2, [pc, #372]	@ (800ad68 <handle_line+0x2d8>)
 800abf2:	2354      	movs	r3, #84	@ 0x54
 800abf4:	18fb      	adds	r3, r7, r3
 800abf6:	0011      	movs	r1, r2
 800abf8:	0018      	movs	r0, r3
 800abfa:	f7fb fe8d 	bl	8006918 <mp_stricmp>
 800abfe:	1e03      	subs	r3, r0, #0
 800ac00:	d102      	bne.n	800ac08 <handle_line+0x178>
 800ac02:	f7ff fb93 	bl	800a32c <help>
 800ac06:	e2d5      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"NEW"))  { ed_init(&g_ed); mp_puts("OK\r\n"); return; }
 800ac08:	4a58      	ldr	r2, [pc, #352]	@ (800ad6c <handle_line+0x2dc>)
 800ac0a:	2354      	movs	r3, #84	@ 0x54
 800ac0c:	18fb      	adds	r3, r7, r3
 800ac0e:	0011      	movs	r1, r2
 800ac10:	0018      	movs	r0, r3
 800ac12:	f7fb fe81 	bl	8006918 <mp_stricmp>
 800ac16:	1e03      	subs	r3, r0, #0
 800ac18:	d108      	bne.n	800ac2c <handle_line+0x19c>
 800ac1a:	4b51      	ldr	r3, [pc, #324]	@ (800ad60 <handle_line+0x2d0>)
 800ac1c:	0018      	movs	r0, r3
 800ac1e:	f7fb ffff 	bl	8006c20 <ed_init>
 800ac22:	4b53      	ldr	r3, [pc, #332]	@ (800ad70 <handle_line+0x2e0>)
 800ac24:	0018      	movs	r0, r3
 800ac26:	f7fb fe56 	bl	80068d6 <mp_puts>
 800ac2a:	e2c3      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"LIST")) { ed_list(&g_ed); return; }
 800ac2c:	4a51      	ldr	r2, [pc, #324]	@ (800ad74 <handle_line+0x2e4>)
 800ac2e:	2354      	movs	r3, #84	@ 0x54
 800ac30:	18fb      	adds	r3, r7, r3
 800ac32:	0011      	movs	r1, r2
 800ac34:	0018      	movs	r0, r3
 800ac36:	f7fb fe6f 	bl	8006918 <mp_stricmp>
 800ac3a:	1e03      	subs	r3, r0, #0
 800ac3c:	d104      	bne.n	800ac48 <handle_line+0x1b8>
 800ac3e:	4b48      	ldr	r3, [pc, #288]	@ (800ad60 <handle_line+0x2d0>)
 800ac40:	0018      	movs	r0, r3
 800ac42:	f7fc f919 	bl	8006e78 <ed_list>
 800ac46:	e2b5      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"DEL"))  { int ln=0; const char *p=args; if(parse_int(&p,&ln) && ed_delete(&g_ed,ln)) mp_puts("OK\r\n"); else mp_puts("Not found\r\n"); return; }
 800ac48:	4a4b      	ldr	r2, [pc, #300]	@ (800ad78 <handle_line+0x2e8>)
 800ac4a:	2354      	movs	r3, #84	@ 0x54
 800ac4c:	18fb      	adds	r3, r7, r3
 800ac4e:	0011      	movs	r1, r2
 800ac50:	0018      	movs	r0, r3
 800ac52:	f7fb fe61 	bl	8006918 <mp_stricmp>
 800ac56:	1e03      	subs	r3, r0, #0
 800ac58:	d11f      	bne.n	800ac9a <handle_line+0x20a>
 800ac5a:	2300      	movs	r3, #0
 800ac5c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ac5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ac60:	647b      	str	r3, [r7, #68]	@ 0x44
 800ac62:	2348      	movs	r3, #72	@ 0x48
 800ac64:	18fa      	adds	r2, r7, r3
 800ac66:	2344      	movs	r3, #68	@ 0x44
 800ac68:	18fb      	adds	r3, r7, r3
 800ac6a:	0011      	movs	r1, r2
 800ac6c:	0018      	movs	r0, r3
 800ac6e:	f7fb ff1b 	bl	8006aa8 <parse_int>
 800ac72:	1e03      	subs	r3, r0, #0
 800ac74:	d00c      	beq.n	800ac90 <handle_line+0x200>
 800ac76:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800ac78:	4b39      	ldr	r3, [pc, #228]	@ (800ad60 <handle_line+0x2d0>)
 800ac7a:	0011      	movs	r1, r2
 800ac7c:	0018      	movs	r0, r3
 800ac7e:	f7fc f82f 	bl	8006ce0 <ed_delete>
 800ac82:	1e03      	subs	r3, r0, #0
 800ac84:	d004      	beq.n	800ac90 <handle_line+0x200>
 800ac86:	4b3a      	ldr	r3, [pc, #232]	@ (800ad70 <handle_line+0x2e0>)
 800ac88:	0018      	movs	r0, r3
 800ac8a:	f7fb fe24 	bl	80068d6 <mp_puts>
 800ac8e:	e291      	b.n	800b1b4 <handle_line+0x724>
 800ac90:	4b3a      	ldr	r3, [pc, #232]	@ (800ad7c <handle_line+0x2ec>)
 800ac92:	0018      	movs	r0, r3
 800ac94:	f7fb fe1f 	bl	80068d6 <mp_puts>
 800ac98:	e28c      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"RUN"))  { cmd_run(); return; }
 800ac9a:	4a39      	ldr	r2, [pc, #228]	@ (800ad80 <handle_line+0x2f0>)
 800ac9c:	2354      	movs	r3, #84	@ 0x54
 800ac9e:	18fb      	adds	r3, r7, r3
 800aca0:	0011      	movs	r1, r2
 800aca2:	0018      	movs	r0, r3
 800aca4:	f7fb fe38 	bl	8006918 <mp_stricmp>
 800aca8:	1e03      	subs	r3, r0, #0
 800acaa:	d102      	bne.n	800acb2 <handle_line+0x222>
 800acac:	f7ff fca6 	bl	800a5fc <cmd_run>
 800acb0:	e280      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"STOP")) { cmd_stop(); return; }
 800acb2:	4a34      	ldr	r2, [pc, #208]	@ (800ad84 <handle_line+0x2f4>)
 800acb4:	2354      	movs	r3, #84	@ 0x54
 800acb6:	18fb      	adds	r3, r7, r3
 800acb8:	0011      	movs	r1, r2
 800acba:	0018      	movs	r0, r3
 800acbc:	f7fb fe2c 	bl	8006918 <mp_stricmp>
 800acc0:	1e03      	subs	r3, r0, #0
 800acc2:	d102      	bne.n	800acca <handle_line+0x23a>
 800acc4:	f7ff fcb8 	bl	800a638 <cmd_stop>
 800acc8:	e274      	b.n	800b1b4 <handle_line+0x724>
  if (!mp_stricmp(cmd,"EXIT")) { g_exit_pending=true; return; }
 800acca:	4a2f      	ldr	r2, [pc, #188]	@ (800ad88 <handle_line+0x2f8>)
 800accc:	2354      	movs	r3, #84	@ 0x54
 800acce:	18fb      	adds	r3, r7, r3
 800acd0:	0011      	movs	r1, r2
 800acd2:	0018      	movs	r0, r3
 800acd4:	f7fb fe20 	bl	8006918 <mp_stricmp>
 800acd8:	1e03      	subs	r3, r0, #0
 800acda:	d103      	bne.n	800ace4 <handle_line+0x254>
 800acdc:	4b2b      	ldr	r3, [pc, #172]	@ (800ad8c <handle_line+0x2fc>)
 800acde:	2201      	movs	r2, #1
 800ace0:	701a      	strb	r2, [r3, #0]
 800ace2:	e267      	b.n	800b1b4 <handle_line+0x724>

  if (!mp_stricmp(cmd,"SLOT")) {
 800ace4:	4a2a      	ldr	r2, [pc, #168]	@ (800ad90 <handle_line+0x300>)
 800ace6:	2354      	movs	r3, #84	@ 0x54
 800ace8:	18fb      	adds	r3, r7, r3
 800acea:	0011      	movs	r1, r2
 800acec:	0018      	movs	r0, r3
 800acee:	f7fb fe13 	bl	8006918 <mp_stricmp>
 800acf2:	1e03      	subs	r3, r0, #0
 800acf4:	d152      	bne.n	800ad9c <handle_line+0x30c>
    uint8_t s=g_slot;
 800acf6:	4b27      	ldr	r3, [pc, #156]	@ (800ad94 <handle_line+0x304>)
 800acf8:	781a      	ldrb	r2, [r3, #0]
 800acfa:	2443      	movs	r4, #67	@ 0x43
 800acfc:	193b      	adds	r3, r7, r4
 800acfe:	701a      	strb	r2, [r3, #0]
    if (*args && parse_slot_opt(args,&s)) { g_slot=s; mp_puts("OK\r\n"); }
 800ad00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	2b00      	cmp	r3, #0
 800ad06:	d010      	beq.n	800ad2a <handle_line+0x29a>
 800ad08:	193a      	adds	r2, r7, r4
 800ad0a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ad0c:	0011      	movs	r1, r2
 800ad0e:	0018      	movs	r0, r3
 800ad10:	f7ff fce4 	bl	800a6dc <parse_slot_opt>
 800ad14:	1e03      	subs	r3, r0, #0
 800ad16:	d008      	beq.n	800ad2a <handle_line+0x29a>
 800ad18:	193b      	adds	r3, r7, r4
 800ad1a:	781a      	ldrb	r2, [r3, #0]
 800ad1c:	4b1d      	ldr	r3, [pc, #116]	@ (800ad94 <handle_line+0x304>)
 800ad1e:	701a      	strb	r2, [r3, #0]
 800ad20:	4b13      	ldr	r3, [pc, #76]	@ (800ad70 <handle_line+0x2e0>)
 800ad22:	0018      	movs	r0, r3
 800ad24:	f7fb fdd7 	bl	80068d6 <mp_puts>
 800ad28:	e244      	b.n	800b1b4 <handle_line+0x724>
    else { char b[16]; mp_puts("SLOT "); mp_itoa(g_slot,b); mp_puts(b); mp_putcrlf(); }
 800ad2a:	4b1b      	ldr	r3, [pc, #108]	@ (800ad98 <handle_line+0x308>)
 800ad2c:	0018      	movs	r0, r3
 800ad2e:	f7fb fdd2 	bl	80068d6 <mp_puts>
 800ad32:	4b18      	ldr	r3, [pc, #96]	@ (800ad94 <handle_line+0x304>)
 800ad34:	781b      	ldrb	r3, [r3, #0]
 800ad36:	001a      	movs	r2, r3
 800ad38:	2430      	movs	r4, #48	@ 0x30
 800ad3a:	193b      	adds	r3, r7, r4
 800ad3c:	0019      	movs	r1, r3
 800ad3e:	0010      	movs	r0, r2
 800ad40:	f7fb fe4a 	bl	80069d8 <mp_itoa>
 800ad44:	193b      	adds	r3, r7, r4
 800ad46:	0018      	movs	r0, r3
 800ad48:	f7fb fdc5 	bl	80068d6 <mp_puts>
 800ad4c:	f7fb fdd8 	bl	8006900 <mp_putcrlf>
 800ad50:	e230      	b.n	800b1b4 <handle_line+0x724>
 800ad52:	46c0      	nop			@ (mov r8, r8)
 800ad54:	20002298 	.word	0x20002298
 800ad58:	08027fc0 	.word	0x08027fc0
 800ad5c:	080271d0 	.word	0x080271d0
 800ad60:	20000934 	.word	0x20000934
 800ad64:	080271dc 	.word	0x080271dc
 800ad68:	080271f0 	.word	0x080271f0
 800ad6c:	080271f8 	.word	0x080271f8
 800ad70:	080271fc 	.word	0x080271fc
 800ad74:	08027204 	.word	0x08027204
 800ad78:	0802720c 	.word	0x0802720c
 800ad7c:	08027210 	.word	0x08027210
 800ad80:	0802721c 	.word	0x0802721c
 800ad84:	08027220 	.word	0x08027220
 800ad88:	08027228 	.word	0x08027228
 800ad8c:	20002297 	.word	0x20002297
 800ad90:	08027230 	.word	0x08027230
 800ad94:	20000008 	.word	0x20000008
 800ad98:	08027238 	.word	0x08027238
    return;
  }
  if (!mp_stricmp(cmd,"SAVE") || !mp_stricmp(cmd,"FLASH")) {
 800ad9c:	4aba      	ldr	r2, [pc, #744]	@ (800b088 <handle_line+0x5f8>)
 800ad9e:	2454      	movs	r4, #84	@ 0x54
 800ada0:	193b      	adds	r3, r7, r4
 800ada2:	0011      	movs	r1, r2
 800ada4:	0018      	movs	r0, r3
 800ada6:	f7fb fdb7 	bl	8006918 <mp_stricmp>
 800adaa:	1e03      	subs	r3, r0, #0
 800adac:	d008      	beq.n	800adc0 <handle_line+0x330>
 800adae:	4ab7      	ldr	r2, [pc, #732]	@ (800b08c <handle_line+0x5fc>)
 800adb0:	193b      	adds	r3, r7, r4
 800adb2:	0011      	movs	r1, r2
 800adb4:	0018      	movs	r0, r3
 800adb6:	f7fb fdaf 	bl	8006918 <mp_stricmp>
 800adba:	1e03      	subs	r3, r0, #0
 800adbc:	d000      	beq.n	800adc0 <handle_line+0x330>
 800adbe:	e070      	b.n	800aea2 <handle_line+0x412>
         3) save the program text into the slot
       SAVE <slot> START:
         does the same AND:
         4) starts RUN immediately
    */
    uint8_t s = g_slot;
 800adc0:	4bb3      	ldr	r3, [pc, #716]	@ (800b090 <handle_line+0x600>)
 800adc2:	781a      	ldrb	r2, [r3, #0]
 800adc4:	212f      	movs	r1, #47	@ 0x2f
 800adc6:	187b      	adds	r3, r7, r1
 800adc8:	701a      	strb	r2, [r3, #0]
    bool want_autorun = false;
 800adca:	236f      	movs	r3, #111	@ 0x6f
 800adcc:	18fb      	adds	r3, r7, r3
 800adce:	2200      	movs	r2, #0
 800add0:	701a      	strb	r2, [r3, #0]

    if (*args){
 800add2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800add4:	781b      	ldrb	r3, [r3, #0]
 800add6:	2b00      	cmp	r3, #0
 800add8:	d021      	beq.n	800ae1e <handle_line+0x38e>
      /* First optional number = slot */
      (void)parse_slot_opt(args, &s);
 800adda:	187a      	adds	r2, r7, r1
 800addc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800adde:	0011      	movs	r1, r2
 800ade0:	0018      	movs	r0, r3
 800ade2:	f7ff fc7b 	bl	800a6dc <parse_slot_opt>

      /* Look for keyword START anywhere after the slot number */
      if (strstr(args, "START") || strstr(args, "start") || strstr(args, "Start")){
 800ade6:	4aab      	ldr	r2, [pc, #684]	@ (800b094 <handle_line+0x604>)
 800ade8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800adea:	0011      	movs	r1, r2
 800adec:	0018      	movs	r0, r3
 800adee:	f017 fbd9 	bl	80225a4 <strstr>
 800adf2:	1e03      	subs	r3, r0, #0
 800adf4:	d10f      	bne.n	800ae16 <handle_line+0x386>
 800adf6:	4aa8      	ldr	r2, [pc, #672]	@ (800b098 <handle_line+0x608>)
 800adf8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800adfa:	0011      	movs	r1, r2
 800adfc:	0018      	movs	r0, r3
 800adfe:	f017 fbd1 	bl	80225a4 <strstr>
 800ae02:	1e03      	subs	r3, r0, #0
 800ae04:	d107      	bne.n	800ae16 <handle_line+0x386>
 800ae06:	4aa5      	ldr	r2, [pc, #660]	@ (800b09c <handle_line+0x60c>)
 800ae08:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ae0a:	0011      	movs	r1, r2
 800ae0c:	0018      	movs	r0, r3
 800ae0e:	f017 fbc9 	bl	80225a4 <strstr>
 800ae12:	1e03      	subs	r3, r0, #0
 800ae14:	d003      	beq.n	800ae1e <handle_line+0x38e>
        want_autorun = true;
 800ae16:	236f      	movs	r3, #111	@ 0x6f
 800ae18:	18fb      	adds	r3, r7, r3
 800ae1a:	2201      	movs	r2, #1
 800ae1c:	701a      	strb	r2, [r3, #0]
      }
    }

    /* compile first; if compile fails, do not touch flash */
    compile_or_report();
 800ae1e:	f7ff fb95 	bl	800a54c <compile_or_report>
    if (!g_have_prog) return;
 800ae22:	4b9f      	ldr	r3, [pc, #636]	@ (800b0a0 <handle_line+0x610>)
 800ae24:	781b      	ldrb	r3, [r3, #0]
 800ae26:	2201      	movs	r2, #1
 800ae28:	4053      	eors	r3, r2
 800ae2a:	b2db      	uxtb	r3, r3
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d000      	beq.n	800ae32 <handle_line+0x3a2>
 800ae30:	e1bb      	b.n	800b1aa <handle_line+0x71a>

    /* Save autorun flag only into the saved slot */
    bool old_ar = g_autorun;
 800ae32:	2365      	movs	r3, #101	@ 0x65
 800ae34:	18fb      	adds	r3, r7, r3
 800ae36:	4a9b      	ldr	r2, [pc, #620]	@ (800b0a4 <handle_line+0x614>)
 800ae38:	7812      	ldrb	r2, [r2, #0]
 800ae3a:	701a      	strb	r2, [r3, #0]
    g_autorun = want_autorun;
 800ae3c:	4b99      	ldr	r3, [pc, #612]	@ (800b0a4 <handle_line+0x614>)
 800ae3e:	246f      	movs	r4, #111	@ 0x6f
 800ae40:	193a      	adds	r2, r7, r4
 800ae42:	7812      	ldrb	r2, [r2, #0]
 800ae44:	701a      	strb	r2, [r3, #0]

    if (storage_save_slot(s, &g_ed, g_autorun)){
 800ae46:	252f      	movs	r5, #47	@ 0x2f
 800ae48:	197b      	adds	r3, r7, r5
 800ae4a:	7818      	ldrb	r0, [r3, #0]
 800ae4c:	4b95      	ldr	r3, [pc, #596]	@ (800b0a4 <handle_line+0x614>)
 800ae4e:	781a      	ldrb	r2, [r3, #0]
 800ae50:	4b95      	ldr	r3, [pc, #596]	@ (800b0a8 <handle_line+0x618>)
 800ae52:	0019      	movs	r1, r3
 800ae54:	f7fe ffb8 	bl	8009dc8 <storage_save_slot>
 800ae58:	1e03      	subs	r3, r0, #0
 800ae5a:	d018      	beq.n	800ae8e <handle_line+0x3fe>
      g_slot = s;
 800ae5c:	197b      	adds	r3, r7, r5
 800ae5e:	781a      	ldrb	r2, [r3, #0]
 800ae60:	4b8b      	ldr	r3, [pc, #556]	@ (800b090 <handle_line+0x600>)
 800ae62:	701a      	strb	r2, [r3, #0]
      mp_puts("SAVED\r\n");
 800ae64:	4b91      	ldr	r3, [pc, #580]	@ (800b0ac <handle_line+0x61c>)
 800ae66:	0018      	movs	r0, r3
 800ae68:	f7fb fd35 	bl	80068d6 <mp_puts>

      if (want_autorun){
 800ae6c:	193b      	adds	r3, r7, r4
 800ae6e:	781b      	ldrb	r3, [r3, #0]
 800ae70:	2b00      	cmp	r3, #0
 800ae72:	d100      	bne.n	800ae76 <handle_line+0x3e6>
 800ae74:	e19b      	b.n	800b1ae <handle_line+0x71e>
        /* Run immediately (VM reset), without re-compiling again */
        vm_reset(&g_vm);
 800ae76:	4b8e      	ldr	r3, [pc, #568]	@ (800b0b0 <handle_line+0x620>)
 800ae78:	0018      	movs	r0, r3
 800ae7a:	f7fe f859 	bl	8008f30 <vm_reset>
        mp_puts("RUN\r\n");
 800ae7e:	4b8d      	ldr	r3, [pc, #564]	@ (800b0b4 <handle_line+0x624>)
 800ae80:	0018      	movs	r0, r3
 800ae82:	f7fb fd28 	bl	80068d6 <mp_puts>
        g_session_active=false; /* drop back to caller */
 800ae86:	4b8c      	ldr	r3, [pc, #560]	@ (800b0b8 <handle_line+0x628>)
 800ae88:	2200      	movs	r2, #0
 800ae8a:	701a      	strb	r2, [r3, #0]
      }
    } else {
      mp_puts("SAVE FAIL\r\n");
      g_autorun = old_ar;
    }
    return;
 800ae8c:	e18f      	b.n	800b1ae <handle_line+0x71e>
      mp_puts("SAVE FAIL\r\n");
 800ae8e:	4b8b      	ldr	r3, [pc, #556]	@ (800b0bc <handle_line+0x62c>)
 800ae90:	0018      	movs	r0, r3
 800ae92:	f7fb fd20 	bl	80068d6 <mp_puts>
      g_autorun = old_ar;
 800ae96:	4b83      	ldr	r3, [pc, #524]	@ (800b0a4 <handle_line+0x614>)
 800ae98:	2265      	movs	r2, #101	@ 0x65
 800ae9a:	18ba      	adds	r2, r7, r2
 800ae9c:	7812      	ldrb	r2, [r2, #0]
 800ae9e:	701a      	strb	r2, [r3, #0]
    return;
 800aea0:	e185      	b.n	800b1ae <handle_line+0x71e>
  }
  if (!mp_stricmp(cmd,"LOAD")) {
 800aea2:	4a87      	ldr	r2, [pc, #540]	@ (800b0c0 <handle_line+0x630>)
 800aea4:	2354      	movs	r3, #84	@ 0x54
 800aea6:	18fb      	adds	r3, r7, r3
 800aea8:	0011      	movs	r1, r2
 800aeaa:	0018      	movs	r0, r3
 800aeac:	f7fb fd34 	bl	8006918 <mp_stricmp>
 800aeb0:	1e03      	subs	r3, r0, #0
 800aeb2:	d12f      	bne.n	800af14 <handle_line+0x484>
    uint8_t s=g_slot;
 800aeb4:	4b76      	ldr	r3, [pc, #472]	@ (800b090 <handle_line+0x600>)
 800aeb6:	781a      	ldrb	r2, [r3, #0]
 800aeb8:	212e      	movs	r1, #46	@ 0x2e
 800aeba:	187b      	adds	r3, r7, r1
 800aebc:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800aebe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aec0:	781b      	ldrb	r3, [r3, #0]
 800aec2:	2b00      	cmp	r3, #0
 800aec4:	d005      	beq.n	800aed2 <handle_line+0x442>
 800aec6:	187a      	adds	r2, r7, r1
 800aec8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800aeca:	0011      	movs	r1, r2
 800aecc:	0018      	movs	r0, r3
 800aece:	f7ff fc05 	bl	800a6dc <parse_slot_opt>
    bool ar=false;
 800aed2:	212d      	movs	r1, #45	@ 0x2d
 800aed4:	187b      	adds	r3, r7, r1
 800aed6:	2200      	movs	r2, #0
 800aed8:	701a      	strb	r2, [r3, #0]
    if (storage_load_slot(s, &g_ed, &ar)){ g_autorun=ar; g_slot=s; mp_puts("LOADED\r\n"); } else mp_puts("LOAD FAIL\r\n");
 800aeda:	252e      	movs	r5, #46	@ 0x2e
 800aedc:	197b      	adds	r3, r7, r5
 800aede:	781b      	ldrb	r3, [r3, #0]
 800aee0:	000c      	movs	r4, r1
 800aee2:	187a      	adds	r2, r7, r1
 800aee4:	4970      	ldr	r1, [pc, #448]	@ (800b0a8 <handle_line+0x618>)
 800aee6:	0018      	movs	r0, r3
 800aee8:	f7ff f8d0 	bl	800a08c <storage_load_slot>
 800aeec:	1e03      	subs	r3, r0, #0
 800aeee:	d00c      	beq.n	800af0a <handle_line+0x47a>
 800aef0:	193b      	adds	r3, r7, r4
 800aef2:	781a      	ldrb	r2, [r3, #0]
 800aef4:	4b6b      	ldr	r3, [pc, #428]	@ (800b0a4 <handle_line+0x614>)
 800aef6:	701a      	strb	r2, [r3, #0]
 800aef8:	197b      	adds	r3, r7, r5
 800aefa:	781a      	ldrb	r2, [r3, #0]
 800aefc:	4b64      	ldr	r3, [pc, #400]	@ (800b090 <handle_line+0x600>)
 800aefe:	701a      	strb	r2, [r3, #0]
 800af00:	4b70      	ldr	r3, [pc, #448]	@ (800b0c4 <handle_line+0x634>)
 800af02:	0018      	movs	r0, r3
 800af04:	f7fb fce7 	bl	80068d6 <mp_puts>
 800af08:	e154      	b.n	800b1b4 <handle_line+0x724>
 800af0a:	4b6f      	ldr	r3, [pc, #444]	@ (800b0c8 <handle_line+0x638>)
 800af0c:	0018      	movs	r0, r3
 800af0e:	f7fb fce2 	bl	80068d6 <mp_puts>
 800af12:	e14f      	b.n	800b1b4 <handle_line+0x724>
    return;
  }
  if (!mp_stricmp(cmd,"ERASE")) {
 800af14:	4a6d      	ldr	r2, [pc, #436]	@ (800b0cc <handle_line+0x63c>)
 800af16:	2354      	movs	r3, #84	@ 0x54
 800af18:	18fb      	adds	r3, r7, r3
 800af1a:	0011      	movs	r1, r2
 800af1c:	0018      	movs	r0, r3
 800af1e:	f7fb fcfb 	bl	8006918 <mp_stricmp>
 800af22:	1e03      	subs	r3, r0, #0
 800af24:	d124      	bne.n	800af70 <handle_line+0x4e0>
    uint8_t s=g_slot;
 800af26:	4b5a      	ldr	r3, [pc, #360]	@ (800b090 <handle_line+0x600>)
 800af28:	781a      	ldrb	r2, [r3, #0]
 800af2a:	212c      	movs	r1, #44	@ 0x2c
 800af2c:	187b      	adds	r3, r7, r1
 800af2e:	701a      	strb	r2, [r3, #0]
    if (*args) (void)parse_slot_opt(args,&s);
 800af30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af32:	781b      	ldrb	r3, [r3, #0]
 800af34:	2b00      	cmp	r3, #0
 800af36:	d005      	beq.n	800af44 <handle_line+0x4b4>
 800af38:	187a      	adds	r2, r7, r1
 800af3a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af3c:	0011      	movs	r1, r2
 800af3e:	0018      	movs	r0, r3
 800af40:	f7ff fbcc 	bl	800a6dc <parse_slot_opt>
    if (storage_erase_slot(s)){ g_slot=s; mp_puts("ERASED\r\n"); } else mp_puts("ERASE FAIL\r\n");
 800af44:	242c      	movs	r4, #44	@ 0x2c
 800af46:	193b      	adds	r3, r7, r4
 800af48:	781b      	ldrb	r3, [r3, #0]
 800af4a:	0018      	movs	r0, r3
 800af4c:	f7fe ff0e 	bl	8009d6c <storage_erase_slot>
 800af50:	1e03      	subs	r3, r0, #0
 800af52:	d008      	beq.n	800af66 <handle_line+0x4d6>
 800af54:	193b      	adds	r3, r7, r4
 800af56:	781a      	ldrb	r2, [r3, #0]
 800af58:	4b4d      	ldr	r3, [pc, #308]	@ (800b090 <handle_line+0x600>)
 800af5a:	701a      	strb	r2, [r3, #0]
 800af5c:	4b5c      	ldr	r3, [pc, #368]	@ (800b0d0 <handle_line+0x640>)
 800af5e:	0018      	movs	r0, r3
 800af60:	f7fb fcb9 	bl	80068d6 <mp_puts>
 800af64:	e126      	b.n	800b1b4 <handle_line+0x724>
 800af66:	4b5b      	ldr	r3, [pc, #364]	@ (800b0d4 <handle_line+0x644>)
 800af68:	0018      	movs	r0, r3
 800af6a:	f7fb fcb4 	bl	80068d6 <mp_puts>
 800af6e:	e121      	b.n	800b1b4 <handle_line+0x724>
    return;
  }
  if (!mp_stricmp(cmd,"AUTORUN")) {
 800af70:	4a59      	ldr	r2, [pc, #356]	@ (800b0d8 <handle_line+0x648>)
 800af72:	2354      	movs	r3, #84	@ 0x54
 800af74:	18fb      	adds	r3, r7, r3
 800af76:	0011      	movs	r1, r2
 800af78:	0018      	movs	r0, r3
 800af7a:	f7fb fccd 	bl	8006918 <mp_stricmp>
 800af7e:	1e03      	subs	r3, r0, #0
 800af80:	d124      	bne.n	800afcc <handle_line+0x53c>
    /* Optional global flag for boot autorun. */
    if (!mp_stricmp(args,"ON")) { g_autorun=true; mp_puts("OK\r\n"); }
 800af82:	4a56      	ldr	r2, [pc, #344]	@ (800b0dc <handle_line+0x64c>)
 800af84:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800af86:	0011      	movs	r1, r2
 800af88:	0018      	movs	r0, r3
 800af8a:	f7fb fcc5 	bl	8006918 <mp_stricmp>
 800af8e:	1e03      	subs	r3, r0, #0
 800af90:	d107      	bne.n	800afa2 <handle_line+0x512>
 800af92:	4b44      	ldr	r3, [pc, #272]	@ (800b0a4 <handle_line+0x614>)
 800af94:	2201      	movs	r2, #1
 800af96:	701a      	strb	r2, [r3, #0]
 800af98:	4b51      	ldr	r3, [pc, #324]	@ (800b0e0 <handle_line+0x650>)
 800af9a:	0018      	movs	r0, r3
 800af9c:	f7fb fc9b 	bl	80068d6 <mp_puts>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
    return;
 800afa0:	e108      	b.n	800b1b4 <handle_line+0x724>
    else if (!mp_stricmp(args,"OFF")) { g_autorun=false; mp_puts("OK\r\n"); }
 800afa2:	4a50      	ldr	r2, [pc, #320]	@ (800b0e4 <handle_line+0x654>)
 800afa4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800afa6:	0011      	movs	r1, r2
 800afa8:	0018      	movs	r0, r3
 800afaa:	f7fb fcb5 	bl	8006918 <mp_stricmp>
 800afae:	1e03      	subs	r3, r0, #0
 800afb0:	d107      	bne.n	800afc2 <handle_line+0x532>
 800afb2:	4b3c      	ldr	r3, [pc, #240]	@ (800b0a4 <handle_line+0x614>)
 800afb4:	2200      	movs	r2, #0
 800afb6:	701a      	strb	r2, [r3, #0]
 800afb8:	4b49      	ldr	r3, [pc, #292]	@ (800b0e0 <handle_line+0x650>)
 800afba:	0018      	movs	r0, r3
 800afbc:	f7fb fc8b 	bl	80068d6 <mp_puts>
    return;
 800afc0:	e0f8      	b.n	800b1b4 <handle_line+0x724>
    else mp_puts("Use: AUTORUN ON|OFF\r\n");
 800afc2:	4b49      	ldr	r3, [pc, #292]	@ (800b0e8 <handle_line+0x658>)
 800afc4:	0018      	movs	r0, r3
 800afc6:	f7fb fc86 	bl	80068d6 <mp_puts>
    return;
 800afca:	e0f3      	b.n	800b1b4 <handle_line+0x724>
  }
  if (!mp_stricmp(cmd,"EDIT")) {
 800afcc:	4a47      	ldr	r2, [pc, #284]	@ (800b0ec <handle_line+0x65c>)
 800afce:	2354      	movs	r3, #84	@ 0x54
 800afd0:	18fb      	adds	r3, r7, r3
 800afd2:	0011      	movs	r1, r2
 800afd4:	0018      	movs	r0, r3
 800afd6:	f7fb fc9f 	bl	8006918 <mp_stricmp>
 800afda:	1e03      	subs	r3, r0, #0
 800afdc:	d10e      	bne.n	800affc <handle_line+0x56c>
       - You type Pascal statements line by line, WITHOUT numbers.
       - The monitor assigns 10,20,30,... (or your STEP) automatically.
       - To leave EDIT mode, type END on its own line.
       - Always starts fresh (clears previous code).
    */
    ed_init(&g_ed);  /* Clear previous code */
 800afde:	4b32      	ldr	r3, [pc, #200]	@ (800b0a8 <handle_line+0x618>)
 800afe0:	0018      	movs	r0, r3
 800afe2:	f7fb fe1d 	bl	8006c20 <ed_init>
    g_edit=true;
 800afe6:	4b42      	ldr	r3, [pc, #264]	@ (800b0f0 <handle_line+0x660>)
 800afe8:	2201      	movs	r2, #1
 800afea:	701a      	strb	r2, [r3, #0]
    g_next_line = 10;
 800afec:	4b41      	ldr	r3, [pc, #260]	@ (800b0f4 <handle_line+0x664>)
 800afee:	220a      	movs	r2, #10
 800aff0:	601a      	str	r2, [r3, #0]
    mp_puts("NEW PROGRAM (type END to finish)\r\n");
 800aff2:	4b41      	ldr	r3, [pc, #260]	@ (800b0f8 <handle_line+0x668>)
 800aff4:	0018      	movs	r0, r3
 800aff6:	f7fb fc6e 	bl	80068d6 <mp_puts>
    return;
 800affa:	e0db      	b.n	800b1b4 <handle_line+0x724>
  }

  if (!mp_stricmp(cmd,"STEP")) {
 800affc:	4a3f      	ldr	r2, [pc, #252]	@ (800b0fc <handle_line+0x66c>)
 800affe:	2354      	movs	r3, #84	@ 0x54
 800b000:	18fb      	adds	r3, r7, r3
 800b002:	0011      	movs	r1, r2
 800b004:	0018      	movs	r0, r3
 800b006:	f7fb fc87 	bl	8006918 <mp_stricmp>
 800b00a:	1e03      	subs	r3, r0, #0
 800b00c:	d11d      	bne.n	800b04a <handle_line+0x5ba>
    int v=0; const char *p=args;
 800b00e:	2300      	movs	r3, #0
 800b010:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b012:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b014:	627b      	str	r3, [r7, #36]	@ 0x24
    if (parse_int(&p,&v) && v>0){ g_step=v; mp_puts("OK\r\n"); }
 800b016:	2328      	movs	r3, #40	@ 0x28
 800b018:	18fa      	adds	r2, r7, r3
 800b01a:	2324      	movs	r3, #36	@ 0x24
 800b01c:	18fb      	adds	r3, r7, r3
 800b01e:	0011      	movs	r1, r2
 800b020:	0018      	movs	r0, r3
 800b022:	f7fb fd41 	bl	8006aa8 <parse_int>
 800b026:	1e03      	subs	r3, r0, #0
 800b028:	d00a      	beq.n	800b040 <handle_line+0x5b0>
 800b02a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	dd07      	ble.n	800b040 <handle_line+0x5b0>
 800b030:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b032:	4b33      	ldr	r3, [pc, #204]	@ (800b100 <handle_line+0x670>)
 800b034:	601a      	str	r2, [r3, #0]
 800b036:	4b2a      	ldr	r3, [pc, #168]	@ (800b0e0 <handle_line+0x650>)
 800b038:	0018      	movs	r0, r3
 800b03a:	f7fb fc4c 	bl	80068d6 <mp_puts>
 800b03e:	e0b9      	b.n	800b1b4 <handle_line+0x724>
    else mp_puts("Use: STEP <n>\r\n");
 800b040:	4b30      	ldr	r3, [pc, #192]	@ (800b104 <handle_line+0x674>)
 800b042:	0018      	movs	r0, r3
 800b044:	f7fb fc47 	bl	80068d6 <mp_puts>
 800b048:	e0b4      	b.n	800b1b4 <handle_line+0x724>
    return;
  }

  if (!mp_stricmp(cmd,"ID")) {
 800b04a:	4a2f      	ldr	r2, [pc, #188]	@ (800b108 <handle_line+0x678>)
 800b04c:	2354      	movs	r3, #84	@ 0x54
 800b04e:	18fb      	adds	r3, r7, r3
 800b050:	0011      	movs	r1, r2
 800b052:	0018      	movs	r0, r3
 800b054:	f7fb fc60 	bl	8006918 <mp_stricmp>
 800b058:	1e03      	subs	r3, r0, #0
 800b05a:	d000      	beq.n	800b05e <handle_line+0x5ce>
 800b05c:	e094      	b.n	800b188 <handle_line+0x6f8>
    if (!*args){ mp_puts("Use: ID <word>\r\n"); return; }
 800b05e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b060:	781b      	ldrb	r3, [r3, #0]
 800b062:	2b00      	cmp	r3, #0
 800b064:	d104      	bne.n	800b070 <handle_line+0x5e0>
 800b066:	4b29      	ldr	r3, [pc, #164]	@ (800b10c <handle_line+0x67c>)
 800b068:	0018      	movs	r0, r3
 800b06a:	f7fb fc34 	bl	80068d6 <mp_puts>
 800b06e:	e0a1      	b.n	800b1b4 <handle_line+0x724>
    char w[MP_NAME_LEN]={0};
 800b070:	2318      	movs	r3, #24
 800b072:	18fb      	adds	r3, r7, r3
 800b074:	0018      	movs	r0, r3
 800b076:	230c      	movs	r3, #12
 800b078:	001a      	movs	r2, r3
 800b07a:	2100      	movs	r1, #0
 800b07c:	f017 f9fa 	bl	8022474 <memset>
    int wi=0;
 800b080:	2300      	movs	r3, #0
 800b082:	66bb      	str	r3, [r7, #104]	@ 0x68
    while (*args && !isspace((unsigned char)*args) && wi < (MP_NAME_LEN-1)) w[wi++]=*args++;
 800b084:	e04e      	b.n	800b124 <handle_line+0x694>
 800b086:	46c0      	nop			@ (mov r8, r8)
 800b088:	08027240 	.word	0x08027240
 800b08c:	08027248 	.word	0x08027248
 800b090:	20000008 	.word	0x20000008
 800b094:	08027250 	.word	0x08027250
 800b098:	08027258 	.word	0x08027258
 800b09c:	08027260 	.word	0x08027260
 800b0a0:	20002294 	.word	0x20002294
 800b0a4:	20002295 	.word	0x20002295
 800b0a8:	20000934 	.word	0x20000934
 800b0ac:	08027268 	.word	0x08027268
 800b0b0:	20002144 	.word	0x20002144
 800b0b4:	08027178 	.word	0x08027178
 800b0b8:	20002296 	.word	0x20002296
 800b0bc:	08027270 	.word	0x08027270
 800b0c0:	0802727c 	.word	0x0802727c
 800b0c4:	08027284 	.word	0x08027284
 800b0c8:	08027290 	.word	0x08027290
 800b0cc:	0802729c 	.word	0x0802729c
 800b0d0:	080272a4 	.word	0x080272a4
 800b0d4:	080272b0 	.word	0x080272b0
 800b0d8:	080272c0 	.word	0x080272c0
 800b0dc:	080272c8 	.word	0x080272c8
 800b0e0:	080271fc 	.word	0x080271fc
 800b0e4:	080272cc 	.word	0x080272cc
 800b0e8:	080272d0 	.word	0x080272d0
 800b0ec:	080272e8 	.word	0x080272e8
 800b0f0:	20002298 	.word	0x20002298
 800b0f4:	2000000c 	.word	0x2000000c
 800b0f8:	080272f0 	.word	0x080272f0
 800b0fc:	08027314 	.word	0x08027314
 800b100:	20000010 	.word	0x20000010
 800b104:	0802731c 	.word	0x0802731c
 800b108:	0802732c 	.word	0x0802732c
 800b10c:	08027330 	.word	0x08027330
 800b110:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800b112:	1c53      	adds	r3, r2, #1
 800b114:	673b      	str	r3, [r7, #112]	@ 0x70
 800b116:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b118:	1c59      	adds	r1, r3, #1
 800b11a:	66b9      	str	r1, [r7, #104]	@ 0x68
 800b11c:	7811      	ldrb	r1, [r2, #0]
 800b11e:	2218      	movs	r2, #24
 800b120:	18ba      	adds	r2, r7, r2
 800b122:	54d1      	strb	r1, [r2, r3]
 800b124:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b126:	781b      	ldrb	r3, [r3, #0]
 800b128:	2b00      	cmp	r3, #0
 800b12a:	d00c      	beq.n	800b146 <handle_line+0x6b6>
 800b12c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b12e:	781b      	ldrb	r3, [r3, #0]
 800b130:	1c5a      	adds	r2, r3, #1
 800b132:	4b22      	ldr	r3, [pc, #136]	@ (800b1bc <handle_line+0x72c>)
 800b134:	18d3      	adds	r3, r2, r3
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	001a      	movs	r2, r3
 800b13a:	2308      	movs	r3, #8
 800b13c:	4013      	ands	r3, r2
 800b13e:	d102      	bne.n	800b146 <handle_line+0x6b6>
 800b140:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b142:	2b0a      	cmp	r3, #10
 800b144:	dde4      	ble.n	800b110 <handle_line+0x680>
    w[wi]=0;
 800b146:	2118      	movs	r1, #24
 800b148:	187a      	adds	r2, r7, r1
 800b14a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b14c:	18d3      	adds	r3, r2, r3
 800b14e:	2200      	movs	r2, #0
 800b150:	701a      	strb	r2, [r3, #0]
    uint16_t id = fnv1a16_ci(w);
 800b152:	2566      	movs	r5, #102	@ 0x66
 800b154:	197c      	adds	r4, r7, r5
 800b156:	187b      	adds	r3, r7, r1
 800b158:	0018      	movs	r0, r3
 800b15a:	f7fb fd07 	bl	8006b6c <fnv1a16_ci>
 800b15e:	0003      	movs	r3, r0
 800b160:	8023      	strh	r3, [r4, #0]
    char b[16];
    mp_puts("ID="); mp_itoa((int)id,b); mp_puts(b); mp_putcrlf();
 800b162:	4b17      	ldr	r3, [pc, #92]	@ (800b1c0 <handle_line+0x730>)
 800b164:	0018      	movs	r0, r3
 800b166:	f7fb fbb6 	bl	80068d6 <mp_puts>
 800b16a:	197b      	adds	r3, r7, r5
 800b16c:	881b      	ldrh	r3, [r3, #0]
 800b16e:	2408      	movs	r4, #8
 800b170:	193a      	adds	r2, r7, r4
 800b172:	0011      	movs	r1, r2
 800b174:	0018      	movs	r0, r3
 800b176:	f7fb fc2f 	bl	80069d8 <mp_itoa>
 800b17a:	193b      	adds	r3, r7, r4
 800b17c:	0018      	movs	r0, r3
 800b17e:	f7fb fbaa 	bl	80068d6 <mp_puts>
 800b182:	f7fb fbbd 	bl	8006900 <mp_putcrlf>
    return;
 800b186:	e015      	b.n	800b1b4 <handle_line+0x724>
  }

  if (try_parse_packet(line)) return;
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	0018      	movs	r0, r3
 800b18c:	f7ff fbf0 	bl	800a970 <try_parse_packet>
 800b190:	1e03      	subs	r3, r0, #0
 800b192:	d10e      	bne.n	800b1b2 <handle_line+0x722>

  mp_puts("Unknown command. Type HELP\r\n");
 800b194:	4b0b      	ldr	r3, [pc, #44]	@ (800b1c4 <handle_line+0x734>)
 800b196:	0018      	movs	r0, r3
 800b198:	f7fb fb9d 	bl	80068d6 <mp_puts>
 800b19c:	e00a      	b.n	800b1b4 <handle_line+0x724>
  if (!*line && !g_edit) return;  /* Empty line in normal mode - skip */
 800b19e:	46c0      	nop			@ (mov r8, r8)
 800b1a0:	e008      	b.n	800b1b4 <handle_line+0x724>
  if (!*line) return;  /* Empty line in EDIT mode - just show next prompt */
 800b1a2:	46c0      	nop			@ (mov r8, r8)
 800b1a4:	e006      	b.n	800b1b4 <handle_line+0x724>
    return;
 800b1a6:	46c0      	nop			@ (mov r8, r8)
 800b1a8:	e004      	b.n	800b1b4 <handle_line+0x724>
    if (!g_have_prog) return;
 800b1aa:	46c0      	nop			@ (mov r8, r8)
 800b1ac:	e002      	b.n	800b1b4 <handle_line+0x724>
    return;
 800b1ae:	46c0      	nop			@ (mov r8, r8)
 800b1b0:	e000      	b.n	800b1b4 <handle_line+0x724>
  if (try_parse_packet(line)) return;
 800b1b2:	46c0      	nop			@ (mov r8, r8)
}
 800b1b4:	46bd      	mov	sp, r7
 800b1b6:	b01e      	add	sp, #120	@ 0x78
 800b1b8:	bdb0      	pop	{r4, r5, r7, pc}
 800b1ba:	46c0      	nop			@ (mov r8, r8)
 800b1bc:	08027fc0 	.word	0x08027fc0
 800b1c0:	08027344 	.word	0x08027344
 800b1c4:	08027348 	.word	0x08027348

0800b1c8 <mp_start_session>:
  mp_prompt();
}

void mp_request_stop(void){ g_vm.stop_req=true; }

void mp_start_session(void){
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	af00      	add	r7, sp, #0
  g_session_active = true;
 800b1cc:	4b09      	ldr	r3, [pc, #36]	@ (800b1f4 <mp_start_session+0x2c>)
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	701a      	strb	r2, [r3, #0]
  g_exit_pending = false;
 800b1d2:	4b09      	ldr	r3, [pc, #36]	@ (800b1f8 <mp_start_session+0x30>)
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	701a      	strb	r2, [r3, #0]
  g_edit = false;
 800b1d8:	4b08      	ldr	r3, [pc, #32]	@ (800b1fc <mp_start_session+0x34>)
 800b1da:	2200      	movs	r2, #0
 800b1dc:	701a      	strb	r2, [r3, #0]
  
  mp_putcrlf();
 800b1de:	f7fb fb8f 	bl	8006900 <mp_putcrlf>
  mp_puts("PASCAL READY (HELP for commands, EDIT to program, EXIT to quit)\r\n");
 800b1e2:	4b07      	ldr	r3, [pc, #28]	@ (800b200 <mp_start_session+0x38>)
 800b1e4:	0018      	movs	r0, r3
 800b1e6:	f7fb fb76 	bl	80068d6 <mp_puts>
  mp_prompt();
 800b1ea:	f7ff f873 	bl	800a2d4 <mp_prompt>
}
 800b1ee:	46c0      	nop			@ (mov r8, r8)
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	bd80      	pop	{r7, pc}
 800b1f4:	20002296 	.word	0x20002296
 800b1f8:	20002297 	.word	0x20002297
 800b1fc:	20002298 	.word	0x20002298
 800b200:	080273b8 	.word	0x080273b8

0800b204 <mp_stop_session>:

void mp_stop_session(void){ g_session_active=false; }
 800b204:	b580      	push	{r7, lr}
 800b206:	af00      	add	r7, sp, #0
 800b208:	4b02      	ldr	r3, [pc, #8]	@ (800b214 <mp_stop_session+0x10>)
 800b20a:	2200      	movs	r2, #0
 800b20c:	701a      	strb	r2, [r3, #0]
 800b20e:	46c0      	nop			@ (mov r8, r8)
 800b210:	46bd      	mov	sp, r7
 800b212:	bd80      	pop	{r7, pc}
 800b214:	20002296 	.word	0x20002296

0800b218 <mp_is_active>:
bool mp_is_active(void){ return g_session_active; }
 800b218:	b580      	push	{r7, lr}
 800b21a:	af00      	add	r7, sp, #0
 800b21c:	4b02      	ldr	r3, [pc, #8]	@ (800b228 <mp_is_active+0x10>)
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	0018      	movs	r0, r3
 800b222:	46bd      	mov	sp, r7
 800b224:	bd80      	pop	{r7, pc}
 800b226:	46c0      	nop			@ (mov r8, r8)
 800b228:	20002296 	.word	0x20002296

0800b22c <mp_exit_pending>:
bool mp_exit_pending(void){ return g_exit_pending; }
 800b22c:	b580      	push	{r7, lr}
 800b22e:	af00      	add	r7, sp, #0
 800b230:	4b02      	ldr	r3, [pc, #8]	@ (800b23c <mp_exit_pending+0x10>)
 800b232:	781b      	ldrb	r3, [r3, #0]
 800b234:	0018      	movs	r0, r3
 800b236:	46bd      	mov	sp, r7
 800b238:	bd80      	pop	{r7, pc}
 800b23a:	46c0      	nop			@ (mov r8, r8)
 800b23c:	20002297 	.word	0x20002297

0800b240 <mp_feed_char>:

void mp_feed_char(char c){
 800b240:	b580      	push	{r7, lr}
 800b242:	b084      	sub	sp, #16
 800b244:	af00      	add	r7, sp, #0
 800b246:	0002      	movs	r2, r0
 800b248:	1dfb      	adds	r3, r7, #7
 800b24a:	701a      	strb	r2, [r3, #0]
  static char line[MP_LINE_LEN];
  static uint16_t n=0;
  
  /* Handle CR - some terminals send CR+LF, treat CR as Enter */
  if (c=='\r' || c=='\n'){
 800b24c:	1dfb      	adds	r3, r7, #7
 800b24e:	781b      	ldrb	r3, [r3, #0]
 800b250:	2b0d      	cmp	r3, #13
 800b252:	d003      	beq.n	800b25c <mp_feed_char+0x1c>
 800b254:	1dfb      	adds	r3, r7, #7
 800b256:	781b      	ldrb	r3, [r3, #0]
 800b258:	2b0a      	cmp	r3, #10
 800b25a:	d113      	bne.n	800b284 <mp_feed_char+0x44>
    mp_puts("\r\n");  /* Echo newline */
 800b25c:	4b25      	ldr	r3, [pc, #148]	@ (800b2f4 <mp_feed_char+0xb4>)
 800b25e:	0018      	movs	r0, r3
 800b260:	f7fb fb39 	bl	80068d6 <mp_puts>
    line[n]=0; n=0;
 800b264:	4b24      	ldr	r3, [pc, #144]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b266:	881b      	ldrh	r3, [r3, #0]
 800b268:	001a      	movs	r2, r3
 800b26a:	4b24      	ldr	r3, [pc, #144]	@ (800b2fc <mp_feed_char+0xbc>)
 800b26c:	2100      	movs	r1, #0
 800b26e:	5499      	strb	r1, [r3, r2]
 800b270:	4b21      	ldr	r3, [pc, #132]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b272:	2200      	movs	r2, #0
 800b274:	801a      	strh	r2, [r3, #0]
    handle_line(line);  /* Always call - even empty line needs g_edit prompt */
 800b276:	4b21      	ldr	r3, [pc, #132]	@ (800b2fc <mp_feed_char+0xbc>)
 800b278:	0018      	movs	r0, r3
 800b27a:	f7ff fc09 	bl	800aa90 <handle_line>
    mp_prompt();
 800b27e:	f7ff f829 	bl	800a2d4 <mp_prompt>
    return;
 800b282:	e033      	b.n	800b2ec <mp_feed_char+0xac>
  }
  
  /* Backspace handling with echo */
  if (c==0x08 || c==0x7F){ 
 800b284:	1dfb      	adds	r3, r7, #7
 800b286:	781b      	ldrb	r3, [r3, #0]
 800b288:	2b08      	cmp	r3, #8
 800b28a:	d003      	beq.n	800b294 <mp_feed_char+0x54>
 800b28c:	1dfb      	adds	r3, r7, #7
 800b28e:	781b      	ldrb	r3, [r3, #0]
 800b290:	2b7f      	cmp	r3, #127	@ 0x7f
 800b292:	d10e      	bne.n	800b2b2 <mp_feed_char+0x72>
    if (n>0) {
 800b294:	4b18      	ldr	r3, [pc, #96]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b296:	881b      	ldrh	r3, [r3, #0]
 800b298:	2b00      	cmp	r3, #0
 800b29a:	d026      	beq.n	800b2ea <mp_feed_char+0xaa>
      n--;
 800b29c:	4b16      	ldr	r3, [pc, #88]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b29e:	881b      	ldrh	r3, [r3, #0]
 800b2a0:	3b01      	subs	r3, #1
 800b2a2:	b29a      	uxth	r2, r3
 800b2a4:	4b14      	ldr	r3, [pc, #80]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b2a6:	801a      	strh	r2, [r3, #0]
      mp_puts("\b \b");  /* Erase character on screen */
 800b2a8:	4b15      	ldr	r3, [pc, #84]	@ (800b300 <mp_feed_char+0xc0>)
 800b2aa:	0018      	movs	r0, r3
 800b2ac:	f7fb fb13 	bl	80068d6 <mp_puts>
    }
    return; 
 800b2b0:	e01b      	b.n	800b2ea <mp_feed_char+0xaa>
  }
  
  /* Regular character - store and echo */
  if (n < (MP_LINE_LEN-1)) {
 800b2b2:	4b11      	ldr	r3, [pc, #68]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b2b4:	881b      	ldrh	r3, [r3, #0]
 800b2b6:	2b46      	cmp	r3, #70	@ 0x46
 800b2b8:	d818      	bhi.n	800b2ec <mp_feed_char+0xac>
    line[n++] = c;
 800b2ba:	4b0f      	ldr	r3, [pc, #60]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b2bc:	881b      	ldrh	r3, [r3, #0]
 800b2be:	1c5a      	adds	r2, r3, #1
 800b2c0:	b291      	uxth	r1, r2
 800b2c2:	4a0d      	ldr	r2, [pc, #52]	@ (800b2f8 <mp_feed_char+0xb8>)
 800b2c4:	8011      	strh	r1, [r2, #0]
 800b2c6:	0019      	movs	r1, r3
 800b2c8:	4b0c      	ldr	r3, [pc, #48]	@ (800b2fc <mp_feed_char+0xbc>)
 800b2ca:	1dfa      	adds	r2, r7, #7
 800b2cc:	7812      	ldrb	r2, [r2, #0]
 800b2ce:	545a      	strb	r2, [r3, r1]
    char echo[2] = {c, 0};
 800b2d0:	210c      	movs	r1, #12
 800b2d2:	187b      	adds	r3, r7, r1
 800b2d4:	1dfa      	adds	r2, r7, #7
 800b2d6:	7812      	ldrb	r2, [r2, #0]
 800b2d8:	701a      	strb	r2, [r3, #0]
 800b2da:	187b      	adds	r3, r7, r1
 800b2dc:	2200      	movs	r2, #0
 800b2de:	705a      	strb	r2, [r3, #1]
    mp_puts(echo);  /* Echo the character */
 800b2e0:	187b      	adds	r3, r7, r1
 800b2e2:	0018      	movs	r0, r3
 800b2e4:	f7fb faf7 	bl	80068d6 <mp_puts>
 800b2e8:	e000      	b.n	800b2ec <mp_feed_char+0xac>
    return; 
 800b2ea:	46c0      	nop			@ (mov r8, r8)
  }
}
 800b2ec:	46bd      	mov	sp, r7
 800b2ee:	b004      	add	sp, #16
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	46c0      	nop			@ (mov r8, r8)
 800b2f4:	080268dc 	.word	0x080268dc
 800b2f8:	2000229a 	.word	0x2000229a
 800b2fc:	2000229c 	.word	0x2000229c
 800b300:	080273fc 	.word	0x080273fc

0800b304 <mp_task>:

void mp_task(void){ mp_poll(); if (g_exit_pending) g_session_active=false; }
 800b304:	b580      	push	{r7, lr}
 800b306:	af00      	add	r7, sp, #0
 800b308:	f000 f80e 	bl	800b328 <mp_poll>
 800b30c:	4b04      	ldr	r3, [pc, #16]	@ (800b320 <mp_task+0x1c>)
 800b30e:	781b      	ldrb	r3, [r3, #0]
 800b310:	2b00      	cmp	r3, #0
 800b312:	d002      	beq.n	800b31a <mp_task+0x16>
 800b314:	4b03      	ldr	r3, [pc, #12]	@ (800b324 <mp_task+0x20>)
 800b316:	2200      	movs	r2, #0
 800b318:	701a      	strb	r2, [r3, #0]
 800b31a:	46c0      	nop			@ (mov r8, r8)
 800b31c:	46bd      	mov	sp, r7
 800b31e:	bd80      	pop	{r7, pc}
 800b320:	20002297 	.word	0x20002297
 800b324:	20002296 	.word	0x20002296

0800b328 <mp_poll>:

void mp_poll(void){
 800b328:	b580      	push	{r7, lr}
 800b32a:	b082      	sub	sp, #8
 800b32c:	af00      	add	r7, sp, #0
  uint32_t now = mp_hal_millis();
 800b32e:	f000 fc07 	bl	800bb40 <mp_hal_millis>
 800b332:	0003      	movs	r3, r0
 800b334:	607b      	str	r3, [r7, #4]
  
  /* Check BL abort button: 10 second hold to stop program */
  if (g_vm.running && g_have_prog){
 800b336:	4a4c      	ldr	r2, [pc, #304]	@ (800b468 <mp_poll+0x140>)
 800b338:	23a3      	movs	r3, #163	@ 0xa3
 800b33a:	005b      	lsls	r3, r3, #1
 800b33c:	5cd3      	ldrb	r3, [r2, r3]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d02c      	beq.n	800b39c <mp_poll+0x74>
 800b342:	4b4a      	ldr	r3, [pc, #296]	@ (800b46c <mp_poll+0x144>)
 800b344:	781b      	ldrb	r3, [r3, #0]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d028      	beq.n	800b39c <mp_poll+0x74>
    if (mp_hal_abort_pressed()){
 800b34a:	f7fb fc57 	bl	8006bfc <mp_hal_abort_pressed>
 800b34e:	1e03      	subs	r3, r0, #0
 800b350:	d021      	beq.n	800b396 <mp_poll+0x6e>
      if (!g_abort_active){
 800b352:	4b47      	ldr	r3, [pc, #284]	@ (800b470 <mp_poll+0x148>)
 800b354:	781b      	ldrb	r3, [r3, #0]
 800b356:	2201      	movs	r2, #1
 800b358:	4053      	eors	r3, r2
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	2b00      	cmp	r3, #0
 800b35e:	d006      	beq.n	800b36e <mp_poll+0x46>
        g_abort_active = true;
 800b360:	4b43      	ldr	r3, [pc, #268]	@ (800b470 <mp_poll+0x148>)
 800b362:	2201      	movs	r2, #1
 800b364:	701a      	strb	r2, [r3, #0]
        g_abort_press_start = now;
 800b366:	4b43      	ldr	r3, [pc, #268]	@ (800b474 <mp_poll+0x14c>)
 800b368:	687a      	ldr	r2, [r7, #4]
 800b36a:	601a      	str	r2, [r3, #0]
 800b36c:	e016      	b.n	800b39c <mp_poll+0x74>
      } else {
        if ((now - g_abort_press_start) >= MP_ABORT_HOLD_MS){
 800b36e:	4b41      	ldr	r3, [pc, #260]	@ (800b474 <mp_poll+0x14c>)
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	1ad3      	subs	r3, r2, r3
 800b376:	4a40      	ldr	r2, [pc, #256]	@ (800b478 <mp_poll+0x150>)
 800b378:	4293      	cmp	r3, r2
 800b37a:	d90f      	bls.n	800b39c <mp_poll+0x74>
          g_vm.stop_req = true;
 800b37c:	4a3a      	ldr	r2, [pc, #232]	@ (800b468 <mp_poll+0x140>)
 800b37e:	2348      	movs	r3, #72	@ 0x48
 800b380:	33ff      	adds	r3, #255	@ 0xff
 800b382:	2101      	movs	r1, #1
 800b384:	54d1      	strb	r1, [r2, r3]
          g_abort_active = false;
 800b386:	4b3a      	ldr	r3, [pc, #232]	@ (800b470 <mp_poll+0x148>)
 800b388:	2200      	movs	r2, #0
 800b38a:	701a      	strb	r2, [r3, #0]
          mp_puts("\r\nABORT (BL held 10s)\r\n");
 800b38c:	4b3b      	ldr	r3, [pc, #236]	@ (800b47c <mp_poll+0x154>)
 800b38e:	0018      	movs	r0, r3
 800b390:	f7fb faa1 	bl	80068d6 <mp_puts>
 800b394:	e002      	b.n	800b39c <mp_poll+0x74>
        }
      }
    } else {
      g_abort_active = false;
 800b396:	4b36      	ldr	r3, [pc, #216]	@ (800b470 <mp_poll+0x148>)
 800b398:	2200      	movs	r2, #0
 800b39a:	701a      	strb	r2, [r3, #0]
    }
  }

  if (g_vm.running && g_have_prog && g_vm.stop_req){
 800b39c:	4a32      	ldr	r2, [pc, #200]	@ (800b468 <mp_poll+0x140>)
 800b39e:	23a3      	movs	r3, #163	@ 0xa3
 800b3a0:	005b      	lsls	r3, r3, #1
 800b3a2:	5cd3      	ldrb	r3, [r2, r3]
 800b3a4:	2b00      	cmp	r3, #0
 800b3a6:	d01a      	beq.n	800b3de <mp_poll+0xb6>
 800b3a8:	4b30      	ldr	r3, [pc, #192]	@ (800b46c <mp_poll+0x144>)
 800b3aa:	781b      	ldrb	r3, [r3, #0]
 800b3ac:	2b00      	cmp	r3, #0
 800b3ae:	d016      	beq.n	800b3de <mp_poll+0xb6>
 800b3b0:	4a2d      	ldr	r2, [pc, #180]	@ (800b468 <mp_poll+0x140>)
 800b3b2:	2348      	movs	r3, #72	@ 0x48
 800b3b4:	33ff      	adds	r3, #255	@ 0xff
 800b3b6:	5cd3      	ldrb	r3, [r2, r3]
 800b3b8:	2b00      	cmp	r3, #0
 800b3ba:	d010      	beq.n	800b3de <mp_poll+0xb6>
    g_vm.running = false;
 800b3bc:	4a2a      	ldr	r2, [pc, #168]	@ (800b468 <mp_poll+0x140>)
 800b3be:	23a3      	movs	r3, #163	@ 0xa3
 800b3c0:	005b      	lsls	r3, r3, #1
 800b3c2:	2100      	movs	r1, #0
 800b3c4:	54d1      	strb	r1, [r2, r3]
    g_vm.sleeping = false;
 800b3c6:	4a28      	ldr	r2, [pc, #160]	@ (800b468 <mp_poll+0x140>)
 800b3c8:	23a4      	movs	r3, #164	@ 0xa4
 800b3ca:	005b      	lsls	r3, r3, #1
 800b3cc:	2100      	movs	r1, #0
 800b3ce:	54d1      	strb	r1, [r2, r3]
    mp_puts("\r\nDONE\r\n");
 800b3d0:	4b2b      	ldr	r3, [pc, #172]	@ (800b480 <mp_poll+0x158>)
 800b3d2:	0018      	movs	r0, r3
 800b3d4:	f7fb fa7f 	bl	80068d6 <mp_puts>
    mp_prompt();
 800b3d8:	f7fe ff7c 	bl	800a2d4 <mp_prompt>
    return;
 800b3dc:	e041      	b.n	800b462 <mp_poll+0x13a>
  }

  if (g_vm.running && g_have_prog && g_vm.sleeping){
 800b3de:	4a22      	ldr	r2, [pc, #136]	@ (800b468 <mp_poll+0x140>)
 800b3e0:	23a3      	movs	r3, #163	@ 0xa3
 800b3e2:	005b      	lsls	r3, r3, #1
 800b3e4:	5cd3      	ldrb	r3, [r2, r3]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d01c      	beq.n	800b424 <mp_poll+0xfc>
 800b3ea:	4b20      	ldr	r3, [pc, #128]	@ (800b46c <mp_poll+0x144>)
 800b3ec:	781b      	ldrb	r3, [r3, #0]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d018      	beq.n	800b424 <mp_poll+0xfc>
 800b3f2:	4a1d      	ldr	r2, [pc, #116]	@ (800b468 <mp_poll+0x140>)
 800b3f4:	23a4      	movs	r3, #164	@ 0xa4
 800b3f6:	005b      	lsls	r3, r3, #1
 800b3f8:	5cd3      	ldrb	r3, [r2, r3]
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	d012      	beq.n	800b424 <mp_poll+0xfc>
    if ((int32_t)(now - g_vm.wake_ms) < 0){
 800b3fe:	4a1a      	ldr	r2, [pc, #104]	@ (800b468 <mp_poll+0x140>)
 800b400:	23a6      	movs	r3, #166	@ 0xa6
 800b402:	005b      	lsls	r3, r3, #1
 800b404:	58d3      	ldr	r3, [r2, r3]
 800b406:	687a      	ldr	r2, [r7, #4]
 800b408:	1ad3      	subs	r3, r2, r3
 800b40a:	d506      	bpl.n	800b41a <mp_poll+0xf2>
      HAL_PWR_EnterSLEEPMode(PWR_LOWPOWERREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 800b40c:	2380      	movs	r3, #128	@ 0x80
 800b40e:	01db      	lsls	r3, r3, #7
 800b410:	2101      	movs	r1, #1
 800b412:	0018      	movs	r0, r3
 800b414:	f009 fdee 	bl	8014ff4 <HAL_PWR_EnterSLEEPMode>
      return;
 800b418:	e023      	b.n	800b462 <mp_poll+0x13a>
    }
    g_vm.sleeping = false;
 800b41a:	4a13      	ldr	r2, [pc, #76]	@ (800b468 <mp_poll+0x140>)
 800b41c:	23a4      	movs	r3, #164	@ 0xa4
 800b41e:	005b      	lsls	r3, r3, #1
 800b420:	2100      	movs	r1, #0
 800b422:	54d1      	strb	r1, [r2, r3]
  }

  if (g_vm.running && g_have_prog){
 800b424:	4a10      	ldr	r2, [pc, #64]	@ (800b468 <mp_poll+0x140>)
 800b426:	23a3      	movs	r3, #163	@ 0xa3
 800b428:	005b      	lsls	r3, r3, #1
 800b42a:	5cd3      	ldrb	r3, [r2, r3]
 800b42c:	2b00      	cmp	r3, #0
 800b42e:	d018      	beq.n	800b462 <mp_poll+0x13a>
 800b430:	4b0e      	ldr	r3, [pc, #56]	@ (800b46c <mp_poll+0x144>)
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d014      	beq.n	800b462 <mp_poll+0x13a>
    (void)vm_step(&g_vm, &g_prog, now, 64);
 800b438:	687a      	ldr	r2, [r7, #4]
 800b43a:	4912      	ldr	r1, [pc, #72]	@ (800b484 <mp_poll+0x15c>)
 800b43c:	480a      	ldr	r0, [pc, #40]	@ (800b468 <mp_poll+0x140>)
 800b43e:	2340      	movs	r3, #64	@ 0x40
 800b440:	f7fd fe1e 	bl	8009080 <vm_step>
    if (!g_vm.running){
 800b444:	4a08      	ldr	r2, [pc, #32]	@ (800b468 <mp_poll+0x140>)
 800b446:	23a3      	movs	r3, #163	@ 0xa3
 800b448:	005b      	lsls	r3, r3, #1
 800b44a:	5cd3      	ldrb	r3, [r2, r3]
 800b44c:	2201      	movs	r2, #1
 800b44e:	4053      	eors	r3, r2
 800b450:	b2db      	uxtb	r3, r3
 800b452:	2b00      	cmp	r3, #0
 800b454:	d005      	beq.n	800b462 <mp_poll+0x13a>
      mp_puts("\r\nDONE\r\n");
 800b456:	4b0a      	ldr	r3, [pc, #40]	@ (800b480 <mp_poll+0x158>)
 800b458:	0018      	movs	r0, r3
 800b45a:	f7fb fa3c 	bl	80068d6 <mp_puts>
      mp_prompt();
 800b45e:	f7fe ff39 	bl	800a2d4 <mp_prompt>
    }
  }
}
 800b462:	46bd      	mov	sp, r7
 800b464:	b002      	add	sp, #8
 800b466:	bd80      	pop	{r7, pc}
 800b468:	20002144 	.word	0x20002144
 800b46c:	20002294 	.word	0x20002294
 800b470:	2000092c 	.word	0x2000092c
 800b474:	20000928 	.word	0x20000928
 800b478:	0000270f 	.word	0x0000270f
 800b47c:	08027400 	.word	0x08027400
 800b480:	08027418 	.word	0x08027418
 800b484:	20001810 	.word	0x20001810

0800b488 <mp_user_builtin>:
  b1_last = b1;
  b2_last = b2;
}

/* ============================ Builtin functions ============================ */
int32_t mp_user_builtin(uint8_t id, uint8_t argc, const int32_t *argv){
 800b488:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b48a:	b0ab      	sub	sp, #172	@ 0xac
 800b48c:	af06      	add	r7, sp, #24
 800b48e:	603a      	str	r2, [r7, #0]
 800b490:	1dfb      	adds	r3, r7, #7
 800b492:	1c02      	adds	r2, r0, #0
 800b494:	701a      	strb	r2, [r3, #0]
 800b496:	1dbb      	adds	r3, r7, #6
 800b498:	1c0a      	adds	r2, r1, #0
 800b49a:	701a      	strb	r2, [r3, #0]
  switch(id){
 800b49c:	1dfb      	adds	r3, r7, #7
 800b49e:	781b      	ldrb	r3, [r3, #0]
 800b4a0:	2b0f      	cmp	r3, #15
 800b4a2:	d900      	bls.n	800b4a6 <mp_user_builtin+0x1e>
 800b4a4:	e330      	b.n	800bb08 <mp_user_builtin+0x680>
 800b4a6:	009a      	lsls	r2, r3, #2
 800b4a8:	4bbd      	ldr	r3, [pc, #756]	@ (800b7a0 <mp_user_builtin+0x318>)
 800b4aa:	18d3      	adds	r3, r2, r3
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	469f      	mov	pc, r3
    case 1: /* led(...) */
      if (argc==2){ /* led(index, w) simple white */
 800b4b0:	1dbb      	adds	r3, r7, #6
 800b4b2:	781b      	ldrb	r3, [r3, #0]
 800b4b4:	2b02      	cmp	r3, #2
 800b4b6:	d131      	bne.n	800b51c <mp_user_builtin+0x94>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	681b      	ldr	r3, [r3, #0]
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	dd05      	ble.n	800b4cc <mp_user_builtin+0x44>
 800b4c0:	683b      	ldr	r3, [r7, #0]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	3b01      	subs	r3, #1
 800b4c8:	b2da      	uxtb	r2, r3
 800b4ca:	e000      	b.n	800b4ce <mp_user_builtin+0x46>
 800b4cc:	2200      	movs	r2, #0
 800b4ce:	2367      	movs	r3, #103	@ 0x67
 800b4d0:	18fb      	adds	r3, r7, r3
 800b4d2:	701a      	strb	r2, [r3, #0]
        uint8_t w = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b4d4:	683b      	ldr	r3, [r7, #0]
 800b4d6:	3304      	adds	r3, #4
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	2b00      	cmp	r3, #0
 800b4dc:	db0b      	blt.n	800b4f6 <mp_user_builtin+0x6e>
 800b4de:	683b      	ldr	r3, [r7, #0]
 800b4e0:	3304      	adds	r3, #4
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	2bff      	cmp	r3, #255	@ 0xff
 800b4e6:	dc04      	bgt.n	800b4f2 <mp_user_builtin+0x6a>
 800b4e8:	683b      	ldr	r3, [r7, #0]
 800b4ea:	3304      	adds	r3, #4
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	b2db      	uxtb	r3, r3
 800b4f0:	e002      	b.n	800b4f8 <mp_user_builtin+0x70>
 800b4f2:	23ff      	movs	r3, #255	@ 0xff
 800b4f4:	e000      	b.n	800b4f8 <mp_user_builtin+0x70>
 800b4f6:	2300      	movs	r3, #0
 800b4f8:	2166      	movs	r1, #102	@ 0x66
 800b4fa:	187a      	adds	r2, r7, r1
 800b4fc:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, 0, 0, 0, w);
 800b4fe:	2367      	movs	r3, #103	@ 0x67
 800b500:	18fb      	adds	r3, r7, r3
 800b502:	7818      	ldrb	r0, [r3, #0]
 800b504:	187b      	adds	r3, r7, r1
 800b506:	781b      	ldrb	r3, [r3, #0]
 800b508:	9300      	str	r3, [sp, #0]
 800b50a:	2300      	movs	r3, #0
 800b50c:	2200      	movs	r2, #0
 800b50e:	2100      	movs	r1, #0
 800b510:	f001 fe34 	bl	800d17c <led_set_RGBW>
        led_render();
 800b514:	f001 fea6 	bl	800d264 <led_render>
        return 0;
 800b518:	2300      	movs	r3, #0
 800b51a:	e2f7      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      if (argc==5){
 800b51c:	1dbb      	adds	r3, r7, #6
 800b51e:	781b      	ldrb	r3, [r3, #0]
 800b520:	2b05      	cmp	r3, #5
 800b522:	d000      	beq.n	800b526 <mp_user_builtin+0x9e>
 800b524:	e077      	b.n	800b616 <mp_user_builtin+0x18e>
        uint8_t idx = (argv[0]<=0)?0:(uint8_t)(argv[0]-1);
 800b526:	683b      	ldr	r3, [r7, #0]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	2b00      	cmp	r3, #0
 800b52c:	dd05      	ble.n	800b53a <mp_user_builtin+0xb2>
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	b2db      	uxtb	r3, r3
 800b534:	3b01      	subs	r3, #1
 800b536:	b2da      	uxtb	r2, r3
 800b538:	e000      	b.n	800b53c <mp_user_builtin+0xb4>
 800b53a:	2200      	movs	r2, #0
 800b53c:	236c      	movs	r3, #108	@ 0x6c
 800b53e:	18fb      	adds	r3, r7, r3
 800b540:	701a      	strb	r2, [r3, #0]
        uint8_t r = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	3304      	adds	r3, #4
 800b546:	681b      	ldr	r3, [r3, #0]
 800b548:	2b00      	cmp	r3, #0
 800b54a:	db0b      	blt.n	800b564 <mp_user_builtin+0xdc>
 800b54c:	683b      	ldr	r3, [r7, #0]
 800b54e:	3304      	adds	r3, #4
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	2bff      	cmp	r3, #255	@ 0xff
 800b554:	dc04      	bgt.n	800b560 <mp_user_builtin+0xd8>
 800b556:	683b      	ldr	r3, [r7, #0]
 800b558:	3304      	adds	r3, #4
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	e002      	b.n	800b566 <mp_user_builtin+0xde>
 800b560:	23ff      	movs	r3, #255	@ 0xff
 800b562:	e000      	b.n	800b566 <mp_user_builtin+0xde>
 800b564:	2300      	movs	r3, #0
 800b566:	226b      	movs	r2, #107	@ 0x6b
 800b568:	18ba      	adds	r2, r7, r2
 800b56a:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800b56c:	683b      	ldr	r3, [r7, #0]
 800b56e:	3308      	adds	r3, #8
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	2b00      	cmp	r3, #0
 800b574:	db0b      	blt.n	800b58e <mp_user_builtin+0x106>
 800b576:	683b      	ldr	r3, [r7, #0]
 800b578:	3308      	adds	r3, #8
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	2bff      	cmp	r3, #255	@ 0xff
 800b57e:	dc04      	bgt.n	800b58a <mp_user_builtin+0x102>
 800b580:	683b      	ldr	r3, [r7, #0]
 800b582:	3308      	adds	r3, #8
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	b2db      	uxtb	r3, r3
 800b588:	e002      	b.n	800b590 <mp_user_builtin+0x108>
 800b58a:	23ff      	movs	r3, #255	@ 0xff
 800b58c:	e000      	b.n	800b590 <mp_user_builtin+0x108>
 800b58e:	2300      	movs	r3, #0
 800b590:	226a      	movs	r2, #106	@ 0x6a
 800b592:	18ba      	adds	r2, r7, r2
 800b594:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	330c      	adds	r3, #12
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	db0b      	blt.n	800b5b8 <mp_user_builtin+0x130>
 800b5a0:	683b      	ldr	r3, [r7, #0]
 800b5a2:	330c      	adds	r3, #12
 800b5a4:	681b      	ldr	r3, [r3, #0]
 800b5a6:	2bff      	cmp	r3, #255	@ 0xff
 800b5a8:	dc04      	bgt.n	800b5b4 <mp_user_builtin+0x12c>
 800b5aa:	683b      	ldr	r3, [r7, #0]
 800b5ac:	330c      	adds	r3, #12
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	e002      	b.n	800b5ba <mp_user_builtin+0x132>
 800b5b4:	23ff      	movs	r3, #255	@ 0xff
 800b5b6:	e000      	b.n	800b5ba <mp_user_builtin+0x132>
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	2269      	movs	r2, #105	@ 0x69
 800b5bc:	18ba      	adds	r2, r7, r2
 800b5be:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[4]<0)?0:(argv[4]>255?255:(uint8_t)argv[4]);
 800b5c0:	683b      	ldr	r3, [r7, #0]
 800b5c2:	3310      	adds	r3, #16
 800b5c4:	681b      	ldr	r3, [r3, #0]
 800b5c6:	2b00      	cmp	r3, #0
 800b5c8:	db0b      	blt.n	800b5e2 <mp_user_builtin+0x15a>
 800b5ca:	683b      	ldr	r3, [r7, #0]
 800b5cc:	3310      	adds	r3, #16
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2bff      	cmp	r3, #255	@ 0xff
 800b5d2:	dc04      	bgt.n	800b5de <mp_user_builtin+0x156>
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	3310      	adds	r3, #16
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	b2db      	uxtb	r3, r3
 800b5dc:	e002      	b.n	800b5e4 <mp_user_builtin+0x15c>
 800b5de:	23ff      	movs	r3, #255	@ 0xff
 800b5e0:	e000      	b.n	800b5e4 <mp_user_builtin+0x15c>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	2568      	movs	r5, #104	@ 0x68
 800b5e6:	197a      	adds	r2, r7, r5
 800b5e8:	7013      	strb	r3, [r2, #0]
        led_set_RGBW(idx, r, g, b, w);
 800b5ea:	2369      	movs	r3, #105	@ 0x69
 800b5ec:	18fb      	adds	r3, r7, r3
 800b5ee:	781c      	ldrb	r4, [r3, #0]
 800b5f0:	236a      	movs	r3, #106	@ 0x6a
 800b5f2:	18fb      	adds	r3, r7, r3
 800b5f4:	781a      	ldrb	r2, [r3, #0]
 800b5f6:	236b      	movs	r3, #107	@ 0x6b
 800b5f8:	18fb      	adds	r3, r7, r3
 800b5fa:	7819      	ldrb	r1, [r3, #0]
 800b5fc:	236c      	movs	r3, #108	@ 0x6c
 800b5fe:	18fb      	adds	r3, r7, r3
 800b600:	7818      	ldrb	r0, [r3, #0]
 800b602:	197b      	adds	r3, r7, r5
 800b604:	781b      	ldrb	r3, [r3, #0]
 800b606:	9300      	str	r3, [sp, #0]
 800b608:	0023      	movs	r3, r4
 800b60a:	f001 fdb7 	bl	800d17c <led_set_RGBW>
        led_render();
 800b60e:	f001 fe29 	bl	800d264 <led_render>
        return 0;
 800b612:	2300      	movs	r3, #0
 800b614:	e27a      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800b616:	2301      	movs	r3, #1
 800b618:	425b      	negs	r3, r3
 800b61a:	e277      	b.n	800bb0c <mp_user_builtin+0x684>

    case 2: /* wait(ms) handled specially => OP_SLEEP */
      return 0;
 800b61c:	2300      	movs	r3, #0
 800b61e:	e275      	b.n	800bb0c <mp_user_builtin+0x684>

    case 3: /* battery() -> mV */
      if (argc==0){
 800b620:	1dbb      	adds	r3, r7, #6
 800b622:	781b      	ldrb	r3, [r3, #0]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d123      	bne.n	800b670 <mp_user_builtin+0x1e8>
        ANALOG_RequestUpdate();
 800b628:	f000 fd3a 	bl	800c0a0 <ANALOG_RequestUpdate>
        float v = ANALOG_GetBat();
 800b62c:	f000 fec8 	bl	800c3c0 <ANALOG_GetBat>
 800b630:	1c03      	adds	r3, r0, #0
 800b632:	248c      	movs	r4, #140	@ 0x8c
 800b634:	193a      	adds	r2, r7, r4
 800b636:	6013      	str	r3, [r2, #0]
        if (v < 0.0f) v = 0.0f;
 800b638:	2100      	movs	r1, #0
 800b63a:	193b      	adds	r3, r7, r4
 800b63c:	6818      	ldr	r0, [r3, #0]
 800b63e:	f7f4 ff4f 	bl	80004e0 <__aeabi_fcmplt>
 800b642:	1e03      	subs	r3, r0, #0
 800b644:	d002      	beq.n	800b64c <mp_user_builtin+0x1c4>
 800b646:	2300      	movs	r3, #0
 800b648:	193a      	adds	r2, r7, r4
 800b64a:	6013      	str	r3, [r2, #0]
        return (int32_t)(v * 1000.0f + 0.5f);
 800b64c:	4955      	ldr	r1, [pc, #340]	@ (800b7a4 <mp_user_builtin+0x31c>)
 800b64e:	238c      	movs	r3, #140	@ 0x8c
 800b650:	18fb      	adds	r3, r7, r3
 800b652:	6818      	ldr	r0, [r3, #0]
 800b654:	f7f5 fd60 	bl	8001118 <__aeabi_fmul>
 800b658:	1c03      	adds	r3, r0, #0
 800b65a:	21fc      	movs	r1, #252	@ 0xfc
 800b65c:	0589      	lsls	r1, r1, #22
 800b65e:	1c18      	adds	r0, r3, #0
 800b660:	f7f5 f99a 	bl	8000998 <__aeabi_fadd>
 800b664:	1c03      	adds	r3, r0, #0
 800b666:	1c18      	adds	r0, r3, #0
 800b668:	f7f6 f92a 	bl	80018c0 <__aeabi_f2iz>
 800b66c:	0003      	movs	r3, r0
 800b66e:	e24d      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800b670:	2301      	movs	r3, #1
 800b672:	425b      	negs	r3, r3
 800b674:	e24a      	b.n	800bb0c <mp_user_builtin+0x684>

    case 4: /* rng() -> 0..255 */
      {
        uint32_t r=0; if (HAL_RNG_GenerateRandomNumber(&hrng,&r)==HAL_OK) return (int32_t)(r & 0xFF); return -1;
 800b676:	2300      	movs	r3, #0
 800b678:	663b      	str	r3, [r7, #96]	@ 0x60
 800b67a:	2360      	movs	r3, #96	@ 0x60
 800b67c:	18fa      	adds	r2, r7, r3
 800b67e:	4b4a      	ldr	r3, [pc, #296]	@ (800b7a8 <mp_user_builtin+0x320>)
 800b680:	0011      	movs	r1, r2
 800b682:	0018      	movs	r0, r3
 800b684:	f00a ff80 	bl	8016588 <HAL_RNG_GenerateRandomNumber>
 800b688:	1e03      	subs	r3, r0, #0
 800b68a:	d104      	bne.n	800b696 <mp_user_builtin+0x20e>
 800b68c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b68e:	001a      	movs	r2, r3
 800b690:	23ff      	movs	r3, #255	@ 0xff
 800b692:	4013      	ands	r3, r2
 800b694:	e23a      	b.n	800bb0c <mp_user_builtin+0x684>
 800b696:	2301      	movs	r3, #1
 800b698:	425b      	negs	r3, r3
 800b69a:	e237      	b.n	800bb0c <mp_user_builtin+0x684>
      }

    case 5: /* temp() -> degC*10 */
      {
        float t=0.0f; if (T(&t)==HAL_OK) return (int32_t)(t*10.0f); return -1;
 800b69c:	2300      	movs	r3, #0
 800b69e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b6a0:	235c      	movs	r3, #92	@ 0x5c
 800b6a2:	18fb      	adds	r3, r7, r3
 800b6a4:	0018      	movs	r0, r3
 800b6a6:	f000 ff3d 	bl	800c524 <T>
 800b6aa:	1e03      	subs	r3, r0, #0
 800b6ac:	d10a      	bne.n	800b6c4 <mp_user_builtin+0x23c>
 800b6ae:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b6b0:	493e      	ldr	r1, [pc, #248]	@ (800b7ac <mp_user_builtin+0x324>)
 800b6b2:	1c18      	adds	r0, r3, #0
 800b6b4:	f7f5 fd30 	bl	8001118 <__aeabi_fmul>
 800b6b8:	1c03      	adds	r3, r0, #0
 800b6ba:	1c18      	adds	r0, r3, #0
 800b6bc:	f7f6 f900 	bl	80018c0 <__aeabi_f2iz>
 800b6c0:	0003      	movs	r3, r0
 800b6c2:	e223      	b.n	800bb0c <mp_user_builtin+0x684>
 800b6c4:	2301      	movs	r3, #1
 800b6c6:	425b      	negs	r3, r3
 800b6c8:	e220      	b.n	800bb0c <mp_user_builtin+0x684>
      }
    case 6: /* hum() -> %*10 */
      {
        float h=0.0f; if (RH(&h)==HAL_OK) return (int32_t)(h*10.0f); return -1;
 800b6ca:	2300      	movs	r3, #0
 800b6cc:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b6ce:	2358      	movs	r3, #88	@ 0x58
 800b6d0:	18fb      	adds	r3, r7, r3
 800b6d2:	0018      	movs	r0, r3
 800b6d4:	f000 fefa 	bl	800c4cc <RH>
 800b6d8:	1e03      	subs	r3, r0, #0
 800b6da:	d10a      	bne.n	800b6f2 <mp_user_builtin+0x26a>
 800b6dc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b6de:	4933      	ldr	r1, [pc, #204]	@ (800b7ac <mp_user_builtin+0x324>)
 800b6e0:	1c18      	adds	r0, r3, #0
 800b6e2:	f7f5 fd19 	bl	8001118 <__aeabi_fmul>
 800b6e6:	1c03      	adds	r3, r0, #0
 800b6e8:	1c18      	adds	r0, r3, #0
 800b6ea:	f7f6 f8e9 	bl	80018c0 <__aeabi_f2iz>
 800b6ee:	0003      	movs	r3, r0
 800b6f0:	e20c      	b.n	800bb0c <mp_user_builtin+0x684>
 800b6f2:	2301      	movs	r3, #1
 800b6f4:	425b      	negs	r3, r3
 800b6f6:	e209      	b.n	800bb0c <mp_user_builtin+0x684>
      }
    case 7: /* press() -> hPa*10 */
      {
        float p=0.0f; if (P(&p)==HAL_OK) return (int32_t)(p*10.0f); return -1;
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	657b      	str	r3, [r7, #84]	@ 0x54
 800b6fc:	2354      	movs	r3, #84	@ 0x54
 800b6fe:	18fb      	adds	r3, r7, r3
 800b700:	0018      	movs	r0, r3
 800b702:	f000 ff3b 	bl	800c57c <P>
 800b706:	1e03      	subs	r3, r0, #0
 800b708:	d10a      	bne.n	800b720 <mp_user_builtin+0x298>
 800b70a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b70c:	4927      	ldr	r1, [pc, #156]	@ (800b7ac <mp_user_builtin+0x324>)
 800b70e:	1c18      	adds	r0, r3, #0
 800b710:	f7f5 fd02 	bl	8001118 <__aeabi_fmul>
 800b714:	1c03      	adds	r3, r0, #0
 800b716:	1c18      	adds	r0, r3, #0
 800b718:	f7f6 f8d2 	bl	80018c0 <__aeabi_f2iz>
 800b71c:	0003      	movs	r3, r0
 800b71e:	e1f5      	b.n	800bb0c <mp_user_builtin+0x684>
 800b720:	2301      	movs	r3, #1
 800b722:	425b      	negs	r3, r3
 800b724:	e1f2      	b.n	800bb0c <mp_user_builtin+0x684>
      }
    case 8: /* btn() -> B1B2BL as decimal 0-111 */
      {
        uint8_t b1 = (uint8_t)HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 800b726:	256f      	movs	r5, #111	@ 0x6f
 800b728:	197c      	adds	r4, r7, r5
 800b72a:	23a0      	movs	r3, #160	@ 0xa0
 800b72c:	05db      	lsls	r3, r3, #23
 800b72e:	2101      	movs	r1, #1
 800b730:	0018      	movs	r0, r3
 800b732:	f005 fc63 	bl	8010ffc <HAL_GPIO_ReadPin>
 800b736:	0003      	movs	r3, r0
 800b738:	7023      	strb	r3, [r4, #0]
        uint8_t b2 = (uint8_t)HAL_GPIO_ReadPin(B2_GPIO_Port, B2_Pin);
 800b73a:	266e      	movs	r6, #110	@ 0x6e
 800b73c:	19bc      	adds	r4, r7, r6
 800b73e:	23a0      	movs	r3, #160	@ 0xa0
 800b740:	05db      	lsls	r3, r3, #23
 800b742:	2104      	movs	r1, #4
 800b744:	0018      	movs	r0, r3
 800b746:	f005 fc59 	bl	8010ffc <HAL_GPIO_ReadPin>
 800b74a:	0003      	movs	r3, r0
 800b74c:	7023      	strb	r3, [r4, #0]
        uint8_t bl = (uint8_t)HAL_GPIO_ReadPin(BL_GPIO_Port, BL_Pin);
 800b74e:	236d      	movs	r3, #109	@ 0x6d
 800b750:	18fc      	adds	r4, r7, r3
 800b752:	4b17      	ldr	r3, [pc, #92]	@ (800b7b0 <mp_user_builtin+0x328>)
 800b754:	2108      	movs	r1, #8
 800b756:	0018      	movs	r0, r3
 800b758:	f005 fc50 	bl	8010ffc <HAL_GPIO_ReadPin>
 800b75c:	0003      	movs	r3, r0
 800b75e:	7023      	strb	r3, [r4, #0]
        return (int32_t)(b1*100 + b2*10 + bl);
 800b760:	197b      	adds	r3, r7, r5
 800b762:	781b      	ldrb	r3, [r3, #0]
 800b764:	2264      	movs	r2, #100	@ 0x64
 800b766:	435a      	muls	r2, r3
 800b768:	0011      	movs	r1, r2
 800b76a:	19bb      	adds	r3, r7, r6
 800b76c:	781a      	ldrb	r2, [r3, #0]
 800b76e:	0013      	movs	r3, r2
 800b770:	009b      	lsls	r3, r3, #2
 800b772:	189b      	adds	r3, r3, r2
 800b774:	005b      	lsls	r3, r3, #1
 800b776:	18ca      	adds	r2, r1, r3
 800b778:	236d      	movs	r3, #109	@ 0x6d
 800b77a:	18fb      	adds	r3, r7, r3
 800b77c:	781b      	ldrb	r3, [r3, #0]
 800b77e:	18d3      	adds	r3, r2, r3
 800b780:	e1c4      	b.n	800bb0c <mp_user_builtin+0x684>
      }
    case 9: /* mic() -> dbfs*100 */
      {
        float db=MIC_LastDbFS();
 800b782:	f002 fb9f 	bl	800dec4 <MIC_LastDbFS>
 800b786:	1c03      	adds	r3, r0, #0
 800b788:	673b      	str	r3, [r7, #112]	@ 0x70
        return (int32_t)(db*100.0f);
 800b78a:	490a      	ldr	r1, [pc, #40]	@ (800b7b4 <mp_user_builtin+0x32c>)
 800b78c:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 800b78e:	f7f5 fcc3 	bl	8001118 <__aeabi_fmul>
 800b792:	1c03      	adds	r3, r0, #0
 800b794:	1c18      	adds	r0, r3, #0
 800b796:	f7f6 f893 	bl	80018c0 <__aeabi_f2iz>
 800b79a:	0003      	movs	r3, r0
 800b79c:	e1b6      	b.n	800bb0c <mp_user_builtin+0x684>
 800b79e:	46c0      	nop			@ (mov r8, r8)
 800b7a0:	08027b8c 	.word	0x08027b8c
 800b7a4:	447a0000 	.word	0x447a0000
 800b7a8:	20000404 	.word	0x20000404
 800b7ac:	41200000 	.word	0x41200000
 800b7b0:	50001400 	.word	0x50001400
 800b7b4:	42c80000 	.word	0x42c80000
      }
    case 10: /* settime(h,m,s) */
      if (argc==3){
 800b7b8:	1dbb      	adds	r3, r7, #6
 800b7ba:	781b      	ldrb	r3, [r3, #0]
 800b7bc:	2b03      	cmp	r3, #3
 800b7be:	d141      	bne.n	800b844 <mp_user_builtin+0x3bc>
        char buf[RTC_DATETIME_STRING_SIZE];
        /* Keep date unchanged: read current, replace HMS */
        char dt[RTC_DATETIME_STRING_SIZE];
        if (RTC_ReadClock(dt)==HAL_OK){
 800b7c0:	2524      	movs	r5, #36	@ 0x24
 800b7c2:	197b      	adds	r3, r7, r5
 800b7c4:	0018      	movs	r0, r3
 800b7c6:	f002 fb87 	bl	800ded8 <RTC_ReadClock>
 800b7ca:	1e03      	subs	r3, r0, #0
 800b7cc:	d13a      	bne.n	800b844 <mp_user_builtin+0x3bc>
          int hh,mm,ss,yy,mo,dd;
          if (sscanf(dt, "%02d:%02d:%02d_%02d.%02d.%02d", &hh,&mm,&ss,&yy,&mo,&dd)==6){
 800b7ce:	231c      	movs	r3, #28
 800b7d0:	18fc      	adds	r4, r7, r3
 800b7d2:	2320      	movs	r3, #32
 800b7d4:	18fa      	adds	r2, r7, r3
 800b7d6:	49c8      	ldr	r1, [pc, #800]	@ (800baf8 <mp_user_builtin+0x670>)
 800b7d8:	1978      	adds	r0, r7, r5
 800b7da:	230c      	movs	r3, #12
 800b7dc:	18fb      	adds	r3, r7, r3
 800b7de:	9303      	str	r3, [sp, #12]
 800b7e0:	2310      	movs	r3, #16
 800b7e2:	18fb      	adds	r3, r7, r3
 800b7e4:	9302      	str	r3, [sp, #8]
 800b7e6:	2314      	movs	r3, #20
 800b7e8:	18fb      	adds	r3, r7, r3
 800b7ea:	9301      	str	r3, [sp, #4]
 800b7ec:	2318      	movs	r3, #24
 800b7ee:	18fb      	adds	r3, r7, r3
 800b7f0:	9300      	str	r3, [sp, #0]
 800b7f2:	0023      	movs	r3, r4
 800b7f4:	f016 fd8c 	bl	8022310 <siscanf>
 800b7f8:	0003      	movs	r3, r0
 800b7fa:	2b06      	cmp	r3, #6
 800b7fc:	d122      	bne.n	800b844 <mp_user_builtin+0x3bc>
            snprintf(buf,sizeof(buf), "%02ld:%02ld:%02ld_%02d.%02d.%02d", (long)argv[0], (long)argv[1], (long)argv[2], yy, mo, dd);
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	469c      	mov	ip, r3
 800b804:	683b      	ldr	r3, [r7, #0]
 800b806:	3304      	adds	r3, #4
 800b808:	681a      	ldr	r2, [r3, #0]
 800b80a:	683b      	ldr	r3, [r7, #0]
 800b80c:	3308      	adds	r3, #8
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	6979      	ldr	r1, [r7, #20]
 800b812:	6938      	ldr	r0, [r7, #16]
 800b814:	68fc      	ldr	r4, [r7, #12]
 800b816:	4eb9      	ldr	r6, [pc, #740]	@ (800bafc <mp_user_builtin+0x674>)
 800b818:	253c      	movs	r5, #60	@ 0x3c
 800b81a:	197d      	adds	r5, r7, r5
 800b81c:	9404      	str	r4, [sp, #16]
 800b81e:	9003      	str	r0, [sp, #12]
 800b820:	9102      	str	r1, [sp, #8]
 800b822:	9301      	str	r3, [sp, #4]
 800b824:	9200      	str	r2, [sp, #0]
 800b826:	4663      	mov	r3, ip
 800b828:	0032      	movs	r2, r6
 800b82a:	2118      	movs	r1, #24
 800b82c:	0028      	movs	r0, r5
 800b82e:	f016 fd17 	bl	8022260 <sniprintf>
            if (RTC_SetClock(buf)==HAL_OK) return 0;
 800b832:	253c      	movs	r5, #60	@ 0x3c
 800b834:	197b      	adds	r3, r7, r5
 800b836:	0018      	movs	r0, r3
 800b838:	f002 fba0 	bl	800df7c <RTC_SetClock>
 800b83c:	1e03      	subs	r3, r0, #0
 800b83e:	d101      	bne.n	800b844 <mp_user_builtin+0x3bc>
 800b840:	2300      	movs	r3, #0
 800b842:	e163      	b.n	800bb0c <mp_user_builtin+0x684>
          }
        }
      }
      return -1;
 800b844:	2301      	movs	r3, #1
 800b846:	425b      	negs	r3, r3
 800b848:	e160      	b.n	800bb0c <mp_user_builtin+0x684>
    case 11: /* setalarm(h,m,s) daily, alarm() -> active */
      if (argc==0){
 800b84a:	1dbb      	adds	r3, r7, #6
 800b84c:	781b      	ldrb	r3, [r3, #0]
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d103      	bne.n	800b85a <mp_user_builtin+0x3d2>
        return (int32_t)RTC_AlarmTrigger;
 800b852:	4bab      	ldr	r3, [pc, #684]	@ (800bb00 <mp_user_builtin+0x678>)
 800b854:	781b      	ldrb	r3, [r3, #0]
 800b856:	b2db      	uxtb	r3, r3
 800b858:	e158      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      if (argc>=2){
 800b85a:	1dbb      	adds	r3, r7, #6
 800b85c:	781b      	ldrb	r3, [r3, #0]
 800b85e:	2b01      	cmp	r3, #1
 800b860:	d950      	bls.n	800b904 <mp_user_builtin+0x47c>
        uint8_t hh = (argv[0]<0)?0:(argv[0]>23?23:(uint8_t)argv[0]);
 800b862:	683b      	ldr	r3, [r7, #0]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	2b00      	cmp	r3, #0
 800b868:	db09      	blt.n	800b87e <mp_user_builtin+0x3f6>
 800b86a:	683b      	ldr	r3, [r7, #0]
 800b86c:	681b      	ldr	r3, [r3, #0]
 800b86e:	2b17      	cmp	r3, #23
 800b870:	dc03      	bgt.n	800b87a <mp_user_builtin+0x3f2>
 800b872:	683b      	ldr	r3, [r7, #0]
 800b874:	681b      	ldr	r3, [r3, #0]
 800b876:	b2db      	uxtb	r3, r3
 800b878:	e002      	b.n	800b880 <mp_user_builtin+0x3f8>
 800b87a:	2317      	movs	r3, #23
 800b87c:	e000      	b.n	800b880 <mp_user_builtin+0x3f8>
 800b87e:	2300      	movs	r3, #0
 800b880:	2277      	movs	r2, #119	@ 0x77
 800b882:	18ba      	adds	r2, r7, r2
 800b884:	7013      	strb	r3, [r2, #0]
        uint8_t mm = (argv[1]<0)?0:(argv[1]>59?59:(uint8_t)argv[1]);
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	3304      	adds	r3, #4
 800b88a:	681b      	ldr	r3, [r3, #0]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	db0b      	blt.n	800b8a8 <mp_user_builtin+0x420>
 800b890:	683b      	ldr	r3, [r7, #0]
 800b892:	3304      	adds	r3, #4
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	2b3b      	cmp	r3, #59	@ 0x3b
 800b898:	dc04      	bgt.n	800b8a4 <mp_user_builtin+0x41c>
 800b89a:	683b      	ldr	r3, [r7, #0]
 800b89c:	3304      	adds	r3, #4
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	b2db      	uxtb	r3, r3
 800b8a2:	e002      	b.n	800b8aa <mp_user_builtin+0x422>
 800b8a4:	233b      	movs	r3, #59	@ 0x3b
 800b8a6:	e000      	b.n	800b8aa <mp_user_builtin+0x422>
 800b8a8:	2300      	movs	r3, #0
 800b8aa:	2276      	movs	r2, #118	@ 0x76
 800b8ac:	18ba      	adds	r2, r7, r2
 800b8ae:	7013      	strb	r3, [r2, #0]
        uint8_t dur= (argc>=3)? ((argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2])) : 30;
 800b8b0:	1dbb      	adds	r3, r7, #6
 800b8b2:	781b      	ldrb	r3, [r3, #0]
 800b8b4:	2b02      	cmp	r3, #2
 800b8b6:	d912      	bls.n	800b8de <mp_user_builtin+0x456>
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	3308      	adds	r3, #8
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	db0b      	blt.n	800b8da <mp_user_builtin+0x452>
 800b8c2:	683b      	ldr	r3, [r7, #0]
 800b8c4:	3308      	adds	r3, #8
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	2bff      	cmp	r3, #255	@ 0xff
 800b8ca:	dc04      	bgt.n	800b8d6 <mp_user_builtin+0x44e>
 800b8cc:	683b      	ldr	r3, [r7, #0]
 800b8ce:	3308      	adds	r3, #8
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	b2db      	uxtb	r3, r3
 800b8d4:	e004      	b.n	800b8e0 <mp_user_builtin+0x458>
 800b8d6:	23ff      	movs	r3, #255	@ 0xff
 800b8d8:	e002      	b.n	800b8e0 <mp_user_builtin+0x458>
 800b8da:	2300      	movs	r3, #0
 800b8dc:	e000      	b.n	800b8e0 <mp_user_builtin+0x458>
 800b8de:	231e      	movs	r3, #30
 800b8e0:	2175      	movs	r1, #117	@ 0x75
 800b8e2:	187a      	adds	r2, r7, r1
 800b8e4:	7013      	strb	r3, [r2, #0]
        if (RTC_SetDailyAlarm(hh, mm, dur)==HAL_OK) return 0;
 800b8e6:	187b      	adds	r3, r7, r1
 800b8e8:	781a      	ldrb	r2, [r3, #0]
 800b8ea:	2376      	movs	r3, #118	@ 0x76
 800b8ec:	18fb      	adds	r3, r7, r3
 800b8ee:	7819      	ldrb	r1, [r3, #0]
 800b8f0:	2377      	movs	r3, #119	@ 0x77
 800b8f2:	18fb      	adds	r3, r7, r3
 800b8f4:	781b      	ldrb	r3, [r3, #0]
 800b8f6:	0018      	movs	r0, r3
 800b8f8:	f002 fc88 	bl	800e20c <RTC_SetDailyAlarm>
 800b8fc:	1e03      	subs	r3, r0, #0
 800b8fe:	d101      	bne.n	800b904 <mp_user_builtin+0x47c>
 800b900:	2300      	movs	r3, #0
 800b902:	e103      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800b904:	2301      	movs	r3, #1
 800b906:	425b      	negs	r3, r3
 800b908:	e100      	b.n	800bb0c <mp_user_builtin+0x684>
    case 12: /* light() -> lux */
      if (argc==0){
 800b90a:	1dbb      	adds	r3, r7, #6
 800b90c:	781b      	ldrb	r3, [r3, #0]
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d11e      	bne.n	800b950 <mp_user_builtin+0x4c8>
        ANALOG_RequestUpdate();
 800b912:	f000 fbc5 	bl	800c0a0 <ANALOG_RequestUpdate>
        float l = ANALOG_GetLight();
 800b916:	f000 fd49 	bl	800c3ac <ANALOG_GetLight>
 800b91a:	1c03      	adds	r3, r0, #0
 800b91c:	2488      	movs	r4, #136	@ 0x88
 800b91e:	193a      	adds	r2, r7, r4
 800b920:	6013      	str	r3, [r2, #0]
        if (l < 0.0f) l = 0.0f;
 800b922:	2100      	movs	r1, #0
 800b924:	193b      	adds	r3, r7, r4
 800b926:	6818      	ldr	r0, [r3, #0]
 800b928:	f7f4 fdda 	bl	80004e0 <__aeabi_fcmplt>
 800b92c:	1e03      	subs	r3, r0, #0
 800b92e:	d002      	beq.n	800b936 <mp_user_builtin+0x4ae>
 800b930:	2300      	movs	r3, #0
 800b932:	193a      	adds	r2, r7, r4
 800b934:	6013      	str	r3, [r2, #0]
        return (int32_t)(l + 0.5f);
 800b936:	21fc      	movs	r1, #252	@ 0xfc
 800b938:	0589      	lsls	r1, r1, #22
 800b93a:	2388      	movs	r3, #136	@ 0x88
 800b93c:	18fb      	adds	r3, r7, r3
 800b93e:	6818      	ldr	r0, [r3, #0]
 800b940:	f7f5 f82a 	bl	8000998 <__aeabi_fadd>
 800b944:	1c03      	adds	r3, r0, #0
 800b946:	1c18      	adds	r0, r3, #0
 800b948:	f7f5 ffba 	bl	80018c0 <__aeabi_f2iz>
 800b94c:	0003      	movs	r3, r0
 800b94e:	e0dd      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800b950:	2301      	movs	r3, #1
 800b952:	425b      	negs	r3, r3
 800b954:	e0da      	b.n	800bb0c <mp_user_builtin+0x684>
    case 13: /* ledon(r,g,b,w) */
      if (argc==0){
 800b956:	1dbb      	adds	r3, r7, #6
 800b958:	781b      	ldrb	r3, [r3, #0]
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d103      	bne.n	800b966 <mp_user_builtin+0x4de>
        led_render();
 800b95e:	f001 fc81 	bl	800d264 <led_render>
        return 0;
 800b962:	2300      	movs	r3, #0
 800b964:	e0d2      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      if (argc==4){
 800b966:	1dbb      	adds	r3, r7, #6
 800b968:	781b      	ldrb	r3, [r3, #0]
 800b96a:	2b04      	cmp	r3, #4
 800b96c:	d162      	bne.n	800ba34 <mp_user_builtin+0x5ac>
        uint8_t r = (argv[0]<0)?0:(argv[0]>255?255:(uint8_t)argv[0]);
 800b96e:	683b      	ldr	r3, [r7, #0]
 800b970:	681b      	ldr	r3, [r3, #0]
 800b972:	2b00      	cmp	r3, #0
 800b974:	db09      	blt.n	800b98a <mp_user_builtin+0x502>
 800b976:	683b      	ldr	r3, [r7, #0]
 800b978:	681b      	ldr	r3, [r3, #0]
 800b97a:	2bff      	cmp	r3, #255	@ 0xff
 800b97c:	dc03      	bgt.n	800b986 <mp_user_builtin+0x4fe>
 800b97e:	683b      	ldr	r3, [r7, #0]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	b2db      	uxtb	r3, r3
 800b984:	e002      	b.n	800b98c <mp_user_builtin+0x504>
 800b986:	23ff      	movs	r3, #255	@ 0xff
 800b988:	e000      	b.n	800b98c <mp_user_builtin+0x504>
 800b98a:	2300      	movs	r3, #0
 800b98c:	227b      	movs	r2, #123	@ 0x7b
 800b98e:	18ba      	adds	r2, r7, r2
 800b990:	7013      	strb	r3, [r2, #0]
        uint8_t g = (argv[1]<0)?0:(argv[1]>255?255:(uint8_t)argv[1]);
 800b992:	683b      	ldr	r3, [r7, #0]
 800b994:	3304      	adds	r3, #4
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	2b00      	cmp	r3, #0
 800b99a:	db0b      	blt.n	800b9b4 <mp_user_builtin+0x52c>
 800b99c:	683b      	ldr	r3, [r7, #0]
 800b99e:	3304      	adds	r3, #4
 800b9a0:	681b      	ldr	r3, [r3, #0]
 800b9a2:	2bff      	cmp	r3, #255	@ 0xff
 800b9a4:	dc04      	bgt.n	800b9b0 <mp_user_builtin+0x528>
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	3304      	adds	r3, #4
 800b9aa:	681b      	ldr	r3, [r3, #0]
 800b9ac:	b2db      	uxtb	r3, r3
 800b9ae:	e002      	b.n	800b9b6 <mp_user_builtin+0x52e>
 800b9b0:	23ff      	movs	r3, #255	@ 0xff
 800b9b2:	e000      	b.n	800b9b6 <mp_user_builtin+0x52e>
 800b9b4:	2300      	movs	r3, #0
 800b9b6:	227a      	movs	r2, #122	@ 0x7a
 800b9b8:	18ba      	adds	r2, r7, r2
 800b9ba:	7013      	strb	r3, [r2, #0]
        uint8_t b = (argv[2]<0)?0:(argv[2]>255?255:(uint8_t)argv[2]);
 800b9bc:	683b      	ldr	r3, [r7, #0]
 800b9be:	3308      	adds	r3, #8
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	2b00      	cmp	r3, #0
 800b9c4:	db0b      	blt.n	800b9de <mp_user_builtin+0x556>
 800b9c6:	683b      	ldr	r3, [r7, #0]
 800b9c8:	3308      	adds	r3, #8
 800b9ca:	681b      	ldr	r3, [r3, #0]
 800b9cc:	2bff      	cmp	r3, #255	@ 0xff
 800b9ce:	dc04      	bgt.n	800b9da <mp_user_builtin+0x552>
 800b9d0:	683b      	ldr	r3, [r7, #0]
 800b9d2:	3308      	adds	r3, #8
 800b9d4:	681b      	ldr	r3, [r3, #0]
 800b9d6:	b2db      	uxtb	r3, r3
 800b9d8:	e002      	b.n	800b9e0 <mp_user_builtin+0x558>
 800b9da:	23ff      	movs	r3, #255	@ 0xff
 800b9dc:	e000      	b.n	800b9e0 <mp_user_builtin+0x558>
 800b9de:	2300      	movs	r3, #0
 800b9e0:	2279      	movs	r2, #121	@ 0x79
 800b9e2:	18ba      	adds	r2, r7, r2
 800b9e4:	7013      	strb	r3, [r2, #0]
        uint8_t w = (argv[3]<0)?0:(argv[3]>255?255:(uint8_t)argv[3]);
 800b9e6:	683b      	ldr	r3, [r7, #0]
 800b9e8:	330c      	adds	r3, #12
 800b9ea:	681b      	ldr	r3, [r3, #0]
 800b9ec:	2b00      	cmp	r3, #0
 800b9ee:	db0b      	blt.n	800ba08 <mp_user_builtin+0x580>
 800b9f0:	683b      	ldr	r3, [r7, #0]
 800b9f2:	330c      	adds	r3, #12
 800b9f4:	681b      	ldr	r3, [r3, #0]
 800b9f6:	2bff      	cmp	r3, #255	@ 0xff
 800b9f8:	dc04      	bgt.n	800ba04 <mp_user_builtin+0x57c>
 800b9fa:	683b      	ldr	r3, [r7, #0]
 800b9fc:	330c      	adds	r3, #12
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	e002      	b.n	800ba0a <mp_user_builtin+0x582>
 800ba04:	23ff      	movs	r3, #255	@ 0xff
 800ba06:	e000      	b.n	800ba0a <mp_user_builtin+0x582>
 800ba08:	2300      	movs	r3, #0
 800ba0a:	2178      	movs	r1, #120	@ 0x78
 800ba0c:	187a      	adds	r2, r7, r1
 800ba0e:	7013      	strb	r3, [r2, #0]
        led_set_all_RGBW(r, g, b, w);
 800ba10:	187b      	adds	r3, r7, r1
 800ba12:	781c      	ldrb	r4, [r3, #0]
 800ba14:	2379      	movs	r3, #121	@ 0x79
 800ba16:	18fb      	adds	r3, r7, r3
 800ba18:	781a      	ldrb	r2, [r3, #0]
 800ba1a:	237a      	movs	r3, #122	@ 0x7a
 800ba1c:	18fb      	adds	r3, r7, r3
 800ba1e:	7819      	ldrb	r1, [r3, #0]
 800ba20:	237b      	movs	r3, #123	@ 0x7b
 800ba22:	18fb      	adds	r3, r7, r3
 800ba24:	7818      	ldrb	r0, [r3, #0]
 800ba26:	0023      	movs	r3, r4
 800ba28:	f001 fbe6 	bl	800d1f8 <led_set_all_RGBW>
        led_render();
 800ba2c:	f001 fc1a 	bl	800d264 <led_render>
        return 0;
 800ba30:	2300      	movs	r3, #0
 800ba32:	e06b      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800ba34:	2301      	movs	r3, #1
 800ba36:	425b      	negs	r3, r3
 800ba38:	e068      	b.n	800bb0c <mp_user_builtin+0x684>
    case 14: /* ledoff() */
      if (argc==0){
 800ba3a:	1dbb      	adds	r3, r7, #6
 800ba3c:	781b      	ldrb	r3, [r3, #0]
 800ba3e:	2b00      	cmp	r3, #0
 800ba40:	d109      	bne.n	800ba56 <mp_user_builtin+0x5ce>
        led_set_all_RGBW(0, 0, 0, 0);
 800ba42:	2300      	movs	r3, #0
 800ba44:	2200      	movs	r2, #0
 800ba46:	2100      	movs	r1, #0
 800ba48:	2000      	movs	r0, #0
 800ba4a:	f001 fbd5 	bl	800d1f8 <led_set_all_RGBW>
        led_render();
 800ba4e:	f001 fc09 	bl	800d264 <led_render>
        return 0;
 800ba52:	2300      	movs	r3, #0
 800ba54:	e05a      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800ba56:	2301      	movs	r3, #1
 800ba58:	425b      	negs	r3, r3
 800ba5a:	e057      	b.n	800bb0c <mp_user_builtin+0x684>
    case 15: /* beep(freq,vol,s) */
      if (argc==3){
 800ba5c:	1dbb      	adds	r3, r7, #6
 800ba5e:	781b      	ldrb	r3, [r3, #0]
 800ba60:	2b03      	cmp	r3, #3
 800ba62:	d146      	bne.n	800baf2 <mp_user_builtin+0x66a>
        int32_t f = argv[0];
 800ba64:	683b      	ldr	r3, [r7, #0]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	2284      	movs	r2, #132	@ 0x84
 800ba6a:	18b9      	adds	r1, r7, r2
 800ba6c:	600b      	str	r3, [r1, #0]
        int32_t v = argv[1];
 800ba6e:	683b      	ldr	r3, [r7, #0]
 800ba70:	3304      	adds	r3, #4
 800ba72:	681b      	ldr	r3, [r3, #0]
 800ba74:	2180      	movs	r1, #128	@ 0x80
 800ba76:	1879      	adds	r1, r7, r1
 800ba78:	600b      	str	r3, [r1, #0]
        int32_t s = argv[2];
 800ba7a:	683b      	ldr	r3, [r7, #0]
 800ba7c:	3308      	adds	r3, #8
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	67fb      	str	r3, [r7, #124]	@ 0x7c
        if (f < 1) f = 1;
 800ba82:	18bb      	adds	r3, r7, r2
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	dc02      	bgt.n	800ba90 <mp_user_builtin+0x608>
 800ba8a:	2301      	movs	r3, #1
 800ba8c:	18ba      	adds	r2, r7, r2
 800ba8e:	6013      	str	r3, [r2, #0]
        if (f > 20000) f = 20000;
 800ba90:	2184      	movs	r1, #132	@ 0x84
 800ba92:	187b      	adds	r3, r7, r1
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	4a1b      	ldr	r2, [pc, #108]	@ (800bb04 <mp_user_builtin+0x67c>)
 800ba98:	4293      	cmp	r3, r2
 800ba9a:	dd02      	ble.n	800baa2 <mp_user_builtin+0x61a>
 800ba9c:	4b19      	ldr	r3, [pc, #100]	@ (800bb04 <mp_user_builtin+0x67c>)
 800ba9e:	187a      	adds	r2, r7, r1
 800baa0:	6013      	str	r3, [r2, #0]
        if (v < 0) v = 0;
 800baa2:	2280      	movs	r2, #128	@ 0x80
 800baa4:	18bb      	adds	r3, r7, r2
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	da02      	bge.n	800bab2 <mp_user_builtin+0x62a>
 800baac:	2300      	movs	r3, #0
 800baae:	18ba      	adds	r2, r7, r2
 800bab0:	6013      	str	r3, [r2, #0]
        if (v > 50) v = 50;
 800bab2:	2280      	movs	r2, #128	@ 0x80
 800bab4:	18bb      	adds	r3, r7, r2
 800bab6:	681b      	ldr	r3, [r3, #0]
 800bab8:	2b32      	cmp	r3, #50	@ 0x32
 800baba:	dd02      	ble.n	800bac2 <mp_user_builtin+0x63a>
 800babc:	2332      	movs	r3, #50	@ 0x32
 800babe:	18ba      	adds	r2, r7, r2
 800bac0:	6013      	str	r3, [r2, #0]
        if (s < 0) s = 0;
 800bac2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	da01      	bge.n	800bacc <mp_user_builtin+0x644>
 800bac8:	2300      	movs	r3, #0
 800baca:	67fb      	str	r3, [r7, #124]	@ 0x7c
        BEEP((uint16_t)f, (uint8_t)v, (float)s);
 800bacc:	2384      	movs	r3, #132	@ 0x84
 800bace:	18fb      	adds	r3, r7, r3
 800bad0:	681b      	ldr	r3, [r3, #0]
 800bad2:	b29c      	uxth	r4, r3
 800bad4:	2380      	movs	r3, #128	@ 0x80
 800bad6:	18fb      	adds	r3, r7, r3
 800bad8:	681b      	ldr	r3, [r3, #0]
 800bada:	b2dd      	uxtb	r5, r3
 800badc:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800bade:	f7f5 ff0f 	bl	8001900 <__aeabi_i2f>
 800bae2:	1c03      	adds	r3, r0, #0
 800bae4:	1c1a      	adds	r2, r3, #0
 800bae6:	0029      	movs	r1, r5
 800bae8:	0020      	movs	r0, r4
 800baea:	f000 f987 	bl	800bdfc <BEEP>
        return 0;
 800baee:	2300      	movs	r3, #0
 800baf0:	e00c      	b.n	800bb0c <mp_user_builtin+0x684>
      }
      return -1;
 800baf2:	2301      	movs	r3, #1
 800baf4:	425b      	negs	r3, r3
 800baf6:	e009      	b.n	800bb0c <mp_user_builtin+0x684>
 800baf8:	08027424 	.word	0x08027424
 800bafc:	08027444 	.word	0x08027444
 800bb00:	20003afb 	.word	0x20003afb
 800bb04:	00004e20 	.word	0x00004e20
    default:
      return -1;
 800bb08:	2301      	movs	r3, #1
 800bb0a:	425b      	negs	r3, r3
  }
}
 800bb0c:	0018      	movs	r0, r3
 800bb0e:	46bd      	mov	sp, r7
 800bb10:	b025      	add	sp, #148	@ 0x94
 800bb12:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800bb14 <mp_hal_putchar>:

int mp_hal_getchar(void){
  /* Non-blocking: use USB CDC RX buffer? Not available here. Stubbed to -1. */
  return -1;
}
void mp_hal_putchar(char c){
 800bb14:	b580      	push	{r7, lr}
 800bb16:	b084      	sub	sp, #16
 800bb18:	af00      	add	r7, sp, #0
 800bb1a:	0002      	movs	r2, r0
 800bb1c:	1dfb      	adds	r3, r7, #7
 800bb1e:	701a      	strb	r2, [r3, #0]
  /* Routed via USB CLI printf helper */
  char b[2]={c,0};
 800bb20:	210c      	movs	r1, #12
 800bb22:	187b      	adds	r3, r7, r1
 800bb24:	1dfa      	adds	r2, r7, #7
 800bb26:	7812      	ldrb	r2, [r2, #0]
 800bb28:	701a      	strb	r2, [r3, #0]
 800bb2a:	187b      	adds	r3, r7, r1
 800bb2c:	2200      	movs	r2, #0
 800bb2e:	705a      	strb	r2, [r3, #1]
  cdc_write_str(b);
 800bb30:	187b      	adds	r3, r7, r1
 800bb32:	0018      	movs	r0, r3
 800bb34:	f7f9 fba4 	bl	8005280 <cdc_write_str>
}
 800bb38:	46c0      	nop			@ (mov r8, r8)
 800bb3a:	46bd      	mov	sp, r7
 800bb3c:	b004      	add	sp, #16
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <mp_hal_millis>:
uint32_t mp_hal_millis(void){ return HAL_GetTick(); }
 800bb40:	b580      	push	{r7, lr}
 800bb42:	af00      	add	r7, sp, #0
 800bb44:	f002 fe18 	bl	800e778 <HAL_GetTick>
 800bb48:	0003      	movs	r3, r0
 800bb4a:	0018      	movs	r0, r3
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	bd80      	pop	{r7, pc}

0800bb50 <alarm_stop>:
static uint16_t s_alarm_req_freq_hz;
static uint8_t  s_alarm_req_volume;
static float    s_alarm_req_time_s;

static void alarm_stop(void)
{
 800bb50:	b580      	push	{r7, lr}
 800bb52:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800bb54:	4b06      	ldr	r3, [pc, #24]	@ (800bb70 <alarm_stop+0x20>)
 800bb56:	2200      	movs	r2, #0
 800bb58:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800bb5a:	4b06      	ldr	r3, [pc, #24]	@ (800bb74 <alarm_stop+0x24>)
 800bb5c:	2200      	movs	r2, #0
 800bb5e:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800bb60:	4b05      	ldr	r3, [pc, #20]	@ (800bb78 <alarm_stop+0x28>)
 800bb62:	2100      	movs	r1, #0
 800bb64:	0018      	movs	r0, r3
 800bb66:	f006 fcdb 	bl	8012520 <HAL_LPTIM_PWM_Stop_IT>
}
 800bb6a:	46c0      	nop			@ (mov r8, r8)
 800bb6c:	46bd      	mov	sp, r7
 800bb6e:	bd80      	pop	{r7, pc}
 800bb70:	200022e8 	.word	0x200022e8
 800bb74:	200022e4 	.word	0x200022e4
 800bb78:	200003ac 	.word	0x200003ac

0800bb7c <alarm_stop_from_isr>:

static void alarm_stop_from_isr(void)
{
 800bb7c:	b580      	push	{r7, lr}
 800bb7e:	af00      	add	r7, sp, #0
    s_alarm_active = 0;
 800bb80:	4b06      	ldr	r3, [pc, #24]	@ (800bb9c <alarm_stop_from_isr+0x20>)
 800bb82:	2200      	movs	r2, #0
 800bb84:	701a      	strb	r2, [r3, #0]
    s_alarm_remaining_periods = 0;
 800bb86:	4b06      	ldr	r3, [pc, #24]	@ (800bba0 <alarm_stop_from_isr+0x24>)
 800bb88:	2200      	movs	r2, #0
 800bb8a:	601a      	str	r2, [r3, #0]
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800bb8c:	4b05      	ldr	r3, [pc, #20]	@ (800bba4 <alarm_stop_from_isr+0x28>)
 800bb8e:	2100      	movs	r1, #0
 800bb90:	0018      	movs	r0, r3
 800bb92:	f006 fcc5 	bl	8012520 <HAL_LPTIM_PWM_Stop_IT>
}
 800bb96:	46c0      	nop			@ (mov r8, r8)
 800bb98:	46bd      	mov	sp, r7
 800bb9a:	bd80      	pop	{r7, pc}
 800bb9c:	200022e8 	.word	0x200022e8
 800bba0:	200022e4 	.word	0x200022e4
 800bba4:	200003ac 	.word	0x200003ac

0800bba8 <alarm_start_it>:

static void alarm_start_it(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800bba8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bbaa:	b08f      	sub	sp, #60	@ 0x3c
 800bbac:	af00      	add	r7, sp, #0
 800bbae:	60ba      	str	r2, [r7, #8]
 800bbb0:	260e      	movs	r6, #14
 800bbb2:	19bb      	adds	r3, r7, r6
 800bbb4:	1c02      	adds	r2, r0, #0
 800bbb6:	801a      	strh	r2, [r3, #0]
 800bbb8:	200d      	movs	r0, #13
 800bbba:	183b      	adds	r3, r7, r0
 800bbbc:	1c0a      	adds	r2, r1, #0
 800bbbe:	701a      	strb	r2, [r3, #0]
    if (freq_hz == 0u)
 800bbc0:	19bb      	adds	r3, r7, r6
 800bbc2:	881b      	ldrh	r3, [r3, #0]
 800bbc4:	2b00      	cmp	r3, #0
 800bbc6:	d100      	bne.n	800bbca <alarm_start_it+0x22>
 800bbc8:	e0d8      	b.n	800bd7c <alarm_start_it+0x1d4>
        return;

    if (volume > 50u)
 800bbca:	183b      	adds	r3, r7, r0
 800bbcc:	781b      	ldrb	r3, [r3, #0]
 800bbce:	2b32      	cmp	r3, #50	@ 0x32
 800bbd0:	d902      	bls.n	800bbd8 <alarm_start_it+0x30>
        volume = 50u;
 800bbd2:	183b      	adds	r3, r7, r0
 800bbd4:	2232      	movs	r2, #50	@ 0x32
 800bbd6:	701a      	strb	r2, [r3, #0]

    if (time_s <= 0.0f || volume == 0u)
 800bbd8:	2100      	movs	r1, #0
 800bbda:	68b8      	ldr	r0, [r7, #8]
 800bbdc:	f7f4 fc8a 	bl	80004f4 <__aeabi_fcmple>
 800bbe0:	1e03      	subs	r3, r0, #0
 800bbe2:	d104      	bne.n	800bbee <alarm_start_it+0x46>
 800bbe4:	230d      	movs	r3, #13
 800bbe6:	18fb      	adds	r3, r7, r3
 800bbe8:	781b      	ldrb	r3, [r3, #0]
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d102      	bne.n	800bbf4 <alarm_start_it+0x4c>
    {
        alarm_stop();
 800bbee:	f7ff ffaf 	bl	800bb50 <alarm_stop>
        return;
 800bbf2:	e0c8      	b.n	800bd86 <alarm_start_it+0x1de>
    }

    /* Stop any previous tone */
    (void)HAL_LPTIM_PWM_Stop_IT(ALARM_LPTIM, ALARM_CHANNEL);
 800bbf4:	4b65      	ldr	r3, [pc, #404]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bbf6:	2100      	movs	r1, #0
 800bbf8:	0018      	movs	r0, r3
 800bbfa:	f006 fc91 	bl	8012520 <HAL_LPTIM_PWM_Stop_IT>

    /*
     * Reset HAL state to allow reconfiguration.
     * HAL checks State and ChannelState before operations.
     */
    ALARM_LPTIM->State = HAL_LPTIM_STATE_READY;
 800bbfe:	4b63      	ldr	r3, [pc, #396]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bc00:	2252      	movs	r2, #82	@ 0x52
 800bc02:	2101      	movs	r1, #1
 800bc04:	5499      	strb	r1, [r3, r2]
    ALARM_LPTIM->ChannelState[0] = HAL_LPTIM_CHANNEL_STATE_READY;
 800bc06:	4b61      	ldr	r3, [pc, #388]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bc08:	2253      	movs	r2, #83	@ 0x53
 800bc0a:	2101      	movs	r1, #1
 800bc0c:	5499      	strb	r1, [r3, r2]
     * ARR = ticks - 1  (16-bit, max 0xFFFF)
     * 
     * Datasheet formula: duty_cycle = (CCR / ARR) * 100 %
     * So for volume% duty: CCR = ARR * volume / 100
     */
    const uint32_t f = (uint32_t)freq_hz;
 800bc0e:	230e      	movs	r3, #14
 800bc10:	18fb      	adds	r3, r7, r3
 800bc12:	881b      	ldrh	r3, [r3, #0]
 800bc14:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t ticks = (ALARM_LPTIM_CLK_HZ + (f / 2u)) / f;
 800bc16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bc18:	085b      	lsrs	r3, r3, #1
 800bc1a:	4a5d      	ldr	r2, [pc, #372]	@ (800bd90 <alarm_start_it+0x1e8>)
 800bc1c:	4694      	mov	ip, r2
 800bc1e:	4463      	add	r3, ip
 800bc20:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800bc22:	0018      	movs	r0, r3
 800bc24:	f7f4 fa96 	bl	8000154 <__udivsi3>
 800bc28:	0003      	movs	r3, r0
 800bc2a:	637b      	str	r3, [r7, #52]	@ 0x34

    if (ticks < 2u) ticks = 2u;
 800bc2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc2e:	2b01      	cmp	r3, #1
 800bc30:	d801      	bhi.n	800bc36 <alarm_start_it+0x8e>
 800bc32:	2302      	movs	r3, #2
 800bc34:	637b      	str	r3, [r7, #52]	@ 0x34
    if (ticks > 65536u) ticks = 65536u;
 800bc36:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800bc38:	2380      	movs	r3, #128	@ 0x80
 800bc3a:	025b      	lsls	r3, r3, #9
 800bc3c:	429a      	cmp	r2, r3
 800bc3e:	d902      	bls.n	800bc46 <alarm_start_it+0x9e>
 800bc40:	2380      	movs	r3, #128	@ 0x80
 800bc42:	025b      	lsls	r3, r3, #9
 800bc44:	637b      	str	r3, [r7, #52]	@ 0x34

    const uint32_t arr = ticks - 1u;
 800bc46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800bc48:	3b01      	subs	r3, #1
 800bc4a:	623b      	str	r3, [r7, #32]

    /* CCR = ARR * volume / 100 => duty = CCR/ARR = volume% */
    uint32_t pulse = (arr * (uint32_t)volume) / 100u;
 800bc4c:	260d      	movs	r6, #13
 800bc4e:	19bb      	adds	r3, r7, r6
 800bc50:	781b      	ldrb	r3, [r3, #0]
 800bc52:	6a3a      	ldr	r2, [r7, #32]
 800bc54:	4353      	muls	r3, r2
 800bc56:	2164      	movs	r1, #100	@ 0x64
 800bc58:	0018      	movs	r0, r3
 800bc5a:	f7f4 fa7b 	bl	8000154 <__udivsi3>
 800bc5e:	0003      	movs	r3, r0
 800bc60:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse == 0u && volume > 0u) pulse = 1u;
 800bc62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d105      	bne.n	800bc74 <alarm_start_it+0xcc>
 800bc68:	19bb      	adds	r3, r7, r6
 800bc6a:	781b      	ldrb	r3, [r3, #0]
 800bc6c:	2b00      	cmp	r3, #0
 800bc6e:	d001      	beq.n	800bc74 <alarm_start_it+0xcc>
 800bc70:	2301      	movs	r3, #1
 800bc72:	633b      	str	r3, [r7, #48]	@ 0x30
    if (pulse > arr) pulse = arr;
 800bc74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bc76:	6a3b      	ldr	r3, [r7, #32]
 800bc78:	429a      	cmp	r2, r3
 800bc7a:	d901      	bls.n	800bc80 <alarm_start_it+0xd8>
 800bc7c:	6a3b      	ldr	r3, [r7, #32]
 800bc7e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update ARR via HAL - this also re-inits LPTIM with correct settings */
    ALARM_LPTIM->Init.Period = arr;
 800bc80:	4b42      	ldr	r3, [pc, #264]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bc82:	6a3a      	ldr	r2, [r7, #32]
 800bc84:	621a      	str	r2, [r3, #32]
    if (HAL_LPTIM_Init(ALARM_LPTIM) != HAL_OK)
 800bc86:	4b41      	ldr	r3, [pc, #260]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bc88:	0018      	movs	r0, r3
 800bc8a:	f006 f88d 	bl	8011da8 <HAL_LPTIM_Init>
 800bc8e:	1e03      	subs	r3, r0, #0
 800bc90:	d000      	beq.n	800bc94 <alarm_start_it+0xec>
 800bc92:	e075      	b.n	800bd80 <alarm_start_it+0x1d8>
        return;

    /* Configure pulse (CCR) */
    LPTIM_OC_ConfigTypeDef oc = {0};
 800bc94:	260c      	movs	r6, #12
 800bc96:	2108      	movs	r1, #8
 800bc98:	1873      	adds	r3, r6, r1
 800bc9a:	19db      	adds	r3, r3, r7
 800bc9c:	0018      	movs	r0, r3
 800bc9e:	2308      	movs	r3, #8
 800bca0:	001a      	movs	r2, r3
 800bca2:	2100      	movs	r1, #0
 800bca4:	f016 fbe6 	bl	8022474 <memset>
    oc.Pulse      = pulse;
 800bca8:	2108      	movs	r1, #8
 800bcaa:	1873      	adds	r3, r6, r1
 800bcac:	19db      	adds	r3, r3, r7
 800bcae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bcb0:	601a      	str	r2, [r3, #0]
    oc.OCPolarity = LPTIM_OCPOLARITY_HIGH;
 800bcb2:	1873      	adds	r3, r6, r1
 800bcb4:	19db      	adds	r3, r3, r7
 800bcb6:	2200      	movs	r2, #0
 800bcb8:	605a      	str	r2, [r3, #4]
    if (HAL_LPTIM_OC_ConfigChannel(ALARM_LPTIM, &oc, ALARM_CHANNEL) != HAL_OK)
 800bcba:	1873      	adds	r3, r6, r1
 800bcbc:	19d9      	adds	r1, r3, r7
 800bcbe:	4b33      	ldr	r3, [pc, #204]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	0018      	movs	r0, r3
 800bcc4:	f006 fdda 	bl	801287c <HAL_LPTIM_OC_ConfigChannel>
 800bcc8:	1e03      	subs	r3, r0, #0
 800bcca:	d15b      	bne.n	800bd84 <alarm_start_it+0x1dc>
        return;

    /* Calculate number of periods for the requested duration */
    if (time_s > 3600.0f) time_s = 3600.0f;
 800bccc:	4931      	ldr	r1, [pc, #196]	@ (800bd94 <alarm_start_it+0x1ec>)
 800bcce:	68b8      	ldr	r0, [r7, #8]
 800bcd0:	f7f4 fc1a 	bl	8000508 <__aeabi_fcmpgt>
 800bcd4:	1e03      	subs	r3, r0, #0
 800bcd6:	d001      	beq.n	800bcdc <alarm_start_it+0x134>
 800bcd8:	4b2e      	ldr	r3, [pc, #184]	@ (800bd94 <alarm_start_it+0x1ec>)
 800bcda:	60bb      	str	r3, [r7, #8]
    uint32_t duration_ms = (uint32_t)(time_s * 1000.0f + 0.5f);
 800bcdc:	492e      	ldr	r1, [pc, #184]	@ (800bd98 <alarm_start_it+0x1f0>)
 800bcde:	68b8      	ldr	r0, [r7, #8]
 800bce0:	f7f5 fa1a 	bl	8001118 <__aeabi_fmul>
 800bce4:	1c03      	adds	r3, r0, #0
 800bce6:	21fc      	movs	r1, #252	@ 0xfc
 800bce8:	0589      	lsls	r1, r1, #22
 800bcea:	1c18      	adds	r0, r3, #0
 800bcec:	f7f4 fe54 	bl	8000998 <__aeabi_fadd>
 800bcf0:	1c03      	adds	r3, r0, #0
 800bcf2:	1c18      	adds	r0, r3, #0
 800bcf4:	f7f4 fcac 	bl	8000650 <__aeabi_f2uiz>
 800bcf8:	0003      	movs	r3, r0
 800bcfa:	61fb      	str	r3, [r7, #28]

    uint64_t periods64 = ((uint64_t)f * (uint64_t)duration_ms + 999u) / 1000u;
 800bcfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bcfe:	001c      	movs	r4, r3
 800bd00:	2300      	movs	r3, #0
 800bd02:	001d      	movs	r5, r3
 800bd04:	69fb      	ldr	r3, [r7, #28]
 800bd06:	603b      	str	r3, [r7, #0]
 800bd08:	2300      	movs	r3, #0
 800bd0a:	607b      	str	r3, [r7, #4]
 800bd0c:	683a      	ldr	r2, [r7, #0]
 800bd0e:	687b      	ldr	r3, [r7, #4]
 800bd10:	0020      	movs	r0, r4
 800bd12:	0029      	movs	r1, r5
 800bd14:	f7f4 fc6e 	bl	80005f4 <__aeabi_lmul>
 800bd18:	0002      	movs	r2, r0
 800bd1a:	000b      	movs	r3, r1
 800bd1c:	0010      	movs	r0, r2
 800bd1e:	0019      	movs	r1, r3
 800bd20:	4a1e      	ldr	r2, [pc, #120]	@ (800bd9c <alarm_start_it+0x1f4>)
 800bd22:	2300      	movs	r3, #0
 800bd24:	1880      	adds	r0, r0, r2
 800bd26:	4159      	adcs	r1, r3
 800bd28:	22fa      	movs	r2, #250	@ 0xfa
 800bd2a:	0092      	lsls	r2, r2, #2
 800bd2c:	2300      	movs	r3, #0
 800bd2e:	f7f4 fc41 	bl	80005b4 <__aeabi_uldivmod>
 800bd32:	0002      	movs	r2, r0
 800bd34:	000b      	movs	r3, r1
 800bd36:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 == 0u) periods64 = 1u;
 800bd3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bd3c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	d103      	bne.n	800bd4a <alarm_start_it+0x1a2>
 800bd42:	2201      	movs	r2, #1
 800bd44:	2300      	movs	r3, #0
 800bd46:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd48:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (periods64 > 0xFFFFFFFFu) periods64 = 0xFFFFFFFFu;
 800bd4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d004      	beq.n	800bd5a <alarm_start_it+0x1b2>
 800bd50:	2201      	movs	r2, #1
 800bd52:	4252      	negs	r2, r2
 800bd54:	2300      	movs	r3, #0
 800bd56:	62ba      	str	r2, [r7, #40]	@ 0x28
 800bd58:	62fb      	str	r3, [r7, #44]	@ 0x2c

    s_alarm_remaining_periods = (uint32_t)periods64;
 800bd5a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd5c:	4b10      	ldr	r3, [pc, #64]	@ (800bda0 <alarm_start_it+0x1f8>)
 800bd5e:	601a      	str	r2, [r3, #0]
    s_alarm_active = 1u;
 800bd60:	4b10      	ldr	r3, [pc, #64]	@ (800bda4 <alarm_start_it+0x1fc>)
 800bd62:	2201      	movs	r2, #1
 800bd64:	701a      	strb	r2, [r3, #0]

    /* Start PWM with interrupts for auto-stop via ARRM callback */
    if (HAL_LPTIM_PWM_Start_IT(ALARM_LPTIM, ALARM_CHANNEL) != HAL_OK)
 800bd66:	4b09      	ldr	r3, [pc, #36]	@ (800bd8c <alarm_start_it+0x1e4>)
 800bd68:	2100      	movs	r1, #0
 800bd6a:	0018      	movs	r0, r3
 800bd6c:	f006 fab8 	bl	80122e0 <HAL_LPTIM_PWM_Start_IT>
 800bd70:	1e03      	subs	r3, r0, #0
 800bd72:	d008      	beq.n	800bd86 <alarm_start_it+0x1de>
    {
        s_alarm_active = 0u;
 800bd74:	4b0b      	ldr	r3, [pc, #44]	@ (800bda4 <alarm_start_it+0x1fc>)
 800bd76:	2200      	movs	r2, #0
 800bd78:	701a      	strb	r2, [r3, #0]
        return;
 800bd7a:	e004      	b.n	800bd86 <alarm_start_it+0x1de>
        return;
 800bd7c:	46c0      	nop			@ (mov r8, r8)
 800bd7e:	e002      	b.n	800bd86 <alarm_start_it+0x1de>
        return;
 800bd80:	46c0      	nop			@ (mov r8, r8)
 800bd82:	e000      	b.n	800bd86 <alarm_start_it+0x1de>
        return;
 800bd84:	46c0      	nop			@ (mov r8, r8)
    }
}
 800bd86:	46bd      	mov	sp, r7
 800bd88:	b00f      	add	sp, #60	@ 0x3c
 800bd8a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bd8c:	200003ac 	.word	0x200003ac
 800bd90:	000f4240 	.word	0x000f4240
 800bd94:	45610000 	.word	0x45610000
 800bd98:	447a0000 	.word	0x447a0000
 800bd9c:	000003e7 	.word	0x000003e7
 800bda0:	200022e4 	.word	0x200022e4
 800bda4:	200022e8 	.word	0x200022e8

0800bda8 <HAL_LPTIM_AutoReloadMatchCallback>:

/* HAL callback - mus by povolen LPTIM2 IRQ + HAL_LPTIM_IRQHandler(&hlptim2) v ISR */
void HAL_LPTIM_AutoReloadMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
    if (hlptim != ALARM_LPTIM) return;
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	4b0f      	ldr	r3, [pc, #60]	@ (800bdf0 <HAL_LPTIM_AutoReloadMatchCallback+0x48>)
 800bdb4:	429a      	cmp	r2, r3
 800bdb6:	d114      	bne.n	800bde2 <HAL_LPTIM_AutoReloadMatchCallback+0x3a>
    if (!s_alarm_active) return;
 800bdb8:	4b0e      	ldr	r3, [pc, #56]	@ (800bdf4 <HAL_LPTIM_AutoReloadMatchCallback+0x4c>)
 800bdba:	781b      	ldrb	r3, [r3, #0]
 800bdbc:	b2db      	uxtb	r3, r3
 800bdbe:	2b00      	cmp	r3, #0
 800bdc0:	d011      	beq.n	800bde6 <HAL_LPTIM_AutoReloadMatchCallback+0x3e>

    if (s_alarm_remaining_periods > 0u)
 800bdc2:	4b0d      	ldr	r3, [pc, #52]	@ (800bdf8 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bdc4:	681b      	ldr	r3, [r3, #0]
 800bdc6:	2b00      	cmp	r3, #0
 800bdc8:	d004      	beq.n	800bdd4 <HAL_LPTIM_AutoReloadMatchCallback+0x2c>
        s_alarm_remaining_periods--;
 800bdca:	4b0b      	ldr	r3, [pc, #44]	@ (800bdf8 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	1e5a      	subs	r2, r3, #1
 800bdd0:	4b09      	ldr	r3, [pc, #36]	@ (800bdf8 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bdd2:	601a      	str	r2, [r3, #0]

    if (s_alarm_remaining_periods == 0u)
 800bdd4:	4b08      	ldr	r3, [pc, #32]	@ (800bdf8 <HAL_LPTIM_AutoReloadMatchCallback+0x50>)
 800bdd6:	681b      	ldr	r3, [r3, #0]
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	d105      	bne.n	800bde8 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
        alarm_stop_from_isr();
 800bddc:	f7ff fece 	bl	800bb7c <alarm_stop_from_isr>
 800bde0:	e002      	b.n	800bde8 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (hlptim != ALARM_LPTIM) return;
 800bde2:	46c0      	nop			@ (mov r8, r8)
 800bde4:	e000      	b.n	800bde8 <HAL_LPTIM_AutoReloadMatchCallback+0x40>
    if (!s_alarm_active) return;
 800bde6:	46c0      	nop			@ (mov r8, r8)
}
 800bde8:	46bd      	mov	sp, r7
 800bdea:	b002      	add	sp, #8
 800bdec:	bd80      	pop	{r7, pc}
 800bdee:	46c0      	nop			@ (mov r8, r8)
 800bdf0:	200003ac 	.word	0x200003ac
 800bdf4:	200022e8 	.word	0x200022e8
 800bdf8:	200022e4 	.word	0x200022e4

0800bdfc <BEEP>:
 * @param freq_hz Frekvencia v Hz
 * @param volume Duty 0-50 (%) (50% = max)
 * @param time_s Trvanie v s
 */
void BEEP(uint16_t freq_hz, uint8_t volume, float time_s)
{
 800bdfc:	b580      	push	{r7, lr}
 800bdfe:	b084      	sub	sp, #16
 800be00:	af00      	add	r7, sp, #0
 800be02:	603a      	str	r2, [r7, #0]
 800be04:	1dbb      	adds	r3, r7, #6
 800be06:	1c02      	adds	r2, r0, #0
 800be08:	801a      	strh	r2, [r3, #0]
 800be0a:	1d7b      	adds	r3, r7, #5
 800be0c:	1c0a      	adds	r2, r1, #0
 800be0e:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800be10:	f3ef 8305 	mrs	r3, IPSR
 800be14:	60fb      	str	r3, [r7, #12]
  return(result);
 800be16:	68fb      	ldr	r3, [r7, #12]
    /* If called from interrupt context, only stash params; run from main loop via BEEP_Task(). */
    if (__get_IPSR() != 0u)
 800be18:	2b00      	cmp	r3, #0
 800be1a:	d00e      	beq.n	800be3a <BEEP+0x3e>
    {
        s_alarm_req_freq_hz = freq_hz;
 800be1c:	4b0c      	ldr	r3, [pc, #48]	@ (800be50 <BEEP+0x54>)
 800be1e:	1dba      	adds	r2, r7, #6
 800be20:	8812      	ldrh	r2, [r2, #0]
 800be22:	801a      	strh	r2, [r3, #0]
        s_alarm_req_volume  = volume;
 800be24:	4b0b      	ldr	r3, [pc, #44]	@ (800be54 <BEEP+0x58>)
 800be26:	1d7a      	adds	r2, r7, #5
 800be28:	7812      	ldrb	r2, [r2, #0]
 800be2a:	701a      	strb	r2, [r3, #0]
        s_alarm_req_time_s  = time_s;
 800be2c:	4b0a      	ldr	r3, [pc, #40]	@ (800be58 <BEEP+0x5c>)
 800be2e:	683a      	ldr	r2, [r7, #0]
 800be30:	601a      	str	r2, [r3, #0]
        s_alarm_pending = 1u;
 800be32:	4b0a      	ldr	r3, [pc, #40]	@ (800be5c <BEEP+0x60>)
 800be34:	2201      	movs	r2, #1
 800be36:	701a      	strb	r2, [r3, #0]
        return;
 800be38:	e007      	b.n	800be4a <BEEP+0x4e>
    }

    alarm_start_it(freq_hz, volume, time_s);
 800be3a:	683a      	ldr	r2, [r7, #0]
 800be3c:	1d7b      	adds	r3, r7, #5
 800be3e:	7819      	ldrb	r1, [r3, #0]
 800be40:	1dbb      	adds	r3, r7, #6
 800be42:	881b      	ldrh	r3, [r3, #0]
 800be44:	0018      	movs	r0, r3
 800be46:	f7ff feaf 	bl	800bba8 <alarm_start_it>
}
 800be4a:	46bd      	mov	sp, r7
 800be4c:	b004      	add	sp, #16
 800be4e:	bd80      	pop	{r7, pc}
 800be50:	200022ea 	.word	0x200022ea
 800be54:	200022ec 	.word	0x200022ec
 800be58:	200022f0 	.word	0x200022f0
 800be5c:	200022e9 	.word	0x200022e9

0800be60 <BEEP_Task>:

void BEEP_Task(void)
{
 800be60:	b580      	push	{r7, lr}
 800be62:	af00      	add	r7, sp, #0
    if (s_alarm_pending == 0u)
 800be64:	4b0a      	ldr	r3, [pc, #40]	@ (800be90 <BEEP_Task+0x30>)
 800be66:	781b      	ldrb	r3, [r3, #0]
 800be68:	b2db      	uxtb	r3, r3
 800be6a:	2b00      	cmp	r3, #0
 800be6c:	d00c      	beq.n	800be88 <BEEP_Task+0x28>
        return;

    s_alarm_pending = 0u;
 800be6e:	4b08      	ldr	r3, [pc, #32]	@ (800be90 <BEEP_Task+0x30>)
 800be70:	2200      	movs	r2, #0
 800be72:	701a      	strb	r2, [r3, #0]
    alarm_start_it(s_alarm_req_freq_hz, s_alarm_req_volume, s_alarm_req_time_s);
 800be74:	4b07      	ldr	r3, [pc, #28]	@ (800be94 <BEEP_Task+0x34>)
 800be76:	8818      	ldrh	r0, [r3, #0]
 800be78:	4b07      	ldr	r3, [pc, #28]	@ (800be98 <BEEP_Task+0x38>)
 800be7a:	7819      	ldrb	r1, [r3, #0]
 800be7c:	4b07      	ldr	r3, [pc, #28]	@ (800be9c <BEEP_Task+0x3c>)
 800be7e:	681b      	ldr	r3, [r3, #0]
 800be80:	1c1a      	adds	r2, r3, #0
 800be82:	f7ff fe91 	bl	800bba8 <alarm_start_it>
 800be86:	e000      	b.n	800be8a <BEEP_Task+0x2a>
        return;
 800be88:	46c0      	nop			@ (mov r8, r8)
}
 800be8a:	46bd      	mov	sp, r7
 800be8c:	bd80      	pop	{r7, pc}
 800be8e:	46c0      	nop			@ (mov r8, r8)
 800be90:	200022e9 	.word	0x200022e9
 800be94:	200022ea 	.word	0x200022ea
 800be98:	200022ec 	.word	0x200022ec
 800be9c:	200022f0 	.word	0x200022f0

0800bea0 <ANALOG_CalcVddaFromVrefint>:
static void ANALOG_ConfigChannel(uint32_t channel);
static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc);
static void ANALOG_StartStep(analog_step_t step);

static float ANALOG_CalcVddaFromVrefint(uint32_t vrefint_adc)
{
 800bea0:	b590      	push	{r4, r7, lr}
 800bea2:	b085      	sub	sp, #20
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
    uint16_t vrefint_cal = *VREFINT_CAL_ADDR;
 800bea8:	4a1b      	ldr	r2, [pc, #108]	@ (800bf18 <ANALOG_CalcVddaFromVrefint+0x78>)
 800beaa:	210a      	movs	r1, #10
 800beac:	187b      	adds	r3, r7, r1
 800beae:	8812      	ldrh	r2, [r2, #0]
 800beb0:	801a      	strh	r2, [r3, #0]
    if (vrefint_adc == 0U || vrefint_cal == 0U)
 800beb2:	687b      	ldr	r3, [r7, #4]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d003      	beq.n	800bec0 <ANALOG_CalcVddaFromVrefint+0x20>
 800beb8:	187b      	adds	r3, r7, r1
 800beba:	881b      	ldrh	r3, [r3, #0]
 800bebc:	2b00      	cmp	r3, #0
 800bebe:	d101      	bne.n	800bec4 <ANALOG_CalcVddaFromVrefint+0x24>
        return ANALOG_VREF;
 800bec0:	4b16      	ldr	r3, [pc, #88]	@ (800bf1c <ANALOG_CalcVddaFromVrefint+0x7c>)
 800bec2:	e025      	b.n	800bf10 <ANALOG_CalcVddaFromVrefint+0x70>

    float vdda = ((float)VREFINT_CAL_VREF / 1000.0f) * ((float)vrefint_cal / (float)vrefint_adc);
 800bec4:	230a      	movs	r3, #10
 800bec6:	18fb      	adds	r3, r7, r3
 800bec8:	881b      	ldrh	r3, [r3, #0]
 800beca:	0018      	movs	r0, r3
 800becc:	f7f5 fd68 	bl	80019a0 <__aeabi_ui2f>
 800bed0:	1c04      	adds	r4, r0, #0
 800bed2:	6878      	ldr	r0, [r7, #4]
 800bed4:	f7f5 fd64 	bl	80019a0 <__aeabi_ui2f>
 800bed8:	1c03      	adds	r3, r0, #0
 800beda:	1c19      	adds	r1, r3, #0
 800bedc:	1c20      	adds	r0, r4, #0
 800bede:	f7f4 ff4d 	bl	8000d7c <__aeabi_fdiv>
 800bee2:	1c03      	adds	r3, r0, #0
 800bee4:	490e      	ldr	r1, [pc, #56]	@ (800bf20 <ANALOG_CalcVddaFromVrefint+0x80>)
 800bee6:	1c18      	adds	r0, r3, #0
 800bee8:	f7f5 f916 	bl	8001118 <__aeabi_fmul>
 800beec:	1c03      	adds	r3, r0, #0
 800beee:	60fb      	str	r3, [r7, #12]

    /* sanity */
    if (vdda < 2.0f || vdda > 3.6f)
 800bef0:	2180      	movs	r1, #128	@ 0x80
 800bef2:	05c9      	lsls	r1, r1, #23
 800bef4:	68f8      	ldr	r0, [r7, #12]
 800bef6:	f7f4 faf3 	bl	80004e0 <__aeabi_fcmplt>
 800befa:	1e03      	subs	r3, r0, #0
 800befc:	d105      	bne.n	800bf0a <ANALOG_CalcVddaFromVrefint+0x6a>
 800befe:	4909      	ldr	r1, [pc, #36]	@ (800bf24 <ANALOG_CalcVddaFromVrefint+0x84>)
 800bf00:	68f8      	ldr	r0, [r7, #12]
 800bf02:	f7f4 fb01 	bl	8000508 <__aeabi_fcmpgt>
 800bf06:	1e03      	subs	r3, r0, #0
 800bf08:	d001      	beq.n	800bf0e <ANALOG_CalcVddaFromVrefint+0x6e>
        vdda = ANALOG_VREF;
 800bf0a:	4b04      	ldr	r3, [pc, #16]	@ (800bf1c <ANALOG_CalcVddaFromVrefint+0x7c>)
 800bf0c:	60fb      	str	r3, [r7, #12]

    return vdda;
 800bf0e:	68fb      	ldr	r3, [r7, #12]
}
 800bf10:	1c18      	adds	r0, r3, #0
 800bf12:	46bd      	mov	sp, r7
 800bf14:	b005      	add	sp, #20
 800bf16:	bd90      	pop	{r4, r7, pc}
 800bf18:	1fff6ea4 	.word	0x1fff6ea4
 800bf1c:	40533333 	.word	0x40533333
 800bf20:	40400000 	.word	0x40400000
 800bf24:	40666666 	.word	0x40666666

0800bf28 <ANALOG_Init>:

void ANALOG_Init(ADC_HandleTypeDef *hadc)
{
 800bf28:	b580      	push	{r7, lr}
 800bf2a:	b082      	sub	sp, #8
 800bf2c:	af00      	add	r7, sp, #0
 800bf2e:	6078      	str	r0, [r7, #4]
    s_hadc = hadc;
 800bf30:	4b09      	ldr	r3, [pc, #36]	@ (800bf58 <ANALOG_Init+0x30>)
 800bf32:	687a      	ldr	r2, [r7, #4]
 800bf34:	601a      	str	r2, [r3, #0]

    (void)HAL_ADC_Stop(s_hadc);
 800bf36:	4b08      	ldr	r3, [pc, #32]	@ (800bf58 <ANALOG_Init+0x30>)
 800bf38:	681b      	ldr	r3, [r3, #0]
 800bf3a:	0018      	movs	r0, r3
 800bf3c:	f003 f88a 	bl	800f054 <HAL_ADC_Stop>
    (void)HAL_ADCEx_Calibration_Start(s_hadc);
 800bf40:	4b05      	ldr	r3, [pc, #20]	@ (800bf58 <ANALOG_Init+0x30>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	0018      	movs	r0, r3
 800bf46:	f003 ffb7 	bl	800feb8 <HAL_ADCEx_Calibration_Start>

    /* Start first background update (non-blocking) */
    ANALOG_RequestUpdate();
 800bf4a:	f000 f8a9 	bl	800c0a0 <ANALOG_RequestUpdate>
}
 800bf4e:	46c0      	nop			@ (mov r8, r8)
 800bf50:	46bd      	mov	sp, r7
 800bf52:	b002      	add	sp, #8
 800bf54:	bd80      	pop	{r7, pc}
 800bf56:	46c0      	nop			@ (mov r8, r8)
 800bf58:	200022f4 	.word	0x200022f4

0800bf5c <ANALOG_ConfigChannel>:

static void ANALOG_ConfigChannel(uint32_t channel)
{
 800bf5c:	b590      	push	{r4, r7, lr}
 800bf5e:	b087      	sub	sp, #28
 800bf60:	af00      	add	r7, sp, #0
 800bf62:	6078      	str	r0, [r7, #4]
    ADC_ChannelConfTypeDef sConfig = {0};
 800bf64:	240c      	movs	r4, #12
 800bf66:	193b      	adds	r3, r7, r4
 800bf68:	0018      	movs	r0, r3
 800bf6a:	230c      	movs	r3, #12
 800bf6c:	001a      	movs	r2, r3
 800bf6e:	2100      	movs	r1, #0
 800bf70:	f016 fa80 	bl	8022474 <memset>

    sConfig.Channel = channel;
 800bf74:	0021      	movs	r1, r4
 800bf76:	187b      	adds	r3, r7, r1
 800bf78:	687a      	ldr	r2, [r7, #4]
 800bf7a:	601a      	str	r2, [r3, #0]
    /* main.c config: ScanConvMode = ADC_SCAN_SEQ_FIXED -> rank fixed by channel number */
    sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800bf7c:	187b      	adds	r3, r7, r1
 800bf7e:	2201      	movs	r2, #1
 800bf80:	605a      	str	r2, [r3, #4]
    sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800bf82:	187b      	adds	r3, r7, r1
 800bf84:	2200      	movs	r2, #0
 800bf86:	609a      	str	r2, [r3, #8]
     * Then PollForConversion() returns the first rank repeatedly and all our
     * reads look identical.
     *
     * Force single-channel selection by overwriting CHSELR.
     */
    (void)HAL_ADC_ConfigChannel(s_hadc, &sConfig);
 800bf88:	4b08      	ldr	r3, [pc, #32]	@ (800bfac <ANALOG_ConfigChannel+0x50>)
 800bf8a:	681b      	ldr	r3, [r3, #0]
 800bf8c:	187a      	adds	r2, r7, r1
 800bf8e:	0011      	movs	r1, r2
 800bf90:	0018      	movs	r0, r3
 800bf92:	f003 faad 	bl	800f4f0 <HAL_ADC_ConfigChannel>
    s_hadc->Instance->CHSELR = (channel & ADC_CHSELR_CHSEL);
 800bf96:	4b05      	ldr	r3, [pc, #20]	@ (800bfac <ANALOG_ConfigChannel+0x50>)
 800bf98:	681b      	ldr	r3, [r3, #0]
 800bf9a:	681b      	ldr	r3, [r3, #0]
 800bf9c:	687a      	ldr	r2, [r7, #4]
 800bf9e:	0252      	lsls	r2, r2, #9
 800bfa0:	0a52      	lsrs	r2, r2, #9
 800bfa2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800bfa4:	46c0      	nop			@ (mov r8, r8)
 800bfa6:	46bd      	mov	sp, r7
 800bfa8:	b007      	add	sp, #28
 800bfaa:	bd90      	pop	{r4, r7, pc}
 800bfac:	200022f4 	.word	0x200022f4

0800bfb0 <ANALOG_StartStep>:

static void ANALOG_StartStep(analog_step_t step)
{
 800bfb0:	b580      	push	{r7, lr}
 800bfb2:	b082      	sub	sp, #8
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	0002      	movs	r2, r0
 800bfb8:	1dfb      	adds	r3, r7, #7
 800bfba:	701a      	strb	r2, [r3, #0]
    if (s_hadc == NULL)
 800bfbc:	4b2e      	ldr	r3, [pc, #184]	@ (800c078 <ANALOG_StartStep+0xc8>)
 800bfbe:	681b      	ldr	r3, [r3, #0]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d053      	beq.n	800c06c <ANALOG_StartStep+0xbc>
        return;

    s_step = step;
 800bfc4:	4b2d      	ldr	r3, [pc, #180]	@ (800c07c <ANALOG_StartStep+0xcc>)
 800bfc6:	1dfa      	adds	r2, r7, #7
 800bfc8:	7812      	ldrb	r2, [r2, #0]
 800bfca:	701a      	strb	r2, [r3, #0]
    s_accum = 0U;
 800bfcc:	4b2c      	ldr	r3, [pc, #176]	@ (800c080 <ANALOG_StartStep+0xd0>)
 800bfce:	2200      	movs	r2, #0
 800bfd0:	601a      	str	r2, [r3, #0]

    switch (step)
 800bfd2:	1dfb      	adds	r3, r7, #7
 800bfd4:	781b      	ldrb	r3, [r3, #0]
 800bfd6:	2b04      	cmp	r3, #4
 800bfd8:	d020      	beq.n	800c01c <ANALOG_StartStep+0x6c>
 800bfda:	dc27      	bgt.n	800c02c <ANALOG_StartStep+0x7c>
 800bfdc:	2b03      	cmp	r3, #3
 800bfde:	d015      	beq.n	800c00c <ANALOG_StartStep+0x5c>
 800bfe0:	dc24      	bgt.n	800c02c <ANALOG_StartStep+0x7c>
 800bfe2:	2b01      	cmp	r3, #1
 800bfe4:	d002      	beq.n	800bfec <ANALOG_StartStep+0x3c>
 800bfe6:	2b02      	cmp	r3, #2
 800bfe8:	d008      	beq.n	800bffc <ANALOG_StartStep+0x4c>
 800bfea:	e01f      	b.n	800c02c <ANALOG_StartStep+0x7c>
    {
        case ANALOG_STEP_VREFINT:
            s_samples_left = (uint32_t)ANALOG_VREF_SAMPLES;
 800bfec:	4b25      	ldr	r3, [pc, #148]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800bfee:	2204      	movs	r2, #4
 800bff0:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ADC_CHANNEL_VREFINT);
 800bff2:	4b25      	ldr	r3, [pc, #148]	@ (800c088 <ANALOG_StartStep+0xd8>)
 800bff4:	0018      	movs	r0, r3
 800bff6:	f7ff ffb1 	bl	800bf5c <ANALOG_ConfigChannel>
            break;
 800bffa:	e01b      	b.n	800c034 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT_DUMMY:
            /* PB0/ADC1_IN17: dummy shot after channel switch (no scan used) */
            s_samples_left = 1U;
 800bffc:	4b21      	ldr	r3, [pc, #132]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800bffe:	2201      	movs	r2, #1
 800c000:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800c002:	4b22      	ldr	r3, [pc, #136]	@ (800c08c <ANALOG_StartStep+0xdc>)
 800c004:	0018      	movs	r0, r3
 800c006:	f7ff ffa9 	bl	800bf5c <ANALOG_ConfigChannel>
            break;
 800c00a:	e013      	b.n	800c034 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_BAT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800c00c:	4b1d      	ldr	r3, [pc, #116]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800c00e:	220a      	movs	r2, #10
 800c010:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_BAT_CHANNEL);
 800c012:	4b1e      	ldr	r3, [pc, #120]	@ (800c08c <ANALOG_StartStep+0xdc>)
 800c014:	0018      	movs	r0, r3
 800c016:	f7ff ffa1 	bl	800bf5c <ANALOG_ConfigChannel>
            break;
 800c01a:	e00b      	b.n	800c034 <ANALOG_StartStep+0x84>

        case ANALOG_STEP_LIGHT:
            s_samples_left = (uint32_t)ANALOG_NUM_SAMPLES;
 800c01c:	4b19      	ldr	r3, [pc, #100]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800c01e:	220a      	movs	r2, #10
 800c020:	601a      	str	r2, [r3, #0]
            ANALOG_ConfigChannel(ANALOG_LIGHT_CHANNEL);
 800c022:	4b1b      	ldr	r3, [pc, #108]	@ (800c090 <ANALOG_StartStep+0xe0>)
 800c024:	0018      	movs	r0, r3
 800c026:	f7ff ff99 	bl	800bf5c <ANALOG_ConfigChannel>
            break;
 800c02a:	e003      	b.n	800c034 <ANALOG_StartStep+0x84>

        default:
            s_samples_left = 0U;
 800c02c:	4b15      	ldr	r3, [pc, #84]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800c02e:	2200      	movs	r2, #0
 800c030:	601a      	str	r2, [r3, #0]
            break;
 800c032:	46c0      	nop			@ (mov r8, r8)
    }

    if (s_samples_left == 0U)
 800c034:	4b13      	ldr	r3, [pc, #76]	@ (800c084 <ANALOG_StartStep+0xd4>)
 800c036:	681b      	ldr	r3, [r3, #0]
 800c038:	2b00      	cmp	r3, #0
 800c03a:	d019      	beq.n	800c070 <ANALOG_StartStep+0xc0>
        return;

    /* Start single-shot conversion (non-blocking). */
    if (HAL_ADC_Start(s_hadc) != HAL_OK)
 800c03c:	4b0e      	ldr	r3, [pc, #56]	@ (800c078 <ANALOG_StartStep+0xc8>)
 800c03e:	681b      	ldr	r3, [r3, #0]
 800c040:	0018      	movs	r0, r3
 800c042:	f002 ffb9 	bl	800efb8 <HAL_ADC_Start>
 800c046:	1e03      	subs	r3, r0, #0
 800c048:	d00c      	beq.n	800c064 <ANALOG_StartStep+0xb4>
    {
        s_step = ANALOG_STEP_IDLE;
 800c04a:	4b0c      	ldr	r3, [pc, #48]	@ (800c07c <ANALOG_StartStep+0xcc>)
 800c04c:	2200      	movs	r2, #0
 800c04e:	701a      	strb	r2, [r3, #0]
        s_busy = 0U;
 800c050:	4b10      	ldr	r3, [pc, #64]	@ (800c094 <ANALOG_StartStep+0xe4>)
 800c052:	2200      	movs	r2, #0
 800c054:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800c056:	4b10      	ldr	r3, [pc, #64]	@ (800c098 <ANALOG_StartStep+0xe8>)
 800c058:	2200      	movs	r2, #0
 800c05a:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800c05c:	4b0f      	ldr	r3, [pc, #60]	@ (800c09c <ANALOG_StartStep+0xec>)
 800c05e:	2200      	movs	r2, #0
 800c060:	701a      	strb	r2, [r3, #0]
        return;
 800c062:	e006      	b.n	800c072 <ANALOG_StartStep+0xc2>
    }
    s_conv_running = 1U;
 800c064:	4b0d      	ldr	r3, [pc, #52]	@ (800c09c <ANALOG_StartStep+0xec>)
 800c066:	2201      	movs	r2, #1
 800c068:	701a      	strb	r2, [r3, #0]
 800c06a:	e002      	b.n	800c072 <ANALOG_StartStep+0xc2>
        return;
 800c06c:	46c0      	nop			@ (mov r8, r8)
 800c06e:	e000      	b.n	800c072 <ANALOG_StartStep+0xc2>
        return;
 800c070:	46c0      	nop			@ (mov r8, r8)
}
 800c072:	46bd      	mov	sp, r7
 800c074:	b002      	add	sp, #8
 800c076:	bd80      	pop	{r7, pc}
 800c078:	200022f4 	.word	0x200022f4
 800c07c:	2000230c 	.word	0x2000230c
 800c080:	20002310 	.word	0x20002310
 800c084:	20002314 	.word	0x20002314
 800c088:	b0001000 	.word	0xb0001000
 800c08c:	44020000 	.word	0x44020000
 800c090:	38004000 	.word	0x38004000
 800c094:	20002318 	.word	0x20002318
 800c098:	20002319 	.word	0x20002319
 800c09c:	20002320 	.word	0x20002320

0800c0a0 <ANALOG_RequestUpdate>:

void ANALOG_RequestUpdate(void)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	af00      	add	r7, sp, #0
    s_update_requested = 1U;
 800c0a4:	4b02      	ldr	r3, [pc, #8]	@ (800c0b0 <ANALOG_RequestUpdate+0x10>)
 800c0a6:	2201      	movs	r2, #1
 800c0a8:	701a      	strb	r2, [r3, #0]
}
 800c0aa:	46c0      	nop			@ (mov r8, r8)
 800c0ac:	46bd      	mov	sp, r7
 800c0ae:	bd80      	pop	{r7, pc}
 800c0b0:	20002319 	.word	0x20002319

0800c0b4 <ANALOG_IsBusy>:

uint8_t ANALOG_IsBusy(void)
{
 800c0b4:	b580      	push	{r7, lr}
 800c0b6:	af00      	add	r7, sp, #0
    return s_busy;
 800c0b8:	4b02      	ldr	r3, [pc, #8]	@ (800c0c4 <ANALOG_IsBusy+0x10>)
 800c0ba:	781b      	ldrb	r3, [r3, #0]
 800c0bc:	b2db      	uxtb	r3, r3
}
 800c0be:	0018      	movs	r0, r3
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	bd80      	pop	{r7, pc}
 800c0c4:	20002318 	.word	0x20002318

0800c0c8 <ANALOG_Task>:

void ANALOG_Task(void)
{
 800c0c8:	b5b0      	push	{r4, r5, r7, lr}
 800c0ca:	b08a      	sub	sp, #40	@ 0x28
 800c0cc:	af00      	add	r7, sp, #0
    /* Start a new non-blocking sequence if requested */
    if ((s_hadc != NULL) && (s_busy == 0U) && (s_update_requested != 0U))
 800c0ce:	4b9e      	ldr	r3, [pc, #632]	@ (800c348 <ANALOG_Task+0x280>)
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d016      	beq.n	800c104 <ANALOG_Task+0x3c>
 800c0d6:	4b9d      	ldr	r3, [pc, #628]	@ (800c34c <ANALOG_Task+0x284>)
 800c0d8:	781b      	ldrb	r3, [r3, #0]
 800c0da:	b2db      	uxtb	r3, r3
 800c0dc:	2b00      	cmp	r3, #0
 800c0de:	d111      	bne.n	800c104 <ANALOG_Task+0x3c>
 800c0e0:	4b9b      	ldr	r3, [pc, #620]	@ (800c350 <ANALOG_Task+0x288>)
 800c0e2:	781b      	ldrb	r3, [r3, #0]
 800c0e4:	b2db      	uxtb	r3, r3
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d00c      	beq.n	800c104 <ANALOG_Task+0x3c>
    {
        s_busy = 1U;
 800c0ea:	4b98      	ldr	r3, [pc, #608]	@ (800c34c <ANALOG_Task+0x284>)
 800c0ec:	2201      	movs	r2, #1
 800c0ee:	701a      	strb	r2, [r3, #0]
        s_conv_running = 0U;
 800c0f0:	4b98      	ldr	r3, [pc, #608]	@ (800c354 <ANALOG_Task+0x28c>)
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	701a      	strb	r2, [r3, #0]
        s_update_requested = 0U;
 800c0f6:	4b96      	ldr	r3, [pc, #600]	@ (800c350 <ANALOG_Task+0x288>)
 800c0f8:	2200      	movs	r2, #0
 800c0fa:	701a      	strb	r2, [r3, #0]
        ANALOG_StartStep(ANALOG_STEP_VREFINT);
 800c0fc:	2001      	movs	r0, #1
 800c0fe:	f7ff ff57 	bl	800bfb0 <ANALOG_StartStep>
        return;
 800c102:	e11e      	b.n	800c342 <ANALOG_Task+0x27a>
    }

    /* Progress conversion state machine without blocking */
    if ((s_hadc != NULL) && (s_busy != 0U) && (s_conv_running != 0U))
 800c104:	4b90      	ldr	r3, [pc, #576]	@ (800c348 <ANALOG_Task+0x280>)
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	2b00      	cmp	r3, #0
 800c10a:	d100      	bne.n	800c10e <ANALOG_Task+0x46>
 800c10c:	e119      	b.n	800c342 <ANALOG_Task+0x27a>
 800c10e:	4b8f      	ldr	r3, [pc, #572]	@ (800c34c <ANALOG_Task+0x284>)
 800c110:	781b      	ldrb	r3, [r3, #0]
 800c112:	b2db      	uxtb	r3, r3
 800c114:	2b00      	cmp	r3, #0
 800c116:	d100      	bne.n	800c11a <ANALOG_Task+0x52>
 800c118:	e113      	b.n	800c342 <ANALOG_Task+0x27a>
 800c11a:	4b8e      	ldr	r3, [pc, #568]	@ (800c354 <ANALOG_Task+0x28c>)
 800c11c:	781b      	ldrb	r3, [r3, #0]
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	2b00      	cmp	r3, #0
 800c122:	d100      	bne.n	800c126 <ANALOG_Task+0x5e>
 800c124:	e10d      	b.n	800c342 <ANALOG_Task+0x27a>
    {
        HAL_StatusTypeDef st = HAL_ADC_PollForConversion(s_hadc, 0U);
 800c126:	4b88      	ldr	r3, [pc, #544]	@ (800c348 <ANALOG_Task+0x280>)
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	251f      	movs	r5, #31
 800c12c:	197c      	adds	r4, r7, r5
 800c12e:	2100      	movs	r1, #0
 800c130:	0018      	movs	r0, r3
 800c132:	f002 ffcb 	bl	800f0cc <HAL_ADC_PollForConversion>
 800c136:	0003      	movs	r3, r0
 800c138:	7023      	strb	r3, [r4, #0]
        if (st == HAL_TIMEOUT)
 800c13a:	197b      	adds	r3, r7, r5
 800c13c:	781b      	ldrb	r3, [r3, #0]
 800c13e:	2b03      	cmp	r3, #3
 800c140:	d100      	bne.n	800c144 <ANALOG_Task+0x7c>
 800c142:	e0fd      	b.n	800c340 <ANALOG_Task+0x278>
        {
            return; /* not ready yet */
        }

        if (st != HAL_OK)
 800c144:	197b      	adds	r3, r7, r5
 800c146:	781b      	ldrb	r3, [r3, #0]
 800c148:	2b00      	cmp	r3, #0
 800c14a:	d00e      	beq.n	800c16a <ANALOG_Task+0xa2>
        {
            (void)HAL_ADC_Stop(s_hadc);
 800c14c:	4b7e      	ldr	r3, [pc, #504]	@ (800c348 <ANALOG_Task+0x280>)
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	0018      	movs	r0, r3
 800c152:	f002 ff7f 	bl	800f054 <HAL_ADC_Stop>
            s_step = ANALOG_STEP_IDLE;
 800c156:	4b80      	ldr	r3, [pc, #512]	@ (800c358 <ANALOG_Task+0x290>)
 800c158:	2200      	movs	r2, #0
 800c15a:	701a      	strb	r2, [r3, #0]
            s_busy = 0U;
 800c15c:	4b7b      	ldr	r3, [pc, #492]	@ (800c34c <ANALOG_Task+0x284>)
 800c15e:	2200      	movs	r2, #0
 800c160:	701a      	strb	r2, [r3, #0]
            s_conv_running = 0U;
 800c162:	4b7c      	ldr	r3, [pc, #496]	@ (800c354 <ANALOG_Task+0x28c>)
 800c164:	2200      	movs	r2, #0
 800c166:	701a      	strb	r2, [r3, #0]
            return;
 800c168:	e0eb      	b.n	800c342 <ANALOG_Task+0x27a>
        }

        uint32_t v = HAL_ADC_GetValue(s_hadc);
 800c16a:	4b77      	ldr	r3, [pc, #476]	@ (800c348 <ANALOG_Task+0x280>)
 800c16c:	681b      	ldr	r3, [r3, #0]
 800c16e:	0018      	movs	r0, r3
 800c170:	f003 f840 	bl	800f1f4 <HAL_ADC_GetValue>
 800c174:	0003      	movs	r3, r0
 800c176:	61bb      	str	r3, [r7, #24]
        (void)HAL_ADC_Stop(s_hadc);
 800c178:	4b73      	ldr	r3, [pc, #460]	@ (800c348 <ANALOG_Task+0x280>)
 800c17a:	681b      	ldr	r3, [r3, #0]
 800c17c:	0018      	movs	r0, r3
 800c17e:	f002 ff69 	bl	800f054 <HAL_ADC_Stop>
        s_conv_running = 0U;
 800c182:	4b74      	ldr	r3, [pc, #464]	@ (800c354 <ANALOG_Task+0x28c>)
 800c184:	2200      	movs	r2, #0
 800c186:	701a      	strb	r2, [r3, #0]

        /* Dummy shot for IN17 after channel switch */
        if (s_step == ANALOG_STEP_BAT_DUMMY)
 800c188:	4b73      	ldr	r3, [pc, #460]	@ (800c358 <ANALOG_Task+0x290>)
 800c18a:	781b      	ldrb	r3, [r3, #0]
 800c18c:	b2db      	uxtb	r3, r3
 800c18e:	2b02      	cmp	r3, #2
 800c190:	d103      	bne.n	800c19a <ANALOG_Task+0xd2>
        {
            ANALOG_StartStep(ANALOG_STEP_BAT);
 800c192:	2003      	movs	r0, #3
 800c194:	f7ff ff0c 	bl	800bfb0 <ANALOG_StartStep>
            return;
 800c198:	e0d3      	b.n	800c342 <ANALOG_Task+0x27a>
        }

        s_accum += v;
 800c19a:	4b70      	ldr	r3, [pc, #448]	@ (800c35c <ANALOG_Task+0x294>)
 800c19c:	681a      	ldr	r2, [r3, #0]
 800c19e:	69bb      	ldr	r3, [r7, #24]
 800c1a0:	18d2      	adds	r2, r2, r3
 800c1a2:	4b6e      	ldr	r3, [pc, #440]	@ (800c35c <ANALOG_Task+0x294>)
 800c1a4:	601a      	str	r2, [r3, #0]
        if (s_samples_left > 0U)
 800c1a6:	4b6e      	ldr	r3, [pc, #440]	@ (800c360 <ANALOG_Task+0x298>)
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	2b00      	cmp	r3, #0
 800c1ac:	d004      	beq.n	800c1b8 <ANALOG_Task+0xf0>
            s_samples_left--;
 800c1ae:	4b6c      	ldr	r3, [pc, #432]	@ (800c360 <ANALOG_Task+0x298>)
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	1e5a      	subs	r2, r3, #1
 800c1b4:	4b6a      	ldr	r3, [pc, #424]	@ (800c360 <ANALOG_Task+0x298>)
 800c1b6:	601a      	str	r2, [r3, #0]

        if (s_samples_left > 0U)
 800c1b8:	4b69      	ldr	r3, [pc, #420]	@ (800c360 <ANALOG_Task+0x298>)
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d011      	beq.n	800c1e4 <ANALOG_Task+0x11c>
        {
            /* next sample on same channel */
            if (HAL_ADC_Start(s_hadc) == HAL_OK)
 800c1c0:	4b61      	ldr	r3, [pc, #388]	@ (800c348 <ANALOG_Task+0x280>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	0018      	movs	r0, r3
 800c1c6:	f002 fef7 	bl	800efb8 <HAL_ADC_Start>
 800c1ca:	1e03      	subs	r3, r0, #0
 800c1cc:	d103      	bne.n	800c1d6 <ANALOG_Task+0x10e>
                s_conv_running = 1U;
 800c1ce:	4b61      	ldr	r3, [pc, #388]	@ (800c354 <ANALOG_Task+0x28c>)
 800c1d0:	2201      	movs	r2, #1
 800c1d2:	701a      	strb	r2, [r3, #0]
            else
            {
                s_step = ANALOG_STEP_IDLE;
                s_busy = 0U;
            }
            return;
 800c1d4:	e0b5      	b.n	800c342 <ANALOG_Task+0x27a>
                s_step = ANALOG_STEP_IDLE;
 800c1d6:	4b60      	ldr	r3, [pc, #384]	@ (800c358 <ANALOG_Task+0x290>)
 800c1d8:	2200      	movs	r2, #0
 800c1da:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800c1dc:	4b5b      	ldr	r3, [pc, #364]	@ (800c34c <ANALOG_Task+0x284>)
 800c1de:	2200      	movs	r2, #0
 800c1e0:	701a      	strb	r2, [r3, #0]
            return;
 800c1e2:	e0ae      	b.n	800c342 <ANALOG_Task+0x27a>
        }

        /* Step finished: compute avg and transition */
        uint32_t avg = 0U;
 800c1e4:	2300      	movs	r3, #0
 800c1e6:	617b      	str	r3, [r7, #20]
        switch (s_step)
 800c1e8:	4b5b      	ldr	r3, [pc, #364]	@ (800c358 <ANALOG_Task+0x290>)
 800c1ea:	781b      	ldrb	r3, [r3, #0]
 800c1ec:	b2db      	uxtb	r3, r3
 800c1ee:	2b04      	cmp	r3, #4
 800c1f0:	d027      	beq.n	800c242 <ANALOG_Task+0x17a>
 800c1f2:	dd00      	ble.n	800c1f6 <ANALOG_Task+0x12e>
 800c1f4:	e09d      	b.n	800c332 <ANALOG_Task+0x26a>
 800c1f6:	2b01      	cmp	r3, #1
 800c1f8:	d002      	beq.n	800c200 <ANALOG_Task+0x138>
 800c1fa:	2b03      	cmp	r3, #3
 800c1fc:	d012      	beq.n	800c224 <ANALOG_Task+0x15c>
 800c1fe:	e098      	b.n	800c332 <ANALOG_Task+0x26a>
        {
            case ANALOG_STEP_VREFINT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_VREF_SAMPLES);
 800c200:	4b56      	ldr	r3, [pc, #344]	@ (800c35c <ANALOG_Task+0x294>)
 800c202:	681b      	ldr	r3, [r3, #0]
 800c204:	089b      	lsrs	r3, r3, #2
 800c206:	617b      	str	r3, [r7, #20]
                s_raw_vrefint = avg;
 800c208:	4b56      	ldr	r3, [pc, #344]	@ (800c364 <ANALOG_Task+0x29c>)
 800c20a:	697a      	ldr	r2, [r7, #20]
 800c20c:	601a      	str	r2, [r3, #0]
                s_vdda_actual = ANALOG_CalcVddaFromVrefint(avg);
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	0018      	movs	r0, r3
 800c212:	f7ff fe45 	bl	800bea0 <ANALOG_CalcVddaFromVrefint>
 800c216:	1c02      	adds	r2, r0, #0
 800c218:	4b53      	ldr	r3, [pc, #332]	@ (800c368 <ANALOG_Task+0x2a0>)
 800c21a:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_BAT_DUMMY);
 800c21c:	2002      	movs	r0, #2
 800c21e:	f7ff fec7 	bl	800bfb0 <ANALOG_StartStep>
                return;
 800c222:	e08e      	b.n	800c342 <ANALOG_Task+0x27a>

            case ANALOG_STEP_BAT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800c224:	4b4d      	ldr	r3, [pc, #308]	@ (800c35c <ANALOG_Task+0x294>)
 800c226:	681b      	ldr	r3, [r3, #0]
 800c228:	210a      	movs	r1, #10
 800c22a:	0018      	movs	r0, r3
 800c22c:	f7f3 ff92 	bl	8000154 <__udivsi3>
 800c230:	0003      	movs	r3, r0
 800c232:	617b      	str	r3, [r7, #20]
                s_raw_bat = avg;
 800c234:	4b4d      	ldr	r3, [pc, #308]	@ (800c36c <ANALOG_Task+0x2a4>)
 800c236:	697a      	ldr	r2, [r7, #20]
 800c238:	601a      	str	r2, [r3, #0]
                ANALOG_StartStep(ANALOG_STEP_LIGHT);
 800c23a:	2004      	movs	r0, #4
 800c23c:	f7ff feb8 	bl	800bfb0 <ANALOG_StartStep>
                return;
 800c240:	e07f      	b.n	800c342 <ANALOG_Task+0x27a>

            case ANALOG_STEP_LIGHT:
                avg = (uint32_t)(s_accum / (uint32_t)ANALOG_NUM_SAMPLES);
 800c242:	4b46      	ldr	r3, [pc, #280]	@ (800c35c <ANALOG_Task+0x294>)
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	210a      	movs	r1, #10
 800c248:	0018      	movs	r0, r3
 800c24a:	f7f3 ff83 	bl	8000154 <__udivsi3>
 800c24e:	0003      	movs	r3, r0
 800c250:	617b      	str	r3, [r7, #20]
                s_raw_light = avg;
 800c252:	4b47      	ldr	r3, [pc, #284]	@ (800c370 <ANALOG_Task+0x2a8>)
 800c254:	697a      	ldr	r2, [r7, #20]
 800c256:	601a      	str	r2, [r3, #0]
                /* Finalize: compute corrected raws + derived values */
                {
                    float vdda = s_vdda_actual;
 800c258:	4b43      	ldr	r3, [pc, #268]	@ (800c368 <ANALOG_Task+0x2a0>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	613b      	str	r3, [r7, #16]

                    /* Battery voltage from raw using actual VDDA */
                    float v_adc = ((float)s_raw_bat / ANALOG_ADC_MAX_VALUE) * vdda;
 800c25e:	4b43      	ldr	r3, [pc, #268]	@ (800c36c <ANALOG_Task+0x2a4>)
 800c260:	681b      	ldr	r3, [r3, #0]
 800c262:	0018      	movs	r0, r3
 800c264:	f7f5 fb9c 	bl	80019a0 <__aeabi_ui2f>
 800c268:	1c03      	adds	r3, r0, #0
 800c26a:	4942      	ldr	r1, [pc, #264]	@ (800c374 <ANALOG_Task+0x2ac>)
 800c26c:	1c18      	adds	r0, r3, #0
 800c26e:	f7f4 fd85 	bl	8000d7c <__aeabi_fdiv>
 800c272:	1c03      	adds	r3, r0, #0
 800c274:	1c19      	adds	r1, r3, #0
 800c276:	6938      	ldr	r0, [r7, #16]
 800c278:	f7f4 ff4e 	bl	8001118 <__aeabi_fmul>
 800c27c:	1c03      	adds	r3, r0, #0
 800c27e:	60fb      	str	r3, [r7, #12]
                    float v_bat = 0.0f;
 800c280:	2300      	movs	r3, #0
 800c282:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (ANALOG_BAT_DIVIDER > 0.0f)
                        v_bat = v_adc / ANALOG_BAT_DIVIDER;
 800c284:	493c      	ldr	r1, [pc, #240]	@ (800c378 <ANALOG_Task+0x2b0>)
 800c286:	68f8      	ldr	r0, [r7, #12]
 800c288:	f7f4 fd78 	bl	8000d7c <__aeabi_fdiv>
 800c28c:	1c03      	adds	r3, r0, #0
 800c28e:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat < 0.0f) v_bat = 0.0f;
 800c290:	2100      	movs	r1, #0
 800c292:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c294:	f7f4 f924 	bl	80004e0 <__aeabi_fcmplt>
 800c298:	1e03      	subs	r3, r0, #0
 800c29a:	d001      	beq.n	800c2a0 <ANALOG_Task+0x1d8>
 800c29c:	2300      	movs	r3, #0
 800c29e:	627b      	str	r3, [r7, #36]	@ 0x24
                    if (v_bat > 5.0f) v_bat = 5.0f;
 800c2a0:	4936      	ldr	r1, [pc, #216]	@ (800c37c <ANALOG_Task+0x2b4>)
 800c2a2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c2a4:	f7f4 f930 	bl	8000508 <__aeabi_fcmpgt>
 800c2a8:	1e03      	subs	r3, r0, #0
 800c2aa:	d001      	beq.n	800c2b0 <ANALOG_Task+0x1e8>
 800c2ac:	4b33      	ldr	r3, [pc, #204]	@ (800c37c <ANALOG_Task+0x2b4>)
 800c2ae:	627b      	str	r3, [r7, #36]	@ 0x24
                    s_bat_v = v_bat;
 800c2b0:	4b33      	ldr	r3, [pc, #204]	@ (800c380 <ANALOG_Task+0x2b8>)
 800c2b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c2b4:	601a      	str	r2, [r3, #0]

                    /* Light: photodiode current -> lux */
                    float v_light = ((float)s_raw_light / ANALOG_ADC_MAX_VALUE) * vdda;
 800c2b6:	4b2e      	ldr	r3, [pc, #184]	@ (800c370 <ANALOG_Task+0x2a8>)
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	0018      	movs	r0, r3
 800c2bc:	f7f5 fb70 	bl	80019a0 <__aeabi_ui2f>
 800c2c0:	1c03      	adds	r3, r0, #0
 800c2c2:	492c      	ldr	r1, [pc, #176]	@ (800c374 <ANALOG_Task+0x2ac>)
 800c2c4:	1c18      	adds	r0, r3, #0
 800c2c6:	f7f4 fd59 	bl	8000d7c <__aeabi_fdiv>
 800c2ca:	1c03      	adds	r3, r0, #0
 800c2cc:	1c19      	adds	r1, r3, #0
 800c2ce:	6938      	ldr	r0, [r7, #16]
 800c2d0:	f7f4 ff22 	bl	8001118 <__aeabi_fmul>
 800c2d4:	1c03      	adds	r3, r0, #0
 800c2d6:	60bb      	str	r3, [r7, #8]
                    float current = v_light / ANALOG_TIA_RESISTOR;
 800c2d8:	492a      	ldr	r1, [pc, #168]	@ (800c384 <ANALOG_Task+0x2bc>)
 800c2da:	68b8      	ldr	r0, [r7, #8]
 800c2dc:	f7f4 fd4e 	bl	8000d7c <__aeabi_fdiv>
 800c2e0:	1c03      	adds	r3, r0, #0
 800c2e2:	607b      	str	r3, [r7, #4]
                    float lux = 0.0f;
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	623b      	str	r3, [r7, #32]
                    if (ANALOG_PD_A_PER_LUX > 0.0f)
                        lux = current / ANALOG_PD_A_PER_LUX;
 800c2e8:	4927      	ldr	r1, [pc, #156]	@ (800c388 <ANALOG_Task+0x2c0>)
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	f7f4 fd46 	bl	8000d7c <__aeabi_fdiv>
 800c2f0:	1c03      	adds	r3, r0, #0
 800c2f2:	623b      	str	r3, [r7, #32]
                    if (lux < 0.0f) lux = 0.0f;
 800c2f4:	2100      	movs	r1, #0
 800c2f6:	6a38      	ldr	r0, [r7, #32]
 800c2f8:	f7f4 f8f2 	bl	80004e0 <__aeabi_fcmplt>
 800c2fc:	1e03      	subs	r3, r0, #0
 800c2fe:	d001      	beq.n	800c304 <ANALOG_Task+0x23c>
 800c300:	2300      	movs	r3, #0
 800c302:	623b      	str	r3, [r7, #32]
                    if (lux > 100000.0f) lux = 100000.0f;
 800c304:	4921      	ldr	r1, [pc, #132]	@ (800c38c <ANALOG_Task+0x2c4>)
 800c306:	6a38      	ldr	r0, [r7, #32]
 800c308:	f7f4 f8fe 	bl	8000508 <__aeabi_fcmpgt>
 800c30c:	1e03      	subs	r3, r0, #0
 800c30e:	d001      	beq.n	800c314 <ANALOG_Task+0x24c>
 800c310:	4b1e      	ldr	r3, [pc, #120]	@ (800c38c <ANALOG_Task+0x2c4>)
 800c312:	623b      	str	r3, [r7, #32]
                    s_light_lux = lux;
 800c314:	4b1e      	ldr	r3, [pc, #120]	@ (800c390 <ANALOG_Task+0x2c8>)
 800c316:	6a3a      	ldr	r2, [r7, #32]
 800c318:	601a      	str	r2, [r3, #0]

                    s_update_id++;
 800c31a:	4b1e      	ldr	r3, [pc, #120]	@ (800c394 <ANALOG_Task+0x2cc>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	1c5a      	adds	r2, r3, #1
 800c320:	4b1c      	ldr	r3, [pc, #112]	@ (800c394 <ANALOG_Task+0x2cc>)
 800c322:	601a      	str	r2, [r3, #0]
                }

                s_step = ANALOG_STEP_IDLE;
 800c324:	4b0c      	ldr	r3, [pc, #48]	@ (800c358 <ANALOG_Task+0x290>)
 800c326:	2200      	movs	r2, #0
 800c328:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800c32a:	4b08      	ldr	r3, [pc, #32]	@ (800c34c <ANALOG_Task+0x284>)
 800c32c:	2200      	movs	r2, #0
 800c32e:	701a      	strb	r2, [r3, #0]
                return;
 800c330:	e007      	b.n	800c342 <ANALOG_Task+0x27a>

            default:
                s_step = ANALOG_STEP_IDLE;
 800c332:	4b09      	ldr	r3, [pc, #36]	@ (800c358 <ANALOG_Task+0x290>)
 800c334:	2200      	movs	r2, #0
 800c336:	701a      	strb	r2, [r3, #0]
                s_busy = 0U;
 800c338:	4b04      	ldr	r3, [pc, #16]	@ (800c34c <ANALOG_Task+0x284>)
 800c33a:	2200      	movs	r2, #0
 800c33c:	701a      	strb	r2, [r3, #0]
                return;
 800c33e:	e000      	b.n	800c342 <ANALOG_Task+0x27a>
            return; /* not ready yet */
 800c340:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800c342:	46bd      	mov	sp, r7
 800c344:	b00a      	add	sp, #40	@ 0x28
 800c346:	bdb0      	pop	{r4, r5, r7, pc}
 800c348:	200022f4 	.word	0x200022f4
 800c34c:	20002318 	.word	0x20002318
 800c350:	20002319 	.word	0x20002319
 800c354:	20002320 	.word	0x20002320
 800c358:	2000230c 	.word	0x2000230c
 800c35c:	20002310 	.word	0x20002310
 800c360:	20002314 	.word	0x20002314
 800c364:	200022f8 	.word	0x200022f8
 800c368:	20000014 	.word	0x20000014
 800c36c:	200022fc 	.word	0x200022fc
 800c370:	20002300 	.word	0x20002300
 800c374:	457ff000 	.word	0x457ff000
 800c378:	3ea3b360 	.word	0x3ea3b360
 800c37c:	40a00000 	.word	0x40a00000
 800c380:	20002304 	.word	0x20002304
 800c384:	48a12200 	.word	0x48a12200
 800c388:	3183f0ff 	.word	0x3183f0ff
 800c38c:	47c35000 	.word	0x47c35000
 800c390:	20002308 	.word	0x20002308
 800c394:	2000231c 	.word	0x2000231c

0800c398 <ANALOG_GetUpdateId>:

uint32_t ANALOG_GetUpdateId(void)
{
 800c398:	b580      	push	{r7, lr}
 800c39a:	af00      	add	r7, sp, #0
    return s_update_id;
 800c39c:	4b02      	ldr	r3, [pc, #8]	@ (800c3a8 <ANALOG_GetUpdateId+0x10>)
 800c39e:	681b      	ldr	r3, [r3, #0]
}
 800c3a0:	0018      	movs	r0, r3
 800c3a2:	46bd      	mov	sp, r7
 800c3a4:	bd80      	pop	{r7, pc}
 800c3a6:	46c0      	nop			@ (mov r8, r8)
 800c3a8:	2000231c 	.word	0x2000231c

0800c3ac <ANALOG_GetLight>:

float ANALOG_GetLight(void)
{
 800c3ac:	b580      	push	{r7, lr}
 800c3ae:	af00      	add	r7, sp, #0
    return s_light_lux;
 800c3b0:	4b02      	ldr	r3, [pc, #8]	@ (800c3bc <ANALOG_GetLight+0x10>)
 800c3b2:	681b      	ldr	r3, [r3, #0]
}
 800c3b4:	1c18      	adds	r0, r3, #0
 800c3b6:	46bd      	mov	sp, r7
 800c3b8:	bd80      	pop	{r7, pc}
 800c3ba:	46c0      	nop			@ (mov r8, r8)
 800c3bc:	20002308 	.word	0x20002308

0800c3c0 <ANALOG_GetBat>:

float ANALOG_GetBat(void)
{
 800c3c0:	b580      	push	{r7, lr}
 800c3c2:	af00      	add	r7, sp, #0
    return s_bat_v;
 800c3c4:	4b02      	ldr	r3, [pc, #8]	@ (800c3d0 <ANALOG_GetBat+0x10>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
}
 800c3c8:	1c18      	adds	r0, r3, #0
 800c3ca:	46bd      	mov	sp, r7
 800c3cc:	bd80      	pop	{r7, pc}
 800c3ce:	46c0      	nop			@ (mov r8, r8)
 800c3d0:	20002304 	.word	0x20002304

0800c3d4 <BME280_Init>:
static uint32_t BME280_CompensateP(int32_t adc_P);
static uint32_t BME280_CompensateH(int32_t adc_H);
static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data);

HAL_StatusTypeDef BME280_Init(I2C_HandleTypeDef *hi2c)
{
 800c3d4:	b580      	push	{r7, lr}
 800c3d6:	b084      	sub	sp, #16
 800c3d8:	af00      	add	r7, sp, #0
 800c3da:	6078      	str	r0, [r7, #4]
    if (hi2c == NULL) {
 800c3dc:	687b      	ldr	r3, [r7, #4]
 800c3de:	2b00      	cmp	r3, #0
 800c3e0:	d101      	bne.n	800c3e6 <BME280_Init+0x12>
        return HAL_ERROR;
 800c3e2:	2301      	movs	r3, #1
 800c3e4:	e04d      	b.n	800c482 <BME280_Init+0xae>
    }
    
    bme280_i2c = hi2c;
 800c3e6:	4b29      	ldr	r3, [pc, #164]	@ (800c48c <BME280_Init+0xb8>)
 800c3e8:	687a      	ldr	r2, [r7, #4]
 800c3ea:	601a      	str	r2, [r3, #0]
    init_time = HAL_GetTick();
 800c3ec:	f002 f9c4 	bl	800e778 <HAL_GetTick>
 800c3f0:	0002      	movs	r2, r0
 800c3f2:	4b27      	ldr	r3, [pc, #156]	@ (800c490 <BME280_Init+0xbc>)
 800c3f4:	601a      	str	r2, [r3, #0]
    
    uint8_t chip_id = 0;
 800c3f6:	210d      	movs	r1, #13
 800c3f8:	187b      	adds	r3, r7, r1
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	701a      	strb	r2, [r3, #0]
    if (BME280_ReadReg(BME280_REG_ID, &chip_id) != HAL_OK) {
 800c3fe:	187b      	adds	r3, r7, r1
 800c400:	0019      	movs	r1, r3
 800c402:	20d0      	movs	r0, #208	@ 0xd0
 800c404:	f000 f93e 	bl	800c684 <BME280_ReadReg>
 800c408:	1e03      	subs	r3, r0, #0
 800c40a:	d004      	beq.n	800c416 <BME280_Init+0x42>
        bme280_i2c = NULL;
 800c40c:	4b1f      	ldr	r3, [pc, #124]	@ (800c48c <BME280_Init+0xb8>)
 800c40e:	2200      	movs	r2, #0
 800c410:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c412:	2301      	movs	r3, #1
 800c414:	e035      	b.n	800c482 <BME280_Init+0xae>
    }
    
    if (chip_id != BME280_CHIP_ID) {
 800c416:	230d      	movs	r3, #13
 800c418:	18fb      	adds	r3, r7, r3
 800c41a:	781b      	ldrb	r3, [r3, #0]
 800c41c:	2b60      	cmp	r3, #96	@ 0x60
 800c41e:	d004      	beq.n	800c42a <BME280_Init+0x56>
        bme280_i2c = NULL;
 800c420:	4b1a      	ldr	r3, [pc, #104]	@ (800c48c <BME280_Init+0xb8>)
 800c422:	2200      	movs	r2, #0
 800c424:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c426:	2301      	movs	r3, #1
 800c428:	e02b      	b.n	800c482 <BME280_Init+0xae>
    }
    
    BME280_WriteReg(BME280_REG_RESET, BME280_SOFT_RESET);
 800c42a:	21b6      	movs	r1, #182	@ 0xb6
 800c42c:	20e0      	movs	r0, #224	@ 0xe0
 800c42e:	f000 f8f3 	bl	800c618 <BME280_WriteReg>
    HAL_Delay(10);
 800c432:	200a      	movs	r0, #10
 800c434:	f002 f9aa 	bl	800e78c <HAL_Delay>
    
    if (BME280_ReadCalibrationData() != HAL_OK) {
 800c438:	f000 fa1a 	bl	800c870 <BME280_ReadCalibrationData>
 800c43c:	1e03      	subs	r3, r0, #0
 800c43e:	d004      	beq.n	800c44a <BME280_Init+0x76>
        bme280_i2c = NULL;
 800c440:	4b12      	ldr	r3, [pc, #72]	@ (800c48c <BME280_Init+0xb8>)
 800c442:	2200      	movs	r2, #0
 800c444:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800c446:	2301      	movs	r3, #1
 800c448:	e01b      	b.n	800c482 <BME280_Init+0xae>
    }
    
    // Max accuracy: oversampling x16, filter x16
    BME280_WriteReg(BME280_REG_CTRL_HUM, BME280_OVERSAMPLING_16X);
 800c44a:	2105      	movs	r1, #5
 800c44c:	20f2      	movs	r0, #242	@ 0xf2
 800c44e:	f000 f8e3 	bl	800c618 <BME280_WriteReg>
    
    uint8_t config = (BME280_STANDBY_0_5_MS << 5) | (BME280_FILTER_16 << 2);
 800c452:	210f      	movs	r1, #15
 800c454:	187b      	adds	r3, r7, r1
 800c456:	2210      	movs	r2, #16
 800c458:	701a      	strb	r2, [r3, #0]
    BME280_WriteReg(BME280_REG_CONFIG, config);
 800c45a:	187b      	adds	r3, r7, r1
 800c45c:	781b      	ldrb	r3, [r3, #0]
 800c45e:	0019      	movs	r1, r3
 800c460:	20f5      	movs	r0, #245	@ 0xf5
 800c462:	f000 f8d9 	bl	800c618 <BME280_WriteReg>
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800c466:	210e      	movs	r1, #14
 800c468:	187b      	adds	r3, r7, r1
 800c46a:	22b7      	movs	r2, #183	@ 0xb7
 800c46c:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_NORMAL_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800c46e:	187b      	adds	r3, r7, r1
 800c470:	781b      	ldrb	r3, [r3, #0]
 800c472:	0019      	movs	r1, r3
 800c474:	20f4      	movs	r0, #244	@ 0xf4
 800c476:	f000 f8cf 	bl	800c618 <BME280_WriteReg>
    
    HAL_Delay(100);
 800c47a:	2064      	movs	r0, #100	@ 0x64
 800c47c:	f002 f986 	bl	800e78c <HAL_Delay>
    
    return HAL_OK;
 800c480:	2300      	movs	r3, #0
}
 800c482:	0018      	movs	r0, r3
 800c484:	46bd      	mov	sp, r7
 800c486:	b004      	add	sp, #16
 800c488:	bd80      	pop	{r7, pc}
 800c48a:	46c0      	nop			@ (mov r8, r8)
 800c48c:	20002324 	.word	0x20002324
 800c490:	20002350 	.word	0x20002350

0800c494 <BME280_Deinit>:

HAL_StatusTypeDef BME280_Deinit(void)
{
 800c494:	b580      	push	{r7, lr}
 800c496:	b082      	sub	sp, #8
 800c498:	af00      	add	r7, sp, #0
    if (bme280_i2c == NULL) {
 800c49a:	4b0b      	ldr	r3, [pc, #44]	@ (800c4c8 <BME280_Deinit+0x34>)
 800c49c:	681b      	ldr	r3, [r3, #0]
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d101      	bne.n	800c4a6 <BME280_Deinit+0x12>
        return HAL_ERROR;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e00c      	b.n	800c4c0 <BME280_Deinit+0x2c>
    }
    
    uint8_t ctrl_meas = (BME280_OVERSAMPLING_16X << 5) | 
 800c4a6:	1dfb      	adds	r3, r7, #7
 800c4a8:	22b4      	movs	r2, #180	@ 0xb4
 800c4aa:	701a      	strb	r2, [r3, #0]
                        (BME280_OVERSAMPLING_16X << 2) | 
                        BME280_SLEEP_MODE;
    BME280_WriteReg(BME280_REG_CTRL_MEAS, ctrl_meas);
 800c4ac:	1dfb      	adds	r3, r7, #7
 800c4ae:	781b      	ldrb	r3, [r3, #0]
 800c4b0:	0019      	movs	r1, r3
 800c4b2:	20f4      	movs	r0, #244	@ 0xf4
 800c4b4:	f000 f8b0 	bl	800c618 <BME280_WriteReg>
    
    bme280_i2c = NULL;
 800c4b8:	4b03      	ldr	r3, [pc, #12]	@ (800c4c8 <BME280_Deinit+0x34>)
 800c4ba:	2200      	movs	r2, #0
 800c4bc:	601a      	str	r2, [r3, #0]
    return HAL_OK;
 800c4be:	2300      	movs	r3, #0
}
 800c4c0:	0018      	movs	r0, r3
 800c4c2:	46bd      	mov	sp, r7
 800c4c4:	b002      	add	sp, #8
 800c4c6:	bd80      	pop	{r7, pc}
 800c4c8:	20002324 	.word	0x20002324

0800c4cc <RH>:

HAL_StatusTypeDef RH(float *humidity)
{
 800c4cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c4ce:	b087      	sub	sp, #28
 800c4d0:	af00      	add	r7, sp, #0
 800c4d2:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c4d4:	4b12      	ldr	r3, [pc, #72]	@ (800c520 <RH+0x54>)
 800c4d6:	0018      	movs	r0, r3
 800c4d8:	f7ff ff7c 	bl	800c3d4 <BME280_Init>
 800c4dc:	1e03      	subs	r3, r0, #0
 800c4de:	d001      	beq.n	800c4e4 <RH+0x18>
        return HAL_ERROR;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e018      	b.n	800c516 <RH+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c4e4:	2064      	movs	r0, #100	@ 0x64
 800c4e6:	f002 f951 	bl	800e78c <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c4ea:	2517      	movs	r5, #23
 800c4ec:	197c      	adds	r4, r7, r5
 800c4ee:	2608      	movs	r6, #8
 800c4f0:	19bb      	adds	r3, r7, r6
 800c4f2:	0018      	movs	r0, r3
 800c4f4:	f000 f934 	bl	800c760 <BME280_ReadSensorData>
 800c4f8:	0003      	movs	r3, r0
 800c4fa:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c4fc:	f7ff ffca 	bl	800c494 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c500:	197b      	adds	r3, r7, r5
 800c502:	781b      	ldrb	r3, [r3, #0]
 800c504:	2b00      	cmp	r3, #0
 800c506:	d103      	bne.n	800c510 <RH+0x44>
        *humidity = data.humidity;
 800c508:	19bb      	adds	r3, r7, r6
 800c50a:	689a      	ldr	r2, [r3, #8]
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c510:	2317      	movs	r3, #23
 800c512:	18fb      	adds	r3, r7, r3
 800c514:	781b      	ldrb	r3, [r3, #0]
}
 800c516:	0018      	movs	r0, r3
 800c518:	46bd      	mov	sp, r7
 800c51a:	b007      	add	sp, #28
 800c51c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c51e:	46c0      	nop			@ (mov r8, r8)
 800c520:	20000358 	.word	0x20000358

0800c524 <T>:

HAL_StatusTypeDef T(float *temperature)
{
 800c524:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c526:	b087      	sub	sp, #28
 800c528:	af00      	add	r7, sp, #0
 800c52a:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c52c:	4b12      	ldr	r3, [pc, #72]	@ (800c578 <T+0x54>)
 800c52e:	0018      	movs	r0, r3
 800c530:	f7ff ff50 	bl	800c3d4 <BME280_Init>
 800c534:	1e03      	subs	r3, r0, #0
 800c536:	d001      	beq.n	800c53c <T+0x18>
        return HAL_ERROR;
 800c538:	2301      	movs	r3, #1
 800c53a:	e018      	b.n	800c56e <T+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c53c:	2064      	movs	r0, #100	@ 0x64
 800c53e:	f002 f925 	bl	800e78c <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c542:	2517      	movs	r5, #23
 800c544:	197c      	adds	r4, r7, r5
 800c546:	2608      	movs	r6, #8
 800c548:	19bb      	adds	r3, r7, r6
 800c54a:	0018      	movs	r0, r3
 800c54c:	f000 f908 	bl	800c760 <BME280_ReadSensorData>
 800c550:	0003      	movs	r3, r0
 800c552:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c554:	f7ff ff9e 	bl	800c494 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c558:	197b      	adds	r3, r7, r5
 800c55a:	781b      	ldrb	r3, [r3, #0]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d103      	bne.n	800c568 <T+0x44>
        *temperature = data.temperature;
 800c560:	19bb      	adds	r3, r7, r6
 800c562:	681a      	ldr	r2, [r3, #0]
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c568:	2317      	movs	r3, #23
 800c56a:	18fb      	adds	r3, r7, r3
 800c56c:	781b      	ldrb	r3, [r3, #0]
}
 800c56e:	0018      	movs	r0, r3
 800c570:	46bd      	mov	sp, r7
 800c572:	b007      	add	sp, #28
 800c574:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c576:	46c0      	nop			@ (mov r8, r8)
 800c578:	20000358 	.word	0x20000358

0800c57c <P>:

HAL_StatusTypeDef P(float *pressure)
{
 800c57c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c57e:	b087      	sub	sp, #28
 800c580:	af00      	add	r7, sp, #0
 800c582:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c584:	4b12      	ldr	r3, [pc, #72]	@ (800c5d0 <P+0x54>)
 800c586:	0018      	movs	r0, r3
 800c588:	f7ff ff24 	bl	800c3d4 <BME280_Init>
 800c58c:	1e03      	subs	r3, r0, #0
 800c58e:	d001      	beq.n	800c594 <P+0x18>
        return HAL_ERROR;
 800c590:	2301      	movs	r3, #1
 800c592:	e018      	b.n	800c5c6 <P+0x4a>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c594:	2064      	movs	r0, #100	@ 0x64
 800c596:	f002 f8f9 	bl	800e78c <HAL_Delay>
    
    BME280_Data_t data;
    HAL_StatusTypeDef status = BME280_ReadSensorData(&data);
 800c59a:	2517      	movs	r5, #23
 800c59c:	197c      	adds	r4, r7, r5
 800c59e:	2608      	movs	r6, #8
 800c5a0:	19bb      	adds	r3, r7, r6
 800c5a2:	0018      	movs	r0, r3
 800c5a4:	f000 f8dc 	bl	800c760 <BME280_ReadSensorData>
 800c5a8:	0003      	movs	r3, r0
 800c5aa:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c5ac:	f7ff ff72 	bl	800c494 <BME280_Deinit>
    
    if (status == HAL_OK) {
 800c5b0:	197b      	adds	r3, r7, r5
 800c5b2:	781b      	ldrb	r3, [r3, #0]
 800c5b4:	2b00      	cmp	r3, #0
 800c5b6:	d103      	bne.n	800c5c0 <P+0x44>
        *pressure = data.pressure;
 800c5b8:	19bb      	adds	r3, r7, r6
 800c5ba:	685a      	ldr	r2, [r3, #4]
 800c5bc:	687b      	ldr	r3, [r7, #4]
 800c5be:	601a      	str	r2, [r3, #0]
    }
    return status;
 800c5c0:	2317      	movs	r3, #23
 800c5c2:	18fb      	adds	r3, r7, r3
 800c5c4:	781b      	ldrb	r3, [r3, #0]
}
 800c5c6:	0018      	movs	r0, r3
 800c5c8:	46bd      	mov	sp, r7
 800c5ca:	b007      	add	sp, #28
 800c5cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c5ce:	46c0      	nop			@ (mov r8, r8)
 800c5d0:	20000358 	.word	0x20000358

0800c5d4 <BME280>:

HAL_StatusTypeDef BME280(BME280_Data_t *data)
{
 800c5d4:	b5b0      	push	{r4, r5, r7, lr}
 800c5d6:	b084      	sub	sp, #16
 800c5d8:	af00      	add	r7, sp, #0
 800c5da:	6078      	str	r0, [r7, #4]
    if (BME280_Init(&hi2c1) != HAL_OK) {
 800c5dc:	4b0d      	ldr	r3, [pc, #52]	@ (800c614 <BME280+0x40>)
 800c5de:	0018      	movs	r0, r3
 800c5e0:	f7ff fef8 	bl	800c3d4 <BME280_Init>
 800c5e4:	1e03      	subs	r3, r0, #0
 800c5e6:	d001      	beq.n	800c5ec <BME280+0x18>
        return HAL_ERROR;
 800c5e8:	2301      	movs	r3, #1
 800c5ea:	e00e      	b.n	800c60a <BME280+0x36>
    }
    HAL_Delay(100); // Stabilizcia senzora
 800c5ec:	2064      	movs	r0, #100	@ 0x64
 800c5ee:	f002 f8cd 	bl	800e78c <HAL_Delay>
    
    HAL_StatusTypeDef status = BME280_ReadSensorData(data);
 800c5f2:	250f      	movs	r5, #15
 800c5f4:	197c      	adds	r4, r7, r5
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	0018      	movs	r0, r3
 800c5fa:	f000 f8b1 	bl	800c760 <BME280_ReadSensorData>
 800c5fe:	0003      	movs	r3, r0
 800c600:	7023      	strb	r3, [r4, #0]
    BME280_Deinit();
 800c602:	f7ff ff47 	bl	800c494 <BME280_Deinit>
    
    return status;
 800c606:	197b      	adds	r3, r7, r5
 800c608:	781b      	ldrb	r3, [r3, #0]
}
 800c60a:	0018      	movs	r0, r3
 800c60c:	46bd      	mov	sp, r7
 800c60e:	b004      	add	sp, #16
 800c610:	bdb0      	pop	{r4, r5, r7, pc}
 800c612:	46c0      	nop			@ (mov r8, r8)
 800c614:	20000358 	.word	0x20000358

0800c618 <BME280_WriteReg>:

static HAL_StatusTypeDef BME280_WriteReg(uint8_t reg, uint8_t value)
{
 800c618:	b580      	push	{r7, lr}
 800c61a:	b086      	sub	sp, #24
 800c61c:	af04      	add	r7, sp, #16
 800c61e:	0002      	movs	r2, r0
 800c620:	1dfb      	adds	r3, r7, #7
 800c622:	701a      	strb	r2, [r3, #0]
 800c624:	1dbb      	adds	r3, r7, #6
 800c626:	1c0a      	adds	r2, r1, #0
 800c628:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c62a:	f002 f8a5 	bl	800e778 <HAL_GetTick>
 800c62e:	0002      	movs	r2, r0
 800c630:	4b10      	ldr	r3, [pc, #64]	@ (800c674 <BME280_WriteReg+0x5c>)
 800c632:	681b      	ldr	r3, [r3, #0]
 800c634:	1ad3      	subs	r3, r2, r3
 800c636:	4a10      	ldr	r2, [pc, #64]	@ (800c678 <BME280_WriteReg+0x60>)
 800c638:	4293      	cmp	r3, r2
 800c63a:	d904      	bls.n	800c646 <BME280_WriteReg+0x2e>
        bme280_i2c = NULL;
 800c63c:	4b0f      	ldr	r3, [pc, #60]	@ (800c67c <BME280_WriteReg+0x64>)
 800c63e:	2200      	movs	r2, #0
 800c640:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c642:	2303      	movs	r3, #3
 800c644:	e012      	b.n	800c66c <BME280_WriteReg+0x54>
    }
    return HAL_I2C_Mem_Write(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, BME280_I2C_TIMEOUT_MS);
 800c646:	4b0d      	ldr	r3, [pc, #52]	@ (800c67c <BME280_WriteReg+0x64>)
 800c648:	6818      	ldr	r0, [r3, #0]
 800c64a:	4b0d      	ldr	r3, [pc, #52]	@ (800c680 <BME280_WriteReg+0x68>)
 800c64c:	781b      	ldrb	r3, [r3, #0]
 800c64e:	0019      	movs	r1, r3
 800c650:	1dfb      	adds	r3, r7, #7
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	b29a      	uxth	r2, r3
 800c656:	23fa      	movs	r3, #250	@ 0xfa
 800c658:	005b      	lsls	r3, r3, #1
 800c65a:	9302      	str	r3, [sp, #8]
 800c65c:	2301      	movs	r3, #1
 800c65e:	9301      	str	r3, [sp, #4]
 800c660:	1dbb      	adds	r3, r7, #6
 800c662:	9300      	str	r3, [sp, #0]
 800c664:	2301      	movs	r3, #1
 800c666:	f004 fda9 	bl	80111bc <HAL_I2C_Mem_Write>
 800c66a:	0003      	movs	r3, r0
}
 800c66c:	0018      	movs	r0, r3
 800c66e:	46bd      	mov	sp, r7
 800c670:	b002      	add	sp, #8
 800c672:	bd80      	pop	{r7, pc}
 800c674:	20002350 	.word	0x20002350
 800c678:	00001388 	.word	0x00001388
 800c67c:	20002324 	.word	0x20002324
 800c680:	20000018 	.word	0x20000018

0800c684 <BME280_ReadReg>:

static HAL_StatusTypeDef BME280_ReadReg(uint8_t reg, uint8_t *value)
{
 800c684:	b580      	push	{r7, lr}
 800c686:	b086      	sub	sp, #24
 800c688:	af04      	add	r7, sp, #16
 800c68a:	0002      	movs	r2, r0
 800c68c:	6039      	str	r1, [r7, #0]
 800c68e:	1dfb      	adds	r3, r7, #7
 800c690:	701a      	strb	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c692:	f002 f871 	bl	800e778 <HAL_GetTick>
 800c696:	0002      	movs	r2, r0
 800c698:	4b10      	ldr	r3, [pc, #64]	@ (800c6dc <BME280_ReadReg+0x58>)
 800c69a:	681b      	ldr	r3, [r3, #0]
 800c69c:	1ad3      	subs	r3, r2, r3
 800c69e:	4a10      	ldr	r2, [pc, #64]	@ (800c6e0 <BME280_ReadReg+0x5c>)
 800c6a0:	4293      	cmp	r3, r2
 800c6a2:	d904      	bls.n	800c6ae <BME280_ReadReg+0x2a>
        bme280_i2c = NULL;
 800c6a4:	4b0f      	ldr	r3, [pc, #60]	@ (800c6e4 <BME280_ReadReg+0x60>)
 800c6a6:	2200      	movs	r2, #0
 800c6a8:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c6aa:	2303      	movs	r3, #3
 800c6ac:	e012      	b.n	800c6d4 <BME280_ReadReg+0x50>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, value, 1, BME280_I2C_TIMEOUT_MS);
 800c6ae:	4b0d      	ldr	r3, [pc, #52]	@ (800c6e4 <BME280_ReadReg+0x60>)
 800c6b0:	6818      	ldr	r0, [r3, #0]
 800c6b2:	4b0d      	ldr	r3, [pc, #52]	@ (800c6e8 <BME280_ReadReg+0x64>)
 800c6b4:	781b      	ldrb	r3, [r3, #0]
 800c6b6:	0019      	movs	r1, r3
 800c6b8:	1dfb      	adds	r3, r7, #7
 800c6ba:	781b      	ldrb	r3, [r3, #0]
 800c6bc:	b29a      	uxth	r2, r3
 800c6be:	23fa      	movs	r3, #250	@ 0xfa
 800c6c0:	005b      	lsls	r3, r3, #1
 800c6c2:	9302      	str	r3, [sp, #8]
 800c6c4:	2301      	movs	r3, #1
 800c6c6:	9301      	str	r3, [sp, #4]
 800c6c8:	683b      	ldr	r3, [r7, #0]
 800c6ca:	9300      	str	r3, [sp, #0]
 800c6cc:	2301      	movs	r3, #1
 800c6ce:	f004 fea3 	bl	8011418 <HAL_I2C_Mem_Read>
 800c6d2:	0003      	movs	r3, r0
}
 800c6d4:	0018      	movs	r0, r3
 800c6d6:	46bd      	mov	sp, r7
 800c6d8:	b002      	add	sp, #8
 800c6da:	bd80      	pop	{r7, pc}
 800c6dc:	20002350 	.word	0x20002350
 800c6e0:	00001388 	.word	0x00001388
 800c6e4:	20002324 	.word	0x20002324
 800c6e8:	20000018 	.word	0x20000018

0800c6ec <BME280_ReadRegs>:

static HAL_StatusTypeDef BME280_ReadRegs(uint8_t reg, uint8_t *buffer, uint16_t len)
{
 800c6ec:	b580      	push	{r7, lr}
 800c6ee:	b086      	sub	sp, #24
 800c6f0:	af04      	add	r7, sp, #16
 800c6f2:	6039      	str	r1, [r7, #0]
 800c6f4:	0011      	movs	r1, r2
 800c6f6:	1dfb      	adds	r3, r7, #7
 800c6f8:	1c02      	adds	r2, r0, #0
 800c6fa:	701a      	strb	r2, [r3, #0]
 800c6fc:	1d3b      	adds	r3, r7, #4
 800c6fe:	1c0a      	adds	r2, r1, #0
 800c700:	801a      	strh	r2, [r3, #0]
    if ((HAL_GetTick() - init_time) > BME280_TIMEOUT_MS) {
 800c702:	f002 f839 	bl	800e778 <HAL_GetTick>
 800c706:	0002      	movs	r2, r0
 800c708:	4b11      	ldr	r3, [pc, #68]	@ (800c750 <BME280_ReadRegs+0x64>)
 800c70a:	681b      	ldr	r3, [r3, #0]
 800c70c:	1ad3      	subs	r3, r2, r3
 800c70e:	4a11      	ldr	r2, [pc, #68]	@ (800c754 <BME280_ReadRegs+0x68>)
 800c710:	4293      	cmp	r3, r2
 800c712:	d904      	bls.n	800c71e <BME280_ReadRegs+0x32>
        bme280_i2c = NULL;
 800c714:	4b10      	ldr	r3, [pc, #64]	@ (800c758 <BME280_ReadRegs+0x6c>)
 800c716:	2200      	movs	r2, #0
 800c718:	601a      	str	r2, [r3, #0]
        return HAL_TIMEOUT;
 800c71a:	2303      	movs	r3, #3
 800c71c:	e013      	b.n	800c746 <BME280_ReadRegs+0x5a>
    }
    return HAL_I2C_Mem_Read(bme280_i2c, bme280_addr, reg, I2C_MEMADD_SIZE_8BIT, buffer, len, BME280_I2C_TIMEOUT_MS);
 800c71e:	4b0e      	ldr	r3, [pc, #56]	@ (800c758 <BME280_ReadRegs+0x6c>)
 800c720:	6818      	ldr	r0, [r3, #0]
 800c722:	4b0e      	ldr	r3, [pc, #56]	@ (800c75c <BME280_ReadRegs+0x70>)
 800c724:	781b      	ldrb	r3, [r3, #0]
 800c726:	0019      	movs	r1, r3
 800c728:	1dfb      	adds	r3, r7, #7
 800c72a:	781b      	ldrb	r3, [r3, #0]
 800c72c:	b29a      	uxth	r2, r3
 800c72e:	23fa      	movs	r3, #250	@ 0xfa
 800c730:	005b      	lsls	r3, r3, #1
 800c732:	9302      	str	r3, [sp, #8]
 800c734:	1d3b      	adds	r3, r7, #4
 800c736:	881b      	ldrh	r3, [r3, #0]
 800c738:	9301      	str	r3, [sp, #4]
 800c73a:	683b      	ldr	r3, [r7, #0]
 800c73c:	9300      	str	r3, [sp, #0]
 800c73e:	2301      	movs	r3, #1
 800c740:	f004 fe6a 	bl	8011418 <HAL_I2C_Mem_Read>
 800c744:	0003      	movs	r3, r0
}
 800c746:	0018      	movs	r0, r3
 800c748:	46bd      	mov	sp, r7
 800c74a:	b002      	add	sp, #8
 800c74c:	bd80      	pop	{r7, pc}
 800c74e:	46c0      	nop			@ (mov r8, r8)
 800c750:	20002350 	.word	0x20002350
 800c754:	00001388 	.word	0x00001388
 800c758:	20002324 	.word	0x20002324
 800c75c:	20000018 	.word	0x20000018

0800c760 <BME280_ReadSensorData>:

static HAL_StatusTypeDef BME280_ReadSensorData(BME280_Data_t *data)
{
 800c760:	b580      	push	{r7, lr}
 800c762:	b08a      	sub	sp, #40	@ 0x28
 800c764:	af00      	add	r7, sp, #0
 800c766:	6078      	str	r0, [r7, #4]
    if (bme280_i2c == NULL || data == NULL) {
 800c768:	4b3e      	ldr	r3, [pc, #248]	@ (800c864 <BME280_ReadSensorData+0x104>)
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	2b00      	cmp	r3, #0
 800c76e:	d002      	beq.n	800c776 <BME280_ReadSensorData+0x16>
 800c770:	687b      	ldr	r3, [r7, #4]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d101      	bne.n	800c77a <BME280_ReadSensorData+0x1a>
        return HAL_ERROR;
 800c776:	2301      	movs	r3, #1
 800c778:	e06f      	b.n	800c85a <BME280_ReadSensorData+0xfa>
    }
    
    uint8_t sensor_data[8];
    if (BME280_ReadRegs(BME280_REG_PRESS_MSB, sensor_data, 8) != HAL_OK) {
 800c77a:	2308      	movs	r3, #8
 800c77c:	18fb      	adds	r3, r7, r3
 800c77e:	2208      	movs	r2, #8
 800c780:	0019      	movs	r1, r3
 800c782:	20f7      	movs	r0, #247	@ 0xf7
 800c784:	f7ff ffb2 	bl	800c6ec <BME280_ReadRegs>
 800c788:	1e03      	subs	r3, r0, #0
 800c78a:	d001      	beq.n	800c790 <BME280_ReadSensorData+0x30>
        return HAL_ERROR;
 800c78c:	2301      	movs	r3, #1
 800c78e:	e064      	b.n	800c85a <BME280_ReadSensorData+0xfa>
    }
    
    int32_t adc_P = (sensor_data[0] << 12) | (sensor_data[1] << 4) | (sensor_data[2] >> 4);
 800c790:	2108      	movs	r1, #8
 800c792:	187b      	adds	r3, r7, r1
 800c794:	781b      	ldrb	r3, [r3, #0]
 800c796:	031a      	lsls	r2, r3, #12
 800c798:	187b      	adds	r3, r7, r1
 800c79a:	785b      	ldrb	r3, [r3, #1]
 800c79c:	011b      	lsls	r3, r3, #4
 800c79e:	4313      	orrs	r3, r2
 800c7a0:	187a      	adds	r2, r7, r1
 800c7a2:	7892      	ldrb	r2, [r2, #2]
 800c7a4:	0912      	lsrs	r2, r2, #4
 800c7a6:	b2d2      	uxtb	r2, r2
 800c7a8:	4313      	orrs	r3, r2
 800c7aa:	627b      	str	r3, [r7, #36]	@ 0x24
    int32_t adc_T = (sensor_data[3] << 12) | (sensor_data[4] << 4) | (sensor_data[5] >> 4);
 800c7ac:	187b      	adds	r3, r7, r1
 800c7ae:	78db      	ldrb	r3, [r3, #3]
 800c7b0:	031a      	lsls	r2, r3, #12
 800c7b2:	187b      	adds	r3, r7, r1
 800c7b4:	791b      	ldrb	r3, [r3, #4]
 800c7b6:	011b      	lsls	r3, r3, #4
 800c7b8:	4313      	orrs	r3, r2
 800c7ba:	187a      	adds	r2, r7, r1
 800c7bc:	7952      	ldrb	r2, [r2, #5]
 800c7be:	0912      	lsrs	r2, r2, #4
 800c7c0:	b2d2      	uxtb	r2, r2
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	623b      	str	r3, [r7, #32]
    int32_t adc_H = (sensor_data[6] << 8) | sensor_data[7];
 800c7c6:	187b      	adds	r3, r7, r1
 800c7c8:	799b      	ldrb	r3, [r3, #6]
 800c7ca:	021b      	lsls	r3, r3, #8
 800c7cc:	187a      	adds	r2, r7, r1
 800c7ce:	79d2      	ldrb	r2, [r2, #7]
 800c7d0:	4313      	orrs	r3, r2
 800c7d2:	61fb      	str	r3, [r7, #28]
    
    int32_t temp = BME280_CompensateT(adc_T);
 800c7d4:	6a3b      	ldr	r3, [r7, #32]
 800c7d6:	0018      	movs	r0, r3
 800c7d8:	f000 f934 	bl	800ca44 <BME280_CompensateT>
 800c7dc:	0003      	movs	r3, r0
 800c7de:	61bb      	str	r3, [r7, #24]
    data->temperature = temp / 100.0f;
 800c7e0:	69b8      	ldr	r0, [r7, #24]
 800c7e2:	f7f5 f88d 	bl	8001900 <__aeabi_i2f>
 800c7e6:	1c03      	adds	r3, r0, #0
 800c7e8:	491f      	ldr	r1, [pc, #124]	@ (800c868 <BME280_ReadSensorData+0x108>)
 800c7ea:	1c18      	adds	r0, r3, #0
 800c7ec:	f7f4 fac6 	bl	8000d7c <__aeabi_fdiv>
 800c7f0:	1c03      	adds	r3, r0, #0
 800c7f2:	1c1a      	adds	r2, r3, #0
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	601a      	str	r2, [r3, #0]
    
    uint32_t press = BME280_CompensateP(adc_P);
 800c7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fa:	0018      	movs	r0, r3
 800c7fc:	f000 f95a 	bl	800cab4 <BME280_CompensateP>
 800c800:	0003      	movs	r3, r0
 800c802:	617b      	str	r3, [r7, #20]
    data->pressure = press / 256.0f / 100.0f;
 800c804:	6978      	ldr	r0, [r7, #20]
 800c806:	f7f5 f8cb 	bl	80019a0 <__aeabi_ui2f>
 800c80a:	1c03      	adds	r3, r0, #0
 800c80c:	2187      	movs	r1, #135	@ 0x87
 800c80e:	05c9      	lsls	r1, r1, #23
 800c810:	1c18      	adds	r0, r3, #0
 800c812:	f7f4 fab3 	bl	8000d7c <__aeabi_fdiv>
 800c816:	1c03      	adds	r3, r0, #0
 800c818:	4913      	ldr	r1, [pc, #76]	@ (800c868 <BME280_ReadSensorData+0x108>)
 800c81a:	1c18      	adds	r0, r3, #0
 800c81c:	f7f4 faae 	bl	8000d7c <__aeabi_fdiv>
 800c820:	1c03      	adds	r3, r0, #0
 800c822:	1c1a      	adds	r2, r3, #0
 800c824:	687b      	ldr	r3, [r7, #4]
 800c826:	605a      	str	r2, [r3, #4]
    
    uint32_t hum = BME280_CompensateH(adc_H);
 800c828:	69fb      	ldr	r3, [r7, #28]
 800c82a:	0018      	movs	r0, r3
 800c82c:	f000 fade 	bl	800cdec <BME280_CompensateH>
 800c830:	0003      	movs	r3, r0
 800c832:	613b      	str	r3, [r7, #16]
    data->humidity = hum / 1024.0f;
 800c834:	6938      	ldr	r0, [r7, #16]
 800c836:	f7f5 f8b3 	bl	80019a0 <__aeabi_ui2f>
 800c83a:	1c03      	adds	r3, r0, #0
 800c83c:	2189      	movs	r1, #137	@ 0x89
 800c83e:	05c9      	lsls	r1, r1, #23
 800c840:	1c18      	adds	r0, r3, #0
 800c842:	f7f4 fa9b 	bl	8000d7c <__aeabi_fdiv>
 800c846:	1c03      	adds	r3, r0, #0
 800c848:	1c1a      	adds	r2, r3, #0
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	609a      	str	r2, [r3, #8]
    
    init_time = HAL_GetTick();  // Reset timeout on successful read
 800c84e:	f001 ff93 	bl	800e778 <HAL_GetTick>
 800c852:	0002      	movs	r2, r0
 800c854:	4b05      	ldr	r3, [pc, #20]	@ (800c86c <BME280_ReadSensorData+0x10c>)
 800c856:	601a      	str	r2, [r3, #0]
    
    return HAL_OK;
 800c858:	2300      	movs	r3, #0
}
 800c85a:	0018      	movs	r0, r3
 800c85c:	46bd      	mov	sp, r7
 800c85e:	b00a      	add	sp, #40	@ 0x28
 800c860:	bd80      	pop	{r7, pc}
 800c862:	46c0      	nop			@ (mov r8, r8)
 800c864:	20002324 	.word	0x20002324
 800c868:	42c80000 	.word	0x42c80000
 800c86c:	20002350 	.word	0x20002350

0800c870 <BME280_ReadCalibrationData>:

static HAL_StatusTypeDef BME280_ReadCalibrationData(void)
{
 800c870:	b580      	push	{r7, lr}
 800c872:	b08a      	sub	sp, #40	@ 0x28
 800c874:	af00      	add	r7, sp, #0
    uint8_t calib[26];
    uint8_t calib_h[7];
    
    if (BME280_ReadRegs(BME280_REG_CALIB00, calib, 26) != HAL_OK) {
 800c876:	230c      	movs	r3, #12
 800c878:	18fb      	adds	r3, r7, r3
 800c87a:	221a      	movs	r2, #26
 800c87c:	0019      	movs	r1, r3
 800c87e:	2088      	movs	r0, #136	@ 0x88
 800c880:	f7ff ff34 	bl	800c6ec <BME280_ReadRegs>
 800c884:	1e03      	subs	r3, r0, #0
 800c886:	d001      	beq.n	800c88c <BME280_ReadCalibrationData+0x1c>
        return HAL_ERROR;
 800c888:	2301      	movs	r3, #1
 800c88a:	e0d4      	b.n	800ca36 <BME280_ReadCalibrationData+0x1c6>
    }
    
    if (BME280_ReadRegs(BME280_REG_CALIB26, calib_h, 7) != HAL_OK) {
 800c88c:	1d3b      	adds	r3, r7, #4
 800c88e:	2207      	movs	r2, #7
 800c890:	0019      	movs	r1, r3
 800c892:	20e1      	movs	r0, #225	@ 0xe1
 800c894:	f7ff ff2a 	bl	800c6ec <BME280_ReadRegs>
 800c898:	1e03      	subs	r3, r0, #0
 800c89a:	d001      	beq.n	800c8a0 <BME280_ReadCalibrationData+0x30>
        return HAL_ERROR;
 800c89c:	2301      	movs	r3, #1
 800c89e:	e0ca      	b.n	800ca36 <BME280_ReadCalibrationData+0x1c6>
    }
    
    calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 800c8a0:	210c      	movs	r1, #12
 800c8a2:	187b      	adds	r3, r7, r1
 800c8a4:	785b      	ldrb	r3, [r3, #1]
 800c8a6:	b21b      	sxth	r3, r3
 800c8a8:	021b      	lsls	r3, r3, #8
 800c8aa:	b21a      	sxth	r2, r3
 800c8ac:	187b      	adds	r3, r7, r1
 800c8ae:	781b      	ldrb	r3, [r3, #0]
 800c8b0:	b21b      	sxth	r3, r3
 800c8b2:	4313      	orrs	r3, r2
 800c8b4:	b21b      	sxth	r3, r3
 800c8b6:	b29a      	uxth	r2, r3
 800c8b8:	4b61      	ldr	r3, [pc, #388]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c8ba:	801a      	strh	r2, [r3, #0]
    calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 800c8bc:	187b      	adds	r3, r7, r1
 800c8be:	78db      	ldrb	r3, [r3, #3]
 800c8c0:	b21b      	sxth	r3, r3
 800c8c2:	021b      	lsls	r3, r3, #8
 800c8c4:	b21a      	sxth	r2, r3
 800c8c6:	187b      	adds	r3, r7, r1
 800c8c8:	789b      	ldrb	r3, [r3, #2]
 800c8ca:	b21b      	sxth	r3, r3
 800c8cc:	4313      	orrs	r3, r2
 800c8ce:	b21a      	sxth	r2, r3
 800c8d0:	4b5b      	ldr	r3, [pc, #364]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c8d2:	805a      	strh	r2, [r3, #2]
    calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 800c8d4:	187b      	adds	r3, r7, r1
 800c8d6:	795b      	ldrb	r3, [r3, #5]
 800c8d8:	b21b      	sxth	r3, r3
 800c8da:	021b      	lsls	r3, r3, #8
 800c8dc:	b21a      	sxth	r2, r3
 800c8de:	187b      	adds	r3, r7, r1
 800c8e0:	791b      	ldrb	r3, [r3, #4]
 800c8e2:	b21b      	sxth	r3, r3
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	b21a      	sxth	r2, r3
 800c8e8:	4b55      	ldr	r3, [pc, #340]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c8ea:	809a      	strh	r2, [r3, #4]
    
    calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 800c8ec:	187b      	adds	r3, r7, r1
 800c8ee:	79db      	ldrb	r3, [r3, #7]
 800c8f0:	b21b      	sxth	r3, r3
 800c8f2:	021b      	lsls	r3, r3, #8
 800c8f4:	b21a      	sxth	r2, r3
 800c8f6:	187b      	adds	r3, r7, r1
 800c8f8:	799b      	ldrb	r3, [r3, #6]
 800c8fa:	b21b      	sxth	r3, r3
 800c8fc:	4313      	orrs	r3, r2
 800c8fe:	b21b      	sxth	r3, r3
 800c900:	b29a      	uxth	r2, r3
 800c902:	4b4f      	ldr	r3, [pc, #316]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c904:	80da      	strh	r2, [r3, #6]
    calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 800c906:	187b      	adds	r3, r7, r1
 800c908:	7a5b      	ldrb	r3, [r3, #9]
 800c90a:	b21b      	sxth	r3, r3
 800c90c:	021b      	lsls	r3, r3, #8
 800c90e:	b21a      	sxth	r2, r3
 800c910:	187b      	adds	r3, r7, r1
 800c912:	7a1b      	ldrb	r3, [r3, #8]
 800c914:	b21b      	sxth	r3, r3
 800c916:	4313      	orrs	r3, r2
 800c918:	b21a      	sxth	r2, r3
 800c91a:	4b49      	ldr	r3, [pc, #292]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c91c:	811a      	strh	r2, [r3, #8]
    calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 800c91e:	187b      	adds	r3, r7, r1
 800c920:	7adb      	ldrb	r3, [r3, #11]
 800c922:	b21b      	sxth	r3, r3
 800c924:	021b      	lsls	r3, r3, #8
 800c926:	b21a      	sxth	r2, r3
 800c928:	187b      	adds	r3, r7, r1
 800c92a:	7a9b      	ldrb	r3, [r3, #10]
 800c92c:	b21b      	sxth	r3, r3
 800c92e:	4313      	orrs	r3, r2
 800c930:	b21a      	sxth	r2, r3
 800c932:	4b43      	ldr	r3, [pc, #268]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c934:	815a      	strh	r2, [r3, #10]
    calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 800c936:	187b      	adds	r3, r7, r1
 800c938:	7b5b      	ldrb	r3, [r3, #13]
 800c93a:	b21b      	sxth	r3, r3
 800c93c:	021b      	lsls	r3, r3, #8
 800c93e:	b21a      	sxth	r2, r3
 800c940:	187b      	adds	r3, r7, r1
 800c942:	7b1b      	ldrb	r3, [r3, #12]
 800c944:	b21b      	sxth	r3, r3
 800c946:	4313      	orrs	r3, r2
 800c948:	b21a      	sxth	r2, r3
 800c94a:	4b3d      	ldr	r3, [pc, #244]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c94c:	819a      	strh	r2, [r3, #12]
    calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 800c94e:	187b      	adds	r3, r7, r1
 800c950:	7bdb      	ldrb	r3, [r3, #15]
 800c952:	b21b      	sxth	r3, r3
 800c954:	021b      	lsls	r3, r3, #8
 800c956:	b21a      	sxth	r2, r3
 800c958:	187b      	adds	r3, r7, r1
 800c95a:	7b9b      	ldrb	r3, [r3, #14]
 800c95c:	b21b      	sxth	r3, r3
 800c95e:	4313      	orrs	r3, r2
 800c960:	b21a      	sxth	r2, r3
 800c962:	4b37      	ldr	r3, [pc, #220]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c964:	81da      	strh	r2, [r3, #14]
    calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800c966:	187b      	adds	r3, r7, r1
 800c968:	7c5b      	ldrb	r3, [r3, #17]
 800c96a:	b21b      	sxth	r3, r3
 800c96c:	021b      	lsls	r3, r3, #8
 800c96e:	b21a      	sxth	r2, r3
 800c970:	187b      	adds	r3, r7, r1
 800c972:	7c1b      	ldrb	r3, [r3, #16]
 800c974:	b21b      	sxth	r3, r3
 800c976:	4313      	orrs	r3, r2
 800c978:	b21a      	sxth	r2, r3
 800c97a:	4b31      	ldr	r3, [pc, #196]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c97c:	821a      	strh	r2, [r3, #16]
    calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 800c97e:	187b      	adds	r3, r7, r1
 800c980:	7cdb      	ldrb	r3, [r3, #19]
 800c982:	b21b      	sxth	r3, r3
 800c984:	021b      	lsls	r3, r3, #8
 800c986:	b21a      	sxth	r2, r3
 800c988:	187b      	adds	r3, r7, r1
 800c98a:	7c9b      	ldrb	r3, [r3, #18]
 800c98c:	b21b      	sxth	r3, r3
 800c98e:	4313      	orrs	r3, r2
 800c990:	b21a      	sxth	r2, r3
 800c992:	4b2b      	ldr	r3, [pc, #172]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c994:	825a      	strh	r2, [r3, #18]
    calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 800c996:	187b      	adds	r3, r7, r1
 800c998:	7d5b      	ldrb	r3, [r3, #21]
 800c99a:	b21b      	sxth	r3, r3
 800c99c:	021b      	lsls	r3, r3, #8
 800c99e:	b21a      	sxth	r2, r3
 800c9a0:	187b      	adds	r3, r7, r1
 800c9a2:	7d1b      	ldrb	r3, [r3, #20]
 800c9a4:	b21b      	sxth	r3, r3
 800c9a6:	4313      	orrs	r3, r2
 800c9a8:	b21a      	sxth	r2, r3
 800c9aa:	4b25      	ldr	r3, [pc, #148]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c9ac:	829a      	strh	r2, [r3, #20]
    calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 800c9ae:	187b      	adds	r3, r7, r1
 800c9b0:	7ddb      	ldrb	r3, [r3, #23]
 800c9b2:	b21b      	sxth	r3, r3
 800c9b4:	021b      	lsls	r3, r3, #8
 800c9b6:	b21a      	sxth	r2, r3
 800c9b8:	187b      	adds	r3, r7, r1
 800c9ba:	7d9b      	ldrb	r3, [r3, #22]
 800c9bc:	b21b      	sxth	r3, r3
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	b21a      	sxth	r2, r3
 800c9c2:	4b1f      	ldr	r3, [pc, #124]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c9c4:	82da      	strh	r2, [r3, #22]
    
    calib_data.dig_H1 = calib[25];
 800c9c6:	187b      	adds	r3, r7, r1
 800c9c8:	7e5a      	ldrb	r2, [r3, #25]
 800c9ca:	4b1d      	ldr	r3, [pc, #116]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c9cc:	761a      	strb	r2, [r3, #24]
    calib_data.dig_H2 = (calib_h[1] << 8) | calib_h[0];
 800c9ce:	1d3b      	adds	r3, r7, #4
 800c9d0:	785b      	ldrb	r3, [r3, #1]
 800c9d2:	b21b      	sxth	r3, r3
 800c9d4:	021b      	lsls	r3, r3, #8
 800c9d6:	b21a      	sxth	r2, r3
 800c9d8:	1d3b      	adds	r3, r7, #4
 800c9da:	781b      	ldrb	r3, [r3, #0]
 800c9dc:	b21b      	sxth	r3, r3
 800c9de:	4313      	orrs	r3, r2
 800c9e0:	b21a      	sxth	r2, r3
 800c9e2:	4b17      	ldr	r3, [pc, #92]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c9e4:	835a      	strh	r2, [r3, #26]
    calib_data.dig_H3 = calib_h[2];
 800c9e6:	1d3b      	adds	r3, r7, #4
 800c9e8:	789a      	ldrb	r2, [r3, #2]
 800c9ea:	4b15      	ldr	r3, [pc, #84]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800c9ec:	771a      	strb	r2, [r3, #28]
    calib_data.dig_H4 = (calib_h[3] << 4) | (calib_h[4] & 0x0F);
 800c9ee:	1d3b      	adds	r3, r7, #4
 800c9f0:	78db      	ldrb	r3, [r3, #3]
 800c9f2:	b21b      	sxth	r3, r3
 800c9f4:	011b      	lsls	r3, r3, #4
 800c9f6:	b21a      	sxth	r2, r3
 800c9f8:	1d3b      	adds	r3, r7, #4
 800c9fa:	791b      	ldrb	r3, [r3, #4]
 800c9fc:	b21b      	sxth	r3, r3
 800c9fe:	210f      	movs	r1, #15
 800ca00:	400b      	ands	r3, r1
 800ca02:	b21b      	sxth	r3, r3
 800ca04:	4313      	orrs	r3, r2
 800ca06:	b21a      	sxth	r2, r3
 800ca08:	4b0d      	ldr	r3, [pc, #52]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800ca0a:	83da      	strh	r2, [r3, #30]
    calib_data.dig_H5 = (calib_h[5] << 4) | (calib_h[4] >> 4);
 800ca0c:	1d3b      	adds	r3, r7, #4
 800ca0e:	795b      	ldrb	r3, [r3, #5]
 800ca10:	b21b      	sxth	r3, r3
 800ca12:	011b      	lsls	r3, r3, #4
 800ca14:	b21a      	sxth	r2, r3
 800ca16:	1d3b      	adds	r3, r7, #4
 800ca18:	791b      	ldrb	r3, [r3, #4]
 800ca1a:	091b      	lsrs	r3, r3, #4
 800ca1c:	b2db      	uxtb	r3, r3
 800ca1e:	b21b      	sxth	r3, r3
 800ca20:	4313      	orrs	r3, r2
 800ca22:	b21a      	sxth	r2, r3
 800ca24:	4b06      	ldr	r3, [pc, #24]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800ca26:	841a      	strh	r2, [r3, #32]
    calib_data.dig_H6 = calib_h[6];
 800ca28:	1d3b      	adds	r3, r7, #4
 800ca2a:	799b      	ldrb	r3, [r3, #6]
 800ca2c:	b259      	sxtb	r1, r3
 800ca2e:	4b04      	ldr	r3, [pc, #16]	@ (800ca40 <BME280_ReadCalibrationData+0x1d0>)
 800ca30:	2222      	movs	r2, #34	@ 0x22
 800ca32:	5499      	strb	r1, [r3, r2]
    
    return HAL_OK;
 800ca34:	2300      	movs	r3, #0
}
 800ca36:	0018      	movs	r0, r3
 800ca38:	46bd      	mov	sp, r7
 800ca3a:	b00a      	add	sp, #40	@ 0x28
 800ca3c:	bd80      	pop	{r7, pc}
 800ca3e:	46c0      	nop			@ (mov r8, r8)
 800ca40:	20002328 	.word	0x20002328

0800ca44 <BME280_CompensateT>:

static int32_t BME280_CompensateT(int32_t adc_T)
{
 800ca44:	b580      	push	{r7, lr}
 800ca46:	b086      	sub	sp, #24
 800ca48:	af00      	add	r7, sp, #0
 800ca4a:	6078      	str	r0, [r7, #4]
    int32_t var1, var2, T;
    
    var1 = ((((adc_T >> 3) - ((int32_t)calib_data.dig_T1 << 1))) * ((int32_t)calib_data.dig_T2)) >> 11;
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	10da      	asrs	r2, r3, #3
 800ca50:	4b16      	ldr	r3, [pc, #88]	@ (800caac <BME280_CompensateT+0x68>)
 800ca52:	881b      	ldrh	r3, [r3, #0]
 800ca54:	005b      	lsls	r3, r3, #1
 800ca56:	1ad3      	subs	r3, r2, r3
 800ca58:	4a14      	ldr	r2, [pc, #80]	@ (800caac <BME280_CompensateT+0x68>)
 800ca5a:	2102      	movs	r1, #2
 800ca5c:	5e52      	ldrsh	r2, [r2, r1]
 800ca5e:	4353      	muls	r3, r2
 800ca60:	12db      	asrs	r3, r3, #11
 800ca62:	617b      	str	r3, [r7, #20]
    var2 = (((((adc_T >> 4) - ((int32_t)calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)calib_data.dig_T1))) >> 12) * ((int32_t)calib_data.dig_T3)) >> 14;
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	111b      	asrs	r3, r3, #4
 800ca68:	4a10      	ldr	r2, [pc, #64]	@ (800caac <BME280_CompensateT+0x68>)
 800ca6a:	8812      	ldrh	r2, [r2, #0]
 800ca6c:	1a9b      	subs	r3, r3, r2
 800ca6e:	687a      	ldr	r2, [r7, #4]
 800ca70:	1112      	asrs	r2, r2, #4
 800ca72:	490e      	ldr	r1, [pc, #56]	@ (800caac <BME280_CompensateT+0x68>)
 800ca74:	8809      	ldrh	r1, [r1, #0]
 800ca76:	1a52      	subs	r2, r2, r1
 800ca78:	4353      	muls	r3, r2
 800ca7a:	131b      	asrs	r3, r3, #12
 800ca7c:	4a0b      	ldr	r2, [pc, #44]	@ (800caac <BME280_CompensateT+0x68>)
 800ca7e:	2104      	movs	r1, #4
 800ca80:	5e52      	ldrsh	r2, [r2, r1]
 800ca82:	4353      	muls	r3, r2
 800ca84:	139b      	asrs	r3, r3, #14
 800ca86:	613b      	str	r3, [r7, #16]
    t_fine = var1 + var2;
 800ca88:	697a      	ldr	r2, [r7, #20]
 800ca8a:	693b      	ldr	r3, [r7, #16]
 800ca8c:	18d2      	adds	r2, r2, r3
 800ca8e:	4b08      	ldr	r3, [pc, #32]	@ (800cab0 <BME280_CompensateT+0x6c>)
 800ca90:	601a      	str	r2, [r3, #0]
    T = (t_fine * 5 + 128) >> 8;
 800ca92:	4b07      	ldr	r3, [pc, #28]	@ (800cab0 <BME280_CompensateT+0x6c>)
 800ca94:	681a      	ldr	r2, [r3, #0]
 800ca96:	0013      	movs	r3, r2
 800ca98:	009b      	lsls	r3, r3, #2
 800ca9a:	189b      	adds	r3, r3, r2
 800ca9c:	3380      	adds	r3, #128	@ 0x80
 800ca9e:	121b      	asrs	r3, r3, #8
 800caa0:	60fb      	str	r3, [r7, #12]
    
    return T;
 800caa2:	68fb      	ldr	r3, [r7, #12]
}
 800caa4:	0018      	movs	r0, r3
 800caa6:	46bd      	mov	sp, r7
 800caa8:	b006      	add	sp, #24
 800caaa:	bd80      	pop	{r7, pc}
 800caac:	20002328 	.word	0x20002328
 800cab0:	2000234c 	.word	0x2000234c

0800cab4 <BME280_CompensateP>:

static uint32_t BME280_CompensateP(int32_t adc_P)
{
 800cab4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cab6:	b0ad      	sub	sp, #180	@ 0xb4
 800cab8:	af00      	add	r7, sp, #0
 800caba:	2394      	movs	r3, #148	@ 0x94
 800cabc:	18fb      	adds	r3, r7, r3
 800cabe:	6018      	str	r0, [r3, #0]
    int64_t var1, var2, p;
    
    var1 = ((int64_t)t_fine) - 128000;
 800cac0:	4bc6      	ldr	r3, [pc, #792]	@ (800cddc <BME280_CompensateP+0x328>)
 800cac2:	681b      	ldr	r3, [r3, #0]
 800cac4:	001c      	movs	r4, r3
 800cac6:	17db      	asrs	r3, r3, #31
 800cac8:	001d      	movs	r5, r3
 800caca:	4ac5      	ldr	r2, [pc, #788]	@ (800cde0 <BME280_CompensateP+0x32c>)
 800cacc:	2301      	movs	r3, #1
 800cace:	425b      	negs	r3, r3
 800cad0:	1912      	adds	r2, r2, r4
 800cad2:	416b      	adcs	r3, r5
 800cad4:	24a8      	movs	r4, #168	@ 0xa8
 800cad6:	1939      	adds	r1, r7, r4
 800cad8:	600a      	str	r2, [r1, #0]
 800cada:	604b      	str	r3, [r1, #4]
    var2 = var1 * var1 * (int64_t)calib_data.dig_P6;
 800cadc:	193b      	adds	r3, r7, r4
 800cade:	681a      	ldr	r2, [r3, #0]
 800cae0:	685b      	ldr	r3, [r3, #4]
 800cae2:	1939      	adds	r1, r7, r4
 800cae4:	6808      	ldr	r0, [r1, #0]
 800cae6:	6849      	ldr	r1, [r1, #4]
 800cae8:	f7f3 fd84 	bl	80005f4 <__aeabi_lmul>
 800caec:	0002      	movs	r2, r0
 800caee:	000b      	movs	r3, r1
 800caf0:	0010      	movs	r0, r2
 800caf2:	0019      	movs	r1, r3
 800caf4:	4bbb      	ldr	r3, [pc, #748]	@ (800cde4 <BME280_CompensateP+0x330>)
 800caf6:	2210      	movs	r2, #16
 800caf8:	5e9b      	ldrsh	r3, [r3, r2]
 800cafa:	653b      	str	r3, [r7, #80]	@ 0x50
 800cafc:	17db      	asrs	r3, r3, #31
 800cafe:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb00:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800cb02:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb04:	f7f3 fd76 	bl	80005f4 <__aeabi_lmul>
 800cb08:	0002      	movs	r2, r0
 800cb0a:	000b      	movs	r3, r1
 800cb0c:	25a0      	movs	r5, #160	@ 0xa0
 800cb0e:	1979      	adds	r1, r7, r5
 800cb10:	600a      	str	r2, [r1, #0]
 800cb12:	604b      	str	r3, [r1, #4]
    var2 = var2 + ((var1 * (int64_t)calib_data.dig_P5) << 17);
 800cb14:	4bb3      	ldr	r3, [pc, #716]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cb16:	220e      	movs	r2, #14
 800cb18:	5e9b      	ldrsh	r3, [r3, r2]
 800cb1a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800cb1c:	17db      	asrs	r3, r3, #31
 800cb1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800cb20:	193b      	adds	r3, r7, r4
 800cb22:	681a      	ldr	r2, [r3, #0]
 800cb24:	685b      	ldr	r3, [r3, #4]
 800cb26:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800cb28:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cb2a:	f7f3 fd63 	bl	80005f4 <__aeabi_lmul>
 800cb2e:	0002      	movs	r2, r0
 800cb30:	000b      	movs	r3, r1
 800cb32:	0bd1      	lsrs	r1, r2, #15
 800cb34:	468c      	mov	ip, r1
 800cb36:	0458      	lsls	r0, r3, #17
 800cb38:	268c      	movs	r6, #140	@ 0x8c
 800cb3a:	19b9      	adds	r1, r7, r6
 800cb3c:	6008      	str	r0, [r1, #0]
 800cb3e:	19b8      	adds	r0, r7, r6
 800cb40:	6800      	ldr	r0, [r0, #0]
 800cb42:	4661      	mov	r1, ip
 800cb44:	4308      	orrs	r0, r1
 800cb46:	19b9      	adds	r1, r7, r6
 800cb48:	6008      	str	r0, [r1, #0]
 800cb4a:	0453      	lsls	r3, r2, #17
 800cb4c:	2188      	movs	r1, #136	@ 0x88
 800cb4e:	187a      	adds	r2, r7, r1
 800cb50:	6013      	str	r3, [r2, #0]
 800cb52:	197b      	adds	r3, r7, r5
 800cb54:	681a      	ldr	r2, [r3, #0]
 800cb56:	685b      	ldr	r3, [r3, #4]
 800cb58:	1879      	adds	r1, r7, r1
 800cb5a:	6808      	ldr	r0, [r1, #0]
 800cb5c:	6849      	ldr	r1, [r1, #4]
 800cb5e:	1812      	adds	r2, r2, r0
 800cb60:	414b      	adcs	r3, r1
 800cb62:	1979      	adds	r1, r7, r5
 800cb64:	600a      	str	r2, [r1, #0]
 800cb66:	604b      	str	r3, [r1, #4]
    var2 = var2 + (((int64_t)calib_data.dig_P4) << 35);
 800cb68:	4b9e      	ldr	r3, [pc, #632]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cb6a:	220c      	movs	r2, #12
 800cb6c:	5e9b      	ldrsh	r3, [r3, r2]
 800cb6e:	643b      	str	r3, [r7, #64]	@ 0x40
 800cb70:	17db      	asrs	r3, r3, #31
 800cb72:	647b      	str	r3, [r7, #68]	@ 0x44
 800cb74:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cb76:	00db      	lsls	r3, r3, #3
 800cb78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800cb7a:	2300      	movs	r3, #0
 800cb7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800cb7e:	197b      	adds	r3, r7, r5
 800cb80:	681a      	ldr	r2, [r3, #0]
 800cb82:	685b      	ldr	r3, [r3, #4]
 800cb84:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800cb86:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800cb88:	1812      	adds	r2, r2, r0
 800cb8a:	414b      	adcs	r3, r1
 800cb8c:	1979      	adds	r1, r7, r5
 800cb8e:	600a      	str	r2, [r1, #0]
 800cb90:	604b      	str	r3, [r1, #4]
    var1 = ((var1 * var1 * (int64_t)calib_data.dig_P3) >> 8) + ((var1 * (int64_t)calib_data.dig_P2) << 12);
 800cb92:	193b      	adds	r3, r7, r4
 800cb94:	681a      	ldr	r2, [r3, #0]
 800cb96:	685b      	ldr	r3, [r3, #4]
 800cb98:	1939      	adds	r1, r7, r4
 800cb9a:	6808      	ldr	r0, [r1, #0]
 800cb9c:	6849      	ldr	r1, [r1, #4]
 800cb9e:	f7f3 fd29 	bl	80005f4 <__aeabi_lmul>
 800cba2:	0002      	movs	r2, r0
 800cba4:	000b      	movs	r3, r1
 800cba6:	0010      	movs	r0, r2
 800cba8:	0019      	movs	r1, r3
 800cbaa:	4b8e      	ldr	r3, [pc, #568]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cbac:	220a      	movs	r2, #10
 800cbae:	5e9b      	ldrsh	r3, [r3, r2]
 800cbb0:	633b      	str	r3, [r7, #48]	@ 0x30
 800cbb2:	17db      	asrs	r3, r3, #31
 800cbb4:	637b      	str	r3, [r7, #52]	@ 0x34
 800cbb6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cbb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cbba:	f7f3 fd1b 	bl	80005f4 <__aeabi_lmul>
 800cbbe:	0002      	movs	r2, r0
 800cbc0:	000b      	movs	r3, r1
 800cbc2:	0619      	lsls	r1, r3, #24
 800cbc4:	0a10      	lsrs	r0, r2, #8
 800cbc6:	2580      	movs	r5, #128	@ 0x80
 800cbc8:	197e      	adds	r6, r7, r5
 800cbca:	6030      	str	r0, [r6, #0]
 800cbcc:	1978      	adds	r0, r7, r5
 800cbce:	6800      	ldr	r0, [r0, #0]
 800cbd0:	4308      	orrs	r0, r1
 800cbd2:	1979      	adds	r1, r7, r5
 800cbd4:	6008      	str	r0, [r1, #0]
 800cbd6:	121b      	asrs	r3, r3, #8
 800cbd8:	2284      	movs	r2, #132	@ 0x84
 800cbda:	18ba      	adds	r2, r7, r2
 800cbdc:	6013      	str	r3, [r2, #0]
 800cbde:	4b81      	ldr	r3, [pc, #516]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cbe0:	2208      	movs	r2, #8
 800cbe2:	5e9b      	ldrsh	r3, [r3, r2]
 800cbe4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800cbe6:	17db      	asrs	r3, r3, #31
 800cbe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cbea:	193b      	adds	r3, r7, r4
 800cbec:	681a      	ldr	r2, [r3, #0]
 800cbee:	685b      	ldr	r3, [r3, #4]
 800cbf0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800cbf2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800cbf4:	f7f3 fcfe 	bl	80005f4 <__aeabi_lmul>
 800cbf8:	0002      	movs	r2, r0
 800cbfa:	000b      	movs	r3, r1
 800cbfc:	0d11      	lsrs	r1, r2, #20
 800cbfe:	0318      	lsls	r0, r3, #12
 800cc00:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800cc02:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800cc04:	4308      	orrs	r0, r1
 800cc06:	67f8      	str	r0, [r7, #124]	@ 0x7c
 800cc08:	0313      	lsls	r3, r2, #12
 800cc0a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800cc0c:	197b      	adds	r3, r7, r5
 800cc0e:	681a      	ldr	r2, [r3, #0]
 800cc10:	685b      	ldr	r3, [r3, #4]
 800cc12:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800cc14:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800cc16:	1812      	adds	r2, r2, r0
 800cc18:	414b      	adcs	r3, r1
 800cc1a:	1939      	adds	r1, r7, r4
 800cc1c:	600a      	str	r2, [r1, #0]
 800cc1e:	604b      	str	r3, [r1, #4]
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)calib_data.dig_P1) >> 33;
 800cc20:	193b      	adds	r3, r7, r4
 800cc22:	6818      	ldr	r0, [r3, #0]
 800cc24:	6859      	ldr	r1, [r3, #4]
 800cc26:	2200      	movs	r2, #0
 800cc28:	2380      	movs	r3, #128	@ 0x80
 800cc2a:	021b      	lsls	r3, r3, #8
 800cc2c:	1880      	adds	r0, r0, r2
 800cc2e:	4159      	adcs	r1, r3
 800cc30:	4b6c      	ldr	r3, [pc, #432]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cc32:	88db      	ldrh	r3, [r3, #6]
 800cc34:	623b      	str	r3, [r7, #32]
 800cc36:	2300      	movs	r3, #0
 800cc38:	627b      	str	r3, [r7, #36]	@ 0x24
 800cc3a:	6a3a      	ldr	r2, [r7, #32]
 800cc3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cc3e:	f7f3 fcd9 	bl	80005f4 <__aeabi_lmul>
 800cc42:	0002      	movs	r2, r0
 800cc44:	000b      	movs	r3, r1
 800cc46:	1059      	asrs	r1, r3, #1
 800cc48:	1938      	adds	r0, r7, r4
 800cc4a:	6001      	str	r1, [r0, #0]
 800cc4c:	17db      	asrs	r3, r3, #31
 800cc4e:	21ac      	movs	r1, #172	@ 0xac
 800cc50:	187a      	adds	r2, r7, r1
 800cc52:	6013      	str	r3, [r2, #0]
    
    if (var1 == 0) {
 800cc54:	193b      	adds	r3, r7, r4
 800cc56:	681a      	ldr	r2, [r3, #0]
 800cc58:	187b      	adds	r3, r7, r1
 800cc5a:	681b      	ldr	r3, [r3, #0]
 800cc5c:	431a      	orrs	r2, r3
 800cc5e:	d101      	bne.n	800cc64 <BME280_CompensateP+0x1b0>
        return 0;
 800cc60:	2300      	movs	r3, #0
 800cc62:	e0b6      	b.n	800cdd2 <BME280_CompensateP+0x31e>
    }
    
    p = 1048576 - adc_P;
 800cc64:	2394      	movs	r3, #148	@ 0x94
 800cc66:	18fb      	adds	r3, r7, r3
 800cc68:	681a      	ldr	r2, [r3, #0]
 800cc6a:	2380      	movs	r3, #128	@ 0x80
 800cc6c:	035b      	lsls	r3, r3, #13
 800cc6e:	1a9b      	subs	r3, r3, r2
 800cc70:	2498      	movs	r4, #152	@ 0x98
 800cc72:	193a      	adds	r2, r7, r4
 800cc74:	6013      	str	r3, [r2, #0]
 800cc76:	17db      	asrs	r3, r3, #31
 800cc78:	259c      	movs	r5, #156	@ 0x9c
 800cc7a:	197a      	adds	r2, r7, r5
 800cc7c:	6013      	str	r3, [r2, #0]
    p = (((p << 31) - var2) * 3125) / var1;
 800cc7e:	193b      	adds	r3, r7, r4
 800cc80:	681b      	ldr	r3, [r3, #0]
 800cc82:	105b      	asrs	r3, r3, #1
 800cc84:	61fb      	str	r3, [r7, #28]
 800cc86:	193b      	adds	r3, r7, r4
 800cc88:	681b      	ldr	r3, [r3, #0]
 800cc8a:	07db      	lsls	r3, r3, #31
 800cc8c:	61bb      	str	r3, [r7, #24]
 800cc8e:	23a0      	movs	r3, #160	@ 0xa0
 800cc90:	18fa      	adds	r2, r7, r3
 800cc92:	6853      	ldr	r3, [r2, #4]
 800cc94:	6812      	ldr	r2, [r2, #0]
 800cc96:	69b8      	ldr	r0, [r7, #24]
 800cc98:	69f9      	ldr	r1, [r7, #28]
 800cc9a:	1a80      	subs	r0, r0, r2
 800cc9c:	4199      	sbcs	r1, r3
 800cc9e:	4a52      	ldr	r2, [pc, #328]	@ (800cde8 <BME280_CompensateP+0x334>)
 800cca0:	2300      	movs	r3, #0
 800cca2:	f7f3 fca7 	bl	80005f4 <__aeabi_lmul>
 800cca6:	0002      	movs	r2, r0
 800cca8:	000b      	movs	r3, r1
 800ccaa:	0010      	movs	r0, r2
 800ccac:	0019      	movs	r1, r3
 800ccae:	26a8      	movs	r6, #168	@ 0xa8
 800ccb0:	19ba      	adds	r2, r7, r6
 800ccb2:	6853      	ldr	r3, [r2, #4]
 800ccb4:	6812      	ldr	r2, [r2, #0]
 800ccb6:	f7f3 fc59 	bl	800056c <__aeabi_ldivmod>
 800ccba:	0002      	movs	r2, r0
 800ccbc:	000b      	movs	r3, r1
 800ccbe:	1939      	adds	r1, r7, r4
 800ccc0:	600a      	str	r2, [r1, #0]
 800ccc2:	604b      	str	r3, [r1, #4]
    var1 = (((int64_t)calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 800ccc4:	4b47      	ldr	r3, [pc, #284]	@ (800cde4 <BME280_CompensateP+0x330>)
 800ccc6:	2216      	movs	r2, #22
 800ccc8:	5e9b      	ldrsh	r3, [r3, r2]
 800ccca:	613b      	str	r3, [r7, #16]
 800cccc:	17db      	asrs	r3, r3, #31
 800ccce:	617b      	str	r3, [r7, #20]
 800ccd0:	197a      	adds	r2, r7, r5
 800ccd2:	6813      	ldr	r3, [r2, #0]
 800ccd4:	04da      	lsls	r2, r3, #19
 800ccd6:	1939      	adds	r1, r7, r4
 800ccd8:	680b      	ldr	r3, [r1, #0]
 800ccda:	0b5b      	lsrs	r3, r3, #13
 800ccdc:	673b      	str	r3, [r7, #112]	@ 0x70
 800ccde:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cce0:	4313      	orrs	r3, r2
 800cce2:	673b      	str	r3, [r7, #112]	@ 0x70
 800cce4:	197a      	adds	r2, r7, r5
 800cce6:	6813      	ldr	r3, [r2, #0]
 800cce8:	135b      	asrs	r3, r3, #13
 800ccea:	677b      	str	r3, [r7, #116]	@ 0x74
 800ccec:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ccee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ccf0:	6938      	ldr	r0, [r7, #16]
 800ccf2:	6979      	ldr	r1, [r7, #20]
 800ccf4:	f7f3 fc7e 	bl	80005f4 <__aeabi_lmul>
 800ccf8:	0002      	movs	r2, r0
 800ccfa:	000b      	movs	r3, r1
 800ccfc:	0010      	movs	r0, r2
 800ccfe:	0019      	movs	r1, r3
 800cd00:	197a      	adds	r2, r7, r5
 800cd02:	6813      	ldr	r3, [r2, #0]
 800cd04:	04da      	lsls	r2, r3, #19
 800cd06:	193b      	adds	r3, r7, r4
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	0b5b      	lsrs	r3, r3, #13
 800cd0c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd10:	4313      	orrs	r3, r2
 800cd12:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd14:	197a      	adds	r2, r7, r5
 800cd16:	6813      	ldr	r3, [r2, #0]
 800cd18:	135b      	asrs	r3, r3, #13
 800cd1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cd1c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cd1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cd20:	f7f3 fc68 	bl	80005f4 <__aeabi_lmul>
 800cd24:	0002      	movs	r2, r0
 800cd26:	000b      	movs	r3, r1
 800cd28:	01d9      	lsls	r1, r3, #7
 800cd2a:	0e50      	lsrs	r0, r2, #25
 800cd2c:	4301      	orrs	r1, r0
 800cd2e:	19b8      	adds	r0, r7, r6
 800cd30:	6001      	str	r1, [r0, #0]
 800cd32:	165b      	asrs	r3, r3, #25
 800cd34:	22ac      	movs	r2, #172	@ 0xac
 800cd36:	18ba      	adds	r2, r7, r2
 800cd38:	6013      	str	r3, [r2, #0]
    var2 = (((int64_t)calib_data.dig_P8) * p) >> 19;
 800cd3a:	4b2a      	ldr	r3, [pc, #168]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cd3c:	2214      	movs	r2, #20
 800cd3e:	5e9b      	ldrsh	r3, [r3, r2]
 800cd40:	60bb      	str	r3, [r7, #8]
 800cd42:	17db      	asrs	r3, r3, #31
 800cd44:	60fb      	str	r3, [r7, #12]
 800cd46:	193a      	adds	r2, r7, r4
 800cd48:	6853      	ldr	r3, [r2, #4]
 800cd4a:	6812      	ldr	r2, [r2, #0]
 800cd4c:	68b8      	ldr	r0, [r7, #8]
 800cd4e:	68f9      	ldr	r1, [r7, #12]
 800cd50:	f7f3 fc50 	bl	80005f4 <__aeabi_lmul>
 800cd54:	0002      	movs	r2, r0
 800cd56:	000b      	movs	r3, r1
 800cd58:	0359      	lsls	r1, r3, #13
 800cd5a:	0cd0      	lsrs	r0, r2, #19
 800cd5c:	4301      	orrs	r1, r0
 800cd5e:	25a0      	movs	r5, #160	@ 0xa0
 800cd60:	1978      	adds	r0, r7, r5
 800cd62:	6001      	str	r1, [r0, #0]
 800cd64:	14db      	asrs	r3, r3, #19
 800cd66:	22a4      	movs	r2, #164	@ 0xa4
 800cd68:	18ba      	adds	r2, r7, r2
 800cd6a:	6013      	str	r3, [r2, #0]
    p = ((p + var1 + var2) >> 8) + (((int64_t)calib_data.dig_P7) << 4);
 800cd6c:	193b      	adds	r3, r7, r4
 800cd6e:	6818      	ldr	r0, [r3, #0]
 800cd70:	6859      	ldr	r1, [r3, #4]
 800cd72:	19bb      	adds	r3, r7, r6
 800cd74:	681a      	ldr	r2, [r3, #0]
 800cd76:	685b      	ldr	r3, [r3, #4]
 800cd78:	1880      	adds	r0, r0, r2
 800cd7a:	4159      	adcs	r1, r3
 800cd7c:	197b      	adds	r3, r7, r5
 800cd7e:	681a      	ldr	r2, [r3, #0]
 800cd80:	685b      	ldr	r3, [r3, #4]
 800cd82:	1812      	adds	r2, r2, r0
 800cd84:	414b      	adcs	r3, r1
 800cd86:	0619      	lsls	r1, r3, #24
 800cd88:	0a10      	lsrs	r0, r2, #8
 800cd8a:	6638      	str	r0, [r7, #96]	@ 0x60
 800cd8c:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800cd8e:	4308      	orrs	r0, r1
 800cd90:	6638      	str	r0, [r7, #96]	@ 0x60
 800cd92:	121b      	asrs	r3, r3, #8
 800cd94:	667b      	str	r3, [r7, #100]	@ 0x64
 800cd96:	4b13      	ldr	r3, [pc, #76]	@ (800cde4 <BME280_CompensateP+0x330>)
 800cd98:	2212      	movs	r2, #18
 800cd9a:	5e9b      	ldrsh	r3, [r3, r2]
 800cd9c:	603b      	str	r3, [r7, #0]
 800cd9e:	17db      	asrs	r3, r3, #31
 800cda0:	607b      	str	r3, [r7, #4]
 800cda2:	6839      	ldr	r1, [r7, #0]
 800cda4:	687a      	ldr	r2, [r7, #4]
 800cda6:	000b      	movs	r3, r1
 800cda8:	0f1b      	lsrs	r3, r3, #28
 800cdaa:	0010      	movs	r0, r2
 800cdac:	0100      	lsls	r0, r0, #4
 800cdae:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800cdb0:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 800cdb2:	4318      	orrs	r0, r3
 800cdb4:	65f8      	str	r0, [r7, #92]	@ 0x5c
 800cdb6:	000b      	movs	r3, r1
 800cdb8:	011b      	lsls	r3, r3, #4
 800cdba:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cdbc:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800cdbe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cdc0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800cdc2:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800cdc4:	1812      	adds	r2, r2, r0
 800cdc6:	414b      	adcs	r3, r1
 800cdc8:	1939      	adds	r1, r7, r4
 800cdca:	600a      	str	r2, [r1, #0]
 800cdcc:	604b      	str	r3, [r1, #4]
    
    return (uint32_t)p;
 800cdce:	193b      	adds	r3, r7, r4
 800cdd0:	681b      	ldr	r3, [r3, #0]
}
 800cdd2:	0018      	movs	r0, r3
 800cdd4:	46bd      	mov	sp, r7
 800cdd6:	b02d      	add	sp, #180	@ 0xb4
 800cdd8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cdda:	46c0      	nop			@ (mov r8, r8)
 800cddc:	2000234c 	.word	0x2000234c
 800cde0:	fffe0c00 	.word	0xfffe0c00
 800cde4:	20002328 	.word	0x20002328
 800cde8:	00000c35 	.word	0x00000c35

0800cdec <BME280_CompensateH>:

static uint32_t BME280_CompensateH(int32_t adc_H)
{
 800cdec:	b580      	push	{r7, lr}
 800cdee:	b084      	sub	sp, #16
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
    int32_t v_x1_u32r;
    
    v_x1_u32r = (t_fine - ((int32_t)76800));
 800cdf4:	4b2d      	ldr	r3, [pc, #180]	@ (800ceac <BME280_CompensateH+0xc0>)
 800cdf6:	681b      	ldr	r3, [r3, #0]
 800cdf8:	4a2d      	ldr	r2, [pc, #180]	@ (800ceb0 <BME280_CompensateH+0xc4>)
 800cdfa:	4694      	mov	ip, r2
 800cdfc:	4463      	add	r3, ip
 800cdfe:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	039a      	lsls	r2, r3, #14
 800ce04:	4b2b      	ldr	r3, [pc, #172]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce06:	211e      	movs	r1, #30
 800ce08:	5e5b      	ldrsh	r3, [r3, r1]
 800ce0a:	051b      	lsls	r3, r3, #20
 800ce0c:	1ad2      	subs	r2, r2, r3
 800ce0e:	4b29      	ldr	r3, [pc, #164]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce10:	2120      	movs	r1, #32
 800ce12:	5e5b      	ldrsh	r3, [r3, r1]
 800ce14:	0019      	movs	r1, r3
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	434b      	muls	r3, r1
 800ce1a:	1ad3      	subs	r3, r2, r3
 800ce1c:	2280      	movs	r2, #128	@ 0x80
 800ce1e:	01d2      	lsls	r2, r2, #7
 800ce20:	4694      	mov	ip, r2
 800ce22:	4463      	add	r3, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800ce24:	13db      	asrs	r3, r3, #15
 800ce26:	4a23      	ldr	r2, [pc, #140]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce28:	2122      	movs	r1, #34	@ 0x22
 800ce2a:	5652      	ldrsb	r2, [r2, r1]
 800ce2c:	0011      	movs	r1, r2
 800ce2e:	68fa      	ldr	r2, [r7, #12]
 800ce30:	434a      	muls	r2, r1
 800ce32:	1292      	asrs	r2, r2, #10
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800ce34:	491f      	ldr	r1, [pc, #124]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce36:	7f09      	ldrb	r1, [r1, #28]
 800ce38:	0008      	movs	r0, r1
 800ce3a:	68f9      	ldr	r1, [r7, #12]
 800ce3c:	4341      	muls	r1, r0
 800ce3e:	12c9      	asrs	r1, r1, #11
 800ce40:	2080      	movs	r0, #128	@ 0x80
 800ce42:	0200      	lsls	r0, r0, #8
 800ce44:	4684      	mov	ip, r0
 800ce46:	4461      	add	r1, ip
                ((int32_t)16384)) >> 15) * (((((((v_x1_u32r * ((int32_t)calib_data.dig_H6)) >> 10) *
 800ce48:	434a      	muls	r2, r1
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800ce4a:	1292      	asrs	r2, r2, #10
 800ce4c:	2180      	movs	r1, #128	@ 0x80
 800ce4e:	0389      	lsls	r1, r1, #14
 800ce50:	468c      	mov	ip, r1
 800ce52:	4462      	add	r2, ip
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800ce54:	4917      	ldr	r1, [pc, #92]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce56:	201a      	movs	r0, #26
 800ce58:	5e09      	ldrsh	r1, [r1, r0]
                (((v_x1_u32r * ((int32_t)calib_data.dig_H3)) >> 11) + ((int32_t)32768))) >> 10) + ((int32_t)2097152)) *
 800ce5a:	434a      	muls	r2, r1
                ((int32_t)calib_data.dig_H2) + 8192) >> 14));
 800ce5c:	2180      	movs	r1, #128	@ 0x80
 800ce5e:	0189      	lsls	r1, r1, #6
 800ce60:	468c      	mov	ip, r1
 800ce62:	4462      	add	r2, ip
 800ce64:	1392      	asrs	r2, r2, #14
    v_x1_u32r = (((((adc_H << 14) - (((int32_t)calib_data.dig_H4) << 20) - (((int32_t)calib_data.dig_H5) * v_x1_u32r)) +
 800ce66:	4353      	muls	r3, r2
 800ce68:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r - (((((v_x1_u32r >> 15) * (v_x1_u32r >> 15)) >> 7) * ((int32_t)calib_data.dig_H1)) >> 4));
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	13db      	asrs	r3, r3, #15
 800ce6e:	68fa      	ldr	r2, [r7, #12]
 800ce70:	13d2      	asrs	r2, r2, #15
 800ce72:	4353      	muls	r3, r2
 800ce74:	11db      	asrs	r3, r3, #7
 800ce76:	4a0f      	ldr	r2, [pc, #60]	@ (800ceb4 <BME280_CompensateH+0xc8>)
 800ce78:	7e12      	ldrb	r2, [r2, #24]
 800ce7a:	4353      	muls	r3, r2
 800ce7c:	111b      	asrs	r3, r3, #4
 800ce7e:	68fa      	ldr	r2, [r7, #12]
 800ce80:	1ad3      	subs	r3, r2, r3
 800ce82:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r < 0 ? 0 : v_x1_u32r);
 800ce84:	68fb      	ldr	r3, [r7, #12]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	da00      	bge.n	800ce8c <BME280_CompensateH+0xa0>
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	60fb      	str	r3, [r7, #12]
    v_x1_u32r = (v_x1_u32r > 419430400 ? 419430400 : v_x1_u32r);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	22c8      	movs	r2, #200	@ 0xc8
 800ce92:	0552      	lsls	r2, r2, #21
 800ce94:	4293      	cmp	r3, r2
 800ce96:	dd01      	ble.n	800ce9c <BME280_CompensateH+0xb0>
 800ce98:	23c8      	movs	r3, #200	@ 0xc8
 800ce9a:	055b      	lsls	r3, r3, #21
 800ce9c:	60fb      	str	r3, [r7, #12]
    
    return (uint32_t)(v_x1_u32r >> 12);
 800ce9e:	68fb      	ldr	r3, [r7, #12]
 800cea0:	131b      	asrs	r3, r3, #12
 800cea2:	0018      	movs	r0, r3
 800cea4:	46bd      	mov	sp, r7
 800cea6:	b004      	add	sp, #16
 800cea8:	bd80      	pop	{r7, pc}
 800ceaa:	46c0      	nop			@ (mov r8, r8)
 800ceac:	2000234c 	.word	0x2000234c
 800ceb0:	fffed400 	.word	0xfffed400
 800ceb4:	20002328 	.word	0x20002328

0800ceb8 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800ceb8:	b580      	push	{r7, lr}
 800ceba:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800cebc:	f3bf 8f4f 	dsb	sy
}
 800cec0:	46c0      	nop			@ (mov r8, r8)
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = ((0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800cec2:	4b04      	ldr	r3, [pc, #16]	@ (800ced4 <__NVIC_SystemReset+0x1c>)
 800cec4:	4a04      	ldr	r2, [pc, #16]	@ (800ced8 <__NVIC_SystemReset+0x20>)
 800cec6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800cec8:	f3bf 8f4f 	dsb	sy
}
 800cecc:	46c0      	nop			@ (mov r8, r8)
                 SCB_AIRCR_SYSRESETREQ_Msk);
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800cece:	46c0      	nop			@ (mov r8, r8)
 800ced0:	e7fd      	b.n	800cece <__NVIC_SystemReset+0x16>
 800ced2:	46c0      	nop			@ (mov r8, r8)
 800ced4:	e000ed00 	.word	0xe000ed00
 800ced8:	05fa0004 	.word	0x05fa0004

0800cedc <CHARGER_Init>:

/* Check battery voltage every 100ms */
#define CHARGER_CHECK_INTERVAL_MS  100

void CHARGER_Init(void)
{
 800cedc:	b580      	push	{r7, lr}
 800cede:	af00      	add	r7, sp, #0
    /* CTL_CEN already initialized as GPIO output in main.c */
    /* STA_CHG already initialized as GPIO input in main.c */
    /* LED already initialized as GPIO output in main.c */
    
    /* Start with charging disabled */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800cee0:	4b09      	ldr	r3, [pc, #36]	@ (800cf08 <CHARGER_Init+0x2c>)
 800cee2:	2200      	movs	r2, #0
 800cee4:	2110      	movs	r1, #16
 800cee6:	0018      	movs	r0, r3
 800cee8:	f004 f8a5 	bl	8011036 <HAL_GPIO_WritePin>
    charge_enabled = 0;
 800ceec:	4b07      	ldr	r3, [pc, #28]	@ (800cf0c <CHARGER_Init+0x30>)
 800ceee:	2200      	movs	r2, #0
 800cef0:	701a      	strb	r2, [r3, #0]
    usb_disconnected = 0;
 800cef2:	4b07      	ldr	r3, [pc, #28]	@ (800cf10 <CHARGER_Init+0x34>)
 800cef4:	2200      	movs	r2, #0
 800cef6:	701a      	strb	r2, [r3, #0]
    
    last_check_tick = HAL_GetTick();
 800cef8:	f001 fc3e 	bl	800e778 <HAL_GetTick>
 800cefc:	0002      	movs	r2, r0
 800cefe:	4b05      	ldr	r3, [pc, #20]	@ (800cf14 <CHARGER_Init+0x38>)
 800cf00:	601a      	str	r2, [r3, #0]
}
 800cf02:	46c0      	nop			@ (mov r8, r8)
 800cf04:	46bd      	mov	sp, r7
 800cf06:	bd80      	pop	{r7, pc}
 800cf08:	50000400 	.word	0x50000400
 800cf0c:	20002354 	.word	0x20002354
 800cf10:	2000235c 	.word	0x2000235c
 800cf14:	20002358 	.word	0x20002358

0800cf18 <CHARGER_Task>:

void CHARGER_Task(void)
{
 800cf18:	b590      	push	{r4, r7, lr}
 800cf1a:	b085      	sub	sp, #20
 800cf1c:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800cf1e:	f001 fc2b 	bl	800e778 <HAL_GetTick>
 800cf22:	0003      	movs	r3, r0
 800cf24:	60fb      	str	r3, [r7, #12]
    
    /* Check battery voltage periodically */
    if ((now - last_check_tick) >= CHARGER_CHECK_INTERVAL_MS)
 800cf26:	4b41      	ldr	r3, [pc, #260]	@ (800d02c <CHARGER_Task+0x114>)
 800cf28:	681b      	ldr	r3, [r3, #0]
 800cf2a:	68fa      	ldr	r2, [r7, #12]
 800cf2c:	1ad3      	subs	r3, r2, r3
 800cf2e:	2b63      	cmp	r3, #99	@ 0x63
 800cf30:	d800      	bhi.n	800cf34 <CHARGER_Task+0x1c>
 800cf32:	e065      	b.n	800d000 <CHARGER_Task+0xe8>
    {
        last_check_tick = now;
 800cf34:	4b3d      	ldr	r3, [pc, #244]	@ (800d02c <CHARGER_Task+0x114>)
 800cf36:	68fa      	ldr	r2, [r7, #12]
 800cf38:	601a      	str	r2, [r3, #0]
        
        float vbat = ANALOG_GetBat();
 800cf3a:	f7ff fa41 	bl	800c3c0 <ANALOG_GetBat>
 800cf3e:	1c03      	adds	r3, r0, #0
 800cf40:	60bb      	str	r3, [r7, #8]
        
        /* Critical low voltage - disconnect USB to save power */
        if (vbat < CHARGER_VBAT_CRITICAL && !usb_disconnected)
 800cf42:	493b      	ldr	r1, [pc, #236]	@ (800d030 <CHARGER_Task+0x118>)
 800cf44:	68b8      	ldr	r0, [r7, #8]
 800cf46:	f7f3 facb 	bl	80004e0 <__aeabi_fcmplt>
 800cf4a:	1e03      	subs	r3, r0, #0
 800cf4c:	d012      	beq.n	800cf74 <CHARGER_Task+0x5c>
 800cf4e:	4b39      	ldr	r3, [pc, #228]	@ (800d034 <CHARGER_Task+0x11c>)
 800cf50:	781b      	ldrb	r3, [r3, #0]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	d10e      	bne.n	800cf74 <CHARGER_Task+0x5c>
        {
            /* Disconnect USB stack immediately */
            ux_device_stack_disconnect();
 800cf56:	f00f fcfd 	bl	801c954 <_ux_device_stack_disconnect>
            usb_disconnected = 1;
 800cf5a:	4b36      	ldr	r3, [pc, #216]	@ (800d034 <CHARGER_Task+0x11c>)
 800cf5c:	2201      	movs	r2, #1
 800cf5e:	701a      	strb	r2, [r3, #0]
            
            /* Enable charging before entering low power mode */
            HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800cf60:	4b35      	ldr	r3, [pc, #212]	@ (800d038 <CHARGER_Task+0x120>)
 800cf62:	2201      	movs	r2, #1
 800cf64:	2110      	movs	r1, #16
 800cf66:	0018      	movs	r0, r3
 800cf68:	f004 f865 	bl	8011036 <HAL_GPIO_WritePin>
            charge_enabled = 1;
 800cf6c:	4b33      	ldr	r3, [pc, #204]	@ (800d03c <CHARGER_Task+0x124>)
 800cf6e:	2201      	movs	r2, #1
 800cf70:	701a      	strb	r2, [r3, #0]
 800cf72:	e045      	b.n	800d000 <CHARGER_Task+0xe8>
        }
        /* Voltage recovery - reset MCU if USB is connected */
        else if (vbat > CHARGER_VBAT_RECOVERY && usb_disconnected)
 800cf74:	4932      	ldr	r1, [pc, #200]	@ (800d040 <CHARGER_Task+0x128>)
 800cf76:	68b8      	ldr	r0, [r7, #8]
 800cf78:	f7f3 fac6 	bl	8000508 <__aeabi_fcmpgt>
 800cf7c:	1e03      	subs	r3, r0, #0
 800cf7e:	d012      	beq.n	800cfa6 <CHARGER_Task+0x8e>
 800cf80:	4b2c      	ldr	r3, [pc, #176]	@ (800d034 <CHARGER_Task+0x11c>)
 800cf82:	781b      	ldrb	r3, [r3, #0]
 800cf84:	2b00      	cmp	r3, #0
 800cf86:	d00e      	beq.n	800cfa6 <CHARGER_Task+0x8e>
        {
            /* Check if USB cable is physically connected (VBUS present) */
            GPIO_PinState usb_vbus = HAL_GPIO_ReadPin(USB_GPIO_Port, USB_Pin);
 800cf88:	1dfc      	adds	r4, r7, #7
 800cf8a:	23a0      	movs	r3, #160	@ 0xa0
 800cf8c:	05db      	lsls	r3, r3, #23
 800cf8e:	2108      	movs	r1, #8
 800cf90:	0018      	movs	r0, r3
 800cf92:	f004 f833 	bl	8010ffc <HAL_GPIO_ReadPin>
 800cf96:	0003      	movs	r3, r0
 800cf98:	7023      	strb	r3, [r4, #0]
            
            if (usb_vbus == GPIO_PIN_SET)
 800cf9a:	1dfb      	adds	r3, r7, #7
 800cf9c:	781b      	ldrb	r3, [r3, #0]
 800cf9e:	2b01      	cmp	r3, #1
 800cfa0:	d12d      	bne.n	800cffe <CHARGER_Task+0xe6>
            {
                /* USB cable connected - reset MCU to reinitialize USB stack */
                NVIC_SystemReset();
 800cfa2:	f7ff ff89 	bl	800ceb8 <__NVIC_SystemReset>
            }
        }
        /* Normal voltage-based charge control with hysteresis */
        else if (!usb_disconnected)
 800cfa6:	4b23      	ldr	r3, [pc, #140]	@ (800d034 <CHARGER_Task+0x11c>)
 800cfa8:	781b      	ldrb	r3, [r3, #0]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d128      	bne.n	800d000 <CHARGER_Task+0xe8>
        {
            if (vbat > CHARGER_VBAT_STOP && charge_enabled)
 800cfae:	4925      	ldr	r1, [pc, #148]	@ (800d044 <CHARGER_Task+0x12c>)
 800cfb0:	68b8      	ldr	r0, [r7, #8]
 800cfb2:	f7f3 faa9 	bl	8000508 <__aeabi_fcmpgt>
 800cfb6:	1e03      	subs	r3, r0, #0
 800cfb8:	d00d      	beq.n	800cfd6 <CHARGER_Task+0xbe>
 800cfba:	4b20      	ldr	r3, [pc, #128]	@ (800d03c <CHARGER_Task+0x124>)
 800cfbc:	781b      	ldrb	r3, [r3, #0]
 800cfbe:	2b00      	cmp	r3, #0
 800cfc0:	d009      	beq.n	800cfd6 <CHARGER_Task+0xbe>
            {
                /* Stop charging - voltage too high */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800cfc2:	4b1d      	ldr	r3, [pc, #116]	@ (800d038 <CHARGER_Task+0x120>)
 800cfc4:	2200      	movs	r2, #0
 800cfc6:	2110      	movs	r1, #16
 800cfc8:	0018      	movs	r0, r3
 800cfca:	f004 f834 	bl	8011036 <HAL_GPIO_WritePin>
                charge_enabled = 0;
 800cfce:	4b1b      	ldr	r3, [pc, #108]	@ (800d03c <CHARGER_Task+0x124>)
 800cfd0:	2200      	movs	r2, #0
 800cfd2:	701a      	strb	r2, [r3, #0]
 800cfd4:	e014      	b.n	800d000 <CHARGER_Task+0xe8>
            }
            else if (vbat < CHARGER_VBAT_START && !charge_enabled)
 800cfd6:	491c      	ldr	r1, [pc, #112]	@ (800d048 <CHARGER_Task+0x130>)
 800cfd8:	68b8      	ldr	r0, [r7, #8]
 800cfda:	f7f3 fa81 	bl	80004e0 <__aeabi_fcmplt>
 800cfde:	1e03      	subs	r3, r0, #0
 800cfe0:	d00e      	beq.n	800d000 <CHARGER_Task+0xe8>
 800cfe2:	4b16      	ldr	r3, [pc, #88]	@ (800d03c <CHARGER_Task+0x124>)
 800cfe4:	781b      	ldrb	r3, [r3, #0]
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d10a      	bne.n	800d000 <CHARGER_Task+0xe8>
            {
                /* Start charging - voltage low enough */
                HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800cfea:	4b13      	ldr	r3, [pc, #76]	@ (800d038 <CHARGER_Task+0x120>)
 800cfec:	2201      	movs	r2, #1
 800cfee:	2110      	movs	r1, #16
 800cff0:	0018      	movs	r0, r3
 800cff2:	f004 f820 	bl	8011036 <HAL_GPIO_WritePin>
                charge_enabled = 1;
 800cff6:	4b11      	ldr	r3, [pc, #68]	@ (800d03c <CHARGER_Task+0x124>)
 800cff8:	2201      	movs	r2, #1
 800cffa:	701a      	strb	r2, [r3, #0]
 800cffc:	e000      	b.n	800d000 <CHARGER_Task+0xe8>
        {
 800cffe:	46c0      	nop			@ (mov r8, r8)
            }
        }
    }
    
    /* Update LED to mirror STA_CHG pin (charging status indicator) */
    GPIO_PinState sta_chg = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800d000:	1dbc      	adds	r4, r7, #6
 800d002:	4b0d      	ldr	r3, [pc, #52]	@ (800d038 <CHARGER_Task+0x120>)
 800d004:	2108      	movs	r1, #8
 800d006:	0018      	movs	r0, r3
 800d008:	f003 fff8 	bl	8010ffc <HAL_GPIO_ReadPin>
 800d00c:	0003      	movs	r3, r0
 800d00e:	7023      	strb	r3, [r4, #0]
    HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, sta_chg);
 800d010:	1dbb      	adds	r3, r7, #6
 800d012:	781a      	ldrb	r2, [r3, #0]
 800d014:	2380      	movs	r3, #128	@ 0x80
 800d016:	0059      	lsls	r1, r3, #1
 800d018:	23a0      	movs	r3, #160	@ 0xa0
 800d01a:	05db      	lsls	r3, r3, #23
 800d01c:	0018      	movs	r0, r3
 800d01e:	f004 f80a 	bl	8011036 <HAL_GPIO_WritePin>
}
 800d022:	46c0      	nop			@ (mov r8, r8)
 800d024:	46bd      	mov	sp, r7
 800d026:	b005      	add	sp, #20
 800d028:	bd90      	pop	{r4, r7, pc}
 800d02a:	46c0      	nop			@ (mov r8, r8)
 800d02c:	20002358 	.word	0x20002358
 800d030:	4039999a 	.word	0x4039999a
 800d034:	2000235c 	.word	0x2000235c
 800d038:	50000400 	.word	0x50000400
 800d03c:	20002354 	.word	0x20002354
 800d040:	40466666 	.word	0x40466666
 800d044:	40833333 	.word	0x40833333
 800d048:	40733333 	.word	0x40733333

0800d04c <CHARGER_IsCharging>:

uint8_t CHARGER_IsCharging(void)
{
 800d04c:	b580      	push	{r7, lr}
 800d04e:	af00      	add	r7, sp, #0
    return charge_enabled;
 800d050:	4b02      	ldr	r3, [pc, #8]	@ (800d05c <CHARGER_IsCharging+0x10>)
 800d052:	781b      	ldrb	r3, [r3, #0]
}
 800d054:	0018      	movs	r0, r3
 800d056:	46bd      	mov	sp, r7
 800d058:	bd80      	pop	{r7, pc}
 800d05a:	46c0      	nop			@ (mov r8, r8)
 800d05c:	20002354 	.word	0x20002354

0800d060 <CHARGER_GetStatus>:

uint8_t CHARGER_GetStatus(void)
{
 800d060:	b590      	push	{r4, r7, lr}
 800d062:	b083      	sub	sp, #12
 800d064:	af00      	add	r7, sp, #0
    /* Read STA_CHG pin state multiple times to detect toggling (fault condition) */
    GPIO_PinState state1 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800d066:	1dfc      	adds	r4, r7, #7
 800d068:	4b1a      	ldr	r3, [pc, #104]	@ (800d0d4 <CHARGER_GetStatus+0x74>)
 800d06a:	2108      	movs	r1, #8
 800d06c:	0018      	movs	r0, r3
 800d06e:	f003 ffc5 	bl	8010ffc <HAL_GPIO_ReadPin>
 800d072:	0003      	movs	r3, r0
 800d074:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 800d076:	2064      	movs	r0, #100	@ 0x64
 800d078:	f001 fb88 	bl	800e78c <HAL_Delay>
    GPIO_PinState state2 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800d07c:	1dbc      	adds	r4, r7, #6
 800d07e:	4b15      	ldr	r3, [pc, #84]	@ (800d0d4 <CHARGER_GetStatus+0x74>)
 800d080:	2108      	movs	r1, #8
 800d082:	0018      	movs	r0, r3
 800d084:	f003 ffba 	bl	8010ffc <HAL_GPIO_ReadPin>
 800d088:	0003      	movs	r3, r0
 800d08a:	7023      	strb	r3, [r4, #0]
    HAL_Delay(100); /* Wait 100ms */
 800d08c:	2064      	movs	r0, #100	@ 0x64
 800d08e:	f001 fb7d 	bl	800e78c <HAL_Delay>
    GPIO_PinState state3 = HAL_GPIO_ReadPin(STA_CHG_GPIO_Port, STA_CHG_Pin);
 800d092:	1d7c      	adds	r4, r7, #5
 800d094:	4b0f      	ldr	r3, [pc, #60]	@ (800d0d4 <CHARGER_GetStatus+0x74>)
 800d096:	2108      	movs	r1, #8
 800d098:	0018      	movs	r0, r3
 800d09a:	f003 ffaf 	bl	8010ffc <HAL_GPIO_ReadPin>
 800d09e:	0003      	movs	r3, r0
 800d0a0:	7023      	strb	r3, [r4, #0]
    
    /* Check if pin is toggling (fault condition) */
    if (state1 != state2 || state2 != state3)
 800d0a2:	1dfa      	adds	r2, r7, #7
 800d0a4:	1dbb      	adds	r3, r7, #6
 800d0a6:	7812      	ldrb	r2, [r2, #0]
 800d0a8:	781b      	ldrb	r3, [r3, #0]
 800d0aa:	429a      	cmp	r2, r3
 800d0ac:	d105      	bne.n	800d0ba <CHARGER_GetStatus+0x5a>
 800d0ae:	1dba      	adds	r2, r7, #6
 800d0b0:	1d7b      	adds	r3, r7, #5
 800d0b2:	7812      	ldrb	r2, [r2, #0]
 800d0b4:	781b      	ldrb	r3, [r3, #0]
 800d0b6:	429a      	cmp	r2, r3
 800d0b8:	d001      	beq.n	800d0be <CHARGER_GetStatus+0x5e>
    {
        return 3; /* ERR - toggling at 1 Hz indicates fault */
 800d0ba:	2303      	movs	r3, #3
 800d0bc:	e006      	b.n	800d0cc <CHARGER_GetStatus+0x6c>
    
    /* STA_CHG is active-low open-drain:
     * - Low = charging active
     * - High Z (pulled high by external pullup) = not charging
     */
    if (state1 == GPIO_PIN_RESET)
 800d0be:	1dfb      	adds	r3, r7, #7
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	2b00      	cmp	r3, #0
 800d0c4:	d101      	bne.n	800d0ca <CHARGER_GetStatus+0x6a>
    {
        return 1; /* Charging */
 800d0c6:	2301      	movs	r3, #1
 800d0c8:	e000      	b.n	800d0cc <CHARGER_GetStatus+0x6c>
    }
    else
    {
        return 2; /* Not charging */
 800d0ca:	2302      	movs	r3, #2
    }
}
 800d0cc:	0018      	movs	r0, r3
 800d0ce:	46bd      	mov	sp, r7
 800d0d0:	b003      	add	sp, #12
 800d0d2:	bd90      	pop	{r4, r7, pc}
 800d0d4:	50000400 	.word	0x50000400

0800d0d8 <CHARGER_Reset>:

void CHARGER_Reset(void)
{
 800d0d8:	b580      	push	{r7, lr}
 800d0da:	af00      	add	r7, sp, #0
    /* Toggle CTL_CEN pin to reset charger fault conditions:
     * - Charging timeout (pre-charge, fast-charge)
     * - Battery voltage below VPRE after fast-charge started
     * - End-of-charge
     */
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_RESET);
 800d0dc:	4b0a      	ldr	r3, [pc, #40]	@ (800d108 <CHARGER_Reset+0x30>)
 800d0de:	2200      	movs	r2, #0
 800d0e0:	2110      	movs	r1, #16
 800d0e2:	0018      	movs	r0, r3
 800d0e4:	f003 ffa7 	bl	8011036 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 800d0e8:	2064      	movs	r0, #100	@ 0x64
 800d0ea:	f001 fb4f 	bl	800e78c <HAL_Delay>
    HAL_GPIO_WritePin(CTL_CEN_GPIO_Port, CTL_CEN_Pin, GPIO_PIN_SET);
 800d0ee:	4b06      	ldr	r3, [pc, #24]	@ (800d108 <CHARGER_Reset+0x30>)
 800d0f0:	2201      	movs	r2, #1
 800d0f2:	2110      	movs	r1, #16
 800d0f4:	0018      	movs	r0, r3
 800d0f6:	f003 ff9e 	bl	8011036 <HAL_GPIO_WritePin>
    
    /* Update internal state */
    charge_enabled = 1;
 800d0fa:	4b04      	ldr	r3, [pc, #16]	@ (800d10c <CHARGER_Reset+0x34>)
 800d0fc:	2201      	movs	r2, #1
 800d0fe:	701a      	strb	r2, [r3, #0]
}
 800d100:	46c0      	nop			@ (mov r8, r8)
 800d102:	46bd      	mov	sp, r7
 800d104:	bd80      	pop	{r7, pc}
 800d106:	46c0      	nop			@ (mov r8, r8)
 800d108:	50000400 	.word	0x50000400
 800d10c:	20002354 	.word	0x20002354

0800d110 <led_hw_status>:
#include "led.h"
#include <string.h>
#include <stdio.h>

// Dummy implementcia pre linker
void led_hw_status(char *buf, size_t len) {
 800d110:	b580      	push	{r7, lr}
 800d112:	b082      	sub	sp, #8
 800d114:	af00      	add	r7, sp, #0
 800d116:	6078      	str	r0, [r7, #4]
 800d118:	6039      	str	r1, [r7, #0]
  snprintf(buf, len, "not implemented");
 800d11a:	4a05      	ldr	r2, [pc, #20]	@ (800d130 <led_hw_status+0x20>)
 800d11c:	6839      	ldr	r1, [r7, #0]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	0018      	movs	r0, r3
 800d122:	f015 f89d 	bl	8022260 <sniprintf>
}
 800d126:	46c0      	nop			@ (mov r8, r8)
 800d128:	46bd      	mov	sp, r7
 800d12a:	b002      	add	sp, #8
 800d12c:	bd80      	pop	{r7, pc}
 800d12e:	46c0      	nop			@ (mov r8, r8)
 800d130:	08027468 	.word	0x08027468

0800d134 <put_byte_msb>:
// Your CubeMX screenshot: Peripheral=Word, Memory=Byte (wrong).
// FIX WITHOUT TOUCHING IOC: we make buffer Word and write Word values (14/36/0).
static uint32_t pwm_buffer[total_slots] = {0};

static inline void put_byte_msb(uint32_t *dst, uint8_t v)
{
 800d134:	b580      	push	{r7, lr}
 800d136:	b084      	sub	sp, #16
 800d138:	af00      	add	r7, sp, #0
 800d13a:	6078      	str	r0, [r7, #4]
 800d13c:	000a      	movs	r2, r1
 800d13e:	1cfb      	adds	r3, r7, #3
 800d140:	701a      	strb	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800d142:	2307      	movs	r3, #7
 800d144:	60fb      	str	r3, [r7, #12]
 800d146:	e011      	b.n	800d16c <put_byte_msb+0x38>
    *dst++ = (v & (1u << i)) ? bitHightimercount : bitLowtimercount;
 800d148:	1cfb      	adds	r3, r7, #3
 800d14a:	781a      	ldrb	r2, [r3, #0]
 800d14c:	68fb      	ldr	r3, [r7, #12]
 800d14e:	40da      	lsrs	r2, r3
 800d150:	0013      	movs	r3, r2
 800d152:	2201      	movs	r2, #1
 800d154:	4013      	ands	r3, r2
 800d156:	d001      	beq.n	800d15c <put_byte_msb+0x28>
 800d158:	2224      	movs	r2, #36	@ 0x24
 800d15a:	e000      	b.n	800d15e <put_byte_msb+0x2a>
 800d15c:	220e      	movs	r2, #14
 800d15e:	687b      	ldr	r3, [r7, #4]
 800d160:	1d19      	adds	r1, r3, #4
 800d162:	6079      	str	r1, [r7, #4]
 800d164:	601a      	str	r2, [r3, #0]
  for (int i = 7; i >= 0; i--) {
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	3b01      	subs	r3, #1
 800d16a:	60fb      	str	r3, [r7, #12]
 800d16c:	68fb      	ldr	r3, [r7, #12]
 800d16e:	2b00      	cmp	r3, #0
 800d170:	daea      	bge.n	800d148 <put_byte_msb+0x14>
  }
}
 800d172:	46c0      	nop			@ (mov r8, r8)
 800d174:	46c0      	nop			@ (mov r8, r8)
 800d176:	46bd      	mov	sp, r7
 800d178:	b004      	add	sp, #16
 800d17a:	bd80      	pop	{r7, pc}

0800d17c <led_set_RGBW>:

// Nastav hodnoty pre jeden pixel (uloenie do RAM: RGBW)
void led_set_RGBW(uint8_t index, uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800d17c:	b5b0      	push	{r4, r5, r7, lr}
 800d17e:	b082      	sub	sp, #8
 800d180:	af00      	add	r7, sp, #0
 800d182:	0005      	movs	r5, r0
 800d184:	000c      	movs	r4, r1
 800d186:	0010      	movs	r0, r2
 800d188:	0019      	movs	r1, r3
 800d18a:	1dfb      	adds	r3, r7, #7
 800d18c:	1c2a      	adds	r2, r5, #0
 800d18e:	701a      	strb	r2, [r3, #0]
 800d190:	1dbb      	adds	r3, r7, #6
 800d192:	1c22      	adds	r2, r4, #0
 800d194:	701a      	strb	r2, [r3, #0]
 800d196:	1d7b      	adds	r3, r7, #5
 800d198:	1c02      	adds	r2, r0, #0
 800d19a:	701a      	strb	r2, [r3, #0]
 800d19c:	1d3b      	adds	r3, r7, #4
 800d19e:	1c0a      	adds	r2, r1, #0
 800d1a0:	701a      	strb	r2, [r3, #0]
  if (index >= numberofpixels) return;
 800d1a2:	1dfb      	adds	r3, r7, #7
 800d1a4:	781b      	ldrb	r3, [r3, #0]
 800d1a6:	2b1d      	cmp	r3, #29
 800d1a8:	d820      	bhi.n	800d1ec <led_set_RGBW+0x70>
  rgbw_arr[index * 4u + 0u] = r;
 800d1aa:	1dfb      	adds	r3, r7, #7
 800d1ac:	781b      	ldrb	r3, [r3, #0]
 800d1ae:	009b      	lsls	r3, r3, #2
 800d1b0:	4a10      	ldr	r2, [pc, #64]	@ (800d1f4 <led_set_RGBW+0x78>)
 800d1b2:	1db9      	adds	r1, r7, #6
 800d1b4:	7809      	ldrb	r1, [r1, #0]
 800d1b6:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 1u] = g;
 800d1b8:	1dfb      	adds	r3, r7, #7
 800d1ba:	781b      	ldrb	r3, [r3, #0]
 800d1bc:	009b      	lsls	r3, r3, #2
 800d1be:	3301      	adds	r3, #1
 800d1c0:	4a0c      	ldr	r2, [pc, #48]	@ (800d1f4 <led_set_RGBW+0x78>)
 800d1c2:	1d79      	adds	r1, r7, #5
 800d1c4:	7809      	ldrb	r1, [r1, #0]
 800d1c6:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 2u] = b;
 800d1c8:	1dfb      	adds	r3, r7, #7
 800d1ca:	781b      	ldrb	r3, [r3, #0]
 800d1cc:	009b      	lsls	r3, r3, #2
 800d1ce:	3302      	adds	r3, #2
 800d1d0:	4a08      	ldr	r2, [pc, #32]	@ (800d1f4 <led_set_RGBW+0x78>)
 800d1d2:	1d39      	adds	r1, r7, #4
 800d1d4:	7809      	ldrb	r1, [r1, #0]
 800d1d6:	54d1      	strb	r1, [r2, r3]
  rgbw_arr[index * 4u + 3u] = w;
 800d1d8:	1dfb      	adds	r3, r7, #7
 800d1da:	781b      	ldrb	r3, [r3, #0]
 800d1dc:	009b      	lsls	r3, r3, #2
 800d1de:	1cda      	adds	r2, r3, #3
 800d1e0:	4904      	ldr	r1, [pc, #16]	@ (800d1f4 <led_set_RGBW+0x78>)
 800d1e2:	2318      	movs	r3, #24
 800d1e4:	18fb      	adds	r3, r7, r3
 800d1e6:	781b      	ldrb	r3, [r3, #0]
 800d1e8:	548b      	strb	r3, [r1, r2]
 800d1ea:	e000      	b.n	800d1ee <led_set_RGBW+0x72>
  if (index >= numberofpixels) return;
 800d1ec:	46c0      	nop			@ (mov r8, r8)
}
 800d1ee:	46bd      	mov	sp, r7
 800d1f0:	b002      	add	sp, #8
 800d1f2:	bdb0      	pop	{r4, r5, r7, pc}
 800d1f4:	20002360 	.word	0x20002360

0800d1f8 <led_set_all_RGBW>:
{
  led_set_RGBW(index, r, g, b, 0);
}

void led_set_all_RGBW(uint8_t r, uint8_t g, uint8_t b, uint8_t w)
{
 800d1f8:	b5b0      	push	{r4, r5, r7, lr}
 800d1fa:	b086      	sub	sp, #24
 800d1fc:	af02      	add	r7, sp, #8
 800d1fe:	0005      	movs	r5, r0
 800d200:	000c      	movs	r4, r1
 800d202:	0010      	movs	r0, r2
 800d204:	0019      	movs	r1, r3
 800d206:	1dfb      	adds	r3, r7, #7
 800d208:	1c2a      	adds	r2, r5, #0
 800d20a:	701a      	strb	r2, [r3, #0]
 800d20c:	1dbb      	adds	r3, r7, #6
 800d20e:	1c22      	adds	r2, r4, #0
 800d210:	701a      	strb	r2, [r3, #0]
 800d212:	1d7b      	adds	r3, r7, #5
 800d214:	1c02      	adds	r2, r0, #0
 800d216:	701a      	strb	r2, [r3, #0]
 800d218:	1d3b      	adds	r3, r7, #4
 800d21a:	1c0a      	adds	r2, r1, #0
 800d21c:	701a      	strb	r2, [r3, #0]
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800d21e:	230f      	movs	r3, #15
 800d220:	18fb      	adds	r3, r7, r3
 800d222:	2200      	movs	r2, #0
 800d224:	701a      	strb	r2, [r3, #0]
 800d226:	e013      	b.n	800d250 <led_set_all_RGBW+0x58>
    led_set_RGBW(i, r, g, b, w);
 800d228:	1d7b      	adds	r3, r7, #5
 800d22a:	781c      	ldrb	r4, [r3, #0]
 800d22c:	1dbb      	adds	r3, r7, #6
 800d22e:	781a      	ldrb	r2, [r3, #0]
 800d230:	1dfb      	adds	r3, r7, #7
 800d232:	7819      	ldrb	r1, [r3, #0]
 800d234:	250f      	movs	r5, #15
 800d236:	197b      	adds	r3, r7, r5
 800d238:	7818      	ldrb	r0, [r3, #0]
 800d23a:	1d3b      	adds	r3, r7, #4
 800d23c:	781b      	ldrb	r3, [r3, #0]
 800d23e:	9300      	str	r3, [sp, #0]
 800d240:	0023      	movs	r3, r4
 800d242:	f7ff ff9b 	bl	800d17c <led_set_RGBW>
  for (uint8_t i = 0; i < numberofpixels; ++i) {
 800d246:	197b      	adds	r3, r7, r5
 800d248:	197a      	adds	r2, r7, r5
 800d24a:	7812      	ldrb	r2, [r2, #0]
 800d24c:	3201      	adds	r2, #1
 800d24e:	701a      	strb	r2, [r3, #0]
 800d250:	230f      	movs	r3, #15
 800d252:	18fb      	adds	r3, r7, r3
 800d254:	781b      	ldrb	r3, [r3, #0]
 800d256:	2b1d      	cmp	r3, #29
 800d258:	d9e6      	bls.n	800d228 <led_set_all_RGBW+0x30>
  }
}
 800d25a:	46c0      	nop			@ (mov r8, r8)
 800d25c:	46c0      	nop			@ (mov r8, r8)
 800d25e:	46bd      	mov	sp, r7
 800d260:	b004      	add	sp, #16
 800d262:	bdb0      	pop	{r4, r5, r7, pc}

0800d264 <led_render>:
 * then start TIM2 PWM DMA.
 *
 * IMPORTANT: SK6812 RGBW expects GRBW order (MSB first).
 */
void led_render(void)
{
 800d264:	b580      	push	{r7, lr}
 800d266:	b084      	sub	sp, #16
 800d268:	af00      	add	r7, sp, #0
  uint32_t p = 0;
 800d26a:	2300      	movs	r3, #0
 800d26c:	60fb      	str	r3, [r7, #12]
  // stop previous (safe)
  HAL_TIM_PWM_Stop_DMA(&htim2, TIM_CHANNEL_1);
 800d26e:	4b3c      	ldr	r3, [pc, #240]	@ (800d360 <led_render+0xfc>)
 800d270:	2100      	movs	r1, #0
 800d272:	0018      	movs	r0, r3
 800d274:	f00b fbb6 	bl	80189e4 <HAL_TIM_PWM_Stop_DMA>

  for (uint32_t i = 0; i < numberofpixels; i++)
 800d278:	2300      	movs	r3, #0
 800d27a:	60bb      	str	r3, [r7, #8]
 800d27c:	e051      	b.n	800d322 <led_render+0xbe>
  {
    uint8_t r = rgbw_arr[i * 4u + 0u];
 800d27e:	68bb      	ldr	r3, [r7, #8]
 800d280:	009a      	lsls	r2, r3, #2
 800d282:	1cfb      	adds	r3, r7, #3
 800d284:	4937      	ldr	r1, [pc, #220]	@ (800d364 <led_render+0x100>)
 800d286:	5c8a      	ldrb	r2, [r1, r2]
 800d288:	701a      	strb	r2, [r3, #0]
    uint8_t g = rgbw_arr[i * 4u + 1u];
 800d28a:	68bb      	ldr	r3, [r7, #8]
 800d28c:	009b      	lsls	r3, r3, #2
 800d28e:	1c5a      	adds	r2, r3, #1
 800d290:	1cbb      	adds	r3, r7, #2
 800d292:	4934      	ldr	r1, [pc, #208]	@ (800d364 <led_render+0x100>)
 800d294:	5c8a      	ldrb	r2, [r1, r2]
 800d296:	701a      	strb	r2, [r3, #0]
    uint8_t b = rgbw_arr[i * 4u + 2u];
 800d298:	68bb      	ldr	r3, [r7, #8]
 800d29a:	009b      	lsls	r3, r3, #2
 800d29c:	1c9a      	adds	r2, r3, #2
 800d29e:	1c7b      	adds	r3, r7, #1
 800d2a0:	4930      	ldr	r1, [pc, #192]	@ (800d364 <led_render+0x100>)
 800d2a2:	5c8a      	ldrb	r2, [r1, r2]
 800d2a4:	701a      	strb	r2, [r3, #0]
    uint8_t w = rgbw_arr[i * 4u + 3u];
 800d2a6:	68bb      	ldr	r3, [r7, #8]
 800d2a8:	009b      	lsls	r3, r3, #2
 800d2aa:	1cda      	adds	r2, r3, #3
 800d2ac:	003b      	movs	r3, r7
 800d2ae:	492d      	ldr	r1, [pc, #180]	@ (800d364 <led_render+0x100>)
 800d2b0:	5c8a      	ldrb	r2, [r1, r2]
 800d2b2:	701a      	strb	r2, [r3, #0]

    // transmit GRBW (not RGBW)
    put_byte_msb(&pwm_buffer[p], g); p += 8u;
 800d2b4:	68fb      	ldr	r3, [r7, #12]
 800d2b6:	009a      	lsls	r2, r3, #2
 800d2b8:	4b2b      	ldr	r3, [pc, #172]	@ (800d368 <led_render+0x104>)
 800d2ba:	18d2      	adds	r2, r2, r3
 800d2bc:	1cbb      	adds	r3, r7, #2
 800d2be:	781b      	ldrb	r3, [r3, #0]
 800d2c0:	0019      	movs	r1, r3
 800d2c2:	0010      	movs	r0, r2
 800d2c4:	f7ff ff36 	bl	800d134 <put_byte_msb>
 800d2c8:	68fb      	ldr	r3, [r7, #12]
 800d2ca:	3308      	adds	r3, #8
 800d2cc:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], r); p += 8u;
 800d2ce:	68fb      	ldr	r3, [r7, #12]
 800d2d0:	009a      	lsls	r2, r3, #2
 800d2d2:	4b25      	ldr	r3, [pc, #148]	@ (800d368 <led_render+0x104>)
 800d2d4:	18d2      	adds	r2, r2, r3
 800d2d6:	1cfb      	adds	r3, r7, #3
 800d2d8:	781b      	ldrb	r3, [r3, #0]
 800d2da:	0019      	movs	r1, r3
 800d2dc:	0010      	movs	r0, r2
 800d2de:	f7ff ff29 	bl	800d134 <put_byte_msb>
 800d2e2:	68fb      	ldr	r3, [r7, #12]
 800d2e4:	3308      	adds	r3, #8
 800d2e6:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], b); p += 8u;
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	009a      	lsls	r2, r3, #2
 800d2ec:	4b1e      	ldr	r3, [pc, #120]	@ (800d368 <led_render+0x104>)
 800d2ee:	18d2      	adds	r2, r2, r3
 800d2f0:	1c7b      	adds	r3, r7, #1
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	0019      	movs	r1, r3
 800d2f6:	0010      	movs	r0, r2
 800d2f8:	f7ff ff1c 	bl	800d134 <put_byte_msb>
 800d2fc:	68fb      	ldr	r3, [r7, #12]
 800d2fe:	3308      	adds	r3, #8
 800d300:	60fb      	str	r3, [r7, #12]
    put_byte_msb(&pwm_buffer[p], w); p += 8u;
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	009a      	lsls	r2, r3, #2
 800d306:	4b18      	ldr	r3, [pc, #96]	@ (800d368 <led_render+0x104>)
 800d308:	18d2      	adds	r2, r2, r3
 800d30a:	003b      	movs	r3, r7
 800d30c:	781b      	ldrb	r3, [r3, #0]
 800d30e:	0019      	movs	r1, r3
 800d310:	0010      	movs	r0, r2
 800d312:	f7ff ff0f 	bl	800d134 <put_byte_msb>
 800d316:	68fb      	ldr	r3, [r7, #12]
 800d318:	3308      	adds	r3, #8
 800d31a:	60fb      	str	r3, [r7, #12]
  for (uint32_t i = 0; i < numberofpixels; i++)
 800d31c:	68bb      	ldr	r3, [r7, #8]
 800d31e:	3301      	adds	r3, #1
 800d320:	60bb      	str	r3, [r7, #8]
 800d322:	68bb      	ldr	r3, [r7, #8]
 800d324:	2b1d      	cmp	r3, #29
 800d326:	d9aa      	bls.n	800d27e <led_render+0x1a>
  }

  // reset low
  for (uint32_t k = 0; k < resetslots; k++) {
 800d328:	2300      	movs	r3, #0
 800d32a:	607b      	str	r3, [r7, #4]
 800d32c:	e009      	b.n	800d342 <led_render+0xde>
    pwm_buffer[p++] = 0u;
 800d32e:	68fb      	ldr	r3, [r7, #12]
 800d330:	1c5a      	adds	r2, r3, #1
 800d332:	60fa      	str	r2, [r7, #12]
 800d334:	4a0c      	ldr	r2, [pc, #48]	@ (800d368 <led_render+0x104>)
 800d336:	009b      	lsls	r3, r3, #2
 800d338:	2100      	movs	r1, #0
 800d33a:	5099      	str	r1, [r3, r2]
  for (uint32_t k = 0; k < resetslots; k++) {
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	3301      	adds	r3, #1
 800d340:	607b      	str	r3, [r7, #4]
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2bef      	cmp	r3, #239	@ 0xef
 800d346:	d9f2      	bls.n	800d32e <led_render+0xca>
  }

  // start new transfer
  HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, pwm_buffer, p);
 800d348:	68fb      	ldr	r3, [r7, #12]
 800d34a:	b29b      	uxth	r3, r3
 800d34c:	4a06      	ldr	r2, [pc, #24]	@ (800d368 <led_render+0x104>)
 800d34e:	4804      	ldr	r0, [pc, #16]	@ (800d360 <led_render+0xfc>)
 800d350:	2100      	movs	r1, #0
 800d352:	f00b f94f 	bl	80185f4 <HAL_TIM_PWM_Start_DMA>
}
 800d356:	46c0      	nop			@ (mov r8, r8)
 800d358:	46bd      	mov	sp, r7
 800d35a:	b004      	add	sp, #16
 800d35c:	bd80      	pop	{r7, pc}
 800d35e:	46c0      	nop			@ (mov r8, r8)
 800d360:	2000050c 	.word	0x2000050c
 800d364:	20002360 	.word	0x20002360
 800d368:	200023d8 	.word	0x200023d8

0800d36c <mic_get_target_ms>:

/* ===================== PowerSave control (compile-time) =====================
 * MIC_POWERSAVE je nastaven v mic.h a plat a po kompilcii.
 */
static inline uint32_t mic_get_target_ms(void)
{
 800d36c:	b580      	push	{r7, lr}
 800d36e:	af00      	add	r7, sp, #0
    /* 0 = continuous */
    if (MIC_POWERSAVE == 0u) return 0u;
    /* 1..10 = minimum 10ms */
    if (MIC_POWERSAVE <= 10u) return 10u;
    /* >10 = ms */
    return (uint32_t)MIC_POWERSAVE;
 800d370:	2364      	movs	r3, #100	@ 0x64
}
 800d372:	0018      	movs	r0, r3
 800d374:	46bd      	mov	sp, r7
 800d376:	bd80      	pop	{r7, pc}

0800d378 <MIC_DebugLastDmaBuf>:
/* last DMA snapshot for CLI dump */
static uint8_t  s_have_last_dma;
static uint32_t s_last_dma_words;

const uint16_t* MIC_DebugLastDmaBuf(uint32_t *out_words)
{
 800d378:	b580      	push	{r7, lr}
 800d37a:	b082      	sub	sp, #8
 800d37c:	af00      	add	r7, sp, #0
 800d37e:	6078      	str	r0, [r7, #4]
    if (out_words) *out_words = s_last_dma_words;
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	2b00      	cmp	r3, #0
 800d384:	d003      	beq.n	800d38e <MIC_DebugLastDmaBuf+0x16>
 800d386:	4b07      	ldr	r3, [pc, #28]	@ (800d3a4 <MIC_DebugLastDmaBuf+0x2c>)
 800d388:	681a      	ldr	r2, [r3, #0]
 800d38a:	687b      	ldr	r3, [r7, #4]
 800d38c:	601a      	str	r2, [r3, #0]
    return s_have_last_dma ? s_rx_buf : NULL;
 800d38e:	4b06      	ldr	r3, [pc, #24]	@ (800d3a8 <MIC_DebugLastDmaBuf+0x30>)
 800d390:	781b      	ldrb	r3, [r3, #0]
 800d392:	2b00      	cmp	r3, #0
 800d394:	d001      	beq.n	800d39a <MIC_DebugLastDmaBuf+0x22>
 800d396:	4b05      	ldr	r3, [pc, #20]	@ (800d3ac <MIC_DebugLastDmaBuf+0x34>)
 800d398:	e000      	b.n	800d39c <MIC_DebugLastDmaBuf+0x24>
 800d39a:	2300      	movs	r3, #0
}
 800d39c:	0018      	movs	r0, r3
 800d39e:	46bd      	mov	sp, r7
 800d3a0:	b002      	add	sp, #8
 800d3a2:	bd80      	pop	{r7, pc}
 800d3a4:	20003ac0 	.word	0x20003ac0
 800d3a8:	20003abc 	.word	0x20003abc
 800d3ac:	20003698 	.word	0x20003698

0800d3b0 <safe_dbfs_from_rms>:
/* ====== pomocn makr ====== */
#define MIC_DBG(...) do { if (s_debug) printf(__VA_ARGS__); } while (0)

/* ====== pomocn funkcie pre error handling a dBFS ====== */
static float safe_dbfs_from_rms(float rms)
{
 800d3b0:	b580      	push	{r7, lr}
 800d3b2:	b082      	sub	sp, #8
 800d3b4:	af00      	add	r7, sp, #0
 800d3b6:	6078      	str	r0, [r7, #4]
    /* ochrana proti log(0) */
    if (rms < 1e-6f) return -120.0f;
 800d3b8:	490a      	ldr	r1, [pc, #40]	@ (800d3e4 <safe_dbfs_from_rms+0x34>)
 800d3ba:	6878      	ldr	r0, [r7, #4]
 800d3bc:	f7f3 f890 	bl	80004e0 <__aeabi_fcmplt>
 800d3c0:	1e03      	subs	r3, r0, #0
 800d3c2:	d001      	beq.n	800d3c8 <safe_dbfs_from_rms+0x18>
 800d3c4:	4b08      	ldr	r3, [pc, #32]	@ (800d3e8 <safe_dbfs_from_rms+0x38>)
 800d3c6:	e009      	b.n	800d3dc <safe_dbfs_from_rms+0x2c>
    return 20.0f * log10f(rms);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	1c18      	adds	r0, r3, #0
 800d3cc:	f018 fa9e 	bl	802590c <log10f>
 800d3d0:	1c03      	adds	r3, r0, #0
 800d3d2:	4906      	ldr	r1, [pc, #24]	@ (800d3ec <safe_dbfs_from_rms+0x3c>)
 800d3d4:	1c18      	adds	r0, r3, #0
 800d3d6:	f7f3 fe9f 	bl	8001118 <__aeabi_fmul>
 800d3da:	1c03      	adds	r3, r0, #0
}
 800d3dc:	1c18      	adds	r0, r3, #0
 800d3de:	46bd      	mov	sp, r7
 800d3e0:	b002      	add	sp, #8
 800d3e2:	bd80      	pop	{r7, pc}
 800d3e4:	358637bd 	.word	0x358637bd
 800d3e8:	c2f00000 	.word	0xc2f00000
 800d3ec:	41a00000 	.word	0x41a00000

0800d3f0 <set_error>:

static void set_error(mic_err_t e, const char *msg)
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b082      	sub	sp, #8
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	0002      	movs	r2, r0
 800d3f8:	6039      	str	r1, [r7, #0]
 800d3fa:	1dfb      	adds	r3, r7, #7
 800d3fc:	701a      	strb	r2, [r3, #0]
    s_last_err = e;
 800d3fe:	4b0a      	ldr	r3, [pc, #40]	@ (800d428 <set_error+0x38>)
 800d400:	1dfa      	adds	r2, r7, #7
 800d402:	7812      	ldrb	r2, [r2, #0]
 800d404:	701a      	strb	r2, [r3, #0]
    if (msg && s_debug)
 800d406:	683b      	ldr	r3, [r7, #0]
 800d408:	2b00      	cmp	r3, #0
 800d40a:	d009      	beq.n	800d420 <set_error+0x30>
 800d40c:	4b07      	ldr	r3, [pc, #28]	@ (800d42c <set_error+0x3c>)
 800d40e:	781b      	ldrb	r3, [r3, #0]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d005      	beq.n	800d420 <set_error+0x30>
        printf("[MIC] %s\r\n", msg);
 800d414:	683a      	ldr	r2, [r7, #0]
 800d416:	4b06      	ldr	r3, [pc, #24]	@ (800d430 <set_error+0x40>)
 800d418:	0011      	movs	r1, r2
 800d41a:	0018      	movs	r0, r3
 800d41c:	f014 ff10 	bl	8022240 <iprintf>
}
 800d420:	46c0      	nop			@ (mov r8, r8)
 800d422:	46bd      	mov	sp, r7
 800d424:	b002      	add	sp, #8
 800d426:	bd80      	pop	{r7, pc}
 800d428:	20003a9d 	.word	0x20003a9d
 800d42c:	20003a9c 	.word	0x20003a9c
 800d430:	08027478 	.word	0x08027478

0800d434 <pdm2pcm_reset>:
#define MIC_FIR_TAPS  8u
static int32_t s_fir_hist[MIC_FIR_TAPS];
static uint32_t s_fir_pos;

static void pdm2pcm_reset(void)
{
 800d434:	b580      	push	{r7, lr}
 800d436:	af00      	add	r7, sp, #0
    s_cic_integrator = 0;
 800d438:	4b08      	ldr	r3, [pc, #32]	@ (800d45c <pdm2pcm_reset+0x28>)
 800d43a:	2200      	movs	r2, #0
 800d43c:	601a      	str	r2, [r3, #0]
    s_cic_comb_prev  = 0;
 800d43e:	4b08      	ldr	r3, [pc, #32]	@ (800d460 <pdm2pcm_reset+0x2c>)
 800d440:	2200      	movs	r2, #0
 800d442:	601a      	str	r2, [r3, #0]
    memset(s_fir_hist, 0, sizeof(s_fir_hist));
 800d444:	4b07      	ldr	r3, [pc, #28]	@ (800d464 <pdm2pcm_reset+0x30>)
 800d446:	2220      	movs	r2, #32
 800d448:	2100      	movs	r1, #0
 800d44a:	0018      	movs	r0, r3
 800d44c:	f015 f812 	bl	8022474 <memset>
    s_fir_pos = 0u;
 800d450:	4b05      	ldr	r3, [pc, #20]	@ (800d468 <pdm2pcm_reset+0x34>)
 800d452:	2200      	movs	r2, #0
 800d454:	601a      	str	r2, [r3, #0]
}
 800d456:	46c0      	nop			@ (mov r8, r8)
 800d458:	46bd      	mov	sp, r7
 800d45a:	bd80      	pop	{r7, pc}
 800d45c:	20003acc 	.word	0x20003acc
 800d460:	20003ad0 	.word	0x20003ad0
 800d464:	20003ad4 	.word	0x20003ad4
 800d468:	20003af4 	.word	0x20003af4

0800d46c <popcount16_inline>:

static inline uint8_t popcount16_inline(uint16_t x)
{
 800d46c:	b580      	push	{r7, lr}
 800d46e:	b084      	sub	sp, #16
 800d470:	af00      	add	r7, sp, #0
 800d472:	0002      	movs	r2, r0
 800d474:	1dbb      	adds	r3, r7, #6
 800d476:	801a      	strh	r2, [r3, #0]
    uint8_t c = 0;
 800d478:	230f      	movs	r3, #15
 800d47a:	18fb      	adds	r3, r7, r3
 800d47c:	2200      	movs	r2, #0
 800d47e:	701a      	strb	r2, [r3, #0]
    while (x)
 800d480:	e00e      	b.n	800d4a0 <popcount16_inline+0x34>
    {
        x &= (uint16_t)(x - 1u);
 800d482:	1dbb      	adds	r3, r7, #6
 800d484:	881b      	ldrh	r3, [r3, #0]
 800d486:	3b01      	subs	r3, #1
 800d488:	b29a      	uxth	r2, r3
 800d48a:	1dbb      	adds	r3, r7, #6
 800d48c:	1db9      	adds	r1, r7, #6
 800d48e:	8809      	ldrh	r1, [r1, #0]
 800d490:	400a      	ands	r2, r1
 800d492:	801a      	strh	r2, [r3, #0]
        c++;
 800d494:	210f      	movs	r1, #15
 800d496:	187b      	adds	r3, r7, r1
 800d498:	781a      	ldrb	r2, [r3, #0]
 800d49a:	187b      	adds	r3, r7, r1
 800d49c:	3201      	adds	r2, #1
 800d49e:	701a      	strb	r2, [r3, #0]
    while (x)
 800d4a0:	1dbb      	adds	r3, r7, #6
 800d4a2:	881b      	ldrh	r3, [r3, #0]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d1ec      	bne.n	800d482 <popcount16_inline+0x16>
    }
    return c;
 800d4a8:	230f      	movs	r3, #15
 800d4aa:	18fb      	adds	r3, r7, r3
 800d4ac:	781b      	ldrb	r3, [r3, #0]
}
 800d4ae:	0018      	movs	r0, r3
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	b004      	add	sp, #16
 800d4b4:	bd80      	pop	{r7, pc}

0800d4b6 <pdm_word_to_cic_input>:
 * 16-bit word je 16 PDM bitov.
 * Pre CIC integrtor chceme set +1/-1 za tieto bity:
 *  ones - zeros = 2*ones - 16  => rozsah [-16..+16]
 */
static inline int32_t pdm_word_to_cic_input(uint16_t w)
{
 800d4b6:	b580      	push	{r7, lr}
 800d4b8:	b084      	sub	sp, #16
 800d4ba:	af00      	add	r7, sp, #0
 800d4bc:	0002      	movs	r2, r0
 800d4be:	1dbb      	adds	r3, r7, #6
 800d4c0:	801a      	strh	r2, [r3, #0]
    int32_t ones = (int32_t)popcount16_inline(w);
 800d4c2:	1dbb      	adds	r3, r7, #6
 800d4c4:	881b      	ldrh	r3, [r3, #0]
 800d4c6:	0018      	movs	r0, r3
 800d4c8:	f7ff ffd0 	bl	800d46c <popcount16_inline>
 800d4cc:	0003      	movs	r3, r0
 800d4ce:	60fb      	str	r3, [r7, #12]
    return (2 * ones) - 16;
 800d4d0:	68fb      	ldr	r3, [r7, #12]
 800d4d2:	3b08      	subs	r3, #8
 800d4d4:	005b      	lsls	r3, r3, #1
}
 800d4d6:	0018      	movs	r0, r3
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	b004      	add	sp, #16
 800d4dc:	bd80      	pop	{r7, pc}
	...

0800d4e0 <pdm2pcm_step>:

static inline float pdm2pcm_step(int32_t cic_in)
{
 800d4e0:	b5b0      	push	{r4, r5, r7, lr}
 800d4e2:	b088      	sub	sp, #32
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
    /* CIC integrtor */
    s_cic_integrator += cic_in;
 800d4e8:	4b2c      	ldr	r3, [pc, #176]	@ (800d59c <pdm2pcm_step+0xbc>)
 800d4ea:	681a      	ldr	r2, [r3, #0]
 800d4ec:	687b      	ldr	r3, [r7, #4]
 800d4ee:	18d2      	adds	r2, r2, r3
 800d4f0:	4b2a      	ldr	r3, [pc, #168]	@ (800d59c <pdm2pcm_step+0xbc>)
 800d4f2:	601a      	str	r2, [r3, #0]

    /* CIC comb */
    int32_t comb = s_cic_integrator - s_cic_comb_prev;
 800d4f4:	4b29      	ldr	r3, [pc, #164]	@ (800d59c <pdm2pcm_step+0xbc>)
 800d4f6:	681a      	ldr	r2, [r3, #0]
 800d4f8:	4b29      	ldr	r3, [pc, #164]	@ (800d5a0 <pdm2pcm_step+0xc0>)
 800d4fa:	681b      	ldr	r3, [r3, #0]
 800d4fc:	1ad3      	subs	r3, r2, r3
 800d4fe:	60fb      	str	r3, [r7, #12]
    s_cic_comb_prev = s_cic_integrator;
 800d500:	4b26      	ldr	r3, [pc, #152]	@ (800d59c <pdm2pcm_step+0xbc>)
 800d502:	681a      	ldr	r2, [r3, #0]
 800d504:	4b26      	ldr	r3, [pc, #152]	@ (800d5a0 <pdm2pcm_step+0xc0>)
 800d506:	601a      	str	r2, [r3, #0]

    /* FIR moving average */
    s_fir_hist[s_fir_pos] = comb;
 800d508:	4b26      	ldr	r3, [pc, #152]	@ (800d5a4 <pdm2pcm_step+0xc4>)
 800d50a:	681a      	ldr	r2, [r3, #0]
 800d50c:	4b26      	ldr	r3, [pc, #152]	@ (800d5a8 <pdm2pcm_step+0xc8>)
 800d50e:	0092      	lsls	r2, r2, #2
 800d510:	68f9      	ldr	r1, [r7, #12]
 800d512:	50d1      	str	r1, [r2, r3]
    s_fir_pos = (s_fir_pos + 1u) % MIC_FIR_TAPS;
 800d514:	4b23      	ldr	r3, [pc, #140]	@ (800d5a4 <pdm2pcm_step+0xc4>)
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	3301      	adds	r3, #1
 800d51a:	2207      	movs	r2, #7
 800d51c:	401a      	ands	r2, r3
 800d51e:	4b21      	ldr	r3, [pc, #132]	@ (800d5a4 <pdm2pcm_step+0xc4>)
 800d520:	601a      	str	r2, [r3, #0]

    int64_t acc = 0;
 800d522:	2200      	movs	r2, #0
 800d524:	2300      	movs	r3, #0
 800d526:	61ba      	str	r2, [r7, #24]
 800d528:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800d52a:	2300      	movs	r3, #0
 800d52c:	617b      	str	r3, [r7, #20]
 800d52e:	e00f      	b.n	800d550 <pdm2pcm_step+0x70>
        acc += (int64_t)s_fir_hist[i];
 800d530:	4b1d      	ldr	r3, [pc, #116]	@ (800d5a8 <pdm2pcm_step+0xc8>)
 800d532:	697a      	ldr	r2, [r7, #20]
 800d534:	0092      	lsls	r2, r2, #2
 800d536:	58d3      	ldr	r3, [r2, r3]
 800d538:	001c      	movs	r4, r3
 800d53a:	17db      	asrs	r3, r3, #31
 800d53c:	001d      	movs	r5, r3
 800d53e:	69ba      	ldr	r2, [r7, #24]
 800d540:	69fb      	ldr	r3, [r7, #28]
 800d542:	1912      	adds	r2, r2, r4
 800d544:	416b      	adcs	r3, r5
 800d546:	61ba      	str	r2, [r7, #24]
 800d548:	61fb      	str	r3, [r7, #28]
    for (uint32_t i = 0; i < MIC_FIR_TAPS; i++)
 800d54a:	697b      	ldr	r3, [r7, #20]
 800d54c:	3301      	adds	r3, #1
 800d54e:	617b      	str	r3, [r7, #20]
 800d550:	697b      	ldr	r3, [r7, #20]
 800d552:	2b07      	cmp	r3, #7
 800d554:	d9ec      	bls.n	800d530 <pdm2pcm_step+0x50>
    /*
     * Normalizcia:
     *  - tento faktor nie je fyziklne kalibrovan, ale dr typick vstup v rozumnom rozsahu.
     *  - ke sa dostane mimo, clipneme.
     */
    float y = (float)acc / (float)(MIC_FIR_TAPS * 256);
 800d556:	69b8      	ldr	r0, [r7, #24]
 800d558:	69f9      	ldr	r1, [r7, #28]
 800d55a:	f7f3 f8e9 	bl	8000730 <__aeabi_l2f>
 800d55e:	1c03      	adds	r3, r0, #0
 800d560:	218a      	movs	r1, #138	@ 0x8a
 800d562:	05c9      	lsls	r1, r1, #23
 800d564:	1c18      	adds	r0, r3, #0
 800d566:	f7f3 fc09 	bl	8000d7c <__aeabi_fdiv>
 800d56a:	1c03      	adds	r3, r0, #0
 800d56c:	613b      	str	r3, [r7, #16]
    if (y > 1.0f) y = 1.0f;
 800d56e:	21fe      	movs	r1, #254	@ 0xfe
 800d570:	0589      	lsls	r1, r1, #22
 800d572:	6938      	ldr	r0, [r7, #16]
 800d574:	f7f2 ffc8 	bl	8000508 <__aeabi_fcmpgt>
 800d578:	1e03      	subs	r3, r0, #0
 800d57a:	d002      	beq.n	800d582 <pdm2pcm_step+0xa2>
 800d57c:	23fe      	movs	r3, #254	@ 0xfe
 800d57e:	059b      	lsls	r3, r3, #22
 800d580:	613b      	str	r3, [r7, #16]
    if (y < -1.0f) y = -1.0f;
 800d582:	490a      	ldr	r1, [pc, #40]	@ (800d5ac <pdm2pcm_step+0xcc>)
 800d584:	6938      	ldr	r0, [r7, #16]
 800d586:	f7f2 ffab 	bl	80004e0 <__aeabi_fcmplt>
 800d58a:	1e03      	subs	r3, r0, #0
 800d58c:	d001      	beq.n	800d592 <pdm2pcm_step+0xb2>
 800d58e:	4b07      	ldr	r3, [pc, #28]	@ (800d5ac <pdm2pcm_step+0xcc>)
 800d590:	613b      	str	r3, [r7, #16]
    return y;
 800d592:	693b      	ldr	r3, [r7, #16]
}
 800d594:	1c18      	adds	r0, r3, #0
 800d596:	46bd      	mov	sp, r7
 800d598:	b008      	add	sp, #32
 800d59a:	bdb0      	pop	{r4, r5, r7, pc}
 800d59c:	20003acc 	.word	0x20003acc
 800d5a0:	20003ad0 	.word	0x20003ad0
 800d5a4:	20003af4 	.word	0x20003af4
 800d5a8:	20003ad4 	.word	0x20003ad4
 800d5ac:	bf800000 	.word	0xbf800000

0800d5b0 <HAL_SPI_RxCpltCallback>:

/* ====== HAL callbacky ====== */
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800d5b8:	687a      	ldr	r2, [r7, #4]
 800d5ba:	4b05      	ldr	r3, [pc, #20]	@ (800d5d0 <HAL_SPI_RxCpltCallback+0x20>)
 800d5bc:	429a      	cmp	r2, r3
 800d5be:	d102      	bne.n	800d5c6 <HAL_SPI_RxCpltCallback+0x16>
        s_spi_done = 1u;
 800d5c0:	4b04      	ldr	r3, [pc, #16]	@ (800d5d4 <HAL_SPI_RxCpltCallback+0x24>)
 800d5c2:	2201      	movs	r2, #1
 800d5c4:	701a      	strb	r2, [r3, #0]
}
 800d5c6:	46c0      	nop			@ (mov r8, r8)
 800d5c8:	46bd      	mov	sp, r7
 800d5ca:	b002      	add	sp, #8
 800d5cc:	bd80      	pop	{r7, pc}
 800d5ce:	46c0      	nop			@ (mov r8, r8)
 800d5d0:	20000448 	.word	0x20000448
 800d5d4:	20003a98 	.word	0x20003a98

0800d5d8 <HAL_SPI_ErrorCallback>:

void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800d5d8:	b580      	push	{r7, lr}
 800d5da:	b082      	sub	sp, #8
 800d5dc:	af00      	add	r7, sp, #0
 800d5de:	6078      	str	r0, [r7, #4]
    if (hspi == &hspi1)
 800d5e0:	687a      	ldr	r2, [r7, #4]
 800d5e2:	4b05      	ldr	r3, [pc, #20]	@ (800d5f8 <HAL_SPI_ErrorCallback+0x20>)
 800d5e4:	429a      	cmp	r2, r3
 800d5e6:	d102      	bne.n	800d5ee <HAL_SPI_ErrorCallback+0x16>
        s_spi_err = 1u;
 800d5e8:	4b04      	ldr	r3, [pc, #16]	@ (800d5fc <HAL_SPI_ErrorCallback+0x24>)
 800d5ea:	2201      	movs	r2, #1
 800d5ec:	701a      	strb	r2, [r3, #0]
}
 800d5ee:	46c0      	nop			@ (mov r8, r8)
 800d5f0:	46bd      	mov	sp, r7
 800d5f2:	b002      	add	sp, #8
 800d5f4:	bd80      	pop	{r7, pc}
 800d5f6:	46c0      	nop			@ (mov r8, r8)
 800d5f8:	20000448 	.word	0x20000448
 800d5fc:	20003a99 	.word	0x20003a99

0800d600 <start_dma_block>:

/* ====== vntorne: tart jednho DMA bloku ====== */
static mic_err_t start_dma_block(void)
{
 800d600:	b590      	push	{r4, r7, lr}
 800d602:	b083      	sub	sp, #12
 800d604:	af00      	add	r7, sp, #0
    /* Napl patternom aby sme vedeli zisti, i DMA psalo */
    memset(s_rx_buf, 0xAA, sizeof(s_rx_buf));
 800d606:	2380      	movs	r3, #128	@ 0x80
 800d608:	00da      	lsls	r2, r3, #3
 800d60a:	4b38      	ldr	r3, [pc, #224]	@ (800d6ec <start_dma_block+0xec>)
 800d60c:	21aa      	movs	r1, #170	@ 0xaa
 800d60e:	0018      	movs	r0, r3
 800d610:	f014 ff30 	bl	8022474 <memset>

    s_have_last_dma = 0u;
 800d614:	4b36      	ldr	r3, [pc, #216]	@ (800d6f0 <start_dma_block+0xf0>)
 800d616:	2200      	movs	r2, #0
 800d618:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800d61a:	4b36      	ldr	r3, [pc, #216]	@ (800d6f4 <start_dma_block+0xf4>)
 800d61c:	2280      	movs	r2, #128	@ 0x80
 800d61e:	0092      	lsls	r2, r2, #2
 800d620:	601a      	str	r2, [r3, #0]

    s_spi_done = 0u;
 800d622:	4b35      	ldr	r3, [pc, #212]	@ (800d6f8 <start_dma_block+0xf8>)
 800d624:	2200      	movs	r2, #0
 800d626:	701a      	strb	r2, [r3, #0]
    s_spi_err  = 0u;
 800d628:	4b34      	ldr	r3, [pc, #208]	@ (800d6fc <start_dma_block+0xfc>)
 800d62a:	2200      	movs	r2, #0
 800d62c:	701a      	strb	r2, [r3, #0]

    /* zkladn sanity checky */
    if (hspi1.Instance != SPI1)
 800d62e:	4b34      	ldr	r3, [pc, #208]	@ (800d700 <start_dma_block+0x100>)
 800d630:	681b      	ldr	r3, [r3, #0]
 800d632:	4a34      	ldr	r2, [pc, #208]	@ (800d704 <start_dma_block+0x104>)
 800d634:	4293      	cmp	r3, r2
 800d636:	d009      	beq.n	800d64c <start_dma_block+0x4c>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: SPI1 not initialized (hspi1.Instance != SPI1)");
 800d638:	4a33      	ldr	r2, [pc, #204]	@ (800d708 <start_dma_block+0x108>)
 800d63a:	2301      	movs	r3, #1
 800d63c:	425b      	negs	r3, r3
 800d63e:	0011      	movs	r1, r2
 800d640:	0018      	movs	r0, r3
 800d642:	f7ff fed5 	bl	800d3f0 <set_error>
        return MIC_ERR_NOT_INIT;
 800d646:	2301      	movs	r3, #1
 800d648:	425b      	negs	r3, r3
 800d64a:	e04a      	b.n	800d6e2 <start_dma_block+0xe2>
    }

    if (HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY)
 800d64c:	4b2c      	ldr	r3, [pc, #176]	@ (800d700 <start_dma_block+0x100>)
 800d64e:	0018      	movs	r0, r3
 800d650:	f00a fb44 	bl	8017cdc <HAL_SPI_GetState>
 800d654:	0003      	movs	r3, r0
 800d656:	2b01      	cmp	r3, #1
 800d658:	d009      	beq.n	800d66e <start_dma_block+0x6e>
    {
        set_error(MIC_ERR_SPI_NOT_READY, "ERROR: SPI not READY (busy from other code?)");
 800d65a:	4a2c      	ldr	r2, [pc, #176]	@ (800d70c <start_dma_block+0x10c>)
 800d65c:	2302      	movs	r3, #2
 800d65e:	425b      	negs	r3, r3
 800d660:	0011      	movs	r1, r2
 800d662:	0018      	movs	r0, r3
 800d664:	f7ff fec4 	bl	800d3f0 <set_error>
        return MIC_ERR_SPI_NOT_READY;
 800d668:	2302      	movs	r3, #2
 800d66a:	425b      	negs	r3, r3
 800d66c:	e039      	b.n	800d6e2 <start_dma_block+0xe2>

    /*
     * tart RX DMA.
     * Size = poet 16-bit elementov (lebo DMA je HALFWORD a SPI je 16-bit v CubeMX).
     */
    HAL_StatusTypeDef st = HAL_SPI_Receive_DMA(&hspi1, (uint8_t*)s_rx_buf, MIC_DMA_WORDS);
 800d66e:	1dfc      	adds	r4, r7, #7
 800d670:	2380      	movs	r3, #128	@ 0x80
 800d672:	009a      	lsls	r2, r3, #2
 800d674:	491d      	ldr	r1, [pc, #116]	@ (800d6ec <start_dma_block+0xec>)
 800d676:	4b22      	ldr	r3, [pc, #136]	@ (800d700 <start_dma_block+0x100>)
 800d678:	0018      	movs	r0, r3
 800d67a:	f009 fe27 	bl	80172cc <HAL_SPI_Receive_DMA>
 800d67e:	0003      	movs	r3, r0
 800d680:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800d682:	1dfb      	adds	r3, r7, #7
 800d684:	781b      	ldrb	r3, [r3, #0]
 800d686:	2b00      	cmp	r3, #0
 800d688:	d01b      	beq.n	800d6c2 <start_dma_block+0xc2>
    {
        set_error(MIC_ERR_START_DMA, "ERROR: HAL_SPI_Receive_DMA failed");
 800d68a:	4a21      	ldr	r2, [pc, #132]	@ (800d710 <start_dma_block+0x110>)
 800d68c:	2303      	movs	r3, #3
 800d68e:	425b      	negs	r3, r3
 800d690:	0011      	movs	r1, r2
 800d692:	0018      	movs	r0, r3
 800d694:	f7ff feac 	bl	800d3f0 <set_error>
        if (s_debug)
 800d698:	4b1e      	ldr	r3, [pc, #120]	@ (800d714 <start_dma_block+0x114>)
 800d69a:	781b      	ldrb	r3, [r3, #0]
 800d69c:	2b00      	cmp	r3, #0
 800d69e:	d00d      	beq.n	800d6bc <start_dma_block+0xbc>
            printf("[MIC] HAL st=%d state=%d err=0x%08lX\r\n", (int)st, (int)HAL_SPI_GetState(&hspi1), (unsigned long)hspi1.ErrorCode);
 800d6a0:	1dfb      	adds	r3, r7, #7
 800d6a2:	781c      	ldrb	r4, [r3, #0]
 800d6a4:	4b16      	ldr	r3, [pc, #88]	@ (800d700 <start_dma_block+0x100>)
 800d6a6:	0018      	movs	r0, r3
 800d6a8:	f00a fb18 	bl	8017cdc <HAL_SPI_GetState>
 800d6ac:	0003      	movs	r3, r0
 800d6ae:	001a      	movs	r2, r3
 800d6b0:	4b13      	ldr	r3, [pc, #76]	@ (800d700 <start_dma_block+0x100>)
 800d6b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800d6b4:	4818      	ldr	r0, [pc, #96]	@ (800d718 <start_dma_block+0x118>)
 800d6b6:	0021      	movs	r1, r4
 800d6b8:	f014 fdc2 	bl	8022240 <iprintf>
        return MIC_ERR_START_DMA;
 800d6bc:	2303      	movs	r3, #3
 800d6be:	425b      	negs	r3, r3
 800d6c0:	e00f      	b.n	800d6e2 <start_dma_block+0xe2>
    }

    /* Informcia pre debug: BUSY znamen, e SPI generuje CLOCK na PA5 */
    MIC_DBG("[MIC] DMA started. SPI state=%d (2=BUSY => CLOCK on PA5)\r\n", (int)HAL_SPI_GetState(&hspi1));
 800d6c2:	4b14      	ldr	r3, [pc, #80]	@ (800d714 <start_dma_block+0x114>)
 800d6c4:	781b      	ldrb	r3, [r3, #0]
 800d6c6:	2b00      	cmp	r3, #0
 800d6c8:	d00a      	beq.n	800d6e0 <start_dma_block+0xe0>
 800d6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800d700 <start_dma_block+0x100>)
 800d6cc:	0018      	movs	r0, r3
 800d6ce:	f00a fb05 	bl	8017cdc <HAL_SPI_GetState>
 800d6d2:	0003      	movs	r3, r0
 800d6d4:	001a      	movs	r2, r3
 800d6d6:	4b11      	ldr	r3, [pc, #68]	@ (800d71c <start_dma_block+0x11c>)
 800d6d8:	0011      	movs	r1, r2
 800d6da:	0018      	movs	r0, r3
 800d6dc:	f014 fdb0 	bl	8022240 <iprintf>
    return MIC_ERR_OK;
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	0018      	movs	r0, r3
 800d6e4:	46bd      	mov	sp, r7
 800d6e6:	b003      	add	sp, #12
 800d6e8:	bd90      	pop	{r4, r7, pc}
 800d6ea:	46c0      	nop			@ (mov r8, r8)
 800d6ec:	20003698 	.word	0x20003698
 800d6f0:	20003abc 	.word	0x20003abc
 800d6f4:	20003ac0 	.word	0x20003ac0
 800d6f8:	20003a98 	.word	0x20003a98
 800d6fc:	20003a99 	.word	0x20003a99
 800d700:	20000448 	.word	0x20000448
 800d704:	40013000 	.word	0x40013000
 800d708:	08027484 	.word	0x08027484
 800d70c:	080274bc 	.word	0x080274bc
 800d710:	080274ec 	.word	0x080274ec
 800d714:	20003a9c 	.word	0x20003a9c
 800d718:	08027510 	.word	0x08027510
 800d71c:	08027538 	.word	0x08027538

0800d720 <process_block_and_update_window>:

/* ====== vntorne: spracovanie jednho DMA bloku ====== */
static mic_err_t process_block_and_update_window(void)
{
 800d720:	b5f0      	push	{r4, r5, r6, r7, lr}
 800d722:	46c6      	mov	lr, r8
 800d724:	b500      	push	{lr}
 800d726:	b096      	sub	sp, #88	@ 0x58
 800d728:	af04      	add	r7, sp, #16
    /* 1) zisti, i DMA naozaj psalo */
    uint32_t still_aa = 0;
 800d72a:	2300      	movs	r3, #0
 800d72c:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d72e:	2300      	movs	r3, #0
 800d730:	643b      	str	r3, [r7, #64]	@ 0x40
 800d732:	e00c      	b.n	800d74e <process_block_and_update_window+0x2e>
        if (s_rx_buf[i] == 0xAAAAu) still_aa++;
 800d734:	4bae      	ldr	r3, [pc, #696]	@ (800d9f0 <process_block_and_update_window+0x2d0>)
 800d736:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d738:	0052      	lsls	r2, r2, #1
 800d73a:	5ad3      	ldrh	r3, [r2, r3]
 800d73c:	4aad      	ldr	r2, [pc, #692]	@ (800d9f4 <process_block_and_update_window+0x2d4>)
 800d73e:	4293      	cmp	r3, r2
 800d740:	d102      	bne.n	800d748 <process_block_and_update_window+0x28>
 800d742:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d744:	3301      	adds	r3, #1
 800d746:	647b      	str	r3, [r7, #68]	@ 0x44
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d748:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d74a:	3301      	adds	r3, #1
 800d74c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d74e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d750:	2380      	movs	r3, #128	@ 0x80
 800d752:	009b      	lsls	r3, r3, #2
 800d754:	429a      	cmp	r2, r3
 800d756:	d3ed      	bcc.n	800d734 <process_block_and_update_window+0x14>

    if (still_aa == MIC_DMA_WORDS)
 800d758:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d75a:	2380      	movs	r3, #128	@ 0x80
 800d75c:	009b      	lsls	r3, r3, #2
 800d75e:	429a      	cmp	r2, r3
 800d760:	d109      	bne.n	800d776 <process_block_and_update_window+0x56>
    {
        set_error(MIC_ERR_DMA_NO_WRITE, "ERROR: DMA completed but buffer unchanged (0xAAAA) -> DMA not writing");
 800d762:	4aa5      	ldr	r2, [pc, #660]	@ (800d9f8 <process_block_and_update_window+0x2d8>)
 800d764:	2306      	movs	r3, #6
 800d766:	425b      	negs	r3, r3
 800d768:	0011      	movs	r1, r2
 800d76a:	0018      	movs	r0, r3
 800d76c:	f7ff fe40 	bl	800d3f0 <set_error>
        return MIC_ERR_DMA_NO_WRITE;
 800d770:	2306      	movs	r3, #6
 800d772:	425b      	negs	r3, r3
 800d774:	e136      	b.n	800d9e4 <process_block_and_update_window+0x2c4>
    }

    /* Ulo snapshot pre CLI dump */
    s_have_last_dma = 1u;
 800d776:	4ba1      	ldr	r3, [pc, #644]	@ (800d9fc <process_block_and_update_window+0x2dc>)
 800d778:	2201      	movs	r2, #1
 800d77a:	701a      	strb	r2, [r3, #0]
    s_last_dma_words = MIC_DMA_WORDS;
 800d77c:	4ba0      	ldr	r3, [pc, #640]	@ (800da00 <process_block_and_update_window+0x2e0>)
 800d77e:	2280      	movs	r2, #128	@ 0x80
 800d780:	0092      	lsls	r2, r2, #2
 800d782:	601a      	str	r2, [r3, #0]
     *  - alebo stle 0 -> 0x0000
     * potom popcount d stle 16 alebo 0 => sample je +1 alebo -1 => RMS=1.
     *
     * Detekcia: len ak s 100% vetky dta zl (vetko 0x0000 alebo 0xFFFF)
     */
    uint32_t bad_count = 0u;
 800d784:	2300      	movs	r3, #0
 800d786:	63fb      	str	r3, [r7, #60]	@ 0x3c

    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d788:	2300      	movs	r3, #0
 800d78a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d78c:	e015      	b.n	800d7ba <process_block_and_update_window+0x9a>
    {
        uint16_t w = s_rx_buf[i];
 800d78e:	200e      	movs	r0, #14
 800d790:	183b      	adds	r3, r7, r0
 800d792:	4a97      	ldr	r2, [pc, #604]	@ (800d9f0 <process_block_and_update_window+0x2d0>)
 800d794:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800d796:	0049      	lsls	r1, r1, #1
 800d798:	5a8a      	ldrh	r2, [r1, r2]
 800d79a:	801a      	strh	r2, [r3, #0]
        /* Potaj slov, ktor s 0x0000 alebo 0xFFFF (typicky stuck) */
        if ((w == 0x0000u) || (w == 0xFFFFu)) bad_count++;
 800d79c:	183b      	adds	r3, r7, r0
 800d79e:	881b      	ldrh	r3, [r3, #0]
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d004      	beq.n	800d7ae <process_block_and_update_window+0x8e>
 800d7a4:	183b      	adds	r3, r7, r0
 800d7a6:	881b      	ldrh	r3, [r3, #0]
 800d7a8:	4a96      	ldr	r2, [pc, #600]	@ (800da04 <process_block_and_update_window+0x2e4>)
 800d7aa:	4293      	cmp	r3, r2
 800d7ac:	d102      	bne.n	800d7b4 <process_block_and_update_window+0x94>
 800d7ae:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7b0:	3301      	adds	r3, #1
 800d7b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d7b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7b6:	3301      	adds	r3, #1
 800d7b8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d7ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d7bc:	2380      	movs	r3, #128	@ 0x80
 800d7be:	009b      	lsls	r3, r3, #2
 800d7c0:	429a      	cmp	r2, r3
 800d7c2:	d3e4      	bcc.n	800d78e <process_block_and_update_window+0x6e>
    }

    /* Ak 100% dt je 0x0000 alebo 0xFFFF, DATA je urite stuck */
    if (bad_count == MIC_DMA_WORDS)
 800d7c4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d7c6:	2380      	movs	r3, #128	@ 0x80
 800d7c8:	009b      	lsls	r3, r3, #2
 800d7ca:	429a      	cmp	r2, r3
 800d7cc:	d109      	bne.n	800d7e2 <process_block_and_update_window+0xc2>
    {
        set_error(MIC_ERR_DATA_STUCK, "ERROR: PDM DATA stuck (all 0x0000 or 0xFFFF)");
 800d7ce:	4a8e      	ldr	r2, [pc, #568]	@ (800da08 <process_block_and_update_window+0x2e8>)
 800d7d0:	2307      	movs	r3, #7
 800d7d2:	425b      	negs	r3, r3
 800d7d4:	0011      	movs	r1, r2
 800d7d6:	0018      	movs	r0, r3
 800d7d8:	f7ff fe0a 	bl	800d3f0 <set_error>
        return MIC_ERR_DATA_STUCK;
 800d7dc:	2307      	movs	r3, #7
 800d7de:	425b      	negs	r3, r3
 800d7e0:	e100      	b.n	800d9e4 <process_block_and_update_window+0x2c4>
    }

    /* 2) PDM->PCM (CIC+FIR) + decimcia + RMS accumulator */
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d7e2:	2300      	movs	r3, #0
 800d7e4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d7e6:	e0f6      	b.n	800d9d6 <process_block_and_update_window+0x2b6>
    {
        /* CIC vstup je suma +1/-1 cez 16 bitov */
        int32_t cic_in = pdm_word_to_cic_input(s_rx_buf[i]);
 800d7e8:	4b81      	ldr	r3, [pc, #516]	@ (800d9f0 <process_block_and_update_window+0x2d0>)
 800d7ea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d7ec:	0052      	lsls	r2, r2, #1
 800d7ee:	5ad3      	ldrh	r3, [r2, r3]
 800d7f0:	0018      	movs	r0, r3
 800d7f2:	f7ff fe60 	bl	800d4b6 <pdm_word_to_cic_input>
 800d7f6:	0003      	movs	r3, r0
 800d7f8:	633b      	str	r3, [r7, #48]	@ 0x30

        /* decimcia: ber len kad MIC_DECIM_N-t word ako vstup PCM */
        if ((s_decim_phase++ % MIC_DECIM_N) != 0u)
 800d7fa:	4b84      	ldr	r3, [pc, #528]	@ (800da0c <process_block_and_update_window+0x2ec>)
 800d7fc:	681b      	ldr	r3, [r3, #0]
 800d7fe:	1c59      	adds	r1, r3, #1
 800d800:	4a82      	ldr	r2, [pc, #520]	@ (800da0c <process_block_and_update_window+0x2ec>)
 800d802:	6011      	str	r1, [r2, #0]
 800d804:	2207      	movs	r2, #7
 800d806:	4013      	ands	r3, r2
 800d808:	d004      	beq.n	800d814 <process_block_and_update_window+0xf4>
        {
            /* aj ke neberieme vstup, integrtor mus bea -> volme step, ale vstup ignorujeme */
            (void)pdm2pcm_step(cic_in);
 800d80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d80c:	0018      	movs	r0, r3
 800d80e:	f7ff fe67 	bl	800d4e0 <pdm2pcm_step>
            continue;
 800d812:	e0dd      	b.n	800d9d0 <process_block_and_update_window+0x2b0>
        }

        float s = pdm2pcm_step(cic_in);
 800d814:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d816:	0018      	movs	r0, r3
 800d818:	f7ff fe62 	bl	800d4e0 <pdm2pcm_step>
 800d81c:	1c03      	adds	r3, r0, #0
 800d81e:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Akumuluj RMS */
        double sd = (double)s;
 800d820:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d822:	f7f6 f8a3 	bl	800396c <__aeabi_f2d>
 800d826:	0002      	movs	r2, r0
 800d828:	000b      	movs	r3, r1
 800d82a:	623a      	str	r2, [r7, #32]
 800d82c:	627b      	str	r3, [r7, #36]	@ 0x24
        s_win_sum_sq += sd * sd;
 800d82e:	6a3a      	ldr	r2, [r7, #32]
 800d830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d832:	6a38      	ldr	r0, [r7, #32]
 800d834:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d836:	f7f5 f8f9 	bl	8002a2c <__aeabi_dmul>
 800d83a:	0002      	movs	r2, r0
 800d83c:	000b      	movs	r3, r1
 800d83e:	0010      	movs	r0, r2
 800d840:	0019      	movs	r1, r3
 800d842:	4b73      	ldr	r3, [pc, #460]	@ (800da10 <process_block_and_update_window+0x2f0>)
 800d844:	681a      	ldr	r2, [r3, #0]
 800d846:	685b      	ldr	r3, [r3, #4]
 800d848:	f7f4 f8f0 	bl	8001a2c <__aeabi_dadd>
 800d84c:	0002      	movs	r2, r0
 800d84e:	000b      	movs	r3, r1
 800d850:	496f      	ldr	r1, [pc, #444]	@ (800da10 <process_block_and_update_window+0x2f0>)
 800d852:	600a      	str	r2, [r1, #0]
 800d854:	604b      	str	r3, [r1, #4]

        double a = (sd >= 0.0) ? sd : -sd;
 800d856:	2200      	movs	r2, #0
 800d858:	2300      	movs	r3, #0
 800d85a:	6a38      	ldr	r0, [r7, #32]
 800d85c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d85e:	f7f2 fe23 	bl	80004a8 <__aeabi_dcmpge>
 800d862:	1e03      	subs	r3, r0, #0
 800d864:	d002      	beq.n	800d86c <process_block_and_update_window+0x14c>
 800d866:	6a3c      	ldr	r4, [r7, #32]
 800d868:	6a7d      	ldr	r5, [r7, #36]	@ 0x24
 800d86a:	e006      	b.n	800d87a <process_block_and_update_window+0x15a>
 800d86c:	6a3b      	ldr	r3, [r7, #32]
 800d86e:	001c      	movs	r4, r3
 800d870:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d872:	2280      	movs	r2, #128	@ 0x80
 800d874:	0612      	lsls	r2, r2, #24
 800d876:	405a      	eors	r2, r3
 800d878:	0015      	movs	r5, r2
 800d87a:	61bc      	str	r4, [r7, #24]
 800d87c:	61fd      	str	r5, [r7, #28]
        if (a > s_win_peak) s_win_peak = a;
 800d87e:	4b65      	ldr	r3, [pc, #404]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d880:	681a      	ldr	r2, [r3, #0]
 800d882:	685b      	ldr	r3, [r3, #4]
 800d884:	69b8      	ldr	r0, [r7, #24]
 800d886:	69f9      	ldr	r1, [r7, #28]
 800d888:	f7f2 fe04 	bl	8000494 <__aeabi_dcmpgt>
 800d88c:	1e03      	subs	r3, r0, #0
 800d88e:	d004      	beq.n	800d89a <process_block_and_update_window+0x17a>
 800d890:	4960      	ldr	r1, [pc, #384]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d892:	69ba      	ldr	r2, [r7, #24]
 800d894:	69fb      	ldr	r3, [r7, #28]
 800d896:	600a      	str	r2, [r1, #0]
 800d898:	604b      	str	r3, [r1, #4]

        s_win_count++;
 800d89a:	4b5f      	ldr	r3, [pc, #380]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d89c:	681b      	ldr	r3, [r3, #0]
 800d89e:	1c5a      	adds	r2, r3, #1
 800d8a0:	4b5d      	ldr	r3, [pc, #372]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d8a2:	601a      	str	r2, [r3, #0]

        /* Ke nazbierame MIC_WINDOW_SAMPLES, vyhodno okno */
        if (s_win_count >= MIC_WINDOW_SAMPLES)
 800d8a4:	4b5c      	ldr	r3, [pc, #368]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d8a6:	681a      	ldr	r2, [r3, #0]
 800d8a8:	239c      	movs	r3, #156	@ 0x9c
 800d8aa:	005b      	lsls	r3, r3, #1
 800d8ac:	429a      	cmp	r2, r3
 800d8ae:	d800      	bhi.n	800d8b2 <process_block_and_update_window+0x192>
 800d8b0:	e08e      	b.n	800d9d0 <process_block_and_update_window+0x2b0>
        {
            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800d8b2:	4b57      	ldr	r3, [pc, #348]	@ (800da10 <process_block_and_update_window+0x2f0>)
 800d8b4:	681a      	ldr	r2, [r3, #0]
 800d8b6:	685b      	ldr	r3, [r3, #4]
 800d8b8:	603a      	str	r2, [r7, #0]
 800d8ba:	607b      	str	r3, [r7, #4]
 800d8bc:	4b56      	ldr	r3, [pc, #344]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	0018      	movs	r0, r3
 800d8c2:	f7f6 f82f 	bl	8003924 <__aeabi_ui2d>
 800d8c6:	0002      	movs	r2, r0
 800d8c8:	000b      	movs	r3, r1
 800d8ca:	6838      	ldr	r0, [r7, #0]
 800d8cc:	6879      	ldr	r1, [r7, #4]
 800d8ce:	f7f4 fc73 	bl	80021b8 <__aeabi_ddiv>
 800d8d2:	0002      	movs	r2, r0
 800d8d4:	000b      	movs	r3, r1
 800d8d6:	0010      	movs	r0, r2
 800d8d8:	0019      	movs	r1, r3
 800d8da:	f017 fff1 	bl	80258c0 <sqrt>
 800d8de:	0002      	movs	r2, r0
 800d8e0:	000b      	movs	r3, r1
 800d8e2:	0010      	movs	r0, r2
 800d8e4:	0019      	movs	r1, r3
 800d8e6:	f7f6 f889 	bl	80039fc <__aeabi_d2f>
 800d8ea:	1c03      	adds	r3, r0, #0
 800d8ec:	617b      	str	r3, [r7, #20]
            float dbfs = safe_dbfs_from_rms(rms);
 800d8ee:	697b      	ldr	r3, [r7, #20]
 800d8f0:	1c18      	adds	r0, r3, #0
 800d8f2:	f7ff fd5d 	bl	800d3b0 <safe_dbfs_from_rms>
 800d8f6:	1c03      	adds	r3, r0, #0
 800d8f8:	613b      	str	r3, [r7, #16]

            /*
             * Dodaton ochrana: saturcia/nezmyseln daje.
             * Ak RMS alebo peak vyjde skoro 1.0, je to pre farebn hudbu zvyajne chyba zapojenia.
             */
            if (rms > 0.98f || s_win_peak > 0.98)
 800d8fa:	4948      	ldr	r1, [pc, #288]	@ (800da1c <process_block_and_update_window+0x2fc>)
 800d8fc:	6978      	ldr	r0, [r7, #20]
 800d8fe:	f7f2 fe03 	bl	8000508 <__aeabi_fcmpgt>
 800d902:	1e03      	subs	r3, r0, #0
 800d904:	d108      	bne.n	800d918 <process_block_and_update_window+0x1f8>
 800d906:	4b43      	ldr	r3, [pc, #268]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d908:	6818      	ldr	r0, [r3, #0]
 800d90a:	6859      	ldr	r1, [r3, #4]
 800d90c:	4a44      	ldr	r2, [pc, #272]	@ (800da20 <process_block_and_update_window+0x300>)
 800d90e:	4b45      	ldr	r3, [pc, #276]	@ (800da24 <process_block_and_update_window+0x304>)
 800d910:	f7f2 fdc0 	bl	8000494 <__aeabi_dcmpgt>
 800d914:	1e03      	subs	r3, r0, #0
 800d916:	d028      	beq.n	800d96a <process_block_and_update_window+0x24a>
            {
                MIC_DBG("[MIC] WARNING: saturation suspected: rms=%.4f peak=%.4f\r\n", (double)rms, (double)s_win_peak);
 800d918:	4b43      	ldr	r3, [pc, #268]	@ (800da28 <process_block_and_update_window+0x308>)
 800d91a:	781b      	ldrb	r3, [r3, #0]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d00d      	beq.n	800d93c <process_block_and_update_window+0x21c>
 800d920:	6978      	ldr	r0, [r7, #20]
 800d922:	f7f6 f823 	bl	800396c <__aeabi_f2d>
 800d926:	4b3b      	ldr	r3, [pc, #236]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d928:	681a      	ldr	r2, [r3, #0]
 800d92a:	685b      	ldr	r3, [r3, #4]
 800d92c:	4c3f      	ldr	r4, [pc, #252]	@ (800da2c <process_block_and_update_window+0x30c>)
 800d92e:	9200      	str	r2, [sp, #0]
 800d930:	9301      	str	r3, [sp, #4]
 800d932:	0002      	movs	r2, r0
 800d934:	000b      	movs	r3, r1
 800d936:	0020      	movs	r0, r4
 800d938:	f014 fc82 	bl	8022240 <iprintf>
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (RMS/PEAK ~ 1.0) - likely DATA stuck or wrong clock/polarity");
 800d93c:	4a3c      	ldr	r2, [pc, #240]	@ (800da30 <process_block_and_update_window+0x310>)
 800d93e:	2308      	movs	r3, #8
 800d940:	425b      	negs	r3, r3
 800d942:	0011      	movs	r1, r2
 800d944:	0018      	movs	r0, r3
 800d946:	f7ff fd53 	bl	800d3f0 <set_error>

                /* reset okna, aby sme sa nezasekli na nekonenom 1.0 */
                s_win_count  = 0u;
 800d94a:	4b33      	ldr	r3, [pc, #204]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d94c:	2200      	movs	r2, #0
 800d94e:	601a      	str	r2, [r3, #0]
                s_win_sum_sq = 0.0;
 800d950:	492f      	ldr	r1, [pc, #188]	@ (800da10 <process_block_and_update_window+0x2f0>)
 800d952:	2200      	movs	r2, #0
 800d954:	2300      	movs	r3, #0
 800d956:	600a      	str	r2, [r1, #0]
 800d958:	604b      	str	r3, [r1, #4]
                s_win_peak   = 0.0;
 800d95a:	492e      	ldr	r1, [pc, #184]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d95c:	2200      	movs	r2, #0
 800d95e:	2300      	movs	r3, #0
 800d960:	600a      	str	r2, [r1, #0]
 800d962:	604b      	str	r3, [r1, #4]
                return MIC_ERR_SIGNAL_SATURATED;
 800d964:	2308      	movs	r3, #8
 800d966:	425b      	negs	r3, r3
 800d968:	e03c      	b.n	800d9e4 <process_block_and_update_window+0x2c4>
            }

            s_last_rms  = rms;
 800d96a:	4b32      	ldr	r3, [pc, #200]	@ (800da34 <process_block_and_update_window+0x314>)
 800d96c:	697a      	ldr	r2, [r7, #20]
 800d96e:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800d970:	4b31      	ldr	r3, [pc, #196]	@ (800da38 <process_block_and_update_window+0x318>)
 800d972:	693a      	ldr	r2, [r7, #16]
 800d974:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800d976:	4b31      	ldr	r3, [pc, #196]	@ (800da3c <process_block_and_update_window+0x31c>)
 800d978:	2200      	movs	r2, #0
 800d97a:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] 50ms window ready: n=%lu rms=%.4f dbfs=%.2f peak=%.4f\r\n",
 800d97c:	4b2a      	ldr	r3, [pc, #168]	@ (800da28 <process_block_and_update_window+0x308>)
 800d97e:	781b      	ldrb	r3, [r3, #0]
 800d980:	2b00      	cmp	r3, #0
 800d982:	d018      	beq.n	800d9b6 <process_block_and_update_window+0x296>
 800d984:	4b24      	ldr	r3, [pc, #144]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	4698      	mov	r8, r3
 800d98a:	6978      	ldr	r0, [r7, #20]
 800d98c:	f7f5 ffee 	bl	800396c <__aeabi_f2d>
 800d990:	6038      	str	r0, [r7, #0]
 800d992:	6079      	str	r1, [r7, #4]
 800d994:	6938      	ldr	r0, [r7, #16]
 800d996:	f7f5 ffe9 	bl	800396c <__aeabi_f2d>
 800d99a:	4b1e      	ldr	r3, [pc, #120]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d99c:	681a      	ldr	r2, [r3, #0]
 800d99e:	685b      	ldr	r3, [r3, #4]
 800d9a0:	4e27      	ldr	r6, [pc, #156]	@ (800da40 <process_block_and_update_window+0x320>)
 800d9a2:	9202      	str	r2, [sp, #8]
 800d9a4:	9303      	str	r3, [sp, #12]
 800d9a6:	9000      	str	r0, [sp, #0]
 800d9a8:	9101      	str	r1, [sp, #4]
 800d9aa:	683a      	ldr	r2, [r7, #0]
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	4641      	mov	r1, r8
 800d9b0:	0030      	movs	r0, r6
 800d9b2:	f014 fc45 	bl	8022240 <iprintf>
                    (unsigned long)s_win_count, (double)rms, (double)dbfs, (double)s_win_peak);

            /* reset okna */
            s_win_count  = 0u;
 800d9b6:	4b18      	ldr	r3, [pc, #96]	@ (800da18 <process_block_and_update_window+0x2f8>)
 800d9b8:	2200      	movs	r2, #0
 800d9ba:	601a      	str	r2, [r3, #0]
            s_win_sum_sq = 0.0;
 800d9bc:	4914      	ldr	r1, [pc, #80]	@ (800da10 <process_block_and_update_window+0x2f0>)
 800d9be:	2200      	movs	r2, #0
 800d9c0:	2300      	movs	r3, #0
 800d9c2:	600a      	str	r2, [r1, #0]
 800d9c4:	604b      	str	r3, [r1, #4]
            s_win_peak   = 0.0;
 800d9c6:	4913      	ldr	r1, [pc, #76]	@ (800da14 <process_block_and_update_window+0x2f4>)
 800d9c8:	2200      	movs	r2, #0
 800d9ca:	2300      	movs	r3, #0
 800d9cc:	600a      	str	r2, [r1, #0]
 800d9ce:	604b      	str	r3, [r1, #4]
    for (uint32_t i = 0; i < MIC_DMA_WORDS; i++)
 800d9d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9d2:	3301      	adds	r3, #1
 800d9d4:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d9d8:	2380      	movs	r3, #128	@ 0x80
 800d9da:	009b      	lsls	r3, r3, #2
 800d9dc:	429a      	cmp	r2, r3
 800d9de:	d200      	bcs.n	800d9e2 <process_block_and_update_window+0x2c2>
 800d9e0:	e702      	b.n	800d7e8 <process_block_and_update_window+0xc8>
        }
    }

    return MIC_ERR_OK;
 800d9e2:	2300      	movs	r3, #0
}
 800d9e4:	0018      	movs	r0, r3
 800d9e6:	46bd      	mov	sp, r7
 800d9e8:	b012      	add	sp, #72	@ 0x48
 800d9ea:	bc80      	pop	{r7}
 800d9ec:	46b8      	mov	r8, r7
 800d9ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9f0:	20003698 	.word	0x20003698
 800d9f4:	0000aaaa 	.word	0x0000aaaa
 800d9f8:	08027574 	.word	0x08027574
 800d9fc:	20003abc 	.word	0x20003abc
 800da00:	20003ac0 	.word	0x20003ac0
 800da04:	0000ffff 	.word	0x0000ffff
 800da08:	080275bc 	.word	0x080275bc
 800da0c:	20003ab8 	.word	0x20003ab8
 800da10:	20003aa8 	.word	0x20003aa8
 800da14:	20003ab0 	.word	0x20003ab0
 800da18:	20003aa4 	.word	0x20003aa4
 800da1c:	3f7ae148 	.word	0x3f7ae148
 800da20:	f5c28f5c 	.word	0xf5c28f5c
 800da24:	3fef5c28 	.word	0x3fef5c28
 800da28:	20003a9c 	.word	0x20003a9c
 800da2c:	080275ec 	.word	0x080275ec
 800da30:	08027628 	.word	0x08027628
 800da34:	20003aa0 	.word	0x20003aa0
 800da38:	2000001c 	.word	0x2000001c
 800da3c:	20003a9d 	.word	0x20003a9d
 800da40:	08027680 	.word	0x08027680

0800da44 <MIC_Init>:
{
    s_debug = (enable != 0u) ? 1u : 0u;
}

void MIC_Init(void)
{
 800da44:	b580      	push	{r7, lr}
 800da46:	af00      	add	r7, sp, #0
    /*
     * Vetko je "softvrov" (HAL handle je u inicializovan v MX_SPI1_Init()).
     * Tu si len nastavme internal state.
     */
    s_inited = 1u;
 800da48:	4b1e      	ldr	r3, [pc, #120]	@ (800dac4 <MIC_Init+0x80>)
 800da4a:	2201      	movs	r2, #1
 800da4c:	701a      	strb	r2, [r3, #0]
    s_running = 0u;
 800da4e:	4b1e      	ldr	r3, [pc, #120]	@ (800dac8 <MIC_Init+0x84>)
 800da50:	2200      	movs	r2, #0
 800da52:	701a      	strb	r2, [r3, #0]
    s_last_err = MIC_ERR_NOT_INIT;
 800da54:	4b1d      	ldr	r3, [pc, #116]	@ (800dacc <MIC_Init+0x88>)
 800da56:	22ff      	movs	r2, #255	@ 0xff
 800da58:	701a      	strb	r2, [r3, #0]

    s_win_count  = 0u;
 800da5a:	4b1d      	ldr	r3, [pc, #116]	@ (800dad0 <MIC_Init+0x8c>)
 800da5c:	2200      	movs	r2, #0
 800da5e:	601a      	str	r2, [r3, #0]
    s_win_sum_sq = 0.0;
 800da60:	491c      	ldr	r1, [pc, #112]	@ (800dad4 <MIC_Init+0x90>)
 800da62:	2200      	movs	r2, #0
 800da64:	2300      	movs	r3, #0
 800da66:	600a      	str	r2, [r1, #0]
 800da68:	604b      	str	r3, [r1, #4]
    s_win_peak   = 0.0;
 800da6a:	491b      	ldr	r1, [pc, #108]	@ (800dad8 <MIC_Init+0x94>)
 800da6c:	2200      	movs	r2, #0
 800da6e:	2300      	movs	r3, #0
 800da70:	600a      	str	r2, [r1, #0]
 800da72:	604b      	str	r3, [r1, #4]
    s_decim_phase = 0u;
 800da74:	4b19      	ldr	r3, [pc, #100]	@ (800dadc <MIC_Init+0x98>)
 800da76:	2200      	movs	r2, #0
 800da78:	601a      	str	r2, [r3, #0]

    s_last_dbfs = -120.0f;
 800da7a:	4b19      	ldr	r3, [pc, #100]	@ (800dae0 <MIC_Init+0x9c>)
 800da7c:	4a19      	ldr	r2, [pc, #100]	@ (800dae4 <MIC_Init+0xa0>)
 800da7e:	601a      	str	r2, [r3, #0]
    s_last_rms  = 0.0f;
 800da80:	4b19      	ldr	r3, [pc, #100]	@ (800dae8 <MIC_Init+0xa4>)
 800da82:	2200      	movs	r2, #0
 800da84:	601a      	str	r2, [r3, #0]

    /* debug default off */
    /* s_debug zostane ako bolo nastaven pred init (ak by si ho nastavil skr) */

    s_interval_active = 0u;
 800da86:	4b19      	ldr	r3, [pc, #100]	@ (800daec <MIC_Init+0xa8>)
 800da88:	2200      	movs	r2, #0
 800da8a:	701a      	strb	r2, [r3, #0]
    s_interval_t0_ms  = 0u;
 800da8c:	4b18      	ldr	r3, [pc, #96]	@ (800daf0 <MIC_Init+0xac>)
 800da8e:	2200      	movs	r2, #0
 800da90:	601a      	str	r2, [r3, #0]
    s_have_last_dma   = 0u;
 800da92:	4b18      	ldr	r3, [pc, #96]	@ (800daf4 <MIC_Init+0xb0>)
 800da94:	2200      	movs	r2, #0
 800da96:	701a      	strb	r2, [r3, #0]
    s_last_dma_words  = MIC_DMA_WORDS;
 800da98:	4b17      	ldr	r3, [pc, #92]	@ (800daf8 <MIC_Init+0xb4>)
 800da9a:	2280      	movs	r2, #128	@ 0x80
 800da9c:	0092      	lsls	r2, r2, #2
 800da9e:	601a      	str	r2, [r3, #0]

    pdm2pcm_reset();
 800daa0:	f7ff fcc8 	bl	800d434 <pdm2pcm_reset>

    MIC_DBG("[MIC] Init done. Window=%ums, samples=%u, decim=%u\r\n",
 800daa4:	4b15      	ldr	r3, [pc, #84]	@ (800dafc <MIC_Init+0xb8>)
 800daa6:	781b      	ldrb	r3, [r3, #0]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d007      	beq.n	800dabc <MIC_Init+0x78>
 800daac:	233a      	movs	r3, #58	@ 0x3a
 800daae:	33ff      	adds	r3, #255	@ 0xff
 800dab0:	001a      	movs	r2, r3
 800dab2:	4813      	ldr	r0, [pc, #76]	@ (800db00 <MIC_Init+0xbc>)
 800dab4:	2308      	movs	r3, #8
 800dab6:	2132      	movs	r1, #50	@ 0x32
 800dab8:	f014 fbc2 	bl	8022240 <iprintf>
            (unsigned)MIC_WINDOW_MS, (unsigned)MIC_WINDOW_SAMPLES, (unsigned)MIC_DECIM_N);
}
 800dabc:	46c0      	nop			@ (mov r8, r8)
 800dabe:	46bd      	mov	sp, r7
 800dac0:	bd80      	pop	{r7, pc}
 800dac2:	46c0      	nop			@ (mov r8, r8)
 800dac4:	20003a9a 	.word	0x20003a9a
 800dac8:	20003a9b 	.word	0x20003a9b
 800dacc:	20003a9d 	.word	0x20003a9d
 800dad0:	20003aa4 	.word	0x20003aa4
 800dad4:	20003aa8 	.word	0x20003aa8
 800dad8:	20003ab0 	.word	0x20003ab0
 800dadc:	20003ab8 	.word	0x20003ab8
 800dae0:	2000001c 	.word	0x2000001c
 800dae4:	c2f00000 	.word	0xc2f00000
 800dae8:	20003aa0 	.word	0x20003aa0
 800daec:	20003ac4 	.word	0x20003ac4
 800daf0:	20003ac8 	.word	0x20003ac8
 800daf4:	20003abc 	.word	0x20003abc
 800daf8:	20003ac0 	.word	0x20003ac0
 800dafc:	20003a9c 	.word	0x20003a9c
 800db00:	080276c0 	.word	0x080276c0

0800db04 <MIC_Start>:

mic_err_t MIC_Start(void)
{
 800db04:	b590      	push	{r4, r7, lr}
 800db06:	b083      	sub	sp, #12
 800db08:	af00      	add	r7, sp, #0
    if (!s_inited)
 800db0a:	4b32      	ldr	r3, [pc, #200]	@ (800dbd4 <MIC_Start+0xd0>)
 800db0c:	781b      	ldrb	r3, [r3, #0]
 800db0e:	2b00      	cmp	r3, #0
 800db10:	d109      	bne.n	800db26 <MIC_Start+0x22>
    {
        set_error(MIC_ERR_NOT_INIT, "ERROR: MIC_Start called before MIC_Init");
 800db12:	4a31      	ldr	r2, [pc, #196]	@ (800dbd8 <MIC_Start+0xd4>)
 800db14:	2301      	movs	r3, #1
 800db16:	425b      	negs	r3, r3
 800db18:	0011      	movs	r1, r2
 800db1a:	0018      	movs	r0, r3
 800db1c:	f7ff fc68 	bl	800d3f0 <set_error>
        return MIC_ERR_NOT_INIT;
 800db20:	2301      	movs	r3, #1
 800db22:	425b      	negs	r3, r3
 800db24:	e052      	b.n	800dbcc <MIC_Start+0xc8>
    }

    if (s_running)
 800db26:	4b2d      	ldr	r3, [pc, #180]	@ (800dbdc <MIC_Start+0xd8>)
 800db28:	781b      	ldrb	r3, [r3, #0]
 800db2a:	2b00      	cmp	r3, #0
 800db2c:	d001      	beq.n	800db32 <MIC_Start+0x2e>
        return MIC_ERR_OK;
 800db2e:	2300      	movs	r3, #0
 800db30:	e04c      	b.n	800dbcc <MIC_Start+0xc8>

    /* Sks spusti prv DMA blok */
    mic_err_t e = start_dma_block();
 800db32:	1dfc      	adds	r4, r7, #7
 800db34:	f7ff fd64 	bl	800d600 <start_dma_block>
 800db38:	0003      	movs	r3, r0
 800db3a:	7023      	strb	r3, [r4, #0]
    if (e != MIC_ERR_OK)
 800db3c:	1dfb      	adds	r3, r7, #7
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	b25b      	sxtb	r3, r3
 800db42:	2b00      	cmp	r3, #0
 800db44:	d003      	beq.n	800db4e <MIC_Start+0x4a>
        return e;
 800db46:	1dfb      	adds	r3, r7, #7
 800db48:	781b      	ldrb	r3, [r3, #0]
 800db4a:	b25b      	sxtb	r3, r3
 800db4c:	e03e      	b.n	800dbcc <MIC_Start+0xc8>

    /*
     * Pri kadom novom meran (continuous aj interval) resetujeme PDM->PCM filter,
     * aby sa vsledok neviezol na starom stave (najm v powersave reime).
     */
    pdm2pcm_reset();
 800db4e:	f7ff fc71 	bl	800d434 <pdm2pcm_reset>

    s_running = 1u;
 800db52:	4b22      	ldr	r3, [pc, #136]	@ (800dbdc <MIC_Start+0xd8>)
 800db54:	2201      	movs	r2, #1
 800db56:	701a      	strb	r2, [r3, #0]

    /* interval mode setup */
    if (mic_get_target_ms() != 0u)
 800db58:	f7ff fc08 	bl	800d36c <mic_get_target_ms>
 800db5c:	1e03      	subs	r3, r0, #0
 800db5e:	d02d      	beq.n	800dbbc <MIC_Start+0xb8>
    {
        s_interval_active = 1u;
 800db60:	4b1f      	ldr	r3, [pc, #124]	@ (800dbe0 <MIC_Start+0xdc>)
 800db62:	2201      	movs	r2, #1
 800db64:	701a      	strb	r2, [r3, #0]
        s_interval_t0_ms  = HAL_GetTick();
 800db66:	f000 fe07 	bl	800e778 <HAL_GetTick>
 800db6a:	0002      	movs	r2, r0
 800db6c:	4b1d      	ldr	r3, [pc, #116]	@ (800dbe4 <MIC_Start+0xe0>)
 800db6e:	601a      	str	r2, [r3, #0]

        /* reset accumulator - potame RMS len za interval */
        s_win_count  = 0u;
 800db70:	4b1d      	ldr	r3, [pc, #116]	@ (800dbe8 <MIC_Start+0xe4>)
 800db72:	2200      	movs	r2, #0
 800db74:	601a      	str	r2, [r3, #0]
        s_win_sum_sq = 0.0;
 800db76:	491d      	ldr	r1, [pc, #116]	@ (800dbec <MIC_Start+0xe8>)
 800db78:	2200      	movs	r2, #0
 800db7a:	2300      	movs	r3, #0
 800db7c:	600a      	str	r2, [r1, #0]
 800db7e:	604b      	str	r3, [r1, #4]
        s_win_peak   = 0.0;
 800db80:	491b      	ldr	r1, [pc, #108]	@ (800dbf0 <MIC_Start+0xec>)
 800db82:	2200      	movs	r2, #0
 800db84:	2300      	movs	r3, #0
 800db86:	600a      	str	r2, [r1, #0]
 800db88:	604b      	str	r3, [r1, #4]
        s_decim_phase = 0u;
 800db8a:	4b1a      	ldr	r3, [pc, #104]	@ (800dbf4 <MIC_Start+0xf0>)
 800db8c:	2200      	movs	r2, #0
 800db8e:	601a      	str	r2, [r3, #0]

        /* "neplatn" vsledok, km interval neskon */
        s_last_rms  = 0.0f;
 800db90:	4b19      	ldr	r3, [pc, #100]	@ (800dbf8 <MIC_Start+0xf4>)
 800db92:	2200      	movs	r2, #0
 800db94:	601a      	str	r2, [r3, #0]
        s_last_dbfs = -120.0f;
 800db96:	4b19      	ldr	r3, [pc, #100]	@ (800dbfc <MIC_Start+0xf8>)
 800db98:	4a19      	ldr	r2, [pc, #100]	@ (800dc00 <MIC_Start+0xfc>)
 800db9a:	601a      	str	r2, [r3, #0]
        s_last_err  = MIC_ERR_TIMEOUT;
 800db9c:	4b19      	ldr	r3, [pc, #100]	@ (800dc04 <MIC_Start+0x100>)
 800db9e:	22fc      	movs	r2, #252	@ 0xfc
 800dba0:	701a      	strb	r2, [r3, #0]

        MIC_DBG("[MIC] PowerSave compile-time: capture %lu ms then stop\r\n", (unsigned long)mic_get_target_ms());
 800dba2:	4b19      	ldr	r3, [pc, #100]	@ (800dc08 <MIC_Start+0x104>)
 800dba4:	781b      	ldrb	r3, [r3, #0]
 800dba6:	2b00      	cmp	r3, #0
 800dba8:	d00b      	beq.n	800dbc2 <MIC_Start+0xbe>
 800dbaa:	f7ff fbdf 	bl	800d36c <mic_get_target_ms>
 800dbae:	0002      	movs	r2, r0
 800dbb0:	4b16      	ldr	r3, [pc, #88]	@ (800dc0c <MIC_Start+0x108>)
 800dbb2:	0011      	movs	r1, r2
 800dbb4:	0018      	movs	r0, r3
 800dbb6:	f014 fb43 	bl	8022240 <iprintf>
 800dbba:	e002      	b.n	800dbc2 <MIC_Start+0xbe>
    }
    else
    {
        s_interval_active = 0u;
 800dbbc:	4b08      	ldr	r3, [pc, #32]	@ (800dbe0 <MIC_Start+0xdc>)
 800dbbe:	2200      	movs	r2, #0
 800dbc0:	701a      	strb	r2, [r3, #0]
    }

    set_error(MIC_ERR_OK, NULL);
 800dbc2:	2100      	movs	r1, #0
 800dbc4:	2000      	movs	r0, #0
 800dbc6:	f7ff fc13 	bl	800d3f0 <set_error>
    return MIC_ERR_OK;
 800dbca:	2300      	movs	r3, #0
}
 800dbcc:	0018      	movs	r0, r3
 800dbce:	46bd      	mov	sp, r7
 800dbd0:	b003      	add	sp, #12
 800dbd2:	bd90      	pop	{r4, r7, pc}
 800dbd4:	20003a9a 	.word	0x20003a9a
 800dbd8:	080276f8 	.word	0x080276f8
 800dbdc:	20003a9b 	.word	0x20003a9b
 800dbe0:	20003ac4 	.word	0x20003ac4
 800dbe4:	20003ac8 	.word	0x20003ac8
 800dbe8:	20003aa4 	.word	0x20003aa4
 800dbec:	20003aa8 	.word	0x20003aa8
 800dbf0:	20003ab0 	.word	0x20003ab0
 800dbf4:	20003ab8 	.word	0x20003ab8
 800dbf8:	20003aa0 	.word	0x20003aa0
 800dbfc:	2000001c 	.word	0x2000001c
 800dc00:	c2f00000 	.word	0xc2f00000
 800dc04:	20003a9d 	.word	0x20003a9d
 800dc08:	20003a9c 	.word	0x20003a9c
 800dc0c:	08027720 	.word	0x08027720

0800dc10 <MIC_Stop>:

void MIC_Stop(void)
{
 800dc10:	b580      	push	{r7, lr}
 800dc12:	af00      	add	r7, sp, #0
    if (!s_running)
 800dc14:	4b07      	ldr	r3, [pc, #28]	@ (800dc34 <MIC_Stop+0x24>)
 800dc16:	781b      	ldrb	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d007      	beq.n	800dc2c <MIC_Stop+0x1c>
        return;

    (void)HAL_SPI_Abort(&hspi1);
 800dc1c:	4b06      	ldr	r3, [pc, #24]	@ (800dc38 <MIC_Stop+0x28>)
 800dc1e:	0018      	movs	r0, r3
 800dc20:	f009 fe24 	bl	801786c <HAL_SPI_Abort>
    s_running = 0u;
 800dc24:	4b03      	ldr	r3, [pc, #12]	@ (800dc34 <MIC_Stop+0x24>)
 800dc26:	2200      	movs	r2, #0
 800dc28:	701a      	strb	r2, [r3, #0]
 800dc2a:	e000      	b.n	800dc2e <MIC_Stop+0x1e>
        return;
 800dc2c:	46c0      	nop			@ (mov r8, r8)
}
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
 800dc32:	46c0      	nop			@ (mov r8, r8)
 800dc34:	20003a9b 	.word	0x20003a9b
 800dc38:	20000448 	.word	0x20000448

0800dc3c <MIC_Task>:

void MIC_Task(void)
{
 800dc3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dc3e:	b08b      	sub	sp, #44	@ 0x2c
 800dc40:	af04      	add	r7, sp, #16
     *  - MIC_PowerSaveMs = 10..100 -> SPI be len poas merania (interval) a potom sa zastav.
     *
     * Preto tu NEROBME iadny automatick "continuous autostart".
     * Spustenie v powersave reime rob MIC_GetLast50ms() (ke prde prkaz AUDIO).
     */
    if (!s_inited)
 800dc42:	4b69      	ldr	r3, [pc, #420]	@ (800dde8 <MIC_Task+0x1ac>)
 800dc44:	781b      	ldrb	r3, [r3, #0]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d100      	bne.n	800dc4c <MIC_Task+0x10>
 800dc4a:	e0c4      	b.n	800ddd6 <MIC_Task+0x19a>
        return;

    if (!s_running)
 800dc4c:	4b67      	ldr	r3, [pc, #412]	@ (800ddec <MIC_Task+0x1b0>)
 800dc4e:	781b      	ldrb	r3, [r3, #0]
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d100      	bne.n	800dc56 <MIC_Task+0x1a>
 800dc54:	e0c1      	b.n	800ddda <MIC_Task+0x19e>
        return;

    /* Ak bola SPI chyba, zastav a nahls */
    if (s_spi_err)
 800dc56:	4b66      	ldr	r3, [pc, #408]	@ (800ddf0 <MIC_Task+0x1b4>)
 800dc58:	781b      	ldrb	r3, [r3, #0]
 800dc5a:	b2db      	uxtb	r3, r3
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d009      	beq.n	800dc74 <MIC_Task+0x38>
    {
        set_error(MIC_ERR_SPI_ERROR, "ERROR: SPI error during capture");
 800dc60:	4a64      	ldr	r2, [pc, #400]	@ (800ddf4 <MIC_Task+0x1b8>)
 800dc62:	2305      	movs	r3, #5
 800dc64:	425b      	negs	r3, r3
 800dc66:	0011      	movs	r1, r2
 800dc68:	0018      	movs	r0, r3
 800dc6a:	f7ff fbc1 	bl	800d3f0 <set_error>
        MIC_Stop();
 800dc6e:	f7ff ffcf 	bl	800dc10 <MIC_Stop>
        return;
 800dc72:	e0b5      	b.n	800dde0 <MIC_Task+0x1a4>
    }

    /* Ak DMA ete nedobehlo, ni nerob */
    if (!s_spi_done)
 800dc74:	4b60      	ldr	r3, [pc, #384]	@ (800ddf8 <MIC_Task+0x1bc>)
 800dc76:	781b      	ldrb	r3, [r3, #0]
 800dc78:	b2db      	uxtb	r3, r3
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d100      	bne.n	800dc80 <MIC_Task+0x44>
 800dc7e:	e0ae      	b.n	800ddde <MIC_Task+0x1a2>
        return;

    /* DMA dobehlo -> spracuj blok */
    (void)process_block_and_update_window();
 800dc80:	f7ff fd4e 	bl	800d720 <process_block_and_update_window>
    /*
     * POWERSAVE reim (MIC_PowerSaveMs 1..100):
     *  - ak as ete neuplynul -> pokrauj alm DMA blokom
     *  - ak as u uplynul -> niie vetva "interval done" sprav RMS vpoet a MIC_Stop()
     */
    if (s_interval_active)
 800dc84:	4b5d      	ldr	r3, [pc, #372]	@ (800ddfc <MIC_Task+0x1c0>)
 800dc86:	781b      	ldrb	r3, [r3, #0]
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	d011      	beq.n	800dcb0 <MIC_Task+0x74>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800dc8c:	f000 fd74 	bl	800e778 <HAL_GetTick>
 800dc90:	0002      	movs	r2, r0
 800dc92:	4b5b      	ldr	r3, [pc, #364]	@ (800de00 <MIC_Task+0x1c4>)
 800dc94:	681b      	ldr	r3, [r3, #0]
 800dc96:	1ad3      	subs	r3, r2, r3
 800dc98:	617b      	str	r3, [r7, #20]
        uint32_t target  = mic_get_target_ms();
 800dc9a:	f7ff fb67 	bl	800d36c <mic_get_target_ms>
 800dc9e:	0003      	movs	r3, r0
 800dca0:	613b      	str	r3, [r7, #16]

        if (elapsed < target)
 800dca2:	697a      	ldr	r2, [r7, #20]
 800dca4:	693b      	ldr	r3, [r7, #16]
 800dca6:	429a      	cmp	r2, r3
 800dca8:	d202      	bcs.n	800dcb0 <MIC_Task+0x74>
        {
            (void)start_dma_block();
 800dcaa:	f7ff fca9 	bl	800d600 <start_dma_block>
            return;
 800dcae:	e097      	b.n	800dde0 <MIC_Task+0x1a4>
        }
        /* elapsed >= target -> netartuj al DMA, nechaj to dobehn do MIC_Stop() */
    }

    /* CONTINUOUS: vdy pokrauj alm DMA blokom */
    if (mic_get_target_ms() == 0u)
 800dcb0:	f7ff fb5c 	bl	800d36c <mic_get_target_ms>
 800dcb4:	1e03      	subs	r3, r0, #0
 800dcb6:	d102      	bne.n	800dcbe <MIC_Task+0x82>
    {
        (void)start_dma_block();
 800dcb8:	f7ff fca2 	bl	800d600 <start_dma_block>
        return;
 800dcbc:	e090      	b.n	800dde0 <MIC_Task+0x1a4>
    }

    /* ===== interval-finish (elapsed>=target) ===== */
    if (s_interval_active)
 800dcbe:	4b4f      	ldr	r3, [pc, #316]	@ (800ddfc <MIC_Task+0x1c0>)
 800dcc0:	781b      	ldrb	r3, [r3, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d100      	bne.n	800dcc8 <MIC_Task+0x8c>
 800dcc6:	e08b      	b.n	800dde0 <MIC_Task+0x1a4>
    {
        uint32_t elapsed = HAL_GetTick() - s_interval_t0_ms;
 800dcc8:	f000 fd56 	bl	800e778 <HAL_GetTick>
 800dccc:	0002      	movs	r2, r0
 800dcce:	4b4c      	ldr	r3, [pc, #304]	@ (800de00 <MIC_Task+0x1c4>)
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	1ad3      	subs	r3, r2, r3
 800dcd4:	60fb      	str	r3, [r7, #12]
        uint32_t target  = mic_get_target_ms();
 800dcd6:	f7ff fb49 	bl	800d36c <mic_get_target_ms>
 800dcda:	0003      	movs	r3, r0
 800dcdc:	60bb      	str	r3, [r7, #8]

        if (elapsed >= target)
 800dcde:	68fa      	ldr	r2, [r7, #12]
 800dce0:	68bb      	ldr	r3, [r7, #8]
 800dce2:	429a      	cmp	r2, r3
 800dce4:	d200      	bcs.n	800dce8 <MIC_Task+0xac>
 800dce6:	e07b      	b.n	800dde0 <MIC_Task+0x1a4>
        {
            if (s_win_count == 0u)
 800dce8:	4b46      	ldr	r3, [pc, #280]	@ (800de04 <MIC_Task+0x1c8>)
 800dcea:	681b      	ldr	r3, [r3, #0]
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d10c      	bne.n	800dd0a <MIC_Task+0xce>
            {
                set_error(MIC_ERR_TIMEOUT, "ERROR: interval finished but no samples collected");
 800dcf0:	4a45      	ldr	r2, [pc, #276]	@ (800de08 <MIC_Task+0x1cc>)
 800dcf2:	2304      	movs	r3, #4
 800dcf4:	425b      	negs	r3, r3
 800dcf6:	0011      	movs	r1, r2
 800dcf8:	0018      	movs	r0, r3
 800dcfa:	f7ff fb79 	bl	800d3f0 <set_error>
                MIC_Stop();
 800dcfe:	f7ff ff87 	bl	800dc10 <MIC_Stop>
                s_interval_active = 0u;
 800dd02:	4b3e      	ldr	r3, [pc, #248]	@ (800ddfc <MIC_Task+0x1c0>)
 800dd04:	2200      	movs	r2, #0
 800dd06:	701a      	strb	r2, [r3, #0]
                return;
 800dd08:	e06a      	b.n	800dde0 <MIC_Task+0x1a4>
            }

            float rms = (float)sqrt(s_win_sum_sq / (double)s_win_count);
 800dd0a:	4b40      	ldr	r3, [pc, #256]	@ (800de0c <MIC_Task+0x1d0>)
 800dd0c:	681c      	ldr	r4, [r3, #0]
 800dd0e:	685d      	ldr	r5, [r3, #4]
 800dd10:	4b3c      	ldr	r3, [pc, #240]	@ (800de04 <MIC_Task+0x1c8>)
 800dd12:	681b      	ldr	r3, [r3, #0]
 800dd14:	0018      	movs	r0, r3
 800dd16:	f7f5 fe05 	bl	8003924 <__aeabi_ui2d>
 800dd1a:	0002      	movs	r2, r0
 800dd1c:	000b      	movs	r3, r1
 800dd1e:	0020      	movs	r0, r4
 800dd20:	0029      	movs	r1, r5
 800dd22:	f7f4 fa49 	bl	80021b8 <__aeabi_ddiv>
 800dd26:	0002      	movs	r2, r0
 800dd28:	000b      	movs	r3, r1
 800dd2a:	0010      	movs	r0, r2
 800dd2c:	0019      	movs	r1, r3
 800dd2e:	f017 fdc7 	bl	80258c0 <sqrt>
 800dd32:	0002      	movs	r2, r0
 800dd34:	000b      	movs	r3, r1
 800dd36:	0010      	movs	r0, r2
 800dd38:	0019      	movs	r1, r3
 800dd3a:	f7f5 fe5f 	bl	80039fc <__aeabi_d2f>
 800dd3e:	1c03      	adds	r3, r0, #0
 800dd40:	607b      	str	r3, [r7, #4]
            float dbfs = safe_dbfs_from_rms(rms);
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	1c18      	adds	r0, r3, #0
 800dd46:	f7ff fb33 	bl	800d3b0 <safe_dbfs_from_rms>
 800dd4a:	1c03      	adds	r3, r0, #0
 800dd4c:	603b      	str	r3, [r7, #0]

            if (rms > 0.98f || s_win_peak > 0.98)
 800dd4e:	4930      	ldr	r1, [pc, #192]	@ (800de10 <MIC_Task+0x1d4>)
 800dd50:	6878      	ldr	r0, [r7, #4]
 800dd52:	f7f2 fbd9 	bl	8000508 <__aeabi_fcmpgt>
 800dd56:	1e03      	subs	r3, r0, #0
 800dd58:	d108      	bne.n	800dd6c <MIC_Task+0x130>
 800dd5a:	4b2e      	ldr	r3, [pc, #184]	@ (800de14 <MIC_Task+0x1d8>)
 800dd5c:	6818      	ldr	r0, [r3, #0]
 800dd5e:	6859      	ldr	r1, [r3, #4]
 800dd60:	4a2d      	ldr	r2, [pc, #180]	@ (800de18 <MIC_Task+0x1dc>)
 800dd62:	4b2e      	ldr	r3, [pc, #184]	@ (800de1c <MIC_Task+0x1e0>)
 800dd64:	f7f2 fb96 	bl	8000494 <__aeabi_dcmpgt>
 800dd68:	1e03      	subs	r3, r0, #0
 800dd6a:	d00c      	beq.n	800dd86 <MIC_Task+0x14a>
            {
                set_error(MIC_ERR_SIGNAL_SATURATED, "ERROR: signal saturated (interval RMS/PEAK ~ 1.0)");
 800dd6c:	4a2c      	ldr	r2, [pc, #176]	@ (800de20 <MIC_Task+0x1e4>)
 800dd6e:	2308      	movs	r3, #8
 800dd70:	425b      	negs	r3, r3
 800dd72:	0011      	movs	r1, r2
 800dd74:	0018      	movs	r0, r3
 800dd76:	f7ff fb3b 	bl	800d3f0 <set_error>
                MIC_Stop();
 800dd7a:	f7ff ff49 	bl	800dc10 <MIC_Stop>
                s_interval_active = 0u;
 800dd7e:	4b1f      	ldr	r3, [pc, #124]	@ (800ddfc <MIC_Task+0x1c0>)
 800dd80:	2200      	movs	r2, #0
 800dd82:	701a      	strb	r2, [r3, #0]
                return;
 800dd84:	e02c      	b.n	800dde0 <MIC_Task+0x1a4>
            }

            s_last_rms  = rms;
 800dd86:	4b27      	ldr	r3, [pc, #156]	@ (800de24 <MIC_Task+0x1e8>)
 800dd88:	687a      	ldr	r2, [r7, #4]
 800dd8a:	601a      	str	r2, [r3, #0]
            s_last_dbfs = dbfs;
 800dd8c:	4b26      	ldr	r3, [pc, #152]	@ (800de28 <MIC_Task+0x1ec>)
 800dd8e:	683a      	ldr	r2, [r7, #0]
 800dd90:	601a      	str	r2, [r3, #0]
            s_last_err  = MIC_ERR_OK;
 800dd92:	4b26      	ldr	r3, [pc, #152]	@ (800de2c <MIC_Task+0x1f0>)
 800dd94:	2200      	movs	r2, #0
 800dd96:	701a      	strb	r2, [r3, #0]

            MIC_DBG("[MIC] Interval %lums done: n=%lu rms=%.4f dbfs=%.2f\r\n",
 800dd98:	4b25      	ldr	r3, [pc, #148]	@ (800de30 <MIC_Task+0x1f4>)
 800dd9a:	781b      	ldrb	r3, [r3, #0]
 800dd9c:	2b00      	cmp	r3, #0
 800dd9e:	d014      	beq.n	800ddca <MIC_Task+0x18e>
 800dda0:	4b18      	ldr	r3, [pc, #96]	@ (800de04 <MIC_Task+0x1c8>)
 800dda2:	681e      	ldr	r6, [r3, #0]
 800dda4:	6878      	ldr	r0, [r7, #4]
 800dda6:	f7f5 fde1 	bl	800396c <__aeabi_f2d>
 800ddaa:	0004      	movs	r4, r0
 800ddac:	000d      	movs	r5, r1
 800ddae:	6838      	ldr	r0, [r7, #0]
 800ddb0:	f7f5 fddc 	bl	800396c <__aeabi_f2d>
 800ddb4:	0002      	movs	r2, r0
 800ddb6:	000b      	movs	r3, r1
 800ddb8:	68b9      	ldr	r1, [r7, #8]
 800ddba:	481e      	ldr	r0, [pc, #120]	@ (800de34 <MIC_Task+0x1f8>)
 800ddbc:	9202      	str	r2, [sp, #8]
 800ddbe:	9303      	str	r3, [sp, #12]
 800ddc0:	9400      	str	r4, [sp, #0]
 800ddc2:	9501      	str	r5, [sp, #4]
 800ddc4:	0032      	movs	r2, r6
 800ddc6:	f014 fa3b 	bl	8022240 <iprintf>
                    (unsigned long)target,
                    (unsigned long)s_win_count,
                    (double)rms,
                    (double)dbfs);

            MIC_Stop();
 800ddca:	f7ff ff21 	bl	800dc10 <MIC_Stop>
            s_interval_active = 0u;
 800ddce:	4b0b      	ldr	r3, [pc, #44]	@ (800ddfc <MIC_Task+0x1c0>)
 800ddd0:	2200      	movs	r2, #0
 800ddd2:	701a      	strb	r2, [r3, #0]
            return;
 800ddd4:	e004      	b.n	800dde0 <MIC_Task+0x1a4>
        return;
 800ddd6:	46c0      	nop			@ (mov r8, r8)
 800ddd8:	e002      	b.n	800dde0 <MIC_Task+0x1a4>
        return;
 800ddda:	46c0      	nop			@ (mov r8, r8)
 800dddc:	e000      	b.n	800dde0 <MIC_Task+0x1a4>
        return;
 800ddde:	46c0      	nop			@ (mov r8, r8)
        }
    }
}
 800dde0:	46bd      	mov	sp, r7
 800dde2:	b007      	add	sp, #28
 800dde4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dde6:	46c0      	nop			@ (mov r8, r8)
 800dde8:	20003a9a 	.word	0x20003a9a
 800ddec:	20003a9b 	.word	0x20003a9b
 800ddf0:	20003a99 	.word	0x20003a99
 800ddf4:	0802775c 	.word	0x0802775c
 800ddf8:	20003a98 	.word	0x20003a98
 800ddfc:	20003ac4 	.word	0x20003ac4
 800de00:	20003ac8 	.word	0x20003ac8
 800de04:	20003aa4 	.word	0x20003aa4
 800de08:	0802777c 	.word	0x0802777c
 800de0c:	20003aa8 	.word	0x20003aa8
 800de10:	3f7ae148 	.word	0x3f7ae148
 800de14:	20003ab0 	.word	0x20003ab0
 800de18:	f5c28f5c 	.word	0xf5c28f5c
 800de1c:	3fef5c28 	.word	0x3fef5c28
 800de20:	080277b0 	.word	0x080277b0
 800de24:	20003aa0 	.word	0x20003aa0
 800de28:	2000001c 	.word	0x2000001c
 800de2c:	20003a9d 	.word	0x20003a9d
 800de30:	20003a9c 	.word	0x20003a9c
 800de34:	080277e4 	.word	0x080277e4

0800de38 <MIC_GetLast50ms>:

mic_err_t MIC_GetLast50ms(float *out_dbfs, float *out_rms)
{
 800de38:	b580      	push	{r7, lr}
 800de3a:	b082      	sub	sp, #8
 800de3c:	af00      	add	r7, sp, #0
 800de3e:	6078      	str	r0, [r7, #4]
 800de40:	6039      	str	r1, [r7, #0]
    /*
     * V powersave reime (MIC_POWERSAVE != 0):
     *  - ke prde prkaz AUDIO a meranie ete nebe, driver sm spust MIC_Start().
     */
    if (s_inited && (mic_get_target_ms() != 0u) && (!s_running) && (!s_interval_active))
 800de42:	4b1a      	ldr	r3, [pc, #104]	@ (800deac <MIC_GetLast50ms+0x74>)
 800de44:	781b      	ldrb	r3, [r3, #0]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d00d      	beq.n	800de66 <MIC_GetLast50ms+0x2e>
 800de4a:	f7ff fa8f 	bl	800d36c <mic_get_target_ms>
 800de4e:	1e03      	subs	r3, r0, #0
 800de50:	d009      	beq.n	800de66 <MIC_GetLast50ms+0x2e>
 800de52:	4b17      	ldr	r3, [pc, #92]	@ (800deb0 <MIC_GetLast50ms+0x78>)
 800de54:	781b      	ldrb	r3, [r3, #0]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d105      	bne.n	800de66 <MIC_GetLast50ms+0x2e>
 800de5a:	4b16      	ldr	r3, [pc, #88]	@ (800deb4 <MIC_GetLast50ms+0x7c>)
 800de5c:	781b      	ldrb	r3, [r3, #0]
 800de5e:	2b00      	cmp	r3, #0
 800de60:	d101      	bne.n	800de66 <MIC_GetLast50ms+0x2e>
    {
        (void)MIC_Start();
 800de62:	f7ff fe4f 	bl	800db04 <MIC_Start>
    }

    if (out_dbfs) *out_dbfs = (s_last_err == MIC_ERR_OK) ? s_last_dbfs : 0.0f;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d00a      	beq.n	800de82 <MIC_GetLast50ms+0x4a>
 800de6c:	4b12      	ldr	r3, [pc, #72]	@ (800deb8 <MIC_GetLast50ms+0x80>)
 800de6e:	781b      	ldrb	r3, [r3, #0]
 800de70:	b25b      	sxtb	r3, r3
 800de72:	2b00      	cmp	r3, #0
 800de74:	d102      	bne.n	800de7c <MIC_GetLast50ms+0x44>
 800de76:	4b11      	ldr	r3, [pc, #68]	@ (800debc <MIC_GetLast50ms+0x84>)
 800de78:	681a      	ldr	r2, [r3, #0]
 800de7a:	e000      	b.n	800de7e <MIC_GetLast50ms+0x46>
 800de7c:	2200      	movs	r2, #0
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	601a      	str	r2, [r3, #0]
    if (out_rms)  *out_rms  = (s_last_err == MIC_ERR_OK) ? s_last_rms  : 0.0f;
 800de82:	683b      	ldr	r3, [r7, #0]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d00a      	beq.n	800de9e <MIC_GetLast50ms+0x66>
 800de88:	4b0b      	ldr	r3, [pc, #44]	@ (800deb8 <MIC_GetLast50ms+0x80>)
 800de8a:	781b      	ldrb	r3, [r3, #0]
 800de8c:	b25b      	sxtb	r3, r3
 800de8e:	2b00      	cmp	r3, #0
 800de90:	d102      	bne.n	800de98 <MIC_GetLast50ms+0x60>
 800de92:	4b0b      	ldr	r3, [pc, #44]	@ (800dec0 <MIC_GetLast50ms+0x88>)
 800de94:	681a      	ldr	r2, [r3, #0]
 800de96:	e000      	b.n	800de9a <MIC_GetLast50ms+0x62>
 800de98:	2200      	movs	r2, #0
 800de9a:	683b      	ldr	r3, [r7, #0]
 800de9c:	601a      	str	r2, [r3, #0]
    return s_last_err;
 800de9e:	4b06      	ldr	r3, [pc, #24]	@ (800deb8 <MIC_GetLast50ms+0x80>)
 800dea0:	781b      	ldrb	r3, [r3, #0]
 800dea2:	b25b      	sxtb	r3, r3
}
 800dea4:	0018      	movs	r0, r3
 800dea6:	46bd      	mov	sp, r7
 800dea8:	b002      	add	sp, #8
 800deaa:	bd80      	pop	{r7, pc}
 800deac:	20003a9a 	.word	0x20003a9a
 800deb0:	20003a9b 	.word	0x20003a9b
 800deb4:	20003ac4 	.word	0x20003ac4
 800deb8:	20003a9d 	.word	0x20003a9d
 800debc:	2000001c 	.word	0x2000001c
 800dec0:	20003aa0 	.word	0x20003aa0

0800dec4 <MIC_LastDbFS>:

/* =====================================================================================
 * LEGACY API (jednorazov meranie)  aby existujci CLI fungoval
 * ===================================================================================== */

float MIC_LastDbFS(void) { return s_last_dbfs; }
 800dec4:	b580      	push	{r7, lr}
 800dec6:	af00      	add	r7, sp, #0
 800dec8:	4b02      	ldr	r3, [pc, #8]	@ (800ded4 <MIC_LastDbFS+0x10>)
 800deca:	681b      	ldr	r3, [r3, #0]
 800decc:	1c18      	adds	r0, r3, #0
 800dece:	46bd      	mov	sp, r7
 800ded0:	bd80      	pop	{r7, pc}
 800ded2:	46c0      	nop			@ (mov r8, r8)
 800ded4:	2000001c 	.word	0x2000001c

0800ded8 <RTC_ReadClock>:
    // This function is just a placeholder for compatibility
    return HAL_OK;
}

HAL_StatusTypeDef RTC_ReadClock(char *datetime_str)
{
 800ded8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800deda:	b08f      	sub	sp, #60	@ 0x3c
 800dedc:	af06      	add	r7, sp, #24
 800dede:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800dee0:	230c      	movs	r3, #12
 800dee2:	18fb      	adds	r3, r7, r3
 800dee4:	0018      	movs	r0, r3
 800dee6:	2314      	movs	r3, #20
 800dee8:	001a      	movs	r2, r3
 800deea:	2100      	movs	r1, #0
 800deec:	f014 fac2 	bl	8022474 <memset>
    RTC_DateTypeDef sDate = {0};
 800def0:	2308      	movs	r3, #8
 800def2:	18fb      	adds	r3, r7, r3
 800def4:	2200      	movs	r2, #0
 800def6:	601a      	str	r2, [r3, #0]
    
    if (datetime_str == NULL)
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	2b00      	cmp	r3, #0
 800defc:	d101      	bne.n	800df02 <RTC_ReadClock+0x2a>
    {
        return HAL_ERROR;
 800defe:	2301      	movs	r3, #1
 800df00:	e034      	b.n	800df6c <RTC_ReadClock+0x94>
    }
    
    // Read time (reading time locks date register until date is read)
    if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800df02:	230c      	movs	r3, #12
 800df04:	18f9      	adds	r1, r7, r3
 800df06:	4b1b      	ldr	r3, [pc, #108]	@ (800df74 <RTC_ReadClock+0x9c>)
 800df08:	2200      	movs	r2, #0
 800df0a:	0018      	movs	r0, r3
 800df0c:	f008 fdba 	bl	8016a84 <HAL_RTC_GetTime>
 800df10:	1e03      	subs	r3, r0, #0
 800df12:	d001      	beq.n	800df18 <RTC_ReadClock+0x40>
    {
        return HAL_ERROR;
 800df14:	2301      	movs	r3, #1
 800df16:	e029      	b.n	800df6c <RTC_ReadClock+0x94>
    }
    
    // Read date (this unlocks the time register)
    if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800df18:	2308      	movs	r3, #8
 800df1a:	18f9      	adds	r1, r7, r3
 800df1c:	4b15      	ldr	r3, [pc, #84]	@ (800df74 <RTC_ReadClock+0x9c>)
 800df1e:	2200      	movs	r2, #0
 800df20:	0018      	movs	r0, r3
 800df22:	f008 feb9 	bl	8016c98 <HAL_RTC_GetDate>
 800df26:	1e03      	subs	r3, r0, #0
 800df28:	d001      	beq.n	800df2e <RTC_ReadClock+0x56>
    {
        return HAL_ERROR;
 800df2a:	2301      	movs	r3, #1
 800df2c:	e01e      	b.n	800df6c <RTC_ReadClock+0x94>
    }
    
    // Format: "HH:MM:SS_RR.MM.DD"
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
             "%02d:%02d:%02d_%02d.%02d.%02d",
             sTime.Hours,
 800df2e:	220c      	movs	r2, #12
 800df30:	18bb      	adds	r3, r7, r2
 800df32:	781b      	ldrb	r3, [r3, #0]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df34:	469c      	mov	ip, r3
             sTime.Minutes,
 800df36:	18bb      	adds	r3, r7, r2
 800df38:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df3a:	0019      	movs	r1, r3
             sTime.Seconds,
 800df3c:	18bb      	adds	r3, r7, r2
 800df3e:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df40:	001c      	movs	r4, r3
             sDate.Year,
 800df42:	2208      	movs	r2, #8
 800df44:	18bb      	adds	r3, r7, r2
 800df46:	78db      	ldrb	r3, [r3, #3]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df48:	001d      	movs	r5, r3
             sDate.Month,
 800df4a:	18bb      	adds	r3, r7, r2
 800df4c:	785b      	ldrb	r3, [r3, #1]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df4e:	001e      	movs	r6, r3
             sDate.Date);
 800df50:	18bb      	adds	r3, r7, r2
 800df52:	789b      	ldrb	r3, [r3, #2]
    snprintf(datetime_str, RTC_DATETIME_STRING_SIZE,
 800df54:	4a08      	ldr	r2, [pc, #32]	@ (800df78 <RTC_ReadClock+0xa0>)
 800df56:	6878      	ldr	r0, [r7, #4]
 800df58:	9304      	str	r3, [sp, #16]
 800df5a:	9603      	str	r6, [sp, #12]
 800df5c:	9502      	str	r5, [sp, #8]
 800df5e:	9401      	str	r4, [sp, #4]
 800df60:	9100      	str	r1, [sp, #0]
 800df62:	4663      	mov	r3, ip
 800df64:	2118      	movs	r1, #24
 800df66:	f014 f97b 	bl	8022260 <sniprintf>
    
    return HAL_OK;
 800df6a:	2300      	movs	r3, #0
}
 800df6c:	0018      	movs	r0, r3
 800df6e:	46bd      	mov	sp, r7
 800df70:	b009      	add	sp, #36	@ 0x24
 800df72:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800df74:	20000418 	.word	0x20000418
 800df78:	08027844 	.word	0x08027844

0800df7c <RTC_SetClock>:

HAL_StatusTypeDef RTC_SetClock(const char *datetime_str)
{
 800df7c:	b590      	push	{r4, r7, lr}
 800df7e:	b093      	sub	sp, #76	@ 0x4c
 800df80:	af04      	add	r7, sp, #16
 800df82:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 800df84:	2324      	movs	r3, #36	@ 0x24
 800df86:	18fb      	adds	r3, r7, r3
 800df88:	0018      	movs	r0, r3
 800df8a:	2314      	movs	r3, #20
 800df8c:	001a      	movs	r2, r3
 800df8e:	2100      	movs	r1, #0
 800df90:	f014 fa70 	bl	8022474 <memset>
    RTC_DateTypeDef sDate = {0};
 800df94:	2320      	movs	r3, #32
 800df96:	18fb      	adds	r3, r7, r3
 800df98:	2200      	movs	r2, #0
 800df9a:	601a      	str	r2, [r3, #0]
    int hours, minutes, seconds, year, month, day;
    
    if (datetime_str == NULL)
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d101      	bne.n	800dfa6 <RTC_SetClock+0x2a>
    {
        return HAL_ERROR;
 800dfa2:	2301      	movs	r3, #1
 800dfa4:	e06b      	b.n	800e07e <RTC_SetClock+0x102>
    }
    
    // Parse format: "HH:MM:SS_RR.MM.DD"
    if (sscanf(datetime_str, "%02d:%02d:%02d_%02d.%02d.%02d",
 800dfa6:	2318      	movs	r3, #24
 800dfa8:	18fc      	adds	r4, r7, r3
 800dfaa:	231c      	movs	r3, #28
 800dfac:	18fa      	adds	r2, r7, r3
 800dfae:	4936      	ldr	r1, [pc, #216]	@ (800e088 <RTC_SetClock+0x10c>)
 800dfb0:	6878      	ldr	r0, [r7, #4]
 800dfb2:	2308      	movs	r3, #8
 800dfb4:	18fb      	adds	r3, r7, r3
 800dfb6:	9303      	str	r3, [sp, #12]
 800dfb8:	230c      	movs	r3, #12
 800dfba:	18fb      	adds	r3, r7, r3
 800dfbc:	9302      	str	r3, [sp, #8]
 800dfbe:	2310      	movs	r3, #16
 800dfc0:	18fb      	adds	r3, r7, r3
 800dfc2:	9301      	str	r3, [sp, #4]
 800dfc4:	2314      	movs	r3, #20
 800dfc6:	18fb      	adds	r3, r7, r3
 800dfc8:	9300      	str	r3, [sp, #0]
 800dfca:	0023      	movs	r3, r4
 800dfcc:	f014 f9a0 	bl	8022310 <siscanf>
 800dfd0:	0003      	movs	r3, r0
 800dfd2:	2b06      	cmp	r3, #6
 800dfd4:	d001      	beq.n	800dfda <RTC_SetClock+0x5e>
               &hours, &minutes, &seconds, &year, &month, &day) != 6)
    {
        return HAL_ERROR;
 800dfd6:	2301      	movs	r3, #1
 800dfd8:	e051      	b.n	800e07e <RTC_SetClock+0x102>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800dfda:	69fb      	ldr	r3, [r7, #28]
 800dfdc:	2b17      	cmp	r3, #23
 800dfde:	dc14      	bgt.n	800e00a <RTC_SetClock+0x8e>
 800dfe0:	69bb      	ldr	r3, [r7, #24]
 800dfe2:	2b3b      	cmp	r3, #59	@ 0x3b
 800dfe4:	dc11      	bgt.n	800e00a <RTC_SetClock+0x8e>
 800dfe6:	697b      	ldr	r3, [r7, #20]
 800dfe8:	2b3b      	cmp	r3, #59	@ 0x3b
 800dfea:	dc0e      	bgt.n	800e00a <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800dfec:	693b      	ldr	r3, [r7, #16]
    if (hours > 23 || minutes > 59 || seconds > 59 ||
 800dfee:	2b63      	cmp	r3, #99	@ 0x63
 800dff0:	dc0b      	bgt.n	800e00a <RTC_SetClock+0x8e>
        year > 99 || month < 1 || month > 12 || day < 1 || day > 31)
 800dff2:	68fb      	ldr	r3, [r7, #12]
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	dd08      	ble.n	800e00a <RTC_SetClock+0x8e>
 800dff8:	68fb      	ldr	r3, [r7, #12]
 800dffa:	2b0c      	cmp	r3, #12
 800dffc:	dc05      	bgt.n	800e00a <RTC_SetClock+0x8e>
 800dffe:	68bb      	ldr	r3, [r7, #8]
 800e000:	2b00      	cmp	r3, #0
 800e002:	dd02      	ble.n	800e00a <RTC_SetClock+0x8e>
 800e004:	68bb      	ldr	r3, [r7, #8]
 800e006:	2b1f      	cmp	r3, #31
 800e008:	dd01      	ble.n	800e00e <RTC_SetClock+0x92>
    {
        return HAL_ERROR;
 800e00a:	2301      	movs	r3, #1
 800e00c:	e037      	b.n	800e07e <RTC_SetClock+0x102>
    }
    
    // Set time
    sTime.Hours = hours;
 800e00e:	69fb      	ldr	r3, [r7, #28]
 800e010:	b2da      	uxtb	r2, r3
 800e012:	2124      	movs	r1, #36	@ 0x24
 800e014:	187b      	adds	r3, r7, r1
 800e016:	701a      	strb	r2, [r3, #0]
    sTime.Minutes = minutes;
 800e018:	69bb      	ldr	r3, [r7, #24]
 800e01a:	b2da      	uxtb	r2, r3
 800e01c:	187b      	adds	r3, r7, r1
 800e01e:	705a      	strb	r2, [r3, #1]
    sTime.Seconds = seconds;
 800e020:	697b      	ldr	r3, [r7, #20]
 800e022:	b2da      	uxtb	r2, r3
 800e024:	187b      	adds	r3, r7, r1
 800e026:	709a      	strb	r2, [r3, #2]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e028:	187b      	adds	r3, r7, r1
 800e02a:	2200      	movs	r2, #0
 800e02c:	60da      	str	r2, [r3, #12]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800e02e:	187b      	adds	r3, r7, r1
 800e030:	2200      	movs	r2, #0
 800e032:	611a      	str	r2, [r3, #16]
    
    if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 800e034:	1879      	adds	r1, r7, r1
 800e036:	4b15      	ldr	r3, [pc, #84]	@ (800e08c <RTC_SetClock+0x110>)
 800e038:	2200      	movs	r2, #0
 800e03a:	0018      	movs	r0, r3
 800e03c:	f008 fc62 	bl	8016904 <HAL_RTC_SetTime>
 800e040:	1e03      	subs	r3, r0, #0
 800e042:	d001      	beq.n	800e048 <RTC_SetClock+0xcc>
    {
        return HAL_ERROR;
 800e044:	2301      	movs	r3, #1
 800e046:	e01a      	b.n	800e07e <RTC_SetClock+0x102>
    }
    
    // Set date
    sDate.Year = year;
 800e048:	693b      	ldr	r3, [r7, #16]
 800e04a:	b2da      	uxtb	r2, r3
 800e04c:	2120      	movs	r1, #32
 800e04e:	187b      	adds	r3, r7, r1
 800e050:	70da      	strb	r2, [r3, #3]
    sDate.Month = month;
 800e052:	68fb      	ldr	r3, [r7, #12]
 800e054:	b2da      	uxtb	r2, r3
 800e056:	187b      	adds	r3, r7, r1
 800e058:	705a      	strb	r2, [r3, #1]
    sDate.Date = day;
 800e05a:	68bb      	ldr	r3, [r7, #8]
 800e05c:	b2da      	uxtb	r2, r3
 800e05e:	187b      	adds	r3, r7, r1
 800e060:	709a      	strb	r2, [r3, #2]
    sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 800e062:	187b      	adds	r3, r7, r1
 800e064:	2201      	movs	r2, #1
 800e066:	701a      	strb	r2, [r3, #0]
    
    if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800e068:	1879      	adds	r1, r7, r1
 800e06a:	4b08      	ldr	r3, [pc, #32]	@ (800e08c <RTC_SetClock+0x110>)
 800e06c:	2200      	movs	r2, #0
 800e06e:	0018      	movs	r0, r3
 800e070:	f008 fd6c 	bl	8016b4c <HAL_RTC_SetDate>
 800e074:	1e03      	subs	r3, r0, #0
 800e076:	d001      	beq.n	800e07c <RTC_SetClock+0x100>
    {
        return HAL_ERROR;
 800e078:	2301      	movs	r3, #1
 800e07a:	e000      	b.n	800e07e <RTC_SetClock+0x102>
    }
    
    return HAL_OK;
 800e07c:	2300      	movs	r3, #0
}
 800e07e:	0018      	movs	r0, r3
 800e080:	46bd      	mov	sp, r7
 800e082:	b00f      	add	sp, #60	@ 0x3c
 800e084:	bd90      	pop	{r4, r7, pc}
 800e086:	46c0      	nop			@ (mov r8, r8)
 800e088:	08027844 	.word	0x08027844
 800e08c:	20000418 	.word	0x20000418

0800e090 <RTC_SetAlarm>:

HAL_StatusTypeDef RTC_SetAlarm(const char *alarm_str, uint8_t duration_sec, uint8_t callback_interval_sec)
{
 800e090:	b590      	push	{r4, r7, lr}
 800e092:	b095      	sub	sp, #84	@ 0x54
 800e094:	af02      	add	r7, sp, #8
 800e096:	6078      	str	r0, [r7, #4]
 800e098:	0008      	movs	r0, r1
 800e09a:	0011      	movs	r1, r2
 800e09c:	1cfb      	adds	r3, r7, #3
 800e09e:	1c02      	adds	r2, r0, #0
 800e0a0:	701a      	strb	r2, [r3, #0]
 800e0a2:	1cbb      	adds	r3, r7, #2
 800e0a4:	1c0a      	adds	r2, r1, #0
 800e0a6:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTypeDef sAlarm = {0};
 800e0a8:	2318      	movs	r3, #24
 800e0aa:	18fb      	adds	r3, r7, r3
 800e0ac:	0018      	movs	r0, r3
 800e0ae:	2330      	movs	r3, #48	@ 0x30
 800e0b0:	001a      	movs	r2, r3
 800e0b2:	2100      	movs	r1, #0
 800e0b4:	f014 f9de 	bl	8022474 <memset>
    int hours, minutes, seconds;
    
    (void)callback_interval_sec; /* Not used - callbacks removed, only trigger flag */
    
    if (alarm_str == NULL)
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	2b00      	cmp	r3, #0
 800e0bc:	d101      	bne.n	800e0c2 <RTC_SetAlarm+0x32>
    {
        return HAL_ERROR;
 800e0be:	2301      	movs	r3, #1
 800e0c0:	e08f      	b.n	800e1e2 <RTC_SetAlarm+0x152>
    }
    
    // Check if alarm should be disabled (single "0" character or duration 0)
    if ((alarm_str[0] == '0' && alarm_str[1] == '\0') || duration_sec == 0)
 800e0c2:	687b      	ldr	r3, [r7, #4]
 800e0c4:	781b      	ldrb	r3, [r3, #0]
 800e0c6:	2b30      	cmp	r3, #48	@ 0x30
 800e0c8:	d104      	bne.n	800e0d4 <RTC_SetAlarm+0x44>
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	3301      	adds	r3, #1
 800e0ce:	781b      	ldrb	r3, [r3, #0]
 800e0d0:	2b00      	cmp	r3, #0
 800e0d2:	d003      	beq.n	800e0dc <RTC_SetAlarm+0x4c>
 800e0d4:	1cfb      	adds	r3, r7, #3
 800e0d6:	781b      	ldrb	r3, [r3, #0]
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	d11b      	bne.n	800e114 <RTC_SetAlarm+0x84>
    {
        alarm_active = 0;
 800e0dc:	4b43      	ldr	r3, [pc, #268]	@ (800e1ec <RTC_SetAlarm+0x15c>)
 800e0de:	2200      	movs	r2, #0
 800e0e0:	701a      	strb	r2, [r3, #0]
        alarm_duration_sec = 0;
 800e0e2:	4b43      	ldr	r3, [pc, #268]	@ (800e1f0 <RTC_SetAlarm+0x160>)
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800e0e8:	4b42      	ldr	r3, [pc, #264]	@ (800e1f4 <RTC_SetAlarm+0x164>)
 800e0ea:	2200      	movs	r2, #0
 800e0ec:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 0;
 800e0ee:	4b42      	ldr	r3, [pc, #264]	@ (800e1f8 <RTC_SetAlarm+0x168>)
 800e0f0:	2200      	movs	r2, #0
 800e0f2:	701a      	strb	r2, [r3, #0]
        alarm_cfg_valid = 0;
 800e0f4:	4b41      	ldr	r3, [pc, #260]	@ (800e1fc <RTC_SetAlarm+0x16c>)
 800e0f6:	2200      	movs	r2, #0
 800e0f8:	701a      	strb	r2, [r3, #0]
        
        if (HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A) != HAL_OK)
 800e0fa:	2380      	movs	r3, #128	@ 0x80
 800e0fc:	005a      	lsls	r2, r3, #1
 800e0fe:	4b40      	ldr	r3, [pc, #256]	@ (800e200 <RTC_SetAlarm+0x170>)
 800e100:	0011      	movs	r1, r2
 800e102:	0018      	movs	r0, r3
 800e104:	f008 ff26 	bl	8016f54 <HAL_RTC_DeactivateAlarm>
 800e108:	1e03      	subs	r3, r0, #0
 800e10a:	d001      	beq.n	800e110 <RTC_SetAlarm+0x80>
        {
            return HAL_ERROR;
 800e10c:	2301      	movs	r3, #1
 800e10e:	e068      	b.n	800e1e2 <RTC_SetAlarm+0x152>
        }
        return HAL_OK;
 800e110:	2300      	movs	r3, #0
 800e112:	e066      	b.n	800e1e2 <RTC_SetAlarm+0x152>
    }
    
    // Parse format: "HH:MM:SS"
    if (sscanf(alarm_str, "%02d:%02d:%02d", &hours, &minutes, &seconds) != 3)
 800e114:	2310      	movs	r3, #16
 800e116:	18fc      	adds	r4, r7, r3
 800e118:	2314      	movs	r3, #20
 800e11a:	18fa      	adds	r2, r7, r3
 800e11c:	4939      	ldr	r1, [pc, #228]	@ (800e204 <RTC_SetAlarm+0x174>)
 800e11e:	6878      	ldr	r0, [r7, #4]
 800e120:	230c      	movs	r3, #12
 800e122:	18fb      	adds	r3, r7, r3
 800e124:	9300      	str	r3, [sp, #0]
 800e126:	0023      	movs	r3, r4
 800e128:	f014 f8f2 	bl	8022310 <siscanf>
 800e12c:	0003      	movs	r3, r0
 800e12e:	2b03      	cmp	r3, #3
 800e130:	d001      	beq.n	800e136 <RTC_SetAlarm+0xa6>
    {
        return HAL_ERROR;
 800e132:	2301      	movs	r3, #1
 800e134:	e055      	b.n	800e1e2 <RTC_SetAlarm+0x152>
    }
    
    // Validate ranges
    if (hours > 23 || minutes > 59 || seconds > 59)
 800e136:	697b      	ldr	r3, [r7, #20]
 800e138:	2b17      	cmp	r3, #23
 800e13a:	dc05      	bgt.n	800e148 <RTC_SetAlarm+0xb8>
 800e13c:	693b      	ldr	r3, [r7, #16]
 800e13e:	2b3b      	cmp	r3, #59	@ 0x3b
 800e140:	dc02      	bgt.n	800e148 <RTC_SetAlarm+0xb8>
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	2b3b      	cmp	r3, #59	@ 0x3b
 800e146:	dd01      	ble.n	800e14c <RTC_SetAlarm+0xbc>
    {
        return HAL_ERROR;
 800e148:	2301      	movs	r3, #1
 800e14a:	e04a      	b.n	800e1e2 <RTC_SetAlarm+0x152>
    }
    
    // Store duration
    alarm_duration_sec = duration_sec;
 800e14c:	4b28      	ldr	r3, [pc, #160]	@ (800e1f0 <RTC_SetAlarm+0x160>)
 800e14e:	1cfa      	adds	r2, r7, #3
 800e150:	7812      	ldrb	r2, [r2, #0]
 800e152:	701a      	strb	r2, [r3, #0]
    alarm_elapsed_sec = 0;
 800e154:	4b27      	ldr	r3, [pc, #156]	@ (800e1f4 <RTC_SetAlarm+0x164>)
 800e156:	2200      	movs	r2, #0
 800e158:	701a      	strb	r2, [r3, #0]
    alarm_active = 0;
 800e15a:	4b24      	ldr	r3, [pc, #144]	@ (800e1ec <RTC_SetAlarm+0x15c>)
 800e15c:	2200      	movs	r2, #0
 800e15e:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800e160:	4b25      	ldr	r3, [pc, #148]	@ (800e1f8 <RTC_SetAlarm+0x168>)
 800e162:	2200      	movs	r2, #0
 800e164:	701a      	strb	r2, [r3, #0]
    
    // Configure alarm
    sAlarm.AlarmTime.Hours = hours;
 800e166:	697b      	ldr	r3, [r7, #20]
 800e168:	b2da      	uxtb	r2, r3
 800e16a:	2118      	movs	r1, #24
 800e16c:	187b      	adds	r3, r7, r1
 800e16e:	701a      	strb	r2, [r3, #0]
    sAlarm.AlarmTime.Minutes = minutes;
 800e170:	693b      	ldr	r3, [r7, #16]
 800e172:	b2da      	uxtb	r2, r3
 800e174:	187b      	adds	r3, r7, r1
 800e176:	705a      	strb	r2, [r3, #1]
    sAlarm.AlarmTime.Seconds = seconds;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	b2da      	uxtb	r2, r3
 800e17c:	187b      	adds	r3, r7, r1
 800e17e:	709a      	strb	r2, [r3, #2]
    sAlarm.AlarmTime.SubSeconds = 0;
 800e180:	0008      	movs	r0, r1
 800e182:	183b      	adds	r3, r7, r0
 800e184:	2200      	movs	r2, #0
 800e186:	605a      	str	r2, [r3, #4]
    sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e188:	183b      	adds	r3, r7, r0
 800e18a:	2200      	movs	r2, #0
 800e18c:	60da      	str	r2, [r3, #12]
    sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800e18e:	183b      	adds	r3, r7, r0
 800e190:	2200      	movs	r2, #0
 800e192:	611a      	str	r2, [r3, #16]
    sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800e194:	183b      	adds	r3, r7, r0
 800e196:	2280      	movs	r2, #128	@ 0x80
 800e198:	0612      	lsls	r2, r2, #24
 800e19a:	615a      	str	r2, [r3, #20]
    sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800e19c:	183b      	adds	r3, r7, r0
 800e19e:	2200      	movs	r2, #0
 800e1a0:	619a      	str	r2, [r3, #24]
    sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800e1a2:	183b      	adds	r3, r7, r0
 800e1a4:	2200      	movs	r2, #0
 800e1a6:	621a      	str	r2, [r3, #32]
    sAlarm.AlarmDateWeekDay = 1;
 800e1a8:	183b      	adds	r3, r7, r0
 800e1aa:	2224      	movs	r2, #36	@ 0x24
 800e1ac:	2101      	movs	r1, #1
 800e1ae:	5499      	strb	r1, [r3, r2]
    sAlarm.Alarm = RTC_ALARM_A;
 800e1b0:	0001      	movs	r1, r0
 800e1b2:	187b      	adds	r3, r7, r1
 800e1b4:	2280      	movs	r2, #128	@ 0x80
 800e1b6:	0052      	lsls	r2, r2, #1
 800e1b8:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BIN) != HAL_OK)
 800e1ba:	1879      	adds	r1, r7, r1
 800e1bc:	4b10      	ldr	r3, [pc, #64]	@ (800e200 <RTC_SetAlarm+0x170>)
 800e1be:	2200      	movs	r2, #0
 800e1c0:	0018      	movs	r0, r3
 800e1c2:	f008 fdb7 	bl	8016d34 <HAL_RTC_SetAlarm_IT>
 800e1c6:	1e03      	subs	r3, r0, #0
 800e1c8:	d001      	beq.n	800e1ce <RTC_SetAlarm+0x13e>
    {
        return HAL_ERROR;
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	e009      	b.n	800e1e2 <RTC_SetAlarm+0x152>
    }
    
    /* Enable EXTI line 28 for RTC Alarm interrupt - required on STM32U0 */
    __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800e1ce:	4a0e      	ldr	r2, [pc, #56]	@ (800e208 <RTC_SetAlarm+0x178>)
 800e1d0:	2380      	movs	r3, #128	@ 0x80
 800e1d2:	58d3      	ldr	r3, [r2, r3]
 800e1d4:	490c      	ldr	r1, [pc, #48]	@ (800e208 <RTC_SetAlarm+0x178>)
 800e1d6:	2280      	movs	r2, #128	@ 0x80
 800e1d8:	0552      	lsls	r2, r2, #21
 800e1da:	4313      	orrs	r3, r2
 800e1dc:	2280      	movs	r2, #128	@ 0x80
 800e1de:	508b      	str	r3, [r1, r2]
    
    return HAL_OK;
 800e1e0:	2300      	movs	r3, #0
}
 800e1e2:	0018      	movs	r0, r3
 800e1e4:	46bd      	mov	sp, r7
 800e1e6:	b013      	add	sp, #76	@ 0x4c
 800e1e8:	bd90      	pop	{r4, r7, pc}
 800e1ea:	46c0      	nop			@ (mov r8, r8)
 800e1ec:	20003afa 	.word	0x20003afa
 800e1f0:	20003af8 	.word	0x20003af8
 800e1f4:	20003af9 	.word	0x20003af9
 800e1f8:	20003afb 	.word	0x20003afb
 800e1fc:	20003aff 	.word	0x20003aff
 800e200:	20000418 	.word	0x20000418
 800e204:	08027864 	.word	0x08027864
 800e208:	40021800 	.word	0x40021800

0800e20c <RTC_SetDailyAlarm>:

HAL_StatusTypeDef RTC_SetDailyAlarm(uint8_t hh, uint8_t mm, uint8_t duration_sec)
{
 800e20c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e20e:	b08f      	sub	sp, #60	@ 0x3c
 800e210:	af02      	add	r7, sp, #8
 800e212:	0004      	movs	r4, r0
 800e214:	0008      	movs	r0, r1
 800e216:	0011      	movs	r1, r2
 800e218:	1dfb      	adds	r3, r7, #7
 800e21a:	1c22      	adds	r2, r4, #0
 800e21c:	701a      	strb	r2, [r3, #0]
 800e21e:	1dbb      	adds	r3, r7, #6
 800e220:	1c02      	adds	r2, r0, #0
 800e222:	701a      	strb	r2, [r3, #0]
 800e224:	1d7b      	adds	r3, r7, #5
 800e226:	1c0a      	adds	r2, r1, #0
 800e228:	701a      	strb	r2, [r3, #0]
    if (duration_sec == 0)
 800e22a:	1d7b      	adds	r3, r7, #5
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	2b00      	cmp	r3, #0
 800e230:	d107      	bne.n	800e242 <RTC_SetDailyAlarm+0x36>
    {
        return RTC_SetAlarm("0", 0, 0);
 800e232:	4b5a      	ldr	r3, [pc, #360]	@ (800e39c <RTC_SetDailyAlarm+0x190>)
 800e234:	2200      	movs	r2, #0
 800e236:	2100      	movs	r1, #0
 800e238:	0018      	movs	r0, r3
 800e23a:	f7ff ff29 	bl	800e090 <RTC_SetAlarm>
 800e23e:	0003      	movs	r3, r0
 800e240:	e0a8      	b.n	800e394 <RTC_SetDailyAlarm+0x188>
    }

    if (hh > 23 || mm > 59 || duration_sec > 255)
 800e242:	1dfb      	adds	r3, r7, #7
 800e244:	781b      	ldrb	r3, [r3, #0]
 800e246:	2b17      	cmp	r3, #23
 800e248:	d803      	bhi.n	800e252 <RTC_SetDailyAlarm+0x46>
 800e24a:	1dbb      	adds	r3, r7, #6
 800e24c:	781b      	ldrb	r3, [r3, #0]
 800e24e:	2b3b      	cmp	r3, #59	@ 0x3b
 800e250:	d901      	bls.n	800e256 <RTC_SetDailyAlarm+0x4a>
    {
        return HAL_ERROR;
 800e252:	2301      	movs	r3, #1
 800e254:	e09e      	b.n	800e394 <RTC_SetDailyAlarm+0x188>
    }

    /* Cache config immediately so CLI can read back even before next IRQ */
    alarm_cfg_hh = hh;
 800e256:	4b52      	ldr	r3, [pc, #328]	@ (800e3a0 <RTC_SetDailyAlarm+0x194>)
 800e258:	1dfa      	adds	r2, r7, #7
 800e25a:	7812      	ldrb	r2, [r2, #0]
 800e25c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_mm = mm;
 800e25e:	4b51      	ldr	r3, [pc, #324]	@ (800e3a4 <RTC_SetDailyAlarm+0x198>)
 800e260:	1dba      	adds	r2, r7, #6
 800e262:	7812      	ldrb	r2, [r2, #0]
 800e264:	701a      	strb	r2, [r3, #0]
    alarm_cfg_duration = duration_sec;
 800e266:	4b50      	ldr	r3, [pc, #320]	@ (800e3a8 <RTC_SetDailyAlarm+0x19c>)
 800e268:	1d7a      	adds	r2, r7, #5
 800e26a:	7812      	ldrb	r2, [r2, #0]
 800e26c:	701a      	strb	r2, [r3, #0]
    alarm_cfg_valid = 1;
 800e26e:	4b4f      	ldr	r3, [pc, #316]	@ (800e3ac <RTC_SetDailyAlarm+0x1a0>)
 800e270:	2201      	movs	r2, #1
 800e272:	701a      	strb	r2, [r3, #0]
    RTC_AlarmTrigger = 0;
 800e274:	4b4e      	ldr	r3, [pc, #312]	@ (800e3b0 <RTC_SetDailyAlarm+0x1a4>)
 800e276:	2200      	movs	r2, #0
 800e278:	701a      	strb	r2, [r3, #0]

    /* Determine next trigger second based on current time */
    RTC_TimeTypeDef now = {0};
 800e27a:	2418      	movs	r4, #24
 800e27c:	193b      	adds	r3, r7, r4
 800e27e:	0018      	movs	r0, r3
 800e280:	2314      	movs	r3, #20
 800e282:	001a      	movs	r2, r3
 800e284:	2100      	movs	r1, #0
 800e286:	f014 f8f5 	bl	8022474 <memset>
    RTC_DateTypeDef nowDate = {0};
 800e28a:	2514      	movs	r5, #20
 800e28c:	197b      	adds	r3, r7, r5
 800e28e:	2200      	movs	r2, #0
 800e290:	601a      	str	r2, [r3, #0]
    HAL_RTC_GetTime(&hrtc, &now, RTC_FORMAT_BIN);
 800e292:	1939      	adds	r1, r7, r4
 800e294:	4b47      	ldr	r3, [pc, #284]	@ (800e3b4 <RTC_SetDailyAlarm+0x1a8>)
 800e296:	2200      	movs	r2, #0
 800e298:	0018      	movs	r0, r3
 800e29a:	f008 fbf3 	bl	8016a84 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &nowDate, RTC_FORMAT_BIN); /* MUST read date to unlock RTC shadow registers! */
 800e29e:	1979      	adds	r1, r7, r5
 800e2a0:	4b44      	ldr	r3, [pc, #272]	@ (800e3b4 <RTC_SetDailyAlarm+0x1a8>)
 800e2a2:	2200      	movs	r2, #0
 800e2a4:	0018      	movs	r0, r3
 800e2a6:	f008 fcf7 	bl	8016c98 <HAL_RTC_GetDate>

    uint8_t ah = hh;
 800e2aa:	262f      	movs	r6, #47	@ 0x2f
 800e2ac:	19bb      	adds	r3, r7, r6
 800e2ae:	1dfa      	adds	r2, r7, #7
 800e2b0:	7812      	ldrb	r2, [r2, #0]
 800e2b2:	701a      	strb	r2, [r3, #0]
    uint8_t am = mm;
 800e2b4:	252e      	movs	r5, #46	@ 0x2e
 800e2b6:	197b      	adds	r3, r7, r5
 800e2b8:	1dba      	adds	r2, r7, #6
 800e2ba:	7812      	ldrb	r2, [r2, #0]
 800e2bc:	701a      	strb	r2, [r3, #0]
    uint8_t as = 0; /* default to :00 */
 800e2be:	212d      	movs	r1, #45	@ 0x2d
 800e2c0:	187b      	adds	r3, r7, r1
 800e2c2:	2200      	movs	r2, #0
 800e2c4:	701a      	strb	r2, [r3, #0]

    if (now.Hours == hh && now.Minutes == mm)
 800e2c6:	193b      	adds	r3, r7, r4
 800e2c8:	781b      	ldrb	r3, [r3, #0]
 800e2ca:	1dfa      	adds	r2, r7, #7
 800e2cc:	7812      	ldrb	r2, [r2, #0]
 800e2ce:	429a      	cmp	r2, r3
 800e2d0:	d12f      	bne.n	800e332 <RTC_SetDailyAlarm+0x126>
 800e2d2:	193b      	adds	r3, r7, r4
 800e2d4:	785b      	ldrb	r3, [r3, #1]
 800e2d6:	1dba      	adds	r2, r7, #6
 800e2d8:	7812      	ldrb	r2, [r2, #0]
 800e2da:	429a      	cmp	r2, r3
 800e2dc:	d129      	bne.n	800e332 <RTC_SetDailyAlarm+0x126>
    {
        /* We are in the target minute already; trigger on next second */
        if (now.Seconds >= 59)
 800e2de:	193b      	adds	r3, r7, r4
 800e2e0:	789b      	ldrb	r3, [r3, #2]
 800e2e2:	2b3a      	cmp	r3, #58	@ 0x3a
 800e2e4:	d91d      	bls.n	800e322 <RTC_SetDailyAlarm+0x116>
        {
            /* roll to next minute */
            as = 0;
 800e2e6:	187b      	adds	r3, r7, r1
 800e2e8:	2200      	movs	r2, #0
 800e2ea:	701a      	strb	r2, [r3, #0]
            am = (mm + 1) % 60;
 800e2ec:	1dbb      	adds	r3, r7, #6
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	213c      	movs	r1, #60	@ 0x3c
 800e2f4:	0018      	movs	r0, r3
 800e2f6:	f7f2 f89d 	bl	8000434 <__aeabi_idivmod>
 800e2fa:	000b      	movs	r3, r1
 800e2fc:	001a      	movs	r2, r3
 800e2fe:	197b      	adds	r3, r7, r5
 800e300:	701a      	strb	r2, [r3, #0]
            if (am == 0)
 800e302:	197b      	adds	r3, r7, r5
 800e304:	781b      	ldrb	r3, [r3, #0]
 800e306:	2b00      	cmp	r3, #0
 800e308:	d118      	bne.n	800e33c <RTC_SetDailyAlarm+0x130>
            {
                ah = (hh + 1) % 24;
 800e30a:	1dfb      	adds	r3, r7, #7
 800e30c:	781b      	ldrb	r3, [r3, #0]
 800e30e:	3301      	adds	r3, #1
 800e310:	2118      	movs	r1, #24
 800e312:	0018      	movs	r0, r3
 800e314:	f7f2 f88e 	bl	8000434 <__aeabi_idivmod>
 800e318:	000b      	movs	r3, r1
 800e31a:	001a      	movs	r2, r3
 800e31c:	19bb      	adds	r3, r7, r6
 800e31e:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800e320:	e00c      	b.n	800e33c <RTC_SetDailyAlarm+0x130>
            }
        }
        else
        {
            as = now.Seconds + 1;
 800e322:	2318      	movs	r3, #24
 800e324:	18fb      	adds	r3, r7, r3
 800e326:	789a      	ldrb	r2, [r3, #2]
 800e328:	232d      	movs	r3, #45	@ 0x2d
 800e32a:	18fb      	adds	r3, r7, r3
 800e32c:	3201      	adds	r2, #1
 800e32e:	701a      	strb	r2, [r3, #0]
        if (now.Seconds >= 59)
 800e330:	e004      	b.n	800e33c <RTC_SetDailyAlarm+0x130>
    }
    else
    {
        /* If current time already past target, leave as hh:mm:00 (will fire next day) */
        /* If current time before target, keep hh:mm:00 today */
        as = 0;
 800e332:	232d      	movs	r3, #45	@ 0x2d
 800e334:	18fb      	adds	r3, r7, r3
 800e336:	2200      	movs	r2, #0
 800e338:	701a      	strb	r2, [r3, #0]
 800e33a:	e000      	b.n	800e33e <RTC_SetDailyAlarm+0x132>
        if (now.Seconds >= 59)
 800e33c:	46c0      	nop			@ (mov r8, r8)
    }

    char buf[RTC_ALARM_STRING_SIZE];
    snprintf(buf, sizeof(buf), "%02u:%02u:%02u", ah, am, as);
 800e33e:	232f      	movs	r3, #47	@ 0x2f
 800e340:	18fb      	adds	r3, r7, r3
 800e342:	781c      	ldrb	r4, [r3, #0]
 800e344:	232e      	movs	r3, #46	@ 0x2e
 800e346:	18fb      	adds	r3, r7, r3
 800e348:	781b      	ldrb	r3, [r3, #0]
 800e34a:	222d      	movs	r2, #45	@ 0x2d
 800e34c:	18ba      	adds	r2, r7, r2
 800e34e:	7812      	ldrb	r2, [r2, #0]
 800e350:	4919      	ldr	r1, [pc, #100]	@ (800e3b8 <RTC_SetDailyAlarm+0x1ac>)
 800e352:	2508      	movs	r5, #8
 800e354:	1978      	adds	r0, r7, r5
 800e356:	9201      	str	r2, [sp, #4]
 800e358:	9300      	str	r3, [sp, #0]
 800e35a:	0023      	movs	r3, r4
 800e35c:	000a      	movs	r2, r1
 800e35e:	210a      	movs	r1, #10
 800e360:	f013 ff7e 	bl	8022260 <sniprintf>
    HAL_StatusTypeDef st = RTC_SetAlarm(buf, duration_sec, 1); /* callback_interval ignored */
 800e364:	262c      	movs	r6, #44	@ 0x2c
 800e366:	19bc      	adds	r4, r7, r6
 800e368:	1d7b      	adds	r3, r7, #5
 800e36a:	7819      	ldrb	r1, [r3, #0]
 800e36c:	197b      	adds	r3, r7, r5
 800e36e:	2201      	movs	r2, #1
 800e370:	0018      	movs	r0, r3
 800e372:	f7ff fe8d 	bl	800e090 <RTC_SetAlarm>
 800e376:	0003      	movs	r3, r0
 800e378:	7023      	strb	r3, [r4, #0]
    if (st != HAL_OK)
 800e37a:	19bb      	adds	r3, r7, r6
 800e37c:	781b      	ldrb	r3, [r3, #0]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d005      	beq.n	800e38e <RTC_SetDailyAlarm+0x182>
    {
        /* rollback cache on failure */
        alarm_cfg_valid = 0;
 800e382:	4b0a      	ldr	r3, [pc, #40]	@ (800e3ac <RTC_SetDailyAlarm+0x1a0>)
 800e384:	2200      	movs	r2, #0
 800e386:	701a      	strb	r2, [r3, #0]
        alarm_cfg_duration = 0;
 800e388:	4b07      	ldr	r3, [pc, #28]	@ (800e3a8 <RTC_SetDailyAlarm+0x19c>)
 800e38a:	2200      	movs	r2, #0
 800e38c:	701a      	strb	r2, [r3, #0]
    }
    return st;
 800e38e:	232c      	movs	r3, #44	@ 0x2c
 800e390:	18fb      	adds	r3, r7, r3
 800e392:	781b      	ldrb	r3, [r3, #0]
}
 800e394:	0018      	movs	r0, r3
 800e396:	46bd      	mov	sp, r7
 800e398:	b00d      	add	sp, #52	@ 0x34
 800e39a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e39c:	08027874 	.word	0x08027874
 800e3a0:	20003afc 	.word	0x20003afc
 800e3a4:	20003afd 	.word	0x20003afd
 800e3a8:	20003afe 	.word	0x20003afe
 800e3ac:	20003aff 	.word	0x20003aff
 800e3b0:	20003afb 	.word	0x20003afb
 800e3b4:	20000418 	.word	0x20000418
 800e3b8:	08027878 	.word	0x08027878

0800e3bc <RTC_GetDailyAlarm>:

HAL_StatusTypeDef RTC_GetDailyAlarm(uint8_t *hh, uint8_t *mm, uint8_t *duration_sec)
{
 800e3bc:	b580      	push	{r7, lr}
 800e3be:	b084      	sub	sp, #16
 800e3c0:	af00      	add	r7, sp, #0
 800e3c2:	60f8      	str	r0, [r7, #12]
 800e3c4:	60b9      	str	r1, [r7, #8]
 800e3c6:	607a      	str	r2, [r7, #4]
    if (hh == NULL || mm == NULL || duration_sec == NULL)
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	2b00      	cmp	r3, #0
 800e3cc:	d005      	beq.n	800e3da <RTC_GetDailyAlarm+0x1e>
 800e3ce:	68bb      	ldr	r3, [r7, #8]
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d002      	beq.n	800e3da <RTC_GetDailyAlarm+0x1e>
 800e3d4:	687b      	ldr	r3, [r7, #4]
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	d101      	bne.n	800e3de <RTC_GetDailyAlarm+0x22>
    {
        return HAL_ERROR;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	e01f      	b.n	800e41e <RTC_GetDailyAlarm+0x62>
    }

    /* If never configured, return zeros (midnight, duration 0) */
    if (alarm_cfg_duration == 0 && alarm_cfg_valid == 0)
 800e3de:	4b12      	ldr	r3, [pc, #72]	@ (800e428 <RTC_GetDailyAlarm+0x6c>)
 800e3e0:	781b      	ldrb	r3, [r3, #0]
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d10e      	bne.n	800e404 <RTC_GetDailyAlarm+0x48>
 800e3e6:	4b11      	ldr	r3, [pc, #68]	@ (800e42c <RTC_GetDailyAlarm+0x70>)
 800e3e8:	781b      	ldrb	r3, [r3, #0]
 800e3ea:	b2db      	uxtb	r3, r3
 800e3ec:	2b00      	cmp	r3, #0
 800e3ee:	d109      	bne.n	800e404 <RTC_GetDailyAlarm+0x48>
    {
        *hh = 0;
 800e3f0:	68fb      	ldr	r3, [r7, #12]
 800e3f2:	2200      	movs	r2, #0
 800e3f4:	701a      	strb	r2, [r3, #0]
        *mm = 0;
 800e3f6:	68bb      	ldr	r3, [r7, #8]
 800e3f8:	2200      	movs	r2, #0
 800e3fa:	701a      	strb	r2, [r3, #0]
        *duration_sec = 0;
 800e3fc:	687b      	ldr	r3, [r7, #4]
 800e3fe:	2200      	movs	r2, #0
 800e400:	701a      	strb	r2, [r3, #0]
 800e402:	e00b      	b.n	800e41c <RTC_GetDailyAlarm+0x60>
    }
    else
    {
        *hh = alarm_cfg_hh;
 800e404:	4b0a      	ldr	r3, [pc, #40]	@ (800e430 <RTC_GetDailyAlarm+0x74>)
 800e406:	781a      	ldrb	r2, [r3, #0]
 800e408:	68fb      	ldr	r3, [r7, #12]
 800e40a:	701a      	strb	r2, [r3, #0]
        *mm = alarm_cfg_mm;
 800e40c:	4b09      	ldr	r3, [pc, #36]	@ (800e434 <RTC_GetDailyAlarm+0x78>)
 800e40e:	781a      	ldrb	r2, [r3, #0]
 800e410:	68bb      	ldr	r3, [r7, #8]
 800e412:	701a      	strb	r2, [r3, #0]
        *duration_sec = alarm_cfg_duration;
 800e414:	4b04      	ldr	r3, [pc, #16]	@ (800e428 <RTC_GetDailyAlarm+0x6c>)
 800e416:	781a      	ldrb	r2, [r3, #0]
 800e418:	687b      	ldr	r3, [r7, #4]
 800e41a:	701a      	strb	r2, [r3, #0]
    }
    return HAL_OK;
 800e41c:	2300      	movs	r3, #0
}
 800e41e:	0018      	movs	r0, r3
 800e420:	46bd      	mov	sp, r7
 800e422:	b004      	add	sp, #16
 800e424:	bd80      	pop	{r7, pc}
 800e426:	46c0      	nop			@ (mov r8, r8)
 800e428:	20003afe 	.word	0x20003afe
 800e42c:	20003aff 	.word	0x20003aff
 800e430:	20003afc 	.word	0x20003afc
 800e434:	20003afd 	.word	0x20003afd

0800e438 <HAL_RTC_AlarmAEventCallback>:



void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc_ptr)
{
 800e438:	b5b0      	push	{r4, r5, r7, lr}
 800e43a:	b09a      	sub	sp, #104	@ 0x68
 800e43c:	af00      	add	r7, sp, #0
 800e43e:	6078      	str	r0, [r7, #4]
    if (!alarm_active)
 800e440:	4b8f      	ldr	r3, [pc, #572]	@ (800e680 <HAL_RTC_AlarmAEventCallback+0x248>)
 800e442:	781b      	ldrb	r3, [r3, #0]
 800e444:	2b00      	cmp	r3, #0
 800e446:	d000      	beq.n	800e44a <HAL_RTC_AlarmAEventCallback+0x12>
 800e448:	e081      	b.n	800e54e <HAL_RTC_AlarmAEventCallback+0x116>
    {
        /* First alarm trigger - start duration counting */
        alarm_active = 1;
 800e44a:	4b8d      	ldr	r3, [pc, #564]	@ (800e680 <HAL_RTC_AlarmAEventCallback+0x248>)
 800e44c:	2201      	movs	r2, #1
 800e44e:	701a      	strb	r2, [r3, #0]
        alarm_elapsed_sec = 0;
 800e450:	4b8c      	ldr	r3, [pc, #560]	@ (800e684 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800e452:	2200      	movs	r2, #0
 800e454:	701a      	strb	r2, [r3, #0]
        RTC_AlarmTrigger = 1;
 800e456:	4b8c      	ldr	r3, [pc, #560]	@ (800e688 <HAL_RTC_AlarmAEventCallback+0x250>)
 800e458:	2201      	movs	r2, #1
 800e45a:	701a      	strb	r2, [r3, #0]
        
        RTC_TimeTypeDef sTime = {0};
 800e45c:	244c      	movs	r4, #76	@ 0x4c
 800e45e:	193b      	adds	r3, r7, r4
 800e460:	0018      	movs	r0, r3
 800e462:	2314      	movs	r3, #20
 800e464:	001a      	movs	r2, r3
 800e466:	2100      	movs	r1, #0
 800e468:	f014 f804 	bl	8022474 <memset>
        RTC_AlarmTypeDef sAlarm = {0};
 800e46c:	2308      	movs	r3, #8
 800e46e:	18fb      	adds	r3, r7, r3
 800e470:	0018      	movs	r0, r3
 800e472:	2330      	movs	r3, #48	@ 0x30
 800e474:	001a      	movs	r2, r3
 800e476:	2100      	movs	r1, #0
 800e478:	f013 fffc 	bl	8022474 <memset>
        
        HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800e47c:	1939      	adds	r1, r7, r4
 800e47e:	687b      	ldr	r3, [r7, #4]
 800e480:	2200      	movs	r2, #0
 800e482:	0018      	movs	r0, r3
 800e484:	f008 fafe 	bl	8016a84 <HAL_RTC_GetTime>
        
        /* Schedule next tick +1s with proper carry to minutes/hours */
        uint8_t nsec = sTime.Seconds + 1;
 800e488:	0021      	movs	r1, r4
 800e48a:	193b      	adds	r3, r7, r4
 800e48c:	789a      	ldrb	r2, [r3, #2]
 800e48e:	2467      	movs	r4, #103	@ 0x67
 800e490:	193b      	adds	r3, r7, r4
 800e492:	3201      	adds	r2, #1
 800e494:	701a      	strb	r2, [r3, #0]
        uint8_t nmin = sTime.Minutes;
 800e496:	2066      	movs	r0, #102	@ 0x66
 800e498:	183b      	adds	r3, r7, r0
 800e49a:	187a      	adds	r2, r7, r1
 800e49c:	7852      	ldrb	r2, [r2, #1]
 800e49e:	701a      	strb	r2, [r3, #0]
        uint8_t nhrs = sTime.Hours;
 800e4a0:	2565      	movs	r5, #101	@ 0x65
 800e4a2:	197b      	adds	r3, r7, r5
 800e4a4:	187a      	adds	r2, r7, r1
 800e4a6:	7812      	ldrb	r2, [r2, #0]
 800e4a8:	701a      	strb	r2, [r3, #0]
        if (nsec >= 60)
 800e4aa:	193b      	adds	r3, r7, r4
 800e4ac:	781b      	ldrb	r3, [r3, #0]
 800e4ae:	2b3b      	cmp	r3, #59	@ 0x3b
 800e4b0:	d919      	bls.n	800e4e6 <HAL_RTC_AlarmAEventCallback+0xae>
        {
            nsec = 0;
 800e4b2:	193b      	adds	r3, r7, r4
 800e4b4:	2200      	movs	r2, #0
 800e4b6:	701a      	strb	r2, [r3, #0]
            nmin++;
 800e4b8:	183b      	adds	r3, r7, r0
 800e4ba:	781a      	ldrb	r2, [r3, #0]
 800e4bc:	183b      	adds	r3, r7, r0
 800e4be:	3201      	adds	r2, #1
 800e4c0:	701a      	strb	r2, [r3, #0]
            if (nmin >= 60)
 800e4c2:	183b      	adds	r3, r7, r0
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	2b3b      	cmp	r3, #59	@ 0x3b
 800e4c8:	d90d      	bls.n	800e4e6 <HAL_RTC_AlarmAEventCallback+0xae>
            {
                nmin = 0;
 800e4ca:	183b      	adds	r3, r7, r0
 800e4cc:	2200      	movs	r2, #0
 800e4ce:	701a      	strb	r2, [r3, #0]
                nhrs = (nhrs + 1) % 24;
 800e4d0:	197b      	adds	r3, r7, r5
 800e4d2:	781b      	ldrb	r3, [r3, #0]
 800e4d4:	3301      	adds	r3, #1
 800e4d6:	2118      	movs	r1, #24
 800e4d8:	0018      	movs	r0, r3
 800e4da:	f7f1 ffab 	bl	8000434 <__aeabi_idivmod>
 800e4de:	000b      	movs	r3, r1
 800e4e0:	001a      	movs	r2, r3
 800e4e2:	197b      	adds	r3, r7, r5
 800e4e4:	701a      	strb	r2, [r3, #0]
            }
        }

        sAlarm.AlarmTime.Hours = nhrs;
 800e4e6:	2108      	movs	r1, #8
 800e4e8:	187b      	adds	r3, r7, r1
 800e4ea:	2265      	movs	r2, #101	@ 0x65
 800e4ec:	18ba      	adds	r2, r7, r2
 800e4ee:	7812      	ldrb	r2, [r2, #0]
 800e4f0:	701a      	strb	r2, [r3, #0]
        sAlarm.AlarmTime.Minutes = nmin;
 800e4f2:	187b      	adds	r3, r7, r1
 800e4f4:	2266      	movs	r2, #102	@ 0x66
 800e4f6:	18ba      	adds	r2, r7, r2
 800e4f8:	7812      	ldrb	r2, [r2, #0]
 800e4fa:	705a      	strb	r2, [r3, #1]
        sAlarm.AlarmTime.Seconds = nsec;
 800e4fc:	187b      	adds	r3, r7, r1
 800e4fe:	2267      	movs	r2, #103	@ 0x67
 800e500:	18ba      	adds	r2, r7, r2
 800e502:	7812      	ldrb	r2, [r2, #0]
 800e504:	709a      	strb	r2, [r3, #2]
        sAlarm.AlarmTime.SubSeconds = 0;
 800e506:	0008      	movs	r0, r1
 800e508:	183b      	adds	r3, r7, r0
 800e50a:	2200      	movs	r2, #0
 800e50c:	605a      	str	r2, [r3, #4]
        sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e50e:	183b      	adds	r3, r7, r0
 800e510:	2200      	movs	r2, #0
 800e512:	60da      	str	r2, [r3, #12]
        sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800e514:	183b      	adds	r3, r7, r0
 800e516:	2200      	movs	r2, #0
 800e518:	611a      	str	r2, [r3, #16]
        sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800e51a:	183b      	adds	r3, r7, r0
 800e51c:	2280      	movs	r2, #128	@ 0x80
 800e51e:	0612      	lsls	r2, r2, #24
 800e520:	615a      	str	r2, [r3, #20]
        sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800e522:	183b      	adds	r3, r7, r0
 800e524:	2200      	movs	r2, #0
 800e526:	619a      	str	r2, [r3, #24]
        sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800e528:	183b      	adds	r3, r7, r0
 800e52a:	2200      	movs	r2, #0
 800e52c:	621a      	str	r2, [r3, #32]
        sAlarm.AlarmDateWeekDay = 1;
 800e52e:	183b      	adds	r3, r7, r0
 800e530:	2224      	movs	r2, #36	@ 0x24
 800e532:	2101      	movs	r1, #1
 800e534:	5499      	strb	r1, [r3, r2]
        sAlarm.Alarm = RTC_ALARM_A;
 800e536:	0001      	movs	r1, r0
 800e538:	187b      	adds	r3, r7, r1
 800e53a:	2280      	movs	r2, #128	@ 0x80
 800e53c:	0052      	lsls	r2, r2, #1
 800e53e:	62da      	str	r2, [r3, #44]	@ 0x2c
        
        HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800e540:	1879      	adds	r1, r7, r1
 800e542:	687b      	ldr	r3, [r7, #4]
 800e544:	2200      	movs	r2, #0
 800e546:	0018      	movs	r0, r3
 800e548:	f008 fbf4 	bl	8016d34 <HAL_RTC_SetAlarm_IT>
            sAlarm.Alarm = RTC_ALARM_A;
            
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
        }
    }
 800e54c:	e094      	b.n	800e678 <HAL_RTC_AlarmAEventCallback+0x240>
        alarm_elapsed_sec++;
 800e54e:	4b4d      	ldr	r3, [pc, #308]	@ (800e684 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800e550:	781b      	ldrb	r3, [r3, #0]
 800e552:	3301      	adds	r3, #1
 800e554:	b2da      	uxtb	r2, r3
 800e556:	4b4b      	ldr	r3, [pc, #300]	@ (800e684 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800e558:	701a      	strb	r2, [r3, #0]
        if (alarm_elapsed_sec >= alarm_duration_sec)
 800e55a:	4b4a      	ldr	r3, [pc, #296]	@ (800e684 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800e55c:	781a      	ldrb	r2, [r3, #0]
 800e55e:	4b4b      	ldr	r3, [pc, #300]	@ (800e68c <HAL_RTC_AlarmAEventCallback+0x254>)
 800e560:	781b      	ldrb	r3, [r3, #0]
 800e562:	429a      	cmp	r2, r3
 800e564:	d310      	bcc.n	800e588 <HAL_RTC_AlarmAEventCallback+0x150>
            alarm_active = 0;
 800e566:	4b46      	ldr	r3, [pc, #280]	@ (800e680 <HAL_RTC_AlarmAEventCallback+0x248>)
 800e568:	2200      	movs	r2, #0
 800e56a:	701a      	strb	r2, [r3, #0]
            alarm_elapsed_sec = 0;
 800e56c:	4b45      	ldr	r3, [pc, #276]	@ (800e684 <HAL_RTC_AlarmAEventCallback+0x24c>)
 800e56e:	2200      	movs	r2, #0
 800e570:	701a      	strb	r2, [r3, #0]
            RTC_AlarmTrigger = 0;
 800e572:	4b45      	ldr	r3, [pc, #276]	@ (800e688 <HAL_RTC_AlarmAEventCallback+0x250>)
 800e574:	2200      	movs	r2, #0
 800e576:	701a      	strb	r2, [r3, #0]
            HAL_RTC_DeactivateAlarm(hrtc_ptr, RTC_ALARM_A);
 800e578:	2380      	movs	r3, #128	@ 0x80
 800e57a:	005a      	lsls	r2, r3, #1
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	0011      	movs	r1, r2
 800e580:	0018      	movs	r0, r3
 800e582:	f008 fce7 	bl	8016f54 <HAL_RTC_DeactivateAlarm>
 800e586:	e077      	b.n	800e678 <HAL_RTC_AlarmAEventCallback+0x240>
            RTC_TimeTypeDef sTime = {0};
 800e588:	2438      	movs	r4, #56	@ 0x38
 800e58a:	193b      	adds	r3, r7, r4
 800e58c:	0018      	movs	r0, r3
 800e58e:	2314      	movs	r3, #20
 800e590:	001a      	movs	r2, r3
 800e592:	2100      	movs	r1, #0
 800e594:	f013 ff6e 	bl	8022474 <memset>
            RTC_AlarmTypeDef sAlarm = {0};
 800e598:	2308      	movs	r3, #8
 800e59a:	18fb      	adds	r3, r7, r3
 800e59c:	0018      	movs	r0, r3
 800e59e:	2330      	movs	r3, #48	@ 0x30
 800e5a0:	001a      	movs	r2, r3
 800e5a2:	2100      	movs	r1, #0
 800e5a4:	f013 ff66 	bl	8022474 <memset>
            HAL_RTC_GetTime(hrtc_ptr, &sTime, RTC_FORMAT_BIN);
 800e5a8:	1939      	adds	r1, r7, r4
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	0018      	movs	r0, r3
 800e5b0:	f008 fa68 	bl	8016a84 <HAL_RTC_GetTime>
            uint8_t nsec = sTime.Seconds + 1;
 800e5b4:	0021      	movs	r1, r4
 800e5b6:	193b      	adds	r3, r7, r4
 800e5b8:	789a      	ldrb	r2, [r3, #2]
 800e5ba:	2464      	movs	r4, #100	@ 0x64
 800e5bc:	193b      	adds	r3, r7, r4
 800e5be:	3201      	adds	r2, #1
 800e5c0:	701a      	strb	r2, [r3, #0]
            uint8_t nmin = sTime.Minutes;
 800e5c2:	2063      	movs	r0, #99	@ 0x63
 800e5c4:	183b      	adds	r3, r7, r0
 800e5c6:	187a      	adds	r2, r7, r1
 800e5c8:	7852      	ldrb	r2, [r2, #1]
 800e5ca:	701a      	strb	r2, [r3, #0]
            uint8_t nhrs = sTime.Hours;
 800e5cc:	2562      	movs	r5, #98	@ 0x62
 800e5ce:	197b      	adds	r3, r7, r5
 800e5d0:	187a      	adds	r2, r7, r1
 800e5d2:	7812      	ldrb	r2, [r2, #0]
 800e5d4:	701a      	strb	r2, [r3, #0]
            if (nsec >= 60)
 800e5d6:	193b      	adds	r3, r7, r4
 800e5d8:	781b      	ldrb	r3, [r3, #0]
 800e5da:	2b3b      	cmp	r3, #59	@ 0x3b
 800e5dc:	d919      	bls.n	800e612 <HAL_RTC_AlarmAEventCallback+0x1da>
                nsec = 0;
 800e5de:	193b      	adds	r3, r7, r4
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	701a      	strb	r2, [r3, #0]
                nmin++;
 800e5e4:	183b      	adds	r3, r7, r0
 800e5e6:	781a      	ldrb	r2, [r3, #0]
 800e5e8:	183b      	adds	r3, r7, r0
 800e5ea:	3201      	adds	r2, #1
 800e5ec:	701a      	strb	r2, [r3, #0]
                if (nmin >= 60)
 800e5ee:	183b      	adds	r3, r7, r0
 800e5f0:	781b      	ldrb	r3, [r3, #0]
 800e5f2:	2b3b      	cmp	r3, #59	@ 0x3b
 800e5f4:	d90d      	bls.n	800e612 <HAL_RTC_AlarmAEventCallback+0x1da>
                    nmin = 0;
 800e5f6:	183b      	adds	r3, r7, r0
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	701a      	strb	r2, [r3, #0]
                    nhrs = (nhrs + 1) % 24;
 800e5fc:	197b      	adds	r3, r7, r5
 800e5fe:	781b      	ldrb	r3, [r3, #0]
 800e600:	3301      	adds	r3, #1
 800e602:	2118      	movs	r1, #24
 800e604:	0018      	movs	r0, r3
 800e606:	f7f1 ff15 	bl	8000434 <__aeabi_idivmod>
 800e60a:	000b      	movs	r3, r1
 800e60c:	001a      	movs	r2, r3
 800e60e:	197b      	adds	r3, r7, r5
 800e610:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Hours = nhrs;
 800e612:	2108      	movs	r1, #8
 800e614:	187b      	adds	r3, r7, r1
 800e616:	2262      	movs	r2, #98	@ 0x62
 800e618:	18ba      	adds	r2, r7, r2
 800e61a:	7812      	ldrb	r2, [r2, #0]
 800e61c:	701a      	strb	r2, [r3, #0]
            sAlarm.AlarmTime.Minutes = nmin;
 800e61e:	187b      	adds	r3, r7, r1
 800e620:	2263      	movs	r2, #99	@ 0x63
 800e622:	18ba      	adds	r2, r7, r2
 800e624:	7812      	ldrb	r2, [r2, #0]
 800e626:	705a      	strb	r2, [r3, #1]
            sAlarm.AlarmTime.Seconds = nsec;
 800e628:	187b      	adds	r3, r7, r1
 800e62a:	2264      	movs	r2, #100	@ 0x64
 800e62c:	18ba      	adds	r2, r7, r2
 800e62e:	7812      	ldrb	r2, [r2, #0]
 800e630:	709a      	strb	r2, [r3, #2]
            sAlarm.AlarmTime.SubSeconds = 0;
 800e632:	0008      	movs	r0, r1
 800e634:	183b      	adds	r3, r7, r0
 800e636:	2200      	movs	r2, #0
 800e638:	605a      	str	r2, [r3, #4]
            sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800e63a:	183b      	adds	r3, r7, r0
 800e63c:	2200      	movs	r2, #0
 800e63e:	60da      	str	r2, [r3, #12]
            sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800e640:	183b      	adds	r3, r7, r0
 800e642:	2200      	movs	r2, #0
 800e644:	611a      	str	r2, [r3, #16]
            sAlarm.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 800e646:	183b      	adds	r3, r7, r0
 800e648:	2280      	movs	r2, #128	@ 0x80
 800e64a:	0612      	lsls	r2, r2, #24
 800e64c:	615a      	str	r2, [r3, #20]
            sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 800e64e:	183b      	adds	r3, r7, r0
 800e650:	2200      	movs	r2, #0
 800e652:	619a      	str	r2, [r3, #24]
            sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 800e654:	183b      	adds	r3, r7, r0
 800e656:	2200      	movs	r2, #0
 800e658:	621a      	str	r2, [r3, #32]
            sAlarm.AlarmDateWeekDay = 1;
 800e65a:	183b      	adds	r3, r7, r0
 800e65c:	2224      	movs	r2, #36	@ 0x24
 800e65e:	2101      	movs	r1, #1
 800e660:	5499      	strb	r1, [r3, r2]
            sAlarm.Alarm = RTC_ALARM_A;
 800e662:	0001      	movs	r1, r0
 800e664:	187b      	adds	r3, r7, r1
 800e666:	2280      	movs	r2, #128	@ 0x80
 800e668:	0052      	lsls	r2, r2, #1
 800e66a:	62da      	str	r2, [r3, #44]	@ 0x2c
            HAL_RTC_SetAlarm_IT(hrtc_ptr, &sAlarm, RTC_FORMAT_BIN);
 800e66c:	1879      	adds	r1, r7, r1
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	2200      	movs	r2, #0
 800e672:	0018      	movs	r0, r3
 800e674:	f008 fb5e 	bl	8016d34 <HAL_RTC_SetAlarm_IT>
 800e678:	46c0      	nop			@ (mov r8, r8)
 800e67a:	46bd      	mov	sp, r7
 800e67c:	b01a      	add	sp, #104	@ 0x68
 800e67e:	bdb0      	pop	{r4, r5, r7, pc}
 800e680:	20003afa 	.word	0x20003afa
 800e684:	20003af9 	.word	0x20003af9
 800e688:	20003afb 	.word	0x20003afb
 800e68c:	20003af8 	.word	0x20003af8

0800e690 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800e690:	b580      	push	{r7, lr}
 800e692:	b082      	sub	sp, #8
 800e694:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800e696:	1dfb      	adds	r3, r7, #7
 800e698:	2200      	movs	r2, #0
 800e69a:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800e69c:	2003      	movs	r0, #3
 800e69e:	f000 f80f 	bl	800e6c0 <HAL_InitTick>
 800e6a2:	1e03      	subs	r3, r0, #0
 800e6a4:	d003      	beq.n	800e6ae <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 800e6a6:	1dfb      	adds	r3, r7, #7
 800e6a8:	2201      	movs	r2, #1
 800e6aa:	701a      	strb	r2, [r3, #0]
 800e6ac:	e001      	b.n	800e6b2 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800e6ae:	f7f6 f8ad 	bl	800480c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800e6b2:	1dfb      	adds	r3, r7, #7
 800e6b4:	781b      	ldrb	r3, [r3, #0]
}
 800e6b6:	0018      	movs	r0, r3
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	b002      	add	sp, #8
 800e6bc:	bd80      	pop	{r7, pc}
	...

0800e6c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800e6c0:	b590      	push	{r4, r7, lr}
 800e6c2:	b085      	sub	sp, #20
 800e6c4:	af00      	add	r7, sp, #0
 800e6c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800e6c8:	230f      	movs	r3, #15
 800e6ca:	18fb      	adds	r3, r7, r3
 800e6cc:	2200      	movs	r2, #0
 800e6ce:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0U)
 800e6d0:	4b1d      	ldr	r3, [pc, #116]	@ (800e748 <HAL_InitTick+0x88>)
 800e6d2:	781b      	ldrb	r3, [r3, #0]
 800e6d4:	2b00      	cmp	r3, #0
 800e6d6:	d02b      	beq.n	800e730 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800e6d8:	4b1c      	ldr	r3, [pc, #112]	@ (800e74c <HAL_InitTick+0x8c>)
 800e6da:	681c      	ldr	r4, [r3, #0]
 800e6dc:	4b1a      	ldr	r3, [pc, #104]	@ (800e748 <HAL_InitTick+0x88>)
 800e6de:	781b      	ldrb	r3, [r3, #0]
 800e6e0:	0019      	movs	r1, r3
 800e6e2:	23fa      	movs	r3, #250	@ 0xfa
 800e6e4:	0098      	lsls	r0, r3, #2
 800e6e6:	f7f1 fd35 	bl	8000154 <__udivsi3>
 800e6ea:	0003      	movs	r3, r0
 800e6ec:	0019      	movs	r1, r3
 800e6ee:	0020      	movs	r0, r4
 800e6f0:	f7f1 fd30 	bl	8000154 <__udivsi3>
 800e6f4:	0003      	movs	r3, r0
 800e6f6:	0018      	movs	r0, r3
 800e6f8:	f001 fe01 	bl	80102fe <HAL_SYSTICK_Config>
 800e6fc:	1e03      	subs	r3, r0, #0
 800e6fe:	d112      	bne.n	800e726 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	2b03      	cmp	r3, #3
 800e704:	d80a      	bhi.n	800e71c <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800e706:	6879      	ldr	r1, [r7, #4]
 800e708:	2301      	movs	r3, #1
 800e70a:	425b      	negs	r3, r3
 800e70c:	2200      	movs	r2, #0
 800e70e:	0018      	movs	r0, r3
 800e710:	f001 fdc0 	bl	8010294 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800e714:	4b0e      	ldr	r3, [pc, #56]	@ (800e750 <HAL_InitTick+0x90>)
 800e716:	687a      	ldr	r2, [r7, #4]
 800e718:	601a      	str	r2, [r3, #0]
 800e71a:	e00d      	b.n	800e738 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 800e71c:	230f      	movs	r3, #15
 800e71e:	18fb      	adds	r3, r7, r3
 800e720:	2201      	movs	r2, #1
 800e722:	701a      	strb	r2, [r3, #0]
 800e724:	e008      	b.n	800e738 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800e726:	230f      	movs	r3, #15
 800e728:	18fb      	adds	r3, r7, r3
 800e72a:	2201      	movs	r2, #1
 800e72c:	701a      	strb	r2, [r3, #0]
 800e72e:	e003      	b.n	800e738 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800e730:	230f      	movs	r3, #15
 800e732:	18fb      	adds	r3, r7, r3
 800e734:	2201      	movs	r2, #1
 800e736:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 800e738:	230f      	movs	r3, #15
 800e73a:	18fb      	adds	r3, r7, r3
 800e73c:	781b      	ldrb	r3, [r3, #0]
}
 800e73e:	0018      	movs	r0, r3
 800e740:	46bd      	mov	sp, r7
 800e742:	b005      	add	sp, #20
 800e744:	bd90      	pop	{r4, r7, pc}
 800e746:	46c0      	nop			@ (mov r8, r8)
 800e748:	20000024 	.word	0x20000024
 800e74c:	20000000 	.word	0x20000000
 800e750:	20000020 	.word	0x20000020

0800e754 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800e754:	b580      	push	{r7, lr}
 800e756:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800e758:	4b05      	ldr	r3, [pc, #20]	@ (800e770 <HAL_IncTick+0x1c>)
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	001a      	movs	r2, r3
 800e75e:	4b05      	ldr	r3, [pc, #20]	@ (800e774 <HAL_IncTick+0x20>)
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	18d2      	adds	r2, r2, r3
 800e764:	4b03      	ldr	r3, [pc, #12]	@ (800e774 <HAL_IncTick+0x20>)
 800e766:	601a      	str	r2, [r3, #0]
}
 800e768:	46c0      	nop			@ (mov r8, r8)
 800e76a:	46bd      	mov	sp, r7
 800e76c:	bd80      	pop	{r7, pc}
 800e76e:	46c0      	nop			@ (mov r8, r8)
 800e770:	20000024 	.word	0x20000024
 800e774:	20003b00 	.word	0x20003b00

0800e778 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800e778:	b580      	push	{r7, lr}
 800e77a:	af00      	add	r7, sp, #0
  return uwTick;
 800e77c:	4b02      	ldr	r3, [pc, #8]	@ (800e788 <HAL_GetTick+0x10>)
 800e77e:	681b      	ldr	r3, [r3, #0]
}
 800e780:	0018      	movs	r0, r3
 800e782:	46bd      	mov	sp, r7
 800e784:	bd80      	pop	{r7, pc}
 800e786:	46c0      	nop			@ (mov r8, r8)
 800e788:	20003b00 	.word	0x20003b00

0800e78c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b084      	sub	sp, #16
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800e794:	f7ff fff0 	bl	800e778 <HAL_GetTick>
 800e798:	0003      	movs	r3, r0
 800e79a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800e7a0:	68fb      	ldr	r3, [r7, #12]
 800e7a2:	3301      	adds	r3, #1
 800e7a4:	d005      	beq.n	800e7b2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800e7a6:	4b0a      	ldr	r3, [pc, #40]	@ (800e7d0 <HAL_Delay+0x44>)
 800e7a8:	781b      	ldrb	r3, [r3, #0]
 800e7aa:	001a      	movs	r2, r3
 800e7ac:	68fb      	ldr	r3, [r7, #12]
 800e7ae:	189b      	adds	r3, r3, r2
 800e7b0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800e7b2:	46c0      	nop			@ (mov r8, r8)
 800e7b4:	f7ff ffe0 	bl	800e778 <HAL_GetTick>
 800e7b8:	0002      	movs	r2, r0
 800e7ba:	68bb      	ldr	r3, [r7, #8]
 800e7bc:	1ad3      	subs	r3, r2, r3
 800e7be:	68fa      	ldr	r2, [r7, #12]
 800e7c0:	429a      	cmp	r2, r3
 800e7c2:	d8f7      	bhi.n	800e7b4 <HAL_Delay+0x28>
  {
  }
}
 800e7c4:	46c0      	nop			@ (mov r8, r8)
 800e7c6:	46c0      	nop			@ (mov r8, r8)
 800e7c8:	46bd      	mov	sp, r7
 800e7ca:	b004      	add	sp, #16
 800e7cc:	bd80      	pop	{r7, pc}
 800e7ce:	46c0      	nop			@ (mov r8, r8)
 800e7d0:	20000024 	.word	0x20000024

0800e7d4 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800e7d4:	b580      	push	{r7, lr}
 800e7d6:	b082      	sub	sp, #8
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	681b      	ldr	r3, [r3, #0]
 800e7e2:	4a05      	ldr	r2, [pc, #20]	@ (800e7f8 <LL_ADC_SetCommonPathInternalCh+0x24>)
 800e7e4:	401a      	ands	r2, r3
 800e7e6:	683b      	ldr	r3, [r7, #0]
 800e7e8:	431a      	orrs	r2, r3
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	601a      	str	r2, [r3, #0]
}
 800e7ee:	46c0      	nop			@ (mov r8, r8)
 800e7f0:	46bd      	mov	sp, r7
 800e7f2:	b002      	add	sp, #8
 800e7f4:	bd80      	pop	{r7, pc}
 800e7f6:	46c0      	nop			@ (mov r8, r8)
 800e7f8:	fe3fffff 	.word	0xfe3fffff

0800e7fc <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800e7fc:	b580      	push	{r7, lr}
 800e7fe:	b082      	sub	sp, #8
 800e800:	af00      	add	r7, sp, #0
 800e802:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800e804:	687b      	ldr	r3, [r7, #4]
 800e806:	681a      	ldr	r2, [r3, #0]
 800e808:	23e0      	movs	r3, #224	@ 0xe0
 800e80a:	045b      	lsls	r3, r3, #17
 800e80c:	4013      	ands	r3, r2
}
 800e80e:	0018      	movs	r0, r3
 800e810:	46bd      	mov	sp, r7
 800e812:	b002      	add	sp, #8
 800e814:	bd80      	pop	{r7, pc}

0800e816 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800e816:	b580      	push	{r7, lr}
 800e818:	b084      	sub	sp, #16
 800e81a:	af00      	add	r7, sp, #0
 800e81c:	60f8      	str	r0, [r7, #12]
 800e81e:	60b9      	str	r1, [r7, #8]
 800e820:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	695b      	ldr	r3, [r3, #20]
 800e826:	68ba      	ldr	r2, [r7, #8]
 800e828:	2104      	movs	r1, #4
 800e82a:	400a      	ands	r2, r1
 800e82c:	2107      	movs	r1, #7
 800e82e:	4091      	lsls	r1, r2
 800e830:	000a      	movs	r2, r1
 800e832:	43d2      	mvns	r2, r2
 800e834:	401a      	ands	r2, r3
 800e836:	68bb      	ldr	r3, [r7, #8]
 800e838:	2104      	movs	r1, #4
 800e83a:	400b      	ands	r3, r1
 800e83c:	6879      	ldr	r1, [r7, #4]
 800e83e:	4099      	lsls	r1, r3
 800e840:	000b      	movs	r3, r1
 800e842:	431a      	orrs	r2, r3
 800e844:	68fb      	ldr	r3, [r7, #12]
 800e846:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800e848:	46c0      	nop			@ (mov r8, r8)
 800e84a:	46bd      	mov	sp, r7
 800e84c:	b004      	add	sp, #16
 800e84e:	bd80      	pop	{r7, pc}

0800e850 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800e850:	b580      	push	{r7, lr}
 800e852:	b082      	sub	sp, #8
 800e854:	af00      	add	r7, sp, #0
 800e856:	6078      	str	r0, [r7, #4]
 800e858:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800e85a:	687b      	ldr	r3, [r7, #4]
 800e85c:	695b      	ldr	r3, [r3, #20]
 800e85e:	683a      	ldr	r2, [r7, #0]
 800e860:	2104      	movs	r1, #4
 800e862:	400a      	ands	r2, r1
 800e864:	2107      	movs	r1, #7
 800e866:	4091      	lsls	r1, r2
 800e868:	000a      	movs	r2, r1
 800e86a:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 800e86c:	683b      	ldr	r3, [r7, #0]
 800e86e:	2104      	movs	r1, #4
 800e870:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800e872:	40da      	lsrs	r2, r3
 800e874:	0013      	movs	r3, r2
}
 800e876:	0018      	movs	r0, r3
 800e878:	46bd      	mov	sp, r7
 800e87a:	b002      	add	sp, #8
 800e87c:	bd80      	pop	{r7, pc}

0800e87e <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800e87e:	b580      	push	{r7, lr}
 800e880:	b082      	sub	sp, #8
 800e882:	af00      	add	r7, sp, #0
 800e884:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	68da      	ldr	r2, [r3, #12]
 800e88a:	23c0      	movs	r3, #192	@ 0xc0
 800e88c:	011b      	lsls	r3, r3, #4
 800e88e:	4013      	ands	r3, r2
 800e890:	d101      	bne.n	800e896 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800e892:	2301      	movs	r3, #1
 800e894:	e000      	b.n	800e898 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800e896:	2300      	movs	r3, #0
}
 800e898:	0018      	movs	r0, r3
 800e89a:	46bd      	mov	sp, r7
 800e89c:	b002      	add	sp, #8
 800e89e:	bd80      	pop	{r7, pc}

0800e8a0 <LL_ADC_REG_SetSequencerRanks>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b084      	sub	sp, #16
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	60f8      	str	r0, [r7, #12]
 800e8a8:	60b9      	str	r1, [r7, #8]
 800e8aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8b0:	68ba      	ldr	r2, [r7, #8]
 800e8b2:	211f      	movs	r1, #31
 800e8b4:	400a      	ands	r2, r1
 800e8b6:	210f      	movs	r1, #15
 800e8b8:	4091      	lsls	r1, r2
 800e8ba:	000a      	movs	r2, r1
 800e8bc:	43d2      	mvns	r2, r2
 800e8be:	401a      	ands	r2, r3
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	0e9b      	lsrs	r3, r3, #26
 800e8c4:	210f      	movs	r1, #15
 800e8c6:	4019      	ands	r1, r3
 800e8c8:	68bb      	ldr	r3, [r7, #8]
 800e8ca:	201f      	movs	r0, #31
 800e8cc:	4003      	ands	r3, r0
 800e8ce:	4099      	lsls	r1, r3
 800e8d0:	000b      	movs	r3, r1
 800e8d2:	431a      	orrs	r2, r3
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800e8d8:	46c0      	nop			@ (mov r8, r8)
 800e8da:	46bd      	mov	sp, r7
 800e8dc:	b004      	add	sp, #16
 800e8de:	bd80      	pop	{r7, pc}

0800e8e0 <LL_ADC_REG_SetSequencerChAdd>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e8e0:	b580      	push	{r7, lr}
 800e8e2:	b082      	sub	sp, #8
 800e8e4:	af00      	add	r7, sp, #0
 800e8e6:	6078      	str	r0, [r7, #4]
 800e8e8:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e8ea:	687b      	ldr	r3, [r7, #4]
 800e8ec:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800e8ee:	683b      	ldr	r3, [r7, #0]
 800e8f0:	025b      	lsls	r3, r3, #9
 800e8f2:	0a5b      	lsrs	r3, r3, #9
 800e8f4:	431a      	orrs	r2, r3
 800e8f6:	687b      	ldr	r3, [r7, #4]
 800e8f8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e8fa:	46c0      	nop			@ (mov r8, r8)
 800e8fc:	46bd      	mov	sp, r7
 800e8fe:	b002      	add	sp, #8
 800e900:	bd80      	pop	{r7, pc}

0800e902 <LL_ADC_REG_SetSequencerChRem>:
  *         @arg @ref LL_ADC_CHANNEL_VBAT
  *         @arg @ref LL_ADC_CHANNEL_DACCH1
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 800e902:	b580      	push	{r7, lr}
 800e904:	b082      	sub	sp, #8
 800e906:	af00      	add	r7, sp, #0
 800e908:	6078      	str	r0, [r7, #4]
 800e90a:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800e90c:	687b      	ldr	r3, [r7, #4]
 800e90e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e910:	683a      	ldr	r2, [r7, #0]
 800e912:	0252      	lsls	r2, r2, #9
 800e914:	0a52      	lsrs	r2, r2, #9
 800e916:	43d2      	mvns	r2, r2
 800e918:	401a      	ands	r2, r3
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800e91e:	46c0      	nop			@ (mov r8, r8)
 800e920:	46bd      	mov	sp, r7
 800e922:	b002      	add	sp, #8
 800e924:	bd80      	pop	{r7, pc}

0800e926 <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800e926:	b580      	push	{r7, lr}
 800e928:	b082      	sub	sp, #8
 800e92a:	af00      	add	r7, sp, #0
 800e92c:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 800e92e:	687b      	ldr	r3, [r7, #4]
 800e930:	68db      	ldr	r3, [r3, #12]
 800e932:	2203      	movs	r2, #3
 800e934:	4013      	ands	r3, r2
}
 800e936:	0018      	movs	r0, r3
 800e938:	46bd      	mov	sp, r7
 800e93a:	b002      	add	sp, #8
 800e93c:	bd80      	pop	{r7, pc}
	...

0800e940 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800e940:	b580      	push	{r7, lr}
 800e942:	b084      	sub	sp, #16
 800e944:	af00      	add	r7, sp, #0
 800e946:	60f8      	str	r0, [r7, #12]
 800e948:	60b9      	str	r1, [r7, #8]
 800e94a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800e94c:	68fb      	ldr	r3, [r7, #12]
 800e94e:	695b      	ldr	r3, [r3, #20]
 800e950:	68ba      	ldr	r2, [r7, #8]
 800e952:	0212      	lsls	r2, r2, #8
 800e954:	43d2      	mvns	r2, r2
 800e956:	401a      	ands	r2, r3
 800e958:	68bb      	ldr	r3, [r7, #8]
 800e95a:	021b      	lsls	r3, r3, #8
 800e95c:	6879      	ldr	r1, [r7, #4]
 800e95e:	400b      	ands	r3, r1
 800e960:	4904      	ldr	r1, [pc, #16]	@ (800e974 <LL_ADC_SetChannelSamplingTime+0x34>)
 800e962:	400b      	ands	r3, r1
 800e964:	431a      	orrs	r2, r3
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800e96a:	46c0      	nop			@ (mov r8, r8)
 800e96c:	46bd      	mov	sp, r7
 800e96e:	b004      	add	sp, #16
 800e970:	bd80      	pop	{r7, pc}
 800e972:	46c0      	nop			@ (mov r8, r8)
 800e974:	7fffff00 	.word	0x7fffff00

0800e978 <LL_ADC_SetAnalogWDMonitChannels>:
  *         @arg @ref LL_ADC_AWD_CH_VBAT_REG
  *         @arg @ref LL_ADC_AWD_CH_DACCH1_REG
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetAnalogWDMonitChannels(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDChannelGroup)
{
 800e978:	b580      	push	{r7, lr}
 800e97a:	b086      	sub	sp, #24
 800e97c:	af00      	add	r7, sp, #0
 800e97e:	60f8      	str	r0, [r7, #12]
 800e980:	60b9      	str	r1, [r7, #8]
 800e982:	607a      	str	r2, [r7, #4]
  /* in register and register position depending on parameter "AWDy".         */
  /* Parameters "AWDChannelGroup" and "AWDy" are used with masks because      */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg;

  if (AWDy == LL_ADC_AWD1)
 800e984:	68bb      	ldr	r3, [r7, #8]
 800e986:	4a11      	ldr	r2, [pc, #68]	@ (800e9cc <LL_ADC_SetAnalogWDMonitChannels+0x54>)
 800e988:	4293      	cmp	r3, r2
 800e98a:	d103      	bne.n	800e994 <LL_ADC_SetAnalogWDMonitChannels+0x1c>
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->CFGR1, 0UL);
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	330c      	adds	r3, #12
 800e990:	617b      	str	r3, [r7, #20]
 800e992:	e009      	b.n	800e9a8 <LL_ADC_SetAnalogWDMonitChannels+0x30>
  }
  else
  {
    preg = __ADC_PTR_REG_OFFSET(ADCx->AWD2CR,
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	33a0      	adds	r3, #160	@ 0xa0
 800e998:	0019      	movs	r1, r3
 800e99a:	68bb      	ldr	r3, [r7, #8]
 800e99c:	0d5b      	lsrs	r3, r3, #21
 800e99e:	009b      	lsls	r3, r3, #2
 800e9a0:	2204      	movs	r2, #4
 800e9a2:	4013      	ands	r3, r2
 800e9a4:	18cb      	adds	r3, r1, r3
 800e9a6:	617b      	str	r3, [r7, #20]
                                ((AWDy & ADC_AWD_CRX_REGOFFSET_MASK)) >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL));
  }

  MODIFY_REG(*preg,
 800e9a8:	697b      	ldr	r3, [r7, #20]
 800e9aa:	681b      	ldr	r3, [r3, #0]
 800e9ac:	68ba      	ldr	r2, [r7, #8]
 800e9ae:	4908      	ldr	r1, [pc, #32]	@ (800e9d0 <LL_ADC_SetAnalogWDMonitChannels+0x58>)
 800e9b0:	400a      	ands	r2, r1
 800e9b2:	43d2      	mvns	r2, r2
 800e9b4:	401a      	ands	r2, r3
 800e9b6:	687b      	ldr	r3, [r7, #4]
 800e9b8:	68b9      	ldr	r1, [r7, #8]
 800e9ba:	400b      	ands	r3, r1
 800e9bc:	431a      	orrs	r2, r3
 800e9be:	697b      	ldr	r3, [r7, #20]
 800e9c0:	601a      	str	r2, [r3, #0]
             (AWDy & ADC_AWD_CR_ALL_CHANNEL_MASK),
             AWDChannelGroup & AWDy);
}
 800e9c2:	46c0      	nop			@ (mov r8, r8)
 800e9c4:	46bd      	mov	sp, r7
 800e9c6:	b006      	add	sp, #24
 800e9c8:	bd80      	pop	{r7, pc}
 800e9ca:	46c0      	nop			@ (mov r8, r8)
 800e9cc:	7cc00000 	.word	0x7cc00000
 800e9d0:	7cc7ffff 	.word	0x7cc7ffff

0800e9d4 <LL_ADC_ConfigAnalogWDThresholds>:
  * @param  AWDThresholdLowValue Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ConfigAnalogWDThresholds(ADC_TypeDef *ADCx, uint32_t AWDy, uint32_t AWDThresholdHighValue,
                                                     uint32_t AWDThresholdLowValue)
{
 800e9d4:	b580      	push	{r7, lr}
 800e9d6:	b086      	sub	sp, #24
 800e9d8:	af00      	add	r7, sp, #0
 800e9da:	60f8      	str	r0, [r7, #12]
 800e9dc:	60b9      	str	r1, [r7, #8]
 800e9de:	607a      	str	r2, [r7, #4]
 800e9e0:	603b      	str	r3, [r7, #0]
  /* Set bits with content of parameter "AWDThresholdxxxValue" with bits      */
  /* position in register and register position depending on parameter        */
  /* "AWDy".                                                                  */
  /* Parameters "AWDy" and "AWDThresholdxxxValue" are used with masks because */
  /* containing other bits reserved for other purpose.                        */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->AWD1TR,
 800e9e2:	68fb      	ldr	r3, [r7, #12]
 800e9e4:	3320      	adds	r3, #32
 800e9e6:	0018      	movs	r0, r3
 800e9e8:	68bb      	ldr	r3, [r7, #8]
 800e9ea:	0d1b      	lsrs	r3, r3, #20
 800e9ec:	2203      	movs	r2, #3
 800e9ee:	401a      	ands	r2, r3
 800e9f0:	68bb      	ldr	r3, [r7, #8]
 800e9f2:	0d5b      	lsrs	r3, r3, #21
 800e9f4:	2101      	movs	r1, #1
 800e9f6:	400b      	ands	r3, r1
 800e9f8:	18d3      	adds	r3, r2, r3
 800e9fa:	009b      	lsls	r3, r3, #2
 800e9fc:	18c3      	adds	r3, r0, r3
 800e9fe:	617b      	str	r3, [r7, #20]
                                              >> (ADC_AWD_TRX_REGOFFSET_BITOFFSET_POS))
                                             + ((ADC_AWD_CR3_REGOFFSET & AWDy)
                                                >> (ADC_AWD_CRX_REGOFFSET_BITOFFSET_POS + 1UL))
                                            );

  MODIFY_REG(*preg,
 800ea00:	697b      	ldr	r3, [r7, #20]
 800ea02:	681b      	ldr	r3, [r3, #0]
 800ea04:	4a06      	ldr	r2, [pc, #24]	@ (800ea20 <LL_ADC_ConfigAnalogWDThresholds+0x4c>)
 800ea06:	401a      	ands	r2, r3
 800ea08:	687b      	ldr	r3, [r7, #4]
 800ea0a:	0419      	lsls	r1, r3, #16
 800ea0c:	683b      	ldr	r3, [r7, #0]
 800ea0e:	430b      	orrs	r3, r1
 800ea10:	431a      	orrs	r2, r3
 800ea12:	697b      	ldr	r3, [r7, #20]
 800ea14:	601a      	str	r2, [r3, #0]
             ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1,
             (AWDThresholdHighValue << ADC_TR1_HT1_BITOFFSET_POS) | AWDThresholdLowValue);
}
 800ea16:	46c0      	nop			@ (mov r8, r8)
 800ea18:	46bd      	mov	sp, r7
 800ea1a:	b006      	add	sp, #24
 800ea1c:	bd80      	pop	{r7, pc}
 800ea1e:	46c0      	nop			@ (mov r8, r8)
 800ea20:	f000f000 	.word	0xf000f000

0800ea24 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800ea24:	b580      	push	{r7, lr}
 800ea26:	b082      	sub	sp, #8
 800ea28:	af00      	add	r7, sp, #0
 800ea2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	689b      	ldr	r3, [r3, #8]
 800ea30:	4a05      	ldr	r2, [pc, #20]	@ (800ea48 <LL_ADC_EnableInternalRegulator+0x24>)
 800ea32:	4013      	ands	r3, r2
 800ea34:	2280      	movs	r2, #128	@ 0x80
 800ea36:	0552      	lsls	r2, r2, #21
 800ea38:	431a      	orrs	r2, r3
 800ea3a:	687b      	ldr	r3, [r7, #4]
 800ea3c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800ea3e:	46c0      	nop			@ (mov r8, r8)
 800ea40:	46bd      	mov	sp, r7
 800ea42:	b002      	add	sp, #8
 800ea44:	bd80      	pop	{r7, pc}
 800ea46:	46c0      	nop			@ (mov r8, r8)
 800ea48:	6fffffe8 	.word	0x6fffffe8

0800ea4c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b082      	sub	sp, #8
 800ea50:	af00      	add	r7, sp, #0
 800ea52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800ea54:	687b      	ldr	r3, [r7, #4]
 800ea56:	689a      	ldr	r2, [r3, #8]
 800ea58:	2380      	movs	r3, #128	@ 0x80
 800ea5a:	055b      	lsls	r3, r3, #21
 800ea5c:	401a      	ands	r2, r3
 800ea5e:	2380      	movs	r3, #128	@ 0x80
 800ea60:	055b      	lsls	r3, r3, #21
 800ea62:	429a      	cmp	r2, r3
 800ea64:	d101      	bne.n	800ea6a <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800ea66:	2301      	movs	r3, #1
 800ea68:	e000      	b.n	800ea6c <LL_ADC_IsInternalRegulatorEnabled+0x20>
 800ea6a:	2300      	movs	r3, #0
}
 800ea6c:	0018      	movs	r0, r3
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	b002      	add	sp, #8
 800ea72:	bd80      	pop	{r7, pc}

0800ea74 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800ea74:	b580      	push	{r7, lr}
 800ea76:	b082      	sub	sp, #8
 800ea78:	af00      	add	r7, sp, #0
 800ea7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ea7c:	687b      	ldr	r3, [r7, #4]
 800ea7e:	689b      	ldr	r3, [r3, #8]
 800ea80:	4a04      	ldr	r2, [pc, #16]	@ (800ea94 <LL_ADC_Enable+0x20>)
 800ea82:	4013      	ands	r3, r2
 800ea84:	2201      	movs	r2, #1
 800ea86:	431a      	orrs	r2, r3
 800ea88:	687b      	ldr	r3, [r7, #4]
 800ea8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800ea8c:	46c0      	nop			@ (mov r8, r8)
 800ea8e:	46bd      	mov	sp, r7
 800ea90:	b002      	add	sp, #8
 800ea92:	bd80      	pop	{r7, pc}
 800ea94:	7fffffe8 	.word	0x7fffffe8

0800ea98 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800ea98:	b580      	push	{r7, lr}
 800ea9a:	b082      	sub	sp, #8
 800ea9c:	af00      	add	r7, sp, #0
 800ea9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800eaa0:	687b      	ldr	r3, [r7, #4]
 800eaa2:	689b      	ldr	r3, [r3, #8]
 800eaa4:	4a04      	ldr	r2, [pc, #16]	@ (800eab8 <LL_ADC_Disable+0x20>)
 800eaa6:	4013      	ands	r3, r2
 800eaa8:	2202      	movs	r2, #2
 800eaaa:	431a      	orrs	r2, r3
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 800eab0:	46c0      	nop			@ (mov r8, r8)
 800eab2:	46bd      	mov	sp, r7
 800eab4:	b002      	add	sp, #8
 800eab6:	bd80      	pop	{r7, pc}
 800eab8:	7fffffe8 	.word	0x7fffffe8

0800eabc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800eabc:	b580      	push	{r7, lr}
 800eabe:	b082      	sub	sp, #8
 800eac0:	af00      	add	r7, sp, #0
 800eac2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	689b      	ldr	r3, [r3, #8]
 800eac8:	2201      	movs	r2, #1
 800eaca:	4013      	ands	r3, r2
 800eacc:	2b01      	cmp	r3, #1
 800eace:	d101      	bne.n	800ead4 <LL_ADC_IsEnabled+0x18>
 800ead0:	2301      	movs	r3, #1
 800ead2:	e000      	b.n	800ead6 <LL_ADC_IsEnabled+0x1a>
 800ead4:	2300      	movs	r3, #0
}
 800ead6:	0018      	movs	r0, r3
 800ead8:	46bd      	mov	sp, r7
 800eada:	b002      	add	sp, #8
 800eadc:	bd80      	pop	{r7, pc}

0800eade <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 800eade:	b580      	push	{r7, lr}
 800eae0:	b082      	sub	sp, #8
 800eae2:	af00      	add	r7, sp, #0
 800eae4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800eae6:	687b      	ldr	r3, [r7, #4]
 800eae8:	689b      	ldr	r3, [r3, #8]
 800eaea:	2202      	movs	r2, #2
 800eaec:	4013      	ands	r3, r2
 800eaee:	2b02      	cmp	r3, #2
 800eaf0:	d101      	bne.n	800eaf6 <LL_ADC_IsDisableOngoing+0x18>
 800eaf2:	2301      	movs	r3, #1
 800eaf4:	e000      	b.n	800eaf8 <LL_ADC_IsDisableOngoing+0x1a>
 800eaf6:	2300      	movs	r3, #0
}
 800eaf8:	0018      	movs	r0, r3
 800eafa:	46bd      	mov	sp, r7
 800eafc:	b002      	add	sp, #8
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b082      	sub	sp, #8
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800eb08:	687b      	ldr	r3, [r7, #4]
 800eb0a:	689b      	ldr	r3, [r3, #8]
 800eb0c:	4a04      	ldr	r2, [pc, #16]	@ (800eb20 <LL_ADC_REG_StartConversion+0x20>)
 800eb0e:	4013      	ands	r3, r2
 800eb10:	2204      	movs	r2, #4
 800eb12:	431a      	orrs	r2, r3
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800eb18:	46c0      	nop			@ (mov r8, r8)
 800eb1a:	46bd      	mov	sp, r7
 800eb1c:	b002      	add	sp, #8
 800eb1e:	bd80      	pop	{r7, pc}
 800eb20:	7fffffe8 	.word	0x7fffffe8

0800eb24 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800eb24:	b580      	push	{r7, lr}
 800eb26:	b082      	sub	sp, #8
 800eb28:	af00      	add	r7, sp, #0
 800eb2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800eb2c:	687b      	ldr	r3, [r7, #4]
 800eb2e:	689b      	ldr	r3, [r3, #8]
 800eb30:	4a04      	ldr	r2, [pc, #16]	@ (800eb44 <LL_ADC_REG_StopConversion+0x20>)
 800eb32:	4013      	ands	r3, r2
 800eb34:	2210      	movs	r2, #16
 800eb36:	431a      	orrs	r2, r3
 800eb38:	687b      	ldr	r3, [r7, #4]
 800eb3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 800eb3c:	46c0      	nop			@ (mov r8, r8)
 800eb3e:	46bd      	mov	sp, r7
 800eb40:	b002      	add	sp, #8
 800eb42:	bd80      	pop	{r7, pc}
 800eb44:	7fffffe8 	.word	0x7fffffe8

0800eb48 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800eb48:	b580      	push	{r7, lr}
 800eb4a:	b082      	sub	sp, #8
 800eb4c:	af00      	add	r7, sp, #0
 800eb4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800eb50:	687b      	ldr	r3, [r7, #4]
 800eb52:	689b      	ldr	r3, [r3, #8]
 800eb54:	2204      	movs	r2, #4
 800eb56:	4013      	ands	r3, r2
 800eb58:	2b04      	cmp	r3, #4
 800eb5a:	d101      	bne.n	800eb60 <LL_ADC_REG_IsConversionOngoing+0x18>
 800eb5c:	2301      	movs	r3, #1
 800eb5e:	e000      	b.n	800eb62 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800eb60:	2300      	movs	r3, #0
}
 800eb62:	0018      	movs	r0, r3
 800eb64:	46bd      	mov	sp, r7
 800eb66:	b002      	add	sp, #8
 800eb68:	bd80      	pop	{r7, pc}

0800eb6a <LL_ADC_ClearFlag_AWD1>:
  * @rmtoll ISR      AWD1           LL_ADC_ClearFlag_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD1(ADC_TypeDef *ADCx)
{
 800eb6a:	b580      	push	{r7, lr}
 800eb6c:	b082      	sub	sp, #8
 800eb6e:	af00      	add	r7, sp, #0
 800eb70:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD1);
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2280      	movs	r2, #128	@ 0x80
 800eb76:	601a      	str	r2, [r3, #0]
}
 800eb78:	46c0      	nop			@ (mov r8, r8)
 800eb7a:	46bd      	mov	sp, r7
 800eb7c:	b002      	add	sp, #8
 800eb7e:	bd80      	pop	{r7, pc}

0800eb80 <LL_ADC_ClearFlag_AWD2>:
  * @rmtoll ISR      AWD2           LL_ADC_ClearFlag_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD2(ADC_TypeDef *ADCx)
{
 800eb80:	b580      	push	{r7, lr}
 800eb82:	b082      	sub	sp, #8
 800eb84:	af00      	add	r7, sp, #0
 800eb86:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD2);
 800eb88:	687b      	ldr	r3, [r7, #4]
 800eb8a:	2280      	movs	r2, #128	@ 0x80
 800eb8c:	0052      	lsls	r2, r2, #1
 800eb8e:	601a      	str	r2, [r3, #0]
}
 800eb90:	46c0      	nop			@ (mov r8, r8)
 800eb92:	46bd      	mov	sp, r7
 800eb94:	b002      	add	sp, #8
 800eb96:	bd80      	pop	{r7, pc}

0800eb98 <LL_ADC_ClearFlag_AWD3>:
  * @rmtoll ISR      AWD3           LL_ADC_ClearFlag_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_AWD3(ADC_TypeDef *ADCx)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b082      	sub	sp, #8
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_AWD3);
 800eba0:	687b      	ldr	r3, [r7, #4]
 800eba2:	2280      	movs	r2, #128	@ 0x80
 800eba4:	0092      	lsls	r2, r2, #2
 800eba6:	601a      	str	r2, [r3, #0]
}
 800eba8:	46c0      	nop			@ (mov r8, r8)
 800ebaa:	46bd      	mov	sp, r7
 800ebac:	b002      	add	sp, #8
 800ebae:	bd80      	pop	{r7, pc}

0800ebb0 <LL_ADC_EnableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_EnableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD1(ADC_TypeDef *ADCx)
{
 800ebb0:	b580      	push	{r7, lr}
 800ebb2:	b082      	sub	sp, #8
 800ebb4:	af00      	add	r7, sp, #0
 800ebb6:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800ebb8:	687b      	ldr	r3, [r7, #4]
 800ebba:	685b      	ldr	r3, [r3, #4]
 800ebbc:	2280      	movs	r2, #128	@ 0x80
 800ebbe:	431a      	orrs	r2, r3
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	605a      	str	r2, [r3, #4]
}
 800ebc4:	46c0      	nop			@ (mov r8, r8)
 800ebc6:	46bd      	mov	sp, r7
 800ebc8:	b002      	add	sp, #8
 800ebca:	bd80      	pop	{r7, pc}

0800ebcc <LL_ADC_EnableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_EnableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD2(ADC_TypeDef *ADCx)
{
 800ebcc:	b580      	push	{r7, lr}
 800ebce:	b082      	sub	sp, #8
 800ebd0:	af00      	add	r7, sp, #0
 800ebd2:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800ebd4:	687b      	ldr	r3, [r7, #4]
 800ebd6:	685b      	ldr	r3, [r3, #4]
 800ebd8:	2280      	movs	r2, #128	@ 0x80
 800ebda:	0052      	lsls	r2, r2, #1
 800ebdc:	431a      	orrs	r2, r3
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	605a      	str	r2, [r3, #4]
}
 800ebe2:	46c0      	nop			@ (mov r8, r8)
 800ebe4:	46bd      	mov	sp, r7
 800ebe6:	b002      	add	sp, #8
 800ebe8:	bd80      	pop	{r7, pc}

0800ebea <LL_ADC_EnableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_EnableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableIT_AWD3(ADC_TypeDef *ADCx)
{
 800ebea:	b580      	push	{r7, lr}
 800ebec:	b082      	sub	sp, #8
 800ebee:	af00      	add	r7, sp, #0
 800ebf0:	6078      	str	r0, [r7, #4]
  SET_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800ebf2:	687b      	ldr	r3, [r7, #4]
 800ebf4:	685b      	ldr	r3, [r3, #4]
 800ebf6:	2280      	movs	r2, #128	@ 0x80
 800ebf8:	0092      	lsls	r2, r2, #2
 800ebfa:	431a      	orrs	r2, r3
 800ebfc:	687b      	ldr	r3, [r7, #4]
 800ebfe:	605a      	str	r2, [r3, #4]
}
 800ec00:	46c0      	nop			@ (mov r8, r8)
 800ec02:	46bd      	mov	sp, r7
 800ec04:	b002      	add	sp, #8
 800ec06:	bd80      	pop	{r7, pc}

0800ec08 <LL_ADC_DisableIT_AWD1>:
  * @rmtoll IER      AWD1IE         LL_ADC_DisableIT_AWD1
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD1(ADC_TypeDef *ADCx)
{
 800ec08:	b580      	push	{r7, lr}
 800ec0a:	b082      	sub	sp, #8
 800ec0c:	af00      	add	r7, sp, #0
 800ec0e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD1);
 800ec10:	687b      	ldr	r3, [r7, #4]
 800ec12:	685b      	ldr	r3, [r3, #4]
 800ec14:	2280      	movs	r2, #128	@ 0x80
 800ec16:	4393      	bics	r3, r2
 800ec18:	001a      	movs	r2, r3
 800ec1a:	687b      	ldr	r3, [r7, #4]
 800ec1c:	605a      	str	r2, [r3, #4]
}
 800ec1e:	46c0      	nop			@ (mov r8, r8)
 800ec20:	46bd      	mov	sp, r7
 800ec22:	b002      	add	sp, #8
 800ec24:	bd80      	pop	{r7, pc}
	...

0800ec28 <LL_ADC_DisableIT_AWD2>:
  * @rmtoll IER      AWD2IE         LL_ADC_DisableIT_AWD2
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD2(ADC_TypeDef *ADCx)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b082      	sub	sp, #8
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD2);
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	685b      	ldr	r3, [r3, #4]
 800ec34:	4a03      	ldr	r2, [pc, #12]	@ (800ec44 <LL_ADC_DisableIT_AWD2+0x1c>)
 800ec36:	401a      	ands	r2, r3
 800ec38:	687b      	ldr	r3, [r7, #4]
 800ec3a:	605a      	str	r2, [r3, #4]
}
 800ec3c:	46c0      	nop			@ (mov r8, r8)
 800ec3e:	46bd      	mov	sp, r7
 800ec40:	b002      	add	sp, #8
 800ec42:	bd80      	pop	{r7, pc}
 800ec44:	fffffeff 	.word	0xfffffeff

0800ec48 <LL_ADC_DisableIT_AWD3>:
  * @rmtoll IER      AWD3IE         LL_ADC_DisableIT_AWD3
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableIT_AWD3(ADC_TypeDef *ADCx)
{
 800ec48:	b580      	push	{r7, lr}
 800ec4a:	b082      	sub	sp, #8
 800ec4c:	af00      	add	r7, sp, #0
 800ec4e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->IER, LL_ADC_IT_AWD3);
 800ec50:	687b      	ldr	r3, [r7, #4]
 800ec52:	685b      	ldr	r3, [r3, #4]
 800ec54:	4a03      	ldr	r2, [pc, #12]	@ (800ec64 <LL_ADC_DisableIT_AWD3+0x1c>)
 800ec56:	401a      	ands	r2, r3
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	605a      	str	r2, [r3, #4]
}
 800ec5c:	46c0      	nop			@ (mov r8, r8)
 800ec5e:	46bd      	mov	sp, r7
 800ec60:	b002      	add	sp, #8
 800ec62:	bd80      	pop	{r7, pc}
 800ec64:	fffffdff 	.word	0xfffffdff

0800ec68 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800ec68:	b580      	push	{r7, lr}
 800ec6a:	b088      	sub	sp, #32
 800ec6c:	af00      	add	r7, sp, #0
 800ec6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ec70:	231f      	movs	r3, #31
 800ec72:	18fb      	adds	r3, r7, r3
 800ec74:	2200      	movs	r2, #0
 800ec76:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800ec78:	2300      	movs	r3, #0
 800ec7a:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 800ec7c:	2300      	movs	r3, #0
 800ec7e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800ec80:	2300      	movs	r3, #0
 800ec82:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800ec84:	687b      	ldr	r3, [r7, #4]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d101      	bne.n	800ec8e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800ec8a:	2301      	movs	r3, #1
 800ec8c:	e17f      	b.n	800ef8e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800ec8e:	687b      	ldr	r3, [r7, #4]
 800ec90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ec92:	2b00      	cmp	r3, #0
 800ec94:	d10a      	bne.n	800ecac <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ec96:	687b      	ldr	r3, [r7, #4]
 800ec98:	0018      	movs	r0, r3
 800ec9a:	f7f5 fddb 	bl	8004854 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2200      	movs	r2, #0
 800eca2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800eca4:	687b      	ldr	r3, [r7, #4]
 800eca6:	2254      	movs	r2, #84	@ 0x54
 800eca8:	2100      	movs	r1, #0
 800ecaa:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ecac:	687b      	ldr	r3, [r7, #4]
 800ecae:	681b      	ldr	r3, [r3, #0]
 800ecb0:	0018      	movs	r0, r3
 800ecb2:	f7ff fecb 	bl	800ea4c <LL_ADC_IsInternalRegulatorEnabled>
 800ecb6:	1e03      	subs	r3, r0, #0
 800ecb8:	d115      	bne.n	800ece6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800ecba:	687b      	ldr	r3, [r7, #4]
 800ecbc:	681b      	ldr	r3, [r3, #0]
 800ecbe:	0018      	movs	r0, r3
 800ecc0:	f7ff feb0 	bl	800ea24 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ecc4:	4bb4      	ldr	r3, [pc, #720]	@ (800ef98 <HAL_ADC_Init+0x330>)
 800ecc6:	681b      	ldr	r3, [r3, #0]
 800ecc8:	49b4      	ldr	r1, [pc, #720]	@ (800ef9c <HAL_ADC_Init+0x334>)
 800ecca:	0018      	movs	r0, r3
 800eccc:	f7f1 fa42 	bl	8000154 <__udivsi3>
 800ecd0:	0003      	movs	r3, r0
 800ecd2:	3301      	adds	r3, #1
 800ecd4:	005b      	lsls	r3, r3, #1
 800ecd6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ecd8:	e002      	b.n	800ece0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	3b01      	subs	r3, #1
 800ecde:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ece0:	68fb      	ldr	r3, [r7, #12]
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d1f9      	bne.n	800ecda <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	681b      	ldr	r3, [r3, #0]
 800ecea:	0018      	movs	r0, r3
 800ecec:	f7ff feae 	bl	800ea4c <LL_ADC_IsInternalRegulatorEnabled>
 800ecf0:	1e03      	subs	r3, r0, #0
 800ecf2:	d10f      	bne.n	800ed14 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ecf8:	2210      	movs	r2, #16
 800ecfa:	431a      	orrs	r2, r3
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ed04:	2201      	movs	r2, #1
 800ed06:	431a      	orrs	r2, r3
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800ed0c:	231f      	movs	r3, #31
 800ed0e:	18fb      	adds	r3, r7, r3
 800ed10:	2201      	movs	r2, #1
 800ed12:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	681b      	ldr	r3, [r3, #0]
 800ed18:	0018      	movs	r0, r3
 800ed1a:	f7ff ff15 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800ed1e:	0003      	movs	r3, r0
 800ed20:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed26:	2210      	movs	r2, #16
 800ed28:	4013      	ands	r3, r2
 800ed2a:	d000      	beq.n	800ed2e <HAL_ADC_Init+0xc6>
 800ed2c:	e122      	b.n	800ef74 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800ed2e:	693b      	ldr	r3, [r7, #16]
 800ed30:	2b00      	cmp	r3, #0
 800ed32:	d000      	beq.n	800ed36 <HAL_ADC_Init+0xce>
 800ed34:	e11e      	b.n	800ef74 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ed3a:	4a99      	ldr	r2, [pc, #612]	@ (800efa0 <HAL_ADC_Init+0x338>)
 800ed3c:	4013      	ands	r3, r2
 800ed3e:	2202      	movs	r2, #2
 800ed40:	431a      	orrs	r2, r3
 800ed42:	687b      	ldr	r3, [r7, #4]
 800ed44:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800ed46:	687b      	ldr	r3, [r7, #4]
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	0018      	movs	r0, r3
 800ed4c:	f7ff feb6 	bl	800eabc <LL_ADC_IsEnabled>
 800ed50:	1e03      	subs	r3, r0, #0
 800ed52:	d000      	beq.n	800ed56 <HAL_ADC_Init+0xee>
 800ed54:	e0ad      	b.n	800eeb2 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800ed56:	687b      	ldr	r3, [r7, #4]
 800ed58:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800ed5a:	687b      	ldr	r3, [r7, #4]
 800ed5c:	7e1b      	ldrb	r3, [r3, #24]
 800ed5e:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800ed60:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	7e5b      	ldrb	r3, [r3, #25]
 800ed66:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800ed68:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800ed6a:	687b      	ldr	r3, [r7, #4]
 800ed6c:	7e9b      	ldrb	r3, [r3, #26]
 800ed6e:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800ed70:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ed76:	2b00      	cmp	r3, #0
 800ed78:	d002      	beq.n	800ed80 <HAL_ADC_Init+0x118>
 800ed7a:	2380      	movs	r3, #128	@ 0x80
 800ed7c:	015b      	lsls	r3, r3, #5
 800ed7e:	e000      	b.n	800ed82 <HAL_ADC_Init+0x11a>
 800ed80:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800ed82:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800ed88:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800ed8a:	687b      	ldr	r3, [r7, #4]
 800ed8c:	691b      	ldr	r3, [r3, #16]
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	da04      	bge.n	800ed9c <HAL_ADC_Init+0x134>
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	691b      	ldr	r3, [r3, #16]
 800ed96:	005b      	lsls	r3, r3, #1
 800ed98:	085b      	lsrs	r3, r3, #1
 800ed9a:	e001      	b.n	800eda0 <HAL_ADC_Init+0x138>
 800ed9c:	2380      	movs	r3, #128	@ 0x80
 800ed9e:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 800eda0:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800eda2:	687b      	ldr	r3, [r7, #4]
 800eda4:	212c      	movs	r1, #44	@ 0x2c
 800eda6:	5c5b      	ldrb	r3, [r3, r1]
 800eda8:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800edaa:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800edac:	69ba      	ldr	r2, [r7, #24]
 800edae:	4313      	orrs	r3, r2
 800edb0:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2220      	movs	r2, #32
 800edb6:	5c9b      	ldrb	r3, [r3, r2]
 800edb8:	2b01      	cmp	r3, #1
 800edba:	d115      	bne.n	800ede8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	7e9b      	ldrb	r3, [r3, #26]
 800edc0:	2b00      	cmp	r3, #0
 800edc2:	d105      	bne.n	800edd0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 800edc4:	69bb      	ldr	r3, [r7, #24]
 800edc6:	2280      	movs	r2, #128	@ 0x80
 800edc8:	0252      	lsls	r2, r2, #9
 800edca:	4313      	orrs	r3, r2
 800edcc:	61bb      	str	r3, [r7, #24]
 800edce:	e00b      	b.n	800ede8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800edd0:	687b      	ldr	r3, [r7, #4]
 800edd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800edd4:	2220      	movs	r2, #32
 800edd6:	431a      	orrs	r2, r3
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ede0:	2201      	movs	r2, #1
 800ede2:	431a      	orrs	r2, r3
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800ede8:	687b      	ldr	r3, [r7, #4]
 800edea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800edec:	2b00      	cmp	r3, #0
 800edee:	d00a      	beq.n	800ee06 <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800edf0:	687b      	ldr	r3, [r7, #4]
 800edf2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800edf4:	23e0      	movs	r3, #224	@ 0xe0
 800edf6:	005b      	lsls	r3, r3, #1
 800edf8:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800edfa:	687b      	ldr	r3, [r7, #4]
 800edfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800edfe:	4313      	orrs	r3, r2
 800ee00:	69ba      	ldr	r2, [r7, #24]
 800ee02:	4313      	orrs	r3, r2
 800ee04:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800ee06:	687b      	ldr	r3, [r7, #4]
 800ee08:	681b      	ldr	r3, [r3, #0]
 800ee0a:	68db      	ldr	r3, [r3, #12]
 800ee0c:	4a65      	ldr	r2, [pc, #404]	@ (800efa4 <HAL_ADC_Init+0x33c>)
 800ee0e:	4013      	ands	r3, r2
 800ee10:	0019      	movs	r1, r3
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	681b      	ldr	r3, [r3, #0]
 800ee16:	69ba      	ldr	r2, [r7, #24]
 800ee18:	430a      	orrs	r2, r1
 800ee1a:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	685b      	ldr	r3, [r3, #4]
 800ee20:	0f9b      	lsrs	r3, r3, #30
 800ee22:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ee28:	4313      	orrs	r3, r2
 800ee2a:	697a      	ldr	r2, [r7, #20]
 800ee2c:	4313      	orrs	r3, r2
 800ee2e:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 800ee30:	687b      	ldr	r3, [r7, #4]
 800ee32:	223c      	movs	r2, #60	@ 0x3c
 800ee34:	5c9b      	ldrb	r3, [r3, r2]
 800ee36:	2b01      	cmp	r3, #1
 800ee38:	d111      	bne.n	800ee5e <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ee3a:	687b      	ldr	r3, [r7, #4]
 800ee3c:	685b      	ldr	r3, [r3, #4]
 800ee3e:	0f9b      	lsrs	r3, r3, #30
 800ee40:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800ee42:	687b      	ldr	r3, [r7, #4]
 800ee44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800ee46:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 800ee48:	687b      	ldr	r3, [r7, #4]
 800ee4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 800ee4c:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800ee52:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800ee54:	697b      	ldr	r3, [r7, #20]
 800ee56:	4313      	orrs	r3, r2
 800ee58:	2201      	movs	r2, #1
 800ee5a:	4313      	orrs	r3, r2
 800ee5c:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800ee5e:	687b      	ldr	r3, [r7, #4]
 800ee60:	681b      	ldr	r3, [r3, #0]
 800ee62:	691b      	ldr	r3, [r3, #16]
 800ee64:	4a50      	ldr	r2, [pc, #320]	@ (800efa8 <HAL_ADC_Init+0x340>)
 800ee66:	4013      	ands	r3, r2
 800ee68:	0019      	movs	r1, r3
 800ee6a:	687b      	ldr	r3, [r7, #4]
 800ee6c:	681b      	ldr	r3, [r3, #0]
 800ee6e:	697a      	ldr	r2, [r7, #20]
 800ee70:	430a      	orrs	r2, r1
 800ee72:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	685a      	ldr	r2, [r3, #4]
 800ee78:	23c0      	movs	r3, #192	@ 0xc0
 800ee7a:	061b      	lsls	r3, r3, #24
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d018      	beq.n	800eeb2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800ee84:	2380      	movs	r3, #128	@ 0x80
 800ee86:	05db      	lsls	r3, r3, #23
 800ee88:	429a      	cmp	r2, r3
 800ee8a:	d012      	beq.n	800eeb2 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800ee8c:	687b      	ldr	r3, [r7, #4]
 800ee8e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800ee90:	2380      	movs	r3, #128	@ 0x80
 800ee92:	061b      	lsls	r3, r3, #24
 800ee94:	429a      	cmp	r2, r3
 800ee96:	d00c      	beq.n	800eeb2 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800ee98:	4b44      	ldr	r3, [pc, #272]	@ (800efac <HAL_ADC_Init+0x344>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	4a44      	ldr	r2, [pc, #272]	@ (800efb0 <HAL_ADC_Init+0x348>)
 800ee9e:	4013      	ands	r3, r2
 800eea0:	0019      	movs	r1, r3
 800eea2:	687b      	ldr	r3, [r7, #4]
 800eea4:	685a      	ldr	r2, [r3, #4]
 800eea6:	23f0      	movs	r3, #240	@ 0xf0
 800eea8:	039b      	lsls	r3, r3, #14
 800eeaa:	401a      	ands	r2, r3
 800eeac:	4b3f      	ldr	r3, [pc, #252]	@ (800efac <HAL_ADC_Init+0x344>)
 800eeae:	430a      	orrs	r2, r1
 800eeb0:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	6818      	ldr	r0, [r3, #0]
 800eeb6:	687b      	ldr	r3, [r7, #4]
 800eeb8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800eeba:	001a      	movs	r2, r3
 800eebc:	2100      	movs	r1, #0
 800eebe:	f7ff fcaa 	bl	800e816 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	6818      	ldr	r0, [r3, #0]
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800eeca:	493a      	ldr	r1, [pc, #232]	@ (800efb4 <HAL_ADC_Init+0x34c>)
 800eecc:	001a      	movs	r2, r3
 800eece:	f7ff fca2 	bl	800e816 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800eed2:	687b      	ldr	r3, [r7, #4]
 800eed4:	691b      	ldr	r3, [r3, #16]
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d109      	bne.n	800eeee <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	681b      	ldr	r3, [r3, #0]
 800eede:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	681b      	ldr	r3, [r3, #0]
 800eee4:	2110      	movs	r1, #16
 800eee6:	4249      	negs	r1, r1
 800eee8:	430a      	orrs	r2, r1
 800eeea:	629a      	str	r2, [r3, #40]	@ 0x28
 800eeec:	e018      	b.n	800ef20 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	691a      	ldr	r2, [r3, #16]
 800eef2:	2380      	movs	r3, #128	@ 0x80
 800eef4:	039b      	lsls	r3, r3, #14
 800eef6:	429a      	cmp	r2, r3
 800eef8:	d112      	bne.n	800ef20 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800eefa:	687b      	ldr	r3, [r7, #4]
 800eefc:	681b      	ldr	r3, [r3, #0]
 800eefe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ef00:	687b      	ldr	r3, [r7, #4]
 800ef02:	69db      	ldr	r3, [r3, #28]
 800ef04:	3b01      	subs	r3, #1
 800ef06:	009b      	lsls	r3, r3, #2
 800ef08:	221c      	movs	r2, #28
 800ef0a:	4013      	ands	r3, r2
 800ef0c:	2210      	movs	r2, #16
 800ef0e:	4252      	negs	r2, r2
 800ef10:	409a      	lsls	r2, r3
 800ef12:	0011      	movs	r1, r2
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	681b      	ldr	r3, [r3, #0]
 800ef1c:	430a      	orrs	r2, r1
 800ef1e:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800ef20:	687b      	ldr	r3, [r7, #4]
 800ef22:	681b      	ldr	r3, [r3, #0]
 800ef24:	2100      	movs	r1, #0
 800ef26:	0018      	movs	r0, r3
 800ef28:	f7ff fc92 	bl	800e850 <LL_ADC_GetSamplingTimeCommonChannels>
 800ef2c:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800ef32:	429a      	cmp	r2, r3
 800ef34:	d10b      	bne.n	800ef4e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800ef36:	687b      	ldr	r3, [r7, #4]
 800ef38:	2200      	movs	r2, #0
 800ef3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800ef3c:	687b      	ldr	r3, [r7, #4]
 800ef3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef40:	2203      	movs	r2, #3
 800ef42:	4393      	bics	r3, r2
 800ef44:	2201      	movs	r2, #1
 800ef46:	431a      	orrs	r2, r3
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800ef4c:	e01c      	b.n	800ef88 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800ef4e:	687b      	ldr	r3, [r7, #4]
 800ef50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef52:	2212      	movs	r2, #18
 800ef54:	4393      	bics	r3, r2
 800ef56:	2210      	movs	r2, #16
 800ef58:	431a      	orrs	r2, r3
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800ef5e:	687b      	ldr	r3, [r7, #4]
 800ef60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ef62:	2201      	movs	r2, #1
 800ef64:	431a      	orrs	r2, r3
 800ef66:	687b      	ldr	r3, [r7, #4]
 800ef68:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 800ef6a:	231f      	movs	r3, #31
 800ef6c:	18fb      	adds	r3, r7, r3
 800ef6e:	2201      	movs	r2, #1
 800ef70:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800ef72:	e009      	b.n	800ef88 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ef78:	2210      	movs	r2, #16
 800ef7a:	431a      	orrs	r2, r3
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800ef80:	231f      	movs	r3, #31
 800ef82:	18fb      	adds	r3, r7, r3
 800ef84:	2201      	movs	r2, #1
 800ef86:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800ef88:	231f      	movs	r3, #31
 800ef8a:	18fb      	adds	r3, r7, r3
 800ef8c:	781b      	ldrb	r3, [r3, #0]
}
 800ef8e:	0018      	movs	r0, r3
 800ef90:	46bd      	mov	sp, r7
 800ef92:	b008      	add	sp, #32
 800ef94:	bd80      	pop	{r7, pc}
 800ef96:	46c0      	nop			@ (mov r8, r8)
 800ef98:	20000000 	.word	0x20000000
 800ef9c:	00030d40 	.word	0x00030d40
 800efa0:	fffffefd 	.word	0xfffffefd
 800efa4:	ffde0201 	.word	0xffde0201
 800efa8:	1ffffc02 	.word	0x1ffffc02
 800efac:	40012708 	.word	0x40012708
 800efb0:	ffc3ffff 	.word	0xffc3ffff
 800efb4:	7fffff04 	.word	0x7fffff04

0800efb8 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800efb8:	b5b0      	push	{r4, r5, r7, lr}
 800efba:	b084      	sub	sp, #16
 800efbc:	af00      	add	r7, sp, #0
 800efbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	0018      	movs	r0, r3
 800efc6:	f7ff fdbf 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800efca:	1e03      	subs	r3, r0, #0
 800efcc:	d135      	bne.n	800f03a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	2254      	movs	r2, #84	@ 0x54
 800efd2:	5c9b      	ldrb	r3, [r3, r2]
 800efd4:	2b01      	cmp	r3, #1
 800efd6:	d101      	bne.n	800efdc <HAL_ADC_Start+0x24>
 800efd8:	2302      	movs	r3, #2
 800efda:	e035      	b.n	800f048 <HAL_ADC_Start+0x90>
 800efdc:	687b      	ldr	r3, [r7, #4]
 800efde:	2254      	movs	r2, #84	@ 0x54
 800efe0:	2101      	movs	r1, #1
 800efe2:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800efe4:	250f      	movs	r5, #15
 800efe6:	197c      	adds	r4, r7, r5
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	0018      	movs	r0, r3
 800efec:	f000 fde8 	bl	800fbc0 <ADC_Enable>
 800eff0:	0003      	movs	r3, r0
 800eff2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800eff4:	197b      	adds	r3, r7, r5
 800eff6:	781b      	ldrb	r3, [r3, #0]
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d119      	bne.n	800f030 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f000:	4a13      	ldr	r2, [pc, #76]	@ (800f050 <HAL_ADC_Start+0x98>)
 800f002:	4013      	ands	r3, r2
 800f004:	2280      	movs	r2, #128	@ 0x80
 800f006:	0052      	lsls	r2, r2, #1
 800f008:	431a      	orrs	r2, r3
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800f00e:	687b      	ldr	r3, [r7, #4]
 800f010:	2200      	movs	r2, #0
 800f012:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	681b      	ldr	r3, [r3, #0]
 800f018:	221c      	movs	r2, #28
 800f01a:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	2254      	movs	r2, #84	@ 0x54
 800f020:	2100      	movs	r1, #0
 800f022:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	681b      	ldr	r3, [r3, #0]
 800f028:	0018      	movs	r0, r3
 800f02a:	f7ff fd69 	bl	800eb00 <LL_ADC_REG_StartConversion>
 800f02e:	e008      	b.n	800f042 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 800f030:	687b      	ldr	r3, [r7, #4]
 800f032:	2254      	movs	r2, #84	@ 0x54
 800f034:	2100      	movs	r1, #0
 800f036:	5499      	strb	r1, [r3, r2]
 800f038:	e003      	b.n	800f042 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800f03a:	230f      	movs	r3, #15
 800f03c:	18fb      	adds	r3, r7, r3
 800f03e:	2202      	movs	r2, #2
 800f040:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800f042:	230f      	movs	r3, #15
 800f044:	18fb      	adds	r3, r7, r3
 800f046:	781b      	ldrb	r3, [r3, #0]
}
 800f048:	0018      	movs	r0, r3
 800f04a:	46bd      	mov	sp, r7
 800f04c:	b004      	add	sp, #16
 800f04e:	bdb0      	pop	{r4, r5, r7, pc}
 800f050:	fffff0fe 	.word	0xfffff0fe

0800f054 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 800f054:	b5b0      	push	{r4, r5, r7, lr}
 800f056:	b084      	sub	sp, #16
 800f058:	af00      	add	r7, sp, #0
 800f05a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	2254      	movs	r2, #84	@ 0x54
 800f060:	5c9b      	ldrb	r3, [r3, r2]
 800f062:	2b01      	cmp	r3, #1
 800f064:	d101      	bne.n	800f06a <HAL_ADC_Stop+0x16>
 800f066:	2302      	movs	r3, #2
 800f068:	e029      	b.n	800f0be <HAL_ADC_Stop+0x6a>
 800f06a:	687b      	ldr	r3, [r7, #4]
 800f06c:	2254      	movs	r2, #84	@ 0x54
 800f06e:	2101      	movs	r1, #1
 800f070:	5499      	strb	r1, [r3, r2]

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800f072:	250f      	movs	r5, #15
 800f074:	197c      	adds	r4, r7, r5
 800f076:	687b      	ldr	r3, [r7, #4]
 800f078:	0018      	movs	r0, r3
 800f07a:	f000 fd5f 	bl	800fb3c <ADC_ConversionStop>
 800f07e:	0003      	movs	r3, r0
 800f080:	7023      	strb	r3, [r4, #0]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800f082:	197b      	adds	r3, r7, r5
 800f084:	781b      	ldrb	r3, [r3, #0]
 800f086:	2b00      	cmp	r3, #0
 800f088:	d112      	bne.n	800f0b0 <HAL_ADC_Stop+0x5c>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800f08a:	197c      	adds	r4, r7, r5
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	0018      	movs	r0, r3
 800f090:	f000 fe1c 	bl	800fccc <ADC_Disable>
 800f094:	0003      	movs	r3, r0
 800f096:	7023      	strb	r3, [r4, #0]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800f098:	197b      	adds	r3, r7, r5
 800f09a:	781b      	ldrb	r3, [r3, #0]
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	d107      	bne.n	800f0b0 <HAL_ADC_Stop+0x5c>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800f0a0:	687b      	ldr	r3, [r7, #4]
 800f0a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f0a4:	4a08      	ldr	r2, [pc, #32]	@ (800f0c8 <HAL_ADC_Stop+0x74>)
 800f0a6:	4013      	ands	r3, r2
 800f0a8:	2201      	movs	r2, #1
 800f0aa:	431a      	orrs	r2, r3
 800f0ac:	687b      	ldr	r3, [r7, #4]
 800f0ae:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	2254      	movs	r2, #84	@ 0x54
 800f0b4:	2100      	movs	r1, #0
 800f0b6:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f0b8:	230f      	movs	r3, #15
 800f0ba:	18fb      	adds	r3, r7, r3
 800f0bc:	781b      	ldrb	r3, [r3, #0]
}
 800f0be:	0018      	movs	r0, r3
 800f0c0:	46bd      	mov	sp, r7
 800f0c2:	b004      	add	sp, #16
 800f0c4:	bdb0      	pop	{r4, r5, r7, pc}
 800f0c6:	46c0      	nop			@ (mov r8, r8)
 800f0c8:	fffffefe 	.word	0xfffffefe

0800f0cc <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800f0cc:	b580      	push	{r7, lr}
 800f0ce:	b084      	sub	sp, #16
 800f0d0:	af00      	add	r7, sp, #0
 800f0d2:	6078      	str	r0, [r7, #4]
 800f0d4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800f0d6:	687b      	ldr	r3, [r7, #4]
 800f0d8:	695b      	ldr	r3, [r3, #20]
 800f0da:	2b08      	cmp	r3, #8
 800f0dc:	d102      	bne.n	800f0e4 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800f0de:	2308      	movs	r3, #8
 800f0e0:	60fb      	str	r3, [r7, #12]
 800f0e2:	e00f      	b.n	800f104 <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800f0e4:	687b      	ldr	r3, [r7, #4]
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	68db      	ldr	r3, [r3, #12]
 800f0ea:	2201      	movs	r2, #1
 800f0ec:	4013      	ands	r3, r2
 800f0ee:	d007      	beq.n	800f100 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f0f0:	687b      	ldr	r3, [r7, #4]
 800f0f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f0f4:	2220      	movs	r2, #32
 800f0f6:	431a      	orrs	r2, r3
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800f0fc:	2301      	movs	r3, #1
 800f0fe:	e072      	b.n	800f1e6 <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800f100:	2304      	movs	r3, #4
 800f102:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800f104:	f7ff fb38 	bl	800e778 <HAL_GetTick>
 800f108:	0003      	movs	r3, r0
 800f10a:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800f10c:	e01f      	b.n	800f14e <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800f10e:	683b      	ldr	r3, [r7, #0]
 800f110:	3301      	adds	r3, #1
 800f112:	d01c      	beq.n	800f14e <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800f114:	f7ff fb30 	bl	800e778 <HAL_GetTick>
 800f118:	0002      	movs	r2, r0
 800f11a:	68bb      	ldr	r3, [r7, #8]
 800f11c:	1ad3      	subs	r3, r2, r3
 800f11e:	683a      	ldr	r2, [r7, #0]
 800f120:	429a      	cmp	r2, r3
 800f122:	d302      	bcc.n	800f12a <HAL_ADC_PollForConversion+0x5e>
 800f124:	683b      	ldr	r3, [r7, #0]
 800f126:	2b00      	cmp	r3, #0
 800f128:	d111      	bne.n	800f14e <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	681b      	ldr	r3, [r3, #0]
 800f12e:	681b      	ldr	r3, [r3, #0]
 800f130:	68fa      	ldr	r2, [r7, #12]
 800f132:	4013      	ands	r3, r2
 800f134:	d10b      	bne.n	800f14e <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f13a:	2204      	movs	r2, #4
 800f13c:	431a      	orrs	r2, r3
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	2254      	movs	r2, #84	@ 0x54
 800f146:	2100      	movs	r1, #0
 800f148:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800f14a:	2303      	movs	r3, #3
 800f14c:	e04b      	b.n	800f1e6 <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	681b      	ldr	r3, [r3, #0]
 800f152:	681b      	ldr	r3, [r3, #0]
 800f154:	68fa      	ldr	r2, [r7, #12]
 800f156:	4013      	ands	r3, r2
 800f158:	d0d9      	beq.n	800f10e <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f15e:	2280      	movs	r2, #128	@ 0x80
 800f160:	0092      	lsls	r2, r2, #2
 800f162:	431a      	orrs	r2, r3
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800f168:	687b      	ldr	r3, [r7, #4]
 800f16a:	681b      	ldr	r3, [r3, #0]
 800f16c:	0018      	movs	r0, r3
 800f16e:	f7ff fb86 	bl	800e87e <LL_ADC_REG_IsTriggerSourceSWStart>
 800f172:	1e03      	subs	r3, r0, #0
 800f174:	d02e      	beq.n	800f1d4 <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	7e9b      	ldrb	r3, [r3, #26]
 800f17a:	2b00      	cmp	r3, #0
 800f17c:	d12a      	bne.n	800f1d4 <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	681b      	ldr	r3, [r3, #0]
 800f182:	681b      	ldr	r3, [r3, #0]
 800f184:	2208      	movs	r2, #8
 800f186:	4013      	ands	r3, r2
 800f188:	2b08      	cmp	r3, #8
 800f18a:	d123      	bne.n	800f1d4 <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	0018      	movs	r0, r3
 800f192:	f7ff fcd9 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800f196:	1e03      	subs	r3, r0, #0
 800f198:	d110      	bne.n	800f1bc <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800f19a:	687b      	ldr	r3, [r7, #4]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	685a      	ldr	r2, [r3, #4]
 800f1a0:	687b      	ldr	r3, [r7, #4]
 800f1a2:	681b      	ldr	r3, [r3, #0]
 800f1a4:	210c      	movs	r1, #12
 800f1a6:	438a      	bics	r2, r1
 800f1a8:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1ae:	4a10      	ldr	r2, [pc, #64]	@ (800f1f0 <HAL_ADC_PollForConversion+0x124>)
 800f1b0:	4013      	ands	r3, r2
 800f1b2:	2201      	movs	r2, #1
 800f1b4:	431a      	orrs	r2, r3
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	659a      	str	r2, [r3, #88]	@ 0x58
 800f1ba:	e00b      	b.n	800f1d4 <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f1c0:	2220      	movs	r2, #32
 800f1c2:	431a      	orrs	r2, r3
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f1cc:	2201      	movs	r2, #1
 800f1ce:	431a      	orrs	r2, r3
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800f1d4:	687b      	ldr	r3, [r7, #4]
 800f1d6:	7e1b      	ldrb	r3, [r3, #24]
 800f1d8:	2b00      	cmp	r3, #0
 800f1da:	d103      	bne.n	800f1e4 <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800f1dc:	687b      	ldr	r3, [r7, #4]
 800f1de:	681b      	ldr	r3, [r3, #0]
 800f1e0:	220c      	movs	r2, #12
 800f1e2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f1e4:	2300      	movs	r3, #0
}
 800f1e6:	0018      	movs	r0, r3
 800f1e8:	46bd      	mov	sp, r7
 800f1ea:	b004      	add	sp, #16
 800f1ec:	bd80      	pop	{r7, pc}
 800f1ee:	46c0      	nop			@ (mov r8, r8)
 800f1f0:	fffffefe 	.word	0xfffffefe

0800f1f4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800f1f4:	b580      	push	{r7, lr}
 800f1f6:	b082      	sub	sp, #8
 800f1f8:	af00      	add	r7, sp, #0
 800f1fa:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	681b      	ldr	r3, [r3, #0]
 800f200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800f202:	0018      	movs	r0, r3
 800f204:	46bd      	mov	sp, r7
 800f206:	b002      	add	sp, #8
 800f208:	bd80      	pop	{r7, pc}
	...

0800f20c <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 800f20c:	b580      	push	{r7, lr}
 800f20e:	b086      	sub	sp, #24
 800f210:	af00      	add	r7, sp, #0
 800f212:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800f214:	2300      	movs	r3, #0
 800f216:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 800f218:	687b      	ldr	r3, [r7, #4]
 800f21a:	681b      	ldr	r3, [r3, #0]
 800f21c:	681b      	ldr	r3, [r3, #0]
 800f21e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 800f220:	687b      	ldr	r3, [r7, #4]
 800f222:	681b      	ldr	r3, [r3, #0]
 800f224:	685b      	ldr	r3, [r3, #4]
 800f226:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 800f228:	693b      	ldr	r3, [r7, #16]
 800f22a:	2202      	movs	r2, #2
 800f22c:	4013      	ands	r3, r2
 800f22e:	d017      	beq.n	800f260 <HAL_ADC_IRQHandler+0x54>
 800f230:	68fb      	ldr	r3, [r7, #12]
 800f232:	2202      	movs	r2, #2
 800f234:	4013      	ands	r3, r2
 800f236:	d013      	beq.n	800f260 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f238:	687b      	ldr	r3, [r7, #4]
 800f23a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f23c:	2210      	movs	r2, #16
 800f23e:	4013      	ands	r3, r2
 800f240:	d106      	bne.n	800f250 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f246:	2280      	movs	r2, #128	@ 0x80
 800f248:	0112      	lsls	r2, r2, #4
 800f24a:	431a      	orrs	r2, r3
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	0018      	movs	r0, r3
 800f254:	f000 ff40 	bl	80100d8 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 800f258:	687b      	ldr	r3, [r7, #4]
 800f25a:	681b      	ldr	r3, [r3, #0]
 800f25c:	2202      	movs	r2, #2
 800f25e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800f260:	693b      	ldr	r3, [r7, #16]
 800f262:	2204      	movs	r2, #4
 800f264:	4013      	ands	r3, r2
 800f266:	d003      	beq.n	800f270 <HAL_ADC_IRQHandler+0x64>
 800f268:	68fb      	ldr	r3, [r7, #12]
 800f26a:	2204      	movs	r2, #4
 800f26c:	4013      	ands	r3, r2
 800f26e:	d107      	bne.n	800f280 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800f270:	693b      	ldr	r3, [r7, #16]
 800f272:	2208      	movs	r2, #8
 800f274:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 800f276:	d04d      	beq.n	800f314 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2208      	movs	r2, #8
 800f27c:	4013      	ands	r3, r2
 800f27e:	d049      	beq.n	800f314 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f284:	2210      	movs	r2, #16
 800f286:	4013      	ands	r3, r2
 800f288:	d106      	bne.n	800f298 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800f28a:	687b      	ldr	r3, [r7, #4]
 800f28c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f28e:	2280      	movs	r2, #128	@ 0x80
 800f290:	0092      	lsls	r2, r2, #2
 800f292:	431a      	orrs	r2, r3
 800f294:	687b      	ldr	r3, [r7, #4]
 800f296:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800f298:	687b      	ldr	r3, [r7, #4]
 800f29a:	681b      	ldr	r3, [r3, #0]
 800f29c:	0018      	movs	r0, r3
 800f29e:	f7ff faee 	bl	800e87e <LL_ADC_REG_IsTriggerSourceSWStart>
 800f2a2:	1e03      	subs	r3, r0, #0
 800f2a4:	d02e      	beq.n	800f304 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 800f2a6:	687b      	ldr	r3, [r7, #4]
 800f2a8:	7e9b      	ldrb	r3, [r3, #26]
 800f2aa:	2b00      	cmp	r3, #0
 800f2ac:	d12a      	bne.n	800f304 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800f2ae:	687b      	ldr	r3, [r7, #4]
 800f2b0:	681b      	ldr	r3, [r3, #0]
 800f2b2:	681b      	ldr	r3, [r3, #0]
 800f2b4:	2208      	movs	r2, #8
 800f2b6:	4013      	ands	r3, r2
 800f2b8:	2b08      	cmp	r3, #8
 800f2ba:	d123      	bne.n	800f304 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f2bc:	687b      	ldr	r3, [r7, #4]
 800f2be:	681b      	ldr	r3, [r3, #0]
 800f2c0:	0018      	movs	r0, r3
 800f2c2:	f7ff fc41 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800f2c6:	1e03      	subs	r3, r0, #0
 800f2c8:	d110      	bne.n	800f2ec <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	681b      	ldr	r3, [r3, #0]
 800f2ce:	685a      	ldr	r2, [r3, #4]
 800f2d0:	687b      	ldr	r3, [r7, #4]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	210c      	movs	r1, #12
 800f2d6:	438a      	bics	r2, r1
 800f2d8:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f2de:	4a6f      	ldr	r2, [pc, #444]	@ (800f49c <HAL_ADC_IRQHandler+0x290>)
 800f2e0:	4013      	ands	r3, r2
 800f2e2:	2201      	movs	r2, #1
 800f2e4:	431a      	orrs	r2, r3
 800f2e6:	687b      	ldr	r3, [r7, #4]
 800f2e8:	659a      	str	r2, [r3, #88]	@ 0x58
 800f2ea:	e00b      	b.n	800f304 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f2f0:	2220      	movs	r2, #32
 800f2f2:	431a      	orrs	r2, r3
 800f2f4:	687b      	ldr	r3, [r7, #4]
 800f2f6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800f2f8:	687b      	ldr	r3, [r7, #4]
 800f2fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f2fc:	2201      	movs	r2, #1
 800f2fe:	431a      	orrs	r2, r3
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800f304:	687b      	ldr	r3, [r7, #4]
 800f306:	0018      	movs	r0, r3
 800f308:	f000 f8ca 	bl	800f4a0 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800f30c:	687b      	ldr	r3, [r7, #4]
 800f30e:	681b      	ldr	r3, [r3, #0]
 800f310:	220c      	movs	r2, #12
 800f312:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800f314:	693b      	ldr	r3, [r7, #16]
 800f316:	2280      	movs	r2, #128	@ 0x80
 800f318:	4013      	ands	r3, r2
 800f31a:	d012      	beq.n	800f342 <HAL_ADC_IRQHandler+0x136>
 800f31c:	68fb      	ldr	r3, [r7, #12]
 800f31e:	2280      	movs	r2, #128	@ 0x80
 800f320:	4013      	ands	r3, r2
 800f322:	d00e      	beq.n	800f342 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800f324:	687b      	ldr	r3, [r7, #4]
 800f326:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f328:	2280      	movs	r2, #128	@ 0x80
 800f32a:	0252      	lsls	r2, r2, #9
 800f32c:	431a      	orrs	r2, r3
 800f32e:	687b      	ldr	r3, [r7, #4]
 800f330:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	0018      	movs	r0, r3
 800f336:	f000 f8bb 	bl	800f4b0 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800f33a:	687b      	ldr	r3, [r7, #4]
 800f33c:	681b      	ldr	r3, [r3, #0]
 800f33e:	2280      	movs	r2, #128	@ 0x80
 800f340:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800f342:	693a      	ldr	r2, [r7, #16]
 800f344:	2380      	movs	r3, #128	@ 0x80
 800f346:	005b      	lsls	r3, r3, #1
 800f348:	4013      	ands	r3, r2
 800f34a:	d014      	beq.n	800f376 <HAL_ADC_IRQHandler+0x16a>
 800f34c:	68fa      	ldr	r2, [r7, #12]
 800f34e:	2380      	movs	r3, #128	@ 0x80
 800f350:	005b      	lsls	r3, r3, #1
 800f352:	4013      	ands	r3, r2
 800f354:	d00f      	beq.n	800f376 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800f356:	687b      	ldr	r3, [r7, #4]
 800f358:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f35a:	2280      	movs	r2, #128	@ 0x80
 800f35c:	0292      	lsls	r2, r2, #10
 800f35e:	431a      	orrs	r2, r3
 800f360:	687b      	ldr	r3, [r7, #4]
 800f362:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	0018      	movs	r0, r3
 800f368:	f000 fea6 	bl	80100b8 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	681b      	ldr	r3, [r3, #0]
 800f370:	2280      	movs	r2, #128	@ 0x80
 800f372:	0052      	lsls	r2, r2, #1
 800f374:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 800f376:	693a      	ldr	r2, [r7, #16]
 800f378:	2380      	movs	r3, #128	@ 0x80
 800f37a:	009b      	lsls	r3, r3, #2
 800f37c:	4013      	ands	r3, r2
 800f37e:	d014      	beq.n	800f3aa <HAL_ADC_IRQHandler+0x19e>
 800f380:	68fa      	ldr	r2, [r7, #12]
 800f382:	2380      	movs	r3, #128	@ 0x80
 800f384:	009b      	lsls	r3, r3, #2
 800f386:	4013      	ands	r3, r2
 800f388:	d00f      	beq.n	800f3aa <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800f38a:	687b      	ldr	r3, [r7, #4]
 800f38c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f38e:	2280      	movs	r2, #128	@ 0x80
 800f390:	02d2      	lsls	r2, r2, #11
 800f392:	431a      	orrs	r2, r3
 800f394:	687b      	ldr	r3, [r7, #4]
 800f396:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	0018      	movs	r0, r3
 800f39c:	f000 fe94 	bl	80100c8 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	681b      	ldr	r3, [r3, #0]
 800f3a4:	2280      	movs	r2, #128	@ 0x80
 800f3a6:	0092      	lsls	r2, r2, #2
 800f3a8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800f3aa:	693b      	ldr	r3, [r7, #16]
 800f3ac:	2210      	movs	r2, #16
 800f3ae:	4013      	ands	r3, r2
 800f3b0:	d02b      	beq.n	800f40a <HAL_ADC_IRQHandler+0x1fe>
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	2210      	movs	r2, #16
 800f3b6:	4013      	ands	r3, r2
 800f3b8:	d027      	beq.n	800f40a <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f3be:	2b00      	cmp	r3, #0
 800f3c0:	d102      	bne.n	800f3c8 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800f3c2:	2301      	movs	r3, #1
 800f3c4:	617b      	str	r3, [r7, #20]
 800f3c6:	e008      	b.n	800f3da <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 800f3c8:	687b      	ldr	r3, [r7, #4]
 800f3ca:	681b      	ldr	r3, [r3, #0]
 800f3cc:	0018      	movs	r0, r3
 800f3ce:	f7ff faaa 	bl	800e926 <LL_ADC_REG_GetDMATransfer>
 800f3d2:	1e03      	subs	r3, r0, #0
 800f3d4:	d001      	beq.n	800f3da <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800f3d6:	2301      	movs	r3, #1
 800f3d8:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	2b01      	cmp	r3, #1
 800f3de:	d110      	bne.n	800f402 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 800f3e0:	687b      	ldr	r3, [r7, #4]
 800f3e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f3e4:	2280      	movs	r2, #128	@ 0x80
 800f3e6:	00d2      	lsls	r2, r2, #3
 800f3e8:	431a      	orrs	r2, r3
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800f3ee:	687b      	ldr	r3, [r7, #4]
 800f3f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800f3f2:	2202      	movs	r2, #2
 800f3f4:	431a      	orrs	r2, r3
 800f3f6:	687b      	ldr	r3, [r7, #4]
 800f3f8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 800f3fa:	687b      	ldr	r3, [r7, #4]
 800f3fc:	0018      	movs	r0, r3
 800f3fe:	f000 f85f 	bl	800f4c0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800f402:	687b      	ldr	r3, [r7, #4]
 800f404:	681b      	ldr	r3, [r3, #0]
 800f406:	2210      	movs	r2, #16
 800f408:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 800f40a:	693b      	ldr	r3, [r7, #16]
 800f40c:	2201      	movs	r2, #1
 800f40e:	4013      	ands	r3, r2
 800f410:	d01a      	beq.n	800f448 <HAL_ADC_IRQHandler+0x23c>
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	2201      	movs	r2, #1
 800f416:	4013      	ands	r3, r2
 800f418:	d016      	beq.n	800f448 <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800f41a:	687b      	ldr	r3, [r7, #4]
 800f41c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f41e:	2210      	movs	r2, #16
 800f420:	4013      	ands	r3, r2
 800f422:	d105      	bne.n	800f430 <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800f424:	687b      	ldr	r3, [r7, #4]
 800f426:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f428:	2201      	movs	r2, #1
 800f42a:	431a      	orrs	r2, r3
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 800f430:	687b      	ldr	r3, [r7, #4]
 800f432:	0018      	movs	r0, r3
 800f434:	f000 f854 	bl	800f4e0 <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	685a      	ldr	r2, [r3, #4]
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	681b      	ldr	r3, [r3, #0]
 800f442:	2101      	movs	r1, #1
 800f444:	438a      	bics	r2, r1
 800f446:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 800f448:	693a      	ldr	r2, [r7, #16]
 800f44a:	2380      	movs	r3, #128	@ 0x80
 800f44c:	011b      	lsls	r3, r3, #4
 800f44e:	4013      	ands	r3, r2
 800f450:	d00d      	beq.n	800f46e <HAL_ADC_IRQHandler+0x262>
 800f452:	68fa      	ldr	r2, [r7, #12]
 800f454:	2380      	movs	r3, #128	@ 0x80
 800f456:	011b      	lsls	r3, r3, #4
 800f458:	4013      	ands	r3, r2
 800f45a:	d008      	beq.n	800f46e <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 800f45c:	687b      	ldr	r3, [r7, #4]
 800f45e:	0018      	movs	r0, r3
 800f460:	f000 f836 	bl	800f4d0 <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 800f464:	687b      	ldr	r3, [r7, #4]
 800f466:	681b      	ldr	r3, [r3, #0]
 800f468:	2280      	movs	r2, #128	@ 0x80
 800f46a:	0112      	lsls	r2, r2, #4
 800f46c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 800f46e:	693a      	ldr	r2, [r7, #16]
 800f470:	2380      	movs	r3, #128	@ 0x80
 800f472:	019b      	lsls	r3, r3, #6
 800f474:	4013      	ands	r3, r2
 800f476:	d00d      	beq.n	800f494 <HAL_ADC_IRQHandler+0x288>
 800f478:	68fa      	ldr	r2, [r7, #12]
 800f47a:	2380      	movs	r3, #128	@ 0x80
 800f47c:	019b      	lsls	r3, r3, #6
 800f47e:	4013      	ands	r3, r2
 800f480:	d008      	beq.n	800f494 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	0018      	movs	r0, r3
 800f486:	f000 fe2f 	bl	80100e8 <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800f48a:	687b      	ldr	r3, [r7, #4]
 800f48c:	681b      	ldr	r3, [r3, #0]
 800f48e:	2280      	movs	r2, #128	@ 0x80
 800f490:	0192      	lsls	r2, r2, #6
 800f492:	601a      	str	r2, [r3, #0]
  }
}
 800f494:	46c0      	nop			@ (mov r8, r8)
 800f496:	46bd      	mov	sp, r7
 800f498:	b006      	add	sp, #24
 800f49a:	bd80      	pop	{r7, pc}
 800f49c:	fffffefe 	.word	0xfffffefe

0800f4a0 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b082      	sub	sp, #8
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800f4a8:	46c0      	nop			@ (mov r8, r8)
 800f4aa:	46bd      	mov	sp, r7
 800f4ac:	b002      	add	sp, #8
 800f4ae:	bd80      	pop	{r7, pc}

0800f4b0 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800f4b0:	b580      	push	{r7, lr}
 800f4b2:	b082      	sub	sp, #8
 800f4b4:	af00      	add	r7, sp, #0
 800f4b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800f4b8:	46c0      	nop			@ (mov r8, r8)
 800f4ba:	46bd      	mov	sp, r7
 800f4bc:	b002      	add	sp, #8
 800f4be:	bd80      	pop	{r7, pc}

0800f4c0 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800f4c0:	b580      	push	{r7, lr}
 800f4c2:	b082      	sub	sp, #8
 800f4c4:	af00      	add	r7, sp, #0
 800f4c6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800f4c8:	46c0      	nop			@ (mov r8, r8)
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	b002      	add	sp, #8
 800f4ce:	bd80      	pop	{r7, pc}

0800f4d0 <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b082      	sub	sp, #8
 800f4d4:	af00      	add	r7, sp, #0
 800f4d6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 800f4d8:	46c0      	nop			@ (mov r8, r8)
 800f4da:	46bd      	mov	sp, r7
 800f4dc:	b002      	add	sp, #8
 800f4de:	bd80      	pop	{r7, pc}

0800f4e0 <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 800f4e0:	b580      	push	{r7, lr}
 800f4e2:	b082      	sub	sp, #8
 800f4e4:	af00      	add	r7, sp, #0
 800f4e6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 800f4e8:	46c0      	nop			@ (mov r8, r8)
 800f4ea:	46bd      	mov	sp, r7
 800f4ec:	b002      	add	sp, #8
 800f4ee:	bd80      	pop	{r7, pc}

0800f4f0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800f4f0:	b590      	push	{r4, r7, lr}
 800f4f2:	b08b      	sub	sp, #44	@ 0x2c
 800f4f4:	af00      	add	r7, sp, #0
 800f4f6:	6078      	str	r0, [r7, #4]
 800f4f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f4fa:	2327      	movs	r3, #39	@ 0x27
 800f4fc:	18fb      	adds	r3, r7, r3
 800f4fe:	2200      	movs	r2, #0
 800f500:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800f502:	2300      	movs	r3, #0
 800f504:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	2254      	movs	r2, #84	@ 0x54
 800f50a:	5c9b      	ldrb	r3, [r3, r2]
 800f50c:	2b01      	cmp	r3, #1
 800f50e:	d101      	bne.n	800f514 <HAL_ADC_ConfigChannel+0x24>
 800f510:	2302      	movs	r3, #2
 800f512:	e141      	b.n	800f798 <HAL_ADC_ConfigChannel+0x2a8>
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	2254      	movs	r2, #84	@ 0x54
 800f518:	2101      	movs	r1, #1
 800f51a:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	681b      	ldr	r3, [r3, #0]
 800f520:	0018      	movs	r0, r3
 800f522:	f7ff fb11 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800f526:	1e03      	subs	r3, r0, #0
 800f528:	d000      	beq.n	800f52c <HAL_ADC_ConfigChannel+0x3c>
 800f52a:	e124      	b.n	800f776 <HAL_ADC_ConfigChannel+0x286>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 800f52c:	683b      	ldr	r3, [r7, #0]
 800f52e:	685b      	ldr	r3, [r3, #4]
 800f530:	2b02      	cmp	r3, #2
 800f532:	d100      	bne.n	800f536 <HAL_ADC_ConfigChannel+0x46>
 800f534:	e0d8      	b.n	800f6e8 <HAL_ADC_ConfigChannel+0x1f8>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	691a      	ldr	r2, [r3, #16]
 800f53a:	2380      	movs	r3, #128	@ 0x80
 800f53c:	061b      	lsls	r3, r3, #24
 800f53e:	429a      	cmp	r2, r3
 800f540:	d004      	beq.n	800f54c <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800f542:	687b      	ldr	r3, [r7, #4]
 800f544:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f546:	4a96      	ldr	r2, [pc, #600]	@ (800f7a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800f548:	4293      	cmp	r3, r2
 800f54a:	d108      	bne.n	800f55e <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800f54c:	687b      	ldr	r3, [r7, #4]
 800f54e:	681a      	ldr	r2, [r3, #0]
 800f550:	683b      	ldr	r3, [r7, #0]
 800f552:	681b      	ldr	r3, [r3, #0]
 800f554:	0019      	movs	r1, r3
 800f556:	0010      	movs	r0, r2
 800f558:	f7ff f9c2 	bl	800e8e0 <LL_ADC_REG_SetSequencerChAdd>
 800f55c:	e060      	b.n	800f620 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800f562:	683b      	ldr	r3, [r7, #0]
 800f564:	685b      	ldr	r3, [r3, #4]
 800f566:	211f      	movs	r1, #31
 800f568:	400b      	ands	r3, r1
 800f56a:	210f      	movs	r1, #15
 800f56c:	4099      	lsls	r1, r3
 800f56e:	000b      	movs	r3, r1
 800f570:	43db      	mvns	r3, r3
 800f572:	4013      	ands	r3, r2
 800f574:	001c      	movs	r4, r3
 800f576:	683b      	ldr	r3, [r7, #0]
 800f578:	681b      	ldr	r3, [r3, #0]
 800f57a:	025b      	lsls	r3, r3, #9
 800f57c:	0a5b      	lsrs	r3, r3, #9
 800f57e:	d105      	bne.n	800f58c <HAL_ADC_ConfigChannel+0x9c>
 800f580:	683b      	ldr	r3, [r7, #0]
 800f582:	681b      	ldr	r3, [r3, #0]
 800f584:	0e9b      	lsrs	r3, r3, #26
 800f586:	221f      	movs	r2, #31
 800f588:	401a      	ands	r2, r3
 800f58a:	e02e      	b.n	800f5ea <HAL_ADC_ConfigChannel+0xfa>
 800f58c:	683b      	ldr	r3, [r7, #0]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	61bb      	str	r3, [r7, #24]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f592:	231f      	movs	r3, #31
 800f594:	617b      	str	r3, [r7, #20]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f596:	69bb      	ldr	r3, [r7, #24]
 800f598:	613b      	str	r3, [r7, #16]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f59a:	69bb      	ldr	r3, [r7, #24]
 800f59c:	085b      	lsrs	r3, r3, #1
 800f59e:	61bb      	str	r3, [r7, #24]
 800f5a0:	e00e      	b.n	800f5c0 <HAL_ADC_ConfigChannel+0xd0>
    result <<= 1U;
 800f5a2:	693b      	ldr	r3, [r7, #16]
 800f5a4:	005b      	lsls	r3, r3, #1
 800f5a6:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
 800f5a8:	69bb      	ldr	r3, [r7, #24]
 800f5aa:	2201      	movs	r2, #1
 800f5ac:	4013      	ands	r3, r2
 800f5ae:	693a      	ldr	r2, [r7, #16]
 800f5b0:	4313      	orrs	r3, r2
 800f5b2:	613b      	str	r3, [r7, #16]
    s--;
 800f5b4:	697b      	ldr	r3, [r7, #20]
 800f5b6:	3b01      	subs	r3, #1
 800f5b8:	617b      	str	r3, [r7, #20]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f5ba:	69bb      	ldr	r3, [r7, #24]
 800f5bc:	085b      	lsrs	r3, r3, #1
 800f5be:	61bb      	str	r3, [r7, #24]
 800f5c0:	69bb      	ldr	r3, [r7, #24]
 800f5c2:	2b00      	cmp	r3, #0
 800f5c4:	d1ed      	bne.n	800f5a2 <HAL_ADC_ConfigChannel+0xb2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f5c6:	693a      	ldr	r2, [r7, #16]
 800f5c8:	697b      	ldr	r3, [r7, #20]
 800f5ca:	409a      	lsls	r2, r3
 800f5cc:	0013      	movs	r3, r2
 800f5ce:	613b      	str	r3, [r7, #16]
  return result;
 800f5d0:	693b      	ldr	r3, [r7, #16]
 800f5d2:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 800f5d4:	69fb      	ldr	r3, [r7, #28]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d101      	bne.n	800f5de <HAL_ADC_ConfigChannel+0xee>
    return 32U;
 800f5da:	2320      	movs	r3, #32
 800f5dc:	e004      	b.n	800f5e8 <HAL_ADC_ConfigChannel+0xf8>
  return __builtin_clz(value);
 800f5de:	69f8      	ldr	r0, [r7, #28]
 800f5e0:	f7f0 ffa6 	bl	8000530 <__clzsi2>
 800f5e4:	0003      	movs	r3, r0
 800f5e6:	b2db      	uxtb	r3, r3
 800f5e8:	001a      	movs	r2, r3
 800f5ea:	683b      	ldr	r3, [r7, #0]
 800f5ec:	685b      	ldr	r3, [r3, #4]
 800f5ee:	211f      	movs	r1, #31
 800f5f0:	400b      	ands	r3, r1
 800f5f2:	409a      	lsls	r2, r3
 800f5f4:	0013      	movs	r3, r2
 800f5f6:	0022      	movs	r2, r4
 800f5f8:	431a      	orrs	r2, r3
 800f5fa:	687b      	ldr	r3, [r7, #4]
 800f5fc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 800f5fe:	683b      	ldr	r3, [r7, #0]
 800f600:	685b      	ldr	r3, [r3, #4]
 800f602:	089b      	lsrs	r3, r3, #2
 800f604:	1c5a      	adds	r2, r3, #1
 800f606:	687b      	ldr	r3, [r7, #4]
 800f608:	69db      	ldr	r3, [r3, #28]
 800f60a:	429a      	cmp	r2, r3
 800f60c:	d808      	bhi.n	800f620 <HAL_ADC_ConfigChannel+0x130>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800f60e:	687b      	ldr	r3, [r7, #4]
 800f610:	6818      	ldr	r0, [r3, #0]
 800f612:	683b      	ldr	r3, [r7, #0]
 800f614:	6859      	ldr	r1, [r3, #4]
 800f616:	683b      	ldr	r3, [r7, #0]
 800f618:	681b      	ldr	r3, [r3, #0]
 800f61a:	001a      	movs	r2, r3
 800f61c:	f7ff f940 	bl	800e8a0 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	6818      	ldr	r0, [r3, #0]
 800f624:	683b      	ldr	r3, [r7, #0]
 800f626:	6819      	ldr	r1, [r3, #0]
 800f628:	683b      	ldr	r3, [r7, #0]
 800f62a:	689b      	ldr	r3, [r3, #8]
 800f62c:	001a      	movs	r2, r3
 800f62e:	f7ff f987 	bl	800e940 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800f632:	683b      	ldr	r3, [r7, #0]
 800f634:	681b      	ldr	r3, [r3, #0]
 800f636:	2b00      	cmp	r3, #0
 800f638:	db00      	blt.n	800f63c <HAL_ADC_ConfigChannel+0x14c>
 800f63a:	e0a6      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f63c:	4b59      	ldr	r3, [pc, #356]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f63e:	0018      	movs	r0, r3
 800f640:	f7ff f8dc 	bl	800e7fc <LL_ADC_GetCommonPathInternalCh>
 800f644:	0003      	movs	r3, r0
 800f646:	623b      	str	r3, [r7, #32]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800f648:	683b      	ldr	r3, [r7, #0]
 800f64a:	681b      	ldr	r3, [r3, #0]
 800f64c:	4a56      	ldr	r2, [pc, #344]	@ (800f7a8 <HAL_ADC_ConfigChannel+0x2b8>)
 800f64e:	4293      	cmp	r3, r2
 800f650:	d122      	bne.n	800f698 <HAL_ADC_ConfigChannel+0x1a8>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800f652:	6a3a      	ldr	r2, [r7, #32]
 800f654:	2380      	movs	r3, #128	@ 0x80
 800f656:	041b      	lsls	r3, r3, #16
 800f658:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800f65a:	d11d      	bne.n	800f698 <HAL_ADC_ConfigChannel+0x1a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f65c:	6a3b      	ldr	r3, [r7, #32]
 800f65e:	2280      	movs	r2, #128	@ 0x80
 800f660:	0412      	lsls	r2, r2, #16
 800f662:	4313      	orrs	r3, r2
 800f664:	4a4f      	ldr	r2, [pc, #316]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f666:	0019      	movs	r1, r3
 800f668:	0010      	movs	r0, r2
 800f66a:	f7ff f8b3 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800f66e:	4b4f      	ldr	r3, [pc, #316]	@ (800f7ac <HAL_ADC_ConfigChannel+0x2bc>)
 800f670:	681b      	ldr	r3, [r3, #0]
 800f672:	494f      	ldr	r1, [pc, #316]	@ (800f7b0 <HAL_ADC_ConfigChannel+0x2c0>)
 800f674:	0018      	movs	r0, r3
 800f676:	f7f0 fd6d 	bl	8000154 <__udivsi3>
 800f67a:	0003      	movs	r3, r0
 800f67c:	1c5a      	adds	r2, r3, #1
 800f67e:	0013      	movs	r3, r2
 800f680:	005b      	lsls	r3, r3, #1
 800f682:	189b      	adds	r3, r3, r2
 800f684:	009b      	lsls	r3, r3, #2
 800f686:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f688:	e002      	b.n	800f690 <HAL_ADC_ConfigChannel+0x1a0>
          {
            wait_loop_index--;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	3b01      	subs	r3, #1
 800f68e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800f690:	68fb      	ldr	r3, [r7, #12]
 800f692:	2b00      	cmp	r3, #0
 800f694:	d1f9      	bne.n	800f68a <HAL_ADC_ConfigChannel+0x19a>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800f696:	e078      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800f698:	683b      	ldr	r3, [r7, #0]
 800f69a:	681b      	ldr	r3, [r3, #0]
 800f69c:	4a45      	ldr	r2, [pc, #276]	@ (800f7b4 <HAL_ADC_ConfigChannel+0x2c4>)
 800f69e:	4293      	cmp	r3, r2
 800f6a0:	d10e      	bne.n	800f6c0 <HAL_ADC_ConfigChannel+0x1d0>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800f6a2:	6a3a      	ldr	r2, [r7, #32]
 800f6a4:	2380      	movs	r3, #128	@ 0x80
 800f6a6:	045b      	lsls	r3, r3, #17
 800f6a8:	4013      	ands	r3, r2
 800f6aa:	d109      	bne.n	800f6c0 <HAL_ADC_ConfigChannel+0x1d0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f6ac:	6a3b      	ldr	r3, [r7, #32]
 800f6ae:	2280      	movs	r2, #128	@ 0x80
 800f6b0:	0452      	lsls	r2, r2, #17
 800f6b2:	4313      	orrs	r3, r2
 800f6b4:	4a3b      	ldr	r2, [pc, #236]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f6b6:	0019      	movs	r1, r3
 800f6b8:	0010      	movs	r0, r2
 800f6ba:	f7ff f88b 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
 800f6be:	e064      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	681b      	ldr	r3, [r3, #0]
 800f6c4:	4a3c      	ldr	r2, [pc, #240]	@ (800f7b8 <HAL_ADC_ConfigChannel+0x2c8>)
 800f6c6:	4293      	cmp	r3, r2
 800f6c8:	d15f      	bne.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800f6ca:	6a3a      	ldr	r2, [r7, #32]
 800f6cc:	2380      	movs	r3, #128	@ 0x80
 800f6ce:	03db      	lsls	r3, r3, #15
 800f6d0:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800f6d2:	d15a      	bne.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f6d4:	6a3b      	ldr	r3, [r7, #32]
 800f6d6:	2280      	movs	r2, #128	@ 0x80
 800f6d8:	03d2      	lsls	r2, r2, #15
 800f6da:	4313      	orrs	r3, r2
 800f6dc:	4a31      	ldr	r2, [pc, #196]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f6de:	0019      	movs	r1, r3
 800f6e0:	0010      	movs	r0, r2
 800f6e2:	f7ff f877 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
 800f6e6:	e050      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f6e8:	687b      	ldr	r3, [r7, #4]
 800f6ea:	691a      	ldr	r2, [r3, #16]
 800f6ec:	2380      	movs	r3, #128	@ 0x80
 800f6ee:	061b      	lsls	r3, r3, #24
 800f6f0:	429a      	cmp	r2, r3
 800f6f2:	d004      	beq.n	800f6fe <HAL_ADC_ConfigChannel+0x20e>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800f6f8:	4a29      	ldr	r2, [pc, #164]	@ (800f7a0 <HAL_ADC_ConfigChannel+0x2b0>)
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d107      	bne.n	800f70e <HAL_ADC_ConfigChannel+0x21e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	681a      	ldr	r2, [r3, #0]
 800f702:	683b      	ldr	r3, [r7, #0]
 800f704:	681b      	ldr	r3, [r3, #0]
 800f706:	0019      	movs	r1, r3
 800f708:	0010      	movs	r0, r2
 800f70a:	f7ff f8fa 	bl	800e902 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800f70e:	683b      	ldr	r3, [r7, #0]
 800f710:	681b      	ldr	r3, [r3, #0]
 800f712:	2b00      	cmp	r3, #0
 800f714:	da39      	bge.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800f716:	4b23      	ldr	r3, [pc, #140]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f718:	0018      	movs	r0, r3
 800f71a:	f7ff f86f 	bl	800e7fc <LL_ADC_GetCommonPathInternalCh>
 800f71e:	0003      	movs	r3, r0
 800f720:	623b      	str	r3, [r7, #32]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800f722:	683b      	ldr	r3, [r7, #0]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	4a20      	ldr	r2, [pc, #128]	@ (800f7a8 <HAL_ADC_ConfigChannel+0x2b8>)
 800f728:	4293      	cmp	r3, r2
 800f72a:	d108      	bne.n	800f73e <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f72c:	6a3b      	ldr	r3, [r7, #32]
 800f72e:	4a23      	ldr	r2, [pc, #140]	@ (800f7bc <HAL_ADC_ConfigChannel+0x2cc>)
 800f730:	4013      	ands	r3, r2
 800f732:	4a1c      	ldr	r2, [pc, #112]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f734:	0019      	movs	r1, r3
 800f736:	0010      	movs	r0, r2
 800f738:	f7ff f84c 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
 800f73c:	e025      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 800f73e:	683b      	ldr	r3, [r7, #0]
 800f740:	681b      	ldr	r3, [r3, #0]
 800f742:	4a1c      	ldr	r2, [pc, #112]	@ (800f7b4 <HAL_ADC_ConfigChannel+0x2c4>)
 800f744:	4293      	cmp	r3, r2
 800f746:	d108      	bne.n	800f75a <HAL_ADC_ConfigChannel+0x26a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f748:	6a3b      	ldr	r3, [r7, #32]
 800f74a:	4a1d      	ldr	r2, [pc, #116]	@ (800f7c0 <HAL_ADC_ConfigChannel+0x2d0>)
 800f74c:	4013      	ands	r3, r2
 800f74e:	4a15      	ldr	r2, [pc, #84]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f750:	0019      	movs	r1, r3
 800f752:	0010      	movs	r0, r2
 800f754:	f7ff f83e 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
 800f758:	e017      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 800f75a:	683b      	ldr	r3, [r7, #0]
 800f75c:	681b      	ldr	r3, [r3, #0]
 800f75e:	4a16      	ldr	r2, [pc, #88]	@ (800f7b8 <HAL_ADC_ConfigChannel+0x2c8>)
 800f760:	4293      	cmp	r3, r2
 800f762:	d112      	bne.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800f764:	6a3b      	ldr	r3, [r7, #32]
 800f766:	4a17      	ldr	r2, [pc, #92]	@ (800f7c4 <HAL_ADC_ConfigChannel+0x2d4>)
 800f768:	4013      	ands	r3, r2
 800f76a:	4a0e      	ldr	r2, [pc, #56]	@ (800f7a4 <HAL_ADC_ConfigChannel+0x2b4>)
 800f76c:	0019      	movs	r1, r3
 800f76e:	0010      	movs	r0, r2
 800f770:	f7ff f830 	bl	800e7d4 <LL_ADC_SetCommonPathInternalCh>
 800f774:	e009      	b.n	800f78a <HAL_ADC_ConfigChannel+0x29a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f77a:	2220      	movs	r2, #32
 800f77c:	431a      	orrs	r2, r3
 800f77e:	687b      	ldr	r3, [r7, #4]
 800f780:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 800f782:	2327      	movs	r3, #39	@ 0x27
 800f784:	18fb      	adds	r3, r7, r3
 800f786:	2201      	movs	r2, #1
 800f788:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 800f78a:	687b      	ldr	r3, [r7, #4]
 800f78c:	2254      	movs	r2, #84	@ 0x54
 800f78e:	2100      	movs	r1, #0
 800f790:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800f792:	2327      	movs	r3, #39	@ 0x27
 800f794:	18fb      	adds	r3, r7, r3
 800f796:	781b      	ldrb	r3, [r3, #0]
}
 800f798:	0018      	movs	r0, r3
 800f79a:	46bd      	mov	sp, r7
 800f79c:	b00b      	add	sp, #44	@ 0x2c
 800f79e:	bd90      	pop	{r4, r7, pc}
 800f7a0:	80000004 	.word	0x80000004
 800f7a4:	40012708 	.word	0x40012708
 800f7a8:	ac000800 	.word	0xac000800
 800f7ac:	20000000 	.word	0x20000000
 800f7b0:	00030d40 	.word	0x00030d40
 800f7b4:	b4002000 	.word	0xb4002000
 800f7b8:	b0001000 	.word	0xb0001000
 800f7bc:	ff7fffff 	.word	0xff7fffff
 800f7c0:	feffffff 	.word	0xfeffffff
 800f7c4:	ffbfffff 	.word	0xffbfffff

0800f7c8 <HAL_ADC_AnalogWDGConfig>:
  * @param hadc ADC handle
  * @param pAnalogWDGConfig Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef *hadc, const ADC_AnalogWDGConfTypeDef *pAnalogWDGConfig)
{
 800f7c8:	b590      	push	{r4, r7, lr}
 800f7ca:	b08f      	sub	sp, #60	@ 0x3c
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
 800f7d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800f7d2:	2337      	movs	r3, #55	@ 0x37
 800f7d4:	18fb      	adds	r3, r7, r3
 800f7d6:	2200      	movs	r2, #0
 800f7d8:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_awd_high_threshold_shifted;
  uint32_t tmp_awd_low_threshold_shifted;
  uint32_t backup_setting_adc_enable_state = 0UL;
 800f7da:	2300      	movs	r3, #0
 800f7dc:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* Verify if thresholds are within the selected ADC resolution */
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->HighThreshold));
    assert_param(IS_ADC_RANGE(ADC_GET_RESOLUTION(hadc), pAnalogWDGConfig->LowThreshold));
  }

  __HAL_LOCK(hadc);
 800f7de:	687b      	ldr	r3, [r7, #4]
 800f7e0:	2254      	movs	r2, #84	@ 0x54
 800f7e2:	5c9b      	ldrb	r3, [r3, r2]
 800f7e4:	2b01      	cmp	r3, #1
 800f7e6:	d101      	bne.n	800f7ec <HAL_ADC_AnalogWDGConfig+0x24>
 800f7e8:	2302      	movs	r3, #2
 800f7ea:	e195      	b.n	800fb18 <HAL_ADC_AnalogWDGConfig+0x350>
 800f7ec:	687b      	ldr	r3, [r7, #4]
 800f7ee:	2254      	movs	r2, #84	@ 0x54
 800f7f0:	2101      	movs	r1, #1
 800f7f2:	5499      	strb	r1, [r3, r2]

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on ADC group regular:                                */
  /*  - Analog watchdog channels                                              */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800f7f4:	687b      	ldr	r3, [r7, #4]
 800f7f6:	681b      	ldr	r3, [r3, #0]
 800f7f8:	0018      	movs	r0, r3
 800f7fa:	f7ff f9a5 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800f7fe:	1e03      	subs	r3, r0, #0
 800f800:	d000      	beq.n	800f804 <HAL_ADC_AnalogWDGConfig+0x3c>
 800f802:	e156      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
  {
    /* Analog watchdog configuration */
    if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800f804:	683b      	ldr	r3, [r7, #0]
 800f806:	681b      	ldr	r3, [r3, #0]
 800f808:	4ac5      	ldr	r2, [pc, #788]	@ (800fb20 <HAL_ADC_AnalogWDGConfig+0x358>)
 800f80a:	4293      	cmp	r3, r2
 800f80c:	d162      	bne.n	800f8d4 <HAL_ADC_AnalogWDGConfig+0x10c>
    {
      /* Constraint of ADC on this STM32 series: ADC must be disable
         to modify bitfields of register ADC_CFGR1 */
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800f80e:	687b      	ldr	r3, [r7, #4]
 800f810:	681b      	ldr	r3, [r3, #0]
 800f812:	0018      	movs	r0, r3
 800f814:	f7ff f952 	bl	800eabc <LL_ADC_IsEnabled>
 800f818:	1e03      	subs	r3, r0, #0
 800f81a:	d009      	beq.n	800f830 <HAL_ADC_AnalogWDGConfig+0x68>
      {
        backup_setting_adc_enable_state = 1UL;
 800f81c:	2301      	movs	r3, #1
 800f81e:	62bb      	str	r3, [r7, #40]	@ 0x28
        tmp_hal_status = ADC_Disable(hadc);
 800f820:	2337      	movs	r3, #55	@ 0x37
 800f822:	18fc      	adds	r4, r7, r3
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	0018      	movs	r0, r3
 800f828:	f000 fa50 	bl	800fccc <ADC_Disable>
 800f82c:	0003      	movs	r3, r0
 800f82e:	7023      	strb	r3, [r4, #0]
      }

      /* Configuration of analog watchdog:                                    */
      /*  - Set the analog watchdog enable mode: one or overall group of      */
      /*    channels.                                                         */
      switch (pAnalogWDGConfig->WatchdogMode)
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	685b      	ldr	r3, [r3, #4]
 800f834:	2280      	movs	r2, #128	@ 0x80
 800f836:	0412      	lsls	r2, r2, #16
 800f838:	4293      	cmp	r3, r2
 800f83a:	d011      	beq.n	800f860 <HAL_ADC_AnalogWDGConfig+0x98>
 800f83c:	22c0      	movs	r2, #192	@ 0xc0
 800f83e:	0412      	lsls	r2, r2, #16
 800f840:	4293      	cmp	r3, r2
 800f842:	d115      	bne.n	800f870 <HAL_ADC_AnalogWDGConfig+0xa8>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	6818      	ldr	r0, [r3, #0]
                                          __LL_ADC_ANALOGWD_CHANNEL_GROUP(pAnalogWDGConfig->Channel,
 800f848:	683b      	ldr	r3, [r7, #0]
 800f84a:	689b      	ldr	r3, [r3, #8]
 800f84c:	4ab5      	ldr	r2, [pc, #724]	@ (800fb24 <HAL_ADC_AnalogWDGConfig+0x35c>)
 800f84e:	4013      	ands	r3, r2
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1,
 800f850:	22c0      	movs	r2, #192	@ 0xc0
 800f852:	0412      	lsls	r2, r2, #16
 800f854:	4313      	orrs	r3, r2
 800f856:	49b2      	ldr	r1, [pc, #712]	@ (800fb20 <HAL_ADC_AnalogWDGConfig+0x358>)
 800f858:	001a      	movs	r2, r3
 800f85a:	f7ff f88d 	bl	800e978 <LL_ADC_SetAnalogWDMonitChannels>
                                                                          LL_ADC_GROUP_REGULAR));
          break;
 800f85e:	e00f      	b.n	800f880 <HAL_ADC_AnalogWDGConfig+0xb8>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_ALL_CHANNELS_REG);
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	681b      	ldr	r3, [r3, #0]
 800f864:	4ab0      	ldr	r2, [pc, #704]	@ (800fb28 <HAL_ADC_AnalogWDGConfig+0x360>)
 800f866:	49ae      	ldr	r1, [pc, #696]	@ (800fb20 <HAL_ADC_AnalogWDGConfig+0x358>)
 800f868:	0018      	movs	r0, r3
 800f86a:	f7ff f885 	bl	800e978 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f86e:	e007      	b.n	800f880 <HAL_ADC_AnalogWDGConfig+0xb8>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, LL_ADC_AWD1, LL_ADC_AWD_DISABLE);
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	49aa      	ldr	r1, [pc, #680]	@ (800fb20 <HAL_ADC_AnalogWDGConfig+0x358>)
 800f876:	2200      	movs	r2, #0
 800f878:	0018      	movs	r0, r3
 800f87a:	f7ff f87d 	bl	800e978 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800f87e:	46c0      	nop			@ (mov r8, r8)
      }

      if (backup_setting_adc_enable_state == 1UL)
 800f880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f882:	2b01      	cmp	r3, #1
 800f884:	d10b      	bne.n	800f89e <HAL_ADC_AnalogWDGConfig+0xd6>
      {
        if (tmp_hal_status == HAL_OK)
 800f886:	2237      	movs	r2, #55	@ 0x37
 800f888:	18bb      	adds	r3, r7, r2
 800f88a:	781b      	ldrb	r3, [r3, #0]
 800f88c:	2b00      	cmp	r3, #0
 800f88e:	d106      	bne.n	800f89e <HAL_ADC_AnalogWDGConfig+0xd6>
        {
          tmp_hal_status = ADC_Enable(hadc);
 800f890:	18bc      	adds	r4, r7, r2
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	0018      	movs	r0, r3
 800f896:	f000 f993 	bl	800fbc0 <ADC_Enable>
 800f89a:	0003      	movs	r3, r0
 800f89c:	7023      	strb	r3, [r4, #0]
        }
      }

      /* Update state, clear previous result related to AWD1 */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f8a2:	4aa2      	ldr	r2, [pc, #648]	@ (800fb2c <HAL_ADC_AnalogWDGConfig+0x364>)
 800f8a4:	401a      	ands	r2, r3
 800f8a6:	687b      	ldr	r3, [r7, #4]
 800f8a8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Clear flag ADC analog watchdog */
      /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
      /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
      /* (in case left enabled by previous ADC operations).                 */
      LL_ADC_ClearFlag_AWD1(hadc->Instance);
 800f8aa:	687b      	ldr	r3, [r7, #4]
 800f8ac:	681b      	ldr	r3, [r3, #0]
 800f8ae:	0018      	movs	r0, r3
 800f8b0:	f7ff f95b 	bl	800eb6a <LL_ADC_ClearFlag_AWD1>

      /* Configure ADC analog watchdog interrupt */
      if (pAnalogWDGConfig->ITMode == ENABLE)
 800f8b4:	683b      	ldr	r3, [r7, #0]
 800f8b6:	7b1b      	ldrb	r3, [r3, #12]
 800f8b8:	2b01      	cmp	r3, #1
 800f8ba:	d105      	bne.n	800f8c8 <HAL_ADC_AnalogWDGConfig+0x100>
      {
        LL_ADC_EnableIT_AWD1(hadc->Instance);
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	681b      	ldr	r3, [r3, #0]
 800f8c0:	0018      	movs	r0, r3
 800f8c2:	f7ff f975 	bl	800ebb0 <LL_ADC_EnableIT_AWD1>
 800f8c6:	e0f4      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      else
      {
        LL_ADC_DisableIT_AWD1(hadc->Instance);
 800f8c8:	687b      	ldr	r3, [r7, #4]
 800f8ca:	681b      	ldr	r3, [r3, #0]
 800f8cc:	0018      	movs	r0, r3
 800f8ce:	f7ff f99b 	bl	800ec08 <LL_ADC_DisableIT_AWD1>
 800f8d2:	e0ee      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
    }
    /* Case of ADC_ANALOGWATCHDOG_2 or ADC_ANALOGWATCHDOG_3 */
    else
    {
      switch (pAnalogWDGConfig->WatchdogMode)
 800f8d4:	683b      	ldr	r3, [r7, #0]
 800f8d6:	685b      	ldr	r3, [r3, #4]
 800f8d8:	2280      	movs	r2, #128	@ 0x80
 800f8da:	0412      	lsls	r2, r2, #16
 800f8dc:	4293      	cmp	r3, r2
 800f8de:	d100      	bne.n	800f8e2 <HAL_ADC_AnalogWDGConfig+0x11a>
 800f8e0:	e09b      	b.n	800fa1a <HAL_ADC_AnalogWDGConfig+0x252>
 800f8e2:	22c0      	movs	r2, #192	@ 0xc0
 800f8e4:	0412      	lsls	r2, r2, #16
 800f8e6:	4293      	cmp	r3, r2
 800f8e8:	d000      	beq.n	800f8ec <HAL_ADC_AnalogWDGConfig+0x124>
 800f8ea:	e09f      	b.n	800fa2c <HAL_ADC_AnalogWDGConfig+0x264>
      {
        case ADC_ANALOGWATCHDOG_SINGLE_REG:
          /* Update AWD by bitfield to keep the possibility to monitor        */
          /* several channels by successive calls of this function.           */
          if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800f8ec:	683b      	ldr	r3, [r7, #0]
 800f8ee:	681b      	ldr	r3, [r3, #0]
 800f8f0:	4a8f      	ldr	r2, [pc, #572]	@ (800fb30 <HAL_ADC_AnalogWDGConfig+0x368>)
 800f8f2:	4293      	cmp	r3, r2
 800f8f4:	d148      	bne.n	800f988 <HAL_ADC_AnalogWDGConfig+0x1c0>
          {
            SET_BIT(hadc->Instance->AWD2CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f8f6:	683b      	ldr	r3, [r7, #0]
 800f8f8:	689b      	ldr	r3, [r3, #8]
 800f8fa:	025b      	lsls	r3, r3, #9
 800f8fc:	0a5b      	lsrs	r3, r3, #9
 800f8fe:	d108      	bne.n	800f912 <HAL_ADC_AnalogWDGConfig+0x14a>
 800f900:	683b      	ldr	r3, [r7, #0]
 800f902:	689b      	ldr	r3, [r3, #8]
 800f904:	0e9b      	lsrs	r3, r3, #26
 800f906:	221f      	movs	r2, #31
 800f908:	4013      	ands	r3, r2
 800f90a:	2201      	movs	r2, #1
 800f90c:	409a      	lsls	r2, r3
 800f90e:	0013      	movs	r3, r2
 800f910:	e030      	b.n	800f974 <HAL_ADC_AnalogWDGConfig+0x1ac>
 800f912:	683b      	ldr	r3, [r7, #0]
 800f914:	689b      	ldr	r3, [r3, #8]
 800f916:	623b      	str	r3, [r7, #32]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f918:	231f      	movs	r3, #31
 800f91a:	61fb      	str	r3, [r7, #28]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f91c:	6a3b      	ldr	r3, [r7, #32]
 800f91e:	61bb      	str	r3, [r7, #24]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f920:	6a3b      	ldr	r3, [r7, #32]
 800f922:	085b      	lsrs	r3, r3, #1
 800f924:	623b      	str	r3, [r7, #32]
 800f926:	e00e      	b.n	800f946 <HAL_ADC_AnalogWDGConfig+0x17e>
    result <<= 1U;
 800f928:	69bb      	ldr	r3, [r7, #24]
 800f92a:	005b      	lsls	r3, r3, #1
 800f92c:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
 800f92e:	6a3b      	ldr	r3, [r7, #32]
 800f930:	2201      	movs	r2, #1
 800f932:	4013      	ands	r3, r2
 800f934:	69ba      	ldr	r2, [r7, #24]
 800f936:	4313      	orrs	r3, r2
 800f938:	61bb      	str	r3, [r7, #24]
    s--;
 800f93a:	69fb      	ldr	r3, [r7, #28]
 800f93c:	3b01      	subs	r3, #1
 800f93e:	61fb      	str	r3, [r7, #28]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f940:	6a3b      	ldr	r3, [r7, #32]
 800f942:	085b      	lsrs	r3, r3, #1
 800f944:	623b      	str	r3, [r7, #32]
 800f946:	6a3b      	ldr	r3, [r7, #32]
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d1ed      	bne.n	800f928 <HAL_ADC_AnalogWDGConfig+0x160>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f94c:	69ba      	ldr	r2, [r7, #24]
 800f94e:	69fb      	ldr	r3, [r7, #28]
 800f950:	409a      	lsls	r2, r3
 800f952:	0013      	movs	r3, r2
 800f954:	61bb      	str	r3, [r7, #24]
  return result;
 800f956:	69bb      	ldr	r3, [r7, #24]
 800f958:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800f95a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f95c:	2b00      	cmp	r3, #0
 800f95e:	d101      	bne.n	800f964 <HAL_ADC_AnalogWDGConfig+0x19c>
    return 32U;
 800f960:	2320      	movs	r3, #32
 800f962:	e004      	b.n	800f96e <HAL_ADC_AnalogWDGConfig+0x1a6>
  return __builtin_clz(value);
 800f964:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800f966:	f7f0 fde3 	bl	8000530 <__clzsi2>
 800f96a:	0003      	movs	r3, r0
 800f96c:	b2db      	uxtb	r3, r3
 800f96e:	001a      	movs	r2, r3
 800f970:	2301      	movs	r3, #1
 800f972:	4093      	lsls	r3, r2
 800f974:	687a      	ldr	r2, [r7, #4]
 800f976:	6812      	ldr	r2, [r2, #0]
 800f978:	21a0      	movs	r1, #160	@ 0xa0
 800f97a:	5851      	ldr	r1, [r2, r1]
 800f97c:	687a      	ldr	r2, [r7, #4]
 800f97e:	6812      	ldr	r2, [r2, #0]
 800f980:	430b      	orrs	r3, r1
 800f982:	21a0      	movs	r1, #160	@ 0xa0
 800f984:	5053      	str	r3, [r2, r1]
          }
          else
          {
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
          }
          break;
 800f986:	e05a      	b.n	800fa3e <HAL_ADC_AnalogWDGConfig+0x276>
            SET_BIT(hadc->Instance->AWD3CR, (1UL << __LL_ADC_CHANNEL_TO_DECIMAL_NB(pAnalogWDGConfig->Channel)));
 800f988:	683b      	ldr	r3, [r7, #0]
 800f98a:	689b      	ldr	r3, [r3, #8]
 800f98c:	025b      	lsls	r3, r3, #9
 800f98e:	0a5b      	lsrs	r3, r3, #9
 800f990:	d108      	bne.n	800f9a4 <HAL_ADC_AnalogWDGConfig+0x1dc>
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	689b      	ldr	r3, [r3, #8]
 800f996:	0e9b      	lsrs	r3, r3, #26
 800f998:	221f      	movs	r2, #31
 800f99a:	4013      	ands	r3, r2
 800f99c:	2201      	movs	r2, #1
 800f99e:	409a      	lsls	r2, r3
 800f9a0:	0013      	movs	r3, r2
 800f9a2:	e030      	b.n	800fa06 <HAL_ADC_AnalogWDGConfig+0x23e>
 800f9a4:	683b      	ldr	r3, [r7, #0]
 800f9a6:	689b      	ldr	r3, [r3, #8]
 800f9a8:	613b      	str	r3, [r7, #16]
  uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 800f9aa:	231f      	movs	r3, #31
 800f9ac:	60fb      	str	r3, [r7, #12]
  result = value;                      /* r will be reversed bits of v; first get LSB of v */
 800f9ae:	693b      	ldr	r3, [r7, #16]
 800f9b0:	60bb      	str	r3, [r7, #8]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f9b2:	693b      	ldr	r3, [r7, #16]
 800f9b4:	085b      	lsrs	r3, r3, #1
 800f9b6:	613b      	str	r3, [r7, #16]
 800f9b8:	e00e      	b.n	800f9d8 <HAL_ADC_AnalogWDGConfig+0x210>
    result <<= 1U;
 800f9ba:	68bb      	ldr	r3, [r7, #8]
 800f9bc:	005b      	lsls	r3, r3, #1
 800f9be:	60bb      	str	r3, [r7, #8]
    result |= value & 1U;
 800f9c0:	693b      	ldr	r3, [r7, #16]
 800f9c2:	2201      	movs	r2, #1
 800f9c4:	4013      	ands	r3, r2
 800f9c6:	68ba      	ldr	r2, [r7, #8]
 800f9c8:	4313      	orrs	r3, r2
 800f9ca:	60bb      	str	r3, [r7, #8]
    s--;
 800f9cc:	68fb      	ldr	r3, [r7, #12]
 800f9ce:	3b01      	subs	r3, #1
 800f9d0:	60fb      	str	r3, [r7, #12]
  for (value >>= 1U; value != 0U; value >>= 1U)
 800f9d2:	693b      	ldr	r3, [r7, #16]
 800f9d4:	085b      	lsrs	r3, r3, #1
 800f9d6:	613b      	str	r3, [r7, #16]
 800f9d8:	693b      	ldr	r3, [r7, #16]
 800f9da:	2b00      	cmp	r3, #0
 800f9dc:	d1ed      	bne.n	800f9ba <HAL_ADC_AnalogWDGConfig+0x1f2>
  result <<= s;                        /* shift when v's highest bits are zero */
 800f9de:	68ba      	ldr	r2, [r7, #8]
 800f9e0:	68fb      	ldr	r3, [r7, #12]
 800f9e2:	409a      	lsls	r2, r3
 800f9e4:	0013      	movs	r3, r2
 800f9e6:	60bb      	str	r3, [r7, #8]
  return result;
 800f9e8:	68bb      	ldr	r3, [r7, #8]
 800f9ea:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800f9ec:	697b      	ldr	r3, [r7, #20]
 800f9ee:	2b00      	cmp	r3, #0
 800f9f0:	d101      	bne.n	800f9f6 <HAL_ADC_AnalogWDGConfig+0x22e>
    return 32U;
 800f9f2:	2320      	movs	r3, #32
 800f9f4:	e004      	b.n	800fa00 <HAL_ADC_AnalogWDGConfig+0x238>
  return __builtin_clz(value);
 800f9f6:	6978      	ldr	r0, [r7, #20]
 800f9f8:	f7f0 fd9a 	bl	8000530 <__clzsi2>
 800f9fc:	0003      	movs	r3, r0
 800f9fe:	b2db      	uxtb	r3, r3
 800fa00:	001a      	movs	r2, r3
 800fa02:	2301      	movs	r3, #1
 800fa04:	4093      	lsls	r3, r2
 800fa06:	687a      	ldr	r2, [r7, #4]
 800fa08:	6812      	ldr	r2, [r2, #0]
 800fa0a:	21a4      	movs	r1, #164	@ 0xa4
 800fa0c:	5851      	ldr	r1, [r2, r1]
 800fa0e:	687a      	ldr	r2, [r7, #4]
 800fa10:	6812      	ldr	r2, [r2, #0]
 800fa12:	430b      	orrs	r3, r1
 800fa14:	21a4      	movs	r1, #164	@ 0xa4
 800fa16:	5053      	str	r3, [r2, r1]
          break;
 800fa18:	e011      	b.n	800fa3e <HAL_ADC_AnalogWDGConfig+0x276>

        case ADC_ANALOGWATCHDOG_ALL_REG:
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	6818      	ldr	r0, [r3, #0]
                                          pAnalogWDGConfig->WatchdogNumber,
 800fa1e:	683b      	ldr	r3, [r7, #0]
 800fa20:	681b      	ldr	r3, [r3, #0]
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance,
 800fa22:	4a41      	ldr	r2, [pc, #260]	@ (800fb28 <HAL_ADC_AnalogWDGConfig+0x360>)
 800fa24:	0019      	movs	r1, r3
 800fa26:	f7fe ffa7 	bl	800e978 <LL_ADC_SetAnalogWDMonitChannels>
                                          LL_ADC_AWD_ALL_CHANNELS_REG);
          break;
 800fa2a:	e008      	b.n	800fa3e <HAL_ADC_AnalogWDGConfig+0x276>

        default: /* ADC_ANALOGWATCHDOG_NONE */
          LL_ADC_SetAnalogWDMonitChannels(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, LL_ADC_AWD_DISABLE);
 800fa2c:	687b      	ldr	r3, [r7, #4]
 800fa2e:	6818      	ldr	r0, [r3, #0]
 800fa30:	683b      	ldr	r3, [r7, #0]
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	2200      	movs	r2, #0
 800fa36:	0019      	movs	r1, r3
 800fa38:	f7fe ff9e 	bl	800e978 <LL_ADC_SetAnalogWDMonitChannels>
          break;
 800fa3c:	46c0      	nop			@ (mov r8, r8)
      }

      if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_2)
 800fa3e:	683b      	ldr	r3, [r7, #0]
 800fa40:	681b      	ldr	r3, [r3, #0]
 800fa42:	4a3b      	ldr	r2, [pc, #236]	@ (800fb30 <HAL_ADC_AnalogWDGConfig+0x368>)
 800fa44:	4293      	cmp	r3, r2
 800fa46:	d11a      	bne.n	800fa7e <HAL_ADC_AnalogWDGConfig+0x2b6>
      {
        /* Update state, clear previous result related to AWD2 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa4c:	4a39      	ldr	r2, [pc, #228]	@ (800fb34 <HAL_ADC_AnalogWDGConfig+0x36c>)
 800fa4e:	401a      	ands	r2, r3
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD2(hadc->Instance);
 800fa54:	687b      	ldr	r3, [r7, #4]
 800fa56:	681b      	ldr	r3, [r3, #0]
 800fa58:	0018      	movs	r0, r3
 800fa5a:	f7ff f891 	bl	800eb80 <LL_ADC_ClearFlag_AWD2>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	7b1b      	ldrb	r3, [r3, #12]
 800fa62:	2b01      	cmp	r3, #1
 800fa64:	d105      	bne.n	800fa72 <HAL_ADC_AnalogWDGConfig+0x2aa>
        {
          LL_ADC_EnableIT_AWD2(hadc->Instance);
 800fa66:	687b      	ldr	r3, [r7, #4]
 800fa68:	681b      	ldr	r3, [r3, #0]
 800fa6a:	0018      	movs	r0, r3
 800fa6c:	f7ff f8ae 	bl	800ebcc <LL_ADC_EnableIT_AWD2>
 800fa70:	e01f      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD2(hadc->Instance);
 800fa72:	687b      	ldr	r3, [r7, #4]
 800fa74:	681b      	ldr	r3, [r3, #0]
 800fa76:	0018      	movs	r0, r3
 800fa78:	f7ff f8d6 	bl	800ec28 <LL_ADC_DisableIT_AWD2>
 800fa7c:	e019      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
      }
      /* (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_3) */
      else
      {
        /* Update state, clear previous result related to AWD3 */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fa82:	4a2d      	ldr	r2, [pc, #180]	@ (800fb38 <HAL_ADC_AnalogWDGConfig+0x370>)
 800fa84:	401a      	ands	r2, r3
 800fa86:	687b      	ldr	r3, [r7, #4]
 800fa88:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Clear flag ADC analog watchdog */
        /* Note: Flag cleared Clear the ADC Analog watchdog flag to be ready  */
        /* to use for HAL_ADC_IRQHandler() or HAL_ADC_PollForEvent()          */
        /* (in case left enabled by previous ADC operations).                 */
        LL_ADC_ClearFlag_AWD3(hadc->Instance);
 800fa8a:	687b      	ldr	r3, [r7, #4]
 800fa8c:	681b      	ldr	r3, [r3, #0]
 800fa8e:	0018      	movs	r0, r3
 800fa90:	f7ff f882 	bl	800eb98 <LL_ADC_ClearFlag_AWD3>

        /* Configure ADC analog watchdog interrupt */
        if (pAnalogWDGConfig->ITMode == ENABLE)
 800fa94:	683b      	ldr	r3, [r7, #0]
 800fa96:	7b1b      	ldrb	r3, [r3, #12]
 800fa98:	2b01      	cmp	r3, #1
 800fa9a:	d105      	bne.n	800faa8 <HAL_ADC_AnalogWDGConfig+0x2e0>
        {
          LL_ADC_EnableIT_AWD3(hadc->Instance);
 800fa9c:	687b      	ldr	r3, [r7, #4]
 800fa9e:	681b      	ldr	r3, [r3, #0]
 800faa0:	0018      	movs	r0, r3
 800faa2:	f7ff f8a2 	bl	800ebea <LL_ADC_EnableIT_AWD3>
 800faa6:	e004      	b.n	800fab2 <HAL_ADC_AnalogWDGConfig+0x2ea>
        }
        else
        {
          LL_ADC_DisableIT_AWD3(hadc->Instance);
 800faa8:	687b      	ldr	r3, [r7, #4]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	0018      	movs	r0, r3
 800faae:	f7ff f8cb 	bl	800ec48 <LL_ADC_DisableIT_AWD3>
    }

  }

  /* Analog watchdog thresholds configuration */
  if (pAnalogWDGConfig->WatchdogNumber == ADC_ANALOGWATCHDOG_1)
 800fab2:	683b      	ldr	r3, [r7, #0]
 800fab4:	681b      	ldr	r3, [r3, #0]
 800fab6:	4a1a      	ldr	r2, [pc, #104]	@ (800fb20 <HAL_ADC_AnalogWDGConfig+0x358>)
 800fab8:	4293      	cmp	r3, r2
 800faba:	d118      	bne.n	800faee <HAL_ADC_AnalogWDGConfig+0x326>
  {
    /* Shift the offset with respect to the selected ADC resolution:        */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->HighThreshold);
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	691a      	ldr	r2, [r3, #16]
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	681b      	ldr	r3, [r3, #0]
 800fac4:	68db      	ldr	r3, [r3, #12]
 800fac6:	08db      	lsrs	r3, r3, #3
 800fac8:	2103      	movs	r1, #3
 800faca:	400b      	ands	r3, r1
 800facc:	005b      	lsls	r3, r3, #1
 800face:	409a      	lsls	r2, r3
 800fad0:	0013      	movs	r3, r2
 800fad2:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = ADC_AWD1THRESHOLD_SHIFT_RESOLUTION(hadc, pAnalogWDGConfig->LowThreshold);
 800fad4:	683b      	ldr	r3, [r7, #0]
 800fad6:	695a      	ldr	r2, [r3, #20]
 800fad8:	687b      	ldr	r3, [r7, #4]
 800fada:	681b      	ldr	r3, [r3, #0]
 800fadc:	68db      	ldr	r3, [r3, #12]
 800fade:	08db      	lsrs	r3, r3, #3
 800fae0:	2103      	movs	r1, #3
 800fae2:	400b      	ands	r3, r1
 800fae4:	005b      	lsls	r3, r3, #1
 800fae6:	409a      	lsls	r2, r3
 800fae8:	0013      	movs	r3, r2
 800faea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800faec:	e005      	b.n	800fafa <HAL_ADC_AnalogWDGConfig+0x332>
  else
  {
    /* No need to shift the offset with respect to the selected ADC resolution: */
    /* Thresholds have to be left-aligned on bit 11, the LSB (right bits)   */
    /* are set to 0.                                                        */
    tmp_awd_high_threshold_shifted = pAnalogWDGConfig->HighThreshold;
 800faee:	683b      	ldr	r3, [r7, #0]
 800faf0:	691b      	ldr	r3, [r3, #16]
 800faf2:	633b      	str	r3, [r7, #48]	@ 0x30
    tmp_awd_low_threshold_shifted  = pAnalogWDGConfig->LowThreshold;
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	695b      	ldr	r3, [r3, #20]
 800faf8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  /* Set ADC analog watchdog thresholds value of both thresholds high and low */
  LL_ADC_ConfigAnalogWDThresholds(hadc->Instance, pAnalogWDGConfig->WatchdogNumber, tmp_awd_high_threshold_shifted,
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	6818      	ldr	r0, [r3, #0]
 800fafe:	683b      	ldr	r3, [r7, #0]
 800fb00:	6819      	ldr	r1, [r3, #0]
 800fb02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fb04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800fb06:	f7fe ff65 	bl	800e9d4 <LL_ADC_ConfigAnalogWDThresholds>
                                  tmp_awd_low_threshold_shifted);

  __HAL_UNLOCK(hadc);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	2254      	movs	r2, #84	@ 0x54
 800fb0e:	2100      	movs	r1, #0
 800fb10:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 800fb12:	2337      	movs	r3, #55	@ 0x37
 800fb14:	18fb      	adds	r3, r7, r3
 800fb16:	781b      	ldrb	r3, [r3, #0]
}
 800fb18:	0018      	movs	r0, r3
 800fb1a:	46bd      	mov	sp, r7
 800fb1c:	b00f      	add	sp, #60	@ 0x3c
 800fb1e:	bd90      	pop	{r4, r7, pc}
 800fb20:	7cc00000 	.word	0x7cc00000
 800fb24:	fc3fffff 	.word	0xfc3fffff
 800fb28:	0087ffff 	.word	0x0087ffff
 800fb2c:	fffeffff 	.word	0xfffeffff
 800fb30:	0017ffff 	.word	0x0017ffff
 800fb34:	fffdffff 	.word	0xfffdffff
 800fb38:	fffbffff 	.word	0xfffbffff

0800fb3c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800fb3c:	b580      	push	{r7, lr}
 800fb3e:	b084      	sub	sp, #16
 800fb40:	af00      	add	r7, sp, #0
 800fb42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	681b      	ldr	r3, [r3, #0]
 800fb48:	0018      	movs	r0, r3
 800fb4a:	f7fe fffd 	bl	800eb48 <LL_ADC_REG_IsConversionOngoing>
 800fb4e:	1e03      	subs	r3, r0, #0
 800fb50:	d031      	beq.n	800fbb6 <ADC_ConversionStop+0x7a>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800fb52:	687b      	ldr	r3, [r7, #4]
 800fb54:	681b      	ldr	r3, [r3, #0]
 800fb56:	0018      	movs	r0, r3
 800fb58:	f7fe ffc1 	bl	800eade <LL_ADC_IsDisableOngoing>
 800fb5c:	1e03      	subs	r3, r0, #0
 800fb5e:	d104      	bne.n	800fb6a <ADC_ConversionStop+0x2e>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 800fb60:	687b      	ldr	r3, [r7, #4]
 800fb62:	681b      	ldr	r3, [r3, #0]
 800fb64:	0018      	movs	r0, r3
 800fb66:	f7fe ffdd 	bl	800eb24 <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800fb6a:	f7fe fe05 	bl	800e778 <HAL_GetTick>
 800fb6e:	0003      	movs	r3, r0
 800fb70:	60fb      	str	r3, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800fb72:	e01a      	b.n	800fbaa <ADC_ConversionStop+0x6e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 800fb74:	f7fe fe00 	bl	800e778 <HAL_GetTick>
 800fb78:	0002      	movs	r2, r0
 800fb7a:	68fb      	ldr	r3, [r7, #12]
 800fb7c:	1ad3      	subs	r3, r2, r3
 800fb7e:	2b02      	cmp	r3, #2
 800fb80:	d913      	bls.n	800fbaa <ADC_ConversionStop+0x6e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	681b      	ldr	r3, [r3, #0]
 800fb86:	689b      	ldr	r3, [r3, #8]
 800fb88:	2204      	movs	r2, #4
 800fb8a:	4013      	ands	r3, r2
 800fb8c:	d00d      	beq.n	800fbaa <ADC_ConversionStop+0x6e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fb92:	2210      	movs	r2, #16
 800fb94:	431a      	orrs	r2, r3
 800fb96:	687b      	ldr	r3, [r7, #4]
 800fb98:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fb9e:	2201      	movs	r2, #1
 800fba0:	431a      	orrs	r2, r3
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800fba6:	2301      	movs	r3, #1
 800fba8:	e006      	b.n	800fbb8 <ADC_ConversionStop+0x7c>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800fbaa:	687b      	ldr	r3, [r7, #4]
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	689b      	ldr	r3, [r3, #8]
 800fbb0:	2204      	movs	r2, #4
 800fbb2:	4013      	ands	r3, r2
 800fbb4:	d1de      	bne.n	800fb74 <ADC_ConversionStop+0x38>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 800fbb6:	2300      	movs	r3, #0
}
 800fbb8:	0018      	movs	r0, r3
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	b004      	add	sp, #16
 800fbbe:	bd80      	pop	{r7, pc}

0800fbc0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800fbc0:	b580      	push	{r7, lr}
 800fbc2:	b084      	sub	sp, #16
 800fbc4:	af00      	add	r7, sp, #0
 800fbc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800fbc8:	2300      	movs	r3, #0
 800fbca:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	681b      	ldr	r3, [r3, #0]
 800fbd0:	0018      	movs	r0, r3
 800fbd2:	f7fe ff73 	bl	800eabc <LL_ADC_IsEnabled>
 800fbd6:	1e03      	subs	r3, r0, #0
 800fbd8:	d000      	beq.n	800fbdc <ADC_Enable+0x1c>
 800fbda:	e069      	b.n	800fcb0 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 800fbdc:	687b      	ldr	r3, [r7, #4]
 800fbde:	681b      	ldr	r3, [r3, #0]
 800fbe0:	689b      	ldr	r3, [r3, #8]
 800fbe2:	4a36      	ldr	r2, [pc, #216]	@ (800fcbc <ADC_Enable+0xfc>)
 800fbe4:	4013      	ands	r3, r2
 800fbe6:	d00d      	beq.n	800fc04 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fbec:	2210      	movs	r2, #16
 800fbee:	431a      	orrs	r2, r3
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fbf8:	2201      	movs	r2, #1
 800fbfa:	431a      	orrs	r2, r3
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800fc00:	2301      	movs	r3, #1
 800fc02:	e056      	b.n	800fcb2 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	0018      	movs	r0, r3
 800fc0a:	f7fe ff33 	bl	800ea74 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 800fc0e:	4b2c      	ldr	r3, [pc, #176]	@ (800fcc0 <ADC_Enable+0x100>)
 800fc10:	0018      	movs	r0, r3
 800fc12:	f7fe fdf3 	bl	800e7fc <LL_ADC_GetCommonPathInternalCh>
 800fc16:	0002      	movs	r2, r0
 800fc18:	2380      	movs	r3, #128	@ 0x80
 800fc1a:	041b      	lsls	r3, r3, #16
 800fc1c:	4013      	ands	r3, r2
 800fc1e:	d00f      	beq.n	800fc40 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800fc20:	4b28      	ldr	r3, [pc, #160]	@ (800fcc4 <ADC_Enable+0x104>)
 800fc22:	681b      	ldr	r3, [r3, #0]
 800fc24:	4928      	ldr	r1, [pc, #160]	@ (800fcc8 <ADC_Enable+0x108>)
 800fc26:	0018      	movs	r0, r3
 800fc28:	f7f0 fa94 	bl	8000154 <__udivsi3>
 800fc2c:	0003      	movs	r3, r0
 800fc2e:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 800fc30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800fc32:	e002      	b.n	800fc3a <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800fc34:	68bb      	ldr	r3, [r7, #8]
 800fc36:	3b01      	subs	r3, #1
 800fc38:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800fc3a:	68bb      	ldr	r3, [r7, #8]
 800fc3c:	2b00      	cmp	r3, #0
 800fc3e:	d1f9      	bne.n	800fc34 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	7e5b      	ldrb	r3, [r3, #25]
 800fc44:	2b01      	cmp	r3, #1
 800fc46:	d033      	beq.n	800fcb0 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800fc48:	f7fe fd96 	bl	800e778 <HAL_GetTick>
 800fc4c:	0003      	movs	r3, r0
 800fc4e:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800fc50:	e027      	b.n	800fca2 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800fc52:	687b      	ldr	r3, [r7, #4]
 800fc54:	681b      	ldr	r3, [r3, #0]
 800fc56:	0018      	movs	r0, r3
 800fc58:	f7fe ff30 	bl	800eabc <LL_ADC_IsEnabled>
 800fc5c:	1e03      	subs	r3, r0, #0
 800fc5e:	d104      	bne.n	800fc6a <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	681b      	ldr	r3, [r3, #0]
 800fc64:	0018      	movs	r0, r3
 800fc66:	f7fe ff05 	bl	800ea74 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800fc6a:	f7fe fd85 	bl	800e778 <HAL_GetTick>
 800fc6e:	0002      	movs	r2, r0
 800fc70:	68fb      	ldr	r3, [r7, #12]
 800fc72:	1ad3      	subs	r3, r2, r3
 800fc74:	2b02      	cmp	r3, #2
 800fc76:	d914      	bls.n	800fca2 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	681b      	ldr	r3, [r3, #0]
 800fc7c:	681b      	ldr	r3, [r3, #0]
 800fc7e:	2201      	movs	r2, #1
 800fc80:	4013      	ands	r3, r2
 800fc82:	2b01      	cmp	r3, #1
 800fc84:	d00d      	beq.n	800fca2 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fc86:	687b      	ldr	r3, [r7, #4]
 800fc88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fc8a:	2210      	movs	r2, #16
 800fc8c:	431a      	orrs	r2, r3
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fc92:	687b      	ldr	r3, [r7, #4]
 800fc94:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fc96:	2201      	movs	r2, #1
 800fc98:	431a      	orrs	r2, r3
 800fc9a:	687b      	ldr	r3, [r7, #4]
 800fc9c:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	e007      	b.n	800fcb2 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800fca2:	687b      	ldr	r3, [r7, #4]
 800fca4:	681b      	ldr	r3, [r3, #0]
 800fca6:	681b      	ldr	r3, [r3, #0]
 800fca8:	2201      	movs	r2, #1
 800fcaa:	4013      	ands	r3, r2
 800fcac:	2b01      	cmp	r3, #1
 800fcae:	d1d0      	bne.n	800fc52 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800fcb0:	2300      	movs	r3, #0
}
 800fcb2:	0018      	movs	r0, r3
 800fcb4:	46bd      	mov	sp, r7
 800fcb6:	b004      	add	sp, #16
 800fcb8:	bd80      	pop	{r7, pc}
 800fcba:	46c0      	nop			@ (mov r8, r8)
 800fcbc:	80000017 	.word	0x80000017
 800fcc0:	40012708 	.word	0x40012708
 800fcc4:	20000000 	.word	0x20000000
 800fcc8:	00030d40 	.word	0x00030d40

0800fccc <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 800fccc:	b580      	push	{r7, lr}
 800fcce:	b084      	sub	sp, #16
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800fcd4:	687b      	ldr	r3, [r7, #4]
 800fcd6:	681b      	ldr	r3, [r3, #0]
 800fcd8:	0018      	movs	r0, r3
 800fcda:	f7fe ff00 	bl	800eade <LL_ADC_IsDisableOngoing>
 800fcde:	0003      	movs	r3, r0
 800fce0:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 800fce2:	687b      	ldr	r3, [r7, #4]
 800fce4:	681b      	ldr	r3, [r3, #0]
 800fce6:	0018      	movs	r0, r3
 800fce8:	f7fe fee8 	bl	800eabc <LL_ADC_IsEnabled>
 800fcec:	1e03      	subs	r3, r0, #0
 800fcee:	d046      	beq.n	800fd7e <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d143      	bne.n	800fd7e <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 800fcf6:	687b      	ldr	r3, [r7, #4]
 800fcf8:	681b      	ldr	r3, [r3, #0]
 800fcfa:	689b      	ldr	r3, [r3, #8]
 800fcfc:	2205      	movs	r2, #5
 800fcfe:	4013      	ands	r3, r2
 800fd00:	2b01      	cmp	r3, #1
 800fd02:	d10d      	bne.n	800fd20 <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 800fd04:	687b      	ldr	r3, [r7, #4]
 800fd06:	681b      	ldr	r3, [r3, #0]
 800fd08:	0018      	movs	r0, r3
 800fd0a:	f7fe fec5 	bl	800ea98 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 800fd0e:	687b      	ldr	r3, [r7, #4]
 800fd10:	681b      	ldr	r3, [r3, #0]
 800fd12:	2203      	movs	r2, #3
 800fd14:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800fd16:	f7fe fd2f 	bl	800e778 <HAL_GetTick>
 800fd1a:	0003      	movs	r3, r0
 800fd1c:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800fd1e:	e028      	b.n	800fd72 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd24:	2210      	movs	r2, #16
 800fd26:	431a      	orrs	r2, r3
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fd2c:	687b      	ldr	r3, [r7, #4]
 800fd2e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd30:	2201      	movs	r2, #1
 800fd32:	431a      	orrs	r2, r3
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 800fd38:	2301      	movs	r3, #1
 800fd3a:	e021      	b.n	800fd80 <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800fd3c:	f7fe fd1c 	bl	800e778 <HAL_GetTick>
 800fd40:	0002      	movs	r2, r0
 800fd42:	68bb      	ldr	r3, [r7, #8]
 800fd44:	1ad3      	subs	r3, r2, r3
 800fd46:	2b02      	cmp	r3, #2
 800fd48:	d913      	bls.n	800fd72 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800fd4a:	687b      	ldr	r3, [r7, #4]
 800fd4c:	681b      	ldr	r3, [r3, #0]
 800fd4e:	689b      	ldr	r3, [r3, #8]
 800fd50:	2201      	movs	r2, #1
 800fd52:	4013      	ands	r3, r2
 800fd54:	d00d      	beq.n	800fd72 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800fd5a:	2210      	movs	r2, #16
 800fd5c:	431a      	orrs	r2, r3
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800fd62:	687b      	ldr	r3, [r7, #4]
 800fd64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800fd66:	2201      	movs	r2, #1
 800fd68:	431a      	orrs	r2, r3
 800fd6a:	687b      	ldr	r3, [r7, #4]
 800fd6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800fd6e:	2301      	movs	r3, #1
 800fd70:	e006      	b.n	800fd80 <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800fd72:	687b      	ldr	r3, [r7, #4]
 800fd74:	681b      	ldr	r3, [r3, #0]
 800fd76:	689b      	ldr	r3, [r3, #8]
 800fd78:	2201      	movs	r2, #1
 800fd7a:	4013      	ands	r3, r2
 800fd7c:	d1de      	bne.n	800fd3c <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800fd7e:	2300      	movs	r3, #0
}
 800fd80:	0018      	movs	r0, r3
 800fd82:	46bd      	mov	sp, r7
 800fd84:	b004      	add	sp, #16
 800fd86:	bd80      	pop	{r7, pc}

0800fd88 <LL_ADC_GetCommonClock>:
{
 800fd88:	b580      	push	{r7, lr}
 800fd8a:	b082      	sub	sp, #8
 800fd8c:	af00      	add	r7, sp, #0
 800fd8e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	681a      	ldr	r2, [r3, #0]
 800fd94:	23f0      	movs	r3, #240	@ 0xf0
 800fd96:	039b      	lsls	r3, r3, #14
 800fd98:	4013      	ands	r3, r2
}
 800fd9a:	0018      	movs	r0, r3
 800fd9c:	46bd      	mov	sp, r7
 800fd9e:	b002      	add	sp, #8
 800fda0:	bd80      	pop	{r7, pc}

0800fda2 <LL_ADC_GetClock>:
{
 800fda2:	b580      	push	{r7, lr}
 800fda4:	b082      	sub	sp, #8
 800fda6:	af00      	add	r7, sp, #0
 800fda8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 800fdaa:	687b      	ldr	r3, [r7, #4]
 800fdac:	691b      	ldr	r3, [r3, #16]
 800fdae:	0f9b      	lsrs	r3, r3, #30
 800fdb0:	079b      	lsls	r3, r3, #30
}
 800fdb2:	0018      	movs	r0, r3
 800fdb4:	46bd      	mov	sp, r7
 800fdb6:	b002      	add	sp, #8
 800fdb8:	bd80      	pop	{r7, pc}

0800fdba <LL_ADC_SetCalibrationFactor>:
{
 800fdba:	b580      	push	{r7, lr}
 800fdbc:	b082      	sub	sp, #8
 800fdbe:	af00      	add	r7, sp, #0
 800fdc0:	6078      	str	r0, [r7, #4]
 800fdc2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	22b4      	movs	r2, #180	@ 0xb4
 800fdc8:	589b      	ldr	r3, [r3, r2]
 800fdca:	227f      	movs	r2, #127	@ 0x7f
 800fdcc:	4393      	bics	r3, r2
 800fdce:	001a      	movs	r2, r3
 800fdd0:	683b      	ldr	r3, [r7, #0]
 800fdd2:	431a      	orrs	r2, r3
 800fdd4:	687b      	ldr	r3, [r7, #4]
 800fdd6:	21b4      	movs	r1, #180	@ 0xb4
 800fdd8:	505a      	str	r2, [r3, r1]
}
 800fdda:	46c0      	nop			@ (mov r8, r8)
 800fddc:	46bd      	mov	sp, r7
 800fdde:	b002      	add	sp, #8
 800fde0:	bd80      	pop	{r7, pc}

0800fde2 <LL_ADC_GetCalibrationFactor>:
{
 800fde2:	b580      	push	{r7, lr}
 800fde4:	b082      	sub	sp, #8
 800fde6:	af00      	add	r7, sp, #0
 800fde8:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 800fdea:	687b      	ldr	r3, [r7, #4]
 800fdec:	22b4      	movs	r2, #180	@ 0xb4
 800fdee:	589b      	ldr	r3, [r3, r2]
 800fdf0:	227f      	movs	r2, #127	@ 0x7f
 800fdf2:	4013      	ands	r3, r2
}
 800fdf4:	0018      	movs	r0, r3
 800fdf6:	46bd      	mov	sp, r7
 800fdf8:	b002      	add	sp, #8
 800fdfa:	bd80      	pop	{r7, pc}

0800fdfc <LL_ADC_Enable>:
{
 800fdfc:	b580      	push	{r7, lr}
 800fdfe:	b082      	sub	sp, #8
 800fe00:	af00      	add	r7, sp, #0
 800fe02:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800fe04:	687b      	ldr	r3, [r7, #4]
 800fe06:	689b      	ldr	r3, [r3, #8]
 800fe08:	4a04      	ldr	r2, [pc, #16]	@ (800fe1c <LL_ADC_Enable+0x20>)
 800fe0a:	4013      	ands	r3, r2
 800fe0c:	2201      	movs	r2, #1
 800fe0e:	431a      	orrs	r2, r3
 800fe10:	687b      	ldr	r3, [r7, #4]
 800fe12:	609a      	str	r2, [r3, #8]
}
 800fe14:	46c0      	nop			@ (mov r8, r8)
 800fe16:	46bd      	mov	sp, r7
 800fe18:	b002      	add	sp, #8
 800fe1a:	bd80      	pop	{r7, pc}
 800fe1c:	7fffffe8 	.word	0x7fffffe8

0800fe20 <LL_ADC_Disable>:
{
 800fe20:	b580      	push	{r7, lr}
 800fe22:	b082      	sub	sp, #8
 800fe24:	af00      	add	r7, sp, #0
 800fe26:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800fe28:	687b      	ldr	r3, [r7, #4]
 800fe2a:	689b      	ldr	r3, [r3, #8]
 800fe2c:	4a04      	ldr	r2, [pc, #16]	@ (800fe40 <LL_ADC_Disable+0x20>)
 800fe2e:	4013      	ands	r3, r2
 800fe30:	2202      	movs	r2, #2
 800fe32:	431a      	orrs	r2, r3
 800fe34:	687b      	ldr	r3, [r7, #4]
 800fe36:	609a      	str	r2, [r3, #8]
}
 800fe38:	46c0      	nop			@ (mov r8, r8)
 800fe3a:	46bd      	mov	sp, r7
 800fe3c:	b002      	add	sp, #8
 800fe3e:	bd80      	pop	{r7, pc}
 800fe40:	7fffffe8 	.word	0x7fffffe8

0800fe44 <LL_ADC_IsEnabled>:
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b082      	sub	sp, #8
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	689b      	ldr	r3, [r3, #8]
 800fe50:	2201      	movs	r2, #1
 800fe52:	4013      	ands	r3, r2
 800fe54:	2b01      	cmp	r3, #1
 800fe56:	d101      	bne.n	800fe5c <LL_ADC_IsEnabled+0x18>
 800fe58:	2301      	movs	r3, #1
 800fe5a:	e000      	b.n	800fe5e <LL_ADC_IsEnabled+0x1a>
 800fe5c:	2300      	movs	r3, #0
}
 800fe5e:	0018      	movs	r0, r3
 800fe60:	46bd      	mov	sp, r7
 800fe62:	b002      	add	sp, #8
 800fe64:	bd80      	pop	{r7, pc}
	...

0800fe68 <LL_ADC_StartCalibration>:
{
 800fe68:	b580      	push	{r7, lr}
 800fe6a:	b082      	sub	sp, #8
 800fe6c:	af00      	add	r7, sp, #0
 800fe6e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800fe70:	687b      	ldr	r3, [r7, #4]
 800fe72:	689b      	ldr	r3, [r3, #8]
 800fe74:	4a05      	ldr	r2, [pc, #20]	@ (800fe8c <LL_ADC_StartCalibration+0x24>)
 800fe76:	4013      	ands	r3, r2
 800fe78:	2280      	movs	r2, #128	@ 0x80
 800fe7a:	0612      	lsls	r2, r2, #24
 800fe7c:	431a      	orrs	r2, r3
 800fe7e:	687b      	ldr	r3, [r7, #4]
 800fe80:	609a      	str	r2, [r3, #8]
}
 800fe82:	46c0      	nop			@ (mov r8, r8)
 800fe84:	46bd      	mov	sp, r7
 800fe86:	b002      	add	sp, #8
 800fe88:	bd80      	pop	{r7, pc}
 800fe8a:	46c0      	nop			@ (mov r8, r8)
 800fe8c:	7fffffe8 	.word	0x7fffffe8

0800fe90 <LL_ADC_IsCalibrationOnGoing>:
{
 800fe90:	b580      	push	{r7, lr}
 800fe92:	b082      	sub	sp, #8
 800fe94:	af00      	add	r7, sp, #0
 800fe96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 800fe98:	687b      	ldr	r3, [r7, #4]
 800fe9a:	689b      	ldr	r3, [r3, #8]
 800fe9c:	0fdb      	lsrs	r3, r3, #31
 800fe9e:	07da      	lsls	r2, r3, #31
 800fea0:	2380      	movs	r3, #128	@ 0x80
 800fea2:	061b      	lsls	r3, r3, #24
 800fea4:	429a      	cmp	r2, r3
 800fea6:	d101      	bne.n	800feac <LL_ADC_IsCalibrationOnGoing+0x1c>
 800fea8:	2301      	movs	r3, #1
 800feaa:	e000      	b.n	800feae <LL_ADC_IsCalibrationOnGoing+0x1e>
 800feac:	2300      	movs	r3, #0
}
 800feae:	0018      	movs	r0, r3
 800feb0:	46bd      	mov	sp, r7
 800feb2:	b002      	add	sp, #8
 800feb4:	bd80      	pop	{r7, pc}
	...

0800feb8 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 800feb8:	b590      	push	{r4, r7, lr}
 800feba:	b08b      	sub	sp, #44	@ 0x2c
 800febc:	af00      	add	r7, sp, #0
 800febe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800fec0:	2300      	movs	r3, #0
 800fec2:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800fec4:	2300      	movs	r3, #0
 800fec6:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 800fec8:	687b      	ldr	r3, [r7, #4]
 800feca:	2254      	movs	r2, #84	@ 0x54
 800fecc:	5c9b      	ldrb	r3, [r3, r2]
 800fece:	2b01      	cmp	r3, #1
 800fed0:	d101      	bne.n	800fed6 <HAL_ADCEx_Calibration_Start+0x1e>
 800fed2:	2302      	movs	r3, #2
 800fed4:	e0e4      	b.n	80100a0 <HAL_ADCEx_Calibration_Start+0x1e8>
 800fed6:	687b      	ldr	r3, [r7, #4]
 800fed8:	2254      	movs	r2, #84	@ 0x54
 800feda:	2101      	movs	r1, #1
 800fedc:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800fede:	231f      	movs	r3, #31
 800fee0:	18fc      	adds	r4, r7, r3
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	0018      	movs	r0, r3
 800fee6:	f7ff fef1 	bl	800fccc <ADC_Disable>
 800feea:	0003      	movs	r3, r0
 800feec:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	0018      	movs	r0, r3
 800fef4:	f7ff ffa6 	bl	800fe44 <LL_ADC_IsEnabled>
 800fef8:	1e03      	subs	r3, r0, #0
 800fefa:	d000      	beq.n	800fefe <HAL_ADCEx_Calibration_Start+0x46>
 800fefc:	e0c3      	b.n	8010086 <HAL_ADCEx_Calibration_Start+0x1ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800fefe:	687b      	ldr	r3, [r7, #4]
 800ff00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff02:	4a69      	ldr	r2, [pc, #420]	@ (80100a8 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800ff04:	4013      	ands	r3, r2
 800ff06:	2202      	movs	r2, #2
 800ff08:	431a      	orrs	r2, r3
 800ff0a:	687b      	ldr	r3, [r7, #4]
 800ff0c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	681b      	ldr	r3, [r3, #0]
 800ff12:	68db      	ldr	r3, [r3, #12]
 800ff14:	4a65      	ldr	r2, [pc, #404]	@ (80100ac <HAL_ADCEx_Calibration_Start+0x1f4>)
 800ff16:	4013      	ands	r3, r2
 800ff18:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	68da      	ldr	r2, [r3, #12]
 800ff20:	687b      	ldr	r3, [r7, #4]
 800ff22:	681b      	ldr	r3, [r3, #0]
 800ff24:	4962      	ldr	r1, [pc, #392]	@ (80100b0 <HAL_ADCEx_Calibration_Start+0x1f8>)
 800ff26:	400a      	ands	r2, r1
 800ff28:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800ff2a:	2300      	movs	r3, #0
 800ff2c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff2e:	e02f      	b.n	800ff90 <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 800ff30:	687b      	ldr	r3, [r7, #4]
 800ff32:	681b      	ldr	r3, [r3, #0]
 800ff34:	0018      	movs	r0, r3
 800ff36:	f7ff ff97 	bl	800fe68 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ff3a:	e015      	b.n	800ff68 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	3301      	adds	r3, #1
 800ff40:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800ff42:	68fa      	ldr	r2, [r7, #12]
 800ff44:	23ae      	movs	r3, #174	@ 0xae
 800ff46:	029b      	lsls	r3, r3, #10
 800ff48:	429a      	cmp	r2, r3
 800ff4a:	d30d      	bcc.n	800ff68 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ff50:	2212      	movs	r2, #18
 800ff52:	4393      	bics	r3, r2
 800ff54:	2210      	movs	r2, #16
 800ff56:	431a      	orrs	r2, r3
 800ff58:	687b      	ldr	r3, [r7, #4]
 800ff5a:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 800ff5c:	687b      	ldr	r3, [r7, #4]
 800ff5e:	2254      	movs	r2, #84	@ 0x54
 800ff60:	2100      	movs	r1, #0
 800ff62:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 800ff64:	2301      	movs	r3, #1
 800ff66:	e09b      	b.n	80100a0 <HAL_ADCEx_Calibration_Start+0x1e8>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	681b      	ldr	r3, [r3, #0]
 800ff6c:	0018      	movs	r0, r3
 800ff6e:	f7ff ff8f 	bl	800fe90 <LL_ADC_IsCalibrationOnGoing>
 800ff72:	1e03      	subs	r3, r0, #0
 800ff74:	d1e2      	bne.n	800ff3c <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      /* Read the calibration factor and increment by one */
      calibration_factor_accumulated += (LL_ADC_GetCalibrationFactor(hadc->Instance) + 1UL);
 800ff76:	687b      	ldr	r3, [r7, #4]
 800ff78:	681b      	ldr	r3, [r3, #0]
 800ff7a:	0018      	movs	r0, r3
 800ff7c:	f7ff ff31 	bl	800fde2 <LL_ADC_GetCalibrationFactor>
 800ff80:	0003      	movs	r3, r0
 800ff82:	3301      	adds	r3, #1
 800ff84:	6a3a      	ldr	r2, [r7, #32]
 800ff86:	18d3      	adds	r3, r2, r3
 800ff88:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 800ff8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff8c:	3301      	adds	r3, #1
 800ff8e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ff90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff92:	2b07      	cmp	r3, #7
 800ff94:	d9cc      	bls.n	800ff30 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average (rounded up to the nearest integer) */
    calibration_factor_accumulated += (calibration_index / 2UL);
 800ff96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ff98:	085b      	lsrs	r3, r3, #1
 800ff9a:	6a3a      	ldr	r2, [r7, #32]
 800ff9c:	18d3      	adds	r3, r2, r3
 800ff9e:	623b      	str	r3, [r7, #32]
    calibration_factor_accumulated /= calibration_index;
 800ffa0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ffa2:	6a38      	ldr	r0, [r7, #32]
 800ffa4:	f7f0 f8d6 	bl	8000154 <__udivsi3>
 800ffa8:	0003      	movs	r3, r0
 800ffaa:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	681b      	ldr	r3, [r3, #0]
 800ffb0:	0018      	movs	r0, r3
 800ffb2:	f7ff ff23 	bl	800fdfc <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 800ffb6:	687b      	ldr	r3, [r7, #4]
 800ffb8:	681b      	ldr	r3, [r3, #0]
 800ffba:	0018      	movs	r0, r3
 800ffbc:	f7ff fef1 	bl	800fda2 <LL_ADC_GetClock>
 800ffc0:	1e03      	subs	r3, r0, #0
 800ffc2:	d11b      	bne.n	800fffc <HAL_ADCEx_Calibration_Start+0x144>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ffc4:	4b3b      	ldr	r3, [pc, #236]	@ (80100b4 <HAL_ADCEx_Calibration_Start+0x1fc>)
 800ffc6:	0018      	movs	r0, r3
 800ffc8:	f7ff fede 	bl	800fd88 <LL_ADC_GetCommonClock>
 800ffcc:	0003      	movs	r3, r0
 800ffce:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800ffd0:	697a      	ldr	r2, [r7, #20]
 800ffd2:	23e0      	movs	r3, #224	@ 0xe0
 800ffd4:	035b      	lsls	r3, r3, #13
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	d310      	bcc.n	800fffc <HAL_ADCEx_Calibration_Start+0x144>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 800ffda:	697b      	ldr	r3, [r7, #20]
 800ffdc:	0c9b      	lsrs	r3, r3, #18
 800ffde:	3b03      	subs	r3, #3
 800ffe0:	2201      	movs	r2, #1
 800ffe2:	409a      	lsls	r2, r3
 800ffe4:	0013      	movs	r3, r2
 800ffe6:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 800ffe8:	68bb      	ldr	r3, [r7, #8]
 800ffea:	085b      	lsrs	r3, r3, #1
 800ffec:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 800ffee:	e002      	b.n	800fff6 <HAL_ADCEx_Calibration_Start+0x13e>
        {
          delay_cpu_cycles--;
 800fff0:	68bb      	ldr	r3, [r7, #8]
 800fff2:	3b01      	subs	r3, #1
 800fff4:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 800fff6:	68bb      	ldr	r3, [r7, #8]
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d1f9      	bne.n	800fff0 <HAL_ADCEx_Calibration_Start+0x138>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 800fffc:	687b      	ldr	r3, [r7, #4]
 800fffe:	681b      	ldr	r3, [r3, #0]
 8010000:	6a3a      	ldr	r2, [r7, #32]
 8010002:	0011      	movs	r1, r2
 8010004:	0018      	movs	r0, r3
 8010006:	f7ff fed8 	bl	800fdba <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 801000a:	687b      	ldr	r3, [r7, #4]
 801000c:	681b      	ldr	r3, [r3, #0]
 801000e:	0018      	movs	r0, r3
 8010010:	f7ff ff06 	bl	800fe20 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8010014:	f7fe fbb0 	bl	800e778 <HAL_GetTick>
 8010018:	0003      	movs	r3, r0
 801001a:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 801001c:	e01b      	b.n	8010056 <HAL_ADCEx_Calibration_Start+0x19e>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 801001e:	f7fe fbab 	bl	800e778 <HAL_GetTick>
 8010022:	0002      	movs	r2, r0
 8010024:	693b      	ldr	r3, [r7, #16]
 8010026:	1ad3      	subs	r3, r2, r3
 8010028:	2b02      	cmp	r3, #2
 801002a:	d914      	bls.n	8010056 <HAL_ADCEx_Calibration_Start+0x19e>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	0018      	movs	r0, r3
 8010032:	f7ff ff07 	bl	800fe44 <LL_ADC_IsEnabled>
 8010036:	1e03      	subs	r3, r0, #0
 8010038:	d00d      	beq.n	8010056 <HAL_ADCEx_Calibration_Start+0x19e>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 801003a:	687b      	ldr	r3, [r7, #4]
 801003c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801003e:	2210      	movs	r2, #16
 8010040:	431a      	orrs	r2, r3
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8010046:	687b      	ldr	r3, [r7, #4]
 8010048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801004a:	2201      	movs	r2, #1
 801004c:	431a      	orrs	r2, r3
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8010052:	2301      	movs	r3, #1
 8010054:	e024      	b.n	80100a0 <HAL_ADCEx_Calibration_Start+0x1e8>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	681b      	ldr	r3, [r3, #0]
 801005a:	0018      	movs	r0, r3
 801005c:	f7ff fef2 	bl	800fe44 <LL_ADC_IsEnabled>
 8010060:	1e03      	subs	r3, r0, #0
 8010062:	d1dc      	bne.n	801001e <HAL_ADCEx_Calibration_Start+0x166>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	681b      	ldr	r3, [r3, #0]
 8010068:	68d9      	ldr	r1, [r3, #12]
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	681b      	ldr	r3, [r3, #0]
 801006e:	69ba      	ldr	r2, [r7, #24]
 8010070:	430a      	orrs	r2, r1
 8010072:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010078:	2203      	movs	r2, #3
 801007a:	4393      	bics	r3, r2
 801007c:	2201      	movs	r2, #1
 801007e:	431a      	orrs	r2, r3
 8010080:	687b      	ldr	r3, [r7, #4]
 8010082:	659a      	str	r2, [r3, #88]	@ 0x58
 8010084:	e005      	b.n	8010092 <HAL_ADCEx_Calibration_Start+0x1da>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801008a:	2210      	movs	r2, #16
 801008c:	431a      	orrs	r2, r3
 801008e:	687b      	ldr	r3, [r7, #4]
 8010090:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8010092:	687b      	ldr	r3, [r7, #4]
 8010094:	2254      	movs	r2, #84	@ 0x54
 8010096:	2100      	movs	r1, #0
 8010098:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 801009a:	231f      	movs	r3, #31
 801009c:	18fb      	adds	r3, r7, r3
 801009e:	781b      	ldrb	r3, [r3, #0]
}
 80100a0:	0018      	movs	r0, r3
 80100a2:	46bd      	mov	sp, r7
 80100a4:	b00b      	add	sp, #44	@ 0x2c
 80100a6:	bd90      	pop	{r4, r7, pc}
 80100a8:	fffffefd 	.word	0xfffffefd
 80100ac:	00008003 	.word	0x00008003
 80100b0:	ffff7ffc 	.word	0xffff7ffc
 80100b4:	40012708 	.word	0x40012708

080100b8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b082      	sub	sp, #8
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 80100c0:	46c0      	nop			@ (mov r8, r8)
 80100c2:	46bd      	mov	sp, r7
 80100c4:	b002      	add	sp, #8
 80100c6:	bd80      	pop	{r7, pc}

080100c8 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 80100c8:	b580      	push	{r7, lr}
 80100ca:	b082      	sub	sp, #8
 80100cc:	af00      	add	r7, sp, #0
 80100ce:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 80100d0:	46c0      	nop			@ (mov r8, r8)
 80100d2:	46bd      	mov	sp, r7
 80100d4:	b002      	add	sp, #8
 80100d6:	bd80      	pop	{r7, pc}

080100d8 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80100d8:	b580      	push	{r7, lr}
 80100da:	b082      	sub	sp, #8
 80100dc:	af00      	add	r7, sp, #0
 80100de:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80100e0:	46c0      	nop			@ (mov r8, r8)
 80100e2:	46bd      	mov	sp, r7
 80100e4:	b002      	add	sp, #8
 80100e6:	bd80      	pop	{r7, pc}

080100e8 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80100e8:	b580      	push	{r7, lr}
 80100ea:	b082      	sub	sp, #8
 80100ec:	af00      	add	r7, sp, #0
 80100ee:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80100f0:	46c0      	nop			@ (mov r8, r8)
 80100f2:	46bd      	mov	sp, r7
 80100f4:	b002      	add	sp, #8
 80100f6:	bd80      	pop	{r7, pc}

080100f8 <__NVIC_EnableIRQ>:
{
 80100f8:	b580      	push	{r7, lr}
 80100fa:	b082      	sub	sp, #8
 80100fc:	af00      	add	r7, sp, #0
 80100fe:	0002      	movs	r2, r0
 8010100:	1dfb      	adds	r3, r7, #7
 8010102:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8010104:	1dfb      	adds	r3, r7, #7
 8010106:	781b      	ldrb	r3, [r3, #0]
 8010108:	2b7f      	cmp	r3, #127	@ 0x7f
 801010a:	d809      	bhi.n	8010120 <__NVIC_EnableIRQ+0x28>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801010c:	1dfb      	adds	r3, r7, #7
 801010e:	781b      	ldrb	r3, [r3, #0]
 8010110:	001a      	movs	r2, r3
 8010112:	231f      	movs	r3, #31
 8010114:	401a      	ands	r2, r3
 8010116:	4b04      	ldr	r3, [pc, #16]	@ (8010128 <__NVIC_EnableIRQ+0x30>)
 8010118:	2101      	movs	r1, #1
 801011a:	4091      	lsls	r1, r2
 801011c:	000a      	movs	r2, r1
 801011e:	601a      	str	r2, [r3, #0]
}
 8010120:	46c0      	nop			@ (mov r8, r8)
 8010122:	46bd      	mov	sp, r7
 8010124:	b002      	add	sp, #8
 8010126:	bd80      	pop	{r7, pc}
 8010128:	e000e100 	.word	0xe000e100

0801012c <__NVIC_DisableIRQ>:
{
 801012c:	b580      	push	{r7, lr}
 801012e:	b082      	sub	sp, #8
 8010130:	af00      	add	r7, sp, #0
 8010132:	0002      	movs	r2, r0
 8010134:	1dfb      	adds	r3, r7, #7
 8010136:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8010138:	1dfb      	adds	r3, r7, #7
 801013a:	781b      	ldrb	r3, [r3, #0]
 801013c:	2b7f      	cmp	r3, #127	@ 0x7f
 801013e:	d810      	bhi.n	8010162 <__NVIC_DisableIRQ+0x36>
    NVIC->ICER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8010140:	1dfb      	adds	r3, r7, #7
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	001a      	movs	r2, r3
 8010146:	231f      	movs	r3, #31
 8010148:	4013      	ands	r3, r2
 801014a:	4908      	ldr	r1, [pc, #32]	@ (801016c <__NVIC_DisableIRQ+0x40>)
 801014c:	2201      	movs	r2, #1
 801014e:	409a      	lsls	r2, r3
 8010150:	0013      	movs	r3, r2
 8010152:	2280      	movs	r2, #128	@ 0x80
 8010154:	508b      	str	r3, [r1, r2]
  __ASM volatile ("dsb 0xF":::"memory");
 8010156:	f3bf 8f4f 	dsb	sy
}
 801015a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("isb 0xF":::"memory");
 801015c:	f3bf 8f6f 	isb	sy
}
 8010160:	46c0      	nop			@ (mov r8, r8)
}
 8010162:	46c0      	nop			@ (mov r8, r8)
 8010164:	46bd      	mov	sp, r7
 8010166:	b002      	add	sp, #8
 8010168:	bd80      	pop	{r7, pc}
 801016a:	46c0      	nop			@ (mov r8, r8)
 801016c:	e000e100 	.word	0xe000e100

08010170 <__NVIC_SetPriority>:
{
 8010170:	b590      	push	{r4, r7, lr}
 8010172:	b083      	sub	sp, #12
 8010174:	af00      	add	r7, sp, #0
 8010176:	0002      	movs	r2, r0
 8010178:	6039      	str	r1, [r7, #0]
 801017a:	1dfb      	adds	r3, r7, #7
 801017c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 801017e:	1dfb      	adds	r3, r7, #7
 8010180:	781b      	ldrb	r3, [r3, #0]
 8010182:	2b7f      	cmp	r3, #127	@ 0x7f
 8010184:	d828      	bhi.n	80101d8 <__NVIC_SetPriority+0x68>
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8010186:	4a2f      	ldr	r2, [pc, #188]	@ (8010244 <__NVIC_SetPriority+0xd4>)
 8010188:	1dfb      	adds	r3, r7, #7
 801018a:	781b      	ldrb	r3, [r3, #0]
 801018c:	b25b      	sxtb	r3, r3
 801018e:	089b      	lsrs	r3, r3, #2
 8010190:	33c0      	adds	r3, #192	@ 0xc0
 8010192:	009b      	lsls	r3, r3, #2
 8010194:	589b      	ldr	r3, [r3, r2]
 8010196:	1dfa      	adds	r2, r7, #7
 8010198:	7812      	ldrb	r2, [r2, #0]
 801019a:	0011      	movs	r1, r2
 801019c:	2203      	movs	r2, #3
 801019e:	400a      	ands	r2, r1
 80101a0:	00d2      	lsls	r2, r2, #3
 80101a2:	21ff      	movs	r1, #255	@ 0xff
 80101a4:	4091      	lsls	r1, r2
 80101a6:	000a      	movs	r2, r1
 80101a8:	43d2      	mvns	r2, r2
 80101aa:	401a      	ands	r2, r3
 80101ac:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80101ae:	683b      	ldr	r3, [r7, #0]
 80101b0:	019b      	lsls	r3, r3, #6
 80101b2:	22ff      	movs	r2, #255	@ 0xff
 80101b4:	401a      	ands	r2, r3
 80101b6:	1dfb      	adds	r3, r7, #7
 80101b8:	781b      	ldrb	r3, [r3, #0]
 80101ba:	0018      	movs	r0, r3
 80101bc:	2303      	movs	r3, #3
 80101be:	4003      	ands	r3, r0
 80101c0:	00db      	lsls	r3, r3, #3
 80101c2:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80101c4:	481f      	ldr	r0, [pc, #124]	@ (8010244 <__NVIC_SetPriority+0xd4>)
 80101c6:	1dfb      	adds	r3, r7, #7
 80101c8:	781b      	ldrb	r3, [r3, #0]
 80101ca:	b25b      	sxtb	r3, r3
 80101cc:	089b      	lsrs	r3, r3, #2
 80101ce:	430a      	orrs	r2, r1
 80101d0:	33c0      	adds	r3, #192	@ 0xc0
 80101d2:	009b      	lsls	r3, r3, #2
 80101d4:	501a      	str	r2, [r3, r0]
}
 80101d6:	e031      	b.n	801023c <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80101d8:	4a1b      	ldr	r2, [pc, #108]	@ (8010248 <__NVIC_SetPriority+0xd8>)
 80101da:	1dfb      	adds	r3, r7, #7
 80101dc:	781b      	ldrb	r3, [r3, #0]
 80101de:	0019      	movs	r1, r3
 80101e0:	230f      	movs	r3, #15
 80101e2:	400b      	ands	r3, r1
 80101e4:	3b08      	subs	r3, #8
 80101e6:	089b      	lsrs	r3, r3, #2
 80101e8:	3306      	adds	r3, #6
 80101ea:	009b      	lsls	r3, r3, #2
 80101ec:	18d3      	adds	r3, r2, r3
 80101ee:	3304      	adds	r3, #4
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	1dfa      	adds	r2, r7, #7
 80101f4:	7812      	ldrb	r2, [r2, #0]
 80101f6:	0011      	movs	r1, r2
 80101f8:	2203      	movs	r2, #3
 80101fa:	400a      	ands	r2, r1
 80101fc:	00d2      	lsls	r2, r2, #3
 80101fe:	21ff      	movs	r1, #255	@ 0xff
 8010200:	4091      	lsls	r1, r2
 8010202:	000a      	movs	r2, r1
 8010204:	43d2      	mvns	r2, r2
 8010206:	401a      	ands	r2, r3
 8010208:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 801020a:	683b      	ldr	r3, [r7, #0]
 801020c:	019b      	lsls	r3, r3, #6
 801020e:	22ff      	movs	r2, #255	@ 0xff
 8010210:	401a      	ands	r2, r3
 8010212:	1dfb      	adds	r3, r7, #7
 8010214:	781b      	ldrb	r3, [r3, #0]
 8010216:	0018      	movs	r0, r3
 8010218:	2303      	movs	r3, #3
 801021a:	4003      	ands	r3, r0
 801021c:	00db      	lsls	r3, r3, #3
 801021e:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8010220:	4809      	ldr	r0, [pc, #36]	@ (8010248 <__NVIC_SetPriority+0xd8>)
 8010222:	1dfb      	adds	r3, r7, #7
 8010224:	781b      	ldrb	r3, [r3, #0]
 8010226:	001c      	movs	r4, r3
 8010228:	230f      	movs	r3, #15
 801022a:	4023      	ands	r3, r4
 801022c:	3b08      	subs	r3, #8
 801022e:	089b      	lsrs	r3, r3, #2
 8010230:	430a      	orrs	r2, r1
 8010232:	3306      	adds	r3, #6
 8010234:	009b      	lsls	r3, r3, #2
 8010236:	18c3      	adds	r3, r0, r3
 8010238:	3304      	adds	r3, #4
 801023a:	601a      	str	r2, [r3, #0]
}
 801023c:	46c0      	nop			@ (mov r8, r8)
 801023e:	46bd      	mov	sp, r7
 8010240:	b003      	add	sp, #12
 8010242:	bd90      	pop	{r4, r7, pc}
 8010244:	e000e100 	.word	0xe000e100
 8010248:	e000ed00 	.word	0xe000ed00

0801024c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 801024c:	b580      	push	{r7, lr}
 801024e:	b082      	sub	sp, #8
 8010250:	af00      	add	r7, sp, #0
 8010252:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	1e5a      	subs	r2, r3, #1
 8010258:	2380      	movs	r3, #128	@ 0x80
 801025a:	045b      	lsls	r3, r3, #17
 801025c:	429a      	cmp	r2, r3
 801025e:	d301      	bcc.n	8010264 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8010260:	2301      	movs	r3, #1
 8010262:	e010      	b.n	8010286 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8010264:	4b0a      	ldr	r3, [pc, #40]	@ (8010290 <SysTick_Config+0x44>)
 8010266:	687a      	ldr	r2, [r7, #4]
 8010268:	3a01      	subs	r2, #1
 801026a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 801026c:	2301      	movs	r3, #1
 801026e:	425b      	negs	r3, r3
 8010270:	2103      	movs	r1, #3
 8010272:	0018      	movs	r0, r3
 8010274:	f7ff ff7c 	bl	8010170 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8010278:	4b05      	ldr	r3, [pc, #20]	@ (8010290 <SysTick_Config+0x44>)
 801027a:	2200      	movs	r2, #0
 801027c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 801027e:	4b04      	ldr	r3, [pc, #16]	@ (8010290 <SysTick_Config+0x44>)
 8010280:	2207      	movs	r2, #7
 8010282:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8010284:	2300      	movs	r3, #0
}
 8010286:	0018      	movs	r0, r3
 8010288:	46bd      	mov	sp, r7
 801028a:	b002      	add	sp, #8
 801028c:	bd80      	pop	{r7, pc}
 801028e:	46c0      	nop			@ (mov r8, r8)
 8010290:	e000e010 	.word	0xe000e010

08010294 <HAL_NVIC_SetPriority>:
  *         with stm32u0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8010294:	b580      	push	{r7, lr}
 8010296:	b084      	sub	sp, #16
 8010298:	af00      	add	r7, sp, #0
 801029a:	60b9      	str	r1, [r7, #8]
 801029c:	607a      	str	r2, [r7, #4]
 801029e:	210f      	movs	r1, #15
 80102a0:	187b      	adds	r3, r7, r1
 80102a2:	1c02      	adds	r2, r0, #0
 80102a4:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80102a6:	68ba      	ldr	r2, [r7, #8]
 80102a8:	187b      	adds	r3, r7, r1
 80102aa:	781b      	ldrb	r3, [r3, #0]
 80102ac:	b25b      	sxtb	r3, r3
 80102ae:	0011      	movs	r1, r2
 80102b0:	0018      	movs	r0, r3
 80102b2:	f7ff ff5d 	bl	8010170 <__NVIC_SetPriority>
}
 80102b6:	46c0      	nop			@ (mov r8, r8)
 80102b8:	46bd      	mov	sp, r7
 80102ba:	b004      	add	sp, #16
 80102bc:	bd80      	pop	{r7, pc}

080102be <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80102be:	b580      	push	{r7, lr}
 80102c0:	b082      	sub	sp, #8
 80102c2:	af00      	add	r7, sp, #0
 80102c4:	0002      	movs	r2, r0
 80102c6:	1dfb      	adds	r3, r7, #7
 80102c8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80102ca:	1dfb      	adds	r3, r7, #7
 80102cc:	781b      	ldrb	r3, [r3, #0]
 80102ce:	b25b      	sxtb	r3, r3
 80102d0:	0018      	movs	r0, r3
 80102d2:	f7ff ff11 	bl	80100f8 <__NVIC_EnableIRQ>
}
 80102d6:	46c0      	nop			@ (mov r8, r8)
 80102d8:	46bd      	mov	sp, r7
 80102da:	b002      	add	sp, #8
 80102dc:	bd80      	pop	{r7, pc}

080102de <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32u0xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80102de:	b580      	push	{r7, lr}
 80102e0:	b082      	sub	sp, #8
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	0002      	movs	r2, r0
 80102e6:	1dfb      	adds	r3, r7, #7
 80102e8:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80102ea:	1dfb      	adds	r3, r7, #7
 80102ec:	781b      	ldrb	r3, [r3, #0]
 80102ee:	b25b      	sxtb	r3, r3
 80102f0:	0018      	movs	r0, r3
 80102f2:	f7ff ff1b 	bl	801012c <__NVIC_DisableIRQ>
}
 80102f6:	46c0      	nop			@ (mov r8, r8)
 80102f8:	46bd      	mov	sp, r7
 80102fa:	b002      	add	sp, #8
 80102fc:	bd80      	pop	{r7, pc}

080102fe <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80102fe:	b580      	push	{r7, lr}
 8010300:	b082      	sub	sp, #8
 8010302:	af00      	add	r7, sp, #0
 8010304:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8010306:	687b      	ldr	r3, [r7, #4]
 8010308:	0018      	movs	r0, r3
 801030a:	f7ff ff9f 	bl	801024c <SysTick_Config>
 801030e:	0003      	movs	r3, r0
}
 8010310:	0018      	movs	r0, r3
 8010312:	46bd      	mov	sp, r7
 8010314:	b002      	add	sp, #8
 8010316:	bd80      	pop	{r7, pc}

08010318 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8010318:	b580      	push	{r7, lr}
 801031a:	b082      	sub	sp, #8
 801031c:	af00      	add	r7, sp, #0
 801031e:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8010320:	687b      	ldr	r3, [r7, #4]
 8010322:	2b00      	cmp	r3, #0
 8010324:	d101      	bne.n	801032a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8010326:	2301      	movs	r3, #1
 8010328:	e091      	b.n	801044e <HAL_DMA_Init+0x136>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
#if defined(DMA2)
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 801032a:	687b      	ldr	r3, [r7, #4]
 801032c:	681b      	ldr	r3, [r3, #0]
 801032e:	001a      	movs	r2, r3
 8010330:	4b49      	ldr	r3, [pc, #292]	@ (8010458 <HAL_DMA_Init+0x140>)
 8010332:	429a      	cmp	r2, r3
 8010334:	d810      	bhi.n	8010358 <HAL_DMA_Init+0x40>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 8010336:	687b      	ldr	r3, [r7, #4]
 8010338:	681b      	ldr	r3, [r3, #0]
 801033a:	4a48      	ldr	r2, [pc, #288]	@ (801045c <HAL_DMA_Init+0x144>)
 801033c:	4694      	mov	ip, r2
 801033e:	4463      	add	r3, ip
 8010340:	2114      	movs	r1, #20
 8010342:	0018      	movs	r0, r3
 8010344:	f7ef ff06 	bl	8000154 <__udivsi3>
 8010348:	0003      	movs	r3, r0
                          ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 801034a:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	4a43      	ldr	r2, [pc, #268]	@ (8010460 <HAL_DMA_Init+0x148>)
 8010354:	641a      	str	r2, [r3, #64]	@ 0x40
 8010356:	e00f      	b.n	8010378 <HAL_DMA_Init+0x60>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	4a41      	ldr	r2, [pc, #260]	@ (8010464 <HAL_DMA_Init+0x14c>)
 801035e:	4694      	mov	ip, r2
 8010360:	4463      	add	r3, ip
 8010362:	2114      	movs	r1, #20
 8010364:	0018      	movs	r0, r3
 8010366:	f7ef fef5 	bl	8000154 <__udivsi3>
 801036a:	0003      	movs	r3, r0
                          ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 801036c:	009a      	lsls	r2, r3, #2
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / \
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8010372:	687b      	ldr	r3, [r7, #4]
 8010374:	4a3c      	ldr	r2, [pc, #240]	@ (8010468 <HAL_DMA_Init+0x150>)
 8010376:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / \
                        ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8010378:	687b      	ldr	r3, [r7, #4]
 801037a:	2225      	movs	r2, #37	@ 0x25
 801037c:	2102      	movs	r1, #2
 801037e:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8010380:	687b      	ldr	r3, [r7, #4]
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	681a      	ldr	r2, [r3, #0]
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	681b      	ldr	r3, [r3, #0]
 801038a:	4938      	ldr	r1, [pc, #224]	@ (801046c <HAL_DMA_Init+0x154>)
 801038c:	400a      	ands	r2, r1
 801038e:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8010390:	687b      	ldr	r3, [r7, #4]
 8010392:	681b      	ldr	r3, [r3, #0]
 8010394:	6819      	ldr	r1, [r3, #0]
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	689a      	ldr	r2, [r3, #8]
 801039a:	687b      	ldr	r3, [r7, #4]
 801039c:	68db      	ldr	r3, [r3, #12]
 801039e:	431a      	orrs	r2, r3
 80103a0:	687b      	ldr	r3, [r7, #4]
 80103a2:	691b      	ldr	r3, [r3, #16]
 80103a4:	431a      	orrs	r2, r3
 80103a6:	687b      	ldr	r3, [r7, #4]
 80103a8:	695b      	ldr	r3, [r3, #20]
 80103aa:	431a      	orrs	r2, r3
 80103ac:	687b      	ldr	r3, [r7, #4]
 80103ae:	699b      	ldr	r3, [r3, #24]
 80103b0:	431a      	orrs	r2, r3
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	69db      	ldr	r3, [r3, #28]
 80103b6:	431a      	orrs	r2, r3
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	6a1b      	ldr	r3, [r3, #32]
 80103bc:	431a      	orrs	r2, r3
 80103be:	687b      	ldr	r3, [r7, #4]
 80103c0:	681b      	ldr	r3, [r3, #0]
 80103c2:	430a      	orrs	r2, r1
 80103c4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	0018      	movs	r0, r3
 80103ca:	f000 fa9f 	bl	801090c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	689a      	ldr	r2, [r3, #8]
 80103d2:	2380      	movs	r3, #128	@ 0x80
 80103d4:	01db      	lsls	r3, r3, #7
 80103d6:	429a      	cmp	r2, r3
 80103d8:	d102      	bne.n	80103e0 <HAL_DMA_Init+0xc8>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	2200      	movs	r2, #0
 80103de:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	685a      	ldr	r2, [r3, #4]
 80103e4:	687b      	ldr	r3, [r7, #4]
 80103e6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80103e8:	21ff      	movs	r1, #255	@ 0xff
 80103ea:	400a      	ands	r2, r1
 80103ec:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80103ee:	687b      	ldr	r3, [r7, #4]
 80103f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80103f2:	687a      	ldr	r2, [r7, #4]
 80103f4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80103f6:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80103f8:	687b      	ldr	r3, [r7, #4]
 80103fa:	685b      	ldr	r3, [r3, #4]
 80103fc:	2b00      	cmp	r3, #0
 80103fe:	d011      	beq.n	8010424 <HAL_DMA_Init+0x10c>
 8010400:	687b      	ldr	r3, [r7, #4]
 8010402:	685b      	ldr	r3, [r3, #4]
 8010404:	2b04      	cmp	r3, #4
 8010406:	d80d      	bhi.n	8010424 <HAL_DMA_Init+0x10c>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8010408:	687b      	ldr	r3, [r7, #4]
 801040a:	0018      	movs	r0, r3
 801040c:	f000 fac8 	bl	80109a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010414:	2200      	movs	r2, #0
 8010416:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010418:	687b      	ldr	r3, [r7, #4]
 801041a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801041c:	687a      	ldr	r2, [r7, #4]
 801041e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8010420:	605a      	str	r2, [r3, #4]
 8010422:	e008      	b.n	8010436 <HAL_DMA_Init+0x11e>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8010424:	687b      	ldr	r3, [r7, #4]
 8010426:	2200      	movs	r2, #0
 8010428:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 801042a:	687b      	ldr	r3, [r7, #4]
 801042c:	2200      	movs	r2, #0
 801042e:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	2200      	movs	r2, #0
 8010434:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	2200      	movs	r2, #0
 801043a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	2225      	movs	r2, #37	@ 0x25
 8010440:	2101      	movs	r1, #1
 8010442:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8010444:	687b      	ldr	r3, [r7, #4]
 8010446:	2224      	movs	r2, #36	@ 0x24
 8010448:	2100      	movs	r1, #0
 801044a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801044c:	2300      	movs	r3, #0
}
 801044e:	0018      	movs	r0, r3
 8010450:	46bd      	mov	sp, r7
 8010452:	b002      	add	sp, #8
 8010454:	bd80      	pop	{r7, pc}
 8010456:	46c0      	nop			@ (mov r8, r8)
 8010458:	40020407 	.word	0x40020407
 801045c:	bffdfff8 	.word	0xbffdfff8
 8010460:	40020000 	.word	0x40020000
 8010464:	bffdfbf8 	.word	0xbffdfbf8
 8010468:	40020400 	.word	0x40020400
 801046c:	ffff800f 	.word	0xffff800f

08010470 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8010470:	b580      	push	{r7, lr}
 8010472:	b086      	sub	sp, #24
 8010474:	af00      	add	r7, sp, #0
 8010476:	60f8      	str	r0, [r7, #12]
 8010478:	60b9      	str	r1, [r7, #8]
 801047a:	607a      	str	r2, [r7, #4]
 801047c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 801047e:	2317      	movs	r3, #23
 8010480:	18fb      	adds	r3, r7, r3
 8010482:	2200      	movs	r2, #0
 8010484:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8010486:	68fb      	ldr	r3, [r7, #12]
 8010488:	2224      	movs	r2, #36	@ 0x24
 801048a:	5c9b      	ldrb	r3, [r3, r2]
 801048c:	2b01      	cmp	r3, #1
 801048e:	d101      	bne.n	8010494 <HAL_DMA_Start_IT+0x24>
 8010490:	2302      	movs	r3, #2
 8010492:	e06f      	b.n	8010574 <HAL_DMA_Start_IT+0x104>
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	2224      	movs	r2, #36	@ 0x24
 8010498:	2101      	movs	r1, #1
 801049a:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 801049c:	68fb      	ldr	r3, [r7, #12]
 801049e:	2225      	movs	r2, #37	@ 0x25
 80104a0:	5c9b      	ldrb	r3, [r3, r2]
 80104a2:	b2db      	uxtb	r3, r3
 80104a4:	2b01      	cmp	r3, #1
 80104a6:	d157      	bne.n	8010558 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80104a8:	68fb      	ldr	r3, [r7, #12]
 80104aa:	2225      	movs	r2, #37	@ 0x25
 80104ac:	2102      	movs	r1, #2
 80104ae:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80104b0:	68fb      	ldr	r3, [r7, #12]
 80104b2:	2200      	movs	r2, #0
 80104b4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80104b6:	68fb      	ldr	r3, [r7, #12]
 80104b8:	681b      	ldr	r3, [r3, #0]
 80104ba:	681a      	ldr	r2, [r3, #0]
 80104bc:	68fb      	ldr	r3, [r7, #12]
 80104be:	681b      	ldr	r3, [r3, #0]
 80104c0:	2101      	movs	r1, #1
 80104c2:	438a      	bics	r2, r1
 80104c4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80104c6:	683b      	ldr	r3, [r7, #0]
 80104c8:	687a      	ldr	r2, [r7, #4]
 80104ca:	68b9      	ldr	r1, [r7, #8]
 80104cc:	68f8      	ldr	r0, [r7, #12]
 80104ce:	f000 f9e1 	bl	8010894 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80104d6:	2b00      	cmp	r3, #0
 80104d8:	d008      	beq.n	80104ec <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80104da:	68fb      	ldr	r3, [r7, #12]
 80104dc:	681b      	ldr	r3, [r3, #0]
 80104de:	681a      	ldr	r2, [r3, #0]
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	210e      	movs	r1, #14
 80104e6:	430a      	orrs	r2, r1
 80104e8:	601a      	str	r2, [r3, #0]
 80104ea:	e00f      	b.n	801050c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80104ec:	68fb      	ldr	r3, [r7, #12]
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	681a      	ldr	r2, [r3, #0]
 80104f2:	68fb      	ldr	r3, [r7, #12]
 80104f4:	681b      	ldr	r3, [r3, #0]
 80104f6:	2104      	movs	r1, #4
 80104f8:	438a      	bics	r2, r1
 80104fa:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80104fc:	68fb      	ldr	r3, [r7, #12]
 80104fe:	681b      	ldr	r3, [r3, #0]
 8010500:	681a      	ldr	r2, [r3, #0]
 8010502:	68fb      	ldr	r3, [r7, #12]
 8010504:	681b      	ldr	r3, [r3, #0]
 8010506:	210a      	movs	r1, #10
 8010508:	430a      	orrs	r2, r1
 801050a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 801050c:	68fb      	ldr	r3, [r7, #12]
 801050e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010510:	681a      	ldr	r2, [r3, #0]
 8010512:	2380      	movs	r3, #128	@ 0x80
 8010514:	025b      	lsls	r3, r3, #9
 8010516:	4013      	ands	r3, r2
 8010518:	d008      	beq.n	801052c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 801051a:	68fb      	ldr	r3, [r7, #12]
 801051c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801051e:	681a      	ldr	r2, [r3, #0]
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010524:	2180      	movs	r1, #128	@ 0x80
 8010526:	0049      	lsls	r1, r1, #1
 8010528:	430a      	orrs	r2, r1
 801052a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 801052c:	68fb      	ldr	r3, [r7, #12]
 801052e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010530:	2b00      	cmp	r3, #0
 8010532:	d008      	beq.n	8010546 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010538:	681a      	ldr	r2, [r3, #0]
 801053a:	68fb      	ldr	r3, [r7, #12]
 801053c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801053e:	2180      	movs	r1, #128	@ 0x80
 8010540:	0049      	lsls	r1, r1, #1
 8010542:	430a      	orrs	r2, r1
 8010544:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8010546:	68fb      	ldr	r3, [r7, #12]
 8010548:	681b      	ldr	r3, [r3, #0]
 801054a:	681a      	ldr	r2, [r3, #0]
 801054c:	68fb      	ldr	r3, [r7, #12]
 801054e:	681b      	ldr	r3, [r3, #0]
 8010550:	2101      	movs	r1, #1
 8010552:	430a      	orrs	r2, r1
 8010554:	601a      	str	r2, [r3, #0]
 8010556:	e00a      	b.n	801056e <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	2280      	movs	r2, #128	@ 0x80
 801055c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 801055e:	68fb      	ldr	r3, [r7, #12]
 8010560:	2224      	movs	r2, #36	@ 0x24
 8010562:	2100      	movs	r1, #0
 8010564:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 8010566:	2317      	movs	r3, #23
 8010568:	18fb      	adds	r3, r7, r3
 801056a:	2201      	movs	r2, #1
 801056c:	701a      	strb	r2, [r3, #0]
  }

  return status;
 801056e:	2317      	movs	r3, #23
 8010570:	18fb      	adds	r3, r7, r3
 8010572:	781b      	ldrb	r3, [r3, #0]
}
 8010574:	0018      	movs	r0, r3
 8010576:	46bd      	mov	sp, r7
 8010578:	b006      	add	sp, #24
 801057a:	bd80      	pop	{r7, pc}

0801057c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 801057c:	b580      	push	{r7, lr}
 801057e:	b082      	sub	sp, #8
 8010580:	af00      	add	r7, sp, #0
 8010582:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8010584:	687b      	ldr	r3, [r7, #4]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d101      	bne.n	801058e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 801058a:	2301      	movs	r3, #1
 801058c:	e04f      	b.n	801062e <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	2225      	movs	r2, #37	@ 0x25
 8010592:	5c9b      	ldrb	r3, [r3, r2]
 8010594:	b2db      	uxtb	r3, r3
 8010596:	2b02      	cmp	r3, #2
 8010598:	d008      	beq.n	80105ac <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 801059a:	687b      	ldr	r3, [r7, #4]
 801059c:	2204      	movs	r2, #4
 801059e:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80105a0:	687b      	ldr	r3, [r7, #4]
 80105a2:	2224      	movs	r2, #36	@ 0x24
 80105a4:	2100      	movs	r1, #0
 80105a6:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 80105a8:	2301      	movs	r3, #1
 80105aa:	e040      	b.n	801062e <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	681a      	ldr	r2, [r3, #0]
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	681b      	ldr	r3, [r3, #0]
 80105b6:	210e      	movs	r1, #14
 80105b8:	438a      	bics	r2, r1
 80105ba:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80105c0:	681a      	ldr	r2, [r3, #0]
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80105c6:	491c      	ldr	r1, [pc, #112]	@ (8010638 <HAL_DMA_Abort+0xbc>)
 80105c8:	400a      	ands	r2, r1
 80105ca:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80105cc:	687b      	ldr	r3, [r7, #4]
 80105ce:	681b      	ldr	r3, [r3, #0]
 80105d0:	681a      	ldr	r2, [r3, #0]
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	681b      	ldr	r3, [r3, #0]
 80105d6:	2101      	movs	r1, #1
 80105d8:	438a      	bics	r2, r1
 80105da:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80105e0:	221c      	movs	r2, #28
 80105e2:	401a      	ands	r2, r3
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80105e8:	2101      	movs	r1, #1
 80105ea:	4091      	lsls	r1, r2
 80105ec:	000a      	movs	r2, r1
 80105ee:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex  & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80105f0:	687b      	ldr	r3, [r7, #4]
 80105f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80105f4:	687a      	ldr	r2, [r7, #4]
 80105f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80105f8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105fe:	2b00      	cmp	r3, #0
 8010600:	d00c      	beq.n	801061c <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8010602:	687b      	ldr	r3, [r7, #4]
 8010604:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010606:	681a      	ldr	r2, [r3, #0]
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801060c:	490a      	ldr	r1, [pc, #40]	@ (8010638 <HAL_DMA_Abort+0xbc>)
 801060e:	400a      	ands	r2, r1
 8010610:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8010612:	687b      	ldr	r3, [r7, #4]
 8010614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010616:	687a      	ldr	r2, [r7, #4]
 8010618:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 801061a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 801061c:	687b      	ldr	r3, [r7, #4]
 801061e:	2225      	movs	r2, #37	@ 0x25
 8010620:	2101      	movs	r1, #1
 8010622:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010624:	687b      	ldr	r3, [r7, #4]
 8010626:	2224      	movs	r2, #36	@ 0x24
 8010628:	2100      	movs	r1, #0
 801062a:	5499      	strb	r1, [r3, r2]
  }

  return HAL_OK;
 801062c:	2300      	movs	r3, #0
}
 801062e:	0018      	movs	r0, r3
 8010630:	46bd      	mov	sp, r7
 8010632:	b002      	add	sp, #8
 8010634:	bd80      	pop	{r7, pc}
 8010636:	46c0      	nop			@ (mov r8, r8)
 8010638:	fffffeff 	.word	0xfffffeff

0801063c <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 801063c:	b580      	push	{r7, lr}
 801063e:	b084      	sub	sp, #16
 8010640:	af00      	add	r7, sp, #0
 8010642:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8010644:	210f      	movs	r1, #15
 8010646:	187b      	adds	r3, r7, r1
 8010648:	2200      	movs	r2, #0
 801064a:	701a      	strb	r2, [r3, #0]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 801064c:	687b      	ldr	r3, [r7, #4]
 801064e:	2225      	movs	r2, #37	@ 0x25
 8010650:	5c9b      	ldrb	r3, [r3, r2]
 8010652:	b2db      	uxtb	r3, r3
 8010654:	2b02      	cmp	r3, #2
 8010656:	d006      	beq.n	8010666 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8010658:	687b      	ldr	r3, [r7, #4]
 801065a:	2204      	movs	r2, #4
 801065c:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 801065e:	187b      	adds	r3, r7, r1
 8010660:	2201      	movs	r2, #1
 8010662:	701a      	strb	r2, [r3, #0]
 8010664:	e048      	b.n	80106f8 <HAL_DMA_Abort_IT+0xbc>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	681a      	ldr	r2, [r3, #0]
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	210e      	movs	r1, #14
 8010672:	438a      	bics	r2, r1
 8010674:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	681b      	ldr	r3, [r3, #0]
 8010680:	2101      	movs	r1, #1
 8010682:	438a      	bics	r2, r1
 8010684:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801068a:	681a      	ldr	r2, [r3, #0]
 801068c:	687b      	ldr	r3, [r7, #4]
 801068e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010690:	491d      	ldr	r1, [pc, #116]	@ (8010708 <HAL_DMA_Abort_IT+0xcc>)
 8010692:	400a      	ands	r2, r1
 8010694:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801069a:	221c      	movs	r2, #28
 801069c:	401a      	ands	r2, r3
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106a2:	2101      	movs	r1, #1
 80106a4:	4091      	lsls	r1, r2
 80106a6:	000a      	movs	r2, r1
 80106a8:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, ((DMA_FLAG_GI1) << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80106ae:	687a      	ldr	r2, [r7, #4]
 80106b0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80106b2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106b8:	2b00      	cmp	r3, #0
 80106ba:	d00c      	beq.n	80106d6 <HAL_DMA_Abort_IT+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80106bc:	687b      	ldr	r3, [r7, #4]
 80106be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106c0:	681a      	ldr	r2, [r3, #0]
 80106c2:	687b      	ldr	r3, [r7, #4]
 80106c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80106c6:	4910      	ldr	r1, [pc, #64]	@ (8010708 <HAL_DMA_Abort_IT+0xcc>)
 80106c8:	400a      	ands	r2, r1
 80106ca:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80106cc:	687b      	ldr	r3, [r7, #4]
 80106ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80106d0:	687a      	ldr	r2, [r7, #4]
 80106d2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80106d4:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80106d6:	687b      	ldr	r3, [r7, #4]
 80106d8:	2225      	movs	r2, #37	@ 0x25
 80106da:	2101      	movs	r1, #1
 80106dc:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2224      	movs	r2, #36	@ 0x24
 80106e2:	2100      	movs	r1, #0
 80106e4:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80106e6:	687b      	ldr	r3, [r7, #4]
 80106e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	d004      	beq.n	80106f8 <HAL_DMA_Abort_IT+0xbc>
    {
      hdma->XferAbortCallback(hdma);
 80106ee:	687b      	ldr	r3, [r7, #4]
 80106f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80106f2:	687a      	ldr	r2, [r7, #4]
 80106f4:	0010      	movs	r0, r2
 80106f6:	4798      	blx	r3
    }
  }
  return status;
 80106f8:	230f      	movs	r3, #15
 80106fa:	18fb      	adds	r3, r7, r3
 80106fc:	781b      	ldrb	r3, [r3, #0]
}
 80106fe:	0018      	movs	r0, r3
 8010700:	46bd      	mov	sp, r7
 8010702:	b004      	add	sp, #16
 8010704:	bd80      	pop	{r7, pc}
 8010706:	46c0      	nop			@ (mov r8, r8)
 8010708:	fffffeff 	.word	0xfffffeff

0801070c <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 801070c:	b580      	push	{r7, lr}
 801070e:	b084      	sub	sp, #16
 8010710:	af00      	add	r7, sp, #0
 8010712:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010718:	681b      	ldr	r3, [r3, #0]
 801071a:	60fb      	str	r3, [r7, #12]
#else
  uint32_t flag_it = DMA1->ISR;
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	681b      	ldr	r3, [r3, #0]
 8010720:	681b      	ldr	r3, [r3, #0]
 8010722:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010728:	221c      	movs	r2, #28
 801072a:	4013      	ands	r3, r2
 801072c:	2204      	movs	r2, #4
 801072e:	409a      	lsls	r2, r3
 8010730:	0013      	movs	r3, r2
 8010732:	68fa      	ldr	r2, [r7, #12]
 8010734:	4013      	ands	r3, r2
 8010736:	d026      	beq.n	8010786 <HAL_DMA_IRQHandler+0x7a>
 8010738:	68bb      	ldr	r3, [r7, #8]
 801073a:	2204      	movs	r2, #4
 801073c:	4013      	ands	r3, r2
 801073e:	d022      	beq.n	8010786 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	2220      	movs	r2, #32
 8010748:	4013      	ands	r3, r2
 801074a:	d107      	bne.n	801075c <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 801074c:	687b      	ldr	r3, [r7, #4]
 801074e:	681b      	ldr	r3, [r3, #0]
 8010750:	681a      	ldr	r2, [r3, #0]
 8010752:	687b      	ldr	r3, [r7, #4]
 8010754:	681b      	ldr	r3, [r3, #0]
 8010756:	2104      	movs	r1, #4
 8010758:	438a      	bics	r2, r1
 801075a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 801075c:	687b      	ldr	r3, [r7, #4]
 801075e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010760:	221c      	movs	r2, #28
 8010762:	401a      	ands	r2, r3
 8010764:	687b      	ldr	r3, [r7, #4]
 8010766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010768:	2104      	movs	r1, #4
 801076a:	4091      	lsls	r1, r2
 801076c:	000a      	movs	r2, r1
 801076e:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8010770:	687b      	ldr	r3, [r7, #4]
 8010772:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010774:	2b00      	cmp	r3, #0
 8010776:	d100      	bne.n	801077a <HAL_DMA_IRQHandler+0x6e>
 8010778:	e080      	b.n	801087c <HAL_DMA_IRQHandler+0x170>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 801077a:	687b      	ldr	r3, [r7, #4]
 801077c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801077e:	687a      	ldr	r2, [r7, #4]
 8010780:	0010      	movs	r0, r2
 8010782:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8010784:	e07a      	b.n	801087c <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8010786:	687b      	ldr	r3, [r7, #4]
 8010788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801078a:	221c      	movs	r2, #28
 801078c:	4013      	ands	r3, r2
 801078e:	2202      	movs	r2, #2
 8010790:	409a      	lsls	r2, r3
 8010792:	0013      	movs	r3, r2
 8010794:	68fa      	ldr	r2, [r7, #12]
 8010796:	4013      	ands	r3, r2
 8010798:	d03c      	beq.n	8010814 <HAL_DMA_IRQHandler+0x108>
 801079a:	68bb      	ldr	r3, [r7, #8]
 801079c:	2202      	movs	r2, #2
 801079e:	4013      	ands	r3, r2
 80107a0:	d038      	beq.n	8010814 <HAL_DMA_IRQHandler+0x108>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	681b      	ldr	r3, [r3, #0]
 80107a6:	681b      	ldr	r3, [r3, #0]
 80107a8:	2220      	movs	r2, #32
 80107aa:	4013      	ands	r3, r2
 80107ac:	d10b      	bne.n	80107c6 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80107ae:	687b      	ldr	r3, [r7, #4]
 80107b0:	681b      	ldr	r3, [r3, #0]
 80107b2:	681a      	ldr	r2, [r3, #0]
 80107b4:	687b      	ldr	r3, [r7, #4]
 80107b6:	681b      	ldr	r3, [r3, #0]
 80107b8:	210a      	movs	r1, #10
 80107ba:	438a      	bics	r2, r1
 80107bc:	601a      	str	r2, [r3, #0]
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	2225      	movs	r2, #37	@ 0x25
 80107c2:	2101      	movs	r1, #1
 80107c4:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	001a      	movs	r2, r3
 80107cc:	4b2e      	ldr	r3, [pc, #184]	@ (8010888 <HAL_DMA_IRQHandler+0x17c>)
 80107ce:	429a      	cmp	r2, r3
 80107d0:	d909      	bls.n	80107e6 <HAL_DMA_IRQHandler+0xda>
 80107d2:	687b      	ldr	r3, [r7, #4]
 80107d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107d6:	221c      	movs	r2, #28
 80107d8:	401a      	ands	r2, r3
 80107da:	4b2c      	ldr	r3, [pc, #176]	@ (801088c <HAL_DMA_IRQHandler+0x180>)
 80107dc:	2102      	movs	r1, #2
 80107de:	4091      	lsls	r1, r2
 80107e0:	000a      	movs	r2, r1
 80107e2:	605a      	str	r2, [r3, #4]
 80107e4:	e008      	b.n	80107f8 <HAL_DMA_IRQHandler+0xec>
 80107e6:	687b      	ldr	r3, [r7, #4]
 80107e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80107ea:	221c      	movs	r2, #28
 80107ec:	401a      	ands	r2, r3
 80107ee:	4b28      	ldr	r3, [pc, #160]	@ (8010890 <HAL_DMA_IRQHandler+0x184>)
 80107f0:	2102      	movs	r1, #2
 80107f2:	4091      	lsls	r1, r2
 80107f4:	000a      	movs	r2, r1
 80107f6:	605a      	str	r2, [r3, #4]
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	2224      	movs	r2, #36	@ 0x24
 80107fc:	2100      	movs	r1, #0
 80107fe:	5499      	strb	r1, [r3, r2]
    if (hdma->XferCpltCallback != NULL)
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010804:	2b00      	cmp	r3, #0
 8010806:	d039      	beq.n	801087c <HAL_DMA_IRQHandler+0x170>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8010808:	687b      	ldr	r3, [r7, #4]
 801080a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801080c:	687a      	ldr	r2, [r7, #4]
 801080e:	0010      	movs	r0, r2
 8010810:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8010812:	e033      	b.n	801087c <HAL_DMA_IRQHandler+0x170>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010818:	221c      	movs	r2, #28
 801081a:	4013      	ands	r3, r2
 801081c:	2208      	movs	r2, #8
 801081e:	409a      	lsls	r2, r3
 8010820:	0013      	movs	r3, r2
 8010822:	68fa      	ldr	r2, [r7, #12]
 8010824:	4013      	ands	r3, r2
 8010826:	d02a      	beq.n	801087e <HAL_DMA_IRQHandler+0x172>
 8010828:	68bb      	ldr	r3, [r7, #8]
 801082a:	2208      	movs	r2, #8
 801082c:	4013      	ands	r3, r2
 801082e:	d026      	beq.n	801087e <HAL_DMA_IRQHandler+0x172>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	681a      	ldr	r2, [r3, #0]
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	681b      	ldr	r3, [r3, #0]
 801083a:	210e      	movs	r1, #14
 801083c:	438a      	bics	r2, r1
 801083e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8010840:	687b      	ldr	r3, [r7, #4]
 8010842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010844:	221c      	movs	r2, #28
 8010846:	401a      	ands	r2, r3
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801084c:	2101      	movs	r1, #1
 801084e:	4091      	lsls	r1, r2
 8010850:	000a      	movs	r2, r1
 8010852:	605a      	str	r2, [r3, #4]
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	2201      	movs	r2, #1
 8010858:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 801085a:	687b      	ldr	r3, [r7, #4]
 801085c:	2225      	movs	r2, #37	@ 0x25
 801085e:	2101      	movs	r1, #1
 8010860:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	2224      	movs	r2, #36	@ 0x24
 8010866:	2100      	movs	r1, #0
 8010868:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 801086a:	687b      	ldr	r3, [r7, #4]
 801086c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801086e:	2b00      	cmp	r3, #0
 8010870:	d005      	beq.n	801087e <HAL_DMA_IRQHandler+0x172>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8010872:	687b      	ldr	r3, [r7, #4]
 8010874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010876:	687a      	ldr	r2, [r7, #4]
 8010878:	0010      	movs	r0, r2
 801087a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 801087c:	46c0      	nop			@ (mov r8, r8)
 801087e:	46c0      	nop			@ (mov r8, r8)
}
 8010880:	46bd      	mov	sp, r7
 8010882:	b004      	add	sp, #16
 8010884:	bd80      	pop	{r7, pc}
 8010886:	46c0      	nop			@ (mov r8, r8)
 8010888:	40020080 	.word	0x40020080
 801088c:	40020400 	.word	0x40020400
 8010890:	40020000 	.word	0x40020000

08010894 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8010894:	b580      	push	{r7, lr}
 8010896:	b084      	sub	sp, #16
 8010898:	af00      	add	r7, sp, #0
 801089a:	60f8      	str	r0, [r7, #12]
 801089c:	60b9      	str	r1, [r7, #8]
 801089e:	607a      	str	r2, [r7, #4]
 80108a0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80108a6:	68fa      	ldr	r2, [r7, #12]
 80108a8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80108aa:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80108ac:	68fb      	ldr	r3, [r7, #12]
 80108ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108b0:	2b00      	cmp	r3, #0
 80108b2:	d004      	beq.n	80108be <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80108b8:	68fa      	ldr	r2, [r7, #12]
 80108ba:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80108bc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80108be:	68fb      	ldr	r3, [r7, #12]
 80108c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80108c2:	221c      	movs	r2, #28
 80108c4:	401a      	ands	r2, r3
 80108c6:	68fb      	ldr	r3, [r7, #12]
 80108c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108ca:	2101      	movs	r1, #1
 80108cc:	4091      	lsls	r1, r2
 80108ce:	000a      	movs	r2, r1
 80108d0:	605a      	str	r2, [r3, #4]
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80108d2:	68fb      	ldr	r3, [r7, #12]
 80108d4:	681b      	ldr	r3, [r3, #0]
 80108d6:	683a      	ldr	r2, [r7, #0]
 80108d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80108da:	68fb      	ldr	r3, [r7, #12]
 80108dc:	689b      	ldr	r3, [r3, #8]
 80108de:	2b10      	cmp	r3, #16
 80108e0:	d108      	bne.n	80108f4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80108e2:	68fb      	ldr	r3, [r7, #12]
 80108e4:	681b      	ldr	r3, [r3, #0]
 80108e6:	687a      	ldr	r2, [r7, #4]
 80108e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80108ea:	68fb      	ldr	r3, [r7, #12]
 80108ec:	681b      	ldr	r3, [r3, #0]
 80108ee:	68ba      	ldr	r2, [r7, #8]
 80108f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80108f2:	e007      	b.n	8010904 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80108f4:	68fb      	ldr	r3, [r7, #12]
 80108f6:	681b      	ldr	r3, [r3, #0]
 80108f8:	68ba      	ldr	r2, [r7, #8]
 80108fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	681b      	ldr	r3, [r3, #0]
 8010900:	687a      	ldr	r2, [r7, #4]
 8010902:	60da      	str	r2, [r3, #12]
}
 8010904:	46c0      	nop			@ (mov r8, r8)
 8010906:	46bd      	mov	sp, r7
 8010908:	b004      	add	sp, #16
 801090a:	bd80      	pop	{r7, pc}

0801090c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 801090c:	b580      	push	{r7, lr}
 801090e:	b084      	sub	sp, #16
 8010910:	af00      	add	r7, sp, #0
 8010912:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

#if defined(DMA2)
  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8010914:	687b      	ldr	r3, [r7, #4]
 8010916:	681b      	ldr	r3, [r3, #0]
 8010918:	001a      	movs	r2, r3
 801091a:	4b1d      	ldr	r3, [pc, #116]	@ (8010990 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 801091c:	429a      	cmp	r2, r3
 801091e:	d814      	bhi.n	801094a <DMA_CalcDMAMUXChannelBaseAndMask+0x3e>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8010920:	687b      	ldr	r3, [r7, #4]
 8010922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010924:	089b      	lsrs	r3, r3, #2
 8010926:	009b      	lsls	r3, r3, #2
 8010928:	4a1a      	ldr	r2, [pc, #104]	@ (8010994 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 801092a:	189a      	adds	r2, r3, r2
 801092c:	687b      	ldr	r3, [r7, #4]
 801092e:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	681b      	ldr	r3, [r3, #0]
 8010934:	001a      	movs	r2, r3
 8010936:	23ff      	movs	r3, #255	@ 0xff
 8010938:	4013      	ands	r3, r2
 801093a:	3b08      	subs	r3, #8
 801093c:	2114      	movs	r1, #20
 801093e:	0018      	movs	r0, r3
 8010940:	f7ef fc08 	bl	8000154 <__udivsi3>
 8010944:	0003      	movs	r3, r0
 8010946:	60fb      	str	r3, [r7, #12]
 8010948:	e014      	b.n	8010974 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 801094a:	687b      	ldr	r3, [r7, #4]
 801094c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801094e:	089b      	lsrs	r3, r3, #2
 8010950:	009b      	lsls	r3, r3, #2
 8010952:	4a11      	ldr	r2, [pc, #68]	@ (8010998 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8010954:	189a      	adds	r2, r3, r2
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	681b      	ldr	r3, [r3, #0]
 801095e:	001a      	movs	r2, r3
 8010960:	23ff      	movs	r3, #255	@ 0xff
 8010962:	4013      	ands	r3, r2
 8010964:	3b08      	subs	r3, #8
 8010966:	2114      	movs	r1, #20
 8010968:	0018      	movs	r0, r3
 801096a:	f7ef fbf3 	bl	8000154 <__udivsi3>
 801096e:	0003      	movs	r3, r0
 8010970:	3307      	adds	r3, #7
 8010972:	60fb      	str	r3, [r7, #12]
  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8010974:	687b      	ldr	r3, [r7, #4]
 8010976:	4a09      	ldr	r2, [pc, #36]	@ (801099c <DMA_CalcDMAMUXChannelBaseAndMask+0x90>)
 8010978:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected
     for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 801097a:	68fb      	ldr	r3, [r7, #12]
 801097c:	221f      	movs	r2, #31
 801097e:	4013      	ands	r3, r2
 8010980:	2201      	movs	r2, #1
 8010982:	409a      	lsls	r2, r3
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8010988:	46c0      	nop			@ (mov r8, r8)
 801098a:	46bd      	mov	sp, r7
 801098c:	b004      	add	sp, #16
 801098e:	bd80      	pop	{r7, pc}
 8010990:	40020407 	.word	0x40020407
 8010994:	40020800 	.word	0x40020800
 8010998:	4002081c 	.word	0x4002081c
 801099c:	40020880 	.word	0x40020880

080109a0 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80109a0:	b580      	push	{r7, lr}
 80109a2:	b084      	sub	sp, #16
 80109a4:	af00      	add	r7, sp, #0
 80109a6:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80109a8:	687b      	ldr	r3, [r7, #4]
 80109aa:	685b      	ldr	r3, [r3, #4]
 80109ac:	22ff      	movs	r2, #255	@ 0xff
 80109ae:	4013      	ands	r3, r2
 80109b0:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 80109b2:	68fb      	ldr	r3, [r7, #12]
 80109b4:	4a0a      	ldr	r2, [pc, #40]	@ (80109e0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80109b6:	4694      	mov	ip, r2
 80109b8:	4463      	add	r3, ip
 80109ba:	009b      	lsls	r3, r3, #2
 80109bc:	001a      	movs	r2, r3
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80109c2:	687b      	ldr	r3, [r7, #4]
 80109c4:	4a07      	ldr	r2, [pc, #28]	@ (80109e4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80109c6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80109c8:	68fb      	ldr	r3, [r7, #12]
 80109ca:	3b01      	subs	r3, #1
 80109cc:	2203      	movs	r2, #3
 80109ce:	4013      	ands	r3, r2
 80109d0:	2201      	movs	r2, #1
 80109d2:	409a      	lsls	r2, r3
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 80109d8:	46c0      	nop			@ (mov r8, r8)
 80109da:	46bd      	mov	sp, r7
 80109dc:	b004      	add	sp, #16
 80109de:	bd80      	pop	{r7, pc}
 80109e0:	1000823f 	.word	0x1000823f
 80109e4:	40020940 	.word	0x40020940

080109e8 <HAL_FLASH_Program>:
  *               TypeProgram = FLASH_TYPEPROGRAM_FAST (32-bit).
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 80109e8:	b5b0      	push	{r4, r5, r7, lr}
 80109ea:	b086      	sub	sp, #24
 80109ec:	af00      	add	r7, sp, #0
 80109ee:	60f8      	str	r0, [r7, #12]
 80109f0:	60b9      	str	r1, [r7, #8]
 80109f2:	603a      	str	r2, [r7, #0]
 80109f4:	607b      	str	r3, [r7, #4]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80109f6:	4b21      	ldr	r3, [pc, #132]	@ (8010a7c <HAL_FLASH_Program+0x94>)
 80109f8:	781b      	ldrb	r3, [r3, #0]
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d101      	bne.n	8010a02 <HAL_FLASH_Program+0x1a>
 80109fe:	2302      	movs	r3, #2
 8010a00:	e038      	b.n	8010a74 <HAL_FLASH_Program+0x8c>
 8010a02:	4b1e      	ldr	r3, [pc, #120]	@ (8010a7c <HAL_FLASH_Program+0x94>)
 8010a04:	2201      	movs	r2, #1
 8010a06:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010a08:	4b1c      	ldr	r3, [pc, #112]	@ (8010a7c <HAL_FLASH_Program+0x94>)
 8010a0a:	2200      	movs	r2, #0
 8010a0c:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010a0e:	2517      	movs	r5, #23
 8010a10:	197c      	adds	r4, r7, r5
 8010a12:	23fa      	movs	r3, #250	@ 0xfa
 8010a14:	009b      	lsls	r3, r3, #2
 8010a16:	0018      	movs	r0, r3
 8010a18:	f000 f874 	bl	8010b04 <FLASH_WaitForLastOperation>
 8010a1c:	0003      	movs	r3, r0
 8010a1e:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8010a20:	197b      	adds	r3, r7, r5
 8010a22:	781b      	ldrb	r3, [r3, #0]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d11f      	bne.n	8010a68 <HAL_FLASH_Program+0x80>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8010a28:	68fb      	ldr	r3, [r7, #12]
 8010a2a:	2b01      	cmp	r3, #1
 8010a2c:	d106      	bne.n	8010a3c <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8010a2e:	683a      	ldr	r2, [r7, #0]
 8010a30:	687b      	ldr	r3, [r7, #4]
 8010a32:	68b9      	ldr	r1, [r7, #8]
 8010a34:	0008      	movs	r0, r1
 8010a36:	f000 f8b3 	bl	8010ba0 <FLASH_Program_DoubleWord>
 8010a3a:	e005      	b.n	8010a48 <HAL_FLASH_Program+0x60>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 row double-word (64-bit) at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8010a3c:	683a      	ldr	r2, [r7, #0]
 8010a3e:	68bb      	ldr	r3, [r7, #8]
 8010a40:	0011      	movs	r1, r2
 8010a42:	0018      	movs	r0, r3
 8010a44:	f015 f9fc 	bl	8025e40 <__FLASH_Program_Fast_veneer>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010a48:	2317      	movs	r3, #23
 8010a4a:	18fc      	adds	r4, r7, r3
 8010a4c:	23fa      	movs	r3, #250	@ 0xfa
 8010a4e:	009b      	lsls	r3, r3, #2
 8010a50:	0018      	movs	r0, r3
 8010a52:	f000 f857 	bl	8010b04 <FLASH_WaitForLastOperation>
 8010a56:	0003      	movs	r3, r0
 8010a58:	7023      	strb	r3, [r4, #0]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8010a5a:	4b09      	ldr	r3, [pc, #36]	@ (8010a80 <HAL_FLASH_Program+0x98>)
 8010a5c:	695a      	ldr	r2, [r3, #20]
 8010a5e:	68fb      	ldr	r3, [r7, #12]
 8010a60:	43d9      	mvns	r1, r3
 8010a62:	4b07      	ldr	r3, [pc, #28]	@ (8010a80 <HAL_FLASH_Program+0x98>)
 8010a64:	400a      	ands	r2, r1
 8010a66:	615a      	str	r2, [r3, #20]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8010a68:	4b04      	ldr	r3, [pc, #16]	@ (8010a7c <HAL_FLASH_Program+0x94>)
 8010a6a:	2200      	movs	r2, #0
 8010a6c:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8010a6e:	2317      	movs	r3, #23
 8010a70:	18fb      	adds	r3, r7, r3
 8010a72:	781b      	ldrb	r3, [r3, #0]
}
 8010a74:	0018      	movs	r0, r3
 8010a76:	46bd      	mov	sp, r7
 8010a78:	b006      	add	sp, #24
 8010a7a:	bdb0      	pop	{r4, r5, r7, pc}
 8010a7c:	20003b04 	.word	0x20003b04
 8010a80:	40022000 	.word	0x40022000

08010a84 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b082      	sub	sp, #8
 8010a88:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8010a8a:	1dfb      	adds	r3, r7, #7
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	701a      	strb	r2, [r3, #0]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8010a90:	4b0b      	ldr	r3, [pc, #44]	@ (8010ac0 <HAL_FLASH_Unlock+0x3c>)
 8010a92:	695b      	ldr	r3, [r3, #20]
 8010a94:	2b00      	cmp	r3, #0
 8010a96:	da0c      	bge.n	8010ab2 <HAL_FLASH_Unlock+0x2e>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8010a98:	4b09      	ldr	r3, [pc, #36]	@ (8010ac0 <HAL_FLASH_Unlock+0x3c>)
 8010a9a:	4a0a      	ldr	r2, [pc, #40]	@ (8010ac4 <HAL_FLASH_Unlock+0x40>)
 8010a9c:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8010a9e:	4b08      	ldr	r3, [pc, #32]	@ (8010ac0 <HAL_FLASH_Unlock+0x3c>)
 8010aa0:	4a09      	ldr	r2, [pc, #36]	@ (8010ac8 <HAL_FLASH_Unlock+0x44>)
 8010aa2:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00U)
 8010aa4:	4b06      	ldr	r3, [pc, #24]	@ (8010ac0 <HAL_FLASH_Unlock+0x3c>)
 8010aa6:	695b      	ldr	r3, [r3, #20]
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	da02      	bge.n	8010ab2 <HAL_FLASH_Unlock+0x2e>
    {
      status = HAL_ERROR;
 8010aac:	1dfb      	adds	r3, r7, #7
 8010aae:	2201      	movs	r2, #1
 8010ab0:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 8010ab2:	1dfb      	adds	r3, r7, #7
 8010ab4:	781b      	ldrb	r3, [r3, #0]
}
 8010ab6:	0018      	movs	r0, r3
 8010ab8:	46bd      	mov	sp, r7
 8010aba:	b002      	add	sp, #8
 8010abc:	bd80      	pop	{r7, pc}
 8010abe:	46c0      	nop			@ (mov r8, r8)
 8010ac0:	40022000 	.word	0x40022000
 8010ac4:	45670123 	.word	0x45670123
 8010ac8:	cdef89ab 	.word	0xcdef89ab

08010acc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8010acc:	b580      	push	{r7, lr}
 8010ace:	b082      	sub	sp, #8
 8010ad0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_ERROR;
 8010ad2:	1dfb      	adds	r3, r7, #7
 8010ad4:	2201      	movs	r2, #1
 8010ad6:	701a      	strb	r2, [r3, #0]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8010ad8:	4b09      	ldr	r3, [pc, #36]	@ (8010b00 <HAL_FLASH_Lock+0x34>)
 8010ada:	695a      	ldr	r2, [r3, #20]
 8010adc:	4b08      	ldr	r3, [pc, #32]	@ (8010b00 <HAL_FLASH_Lock+0x34>)
 8010ade:	2180      	movs	r1, #128	@ 0x80
 8010ae0:	0609      	lsls	r1, r1, #24
 8010ae2:	430a      	orrs	r2, r1
 8010ae4:	615a      	str	r2, [r3, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0x00u)
 8010ae6:	4b06      	ldr	r3, [pc, #24]	@ (8010b00 <HAL_FLASH_Lock+0x34>)
 8010ae8:	695b      	ldr	r3, [r3, #20]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	da02      	bge.n	8010af4 <HAL_FLASH_Lock+0x28>
  {
    status = HAL_OK;
 8010aee:	1dfb      	adds	r3, r7, #7
 8010af0:	2200      	movs	r2, #0
 8010af2:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8010af4:	1dfb      	adds	r3, r7, #7
 8010af6:	781b      	ldrb	r3, [r3, #0]
}
 8010af8:	0018      	movs	r0, r3
 8010afa:	46bd      	mov	sp, r7
 8010afc:	b002      	add	sp, #8
 8010afe:	bd80      	pop	{r7, pc}
 8010b00:	40022000 	.word	0x40022000

08010b04 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8010b04:	b580      	push	{r7, lr}
 8010b06:	b084      	sub	sp, #16
 8010b08:	af00      	add	r7, sp, #0
 8010b0a:	6078      	str	r0, [r7, #4]
  uint32_t error;
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  uint32_t timeout = HAL_GetTick() + Timeout;
 8010b0c:	f7fd fe34 	bl	800e778 <HAL_GetTick>
 8010b10:	0002      	movs	r2, r0
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	189b      	adds	r3, r3, r2
 8010b16:	60fb      	str	r3, [r7, #12]
  error = FLASH_SR_BSY1;
 8010b18:	2380      	movs	r3, #128	@ 0x80
 8010b1a:	025b      	lsls	r3, r3, #9
 8010b1c:	60bb      	str	r3, [r7, #8]
  while ((FLASH->SR & error) != 0x00U)
 8010b1e:	e007      	b.n	8010b30 <FLASH_WaitForLastOperation+0x2c>
  {
    if (HAL_GetTick() >= timeout)
 8010b20:	f7fd fe2a 	bl	800e778 <HAL_GetTick>
 8010b24:	0002      	movs	r2, r0
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	4293      	cmp	r3, r2
 8010b2a:	d801      	bhi.n	8010b30 <FLASH_WaitForLastOperation+0x2c>
    {
      return HAL_TIMEOUT;
 8010b2c:	2303      	movs	r3, #3
 8010b2e:	e02a      	b.n	8010b86 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & error) != 0x00U)
 8010b30:	4b17      	ldr	r3, [pc, #92]	@ (8010b90 <FLASH_WaitForLastOperation+0x8c>)
 8010b32:	691b      	ldr	r3, [r3, #16]
 8010b34:	68ba      	ldr	r2, [r7, #8]
 8010b36:	4013      	ands	r3, r2
 8010b38:	d1f2      	bne.n	8010b20 <FLASH_WaitForLastOperation+0x1c>
    }
  }

  /* check flash errors */
  error = (FLASH->SR & FLASH_SR_ERRORS);
 8010b3a:	4b15      	ldr	r3, [pc, #84]	@ (8010b90 <FLASH_WaitForLastOperation+0x8c>)
 8010b3c:	691b      	ldr	r3, [r3, #16]
 8010b3e:	4a15      	ldr	r2, [pc, #84]	@ (8010b94 <FLASH_WaitForLastOperation+0x90>)
 8010b40:	4013      	ands	r3, r2
 8010b42:	60bb      	str	r3, [r7, #8]

  /* Clear SR register */
  FLASH->SR = FLASH_SR_CLEAR;
 8010b44:	4b12      	ldr	r3, [pc, #72]	@ (8010b90 <FLASH_WaitForLastOperation+0x8c>)
 8010b46:	4a14      	ldr	r2, [pc, #80]	@ (8010b98 <FLASH_WaitForLastOperation+0x94>)
 8010b48:	611a      	str	r2, [r3, #16]

  if (error != 0x00U)
 8010b4a:	68bb      	ldr	r3, [r7, #8]
 8010b4c:	2b00      	cmp	r3, #0
 8010b4e:	d004      	beq.n	8010b5a <FLASH_WaitForLastOperation+0x56>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8010b50:	4b12      	ldr	r3, [pc, #72]	@ (8010b9c <FLASH_WaitForLastOperation+0x98>)
 8010b52:	68ba      	ldr	r2, [r7, #8]
 8010b54:	605a      	str	r2, [r3, #4]
    return HAL_ERROR;
 8010b56:	2301      	movs	r3, #1
 8010b58:	e015      	b.n	8010b86 <FLASH_WaitForLastOperation+0x82>
  }

  /* Wait for control register to be written */
  timeout = HAL_GetTick() + Timeout;
 8010b5a:	f7fd fe0d 	bl	800e778 <HAL_GetTick>
 8010b5e:	0002      	movs	r2, r0
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	189b      	adds	r3, r3, r2
 8010b64:	60fb      	str	r3, [r7, #12]

  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8010b66:	e007      	b.n	8010b78 <FLASH_WaitForLastOperation+0x74>
  {
    if (HAL_GetTick() >= timeout)
 8010b68:	f7fd fe06 	bl	800e778 <HAL_GetTick>
 8010b6c:	0002      	movs	r2, r0
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	4293      	cmp	r3, r2
 8010b72:	d801      	bhi.n	8010b78 <FLASH_WaitForLastOperation+0x74>
    {
      return HAL_TIMEOUT;
 8010b74:	2303      	movs	r3, #3
 8010b76:	e006      	b.n	8010b86 <FLASH_WaitForLastOperation+0x82>
  while ((FLASH->SR & FLASH_SR_CFGBSY) != 0x00U)
 8010b78:	4b05      	ldr	r3, [pc, #20]	@ (8010b90 <FLASH_WaitForLastOperation+0x8c>)
 8010b7a:	691a      	ldr	r2, [r3, #16]
 8010b7c:	2380      	movs	r3, #128	@ 0x80
 8010b7e:	02db      	lsls	r3, r3, #11
 8010b80:	4013      	ands	r3, r2
 8010b82:	d1f1      	bne.n	8010b68 <FLASH_WaitForLastOperation+0x64>
    }
  }

  return HAL_OK;
 8010b84:	2300      	movs	r3, #0
}
 8010b86:	0018      	movs	r0, r3
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	b004      	add	sp, #16
 8010b8c:	bd80      	pop	{r7, pc}
 8010b8e:	46c0      	nop			@ (mov r8, r8)
 8010b90:	40022000 	.word	0x40022000
 8010b94:	000083fa 	.word	0x000083fa
 8010b98:	000083fb 	.word	0x000083fb
 8010b9c:	20003b04 	.word	0x20003b04

08010ba0 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8010ba0:	b5b0      	push	{r4, r5, r7, lr}
 8010ba2:	b084      	sub	sp, #16
 8010ba4:	af00      	add	r7, sp, #0
 8010ba6:	60f8      	str	r0, [r7, #12]
 8010ba8:	603a      	str	r2, [r7, #0]
 8010baa:	607b      	str	r3, [r7, #4]
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8010bac:	4b0b      	ldr	r3, [pc, #44]	@ (8010bdc <FLASH_Program_DoubleWord+0x3c>)
 8010bae:	695a      	ldr	r2, [r3, #20]
 8010bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8010bdc <FLASH_Program_DoubleWord+0x3c>)
 8010bb2:	2101      	movs	r1, #1
 8010bb4:	430a      	orrs	r2, r1
 8010bb6:	615a      	str	r2, [r3, #20]

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8010bb8:	68fb      	ldr	r3, [r7, #12]
 8010bba:	683a      	ldr	r2, [r7, #0]
 8010bbc:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8010bbe:	f3bf 8f6f 	isb	sy
}
 8010bc2:	46c0      	nop			@ (mov r8, r8)
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8010bc4:	687b      	ldr	r3, [r7, #4]
 8010bc6:	001c      	movs	r4, r3
 8010bc8:	2300      	movs	r3, #0
 8010bca:	001d      	movs	r5, r3
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	3304      	adds	r3, #4
 8010bd0:	0022      	movs	r2, r4
 8010bd2:	601a      	str	r2, [r3, #0]
}
 8010bd4:	46c0      	nop			@ (mov r8, r8)
 8010bd6:	46bd      	mov	sp, r7
 8010bd8:	b004      	add	sp, #16
 8010bda:	bdb0      	pop	{r4, r5, r7, pc}
 8010bdc:	40022000 	.word	0x40022000

08010be0 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8010be0:	b5b0      	push	{r4, r5, r7, lr}
 8010be2:	b084      	sub	sp, #16
 8010be4:	af00      	add	r7, sp, #0
 8010be6:	6078      	str	r0, [r7, #4]
 8010be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8010bea:	4b32      	ldr	r3, [pc, #200]	@ (8010cb4 <HAL_FLASHEx_Erase+0xd4>)
 8010bec:	781b      	ldrb	r3, [r3, #0]
 8010bee:	2b01      	cmp	r3, #1
 8010bf0:	d101      	bne.n	8010bf6 <HAL_FLASHEx_Erase+0x16>
 8010bf2:	2302      	movs	r3, #2
 8010bf4:	e059      	b.n	8010caa <HAL_FLASHEx_Erase+0xca>
 8010bf6:	4b2f      	ldr	r3, [pc, #188]	@ (8010cb4 <HAL_FLASHEx_Erase+0xd4>)
 8010bf8:	2201      	movs	r2, #1
 8010bfa:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8010bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8010cb4 <HAL_FLASHEx_Erase+0xd4>)
 8010bfe:	2200      	movs	r2, #0
 8010c00:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010c02:	250f      	movs	r5, #15
 8010c04:	197c      	adds	r4, r7, r5
 8010c06:	23fa      	movs	r3, #250	@ 0xfa
 8010c08:	009b      	lsls	r3, r3, #2
 8010c0a:	0018      	movs	r0, r3
 8010c0c:	f7ff ff7a 	bl	8010b04 <FLASH_WaitForLastOperation>
 8010c10:	0003      	movs	r3, r0
 8010c12:	7023      	strb	r3, [r4, #0]

  if (status == HAL_OK)
 8010c14:	002c      	movs	r4, r5
 8010c16:	193b      	adds	r3, r7, r4
 8010c18:	781b      	ldrb	r3, [r3, #0]
 8010c1a:	2b00      	cmp	r3, #0
 8010c1c:	d13f      	bne.n	8010c9e <HAL_FLASHEx_Erase+0xbe>
  {
    /* For single bank product force Banks to Bank 1 */
    pEraseInit->Banks = FLASH_BANK_1;
 8010c1e:	687b      	ldr	r3, [r7, #4]
 8010c20:	2201      	movs	r2, #1
 8010c22:	605a      	str	r2, [r3, #4]
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASS)
 8010c24:	687b      	ldr	r3, [r7, #4]
 8010c26:	681b      	ldr	r3, [r3, #0]
 8010c28:	2b04      	cmp	r3, #4
 8010c2a:	d10a      	bne.n	8010c42 <HAL_FLASHEx_Erase+0x62>
    {
      /* Proceed to Mass Erase */
      FLASH_MassErase();
 8010c2c:	f000 f846 	bl	8010cbc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010c30:	193c      	adds	r4, r7, r4
 8010c32:	23fa      	movs	r3, #250	@ 0xfa
 8010c34:	009b      	lsls	r3, r3, #2
 8010c36:	0018      	movs	r0, r3
 8010c38:	f7ff ff64 	bl	8010b04 <FLASH_WaitForLastOperation>
 8010c3c:	0003      	movs	r3, r0
 8010c3e:	7023      	strb	r3, [r4, #0]
 8010c40:	e02d      	b.n	8010c9e <HAL_FLASHEx_Erase+0xbe>
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8010c42:	683b      	ldr	r3, [r7, #0]
 8010c44:	2201      	movs	r2, #1
 8010c46:	4252      	negs	r2, r2
 8010c48:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	689b      	ldr	r3, [r3, #8]
 8010c4e:	60bb      	str	r3, [r7, #8]
 8010c50:	e017      	b.n	8010c82 <HAL_FLASHEx_Erase+0xa2>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8010c52:	68bb      	ldr	r3, [r7, #8]
 8010c54:	0018      	movs	r0, r3
 8010c56:	f000 f841 	bl	8010cdc <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8010c5a:	250f      	movs	r5, #15
 8010c5c:	197c      	adds	r4, r7, r5
 8010c5e:	23fa      	movs	r3, #250	@ 0xfa
 8010c60:	009b      	lsls	r3, r3, #2
 8010c62:	0018      	movs	r0, r3
 8010c64:	f7ff ff4e 	bl	8010b04 <FLASH_WaitForLastOperation>
 8010c68:	0003      	movs	r3, r0
 8010c6a:	7023      	strb	r3, [r4, #0]

        if (status != HAL_OK)
 8010c6c:	197b      	adds	r3, r7, r5
 8010c6e:	781b      	ldrb	r3, [r3, #0]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d003      	beq.n	8010c7c <HAL_FLASHEx_Erase+0x9c>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8010c74:	683b      	ldr	r3, [r7, #0]
 8010c76:	68ba      	ldr	r2, [r7, #8]
 8010c78:	601a      	str	r2, [r3, #0]
          break;
 8010c7a:	e00a      	b.n	8010c92 <HAL_FLASHEx_Erase+0xb2>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8010c7c:	68bb      	ldr	r3, [r7, #8]
 8010c7e:	3301      	adds	r3, #1
 8010c80:	60bb      	str	r3, [r7, #8]
 8010c82:	687b      	ldr	r3, [r7, #4]
 8010c84:	689a      	ldr	r2, [r3, #8]
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	68db      	ldr	r3, [r3, #12]
 8010c8a:	18d3      	adds	r3, r2, r3
 8010c8c:	68ba      	ldr	r2, [r7, #8]
 8010c8e:	429a      	cmp	r2, r3
 8010c90:	d3df      	bcc.n	8010c52 <HAL_FLASHEx_Erase+0x72>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 8010c92:	4b09      	ldr	r3, [pc, #36]	@ (8010cb8 <HAL_FLASHEx_Erase+0xd8>)
 8010c94:	695a      	ldr	r2, [r3, #20]
 8010c96:	4b08      	ldr	r3, [pc, #32]	@ (8010cb8 <HAL_FLASHEx_Erase+0xd8>)
 8010c98:	2102      	movs	r1, #2
 8010c9a:	438a      	bics	r2, r1
 8010c9c:	615a      	str	r2, [r3, #20]
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8010c9e:	4b05      	ldr	r3, [pc, #20]	@ (8010cb4 <HAL_FLASHEx_Erase+0xd4>)
 8010ca0:	2200      	movs	r2, #0
 8010ca2:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8010ca4:	230f      	movs	r3, #15
 8010ca6:	18fb      	adds	r3, r7, r3
 8010ca8:	781b      	ldrb	r3, [r3, #0]
}
 8010caa:	0018      	movs	r0, r3
 8010cac:	46bd      	mov	sp, r7
 8010cae:	b004      	add	sp, #16
 8010cb0:	bdb0      	pop	{r4, r5, r7, pc}
 8010cb2:	46c0      	nop			@ (mov r8, r8)
 8010cb4:	20003b04 	.word	0x20003b04
 8010cb8:	40022000 	.word	0x40022000

08010cbc <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
  SET_BIT(FLASH->CR, (FLASH_CR_STRT | FLASH_CR_MER1));
 8010cc0:	4b04      	ldr	r3, [pc, #16]	@ (8010cd4 <FLASH_MassErase+0x18>)
 8010cc2:	695a      	ldr	r2, [r3, #20]
 8010cc4:	4b03      	ldr	r3, [pc, #12]	@ (8010cd4 <FLASH_MassErase+0x18>)
 8010cc6:	4904      	ldr	r1, [pc, #16]	@ (8010cd8 <FLASH_MassErase+0x1c>)
 8010cc8:	430a      	orrs	r2, r1
 8010cca:	615a      	str	r2, [r3, #20]
}
 8010ccc:	46c0      	nop			@ (mov r8, r8)
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}
 8010cd2:	46c0      	nop			@ (mov r8, r8)
 8010cd4:	40022000 	.word	0x40022000
 8010cd8:	00010004 	.word	0x00010004

08010cdc <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8010cdc:	b580      	push	{r7, lr}
 8010cde:	b084      	sub	sp, #16
 8010ce0:	af00      	add	r7, sp, #0
 8010ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_BANK(FLASH_BANK_1));
  assert_param(IS_FLASH_PAGE(Page));

  /* Get configuration register, then clear page number */
  tmp = (FLASH->CR & ~FLASH_CR_PNB);
 8010ce4:	4b08      	ldr	r3, [pc, #32]	@ (8010d08 <FLASH_PageErase+0x2c>)
 8010ce6:	695b      	ldr	r3, [r3, #20]
 8010ce8:	4a08      	ldr	r2, [pc, #32]	@ (8010d0c <FLASH_PageErase+0x30>)
 8010cea:	4013      	ands	r3, r2
 8010cec:	60fb      	str	r3, [r7, #12]

  /* Set page number, Page Erase bit & Start bit */
  FLASH->CR = (tmp | (FLASH_CR_STRT | (Page <<  FLASH_CR_PNB_Pos) | FLASH_CR_PER));
 8010cee:	687b      	ldr	r3, [r7, #4]
 8010cf0:	00da      	lsls	r2, r3, #3
 8010cf2:	68fb      	ldr	r3, [r7, #12]
 8010cf4:	431a      	orrs	r2, r3
 8010cf6:	4b04      	ldr	r3, [pc, #16]	@ (8010d08 <FLASH_PageErase+0x2c>)
 8010cf8:	4905      	ldr	r1, [pc, #20]	@ (8010d10 <FLASH_PageErase+0x34>)
 8010cfa:	430a      	orrs	r2, r1
 8010cfc:	615a      	str	r2, [r3, #20]
}
 8010cfe:	46c0      	nop			@ (mov r8, r8)
 8010d00:	46bd      	mov	sp, r7
 8010d02:	b004      	add	sp, #16
 8010d04:	bd80      	pop	{r7, pc}
 8010d06:	46c0      	nop			@ (mov r8, r8)
 8010d08:	40022000 	.word	0x40022000
 8010d0c:	fffffc07 	.word	0xfffffc07
 8010d10:	00010002 	.word	0x00010002

08010d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8010d14:	b580      	push	{r7, lr}
 8010d16:	b086      	sub	sp, #24
 8010d18:	af00      	add	r7, sp, #0
 8010d1a:	6078      	str	r0, [r7, #4]
 8010d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8010d1e:	2300      	movs	r3, #0
 8010d20:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010d22:	e153      	b.n	8010fcc <HAL_GPIO_Init+0x2b8>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8010d24:	683b      	ldr	r3, [r7, #0]
 8010d26:	681b      	ldr	r3, [r3, #0]
 8010d28:	2101      	movs	r1, #1
 8010d2a:	697a      	ldr	r2, [r7, #20]
 8010d2c:	4091      	lsls	r1, r2
 8010d2e:	000a      	movs	r2, r1
 8010d30:	4013      	ands	r3, r2
 8010d32:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8010d34:	68fb      	ldr	r3, [r7, #12]
 8010d36:	2b00      	cmp	r3, #0
 8010d38:	d100      	bne.n	8010d3c <HAL_GPIO_Init+0x28>
 8010d3a:	e144      	b.n	8010fc6 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8010d3c:	683b      	ldr	r3, [r7, #0]
 8010d3e:	685b      	ldr	r3, [r3, #4]
 8010d40:	2203      	movs	r2, #3
 8010d42:	4013      	ands	r3, r2
 8010d44:	2b01      	cmp	r3, #1
 8010d46:	d005      	beq.n	8010d54 <HAL_GPIO_Init+0x40>
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	685b      	ldr	r3, [r3, #4]
 8010d4c:	2203      	movs	r2, #3
 8010d4e:	4013      	ands	r3, r2
 8010d50:	2b02      	cmp	r3, #2
 8010d52:	d130      	bne.n	8010db6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8010d54:	687b      	ldr	r3, [r7, #4]
 8010d56:	689b      	ldr	r3, [r3, #8]
 8010d58:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8010d5a:	697b      	ldr	r3, [r7, #20]
 8010d5c:	005b      	lsls	r3, r3, #1
 8010d5e:	2203      	movs	r2, #3
 8010d60:	409a      	lsls	r2, r3
 8010d62:	0013      	movs	r3, r2
 8010d64:	43da      	mvns	r2, r3
 8010d66:	693b      	ldr	r3, [r7, #16]
 8010d68:	4013      	ands	r3, r2
 8010d6a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8010d6c:	683b      	ldr	r3, [r7, #0]
 8010d6e:	68da      	ldr	r2, [r3, #12]
 8010d70:	697b      	ldr	r3, [r7, #20]
 8010d72:	005b      	lsls	r3, r3, #1
 8010d74:	409a      	lsls	r2, r3
 8010d76:	0013      	movs	r3, r2
 8010d78:	693a      	ldr	r2, [r7, #16]
 8010d7a:	4313      	orrs	r3, r2
 8010d7c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8010d7e:	687b      	ldr	r3, [r7, #4]
 8010d80:	693a      	ldr	r2, [r7, #16]
 8010d82:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8010d84:	687b      	ldr	r3, [r7, #4]
 8010d86:	685b      	ldr	r3, [r3, #4]
 8010d88:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8010d8a:	2201      	movs	r2, #1
 8010d8c:	697b      	ldr	r3, [r7, #20]
 8010d8e:	409a      	lsls	r2, r3
 8010d90:	0013      	movs	r3, r2
 8010d92:	43da      	mvns	r2, r3
 8010d94:	693b      	ldr	r3, [r7, #16]
 8010d96:	4013      	ands	r3, r2
 8010d98:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_POS) << position);
 8010d9a:	683b      	ldr	r3, [r7, #0]
 8010d9c:	685b      	ldr	r3, [r3, #4]
 8010d9e:	091b      	lsrs	r3, r3, #4
 8010da0:	2201      	movs	r2, #1
 8010da2:	401a      	ands	r2, r3
 8010da4:	697b      	ldr	r3, [r7, #20]
 8010da6:	409a      	lsls	r2, r3
 8010da8:	0013      	movs	r3, r2
 8010daa:	693a      	ldr	r2, [r7, #16]
 8010dac:	4313      	orrs	r3, r2
 8010dae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8010db0:	687b      	ldr	r3, [r7, #4]
 8010db2:	693a      	ldr	r2, [r7, #16]
 8010db4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8010db6:	683b      	ldr	r3, [r7, #0]
 8010db8:	685b      	ldr	r3, [r3, #4]
 8010dba:	2203      	movs	r2, #3
 8010dbc:	4013      	ands	r3, r2
 8010dbe:	2b03      	cmp	r3, #3
 8010dc0:	d017      	beq.n	8010df2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8010dc2:	687b      	ldr	r3, [r7, #4]
 8010dc4:	68db      	ldr	r3, [r3, #12]
 8010dc6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8010dc8:	697b      	ldr	r3, [r7, #20]
 8010dca:	005b      	lsls	r3, r3, #1
 8010dcc:	2203      	movs	r2, #3
 8010dce:	409a      	lsls	r2, r3
 8010dd0:	0013      	movs	r3, r2
 8010dd2:	43da      	mvns	r2, r3
 8010dd4:	693b      	ldr	r3, [r7, #16]
 8010dd6:	4013      	ands	r3, r2
 8010dd8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8010dda:	683b      	ldr	r3, [r7, #0]
 8010ddc:	689a      	ldr	r2, [r3, #8]
 8010dde:	697b      	ldr	r3, [r7, #20]
 8010de0:	005b      	lsls	r3, r3, #1
 8010de2:	409a      	lsls	r2, r3
 8010de4:	0013      	movs	r3, r2
 8010de6:	693a      	ldr	r2, [r7, #16]
 8010de8:	4313      	orrs	r3, r2
 8010dea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8010dec:	687b      	ldr	r3, [r7, #4]
 8010dee:	693a      	ldr	r2, [r7, #16]
 8010df0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8010df2:	683b      	ldr	r3, [r7, #0]
 8010df4:	685b      	ldr	r3, [r3, #4]
 8010df6:	2203      	movs	r2, #3
 8010df8:	4013      	ands	r3, r2
 8010dfa:	2b02      	cmp	r3, #2
 8010dfc:	d123      	bne.n	8010e46 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8010dfe:	697b      	ldr	r3, [r7, #20]
 8010e00:	08da      	lsrs	r2, r3, #3
 8010e02:	687b      	ldr	r3, [r7, #4]
 8010e04:	3208      	adds	r2, #8
 8010e06:	0092      	lsls	r2, r2, #2
 8010e08:	58d3      	ldr	r3, [r2, r3]
 8010e0a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8010e0c:	697b      	ldr	r3, [r7, #20]
 8010e0e:	2207      	movs	r2, #7
 8010e10:	4013      	ands	r3, r2
 8010e12:	009b      	lsls	r3, r3, #2
 8010e14:	220f      	movs	r2, #15
 8010e16:	409a      	lsls	r2, r3
 8010e18:	0013      	movs	r3, r2
 8010e1a:	43da      	mvns	r2, r3
 8010e1c:	693b      	ldr	r3, [r7, #16]
 8010e1e:	4013      	ands	r3, r2
 8010e20:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8010e22:	683b      	ldr	r3, [r7, #0]
 8010e24:	691a      	ldr	r2, [r3, #16]
 8010e26:	697b      	ldr	r3, [r7, #20]
 8010e28:	2107      	movs	r1, #7
 8010e2a:	400b      	ands	r3, r1
 8010e2c:	009b      	lsls	r3, r3, #2
 8010e2e:	409a      	lsls	r2, r3
 8010e30:	0013      	movs	r3, r2
 8010e32:	693a      	ldr	r2, [r7, #16]
 8010e34:	4313      	orrs	r3, r2
 8010e36:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8010e38:	697b      	ldr	r3, [r7, #20]
 8010e3a:	08da      	lsrs	r2, r3, #3
 8010e3c:	687b      	ldr	r3, [r7, #4]
 8010e3e:	3208      	adds	r2, #8
 8010e40:	0092      	lsls	r2, r2, #2
 8010e42:	6939      	ldr	r1, [r7, #16]
 8010e44:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8010e46:	687b      	ldr	r3, [r7, #4]
 8010e48:	681b      	ldr	r3, [r3, #0]
 8010e4a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8010e4c:	697b      	ldr	r3, [r7, #20]
 8010e4e:	005b      	lsls	r3, r3, #1
 8010e50:	2203      	movs	r2, #3
 8010e52:	409a      	lsls	r2, r3
 8010e54:	0013      	movs	r3, r2
 8010e56:	43da      	mvns	r2, r3
 8010e58:	693b      	ldr	r3, [r7, #16]
 8010e5a:	4013      	ands	r3, r2
 8010e5c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8010e5e:	683b      	ldr	r3, [r7, #0]
 8010e60:	685b      	ldr	r3, [r3, #4]
 8010e62:	2203      	movs	r2, #3
 8010e64:	401a      	ands	r2, r3
 8010e66:	697b      	ldr	r3, [r7, #20]
 8010e68:	005b      	lsls	r3, r3, #1
 8010e6a:	409a      	lsls	r2, r3
 8010e6c:	0013      	movs	r3, r2
 8010e6e:	693a      	ldr	r2, [r7, #16]
 8010e70:	4313      	orrs	r3, r2
 8010e72:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	693a      	ldr	r2, [r7, #16]
 8010e78:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8010e7a:	683b      	ldr	r3, [r7, #0]
 8010e7c:	685a      	ldr	r2, [r3, #4]
 8010e7e:	23c0      	movs	r3, #192	@ 0xc0
 8010e80:	029b      	lsls	r3, r3, #10
 8010e82:	4013      	ands	r3, r2
 8010e84:	d100      	bne.n	8010e88 <HAL_GPIO_Init+0x174>
 8010e86:	e09e      	b.n	8010fc6 <HAL_GPIO_Init+0x2b2>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8010e88:	4a56      	ldr	r2, [pc, #344]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010e8a:	697b      	ldr	r3, [r7, #20]
 8010e8c:	089b      	lsrs	r3, r3, #2
 8010e8e:	3318      	adds	r3, #24
 8010e90:	009b      	lsls	r3, r3, #2
 8010e92:	589b      	ldr	r3, [r3, r2]
 8010e94:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8010e96:	697b      	ldr	r3, [r7, #20]
 8010e98:	2203      	movs	r2, #3
 8010e9a:	4013      	ands	r3, r2
 8010e9c:	00db      	lsls	r3, r3, #3
 8010e9e:	220f      	movs	r2, #15
 8010ea0:	409a      	lsls	r2, r3
 8010ea2:	0013      	movs	r3, r2
 8010ea4:	43da      	mvns	r2, r3
 8010ea6:	693b      	ldr	r3, [r7, #16]
 8010ea8:	4013      	ands	r3, r2
 8010eaa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03u)));
 8010eac:	687a      	ldr	r2, [r7, #4]
 8010eae:	23a0      	movs	r3, #160	@ 0xa0
 8010eb0:	05db      	lsls	r3, r3, #23
 8010eb2:	429a      	cmp	r2, r3
 8010eb4:	d01f      	beq.n	8010ef6 <HAL_GPIO_Init+0x1e2>
 8010eb6:	687b      	ldr	r3, [r7, #4]
 8010eb8:	4a4b      	ldr	r2, [pc, #300]	@ (8010fe8 <HAL_GPIO_Init+0x2d4>)
 8010eba:	4293      	cmp	r3, r2
 8010ebc:	d019      	beq.n	8010ef2 <HAL_GPIO_Init+0x1de>
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	4a4a      	ldr	r2, [pc, #296]	@ (8010fec <HAL_GPIO_Init+0x2d8>)
 8010ec2:	4293      	cmp	r3, r2
 8010ec4:	d013      	beq.n	8010eee <HAL_GPIO_Init+0x1da>
 8010ec6:	687b      	ldr	r3, [r7, #4]
 8010ec8:	4a49      	ldr	r2, [pc, #292]	@ (8010ff0 <HAL_GPIO_Init+0x2dc>)
 8010eca:	4293      	cmp	r3, r2
 8010ecc:	d00d      	beq.n	8010eea <HAL_GPIO_Init+0x1d6>
 8010ece:	687b      	ldr	r3, [r7, #4]
 8010ed0:	4a48      	ldr	r2, [pc, #288]	@ (8010ff4 <HAL_GPIO_Init+0x2e0>)
 8010ed2:	4293      	cmp	r3, r2
 8010ed4:	d007      	beq.n	8010ee6 <HAL_GPIO_Init+0x1d2>
 8010ed6:	687b      	ldr	r3, [r7, #4]
 8010ed8:	4a47      	ldr	r2, [pc, #284]	@ (8010ff8 <HAL_GPIO_Init+0x2e4>)
 8010eda:	4293      	cmp	r3, r2
 8010edc:	d101      	bne.n	8010ee2 <HAL_GPIO_Init+0x1ce>
 8010ede:	2305      	movs	r3, #5
 8010ee0:	e00a      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010ee2:	2306      	movs	r3, #6
 8010ee4:	e008      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010ee6:	2304      	movs	r3, #4
 8010ee8:	e006      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010eea:	2303      	movs	r3, #3
 8010eec:	e004      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010eee:	2302      	movs	r3, #2
 8010ef0:	e002      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010ef2:	2301      	movs	r3, #1
 8010ef4:	e000      	b.n	8010ef8 <HAL_GPIO_Init+0x1e4>
 8010ef6:	2300      	movs	r3, #0
 8010ef8:	697a      	ldr	r2, [r7, #20]
 8010efa:	2103      	movs	r1, #3
 8010efc:	400a      	ands	r2, r1
 8010efe:	00d2      	lsls	r2, r2, #3
 8010f00:	4093      	lsls	r3, r2
 8010f02:	693a      	ldr	r2, [r7, #16]
 8010f04:	4313      	orrs	r3, r2
 8010f06:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8010f08:	4936      	ldr	r1, [pc, #216]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f0a:	697b      	ldr	r3, [r7, #20]
 8010f0c:	089b      	lsrs	r3, r3, #2
 8010f0e:	3318      	adds	r3, #24
 8010f10:	009b      	lsls	r3, r3, #2
 8010f12:	693a      	ldr	r2, [r7, #16]
 8010f14:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8010f16:	4b33      	ldr	r3, [pc, #204]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f18:	681b      	ldr	r3, [r3, #0]
 8010f1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	43da      	mvns	r2, r3
 8010f20:	693b      	ldr	r3, [r7, #16]
 8010f22:	4013      	ands	r3, r2
 8010f24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8010f26:	683b      	ldr	r3, [r7, #0]
 8010f28:	685a      	ldr	r2, [r3, #4]
 8010f2a:	2380      	movs	r3, #128	@ 0x80
 8010f2c:	035b      	lsls	r3, r3, #13
 8010f2e:	4013      	ands	r3, r2
 8010f30:	d003      	beq.n	8010f3a <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 8010f32:	693a      	ldr	r2, [r7, #16]
 8010f34:	68fb      	ldr	r3, [r7, #12]
 8010f36:	4313      	orrs	r3, r2
 8010f38:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8010f3a:	4b2a      	ldr	r3, [pc, #168]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f3c:	693a      	ldr	r2, [r7, #16]
 8010f3e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8010f40:	4b28      	ldr	r3, [pc, #160]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f42:	685b      	ldr	r3, [r3, #4]
 8010f44:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010f46:	68fb      	ldr	r3, [r7, #12]
 8010f48:	43da      	mvns	r2, r3
 8010f4a:	693b      	ldr	r3, [r7, #16]
 8010f4c:	4013      	ands	r3, r2
 8010f4e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8010f50:	683b      	ldr	r3, [r7, #0]
 8010f52:	685a      	ldr	r2, [r3, #4]
 8010f54:	2380      	movs	r3, #128	@ 0x80
 8010f56:	039b      	lsls	r3, r3, #14
 8010f58:	4013      	ands	r3, r2
 8010f5a:	d003      	beq.n	8010f64 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 8010f5c:	693a      	ldr	r2, [r7, #16]
 8010f5e:	68fb      	ldr	r3, [r7, #12]
 8010f60:	4313      	orrs	r3, r2
 8010f62:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8010f64:	4b1f      	ldr	r3, [pc, #124]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f66:	693a      	ldr	r2, [r7, #16]
 8010f68:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8010f6a:	4a1e      	ldr	r2, [pc, #120]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f6c:	2384      	movs	r3, #132	@ 0x84
 8010f6e:	58d3      	ldr	r3, [r2, r3]
 8010f70:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010f72:	68fb      	ldr	r3, [r7, #12]
 8010f74:	43da      	mvns	r2, r3
 8010f76:	693b      	ldr	r3, [r7, #16]
 8010f78:	4013      	ands	r3, r2
 8010f7a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8010f7c:	683b      	ldr	r3, [r7, #0]
 8010f7e:	685a      	ldr	r2, [r3, #4]
 8010f80:	2380      	movs	r3, #128	@ 0x80
 8010f82:	029b      	lsls	r3, r3, #10
 8010f84:	4013      	ands	r3, r2
 8010f86:	d003      	beq.n	8010f90 <HAL_GPIO_Init+0x27c>
        {
          temp |= iocurrent;
 8010f88:	693a      	ldr	r2, [r7, #16]
 8010f8a:	68fb      	ldr	r3, [r7, #12]
 8010f8c:	4313      	orrs	r3, r2
 8010f8e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8010f90:	4914      	ldr	r1, [pc, #80]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f92:	2284      	movs	r2, #132	@ 0x84
 8010f94:	693b      	ldr	r3, [r7, #16]
 8010f96:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8010f98:	4a12      	ldr	r2, [pc, #72]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010f9a:	2380      	movs	r3, #128	@ 0x80
 8010f9c:	58d3      	ldr	r3, [r2, r3]
 8010f9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8010fa0:	68fb      	ldr	r3, [r7, #12]
 8010fa2:	43da      	mvns	r2, r3
 8010fa4:	693b      	ldr	r3, [r7, #16]
 8010fa6:	4013      	ands	r3, r2
 8010fa8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8010faa:	683b      	ldr	r3, [r7, #0]
 8010fac:	685a      	ldr	r2, [r3, #4]
 8010fae:	2380      	movs	r3, #128	@ 0x80
 8010fb0:	025b      	lsls	r3, r3, #9
 8010fb2:	4013      	ands	r3, r2
 8010fb4:	d003      	beq.n	8010fbe <HAL_GPIO_Init+0x2aa>
        {
          temp |= iocurrent;
 8010fb6:	693a      	ldr	r2, [r7, #16]
 8010fb8:	68fb      	ldr	r3, [r7, #12]
 8010fba:	4313      	orrs	r3, r2
 8010fbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8010fbe:	4909      	ldr	r1, [pc, #36]	@ (8010fe4 <HAL_GPIO_Init+0x2d0>)
 8010fc0:	2280      	movs	r2, #128	@ 0x80
 8010fc2:	693b      	ldr	r3, [r7, #16]
 8010fc4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8010fc6:	697b      	ldr	r3, [r7, #20]
 8010fc8:	3301      	adds	r3, #1
 8010fca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8010fcc:	683b      	ldr	r3, [r7, #0]
 8010fce:	681a      	ldr	r2, [r3, #0]
 8010fd0:	697b      	ldr	r3, [r7, #20]
 8010fd2:	40da      	lsrs	r2, r3
 8010fd4:	1e13      	subs	r3, r2, #0
 8010fd6:	d000      	beq.n	8010fda <HAL_GPIO_Init+0x2c6>
 8010fd8:	e6a4      	b.n	8010d24 <HAL_GPIO_Init+0x10>
  }
}
 8010fda:	46c0      	nop			@ (mov r8, r8)
 8010fdc:	46c0      	nop			@ (mov r8, r8)
 8010fde:	46bd      	mov	sp, r7
 8010fe0:	b006      	add	sp, #24
 8010fe2:	bd80      	pop	{r7, pc}
 8010fe4:	40021800 	.word	0x40021800
 8010fe8:	50000400 	.word	0x50000400
 8010fec:	50000800 	.word	0x50000800
 8010ff0:	50000c00 	.word	0x50000c00
 8010ff4:	50001000 	.word	0x50001000
 8010ff8:	50001400 	.word	0x50001400

08010ffc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b084      	sub	sp, #16
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
 8011004:	000a      	movs	r2, r1
 8011006:	1cbb      	adds	r3, r7, #2
 8011008:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	691b      	ldr	r3, [r3, #16]
 801100e:	1cba      	adds	r2, r7, #2
 8011010:	8812      	ldrh	r2, [r2, #0]
 8011012:	4013      	ands	r3, r2
 8011014:	d004      	beq.n	8011020 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8011016:	230f      	movs	r3, #15
 8011018:	18fb      	adds	r3, r7, r3
 801101a:	2201      	movs	r2, #1
 801101c:	701a      	strb	r2, [r3, #0]
 801101e:	e003      	b.n	8011028 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8011020:	230f      	movs	r3, #15
 8011022:	18fb      	adds	r3, r7, r3
 8011024:	2200      	movs	r2, #0
 8011026:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8011028:	230f      	movs	r3, #15
 801102a:	18fb      	adds	r3, r7, r3
 801102c:	781b      	ldrb	r3, [r3, #0]
}
 801102e:	0018      	movs	r0, r3
 8011030:	46bd      	mov	sp, r7
 8011032:	b004      	add	sp, #16
 8011034:	bd80      	pop	{r7, pc}

08011036 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011036:	b580      	push	{r7, lr}
 8011038:	b082      	sub	sp, #8
 801103a:	af00      	add	r7, sp, #0
 801103c:	6078      	str	r0, [r7, #4]
 801103e:	0008      	movs	r0, r1
 8011040:	0011      	movs	r1, r2
 8011042:	1cbb      	adds	r3, r7, #2
 8011044:	1c02      	adds	r2, r0, #0
 8011046:	801a      	strh	r2, [r3, #0]
 8011048:	1c7b      	adds	r3, r7, #1
 801104a:	1c0a      	adds	r2, r1, #0
 801104c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 801104e:	1c7b      	adds	r3, r7, #1
 8011050:	781b      	ldrb	r3, [r3, #0]
 8011052:	2b00      	cmp	r3, #0
 8011054:	d004      	beq.n	8011060 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8011056:	1cbb      	adds	r3, r7, #2
 8011058:	881a      	ldrh	r2, [r3, #0]
 801105a:	687b      	ldr	r3, [r7, #4]
 801105c:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 801105e:	e003      	b.n	8011068 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8011060:	1cbb      	adds	r3, r7, #2
 8011062:	881a      	ldrh	r2, [r3, #0]
 8011064:	687b      	ldr	r3, [r7, #4]
 8011066:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8011068:	46c0      	nop			@ (mov r8, r8)
 801106a:	46bd      	mov	sp, r7
 801106c:	b002      	add	sp, #8
 801106e:	bd80      	pop	{r7, pc}

08011070 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8011070:	b580      	push	{r7, lr}
 8011072:	b082      	sub	sp, #8
 8011074:	af00      	add	r7, sp, #0
 8011076:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2b00      	cmp	r3, #0
 801107c:	d101      	bne.n	8011082 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 801107e:	2301      	movs	r3, #1
 8011080:	e08f      	b.n	80111a2 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8011082:	687b      	ldr	r3, [r7, #4]
 8011084:	2241      	movs	r2, #65	@ 0x41
 8011086:	5c9b      	ldrb	r3, [r3, r2]
 8011088:	b2db      	uxtb	r3, r3
 801108a:	2b00      	cmp	r3, #0
 801108c:	d107      	bne.n	801109e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	2240      	movs	r2, #64	@ 0x40
 8011092:	2100      	movs	r1, #0
 8011094:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	0018      	movs	r0, r3
 801109a:	f7f3 fc65 	bl	8004968 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	2241      	movs	r2, #65	@ 0x41
 80110a2:	2124      	movs	r1, #36	@ 0x24
 80110a4:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	681a      	ldr	r2, [r3, #0]
 80110ac:	687b      	ldr	r3, [r7, #4]
 80110ae:	681b      	ldr	r3, [r3, #0]
 80110b0:	2101      	movs	r1, #1
 80110b2:	438a      	bics	r2, r1
 80110b4:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	685a      	ldr	r2, [r3, #4]
 80110ba:	687b      	ldr	r3, [r7, #4]
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	493b      	ldr	r1, [pc, #236]	@ (80111ac <HAL_I2C_Init+0x13c>)
 80110c0:	400a      	ands	r2, r1
 80110c2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80110c4:	687b      	ldr	r3, [r7, #4]
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	689a      	ldr	r2, [r3, #8]
 80110ca:	687b      	ldr	r3, [r7, #4]
 80110cc:	681b      	ldr	r3, [r3, #0]
 80110ce:	4938      	ldr	r1, [pc, #224]	@ (80111b0 <HAL_I2C_Init+0x140>)
 80110d0:	400a      	ands	r2, r1
 80110d2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	68db      	ldr	r3, [r3, #12]
 80110d8:	2b01      	cmp	r3, #1
 80110da:	d108      	bne.n	80110ee <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	689a      	ldr	r2, [r3, #8]
 80110e0:	687b      	ldr	r3, [r7, #4]
 80110e2:	681b      	ldr	r3, [r3, #0]
 80110e4:	2180      	movs	r1, #128	@ 0x80
 80110e6:	0209      	lsls	r1, r1, #8
 80110e8:	430a      	orrs	r2, r1
 80110ea:	609a      	str	r2, [r3, #8]
 80110ec:	e007      	b.n	80110fe <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	689a      	ldr	r2, [r3, #8]
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	681b      	ldr	r3, [r3, #0]
 80110f6:	2184      	movs	r1, #132	@ 0x84
 80110f8:	0209      	lsls	r1, r1, #8
 80110fa:	430a      	orrs	r2, r1
 80110fc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80110fe:	687b      	ldr	r3, [r7, #4]
 8011100:	68db      	ldr	r3, [r3, #12]
 8011102:	2b02      	cmp	r3, #2
 8011104:	d109      	bne.n	801111a <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	681b      	ldr	r3, [r3, #0]
 801110a:	685a      	ldr	r2, [r3, #4]
 801110c:	687b      	ldr	r3, [r7, #4]
 801110e:	681b      	ldr	r3, [r3, #0]
 8011110:	2180      	movs	r1, #128	@ 0x80
 8011112:	0109      	lsls	r1, r1, #4
 8011114:	430a      	orrs	r2, r1
 8011116:	605a      	str	r2, [r3, #4]
 8011118:	e007      	b.n	801112a <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	681b      	ldr	r3, [r3, #0]
 801111e:	685a      	ldr	r2, [r3, #4]
 8011120:	687b      	ldr	r3, [r7, #4]
 8011122:	681b      	ldr	r3, [r3, #0]
 8011124:	4923      	ldr	r1, [pc, #140]	@ (80111b4 <HAL_I2C_Init+0x144>)
 8011126:	400a      	ands	r2, r1
 8011128:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 801112a:	687b      	ldr	r3, [r7, #4]
 801112c:	681b      	ldr	r3, [r3, #0]
 801112e:	685a      	ldr	r2, [r3, #4]
 8011130:	687b      	ldr	r3, [r7, #4]
 8011132:	681b      	ldr	r3, [r3, #0]
 8011134:	4920      	ldr	r1, [pc, #128]	@ (80111b8 <HAL_I2C_Init+0x148>)
 8011136:	430a      	orrs	r2, r1
 8011138:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	68da      	ldr	r2, [r3, #12]
 8011140:	687b      	ldr	r3, [r7, #4]
 8011142:	681b      	ldr	r3, [r3, #0]
 8011144:	491a      	ldr	r1, [pc, #104]	@ (80111b0 <HAL_I2C_Init+0x140>)
 8011146:	400a      	ands	r2, r1
 8011148:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801114a:	687b      	ldr	r3, [r7, #4]
 801114c:	691a      	ldr	r2, [r3, #16]
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	695b      	ldr	r3, [r3, #20]
 8011152:	431a      	orrs	r2, r3
 8011154:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8011156:	687b      	ldr	r3, [r7, #4]
 8011158:	699b      	ldr	r3, [r3, #24]
 801115a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 801115c:	687b      	ldr	r3, [r7, #4]
 801115e:	681b      	ldr	r3, [r3, #0]
 8011160:	430a      	orrs	r2, r1
 8011162:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8011164:	687b      	ldr	r3, [r7, #4]
 8011166:	69d9      	ldr	r1, [r3, #28]
 8011168:	687b      	ldr	r3, [r7, #4]
 801116a:	6a1a      	ldr	r2, [r3, #32]
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	681b      	ldr	r3, [r3, #0]
 8011170:	430a      	orrs	r2, r1
 8011172:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	681a      	ldr	r2, [r3, #0]
 801117a:	687b      	ldr	r3, [r7, #4]
 801117c:	681b      	ldr	r3, [r3, #0]
 801117e:	2101      	movs	r1, #1
 8011180:	430a      	orrs	r2, r1
 8011182:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	2200      	movs	r2, #0
 8011188:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	2241      	movs	r2, #65	@ 0x41
 801118e:	2120      	movs	r1, #32
 8011190:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8011192:	687b      	ldr	r3, [r7, #4]
 8011194:	2200      	movs	r2, #0
 8011196:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	2242      	movs	r2, #66	@ 0x42
 801119c:	2100      	movs	r1, #0
 801119e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80111a0:	2300      	movs	r3, #0
}
 80111a2:	0018      	movs	r0, r3
 80111a4:	46bd      	mov	sp, r7
 80111a6:	b002      	add	sp, #8
 80111a8:	bd80      	pop	{r7, pc}
 80111aa:	46c0      	nop			@ (mov r8, r8)
 80111ac:	f0ffffff 	.word	0xf0ffffff
 80111b0:	ffff7fff 	.word	0xffff7fff
 80111b4:	fffff7ff 	.word	0xfffff7ff
 80111b8:	02008000 	.word	0x02008000

080111bc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80111bc:	b590      	push	{r4, r7, lr}
 80111be:	b089      	sub	sp, #36	@ 0x24
 80111c0:	af02      	add	r7, sp, #8
 80111c2:	60f8      	str	r0, [r7, #12]
 80111c4:	000c      	movs	r4, r1
 80111c6:	0010      	movs	r0, r2
 80111c8:	0019      	movs	r1, r3
 80111ca:	230a      	movs	r3, #10
 80111cc:	18fb      	adds	r3, r7, r3
 80111ce:	1c22      	adds	r2, r4, #0
 80111d0:	801a      	strh	r2, [r3, #0]
 80111d2:	2308      	movs	r3, #8
 80111d4:	18fb      	adds	r3, r7, r3
 80111d6:	1c02      	adds	r2, r0, #0
 80111d8:	801a      	strh	r2, [r3, #0]
 80111da:	1dbb      	adds	r3, r7, #6
 80111dc:	1c0a      	adds	r2, r1, #0
 80111de:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80111e0:	68fb      	ldr	r3, [r7, #12]
 80111e2:	2241      	movs	r2, #65	@ 0x41
 80111e4:	5c9b      	ldrb	r3, [r3, r2]
 80111e6:	b2db      	uxtb	r3, r3
 80111e8:	2b20      	cmp	r3, #32
 80111ea:	d000      	beq.n	80111ee <HAL_I2C_Mem_Write+0x32>
 80111ec:	e10c      	b.n	8011408 <HAL_I2C_Mem_Write+0x24c>
  {
    if ((pData == NULL) || (Size == 0U))
 80111ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d004      	beq.n	80111fe <HAL_I2C_Mem_Write+0x42>
 80111f4:	232c      	movs	r3, #44	@ 0x2c
 80111f6:	18fb      	adds	r3, r7, r3
 80111f8:	881b      	ldrh	r3, [r3, #0]
 80111fa:	2b00      	cmp	r3, #0
 80111fc:	d105      	bne.n	801120a <HAL_I2C_Mem_Write+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	2280      	movs	r2, #128	@ 0x80
 8011202:	0092      	lsls	r2, r2, #2
 8011204:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8011206:	2301      	movs	r3, #1
 8011208:	e0ff      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 801120a:	68fb      	ldr	r3, [r7, #12]
 801120c:	2240      	movs	r2, #64	@ 0x40
 801120e:	5c9b      	ldrb	r3, [r3, r2]
 8011210:	2b01      	cmp	r3, #1
 8011212:	d101      	bne.n	8011218 <HAL_I2C_Mem_Write+0x5c>
 8011214:	2302      	movs	r3, #2
 8011216:	e0f8      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
 8011218:	68fb      	ldr	r3, [r7, #12]
 801121a:	2240      	movs	r2, #64	@ 0x40
 801121c:	2101      	movs	r1, #1
 801121e:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8011220:	f7fd faaa 	bl	800e778 <HAL_GetTick>
 8011224:	0003      	movs	r3, r0
 8011226:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011228:	2380      	movs	r3, #128	@ 0x80
 801122a:	0219      	lsls	r1, r3, #8
 801122c:	68f8      	ldr	r0, [r7, #12]
 801122e:	697b      	ldr	r3, [r7, #20]
 8011230:	9300      	str	r3, [sp, #0]
 8011232:	2319      	movs	r3, #25
 8011234:	2201      	movs	r2, #1
 8011236:	f000 fb0b 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 801123a:	1e03      	subs	r3, r0, #0
 801123c:	d001      	beq.n	8011242 <HAL_I2C_Mem_Write+0x86>
    {
      return HAL_ERROR;
 801123e:	2301      	movs	r3, #1
 8011240:	e0e3      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8011242:	68fb      	ldr	r3, [r7, #12]
 8011244:	2241      	movs	r2, #65	@ 0x41
 8011246:	2121      	movs	r1, #33	@ 0x21
 8011248:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 801124a:	68fb      	ldr	r3, [r7, #12]
 801124c:	2242      	movs	r2, #66	@ 0x42
 801124e:	2140      	movs	r1, #64	@ 0x40
 8011250:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8011252:	68fb      	ldr	r3, [r7, #12]
 8011254:	2200      	movs	r2, #0
 8011256:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8011258:	68fb      	ldr	r3, [r7, #12]
 801125a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801125c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 801125e:	68fb      	ldr	r3, [r7, #12]
 8011260:	222c      	movs	r2, #44	@ 0x2c
 8011262:	18ba      	adds	r2, r7, r2
 8011264:	8812      	ldrh	r2, [r2, #0]
 8011266:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8011268:	68fb      	ldr	r3, [r7, #12]
 801126a:	2200      	movs	r2, #0
 801126c:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 801126e:	1dbb      	adds	r3, r7, #6
 8011270:	881c      	ldrh	r4, [r3, #0]
 8011272:	2308      	movs	r3, #8
 8011274:	18fb      	adds	r3, r7, r3
 8011276:	881a      	ldrh	r2, [r3, #0]
 8011278:	230a      	movs	r3, #10
 801127a:	18fb      	adds	r3, r7, r3
 801127c:	8819      	ldrh	r1, [r3, #0]
 801127e:	68f8      	ldr	r0, [r7, #12]
 8011280:	697b      	ldr	r3, [r7, #20]
 8011282:	9301      	str	r3, [sp, #4]
 8011284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011286:	9300      	str	r3, [sp, #0]
 8011288:	0023      	movs	r3, r4
 801128a:	f000 f9f9 	bl	8011680 <I2C_RequestMemoryWrite>
 801128e:	1e03      	subs	r3, r0, #0
 8011290:	d005      	beq.n	801129e <HAL_I2C_Mem_Write+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8011292:	68fb      	ldr	r3, [r7, #12]
 8011294:	2240      	movs	r2, #64	@ 0x40
 8011296:	2100      	movs	r1, #0
 8011298:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 801129a:	2301      	movs	r3, #1
 801129c:	e0b5      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80112a2:	b29b      	uxth	r3, r3
 80112a4:	2bff      	cmp	r3, #255	@ 0xff
 80112a6:	d911      	bls.n	80112cc <HAL_I2C_Mem_Write+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80112a8:	68fb      	ldr	r3, [r7, #12]
 80112aa:	22ff      	movs	r2, #255	@ 0xff
 80112ac:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80112ae:	68fb      	ldr	r3, [r7, #12]
 80112b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80112b2:	b2da      	uxtb	r2, r3
 80112b4:	2380      	movs	r3, #128	@ 0x80
 80112b6:	045c      	lsls	r4, r3, #17
 80112b8:	230a      	movs	r3, #10
 80112ba:	18fb      	adds	r3, r7, r3
 80112bc:	8819      	ldrh	r1, [r3, #0]
 80112be:	68f8      	ldr	r0, [r7, #12]
 80112c0:	2300      	movs	r3, #0
 80112c2:	9300      	str	r3, [sp, #0]
 80112c4:	0023      	movs	r3, r4
 80112c6:	f000 fc9d 	bl	8011c04 <I2C_TransferConfig>
 80112ca:	e012      	b.n	80112f2 <HAL_I2C_Mem_Write+0x136>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80112cc:	68fb      	ldr	r3, [r7, #12]
 80112ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80112d0:	b29a      	uxth	r2, r3
 80112d2:	68fb      	ldr	r3, [r7, #12]
 80112d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80112d6:	68fb      	ldr	r3, [r7, #12]
 80112d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80112da:	b2da      	uxtb	r2, r3
 80112dc:	2380      	movs	r3, #128	@ 0x80
 80112de:	049c      	lsls	r4, r3, #18
 80112e0:	230a      	movs	r3, #10
 80112e2:	18fb      	adds	r3, r7, r3
 80112e4:	8819      	ldrh	r1, [r3, #0]
 80112e6:	68f8      	ldr	r0, [r7, #12]
 80112e8:	2300      	movs	r3, #0
 80112ea:	9300      	str	r3, [sp, #0]
 80112ec:	0023      	movs	r3, r4
 80112ee:	f000 fc89 	bl	8011c04 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80112f2:	697a      	ldr	r2, [r7, #20]
 80112f4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80112f6:	68fb      	ldr	r3, [r7, #12]
 80112f8:	0018      	movs	r0, r3
 80112fa:	f000 fb01 	bl	8011900 <I2C_WaitOnTXISFlagUntilTimeout>
 80112fe:	1e03      	subs	r3, r0, #0
 8011300:	d001      	beq.n	8011306 <HAL_I2C_Mem_Write+0x14a>
      {
        return HAL_ERROR;
 8011302:	2301      	movs	r3, #1
 8011304:	e081      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8011306:	68fb      	ldr	r3, [r7, #12]
 8011308:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801130a:	781a      	ldrb	r2, [r3, #0]
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011312:	68fb      	ldr	r3, [r7, #12]
 8011314:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011316:	1c5a      	adds	r2, r3, #1
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 801131c:	68fb      	ldr	r3, [r7, #12]
 801131e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011320:	b29b      	uxth	r3, r3
 8011322:	3b01      	subs	r3, #1
 8011324:	b29a      	uxth	r2, r3
 8011326:	68fb      	ldr	r3, [r7, #12]
 8011328:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 801132a:	68fb      	ldr	r3, [r7, #12]
 801132c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801132e:	3b01      	subs	r3, #1
 8011330:	b29a      	uxth	r2, r3
 8011332:	68fb      	ldr	r3, [r7, #12]
 8011334:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8011336:	68fb      	ldr	r3, [r7, #12]
 8011338:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801133a:	b29b      	uxth	r3, r3
 801133c:	2b00      	cmp	r3, #0
 801133e:	d03a      	beq.n	80113b6 <HAL_I2C_Mem_Write+0x1fa>
 8011340:	68fb      	ldr	r3, [r7, #12]
 8011342:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011344:	2b00      	cmp	r3, #0
 8011346:	d136      	bne.n	80113b6 <HAL_I2C_Mem_Write+0x1fa>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8011348:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801134a:	68f8      	ldr	r0, [r7, #12]
 801134c:	697b      	ldr	r3, [r7, #20]
 801134e:	9300      	str	r3, [sp, #0]
 8011350:	0013      	movs	r3, r2
 8011352:	2200      	movs	r2, #0
 8011354:	2180      	movs	r1, #128	@ 0x80
 8011356:	f000 fa7b 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 801135a:	1e03      	subs	r3, r0, #0
 801135c:	d001      	beq.n	8011362 <HAL_I2C_Mem_Write+0x1a6>
        {
          return HAL_ERROR;
 801135e:	2301      	movs	r3, #1
 8011360:	e053      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8011362:	68fb      	ldr	r3, [r7, #12]
 8011364:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011366:	b29b      	uxth	r3, r3
 8011368:	2bff      	cmp	r3, #255	@ 0xff
 801136a:	d911      	bls.n	8011390 <HAL_I2C_Mem_Write+0x1d4>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 801136c:	68fb      	ldr	r3, [r7, #12]
 801136e:	22ff      	movs	r2, #255	@ 0xff
 8011370:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8011372:	68fb      	ldr	r3, [r7, #12]
 8011374:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011376:	b2da      	uxtb	r2, r3
 8011378:	2380      	movs	r3, #128	@ 0x80
 801137a:	045c      	lsls	r4, r3, #17
 801137c:	230a      	movs	r3, #10
 801137e:	18fb      	adds	r3, r7, r3
 8011380:	8819      	ldrh	r1, [r3, #0]
 8011382:	68f8      	ldr	r0, [r7, #12]
 8011384:	2300      	movs	r3, #0
 8011386:	9300      	str	r3, [sp, #0]
 8011388:	0023      	movs	r3, r4
 801138a:	f000 fc3b 	bl	8011c04 <I2C_TransferConfig>
 801138e:	e012      	b.n	80113b6 <HAL_I2C_Mem_Write+0x1fa>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8011390:	68fb      	ldr	r3, [r7, #12]
 8011392:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011394:	b29a      	uxth	r2, r3
 8011396:	68fb      	ldr	r3, [r7, #12]
 8011398:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 801139a:	68fb      	ldr	r3, [r7, #12]
 801139c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801139e:	b2da      	uxtb	r2, r3
 80113a0:	2380      	movs	r3, #128	@ 0x80
 80113a2:	049c      	lsls	r4, r3, #18
 80113a4:	230a      	movs	r3, #10
 80113a6:	18fb      	adds	r3, r7, r3
 80113a8:	8819      	ldrh	r1, [r3, #0]
 80113aa:	68f8      	ldr	r0, [r7, #12]
 80113ac:	2300      	movs	r3, #0
 80113ae:	9300      	str	r3, [sp, #0]
 80113b0:	0023      	movs	r3, r4
 80113b2:	f000 fc27 	bl	8011c04 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80113b6:	68fb      	ldr	r3, [r7, #12]
 80113b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80113ba:	b29b      	uxth	r3, r3
 80113bc:	2b00      	cmp	r3, #0
 80113be:	d198      	bne.n	80112f2 <HAL_I2C_Mem_Write+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80113c0:	697a      	ldr	r2, [r7, #20]
 80113c2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	0018      	movs	r0, r3
 80113c8:	f000 fae0 	bl	801198c <I2C_WaitOnSTOPFlagUntilTimeout>
 80113cc:	1e03      	subs	r3, r0, #0
 80113ce:	d001      	beq.n	80113d4 <HAL_I2C_Mem_Write+0x218>
    {
      return HAL_ERROR;
 80113d0:	2301      	movs	r3, #1
 80113d2:	e01a      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80113d4:	68fb      	ldr	r3, [r7, #12]
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	2220      	movs	r2, #32
 80113da:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80113dc:	68fb      	ldr	r3, [r7, #12]
 80113de:	681b      	ldr	r3, [r3, #0]
 80113e0:	685a      	ldr	r2, [r3, #4]
 80113e2:	68fb      	ldr	r3, [r7, #12]
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	490b      	ldr	r1, [pc, #44]	@ (8011414 <HAL_I2C_Mem_Write+0x258>)
 80113e8:	400a      	ands	r2, r1
 80113ea:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	2241      	movs	r2, #65	@ 0x41
 80113f0:	2120      	movs	r1, #32
 80113f2:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80113f4:	68fb      	ldr	r3, [r7, #12]
 80113f6:	2242      	movs	r2, #66	@ 0x42
 80113f8:	2100      	movs	r1, #0
 80113fa:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80113fc:	68fb      	ldr	r3, [r7, #12]
 80113fe:	2240      	movs	r2, #64	@ 0x40
 8011400:	2100      	movs	r1, #0
 8011402:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011404:	2300      	movs	r3, #0
 8011406:	e000      	b.n	801140a <HAL_I2C_Mem_Write+0x24e>
  }
  else
  {
    return HAL_BUSY;
 8011408:	2302      	movs	r3, #2
  }
}
 801140a:	0018      	movs	r0, r3
 801140c:	46bd      	mov	sp, r7
 801140e:	b007      	add	sp, #28
 8011410:	bd90      	pop	{r4, r7, pc}
 8011412:	46c0      	nop			@ (mov r8, r8)
 8011414:	fe00e800 	.word	0xfe00e800

08011418 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8011418:	b590      	push	{r4, r7, lr}
 801141a:	b089      	sub	sp, #36	@ 0x24
 801141c:	af02      	add	r7, sp, #8
 801141e:	60f8      	str	r0, [r7, #12]
 8011420:	000c      	movs	r4, r1
 8011422:	0010      	movs	r0, r2
 8011424:	0019      	movs	r1, r3
 8011426:	230a      	movs	r3, #10
 8011428:	18fb      	adds	r3, r7, r3
 801142a:	1c22      	adds	r2, r4, #0
 801142c:	801a      	strh	r2, [r3, #0]
 801142e:	2308      	movs	r3, #8
 8011430:	18fb      	adds	r3, r7, r3
 8011432:	1c02      	adds	r2, r0, #0
 8011434:	801a      	strh	r2, [r3, #0]
 8011436:	1dbb      	adds	r3, r7, #6
 8011438:	1c0a      	adds	r2, r1, #0
 801143a:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 801143c:	68fb      	ldr	r3, [r7, #12]
 801143e:	2241      	movs	r2, #65	@ 0x41
 8011440:	5c9b      	ldrb	r3, [r3, r2]
 8011442:	b2db      	uxtb	r3, r3
 8011444:	2b20      	cmp	r3, #32
 8011446:	d000      	beq.n	801144a <HAL_I2C_Mem_Read+0x32>
 8011448:	e110      	b.n	801166c <HAL_I2C_Mem_Read+0x254>
  {
    if ((pData == NULL) || (Size == 0U))
 801144a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801144c:	2b00      	cmp	r3, #0
 801144e:	d004      	beq.n	801145a <HAL_I2C_Mem_Read+0x42>
 8011450:	232c      	movs	r3, #44	@ 0x2c
 8011452:	18fb      	adds	r3, r7, r3
 8011454:	881b      	ldrh	r3, [r3, #0]
 8011456:	2b00      	cmp	r3, #0
 8011458:	d105      	bne.n	8011466 <HAL_I2C_Mem_Read+0x4e>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 801145a:	68fb      	ldr	r3, [r7, #12]
 801145c:	2280      	movs	r2, #128	@ 0x80
 801145e:	0092      	lsls	r2, r2, #2
 8011460:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8011462:	2301      	movs	r3, #1
 8011464:	e103      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011466:	68fb      	ldr	r3, [r7, #12]
 8011468:	2240      	movs	r2, #64	@ 0x40
 801146a:	5c9b      	ldrb	r3, [r3, r2]
 801146c:	2b01      	cmp	r3, #1
 801146e:	d101      	bne.n	8011474 <HAL_I2C_Mem_Read+0x5c>
 8011470:	2302      	movs	r3, #2
 8011472:	e0fc      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
 8011474:	68fb      	ldr	r3, [r7, #12]
 8011476:	2240      	movs	r2, #64	@ 0x40
 8011478:	2101      	movs	r1, #1
 801147a:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 801147c:	f7fd f97c 	bl	800e778 <HAL_GetTick>
 8011480:	0003      	movs	r3, r0
 8011482:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8011484:	2380      	movs	r3, #128	@ 0x80
 8011486:	0219      	lsls	r1, r3, #8
 8011488:	68f8      	ldr	r0, [r7, #12]
 801148a:	697b      	ldr	r3, [r7, #20]
 801148c:	9300      	str	r3, [sp, #0]
 801148e:	2319      	movs	r3, #25
 8011490:	2201      	movs	r2, #1
 8011492:	f000 f9dd 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 8011496:	1e03      	subs	r3, r0, #0
 8011498:	d001      	beq.n	801149e <HAL_I2C_Mem_Read+0x86>
    {
      return HAL_ERROR;
 801149a:	2301      	movs	r3, #1
 801149c:	e0e7      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	2241      	movs	r2, #65	@ 0x41
 80114a2:	2122      	movs	r1, #34	@ 0x22
 80114a4:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	2242      	movs	r2, #66	@ 0x42
 80114aa:	2140      	movs	r1, #64	@ 0x40
 80114ac:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80114ae:	68fb      	ldr	r3, [r7, #12]
 80114b0:	2200      	movs	r2, #0
 80114b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80114b8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80114ba:	68fb      	ldr	r3, [r7, #12]
 80114bc:	222c      	movs	r2, #44	@ 0x2c
 80114be:	18ba      	adds	r2, r7, r2
 80114c0:	8812      	ldrh	r2, [r2, #0]
 80114c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	2200      	movs	r2, #0
 80114c8:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80114ca:	1dbb      	adds	r3, r7, #6
 80114cc:	881c      	ldrh	r4, [r3, #0]
 80114ce:	2308      	movs	r3, #8
 80114d0:	18fb      	adds	r3, r7, r3
 80114d2:	881a      	ldrh	r2, [r3, #0]
 80114d4:	230a      	movs	r3, #10
 80114d6:	18fb      	adds	r3, r7, r3
 80114d8:	8819      	ldrh	r1, [r3, #0]
 80114da:	68f8      	ldr	r0, [r7, #12]
 80114dc:	697b      	ldr	r3, [r7, #20]
 80114de:	9301      	str	r3, [sp, #4]
 80114e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80114e2:	9300      	str	r3, [sp, #0]
 80114e4:	0023      	movs	r3, r4
 80114e6:	f000 f92f 	bl	8011748 <I2C_RequestMemoryRead>
 80114ea:	1e03      	subs	r3, r0, #0
 80114ec:	d005      	beq.n	80114fa <HAL_I2C_Mem_Read+0xe2>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80114ee:	68fb      	ldr	r3, [r7, #12]
 80114f0:	2240      	movs	r2, #64	@ 0x40
 80114f2:	2100      	movs	r1, #0
 80114f4:	5499      	strb	r1, [r3, r2]
      return HAL_ERROR;
 80114f6:	2301      	movs	r3, #1
 80114f8:	e0b9      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80114fa:	68fb      	ldr	r3, [r7, #12]
 80114fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80114fe:	b29b      	uxth	r3, r3
 8011500:	2bff      	cmp	r3, #255	@ 0xff
 8011502:	d911      	bls.n	8011528 <HAL_I2C_Mem_Read+0x110>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8011504:	68fb      	ldr	r3, [r7, #12]
 8011506:	22ff      	movs	r2, #255	@ 0xff
 8011508:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801150e:	b2da      	uxtb	r2, r3
 8011510:	2380      	movs	r3, #128	@ 0x80
 8011512:	045c      	lsls	r4, r3, #17
 8011514:	230a      	movs	r3, #10
 8011516:	18fb      	adds	r3, r7, r3
 8011518:	8819      	ldrh	r1, [r3, #0]
 801151a:	68f8      	ldr	r0, [r7, #12]
 801151c:	4b56      	ldr	r3, [pc, #344]	@ (8011678 <HAL_I2C_Mem_Read+0x260>)
 801151e:	9300      	str	r3, [sp, #0]
 8011520:	0023      	movs	r3, r4
 8011522:	f000 fb6f 	bl	8011c04 <I2C_TransferConfig>
 8011526:	e012      	b.n	801154e <HAL_I2C_Mem_Read+0x136>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8011528:	68fb      	ldr	r3, [r7, #12]
 801152a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801152c:	b29a      	uxth	r2, r3
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8011532:	68fb      	ldr	r3, [r7, #12]
 8011534:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011536:	b2da      	uxtb	r2, r3
 8011538:	2380      	movs	r3, #128	@ 0x80
 801153a:	049c      	lsls	r4, r3, #18
 801153c:	230a      	movs	r3, #10
 801153e:	18fb      	adds	r3, r7, r3
 8011540:	8819      	ldrh	r1, [r3, #0]
 8011542:	68f8      	ldr	r0, [r7, #12]
 8011544:	4b4c      	ldr	r3, [pc, #304]	@ (8011678 <HAL_I2C_Mem_Read+0x260>)
 8011546:	9300      	str	r3, [sp, #0]
 8011548:	0023      	movs	r3, r4
 801154a:	f000 fb5b 	bl	8011c04 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 801154e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011550:	68f8      	ldr	r0, [r7, #12]
 8011552:	697b      	ldr	r3, [r7, #20]
 8011554:	9300      	str	r3, [sp, #0]
 8011556:	0013      	movs	r3, r2
 8011558:	2200      	movs	r2, #0
 801155a:	2104      	movs	r1, #4
 801155c:	f000 f978 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 8011560:	1e03      	subs	r3, r0, #0
 8011562:	d001      	beq.n	8011568 <HAL_I2C_Mem_Read+0x150>
      {
        return HAL_ERROR;
 8011564:	2301      	movs	r3, #1
 8011566:	e082      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8011568:	68fb      	ldr	r3, [r7, #12]
 801156a:	681b      	ldr	r3, [r3, #0]
 801156c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801156e:	68fb      	ldr	r3, [r7, #12]
 8011570:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011572:	b2d2      	uxtb	r2, r2
 8011574:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8011576:	68fb      	ldr	r3, [r7, #12]
 8011578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801157a:	1c5a      	adds	r2, r3, #1
 801157c:	68fb      	ldr	r3, [r7, #12]
 801157e:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8011580:	68fb      	ldr	r3, [r7, #12]
 8011582:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011584:	3b01      	subs	r3, #1
 8011586:	b29a      	uxth	r2, r3
 8011588:	68fb      	ldr	r3, [r7, #12]
 801158a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8011590:	b29b      	uxth	r3, r3
 8011592:	3b01      	subs	r3, #1
 8011594:	b29a      	uxth	r2, r3
 8011596:	68fb      	ldr	r3, [r7, #12]
 8011598:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 801159a:	68fb      	ldr	r3, [r7, #12]
 801159c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801159e:	b29b      	uxth	r3, r3
 80115a0:	2b00      	cmp	r3, #0
 80115a2:	d03a      	beq.n	801161a <HAL_I2C_Mem_Read+0x202>
 80115a4:	68fb      	ldr	r3, [r7, #12]
 80115a6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115a8:	2b00      	cmp	r3, #0
 80115aa:	d136      	bne.n	801161a <HAL_I2C_Mem_Read+0x202>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80115ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80115ae:	68f8      	ldr	r0, [r7, #12]
 80115b0:	697b      	ldr	r3, [r7, #20]
 80115b2:	9300      	str	r3, [sp, #0]
 80115b4:	0013      	movs	r3, r2
 80115b6:	2200      	movs	r2, #0
 80115b8:	2180      	movs	r1, #128	@ 0x80
 80115ba:	f000 f949 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 80115be:	1e03      	subs	r3, r0, #0
 80115c0:	d001      	beq.n	80115c6 <HAL_I2C_Mem_Read+0x1ae>
        {
          return HAL_ERROR;
 80115c2:	2301      	movs	r3, #1
 80115c4:	e053      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80115c6:	68fb      	ldr	r3, [r7, #12]
 80115c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80115ca:	b29b      	uxth	r3, r3
 80115cc:	2bff      	cmp	r3, #255	@ 0xff
 80115ce:	d911      	bls.n	80115f4 <HAL_I2C_Mem_Read+0x1dc>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80115d0:	68fb      	ldr	r3, [r7, #12]
 80115d2:	22ff      	movs	r2, #255	@ 0xff
 80115d4:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80115d6:	68fb      	ldr	r3, [r7, #12]
 80115d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80115da:	b2da      	uxtb	r2, r3
 80115dc:	2380      	movs	r3, #128	@ 0x80
 80115de:	045c      	lsls	r4, r3, #17
 80115e0:	230a      	movs	r3, #10
 80115e2:	18fb      	adds	r3, r7, r3
 80115e4:	8819      	ldrh	r1, [r3, #0]
 80115e6:	68f8      	ldr	r0, [r7, #12]
 80115e8:	2300      	movs	r3, #0
 80115ea:	9300      	str	r3, [sp, #0]
 80115ec:	0023      	movs	r3, r4
 80115ee:	f000 fb09 	bl	8011c04 <I2C_TransferConfig>
 80115f2:	e012      	b.n	801161a <HAL_I2C_Mem_Read+0x202>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80115f4:	68fb      	ldr	r3, [r7, #12]
 80115f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80115f8:	b29a      	uxth	r2, r3
 80115fa:	68fb      	ldr	r3, [r7, #12]
 80115fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80115fe:	68fb      	ldr	r3, [r7, #12]
 8011600:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8011602:	b2da      	uxtb	r2, r3
 8011604:	2380      	movs	r3, #128	@ 0x80
 8011606:	049c      	lsls	r4, r3, #18
 8011608:	230a      	movs	r3, #10
 801160a:	18fb      	adds	r3, r7, r3
 801160c:	8819      	ldrh	r1, [r3, #0]
 801160e:	68f8      	ldr	r0, [r7, #12]
 8011610:	2300      	movs	r3, #0
 8011612:	9300      	str	r3, [sp, #0]
 8011614:	0023      	movs	r3, r4
 8011616:	f000 faf5 	bl	8011c04 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 801161a:	68fb      	ldr	r3, [r7, #12]
 801161c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 801161e:	b29b      	uxth	r3, r3
 8011620:	2b00      	cmp	r3, #0
 8011622:	d194      	bne.n	801154e <HAL_I2C_Mem_Read+0x136>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8011624:	697a      	ldr	r2, [r7, #20]
 8011626:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8011628:	68fb      	ldr	r3, [r7, #12]
 801162a:	0018      	movs	r0, r3
 801162c:	f000 f9ae 	bl	801198c <I2C_WaitOnSTOPFlagUntilTimeout>
 8011630:	1e03      	subs	r3, r0, #0
 8011632:	d001      	beq.n	8011638 <HAL_I2C_Mem_Read+0x220>
    {
      return HAL_ERROR;
 8011634:	2301      	movs	r3, #1
 8011636:	e01a      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	681b      	ldr	r3, [r3, #0]
 801163c:	2220      	movs	r2, #32
 801163e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	681b      	ldr	r3, [r3, #0]
 8011644:	685a      	ldr	r2, [r3, #4]
 8011646:	68fb      	ldr	r3, [r7, #12]
 8011648:	681b      	ldr	r3, [r3, #0]
 801164a:	490c      	ldr	r1, [pc, #48]	@ (801167c <HAL_I2C_Mem_Read+0x264>)
 801164c:	400a      	ands	r2, r1
 801164e:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8011650:	68fb      	ldr	r3, [r7, #12]
 8011652:	2241      	movs	r2, #65	@ 0x41
 8011654:	2120      	movs	r1, #32
 8011656:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8011658:	68fb      	ldr	r3, [r7, #12]
 801165a:	2242      	movs	r2, #66	@ 0x42
 801165c:	2100      	movs	r1, #0
 801165e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011660:	68fb      	ldr	r3, [r7, #12]
 8011662:	2240      	movs	r2, #64	@ 0x40
 8011664:	2100      	movs	r1, #0
 8011666:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011668:	2300      	movs	r3, #0
 801166a:	e000      	b.n	801166e <HAL_I2C_Mem_Read+0x256>
  }
  else
  {
    return HAL_BUSY;
 801166c:	2302      	movs	r3, #2
  }
}
 801166e:	0018      	movs	r0, r3
 8011670:	46bd      	mov	sp, r7
 8011672:	b007      	add	sp, #28
 8011674:	bd90      	pop	{r4, r7, pc}
 8011676:	46c0      	nop			@ (mov r8, r8)
 8011678:	80002400 	.word	0x80002400
 801167c:	fe00e800 	.word	0xfe00e800

08011680 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8011680:	b5b0      	push	{r4, r5, r7, lr}
 8011682:	b086      	sub	sp, #24
 8011684:	af02      	add	r7, sp, #8
 8011686:	60f8      	str	r0, [r7, #12]
 8011688:	000c      	movs	r4, r1
 801168a:	0010      	movs	r0, r2
 801168c:	0019      	movs	r1, r3
 801168e:	250a      	movs	r5, #10
 8011690:	197b      	adds	r3, r7, r5
 8011692:	1c22      	adds	r2, r4, #0
 8011694:	801a      	strh	r2, [r3, #0]
 8011696:	2308      	movs	r3, #8
 8011698:	18fb      	adds	r3, r7, r3
 801169a:	1c02      	adds	r2, r0, #0
 801169c:	801a      	strh	r2, [r3, #0]
 801169e:	1dbb      	adds	r3, r7, #6
 80116a0:	1c0a      	adds	r2, r1, #0
 80116a2:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80116a4:	1dbb      	adds	r3, r7, #6
 80116a6:	881b      	ldrh	r3, [r3, #0]
 80116a8:	b2da      	uxtb	r2, r3
 80116aa:	2380      	movs	r3, #128	@ 0x80
 80116ac:	045c      	lsls	r4, r3, #17
 80116ae:	197b      	adds	r3, r7, r5
 80116b0:	8819      	ldrh	r1, [r3, #0]
 80116b2:	68f8      	ldr	r0, [r7, #12]
 80116b4:	4b23      	ldr	r3, [pc, #140]	@ (8011744 <I2C_RequestMemoryWrite+0xc4>)
 80116b6:	9300      	str	r3, [sp, #0]
 80116b8:	0023      	movs	r3, r4
 80116ba:	f000 faa3 	bl	8011c04 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80116be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116c0:	6a39      	ldr	r1, [r7, #32]
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	0018      	movs	r0, r3
 80116c6:	f000 f91b 	bl	8011900 <I2C_WaitOnTXISFlagUntilTimeout>
 80116ca:	1e03      	subs	r3, r0, #0
 80116cc:	d001      	beq.n	80116d2 <I2C_RequestMemoryWrite+0x52>
  {
    return HAL_ERROR;
 80116ce:	2301      	movs	r3, #1
 80116d0:	e033      	b.n	801173a <I2C_RequestMemoryWrite+0xba>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80116d2:	1dbb      	adds	r3, r7, #6
 80116d4:	881b      	ldrh	r3, [r3, #0]
 80116d6:	2b01      	cmp	r3, #1
 80116d8:	d107      	bne.n	80116ea <I2C_RequestMemoryWrite+0x6a>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80116da:	2308      	movs	r3, #8
 80116dc:	18fb      	adds	r3, r7, r3
 80116de:	881b      	ldrh	r3, [r3, #0]
 80116e0:	b2da      	uxtb	r2, r3
 80116e2:	68fb      	ldr	r3, [r7, #12]
 80116e4:	681b      	ldr	r3, [r3, #0]
 80116e6:	629a      	str	r2, [r3, #40]	@ 0x28
 80116e8:	e019      	b.n	801171e <I2C_RequestMemoryWrite+0x9e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80116ea:	2308      	movs	r3, #8
 80116ec:	18fb      	adds	r3, r7, r3
 80116ee:	881b      	ldrh	r3, [r3, #0]
 80116f0:	0a1b      	lsrs	r3, r3, #8
 80116f2:	b29b      	uxth	r3, r3
 80116f4:	b2da      	uxtb	r2, r3
 80116f6:	68fb      	ldr	r3, [r7, #12]
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80116fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116fe:	6a39      	ldr	r1, [r7, #32]
 8011700:	68fb      	ldr	r3, [r7, #12]
 8011702:	0018      	movs	r0, r3
 8011704:	f000 f8fc 	bl	8011900 <I2C_WaitOnTXISFlagUntilTimeout>
 8011708:	1e03      	subs	r3, r0, #0
 801170a:	d001      	beq.n	8011710 <I2C_RequestMemoryWrite+0x90>
    {
      return HAL_ERROR;
 801170c:	2301      	movs	r3, #1
 801170e:	e014      	b.n	801173a <I2C_RequestMemoryWrite+0xba>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8011710:	2308      	movs	r3, #8
 8011712:	18fb      	adds	r3, r7, r3
 8011714:	881b      	ldrh	r3, [r3, #0]
 8011716:	b2da      	uxtb	r2, r3
 8011718:	68fb      	ldr	r3, [r7, #12]
 801171a:	681b      	ldr	r3, [r3, #0]
 801171c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 801171e:	6a3a      	ldr	r2, [r7, #32]
 8011720:	68f8      	ldr	r0, [r7, #12]
 8011722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011724:	9300      	str	r3, [sp, #0]
 8011726:	0013      	movs	r3, r2
 8011728:	2200      	movs	r2, #0
 801172a:	2180      	movs	r1, #128	@ 0x80
 801172c:	f000 f890 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 8011730:	1e03      	subs	r3, r0, #0
 8011732:	d001      	beq.n	8011738 <I2C_RequestMemoryWrite+0xb8>
  {
    return HAL_ERROR;
 8011734:	2301      	movs	r3, #1
 8011736:	e000      	b.n	801173a <I2C_RequestMemoryWrite+0xba>
  }

  return HAL_OK;
 8011738:	2300      	movs	r3, #0
}
 801173a:	0018      	movs	r0, r3
 801173c:	46bd      	mov	sp, r7
 801173e:	b004      	add	sp, #16
 8011740:	bdb0      	pop	{r4, r5, r7, pc}
 8011742:	46c0      	nop			@ (mov r8, r8)
 8011744:	80002000 	.word	0x80002000

08011748 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8011748:	b5b0      	push	{r4, r5, r7, lr}
 801174a:	b086      	sub	sp, #24
 801174c:	af02      	add	r7, sp, #8
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	000c      	movs	r4, r1
 8011752:	0010      	movs	r0, r2
 8011754:	0019      	movs	r1, r3
 8011756:	250a      	movs	r5, #10
 8011758:	197b      	adds	r3, r7, r5
 801175a:	1c22      	adds	r2, r4, #0
 801175c:	801a      	strh	r2, [r3, #0]
 801175e:	2308      	movs	r3, #8
 8011760:	18fb      	adds	r3, r7, r3
 8011762:	1c02      	adds	r2, r0, #0
 8011764:	801a      	strh	r2, [r3, #0]
 8011766:	1dbb      	adds	r3, r7, #6
 8011768:	1c0a      	adds	r2, r1, #0
 801176a:	801a      	strh	r2, [r3, #0]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 801176c:	1dbb      	adds	r3, r7, #6
 801176e:	881b      	ldrh	r3, [r3, #0]
 8011770:	b2da      	uxtb	r2, r3
 8011772:	197b      	adds	r3, r7, r5
 8011774:	8819      	ldrh	r1, [r3, #0]
 8011776:	68f8      	ldr	r0, [r7, #12]
 8011778:	4b23      	ldr	r3, [pc, #140]	@ (8011808 <I2C_RequestMemoryRead+0xc0>)
 801177a:	9300      	str	r3, [sp, #0]
 801177c:	2300      	movs	r3, #0
 801177e:	f000 fa41 	bl	8011c04 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8011782:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011784:	6a39      	ldr	r1, [r7, #32]
 8011786:	68fb      	ldr	r3, [r7, #12]
 8011788:	0018      	movs	r0, r3
 801178a:	f000 f8b9 	bl	8011900 <I2C_WaitOnTXISFlagUntilTimeout>
 801178e:	1e03      	subs	r3, r0, #0
 8011790:	d001      	beq.n	8011796 <I2C_RequestMemoryRead+0x4e>
  {
    return HAL_ERROR;
 8011792:	2301      	movs	r3, #1
 8011794:	e033      	b.n	80117fe <I2C_RequestMemoryRead+0xb6>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8011796:	1dbb      	adds	r3, r7, #6
 8011798:	881b      	ldrh	r3, [r3, #0]
 801179a:	2b01      	cmp	r3, #1
 801179c:	d107      	bne.n	80117ae <I2C_RequestMemoryRead+0x66>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 801179e:	2308      	movs	r3, #8
 80117a0:	18fb      	adds	r3, r7, r3
 80117a2:	881b      	ldrh	r3, [r3, #0]
 80117a4:	b2da      	uxtb	r2, r3
 80117a6:	68fb      	ldr	r3, [r7, #12]
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	629a      	str	r2, [r3, #40]	@ 0x28
 80117ac:	e019      	b.n	80117e2 <I2C_RequestMemoryRead+0x9a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80117ae:	2308      	movs	r3, #8
 80117b0:	18fb      	adds	r3, r7, r3
 80117b2:	881b      	ldrh	r3, [r3, #0]
 80117b4:	0a1b      	lsrs	r3, r3, #8
 80117b6:	b29b      	uxth	r3, r3
 80117b8:	b2da      	uxtb	r2, r3
 80117ba:	68fb      	ldr	r3, [r7, #12]
 80117bc:	681b      	ldr	r3, [r3, #0]
 80117be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80117c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80117c2:	6a39      	ldr	r1, [r7, #32]
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	0018      	movs	r0, r3
 80117c8:	f000 f89a 	bl	8011900 <I2C_WaitOnTXISFlagUntilTimeout>
 80117cc:	1e03      	subs	r3, r0, #0
 80117ce:	d001      	beq.n	80117d4 <I2C_RequestMemoryRead+0x8c>
    {
      return HAL_ERROR;
 80117d0:	2301      	movs	r3, #1
 80117d2:	e014      	b.n	80117fe <I2C_RequestMemoryRead+0xb6>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80117d4:	2308      	movs	r3, #8
 80117d6:	18fb      	adds	r3, r7, r3
 80117d8:	881b      	ldrh	r3, [r3, #0]
 80117da:	b2da      	uxtb	r2, r3
 80117dc:	68fb      	ldr	r3, [r7, #12]
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80117e2:	6a3a      	ldr	r2, [r7, #32]
 80117e4:	68f8      	ldr	r0, [r7, #12]
 80117e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80117e8:	9300      	str	r3, [sp, #0]
 80117ea:	0013      	movs	r3, r2
 80117ec:	2200      	movs	r2, #0
 80117ee:	2140      	movs	r1, #64	@ 0x40
 80117f0:	f000 f82e 	bl	8011850 <I2C_WaitOnFlagUntilTimeout>
 80117f4:	1e03      	subs	r3, r0, #0
 80117f6:	d001      	beq.n	80117fc <I2C_RequestMemoryRead+0xb4>
  {
    return HAL_ERROR;
 80117f8:	2301      	movs	r3, #1
 80117fa:	e000      	b.n	80117fe <I2C_RequestMemoryRead+0xb6>
  }

  return HAL_OK;
 80117fc:	2300      	movs	r3, #0
}
 80117fe:	0018      	movs	r0, r3
 8011800:	46bd      	mov	sp, r7
 8011802:	b004      	add	sp, #16
 8011804:	bdb0      	pop	{r4, r5, r7, pc}
 8011806:	46c0      	nop			@ (mov r8, r8)
 8011808:	80002000 	.word	0x80002000

0801180c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 801180c:	b580      	push	{r7, lr}
 801180e:	b082      	sub	sp, #8
 8011810:	af00      	add	r7, sp, #0
 8011812:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	681b      	ldr	r3, [r3, #0]
 8011818:	699b      	ldr	r3, [r3, #24]
 801181a:	2202      	movs	r2, #2
 801181c:	4013      	ands	r3, r2
 801181e:	2b02      	cmp	r3, #2
 8011820:	d103      	bne.n	801182a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	681b      	ldr	r3, [r3, #0]
 8011826:	2200      	movs	r2, #0
 8011828:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	699b      	ldr	r3, [r3, #24]
 8011830:	2201      	movs	r2, #1
 8011832:	4013      	ands	r3, r2
 8011834:	2b01      	cmp	r3, #1
 8011836:	d007      	beq.n	8011848 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	699a      	ldr	r2, [r3, #24]
 801183e:	687b      	ldr	r3, [r7, #4]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	2101      	movs	r1, #1
 8011844:	430a      	orrs	r2, r1
 8011846:	619a      	str	r2, [r3, #24]
  }
}
 8011848:	46c0      	nop			@ (mov r8, r8)
 801184a:	46bd      	mov	sp, r7
 801184c:	b002      	add	sp, #8
 801184e:	bd80      	pop	{r7, pc}

08011850 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8011850:	b580      	push	{r7, lr}
 8011852:	b084      	sub	sp, #16
 8011854:	af00      	add	r7, sp, #0
 8011856:	60f8      	str	r0, [r7, #12]
 8011858:	60b9      	str	r1, [r7, #8]
 801185a:	603b      	str	r3, [r7, #0]
 801185c:	1dfb      	adds	r3, r7, #7
 801185e:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011860:	e03a      	b.n	80118d8 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8011862:	69ba      	ldr	r2, [r7, #24]
 8011864:	6839      	ldr	r1, [r7, #0]
 8011866:	68fb      	ldr	r3, [r7, #12]
 8011868:	0018      	movs	r0, r3
 801186a:	f000 f8d3 	bl	8011a14 <I2C_IsErrorOccurred>
 801186e:	1e03      	subs	r3, r0, #0
 8011870:	d001      	beq.n	8011876 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8011872:	2301      	movs	r3, #1
 8011874:	e040      	b.n	80118f8 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011876:	683b      	ldr	r3, [r7, #0]
 8011878:	3301      	adds	r3, #1
 801187a:	d02d      	beq.n	80118d8 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 801187c:	f7fc ff7c 	bl	800e778 <HAL_GetTick>
 8011880:	0002      	movs	r2, r0
 8011882:	69bb      	ldr	r3, [r7, #24]
 8011884:	1ad3      	subs	r3, r2, r3
 8011886:	683a      	ldr	r2, [r7, #0]
 8011888:	429a      	cmp	r2, r3
 801188a:	d302      	bcc.n	8011892 <I2C_WaitOnFlagUntilTimeout+0x42>
 801188c:	683b      	ldr	r3, [r7, #0]
 801188e:	2b00      	cmp	r3, #0
 8011890:	d122      	bne.n	80118d8 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	681b      	ldr	r3, [r3, #0]
 8011896:	699b      	ldr	r3, [r3, #24]
 8011898:	68ba      	ldr	r2, [r7, #8]
 801189a:	4013      	ands	r3, r2
 801189c:	68ba      	ldr	r2, [r7, #8]
 801189e:	1ad3      	subs	r3, r2, r3
 80118a0:	425a      	negs	r2, r3
 80118a2:	4153      	adcs	r3, r2
 80118a4:	b2db      	uxtb	r3, r3
 80118a6:	001a      	movs	r2, r3
 80118a8:	1dfb      	adds	r3, r7, #7
 80118aa:	781b      	ldrb	r3, [r3, #0]
 80118ac:	429a      	cmp	r2, r3
 80118ae:	d113      	bne.n	80118d8 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80118b0:	68fb      	ldr	r3, [r7, #12]
 80118b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80118b4:	2220      	movs	r2, #32
 80118b6:	431a      	orrs	r2, r3
 80118b8:	68fb      	ldr	r3, [r7, #12]
 80118ba:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80118bc:	68fb      	ldr	r3, [r7, #12]
 80118be:	2241      	movs	r2, #65	@ 0x41
 80118c0:	2120      	movs	r1, #32
 80118c2:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80118c4:	68fb      	ldr	r3, [r7, #12]
 80118c6:	2242      	movs	r2, #66	@ 0x42
 80118c8:	2100      	movs	r1, #0
 80118ca:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80118cc:	68fb      	ldr	r3, [r7, #12]
 80118ce:	2240      	movs	r2, #64	@ 0x40
 80118d0:	2100      	movs	r1, #0
 80118d2:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 80118d4:	2301      	movs	r3, #1
 80118d6:	e00f      	b.n	80118f8 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80118d8:	68fb      	ldr	r3, [r7, #12]
 80118da:	681b      	ldr	r3, [r3, #0]
 80118dc:	699b      	ldr	r3, [r3, #24]
 80118de:	68ba      	ldr	r2, [r7, #8]
 80118e0:	4013      	ands	r3, r2
 80118e2:	68ba      	ldr	r2, [r7, #8]
 80118e4:	1ad3      	subs	r3, r2, r3
 80118e6:	425a      	negs	r2, r3
 80118e8:	4153      	adcs	r3, r2
 80118ea:	b2db      	uxtb	r3, r3
 80118ec:	001a      	movs	r2, r3
 80118ee:	1dfb      	adds	r3, r7, #7
 80118f0:	781b      	ldrb	r3, [r3, #0]
 80118f2:	429a      	cmp	r2, r3
 80118f4:	d0b5      	beq.n	8011862 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80118f6:	2300      	movs	r3, #0
}
 80118f8:	0018      	movs	r0, r3
 80118fa:	46bd      	mov	sp, r7
 80118fc:	b004      	add	sp, #16
 80118fe:	bd80      	pop	{r7, pc}

08011900 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8011900:	b580      	push	{r7, lr}
 8011902:	b084      	sub	sp, #16
 8011904:	af00      	add	r7, sp, #0
 8011906:	60f8      	str	r0, [r7, #12]
 8011908:	60b9      	str	r1, [r7, #8]
 801190a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801190c:	e032      	b.n	8011974 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801190e:	687a      	ldr	r2, [r7, #4]
 8011910:	68b9      	ldr	r1, [r7, #8]
 8011912:	68fb      	ldr	r3, [r7, #12]
 8011914:	0018      	movs	r0, r3
 8011916:	f000 f87d 	bl	8011a14 <I2C_IsErrorOccurred>
 801191a:	1e03      	subs	r3, r0, #0
 801191c:	d001      	beq.n	8011922 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 801191e:	2301      	movs	r3, #1
 8011920:	e030      	b.n	8011984 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8011922:	68bb      	ldr	r3, [r7, #8]
 8011924:	3301      	adds	r3, #1
 8011926:	d025      	beq.n	8011974 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8011928:	f7fc ff26 	bl	800e778 <HAL_GetTick>
 801192c:	0002      	movs	r2, r0
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	1ad3      	subs	r3, r2, r3
 8011932:	68ba      	ldr	r2, [r7, #8]
 8011934:	429a      	cmp	r2, r3
 8011936:	d302      	bcc.n	801193e <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8011938:	68bb      	ldr	r3, [r7, #8]
 801193a:	2b00      	cmp	r3, #0
 801193c:	d11a      	bne.n	8011974 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 801193e:	68fb      	ldr	r3, [r7, #12]
 8011940:	681b      	ldr	r3, [r3, #0]
 8011942:	699b      	ldr	r3, [r3, #24]
 8011944:	2202      	movs	r2, #2
 8011946:	4013      	ands	r3, r2
 8011948:	2b02      	cmp	r3, #2
 801194a:	d013      	beq.n	8011974 <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 801194c:	68fb      	ldr	r3, [r7, #12]
 801194e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8011950:	2220      	movs	r2, #32
 8011952:	431a      	orrs	r2, r3
 8011954:	68fb      	ldr	r3, [r7, #12]
 8011956:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8011958:	68fb      	ldr	r3, [r7, #12]
 801195a:	2241      	movs	r2, #65	@ 0x41
 801195c:	2120      	movs	r1, #32
 801195e:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8011960:	68fb      	ldr	r3, [r7, #12]
 8011962:	2242      	movs	r2, #66	@ 0x42
 8011964:	2100      	movs	r1, #0
 8011966:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8011968:	68fb      	ldr	r3, [r7, #12]
 801196a:	2240      	movs	r2, #64	@ 0x40
 801196c:	2100      	movs	r1, #0
 801196e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8011970:	2301      	movs	r3, #1
 8011972:	e007      	b.n	8011984 <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8011974:	68fb      	ldr	r3, [r7, #12]
 8011976:	681b      	ldr	r3, [r3, #0]
 8011978:	699b      	ldr	r3, [r3, #24]
 801197a:	2202      	movs	r2, #2
 801197c:	4013      	ands	r3, r2
 801197e:	2b02      	cmp	r3, #2
 8011980:	d1c5      	bne.n	801190e <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8011982:	2300      	movs	r3, #0
}
 8011984:	0018      	movs	r0, r3
 8011986:	46bd      	mov	sp, r7
 8011988:	b004      	add	sp, #16
 801198a:	bd80      	pop	{r7, pc}

0801198c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 801198c:	b580      	push	{r7, lr}
 801198e:	b084      	sub	sp, #16
 8011990:	af00      	add	r7, sp, #0
 8011992:	60f8      	str	r0, [r7, #12]
 8011994:	60b9      	str	r1, [r7, #8]
 8011996:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011998:	e02f      	b.n	80119fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 801199a:	687a      	ldr	r2, [r7, #4]
 801199c:	68b9      	ldr	r1, [r7, #8]
 801199e:	68fb      	ldr	r3, [r7, #12]
 80119a0:	0018      	movs	r0, r3
 80119a2:	f000 f837 	bl	8011a14 <I2C_IsErrorOccurred>
 80119a6:	1e03      	subs	r3, r0, #0
 80119a8:	d001      	beq.n	80119ae <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80119aa:	2301      	movs	r3, #1
 80119ac:	e02d      	b.n	8011a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80119ae:	f7fc fee3 	bl	800e778 <HAL_GetTick>
 80119b2:	0002      	movs	r2, r0
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	1ad3      	subs	r3, r2, r3
 80119b8:	68ba      	ldr	r2, [r7, #8]
 80119ba:	429a      	cmp	r2, r3
 80119bc:	d302      	bcc.n	80119c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80119be:	68bb      	ldr	r3, [r7, #8]
 80119c0:	2b00      	cmp	r3, #0
 80119c2:	d11a      	bne.n	80119fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80119c4:	68fb      	ldr	r3, [r7, #12]
 80119c6:	681b      	ldr	r3, [r3, #0]
 80119c8:	699b      	ldr	r3, [r3, #24]
 80119ca:	2220      	movs	r2, #32
 80119cc:	4013      	ands	r3, r2
 80119ce:	2b20      	cmp	r3, #32
 80119d0:	d013      	beq.n	80119fa <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80119d6:	2220      	movs	r2, #32
 80119d8:	431a      	orrs	r2, r3
 80119da:	68fb      	ldr	r3, [r7, #12]
 80119dc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80119de:	68fb      	ldr	r3, [r7, #12]
 80119e0:	2241      	movs	r2, #65	@ 0x41
 80119e2:	2120      	movs	r1, #32
 80119e4:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80119e6:	68fb      	ldr	r3, [r7, #12]
 80119e8:	2242      	movs	r2, #66	@ 0x42
 80119ea:	2100      	movs	r1, #0
 80119ec:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80119ee:	68fb      	ldr	r3, [r7, #12]
 80119f0:	2240      	movs	r2, #64	@ 0x40
 80119f2:	2100      	movs	r1, #0
 80119f4:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 80119f6:	2301      	movs	r3, #1
 80119f8:	e007      	b.n	8011a0a <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80119fa:	68fb      	ldr	r3, [r7, #12]
 80119fc:	681b      	ldr	r3, [r3, #0]
 80119fe:	699b      	ldr	r3, [r3, #24]
 8011a00:	2220      	movs	r2, #32
 8011a02:	4013      	ands	r3, r2
 8011a04:	2b20      	cmp	r3, #32
 8011a06:	d1c8      	bne.n	801199a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8011a08:	2300      	movs	r3, #0
}
 8011a0a:	0018      	movs	r0, r3
 8011a0c:	46bd      	mov	sp, r7
 8011a0e:	b004      	add	sp, #16
 8011a10:	bd80      	pop	{r7, pc}
	...

08011a14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b08a      	sub	sp, #40	@ 0x28
 8011a18:	af00      	add	r7, sp, #0
 8011a1a:	60f8      	str	r0, [r7, #12]
 8011a1c:	60b9      	str	r1, [r7, #8]
 8011a1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011a20:	2327      	movs	r3, #39	@ 0x27
 8011a22:	18fb      	adds	r3, r7, r3
 8011a24:	2200      	movs	r2, #0
 8011a26:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 8011a28:	68fb      	ldr	r3, [r7, #12]
 8011a2a:	681b      	ldr	r3, [r3, #0]
 8011a2c:	699b      	ldr	r3, [r3, #24]
 8011a2e:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8011a30:	2300      	movs	r3, #0
 8011a32:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8011a34:	687b      	ldr	r3, [r7, #4]
 8011a36:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8011a38:	69bb      	ldr	r3, [r7, #24]
 8011a3a:	2210      	movs	r2, #16
 8011a3c:	4013      	ands	r3, r2
 8011a3e:	d100      	bne.n	8011a42 <I2C_IsErrorOccurred+0x2e>
 8011a40:	e079      	b.n	8011b36 <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8011a42:	68fb      	ldr	r3, [r7, #12]
 8011a44:	681b      	ldr	r3, [r3, #0]
 8011a46:	2210      	movs	r2, #16
 8011a48:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011a4a:	e057      	b.n	8011afc <I2C_IsErrorOccurred+0xe8>
 8011a4c:	2227      	movs	r2, #39	@ 0x27
 8011a4e:	18bb      	adds	r3, r7, r2
 8011a50:	18ba      	adds	r2, r7, r2
 8011a52:	7812      	ldrb	r2, [r2, #0]
 8011a54:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8011a56:	68bb      	ldr	r3, [r7, #8]
 8011a58:	3301      	adds	r3, #1
 8011a5a:	d04f      	beq.n	8011afc <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8011a5c:	f7fc fe8c 	bl	800e778 <HAL_GetTick>
 8011a60:	0002      	movs	r2, r0
 8011a62:	69fb      	ldr	r3, [r7, #28]
 8011a64:	1ad3      	subs	r3, r2, r3
 8011a66:	68ba      	ldr	r2, [r7, #8]
 8011a68:	429a      	cmp	r2, r3
 8011a6a:	d302      	bcc.n	8011a72 <I2C_IsErrorOccurred+0x5e>
 8011a6c:	68bb      	ldr	r3, [r7, #8]
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d144      	bne.n	8011afc <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	685a      	ldr	r2, [r3, #4]
 8011a78:	2380      	movs	r3, #128	@ 0x80
 8011a7a:	01db      	lsls	r3, r3, #7
 8011a7c:	4013      	ands	r3, r2
 8011a7e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8011a80:	2013      	movs	r0, #19
 8011a82:	183b      	adds	r3, r7, r0
 8011a84:	68fa      	ldr	r2, [r7, #12]
 8011a86:	2142      	movs	r1, #66	@ 0x42
 8011a88:	5c52      	ldrb	r2, [r2, r1]
 8011a8a:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8011a8c:	68fb      	ldr	r3, [r7, #12]
 8011a8e:	681b      	ldr	r3, [r3, #0]
 8011a90:	699a      	ldr	r2, [r3, #24]
 8011a92:	2380      	movs	r3, #128	@ 0x80
 8011a94:	021b      	lsls	r3, r3, #8
 8011a96:	401a      	ands	r2, r3
 8011a98:	2380      	movs	r3, #128	@ 0x80
 8011a9a:	021b      	lsls	r3, r3, #8
 8011a9c:	429a      	cmp	r2, r3
 8011a9e:	d126      	bne.n	8011aee <I2C_IsErrorOccurred+0xda>
 8011aa0:	697a      	ldr	r2, [r7, #20]
 8011aa2:	2380      	movs	r3, #128	@ 0x80
 8011aa4:	01db      	lsls	r3, r3, #7
 8011aa6:	429a      	cmp	r2, r3
 8011aa8:	d021      	beq.n	8011aee <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 8011aaa:	183b      	adds	r3, r7, r0
 8011aac:	781b      	ldrb	r3, [r3, #0]
 8011aae:	2b20      	cmp	r3, #32
 8011ab0:	d01d      	beq.n	8011aee <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8011ab2:	68fb      	ldr	r3, [r7, #12]
 8011ab4:	681b      	ldr	r3, [r3, #0]
 8011ab6:	685a      	ldr	r2, [r3, #4]
 8011ab8:	68fb      	ldr	r3, [r7, #12]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	2180      	movs	r1, #128	@ 0x80
 8011abe:	01c9      	lsls	r1, r1, #7
 8011ac0:	430a      	orrs	r2, r1
 8011ac2:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8011ac4:	f7fc fe58 	bl	800e778 <HAL_GetTick>
 8011ac8:	0003      	movs	r3, r0
 8011aca:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011acc:	e00f      	b.n	8011aee <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8011ace:	f7fc fe53 	bl	800e778 <HAL_GetTick>
 8011ad2:	0002      	movs	r2, r0
 8011ad4:	69fb      	ldr	r3, [r7, #28]
 8011ad6:	1ad3      	subs	r3, r2, r3
 8011ad8:	2b19      	cmp	r3, #25
 8011ada:	d908      	bls.n	8011aee <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8011adc:	6a3b      	ldr	r3, [r7, #32]
 8011ade:	2220      	movs	r2, #32
 8011ae0:	4313      	orrs	r3, r2
 8011ae2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8011ae4:	2327      	movs	r3, #39	@ 0x27
 8011ae6:	18fb      	adds	r3, r7, r3
 8011ae8:	2201      	movs	r2, #1
 8011aea:	701a      	strb	r2, [r3, #0]

              break;
 8011aec:	e006      	b.n	8011afc <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8011aee:	68fb      	ldr	r3, [r7, #12]
 8011af0:	681b      	ldr	r3, [r3, #0]
 8011af2:	699b      	ldr	r3, [r3, #24]
 8011af4:	2220      	movs	r2, #32
 8011af6:	4013      	ands	r3, r2
 8011af8:	2b20      	cmp	r3, #32
 8011afa:	d1e8      	bne.n	8011ace <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8011afc:	68fb      	ldr	r3, [r7, #12]
 8011afe:	681b      	ldr	r3, [r3, #0]
 8011b00:	699b      	ldr	r3, [r3, #24]
 8011b02:	2220      	movs	r2, #32
 8011b04:	4013      	ands	r3, r2
 8011b06:	2b20      	cmp	r3, #32
 8011b08:	d004      	beq.n	8011b14 <I2C_IsErrorOccurred+0x100>
 8011b0a:	2327      	movs	r3, #39	@ 0x27
 8011b0c:	18fb      	adds	r3, r7, r3
 8011b0e:	781b      	ldrb	r3, [r3, #0]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	d09b      	beq.n	8011a4c <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8011b14:	2327      	movs	r3, #39	@ 0x27
 8011b16:	18fb      	adds	r3, r7, r3
 8011b18:	781b      	ldrb	r3, [r3, #0]
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d103      	bne.n	8011b26 <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	2220      	movs	r2, #32
 8011b24:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8011b26:	6a3b      	ldr	r3, [r7, #32]
 8011b28:	2204      	movs	r2, #4
 8011b2a:	4313      	orrs	r3, r2
 8011b2c:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8011b2e:	2327      	movs	r3, #39	@ 0x27
 8011b30:	18fb      	adds	r3, r7, r3
 8011b32:	2201      	movs	r2, #1
 8011b34:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	681b      	ldr	r3, [r3, #0]
 8011b3a:	699b      	ldr	r3, [r3, #24]
 8011b3c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8011b3e:	69ba      	ldr	r2, [r7, #24]
 8011b40:	2380      	movs	r3, #128	@ 0x80
 8011b42:	005b      	lsls	r3, r3, #1
 8011b44:	4013      	ands	r3, r2
 8011b46:	d00c      	beq.n	8011b62 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8011b48:	6a3b      	ldr	r3, [r7, #32]
 8011b4a:	2201      	movs	r2, #1
 8011b4c:	4313      	orrs	r3, r2
 8011b4e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	2280      	movs	r2, #128	@ 0x80
 8011b56:	0052      	lsls	r2, r2, #1
 8011b58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011b5a:	2327      	movs	r3, #39	@ 0x27
 8011b5c:	18fb      	adds	r3, r7, r3
 8011b5e:	2201      	movs	r2, #1
 8011b60:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8011b62:	69ba      	ldr	r2, [r7, #24]
 8011b64:	2380      	movs	r3, #128	@ 0x80
 8011b66:	00db      	lsls	r3, r3, #3
 8011b68:	4013      	ands	r3, r2
 8011b6a:	d00c      	beq.n	8011b86 <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8011b6c:	6a3b      	ldr	r3, [r7, #32]
 8011b6e:	2208      	movs	r2, #8
 8011b70:	4313      	orrs	r3, r2
 8011b72:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8011b74:	68fb      	ldr	r3, [r7, #12]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	2280      	movs	r2, #128	@ 0x80
 8011b7a:	00d2      	lsls	r2, r2, #3
 8011b7c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011b7e:	2327      	movs	r3, #39	@ 0x27
 8011b80:	18fb      	adds	r3, r7, r3
 8011b82:	2201      	movs	r2, #1
 8011b84:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8011b86:	69ba      	ldr	r2, [r7, #24]
 8011b88:	2380      	movs	r3, #128	@ 0x80
 8011b8a:	009b      	lsls	r3, r3, #2
 8011b8c:	4013      	ands	r3, r2
 8011b8e:	d00c      	beq.n	8011baa <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8011b90:	6a3b      	ldr	r3, [r7, #32]
 8011b92:	2202      	movs	r2, #2
 8011b94:	4313      	orrs	r3, r2
 8011b96:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8011b98:	68fb      	ldr	r3, [r7, #12]
 8011b9a:	681b      	ldr	r3, [r3, #0]
 8011b9c:	2280      	movs	r2, #128	@ 0x80
 8011b9e:	0092      	lsls	r2, r2, #2
 8011ba0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8011ba2:	2327      	movs	r3, #39	@ 0x27
 8011ba4:	18fb      	adds	r3, r7, r3
 8011ba6:	2201      	movs	r2, #1
 8011ba8:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 8011baa:	2327      	movs	r3, #39	@ 0x27
 8011bac:	18fb      	adds	r3, r7, r3
 8011bae:	781b      	ldrb	r3, [r3, #0]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d01d      	beq.n	8011bf0 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8011bb4:	68fb      	ldr	r3, [r7, #12]
 8011bb6:	0018      	movs	r0, r3
 8011bb8:	f7ff fe28 	bl	801180c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8011bbc:	68fb      	ldr	r3, [r7, #12]
 8011bbe:	681b      	ldr	r3, [r3, #0]
 8011bc0:	685a      	ldr	r2, [r3, #4]
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	681b      	ldr	r3, [r3, #0]
 8011bc6:	490e      	ldr	r1, [pc, #56]	@ (8011c00 <I2C_IsErrorOccurred+0x1ec>)
 8011bc8:	400a      	ands	r2, r1
 8011bca:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011bd0:	6a3b      	ldr	r3, [r7, #32]
 8011bd2:	431a      	orrs	r2, r3
 8011bd4:	68fb      	ldr	r3, [r7, #12]
 8011bd6:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8011bd8:	68fb      	ldr	r3, [r7, #12]
 8011bda:	2241      	movs	r2, #65	@ 0x41
 8011bdc:	2120      	movs	r1, #32
 8011bde:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8011be0:	68fb      	ldr	r3, [r7, #12]
 8011be2:	2242      	movs	r2, #66	@ 0x42
 8011be4:	2100      	movs	r1, #0
 8011be6:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011be8:	68fb      	ldr	r3, [r7, #12]
 8011bea:	2240      	movs	r2, #64	@ 0x40
 8011bec:	2100      	movs	r1, #0
 8011bee:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8011bf0:	2327      	movs	r3, #39	@ 0x27
 8011bf2:	18fb      	adds	r3, r7, r3
 8011bf4:	781b      	ldrb	r3, [r3, #0]
}
 8011bf6:	0018      	movs	r0, r3
 8011bf8:	46bd      	mov	sp, r7
 8011bfa:	b00a      	add	sp, #40	@ 0x28
 8011bfc:	bd80      	pop	{r7, pc}
 8011bfe:	46c0      	nop			@ (mov r8, r8)
 8011c00:	fe00e800 	.word	0xfe00e800

08011c04 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8011c04:	b590      	push	{r4, r7, lr}
 8011c06:	b087      	sub	sp, #28
 8011c08:	af00      	add	r7, sp, #0
 8011c0a:	60f8      	str	r0, [r7, #12]
 8011c0c:	0008      	movs	r0, r1
 8011c0e:	0011      	movs	r1, r2
 8011c10:	607b      	str	r3, [r7, #4]
 8011c12:	240a      	movs	r4, #10
 8011c14:	193b      	adds	r3, r7, r4
 8011c16:	1c02      	adds	r2, r0, #0
 8011c18:	801a      	strh	r2, [r3, #0]
 8011c1a:	2009      	movs	r0, #9
 8011c1c:	183b      	adds	r3, r7, r0
 8011c1e:	1c0a      	adds	r2, r1, #0
 8011c20:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011c22:	193b      	adds	r3, r7, r4
 8011c24:	881b      	ldrh	r3, [r3, #0]
 8011c26:	059b      	lsls	r3, r3, #22
 8011c28:	0d9a      	lsrs	r2, r3, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011c2a:	183b      	adds	r3, r7, r0
 8011c2c:	781b      	ldrb	r3, [r3, #0]
 8011c2e:	0419      	lsls	r1, r3, #16
 8011c30:	23ff      	movs	r3, #255	@ 0xff
 8011c32:	041b      	lsls	r3, r3, #16
 8011c34:	400b      	ands	r3, r1
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011c36:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8011c38:	687b      	ldr	r3, [r7, #4]
 8011c3a:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8011c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c3e:	4313      	orrs	r3, r2
 8011c40:	005b      	lsls	r3, r3, #1
 8011c42:	085b      	lsrs	r3, r3, #1
 8011c44:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8011c46:	68fb      	ldr	r3, [r7, #12]
 8011c48:	681b      	ldr	r3, [r3, #0]
 8011c4a:	685b      	ldr	r3, [r3, #4]
 8011c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011c4e:	0d51      	lsrs	r1, r2, #21
 8011c50:	2280      	movs	r2, #128	@ 0x80
 8011c52:	00d2      	lsls	r2, r2, #3
 8011c54:	400a      	ands	r2, r1
 8011c56:	4907      	ldr	r1, [pc, #28]	@ (8011c74 <I2C_TransferConfig+0x70>)
 8011c58:	430a      	orrs	r2, r1
 8011c5a:	43d2      	mvns	r2, r2
 8011c5c:	401a      	ands	r2, r3
 8011c5e:	0011      	movs	r1, r2
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	697a      	ldr	r2, [r7, #20]
 8011c66:	430a      	orrs	r2, r1
 8011c68:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8011c6a:	46c0      	nop			@ (mov r8, r8)
 8011c6c:	46bd      	mov	sp, r7
 8011c6e:	b007      	add	sp, #28
 8011c70:	bd90      	pop	{r4, r7, pc}
 8011c72:	46c0      	nop			@ (mov r8, r8)
 8011c74:	03ff63ff 	.word	0x03ff63ff

08011c78 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8011c78:	b580      	push	{r7, lr}
 8011c7a:	b082      	sub	sp, #8
 8011c7c:	af00      	add	r7, sp, #0
 8011c7e:	6078      	str	r0, [r7, #4]
 8011c80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011c82:	687b      	ldr	r3, [r7, #4]
 8011c84:	2241      	movs	r2, #65	@ 0x41
 8011c86:	5c9b      	ldrb	r3, [r3, r2]
 8011c88:	b2db      	uxtb	r3, r3
 8011c8a:	2b20      	cmp	r3, #32
 8011c8c:	d138      	bne.n	8011d00 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	2240      	movs	r2, #64	@ 0x40
 8011c92:	5c9b      	ldrb	r3, [r3, r2]
 8011c94:	2b01      	cmp	r3, #1
 8011c96:	d101      	bne.n	8011c9c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8011c98:	2302      	movs	r3, #2
 8011c9a:	e032      	b.n	8011d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8011c9c:	687b      	ldr	r3, [r7, #4]
 8011c9e:	2240      	movs	r2, #64	@ 0x40
 8011ca0:	2101      	movs	r1, #1
 8011ca2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011ca4:	687b      	ldr	r3, [r7, #4]
 8011ca6:	2241      	movs	r2, #65	@ 0x41
 8011ca8:	2124      	movs	r1, #36	@ 0x24
 8011caa:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011cac:	687b      	ldr	r3, [r7, #4]
 8011cae:	681b      	ldr	r3, [r3, #0]
 8011cb0:	681a      	ldr	r2, [r3, #0]
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	2101      	movs	r1, #1
 8011cb8:	438a      	bics	r2, r1
 8011cba:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8011cbc:	687b      	ldr	r3, [r7, #4]
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	681a      	ldr	r2, [r3, #0]
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	681b      	ldr	r3, [r3, #0]
 8011cc6:	4911      	ldr	r1, [pc, #68]	@ (8011d0c <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8011cc8:	400a      	ands	r2, r1
 8011cca:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	681b      	ldr	r3, [r3, #0]
 8011cd0:	6819      	ldr	r1, [r3, #0]
 8011cd2:	687b      	ldr	r3, [r7, #4]
 8011cd4:	681b      	ldr	r3, [r3, #0]
 8011cd6:	683a      	ldr	r2, [r7, #0]
 8011cd8:	430a      	orrs	r2, r1
 8011cda:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	681b      	ldr	r3, [r3, #0]
 8011ce0:	681a      	ldr	r2, [r3, #0]
 8011ce2:	687b      	ldr	r3, [r7, #4]
 8011ce4:	681b      	ldr	r3, [r3, #0]
 8011ce6:	2101      	movs	r1, #1
 8011ce8:	430a      	orrs	r2, r1
 8011cea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011cec:	687b      	ldr	r3, [r7, #4]
 8011cee:	2241      	movs	r2, #65	@ 0x41
 8011cf0:	2120      	movs	r1, #32
 8011cf2:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011cf4:	687b      	ldr	r3, [r7, #4]
 8011cf6:	2240      	movs	r2, #64	@ 0x40
 8011cf8:	2100      	movs	r1, #0
 8011cfa:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011cfc:	2300      	movs	r3, #0
 8011cfe:	e000      	b.n	8011d02 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8011d00:	2302      	movs	r3, #2
  }
}
 8011d02:	0018      	movs	r0, r3
 8011d04:	46bd      	mov	sp, r7
 8011d06:	b002      	add	sp, #8
 8011d08:	bd80      	pop	{r7, pc}
 8011d0a:	46c0      	nop			@ (mov r8, r8)
 8011d0c:	ffffefff 	.word	0xffffefff

08011d10 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8011d10:	b580      	push	{r7, lr}
 8011d12:	b084      	sub	sp, #16
 8011d14:	af00      	add	r7, sp, #0
 8011d16:	6078      	str	r0, [r7, #4]
 8011d18:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8011d1a:	687b      	ldr	r3, [r7, #4]
 8011d1c:	2241      	movs	r2, #65	@ 0x41
 8011d1e:	5c9b      	ldrb	r3, [r3, r2]
 8011d20:	b2db      	uxtb	r3, r3
 8011d22:	2b20      	cmp	r3, #32
 8011d24:	d139      	bne.n	8011d9a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8011d26:	687b      	ldr	r3, [r7, #4]
 8011d28:	2240      	movs	r2, #64	@ 0x40
 8011d2a:	5c9b      	ldrb	r3, [r3, r2]
 8011d2c:	2b01      	cmp	r3, #1
 8011d2e:	d101      	bne.n	8011d34 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8011d30:	2302      	movs	r3, #2
 8011d32:	e033      	b.n	8011d9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8011d34:	687b      	ldr	r3, [r7, #4]
 8011d36:	2240      	movs	r2, #64	@ 0x40
 8011d38:	2101      	movs	r1, #1
 8011d3a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8011d3c:	687b      	ldr	r3, [r7, #4]
 8011d3e:	2241      	movs	r2, #65	@ 0x41
 8011d40:	2124      	movs	r1, #36	@ 0x24
 8011d42:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8011d44:	687b      	ldr	r3, [r7, #4]
 8011d46:	681b      	ldr	r3, [r3, #0]
 8011d48:	681a      	ldr	r2, [r3, #0]
 8011d4a:	687b      	ldr	r3, [r7, #4]
 8011d4c:	681b      	ldr	r3, [r3, #0]
 8011d4e:	2101      	movs	r1, #1
 8011d50:	438a      	bics	r2, r1
 8011d52:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	681b      	ldr	r3, [r3, #0]
 8011d58:	681b      	ldr	r3, [r3, #0]
 8011d5a:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8011d5c:	68fb      	ldr	r3, [r7, #12]
 8011d5e:	4a11      	ldr	r2, [pc, #68]	@ (8011da4 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 8011d60:	4013      	ands	r3, r2
 8011d62:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8011d64:	683b      	ldr	r3, [r7, #0]
 8011d66:	021b      	lsls	r3, r3, #8
 8011d68:	68fa      	ldr	r2, [r7, #12]
 8011d6a:	4313      	orrs	r3, r2
 8011d6c:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	68fa      	ldr	r2, [r7, #12]
 8011d74:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8011d76:	687b      	ldr	r3, [r7, #4]
 8011d78:	681b      	ldr	r3, [r3, #0]
 8011d7a:	681a      	ldr	r2, [r3, #0]
 8011d7c:	687b      	ldr	r3, [r7, #4]
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	2101      	movs	r1, #1
 8011d82:	430a      	orrs	r2, r1
 8011d84:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8011d86:	687b      	ldr	r3, [r7, #4]
 8011d88:	2241      	movs	r2, #65	@ 0x41
 8011d8a:	2120      	movs	r1, #32
 8011d8c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8011d8e:	687b      	ldr	r3, [r7, #4]
 8011d90:	2240      	movs	r2, #64	@ 0x40
 8011d92:	2100      	movs	r1, #0
 8011d94:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8011d96:	2300      	movs	r3, #0
 8011d98:	e000      	b.n	8011d9c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8011d9a:	2302      	movs	r3, #2
  }
}
 8011d9c:	0018      	movs	r0, r3
 8011d9e:	46bd      	mov	sp, r7
 8011da0:	b004      	add	sp, #16
 8011da2:	bd80      	pop	{r7, pc}
 8011da4:	fffff0ff 	.word	0xfffff0ff

08011da8 <HAL_LPTIM_Init>:
  *         LPTIM_InitTypeDef and initialize the associated handle.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_Init(LPTIM_HandleTypeDef *hlptim)
{
 8011da8:	b580      	push	{r7, lr}
 8011daa:	b084      	sub	sp, #16
 8011dac:	af00      	add	r7, sp, #0
 8011dae:	6078      	str	r0, [r7, #4]
  uint32_t tmpcfgr;

  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8011db0:	687b      	ldr	r3, [r7, #4]
 8011db2:	2b00      	cmp	r3, #0
 8011db4:	d101      	bne.n	8011dba <HAL_LPTIM_Init+0x12>
  {
    return HAL_ERROR;
 8011db6:	2301      	movs	r3, #1
 8011db8:	e137      	b.n	801202a <HAL_LPTIM_Init+0x282>
  }
  assert_param(IS_LPTIM_UPDATE_MODE(hlptim->Init.UpdateMode));
  assert_param(IS_LPTIM_COUNTER_SOURCE(hlptim->Init.CounterSource));
  assert_param(IS_LPTIM_REPETITION(hlptim->Init.RepetitionCounter));

  if (hlptim->State == HAL_LPTIM_STATE_RESET)
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	2252      	movs	r2, #82	@ 0x52
 8011dbe:	5c9b      	ldrb	r3, [r3, r2]
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	2b00      	cmp	r3, #0
 8011dc4:	d107      	bne.n	8011dd6 <HAL_LPTIM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hlptim->Lock = HAL_UNLOCKED;
 8011dc6:	687b      	ldr	r3, [r7, #4]
 8011dc8:	2251      	movs	r2, #81	@ 0x51
 8011dca:	2100      	movs	r1, #0
 8011dcc:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hlptim->MspInitCallback(hlptim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_LPTIM_MspInit(hlptim);
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	0018      	movs	r0, r3
 8011dd2:	f7f2 fe2b 	bl	8004a2c <HAL_LPTIM_MspInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8011dd6:	687b      	ldr	r3, [r7, #4]
 8011dd8:	2252      	movs	r2, #82	@ 0x52
 8011dda:	2102      	movs	r1, #2
 8011ddc:	5499      	strb	r1, [r3, r2]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	681b      	ldr	r3, [r3, #0]
 8011de2:	691a      	ldr	r2, [r3, #16]
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	681b      	ldr	r3, [r3, #0]
 8011de8:	2101      	movs	r1, #1
 8011dea:	430a      	orrs	r2, r1
 8011dec:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8011dee:	687b      	ldr	r3, [r7, #4]
 8011df0:	681b      	ldr	r3, [r3, #0]
 8011df2:	2280      	movs	r2, #128	@ 0x80
 8011df4:	0052      	lsls	r2, r2, #1
 8011df6:	605a      	str	r2, [r3, #4]

  /* Set the repetition counter */
  __HAL_LPTIM_REPETITIONCOUNTER_SET(hlptim, hlptim->Init.RepetitionCounter);
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	687a      	ldr	r2, [r7, #4]
 8011dfe:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8011e00:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Wait for the completion of the write operation to the LPTIM_RCR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_REPOK) == HAL_TIMEOUT)
 8011e02:	2380      	movs	r3, #128	@ 0x80
 8011e04:	005a      	lsls	r2, r3, #1
 8011e06:	687b      	ldr	r3, [r7, #4]
 8011e08:	0011      	movs	r1, r2
 8011e0a:	0018      	movs	r0, r3
 8011e0c:	f001 f82c 	bl	8012e68 <LPTIM_WaitForFlag>
 8011e10:	0003      	movs	r3, r0
 8011e12:	2b03      	cmp	r3, #3
 8011e14:	d101      	bne.n	8011e1a <HAL_LPTIM_Init+0x72>
  {
    return HAL_TIMEOUT;
 8011e16:	2303      	movs	r3, #3
 8011e18:	e107      	b.n	801202a <HAL_LPTIM_Init+0x282>
  }


  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8011e1a:	687b      	ldr	r3, [r7, #4]
 8011e1c:	681b      	ldr	r3, [r3, #0]
 8011e1e:	2210      	movs	r2, #16
 8011e20:	605a      	str	r2, [r3, #4]

  /* Set LPTIM Period */
  __HAL_LPTIM_AUTORELOAD_SET(hlptim, hlptim->Init.Period);
 8011e22:	687b      	ldr	r3, [r7, #4]
 8011e24:	681b      	ldr	r3, [r3, #0]
 8011e26:	687a      	ldr	r2, [r7, #4]
 8011e28:	6a12      	ldr	r2, [r2, #32]
 8011e2a:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 8011e2c:	687b      	ldr	r3, [r7, #4]
 8011e2e:	2110      	movs	r1, #16
 8011e30:	0018      	movs	r0, r3
 8011e32:	f001 f819 	bl	8012e68 <LPTIM_WaitForFlag>
 8011e36:	0003      	movs	r3, r0
 8011e38:	2b03      	cmp	r3, #3
 8011e3a:	d101      	bne.n	8011e40 <HAL_LPTIM_Init+0x98>
  {
    return HAL_TIMEOUT;
 8011e3c:	2303      	movs	r3, #3
 8011e3e:	e0f4      	b.n	801202a <HAL_LPTIM_Init+0x282>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8011e40:	687b      	ldr	r3, [r7, #4]
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	4a7b      	ldr	r2, [pc, #492]	@ (8012034 <HAL_LPTIM_Init+0x28c>)
 8011e46:	4293      	cmp	r3, r2
 8011e48:	d004      	beq.n	8011e54 <HAL_LPTIM_Init+0xac>
 8011e4a:	687b      	ldr	r3, [r7, #4]
 8011e4c:	681b      	ldr	r3, [r3, #0]
 8011e4e:	4a7a      	ldr	r2, [pc, #488]	@ (8012038 <HAL_LPTIM_Init+0x290>)
 8011e50:	4293      	cmp	r3, r2
 8011e52:	d101      	bne.n	8011e58 <HAL_LPTIM_Init+0xb0>
 8011e54:	2301      	movs	r3, #1
 8011e56:	e000      	b.n	8011e5a <HAL_LPTIM_Init+0xb2>
 8011e58:	2300      	movs	r3, #0
 8011e5a:	2b01      	cmp	r3, #1
 8011e5c:	d122      	bne.n	8011ea4 <HAL_LPTIM_Init+0xfc>
 8011e5e:	687b      	ldr	r3, [r7, #4]
 8011e60:	681b      	ldr	r3, [r3, #0]
 8011e62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011e64:	2202      	movs	r2, #2
 8011e66:	4013      	ands	r3, r2
 8011e68:	d14e      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011e6a:	687b      	ldr	r3, [r7, #4]
 8011e6c:	681b      	ldr	r3, [r3, #0]
 8011e6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011e70:	2380      	movs	r3, #128	@ 0x80
 8011e72:	029b      	lsls	r3, r3, #10
 8011e74:	4013      	ands	r3, r2
 8011e76:	d147      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011e78:	687b      	ldr	r3, [r7, #4]
 8011e7a:	681b      	ldr	r3, [r3, #0]
 8011e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011e7e:	2202      	movs	r2, #2
 8011e80:	4013      	ands	r3, r2
 8011e82:	d141      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011e84:	687b      	ldr	r3, [r7, #4]
 8011e86:	681b      	ldr	r3, [r3, #0]
 8011e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011e8a:	2380      	movs	r3, #128	@ 0x80
 8011e8c:	029b      	lsls	r3, r3, #10
 8011e8e:	4013      	ands	r3, r2
 8011e90:	d13a      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011e92:	687b      	ldr	r3, [r7, #4]
 8011e94:	681b      	ldr	r3, [r3, #0]
 8011e96:	691a      	ldr	r2, [r3, #16]
 8011e98:	687b      	ldr	r3, [r7, #4]
 8011e9a:	681b      	ldr	r3, [r3, #0]
 8011e9c:	2101      	movs	r1, #1
 8011e9e:	438a      	bics	r2, r1
 8011ea0:	611a      	str	r2, [r3, #16]
 8011ea2:	e031      	b.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011ea4:	687b      	ldr	r3, [r7, #4]
 8011ea6:	681b      	ldr	r3, [r3, #0]
 8011ea8:	4a62      	ldr	r2, [pc, #392]	@ (8012034 <HAL_LPTIM_Init+0x28c>)
 8011eaa:	4293      	cmp	r3, r2
 8011eac:	d009      	beq.n	8011ec2 <HAL_LPTIM_Init+0x11a>
 8011eae:	687b      	ldr	r3, [r7, #4]
 8011eb0:	681b      	ldr	r3, [r3, #0]
 8011eb2:	4a62      	ldr	r2, [pc, #392]	@ (801203c <HAL_LPTIM_Init+0x294>)
 8011eb4:	4293      	cmp	r3, r2
 8011eb6:	d004      	beq.n	8011ec2 <HAL_LPTIM_Init+0x11a>
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	681b      	ldr	r3, [r3, #0]
 8011ebc:	4a5e      	ldr	r2, [pc, #376]	@ (8012038 <HAL_LPTIM_Init+0x290>)
 8011ebe:	4293      	cmp	r3, r2
 8011ec0:	d101      	bne.n	8011ec6 <HAL_LPTIM_Init+0x11e>
 8011ec2:	2301      	movs	r3, #1
 8011ec4:	e000      	b.n	8011ec8 <HAL_LPTIM_Init+0x120>
 8011ec6:	2300      	movs	r3, #0
 8011ec8:	2b01      	cmp	r3, #1
 8011eca:	d115      	bne.n	8011ef8 <HAL_LPTIM_Init+0x150>
 8011ecc:	687b      	ldr	r3, [r7, #4]
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011ed2:	2202      	movs	r2, #2
 8011ed4:	4013      	ands	r3, r2
 8011ed6:	d117      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011ed8:	687b      	ldr	r3, [r7, #4]
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ede:	2380      	movs	r3, #128	@ 0x80
 8011ee0:	029b      	lsls	r3, r3, #10
 8011ee2:	4013      	ands	r3, r2
 8011ee4:	d110      	bne.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011ee6:	687b      	ldr	r3, [r7, #4]
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	691a      	ldr	r2, [r3, #16]
 8011eec:	687b      	ldr	r3, [r7, #4]
 8011eee:	681b      	ldr	r3, [r3, #0]
 8011ef0:	2101      	movs	r1, #1
 8011ef2:	438a      	bics	r2, r1
 8011ef4:	611a      	str	r2, [r3, #16]
 8011ef6:	e007      	b.n	8011f08 <HAL_LPTIM_Init+0x160>
 8011ef8:	687b      	ldr	r3, [r7, #4]
 8011efa:	681b      	ldr	r3, [r3, #0]
 8011efc:	691a      	ldr	r2, [r3, #16]
 8011efe:	687b      	ldr	r3, [r7, #4]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	2101      	movs	r1, #1
 8011f04:	438a      	bics	r2, r1
 8011f06:	611a      	str	r2, [r3, #16]

  /* Get the LPTIMx CFGR value */
  tmpcfgr = hlptim->Instance->CFGR;
 8011f08:	687b      	ldr	r3, [r7, #4]
 8011f0a:	681b      	ldr	r3, [r3, #0]
 8011f0c:	68db      	ldr	r3, [r3, #12]
 8011f0e:	60fb      	str	r3, [r7, #12]

  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011f10:	687b      	ldr	r3, [r7, #4]
 8011f12:	685b      	ldr	r3, [r3, #4]
 8011f14:	2b01      	cmp	r3, #1
 8011f16:	d005      	beq.n	8011f24 <HAL_LPTIM_Init+0x17c>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011f18:	687b      	ldr	r3, [r7, #4]
 8011f1a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011f1c:	2380      	movs	r3, #128	@ 0x80
 8011f1e:	041b      	lsls	r3, r3, #16
 8011f20:	429a      	cmp	r2, r3
 8011f22:	d103      	bne.n	8011f2c <HAL_LPTIM_Init+0x184>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKPOL | LPTIM_CFGR_CKFLT));
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	221e      	movs	r2, #30
 8011f28:	4393      	bics	r3, r2
 8011f2a:	60fb      	str	r3, [r7, #12]
  }
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	695b      	ldr	r3, [r3, #20]
 8011f30:	4a43      	ldr	r2, [pc, #268]	@ (8012040 <HAL_LPTIM_Init+0x298>)
 8011f32:	4293      	cmp	r3, r2
 8011f34:	d003      	beq.n	8011f3e <HAL_LPTIM_Init+0x196>
  {
    tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_TRGFLT | LPTIM_CFGR_TRIGSEL));
 8011f36:	68fb      	ldr	r3, [r7, #12]
 8011f38:	4a42      	ldr	r2, [pc, #264]	@ (8012044 <HAL_LPTIM_Init+0x29c>)
 8011f3a:	4013      	ands	r3, r2
 8011f3c:	60fb      	str	r3, [r7, #12]
  }

  /* Clear CKSEL, PRESC, TRIGEN, TRGFLT, WAVPOL, PRELOAD & COUNTMODE bits */
  tmpcfgr &= (uint32_t)(~(LPTIM_CFGR_CKSEL | LPTIM_CFGR_TRIGEN | LPTIM_CFGR_PRELOAD |
 8011f3e:	68fb      	ldr	r3, [r7, #12]
 8011f40:	4a41      	ldr	r2, [pc, #260]	@ (8012048 <HAL_LPTIM_Init+0x2a0>)
 8011f42:	4013      	ands	r3, r2
 8011f44:	60fb      	str	r3, [r7, #12]
                          LPTIM_CFGR_PRESC | LPTIM_CFGR_COUNTMODE));

  /* Set initialization parameters */
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011f46:	687b      	ldr	r3, [r7, #4]
 8011f48:	685a      	ldr	r2, [r3, #4]
              hlptim->Init.Clock.Prescaler |
 8011f4a:	687b      	ldr	r3, [r7, #4]
 8011f4c:	689b      	ldr	r3, [r3, #8]
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011f4e:	431a      	orrs	r2, r3
              hlptim->Init.UpdateMode      |
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              hlptim->Init.Clock.Prescaler |
 8011f54:	431a      	orrs	r2, r3
              hlptim->Init.CounterSource);
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              hlptim->Init.UpdateMode      |
 8011f5a:	4313      	orrs	r3, r2
  tmpcfgr |= (hlptim->Init.Clock.Source    |
 8011f5c:	68fa      	ldr	r2, [r7, #12]
 8011f5e:	4313      	orrs	r3, r2
 8011f60:	60fb      	str	r3, [r7, #12]

  /* Glitch filters for internal triggers and  external inputs are configured
   * only if an internal clock source is provided to the LPTIM
   */
  if (hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_APBCLOCK_LPOSC)
 8011f62:	687b      	ldr	r3, [r7, #4]
 8011f64:	685b      	ldr	r3, [r3, #4]
 8011f66:	2b00      	cmp	r3, #0
 8011f68:	d107      	bne.n	8011f7a <HAL_LPTIM_Init+0x1d2>
  {
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011f6a:	687b      	ldr	r3, [r7, #4]
 8011f6c:	69da      	ldr	r2, [r3, #28]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.Trigger.SampleTime |
 8011f72:	4313      	orrs	r3, r2
 8011f74:	68fa      	ldr	r2, [r7, #12]
 8011f76:	4313      	orrs	r3, r2
 8011f78:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external clock polarity and digital filter */
  if ((hlptim->Init.Clock.Source == LPTIM_CLOCKSOURCE_ULPTIM)
 8011f7a:	687b      	ldr	r3, [r7, #4]
 8011f7c:	685b      	ldr	r3, [r3, #4]
 8011f7e:	2b01      	cmp	r3, #1
 8011f80:	d005      	beq.n	8011f8e <HAL_LPTIM_Init+0x1e6>
      || (hlptim->Init.CounterSource == LPTIM_COUNTERSOURCE_EXTERNAL))
 8011f82:	687b      	ldr	r3, [r7, #4]
 8011f84:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8011f86:	2380      	movs	r3, #128	@ 0x80
 8011f88:	041b      	lsls	r3, r3, #16
 8011f8a:	429a      	cmp	r2, r3
 8011f8c:	d107      	bne.n	8011f9e <HAL_LPTIM_Init+0x1f6>
  {
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	68da      	ldr	r2, [r3, #12]
                hlptim->Init.UltraLowPowerClock.SampleTime);
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	691b      	ldr	r3, [r3, #16]
    tmpcfgr |= (hlptim->Init.UltraLowPowerClock.Polarity |
 8011f96:	4313      	orrs	r3, r2
 8011f98:	68fa      	ldr	r2, [r7, #12]
 8011f9a:	4313      	orrs	r3, r2
 8011f9c:	60fb      	str	r3, [r7, #12]
  }

  /* Configure LPTIM external trigger */
  if (hlptim->Init.Trigger.Source != LPTIM_TRIGSOURCE_SOFTWARE)
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	695b      	ldr	r3, [r3, #20]
 8011fa2:	4a27      	ldr	r2, [pc, #156]	@ (8012040 <HAL_LPTIM_Init+0x298>)
 8011fa4:	4293      	cmp	r3, r2
 8011fa6:	d00a      	beq.n	8011fbe <HAL_LPTIM_Init+0x216>
  {
    /* Enable External trigger and set the trigger source */
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011fa8:	687b      	ldr	r3, [r7, #4]
 8011faa:	695a      	ldr	r2, [r3, #20]
                hlptim->Init.Trigger.ActiveEdge |
 8011fac:	687b      	ldr	r3, [r7, #4]
 8011fae:	699b      	ldr	r3, [r3, #24]
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011fb0:	431a      	orrs	r2, r3
                hlptim->Init.Trigger.SampleTime);
 8011fb2:	687b      	ldr	r3, [r7, #4]
 8011fb4:	69db      	ldr	r3, [r3, #28]
                hlptim->Init.Trigger.ActiveEdge |
 8011fb6:	4313      	orrs	r3, r2
    tmpcfgr |= (hlptim->Init.Trigger.Source     |
 8011fb8:	68fa      	ldr	r2, [r7, #12]
 8011fba:	4313      	orrs	r3, r2
 8011fbc:	60fb      	str	r3, [r7, #12]
  }

  /* Write to LPTIMx CFGR */
  hlptim->Instance->CFGR = tmpcfgr;
 8011fbe:	687b      	ldr	r3, [r7, #4]
 8011fc0:	681b      	ldr	r3, [r3, #0]
 8011fc2:	68fa      	ldr	r2, [r7, #12]
 8011fc4:	60da      	str	r2, [r3, #12]

  /* Configure LPTIM input sources */
#if defined(LPTIM3)
  if ((hlptim->Instance == LPTIM1) || (hlptim->Instance == LPTIM3))
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	681b      	ldr	r3, [r3, #0]
 8011fca:	4a1a      	ldr	r2, [pc, #104]	@ (8012034 <HAL_LPTIM_Init+0x28c>)
 8011fcc:	4293      	cmp	r3, r2
 8011fce:	d004      	beq.n	8011fda <HAL_LPTIM_Init+0x232>
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	681b      	ldr	r3, [r3, #0]
 8011fd4:	4a18      	ldr	r2, [pc, #96]	@ (8012038 <HAL_LPTIM_Init+0x290>)
 8011fd6:	4293      	cmp	r3, r2
 8011fd8:	d108      	bne.n	8011fec <HAL_LPTIM_Init+0x244>
    /* Check LPTIM Input1 and Input2 sources */
    assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));
    assert_param(IS_LPTIM_INPUT2_SOURCE(hlptim->Instance, hlptim->Init.Input2Source));

    /* Configure LPTIM Input1 and Input2 sources */
    hlptim->Instance->CFGR2 = (hlptim->Init.Input1Source | hlptim->Init.Input2Source);
 8011fda:	687b      	ldr	r3, [r7, #4]
 8011fdc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011fe2:	687b      	ldr	r3, [r7, #4]
 8011fe4:	681b      	ldr	r3, [r3, #0]
 8011fe6:	430a      	orrs	r2, r1
 8011fe8:	625a      	str	r2, [r3, #36]	@ 0x24
 8011fea:	e009      	b.n	8012000 <HAL_LPTIM_Init+0x258>
  }
  else
  {
    if (hlptim->Instance == LPTIM2)
 8011fec:	687b      	ldr	r3, [r7, #4]
 8011fee:	681b      	ldr	r3, [r3, #0]
 8011ff0:	4a12      	ldr	r2, [pc, #72]	@ (801203c <HAL_LPTIM_Init+0x294>)
 8011ff2:	4293      	cmp	r3, r2
 8011ff4:	d104      	bne.n	8012000 <HAL_LPTIM_Init+0x258>
    {
      /* Check LPTIM Input1 source */
      assert_param(IS_LPTIM_INPUT1_SOURCE(hlptim->Instance, hlptim->Init.Input1Source));

      /* Configure LPTIM Input1 source */
      hlptim->Instance->CFGR2 = hlptim->Init.Input1Source;
 8011ff6:	687b      	ldr	r3, [r7, #4]
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	687a      	ldr	r2, [r7, #4]
 8011ffc:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8011ffe:	625a      	str	r2, [r3, #36]	@ 0x24
    }
  }

  /* Initialize the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_READY);
 8012000:	687b      	ldr	r3, [r7, #4]
 8012002:	2253      	movs	r2, #83	@ 0x53
 8012004:	2101      	movs	r1, #1
 8012006:	5499      	strb	r1, [r3, r2]
 8012008:	687b      	ldr	r3, [r7, #4]
 801200a:	2254      	movs	r2, #84	@ 0x54
 801200c:	2101      	movs	r1, #1
 801200e:	5499      	strb	r1, [r3, r2]
 8012010:	687b      	ldr	r3, [r7, #4]
 8012012:	2255      	movs	r2, #85	@ 0x55
 8012014:	2101      	movs	r1, #1
 8012016:	5499      	strb	r1, [r3, r2]
 8012018:	687b      	ldr	r3, [r7, #4]
 801201a:	2256      	movs	r2, #86	@ 0x56
 801201c:	2101      	movs	r1, #1
 801201e:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8012020:	687b      	ldr	r3, [r7, #4]
 8012022:	2252      	movs	r2, #82	@ 0x52
 8012024:	2101      	movs	r1, #1
 8012026:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012028:	2300      	movs	r3, #0
}
 801202a:	0018      	movs	r0, r3
 801202c:	46bd      	mov	sp, r7
 801202e:	b004      	add	sp, #16
 8012030:	bd80      	pop	{r7, pc}
 8012032:	46c0      	nop			@ (mov r8, r8)
 8012034:	40007c00 	.word	0x40007c00
 8012038:	40009000 	.word	0x40009000
 801203c:	40009400 	.word	0x40009400
 8012040:	0000ffff 	.word	0x0000ffff
 8012044:	ffff1f3f 	.word	0xffff1f3f
 8012048:	ff39f1fe 	.word	0xff39f1fe

0801204c <HAL_LPTIM_DeInit>:
  * @brief  DeInitialize the LPTIM peripheral.
  * @param  hlptim LPTIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_DeInit(LPTIM_HandleTypeDef *hlptim)
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b082      	sub	sp, #8
 8012050:	af00      	add	r7, sp, #0
 8012052:	6078      	str	r0, [r7, #4]
  /* Check the LPTIM handle allocation */
  if (hlptim == NULL)
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d101      	bne.n	801205e <HAL_LPTIM_DeInit+0x12>
  {
    return HAL_ERROR;
 801205a:	2301      	movs	r3, #1
 801205c:	e135      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801205e:	687b      	ldr	r3, [r7, #4]
 8012060:	2252      	movs	r2, #82	@ 0x52
 8012062:	2102      	movs	r1, #2
 8012064:	5499      	strb	r1, [r3, r2]

  __HAL_LPTIM_ENABLE(hlptim);
 8012066:	687b      	ldr	r3, [r7, #4]
 8012068:	681b      	ldr	r3, [r3, #0]
 801206a:	691a      	ldr	r2, [r3, #16]
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	681b      	ldr	r3, [r3, #0]
 8012070:	2101      	movs	r1, #1
 8012072:	430a      	orrs	r2, r1
 8012074:	611a      	str	r2, [r3, #16]
  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 8012076:	687b      	ldr	r3, [r7, #4]
 8012078:	681b      	ldr	r3, [r3, #0]
 801207a:	4a96      	ldr	r2, [pc, #600]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 801207c:	4293      	cmp	r3, r2
 801207e:	d009      	beq.n	8012094 <HAL_LPTIM_DeInit+0x48>
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	681b      	ldr	r3, [r3, #0]
 8012084:	4a94      	ldr	r2, [pc, #592]	@ (80122d8 <HAL_LPTIM_DeInit+0x28c>)
 8012086:	4293      	cmp	r3, r2
 8012088:	d004      	beq.n	8012094 <HAL_LPTIM_DeInit+0x48>
 801208a:	687b      	ldr	r3, [r7, #4]
 801208c:	681b      	ldr	r3, [r3, #0]
 801208e:	4a93      	ldr	r2, [pc, #588]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 8012090:	4293      	cmp	r3, r2
 8012092:	d103      	bne.n	801209c <HAL_LPTIM_DeInit+0x50>
  {
    hlptim->Instance->CCMR1 = 0;
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	681b      	ldr	r3, [r3, #0]
 8012098:	2200      	movs	r2, #0
 801209a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	681b      	ldr	r3, [r3, #0]
 80120a0:	2208      	movs	r2, #8
 80120a2:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, 0);
 80120a4:	687b      	ldr	r3, [r7, #4]
 80120a6:	681b      	ldr	r3, [r3, #0]
 80120a8:	2200      	movs	r2, #0
 80120aa:	615a      	str	r2, [r3, #20]
  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 80120ac:	687b      	ldr	r3, [r7, #4]
 80120ae:	2108      	movs	r1, #8
 80120b0:	0018      	movs	r0, r3
 80120b2:	f000 fed9 	bl	8012e68 <LPTIM_WaitForFlag>
 80120b6:	0003      	movs	r3, r0
 80120b8:	2b03      	cmp	r3, #3
 80120ba:	d101      	bne.n	80120c0 <HAL_LPTIM_DeInit+0x74>
  {
    return HAL_TIMEOUT;
 80120bc:	2303      	movs	r3, #3
 80120be:	e104      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
  }

  if (IS_LPTIM_CC2_INSTANCE(hlptim->Instance))
 80120c0:	687b      	ldr	r3, [r7, #4]
 80120c2:	681b      	ldr	r3, [r3, #0]
 80120c4:	4a83      	ldr	r2, [pc, #524]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 80120c6:	4293      	cmp	r3, r2
 80120c8:	d009      	beq.n	80120de <HAL_LPTIM_DeInit+0x92>
 80120ca:	687b      	ldr	r3, [r7, #4]
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	4a82      	ldr	r2, [pc, #520]	@ (80122d8 <HAL_LPTIM_DeInit+0x28c>)
 80120d0:	4293      	cmp	r3, r2
 80120d2:	d004      	beq.n	80120de <HAL_LPTIM_DeInit+0x92>
 80120d4:	687b      	ldr	r3, [r7, #4]
 80120d6:	681b      	ldr	r3, [r3, #0]
 80120d8:	4a80      	ldr	r2, [pc, #512]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 80120da:	4293      	cmp	r3, r2
 80120dc:	d114      	bne.n	8012108 <HAL_LPTIM_DeInit+0xbc>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 80120de:	687b      	ldr	r3, [r7, #4]
 80120e0:	681b      	ldr	r3, [r3, #0]
 80120e2:	2280      	movs	r2, #128	@ 0x80
 80120e4:	0312      	lsls	r2, r2, #12
 80120e6:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, 0);
 80120e8:	687b      	ldr	r3, [r7, #4]
 80120ea:	681b      	ldr	r3, [r3, #0]
 80120ec:	2200      	movs	r2, #0
 80120ee:	635a      	str	r2, [r3, #52]	@ 0x34
    /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) == HAL_TIMEOUT)
 80120f0:	2380      	movs	r3, #128	@ 0x80
 80120f2:	031a      	lsls	r2, r3, #12
 80120f4:	687b      	ldr	r3, [r7, #4]
 80120f6:	0011      	movs	r1, r2
 80120f8:	0018      	movs	r0, r3
 80120fa:	f000 feb5 	bl	8012e68 <LPTIM_WaitForFlag>
 80120fe:	0003      	movs	r3, r0
 8012100:	2b03      	cmp	r3, #3
 8012102:	d101      	bne.n	8012108 <HAL_LPTIM_DeInit+0xbc>
    {
      return HAL_TIMEOUT;
 8012104:	2303      	movs	r3, #3
 8012106:	e0e0      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC3_INSTANCE(hlptim->Instance))
 8012108:	687b      	ldr	r3, [r7, #4]
 801210a:	681b      	ldr	r3, [r3, #0]
 801210c:	4a71      	ldr	r2, [pc, #452]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 801210e:	4293      	cmp	r3, r2
 8012110:	d004      	beq.n	801211c <HAL_LPTIM_DeInit+0xd0>
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	4a71      	ldr	r2, [pc, #452]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 8012118:	4293      	cmp	r3, r2
 801211a:	d118      	bne.n	801214e <HAL_LPTIM_DeInit+0x102>
  {
    hlptim->Instance->CCMR2 = 0;
 801211c:	687b      	ldr	r3, [r7, #4]
 801211e:	681b      	ldr	r3, [r3, #0]
 8012120:	2200      	movs	r2, #0
 8012122:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 8012124:	687b      	ldr	r3, [r7, #4]
 8012126:	681b      	ldr	r3, [r3, #0]
 8012128:	2280      	movs	r2, #128	@ 0x80
 801212a:	0352      	lsls	r2, r2, #13
 801212c:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, 0);
 801212e:	687b      	ldr	r3, [r7, #4]
 8012130:	681b      	ldr	r3, [r3, #0]
 8012132:	2200      	movs	r2, #0
 8012134:	639a      	str	r2, [r3, #56]	@ 0x38
    /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 8012136:	2380      	movs	r3, #128	@ 0x80
 8012138:	035a      	lsls	r2, r3, #13
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	0011      	movs	r1, r2
 801213e:	0018      	movs	r0, r3
 8012140:	f000 fe92 	bl	8012e68 <LPTIM_WaitForFlag>
 8012144:	0003      	movs	r3, r0
 8012146:	2b03      	cmp	r3, #3
 8012148:	d101      	bne.n	801214e <HAL_LPTIM_DeInit+0x102>
    {
      return HAL_TIMEOUT;
 801214a:	2303      	movs	r3, #3
 801214c:	e0bd      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
    }
  }

  if (IS_LPTIM_CC4_INSTANCE(hlptim->Instance))
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	681b      	ldr	r3, [r3, #0]
 8012152:	4a60      	ldr	r2, [pc, #384]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 8012154:	4293      	cmp	r3, r2
 8012156:	d004      	beq.n	8012162 <HAL_LPTIM_DeInit+0x116>
 8012158:	687b      	ldr	r3, [r7, #4]
 801215a:	681b      	ldr	r3, [r3, #0]
 801215c:	4a5f      	ldr	r2, [pc, #380]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 801215e:	4293      	cmp	r3, r2
 8012160:	d118      	bne.n	8012194 <HAL_LPTIM_DeInit+0x148>
  {
    hlptim->Instance->CCMR2 = 0;
 8012162:	687b      	ldr	r3, [r7, #4]
 8012164:	681b      	ldr	r3, [r3, #0]
 8012166:	2200      	movs	r2, #0
 8012168:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 801216a:	687b      	ldr	r3, [r7, #4]
 801216c:	681b      	ldr	r3, [r3, #0]
 801216e:	2280      	movs	r2, #128	@ 0x80
 8012170:	0392      	lsls	r2, r2, #14
 8012172:	605a      	str	r2, [r3, #4]

    __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, 0);
 8012174:	687b      	ldr	r3, [r7, #4]
 8012176:	681b      	ldr	r3, [r3, #0]
 8012178:	2200      	movs	r2, #0
 801217a:	63da      	str	r2, [r3, #60]	@ 0x3c
    /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 801217c:	2380      	movs	r3, #128	@ 0x80
 801217e:	039a      	lsls	r2, r3, #14
 8012180:	687b      	ldr	r3, [r7, #4]
 8012182:	0011      	movs	r1, r2
 8012184:	0018      	movs	r0, r3
 8012186:	f000 fe6f 	bl	8012e68 <LPTIM_WaitForFlag>
 801218a:	0003      	movs	r3, r0
 801218c:	2b03      	cmp	r3, #3
 801218e:	d101      	bne.n	8012194 <HAL_LPTIM_DeInit+0x148>
    {
      return HAL_TIMEOUT;
 8012190:	2303      	movs	r3, #3
 8012192:	e09a      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
    }
  }

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8012194:	687b      	ldr	r3, [r7, #4]
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	2210      	movs	r2, #16
 801219a:	605a      	str	r2, [r3, #4]

  __HAL_LPTIM_AUTORELOAD_SET(hlptim, 0);
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	681b      	ldr	r3, [r3, #0]
 80121a0:	2200      	movs	r2, #0
 80121a2:	619a      	str	r2, [r3, #24]

  /* Wait for the completion of the write operation to the LPTIM_ARR register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_ARROK) == HAL_TIMEOUT)
 80121a4:	687b      	ldr	r3, [r7, #4]
 80121a6:	2110      	movs	r1, #16
 80121a8:	0018      	movs	r0, r3
 80121aa:	f000 fe5d 	bl	8012e68 <LPTIM_WaitForFlag>
 80121ae:	0003      	movs	r3, r0
 80121b0:	2b03      	cmp	r3, #3
 80121b2:	d101      	bne.n	80121b8 <HAL_LPTIM_DeInit+0x16c>
  {
    return HAL_TIMEOUT;
 80121b4:	2303      	movs	r3, #3
 80121b6:	e088      	b.n	80122ca <HAL_LPTIM_DeInit+0x27e>
  }

  /* Disable the LPTIM Peripheral Clock */
  __HAL_LPTIM_DISABLE(hlptim);
 80121b8:	687b      	ldr	r3, [r7, #4]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	4a45      	ldr	r2, [pc, #276]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 80121be:	4293      	cmp	r3, r2
 80121c0:	d004      	beq.n	80121cc <HAL_LPTIM_DeInit+0x180>
 80121c2:	687b      	ldr	r3, [r7, #4]
 80121c4:	681b      	ldr	r3, [r3, #0]
 80121c6:	4a45      	ldr	r2, [pc, #276]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 80121c8:	4293      	cmp	r3, r2
 80121ca:	d101      	bne.n	80121d0 <HAL_LPTIM_DeInit+0x184>
 80121cc:	2301      	movs	r3, #1
 80121ce:	e000      	b.n	80121d2 <HAL_LPTIM_DeInit+0x186>
 80121d0:	2300      	movs	r3, #0
 80121d2:	2b01      	cmp	r3, #1
 80121d4:	d122      	bne.n	801221c <HAL_LPTIM_DeInit+0x1d0>
 80121d6:	687b      	ldr	r3, [r7, #4]
 80121d8:	681b      	ldr	r3, [r3, #0]
 80121da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121dc:	2202      	movs	r2, #2
 80121de:	4013      	ands	r3, r2
 80121e0:	d14e      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 80121e2:	687b      	ldr	r3, [r7, #4]
 80121e4:	681b      	ldr	r3, [r3, #0]
 80121e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121e8:	2380      	movs	r3, #128	@ 0x80
 80121ea:	029b      	lsls	r3, r3, #10
 80121ec:	4013      	ands	r3, r2
 80121ee:	d147      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 80121f0:	687b      	ldr	r3, [r7, #4]
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80121f6:	2202      	movs	r2, #2
 80121f8:	4013      	ands	r3, r2
 80121fa:	d141      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	681b      	ldr	r3, [r3, #0]
 8012200:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012202:	2380      	movs	r3, #128	@ 0x80
 8012204:	029b      	lsls	r3, r3, #10
 8012206:	4013      	ands	r3, r2
 8012208:	d13a      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 801220a:	687b      	ldr	r3, [r7, #4]
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	691a      	ldr	r2, [r3, #16]
 8012210:	687b      	ldr	r3, [r7, #4]
 8012212:	681b      	ldr	r3, [r3, #0]
 8012214:	2101      	movs	r1, #1
 8012216:	438a      	bics	r2, r1
 8012218:	611a      	str	r2, [r3, #16]
 801221a:	e031      	b.n	8012280 <HAL_LPTIM_DeInit+0x234>
 801221c:	687b      	ldr	r3, [r7, #4]
 801221e:	681b      	ldr	r3, [r3, #0]
 8012220:	4a2c      	ldr	r2, [pc, #176]	@ (80122d4 <HAL_LPTIM_DeInit+0x288>)
 8012222:	4293      	cmp	r3, r2
 8012224:	d009      	beq.n	801223a <HAL_LPTIM_DeInit+0x1ee>
 8012226:	687b      	ldr	r3, [r7, #4]
 8012228:	681b      	ldr	r3, [r3, #0]
 801222a:	4a2b      	ldr	r2, [pc, #172]	@ (80122d8 <HAL_LPTIM_DeInit+0x28c>)
 801222c:	4293      	cmp	r3, r2
 801222e:	d004      	beq.n	801223a <HAL_LPTIM_DeInit+0x1ee>
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	681b      	ldr	r3, [r3, #0]
 8012234:	4a29      	ldr	r2, [pc, #164]	@ (80122dc <HAL_LPTIM_DeInit+0x290>)
 8012236:	4293      	cmp	r3, r2
 8012238:	d101      	bne.n	801223e <HAL_LPTIM_DeInit+0x1f2>
 801223a:	2301      	movs	r3, #1
 801223c:	e000      	b.n	8012240 <HAL_LPTIM_DeInit+0x1f4>
 801223e:	2300      	movs	r3, #0
 8012240:	2b01      	cmp	r3, #1
 8012242:	d115      	bne.n	8012270 <HAL_LPTIM_DeInit+0x224>
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801224a:	2202      	movs	r2, #2
 801224c:	4013      	ands	r3, r2
 801224e:	d117      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	681b      	ldr	r3, [r3, #0]
 8012254:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012256:	2380      	movs	r3, #128	@ 0x80
 8012258:	029b      	lsls	r3, r3, #10
 801225a:	4013      	ands	r3, r2
 801225c:	d110      	bne.n	8012280 <HAL_LPTIM_DeInit+0x234>
 801225e:	687b      	ldr	r3, [r7, #4]
 8012260:	681b      	ldr	r3, [r3, #0]
 8012262:	691a      	ldr	r2, [r3, #16]
 8012264:	687b      	ldr	r3, [r7, #4]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	2101      	movs	r1, #1
 801226a:	438a      	bics	r2, r1
 801226c:	611a      	str	r2, [r3, #16]
 801226e:	e007      	b.n	8012280 <HAL_LPTIM_DeInit+0x234>
 8012270:	687b      	ldr	r3, [r7, #4]
 8012272:	681b      	ldr	r3, [r3, #0]
 8012274:	691a      	ldr	r2, [r3, #16]
 8012276:	687b      	ldr	r3, [r7, #4]
 8012278:	681b      	ldr	r3, [r3, #0]
 801227a:	2101      	movs	r1, #1
 801227c:	438a      	bics	r2, r1
 801227e:	611a      	str	r2, [r3, #16]

  hlptim->Instance->CFGR = 0;
 8012280:	687b      	ldr	r3, [r7, #4]
 8012282:	681b      	ldr	r3, [r3, #0]
 8012284:	2200      	movs	r2, #0
 8012286:	60da      	str	r2, [r3, #12]
  hlptim->Instance->CFGR2 = 0;
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	681b      	ldr	r3, [r3, #0]
 801228c:	2200      	movs	r2, #0
 801228e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* DeInit the low level hardware: CLOCK, NVIC.*/
  hlptim->MspDeInitCallback(hlptim);
#else
  /* DeInit the low level hardware: CLOCK, NVIC.*/
  HAL_LPTIM_MspDeInit(hlptim);
 8012290:	687b      	ldr	r3, [r7, #4]
 8012292:	0018      	movs	r0, r3
 8012294:	f7f2 fc46 	bl	8004b24 <HAL_LPTIM_MspDeInit>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */

  /* Change the LPTIM channels state */
  LPTIM_CHANNEL_STATE_SET_ALL(hlptim, HAL_LPTIM_CHANNEL_STATE_RESET);
 8012298:	687b      	ldr	r3, [r7, #4]
 801229a:	2253      	movs	r2, #83	@ 0x53
 801229c:	2100      	movs	r1, #0
 801229e:	5499      	strb	r1, [r3, r2]
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	2254      	movs	r2, #84	@ 0x54
 80122a4:	2100      	movs	r1, #0
 80122a6:	5499      	strb	r1, [r3, r2]
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	2255      	movs	r2, #85	@ 0x55
 80122ac:	2100      	movs	r1, #0
 80122ae:	5499      	strb	r1, [r3, r2]
 80122b0:	687b      	ldr	r3, [r7, #4]
 80122b2:	2256      	movs	r2, #86	@ 0x56
 80122b4:	2100      	movs	r1, #0
 80122b6:	5499      	strb	r1, [r3, r2]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_RESET;
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	2252      	movs	r2, #82	@ 0x52
 80122bc:	2100      	movs	r1, #0
 80122be:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hlptim);
 80122c0:	687b      	ldr	r3, [r7, #4]
 80122c2:	2251      	movs	r2, #81	@ 0x51
 80122c4:	2100      	movs	r1, #0
 80122c6:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80122c8:	2300      	movs	r3, #0
}
 80122ca:	0018      	movs	r0, r3
 80122cc:	46bd      	mov	sp, r7
 80122ce:	b002      	add	sp, #8
 80122d0:	bd80      	pop	{r7, pc}
 80122d2:	46c0      	nop			@ (mov r8, r8)
 80122d4:	40007c00 	.word	0x40007c00
 80122d8:	40009400 	.word	0x40009400
 80122dc:	40009000 	.word	0x40009000

080122e0 <HAL_LPTIM_PWM_Start_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Start_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 80122e0:	b580      	push	{r7, lr}
 80122e2:	b082      	sub	sp, #8
 80122e4:	af00      	add	r7, sp, #0
 80122e6:	6078      	str	r0, [r7, #4]
 80122e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Check LPTIM channel state */
  if (LPTIM_CHANNEL_STATE_GET(hlptim, Channel) != HAL_LPTIM_CHANNEL_STATE_READY)
 80122ea:	683b      	ldr	r3, [r7, #0]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d108      	bne.n	8012302 <HAL_LPTIM_PWM_Start_IT+0x22>
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	2253      	movs	r2, #83	@ 0x53
 80122f4:	5c9b      	ldrb	r3, [r3, r2]
 80122f6:	b2db      	uxtb	r3, r3
 80122f8:	3b01      	subs	r3, #1
 80122fa:	1e5a      	subs	r2, r3, #1
 80122fc:	4193      	sbcs	r3, r2
 80122fe:	b2db      	uxtb	r3, r3
 8012300:	e01f      	b.n	8012342 <HAL_LPTIM_PWM_Start_IT+0x62>
 8012302:	683b      	ldr	r3, [r7, #0]
 8012304:	2b01      	cmp	r3, #1
 8012306:	d108      	bne.n	801231a <HAL_LPTIM_PWM_Start_IT+0x3a>
 8012308:	687b      	ldr	r3, [r7, #4]
 801230a:	2254      	movs	r2, #84	@ 0x54
 801230c:	5c9b      	ldrb	r3, [r3, r2]
 801230e:	b2db      	uxtb	r3, r3
 8012310:	3b01      	subs	r3, #1
 8012312:	1e5a      	subs	r2, r3, #1
 8012314:	4193      	sbcs	r3, r2
 8012316:	b2db      	uxtb	r3, r3
 8012318:	e013      	b.n	8012342 <HAL_LPTIM_PWM_Start_IT+0x62>
 801231a:	683b      	ldr	r3, [r7, #0]
 801231c:	2b02      	cmp	r3, #2
 801231e:	d108      	bne.n	8012332 <HAL_LPTIM_PWM_Start_IT+0x52>
 8012320:	687b      	ldr	r3, [r7, #4]
 8012322:	2255      	movs	r2, #85	@ 0x55
 8012324:	5c9b      	ldrb	r3, [r3, r2]
 8012326:	b2db      	uxtb	r3, r3
 8012328:	3b01      	subs	r3, #1
 801232a:	1e5a      	subs	r2, r3, #1
 801232c:	4193      	sbcs	r3, r2
 801232e:	b2db      	uxtb	r3, r3
 8012330:	e007      	b.n	8012342 <HAL_LPTIM_PWM_Start_IT+0x62>
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	2256      	movs	r2, #86	@ 0x56
 8012336:	5c9b      	ldrb	r3, [r3, r2]
 8012338:	b2db      	uxtb	r3, r3
 801233a:	3b01      	subs	r3, #1
 801233c:	1e5a      	subs	r2, r3, #1
 801233e:	4193      	sbcs	r3, r2
 8012340:	b2db      	uxtb	r3, r3
 8012342:	2b00      	cmp	r3, #0
 8012344:	d001      	beq.n	801234a <HAL_LPTIM_PWM_Start_IT+0x6a>
  {
    return HAL_ERROR;
 8012346:	2301      	movs	r3, #1
 8012348:	e0dc      	b.n	8012504 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	2252      	movs	r2, #82	@ 0x52
 801234e:	2102      	movs	r1, #2
 8012350:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_BUSY);
 8012352:	683b      	ldr	r3, [r7, #0]
 8012354:	2b00      	cmp	r3, #0
 8012356:	d104      	bne.n	8012362 <HAL_LPTIM_PWM_Start_IT+0x82>
 8012358:	687b      	ldr	r3, [r7, #4]
 801235a:	2253      	movs	r2, #83	@ 0x53
 801235c:	2102      	movs	r1, #2
 801235e:	5499      	strb	r1, [r3, r2]
 8012360:	e013      	b.n	801238a <HAL_LPTIM_PWM_Start_IT+0xaa>
 8012362:	683b      	ldr	r3, [r7, #0]
 8012364:	2b01      	cmp	r3, #1
 8012366:	d104      	bne.n	8012372 <HAL_LPTIM_PWM_Start_IT+0x92>
 8012368:	687b      	ldr	r3, [r7, #4]
 801236a:	2254      	movs	r2, #84	@ 0x54
 801236c:	2102      	movs	r1, #2
 801236e:	5499      	strb	r1, [r3, r2]
 8012370:	e00b      	b.n	801238a <HAL_LPTIM_PWM_Start_IT+0xaa>
 8012372:	683b      	ldr	r3, [r7, #0]
 8012374:	2b02      	cmp	r3, #2
 8012376:	d104      	bne.n	8012382 <HAL_LPTIM_PWM_Start_IT+0xa2>
 8012378:	687b      	ldr	r3, [r7, #4]
 801237a:	2255      	movs	r2, #85	@ 0x55
 801237c:	2102      	movs	r1, #2
 801237e:	5499      	strb	r1, [r3, r2]
 8012380:	e003      	b.n	801238a <HAL_LPTIM_PWM_Start_IT+0xaa>
 8012382:	687b      	ldr	r3, [r7, #4]
 8012384:	2256      	movs	r2, #86	@ 0x56
 8012386:	2102      	movs	r1, #2
 8012388:	5499      	strb	r1, [r3, r2]

  /* Reset WAVE bit to set PWM mode */
  hlptim->Instance->CFGR &= ~LPTIM_CFGR_WAVE;
 801238a:	687b      	ldr	r3, [r7, #4]
 801238c:	681b      	ldr	r3, [r3, #0]
 801238e:	68da      	ldr	r2, [r3, #12]
 8012390:	687b      	ldr	r3, [r7, #4]
 8012392:	681b      	ldr	r3, [r3, #0]
 8012394:	495d      	ldr	r1, [pc, #372]	@ (801250c <HAL_LPTIM_PWM_Start_IT+0x22c>)
 8012396:	400a      	ands	r2, r1
 8012398:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	691a      	ldr	r2, [r3, #16]
 80123a0:	687b      	ldr	r3, [r7, #4]
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	2101      	movs	r1, #1
 80123a6:	430a      	orrs	r2, r1
 80123a8:	611a      	str	r2, [r3, #16]
  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 80123aa:	687b      	ldr	r3, [r7, #4]
 80123ac:	681b      	ldr	r3, [r3, #0]
 80123ae:	2280      	movs	r2, #128	@ 0x80
 80123b0:	0452      	lsls	r2, r2, #17
 80123b2:	605a      	str	r2, [r3, #4]

  switch (Channel)
 80123b4:	683b      	ldr	r3, [r7, #0]
 80123b6:	2b03      	cmp	r3, #3
 80123b8:	d02b      	beq.n	8012412 <HAL_LPTIM_PWM_Start_IT+0x132>
 80123ba:	683b      	ldr	r3, [r7, #0]
 80123bc:	2b03      	cmp	r3, #3
 80123be:	d831      	bhi.n	8012424 <HAL_LPTIM_PWM_Start_IT+0x144>
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	2b02      	cmp	r3, #2
 80123c4:	d01c      	beq.n	8012400 <HAL_LPTIM_PWM_Start_IT+0x120>
 80123c6:	683b      	ldr	r3, [r7, #0]
 80123c8:	2b02      	cmp	r3, #2
 80123ca:	d82b      	bhi.n	8012424 <HAL_LPTIM_PWM_Start_IT+0x144>
 80123cc:	683b      	ldr	r3, [r7, #0]
 80123ce:	2b00      	cmp	r3, #0
 80123d0:	d003      	beq.n	80123da <HAL_LPTIM_PWM_Start_IT+0xfa>
 80123d2:	683b      	ldr	r3, [r7, #0]
 80123d4:	2b01      	cmp	r3, #1
 80123d6:	d00a      	beq.n	80123ee <HAL_LPTIM_PWM_Start_IT+0x10e>
      /* Enable interrupt */
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                            LPTIM_IT_UPDATE);
      break;
    default:
      break;
 80123d8:	e024      	b.n	8012424 <HAL_LPTIM_PWM_Start_IT+0x144>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80123da:	687b      	ldr	r3, [r7, #4]
 80123dc:	681b      	ldr	r3, [r3, #0]
 80123de:	689a      	ldr	r2, [r3, #8]
 80123e0:	687b      	ldr	r3, [r7, #4]
 80123e2:	681b      	ldr	r3, [r3, #0]
 80123e4:	219c      	movs	r1, #156	@ 0x9c
 80123e6:	31ff      	adds	r1, #255	@ 0xff
 80123e8:	430a      	orrs	r2, r1
 80123ea:	609a      	str	r2, [r3, #8]
      break;
 80123ec:	e01b      	b.n	8012426 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80123ee:	687b      	ldr	r3, [r7, #4]
 80123f0:	681b      	ldr	r3, [r3, #0]
 80123f2:	689a      	ldr	r2, [r3, #8]
 80123f4:	687b      	ldr	r3, [r7, #4]
 80123f6:	681b      	ldr	r3, [r3, #0]
 80123f8:	4945      	ldr	r1, [pc, #276]	@ (8012510 <HAL_LPTIM_PWM_Start_IT+0x230>)
 80123fa:	430a      	orrs	r2, r1
 80123fc:	609a      	str	r2, [r3, #8]
      break;
 80123fe:	e012      	b.n	8012426 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8012400:	687b      	ldr	r3, [r7, #4]
 8012402:	681b      	ldr	r3, [r3, #0]
 8012404:	689a      	ldr	r2, [r3, #8]
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	681b      	ldr	r3, [r3, #0]
 801240a:	4942      	ldr	r1, [pc, #264]	@ (8012514 <HAL_LPTIM_PWM_Start_IT+0x234>)
 801240c:	430a      	orrs	r2, r1
 801240e:	609a      	str	r2, [r3, #8]
      break;
 8012410:	e009      	b.n	8012426 <HAL_LPTIM_PWM_Start_IT+0x146>
      __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 8012412:	687b      	ldr	r3, [r7, #4]
 8012414:	681b      	ldr	r3, [r3, #0]
 8012416:	689a      	ldr	r2, [r3, #8]
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	681b      	ldr	r3, [r3, #0]
 801241c:	493e      	ldr	r1, [pc, #248]	@ (8012518 <HAL_LPTIM_PWM_Start_IT+0x238>)
 801241e:	430a      	orrs	r2, r1
 8012420:	609a      	str	r2, [r3, #8]
      break;
 8012422:	e000      	b.n	8012426 <HAL_LPTIM_PWM_Start_IT+0x146>
      break;
 8012424:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8012426:	2380      	movs	r3, #128	@ 0x80
 8012428:	045a      	lsls	r2, r3, #17
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	0011      	movs	r1, r2
 801242e:	0018      	movs	r0, r3
 8012430:	f000 fd1a 	bl	8012e68 <LPTIM_WaitForFlag>
 8012434:	0003      	movs	r3, r0
 8012436:	2b03      	cmp	r3, #3
 8012438:	d101      	bne.n	801243e <HAL_LPTIM_PWM_Start_IT+0x15e>
  {
    return HAL_TIMEOUT;
 801243a:	2303      	movs	r3, #3
 801243c:	e062      	b.n	8012504 <HAL_LPTIM_PWM_Start_IT+0x224>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	695b      	ldr	r3, [r3, #20]
 8012442:	4a36      	ldr	r2, [pc, #216]	@ (801251c <HAL_LPTIM_PWM_Start_IT+0x23c>)
 8012444:	4293      	cmp	r3, r2
 8012446:	d018      	beq.n	801247a <HAL_LPTIM_PWM_Start_IT+0x19a>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	681b      	ldr	r3, [r3, #0]
 801244c:	2280      	movs	r2, #128	@ 0x80
 801244e:	0452      	lsls	r2, r2, #17
 8012450:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_ENABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 8012452:	687b      	ldr	r3, [r7, #4]
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	689a      	ldr	r2, [r3, #8]
 8012458:	687b      	ldr	r3, [r7, #4]
 801245a:	681b      	ldr	r3, [r3, #0]
 801245c:	2104      	movs	r1, #4
 801245e:	430a      	orrs	r2, r1
 8012460:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 8012462:	2380      	movs	r3, #128	@ 0x80
 8012464:	045a      	lsls	r2, r3, #17
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	0011      	movs	r1, r2
 801246a:	0018      	movs	r0, r3
 801246c:	f000 fcfc 	bl	8012e68 <LPTIM_WaitForFlag>
 8012470:	0003      	movs	r3, r0
 8012472:	2b03      	cmp	r3, #3
 8012474:	d101      	bne.n	801247a <HAL_LPTIM_PWM_Start_IT+0x19a>
    {
      return HAL_TIMEOUT;
 8012476:	2303      	movs	r3, #3
 8012478:	e044      	b.n	8012504 <HAL_LPTIM_PWM_Start_IT+0x224>
    }
  }

  __HAL_LPTIM_CAPTURE_COMPARE_ENABLE(hlptim, Channel);
 801247a:	683b      	ldr	r3, [r7, #0]
 801247c:	2b03      	cmp	r3, #3
 801247e:	d02b      	beq.n	80124d8 <HAL_LPTIM_PWM_Start_IT+0x1f8>
 8012480:	683b      	ldr	r3, [r7, #0]
 8012482:	2b03      	cmp	r3, #3
 8012484:	d831      	bhi.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 8012486:	683b      	ldr	r3, [r7, #0]
 8012488:	2b02      	cmp	r3, #2
 801248a:	d01c      	beq.n	80124c6 <HAL_LPTIM_PWM_Start_IT+0x1e6>
 801248c:	683b      	ldr	r3, [r7, #0]
 801248e:	2b02      	cmp	r3, #2
 8012490:	d82b      	bhi.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	2b00      	cmp	r3, #0
 8012496:	d003      	beq.n	80124a0 <HAL_LPTIM_PWM_Start_IT+0x1c0>
 8012498:	683b      	ldr	r3, [r7, #0]
 801249a:	2b01      	cmp	r3, #1
 801249c:	d009      	beq.n	80124b2 <HAL_LPTIM_PWM_Start_IT+0x1d2>
 801249e:	e024      	b.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 80124a0:	687b      	ldr	r3, [r7, #4]
 80124a2:	681b      	ldr	r3, [r3, #0]
 80124a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	681b      	ldr	r3, [r3, #0]
 80124aa:	2102      	movs	r1, #2
 80124ac:	430a      	orrs	r2, r1
 80124ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80124b0:	e01b      	b.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 80124b2:	687b      	ldr	r3, [r7, #4]
 80124b4:	681b      	ldr	r3, [r3, #0]
 80124b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80124b8:	687b      	ldr	r3, [r7, #4]
 80124ba:	681b      	ldr	r3, [r3, #0]
 80124bc:	2180      	movs	r1, #128	@ 0x80
 80124be:	0289      	lsls	r1, r1, #10
 80124c0:	430a      	orrs	r2, r1
 80124c2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80124c4:	e011      	b.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	681b      	ldr	r3, [r3, #0]
 80124ca:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80124cc:	687b      	ldr	r3, [r7, #4]
 80124ce:	681b      	ldr	r3, [r3, #0]
 80124d0:	2102      	movs	r1, #2
 80124d2:	430a      	orrs	r2, r1
 80124d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80124d6:	e008      	b.n	80124ea <HAL_LPTIM_PWM_Start_IT+0x20a>
 80124d8:	687b      	ldr	r3, [r7, #4]
 80124da:	681b      	ldr	r3, [r3, #0]
 80124dc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80124de:	687b      	ldr	r3, [r7, #4]
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	2180      	movs	r1, #128	@ 0x80
 80124e4:	0289      	lsls	r1, r1, #10
 80124e6:	430a      	orrs	r2, r1
 80124e8:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Start timer in continuous mode */
  __HAL_LPTIM_START_CONTINUOUS(hlptim);
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	681b      	ldr	r3, [r3, #0]
 80124ee:	691a      	ldr	r2, [r3, #16]
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	681b      	ldr	r3, [r3, #0]
 80124f4:	2104      	movs	r1, #4
 80124f6:	430a      	orrs	r2, r1
 80124f8:	611a      	str	r2, [r3, #16]

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 80124fa:	687b      	ldr	r3, [r7, #4]
 80124fc:	2252      	movs	r2, #82	@ 0x52
 80124fe:	2101      	movs	r1, #1
 8012500:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012502:	2300      	movs	r3, #0
}
 8012504:	0018      	movs	r0, r3
 8012506:	46bd      	mov	sp, r7
 8012508:	b002      	add	sp, #8
 801250a:	bd80      	pop	{r7, pc}
 801250c:	ffefffff 	.word	0xffefffff
 8012510:	00080392 	.word	0x00080392
 8012514:	00100592 	.word	0x00100592
 8012518:	00200992 	.word	0x00200992
 801251c:	0000ffff 	.word	0x0000ffff

08012520 <HAL_LPTIM_PWM_Stop_IT>:
  *            @arg LPTIM_CHANNEL_3: LPTIM Channel 3 selected
  *            @arg LPTIM_CHANNEL_4: LPTIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_PWM_Stop_IT(LPTIM_HandleTypeDef *hlptim, uint32_t Channel)
{
 8012520:	b580      	push	{r7, lr}
 8012522:	b082      	sub	sp, #8
 8012524:	af00      	add	r7, sp, #0
 8012526:	6078      	str	r0, [r7, #4]
 8012528:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_BUSY;
 801252a:	687b      	ldr	r3, [r7, #4]
 801252c:	2252      	movs	r2, #82	@ 0x52
 801252e:	2102      	movs	r1, #2
 8012530:	5499      	strb	r1, [r3, r2]

  /* Disable LPTIM signal from the corresponding output pin */
  __HAL_LPTIM_CAPTURE_COMPARE_DISABLE(hlptim, Channel);
 8012532:	683b      	ldr	r3, [r7, #0]
 8012534:	2b03      	cmp	r3, #3
 8012536:	d02a      	beq.n	801258e <HAL_LPTIM_PWM_Stop_IT+0x6e>
 8012538:	683b      	ldr	r3, [r7, #0]
 801253a:	2b03      	cmp	r3, #3
 801253c:	d82f      	bhi.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801253e:	683b      	ldr	r3, [r7, #0]
 8012540:	2b02      	cmp	r3, #2
 8012542:	d01b      	beq.n	801257c <HAL_LPTIM_PWM_Stop_IT+0x5c>
 8012544:	683b      	ldr	r3, [r7, #0]
 8012546:	2b02      	cmp	r3, #2
 8012548:	d829      	bhi.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801254a:	683b      	ldr	r3, [r7, #0]
 801254c:	2b00      	cmp	r3, #0
 801254e:	d003      	beq.n	8012558 <HAL_LPTIM_PWM_Stop_IT+0x38>
 8012550:	683b      	ldr	r3, [r7, #0]
 8012552:	2b01      	cmp	r3, #1
 8012554:	d009      	beq.n	801256a <HAL_LPTIM_PWM_Stop_IT+0x4a>
 8012556:	e022      	b.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 8012558:	687b      	ldr	r3, [r7, #4]
 801255a:	681b      	ldr	r3, [r3, #0]
 801255c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801255e:	687b      	ldr	r3, [r7, #4]
 8012560:	681b      	ldr	r3, [r3, #0]
 8012562:	2102      	movs	r1, #2
 8012564:	438a      	bics	r2, r1
 8012566:	62da      	str	r2, [r3, #44]	@ 0x2c
 8012568:	e019      	b.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801256a:	687b      	ldr	r3, [r7, #4]
 801256c:	681b      	ldr	r3, [r3, #0]
 801256e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012570:	687b      	ldr	r3, [r7, #4]
 8012572:	681b      	ldr	r3, [r3, #0]
 8012574:	49b8      	ldr	r1, [pc, #736]	@ (8012858 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 8012576:	400a      	ands	r2, r1
 8012578:	62da      	str	r2, [r3, #44]	@ 0x2c
 801257a:	e010      	b.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801257c:	687b      	ldr	r3, [r7, #4]
 801257e:	681b      	ldr	r3, [r3, #0]
 8012580:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012582:	687b      	ldr	r3, [r7, #4]
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	2102      	movs	r1, #2
 8012588:	438a      	bics	r2, r1
 801258a:	631a      	str	r2, [r3, #48]	@ 0x30
 801258c:	e007      	b.n	801259e <HAL_LPTIM_PWM_Stop_IT+0x7e>
 801258e:	687b      	ldr	r3, [r7, #4]
 8012590:	681b      	ldr	r3, [r3, #0]
 8012592:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012594:	687b      	ldr	r3, [r7, #4]
 8012596:	681b      	ldr	r3, [r3, #0]
 8012598:	49af      	ldr	r1, [pc, #700]	@ (8012858 <HAL_LPTIM_PWM_Stop_IT+0x338>)
 801259a:	400a      	ands	r2, r1
 801259c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	681b      	ldr	r3, [r3, #0]
 80125a2:	4aae      	ldr	r2, [pc, #696]	@ (801285c <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 80125a4:	4293      	cmp	r3, r2
 80125a6:	d004      	beq.n	80125b2 <HAL_LPTIM_PWM_Stop_IT+0x92>
 80125a8:	687b      	ldr	r3, [r7, #4]
 80125aa:	681b      	ldr	r3, [r3, #0]
 80125ac:	4aac      	ldr	r2, [pc, #688]	@ (8012860 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 80125ae:	4293      	cmp	r3, r2
 80125b0:	d101      	bne.n	80125b6 <HAL_LPTIM_PWM_Stop_IT+0x96>
 80125b2:	2301      	movs	r3, #1
 80125b4:	e000      	b.n	80125b8 <HAL_LPTIM_PWM_Stop_IT+0x98>
 80125b6:	2300      	movs	r3, #0
 80125b8:	2b01      	cmp	r3, #1
 80125ba:	d122      	bne.n	8012602 <HAL_LPTIM_PWM_Stop_IT+0xe2>
 80125bc:	687b      	ldr	r3, [r7, #4]
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80125c2:	2202      	movs	r2, #2
 80125c4:	4013      	ands	r3, r2
 80125c6:	d14e      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 80125c8:	687b      	ldr	r3, [r7, #4]
 80125ca:	681b      	ldr	r3, [r3, #0]
 80125cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80125ce:	2380      	movs	r3, #128	@ 0x80
 80125d0:	029b      	lsls	r3, r3, #10
 80125d2:	4013      	ands	r3, r2
 80125d4:	d147      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 80125d6:	687b      	ldr	r3, [r7, #4]
 80125d8:	681b      	ldr	r3, [r3, #0]
 80125da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80125dc:	2202      	movs	r2, #2
 80125de:	4013      	ands	r3, r2
 80125e0:	d141      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 80125e2:	687b      	ldr	r3, [r7, #4]
 80125e4:	681b      	ldr	r3, [r3, #0]
 80125e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80125e8:	2380      	movs	r3, #128	@ 0x80
 80125ea:	029b      	lsls	r3, r3, #10
 80125ec:	4013      	ands	r3, r2
 80125ee:	d13a      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	691a      	ldr	r2, [r3, #16]
 80125f6:	687b      	ldr	r3, [r7, #4]
 80125f8:	681b      	ldr	r3, [r3, #0]
 80125fa:	2101      	movs	r1, #1
 80125fc:	438a      	bics	r2, r1
 80125fe:	611a      	str	r2, [r3, #16]
 8012600:	e031      	b.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	4a95      	ldr	r2, [pc, #596]	@ (801285c <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 8012608:	4293      	cmp	r3, r2
 801260a:	d009      	beq.n	8012620 <HAL_LPTIM_PWM_Stop_IT+0x100>
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	4a94      	ldr	r2, [pc, #592]	@ (8012864 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 8012612:	4293      	cmp	r3, r2
 8012614:	d004      	beq.n	8012620 <HAL_LPTIM_PWM_Stop_IT+0x100>
 8012616:	687b      	ldr	r3, [r7, #4]
 8012618:	681b      	ldr	r3, [r3, #0]
 801261a:	4a91      	ldr	r2, [pc, #580]	@ (8012860 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 801261c:	4293      	cmp	r3, r2
 801261e:	d101      	bne.n	8012624 <HAL_LPTIM_PWM_Stop_IT+0x104>
 8012620:	2301      	movs	r3, #1
 8012622:	e000      	b.n	8012626 <HAL_LPTIM_PWM_Stop_IT+0x106>
 8012624:	2300      	movs	r3, #0
 8012626:	2b01      	cmp	r3, #1
 8012628:	d115      	bne.n	8012656 <HAL_LPTIM_PWM_Stop_IT+0x136>
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012630:	2202      	movs	r2, #2
 8012632:	4013      	ands	r3, r2
 8012634:	d117      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012636:	687b      	ldr	r3, [r7, #4]
 8012638:	681b      	ldr	r3, [r3, #0]
 801263a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801263c:	2380      	movs	r3, #128	@ 0x80
 801263e:	029b      	lsls	r3, r3, #10
 8012640:	4013      	ands	r3, r2
 8012642:	d110      	bne.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	681b      	ldr	r3, [r3, #0]
 8012648:	691a      	ldr	r2, [r3, #16]
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	681b      	ldr	r3, [r3, #0]
 801264e:	2101      	movs	r1, #1
 8012650:	438a      	bics	r2, r1
 8012652:	611a      	str	r2, [r3, #16]
 8012654:	e007      	b.n	8012666 <HAL_LPTIM_PWM_Stop_IT+0x146>
 8012656:	687b      	ldr	r3, [r7, #4]
 8012658:	681b      	ldr	r3, [r3, #0]
 801265a:	691a      	ldr	r2, [r3, #16]
 801265c:	687b      	ldr	r3, [r7, #4]
 801265e:	681b      	ldr	r3, [r3, #0]
 8012660:	2101      	movs	r1, #1
 8012662:	438a      	bics	r2, r1
 8012664:	611a      	str	r2, [r3, #16]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012666:	687b      	ldr	r3, [r7, #4]
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	691a      	ldr	r2, [r3, #16]
 801266c:	687b      	ldr	r3, [r7, #4]
 801266e:	681b      	ldr	r3, [r3, #0]
 8012670:	2101      	movs	r1, #1
 8012672:	430a      	orrs	r2, r1
 8012674:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8012676:	687b      	ldr	r3, [r7, #4]
 8012678:	681b      	ldr	r3, [r3, #0]
 801267a:	2280      	movs	r2, #128	@ 0x80
 801267c:	0452      	lsls	r2, r2, #17
 801267e:	605a      	str	r2, [r3, #4]

  switch (Channel)
 8012680:	683b      	ldr	r3, [r7, #0]
 8012682:	2b03      	cmp	r3, #3
 8012684:	d02a      	beq.n	80126dc <HAL_LPTIM_PWM_Stop_IT+0x1bc>
 8012686:	683b      	ldr	r3, [r7, #0]
 8012688:	2b03      	cmp	r3, #3
 801268a:	d830      	bhi.n	80126ee <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 801268c:	683b      	ldr	r3, [r7, #0]
 801268e:	2b02      	cmp	r3, #2
 8012690:	d01b      	beq.n	80126ca <HAL_LPTIM_PWM_Stop_IT+0x1aa>
 8012692:	683b      	ldr	r3, [r7, #0]
 8012694:	2b02      	cmp	r3, #2
 8012696:	d82a      	bhi.n	80126ee <HAL_LPTIM_PWM_Stop_IT+0x1ce>
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	2b00      	cmp	r3, #0
 801269c:	d003      	beq.n	80126a6 <HAL_LPTIM_PWM_Stop_IT+0x186>
 801269e:	683b      	ldr	r3, [r7, #0]
 80126a0:	2b01      	cmp	r3, #1
 80126a2:	d009      	beq.n	80126b8 <HAL_LPTIM_PWM_Stop_IT+0x198>
      /* Disable interrupt */
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
                             LPTIM_IT_UPDATE);
      break;
    default:
      break;
 80126a4:	e023      	b.n	80126ee <HAL_LPTIM_PWM_Stop_IT+0x1ce>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP1OK | LPTIM_IT_CC1 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80126a6:	687b      	ldr	r3, [r7, #4]
 80126a8:	681b      	ldr	r3, [r3, #0]
 80126aa:	689a      	ldr	r2, [r3, #8]
 80126ac:	687b      	ldr	r3, [r7, #4]
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	496d      	ldr	r1, [pc, #436]	@ (8012868 <HAL_LPTIM_PWM_Stop_IT+0x348>)
 80126b2:	400a      	ands	r2, r1
 80126b4:	609a      	str	r2, [r3, #8]
      break;
 80126b6:	e01b      	b.n	80126f0 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP2OK | LPTIM_IT_CC2 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80126b8:	687b      	ldr	r3, [r7, #4]
 80126ba:	681b      	ldr	r3, [r3, #0]
 80126bc:	689a      	ldr	r2, [r3, #8]
 80126be:	687b      	ldr	r3, [r7, #4]
 80126c0:	681b      	ldr	r3, [r3, #0]
 80126c2:	496a      	ldr	r1, [pc, #424]	@ (801286c <HAL_LPTIM_PWM_Stop_IT+0x34c>)
 80126c4:	400a      	ands	r2, r1
 80126c6:	609a      	str	r2, [r3, #8]
      break;
 80126c8:	e012      	b.n	80126f0 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP3OK | LPTIM_IT_CC3 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80126ca:	687b      	ldr	r3, [r7, #4]
 80126cc:	681b      	ldr	r3, [r3, #0]
 80126ce:	689a      	ldr	r2, [r3, #8]
 80126d0:	687b      	ldr	r3, [r7, #4]
 80126d2:	681b      	ldr	r3, [r3, #0]
 80126d4:	4966      	ldr	r1, [pc, #408]	@ (8012870 <HAL_LPTIM_PWM_Stop_IT+0x350>)
 80126d6:	400a      	ands	r2, r1
 80126d8:	609a      	str	r2, [r3, #8]
      break;
 80126da:	e009      	b.n	80126f0 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_CMP4OK | LPTIM_IT_CC4 | LPTIM_IT_ARROK | LPTIM_IT_ARRM | LPTIM_IT_REPOK |
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	681b      	ldr	r3, [r3, #0]
 80126e0:	689a      	ldr	r2, [r3, #8]
 80126e2:	687b      	ldr	r3, [r7, #4]
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	4963      	ldr	r1, [pc, #396]	@ (8012874 <HAL_LPTIM_PWM_Stop_IT+0x354>)
 80126e8:	400a      	ands	r2, r1
 80126ea:	609a      	str	r2, [r3, #8]
      break;
 80126ec:	e000      	b.n	80126f0 <HAL_LPTIM_PWM_Stop_IT+0x1d0>
      break;
 80126ee:	46c0      	nop			@ (mov r8, r8)
  }

  /* Wait for the completion of the write operation to the LPTIM_DIER register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 80126f0:	2380      	movs	r3, #128	@ 0x80
 80126f2:	045a      	lsls	r2, r3, #17
 80126f4:	687b      	ldr	r3, [r7, #4]
 80126f6:	0011      	movs	r1, r2
 80126f8:	0018      	movs	r0, r3
 80126fa:	f000 fbb5 	bl	8012e68 <LPTIM_WaitForFlag>
 80126fe:	0003      	movs	r3, r0
 8012700:	2b03      	cmp	r3, #3
 8012702:	d101      	bne.n	8012708 <HAL_LPTIM_PWM_Stop_IT+0x1e8>
  {
    return HAL_TIMEOUT;
 8012704:	2303      	movs	r3, #3
 8012706:	e0a2      	b.n	801284e <HAL_LPTIM_PWM_Stop_IT+0x32e>
  }

  /* If external trigger source is used, then enable external trigger interrupt */
  if ((hlptim->Init.Trigger.Source) != LPTIM_TRIGSOURCE_SOFTWARE)
 8012708:	687b      	ldr	r3, [r7, #4]
 801270a:	695b      	ldr	r3, [r3, #20]
 801270c:	4a5a      	ldr	r2, [pc, #360]	@ (8012878 <HAL_LPTIM_PWM_Stop_IT+0x358>)
 801270e:	4293      	cmp	r3, r2
 8012710:	d018      	beq.n	8012744 <HAL_LPTIM_PWM_Stop_IT+0x224>
  {
    /* Clear flag */
    __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DIEROK);
 8012712:	687b      	ldr	r3, [r7, #4]
 8012714:	681b      	ldr	r3, [r3, #0]
 8012716:	2280      	movs	r2, #128	@ 0x80
 8012718:	0452      	lsls	r2, r2, #17
 801271a:	605a      	str	r2, [r3, #4]

    /* Enable external trigger interrupt */
    __HAL_LPTIM_DISABLE_IT(hlptim, LPTIM_IT_EXTTRIG);
 801271c:	687b      	ldr	r3, [r7, #4]
 801271e:	681b      	ldr	r3, [r3, #0]
 8012720:	689a      	ldr	r2, [r3, #8]
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	681b      	ldr	r3, [r3, #0]
 8012726:	2104      	movs	r1, #4
 8012728:	438a      	bics	r2, r1
 801272a:	609a      	str	r2, [r3, #8]

    /* Wait for the completion of the write operation to the LPTIM_DIER register */
    if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_DIEROK) == HAL_TIMEOUT)
 801272c:	2380      	movs	r3, #128	@ 0x80
 801272e:	045a      	lsls	r2, r3, #17
 8012730:	687b      	ldr	r3, [r7, #4]
 8012732:	0011      	movs	r1, r2
 8012734:	0018      	movs	r0, r3
 8012736:	f000 fb97 	bl	8012e68 <LPTIM_WaitForFlag>
 801273a:	0003      	movs	r3, r0
 801273c:	2b03      	cmp	r3, #3
 801273e:	d101      	bne.n	8012744 <HAL_LPTIM_PWM_Stop_IT+0x224>
    {
      return HAL_TIMEOUT;
 8012740:	2303      	movs	r3, #3
 8012742:	e084      	b.n	801284e <HAL_LPTIM_PWM_Stop_IT+0x32e>
    }
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012744:	687b      	ldr	r3, [r7, #4]
 8012746:	681b      	ldr	r3, [r3, #0]
 8012748:	4a44      	ldr	r2, [pc, #272]	@ (801285c <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 801274a:	4293      	cmp	r3, r2
 801274c:	d004      	beq.n	8012758 <HAL_LPTIM_PWM_Stop_IT+0x238>
 801274e:	687b      	ldr	r3, [r7, #4]
 8012750:	681b      	ldr	r3, [r3, #0]
 8012752:	4a43      	ldr	r2, [pc, #268]	@ (8012860 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 8012754:	4293      	cmp	r3, r2
 8012756:	d101      	bne.n	801275c <HAL_LPTIM_PWM_Stop_IT+0x23c>
 8012758:	2301      	movs	r3, #1
 801275a:	e000      	b.n	801275e <HAL_LPTIM_PWM_Stop_IT+0x23e>
 801275c:	2300      	movs	r3, #0
 801275e:	2b01      	cmp	r3, #1
 8012760:	d122      	bne.n	80127a8 <HAL_LPTIM_PWM_Stop_IT+0x288>
 8012762:	687b      	ldr	r3, [r7, #4]
 8012764:	681b      	ldr	r3, [r3, #0]
 8012766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012768:	2202      	movs	r2, #2
 801276a:	4013      	ands	r3, r2
 801276c:	d14e      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 801276e:	687b      	ldr	r3, [r7, #4]
 8012770:	681b      	ldr	r3, [r3, #0]
 8012772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012774:	2380      	movs	r3, #128	@ 0x80
 8012776:	029b      	lsls	r3, r3, #10
 8012778:	4013      	ands	r3, r2
 801277a:	d147      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	681b      	ldr	r3, [r3, #0]
 8012780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012782:	2202      	movs	r2, #2
 8012784:	4013      	ands	r3, r2
 8012786:	d141      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	681b      	ldr	r3, [r3, #0]
 801278c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801278e:	2380      	movs	r3, #128	@ 0x80
 8012790:	029b      	lsls	r3, r3, #10
 8012792:	4013      	ands	r3, r2
 8012794:	d13a      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 8012796:	687b      	ldr	r3, [r7, #4]
 8012798:	681b      	ldr	r3, [r3, #0]
 801279a:	691a      	ldr	r2, [r3, #16]
 801279c:	687b      	ldr	r3, [r7, #4]
 801279e:	681b      	ldr	r3, [r3, #0]
 80127a0:	2101      	movs	r1, #1
 80127a2:	438a      	bics	r2, r1
 80127a4:	611a      	str	r2, [r3, #16]
 80127a6:	e031      	b.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	4a2b      	ldr	r2, [pc, #172]	@ (801285c <HAL_LPTIM_PWM_Stop_IT+0x33c>)
 80127ae:	4293      	cmp	r3, r2
 80127b0:	d009      	beq.n	80127c6 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80127b2:	687b      	ldr	r3, [r7, #4]
 80127b4:	681b      	ldr	r3, [r3, #0]
 80127b6:	4a2b      	ldr	r2, [pc, #172]	@ (8012864 <HAL_LPTIM_PWM_Stop_IT+0x344>)
 80127b8:	4293      	cmp	r3, r2
 80127ba:	d004      	beq.n	80127c6 <HAL_LPTIM_PWM_Stop_IT+0x2a6>
 80127bc:	687b      	ldr	r3, [r7, #4]
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	4a27      	ldr	r2, [pc, #156]	@ (8012860 <HAL_LPTIM_PWM_Stop_IT+0x340>)
 80127c2:	4293      	cmp	r3, r2
 80127c4:	d101      	bne.n	80127ca <HAL_LPTIM_PWM_Stop_IT+0x2aa>
 80127c6:	2301      	movs	r3, #1
 80127c8:	e000      	b.n	80127cc <HAL_LPTIM_PWM_Stop_IT+0x2ac>
 80127ca:	2300      	movs	r3, #0
 80127cc:	2b01      	cmp	r3, #1
 80127ce:	d115      	bne.n	80127fc <HAL_LPTIM_PWM_Stop_IT+0x2dc>
 80127d0:	687b      	ldr	r3, [r7, #4]
 80127d2:	681b      	ldr	r3, [r3, #0]
 80127d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80127d6:	2202      	movs	r2, #2
 80127d8:	4013      	ands	r3, r2
 80127da:	d117      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80127dc:	687b      	ldr	r3, [r7, #4]
 80127de:	681b      	ldr	r3, [r3, #0]
 80127e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80127e2:	2380      	movs	r3, #128	@ 0x80
 80127e4:	029b      	lsls	r3, r3, #10
 80127e6:	4013      	ands	r3, r2
 80127e8:	d110      	bne.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80127ea:	687b      	ldr	r3, [r7, #4]
 80127ec:	681b      	ldr	r3, [r3, #0]
 80127ee:	691a      	ldr	r2, [r3, #16]
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	681b      	ldr	r3, [r3, #0]
 80127f4:	2101      	movs	r1, #1
 80127f6:	438a      	bics	r2, r1
 80127f8:	611a      	str	r2, [r3, #16]
 80127fa:	e007      	b.n	801280c <HAL_LPTIM_PWM_Stop_IT+0x2ec>
 80127fc:	687b      	ldr	r3, [r7, #4]
 80127fe:	681b      	ldr	r3, [r3, #0]
 8012800:	691a      	ldr	r2, [r3, #16]
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	681b      	ldr	r3, [r3, #0]
 8012806:	2101      	movs	r1, #1
 8012808:	438a      	bics	r2, r1
 801280a:	611a      	str	r2, [r3, #16]

  /* Set the LPTIM channel state */
  LPTIM_CHANNEL_STATE_SET(hlptim, Channel, HAL_LPTIM_CHANNEL_STATE_READY);
 801280c:	683b      	ldr	r3, [r7, #0]
 801280e:	2b00      	cmp	r3, #0
 8012810:	d104      	bne.n	801281c <HAL_LPTIM_PWM_Stop_IT+0x2fc>
 8012812:	687b      	ldr	r3, [r7, #4]
 8012814:	2253      	movs	r2, #83	@ 0x53
 8012816:	2101      	movs	r1, #1
 8012818:	5499      	strb	r1, [r3, r2]
 801281a:	e013      	b.n	8012844 <HAL_LPTIM_PWM_Stop_IT+0x324>
 801281c:	683b      	ldr	r3, [r7, #0]
 801281e:	2b01      	cmp	r3, #1
 8012820:	d104      	bne.n	801282c <HAL_LPTIM_PWM_Stop_IT+0x30c>
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	2254      	movs	r2, #84	@ 0x54
 8012826:	2101      	movs	r1, #1
 8012828:	5499      	strb	r1, [r3, r2]
 801282a:	e00b      	b.n	8012844 <HAL_LPTIM_PWM_Stop_IT+0x324>
 801282c:	683b      	ldr	r3, [r7, #0]
 801282e:	2b02      	cmp	r3, #2
 8012830:	d104      	bne.n	801283c <HAL_LPTIM_PWM_Stop_IT+0x31c>
 8012832:	687b      	ldr	r3, [r7, #4]
 8012834:	2255      	movs	r2, #85	@ 0x55
 8012836:	2101      	movs	r1, #1
 8012838:	5499      	strb	r1, [r3, r2]
 801283a:	e003      	b.n	8012844 <HAL_LPTIM_PWM_Stop_IT+0x324>
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	2256      	movs	r2, #86	@ 0x56
 8012840:	2101      	movs	r1, #1
 8012842:	5499      	strb	r1, [r3, r2]

  /* Set the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	2252      	movs	r2, #82	@ 0x52
 8012848:	2101      	movs	r1, #1
 801284a:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 801284c:	2300      	movs	r3, #0
}
 801284e:	0018      	movs	r0, r3
 8012850:	46bd      	mov	sp, r7
 8012852:	b002      	add	sp, #8
 8012854:	bd80      	pop	{r7, pc}
 8012856:	46c0      	nop			@ (mov r8, r8)
 8012858:	fffdffff 	.word	0xfffdffff
 801285c:	40007c00 	.word	0x40007c00
 8012860:	40009000 	.word	0x40009000
 8012864:	40009400 	.word	0x40009400
 8012868:	fffffe64 	.word	0xfffffe64
 801286c:	fff7fc6d 	.word	0xfff7fc6d
 8012870:	ffeffa6d 	.word	0xffeffa6d
 8012874:	ffdff66d 	.word	0xffdff66d
 8012878:	0000ffff 	.word	0x0000ffff

0801287c <HAL_LPTIM_OC_ConfigChannel>:
  *         this delay, leads to unpredictable results.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LPTIM_OC_ConfigChannel(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig,
                                             uint32_t Channel)
{
 801287c:	b5b0      	push	{r4, r5, r7, lr}
 801287e:	b086      	sub	sp, #24
 8012880:	af00      	add	r7, sp, #0
 8012882:	60f8      	str	r0, [r7, #12]
 8012884:	60b9      	str	r1, [r7, #8]
 8012886:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LPTIM_CCX_INSTANCE(hlptim->Instance, Channel));
  assert_param(IS_LPTIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_LPTIM_PULSE(sConfig->Pulse));

  hlptim->State = HAL_LPTIM_STATE_BUSY;
 8012888:	68fb      	ldr	r3, [r7, #12]
 801288a:	2252      	movs	r2, #82	@ 0x52
 801288c:	2102      	movs	r1, #2
 801288e:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	2b03      	cmp	r3, #3
 8012894:	d042      	beq.n	801291c <HAL_LPTIM_OC_ConfigChannel+0xa0>
 8012896:	687b      	ldr	r3, [r7, #4]
 8012898:	2b03      	cmp	r3, #3
 801289a:	d850      	bhi.n	801293e <HAL_LPTIM_OC_ConfigChannel+0xc2>
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	2b02      	cmp	r3, #2
 80128a0:	d02b      	beq.n	80128fa <HAL_LPTIM_OC_ConfigChannel+0x7e>
 80128a2:	687b      	ldr	r3, [r7, #4]
 80128a4:	2b02      	cmp	r3, #2
 80128a6:	d84a      	bhi.n	801293e <HAL_LPTIM_OC_ConfigChannel+0xc2>
 80128a8:	687b      	ldr	r3, [r7, #4]
 80128aa:	2b00      	cmp	r3, #0
 80128ac:	d003      	beq.n	80128b6 <HAL_LPTIM_OC_ConfigChannel+0x3a>
 80128ae:	687b      	ldr	r3, [r7, #4]
 80128b0:	2b01      	cmp	r3, #1
 80128b2:	d011      	beq.n	80128d8 <HAL_LPTIM_OC_ConfigChannel+0x5c>
        return status;
      }
      break;
    }
    default:
      break;
 80128b4:	e043      	b.n	801293e <HAL_LPTIM_OC_ConfigChannel+0xc2>
      status = LPTIM_OC1_SetConfig(hlptim, sConfig);
 80128b6:	2517      	movs	r5, #23
 80128b8:	197c      	adds	r4, r7, r5
 80128ba:	68ba      	ldr	r2, [r7, #8]
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	0011      	movs	r1, r2
 80128c0:	0018      	movs	r0, r3
 80128c2:	f000 fb09 	bl	8012ed8 <LPTIM_OC1_SetConfig>
 80128c6:	0003      	movs	r3, r0
 80128c8:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80128ca:	197b      	adds	r3, r7, r5
 80128cc:	781b      	ldrb	r3, [r3, #0]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d037      	beq.n	8012942 <HAL_LPTIM_OC_ConfigChannel+0xc6>
        return status;
 80128d2:	197b      	adds	r3, r7, r5
 80128d4:	781b      	ldrb	r3, [r3, #0]
 80128d6:	e040      	b.n	801295a <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC2_SetConfig(hlptim, sConfig);
 80128d8:	2517      	movs	r5, #23
 80128da:	197c      	adds	r4, r7, r5
 80128dc:	68ba      	ldr	r2, [r7, #8]
 80128de:	68fb      	ldr	r3, [r7, #12]
 80128e0:	0011      	movs	r1, r2
 80128e2:	0018      	movs	r0, r3
 80128e4:	f000 fb9a 	bl	801301c <LPTIM_OC2_SetConfig>
 80128e8:	0003      	movs	r3, r0
 80128ea:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 80128ec:	197b      	adds	r3, r7, r5
 80128ee:	781b      	ldrb	r3, [r3, #0]
 80128f0:	2b00      	cmp	r3, #0
 80128f2:	d028      	beq.n	8012946 <HAL_LPTIM_OC_ConfigChannel+0xca>
        return status;
 80128f4:	197b      	adds	r3, r7, r5
 80128f6:	781b      	ldrb	r3, [r3, #0]
 80128f8:	e02f      	b.n	801295a <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC3_SetConfig(hlptim, sConfig);
 80128fa:	2517      	movs	r5, #23
 80128fc:	197c      	adds	r4, r7, r5
 80128fe:	68ba      	ldr	r2, [r7, #8]
 8012900:	68fb      	ldr	r3, [r7, #12]
 8012902:	0011      	movs	r1, r2
 8012904:	0018      	movs	r0, r3
 8012906:	f000 fc2f 	bl	8013168 <LPTIM_OC3_SetConfig>
 801290a:	0003      	movs	r3, r0
 801290c:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 801290e:	197b      	adds	r3, r7, r5
 8012910:	781b      	ldrb	r3, [r3, #0]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d019      	beq.n	801294a <HAL_LPTIM_OC_ConfigChannel+0xce>
        return status;
 8012916:	197b      	adds	r3, r7, r5
 8012918:	781b      	ldrb	r3, [r3, #0]
 801291a:	e01e      	b.n	801295a <HAL_LPTIM_OC_ConfigChannel+0xde>
      status = LPTIM_OC4_SetConfig(hlptim, sConfig);
 801291c:	2517      	movs	r5, #23
 801291e:	197c      	adds	r4, r7, r5
 8012920:	68ba      	ldr	r2, [r7, #8]
 8012922:	68fb      	ldr	r3, [r7, #12]
 8012924:	0011      	movs	r1, r2
 8012926:	0018      	movs	r0, r3
 8012928:	f000 fcc2 	bl	80132b0 <LPTIM_OC4_SetConfig>
 801292c:	0003      	movs	r3, r0
 801292e:	7023      	strb	r3, [r4, #0]
      if (status != HAL_OK)
 8012930:	197b      	adds	r3, r7, r5
 8012932:	781b      	ldrb	r3, [r3, #0]
 8012934:	2b00      	cmp	r3, #0
 8012936:	d00a      	beq.n	801294e <HAL_LPTIM_OC_ConfigChannel+0xd2>
        return status;
 8012938:	197b      	adds	r3, r7, r5
 801293a:	781b      	ldrb	r3, [r3, #0]
 801293c:	e00d      	b.n	801295a <HAL_LPTIM_OC_ConfigChannel+0xde>
      break;
 801293e:	46c0      	nop			@ (mov r8, r8)
 8012940:	e006      	b.n	8012950 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012942:	46c0      	nop			@ (mov r8, r8)
 8012944:	e004      	b.n	8012950 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 8012946:	46c0      	nop			@ (mov r8, r8)
 8012948:	e002      	b.n	8012950 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801294a:	46c0      	nop			@ (mov r8, r8)
 801294c:	e000      	b.n	8012950 <HAL_LPTIM_OC_ConfigChannel+0xd4>
      break;
 801294e:	46c0      	nop			@ (mov r8, r8)
  }

  /* Change the LPTIM state */
  hlptim->State = HAL_LPTIM_STATE_READY;
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	2252      	movs	r2, #82	@ 0x52
 8012954:	2101      	movs	r1, #1
 8012956:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 8012958:	2300      	movs	r3, #0
}
 801295a:	0018      	movs	r0, r3
 801295c:	46bd      	mov	sp, r7
 801295e:	b006      	add	sp, #24
 8012960:	bdb0      	pop	{r4, r5, r7, pc}

08012962 <HAL_LPTIM_IRQHandler>:
  * @brief  Handle LPTIM interrupt request.
  * @param  hlptim LPTIM handle
  * @retval None
  */
void HAL_LPTIM_IRQHandler(LPTIM_HandleTypeDef *hlptim)
{
 8012962:	b580      	push	{r7, lr}
 8012964:	b082      	sub	sp, #8
 8012966:	af00      	add	r7, sp, #0
 8012968:	6078      	str	r0, [r7, #4]
  /* Capture Compare 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1) != RESET)
 801296a:	687b      	ldr	r3, [r7, #4]
 801296c:	681b      	ldr	r3, [r3, #0]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	2201      	movs	r2, #1
 8012972:	4013      	ands	r3, r2
 8012974:	2b01      	cmp	r3, #1
 8012976:	d121      	bne.n	80129bc <HAL_LPTIM_IRQHandler+0x5a>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1) != RESET)
 8012978:	687b      	ldr	r3, [r7, #4]
 801297a:	681b      	ldr	r3, [r3, #0]
 801297c:	689b      	ldr	r3, [r3, #8]
 801297e:	2201      	movs	r2, #1
 8012980:	4013      	ands	r3, r2
 8012982:	2b01      	cmp	r3, #1
 8012984:	d11a      	bne.n	80129bc <HAL_LPTIM_IRQHandler+0x5a>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1);
 8012986:	687b      	ldr	r3, [r7, #4]
 8012988:	681b      	ldr	r3, [r3, #0]
 801298a:	2201      	movs	r2, #1
 801298c:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 801298e:	687b      	ldr	r3, [r7, #4]
 8012990:	2238      	movs	r2, #56	@ 0x38
 8012992:	2101      	movs	r1, #1
 8012994:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC1SEL) != 0x00U)
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	681b      	ldr	r3, [r3, #0]
 801299a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801299c:	2201      	movs	r2, #1
 801299e:	4013      	ands	r3, r2
 80129a0:	d004      	beq.n	80129ac <HAL_LPTIM_IRQHandler+0x4a>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 80129a2:	687b      	ldr	r3, [r7, #4]
 80129a4:	0018      	movs	r0, r3
 80129a6:	f000 fa4f 	bl	8012e48 <HAL_LPTIM_IC_CaptureCallback>
 80129aa:	e003      	b.n	80129b4 <HAL_LPTIM_IRQHandler+0x52>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	0018      	movs	r0, r3
 80129b0:	f000 fa0a 	bl	8012dc8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	2238      	movs	r2, #56	@ 0x38
 80129b8:	2100      	movs	r1, #0
 80129ba:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2) != RESET)
 80129bc:	687b      	ldr	r3, [r7, #4]
 80129be:	681b      	ldr	r3, [r3, #0]
 80129c0:	681a      	ldr	r2, [r3, #0]
 80129c2:	2380      	movs	r3, #128	@ 0x80
 80129c4:	009b      	lsls	r3, r3, #2
 80129c6:	401a      	ands	r2, r3
 80129c8:	2380      	movs	r3, #128	@ 0x80
 80129ca:	009b      	lsls	r3, r3, #2
 80129cc:	429a      	cmp	r2, r3
 80129ce:	d126      	bne.n	8012a1e <HAL_LPTIM_IRQHandler+0xbc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2) != RESET)
 80129d0:	687b      	ldr	r3, [r7, #4]
 80129d2:	681b      	ldr	r3, [r3, #0]
 80129d4:	689a      	ldr	r2, [r3, #8]
 80129d6:	2380      	movs	r3, #128	@ 0x80
 80129d8:	009b      	lsls	r3, r3, #2
 80129da:	401a      	ands	r2, r3
 80129dc:	2380      	movs	r3, #128	@ 0x80
 80129de:	009b      	lsls	r3, r3, #2
 80129e0:	429a      	cmp	r2, r3
 80129e2:	d11c      	bne.n	8012a1e <HAL_LPTIM_IRQHandler+0xbc>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2);
 80129e4:	687b      	ldr	r3, [r7, #4]
 80129e6:	681b      	ldr	r3, [r3, #0]
 80129e8:	2280      	movs	r2, #128	@ 0x80
 80129ea:	0092      	lsls	r2, r2, #2
 80129ec:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 80129ee:	687b      	ldr	r3, [r7, #4]
 80129f0:	2238      	movs	r2, #56	@ 0x38
 80129f2:	2102      	movs	r1, #2
 80129f4:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR1 & LPTIM_CCMR1_CC2SEL) != 0x00U)
 80129f6:	687b      	ldr	r3, [r7, #4]
 80129f8:	681b      	ldr	r3, [r3, #0]
 80129fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80129fc:	2380      	movs	r3, #128	@ 0x80
 80129fe:	025b      	lsls	r3, r3, #9
 8012a00:	4013      	ands	r3, r2
 8012a02:	d004      	beq.n	8012a0e <HAL_LPTIM_IRQHandler+0xac>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012a04:	687b      	ldr	r3, [r7, #4]
 8012a06:	0018      	movs	r0, r3
 8012a08:	f000 fa1e 	bl	8012e48 <HAL_LPTIM_IC_CaptureCallback>
 8012a0c:	e003      	b.n	8012a16 <HAL_LPTIM_IRQHandler+0xb4>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8012a0e:	687b      	ldr	r3, [r7, #4]
 8012a10:	0018      	movs	r0, r3
 8012a12:	f000 f9d9 	bl	8012dc8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012a16:	687b      	ldr	r3, [r7, #4]
 8012a18:	2238      	movs	r2, #56	@ 0x38
 8012a1a:	2100      	movs	r1, #0
 8012a1c:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3) != RESET)
 8012a1e:	687b      	ldr	r3, [r7, #4]
 8012a20:	681b      	ldr	r3, [r3, #0]
 8012a22:	681a      	ldr	r2, [r3, #0]
 8012a24:	2380      	movs	r3, #128	@ 0x80
 8012a26:	00db      	lsls	r3, r3, #3
 8012a28:	401a      	ands	r2, r3
 8012a2a:	2380      	movs	r3, #128	@ 0x80
 8012a2c:	00db      	lsls	r3, r3, #3
 8012a2e:	429a      	cmp	r2, r3
 8012a30:	d125      	bne.n	8012a7e <HAL_LPTIM_IRQHandler+0x11c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3) != RESET)
 8012a32:	687b      	ldr	r3, [r7, #4]
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	689a      	ldr	r2, [r3, #8]
 8012a38:	2380      	movs	r3, #128	@ 0x80
 8012a3a:	00db      	lsls	r3, r3, #3
 8012a3c:	401a      	ands	r2, r3
 8012a3e:	2380      	movs	r3, #128	@ 0x80
 8012a40:	00db      	lsls	r3, r3, #3
 8012a42:	429a      	cmp	r2, r3
 8012a44:	d11b      	bne.n	8012a7e <HAL_LPTIM_IRQHandler+0x11c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3);
 8012a46:	687b      	ldr	r3, [r7, #4]
 8012a48:	681b      	ldr	r3, [r3, #0]
 8012a4a:	2280      	movs	r2, #128	@ 0x80
 8012a4c:	00d2      	lsls	r2, r2, #3
 8012a4e:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 8012a50:	687b      	ldr	r3, [r7, #4]
 8012a52:	2238      	movs	r2, #56	@ 0x38
 8012a54:	2104      	movs	r1, #4
 8012a56:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC3SEL) != 0x00U)
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	681b      	ldr	r3, [r3, #0]
 8012a5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012a5e:	2201      	movs	r2, #1
 8012a60:	4013      	ands	r3, r2
 8012a62:	d004      	beq.n	8012a6e <HAL_LPTIM_IRQHandler+0x10c>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	0018      	movs	r0, r3
 8012a68:	f000 f9ee 	bl	8012e48 <HAL_LPTIM_IC_CaptureCallback>
 8012a6c:	e003      	b.n	8012a76 <HAL_LPTIM_IRQHandler+0x114>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8012a6e:	687b      	ldr	r3, [r7, #4]
 8012a70:	0018      	movs	r0, r3
 8012a72:	f000 f9a9 	bl	8012dc8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012a76:	687b      	ldr	r3, [r7, #4]
 8012a78:	2238      	movs	r2, #56	@ 0x38
 8012a7a:	2100      	movs	r1, #0
 8012a7c:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Capture Compare 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4) != RESET)
 8012a7e:	687b      	ldr	r3, [r7, #4]
 8012a80:	681b      	ldr	r3, [r3, #0]
 8012a82:	681a      	ldr	r2, [r3, #0]
 8012a84:	2380      	movs	r3, #128	@ 0x80
 8012a86:	011b      	lsls	r3, r3, #4
 8012a88:	401a      	ands	r2, r3
 8012a8a:	2380      	movs	r3, #128	@ 0x80
 8012a8c:	011b      	lsls	r3, r3, #4
 8012a8e:	429a      	cmp	r2, r3
 8012a90:	d126      	bne.n	8012ae0 <HAL_LPTIM_IRQHandler+0x17e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4) != RESET)
 8012a92:	687b      	ldr	r3, [r7, #4]
 8012a94:	681b      	ldr	r3, [r3, #0]
 8012a96:	689a      	ldr	r2, [r3, #8]
 8012a98:	2380      	movs	r3, #128	@ 0x80
 8012a9a:	011b      	lsls	r3, r3, #4
 8012a9c:	401a      	ands	r2, r3
 8012a9e:	2380      	movs	r3, #128	@ 0x80
 8012aa0:	011b      	lsls	r3, r3, #4
 8012aa2:	429a      	cmp	r2, r3
 8012aa4:	d11c      	bne.n	8012ae0 <HAL_LPTIM_IRQHandler+0x17e>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4);
 8012aa6:	687b      	ldr	r3, [r7, #4]
 8012aa8:	681b      	ldr	r3, [r3, #0]
 8012aaa:	2280      	movs	r2, #128	@ 0x80
 8012aac:	0112      	lsls	r2, r2, #4
 8012aae:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 8012ab0:	687b      	ldr	r3, [r7, #4]
 8012ab2:	2238      	movs	r2, #56	@ 0x38
 8012ab4:	2108      	movs	r1, #8
 8012ab6:	5499      	strb	r1, [r3, r2]

      /* Input capture event */
      if ((hlptim->Instance->CCMR2 & LPTIM_CCMR2_CC4SEL) != 0x00U)
 8012ab8:	687b      	ldr	r3, [r7, #4]
 8012aba:	681b      	ldr	r3, [r3, #0]
 8012abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012abe:	2380      	movs	r3, #128	@ 0x80
 8012ac0:	025b      	lsls	r3, r3, #9
 8012ac2:	4013      	ands	r3, r2
 8012ac4:	d004      	beq.n	8012ad0 <HAL_LPTIM_IRQHandler+0x16e>
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->IC_CaptureCallback(hlptim);
#else
        HAL_LPTIM_IC_CaptureCallback(hlptim);
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	0018      	movs	r0, r3
 8012aca:	f000 f9bd 	bl	8012e48 <HAL_LPTIM_IC_CaptureCallback>
 8012ace:	e003      	b.n	8012ad8 <HAL_LPTIM_IRQHandler+0x176>
      else
      {
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
        hlptim->CompareMatchCallback(hlptim);
#else
        HAL_LPTIM_CompareMatchCallback(hlptim);
 8012ad0:	687b      	ldr	r3, [r7, #4]
 8012ad2:	0018      	movs	r0, r3
 8012ad4:	f000 f978 	bl	8012dc8 <HAL_LPTIM_CompareMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      }
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012ad8:	687b      	ldr	r3, [r7, #4]
 8012ada:	2238      	movs	r2, #56	@ 0x38
 8012adc:	2100      	movs	r1, #0
 8012ade:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 1 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	681b      	ldr	r3, [r3, #0]
 8012ae4:	681a      	ldr	r2, [r3, #0]
 8012ae6:	2380      	movs	r3, #128	@ 0x80
 8012ae8:	015b      	lsls	r3, r3, #5
 8012aea:	401a      	ands	r2, r3
 8012aec:	2380      	movs	r3, #128	@ 0x80
 8012aee:	015b      	lsls	r3, r3, #5
 8012af0:	429a      	cmp	r2, r3
 8012af2:	d11a      	bne.n	8012b2a <HAL_LPTIM_IRQHandler+0x1c8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC1O) != RESET)
 8012af4:	687b      	ldr	r3, [r7, #4]
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	689a      	ldr	r2, [r3, #8]
 8012afa:	2380      	movs	r3, #128	@ 0x80
 8012afc:	015b      	lsls	r3, r3, #5
 8012afe:	401a      	ands	r2, r3
 8012b00:	2380      	movs	r3, #128	@ 0x80
 8012b02:	015b      	lsls	r3, r3, #5
 8012b04:	429a      	cmp	r2, r3
 8012b06:	d110      	bne.n	8012b2a <HAL_LPTIM_IRQHandler+0x1c8>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC1O);
 8012b08:	687b      	ldr	r3, [r7, #4]
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	2280      	movs	r2, #128	@ 0x80
 8012b0e:	0152      	lsls	r2, r2, #5
 8012b10:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8012b12:	687b      	ldr	r3, [r7, #4]
 8012b14:	2238      	movs	r2, #56	@ 0x38
 8012b16:	2101      	movs	r1, #1
 8012b18:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012b1a:	687b      	ldr	r3, [r7, #4]
 8012b1c:	0018      	movs	r0, r3
 8012b1e:	f000 f99b 	bl	8012e58 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012b22:	687b      	ldr	r3, [r7, #4]
 8012b24:	2238      	movs	r2, #56	@ 0x38
 8012b26:	2100      	movs	r1, #0
 8012b28:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 2 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8012b2a:	687b      	ldr	r3, [r7, #4]
 8012b2c:	681b      	ldr	r3, [r3, #0]
 8012b2e:	681a      	ldr	r2, [r3, #0]
 8012b30:	2380      	movs	r3, #128	@ 0x80
 8012b32:	019b      	lsls	r3, r3, #6
 8012b34:	401a      	ands	r2, r3
 8012b36:	2380      	movs	r3, #128	@ 0x80
 8012b38:	019b      	lsls	r3, r3, #6
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d11a      	bne.n	8012b74 <HAL_LPTIM_IRQHandler+0x212>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC2O) != RESET)
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	681b      	ldr	r3, [r3, #0]
 8012b42:	689a      	ldr	r2, [r3, #8]
 8012b44:	2380      	movs	r3, #128	@ 0x80
 8012b46:	019b      	lsls	r3, r3, #6
 8012b48:	401a      	ands	r2, r3
 8012b4a:	2380      	movs	r3, #128	@ 0x80
 8012b4c:	019b      	lsls	r3, r3, #6
 8012b4e:	429a      	cmp	r2, r3
 8012b50:	d110      	bne.n	8012b74 <HAL_LPTIM_IRQHandler+0x212>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC2O);
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	681b      	ldr	r3, [r3, #0]
 8012b56:	2280      	movs	r2, #128	@ 0x80
 8012b58:	0192      	lsls	r2, r2, #6
 8012b5a:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8012b5c:	687b      	ldr	r3, [r7, #4]
 8012b5e:	2238      	movs	r2, #56	@ 0x38
 8012b60:	2102      	movs	r1, #2
 8012b62:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012b64:	687b      	ldr	r3, [r7, #4]
 8012b66:	0018      	movs	r0, r3
 8012b68:	f000 f976 	bl	8012e58 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	2238      	movs	r2, #56	@ 0x38
 8012b70:	2100      	movs	r1, #0
 8012b72:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 3 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC3O) != RESET)
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	681b      	ldr	r3, [r3, #0]
 8012b78:	681a      	ldr	r2, [r3, #0]
 8012b7a:	2380      	movs	r3, #128	@ 0x80
 8012b7c:	01db      	lsls	r3, r3, #7
 8012b7e:	401a      	ands	r2, r3
 8012b80:	2380      	movs	r3, #128	@ 0x80
 8012b82:	01db      	lsls	r3, r3, #7
 8012b84:	429a      	cmp	r2, r3
 8012b86:	d11a      	bne.n	8012bbe <HAL_LPTIM_IRQHandler+0x25c>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC3O) != RESET)
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	681b      	ldr	r3, [r3, #0]
 8012b8c:	689a      	ldr	r2, [r3, #8]
 8012b8e:	2380      	movs	r3, #128	@ 0x80
 8012b90:	01db      	lsls	r3, r3, #7
 8012b92:	401a      	ands	r2, r3
 8012b94:	2380      	movs	r3, #128	@ 0x80
 8012b96:	01db      	lsls	r3, r3, #7
 8012b98:	429a      	cmp	r2, r3
 8012b9a:	d110      	bne.n	8012bbe <HAL_LPTIM_IRQHandler+0x25c>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC3O);
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	681b      	ldr	r3, [r3, #0]
 8012ba0:	2280      	movs	r2, #128	@ 0x80
 8012ba2:	01d2      	lsls	r2, r2, #7
 8012ba4:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_3;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	2238      	movs	r2, #56	@ 0x38
 8012baa:	2104      	movs	r1, #4
 8012bac:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012bae:	687b      	ldr	r3, [r7, #4]
 8012bb0:	0018      	movs	r0, r3
 8012bb2:	f000 f951 	bl	8012e58 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012bb6:	687b      	ldr	r3, [r7, #4]
 8012bb8:	2238      	movs	r2, #56	@ 0x38
 8012bba:	2100      	movs	r1, #0
 8012bbc:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Over Capture 4 interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CC4O) != RESET)
 8012bbe:	687b      	ldr	r3, [r7, #4]
 8012bc0:	681b      	ldr	r3, [r3, #0]
 8012bc2:	681a      	ldr	r2, [r3, #0]
 8012bc4:	2380      	movs	r3, #128	@ 0x80
 8012bc6:	021b      	lsls	r3, r3, #8
 8012bc8:	401a      	ands	r2, r3
 8012bca:	2380      	movs	r3, #128	@ 0x80
 8012bcc:	021b      	lsls	r3, r3, #8
 8012bce:	429a      	cmp	r2, r3
 8012bd0:	d11a      	bne.n	8012c08 <HAL_LPTIM_IRQHandler+0x2a6>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_FLAG_CC4O) != RESET)
 8012bd2:	687b      	ldr	r3, [r7, #4]
 8012bd4:	681b      	ldr	r3, [r3, #0]
 8012bd6:	689a      	ldr	r2, [r3, #8]
 8012bd8:	2380      	movs	r3, #128	@ 0x80
 8012bda:	021b      	lsls	r3, r3, #8
 8012bdc:	401a      	ands	r2, r3
 8012bde:	2380      	movs	r3, #128	@ 0x80
 8012be0:	021b      	lsls	r3, r3, #8
 8012be2:	429a      	cmp	r2, r3
 8012be4:	d110      	bne.n	8012c08 <HAL_LPTIM_IRQHandler+0x2a6>
    {
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CC4O);
 8012be6:	687b      	ldr	r3, [r7, #4]
 8012be8:	681b      	ldr	r3, [r3, #0]
 8012bea:	2280      	movs	r2, #128	@ 0x80
 8012bec:	0212      	lsls	r2, r2, #8
 8012bee:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_4;
 8012bf0:	687b      	ldr	r3, [r7, #4]
 8012bf2:	2238      	movs	r2, #56	@ 0x38
 8012bf4:	2108      	movs	r1, #8
 8012bf6:	5499      	strb	r1, [r3, r2]

      /* Over capture event */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->IC_OverCaptureCallback(hlptim);
#else
      HAL_LPTIM_IC_OverCaptureCallback(hlptim);
 8012bf8:	687b      	ldr	r3, [r7, #4]
 8012bfa:	0018      	movs	r0, r3
 8012bfc:	f000 f92c 	bl	8012e58 <HAL_LPTIM_IC_OverCaptureCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_CLEARED;
 8012c00:	687b      	ldr	r3, [r7, #4]
 8012c02:	2238      	movs	r2, #56	@ 0x38
 8012c04:	2100      	movs	r1, #0
 8012c06:	5499      	strb	r1, [r3, r2]
    }
  }

  /* Autoreload match interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARRM) != RESET)
 8012c08:	687b      	ldr	r3, [r7, #4]
 8012c0a:	681b      	ldr	r3, [r3, #0]
 8012c0c:	681b      	ldr	r3, [r3, #0]
 8012c0e:	2202      	movs	r2, #2
 8012c10:	4013      	ands	r3, r2
 8012c12:	2b02      	cmp	r3, #2
 8012c14:	d10e      	bne.n	8012c34 <HAL_LPTIM_IRQHandler+0x2d2>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARRM) != RESET)
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	681b      	ldr	r3, [r3, #0]
 8012c1a:	689b      	ldr	r3, [r3, #8]
 8012c1c:	2202      	movs	r2, #2
 8012c1e:	4013      	ands	r3, r2
 8012c20:	2b02      	cmp	r3, #2
 8012c22:	d107      	bne.n	8012c34 <HAL_LPTIM_IRQHandler+0x2d2>
    {
      /* Clear Autoreload match flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARRM);
 8012c24:	687b      	ldr	r3, [r7, #4]
 8012c26:	681b      	ldr	r3, [r3, #0]
 8012c28:	2202      	movs	r2, #2
 8012c2a:	605a      	str	r2, [r3, #4]

      /* Autoreload match Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadMatchCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadMatchCallback(hlptim);
 8012c2c:	687b      	ldr	r3, [r7, #4]
 8012c2e:	0018      	movs	r0, r3
 8012c30:	f7f9 f8ba 	bl	800bda8 <HAL_LPTIM_AutoReloadMatchCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Trigger detected interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_EXTTRIG) != RESET)
 8012c34:	687b      	ldr	r3, [r7, #4]
 8012c36:	681b      	ldr	r3, [r3, #0]
 8012c38:	681b      	ldr	r3, [r3, #0]
 8012c3a:	2204      	movs	r2, #4
 8012c3c:	4013      	ands	r3, r2
 8012c3e:	2b04      	cmp	r3, #4
 8012c40:	d10e      	bne.n	8012c60 <HAL_LPTIM_IRQHandler+0x2fe>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_EXTTRIG) != RESET)
 8012c42:	687b      	ldr	r3, [r7, #4]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	689b      	ldr	r3, [r3, #8]
 8012c48:	2204      	movs	r2, #4
 8012c4a:	4013      	ands	r3, r2
 8012c4c:	2b04      	cmp	r3, #4
 8012c4e:	d107      	bne.n	8012c60 <HAL_LPTIM_IRQHandler+0x2fe>
    {
      /* Clear Trigger detected flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_EXTTRIG);
 8012c50:	687b      	ldr	r3, [r7, #4]
 8012c52:	681b      	ldr	r3, [r3, #0]
 8012c54:	2204      	movs	r2, #4
 8012c56:	605a      	str	r2, [r3, #4]

      /* Trigger detected callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->TriggerCallback(hlptim);
#else
      HAL_LPTIM_TriggerCallback(hlptim);
 8012c58:	687b      	ldr	r3, [r7, #4]
 8012c5a:	0018      	movs	r0, r3
 8012c5c:	f000 f8bc 	bl	8012dd8 <HAL_LPTIM_TriggerCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP1OK) != RESET)
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	681b      	ldr	r3, [r3, #0]
 8012c64:	681b      	ldr	r3, [r3, #0]
 8012c66:	2208      	movs	r2, #8
 8012c68:	4013      	ands	r3, r2
 8012c6a:	2b08      	cmp	r3, #8
 8012c6c:	d112      	bne.n	8012c94 <HAL_LPTIM_IRQHandler+0x332>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP1OK) != RESET)
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	681b      	ldr	r3, [r3, #0]
 8012c72:	689b      	ldr	r3, [r3, #8]
 8012c74:	2208      	movs	r2, #8
 8012c76:	4013      	ands	r3, r2
 8012c78:	2b08      	cmp	r3, #8
 8012c7a:	d10b      	bne.n	8012c94 <HAL_LPTIM_IRQHandler+0x332>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8012c7c:	687b      	ldr	r3, [r7, #4]
 8012c7e:	681b      	ldr	r3, [r3, #0]
 8012c80:	2208      	movs	r2, #8
 8012c82:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_1;
 8012c84:	687b      	ldr	r3, [r7, #4]
 8012c86:	2238      	movs	r2, #56	@ 0x38
 8012c88:	2101      	movs	r1, #1
 8012c8a:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8012c8c:	687b      	ldr	r3, [r7, #4]
 8012c8e:	0018      	movs	r0, r3
 8012c90:	f000 f8aa 	bl	8012de8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Compare write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_CMP2OK) != RESET)
 8012c94:	687b      	ldr	r3, [r7, #4]
 8012c96:	681b      	ldr	r3, [r3, #0]
 8012c98:	681a      	ldr	r2, [r3, #0]
 8012c9a:	2380      	movs	r3, #128	@ 0x80
 8012c9c:	031b      	lsls	r3, r3, #12
 8012c9e:	401a      	ands	r2, r3
 8012ca0:	2380      	movs	r3, #128	@ 0x80
 8012ca2:	031b      	lsls	r3, r3, #12
 8012ca4:	429a      	cmp	r2, r3
 8012ca6:	d116      	bne.n	8012cd6 <HAL_LPTIM_IRQHandler+0x374>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_CMP2OK) != RESET)
 8012ca8:	687b      	ldr	r3, [r7, #4]
 8012caa:	681b      	ldr	r3, [r3, #0]
 8012cac:	689a      	ldr	r2, [r3, #8]
 8012cae:	2380      	movs	r3, #128	@ 0x80
 8012cb0:	031b      	lsls	r3, r3, #12
 8012cb2:	401a      	ands	r2, r3
 8012cb4:	2380      	movs	r3, #128	@ 0x80
 8012cb6:	031b      	lsls	r3, r3, #12
 8012cb8:	429a      	cmp	r2, r3
 8012cba:	d10c      	bne.n	8012cd6 <HAL_LPTIM_IRQHandler+0x374>
    {
      /* Clear Compare write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	681b      	ldr	r3, [r3, #0]
 8012cc0:	2280      	movs	r2, #128	@ 0x80
 8012cc2:	0312      	lsls	r2, r2, #12
 8012cc4:	605a      	str	r2, [r3, #4]
      hlptim->Channel = HAL_LPTIM_ACTIVE_CHANNEL_2;
 8012cc6:	687b      	ldr	r3, [r7, #4]
 8012cc8:	2238      	movs	r2, #56	@ 0x38
 8012cca:	2102      	movs	r1, #2
 8012ccc:	5499      	strb	r1, [r3, r2]
      /* Compare write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->CompareWriteCallback(hlptim);
#else
      HAL_LPTIM_CompareWriteCallback(hlptim);
 8012cce:	687b      	ldr	r3, [r7, #4]
 8012cd0:	0018      	movs	r0, r3
 8012cd2:	f000 f889 	bl	8012de8 <HAL_LPTIM_CompareWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Autoreload write interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_ARROK) != RESET)
 8012cd6:	687b      	ldr	r3, [r7, #4]
 8012cd8:	681b      	ldr	r3, [r3, #0]
 8012cda:	681b      	ldr	r3, [r3, #0]
 8012cdc:	2210      	movs	r2, #16
 8012cde:	4013      	ands	r3, r2
 8012ce0:	2b10      	cmp	r3, #16
 8012ce2:	d10e      	bne.n	8012d02 <HAL_LPTIM_IRQHandler+0x3a0>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_ARROK) != RESET)
 8012ce4:	687b      	ldr	r3, [r7, #4]
 8012ce6:	681b      	ldr	r3, [r3, #0]
 8012ce8:	689b      	ldr	r3, [r3, #8]
 8012cea:	2210      	movs	r2, #16
 8012cec:	4013      	ands	r3, r2
 8012cee:	2b10      	cmp	r3, #16
 8012cf0:	d107      	bne.n	8012d02 <HAL_LPTIM_IRQHandler+0x3a0>
    {
      /* Clear Autoreload write flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_ARROK);
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	681b      	ldr	r3, [r3, #0]
 8012cf6:	2210      	movs	r2, #16
 8012cf8:	605a      	str	r2, [r3, #4]

      /* Autoreload write Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->AutoReloadWriteCallback(hlptim);
#else
      HAL_LPTIM_AutoReloadWriteCallback(hlptim);
 8012cfa:	687b      	ldr	r3, [r7, #4]
 8012cfc:	0018      	movs	r0, r3
 8012cfe:	f000 f87b 	bl	8012df8 <HAL_LPTIM_AutoReloadWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Down to Up interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UP) != RESET)
 8012d02:	687b      	ldr	r3, [r7, #4]
 8012d04:	681b      	ldr	r3, [r3, #0]
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	2220      	movs	r2, #32
 8012d0a:	4013      	ands	r3, r2
 8012d0c:	2b20      	cmp	r3, #32
 8012d0e:	d10e      	bne.n	8012d2e <HAL_LPTIM_IRQHandler+0x3cc>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UP) != RESET)
 8012d10:	687b      	ldr	r3, [r7, #4]
 8012d12:	681b      	ldr	r3, [r3, #0]
 8012d14:	689b      	ldr	r3, [r3, #8]
 8012d16:	2220      	movs	r2, #32
 8012d18:	4013      	ands	r3, r2
 8012d1a:	2b20      	cmp	r3, #32
 8012d1c:	d107      	bne.n	8012d2e <HAL_LPTIM_IRQHandler+0x3cc>
    {
      /* Clear Direction counter changed from Down to Up flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UP);
 8012d1e:	687b      	ldr	r3, [r7, #4]
 8012d20:	681b      	ldr	r3, [r3, #0]
 8012d22:	2220      	movs	r2, #32
 8012d24:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Down to Up Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionUpCallback(hlptim);
#else
      HAL_LPTIM_DirectionUpCallback(hlptim);
 8012d26:	687b      	ldr	r3, [r7, #4]
 8012d28:	0018      	movs	r0, r3
 8012d2a:	f000 f86d 	bl	8012e08 <HAL_LPTIM_DirectionUpCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Direction counter changed from Up to Down interrupt */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_DOWN) != RESET)
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	681b      	ldr	r3, [r3, #0]
 8012d32:	681b      	ldr	r3, [r3, #0]
 8012d34:	2240      	movs	r2, #64	@ 0x40
 8012d36:	4013      	ands	r3, r2
 8012d38:	2b40      	cmp	r3, #64	@ 0x40
 8012d3a:	d10e      	bne.n	8012d5a <HAL_LPTIM_IRQHandler+0x3f8>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_DOWN) != RESET)
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	689b      	ldr	r3, [r3, #8]
 8012d42:	2240      	movs	r2, #64	@ 0x40
 8012d44:	4013      	ands	r3, r2
 8012d46:	2b40      	cmp	r3, #64	@ 0x40
 8012d48:	d107      	bne.n	8012d5a <HAL_LPTIM_IRQHandler+0x3f8>
    {
      /* Clear Direction counter changed from Up to Down flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_DOWN);
 8012d4a:	687b      	ldr	r3, [r7, #4]
 8012d4c:	681b      	ldr	r3, [r3, #0]
 8012d4e:	2240      	movs	r2, #64	@ 0x40
 8012d50:	605a      	str	r2, [r3, #4]

      /* Direction counter changed from Up to Down Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->DirectionDownCallback(hlptim);
#else
      HAL_LPTIM_DirectionDownCallback(hlptim);
 8012d52:	687b      	ldr	r3, [r7, #4]
 8012d54:	0018      	movs	r0, r3
 8012d56:	f000 f85f 	bl	8012e18 <HAL_LPTIM_DirectionDownCallback>
    }
  }

  /* Repetition counter underflowed (or contains zero) and the LPTIM counter
     overflowed */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_UPDATE) != RESET)
 8012d5a:	687b      	ldr	r3, [r7, #4]
 8012d5c:	681b      	ldr	r3, [r3, #0]
 8012d5e:	681b      	ldr	r3, [r3, #0]
 8012d60:	2280      	movs	r2, #128	@ 0x80
 8012d62:	4013      	ands	r3, r2
 8012d64:	2b80      	cmp	r3, #128	@ 0x80
 8012d66:	d10e      	bne.n	8012d86 <HAL_LPTIM_IRQHandler+0x424>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_UPDATE) != RESET)
 8012d68:	687b      	ldr	r3, [r7, #4]
 8012d6a:	681b      	ldr	r3, [r3, #0]
 8012d6c:	689b      	ldr	r3, [r3, #8]
 8012d6e:	2280      	movs	r2, #128	@ 0x80
 8012d70:	4013      	ands	r3, r2
 8012d72:	2b80      	cmp	r3, #128	@ 0x80
 8012d74:	d107      	bne.n	8012d86 <HAL_LPTIM_IRQHandler+0x424>
    {
      /* Clear update event flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_UPDATE);
 8012d76:	687b      	ldr	r3, [r7, #4]
 8012d78:	681b      	ldr	r3, [r3, #0]
 8012d7a:	2280      	movs	r2, #128	@ 0x80
 8012d7c:	605a      	str	r2, [r3, #4]

      /* Update event Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->UpdateEventCallback(hlptim);
#else
      HAL_LPTIM_UpdateEventCallback(hlptim);
 8012d7e:	687b      	ldr	r3, [r7, #4]
 8012d80:	0018      	movs	r0, r3
 8012d82:	f000 f851 	bl	8012e28 <HAL_LPTIM_UpdateEventCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }

  /* Successful APB bus write to repetition counter register */
  if (__HAL_LPTIM_GET_FLAG(hlptim, LPTIM_FLAG_REPOK) != RESET)
 8012d86:	687b      	ldr	r3, [r7, #4]
 8012d88:	681b      	ldr	r3, [r3, #0]
 8012d8a:	681a      	ldr	r2, [r3, #0]
 8012d8c:	2380      	movs	r3, #128	@ 0x80
 8012d8e:	005b      	lsls	r3, r3, #1
 8012d90:	401a      	ands	r2, r3
 8012d92:	2380      	movs	r3, #128	@ 0x80
 8012d94:	005b      	lsls	r3, r3, #1
 8012d96:	429a      	cmp	r2, r3
 8012d98:	d112      	bne.n	8012dc0 <HAL_LPTIM_IRQHandler+0x45e>
  {
    if (__HAL_LPTIM_GET_IT_SOURCE(hlptim, LPTIM_IT_REPOK) != RESET)
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	681b      	ldr	r3, [r3, #0]
 8012d9e:	689a      	ldr	r2, [r3, #8]
 8012da0:	2380      	movs	r3, #128	@ 0x80
 8012da2:	005b      	lsls	r3, r3, #1
 8012da4:	401a      	ands	r2, r3
 8012da6:	2380      	movs	r3, #128	@ 0x80
 8012da8:	005b      	lsls	r3, r3, #1
 8012daa:	429a      	cmp	r2, r3
 8012dac:	d108      	bne.n	8012dc0 <HAL_LPTIM_IRQHandler+0x45e>
    {
      /* Clear successful APB bus write to repetition counter flag */
      __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_REPOK);
 8012dae:	687b      	ldr	r3, [r7, #4]
 8012db0:	681b      	ldr	r3, [r3, #0]
 8012db2:	2280      	movs	r2, #128	@ 0x80
 8012db4:	0052      	lsls	r2, r2, #1
 8012db6:	605a      	str	r2, [r3, #4]

      /* Successful APB bus write to repetition counter Callback */
#if (USE_HAL_LPTIM_REGISTER_CALLBACKS == 1)
      hlptim->RepCounterWriteCallback(hlptim);
#else
      HAL_LPTIM_RepCounterWriteCallback(hlptim);
 8012db8:	687b      	ldr	r3, [r7, #4]
 8012dba:	0018      	movs	r0, r3
 8012dbc:	f000 f83c 	bl	8012e38 <HAL_LPTIM_RepCounterWriteCallback>
#endif /* USE_HAL_LPTIM_REGISTER_CALLBACKS */
    }
  }
}
 8012dc0:	46c0      	nop			@ (mov r8, r8)
 8012dc2:	46bd      	mov	sp, r7
 8012dc4:	b002      	add	sp, #8
 8012dc6:	bd80      	pop	{r7, pc}

08012dc8 <HAL_LPTIM_CompareMatchCallback>:
  * @brief  Compare match callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareMatchCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012dc8:	b580      	push	{r7, lr}
 8012dca:	b082      	sub	sp, #8
 8012dcc:	af00      	add	r7, sp, #0
 8012dce:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareMatchCallback could be implemented in the user file
   */
}
 8012dd0:	46c0      	nop			@ (mov r8, r8)
 8012dd2:	46bd      	mov	sp, r7
 8012dd4:	b002      	add	sp, #8
 8012dd6:	bd80      	pop	{r7, pc}

08012dd8 <HAL_LPTIM_TriggerCallback>:
  * @brief  Trigger detected callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_TriggerCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	b082      	sub	sp, #8
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_TriggerCallback could be implemented in the user file
   */
}
 8012de0:	46c0      	nop			@ (mov r8, r8)
 8012de2:	46bd      	mov	sp, r7
 8012de4:	b002      	add	sp, #8
 8012de6:	bd80      	pop	{r7, pc}

08012de8 <HAL_LPTIM_CompareWriteCallback>:
  * @brief  Compare write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_CompareWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012de8:	b580      	push	{r7, lr}
 8012dea:	b082      	sub	sp, #8
 8012dec:	af00      	add	r7, sp, #0
 8012dee:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_CompareWriteCallback could be implemented in the user file
   */
}
 8012df0:	46c0      	nop			@ (mov r8, r8)
 8012df2:	46bd      	mov	sp, r7
 8012df4:	b002      	add	sp, #8
 8012df6:	bd80      	pop	{r7, pc}

08012df8 <HAL_LPTIM_AutoReloadWriteCallback>:
  * @brief  Autoreload write callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_AutoReloadWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012df8:	b580      	push	{r7, lr}
 8012dfa:	b082      	sub	sp, #8
 8012dfc:	af00      	add	r7, sp, #0
 8012dfe:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_AutoReloadWriteCallback could be implemented in the user file
   */
}
 8012e00:	46c0      	nop			@ (mov r8, r8)
 8012e02:	46bd      	mov	sp, r7
 8012e04:	b002      	add	sp, #8
 8012e06:	bd80      	pop	{r7, pc}

08012e08 <HAL_LPTIM_DirectionUpCallback>:
  * @brief  Direction counter changed from Down to Up callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionUpCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e08:	b580      	push	{r7, lr}
 8012e0a:	b082      	sub	sp, #8
 8012e0c:	af00      	add	r7, sp, #0
 8012e0e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionUpCallback could be implemented in the user file
   */
}
 8012e10:	46c0      	nop			@ (mov r8, r8)
 8012e12:	46bd      	mov	sp, r7
 8012e14:	b002      	add	sp, #8
 8012e16:	bd80      	pop	{r7, pc}

08012e18 <HAL_LPTIM_DirectionDownCallback>:
  * @brief  Direction counter changed from Up to Down callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_DirectionDownCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e18:	b580      	push	{r7, lr}
 8012e1a:	b082      	sub	sp, #8
 8012e1c:	af00      	add	r7, sp, #0
 8012e1e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_DirectionDownCallback could be implemented in the user file
   */
}
 8012e20:	46c0      	nop			@ (mov r8, r8)
 8012e22:	46bd      	mov	sp, r7
 8012e24:	b002      	add	sp, #8
 8012e26:	bd80      	pop	{r7, pc}

08012e28 <HAL_LPTIM_UpdateEventCallback>:
  * @brief Repetition counter underflowed (or contains zero) and LPTIM counter overflowed callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_UpdateEventCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e28:	b580      	push	{r7, lr}
 8012e2a:	b082      	sub	sp, #8
 8012e2c:	af00      	add	r7, sp, #0
 8012e2e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_UpdateEventCallback could be implemented in the user file
   */
}
 8012e30:	46c0      	nop			@ (mov r8, r8)
 8012e32:	46bd      	mov	sp, r7
 8012e34:	b002      	add	sp, #8
 8012e36:	bd80      	pop	{r7, pc}

08012e38 <HAL_LPTIM_RepCounterWriteCallback>:
  * @brief  Successful APB bus write to repetition counter register callback in non-blocking mode.
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_RepCounterWriteCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e38:	b580      	push	{r7, lr}
 8012e3a:	b082      	sub	sp, #8
 8012e3c:	af00      	add	r7, sp, #0
 8012e3e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_RepCounterWriteCallback could be implemented in the user file
   */
}
 8012e40:	46c0      	nop			@ (mov r8, r8)
 8012e42:	46bd      	mov	sp, r7
 8012e44:	b002      	add	sp, #8
 8012e46:	bd80      	pop	{r7, pc}

08012e48 <HAL_LPTIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_CaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e48:	b580      	push	{r7, lr}
 8012e4a:	b082      	sub	sp, #8
 8012e4c:	af00      	add	r7, sp, #0
 8012e4e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8012e50:	46c0      	nop			@ (mov r8, r8)
 8012e52:	46bd      	mov	sp, r7
 8012e54:	b002      	add	sp, #8
 8012e56:	bd80      	pop	{r7, pc}

08012e58 <HAL_LPTIM_IC_OverCaptureCallback>:
  * @brief  Over Capture callback in non-blocking mode
  * @param  hlptim LPTIM handle
  * @retval None
  */
__weak void HAL_LPTIM_IC_OverCaptureCallback(LPTIM_HandleTypeDef *hlptim)
{
 8012e58:	b580      	push	{r7, lr}
 8012e5a:	b082      	sub	sp, #8
 8012e5c:	af00      	add	r7, sp, #0
 8012e5e:	6078      	str	r0, [r7, #4]
  UNUSED(hlptim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LPTIM_IC_OverCaptureCallback could be implemented in the user file
   */
}
 8012e60:	46c0      	nop			@ (mov r8, r8)
 8012e62:	46bd      	mov	sp, r7
 8012e64:	b002      	add	sp, #8
 8012e66:	bd80      	pop	{r7, pc}

08012e68 <LPTIM_WaitForFlag>:
  *                the configuration information for LPTIM module.
  * @param  flag   The lptim flag
  * @retval HAL status
  */
static HAL_StatusTypeDef LPTIM_WaitForFlag(const LPTIM_HandleTypeDef *hlptim, uint32_t flag)
{
 8012e68:	b580      	push	{r7, lr}
 8012e6a:	b084      	sub	sp, #16
 8012e6c:	af00      	add	r7, sp, #0
 8012e6e:	6078      	str	r0, [r7, #4]
 8012e70:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef result = HAL_OK;
 8012e72:	230f      	movs	r3, #15
 8012e74:	18fb      	adds	r3, r7, r3
 8012e76:	2200      	movs	r2, #0
 8012e78:	701a      	strb	r2, [r3, #0]
  uint32_t count = TIMEOUT * (SystemCoreClock / 20UL / 1000UL);
 8012e7a:	4b15      	ldr	r3, [pc, #84]	@ (8012ed0 <LPTIM_WaitForFlag+0x68>)
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	4915      	ldr	r1, [pc, #84]	@ (8012ed4 <LPTIM_WaitForFlag+0x6c>)
 8012e80:	0018      	movs	r0, r3
 8012e82:	f7ed f967 	bl	8000154 <__udivsi3>
 8012e86:	0003      	movs	r3, r0
 8012e88:	001a      	movs	r2, r3
 8012e8a:	0013      	movs	r3, r2
 8012e8c:	015b      	lsls	r3, r3, #5
 8012e8e:	1a9b      	subs	r3, r3, r2
 8012e90:	009b      	lsls	r3, r3, #2
 8012e92:	189b      	adds	r3, r3, r2
 8012e94:	00db      	lsls	r3, r3, #3
 8012e96:	60bb      	str	r3, [r7, #8]
  do
  {
    count--;
 8012e98:	68bb      	ldr	r3, [r7, #8]
 8012e9a:	3b01      	subs	r3, #1
 8012e9c:	60bb      	str	r3, [r7, #8]
    if (count == 0UL)
 8012e9e:	68bb      	ldr	r3, [r7, #8]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	d103      	bne.n	8012eac <LPTIM_WaitForFlag+0x44>
    {
      result = HAL_TIMEOUT;
 8012ea4:	230f      	movs	r3, #15
 8012ea6:	18fb      	adds	r3, r7, r3
 8012ea8:	2203      	movs	r2, #3
 8012eaa:	701a      	strb	r2, [r3, #0]
    }
  } while ((!(__HAL_LPTIM_GET_FLAG((hlptim), (flag)))) && (count != 0UL));
 8012eac:	687b      	ldr	r3, [r7, #4]
 8012eae:	681b      	ldr	r3, [r3, #0]
 8012eb0:	681b      	ldr	r3, [r3, #0]
 8012eb2:	683a      	ldr	r2, [r7, #0]
 8012eb4:	4013      	ands	r3, r2
 8012eb6:	683a      	ldr	r2, [r7, #0]
 8012eb8:	429a      	cmp	r2, r3
 8012eba:	d002      	beq.n	8012ec2 <LPTIM_WaitForFlag+0x5a>
 8012ebc:	68bb      	ldr	r3, [r7, #8]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d1ea      	bne.n	8012e98 <LPTIM_WaitForFlag+0x30>

  return result;
 8012ec2:	230f      	movs	r3, #15
 8012ec4:	18fb      	adds	r3, r7, r3
 8012ec6:	781b      	ldrb	r3, [r3, #0]
}
 8012ec8:	0018      	movs	r0, r3
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	b004      	add	sp, #16
 8012ece:	bd80      	pop	{r7, pc}
 8012ed0:	20000000 	.word	0x20000000
 8012ed4:	00004e20 	.word	0x00004e20

08012ed8 <LPTIM_OC1_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC1_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8012ed8:	b580      	push	{r7, lr}
 8012eda:	b084      	sub	sp, #16
 8012edc:	af00      	add	r7, sp, #0
 8012ede:	6078      	str	r0, [r7, #4]
 8012ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	681b      	ldr	r3, [r3, #0]
 8012ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ee8:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC1P_Msk | LPTIM_CCMR1_CC1SEL_Msk);
 8012eea:	68fb      	ldr	r3, [r7, #12]
 8012eec:	220d      	movs	r2, #13
 8012eee:	4393      	bics	r3, r2
 8012ef0:	60fb      	str	r3, [r7, #12]

  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC1P_Pos;
 8012ef2:	683b      	ldr	r3, [r7, #0]
 8012ef4:	685b      	ldr	r3, [r3, #4]
 8012ef6:	009b      	lsls	r3, r3, #2
 8012ef8:	68fa      	ldr	r2, [r7, #12]
 8012efa:	4313      	orrs	r3, r2
 8012efc:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8012efe:	687b      	ldr	r3, [r7, #4]
 8012f00:	681b      	ldr	r3, [r3, #0]
 8012f02:	691a      	ldr	r2, [r3, #16]
 8012f04:	687b      	ldr	r3, [r7, #4]
 8012f06:	681b      	ldr	r3, [r3, #0]
 8012f08:	2101      	movs	r1, #1
 8012f0a:	430a      	orrs	r2, r1
 8012f0c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP1OK);
 8012f0e:	687b      	ldr	r3, [r7, #4]
 8012f10:	681b      	ldr	r3, [r3, #0]
 8012f12:	2208      	movs	r2, #8
 8012f14:	605a      	str	r2, [r3, #4]

  /* Write to CCR1 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_1, sConfig->Pulse);
 8012f16:	687b      	ldr	r3, [r7, #4]
 8012f18:	681b      	ldr	r3, [r3, #0]
 8012f1a:	683a      	ldr	r2, [r7, #0]
 8012f1c:	6812      	ldr	r2, [r2, #0]
 8012f1e:	615a      	str	r2, [r3, #20]

  /* Wait for the completion of the write operation to the LPTIM_CCR1 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP1OK) == HAL_TIMEOUT)
 8012f20:	687b      	ldr	r3, [r7, #4]
 8012f22:	2108      	movs	r1, #8
 8012f24:	0018      	movs	r0, r3
 8012f26:	f7ff ff9f 	bl	8012e68 <LPTIM_WaitForFlag>
 8012f2a:	0003      	movs	r3, r0
 8012f2c:	2b03      	cmp	r3, #3
 8012f2e:	d101      	bne.n	8012f34 <LPTIM_OC1_SetConfig+0x5c>
  {
    return HAL_TIMEOUT;
 8012f30:	2303      	movs	r3, #3
 8012f32:	e068      	b.n	8013006 <LPTIM_OC1_SetConfig+0x12e>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8012f34:	687b      	ldr	r3, [r7, #4]
 8012f36:	681b      	ldr	r3, [r3, #0]
 8012f38:	4a35      	ldr	r2, [pc, #212]	@ (8013010 <LPTIM_OC1_SetConfig+0x138>)
 8012f3a:	4293      	cmp	r3, r2
 8012f3c:	d004      	beq.n	8012f48 <LPTIM_OC1_SetConfig+0x70>
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	681b      	ldr	r3, [r3, #0]
 8012f42:	4a34      	ldr	r2, [pc, #208]	@ (8013014 <LPTIM_OC1_SetConfig+0x13c>)
 8012f44:	4293      	cmp	r3, r2
 8012f46:	d101      	bne.n	8012f4c <LPTIM_OC1_SetConfig+0x74>
 8012f48:	2301      	movs	r3, #1
 8012f4a:	e000      	b.n	8012f4e <LPTIM_OC1_SetConfig+0x76>
 8012f4c:	2300      	movs	r3, #0
 8012f4e:	2b01      	cmp	r3, #1
 8012f50:	d122      	bne.n	8012f98 <LPTIM_OC1_SetConfig+0xc0>
 8012f52:	687b      	ldr	r3, [r7, #4]
 8012f54:	681b      	ldr	r3, [r3, #0]
 8012f56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012f58:	2202      	movs	r2, #2
 8012f5a:	4013      	ands	r3, r2
 8012f5c:	d14e      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012f64:	2380      	movs	r3, #128	@ 0x80
 8012f66:	029b      	lsls	r3, r3, #10
 8012f68:	4013      	ands	r3, r2
 8012f6a:	d147      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012f6c:	687b      	ldr	r3, [r7, #4]
 8012f6e:	681b      	ldr	r3, [r3, #0]
 8012f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8012f72:	2202      	movs	r2, #2
 8012f74:	4013      	ands	r3, r2
 8012f76:	d141      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	681b      	ldr	r3, [r3, #0]
 8012f7c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8012f7e:	2380      	movs	r3, #128	@ 0x80
 8012f80:	029b      	lsls	r3, r3, #10
 8012f82:	4013      	ands	r3, r2
 8012f84:	d13a      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	681b      	ldr	r3, [r3, #0]
 8012f8a:	691a      	ldr	r2, [r3, #16]
 8012f8c:	687b      	ldr	r3, [r7, #4]
 8012f8e:	681b      	ldr	r3, [r3, #0]
 8012f90:	2101      	movs	r1, #1
 8012f92:	438a      	bics	r2, r1
 8012f94:	611a      	str	r2, [r3, #16]
 8012f96:	e031      	b.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	681b      	ldr	r3, [r3, #0]
 8012f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8013010 <LPTIM_OC1_SetConfig+0x138>)
 8012f9e:	4293      	cmp	r3, r2
 8012fa0:	d009      	beq.n	8012fb6 <LPTIM_OC1_SetConfig+0xde>
 8012fa2:	687b      	ldr	r3, [r7, #4]
 8012fa4:	681b      	ldr	r3, [r3, #0]
 8012fa6:	4a1c      	ldr	r2, [pc, #112]	@ (8013018 <LPTIM_OC1_SetConfig+0x140>)
 8012fa8:	4293      	cmp	r3, r2
 8012faa:	d004      	beq.n	8012fb6 <LPTIM_OC1_SetConfig+0xde>
 8012fac:	687b      	ldr	r3, [r7, #4]
 8012fae:	681b      	ldr	r3, [r3, #0]
 8012fb0:	4a18      	ldr	r2, [pc, #96]	@ (8013014 <LPTIM_OC1_SetConfig+0x13c>)
 8012fb2:	4293      	cmp	r3, r2
 8012fb4:	d101      	bne.n	8012fba <LPTIM_OC1_SetConfig+0xe2>
 8012fb6:	2301      	movs	r3, #1
 8012fb8:	e000      	b.n	8012fbc <LPTIM_OC1_SetConfig+0xe4>
 8012fba:	2300      	movs	r3, #0
 8012fbc:	2b01      	cmp	r3, #1
 8012fbe:	d115      	bne.n	8012fec <LPTIM_OC1_SetConfig+0x114>
 8012fc0:	687b      	ldr	r3, [r7, #4]
 8012fc2:	681b      	ldr	r3, [r3, #0]
 8012fc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012fc6:	2202      	movs	r2, #2
 8012fc8:	4013      	ands	r3, r2
 8012fca:	d117      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012fcc:	687b      	ldr	r3, [r7, #4]
 8012fce:	681b      	ldr	r3, [r3, #0]
 8012fd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012fd2:	2380      	movs	r3, #128	@ 0x80
 8012fd4:	029b      	lsls	r3, r3, #10
 8012fd6:	4013      	ands	r3, r2
 8012fd8:	d110      	bne.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012fda:	687b      	ldr	r3, [r7, #4]
 8012fdc:	681b      	ldr	r3, [r3, #0]
 8012fde:	691a      	ldr	r2, [r3, #16]
 8012fe0:	687b      	ldr	r3, [r7, #4]
 8012fe2:	681b      	ldr	r3, [r3, #0]
 8012fe4:	2101      	movs	r1, #1
 8012fe6:	438a      	bics	r2, r1
 8012fe8:	611a      	str	r2, [r3, #16]
 8012fea:	e007      	b.n	8012ffc <LPTIM_OC1_SetConfig+0x124>
 8012fec:	687b      	ldr	r3, [r7, #4]
 8012fee:	681b      	ldr	r3, [r3, #0]
 8012ff0:	691a      	ldr	r2, [r3, #16]
 8012ff2:	687b      	ldr	r3, [r7, #4]
 8012ff4:	681b      	ldr	r3, [r3, #0]
 8012ff6:	2101      	movs	r1, #1
 8012ff8:	438a      	bics	r2, r1
 8012ffa:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8012ffc:	687b      	ldr	r3, [r7, #4]
 8012ffe:	681b      	ldr	r3, [r3, #0]
 8013000:	68fa      	ldr	r2, [r7, #12]
 8013002:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8013004:	2300      	movs	r3, #0
}
 8013006:	0018      	movs	r0, r3
 8013008:	46bd      	mov	sp, r7
 801300a:	b004      	add	sp, #16
 801300c:	bd80      	pop	{r7, pc}
 801300e:	46c0      	nop			@ (mov r8, r8)
 8013010:	40007c00 	.word	0x40007c00
 8013014:	40009000 	.word	0x40009000
 8013018:	40009400 	.word	0x40009400

0801301c <LPTIM_OC2_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC2_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 801301c:	b580      	push	{r7, lr}
 801301e:	b084      	sub	sp, #16
 8013020:	af00      	add	r7, sp, #0
 8013022:	6078      	str	r0, [r7, #4]
 8013024:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr1;

  tmpccmr1 = hlptim->Instance->CCMR1;
 8013026:	687b      	ldr	r3, [r7, #4]
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801302c:	60fb      	str	r3, [r7, #12]
  tmpccmr1 &= ~(LPTIM_CCMR1_CC2P_Msk | LPTIM_CCMR1_CC2SEL_Msk);
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	4a49      	ldr	r2, [pc, #292]	@ (8013158 <LPTIM_OC2_SetConfig+0x13c>)
 8013032:	4013      	ands	r3, r2
 8013034:	60fb      	str	r3, [r7, #12]
  tmpccmr1 |= sConfig->OCPolarity << LPTIM_CCMR1_CC2P_Pos;
 8013036:	683b      	ldr	r3, [r7, #0]
 8013038:	685b      	ldr	r3, [r3, #4]
 801303a:	049b      	lsls	r3, r3, #18
 801303c:	68fa      	ldr	r2, [r7, #12]
 801303e:	4313      	orrs	r3, r2
 8013040:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	681b      	ldr	r3, [r3, #0]
 8013046:	691a      	ldr	r2, [r3, #16]
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	681b      	ldr	r3, [r3, #0]
 801304c:	2101      	movs	r1, #1
 801304e:	430a      	orrs	r2, r1
 8013050:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP2OK);
 8013052:	687b      	ldr	r3, [r7, #4]
 8013054:	681b      	ldr	r3, [r3, #0]
 8013056:	2280      	movs	r2, #128	@ 0x80
 8013058:	0312      	lsls	r2, r2, #12
 801305a:	605a      	str	r2, [r3, #4]

  /* Write to CCR2 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_2, sConfig->Pulse);
 801305c:	687b      	ldr	r3, [r7, #4]
 801305e:	681b      	ldr	r3, [r3, #0]
 8013060:	683a      	ldr	r2, [r7, #0]
 8013062:	6812      	ldr	r2, [r2, #0]
 8013064:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Wait for the completion of the write operation to the LPTIM_CCR2 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP2OK) != HAL_OK)
 8013066:	2380      	movs	r3, #128	@ 0x80
 8013068:	031a      	lsls	r2, r3, #12
 801306a:	687b      	ldr	r3, [r7, #4]
 801306c:	0011      	movs	r1, r2
 801306e:	0018      	movs	r0, r3
 8013070:	f7ff fefa 	bl	8012e68 <LPTIM_WaitForFlag>
 8013074:	1e03      	subs	r3, r0, #0
 8013076:	d001      	beq.n	801307c <LPTIM_OC2_SetConfig+0x60>
  {
    return HAL_TIMEOUT;
 8013078:	2303      	movs	r3, #3
 801307a:	e068      	b.n	801314e <LPTIM_OC2_SetConfig+0x132>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	681b      	ldr	r3, [r3, #0]
 8013080:	4a36      	ldr	r2, [pc, #216]	@ (801315c <LPTIM_OC2_SetConfig+0x140>)
 8013082:	4293      	cmp	r3, r2
 8013084:	d004      	beq.n	8013090 <LPTIM_OC2_SetConfig+0x74>
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	681b      	ldr	r3, [r3, #0]
 801308a:	4a35      	ldr	r2, [pc, #212]	@ (8013160 <LPTIM_OC2_SetConfig+0x144>)
 801308c:	4293      	cmp	r3, r2
 801308e:	d101      	bne.n	8013094 <LPTIM_OC2_SetConfig+0x78>
 8013090:	2301      	movs	r3, #1
 8013092:	e000      	b.n	8013096 <LPTIM_OC2_SetConfig+0x7a>
 8013094:	2300      	movs	r3, #0
 8013096:	2b01      	cmp	r3, #1
 8013098:	d122      	bne.n	80130e0 <LPTIM_OC2_SetConfig+0xc4>
 801309a:	687b      	ldr	r3, [r7, #4]
 801309c:	681b      	ldr	r3, [r3, #0]
 801309e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80130a0:	2202      	movs	r2, #2
 80130a2:	4013      	ands	r3, r2
 80130a4:	d14e      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 80130a6:	687b      	ldr	r3, [r7, #4]
 80130a8:	681b      	ldr	r3, [r3, #0]
 80130aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80130ac:	2380      	movs	r3, #128	@ 0x80
 80130ae:	029b      	lsls	r3, r3, #10
 80130b0:	4013      	ands	r3, r2
 80130b2:	d147      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	681b      	ldr	r3, [r3, #0]
 80130b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80130ba:	2202      	movs	r2, #2
 80130bc:	4013      	ands	r3, r2
 80130be:	d141      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 80130c0:	687b      	ldr	r3, [r7, #4]
 80130c2:	681b      	ldr	r3, [r3, #0]
 80130c4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80130c6:	2380      	movs	r3, #128	@ 0x80
 80130c8:	029b      	lsls	r3, r3, #10
 80130ca:	4013      	ands	r3, r2
 80130cc:	d13a      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 80130ce:	687b      	ldr	r3, [r7, #4]
 80130d0:	681b      	ldr	r3, [r3, #0]
 80130d2:	691a      	ldr	r2, [r3, #16]
 80130d4:	687b      	ldr	r3, [r7, #4]
 80130d6:	681b      	ldr	r3, [r3, #0]
 80130d8:	2101      	movs	r1, #1
 80130da:	438a      	bics	r2, r1
 80130dc:	611a      	str	r2, [r3, #16]
 80130de:	e031      	b.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 80130e0:	687b      	ldr	r3, [r7, #4]
 80130e2:	681b      	ldr	r3, [r3, #0]
 80130e4:	4a1d      	ldr	r2, [pc, #116]	@ (801315c <LPTIM_OC2_SetConfig+0x140>)
 80130e6:	4293      	cmp	r3, r2
 80130e8:	d009      	beq.n	80130fe <LPTIM_OC2_SetConfig+0xe2>
 80130ea:	687b      	ldr	r3, [r7, #4]
 80130ec:	681b      	ldr	r3, [r3, #0]
 80130ee:	4a1d      	ldr	r2, [pc, #116]	@ (8013164 <LPTIM_OC2_SetConfig+0x148>)
 80130f0:	4293      	cmp	r3, r2
 80130f2:	d004      	beq.n	80130fe <LPTIM_OC2_SetConfig+0xe2>
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	681b      	ldr	r3, [r3, #0]
 80130f8:	4a19      	ldr	r2, [pc, #100]	@ (8013160 <LPTIM_OC2_SetConfig+0x144>)
 80130fa:	4293      	cmp	r3, r2
 80130fc:	d101      	bne.n	8013102 <LPTIM_OC2_SetConfig+0xe6>
 80130fe:	2301      	movs	r3, #1
 8013100:	e000      	b.n	8013104 <LPTIM_OC2_SetConfig+0xe8>
 8013102:	2300      	movs	r3, #0
 8013104:	2b01      	cmp	r3, #1
 8013106:	d115      	bne.n	8013134 <LPTIM_OC2_SetConfig+0x118>
 8013108:	687b      	ldr	r3, [r7, #4]
 801310a:	681b      	ldr	r3, [r3, #0]
 801310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801310e:	2202      	movs	r2, #2
 8013110:	4013      	ands	r3, r2
 8013112:	d117      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	681b      	ldr	r3, [r3, #0]
 8013118:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801311a:	2380      	movs	r3, #128	@ 0x80
 801311c:	029b      	lsls	r3, r3, #10
 801311e:	4013      	ands	r3, r2
 8013120:	d110      	bne.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	691a      	ldr	r2, [r3, #16]
 8013128:	687b      	ldr	r3, [r7, #4]
 801312a:	681b      	ldr	r3, [r3, #0]
 801312c:	2101      	movs	r1, #1
 801312e:	438a      	bics	r2, r1
 8013130:	611a      	str	r2, [r3, #16]
 8013132:	e007      	b.n	8013144 <LPTIM_OC2_SetConfig+0x128>
 8013134:	687b      	ldr	r3, [r7, #4]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	691a      	ldr	r2, [r3, #16]
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	681b      	ldr	r3, [r3, #0]
 801313e:	2101      	movs	r1, #1
 8013140:	438a      	bics	r2, r1
 8013142:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR1 = tmpccmr1;
 8013144:	687b      	ldr	r3, [r7, #4]
 8013146:	681b      	ldr	r3, [r3, #0]
 8013148:	68fa      	ldr	r2, [r7, #12]
 801314a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 801314c:	2300      	movs	r3, #0
}
 801314e:	0018      	movs	r0, r3
 8013150:	46bd      	mov	sp, r7
 8013152:	b004      	add	sp, #16
 8013154:	bd80      	pop	{r7, pc}
 8013156:	46c0      	nop			@ (mov r8, r8)
 8013158:	fff2ffff 	.word	0xfff2ffff
 801315c:	40007c00 	.word	0x40007c00
 8013160:	40009000 	.word	0x40009000
 8013164:	40009400 	.word	0x40009400

08013168 <LPTIM_OC3_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC3_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 8013168:	b580      	push	{r7, lr}
 801316a:	b084      	sub	sp, #16
 801316c:	af00      	add	r7, sp, #0
 801316e:	6078      	str	r0, [r7, #4]
 8013170:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	681b      	ldr	r3, [r3, #0]
 8013176:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013178:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC3P_Msk | LPTIM_CCMR2_CC3SEL_Msk);
 801317a:	68fb      	ldr	r3, [r7, #12]
 801317c:	220d      	movs	r2, #13
 801317e:	4393      	bics	r3, r2
 8013180:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC3P_Pos;
 8013182:	683b      	ldr	r3, [r7, #0]
 8013184:	685b      	ldr	r3, [r3, #4]
 8013186:	009b      	lsls	r3, r3, #2
 8013188:	68fa      	ldr	r2, [r7, #12]
 801318a:	4313      	orrs	r3, r2
 801318c:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 801318e:	687b      	ldr	r3, [r7, #4]
 8013190:	681b      	ldr	r3, [r3, #0]
 8013192:	691a      	ldr	r2, [r3, #16]
 8013194:	687b      	ldr	r3, [r7, #4]
 8013196:	681b      	ldr	r3, [r3, #0]
 8013198:	2101      	movs	r1, #1
 801319a:	430a      	orrs	r2, r1
 801319c:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP3OK);
 801319e:	687b      	ldr	r3, [r7, #4]
 80131a0:	681b      	ldr	r3, [r3, #0]
 80131a2:	2280      	movs	r2, #128	@ 0x80
 80131a4:	0352      	lsls	r2, r2, #13
 80131a6:	605a      	str	r2, [r3, #4]

  /* Write to CCR3 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_3, sConfig->Pulse);
 80131a8:	687b      	ldr	r3, [r7, #4]
 80131aa:	681b      	ldr	r3, [r3, #0]
 80131ac:	683a      	ldr	r2, [r7, #0]
 80131ae:	6812      	ldr	r2, [r2, #0]
 80131b0:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Wait for the completion of the write operation to the LPTIM_CCR3 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP3OK) == HAL_TIMEOUT)
 80131b2:	2380      	movs	r3, #128	@ 0x80
 80131b4:	035a      	lsls	r2, r3, #13
 80131b6:	687b      	ldr	r3, [r7, #4]
 80131b8:	0011      	movs	r1, r2
 80131ba:	0018      	movs	r0, r3
 80131bc:	f7ff fe54 	bl	8012e68 <LPTIM_WaitForFlag>
 80131c0:	0003      	movs	r3, r0
 80131c2:	2b03      	cmp	r3, #3
 80131c4:	d101      	bne.n	80131ca <LPTIM_OC3_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 80131c6:	2303      	movs	r3, #3
 80131c8:	e068      	b.n	801329c <LPTIM_OC3_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	681b      	ldr	r3, [r3, #0]
 80131ce:	4a35      	ldr	r2, [pc, #212]	@ (80132a4 <LPTIM_OC3_SetConfig+0x13c>)
 80131d0:	4293      	cmp	r3, r2
 80131d2:	d004      	beq.n	80131de <LPTIM_OC3_SetConfig+0x76>
 80131d4:	687b      	ldr	r3, [r7, #4]
 80131d6:	681b      	ldr	r3, [r3, #0]
 80131d8:	4a33      	ldr	r2, [pc, #204]	@ (80132a8 <LPTIM_OC3_SetConfig+0x140>)
 80131da:	4293      	cmp	r3, r2
 80131dc:	d101      	bne.n	80131e2 <LPTIM_OC3_SetConfig+0x7a>
 80131de:	2301      	movs	r3, #1
 80131e0:	e000      	b.n	80131e4 <LPTIM_OC3_SetConfig+0x7c>
 80131e2:	2300      	movs	r3, #0
 80131e4:	2b01      	cmp	r3, #1
 80131e6:	d122      	bne.n	801322e <LPTIM_OC3_SetConfig+0xc6>
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	681b      	ldr	r3, [r3, #0]
 80131ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80131ee:	2202      	movs	r2, #2
 80131f0:	4013      	ands	r3, r2
 80131f2:	d14e      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 80131f4:	687b      	ldr	r3, [r7, #4]
 80131f6:	681b      	ldr	r3, [r3, #0]
 80131f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80131fa:	2380      	movs	r3, #128	@ 0x80
 80131fc:	029b      	lsls	r3, r3, #10
 80131fe:	4013      	ands	r3, r2
 8013200:	d147      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681b      	ldr	r3, [r3, #0]
 8013206:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013208:	2202      	movs	r2, #2
 801320a:	4013      	ands	r3, r2
 801320c:	d141      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 801320e:	687b      	ldr	r3, [r7, #4]
 8013210:	681b      	ldr	r3, [r3, #0]
 8013212:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8013214:	2380      	movs	r3, #128	@ 0x80
 8013216:	029b      	lsls	r3, r3, #10
 8013218:	4013      	ands	r3, r2
 801321a:	d13a      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 801321c:	687b      	ldr	r3, [r7, #4]
 801321e:	681b      	ldr	r3, [r3, #0]
 8013220:	691a      	ldr	r2, [r3, #16]
 8013222:	687b      	ldr	r3, [r7, #4]
 8013224:	681b      	ldr	r3, [r3, #0]
 8013226:	2101      	movs	r1, #1
 8013228:	438a      	bics	r2, r1
 801322a:	611a      	str	r2, [r3, #16]
 801322c:	e031      	b.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	4a1c      	ldr	r2, [pc, #112]	@ (80132a4 <LPTIM_OC3_SetConfig+0x13c>)
 8013234:	4293      	cmp	r3, r2
 8013236:	d009      	beq.n	801324c <LPTIM_OC3_SetConfig+0xe4>
 8013238:	687b      	ldr	r3, [r7, #4]
 801323a:	681b      	ldr	r3, [r3, #0]
 801323c:	4a1b      	ldr	r2, [pc, #108]	@ (80132ac <LPTIM_OC3_SetConfig+0x144>)
 801323e:	4293      	cmp	r3, r2
 8013240:	d004      	beq.n	801324c <LPTIM_OC3_SetConfig+0xe4>
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	681b      	ldr	r3, [r3, #0]
 8013246:	4a18      	ldr	r2, [pc, #96]	@ (80132a8 <LPTIM_OC3_SetConfig+0x140>)
 8013248:	4293      	cmp	r3, r2
 801324a:	d101      	bne.n	8013250 <LPTIM_OC3_SetConfig+0xe8>
 801324c:	2301      	movs	r3, #1
 801324e:	e000      	b.n	8013252 <LPTIM_OC3_SetConfig+0xea>
 8013250:	2300      	movs	r3, #0
 8013252:	2b01      	cmp	r3, #1
 8013254:	d115      	bne.n	8013282 <LPTIM_OC3_SetConfig+0x11a>
 8013256:	687b      	ldr	r3, [r7, #4]
 8013258:	681b      	ldr	r3, [r3, #0]
 801325a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801325c:	2202      	movs	r2, #2
 801325e:	4013      	ands	r3, r2
 8013260:	d117      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 8013262:	687b      	ldr	r3, [r7, #4]
 8013264:	681b      	ldr	r3, [r3, #0]
 8013266:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013268:	2380      	movs	r3, #128	@ 0x80
 801326a:	029b      	lsls	r3, r3, #10
 801326c:	4013      	ands	r3, r2
 801326e:	d110      	bne.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681b      	ldr	r3, [r3, #0]
 8013274:	691a      	ldr	r2, [r3, #16]
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	681b      	ldr	r3, [r3, #0]
 801327a:	2101      	movs	r1, #1
 801327c:	438a      	bics	r2, r1
 801327e:	611a      	str	r2, [r3, #16]
 8013280:	e007      	b.n	8013292 <LPTIM_OC3_SetConfig+0x12a>
 8013282:	687b      	ldr	r3, [r7, #4]
 8013284:	681b      	ldr	r3, [r3, #0]
 8013286:	691a      	ldr	r2, [r3, #16]
 8013288:	687b      	ldr	r3, [r7, #4]
 801328a:	681b      	ldr	r3, [r3, #0]
 801328c:	2101      	movs	r1, #1
 801328e:	438a      	bics	r2, r1
 8013290:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 8013292:	687b      	ldr	r3, [r7, #4]
 8013294:	681b      	ldr	r3, [r3, #0]
 8013296:	68fa      	ldr	r2, [r7, #12]
 8013298:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 801329a:	2300      	movs	r3, #0
}
 801329c:	0018      	movs	r0, r3
 801329e:	46bd      	mov	sp, r7
 80132a0:	b004      	add	sp, #16
 80132a2:	bd80      	pop	{r7, pc}
 80132a4:	40007c00 	.word	0x40007c00
 80132a8:	40009000 	.word	0x40009000
 80132ac:	40009400 	.word	0x40009400

080132b0 <LPTIM_OC4_SetConfig>:
  *                the configuration information for LPTIM module.
  * @param  sConfig The output configuration structure
  * @retval None
  */
static HAL_StatusTypeDef LPTIM_OC4_SetConfig(LPTIM_HandleTypeDef *hlptim, const LPTIM_OC_ConfigTypeDef *sConfig)
{
 80132b0:	b580      	push	{r7, lr}
 80132b2:	b084      	sub	sp, #16
 80132b4:	af00      	add	r7, sp, #0
 80132b6:	6078      	str	r0, [r7, #4]
 80132b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmr2;

  tmpccmr2 = hlptim->Instance->CCMR2;
 80132ba:	687b      	ldr	r3, [r7, #4]
 80132bc:	681b      	ldr	r3, [r3, #0]
 80132be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80132c0:	60fb      	str	r3, [r7, #12]
  tmpccmr2 &= ~(LPTIM_CCMR2_CC4P_Msk | LPTIM_CCMR2_CC4SEL_Msk);
 80132c2:	68fb      	ldr	r3, [r7, #12]
 80132c4:	4a49      	ldr	r2, [pc, #292]	@ (80133ec <LPTIM_OC4_SetConfig+0x13c>)
 80132c6:	4013      	ands	r3, r2
 80132c8:	60fb      	str	r3, [r7, #12]

  tmpccmr2 |= sConfig->OCPolarity << LPTIM_CCMR2_CC4P_Pos;
 80132ca:	683b      	ldr	r3, [r7, #0]
 80132cc:	685b      	ldr	r3, [r3, #4]
 80132ce:	049b      	lsls	r3, r3, #18
 80132d0:	68fa      	ldr	r2, [r7, #12]
 80132d2:	4313      	orrs	r3, r2
 80132d4:	60fb      	str	r3, [r7, #12]

  /* Enable the Peripheral */
  __HAL_LPTIM_ENABLE(hlptim);
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	681b      	ldr	r3, [r3, #0]
 80132da:	691a      	ldr	r2, [r3, #16]
 80132dc:	687b      	ldr	r3, [r7, #4]
 80132de:	681b      	ldr	r3, [r3, #0]
 80132e0:	2101      	movs	r1, #1
 80132e2:	430a      	orrs	r2, r1
 80132e4:	611a      	str	r2, [r3, #16]

  /* Clear flag */
  __HAL_LPTIM_CLEAR_FLAG(hlptim, LPTIM_FLAG_CMP4OK);
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	681b      	ldr	r3, [r3, #0]
 80132ea:	2280      	movs	r2, #128	@ 0x80
 80132ec:	0392      	lsls	r2, r2, #14
 80132ee:	605a      	str	r2, [r3, #4]

  /* Write to CCR4 register */
  __HAL_LPTIM_COMPARE_SET(hlptim, LPTIM_CHANNEL_4, sConfig->Pulse);
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	681b      	ldr	r3, [r3, #0]
 80132f4:	683a      	ldr	r2, [r7, #0]
 80132f6:	6812      	ldr	r2, [r2, #0]
 80132f8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Wait for the completion of the write operation to the LPTIM_CCR4 register */
  if (LPTIM_WaitForFlag(hlptim, LPTIM_FLAG_CMP4OK) == HAL_TIMEOUT)
 80132fa:	2380      	movs	r3, #128	@ 0x80
 80132fc:	039a      	lsls	r2, r3, #14
 80132fe:	687b      	ldr	r3, [r7, #4]
 8013300:	0011      	movs	r1, r2
 8013302:	0018      	movs	r0, r3
 8013304:	f7ff fdb0 	bl	8012e68 <LPTIM_WaitForFlag>
 8013308:	0003      	movs	r3, r0
 801330a:	2b03      	cmp	r3, #3
 801330c:	d101      	bne.n	8013312 <LPTIM_OC4_SetConfig+0x62>
  {
    return HAL_TIMEOUT;
 801330e:	2303      	movs	r3, #3
 8013310:	e068      	b.n	80133e4 <LPTIM_OC4_SetConfig+0x134>
  }

  /* Disable the Peripheral */
  __HAL_LPTIM_DISABLE(hlptim);
 8013312:	687b      	ldr	r3, [r7, #4]
 8013314:	681b      	ldr	r3, [r3, #0]
 8013316:	4a36      	ldr	r2, [pc, #216]	@ (80133f0 <LPTIM_OC4_SetConfig+0x140>)
 8013318:	4293      	cmp	r3, r2
 801331a:	d004      	beq.n	8013326 <LPTIM_OC4_SetConfig+0x76>
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	681b      	ldr	r3, [r3, #0]
 8013320:	4a34      	ldr	r2, [pc, #208]	@ (80133f4 <LPTIM_OC4_SetConfig+0x144>)
 8013322:	4293      	cmp	r3, r2
 8013324:	d101      	bne.n	801332a <LPTIM_OC4_SetConfig+0x7a>
 8013326:	2301      	movs	r3, #1
 8013328:	e000      	b.n	801332c <LPTIM_OC4_SetConfig+0x7c>
 801332a:	2300      	movs	r3, #0
 801332c:	2b01      	cmp	r3, #1
 801332e:	d122      	bne.n	8013376 <LPTIM_OC4_SetConfig+0xc6>
 8013330:	687b      	ldr	r3, [r7, #4]
 8013332:	681b      	ldr	r3, [r3, #0]
 8013334:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8013336:	2202      	movs	r2, #2
 8013338:	4013      	ands	r3, r2
 801333a:	d14e      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	681b      	ldr	r3, [r3, #0]
 8013340:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8013342:	2380      	movs	r3, #128	@ 0x80
 8013344:	029b      	lsls	r3, r3, #10
 8013346:	4013      	ands	r3, r2
 8013348:	d147      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 801334a:	687b      	ldr	r3, [r7, #4]
 801334c:	681b      	ldr	r3, [r3, #0]
 801334e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8013350:	2202      	movs	r2, #2
 8013352:	4013      	ands	r3, r2
 8013354:	d141      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 8013356:	687b      	ldr	r3, [r7, #4]
 8013358:	681b      	ldr	r3, [r3, #0]
 801335a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801335c:	2380      	movs	r3, #128	@ 0x80
 801335e:	029b      	lsls	r3, r3, #10
 8013360:	4013      	ands	r3, r2
 8013362:	d13a      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	681b      	ldr	r3, [r3, #0]
 8013368:	691a      	ldr	r2, [r3, #16]
 801336a:	687b      	ldr	r3, [r7, #4]
 801336c:	681b      	ldr	r3, [r3, #0]
 801336e:	2101      	movs	r1, #1
 8013370:	438a      	bics	r2, r1
 8013372:	611a      	str	r2, [r3, #16]
 8013374:	e031      	b.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 8013376:	687b      	ldr	r3, [r7, #4]
 8013378:	681b      	ldr	r3, [r3, #0]
 801337a:	4a1d      	ldr	r2, [pc, #116]	@ (80133f0 <LPTIM_OC4_SetConfig+0x140>)
 801337c:	4293      	cmp	r3, r2
 801337e:	d009      	beq.n	8013394 <LPTIM_OC4_SetConfig+0xe4>
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	681b      	ldr	r3, [r3, #0]
 8013384:	4a1c      	ldr	r2, [pc, #112]	@ (80133f8 <LPTIM_OC4_SetConfig+0x148>)
 8013386:	4293      	cmp	r3, r2
 8013388:	d004      	beq.n	8013394 <LPTIM_OC4_SetConfig+0xe4>
 801338a:	687b      	ldr	r3, [r7, #4]
 801338c:	681b      	ldr	r3, [r3, #0]
 801338e:	4a19      	ldr	r2, [pc, #100]	@ (80133f4 <LPTIM_OC4_SetConfig+0x144>)
 8013390:	4293      	cmp	r3, r2
 8013392:	d101      	bne.n	8013398 <LPTIM_OC4_SetConfig+0xe8>
 8013394:	2301      	movs	r3, #1
 8013396:	e000      	b.n	801339a <LPTIM_OC4_SetConfig+0xea>
 8013398:	2300      	movs	r3, #0
 801339a:	2b01      	cmp	r3, #1
 801339c:	d115      	bne.n	80133ca <LPTIM_OC4_SetConfig+0x11a>
 801339e:	687b      	ldr	r3, [r7, #4]
 80133a0:	681b      	ldr	r3, [r3, #0]
 80133a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133a4:	2202      	movs	r2, #2
 80133a6:	4013      	ands	r3, r2
 80133a8:	d117      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 80133aa:	687b      	ldr	r3, [r7, #4]
 80133ac:	681b      	ldr	r3, [r3, #0]
 80133ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80133b0:	2380      	movs	r3, #128	@ 0x80
 80133b2:	029b      	lsls	r3, r3, #10
 80133b4:	4013      	ands	r3, r2
 80133b6:	d110      	bne.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 80133b8:	687b      	ldr	r3, [r7, #4]
 80133ba:	681b      	ldr	r3, [r3, #0]
 80133bc:	691a      	ldr	r2, [r3, #16]
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	681b      	ldr	r3, [r3, #0]
 80133c2:	2101      	movs	r1, #1
 80133c4:	438a      	bics	r2, r1
 80133c6:	611a      	str	r2, [r3, #16]
 80133c8:	e007      	b.n	80133da <LPTIM_OC4_SetConfig+0x12a>
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	691a      	ldr	r2, [r3, #16]
 80133d0:	687b      	ldr	r3, [r7, #4]
 80133d2:	681b      	ldr	r3, [r3, #0]
 80133d4:	2101      	movs	r1, #1
 80133d6:	438a      	bics	r2, r1
 80133d8:	611a      	str	r2, [r3, #16]

  /* Write to CCMR1 register */
  hlptim->Instance->CCMR2 = tmpccmr2;
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	681b      	ldr	r3, [r3, #0]
 80133de:	68fa      	ldr	r2, [r7, #12]
 80133e0:	631a      	str	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80133e2:	2300      	movs	r3, #0
}
 80133e4:	0018      	movs	r0, r3
 80133e6:	46bd      	mov	sp, r7
 80133e8:	b004      	add	sp, #16
 80133ea:	bd80      	pop	{r7, pc}
 80133ec:	fff2ffff 	.word	0xfff2ffff
 80133f0:	40007c00 	.word	0x40007c00
 80133f4:	40009000 	.word	0x40009000
 80133f8:	40009400 	.word	0x40009400

080133fc <PCD_GET_EP_RX_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_RX_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 80133fc:	b580      	push	{r7, lr}
 80133fe:	b084      	sub	sp, #16
 8013400:	af00      	add	r7, sp, #0
 8013402:	6078      	str	r0, [r7, #4]
 8013404:	000a      	movs	r2, r1
 8013406:	1cbb      	adds	r3, r7, #2
 8013408:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 801340a:	230a      	movs	r3, #10
 801340c:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 801340e:	e002      	b.n	8013416 <PCD_GET_EP_RX_CNT+0x1a>
  {
    count--;
 8013410:	68fb      	ldr	r3, [r7, #12]
 8013412:	3b01      	subs	r3, #1
 8013414:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8013416:	68fb      	ldr	r3, [r7, #12]
 8013418:	2b00      	cmp	r3, #0
 801341a:	d1f9      	bne.n	8013410 <PCD_GET_EP_RX_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_RX_CNT((Instance), (bEpNum));
 801341c:	1cbb      	adds	r3, r7, #2
 801341e:	881b      	ldrh	r3, [r3, #0]
 8013420:	00db      	lsls	r3, r3, #3
 8013422:	4a06      	ldr	r2, [pc, #24]	@ (801343c <PCD_GET_EP_RX_CNT+0x40>)
 8013424:	4694      	mov	ip, r2
 8013426:	4463      	add	r3, ip
 8013428:	685b      	ldr	r3, [r3, #4]
 801342a:	0c1b      	lsrs	r3, r3, #16
 801342c:	b29b      	uxth	r3, r3
 801342e:	059b      	lsls	r3, r3, #22
 8013430:	0d9b      	lsrs	r3, r3, #22
 8013432:	b29b      	uxth	r3, r3
}
 8013434:	0018      	movs	r0, r3
 8013436:	46bd      	mov	sp, r7
 8013438:	b004      	add	sp, #16
 801343a:	bd80      	pop	{r7, pc}
 801343c:	40009800 	.word	0x40009800

08013440 <PCD_GET_EP_DBUF0_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF0_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8013440:	b580      	push	{r7, lr}
 8013442:	b084      	sub	sp, #16
 8013444:	af00      	add	r7, sp, #0
 8013446:	6078      	str	r0, [r7, #4]
 8013448:	000a      	movs	r2, r1
 801344a:	1cbb      	adds	r3, r7, #2
 801344c:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 801344e:	230a      	movs	r3, #10
 8013450:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8013452:	e002      	b.n	801345a <PCD_GET_EP_DBUF0_CNT+0x1a>
  {
    count--;
 8013454:	68fb      	ldr	r3, [r7, #12]
 8013456:	3b01      	subs	r3, #1
 8013458:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 801345a:	68fb      	ldr	r3, [r7, #12]
 801345c:	2b00      	cmp	r3, #0
 801345e:	d1f9      	bne.n	8013454 <PCD_GET_EP_DBUF0_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF0_CNT((Instance), (bEpNum));
 8013460:	1cbb      	adds	r3, r7, #2
 8013462:	881b      	ldrh	r3, [r3, #0]
 8013464:	00db      	lsls	r3, r3, #3
 8013466:	4a06      	ldr	r2, [pc, #24]	@ (8013480 <PCD_GET_EP_DBUF0_CNT+0x40>)
 8013468:	4694      	mov	ip, r2
 801346a:	4463      	add	r3, ip
 801346c:	681b      	ldr	r3, [r3, #0]
 801346e:	0c1b      	lsrs	r3, r3, #16
 8013470:	b29b      	uxth	r3, r3
 8013472:	059b      	lsls	r3, r3, #22
 8013474:	0d9b      	lsrs	r3, r3, #22
 8013476:	b29b      	uxth	r3, r3
}
 8013478:	0018      	movs	r0, r3
 801347a:	46bd      	mov	sp, r7
 801347c:	b004      	add	sp, #16
 801347e:	bd80      	pop	{r7, pc}
 8013480:	40009800 	.word	0x40009800

08013484 <PCD_GET_EP_DBUF1_CNT>:
  * @param  Instance USB peripheral instance register address.
  * @param  bEpNum channel Number.
  * @retval Counter value
  */
__STATIC_INLINE uint16_t PCD_GET_EP_DBUF1_CNT(const PCD_TypeDef *Instance, uint16_t bEpNum)
{
 8013484:	b580      	push	{r7, lr}
 8013486:	b084      	sub	sp, #16
 8013488:	af00      	add	r7, sp, #0
 801348a:	6078      	str	r0, [r7, #4]
 801348c:	000a      	movs	r2, r1
 801348e:	1cbb      	adds	r3, r7, #2
 8013490:	801a      	strh	r2, [r3, #0]
  UNUSED(Instance);
  __IO uint32_t count = PCD_RX_PMA_CNT;
 8013492:	230a      	movs	r3, #10
 8013494:	60fb      	str	r3, [r7, #12]

  /* WA: few cycles for RX PMA descriptor to update */
  while (count > 0U)
 8013496:	e002      	b.n	801349e <PCD_GET_EP_DBUF1_CNT+0x1a>
  {
    count--;
 8013498:	68fb      	ldr	r3, [r7, #12]
 801349a:	3b01      	subs	r3, #1
 801349c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 801349e:	68fb      	ldr	r3, [r7, #12]
 80134a0:	2b00      	cmp	r3, #0
 80134a2:	d1f9      	bne.n	8013498 <PCD_GET_EP_DBUF1_CNT+0x14>
  }

  return (uint16_t)USB_DRD_GET_CHEP_DBUF1_CNT((Instance), (bEpNum));
 80134a4:	1cbb      	adds	r3, r7, #2
 80134a6:	881b      	ldrh	r3, [r3, #0]
 80134a8:	00db      	lsls	r3, r3, #3
 80134aa:	4a06      	ldr	r2, [pc, #24]	@ (80134c4 <PCD_GET_EP_DBUF1_CNT+0x40>)
 80134ac:	4694      	mov	ip, r2
 80134ae:	4463      	add	r3, ip
 80134b0:	685b      	ldr	r3, [r3, #4]
 80134b2:	0c1b      	lsrs	r3, r3, #16
 80134b4:	b29b      	uxth	r3, r3
 80134b6:	059b      	lsls	r3, r3, #22
 80134b8:	0d9b      	lsrs	r3, r3, #22
 80134ba:	b29b      	uxth	r3, r3
}
 80134bc:	0018      	movs	r0, r3
 80134be:	46bd      	mov	sp, r7
 80134c0:	b004      	add	sp, #16
 80134c2:	bd80      	pop	{r7, pc}
 80134c4:	40009800 	.word	0x40009800

080134c8 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80134c8:	b590      	push	{r4, r7, lr}
 80134ca:	b085      	sub	sp, #20
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	d101      	bne.n	80134da <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80134d6:	2301      	movs	r3, #1
 80134d8:	e0e4      	b.n	80136a4 <HAL_PCD_Init+0x1dc>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80134da:	687b      	ldr	r3, [r7, #4]
 80134dc:	4a73      	ldr	r2, [pc, #460]	@ (80136ac <HAL_PCD_Init+0x1e4>)
 80134de:	5c9b      	ldrb	r3, [r3, r2]
 80134e0:	b2db      	uxtb	r3, r3
 80134e2:	2b00      	cmp	r3, #0
 80134e4:	d108      	bne.n	80134f8 <HAL_PCD_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80134e6:	687a      	ldr	r2, [r7, #4]
 80134e8:	23a4      	movs	r3, #164	@ 0xa4
 80134ea:	009b      	lsls	r3, r3, #2
 80134ec:	2100      	movs	r1, #0
 80134ee:	54d1      	strb	r1, [r2, r3]

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80134f0:	687b      	ldr	r3, [r7, #4]
 80134f2:	0018      	movs	r0, r3
 80134f4:	f7f1 fc9e 	bl	8004e34 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80134f8:	687b      	ldr	r3, [r7, #4]
 80134fa:	4a6c      	ldr	r2, [pc, #432]	@ (80136ac <HAL_PCD_Init+0x1e4>)
 80134fc:	2103      	movs	r1, #3
 80134fe:	5499      	strb	r1, [r3, r2]

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8013500:	687b      	ldr	r3, [r7, #4]
 8013502:	681b      	ldr	r3, [r3, #0]
 8013504:	0018      	movs	r0, r3
 8013506:	f006 fbbb 	bl	8019c80 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801350a:	230f      	movs	r3, #15
 801350c:	18fb      	adds	r3, r7, r3
 801350e:	2200      	movs	r2, #0
 8013510:	701a      	strb	r2, [r3, #0]
 8013512:	e047      	b.n	80135a4 <HAL_PCD_Init+0xdc>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8013514:	200f      	movs	r0, #15
 8013516:	183b      	adds	r3, r7, r0
 8013518:	781a      	ldrb	r2, [r3, #0]
 801351a:	6879      	ldr	r1, [r7, #4]
 801351c:	0013      	movs	r3, r2
 801351e:	009b      	lsls	r3, r3, #2
 8013520:	189b      	adds	r3, r3, r2
 8013522:	00db      	lsls	r3, r3, #3
 8013524:	18cb      	adds	r3, r1, r3
 8013526:	3311      	adds	r3, #17
 8013528:	2201      	movs	r2, #1
 801352a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 801352c:	183b      	adds	r3, r7, r0
 801352e:	781a      	ldrb	r2, [r3, #0]
 8013530:	6879      	ldr	r1, [r7, #4]
 8013532:	0013      	movs	r3, r2
 8013534:	009b      	lsls	r3, r3, #2
 8013536:	189b      	adds	r3, r3, r2
 8013538:	00db      	lsls	r3, r3, #3
 801353a:	18cb      	adds	r3, r1, r3
 801353c:	3310      	adds	r3, #16
 801353e:	183a      	adds	r2, r7, r0
 8013540:	7812      	ldrb	r2, [r2, #0]
 8013542:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8013544:	183b      	adds	r3, r7, r0
 8013546:	781a      	ldrb	r2, [r3, #0]
 8013548:	6879      	ldr	r1, [r7, #4]
 801354a:	0013      	movs	r3, r2
 801354c:	009b      	lsls	r3, r3, #2
 801354e:	189b      	adds	r3, r3, r2
 8013550:	00db      	lsls	r3, r3, #3
 8013552:	18cb      	adds	r3, r1, r3
 8013554:	3313      	adds	r3, #19
 8013556:	2200      	movs	r2, #0
 8013558:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 801355a:	183b      	adds	r3, r7, r0
 801355c:	781a      	ldrb	r2, [r3, #0]
 801355e:	6879      	ldr	r1, [r7, #4]
 8013560:	0013      	movs	r3, r2
 8013562:	009b      	lsls	r3, r3, #2
 8013564:	189b      	adds	r3, r3, r2
 8013566:	00db      	lsls	r3, r3, #3
 8013568:	18cb      	adds	r3, r1, r3
 801356a:	3320      	adds	r3, #32
 801356c:	2200      	movs	r2, #0
 801356e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8013570:	183b      	adds	r3, r7, r0
 8013572:	781a      	ldrb	r2, [r3, #0]
 8013574:	6879      	ldr	r1, [r7, #4]
 8013576:	0013      	movs	r3, r2
 8013578:	009b      	lsls	r3, r3, #2
 801357a:	189b      	adds	r3, r3, r2
 801357c:	00db      	lsls	r3, r3, #3
 801357e:	18cb      	adds	r3, r1, r3
 8013580:	3324      	adds	r3, #36	@ 0x24
 8013582:	2200      	movs	r2, #0
 8013584:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8013586:	183b      	adds	r3, r7, r0
 8013588:	781b      	ldrb	r3, [r3, #0]
 801358a:	6879      	ldr	r1, [r7, #4]
 801358c:	1c5a      	adds	r2, r3, #1
 801358e:	0013      	movs	r3, r2
 8013590:	009b      	lsls	r3, r3, #2
 8013592:	189b      	adds	r3, r3, r2
 8013594:	00db      	lsls	r3, r3, #3
 8013596:	2200      	movs	r2, #0
 8013598:	505a      	str	r2, [r3, r1]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801359a:	183b      	adds	r3, r7, r0
 801359c:	781a      	ldrb	r2, [r3, #0]
 801359e:	183b      	adds	r3, r7, r0
 80135a0:	3201      	adds	r2, #1
 80135a2:	701a      	strb	r2, [r3, #0]
 80135a4:	687b      	ldr	r3, [r7, #4]
 80135a6:	791b      	ldrb	r3, [r3, #4]
 80135a8:	210f      	movs	r1, #15
 80135aa:	187a      	adds	r2, r7, r1
 80135ac:	7812      	ldrb	r2, [r2, #0]
 80135ae:	429a      	cmp	r2, r3
 80135b0:	d3b0      	bcc.n	8013514 <HAL_PCD_Init+0x4c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80135b2:	187b      	adds	r3, r7, r1
 80135b4:	2200      	movs	r2, #0
 80135b6:	701a      	strb	r2, [r3, #0]
 80135b8:	e056      	b.n	8013668 <HAL_PCD_Init+0x1a0>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80135ba:	240f      	movs	r4, #15
 80135bc:	193b      	adds	r3, r7, r4
 80135be:	781a      	ldrb	r2, [r3, #0]
 80135c0:	6878      	ldr	r0, [r7, #4]
 80135c2:	2352      	movs	r3, #82	@ 0x52
 80135c4:	33ff      	adds	r3, #255	@ 0xff
 80135c6:	0019      	movs	r1, r3
 80135c8:	0013      	movs	r3, r2
 80135ca:	009b      	lsls	r3, r3, #2
 80135cc:	189b      	adds	r3, r3, r2
 80135ce:	00db      	lsls	r3, r3, #3
 80135d0:	18c3      	adds	r3, r0, r3
 80135d2:	185b      	adds	r3, r3, r1
 80135d4:	2200      	movs	r2, #0
 80135d6:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80135d8:	193b      	adds	r3, r7, r4
 80135da:	781a      	ldrb	r2, [r3, #0]
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	23a8      	movs	r3, #168	@ 0xa8
 80135e0:	0059      	lsls	r1, r3, #1
 80135e2:	0013      	movs	r3, r2
 80135e4:	009b      	lsls	r3, r3, #2
 80135e6:	189b      	adds	r3, r3, r2
 80135e8:	00db      	lsls	r3, r3, #3
 80135ea:	18c3      	adds	r3, r0, r3
 80135ec:	185b      	adds	r3, r3, r1
 80135ee:	193a      	adds	r2, r7, r4
 80135f0:	7812      	ldrb	r2, [r2, #0]
 80135f2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80135f4:	193b      	adds	r3, r7, r4
 80135f6:	781a      	ldrb	r2, [r3, #0]
 80135f8:	6878      	ldr	r0, [r7, #4]
 80135fa:	2354      	movs	r3, #84	@ 0x54
 80135fc:	33ff      	adds	r3, #255	@ 0xff
 80135fe:	0019      	movs	r1, r3
 8013600:	0013      	movs	r3, r2
 8013602:	009b      	lsls	r3, r3, #2
 8013604:	189b      	adds	r3, r3, r2
 8013606:	00db      	lsls	r3, r3, #3
 8013608:	18c3      	adds	r3, r0, r3
 801360a:	185b      	adds	r3, r3, r1
 801360c:	2200      	movs	r2, #0
 801360e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8013610:	193b      	adds	r3, r7, r4
 8013612:	781a      	ldrb	r2, [r3, #0]
 8013614:	6878      	ldr	r0, [r7, #4]
 8013616:	23b0      	movs	r3, #176	@ 0xb0
 8013618:	0059      	lsls	r1, r3, #1
 801361a:	0013      	movs	r3, r2
 801361c:	009b      	lsls	r3, r3, #2
 801361e:	189b      	adds	r3, r3, r2
 8013620:	00db      	lsls	r3, r3, #3
 8013622:	18c3      	adds	r3, r0, r3
 8013624:	185b      	adds	r3, r3, r1
 8013626:	2200      	movs	r2, #0
 8013628:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 801362a:	193b      	adds	r3, r7, r4
 801362c:	781a      	ldrb	r2, [r3, #0]
 801362e:	6878      	ldr	r0, [r7, #4]
 8013630:	23b2      	movs	r3, #178	@ 0xb2
 8013632:	0059      	lsls	r1, r3, #1
 8013634:	0013      	movs	r3, r2
 8013636:	009b      	lsls	r3, r3, #2
 8013638:	189b      	adds	r3, r3, r2
 801363a:	00db      	lsls	r3, r3, #3
 801363c:	18c3      	adds	r3, r0, r3
 801363e:	185b      	adds	r3, r3, r1
 8013640:	2200      	movs	r2, #0
 8013642:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8013644:	193b      	adds	r3, r7, r4
 8013646:	781a      	ldrb	r2, [r3, #0]
 8013648:	6878      	ldr	r0, [r7, #4]
 801364a:	23b4      	movs	r3, #180	@ 0xb4
 801364c:	0059      	lsls	r1, r3, #1
 801364e:	0013      	movs	r3, r2
 8013650:	009b      	lsls	r3, r3, #2
 8013652:	189b      	adds	r3, r3, r2
 8013654:	00db      	lsls	r3, r3, #3
 8013656:	18c3      	adds	r3, r0, r3
 8013658:	185b      	adds	r3, r3, r1
 801365a:	2200      	movs	r2, #0
 801365c:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 801365e:	193b      	adds	r3, r7, r4
 8013660:	781a      	ldrb	r2, [r3, #0]
 8013662:	193b      	adds	r3, r7, r4
 8013664:	3201      	adds	r2, #1
 8013666:	701a      	strb	r2, [r3, #0]
 8013668:	687b      	ldr	r3, [r7, #4]
 801366a:	791b      	ldrb	r3, [r3, #4]
 801366c:	220f      	movs	r2, #15
 801366e:	18ba      	adds	r2, r7, r2
 8013670:	7812      	ldrb	r2, [r2, #0]
 8013672:	429a      	cmp	r2, r3
 8013674:	d3a1      	bcc.n	80135ba <HAL_PCD_Init+0xf2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	6818      	ldr	r0, [r3, #0]
 801367a:	687b      	ldr	r3, [r7, #4]
 801367c:	6859      	ldr	r1, [r3, #4]
 801367e:	689a      	ldr	r2, [r3, #8]
 8013680:	f006 fb2a 	bl	8019cd8 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	2200      	movs	r2, #0
 8013688:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 801368a:	687b      	ldr	r3, [r7, #4]
 801368c:	4a07      	ldr	r2, [pc, #28]	@ (80136ac <HAL_PCD_Init+0x1e4>)
 801368e:	2101      	movs	r1, #1
 8013690:	5499      	strb	r1, [r3, r2]

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	7a9b      	ldrb	r3, [r3, #10]
 8013696:	2b01      	cmp	r3, #1
 8013698:	d103      	bne.n	80136a2 <HAL_PCD_Init+0x1da>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 801369a:	687b      	ldr	r3, [r7, #4]
 801369c:	0018      	movs	r0, r3
 801369e:	f001 fc6d 	bl	8014f7c <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80136a2:	2300      	movs	r3, #0
}
 80136a4:	0018      	movs	r0, r3
 80136a6:	46bd      	mov	sp, r7
 80136a8:	b005      	add	sp, #20
 80136aa:	bd90      	pop	{r4, r7, pc}
 80136ac:	00000291 	.word	0x00000291

080136b0 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80136b0:	b580      	push	{r7, lr}
 80136b2:	b082      	sub	sp, #8
 80136b4:	af00      	add	r7, sp, #0
 80136b6:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80136b8:	687a      	ldr	r2, [r7, #4]
 80136ba:	23a4      	movs	r3, #164	@ 0xa4
 80136bc:	009b      	lsls	r3, r3, #2
 80136be:	5cd3      	ldrb	r3, [r2, r3]
 80136c0:	2b01      	cmp	r3, #1
 80136c2:	d101      	bne.n	80136c8 <HAL_PCD_Start+0x18>
 80136c4:	2302      	movs	r3, #2
 80136c6:	e014      	b.n	80136f2 <HAL_PCD_Start+0x42>
 80136c8:	687a      	ldr	r2, [r7, #4]
 80136ca:	23a4      	movs	r3, #164	@ 0xa4
 80136cc:	009b      	lsls	r3, r3, #2
 80136ce:	2101      	movs	r1, #1
 80136d0:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_ENABLE(hpcd);
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	0018      	movs	r0, r3
 80136d8:	f006 fabe 	bl	8019c58 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	681b      	ldr	r3, [r3, #0]
 80136e0:	0018      	movs	r0, r3
 80136e2:	f007 ffda 	bl	801b69a <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80136e6:	687a      	ldr	r2, [r7, #4]
 80136e8:	23a4      	movs	r3, #164	@ 0xa4
 80136ea:	009b      	lsls	r3, r3, #2
 80136ec:	2100      	movs	r1, #0
 80136ee:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80136f0:	2300      	movs	r3, #0
}
 80136f2:	0018      	movs	r0, r3
 80136f4:	46bd      	mov	sp, r7
 80136f6:	b002      	add	sp, #8
 80136f8:	bd80      	pop	{r7, pc}

080136fa <HAL_PCD_Stop>:
  * @brief  Stop the USB device.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Stop(PCD_HandleTypeDef *hpcd)
{
 80136fa:	b580      	push	{r7, lr}
 80136fc:	b082      	sub	sp, #8
 80136fe:	af00      	add	r7, sp, #0
 8013700:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8013702:	687a      	ldr	r2, [r7, #4]
 8013704:	23a4      	movs	r3, #164	@ 0xa4
 8013706:	009b      	lsls	r3, r3, #2
 8013708:	5cd3      	ldrb	r3, [r2, r3]
 801370a:	2b01      	cmp	r3, #1
 801370c:	d101      	bne.n	8013712 <HAL_PCD_Stop+0x18>
 801370e:	2302      	movs	r3, #2
 8013710:	e014      	b.n	801373c <HAL_PCD_Stop+0x42>
 8013712:	687a      	ldr	r2, [r7, #4]
 8013714:	23a4      	movs	r3, #164	@ 0xa4
 8013716:	009b      	lsls	r3, r3, #2
 8013718:	2101      	movs	r1, #1
 801371a:	54d1      	strb	r1, [r2, r3]
  __HAL_PCD_DISABLE(hpcd);
 801371c:	687b      	ldr	r3, [r7, #4]
 801371e:	681b      	ldr	r3, [r3, #0]
 8013720:	0018      	movs	r0, r3
 8013722:	f006 faad 	bl	8019c80 <USB_DisableGlobalInt>
  (void)USB_DevDisconnect(hpcd->Instance);
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	0018      	movs	r0, r3
 801372c:	f007 ffc6 	bl	801b6bc <USB_DevDisconnect>
  __HAL_UNLOCK(hpcd);
 8013730:	687a      	ldr	r2, [r7, #4]
 8013732:	23a4      	movs	r3, #164	@ 0xa4
 8013734:	009b      	lsls	r3, r3, #2
 8013736:	2100      	movs	r1, #0
 8013738:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 801373a:	2300      	movs	r3, #0
}
 801373c:	0018      	movs	r0, r3
 801373e:	46bd      	mov	sp, r7
 8013740:	b002      	add	sp, #8
 8013742:	bd80      	pop	{r7, pc}

08013744 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8013744:	b580      	push	{r7, lr}
 8013746:	b084      	sub	sp, #16
 8013748:	af00      	add	r7, sp, #0
 801374a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	0018      	movs	r0, r3
 8013752:	f007 ffc5 	bl	801b6e0 <USB_ReadInterrupts>
 8013756:	0003      	movs	r3, r0
 8013758:	60fb      	str	r3, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 801375a:	68fa      	ldr	r2, [r7, #12]
 801375c:	2380      	movs	r3, #128	@ 0x80
 801375e:	021b      	lsls	r3, r3, #8
 8013760:	4013      	ands	r3, r2
 8013762:	d004      	beq.n	801376e <HAL_PCD_IRQHandler+0x2a>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	0018      	movs	r0, r3
 8013768:	f000 fb94 	bl	8013e94 <PCD_EP_ISR_Handler>

    return;
 801376c:	e0e3      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 801376e:	68fa      	ldr	r2, [r7, #12]
 8013770:	2380      	movs	r3, #128	@ 0x80
 8013772:	00db      	lsls	r3, r3, #3
 8013774:	4013      	ands	r3, r2
 8013776:	d011      	beq.n	801379c <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	681b      	ldr	r3, [r3, #0]
 801377c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801377e:	687b      	ldr	r3, [r7, #4]
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	496e      	ldr	r1, [pc, #440]	@ (801393c <HAL_PCD_IRQHandler+0x1f8>)
 8013784:	400a      	ands	r2, r1
 8013786:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8013788:	687b      	ldr	r3, [r7, #4]
 801378a:	0018      	movs	r0, r3
 801378c:	f00b fa0a 	bl	801eba4 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8013790:	687b      	ldr	r3, [r7, #4]
 8013792:	2100      	movs	r1, #0
 8013794:	0018      	movs	r0, r3
 8013796:	f000 f8e1 	bl	801395c <HAL_PCD_SetAddress>

    return;
 801379a:	e0cc      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 801379c:	68fa      	ldr	r2, [r7, #12]
 801379e:	2380      	movs	r3, #128	@ 0x80
 80137a0:	01db      	lsls	r3, r3, #7
 80137a2:	4013      	ands	r3, r2
 80137a4:	d008      	beq.n	80137b8 <HAL_PCD_IRQHandler+0x74>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80137a6:	687b      	ldr	r3, [r7, #4]
 80137a8:	681b      	ldr	r3, [r3, #0]
 80137aa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80137ac:	687b      	ldr	r3, [r7, #4]
 80137ae:	681b      	ldr	r3, [r3, #0]
 80137b0:	4963      	ldr	r1, [pc, #396]	@ (8013940 <HAL_PCD_IRQHandler+0x1fc>)
 80137b2:	400a      	ands	r2, r1
 80137b4:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80137b6:	e0be      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80137b8:	68fa      	ldr	r2, [r7, #12]
 80137ba:	2380      	movs	r3, #128	@ 0x80
 80137bc:	019b      	lsls	r3, r3, #6
 80137be:	4013      	ands	r3, r2
 80137c0:	d008      	beq.n	80137d4 <HAL_PCD_IRQHandler+0x90>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80137c2:	687b      	ldr	r3, [r7, #4]
 80137c4:	681b      	ldr	r3, [r3, #0]
 80137c6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80137c8:	687b      	ldr	r3, [r7, #4]
 80137ca:	681b      	ldr	r3, [r3, #0]
 80137cc:	495d      	ldr	r1, [pc, #372]	@ (8013944 <HAL_PCD_IRQHandler+0x200>)
 80137ce:	400a      	ands	r2, r1
 80137d0:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 80137d2:	e0b0      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80137d4:	68fa      	ldr	r2, [r7, #12]
 80137d6:	2380      	movs	r3, #128	@ 0x80
 80137d8:	015b      	lsls	r3, r3, #5
 80137da:	4013      	ands	r3, r2
 80137dc:	d02c      	beq.n	8013838 <HAL_PCD_IRQHandler+0xf4>
  {
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPRDY);
 80137de:	687b      	ldr	r3, [r7, #4]
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80137e4:	687b      	ldr	r3, [r7, #4]
 80137e6:	681b      	ldr	r3, [r3, #0]
 80137e8:	2104      	movs	r1, #4
 80137ea:	438a      	bics	r2, r1
 80137ec:	641a      	str	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= ~(USB_CNTR_SUSPEN);
 80137ee:	687b      	ldr	r3, [r7, #4]
 80137f0:	681b      	ldr	r3, [r3, #0]
 80137f2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80137f4:	687b      	ldr	r3, [r7, #4]
 80137f6:	681b      	ldr	r3, [r3, #0]
 80137f8:	2108      	movs	r1, #8
 80137fa:	438a      	bics	r2, r1
 80137fc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80137fe:	687a      	ldr	r2, [r7, #4]
 8013800:	23b2      	movs	r3, #178	@ 0xb2
 8013802:	009b      	lsls	r3, r3, #2
 8013804:	5cd3      	ldrb	r3, [r2, r3]
 8013806:	2b01      	cmp	r3, #1
 8013808:	d109      	bne.n	801381e <HAL_PCD_IRQHandler+0xda>
    {
      hpcd->LPM_State = LPM_L0;
 801380a:	687a      	ldr	r2, [r7, #4]
 801380c:	23b2      	movs	r3, #178	@ 0xb2
 801380e:	009b      	lsls	r3, r3, #2
 8013810:	2100      	movs	r1, #0
 8013812:	54d1      	strb	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8013814:	687b      	ldr	r3, [r7, #4]
 8013816:	2100      	movs	r1, #0
 8013818:	0018      	movs	r0, r3
 801381a:	f001 fbd1 	bl	8014fc0 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	0018      	movs	r0, r3
 8013822:	f00b fa01 	bl	801ec28 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	681b      	ldr	r3, [r3, #0]
 8013830:	4945      	ldr	r1, [pc, #276]	@ (8013948 <HAL_PCD_IRQHandler+0x204>)
 8013832:	400a      	ands	r2, r1
 8013834:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013836:	e07e      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8013838:	68fa      	ldr	r2, [r7, #12]
 801383a:	2380      	movs	r3, #128	@ 0x80
 801383c:	011b      	lsls	r3, r3, #4
 801383e:	4013      	ands	r3, r2
 8013840:	d01c      	beq.n	801387c <HAL_PCD_IRQHandler+0x138>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 8013842:	687b      	ldr	r3, [r7, #4]
 8013844:	681b      	ldr	r3, [r3, #0]
 8013846:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013848:	687b      	ldr	r3, [r7, #4]
 801384a:	681b      	ldr	r3, [r3, #0]
 801384c:	2108      	movs	r1, #8
 801384e:	430a      	orrs	r2, r1
 8013850:	641a      	str	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8013852:	687b      	ldr	r3, [r7, #4]
 8013854:	681b      	ldr	r3, [r3, #0]
 8013856:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013858:	687b      	ldr	r3, [r7, #4]
 801385a:	681b      	ldr	r3, [r3, #0]
 801385c:	493b      	ldr	r1, [pc, #236]	@ (801394c <HAL_PCD_IRQHandler+0x208>)
 801385e:	400a      	ands	r2, r1
 8013860:	645a      	str	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	681b      	ldr	r3, [r3, #0]
 8013866:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8013868:	687b      	ldr	r3, [r7, #4]
 801386a:	681b      	ldr	r3, [r3, #0]
 801386c:	2104      	movs	r1, #4
 801386e:	430a      	orrs	r2, r1
 8013870:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8013872:	687b      	ldr	r3, [r7, #4]
 8013874:	0018      	movs	r0, r3
 8013876:	f00b f9bf 	bl	801ebf8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 801387a:	e05c      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 801387c:	68fb      	ldr	r3, [r7, #12]
 801387e:	2280      	movs	r2, #128	@ 0x80
 8013880:	4013      	ands	r3, r2
 8013882:	d038      	beq.n	80138f6 <HAL_PCD_IRQHandler+0x1b2>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8013884:	687b      	ldr	r3, [r7, #4]
 8013886:	681b      	ldr	r3, [r3, #0]
 8013888:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	681b      	ldr	r3, [r3, #0]
 801388e:	4930      	ldr	r1, [pc, #192]	@ (8013950 <HAL_PCD_IRQHandler+0x20c>)
 8013890:	400a      	ands	r2, r1
 8013892:	645a      	str	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 8013894:	687a      	ldr	r2, [r7, #4]
 8013896:	23b2      	movs	r3, #178	@ 0xb2
 8013898:	009b      	lsls	r3, r3, #2
 801389a:	5cd3      	ldrb	r3, [r2, r3]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d125      	bne.n	80138ec <HAL_PCD_IRQHandler+0x1a8>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_SUSPRDY;
 80138a0:	687b      	ldr	r3, [r7, #4]
 80138a2:	681b      	ldr	r3, [r3, #0]
 80138a4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80138a6:	687b      	ldr	r3, [r7, #4]
 80138a8:	681b      	ldr	r3, [r3, #0]
 80138aa:	2104      	movs	r1, #4
 80138ac:	430a      	orrs	r2, r1
 80138ae:	641a      	str	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= USB_CNTR_SUSPEN;
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	681b      	ldr	r3, [r3, #0]
 80138b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	681b      	ldr	r3, [r3, #0]
 80138ba:	2108      	movs	r1, #8
 80138bc:	430a      	orrs	r2, r1
 80138be:	641a      	str	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80138c0:	687a      	ldr	r2, [r7, #4]
 80138c2:	23b2      	movs	r3, #178	@ 0xb2
 80138c4:	009b      	lsls	r3, r3, #2
 80138c6:	2101      	movs	r1, #1
 80138c8:	54d1      	strb	r1, [r2, r3]
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80138ca:	687b      	ldr	r3, [r7, #4]
 80138cc:	681b      	ldr	r3, [r3, #0]
 80138ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80138d0:	089b      	lsrs	r3, r3, #2
 80138d2:	223c      	movs	r2, #60	@ 0x3c
 80138d4:	4013      	ands	r3, r2
 80138d6:	0019      	movs	r1, r3
 80138d8:	687a      	ldr	r2, [r7, #4]
 80138da:	23b3      	movs	r3, #179	@ 0xb3
 80138dc:	009b      	lsls	r3, r3, #2
 80138de:	50d1      	str	r1, [r2, r3]
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2101      	movs	r1, #1
 80138e4:	0018      	movs	r0, r3
 80138e6:	f001 fb6b 	bl	8014fc0 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80138ea:	e024      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
      HAL_PCD_SuspendCallback(hpcd);
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	0018      	movs	r0, r3
 80138f0:	f00b f982 	bl	801ebf8 <HAL_PCD_SuspendCallback>
    return;
 80138f4:	e01f      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80138f6:	68fa      	ldr	r2, [r7, #12]
 80138f8:	2380      	movs	r3, #128	@ 0x80
 80138fa:	009b      	lsls	r3, r3, #2
 80138fc:	4013      	ands	r3, r2
 80138fe:	d00c      	beq.n	801391a <HAL_PCD_IRQHandler+0x1d6>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8013900:	687b      	ldr	r3, [r7, #4]
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	681b      	ldr	r3, [r3, #0]
 801390a:	4912      	ldr	r1, [pc, #72]	@ (8013954 <HAL_PCD_IRQHandler+0x210>)
 801390c:	400a      	ands	r2, r1
 801390e:	645a      	str	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8013910:	687b      	ldr	r3, [r7, #4]
 8013912:	0018      	movs	r0, r3
 8013914:	f00b f9a0 	bl	801ec58 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8013918:	e00d      	b.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 801391a:	68fa      	ldr	r2, [r7, #12]
 801391c:	2380      	movs	r3, #128	@ 0x80
 801391e:	005b      	lsls	r3, r3, #1
 8013920:	4013      	ands	r3, r2
 8013922:	d008      	beq.n	8013936 <HAL_PCD_IRQHandler+0x1f2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8013924:	687b      	ldr	r3, [r7, #4]
 8013926:	681b      	ldr	r3, [r3, #0]
 8013928:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	681b      	ldr	r3, [r3, #0]
 801392e:	490a      	ldr	r1, [pc, #40]	@ (8013958 <HAL_PCD_IRQHandler+0x214>)
 8013930:	400a      	ands	r2, r1
 8013932:	645a      	str	r2, [r3, #68]	@ 0x44

    return;
 8013934:	46c0      	nop			@ (mov r8, r8)
  }
}
 8013936:	46bd      	mov	sp, r7
 8013938:	b004      	add	sp, #16
 801393a:	bd80      	pop	{r7, pc}
 801393c:	0000fbff 	.word	0x0000fbff
 8013940:	0000bfff 	.word	0x0000bfff
 8013944:	0000dfff 	.word	0x0000dfff
 8013948:	0000efff 	.word	0x0000efff
 801394c:	0000f7ff 	.word	0x0000f7ff
 8013950:	0000ff7f 	.word	0x0000ff7f
 8013954:	0000fdff 	.word	0x0000fdff
 8013958:	0000feff 	.word	0x0000feff

0801395c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 801395c:	b580      	push	{r7, lr}
 801395e:	b082      	sub	sp, #8
 8013960:	af00      	add	r7, sp, #0
 8013962:	6078      	str	r0, [r7, #4]
 8013964:	000a      	movs	r2, r1
 8013966:	1cfb      	adds	r3, r7, #3
 8013968:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 801396a:	687a      	ldr	r2, [r7, #4]
 801396c:	23a4      	movs	r3, #164	@ 0xa4
 801396e:	009b      	lsls	r3, r3, #2
 8013970:	5cd3      	ldrb	r3, [r2, r3]
 8013972:	2b01      	cmp	r3, #1
 8013974:	d101      	bne.n	801397a <HAL_PCD_SetAddress+0x1e>
 8013976:	2302      	movs	r3, #2
 8013978:	e016      	b.n	80139a8 <HAL_PCD_SetAddress+0x4c>
 801397a:	687a      	ldr	r2, [r7, #4]
 801397c:	23a4      	movs	r3, #164	@ 0xa4
 801397e:	009b      	lsls	r3, r3, #2
 8013980:	2101      	movs	r1, #1
 8013982:	54d1      	strb	r1, [r2, r3]
  hpcd->USB_Address = address;
 8013984:	687b      	ldr	r3, [r7, #4]
 8013986:	1cfa      	adds	r2, r7, #3
 8013988:	7812      	ldrb	r2, [r2, #0]
 801398a:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	681a      	ldr	r2, [r3, #0]
 8013990:	1cfb      	adds	r3, r7, #3
 8013992:	781b      	ldrb	r3, [r3, #0]
 8013994:	0019      	movs	r1, r3
 8013996:	0010      	movs	r0, r2
 8013998:	f007 fe6c 	bl	801b674 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 801399c:	687a      	ldr	r2, [r7, #4]
 801399e:	23a4      	movs	r3, #164	@ 0xa4
 80139a0:	009b      	lsls	r3, r3, #2
 80139a2:	2100      	movs	r1, #0
 80139a4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 80139a6:	2300      	movs	r3, #0
}
 80139a8:	0018      	movs	r0, r3
 80139aa:	46bd      	mov	sp, r7
 80139ac:	b002      	add	sp, #8
 80139ae:	bd80      	pop	{r7, pc}

080139b0 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80139b0:	b590      	push	{r4, r7, lr}
 80139b2:	b085      	sub	sp, #20
 80139b4:	af00      	add	r7, sp, #0
 80139b6:	6078      	str	r0, [r7, #4]
 80139b8:	000c      	movs	r4, r1
 80139ba:	0010      	movs	r0, r2
 80139bc:	0019      	movs	r1, r3
 80139be:	1cfb      	adds	r3, r7, #3
 80139c0:	1c22      	adds	r2, r4, #0
 80139c2:	701a      	strb	r2, [r3, #0]
 80139c4:	003b      	movs	r3, r7
 80139c6:	1c02      	adds	r2, r0, #0
 80139c8:	801a      	strh	r2, [r3, #0]
 80139ca:	1cbb      	adds	r3, r7, #2
 80139cc:	1c0a      	adds	r2, r1, #0
 80139ce:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80139d0:	230b      	movs	r3, #11
 80139d2:	18fb      	adds	r3, r7, r3
 80139d4:	2200      	movs	r2, #0
 80139d6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80139d8:	1cfb      	adds	r3, r7, #3
 80139da:	781b      	ldrb	r3, [r3, #0]
 80139dc:	b25b      	sxtb	r3, r3
 80139de:	2b00      	cmp	r3, #0
 80139e0:	da0f      	bge.n	8013a02 <HAL_PCD_EP_Open+0x52>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80139e2:	1cfb      	adds	r3, r7, #3
 80139e4:	781b      	ldrb	r3, [r3, #0]
 80139e6:	2207      	movs	r2, #7
 80139e8:	401a      	ands	r2, r3
 80139ea:	0013      	movs	r3, r2
 80139ec:	009b      	lsls	r3, r3, #2
 80139ee:	189b      	adds	r3, r3, r2
 80139f0:	00db      	lsls	r3, r3, #3
 80139f2:	3310      	adds	r3, #16
 80139f4:	687a      	ldr	r2, [r7, #4]
 80139f6:	18d3      	adds	r3, r2, r3
 80139f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80139fa:	68fb      	ldr	r3, [r7, #12]
 80139fc:	2201      	movs	r2, #1
 80139fe:	705a      	strb	r2, [r3, #1]
 8013a00:	e00f      	b.n	8013a22 <HAL_PCD_EP_Open+0x72>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013a02:	1cfb      	adds	r3, r7, #3
 8013a04:	781b      	ldrb	r3, [r3, #0]
 8013a06:	2207      	movs	r2, #7
 8013a08:	401a      	ands	r2, r3
 8013a0a:	0013      	movs	r3, r2
 8013a0c:	009b      	lsls	r3, r3, #2
 8013a0e:	189b      	adds	r3, r3, r2
 8013a10:	00db      	lsls	r3, r3, #3
 8013a12:	3351      	adds	r3, #81	@ 0x51
 8013a14:	33ff      	adds	r3, #255	@ 0xff
 8013a16:	687a      	ldr	r2, [r7, #4]
 8013a18:	18d3      	adds	r3, r2, r3
 8013a1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013a1c:	68fb      	ldr	r3, [r7, #12]
 8013a1e:	2200      	movs	r2, #0
 8013a20:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8013a22:	1cfb      	adds	r3, r7, #3
 8013a24:	781b      	ldrb	r3, [r3, #0]
 8013a26:	2207      	movs	r2, #7
 8013a28:	4013      	ands	r3, r2
 8013a2a:	b2da      	uxtb	r2, r3
 8013a2c:	68fb      	ldr	r3, [r7, #12]
 8013a2e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8013a30:	003b      	movs	r3, r7
 8013a32:	881b      	ldrh	r3, [r3, #0]
 8013a34:	055b      	lsls	r3, r3, #21
 8013a36:	0d5a      	lsrs	r2, r3, #21
 8013a38:	68fb      	ldr	r3, [r7, #12]
 8013a3a:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8013a3c:	68fb      	ldr	r3, [r7, #12]
 8013a3e:	1cba      	adds	r2, r7, #2
 8013a40:	7812      	ldrb	r2, [r2, #0]
 8013a42:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8013a44:	1cbb      	adds	r3, r7, #2
 8013a46:	781b      	ldrb	r3, [r3, #0]
 8013a48:	2b02      	cmp	r3, #2
 8013a4a:	d102      	bne.n	8013a52 <HAL_PCD_EP_Open+0xa2>
  {
    ep->data_pid_start = 0U;
 8013a4c:	68fb      	ldr	r3, [r7, #12]
 8013a4e:	2200      	movs	r2, #0
 8013a50:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8013a52:	687a      	ldr	r2, [r7, #4]
 8013a54:	23a4      	movs	r3, #164	@ 0xa4
 8013a56:	009b      	lsls	r3, r3, #2
 8013a58:	5cd3      	ldrb	r3, [r2, r3]
 8013a5a:	2b01      	cmp	r3, #1
 8013a5c:	d101      	bne.n	8013a62 <HAL_PCD_EP_Open+0xb2>
 8013a5e:	2302      	movs	r3, #2
 8013a60:	e013      	b.n	8013a8a <HAL_PCD_EP_Open+0xda>
 8013a62:	687a      	ldr	r2, [r7, #4]
 8013a64:	23a4      	movs	r3, #164	@ 0xa4
 8013a66:	009b      	lsls	r3, r3, #2
 8013a68:	2101      	movs	r1, #1
 8013a6a:	54d1      	strb	r1, [r2, r3]
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8013a6c:	687b      	ldr	r3, [r7, #4]
 8013a6e:	681b      	ldr	r3, [r3, #0]
 8013a70:	68fa      	ldr	r2, [r7, #12]
 8013a72:	0011      	movs	r1, r2
 8013a74:	0018      	movs	r0, r3
 8013a76:	f006 f965 	bl	8019d44 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8013a7a:	687a      	ldr	r2, [r7, #4]
 8013a7c:	23a4      	movs	r3, #164	@ 0xa4
 8013a7e:	009b      	lsls	r3, r3, #2
 8013a80:	2100      	movs	r1, #0
 8013a82:	54d1      	strb	r1, [r2, r3]

  return ret;
 8013a84:	230b      	movs	r3, #11
 8013a86:	18fb      	adds	r3, r7, r3
 8013a88:	781b      	ldrb	r3, [r3, #0]
}
 8013a8a:	0018      	movs	r0, r3
 8013a8c:	46bd      	mov	sp, r7
 8013a8e:	b005      	add	sp, #20
 8013a90:	bd90      	pop	{r4, r7, pc}

08013a92 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013a92:	b580      	push	{r7, lr}
 8013a94:	b084      	sub	sp, #16
 8013a96:	af00      	add	r7, sp, #0
 8013a98:	6078      	str	r0, [r7, #4]
 8013a9a:	000a      	movs	r2, r1
 8013a9c:	1cfb      	adds	r3, r7, #3
 8013a9e:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8013aa0:	1cfb      	adds	r3, r7, #3
 8013aa2:	781b      	ldrb	r3, [r3, #0]
 8013aa4:	b25b      	sxtb	r3, r3
 8013aa6:	2b00      	cmp	r3, #0
 8013aa8:	da0f      	bge.n	8013aca <HAL_PCD_EP_Close+0x38>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013aaa:	1cfb      	adds	r3, r7, #3
 8013aac:	781b      	ldrb	r3, [r3, #0]
 8013aae:	2207      	movs	r2, #7
 8013ab0:	401a      	ands	r2, r3
 8013ab2:	0013      	movs	r3, r2
 8013ab4:	009b      	lsls	r3, r3, #2
 8013ab6:	189b      	adds	r3, r3, r2
 8013ab8:	00db      	lsls	r3, r3, #3
 8013aba:	3310      	adds	r3, #16
 8013abc:	687a      	ldr	r2, [r7, #4]
 8013abe:	18d3      	adds	r3, r2, r3
 8013ac0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013ac2:	68fb      	ldr	r3, [r7, #12]
 8013ac4:	2201      	movs	r2, #1
 8013ac6:	705a      	strb	r2, [r3, #1]
 8013ac8:	e00f      	b.n	8013aea <HAL_PCD_EP_Close+0x58>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013aca:	1cfb      	adds	r3, r7, #3
 8013acc:	781b      	ldrb	r3, [r3, #0]
 8013ace:	2207      	movs	r2, #7
 8013ad0:	401a      	ands	r2, r3
 8013ad2:	0013      	movs	r3, r2
 8013ad4:	009b      	lsls	r3, r3, #2
 8013ad6:	189b      	adds	r3, r3, r2
 8013ad8:	00db      	lsls	r3, r3, #3
 8013ada:	3351      	adds	r3, #81	@ 0x51
 8013adc:	33ff      	adds	r3, #255	@ 0xff
 8013ade:	687a      	ldr	r2, [r7, #4]
 8013ae0:	18d3      	adds	r3, r2, r3
 8013ae2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013ae4:	68fb      	ldr	r3, [r7, #12]
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8013aea:	1cfb      	adds	r3, r7, #3
 8013aec:	781b      	ldrb	r3, [r3, #0]
 8013aee:	2207      	movs	r2, #7
 8013af0:	4013      	ands	r3, r2
 8013af2:	b2da      	uxtb	r2, r3
 8013af4:	68fb      	ldr	r3, [r7, #12]
 8013af6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013af8:	687a      	ldr	r2, [r7, #4]
 8013afa:	23a4      	movs	r3, #164	@ 0xa4
 8013afc:	009b      	lsls	r3, r3, #2
 8013afe:	5cd3      	ldrb	r3, [r2, r3]
 8013b00:	2b01      	cmp	r3, #1
 8013b02:	d101      	bne.n	8013b08 <HAL_PCD_EP_Close+0x76>
 8013b04:	2302      	movs	r3, #2
 8013b06:	e011      	b.n	8013b2c <HAL_PCD_EP_Close+0x9a>
 8013b08:	687a      	ldr	r2, [r7, #4]
 8013b0a:	23a4      	movs	r3, #164	@ 0xa4
 8013b0c:	009b      	lsls	r3, r3, #2
 8013b0e:	2101      	movs	r1, #1
 8013b10:	54d1      	strb	r1, [r2, r3]
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8013b12:	687b      	ldr	r3, [r7, #4]
 8013b14:	681b      	ldr	r3, [r3, #0]
 8013b16:	68fa      	ldr	r2, [r7, #12]
 8013b18:	0011      	movs	r1, r2
 8013b1a:	0018      	movs	r0, r3
 8013b1c:	f006 fd78 	bl	801a610 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8013b20:	687a      	ldr	r2, [r7, #4]
 8013b22:	23a4      	movs	r3, #164	@ 0xa4
 8013b24:	009b      	lsls	r3, r3, #2
 8013b26:	2100      	movs	r1, #0
 8013b28:	54d1      	strb	r1, [r2, r3]
  return HAL_OK;
 8013b2a:	2300      	movs	r3, #0
}
 8013b2c:	0018      	movs	r0, r3
 8013b2e:	46bd      	mov	sp, r7
 8013b30:	b004      	add	sp, #16
 8013b32:	bd80      	pop	{r7, pc}

08013b34 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013b34:	b580      	push	{r7, lr}
 8013b36:	b086      	sub	sp, #24
 8013b38:	af00      	add	r7, sp, #0
 8013b3a:	60f8      	str	r0, [r7, #12]
 8013b3c:	607a      	str	r2, [r7, #4]
 8013b3e:	603b      	str	r3, [r7, #0]
 8013b40:	200b      	movs	r0, #11
 8013b42:	183b      	adds	r3, r7, r0
 8013b44:	1c0a      	adds	r2, r1, #0
 8013b46:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013b48:	0001      	movs	r1, r0
 8013b4a:	187b      	adds	r3, r7, r1
 8013b4c:	781b      	ldrb	r3, [r3, #0]
 8013b4e:	2207      	movs	r2, #7
 8013b50:	401a      	ands	r2, r3
 8013b52:	0013      	movs	r3, r2
 8013b54:	009b      	lsls	r3, r3, #2
 8013b56:	189b      	adds	r3, r3, r2
 8013b58:	00db      	lsls	r3, r3, #3
 8013b5a:	3351      	adds	r3, #81	@ 0x51
 8013b5c:	33ff      	adds	r3, #255	@ 0xff
 8013b5e:	68fa      	ldr	r2, [r7, #12]
 8013b60:	18d3      	adds	r3, r2, r3
 8013b62:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8013b64:	697b      	ldr	r3, [r7, #20]
 8013b66:	687a      	ldr	r2, [r7, #4]
 8013b68:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8013b6a:	697b      	ldr	r3, [r7, #20]
 8013b6c:	683a      	ldr	r2, [r7, #0]
 8013b6e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8013b70:	697b      	ldr	r3, [r7, #20]
 8013b72:	2200      	movs	r2, #0
 8013b74:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8013b76:	697b      	ldr	r3, [r7, #20]
 8013b78:	2200      	movs	r2, #0
 8013b7a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013b7c:	187b      	adds	r3, r7, r1
 8013b7e:	781b      	ldrb	r3, [r3, #0]
 8013b80:	2207      	movs	r2, #7
 8013b82:	4013      	ands	r3, r2
 8013b84:	b2da      	uxtb	r2, r3
 8013b86:	697b      	ldr	r3, [r7, #20]
 8013b88:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013b8a:	68fb      	ldr	r3, [r7, #12]
 8013b8c:	681b      	ldr	r3, [r3, #0]
 8013b8e:	697a      	ldr	r2, [r7, #20]
 8013b90:	0011      	movs	r1, r2
 8013b92:	0018      	movs	r0, r3
 8013b94:	f006 fea2 	bl	801a8dc <USB_EPStartXfer>

  return HAL_OK;
 8013b98:	2300      	movs	r3, #0
}
 8013b9a:	0018      	movs	r0, r3
 8013b9c:	46bd      	mov	sp, r7
 8013b9e:	b006      	add	sp, #24
 8013ba0:	bd80      	pop	{r7, pc}

08013ba2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8013ba2:	b580      	push	{r7, lr}
 8013ba4:	b082      	sub	sp, #8
 8013ba6:	af00      	add	r7, sp, #0
 8013ba8:	6078      	str	r0, [r7, #4]
 8013baa:	000a      	movs	r2, r1
 8013bac:	1cfb      	adds	r3, r7, #3
 8013bae:	701a      	strb	r2, [r3, #0]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8013bb0:	1cfb      	adds	r3, r7, #3
 8013bb2:	781b      	ldrb	r3, [r3, #0]
 8013bb4:	2207      	movs	r2, #7
 8013bb6:	401a      	ands	r2, r3
 8013bb8:	6878      	ldr	r0, [r7, #4]
 8013bba:	23b6      	movs	r3, #182	@ 0xb6
 8013bbc:	0059      	lsls	r1, r3, #1
 8013bbe:	0013      	movs	r3, r2
 8013bc0:	009b      	lsls	r3, r3, #2
 8013bc2:	189b      	adds	r3, r3, r2
 8013bc4:	00db      	lsls	r3, r3, #3
 8013bc6:	18c3      	adds	r3, r0, r3
 8013bc8:	185b      	adds	r3, r3, r1
 8013bca:	681b      	ldr	r3, [r3, #0]
}
 8013bcc:	0018      	movs	r0, r3
 8013bce:	46bd      	mov	sp, r7
 8013bd0:	b002      	add	sp, #8
 8013bd2:	bd80      	pop	{r7, pc}

08013bd4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013bd4:	b580      	push	{r7, lr}
 8013bd6:	b086      	sub	sp, #24
 8013bd8:	af00      	add	r7, sp, #0
 8013bda:	60f8      	str	r0, [r7, #12]
 8013bdc:	607a      	str	r2, [r7, #4]
 8013bde:	603b      	str	r3, [r7, #0]
 8013be0:	200b      	movs	r0, #11
 8013be2:	183b      	adds	r3, r7, r0
 8013be4:	1c0a      	adds	r2, r1, #0
 8013be6:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013be8:	183b      	adds	r3, r7, r0
 8013bea:	781b      	ldrb	r3, [r3, #0]
 8013bec:	2207      	movs	r2, #7
 8013bee:	401a      	ands	r2, r3
 8013bf0:	0013      	movs	r3, r2
 8013bf2:	009b      	lsls	r3, r3, #2
 8013bf4:	189b      	adds	r3, r3, r2
 8013bf6:	00db      	lsls	r3, r3, #3
 8013bf8:	3310      	adds	r3, #16
 8013bfa:	68fa      	ldr	r2, [r7, #12]
 8013bfc:	18d3      	adds	r3, r2, r3
 8013bfe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8013c00:	697b      	ldr	r3, [r7, #20]
 8013c02:	687a      	ldr	r2, [r7, #4]
 8013c04:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8013c06:	697b      	ldr	r3, [r7, #20]
 8013c08:	683a      	ldr	r2, [r7, #0]
 8013c0a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8013c0c:	697b      	ldr	r3, [r7, #20]
 8013c0e:	2224      	movs	r2, #36	@ 0x24
 8013c10:	2101      	movs	r1, #1
 8013c12:	5499      	strb	r1, [r3, r2]
  ep->xfer_len_db = len;
 8013c14:	697b      	ldr	r3, [r7, #20]
 8013c16:	683a      	ldr	r2, [r7, #0]
 8013c18:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8013c1a:	697b      	ldr	r3, [r7, #20]
 8013c1c:	2200      	movs	r2, #0
 8013c1e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8013c20:	697b      	ldr	r3, [r7, #20]
 8013c22:	2201      	movs	r2, #1
 8013c24:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013c26:	183b      	adds	r3, r7, r0
 8013c28:	781b      	ldrb	r3, [r3, #0]
 8013c2a:	2207      	movs	r2, #7
 8013c2c:	4013      	ands	r3, r2
 8013c2e:	b2da      	uxtb	r2, r3
 8013c30:	697b      	ldr	r3, [r7, #20]
 8013c32:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8013c34:	68fb      	ldr	r3, [r7, #12]
 8013c36:	681b      	ldr	r3, [r3, #0]
 8013c38:	697a      	ldr	r2, [r7, #20]
 8013c3a:	0011      	movs	r1, r2
 8013c3c:	0018      	movs	r0, r3
 8013c3e:	f006 fe4d 	bl	801a8dc <USB_EPStartXfer>

  return HAL_OK;
 8013c42:	2300      	movs	r3, #0
}
 8013c44:	0018      	movs	r0, r3
 8013c46:	46bd      	mov	sp, r7
 8013c48:	b006      	add	sp, #24
 8013c4a:	bd80      	pop	{r7, pc}

08013c4c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013c4c:	b580      	push	{r7, lr}
 8013c4e:	b084      	sub	sp, #16
 8013c50:	af00      	add	r7, sp, #0
 8013c52:	6078      	str	r0, [r7, #4]
 8013c54:	000a      	movs	r2, r1
 8013c56:	1cfb      	adds	r3, r7, #3
 8013c58:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8013c5a:	1cfb      	adds	r3, r7, #3
 8013c5c:	781b      	ldrb	r3, [r3, #0]
 8013c5e:	2207      	movs	r2, #7
 8013c60:	4013      	ands	r3, r2
 8013c62:	687a      	ldr	r2, [r7, #4]
 8013c64:	7912      	ldrb	r2, [r2, #4]
 8013c66:	4293      	cmp	r3, r2
 8013c68:	d901      	bls.n	8013c6e <HAL_PCD_EP_SetStall+0x22>
  {
    return HAL_ERROR;
 8013c6a:	2301      	movs	r3, #1
 8013c6c:	e046      	b.n	8013cfc <HAL_PCD_EP_SetStall+0xb0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013c6e:	1cfb      	adds	r3, r7, #3
 8013c70:	781b      	ldrb	r3, [r3, #0]
 8013c72:	b25b      	sxtb	r3, r3
 8013c74:	2b00      	cmp	r3, #0
 8013c76:	da0f      	bge.n	8013c98 <HAL_PCD_EP_SetStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013c78:	1cfb      	adds	r3, r7, #3
 8013c7a:	781b      	ldrb	r3, [r3, #0]
 8013c7c:	2207      	movs	r2, #7
 8013c7e:	401a      	ands	r2, r3
 8013c80:	0013      	movs	r3, r2
 8013c82:	009b      	lsls	r3, r3, #2
 8013c84:	189b      	adds	r3, r3, r2
 8013c86:	00db      	lsls	r3, r3, #3
 8013c88:	3310      	adds	r3, #16
 8013c8a:	687a      	ldr	r2, [r7, #4]
 8013c8c:	18d3      	adds	r3, r2, r3
 8013c8e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013c90:	68fb      	ldr	r3, [r7, #12]
 8013c92:	2201      	movs	r2, #1
 8013c94:	705a      	strb	r2, [r3, #1]
 8013c96:	e00d      	b.n	8013cb4 <HAL_PCD_EP_SetStall+0x68>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013c98:	1cfb      	adds	r3, r7, #3
 8013c9a:	781a      	ldrb	r2, [r3, #0]
 8013c9c:	0013      	movs	r3, r2
 8013c9e:	009b      	lsls	r3, r3, #2
 8013ca0:	189b      	adds	r3, r3, r2
 8013ca2:	00db      	lsls	r3, r3, #3
 8013ca4:	3351      	adds	r3, #81	@ 0x51
 8013ca6:	33ff      	adds	r3, #255	@ 0xff
 8013ca8:	687a      	ldr	r2, [r7, #4]
 8013caa:	18d3      	adds	r3, r2, r3
 8013cac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	2200      	movs	r2, #0
 8013cb2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8013cb4:	68fb      	ldr	r3, [r7, #12]
 8013cb6:	2201      	movs	r2, #1
 8013cb8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013cba:	1cfb      	adds	r3, r7, #3
 8013cbc:	781b      	ldrb	r3, [r3, #0]
 8013cbe:	2207      	movs	r2, #7
 8013cc0:	4013      	ands	r3, r2
 8013cc2:	b2da      	uxtb	r2, r3
 8013cc4:	68fb      	ldr	r3, [r7, #12]
 8013cc6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013cc8:	687a      	ldr	r2, [r7, #4]
 8013cca:	23a4      	movs	r3, #164	@ 0xa4
 8013ccc:	009b      	lsls	r3, r3, #2
 8013cce:	5cd3      	ldrb	r3, [r2, r3]
 8013cd0:	2b01      	cmp	r3, #1
 8013cd2:	d101      	bne.n	8013cd8 <HAL_PCD_EP_SetStall+0x8c>
 8013cd4:	2302      	movs	r3, #2
 8013cd6:	e011      	b.n	8013cfc <HAL_PCD_EP_SetStall+0xb0>
 8013cd8:	687a      	ldr	r2, [r7, #4]
 8013cda:	23a4      	movs	r3, #164	@ 0xa4
 8013cdc:	009b      	lsls	r3, r3, #2
 8013cde:	2101      	movs	r1, #1
 8013ce0:	54d1      	strb	r1, [r2, r3]

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	681b      	ldr	r3, [r3, #0]
 8013ce6:	68fa      	ldr	r2, [r7, #12]
 8013ce8:	0011      	movs	r1, r2
 8013cea:	0018      	movs	r0, r3
 8013cec:	f007 fb7c 	bl	801b3e8 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8013cf0:	687a      	ldr	r2, [r7, #4]
 8013cf2:	23a4      	movs	r3, #164	@ 0xa4
 8013cf4:	009b      	lsls	r3, r3, #2
 8013cf6:	2100      	movs	r1, #0
 8013cf8:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013cfa:	2300      	movs	r3, #0
}
 8013cfc:	0018      	movs	r0, r3
 8013cfe:	46bd      	mov	sp, r7
 8013d00:	b004      	add	sp, #16
 8013d02:	bd80      	pop	{r7, pc}

08013d04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013d04:	b580      	push	{r7, lr}
 8013d06:	b084      	sub	sp, #16
 8013d08:	af00      	add	r7, sp, #0
 8013d0a:	6078      	str	r0, [r7, #4]
 8013d0c:	000a      	movs	r2, r1
 8013d0e:	1cfb      	adds	r3, r7, #3
 8013d10:	701a      	strb	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8013d12:	1cfb      	adds	r3, r7, #3
 8013d14:	781b      	ldrb	r3, [r3, #0]
 8013d16:	220f      	movs	r2, #15
 8013d18:	4013      	ands	r3, r2
 8013d1a:	687a      	ldr	r2, [r7, #4]
 8013d1c:	7912      	ldrb	r2, [r2, #4]
 8013d1e:	4293      	cmp	r3, r2
 8013d20:	d901      	bls.n	8013d26 <HAL_PCD_EP_ClrStall+0x22>
  {
    return HAL_ERROR;
 8013d22:	2301      	movs	r3, #1
 8013d24:	e048      	b.n	8013db8 <HAL_PCD_EP_ClrStall+0xb4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013d26:	1cfb      	adds	r3, r7, #3
 8013d28:	781b      	ldrb	r3, [r3, #0]
 8013d2a:	b25b      	sxtb	r3, r3
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	da0f      	bge.n	8013d50 <HAL_PCD_EP_ClrStall+0x4c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013d30:	1cfb      	adds	r3, r7, #3
 8013d32:	781b      	ldrb	r3, [r3, #0]
 8013d34:	2207      	movs	r2, #7
 8013d36:	401a      	ands	r2, r3
 8013d38:	0013      	movs	r3, r2
 8013d3a:	009b      	lsls	r3, r3, #2
 8013d3c:	189b      	adds	r3, r3, r2
 8013d3e:	00db      	lsls	r3, r3, #3
 8013d40:	3310      	adds	r3, #16
 8013d42:	687a      	ldr	r2, [r7, #4]
 8013d44:	18d3      	adds	r3, r2, r3
 8013d46:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	2201      	movs	r2, #1
 8013d4c:	705a      	strb	r2, [r3, #1]
 8013d4e:	e00f      	b.n	8013d70 <HAL_PCD_EP_ClrStall+0x6c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013d50:	1cfb      	adds	r3, r7, #3
 8013d52:	781b      	ldrb	r3, [r3, #0]
 8013d54:	2207      	movs	r2, #7
 8013d56:	401a      	ands	r2, r3
 8013d58:	0013      	movs	r3, r2
 8013d5a:	009b      	lsls	r3, r3, #2
 8013d5c:	189b      	adds	r3, r3, r2
 8013d5e:	00db      	lsls	r3, r3, #3
 8013d60:	3351      	adds	r3, #81	@ 0x51
 8013d62:	33ff      	adds	r3, #255	@ 0xff
 8013d64:	687a      	ldr	r2, [r7, #4]
 8013d66:	18d3      	adds	r3, r2, r3
 8013d68:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013d6a:	68fb      	ldr	r3, [r7, #12]
 8013d6c:	2200      	movs	r2, #0
 8013d6e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8013d70:	68fb      	ldr	r3, [r7, #12]
 8013d72:	2200      	movs	r2, #0
 8013d74:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013d76:	1cfb      	adds	r3, r7, #3
 8013d78:	781b      	ldrb	r3, [r3, #0]
 8013d7a:	2207      	movs	r2, #7
 8013d7c:	4013      	ands	r3, r2
 8013d7e:	b2da      	uxtb	r2, r3
 8013d80:	68fb      	ldr	r3, [r7, #12]
 8013d82:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013d84:	687a      	ldr	r2, [r7, #4]
 8013d86:	23a4      	movs	r3, #164	@ 0xa4
 8013d88:	009b      	lsls	r3, r3, #2
 8013d8a:	5cd3      	ldrb	r3, [r2, r3]
 8013d8c:	2b01      	cmp	r3, #1
 8013d8e:	d101      	bne.n	8013d94 <HAL_PCD_EP_ClrStall+0x90>
 8013d90:	2302      	movs	r3, #2
 8013d92:	e011      	b.n	8013db8 <HAL_PCD_EP_ClrStall+0xb4>
 8013d94:	687a      	ldr	r2, [r7, #4]
 8013d96:	23a4      	movs	r3, #164	@ 0xa4
 8013d98:	009b      	lsls	r3, r3, #2
 8013d9a:	2101      	movs	r1, #1
 8013d9c:	54d1      	strb	r1, [r2, r3]
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8013d9e:	687b      	ldr	r3, [r7, #4]
 8013da0:	681b      	ldr	r3, [r3, #0]
 8013da2:	68fa      	ldr	r2, [r7, #12]
 8013da4:	0011      	movs	r1, r2
 8013da6:	0018      	movs	r0, r3
 8013da8:	f007 fb60 	bl	801b46c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8013dac:	687a      	ldr	r2, [r7, #4]
 8013dae:	23a4      	movs	r3, #164	@ 0xa4
 8013db0:	009b      	lsls	r3, r3, #2
 8013db2:	2100      	movs	r1, #0
 8013db4:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013db6:	2300      	movs	r3, #0
}
 8013db8:	0018      	movs	r0, r3
 8013dba:	46bd      	mov	sp, r7
 8013dbc:	b004      	add	sp, #16
 8013dbe:	bd80      	pop	{r7, pc}

08013dc0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013dc0:	b5b0      	push	{r4, r5, r7, lr}
 8013dc2:	b084      	sub	sp, #16
 8013dc4:	af00      	add	r7, sp, #0
 8013dc6:	6078      	str	r0, [r7, #4]
 8013dc8:	000a      	movs	r2, r1
 8013dca:	1cfb      	adds	r3, r7, #3
 8013dcc:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8013dce:	1cfb      	adds	r3, r7, #3
 8013dd0:	781b      	ldrb	r3, [r3, #0]
 8013dd2:	b25b      	sxtb	r3, r3
 8013dd4:	2b00      	cmp	r3, #0
 8013dd6:	da0c      	bge.n	8013df2 <HAL_PCD_EP_Abort+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013dd8:	1cfb      	adds	r3, r7, #3
 8013dda:	781b      	ldrb	r3, [r3, #0]
 8013ddc:	2207      	movs	r2, #7
 8013dde:	401a      	ands	r2, r3
 8013de0:	0013      	movs	r3, r2
 8013de2:	009b      	lsls	r3, r3, #2
 8013de4:	189b      	adds	r3, r3, r2
 8013de6:	00db      	lsls	r3, r3, #3
 8013de8:	3310      	adds	r3, #16
 8013dea:	687a      	ldr	r2, [r7, #4]
 8013dec:	18d3      	adds	r3, r2, r3
 8013dee:	60fb      	str	r3, [r7, #12]
 8013df0:	e00c      	b.n	8013e0c <HAL_PCD_EP_Abort+0x4c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013df2:	1cfb      	adds	r3, r7, #3
 8013df4:	781b      	ldrb	r3, [r3, #0]
 8013df6:	2207      	movs	r2, #7
 8013df8:	401a      	ands	r2, r3
 8013dfa:	0013      	movs	r3, r2
 8013dfc:	009b      	lsls	r3, r3, #2
 8013dfe:	189b      	adds	r3, r3, r2
 8013e00:	00db      	lsls	r3, r3, #3
 8013e02:	3351      	adds	r3, #81	@ 0x51
 8013e04:	33ff      	adds	r3, #255	@ 0xff
 8013e06:	687a      	ldr	r2, [r7, #4]
 8013e08:	18d3      	adds	r3, r2, r3
 8013e0a:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8013e0c:	687b      	ldr	r3, [r7, #4]
 8013e0e:	681b      	ldr	r3, [r3, #0]
 8013e10:	250b      	movs	r5, #11
 8013e12:	197c      	adds	r4, r7, r5
 8013e14:	68fa      	ldr	r2, [r7, #12]
 8013e16:	0011      	movs	r1, r2
 8013e18:	0018      	movs	r0, r3
 8013e1a:	f007 fbb3 	bl	801b584 <USB_EPStopXfer>
 8013e1e:	0003      	movs	r3, r0
 8013e20:	7023      	strb	r3, [r4, #0]

  return ret;
 8013e22:	197b      	adds	r3, r7, r5
 8013e24:	781b      	ldrb	r3, [r3, #0]
}
 8013e26:	0018      	movs	r0, r3
 8013e28:	46bd      	mov	sp, r7
 8013e2a:	b004      	add	sp, #16
 8013e2c:	bdb0      	pop	{r4, r5, r7, pc}

08013e2e <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013e2e:	b580      	push	{r7, lr}
 8013e30:	b082      	sub	sp, #8
 8013e32:	af00      	add	r7, sp, #0
 8013e34:	6078      	str	r0, [r7, #4]
 8013e36:	000a      	movs	r2, r1
 8013e38:	1cfb      	adds	r3, r7, #3
 8013e3a:	701a      	strb	r2, [r3, #0]
  __HAL_LOCK(hpcd);
 8013e3c:	687a      	ldr	r2, [r7, #4]
 8013e3e:	23a4      	movs	r3, #164	@ 0xa4
 8013e40:	009b      	lsls	r3, r3, #2
 8013e42:	5cd3      	ldrb	r3, [r2, r3]
 8013e44:	2b01      	cmp	r3, #1
 8013e46:	d101      	bne.n	8013e4c <HAL_PCD_EP_Flush+0x1e>
 8013e48:	2302      	movs	r3, #2
 8013e4a:	e01f      	b.n	8013e8c <HAL_PCD_EP_Flush+0x5e>
 8013e4c:	687a      	ldr	r2, [r7, #4]
 8013e4e:	23a4      	movs	r3, #164	@ 0xa4
 8013e50:	009b      	lsls	r3, r3, #2
 8013e52:	2101      	movs	r1, #1
 8013e54:	54d1      	strb	r1, [r2, r3]

  if ((ep_addr & 0x80U) == 0x80U)
 8013e56:	1cfb      	adds	r3, r7, #3
 8013e58:	781b      	ldrb	r3, [r3, #0]
 8013e5a:	b25b      	sxtb	r3, r3
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	da0a      	bge.n	8013e76 <HAL_PCD_EP_Flush+0x48>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	681a      	ldr	r2, [r3, #0]
 8013e64:	1cfb      	adds	r3, r7, #3
 8013e66:	781b      	ldrb	r3, [r3, #0]
 8013e68:	2107      	movs	r1, #7
 8013e6a:	400b      	ands	r3, r1
 8013e6c:	0019      	movs	r1, r3
 8013e6e:	0010      	movs	r0, r2
 8013e70:	f005 ff55 	bl	8019d1e <USB_FlushTxFifo>
 8013e74:	e004      	b.n	8013e80 <HAL_PCD_EP_Flush+0x52>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	681b      	ldr	r3, [r3, #0]
 8013e7a:	0018      	movs	r0, r3
 8013e7c:	f005 ff59 	bl	8019d32 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 8013e80:	687a      	ldr	r2, [r7, #4]
 8013e82:	23a4      	movs	r3, #164	@ 0xa4
 8013e84:	009b      	lsls	r3, r3, #2
 8013e86:	2100      	movs	r1, #0
 8013e88:	54d1      	strb	r1, [r2, r3]

  return HAL_OK;
 8013e8a:	2300      	movs	r3, #0
}
 8013e8c:	0018      	movs	r0, r3
 8013e8e:	46bd      	mov	sp, r7
 8013e90:	b002      	add	sp, #8
 8013e92:	bd80      	pop	{r7, pc}

08013e94 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8013e94:	b5b0      	push	{r4, r5, r7, lr}
 8013e96:	b08e      	sub	sp, #56	@ 0x38
 8013e98:	af00      	add	r7, sp, #0
 8013e9a:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8013e9c:	e316      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
  {
    wIstr = (uint16_t)hpcd->Instance->ISTR;
 8013e9e:	687b      	ldr	r3, [r7, #4]
 8013ea0:	681b      	ldr	r3, [r3, #0]
 8013ea2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8013ea4:	201a      	movs	r0, #26
 8013ea6:	183b      	adds	r3, r7, r0
 8013ea8:	801a      	strh	r2, [r3, #0]

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_IDN);
 8013eaa:	183b      	adds	r3, r7, r0
 8013eac:	881b      	ldrh	r3, [r3, #0]
 8013eae:	b2da      	uxtb	r2, r3
 8013eb0:	2419      	movs	r4, #25
 8013eb2:	193b      	adds	r3, r7, r4
 8013eb4:	210f      	movs	r1, #15
 8013eb6:	400a      	ands	r2, r1
 8013eb8:	701a      	strb	r2, [r3, #0]

    if (epindex == 0U)
 8013eba:	193b      	adds	r3, r7, r4
 8013ebc:	781b      	ldrb	r3, [r3, #0]
 8013ebe:	2b00      	cmp	r3, #0
 8013ec0:	d000      	beq.n	8013ec4 <PCD_EP_ISR_Handler+0x30>
 8013ec2:	e0eb      	b.n	801409c <PCD_EP_ISR_Handler+0x208>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8013ec4:	183b      	adds	r3, r7, r0
 8013ec6:	881b      	ldrh	r3, [r3, #0]
 8013ec8:	2210      	movs	r2, #16
 8013eca:	4013      	ands	r3, r2
 8013ecc:	d140      	bne.n	8013f50 <PCD_EP_ISR_Handler+0xbc>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8013ece:	687b      	ldr	r3, [r7, #4]
 8013ed0:	681b      	ldr	r3, [r3, #0]
 8013ed2:	681b      	ldr	r3, [r3, #0]
 8013ed4:	4ae1      	ldr	r2, [pc, #900]	@ (801425c <PCD_EP_ISR_Handler+0x3c8>)
 8013ed6:	4013      	ands	r3, r2
 8013ed8:	60fb      	str	r3, [r7, #12]
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	681b      	ldr	r3, [r3, #0]
 8013ede:	68fa      	ldr	r2, [r7, #12]
 8013ee0:	2180      	movs	r1, #128	@ 0x80
 8013ee2:	0209      	lsls	r1, r1, #8
 8013ee4:	430a      	orrs	r2, r1
 8013ee6:	601a      	str	r2, [r3, #0]
        ep = &hpcd->IN_ep[0];
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	3310      	adds	r3, #16
 8013eec:	637b      	str	r3, [r7, #52]	@ 0x34

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8013eee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ef0:	781b      	ldrb	r3, [r3, #0]
 8013ef2:	00db      	lsls	r3, r3, #3
 8013ef4:	4ada      	ldr	r2, [pc, #872]	@ (8014260 <PCD_EP_ISR_Handler+0x3cc>)
 8013ef6:	4694      	mov	ip, r2
 8013ef8:	4463      	add	r3, ip
 8013efa:	681b      	ldr	r3, [r3, #0]
 8013efc:	0c1b      	lsrs	r3, r3, #16
 8013efe:	059b      	lsls	r3, r3, #22
 8013f00:	0d9a      	lsrs	r2, r3, #22
 8013f02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f04:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8013f06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f08:	695a      	ldr	r2, [r3, #20]
 8013f0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f0c:	69db      	ldr	r3, [r3, #28]
 8013f0e:	18d2      	adds	r2, r2, r3
 8013f10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f12:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	2100      	movs	r1, #0
 8013f18:	0018      	movs	r0, r3
 8013f1a:	f00a fceb 	bl	801e8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8013f1e:	687b      	ldr	r3, [r7, #4]
 8013f20:	7b1b      	ldrb	r3, [r3, #12]
 8013f22:	b2db      	uxtb	r3, r3
 8013f24:	2b00      	cmp	r3, #0
 8013f26:	d100      	bne.n	8013f2a <PCD_EP_ISR_Handler+0x96>
 8013f28:	e2d0      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
 8013f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f2c:	699b      	ldr	r3, [r3, #24]
 8013f2e:	2b00      	cmp	r3, #0
 8013f30:	d000      	beq.n	8013f34 <PCD_EP_ISR_Handler+0xa0>
 8013f32:	e2cb      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8013f34:	687b      	ldr	r3, [r7, #4]
 8013f36:	7b1b      	ldrb	r3, [r3, #12]
 8013f38:	b2db      	uxtb	r3, r3
 8013f3a:	2280      	movs	r2, #128	@ 0x80
 8013f3c:	4252      	negs	r2, r2
 8013f3e:	4313      	orrs	r3, r2
 8013f40:	b2da      	uxtb	r2, r3
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	681b      	ldr	r3, [r3, #0]
 8013f46:	64da      	str	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8013f48:	687b      	ldr	r3, [r7, #4]
 8013f4a:	2200      	movs	r2, #0
 8013f4c:	731a      	strb	r2, [r3, #12]
 8013f4e:	e2bd      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8013f50:	687b      	ldr	r3, [r7, #4]
 8013f52:	3351      	adds	r3, #81	@ 0x51
 8013f54:	33ff      	adds	r3, #255	@ 0xff
 8013f56:	637b      	str	r3, [r7, #52]	@ 0x34
        wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8013f58:	687b      	ldr	r3, [r7, #4]
 8013f5a:	681b      	ldr	r3, [r3, #0]
 8013f5c:	681a      	ldr	r2, [r3, #0]
 8013f5e:	2132      	movs	r1, #50	@ 0x32
 8013f60:	187b      	adds	r3, r7, r1
 8013f62:	801a      	strh	r2, [r3, #0]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8013f64:	187b      	adds	r3, r7, r1
 8013f66:	881a      	ldrh	r2, [r3, #0]
 8013f68:	2380      	movs	r3, #128	@ 0x80
 8013f6a:	011b      	lsls	r3, r3, #4
 8013f6c:	4013      	ands	r3, r2
 8013f6e:	d029      	beq.n	8013fc4 <PCD_EP_ISR_Handler+0x130>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8013f70:	687b      	ldr	r3, [r7, #4]
 8013f72:	681a      	ldr	r2, [r3, #0]
 8013f74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f76:	781b      	ldrb	r3, [r3, #0]
 8013f78:	0019      	movs	r1, r3
 8013f7a:	0010      	movs	r0, r2
 8013f7c:	f7ff fa3e 	bl	80133fc <PCD_GET_EP_RX_CNT>
 8013f80:	0003      	movs	r3, r0
 8013f82:	001a      	movs	r2, r3
 8013f84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f86:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8013f88:	687b      	ldr	r3, [r7, #4]
 8013f8a:	6818      	ldr	r0, [r3, #0]
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	22a6      	movs	r2, #166	@ 0xa6
 8013f90:	0092      	lsls	r2, r2, #2
 8013f92:	1899      	adds	r1, r3, r2
 8013f94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f96:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8013f98:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013f9a:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8013f9c:	b29b      	uxth	r3, r3
 8013f9e:	f007 fc21 	bl	801b7e4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8013fa2:	687b      	ldr	r3, [r7, #4]
 8013fa4:	681b      	ldr	r3, [r3, #0]
 8013fa6:	681b      	ldr	r3, [r3, #0]
 8013fa8:	4aae      	ldr	r2, [pc, #696]	@ (8014264 <PCD_EP_ISR_Handler+0x3d0>)
 8013faa:	4013      	ands	r3, r2
 8013fac:	613b      	str	r3, [r7, #16]
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	693a      	ldr	r2, [r7, #16]
 8013fb4:	2180      	movs	r1, #128	@ 0x80
 8013fb6:	430a      	orrs	r2, r1
 8013fb8:	601a      	str	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8013fba:	687b      	ldr	r3, [r7, #4]
 8013fbc:	0018      	movs	r0, r3
 8013fbe:	f00a fc0d 	bl	801e7dc <HAL_PCD_SetupStageCallback>
 8013fc2:	e283      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_VTRX) != 0U)
 8013fc4:	2332      	movs	r3, #50	@ 0x32
 8013fc6:	18fb      	adds	r3, r7, r3
 8013fc8:	2200      	movs	r2, #0
 8013fca:	5e9b      	ldrsh	r3, [r3, r2]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	db00      	blt.n	8013fd2 <PCD_EP_ISR_Handler+0x13e>
 8013fd0:	e27c      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	681b      	ldr	r3, [r3, #0]
 8013fd6:	681b      	ldr	r3, [r3, #0]
 8013fd8:	4aa2      	ldr	r2, [pc, #648]	@ (8014264 <PCD_EP_ISR_Handler+0x3d0>)
 8013fda:	4013      	ands	r3, r2
 8013fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	681b      	ldr	r3, [r3, #0]
 8013fe2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013fe4:	2180      	movs	r1, #128	@ 0x80
 8013fe6:	430a      	orrs	r2, r1
 8013fe8:	601a      	str	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8013fea:	687b      	ldr	r3, [r7, #4]
 8013fec:	681a      	ldr	r2, [r3, #0]
 8013fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013ff0:	781b      	ldrb	r3, [r3, #0]
 8013ff2:	0019      	movs	r1, r3
 8013ff4:	0010      	movs	r0, r2
 8013ff6:	f7ff fa01 	bl	80133fc <PCD_GET_EP_RX_CNT>
 8013ffa:	0003      	movs	r3, r0
 8013ffc:	001a      	movs	r2, r3
 8013ffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014000:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8014002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014004:	69db      	ldr	r3, [r3, #28]
 8014006:	2b00      	cmp	r3, #0
 8014008:	d01a      	beq.n	8014040 <PCD_EP_ISR_Handler+0x1ac>
 801400a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801400c:	695b      	ldr	r3, [r3, #20]
 801400e:	2b00      	cmp	r3, #0
 8014010:	d016      	beq.n	8014040 <PCD_EP_ISR_Handler+0x1ac>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	6818      	ldr	r0, [r3, #0]
 8014016:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014018:	6959      	ldr	r1, [r3, #20]
 801401a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801401c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 801401e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014020:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8014022:	b29b      	uxth	r3, r3
 8014024:	f007 fbde 	bl	801b7e4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8014028:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801402a:	695a      	ldr	r2, [r3, #20]
 801402c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801402e:	69db      	ldr	r3, [r3, #28]
 8014030:	18d2      	adds	r2, r2, r3
 8014032:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014034:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8014036:	687b      	ldr	r3, [r7, #4]
 8014038:	2100      	movs	r1, #0
 801403a:	0018      	movs	r0, r3
 801403c:	f00a fd20 	bl	801ea80 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	681b      	ldr	r3, [r3, #0]
 8014044:	681a      	ldr	r2, [r3, #0]
 8014046:	2132      	movs	r1, #50	@ 0x32
 8014048:	187b      	adds	r3, r7, r1
 801404a:	801a      	strh	r2, [r3, #0]

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 801404c:	187b      	adds	r3, r7, r1
 801404e:	881a      	ldrh	r2, [r3, #0]
 8014050:	2380      	movs	r3, #128	@ 0x80
 8014052:	011b      	lsls	r3, r3, #4
 8014054:	4013      	ands	r3, r2
 8014056:	d000      	beq.n	801405a <PCD_EP_ISR_Handler+0x1c6>
 8014058:	e238      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
 801405a:	187b      	adds	r3, r7, r1
 801405c:	881a      	ldrh	r2, [r3, #0]
 801405e:	23c0      	movs	r3, #192	@ 0xc0
 8014060:	019b      	lsls	r3, r3, #6
 8014062:	401a      	ands	r2, r3
 8014064:	23c0      	movs	r3, #192	@ 0xc0
 8014066:	019b      	lsls	r3, r3, #6
 8014068:	429a      	cmp	r2, r3
 801406a:	d100      	bne.n	801406e <PCD_EP_ISR_Handler+0x1da>
 801406c:	e22e      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
          {
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	681b      	ldr	r3, [r3, #0]
 8014072:	681b      	ldr	r3, [r3, #0]
 8014074:	4a7c      	ldr	r2, [pc, #496]	@ (8014268 <PCD_EP_ISR_Handler+0x3d4>)
 8014076:	4013      	ands	r3, r2
 8014078:	617b      	str	r3, [r7, #20]
 801407a:	697b      	ldr	r3, [r7, #20]
 801407c:	2280      	movs	r2, #128	@ 0x80
 801407e:	0152      	lsls	r2, r2, #5
 8014080:	4053      	eors	r3, r2
 8014082:	617b      	str	r3, [r7, #20]
 8014084:	697b      	ldr	r3, [r7, #20]
 8014086:	2280      	movs	r2, #128	@ 0x80
 8014088:	0192      	lsls	r2, r2, #6
 801408a:	4053      	eors	r3, r2
 801408c:	617b      	str	r3, [r7, #20]
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	681b      	ldr	r3, [r3, #0]
 8014092:	697a      	ldr	r2, [r7, #20]
 8014094:	4975      	ldr	r1, [pc, #468]	@ (801426c <PCD_EP_ISR_Handler+0x3d8>)
 8014096:	430a      	orrs	r2, r1
 8014098:	601a      	str	r2, [r3, #0]
 801409a:	e217      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 801409c:	687b      	ldr	r3, [r7, #4]
 801409e:	681b      	ldr	r3, [r3, #0]
 80140a0:	001a      	movs	r2, r3
 80140a2:	2119      	movs	r1, #25
 80140a4:	187b      	adds	r3, r7, r1
 80140a6:	781b      	ldrb	r3, [r3, #0]
 80140a8:	009b      	lsls	r3, r3, #2
 80140aa:	18d3      	adds	r3, r2, r3
 80140ac:	681a      	ldr	r2, [r3, #0]
 80140ae:	2032      	movs	r0, #50	@ 0x32
 80140b0:	183b      	adds	r3, r7, r0
 80140b2:	801a      	strh	r2, [r3, #0]

      if ((wEPVal & USB_EP_VTRX) != 0U)
 80140b4:	183b      	adds	r3, r7, r0
 80140b6:	2200      	movs	r2, #0
 80140b8:	5e9b      	ldrsh	r3, [r3, r2]
 80140ba:	2b00      	cmp	r3, #0
 80140bc:	db00      	blt.n	80140c0 <PCD_EP_ISR_Handler+0x22c>
 80140be:	e0e2      	b.n	8014286 <PCD_EP_ISR_Handler+0x3f2>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	681b      	ldr	r3, [r3, #0]
 80140c4:	001a      	movs	r2, r3
 80140c6:	187b      	adds	r3, r7, r1
 80140c8:	781b      	ldrb	r3, [r3, #0]
 80140ca:	009b      	lsls	r3, r3, #2
 80140cc:	18d3      	adds	r3, r2, r3
 80140ce:	681b      	ldr	r3, [r3, #0]
 80140d0:	4a64      	ldr	r2, [pc, #400]	@ (8014264 <PCD_EP_ISR_Handler+0x3d0>)
 80140d2:	4013      	ands	r3, r2
 80140d4:	623b      	str	r3, [r7, #32]
 80140d6:	687b      	ldr	r3, [r7, #4]
 80140d8:	681b      	ldr	r3, [r3, #0]
 80140da:	001a      	movs	r2, r3
 80140dc:	0008      	movs	r0, r1
 80140de:	187b      	adds	r3, r7, r1
 80140e0:	781b      	ldrb	r3, [r3, #0]
 80140e2:	009b      	lsls	r3, r3, #2
 80140e4:	18d3      	adds	r3, r2, r3
 80140e6:	6a3a      	ldr	r2, [r7, #32]
 80140e8:	2180      	movs	r1, #128	@ 0x80
 80140ea:	430a      	orrs	r2, r1
 80140ec:	601a      	str	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80140ee:	183b      	adds	r3, r7, r0
 80140f0:	781a      	ldrb	r2, [r3, #0]
 80140f2:	0013      	movs	r3, r2
 80140f4:	009b      	lsls	r3, r3, #2
 80140f6:	189b      	adds	r3, r3, r2
 80140f8:	00db      	lsls	r3, r3, #3
 80140fa:	3351      	adds	r3, #81	@ 0x51
 80140fc:	33ff      	adds	r3, #255	@ 0xff
 80140fe:	687a      	ldr	r2, [r7, #4]
 8014100:	18d3      	adds	r3, r2, r3
 8014102:	637b      	str	r3, [r7, #52]	@ 0x34

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8014104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014106:	7b1b      	ldrb	r3, [r3, #12]
 8014108:	2b00      	cmp	r3, #0
 801410a:	d11c      	bne.n	8014146 <PCD_EP_ISR_Handler+0x2b2>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	681a      	ldr	r2, [r3, #0]
 8014110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014112:	781b      	ldrb	r3, [r3, #0]
 8014114:	2528      	movs	r5, #40	@ 0x28
 8014116:	197c      	adds	r4, r7, r5
 8014118:	0019      	movs	r1, r3
 801411a:	0010      	movs	r0, r2
 801411c:	f7ff f96e 	bl	80133fc <PCD_GET_EP_RX_CNT>
 8014120:	0003      	movs	r3, r0
 8014122:	8023      	strh	r3, [r4, #0]

          if (count != 0U)
 8014124:	002c      	movs	r4, r5
 8014126:	193b      	adds	r3, r7, r4
 8014128:	881b      	ldrh	r3, [r3, #0]
 801412a:	2b00      	cmp	r3, #0
 801412c:	d100      	bne.n	8014130 <PCD_EP_ISR_Handler+0x29c>
 801412e:	e074      	b.n	801421a <PCD_EP_ISR_Handler+0x386>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	6818      	ldr	r0, [r3, #0]
 8014134:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014136:	6959      	ldr	r1, [r3, #20]
 8014138:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801413a:	88da      	ldrh	r2, [r3, #6]
 801413c:	193b      	adds	r3, r7, r4
 801413e:	881b      	ldrh	r3, [r3, #0]
 8014140:	f007 fb50 	bl	801b7e4 <USB_ReadPMA>
 8014144:	e069      	b.n	801421a <PCD_EP_ISR_Handler+0x386>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8014146:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014148:	78db      	ldrb	r3, [r3, #3]
 801414a:	2b02      	cmp	r3, #2
 801414c:	d10c      	bne.n	8014168 <PCD_EP_ISR_Handler+0x2d4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 801414e:	2328      	movs	r3, #40	@ 0x28
 8014150:	18fc      	adds	r4, r7, r3
 8014152:	2332      	movs	r3, #50	@ 0x32
 8014154:	18fb      	adds	r3, r7, r3
 8014156:	881a      	ldrh	r2, [r3, #0]
 8014158:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801415a:	687b      	ldr	r3, [r7, #4]
 801415c:	0018      	movs	r0, r3
 801415e:	f000 f9c7 	bl	80144f0 <HAL_PCD_EP_DB_Receive>
 8014162:	0003      	movs	r3, r0
 8014164:	8023      	strh	r3, [r4, #0]
 8014166:	e058      	b.n	801421a <PCD_EP_ISR_Handler+0x386>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	681b      	ldr	r3, [r3, #0]
 801416c:	001a      	movs	r2, r3
 801416e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014170:	781b      	ldrb	r3, [r3, #0]
 8014172:	009b      	lsls	r3, r3, #2
 8014174:	18d3      	adds	r3, r2, r3
 8014176:	681b      	ldr	r3, [r3, #0]
 8014178:	4a3d      	ldr	r2, [pc, #244]	@ (8014270 <PCD_EP_ISR_Handler+0x3dc>)
 801417a:	4013      	ands	r3, r2
 801417c:	61fb      	str	r3, [r7, #28]
 801417e:	687b      	ldr	r3, [r7, #4]
 8014180:	681b      	ldr	r3, [r3, #0]
 8014182:	001a      	movs	r2, r3
 8014184:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014186:	781b      	ldrb	r3, [r3, #0]
 8014188:	009b      	lsls	r3, r3, #2
 801418a:	18d3      	adds	r3, r2, r3
 801418c:	69fa      	ldr	r2, [r7, #28]
 801418e:	4939      	ldr	r1, [pc, #228]	@ (8014274 <PCD_EP_ISR_Handler+0x3e0>)
 8014190:	430a      	orrs	r2, r1
 8014192:	601a      	str	r2, [r3, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8014194:	687b      	ldr	r3, [r7, #4]
 8014196:	681b      	ldr	r3, [r3, #0]
 8014198:	001a      	movs	r2, r3
 801419a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801419c:	781b      	ldrb	r3, [r3, #0]
 801419e:	009b      	lsls	r3, r3, #2
 80141a0:	18d3      	adds	r3, r2, r3
 80141a2:	681a      	ldr	r2, [r3, #0]
 80141a4:	2380      	movs	r3, #128	@ 0x80
 80141a6:	01db      	lsls	r3, r3, #7
 80141a8:	4013      	ands	r3, r2
 80141aa:	d01b      	beq.n	80141e4 <PCD_EP_ISR_Handler+0x350>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80141ac:	687b      	ldr	r3, [r7, #4]
 80141ae:	681a      	ldr	r2, [r3, #0]
 80141b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141b2:	781b      	ldrb	r3, [r3, #0]
 80141b4:	2528      	movs	r5, #40	@ 0x28
 80141b6:	197c      	adds	r4, r7, r5
 80141b8:	0019      	movs	r1, r3
 80141ba:	0010      	movs	r0, r2
 80141bc:	f7ff f940 	bl	8013440 <PCD_GET_EP_DBUF0_CNT>
 80141c0:	0003      	movs	r3, r0
 80141c2:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80141c4:	002c      	movs	r4, r5
 80141c6:	193b      	adds	r3, r7, r4
 80141c8:	881b      	ldrh	r3, [r3, #0]
 80141ca:	2b00      	cmp	r3, #0
 80141cc:	d025      	beq.n	801421a <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80141ce:	687b      	ldr	r3, [r7, #4]
 80141d0:	6818      	ldr	r0, [r3, #0]
 80141d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141d4:	6959      	ldr	r1, [r3, #20]
 80141d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141d8:	891a      	ldrh	r2, [r3, #8]
 80141da:	193b      	adds	r3, r7, r4
 80141dc:	881b      	ldrh	r3, [r3, #0]
 80141de:	f007 fb01 	bl	801b7e4 <USB_ReadPMA>
 80141e2:	e01a      	b.n	801421a <PCD_EP_ISR_Handler+0x386>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	681a      	ldr	r2, [r3, #0]
 80141e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80141ea:	781b      	ldrb	r3, [r3, #0]
 80141ec:	2528      	movs	r5, #40	@ 0x28
 80141ee:	197c      	adds	r4, r7, r5
 80141f0:	0019      	movs	r1, r3
 80141f2:	0010      	movs	r0, r2
 80141f4:	f7ff f946 	bl	8013484 <PCD_GET_EP_DBUF1_CNT>
 80141f8:	0003      	movs	r3, r0
 80141fa:	8023      	strh	r3, [r4, #0]

              if (count != 0U)
 80141fc:	002c      	movs	r4, r5
 80141fe:	193b      	adds	r3, r7, r4
 8014200:	881b      	ldrh	r3, [r3, #0]
 8014202:	2b00      	cmp	r3, #0
 8014204:	d009      	beq.n	801421a <PCD_EP_ISR_Handler+0x386>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8014206:	687b      	ldr	r3, [r7, #4]
 8014208:	6818      	ldr	r0, [r3, #0]
 801420a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801420c:	6959      	ldr	r1, [r3, #20]
 801420e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014210:	895a      	ldrh	r2, [r3, #10]
 8014212:	193b      	adds	r3, r7, r4
 8014214:	881b      	ldrh	r3, [r3, #0]
 8014216:	f007 fae5 	bl	801b7e4 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 801421a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801421c:	69da      	ldr	r2, [r3, #28]
 801421e:	2128      	movs	r1, #40	@ 0x28
 8014220:	187b      	adds	r3, r7, r1
 8014222:	881b      	ldrh	r3, [r3, #0]
 8014224:	18d2      	adds	r2, r2, r3
 8014226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014228:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 801422a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801422c:	695a      	ldr	r2, [r3, #20]
 801422e:	187b      	adds	r3, r7, r1
 8014230:	881b      	ldrh	r3, [r3, #0]
 8014232:	18d2      	adds	r2, r2, r3
 8014234:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014236:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8014238:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801423a:	699b      	ldr	r3, [r3, #24]
 801423c:	2b00      	cmp	r3, #0
 801423e:	d005      	beq.n	801424c <PCD_EP_ISR_Handler+0x3b8>
 8014240:	187b      	adds	r3, r7, r1
 8014242:	881a      	ldrh	r2, [r3, #0]
 8014244:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014246:	691b      	ldr	r3, [r3, #16]
 8014248:	429a      	cmp	r2, r3
 801424a:	d215      	bcs.n	8014278 <PCD_EP_ISR_Handler+0x3e4>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 801424c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801424e:	781a      	ldrb	r2, [r3, #0]
 8014250:	687b      	ldr	r3, [r7, #4]
 8014252:	0011      	movs	r1, r2
 8014254:	0018      	movs	r0, r3
 8014256:	f00a fc13 	bl	801ea80 <HAL_PCD_DataOutStageCallback>
 801425a:	e014      	b.n	8014286 <PCD_EP_ISR_Handler+0x3f2>
 801425c:	07ff8f0f 	.word	0x07ff8f0f
 8014260:	40009800 	.word	0x40009800
 8014264:	07ff0f8f 	.word	0x07ff0f8f
 8014268:	07ffbf8f 	.word	0x07ffbf8f
 801426c:	00008080 	.word	0x00008080
 8014270:	07ff8f8f 	.word	0x07ff8f8f
 8014274:	000080c0 	.word	0x000080c0
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	681b      	ldr	r3, [r3, #0]
 801427c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801427e:	0011      	movs	r1, r2
 8014280:	0018      	movs	r0, r3
 8014282:	f006 fb2b 	bl	801a8dc <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_VTTX) != 0U)
 8014286:	2032      	movs	r0, #50	@ 0x32
 8014288:	183b      	adds	r3, r7, r0
 801428a:	881b      	ldrh	r3, [r3, #0]
 801428c:	2280      	movs	r2, #128	@ 0x80
 801428e:	4013      	ands	r3, r2
 8014290:	d100      	bne.n	8014294 <PCD_EP_ISR_Handler+0x400>
 8014292:	e11b      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
      {
        ep = &hpcd->IN_ep[epindex];
 8014294:	2119      	movs	r1, #25
 8014296:	187b      	adds	r3, r7, r1
 8014298:	781a      	ldrb	r2, [r3, #0]
 801429a:	0013      	movs	r3, r2
 801429c:	009b      	lsls	r3, r3, #2
 801429e:	189b      	adds	r3, r3, r2
 80142a0:	00db      	lsls	r3, r3, #3
 80142a2:	3310      	adds	r3, #16
 80142a4:	687a      	ldr	r2, [r7, #4]
 80142a6:	18d3      	adds	r3, r2, r3
 80142a8:	637b      	str	r3, [r7, #52]	@ 0x34

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80142aa:	687b      	ldr	r3, [r7, #4]
 80142ac:	681b      	ldr	r3, [r3, #0]
 80142ae:	001a      	movs	r2, r3
 80142b0:	187b      	adds	r3, r7, r1
 80142b2:	781b      	ldrb	r3, [r3, #0]
 80142b4:	009b      	lsls	r3, r3, #2
 80142b6:	18d3      	adds	r3, r2, r3
 80142b8:	681b      	ldr	r3, [r3, #0]
 80142ba:	4a8b      	ldr	r2, [pc, #556]	@ (80144e8 <PCD_EP_ISR_Handler+0x654>)
 80142bc:	4013      	ands	r3, r2
 80142be:	627b      	str	r3, [r7, #36]	@ 0x24
 80142c0:	687b      	ldr	r3, [r7, #4]
 80142c2:	681b      	ldr	r3, [r3, #0]
 80142c4:	001a      	movs	r2, r3
 80142c6:	187b      	adds	r3, r7, r1
 80142c8:	781b      	ldrb	r3, [r3, #0]
 80142ca:	009b      	lsls	r3, r3, #2
 80142cc:	18d3      	adds	r3, r2, r3
 80142ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80142d0:	2180      	movs	r1, #128	@ 0x80
 80142d2:	0209      	lsls	r1, r1, #8
 80142d4:	430a      	orrs	r2, r1
 80142d6:	601a      	str	r2, [r3, #0]

        if (ep->type == EP_TYPE_ISOC)
 80142d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142da:	78db      	ldrb	r3, [r3, #3]
 80142dc:	2b01      	cmp	r3, #1
 80142de:	d000      	beq.n	80142e2 <PCD_EP_ISR_Handler+0x44e>
 80142e0:	e0a3      	b.n	801442a <PCD_EP_ISR_Handler+0x596>
        {
          ep->xfer_len = 0U;
 80142e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142e4:	2200      	movs	r2, #0
 80142e6:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80142e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142ea:	7b1b      	ldrb	r3, [r3, #12]
 80142ec:	2b00      	cmp	r3, #0
 80142ee:	d100      	bne.n	80142f2 <PCD_EP_ISR_Handler+0x45e>
 80142f0:	e093      	b.n	801441a <PCD_EP_ISR_Handler+0x586>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80142f2:	183b      	adds	r3, r7, r0
 80142f4:	881b      	ldrh	r3, [r3, #0]
 80142f6:	2240      	movs	r2, #64	@ 0x40
 80142f8:	4013      	ands	r3, r2
 80142fa:	d047      	beq.n	801438c <PCD_EP_ISR_Handler+0x4f8>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80142fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80142fe:	785b      	ldrb	r3, [r3, #1]
 8014300:	2b00      	cmp	r3, #0
 8014302:	d121      	bne.n	8014348 <PCD_EP_ISR_Handler+0x4b4>
 8014304:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014306:	781b      	ldrb	r3, [r3, #0]
 8014308:	00db      	lsls	r3, r3, #3
 801430a:	4a78      	ldr	r2, [pc, #480]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 801430c:	4694      	mov	ip, r2
 801430e:	4463      	add	r3, ip
 8014310:	681a      	ldr	r2, [r3, #0]
 8014312:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014314:	781b      	ldrb	r3, [r3, #0]
 8014316:	00db      	lsls	r3, r3, #3
 8014318:	4974      	ldr	r1, [pc, #464]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 801431a:	468c      	mov	ip, r1
 801431c:	4463      	add	r3, ip
 801431e:	0192      	lsls	r2, r2, #6
 8014320:	0992      	lsrs	r2, r2, #6
 8014322:	601a      	str	r2, [r3, #0]
 8014324:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014326:	781b      	ldrb	r3, [r3, #0]
 8014328:	00db      	lsls	r3, r3, #3
 801432a:	4a70      	ldr	r2, [pc, #448]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 801432c:	4694      	mov	ip, r2
 801432e:	4463      	add	r3, ip
 8014330:	681a      	ldr	r2, [r3, #0]
 8014332:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014334:	781b      	ldrb	r3, [r3, #0]
 8014336:	00db      	lsls	r3, r3, #3
 8014338:	496c      	ldr	r1, [pc, #432]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 801433a:	468c      	mov	ip, r1
 801433c:	4463      	add	r3, ip
 801433e:	2180      	movs	r1, #128	@ 0x80
 8014340:	0609      	lsls	r1, r1, #24
 8014342:	430a      	orrs	r2, r1
 8014344:	601a      	str	r2, [r3, #0]
 8014346:	e068      	b.n	801441a <PCD_EP_ISR_Handler+0x586>
 8014348:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801434a:	785b      	ldrb	r3, [r3, #1]
 801434c:	2b01      	cmp	r3, #1
 801434e:	d164      	bne.n	801441a <PCD_EP_ISR_Handler+0x586>
 8014350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014352:	781b      	ldrb	r3, [r3, #0]
 8014354:	00db      	lsls	r3, r3, #3
 8014356:	4a65      	ldr	r2, [pc, #404]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014358:	4694      	mov	ip, r2
 801435a:	4463      	add	r3, ip
 801435c:	681a      	ldr	r2, [r3, #0]
 801435e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014360:	781b      	ldrb	r3, [r3, #0]
 8014362:	00db      	lsls	r3, r3, #3
 8014364:	4961      	ldr	r1, [pc, #388]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014366:	468c      	mov	ip, r1
 8014368:	4463      	add	r3, ip
 801436a:	0412      	lsls	r2, r2, #16
 801436c:	0c12      	lsrs	r2, r2, #16
 801436e:	601a      	str	r2, [r3, #0]
 8014370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014372:	781b      	ldrb	r3, [r3, #0]
 8014374:	00db      	lsls	r3, r3, #3
 8014376:	4a5d      	ldr	r2, [pc, #372]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014378:	189a      	adds	r2, r3, r2
 801437a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801437c:	781b      	ldrb	r3, [r3, #0]
 801437e:	00db      	lsls	r3, r3, #3
 8014380:	495a      	ldr	r1, [pc, #360]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014382:	468c      	mov	ip, r1
 8014384:	4463      	add	r3, ip
 8014386:	6812      	ldr	r2, [r2, #0]
 8014388:	601a      	str	r2, [r3, #0]
 801438a:	e046      	b.n	801441a <PCD_EP_ISR_Handler+0x586>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 801438c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801438e:	785b      	ldrb	r3, [r3, #1]
 8014390:	2b00      	cmp	r3, #0
 8014392:	d121      	bne.n	80143d8 <PCD_EP_ISR_Handler+0x544>
 8014394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014396:	781b      	ldrb	r3, [r3, #0]
 8014398:	00db      	lsls	r3, r3, #3
 801439a:	4a54      	ldr	r2, [pc, #336]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 801439c:	4694      	mov	ip, r2
 801439e:	4463      	add	r3, ip
 80143a0:	685a      	ldr	r2, [r3, #4]
 80143a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143a4:	781b      	ldrb	r3, [r3, #0]
 80143a6:	00db      	lsls	r3, r3, #3
 80143a8:	4950      	ldr	r1, [pc, #320]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 80143aa:	468c      	mov	ip, r1
 80143ac:	4463      	add	r3, ip
 80143ae:	0192      	lsls	r2, r2, #6
 80143b0:	0992      	lsrs	r2, r2, #6
 80143b2:	605a      	str	r2, [r3, #4]
 80143b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143b6:	781b      	ldrb	r3, [r3, #0]
 80143b8:	00db      	lsls	r3, r3, #3
 80143ba:	4a4c      	ldr	r2, [pc, #304]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 80143bc:	4694      	mov	ip, r2
 80143be:	4463      	add	r3, ip
 80143c0:	685a      	ldr	r2, [r3, #4]
 80143c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143c4:	781b      	ldrb	r3, [r3, #0]
 80143c6:	00db      	lsls	r3, r3, #3
 80143c8:	4948      	ldr	r1, [pc, #288]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 80143ca:	468c      	mov	ip, r1
 80143cc:	4463      	add	r3, ip
 80143ce:	2180      	movs	r1, #128	@ 0x80
 80143d0:	0609      	lsls	r1, r1, #24
 80143d2:	430a      	orrs	r2, r1
 80143d4:	605a      	str	r2, [r3, #4]
 80143d6:	e020      	b.n	801441a <PCD_EP_ISR_Handler+0x586>
 80143d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143da:	785b      	ldrb	r3, [r3, #1]
 80143dc:	2b01      	cmp	r3, #1
 80143de:	d11c      	bne.n	801441a <PCD_EP_ISR_Handler+0x586>
 80143e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143e2:	781b      	ldrb	r3, [r3, #0]
 80143e4:	00db      	lsls	r3, r3, #3
 80143e6:	4a41      	ldr	r2, [pc, #260]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 80143e8:	4694      	mov	ip, r2
 80143ea:	4463      	add	r3, ip
 80143ec:	685a      	ldr	r2, [r3, #4]
 80143ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80143f0:	781b      	ldrb	r3, [r3, #0]
 80143f2:	00db      	lsls	r3, r3, #3
 80143f4:	493d      	ldr	r1, [pc, #244]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 80143f6:	468c      	mov	ip, r1
 80143f8:	4463      	add	r3, ip
 80143fa:	0412      	lsls	r2, r2, #16
 80143fc:	0c12      	lsrs	r2, r2, #16
 80143fe:	605a      	str	r2, [r3, #4]
 8014400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014402:	781b      	ldrb	r3, [r3, #0]
 8014404:	00db      	lsls	r3, r3, #3
 8014406:	4a39      	ldr	r2, [pc, #228]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014408:	189a      	adds	r2, r3, r2
 801440a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801440c:	781b      	ldrb	r3, [r3, #0]
 801440e:	00db      	lsls	r3, r3, #3
 8014410:	4936      	ldr	r1, [pc, #216]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014412:	468c      	mov	ip, r1
 8014414:	4463      	add	r3, ip
 8014416:	6852      	ldr	r2, [r2, #4]
 8014418:	605a      	str	r2, [r3, #4]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801441a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801441c:	781a      	ldrb	r2, [r3, #0]
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	0011      	movs	r1, r2
 8014422:	0018      	movs	r0, r3
 8014424:	f00a fa66 	bl	801e8f4 <HAL_PCD_DataInStageCallback>
 8014428:	e050      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 801442a:	2332      	movs	r3, #50	@ 0x32
 801442c:	18fb      	adds	r3, r7, r3
 801442e:	881a      	ldrh	r2, [r3, #0]
 8014430:	2380      	movs	r3, #128	@ 0x80
 8014432:	005b      	lsls	r3, r3, #1
 8014434:	4013      	ands	r3, r2
 8014436:	d141      	bne.n	80144bc <PCD_EP_ISR_Handler+0x628>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8014438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801443a:	781b      	ldrb	r3, [r3, #0]
 801443c:	00db      	lsls	r3, r3, #3
 801443e:	4a2b      	ldr	r2, [pc, #172]	@ (80144ec <PCD_EP_ISR_Handler+0x658>)
 8014440:	4694      	mov	ip, r2
 8014442:	4463      	add	r3, ip
 8014444:	681b      	ldr	r3, [r3, #0]
 8014446:	0c1b      	lsrs	r3, r3, #16
 8014448:	b29a      	uxth	r2, r3
 801444a:	212a      	movs	r1, #42	@ 0x2a
 801444c:	187b      	adds	r3, r7, r1
 801444e:	0592      	lsls	r2, r2, #22
 8014450:	0d92      	lsrs	r2, r2, #22
 8014452:	801a      	strh	r2, [r3, #0]

            if (ep->xfer_len > TxPctSize)
 8014454:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014456:	699a      	ldr	r2, [r3, #24]
 8014458:	187b      	adds	r3, r7, r1
 801445a:	881b      	ldrh	r3, [r3, #0]
 801445c:	429a      	cmp	r2, r3
 801445e:	d907      	bls.n	8014470 <PCD_EP_ISR_Handler+0x5dc>
            {
              ep->xfer_len -= TxPctSize;
 8014460:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014462:	699a      	ldr	r2, [r3, #24]
 8014464:	187b      	adds	r3, r7, r1
 8014466:	881b      	ldrh	r3, [r3, #0]
 8014468:	1ad2      	subs	r2, r2, r3
 801446a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801446c:	619a      	str	r2, [r3, #24]
 801446e:	e002      	b.n	8014476 <PCD_EP_ISR_Handler+0x5e2>
            }
            else
            {
              ep->xfer_len = 0U;
 8014470:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014472:	2200      	movs	r2, #0
 8014474:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8014476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014478:	699b      	ldr	r3, [r3, #24]
 801447a:	2b00      	cmp	r3, #0
 801447c:	d107      	bne.n	801448e <PCD_EP_ISR_Handler+0x5fa>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801447e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014480:	781a      	ldrb	r2, [r3, #0]
 8014482:	687b      	ldr	r3, [r7, #4]
 8014484:	0011      	movs	r1, r2
 8014486:	0018      	movs	r0, r3
 8014488:	f00a fa34 	bl	801e8f4 <HAL_PCD_DataInStageCallback>
 801448c:	e01e      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 801448e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014490:	695a      	ldr	r2, [r3, #20]
 8014492:	212a      	movs	r1, #42	@ 0x2a
 8014494:	187b      	adds	r3, r7, r1
 8014496:	881b      	ldrh	r3, [r3, #0]
 8014498:	18d2      	adds	r2, r2, r3
 801449a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801449c:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 801449e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144a0:	69da      	ldr	r2, [r3, #28]
 80144a2:	187b      	adds	r3, r7, r1
 80144a4:	881b      	ldrh	r3, [r3, #0]
 80144a6:	18d2      	adds	r2, r2, r3
 80144a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80144aa:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80144ac:	687b      	ldr	r3, [r7, #4]
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80144b2:	0011      	movs	r1, r2
 80144b4:	0018      	movs	r0, r3
 80144b6:	f006 fa11 	bl	801a8dc <USB_EPStartXfer>
 80144ba:	e007      	b.n	80144cc <PCD_EP_ISR_Handler+0x638>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 80144bc:	2332      	movs	r3, #50	@ 0x32
 80144be:	18fb      	adds	r3, r7, r3
 80144c0:	881a      	ldrh	r2, [r3, #0]
 80144c2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80144c4:	687b      	ldr	r3, [r7, #4]
 80144c6:	0018      	movs	r0, r3
 80144c8:	f000 f8fc 	bl	80146c4 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80144cc:	687b      	ldr	r3, [r7, #4]
 80144ce:	681b      	ldr	r3, [r3, #0]
 80144d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80144d2:	2380      	movs	r3, #128	@ 0x80
 80144d4:	021b      	lsls	r3, r3, #8
 80144d6:	4013      	ands	r3, r2
 80144d8:	d000      	beq.n	80144dc <PCD_EP_ISR_Handler+0x648>
 80144da:	e4e0      	b.n	8013e9e <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80144dc:	2300      	movs	r3, #0
}
 80144de:	0018      	movs	r0, r3
 80144e0:	46bd      	mov	sp, r7
 80144e2:	b00e      	add	sp, #56	@ 0x38
 80144e4:	bdb0      	pop	{r4, r5, r7, pc}
 80144e6:	46c0      	nop			@ (mov r8, r8)
 80144e8:	07ff8f0f 	.word	0x07ff8f0f
 80144ec:	40009800 	.word	0x40009800

080144f0 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80144f0:	b5b0      	push	{r4, r5, r7, lr}
 80144f2:	b08a      	sub	sp, #40	@ 0x28
 80144f4:	af00      	add	r7, sp, #0
 80144f6:	60f8      	str	r0, [r7, #12]
 80144f8:	60b9      	str	r1, [r7, #8]
 80144fa:	1dbb      	adds	r3, r7, #6
 80144fc:	801a      	strh	r2, [r3, #0]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80144fe:	1dbb      	adds	r3, r7, #6
 8014500:	881a      	ldrh	r2, [r3, #0]
 8014502:	2380      	movs	r3, #128	@ 0x80
 8014504:	01db      	lsls	r3, r3, #7
 8014506:	4013      	ands	r3, r2
 8014508:	d067      	beq.n	80145da <HAL_PCD_EP_DB_Receive+0xea>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 801450a:	68fb      	ldr	r3, [r7, #12]
 801450c:	681a      	ldr	r2, [r3, #0]
 801450e:	68bb      	ldr	r3, [r7, #8]
 8014510:	781b      	ldrb	r3, [r3, #0]
 8014512:	251e      	movs	r5, #30
 8014514:	197c      	adds	r4, r7, r5
 8014516:	0019      	movs	r1, r3
 8014518:	0010      	movs	r0, r2
 801451a:	f7fe ff91 	bl	8013440 <PCD_GET_EP_DBUF0_CNT>
 801451e:	0003      	movs	r3, r0
 8014520:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 8014522:	68bb      	ldr	r3, [r7, #8]
 8014524:	699a      	ldr	r2, [r3, #24]
 8014526:	197b      	adds	r3, r7, r5
 8014528:	881b      	ldrh	r3, [r3, #0]
 801452a:	429a      	cmp	r2, r3
 801452c:	d307      	bcc.n	801453e <HAL_PCD_EP_DB_Receive+0x4e>
    {
      ep->xfer_len -= count;
 801452e:	68bb      	ldr	r3, [r7, #8]
 8014530:	699a      	ldr	r2, [r3, #24]
 8014532:	197b      	adds	r3, r7, r5
 8014534:	881b      	ldrh	r3, [r3, #0]
 8014536:	1ad2      	subs	r2, r2, r3
 8014538:	68bb      	ldr	r3, [r7, #8]
 801453a:	619a      	str	r2, [r3, #24]
 801453c:	e002      	b.n	8014544 <HAL_PCD_EP_DB_Receive+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 801453e:	68bb      	ldr	r3, [r7, #8]
 8014540:	2200      	movs	r2, #0
 8014542:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8014544:	68bb      	ldr	r3, [r7, #8]
 8014546:	699b      	ldr	r3, [r3, #24]
 8014548:	2b00      	cmp	r3, #0
 801454a:	d11a      	bne.n	8014582 <HAL_PCD_EP_DB_Receive+0x92>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 801454c:	68fb      	ldr	r3, [r7, #12]
 801454e:	681b      	ldr	r3, [r3, #0]
 8014550:	001a      	movs	r2, r3
 8014552:	68bb      	ldr	r3, [r7, #8]
 8014554:	781b      	ldrb	r3, [r3, #0]
 8014556:	009b      	lsls	r3, r3, #2
 8014558:	18d3      	adds	r3, r2, r3
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	4a55      	ldr	r2, [pc, #340]	@ (80146b4 <HAL_PCD_EP_DB_Receive+0x1c4>)
 801455e:	4013      	ands	r3, r2
 8014560:	61bb      	str	r3, [r7, #24]
 8014562:	69bb      	ldr	r3, [r7, #24]
 8014564:	2280      	movs	r2, #128	@ 0x80
 8014566:	0192      	lsls	r2, r2, #6
 8014568:	4053      	eors	r3, r2
 801456a:	61bb      	str	r3, [r7, #24]
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	681b      	ldr	r3, [r3, #0]
 8014570:	001a      	movs	r2, r3
 8014572:	68bb      	ldr	r3, [r7, #8]
 8014574:	781b      	ldrb	r3, [r3, #0]
 8014576:	009b      	lsls	r3, r3, #2
 8014578:	18d3      	adds	r3, r2, r3
 801457a:	69ba      	ldr	r2, [r7, #24]
 801457c:	494e      	ldr	r1, [pc, #312]	@ (80146b8 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801457e:	430a      	orrs	r2, r1
 8014580:	601a      	str	r2, [r3, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8014582:	1dbb      	adds	r3, r7, #6
 8014584:	881b      	ldrh	r3, [r3, #0]
 8014586:	2240      	movs	r2, #64	@ 0x40
 8014588:	4013      	ands	r3, r2
 801458a:	d015      	beq.n	80145b8 <HAL_PCD_EP_DB_Receive+0xc8>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 801458c:	68fb      	ldr	r3, [r7, #12]
 801458e:	681b      	ldr	r3, [r3, #0]
 8014590:	001a      	movs	r2, r3
 8014592:	68bb      	ldr	r3, [r7, #8]
 8014594:	781b      	ldrb	r3, [r3, #0]
 8014596:	009b      	lsls	r3, r3, #2
 8014598:	18d3      	adds	r3, r2, r3
 801459a:	681b      	ldr	r3, [r3, #0]
 801459c:	4a47      	ldr	r2, [pc, #284]	@ (80146bc <HAL_PCD_EP_DB_Receive+0x1cc>)
 801459e:	4013      	ands	r3, r2
 80145a0:	617b      	str	r3, [r7, #20]
 80145a2:	68fb      	ldr	r3, [r7, #12]
 80145a4:	681b      	ldr	r3, [r3, #0]
 80145a6:	001a      	movs	r2, r3
 80145a8:	68bb      	ldr	r3, [r7, #8]
 80145aa:	781b      	ldrb	r3, [r3, #0]
 80145ac:	009b      	lsls	r3, r3, #2
 80145ae:	18d3      	adds	r3, r2, r3
 80145b0:	697a      	ldr	r2, [r7, #20]
 80145b2:	4943      	ldr	r1, [pc, #268]	@ (80146c0 <HAL_PCD_EP_DB_Receive+0x1d0>)
 80145b4:	430a      	orrs	r2, r1
 80145b6:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 80145b8:	241e      	movs	r4, #30
 80145ba:	193b      	adds	r3, r7, r4
 80145bc:	881b      	ldrh	r3, [r3, #0]
 80145be:	2b00      	cmp	r3, #0
 80145c0:	d100      	bne.n	80145c4 <HAL_PCD_EP_DB_Receive+0xd4>
 80145c2:	e070      	b.n	80146a6 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80145c4:	68fb      	ldr	r3, [r7, #12]
 80145c6:	6818      	ldr	r0, [r3, #0]
 80145c8:	68bb      	ldr	r3, [r7, #8]
 80145ca:	6959      	ldr	r1, [r3, #20]
 80145cc:	68bb      	ldr	r3, [r7, #8]
 80145ce:	891a      	ldrh	r2, [r3, #8]
 80145d0:	193b      	adds	r3, r7, r4
 80145d2:	881b      	ldrh	r3, [r3, #0]
 80145d4:	f007 f906 	bl	801b7e4 <USB_ReadPMA>
 80145d8:	e065      	b.n	80146a6 <HAL_PCD_EP_DB_Receive+0x1b6>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80145da:	68fb      	ldr	r3, [r7, #12]
 80145dc:	681a      	ldr	r2, [r3, #0]
 80145de:	68bb      	ldr	r3, [r7, #8]
 80145e0:	781b      	ldrb	r3, [r3, #0]
 80145e2:	251e      	movs	r5, #30
 80145e4:	197c      	adds	r4, r7, r5
 80145e6:	0019      	movs	r1, r3
 80145e8:	0010      	movs	r0, r2
 80145ea:	f7fe ff4b 	bl	8013484 <PCD_GET_EP_DBUF1_CNT>
 80145ee:	0003      	movs	r3, r0
 80145f0:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= count)
 80145f2:	68bb      	ldr	r3, [r7, #8]
 80145f4:	699a      	ldr	r2, [r3, #24]
 80145f6:	197b      	adds	r3, r7, r5
 80145f8:	881b      	ldrh	r3, [r3, #0]
 80145fa:	429a      	cmp	r2, r3
 80145fc:	d307      	bcc.n	801460e <HAL_PCD_EP_DB_Receive+0x11e>
    {
      ep->xfer_len -= count;
 80145fe:	68bb      	ldr	r3, [r7, #8]
 8014600:	699a      	ldr	r2, [r3, #24]
 8014602:	197b      	adds	r3, r7, r5
 8014604:	881b      	ldrh	r3, [r3, #0]
 8014606:	1ad2      	subs	r2, r2, r3
 8014608:	68bb      	ldr	r3, [r7, #8]
 801460a:	619a      	str	r2, [r3, #24]
 801460c:	e002      	b.n	8014614 <HAL_PCD_EP_DB_Receive+0x124>
    }
    else
    {
      ep->xfer_len = 0U;
 801460e:	68bb      	ldr	r3, [r7, #8]
 8014610:	2200      	movs	r2, #0
 8014612:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8014614:	68bb      	ldr	r3, [r7, #8]
 8014616:	699b      	ldr	r3, [r3, #24]
 8014618:	2b00      	cmp	r3, #0
 801461a:	d11a      	bne.n	8014652 <HAL_PCD_EP_DB_Receive+0x162>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 801461c:	68fb      	ldr	r3, [r7, #12]
 801461e:	681b      	ldr	r3, [r3, #0]
 8014620:	001a      	movs	r2, r3
 8014622:	68bb      	ldr	r3, [r7, #8]
 8014624:	781b      	ldrb	r3, [r3, #0]
 8014626:	009b      	lsls	r3, r3, #2
 8014628:	18d3      	adds	r3, r2, r3
 801462a:	681b      	ldr	r3, [r3, #0]
 801462c:	4a21      	ldr	r2, [pc, #132]	@ (80146b4 <HAL_PCD_EP_DB_Receive+0x1c4>)
 801462e:	4013      	ands	r3, r2
 8014630:	627b      	str	r3, [r7, #36]	@ 0x24
 8014632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014634:	2280      	movs	r2, #128	@ 0x80
 8014636:	0192      	lsls	r2, r2, #6
 8014638:	4053      	eors	r3, r2
 801463a:	627b      	str	r3, [r7, #36]	@ 0x24
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	681b      	ldr	r3, [r3, #0]
 8014640:	001a      	movs	r2, r3
 8014642:	68bb      	ldr	r3, [r7, #8]
 8014644:	781b      	ldrb	r3, [r3, #0]
 8014646:	009b      	lsls	r3, r3, #2
 8014648:	18d3      	adds	r3, r2, r3
 801464a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801464c:	491a      	ldr	r1, [pc, #104]	@ (80146b8 <HAL_PCD_EP_DB_Receive+0x1c8>)
 801464e:	430a      	orrs	r2, r1
 8014650:	601a      	str	r2, [r3, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8014652:	1dbb      	adds	r3, r7, #6
 8014654:	881b      	ldrh	r3, [r3, #0]
 8014656:	2240      	movs	r2, #64	@ 0x40
 8014658:	4013      	ands	r3, r2
 801465a:	d115      	bne.n	8014688 <HAL_PCD_EP_DB_Receive+0x198>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 801465c:	68fb      	ldr	r3, [r7, #12]
 801465e:	681b      	ldr	r3, [r3, #0]
 8014660:	001a      	movs	r2, r3
 8014662:	68bb      	ldr	r3, [r7, #8]
 8014664:	781b      	ldrb	r3, [r3, #0]
 8014666:	009b      	lsls	r3, r3, #2
 8014668:	18d3      	adds	r3, r2, r3
 801466a:	681b      	ldr	r3, [r3, #0]
 801466c:	4a13      	ldr	r2, [pc, #76]	@ (80146bc <HAL_PCD_EP_DB_Receive+0x1cc>)
 801466e:	4013      	ands	r3, r2
 8014670:	623b      	str	r3, [r7, #32]
 8014672:	68fb      	ldr	r3, [r7, #12]
 8014674:	681b      	ldr	r3, [r3, #0]
 8014676:	001a      	movs	r2, r3
 8014678:	68bb      	ldr	r3, [r7, #8]
 801467a:	781b      	ldrb	r3, [r3, #0]
 801467c:	009b      	lsls	r3, r3, #2
 801467e:	18d3      	adds	r3, r2, r3
 8014680:	6a3a      	ldr	r2, [r7, #32]
 8014682:	490f      	ldr	r1, [pc, #60]	@ (80146c0 <HAL_PCD_EP_DB_Receive+0x1d0>)
 8014684:	430a      	orrs	r2, r1
 8014686:	601a      	str	r2, [r3, #0]
    }

    if (count != 0U)
 8014688:	241e      	movs	r4, #30
 801468a:	193b      	adds	r3, r7, r4
 801468c:	881b      	ldrh	r3, [r3, #0]
 801468e:	2b00      	cmp	r3, #0
 8014690:	d009      	beq.n	80146a6 <HAL_PCD_EP_DB_Receive+0x1b6>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8014692:	68fb      	ldr	r3, [r7, #12]
 8014694:	6818      	ldr	r0, [r3, #0]
 8014696:	68bb      	ldr	r3, [r7, #8]
 8014698:	6959      	ldr	r1, [r3, #20]
 801469a:	68bb      	ldr	r3, [r7, #8]
 801469c:	895a      	ldrh	r2, [r3, #10]
 801469e:	193b      	adds	r3, r7, r4
 80146a0:	881b      	ldrh	r3, [r3, #0]
 80146a2:	f007 f89f 	bl	801b7e4 <USB_ReadPMA>
    }
  }

  return count;
 80146a6:	231e      	movs	r3, #30
 80146a8:	18fb      	adds	r3, r7, r3
 80146aa:	881b      	ldrh	r3, [r3, #0]
}
 80146ac:	0018      	movs	r0, r3
 80146ae:	46bd      	mov	sp, r7
 80146b0:	b00a      	add	sp, #40	@ 0x28
 80146b2:	bdb0      	pop	{r4, r5, r7, pc}
 80146b4:	07ffbf8f 	.word	0x07ffbf8f
 80146b8:	00008080 	.word	0x00008080
 80146bc:	07ff8f8f 	.word	0x07ff8f8f
 80146c0:	000080c0 	.word	0x000080c0

080146c4 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80146c4:	b5b0      	push	{r4, r5, r7, lr}
 80146c6:	b090      	sub	sp, #64	@ 0x40
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	60f8      	str	r0, [r7, #12]
 80146cc:	60b9      	str	r1, [r7, #8]
 80146ce:	1dbb      	adds	r3, r7, #6
 80146d0:	801a      	strh	r2, [r3, #0]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80146d2:	1dbb      	adds	r3, r7, #6
 80146d4:	881b      	ldrh	r3, [r3, #0]
 80146d6:	2240      	movs	r2, #64	@ 0x40
 80146d8:	4013      	ands	r3, r2
 80146da:	d100      	bne.n	80146de <HAL_PCD_EP_DB_Transmit+0x1a>
 80146dc:	e1ec      	b.n	8014ab8 <HAL_PCD_EP_DB_Transmit+0x3f4>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	681a      	ldr	r2, [r3, #0]
 80146e2:	68bb      	ldr	r3, [r7, #8]
 80146e4:	781b      	ldrb	r3, [r3, #0]
 80146e6:	251e      	movs	r5, #30
 80146e8:	197c      	adds	r4, r7, r5
 80146ea:	0019      	movs	r1, r3
 80146ec:	0010      	movs	r0, r2
 80146ee:	f7fe fea7 	bl	8013440 <PCD_GET_EP_DBUF0_CNT>
 80146f2:	0003      	movs	r3, r0
 80146f4:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len > TxPctSize)
 80146f6:	68bb      	ldr	r3, [r7, #8]
 80146f8:	699a      	ldr	r2, [r3, #24]
 80146fa:	197b      	adds	r3, r7, r5
 80146fc:	881b      	ldrh	r3, [r3, #0]
 80146fe:	429a      	cmp	r2, r3
 8014700:	d907      	bls.n	8014712 <HAL_PCD_EP_DB_Transmit+0x4e>
    {
      ep->xfer_len -= TxPctSize;
 8014702:	68bb      	ldr	r3, [r7, #8]
 8014704:	699a      	ldr	r2, [r3, #24]
 8014706:	197b      	adds	r3, r7, r5
 8014708:	881b      	ldrh	r3, [r3, #0]
 801470a:	1ad2      	subs	r2, r2, r3
 801470c:	68bb      	ldr	r3, [r7, #8]
 801470e:	619a      	str	r2, [r3, #24]
 8014710:	e002      	b.n	8014718 <HAL_PCD_EP_DB_Transmit+0x54>
    }
    else
    {
      ep->xfer_len = 0U;
 8014712:	68bb      	ldr	r3, [r7, #8]
 8014714:	2200      	movs	r2, #0
 8014716:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8014718:	68bb      	ldr	r3, [r7, #8]
 801471a:	699b      	ldr	r3, [r3, #24]
 801471c:	2b00      	cmp	r3, #0
 801471e:	d000      	beq.n	8014722 <HAL_PCD_EP_DB_Transmit+0x5e>
 8014720:	e0d0      	b.n	80148c4 <HAL_PCD_EP_DB_Transmit+0x200>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8014722:	68bb      	ldr	r3, [r7, #8]
 8014724:	785b      	ldrb	r3, [r3, #1]
 8014726:	2b00      	cmp	r3, #0
 8014728:	d121      	bne.n	801476e <HAL_PCD_EP_DB_Transmit+0xaa>
 801472a:	68bb      	ldr	r3, [r7, #8]
 801472c:	781b      	ldrb	r3, [r3, #0]
 801472e:	00db      	lsls	r3, r3, #3
 8014730:	4adc      	ldr	r2, [pc, #880]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014732:	4694      	mov	ip, r2
 8014734:	4463      	add	r3, ip
 8014736:	681a      	ldr	r2, [r3, #0]
 8014738:	68bb      	ldr	r3, [r7, #8]
 801473a:	781b      	ldrb	r3, [r3, #0]
 801473c:	00db      	lsls	r3, r3, #3
 801473e:	49d9      	ldr	r1, [pc, #868]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014740:	468c      	mov	ip, r1
 8014742:	4463      	add	r3, ip
 8014744:	0192      	lsls	r2, r2, #6
 8014746:	0992      	lsrs	r2, r2, #6
 8014748:	601a      	str	r2, [r3, #0]
 801474a:	68bb      	ldr	r3, [r7, #8]
 801474c:	781b      	ldrb	r3, [r3, #0]
 801474e:	00db      	lsls	r3, r3, #3
 8014750:	4ad4      	ldr	r2, [pc, #848]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014752:	4694      	mov	ip, r2
 8014754:	4463      	add	r3, ip
 8014756:	681a      	ldr	r2, [r3, #0]
 8014758:	68bb      	ldr	r3, [r7, #8]
 801475a:	781b      	ldrb	r3, [r3, #0]
 801475c:	00db      	lsls	r3, r3, #3
 801475e:	49d1      	ldr	r1, [pc, #836]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014760:	468c      	mov	ip, r1
 8014762:	4463      	add	r3, ip
 8014764:	2180      	movs	r1, #128	@ 0x80
 8014766:	0609      	lsls	r1, r1, #24
 8014768:	430a      	orrs	r2, r1
 801476a:	601a      	str	r2, [r3, #0]
 801476c:	e020      	b.n	80147b0 <HAL_PCD_EP_DB_Transmit+0xec>
 801476e:	68bb      	ldr	r3, [r7, #8]
 8014770:	785b      	ldrb	r3, [r3, #1]
 8014772:	2b01      	cmp	r3, #1
 8014774:	d11c      	bne.n	80147b0 <HAL_PCD_EP_DB_Transmit+0xec>
 8014776:	68bb      	ldr	r3, [r7, #8]
 8014778:	781b      	ldrb	r3, [r3, #0]
 801477a:	00db      	lsls	r3, r3, #3
 801477c:	4ac9      	ldr	r2, [pc, #804]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801477e:	4694      	mov	ip, r2
 8014780:	4463      	add	r3, ip
 8014782:	681a      	ldr	r2, [r3, #0]
 8014784:	68bb      	ldr	r3, [r7, #8]
 8014786:	781b      	ldrb	r3, [r3, #0]
 8014788:	00db      	lsls	r3, r3, #3
 801478a:	49c6      	ldr	r1, [pc, #792]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801478c:	468c      	mov	ip, r1
 801478e:	4463      	add	r3, ip
 8014790:	0412      	lsls	r2, r2, #16
 8014792:	0c12      	lsrs	r2, r2, #16
 8014794:	601a      	str	r2, [r3, #0]
 8014796:	68bb      	ldr	r3, [r7, #8]
 8014798:	781b      	ldrb	r3, [r3, #0]
 801479a:	00db      	lsls	r3, r3, #3
 801479c:	4ac1      	ldr	r2, [pc, #772]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801479e:	189a      	adds	r2, r3, r2
 80147a0:	68bb      	ldr	r3, [r7, #8]
 80147a2:	781b      	ldrb	r3, [r3, #0]
 80147a4:	00db      	lsls	r3, r3, #3
 80147a6:	49bf      	ldr	r1, [pc, #764]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80147a8:	468c      	mov	ip, r1
 80147aa:	4463      	add	r3, ip
 80147ac:	6812      	ldr	r2, [r2, #0]
 80147ae:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80147b0:	68bb      	ldr	r3, [r7, #8]
 80147b2:	785b      	ldrb	r3, [r3, #1]
 80147b4:	2b00      	cmp	r3, #0
 80147b6:	d121      	bne.n	80147fc <HAL_PCD_EP_DB_Transmit+0x138>
 80147b8:	68bb      	ldr	r3, [r7, #8]
 80147ba:	781b      	ldrb	r3, [r3, #0]
 80147bc:	00db      	lsls	r3, r3, #3
 80147be:	4ab9      	ldr	r2, [pc, #740]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80147c0:	4694      	mov	ip, r2
 80147c2:	4463      	add	r3, ip
 80147c4:	685a      	ldr	r2, [r3, #4]
 80147c6:	68bb      	ldr	r3, [r7, #8]
 80147c8:	781b      	ldrb	r3, [r3, #0]
 80147ca:	00db      	lsls	r3, r3, #3
 80147cc:	49b5      	ldr	r1, [pc, #724]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80147ce:	468c      	mov	ip, r1
 80147d0:	4463      	add	r3, ip
 80147d2:	0192      	lsls	r2, r2, #6
 80147d4:	0992      	lsrs	r2, r2, #6
 80147d6:	605a      	str	r2, [r3, #4]
 80147d8:	68bb      	ldr	r3, [r7, #8]
 80147da:	781b      	ldrb	r3, [r3, #0]
 80147dc:	00db      	lsls	r3, r3, #3
 80147de:	4ab1      	ldr	r2, [pc, #708]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80147e0:	4694      	mov	ip, r2
 80147e2:	4463      	add	r3, ip
 80147e4:	685a      	ldr	r2, [r3, #4]
 80147e6:	68bb      	ldr	r3, [r7, #8]
 80147e8:	781b      	ldrb	r3, [r3, #0]
 80147ea:	00db      	lsls	r3, r3, #3
 80147ec:	49ad      	ldr	r1, [pc, #692]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80147ee:	468c      	mov	ip, r1
 80147f0:	4463      	add	r3, ip
 80147f2:	2180      	movs	r1, #128	@ 0x80
 80147f4:	0609      	lsls	r1, r1, #24
 80147f6:	430a      	orrs	r2, r1
 80147f8:	605a      	str	r2, [r3, #4]
 80147fa:	e020      	b.n	801483e <HAL_PCD_EP_DB_Transmit+0x17a>
 80147fc:	68bb      	ldr	r3, [r7, #8]
 80147fe:	785b      	ldrb	r3, [r3, #1]
 8014800:	2b01      	cmp	r3, #1
 8014802:	d11c      	bne.n	801483e <HAL_PCD_EP_DB_Transmit+0x17a>
 8014804:	68bb      	ldr	r3, [r7, #8]
 8014806:	781b      	ldrb	r3, [r3, #0]
 8014808:	00db      	lsls	r3, r3, #3
 801480a:	4aa6      	ldr	r2, [pc, #664]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801480c:	4694      	mov	ip, r2
 801480e:	4463      	add	r3, ip
 8014810:	685a      	ldr	r2, [r3, #4]
 8014812:	68bb      	ldr	r3, [r7, #8]
 8014814:	781b      	ldrb	r3, [r3, #0]
 8014816:	00db      	lsls	r3, r3, #3
 8014818:	49a2      	ldr	r1, [pc, #648]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801481a:	468c      	mov	ip, r1
 801481c:	4463      	add	r3, ip
 801481e:	0412      	lsls	r2, r2, #16
 8014820:	0c12      	lsrs	r2, r2, #16
 8014822:	605a      	str	r2, [r3, #4]
 8014824:	68bb      	ldr	r3, [r7, #8]
 8014826:	781b      	ldrb	r3, [r3, #0]
 8014828:	00db      	lsls	r3, r3, #3
 801482a:	4a9e      	ldr	r2, [pc, #632]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 801482c:	189a      	adds	r2, r3, r2
 801482e:	68bb      	ldr	r3, [r7, #8]
 8014830:	781b      	ldrb	r3, [r3, #0]
 8014832:	00db      	lsls	r3, r3, #3
 8014834:	499b      	ldr	r1, [pc, #620]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014836:	468c      	mov	ip, r1
 8014838:	4463      	add	r3, ip
 801483a:	6852      	ldr	r2, [r2, #4]
 801483c:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 801483e:	68bb      	ldr	r3, [r7, #8]
 8014840:	78db      	ldrb	r3, [r3, #3]
 8014842:	2b02      	cmp	r3, #2
 8014844:	d119      	bne.n	801487a <HAL_PCD_EP_DB_Transmit+0x1b6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8014846:	68fb      	ldr	r3, [r7, #12]
 8014848:	681b      	ldr	r3, [r3, #0]
 801484a:	001a      	movs	r2, r3
 801484c:	68bb      	ldr	r3, [r7, #8]
 801484e:	781b      	ldrb	r3, [r3, #0]
 8014850:	009b      	lsls	r3, r3, #2
 8014852:	18d3      	adds	r3, r2, r3
 8014854:	681b      	ldr	r3, [r3, #0]
 8014856:	4a94      	ldr	r2, [pc, #592]	@ (8014aa8 <HAL_PCD_EP_DB_Transmit+0x3e4>)
 8014858:	4013      	ands	r3, r2
 801485a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801485c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801485e:	2220      	movs	r2, #32
 8014860:	4053      	eors	r3, r2
 8014862:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014864:	68fb      	ldr	r3, [r7, #12]
 8014866:	681b      	ldr	r3, [r3, #0]
 8014868:	001a      	movs	r2, r3
 801486a:	68bb      	ldr	r3, [r7, #8]
 801486c:	781b      	ldrb	r3, [r3, #0]
 801486e:	009b      	lsls	r3, r3, #2
 8014870:	18d3      	adds	r3, r2, r3
 8014872:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014874:	498d      	ldr	r1, [pc, #564]	@ (8014aac <HAL_PCD_EP_DB_Transmit+0x3e8>)
 8014876:	430a      	orrs	r2, r1
 8014878:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 801487a:	68bb      	ldr	r3, [r7, #8]
 801487c:	781a      	ldrb	r2, [r3, #0]
 801487e:	68fb      	ldr	r3, [r7, #12]
 8014880:	0011      	movs	r1, r2
 8014882:	0018      	movs	r0, r3
 8014884:	f00a f836 	bl	801e8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8014888:	1dbb      	adds	r3, r7, #6
 801488a:	881a      	ldrh	r2, [r3, #0]
 801488c:	2380      	movs	r3, #128	@ 0x80
 801488e:	01db      	lsls	r3, r3, #7
 8014890:	4013      	ands	r3, r2
 8014892:	d015      	beq.n	80148c0 <HAL_PCD_EP_DB_Transmit+0x1fc>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8014894:	68fb      	ldr	r3, [r7, #12]
 8014896:	681b      	ldr	r3, [r3, #0]
 8014898:	001a      	movs	r2, r3
 801489a:	68bb      	ldr	r3, [r7, #8]
 801489c:	781b      	ldrb	r3, [r3, #0]
 801489e:	009b      	lsls	r3, r3, #2
 80148a0:	18d3      	adds	r3, r2, r3
 80148a2:	681b      	ldr	r3, [r3, #0]
 80148a4:	4a82      	ldr	r2, [pc, #520]	@ (8014ab0 <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80148a6:	4013      	ands	r3, r2
 80148a8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80148aa:	68fb      	ldr	r3, [r7, #12]
 80148ac:	681b      	ldr	r3, [r3, #0]
 80148ae:	001a      	movs	r2, r3
 80148b0:	68bb      	ldr	r3, [r7, #8]
 80148b2:	781b      	ldrb	r3, [r3, #0]
 80148b4:	009b      	lsls	r3, r3, #2
 80148b6:	18d3      	adds	r3, r2, r3
 80148b8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80148ba:	497e      	ldr	r1, [pc, #504]	@ (8014ab4 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80148bc:	430a      	orrs	r2, r1
 80148be:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 80148c0:	2300      	movs	r3, #0
 80148c2:	e303      	b.n	8014ecc <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80148c4:	1dbb      	adds	r3, r7, #6
 80148c6:	881a      	ldrh	r2, [r3, #0]
 80148c8:	2380      	movs	r3, #128	@ 0x80
 80148ca:	01db      	lsls	r3, r3, #7
 80148cc:	4013      	ands	r3, r2
 80148ce:	d015      	beq.n	80148fc <HAL_PCD_EP_DB_Transmit+0x238>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80148d0:	68fb      	ldr	r3, [r7, #12]
 80148d2:	681b      	ldr	r3, [r3, #0]
 80148d4:	001a      	movs	r2, r3
 80148d6:	68bb      	ldr	r3, [r7, #8]
 80148d8:	781b      	ldrb	r3, [r3, #0]
 80148da:	009b      	lsls	r3, r3, #2
 80148dc:	18d3      	adds	r3, r2, r3
 80148de:	681b      	ldr	r3, [r3, #0]
 80148e0:	4a73      	ldr	r2, [pc, #460]	@ (8014ab0 <HAL_PCD_EP_DB_Transmit+0x3ec>)
 80148e2:	4013      	ands	r3, r2
 80148e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80148e6:	68fb      	ldr	r3, [r7, #12]
 80148e8:	681b      	ldr	r3, [r3, #0]
 80148ea:	001a      	movs	r2, r3
 80148ec:	68bb      	ldr	r3, [r7, #8]
 80148ee:	781b      	ldrb	r3, [r3, #0]
 80148f0:	009b      	lsls	r3, r3, #2
 80148f2:	18d3      	adds	r3, r2, r3
 80148f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80148f6:	496f      	ldr	r1, [pc, #444]	@ (8014ab4 <HAL_PCD_EP_DB_Transmit+0x3f0>)
 80148f8:	430a      	orrs	r2, r1
 80148fa:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80148fc:	68bb      	ldr	r3, [r7, #8]
 80148fe:	2224      	movs	r2, #36	@ 0x24
 8014900:	5c9b      	ldrb	r3, [r3, r2]
 8014902:	2b01      	cmp	r3, #1
 8014904:	d000      	beq.n	8014908 <HAL_PCD_EP_DB_Transmit+0x244>
 8014906:	e2c2      	b.n	8014e8e <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 8014908:	68bb      	ldr	r3, [r7, #8]
 801490a:	695a      	ldr	r2, [r3, #20]
 801490c:	211e      	movs	r1, #30
 801490e:	187b      	adds	r3, r7, r1
 8014910:	881b      	ldrh	r3, [r3, #0]
 8014912:	18d2      	adds	r2, r2, r3
 8014914:	68bb      	ldr	r3, [r7, #8]
 8014916:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8014918:	68bb      	ldr	r3, [r7, #8]
 801491a:	69da      	ldr	r2, [r3, #28]
 801491c:	187b      	adds	r3, r7, r1
 801491e:	881b      	ldrh	r3, [r3, #0]
 8014920:	18d2      	adds	r2, r2, r3
 8014922:	68bb      	ldr	r3, [r7, #8]
 8014924:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8014926:	68bb      	ldr	r3, [r7, #8]
 8014928:	6a1a      	ldr	r2, [r3, #32]
 801492a:	68bb      	ldr	r3, [r7, #8]
 801492c:	691b      	ldr	r3, [r3, #16]
 801492e:	429a      	cmp	r2, r3
 8014930:	d309      	bcc.n	8014946 <HAL_PCD_EP_DB_Transmit+0x282>
        {
          len = ep->maxpacket;
 8014932:	68bb      	ldr	r3, [r7, #8]
 8014934:	691b      	ldr	r3, [r3, #16]
 8014936:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8014938:	68bb      	ldr	r3, [r7, #8]
 801493a:	6a1a      	ldr	r2, [r3, #32]
 801493c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801493e:	1ad2      	subs	r2, r2, r3
 8014940:	68bb      	ldr	r3, [r7, #8]
 8014942:	621a      	str	r2, [r3, #32]
 8014944:	e016      	b.n	8014974 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else if (ep->xfer_len_db == 0U)
 8014946:	68bb      	ldr	r3, [r7, #8]
 8014948:	6a1b      	ldr	r3, [r3, #32]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d108      	bne.n	8014960 <HAL_PCD_EP_DB_Transmit+0x29c>
        {
          len = TxPctSize;
 801494e:	231e      	movs	r3, #30
 8014950:	18fb      	adds	r3, r7, r3
 8014952:	881b      	ldrh	r3, [r3, #0]
 8014954:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8014956:	68bb      	ldr	r3, [r7, #8]
 8014958:	2224      	movs	r2, #36	@ 0x24
 801495a:	2100      	movs	r1, #0
 801495c:	5499      	strb	r1, [r3, r2]
 801495e:	e009      	b.n	8014974 <HAL_PCD_EP_DB_Transmit+0x2b0>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8014960:	68bb      	ldr	r3, [r7, #8]
 8014962:	2224      	movs	r2, #36	@ 0x24
 8014964:	2100      	movs	r1, #0
 8014966:	5499      	strb	r1, [r3, r2]
          len = ep->xfer_len_db;
 8014968:	68bb      	ldr	r3, [r7, #8]
 801496a:	6a1b      	ldr	r3, [r3, #32]
 801496c:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 801496e:	68bb      	ldr	r3, [r7, #8]
 8014970:	2200      	movs	r2, #0
 8014972:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8014974:	68bb      	ldr	r3, [r7, #8]
 8014976:	785b      	ldrb	r3, [r3, #1]
 8014978:	2b00      	cmp	r3, #0
 801497a:	d162      	bne.n	8014a42 <HAL_PCD_EP_DB_Transmit+0x37e>
 801497c:	68bb      	ldr	r3, [r7, #8]
 801497e:	781b      	ldrb	r3, [r3, #0]
 8014980:	00db      	lsls	r3, r3, #3
 8014982:	4a48      	ldr	r2, [pc, #288]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014984:	4694      	mov	ip, r2
 8014986:	4463      	add	r3, ip
 8014988:	681a      	ldr	r2, [r3, #0]
 801498a:	68bb      	ldr	r3, [r7, #8]
 801498c:	781b      	ldrb	r3, [r3, #0]
 801498e:	00db      	lsls	r3, r3, #3
 8014990:	4944      	ldr	r1, [pc, #272]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014992:	468c      	mov	ip, r1
 8014994:	4463      	add	r3, ip
 8014996:	0192      	lsls	r2, r2, #6
 8014998:	0992      	lsrs	r2, r2, #6
 801499a:	601a      	str	r2, [r3, #0]
 801499c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801499e:	2b00      	cmp	r3, #0
 80149a0:	d111      	bne.n	80149c6 <HAL_PCD_EP_DB_Transmit+0x302>
 80149a2:	68bb      	ldr	r3, [r7, #8]
 80149a4:	781b      	ldrb	r3, [r3, #0]
 80149a6:	00db      	lsls	r3, r3, #3
 80149a8:	4a3e      	ldr	r2, [pc, #248]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80149aa:	4694      	mov	ip, r2
 80149ac:	4463      	add	r3, ip
 80149ae:	681a      	ldr	r2, [r3, #0]
 80149b0:	68bb      	ldr	r3, [r7, #8]
 80149b2:	781b      	ldrb	r3, [r3, #0]
 80149b4:	00db      	lsls	r3, r3, #3
 80149b6:	493b      	ldr	r1, [pc, #236]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80149b8:	468c      	mov	ip, r1
 80149ba:	4463      	add	r3, ip
 80149bc:	2180      	movs	r1, #128	@ 0x80
 80149be:	0609      	lsls	r1, r1, #24
 80149c0:	430a      	orrs	r2, r1
 80149c2:	601a      	str	r2, [r3, #0]
 80149c4:	e062      	b.n	8014a8c <HAL_PCD_EP_DB_Transmit+0x3c8>
 80149c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149c8:	2b3e      	cmp	r3, #62	@ 0x3e
 80149ca:	d81b      	bhi.n	8014a04 <HAL_PCD_EP_DB_Transmit+0x340>
 80149cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149ce:	085b      	lsrs	r3, r3, #1
 80149d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80149d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80149d4:	2201      	movs	r2, #1
 80149d6:	4013      	ands	r3, r2
 80149d8:	d002      	beq.n	80149e0 <HAL_PCD_EP_DB_Transmit+0x31c>
 80149da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149dc:	3301      	adds	r3, #1
 80149de:	633b      	str	r3, [r7, #48]	@ 0x30
 80149e0:	68bb      	ldr	r3, [r7, #8]
 80149e2:	781b      	ldrb	r3, [r3, #0]
 80149e4:	00db      	lsls	r3, r3, #3
 80149e6:	4a2f      	ldr	r2, [pc, #188]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80149e8:	4694      	mov	ip, r2
 80149ea:	4463      	add	r3, ip
 80149ec:	6819      	ldr	r1, [r3, #0]
 80149ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80149f0:	069a      	lsls	r2, r3, #26
 80149f2:	68bb      	ldr	r3, [r7, #8]
 80149f4:	781b      	ldrb	r3, [r3, #0]
 80149f6:	00db      	lsls	r3, r3, #3
 80149f8:	482a      	ldr	r0, [pc, #168]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 80149fa:	4684      	mov	ip, r0
 80149fc:	4463      	add	r3, ip
 80149fe:	430a      	orrs	r2, r1
 8014a00:	601a      	str	r2, [r3, #0]
 8014a02:	e043      	b.n	8014a8c <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014a04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a06:	095b      	lsrs	r3, r3, #5
 8014a08:	633b      	str	r3, [r7, #48]	@ 0x30
 8014a0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a0c:	221f      	movs	r2, #31
 8014a0e:	4013      	ands	r3, r2
 8014a10:	d102      	bne.n	8014a18 <HAL_PCD_EP_DB_Transmit+0x354>
 8014a12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a14:	3b01      	subs	r3, #1
 8014a16:	633b      	str	r3, [r7, #48]	@ 0x30
 8014a18:	68bb      	ldr	r3, [r7, #8]
 8014a1a:	781b      	ldrb	r3, [r3, #0]
 8014a1c:	00db      	lsls	r3, r3, #3
 8014a1e:	4a21      	ldr	r2, [pc, #132]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a20:	4694      	mov	ip, r2
 8014a22:	4463      	add	r3, ip
 8014a24:	681a      	ldr	r2, [r3, #0]
 8014a26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014a28:	069b      	lsls	r3, r3, #26
 8014a2a:	431a      	orrs	r2, r3
 8014a2c:	68bb      	ldr	r3, [r7, #8]
 8014a2e:	781b      	ldrb	r3, [r3, #0]
 8014a30:	00db      	lsls	r3, r3, #3
 8014a32:	491c      	ldr	r1, [pc, #112]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a34:	468c      	mov	ip, r1
 8014a36:	4463      	add	r3, ip
 8014a38:	2180      	movs	r1, #128	@ 0x80
 8014a3a:	0609      	lsls	r1, r1, #24
 8014a3c:	430a      	orrs	r2, r1
 8014a3e:	601a      	str	r2, [r3, #0]
 8014a40:	e024      	b.n	8014a8c <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014a42:	68bb      	ldr	r3, [r7, #8]
 8014a44:	785b      	ldrb	r3, [r3, #1]
 8014a46:	2b01      	cmp	r3, #1
 8014a48:	d120      	bne.n	8014a8c <HAL_PCD_EP_DB_Transmit+0x3c8>
 8014a4a:	68bb      	ldr	r3, [r7, #8]
 8014a4c:	781b      	ldrb	r3, [r3, #0]
 8014a4e:	00db      	lsls	r3, r3, #3
 8014a50:	4a14      	ldr	r2, [pc, #80]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a52:	4694      	mov	ip, r2
 8014a54:	4463      	add	r3, ip
 8014a56:	681a      	ldr	r2, [r3, #0]
 8014a58:	68bb      	ldr	r3, [r7, #8]
 8014a5a:	781b      	ldrb	r3, [r3, #0]
 8014a5c:	00db      	lsls	r3, r3, #3
 8014a5e:	4911      	ldr	r1, [pc, #68]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a60:	468c      	mov	ip, r1
 8014a62:	4463      	add	r3, ip
 8014a64:	0412      	lsls	r2, r2, #16
 8014a66:	0c12      	lsrs	r2, r2, #16
 8014a68:	601a      	str	r2, [r3, #0]
 8014a6a:	68bb      	ldr	r3, [r7, #8]
 8014a6c:	781b      	ldrb	r3, [r3, #0]
 8014a6e:	00db      	lsls	r3, r3, #3
 8014a70:	4a0c      	ldr	r2, [pc, #48]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a72:	4694      	mov	ip, r2
 8014a74:	4463      	add	r3, ip
 8014a76:	6819      	ldr	r1, [r3, #0]
 8014a78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a7a:	041a      	lsls	r2, r3, #16
 8014a7c:	68bb      	ldr	r3, [r7, #8]
 8014a7e:	781b      	ldrb	r3, [r3, #0]
 8014a80:	00db      	lsls	r3, r3, #3
 8014a82:	4808      	ldr	r0, [pc, #32]	@ (8014aa4 <HAL_PCD_EP_DB_Transmit+0x3e0>)
 8014a84:	4684      	mov	ip, r0
 8014a86:	4463      	add	r3, ip
 8014a88:	430a      	orrs	r2, r1
 8014a8a:	601a      	str	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8014a8c:	68fb      	ldr	r3, [r7, #12]
 8014a8e:	6818      	ldr	r0, [r3, #0]
 8014a90:	68bb      	ldr	r3, [r7, #8]
 8014a92:	6959      	ldr	r1, [r3, #20]
 8014a94:	68bb      	ldr	r3, [r7, #8]
 8014a96:	891a      	ldrh	r2, [r3, #8]
 8014a98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014a9a:	b29b      	uxth	r3, r3
 8014a9c:	f006 fe2c 	bl	801b6f8 <USB_WritePMA>
 8014aa0:	e1f5      	b.n	8014e8e <HAL_PCD_EP_DB_Transmit+0x7ca>
 8014aa2:	46c0      	nop			@ (mov r8, r8)
 8014aa4:	40009800 	.word	0x40009800
 8014aa8:	07ff8fbf 	.word	0x07ff8fbf
 8014aac:	00008080 	.word	0x00008080
 8014ab0:	07ff8f8f 	.word	0x07ff8f8f
 8014ab4:	0000c080 	.word	0x0000c080
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8014ab8:	68fb      	ldr	r3, [r7, #12]
 8014aba:	681a      	ldr	r2, [r3, #0]
 8014abc:	68bb      	ldr	r3, [r7, #8]
 8014abe:	781b      	ldrb	r3, [r3, #0]
 8014ac0:	251e      	movs	r5, #30
 8014ac2:	197c      	adds	r4, r7, r5
 8014ac4:	0019      	movs	r1, r3
 8014ac6:	0010      	movs	r0, r2
 8014ac8:	f7fe fcdc 	bl	8013484 <PCD_GET_EP_DBUF1_CNT>
 8014acc:	0003      	movs	r3, r0
 8014ace:	8023      	strh	r3, [r4, #0]

    if (ep->xfer_len >= TxPctSize)
 8014ad0:	68bb      	ldr	r3, [r7, #8]
 8014ad2:	699a      	ldr	r2, [r3, #24]
 8014ad4:	197b      	adds	r3, r7, r5
 8014ad6:	881b      	ldrh	r3, [r3, #0]
 8014ad8:	429a      	cmp	r2, r3
 8014ada:	d307      	bcc.n	8014aec <HAL_PCD_EP_DB_Transmit+0x428>
    {
      ep->xfer_len -= TxPctSize;
 8014adc:	68bb      	ldr	r3, [r7, #8]
 8014ade:	699a      	ldr	r2, [r3, #24]
 8014ae0:	197b      	adds	r3, r7, r5
 8014ae2:	881b      	ldrh	r3, [r3, #0]
 8014ae4:	1ad2      	subs	r2, r2, r3
 8014ae6:	68bb      	ldr	r3, [r7, #8]
 8014ae8:	619a      	str	r2, [r3, #24]
 8014aea:	e002      	b.n	8014af2 <HAL_PCD_EP_DB_Transmit+0x42e>
    }
    else
    {
      ep->xfer_len = 0U;
 8014aec:	68bb      	ldr	r3, [r7, #8]
 8014aee:	2200      	movs	r2, #0
 8014af0:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8014af2:	68bb      	ldr	r3, [r7, #8]
 8014af4:	699b      	ldr	r3, [r3, #24]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d000      	beq.n	8014afc <HAL_PCD_EP_DB_Transmit+0x438>
 8014afa:	e0d0      	b.n	8014c9e <HAL_PCD_EP_DB_Transmit+0x5da>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8014afc:	68bb      	ldr	r3, [r7, #8]
 8014afe:	785b      	ldrb	r3, [r3, #1]
 8014b00:	2b00      	cmp	r3, #0
 8014b02:	d121      	bne.n	8014b48 <HAL_PCD_EP_DB_Transmit+0x484>
 8014b04:	68bb      	ldr	r3, [r7, #8]
 8014b06:	781b      	ldrb	r3, [r3, #0]
 8014b08:	00db      	lsls	r3, r3, #3
 8014b0a:	4ac4      	ldr	r2, [pc, #784]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b0c:	4694      	mov	ip, r2
 8014b0e:	4463      	add	r3, ip
 8014b10:	681a      	ldr	r2, [r3, #0]
 8014b12:	68bb      	ldr	r3, [r7, #8]
 8014b14:	781b      	ldrb	r3, [r3, #0]
 8014b16:	00db      	lsls	r3, r3, #3
 8014b18:	49c0      	ldr	r1, [pc, #768]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b1a:	468c      	mov	ip, r1
 8014b1c:	4463      	add	r3, ip
 8014b1e:	0192      	lsls	r2, r2, #6
 8014b20:	0992      	lsrs	r2, r2, #6
 8014b22:	601a      	str	r2, [r3, #0]
 8014b24:	68bb      	ldr	r3, [r7, #8]
 8014b26:	781b      	ldrb	r3, [r3, #0]
 8014b28:	00db      	lsls	r3, r3, #3
 8014b2a:	4abc      	ldr	r2, [pc, #752]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b2c:	4694      	mov	ip, r2
 8014b2e:	4463      	add	r3, ip
 8014b30:	681a      	ldr	r2, [r3, #0]
 8014b32:	68bb      	ldr	r3, [r7, #8]
 8014b34:	781b      	ldrb	r3, [r3, #0]
 8014b36:	00db      	lsls	r3, r3, #3
 8014b38:	49b8      	ldr	r1, [pc, #736]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b3a:	468c      	mov	ip, r1
 8014b3c:	4463      	add	r3, ip
 8014b3e:	2180      	movs	r1, #128	@ 0x80
 8014b40:	0609      	lsls	r1, r1, #24
 8014b42:	430a      	orrs	r2, r1
 8014b44:	601a      	str	r2, [r3, #0]
 8014b46:	e020      	b.n	8014b8a <HAL_PCD_EP_DB_Transmit+0x4c6>
 8014b48:	68bb      	ldr	r3, [r7, #8]
 8014b4a:	785b      	ldrb	r3, [r3, #1]
 8014b4c:	2b01      	cmp	r3, #1
 8014b4e:	d11c      	bne.n	8014b8a <HAL_PCD_EP_DB_Transmit+0x4c6>
 8014b50:	68bb      	ldr	r3, [r7, #8]
 8014b52:	781b      	ldrb	r3, [r3, #0]
 8014b54:	00db      	lsls	r3, r3, #3
 8014b56:	4ab1      	ldr	r2, [pc, #708]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b58:	4694      	mov	ip, r2
 8014b5a:	4463      	add	r3, ip
 8014b5c:	681a      	ldr	r2, [r3, #0]
 8014b5e:	68bb      	ldr	r3, [r7, #8]
 8014b60:	781b      	ldrb	r3, [r3, #0]
 8014b62:	00db      	lsls	r3, r3, #3
 8014b64:	49ad      	ldr	r1, [pc, #692]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b66:	468c      	mov	ip, r1
 8014b68:	4463      	add	r3, ip
 8014b6a:	0412      	lsls	r2, r2, #16
 8014b6c:	0c12      	lsrs	r2, r2, #16
 8014b6e:	601a      	str	r2, [r3, #0]
 8014b70:	68bb      	ldr	r3, [r7, #8]
 8014b72:	781b      	ldrb	r3, [r3, #0]
 8014b74:	00db      	lsls	r3, r3, #3
 8014b76:	4aa9      	ldr	r2, [pc, #676]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b78:	189a      	adds	r2, r3, r2
 8014b7a:	68bb      	ldr	r3, [r7, #8]
 8014b7c:	781b      	ldrb	r3, [r3, #0]
 8014b7e:	00db      	lsls	r3, r3, #3
 8014b80:	49a6      	ldr	r1, [pc, #664]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b82:	468c      	mov	ip, r1
 8014b84:	4463      	add	r3, ip
 8014b86:	6812      	ldr	r2, [r2, #0]
 8014b88:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8014b8a:	68bb      	ldr	r3, [r7, #8]
 8014b8c:	785b      	ldrb	r3, [r3, #1]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d121      	bne.n	8014bd6 <HAL_PCD_EP_DB_Transmit+0x512>
 8014b92:	68bb      	ldr	r3, [r7, #8]
 8014b94:	781b      	ldrb	r3, [r3, #0]
 8014b96:	00db      	lsls	r3, r3, #3
 8014b98:	4aa0      	ldr	r2, [pc, #640]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014b9a:	4694      	mov	ip, r2
 8014b9c:	4463      	add	r3, ip
 8014b9e:	685a      	ldr	r2, [r3, #4]
 8014ba0:	68bb      	ldr	r3, [r7, #8]
 8014ba2:	781b      	ldrb	r3, [r3, #0]
 8014ba4:	00db      	lsls	r3, r3, #3
 8014ba6:	499d      	ldr	r1, [pc, #628]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014ba8:	468c      	mov	ip, r1
 8014baa:	4463      	add	r3, ip
 8014bac:	0192      	lsls	r2, r2, #6
 8014bae:	0992      	lsrs	r2, r2, #6
 8014bb0:	605a      	str	r2, [r3, #4]
 8014bb2:	68bb      	ldr	r3, [r7, #8]
 8014bb4:	781b      	ldrb	r3, [r3, #0]
 8014bb6:	00db      	lsls	r3, r3, #3
 8014bb8:	4a98      	ldr	r2, [pc, #608]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014bba:	4694      	mov	ip, r2
 8014bbc:	4463      	add	r3, ip
 8014bbe:	685a      	ldr	r2, [r3, #4]
 8014bc0:	68bb      	ldr	r3, [r7, #8]
 8014bc2:	781b      	ldrb	r3, [r3, #0]
 8014bc4:	00db      	lsls	r3, r3, #3
 8014bc6:	4995      	ldr	r1, [pc, #596]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014bc8:	468c      	mov	ip, r1
 8014bca:	4463      	add	r3, ip
 8014bcc:	2180      	movs	r1, #128	@ 0x80
 8014bce:	0609      	lsls	r1, r1, #24
 8014bd0:	430a      	orrs	r2, r1
 8014bd2:	605a      	str	r2, [r3, #4]
 8014bd4:	e020      	b.n	8014c18 <HAL_PCD_EP_DB_Transmit+0x554>
 8014bd6:	68bb      	ldr	r3, [r7, #8]
 8014bd8:	785b      	ldrb	r3, [r3, #1]
 8014bda:	2b01      	cmp	r3, #1
 8014bdc:	d11c      	bne.n	8014c18 <HAL_PCD_EP_DB_Transmit+0x554>
 8014bde:	68bb      	ldr	r3, [r7, #8]
 8014be0:	781b      	ldrb	r3, [r3, #0]
 8014be2:	00db      	lsls	r3, r3, #3
 8014be4:	4a8d      	ldr	r2, [pc, #564]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014be6:	4694      	mov	ip, r2
 8014be8:	4463      	add	r3, ip
 8014bea:	685a      	ldr	r2, [r3, #4]
 8014bec:	68bb      	ldr	r3, [r7, #8]
 8014bee:	781b      	ldrb	r3, [r3, #0]
 8014bf0:	00db      	lsls	r3, r3, #3
 8014bf2:	498a      	ldr	r1, [pc, #552]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014bf4:	468c      	mov	ip, r1
 8014bf6:	4463      	add	r3, ip
 8014bf8:	0412      	lsls	r2, r2, #16
 8014bfa:	0c12      	lsrs	r2, r2, #16
 8014bfc:	605a      	str	r2, [r3, #4]
 8014bfe:	68bb      	ldr	r3, [r7, #8]
 8014c00:	781b      	ldrb	r3, [r3, #0]
 8014c02:	00db      	lsls	r3, r3, #3
 8014c04:	4a85      	ldr	r2, [pc, #532]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014c06:	189a      	adds	r2, r3, r2
 8014c08:	68bb      	ldr	r3, [r7, #8]
 8014c0a:	781b      	ldrb	r3, [r3, #0]
 8014c0c:	00db      	lsls	r3, r3, #3
 8014c0e:	4983      	ldr	r1, [pc, #524]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014c10:	468c      	mov	ip, r1
 8014c12:	4463      	add	r3, ip
 8014c14:	6852      	ldr	r2, [r2, #4]
 8014c16:	605a      	str	r2, [r3, #4]

      if (ep->type == EP_TYPE_BULK)
 8014c18:	68bb      	ldr	r3, [r7, #8]
 8014c1a:	78db      	ldrb	r3, [r3, #3]
 8014c1c:	2b02      	cmp	r3, #2
 8014c1e:	d119      	bne.n	8014c54 <HAL_PCD_EP_DB_Transmit+0x590>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 8014c20:	68fb      	ldr	r3, [r7, #12]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	001a      	movs	r2, r3
 8014c26:	68bb      	ldr	r3, [r7, #8]
 8014c28:	781b      	ldrb	r3, [r3, #0]
 8014c2a:	009b      	lsls	r3, r3, #2
 8014c2c:	18d3      	adds	r3, r2, r3
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	4a7b      	ldr	r2, [pc, #492]	@ (8014e20 <HAL_PCD_EP_DB_Transmit+0x75c>)
 8014c32:	4013      	ands	r3, r2
 8014c34:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c38:	2220      	movs	r2, #32
 8014c3a:	4053      	eors	r3, r2
 8014c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8014c3e:	68fb      	ldr	r3, [r7, #12]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	001a      	movs	r2, r3
 8014c44:	68bb      	ldr	r3, [r7, #8]
 8014c46:	781b      	ldrb	r3, [r3, #0]
 8014c48:	009b      	lsls	r3, r3, #2
 8014c4a:	18d3      	adds	r3, r2, r3
 8014c4c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014c4e:	4975      	ldr	r1, [pc, #468]	@ (8014e24 <HAL_PCD_EP_DB_Transmit+0x760>)
 8014c50:	430a      	orrs	r2, r1
 8014c52:	601a      	str	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8014c54:	68bb      	ldr	r3, [r7, #8]
 8014c56:	781a      	ldrb	r2, [r3, #0]
 8014c58:	68fb      	ldr	r3, [r7, #12]
 8014c5a:	0011      	movs	r1, r2
 8014c5c:	0018      	movs	r0, r3
 8014c5e:	f009 fe49 	bl	801e8f4 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8014c62:	1dbb      	adds	r3, r7, #6
 8014c64:	881a      	ldrh	r2, [r3, #0]
 8014c66:	2380      	movs	r3, #128	@ 0x80
 8014c68:	01db      	lsls	r3, r3, #7
 8014c6a:	4013      	ands	r3, r2
 8014c6c:	d115      	bne.n	8014c9a <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8014c6e:	68fb      	ldr	r3, [r7, #12]
 8014c70:	681b      	ldr	r3, [r3, #0]
 8014c72:	001a      	movs	r2, r3
 8014c74:	68bb      	ldr	r3, [r7, #8]
 8014c76:	781b      	ldrb	r3, [r3, #0]
 8014c78:	009b      	lsls	r3, r3, #2
 8014c7a:	18d3      	adds	r3, r2, r3
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	4a6a      	ldr	r2, [pc, #424]	@ (8014e28 <HAL_PCD_EP_DB_Transmit+0x764>)
 8014c80:	4013      	ands	r3, r2
 8014c82:	623b      	str	r3, [r7, #32]
 8014c84:	68fb      	ldr	r3, [r7, #12]
 8014c86:	681b      	ldr	r3, [r3, #0]
 8014c88:	001a      	movs	r2, r3
 8014c8a:	68bb      	ldr	r3, [r7, #8]
 8014c8c:	781b      	ldrb	r3, [r3, #0]
 8014c8e:	009b      	lsls	r3, r3, #2
 8014c90:	18d3      	adds	r3, r2, r3
 8014c92:	6a3a      	ldr	r2, [r7, #32]
 8014c94:	4965      	ldr	r1, [pc, #404]	@ (8014e2c <HAL_PCD_EP_DB_Transmit+0x768>)
 8014c96:	430a      	orrs	r2, r1
 8014c98:	601a      	str	r2, [r3, #0]
      }

      return HAL_OK;
 8014c9a:	2300      	movs	r3, #0
 8014c9c:	e116      	b.n	8014ecc <HAL_PCD_EP_DB_Transmit+0x808>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8014c9e:	1dbb      	adds	r3, r7, #6
 8014ca0:	881a      	ldrh	r2, [r3, #0]
 8014ca2:	2380      	movs	r3, #128	@ 0x80
 8014ca4:	01db      	lsls	r3, r3, #7
 8014ca6:	4013      	ands	r3, r2
 8014ca8:	d115      	bne.n	8014cd6 <HAL_PCD_EP_DB_Transmit+0x612>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8014caa:	68fb      	ldr	r3, [r7, #12]
 8014cac:	681b      	ldr	r3, [r3, #0]
 8014cae:	001a      	movs	r2, r3
 8014cb0:	68bb      	ldr	r3, [r7, #8]
 8014cb2:	781b      	ldrb	r3, [r3, #0]
 8014cb4:	009b      	lsls	r3, r3, #2
 8014cb6:	18d3      	adds	r3, r2, r3
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	4a5b      	ldr	r2, [pc, #364]	@ (8014e28 <HAL_PCD_EP_DB_Transmit+0x764>)
 8014cbc:	4013      	ands	r3, r2
 8014cbe:	617b      	str	r3, [r7, #20]
 8014cc0:	68fb      	ldr	r3, [r7, #12]
 8014cc2:	681b      	ldr	r3, [r3, #0]
 8014cc4:	001a      	movs	r2, r3
 8014cc6:	68bb      	ldr	r3, [r7, #8]
 8014cc8:	781b      	ldrb	r3, [r3, #0]
 8014cca:	009b      	lsls	r3, r3, #2
 8014ccc:	18d3      	adds	r3, r2, r3
 8014cce:	697a      	ldr	r2, [r7, #20]
 8014cd0:	4956      	ldr	r1, [pc, #344]	@ (8014e2c <HAL_PCD_EP_DB_Transmit+0x768>)
 8014cd2:	430a      	orrs	r2, r1
 8014cd4:	601a      	str	r2, [r3, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8014cd6:	68bb      	ldr	r3, [r7, #8]
 8014cd8:	2224      	movs	r2, #36	@ 0x24
 8014cda:	5c9b      	ldrb	r3, [r3, r2]
 8014cdc:	2b01      	cmp	r3, #1
 8014cde:	d000      	beq.n	8014ce2 <HAL_PCD_EP_DB_Transmit+0x61e>
 8014ce0:	e0d5      	b.n	8014e8e <HAL_PCD_EP_DB_Transmit+0x7ca>
      {
        ep->xfer_buff += TxPctSize;
 8014ce2:	68bb      	ldr	r3, [r7, #8]
 8014ce4:	695a      	ldr	r2, [r3, #20]
 8014ce6:	211e      	movs	r1, #30
 8014ce8:	187b      	adds	r3, r7, r1
 8014cea:	881b      	ldrh	r3, [r3, #0]
 8014cec:	18d2      	adds	r2, r2, r3
 8014cee:	68bb      	ldr	r3, [r7, #8]
 8014cf0:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8014cf2:	68bb      	ldr	r3, [r7, #8]
 8014cf4:	69da      	ldr	r2, [r3, #28]
 8014cf6:	187b      	adds	r3, r7, r1
 8014cf8:	881b      	ldrh	r3, [r3, #0]
 8014cfa:	18d2      	adds	r2, r2, r3
 8014cfc:	68bb      	ldr	r3, [r7, #8]
 8014cfe:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8014d00:	68bb      	ldr	r3, [r7, #8]
 8014d02:	6a1a      	ldr	r2, [r3, #32]
 8014d04:	68bb      	ldr	r3, [r7, #8]
 8014d06:	691b      	ldr	r3, [r3, #16]
 8014d08:	429a      	cmp	r2, r3
 8014d0a:	d309      	bcc.n	8014d20 <HAL_PCD_EP_DB_Transmit+0x65c>
        {
          len = ep->maxpacket;
 8014d0c:	68bb      	ldr	r3, [r7, #8]
 8014d0e:	691b      	ldr	r3, [r3, #16]
 8014d10:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db -= len;
 8014d12:	68bb      	ldr	r3, [r7, #8]
 8014d14:	6a1a      	ldr	r2, [r3, #32]
 8014d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d18:	1ad2      	subs	r2, r2, r3
 8014d1a:	68bb      	ldr	r3, [r7, #8]
 8014d1c:	621a      	str	r2, [r3, #32]
 8014d1e:	e016      	b.n	8014d4e <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else if (ep->xfer_len_db == 0U)
 8014d20:	68bb      	ldr	r3, [r7, #8]
 8014d22:	6a1b      	ldr	r3, [r3, #32]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d108      	bne.n	8014d3a <HAL_PCD_EP_DB_Transmit+0x676>
        {
          len = TxPctSize;
 8014d28:	231e      	movs	r3, #30
 8014d2a:	18fb      	adds	r3, r7, r3
 8014d2c:	881b      	ldrh	r3, [r3, #0]
 8014d2e:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_fill_db = 0U;
 8014d30:	68bb      	ldr	r3, [r7, #8]
 8014d32:	2224      	movs	r2, #36	@ 0x24
 8014d34:	2100      	movs	r1, #0
 8014d36:	5499      	strb	r1, [r3, r2]
 8014d38:	e009      	b.n	8014d4e <HAL_PCD_EP_DB_Transmit+0x68a>
        }
        else
        {
          len = ep->xfer_len_db;
 8014d3a:	68bb      	ldr	r3, [r7, #8]
 8014d3c:	6a1b      	ldr	r3, [r3, #32]
 8014d3e:	62bb      	str	r3, [r7, #40]	@ 0x28
          ep->xfer_len_db = 0U;
 8014d40:	68bb      	ldr	r3, [r7, #8]
 8014d42:	2200      	movs	r2, #0
 8014d44:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8014d46:	68bb      	ldr	r3, [r7, #8]
 8014d48:	2224      	movs	r2, #36	@ 0x24
 8014d4a:	2100      	movs	r1, #0
 8014d4c:	5499      	strb	r1, [r3, r2]
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8014d4e:	68bb      	ldr	r3, [r7, #8]
 8014d50:	785b      	ldrb	r3, [r3, #1]
 8014d52:	2b00      	cmp	r3, #0
 8014d54:	d16c      	bne.n	8014e30 <HAL_PCD_EP_DB_Transmit+0x76c>
 8014d56:	68bb      	ldr	r3, [r7, #8]
 8014d58:	781b      	ldrb	r3, [r3, #0]
 8014d5a:	00db      	lsls	r3, r3, #3
 8014d5c:	4a2f      	ldr	r2, [pc, #188]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014d5e:	4694      	mov	ip, r2
 8014d60:	4463      	add	r3, ip
 8014d62:	685a      	ldr	r2, [r3, #4]
 8014d64:	68bb      	ldr	r3, [r7, #8]
 8014d66:	781b      	ldrb	r3, [r3, #0]
 8014d68:	00db      	lsls	r3, r3, #3
 8014d6a:	492c      	ldr	r1, [pc, #176]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014d6c:	468c      	mov	ip, r1
 8014d6e:	4463      	add	r3, ip
 8014d70:	0192      	lsls	r2, r2, #6
 8014d72:	0992      	lsrs	r2, r2, #6
 8014d74:	605a      	str	r2, [r3, #4]
 8014d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d78:	2b00      	cmp	r3, #0
 8014d7a:	d111      	bne.n	8014da0 <HAL_PCD_EP_DB_Transmit+0x6dc>
 8014d7c:	68bb      	ldr	r3, [r7, #8]
 8014d7e:	781b      	ldrb	r3, [r3, #0]
 8014d80:	00db      	lsls	r3, r3, #3
 8014d82:	4a26      	ldr	r2, [pc, #152]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014d84:	4694      	mov	ip, r2
 8014d86:	4463      	add	r3, ip
 8014d88:	685a      	ldr	r2, [r3, #4]
 8014d8a:	68bb      	ldr	r3, [r7, #8]
 8014d8c:	781b      	ldrb	r3, [r3, #0]
 8014d8e:	00db      	lsls	r3, r3, #3
 8014d90:	4922      	ldr	r1, [pc, #136]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014d92:	468c      	mov	ip, r1
 8014d94:	4463      	add	r3, ip
 8014d96:	2180      	movs	r1, #128	@ 0x80
 8014d98:	0609      	lsls	r1, r1, #24
 8014d9a:	430a      	orrs	r2, r1
 8014d9c:	605a      	str	r2, [r3, #4]
 8014d9e:	e06c      	b.n	8014e7a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014da2:	2b3e      	cmp	r3, #62	@ 0x3e
 8014da4:	d81b      	bhi.n	8014dde <HAL_PCD_EP_DB_Transmit+0x71a>
 8014da6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014da8:	085b      	lsrs	r3, r3, #1
 8014daa:	61bb      	str	r3, [r7, #24]
 8014dac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014dae:	2201      	movs	r2, #1
 8014db0:	4013      	ands	r3, r2
 8014db2:	d002      	beq.n	8014dba <HAL_PCD_EP_DB_Transmit+0x6f6>
 8014db4:	69bb      	ldr	r3, [r7, #24]
 8014db6:	3301      	adds	r3, #1
 8014db8:	61bb      	str	r3, [r7, #24]
 8014dba:	68bb      	ldr	r3, [r7, #8]
 8014dbc:	781b      	ldrb	r3, [r3, #0]
 8014dbe:	00db      	lsls	r3, r3, #3
 8014dc0:	4a16      	ldr	r2, [pc, #88]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014dc2:	4694      	mov	ip, r2
 8014dc4:	4463      	add	r3, ip
 8014dc6:	6859      	ldr	r1, [r3, #4]
 8014dc8:	69bb      	ldr	r3, [r7, #24]
 8014dca:	069a      	lsls	r2, r3, #26
 8014dcc:	68bb      	ldr	r3, [r7, #8]
 8014dce:	781b      	ldrb	r3, [r3, #0]
 8014dd0:	00db      	lsls	r3, r3, #3
 8014dd2:	4812      	ldr	r0, [pc, #72]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014dd4:	4684      	mov	ip, r0
 8014dd6:	4463      	add	r3, ip
 8014dd8:	430a      	orrs	r2, r1
 8014dda:	605a      	str	r2, [r3, #4]
 8014ddc:	e04d      	b.n	8014e7a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014de0:	095b      	lsrs	r3, r3, #5
 8014de2:	61bb      	str	r3, [r7, #24]
 8014de4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014de6:	221f      	movs	r2, #31
 8014de8:	4013      	ands	r3, r2
 8014dea:	d102      	bne.n	8014df2 <HAL_PCD_EP_DB_Transmit+0x72e>
 8014dec:	69bb      	ldr	r3, [r7, #24]
 8014dee:	3b01      	subs	r3, #1
 8014df0:	61bb      	str	r3, [r7, #24]
 8014df2:	68bb      	ldr	r3, [r7, #8]
 8014df4:	781b      	ldrb	r3, [r3, #0]
 8014df6:	00db      	lsls	r3, r3, #3
 8014df8:	4a08      	ldr	r2, [pc, #32]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014dfa:	4694      	mov	ip, r2
 8014dfc:	4463      	add	r3, ip
 8014dfe:	685a      	ldr	r2, [r3, #4]
 8014e00:	69bb      	ldr	r3, [r7, #24]
 8014e02:	069b      	lsls	r3, r3, #26
 8014e04:	431a      	orrs	r2, r3
 8014e06:	68bb      	ldr	r3, [r7, #8]
 8014e08:	781b      	ldrb	r3, [r3, #0]
 8014e0a:	00db      	lsls	r3, r3, #3
 8014e0c:	4903      	ldr	r1, [pc, #12]	@ (8014e1c <HAL_PCD_EP_DB_Transmit+0x758>)
 8014e0e:	468c      	mov	ip, r1
 8014e10:	4463      	add	r3, ip
 8014e12:	2180      	movs	r1, #128	@ 0x80
 8014e14:	0609      	lsls	r1, r1, #24
 8014e16:	430a      	orrs	r2, r1
 8014e18:	605a      	str	r2, [r3, #4]
 8014e1a:	e02e      	b.n	8014e7a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014e1c:	40009800 	.word	0x40009800
 8014e20:	07ff8fbf 	.word	0x07ff8fbf
 8014e24:	00008080 	.word	0x00008080
 8014e28:	07ff8f8f 	.word	0x07ff8f8f
 8014e2c:	0000c080 	.word	0x0000c080
 8014e30:	68bb      	ldr	r3, [r7, #8]
 8014e32:	785b      	ldrb	r3, [r3, #1]
 8014e34:	2b01      	cmp	r3, #1
 8014e36:	d120      	bne.n	8014e7a <HAL_PCD_EP_DB_Transmit+0x7b6>
 8014e38:	68bb      	ldr	r3, [r7, #8]
 8014e3a:	781b      	ldrb	r3, [r3, #0]
 8014e3c:	00db      	lsls	r3, r3, #3
 8014e3e:	4a25      	ldr	r2, [pc, #148]	@ (8014ed4 <HAL_PCD_EP_DB_Transmit+0x810>)
 8014e40:	4694      	mov	ip, r2
 8014e42:	4463      	add	r3, ip
 8014e44:	685a      	ldr	r2, [r3, #4]
 8014e46:	68bb      	ldr	r3, [r7, #8]
 8014e48:	781b      	ldrb	r3, [r3, #0]
 8014e4a:	00db      	lsls	r3, r3, #3
 8014e4c:	4921      	ldr	r1, [pc, #132]	@ (8014ed4 <HAL_PCD_EP_DB_Transmit+0x810>)
 8014e4e:	468c      	mov	ip, r1
 8014e50:	4463      	add	r3, ip
 8014e52:	0412      	lsls	r2, r2, #16
 8014e54:	0c12      	lsrs	r2, r2, #16
 8014e56:	605a      	str	r2, [r3, #4]
 8014e58:	68bb      	ldr	r3, [r7, #8]
 8014e5a:	781b      	ldrb	r3, [r3, #0]
 8014e5c:	00db      	lsls	r3, r3, #3
 8014e5e:	4a1d      	ldr	r2, [pc, #116]	@ (8014ed4 <HAL_PCD_EP_DB_Transmit+0x810>)
 8014e60:	4694      	mov	ip, r2
 8014e62:	4463      	add	r3, ip
 8014e64:	6859      	ldr	r1, [r3, #4]
 8014e66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e68:	041a      	lsls	r2, r3, #16
 8014e6a:	68bb      	ldr	r3, [r7, #8]
 8014e6c:	781b      	ldrb	r3, [r3, #0]
 8014e6e:	00db      	lsls	r3, r3, #3
 8014e70:	4818      	ldr	r0, [pc, #96]	@ (8014ed4 <HAL_PCD_EP_DB_Transmit+0x810>)
 8014e72:	4684      	mov	ip, r0
 8014e74:	4463      	add	r3, ip
 8014e76:	430a      	orrs	r2, r1
 8014e78:	605a      	str	r2, [r3, #4]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8014e7a:	68fb      	ldr	r3, [r7, #12]
 8014e7c:	6818      	ldr	r0, [r3, #0]
 8014e7e:	68bb      	ldr	r3, [r7, #8]
 8014e80:	6959      	ldr	r1, [r3, #20]
 8014e82:	68bb      	ldr	r3, [r7, #8]
 8014e84:	895a      	ldrh	r2, [r3, #10]
 8014e86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e88:	b29b      	uxth	r3, r3
 8014e8a:	f006 fc35 	bl	801b6f8 <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	001a      	movs	r2, r3
 8014e94:	68bb      	ldr	r3, [r7, #8]
 8014e96:	781b      	ldrb	r3, [r3, #0]
 8014e98:	009b      	lsls	r3, r3, #2
 8014e9a:	18d3      	adds	r3, r2, r3
 8014e9c:	681b      	ldr	r3, [r3, #0]
 8014e9e:	4a0e      	ldr	r2, [pc, #56]	@ (8014ed8 <HAL_PCD_EP_DB_Transmit+0x814>)
 8014ea0:	4013      	ands	r3, r2
 8014ea2:	637b      	str	r3, [r7, #52]	@ 0x34
 8014ea4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014ea6:	2210      	movs	r2, #16
 8014ea8:	4053      	eors	r3, r2
 8014eaa:	637b      	str	r3, [r7, #52]	@ 0x34
 8014eac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014eae:	2220      	movs	r2, #32
 8014eb0:	4053      	eors	r3, r2
 8014eb2:	637b      	str	r3, [r7, #52]	@ 0x34
 8014eb4:	68fb      	ldr	r3, [r7, #12]
 8014eb6:	681b      	ldr	r3, [r3, #0]
 8014eb8:	001a      	movs	r2, r3
 8014eba:	68bb      	ldr	r3, [r7, #8]
 8014ebc:	781b      	ldrb	r3, [r3, #0]
 8014ebe:	009b      	lsls	r3, r3, #2
 8014ec0:	18d3      	adds	r3, r2, r3
 8014ec2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014ec4:	4905      	ldr	r1, [pc, #20]	@ (8014edc <HAL_PCD_EP_DB_Transmit+0x818>)
 8014ec6:	430a      	orrs	r2, r1
 8014ec8:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8014eca:	2300      	movs	r3, #0
}
 8014ecc:	0018      	movs	r0, r3
 8014ece:	46bd      	mov	sp, r7
 8014ed0:	b010      	add	sp, #64	@ 0x40
 8014ed2:	bdb0      	pop	{r4, r5, r7, pc}
 8014ed4:	40009800 	.word	0x40009800
 8014ed8:	07ff8fbf 	.word	0x07ff8fbf
 8014edc:	00008080 	.word	0x00008080

08014ee0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8014ee0:	b590      	push	{r4, r7, lr}
 8014ee2:	b087      	sub	sp, #28
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	60f8      	str	r0, [r7, #12]
 8014ee8:	0008      	movs	r0, r1
 8014eea:	0011      	movs	r1, r2
 8014eec:	607b      	str	r3, [r7, #4]
 8014eee:	240a      	movs	r4, #10
 8014ef0:	193b      	adds	r3, r7, r4
 8014ef2:	1c02      	adds	r2, r0, #0
 8014ef4:	801a      	strh	r2, [r3, #0]
 8014ef6:	2308      	movs	r3, #8
 8014ef8:	18fb      	adds	r3, r7, r3
 8014efa:	1c0a      	adds	r2, r1, #0
 8014efc:	801a      	strh	r2, [r3, #0]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8014efe:	0021      	movs	r1, r4
 8014f00:	187b      	adds	r3, r7, r1
 8014f02:	881b      	ldrh	r3, [r3, #0]
 8014f04:	2280      	movs	r2, #128	@ 0x80
 8014f06:	4013      	ands	r3, r2
 8014f08:	b29b      	uxth	r3, r3
 8014f0a:	2b00      	cmp	r3, #0
 8014f0c:	d00c      	beq.n	8014f28 <HAL_PCDEx_PMAConfig+0x48>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8014f0e:	187b      	adds	r3, r7, r1
 8014f10:	881b      	ldrh	r3, [r3, #0]
 8014f12:	2207      	movs	r2, #7
 8014f14:	401a      	ands	r2, r3
 8014f16:	0013      	movs	r3, r2
 8014f18:	009b      	lsls	r3, r3, #2
 8014f1a:	189b      	adds	r3, r3, r2
 8014f1c:	00db      	lsls	r3, r3, #3
 8014f1e:	3310      	adds	r3, #16
 8014f20:	68fa      	ldr	r2, [r7, #12]
 8014f22:	18d3      	adds	r3, r2, r3
 8014f24:	617b      	str	r3, [r7, #20]
 8014f26:	e00b      	b.n	8014f40 <HAL_PCDEx_PMAConfig+0x60>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8014f28:	230a      	movs	r3, #10
 8014f2a:	18fb      	adds	r3, r7, r3
 8014f2c:	881a      	ldrh	r2, [r3, #0]
 8014f2e:	0013      	movs	r3, r2
 8014f30:	009b      	lsls	r3, r3, #2
 8014f32:	189b      	adds	r3, r3, r2
 8014f34:	00db      	lsls	r3, r3, #3
 8014f36:	3351      	adds	r3, #81	@ 0x51
 8014f38:	33ff      	adds	r3, #255	@ 0xff
 8014f3a:	68fa      	ldr	r2, [r7, #12]
 8014f3c:	18d3      	adds	r3, r2, r3
 8014f3e:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8014f40:	2308      	movs	r3, #8
 8014f42:	18fb      	adds	r3, r7, r3
 8014f44:	881b      	ldrh	r3, [r3, #0]
 8014f46:	2b00      	cmp	r3, #0
 8014f48:	d107      	bne.n	8014f5a <HAL_PCDEx_PMAConfig+0x7a>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8014f4a:	697b      	ldr	r3, [r7, #20]
 8014f4c:	2200      	movs	r2, #0
 8014f4e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8014f50:	687b      	ldr	r3, [r7, #4]
 8014f52:	b29a      	uxth	r2, r3
 8014f54:	697b      	ldr	r3, [r7, #20]
 8014f56:	80da      	strh	r2, [r3, #6]
 8014f58:	e00b      	b.n	8014f72 <HAL_PCDEx_PMAConfig+0x92>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8014f5a:	697b      	ldr	r3, [r7, #20]
 8014f5c:	2201      	movs	r2, #1
 8014f5e:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8014f60:	687b      	ldr	r3, [r7, #4]
 8014f62:	b29a      	uxth	r2, r3
 8014f64:	697b      	ldr	r3, [r7, #20]
 8014f66:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8014f68:	687b      	ldr	r3, [r7, #4]
 8014f6a:	0c1b      	lsrs	r3, r3, #16
 8014f6c:	b29a      	uxth	r2, r3
 8014f6e:	697b      	ldr	r3, [r7, #20]
 8014f70:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8014f72:	2300      	movs	r3, #0
}
 8014f74:	0018      	movs	r0, r3
 8014f76:	46bd      	mov	sp, r7
 8014f78:	b007      	add	sp, #28
 8014f7a:	bd90      	pop	{r4, r7, pc}

08014f7c <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8014f7c:	b580      	push	{r7, lr}
 8014f7e:	b084      	sub	sp, #16
 8014f80:	af00      	add	r7, sp, #0
 8014f82:	6078      	str	r0, [r7, #4]

  USB_DRD_TypeDef *USBx = hpcd->Instance;
 8014f84:	687b      	ldr	r3, [r7, #4]
 8014f86:	681b      	ldr	r3, [r3, #0]
 8014f88:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8014f8a:	687a      	ldr	r2, [r7, #4]
 8014f8c:	23b4      	movs	r3, #180	@ 0xb4
 8014f8e:	009b      	lsls	r3, r3, #2
 8014f90:	2101      	movs	r1, #1
 8014f92:	50d1      	str	r1, [r2, r3]
  hpcd->LPM_State = LPM_L0;
 8014f94:	687a      	ldr	r2, [r7, #4]
 8014f96:	23b2      	movs	r3, #178	@ 0xb2
 8014f98:	009b      	lsls	r3, r3, #2
 8014f9a:	2100      	movs	r1, #0
 8014f9c:	54d1      	strb	r1, [r2, r3]

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8014f9e:	68fb      	ldr	r3, [r7, #12]
 8014fa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014fa2:	2201      	movs	r2, #1
 8014fa4:	431a      	orrs	r2, r3
 8014fa6:	68fb      	ldr	r3, [r7, #12]
 8014fa8:	655a      	str	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8014faa:	68fb      	ldr	r3, [r7, #12]
 8014fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8014fae:	2202      	movs	r2, #2
 8014fb0:	431a      	orrs	r2, r3
 8014fb2:	68fb      	ldr	r3, [r7, #12]
 8014fb4:	655a      	str	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8014fb6:	2300      	movs	r3, #0
}
 8014fb8:	0018      	movs	r0, r3
 8014fba:	46bd      	mov	sp, r7
 8014fbc:	b004      	add	sp, #16
 8014fbe:	bd80      	pop	{r7, pc}

08014fc0 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014fc0:	b580      	push	{r7, lr}
 8014fc2:	b082      	sub	sp, #8
 8014fc4:	af00      	add	r7, sp, #0
 8014fc6:	6078      	str	r0, [r7, #4]
 8014fc8:	000a      	movs	r2, r1
 8014fca:	1cfb      	adds	r3, r7, #3
 8014fcc:	701a      	strb	r2, [r3, #0]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8014fce:	46c0      	nop			@ (mov r8, r8)
 8014fd0:	46bd      	mov	sp, r7
 8014fd2:	b002      	add	sp, #8
 8014fd4:	bd80      	pop	{r7, pc}
	...

08014fd8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8014fd8:	b580      	push	{r7, lr}
 8014fda:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8014fdc:	4b04      	ldr	r3, [pc, #16]	@ (8014ff0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8014fde:	681a      	ldr	r2, [r3, #0]
 8014fe0:	4b03      	ldr	r3, [pc, #12]	@ (8014ff0 <HAL_PWR_EnableBkUpAccess+0x18>)
 8014fe2:	2180      	movs	r1, #128	@ 0x80
 8014fe4:	0049      	lsls	r1, r1, #1
 8014fe6:	430a      	orrs	r2, r1
 8014fe8:	601a      	str	r2, [r3, #0]
}
 8014fea:	46c0      	nop			@ (mov r8, r8)
 8014fec:	46bd      	mov	sp, r7
 8014fee:	bd80      	pop	{r7, pc}
 8014ff0:	40007000 	.word	0x40007000

08014ff4 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8014ff4:	b580      	push	{r7, lr}
 8014ff6:	b082      	sub	sp, #8
 8014ff8:	af00      	add	r7, sp, #0
 8014ffa:	6078      	str	r0, [r7, #4]
 8014ffc:	000a      	movs	r2, r1
 8014ffe:	1cfb      	adds	r3, r7, #3
 8015000:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	2b00      	cmp	r3, #0
 8015006:	d10d      	bne.n	8015024 <HAL_PWR_EnterSLEEPMode+0x30>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 8015008:	4b15      	ldr	r3, [pc, #84]	@ (8015060 <HAL_PWR_EnterSLEEPMode+0x6c>)
 801500a:	695a      	ldr	r2, [r3, #20]
 801500c:	2380      	movs	r3, #128	@ 0x80
 801500e:	009b      	lsls	r3, r3, #2
 8015010:	401a      	ands	r2, r3
 8015012:	2380      	movs	r3, #128	@ 0x80
 8015014:	009b      	lsls	r3, r3, #2
 8015016:	429a      	cmp	r2, r3
 8015018:	d10f      	bne.n	801503a <HAL_PWR_EnterSLEEPMode+0x46>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 801501a:	f000 f89f 	bl	801515c <HAL_PWREx_DisableLowPowerRunMode>
 801501e:	1e03      	subs	r3, r0, #0
 8015020:	d00b      	beq.n	801503a <HAL_PWR_EnterSLEEPMode+0x46>
      {
        return ;
 8015022:	e019      	b.n	8015058 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF) == RESET)
 8015024:	4b0e      	ldr	r3, [pc, #56]	@ (8015060 <HAL_PWR_EnterSLEEPMode+0x6c>)
 8015026:	695a      	ldr	r2, [r3, #20]
 8015028:	2380      	movs	r3, #128	@ 0x80
 801502a:	009b      	lsls	r3, r3, #2
 801502c:	401a      	ands	r2, r3
 801502e:	2380      	movs	r3, #128	@ 0x80
 8015030:	009b      	lsls	r3, r3, #2
 8015032:	429a      	cmp	r2, r3
 8015034:	d001      	beq.n	801503a <HAL_PWR_EnterSLEEPMode+0x46>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8015036:	f000 f883 	bl	8015140 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 801503a:	4b0a      	ldr	r3, [pc, #40]	@ (8015064 <HAL_PWR_EnterSLEEPMode+0x70>)
 801503c:	691a      	ldr	r2, [r3, #16]
 801503e:	4b09      	ldr	r3, [pc, #36]	@ (8015064 <HAL_PWR_EnterSLEEPMode+0x70>)
 8015040:	2104      	movs	r1, #4
 8015042:	438a      	bics	r2, r1
 8015044:	611a      	str	r2, [r3, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8015046:	1cfb      	adds	r3, r7, #3
 8015048:	781b      	ldrb	r3, [r3, #0]
 801504a:	2b01      	cmp	r3, #1
 801504c:	d101      	bne.n	8015052 <HAL_PWR_EnterSLEEPMode+0x5e>
  {
    /* Request Wait For Interrupt */
    __WFI();
 801504e:	bf30      	wfi
 8015050:	e002      	b.n	8015058 <HAL_PWR_EnterSLEEPMode+0x64>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8015052:	bf40      	sev
    __WFE();
 8015054:	bf20      	wfe
    __WFE();
 8015056:	bf20      	wfe
  }
}
 8015058:	46bd      	mov	sp, r7
 801505a:	b002      	add	sp, #8
 801505c:	bd80      	pop	{r7, pc}
 801505e:	46c0      	nop			@ (mov r8, r8)
 8015060:	40007000 	.word	0x40007000
 8015064:	e000ed00 	.word	0xe000ed00

08015068 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8015068:	b580      	push	{r7, lr}
 801506a:	b084      	sub	sp, #16
 801506c:	af00      	add	r7, sp, #0
 801506e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8015070:	687a      	ldr	r2, [r7, #4]
 8015072:	2380      	movs	r3, #128	@ 0x80
 8015074:	009b      	lsls	r3, r3, #2
 8015076:	429a      	cmp	r2, r3
 8015078:	d137      	bne.n	80150ea <HAL_PWREx_ControlVoltageScaling+0x82>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 801507a:	4b27      	ldr	r3, [pc, #156]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801507c:	681a      	ldr	r2, [r3, #0]
 801507e:	23c0      	movs	r3, #192	@ 0xc0
 8015080:	00db      	lsls	r3, r3, #3
 8015082:	401a      	ands	r2, r3
 8015084:	2380      	movs	r3, #128	@ 0x80
 8015086:	009b      	lsls	r3, r3, #2
 8015088:	429a      	cmp	r2, r3
 801508a:	d040      	beq.n	801510e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 801508c:	4b22      	ldr	r3, [pc, #136]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 801508e:	681b      	ldr	r3, [r3, #0]
 8015090:	4a22      	ldr	r2, [pc, #136]	@ (801511c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015092:	401a      	ands	r2, r3
 8015094:	4b20      	ldr	r3, [pc, #128]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015096:	2180      	movs	r1, #128	@ 0x80
 8015098:	0089      	lsls	r1, r1, #2
 801509a:	430a      	orrs	r2, r1
 801509c:	601a      	str	r2, [r3, #0]
      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801509e:	4b20      	ldr	r3, [pc, #128]	@ (8015120 <HAL_PWREx_ControlVoltageScaling+0xb8>)
 80150a0:	681b      	ldr	r3, [r3, #0]
 80150a2:	2232      	movs	r2, #50	@ 0x32
 80150a4:	4353      	muls	r3, r2
 80150a6:	491f      	ldr	r1, [pc, #124]	@ (8015124 <HAL_PWREx_ControlVoltageScaling+0xbc>)
 80150a8:	0018      	movs	r0, r3
 80150aa:	f7eb f853 	bl	8000154 <__udivsi3>
 80150ae:	0003      	movs	r3, r0
 80150b0:	3301      	adds	r3, #1
 80150b2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80150b4:	e002      	b.n	80150bc <HAL_PWREx_ControlVoltageScaling+0x54>
      {
        wait_loop_index--;
 80150b6:	68fb      	ldr	r3, [r7, #12]
 80150b8:	3b01      	subs	r3, #1
 80150ba:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80150bc:	4b16      	ldr	r3, [pc, #88]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80150be:	695a      	ldr	r2, [r3, #20]
 80150c0:	2380      	movs	r3, #128	@ 0x80
 80150c2:	00db      	lsls	r3, r3, #3
 80150c4:	401a      	ands	r2, r3
 80150c6:	2380      	movs	r3, #128	@ 0x80
 80150c8:	00db      	lsls	r3, r3, #3
 80150ca:	429a      	cmp	r2, r3
 80150cc:	d102      	bne.n	80150d4 <HAL_PWREx_ControlVoltageScaling+0x6c>
 80150ce:	68fb      	ldr	r3, [r7, #12]
 80150d0:	2b00      	cmp	r3, #0
 80150d2:	d1f0      	bne.n	80150b6 <HAL_PWREx_ControlVoltageScaling+0x4e>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80150d4:	4b10      	ldr	r3, [pc, #64]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80150d6:	695a      	ldr	r2, [r3, #20]
 80150d8:	2380      	movs	r3, #128	@ 0x80
 80150da:	00db      	lsls	r3, r3, #3
 80150dc:	401a      	ands	r2, r3
 80150de:	2380      	movs	r3, #128	@ 0x80
 80150e0:	00db      	lsls	r3, r3, #3
 80150e2:	429a      	cmp	r2, r3
 80150e4:	d113      	bne.n	801510e <HAL_PWREx_ControlVoltageScaling+0xa6>
      {
        return HAL_TIMEOUT;
 80150e6:	2303      	movs	r3, #3
 80150e8:	e012      	b.n	8015110 <HAL_PWREx_ControlVoltageScaling+0xa8>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80150ea:	4b0b      	ldr	r3, [pc, #44]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80150ec:	681a      	ldr	r2, [r3, #0]
 80150ee:	23c0      	movs	r3, #192	@ 0xc0
 80150f0:	00db      	lsls	r3, r3, #3
 80150f2:	401a      	ands	r2, r3
 80150f4:	2380      	movs	r3, #128	@ 0x80
 80150f6:	00db      	lsls	r3, r3, #3
 80150f8:	429a      	cmp	r2, r3
 80150fa:	d008      	beq.n	801510e <HAL_PWREx_ControlVoltageScaling+0xa6>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80150fc:	4b06      	ldr	r3, [pc, #24]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80150fe:	681b      	ldr	r3, [r3, #0]
 8015100:	4a06      	ldr	r2, [pc, #24]	@ (801511c <HAL_PWREx_ControlVoltageScaling+0xb4>)
 8015102:	401a      	ands	r2, r3
 8015104:	4b04      	ldr	r3, [pc, #16]	@ (8015118 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8015106:	2180      	movs	r1, #128	@ 0x80
 8015108:	00c9      	lsls	r1, r1, #3
 801510a:	430a      	orrs	r2, r1
 801510c:	601a      	str	r2, [r3, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
  return HAL_OK;
 801510e:	2300      	movs	r3, #0
}
 8015110:	0018      	movs	r0, r3
 8015112:	46bd      	mov	sp, r7
 8015114:	b004      	add	sp, #16
 8015116:	bd80      	pop	{r7, pc}
 8015118:	40007000 	.word	0x40007000
 801511c:	fffff9ff 	.word	0xfffff9ff
 8015120:	20000000 	.word	0x20000000
 8015124:	000f4240 	.word	0x000f4240

08015128 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  *
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8015128:	b580      	push	{r7, lr}
 801512a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 801512c:	4b03      	ldr	r3, [pc, #12]	@ (801513c <HAL_PWREx_GetVoltageRange+0x14>)
 801512e:	681a      	ldr	r2, [r3, #0]
 8015130:	23c0      	movs	r3, #192	@ 0xc0
 8015132:	00db      	lsls	r3, r3, #3
 8015134:	4013      	ands	r3, r2
}
 8015136:	0018      	movs	r0, r3
 8015138:	46bd      	mov	sp, r7
 801513a:	bd80      	pop	{r7, pc}
 801513c:	40007000 	.word	0x40007000

08015140 <HAL_PWREx_EnableLowPowerRunMode>:
  *        Setting RUN_PD in FLASH_ACR then appropriately reducing the clock frequency must
  *        be done before calling HAL_PWREx_EnableLowPowerRunMode() API.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8015140:	b580      	push	{r7, lr}
 8015142:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8015144:	4b04      	ldr	r3, [pc, #16]	@ (8015158 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8015146:	681a      	ldr	r2, [r3, #0]
 8015148:	4b03      	ldr	r3, [pc, #12]	@ (8015158 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 801514a:	2180      	movs	r1, #128	@ 0x80
 801514c:	01c9      	lsls	r1, r1, #7
 801514e:	430a      	orrs	r2, r1
 8015150:	601a      	str	r2, [r3, #0]
}
 8015152:	46c0      	nop			@ (mov r8, r8)
 8015154:	46bd      	mov	sp, r7
 8015156:	bd80      	pop	{r7, pc}
 8015158:	40007000 	.word	0x40007000

0801515c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 801515c:	b580      	push	{r7, lr}
 801515e:	b082      	sub	sp, #8
 8015160:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8015162:	4b18      	ldr	r3, [pc, #96]	@ (80151c4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8015164:	681a      	ldr	r2, [r3, #0]
 8015166:	4b17      	ldr	r3, [pc, #92]	@ (80151c4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8015168:	4917      	ldr	r1, [pc, #92]	@ (80151c8 <HAL_PWREx_DisableLowPowerRunMode+0x6c>)
 801516a:	400a      	ands	r2, r1
 801516c:	601a      	str	r2, [r3, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 801516e:	4b17      	ldr	r3, [pc, #92]	@ (80151cc <HAL_PWREx_DisableLowPowerRunMode+0x70>)
 8015170:	681b      	ldr	r3, [r3, #0]
 8015172:	2232      	movs	r2, #50	@ 0x32
 8015174:	4353      	muls	r3, r2
 8015176:	4916      	ldr	r1, [pc, #88]	@ (80151d0 <HAL_PWREx_DisableLowPowerRunMode+0x74>)
 8015178:	0018      	movs	r0, r3
 801517a:	f7ea ffeb 	bl	8000154 <__udivsi3>
 801517e:	0003      	movs	r3, r0
 8015180:	3301      	adds	r3, #1
 8015182:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8015184:	e002      	b.n	801518c <HAL_PWREx_DisableLowPowerRunMode+0x30>
  {
    wait_loop_index--;
 8015186:	687b      	ldr	r3, [r7, #4]
 8015188:	3b01      	subs	r3, #1
 801518a:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 801518c:	4b0d      	ldr	r3, [pc, #52]	@ (80151c4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 801518e:	695a      	ldr	r2, [r3, #20]
 8015190:	2380      	movs	r3, #128	@ 0x80
 8015192:	009b      	lsls	r3, r3, #2
 8015194:	401a      	ands	r2, r3
 8015196:	2380      	movs	r3, #128	@ 0x80
 8015198:	009b      	lsls	r3, r3, #2
 801519a:	429a      	cmp	r2, r3
 801519c:	d102      	bne.n	80151a4 <HAL_PWREx_DisableLowPowerRunMode+0x48>
 801519e:	687b      	ldr	r3, [r7, #4]
 80151a0:	2b00      	cmp	r3, #0
 80151a2:	d1f0      	bne.n	8015186 <HAL_PWREx_DisableLowPowerRunMode+0x2a>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF))
 80151a4:	4b07      	ldr	r3, [pc, #28]	@ (80151c4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 80151a6:	695a      	ldr	r2, [r3, #20]
 80151a8:	2380      	movs	r3, #128	@ 0x80
 80151aa:	009b      	lsls	r3, r3, #2
 80151ac:	401a      	ands	r2, r3
 80151ae:	2380      	movs	r3, #128	@ 0x80
 80151b0:	009b      	lsls	r3, r3, #2
 80151b2:	429a      	cmp	r2, r3
 80151b4:	d101      	bne.n	80151ba <HAL_PWREx_DisableLowPowerRunMode+0x5e>
  {
    return HAL_TIMEOUT;
 80151b6:	2303      	movs	r3, #3
 80151b8:	e000      	b.n	80151bc <HAL_PWREx_DisableLowPowerRunMode+0x60>
  }

  return HAL_OK;
 80151ba:	2300      	movs	r3, #0
}
 80151bc:	0018      	movs	r0, r3
 80151be:	46bd      	mov	sp, r7
 80151c0:	b002      	add	sp, #8
 80151c2:	bd80      	pop	{r7, pc}
 80151c4:	40007000 	.word	0x40007000
 80151c8:	ffffbfff 	.word	0xffffbfff
 80151cc:	20000000 	.word	0x20000000
 80151d0:	000f4240 	.word	0x000f4240

080151d4 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80151d4:	b580      	push	{r7, lr}
 80151d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80151d8:	4b04      	ldr	r3, [pc, #16]	@ (80151ec <HAL_PWREx_EnableVddUSB+0x18>)
 80151da:	685a      	ldr	r2, [r3, #4]
 80151dc:	4b03      	ldr	r3, [pc, #12]	@ (80151ec <HAL_PWREx_EnableVddUSB+0x18>)
 80151de:	2180      	movs	r1, #128	@ 0x80
 80151e0:	00c9      	lsls	r1, r1, #3
 80151e2:	430a      	orrs	r2, r1
 80151e4:	605a      	str	r2, [r3, #4]
}
 80151e6:	46c0      	nop			@ (mov r8, r8)
 80151e8:	46bd      	mov	sp, r7
 80151ea:	bd80      	pop	{r7, pc}
 80151ec:	40007000 	.word	0x40007000

080151f0 <HAL_RCC_DeInit>:
  *            - LSI, LSE and RTC clocks
  * @retval None
  */

HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 80151f0:	b580      	push	{r7, lr}
 80151f2:	b082      	sub	sp, #8
 80151f4:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get start tick*/
  tickstart = HAL_GetTick();
 80151f6:	f7f9 fabf 	bl	800e778 <HAL_GetTick>
 80151fa:	0003      	movs	r3, r0
 80151fc:	607b      	str	r3, [r7, #4]

  /* Set MSION bit */
  SET_BIT(RCC->CR, RCC_CR_MSION);
 80151fe:	4b44      	ldr	r3, [pc, #272]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015200:	681a      	ldr	r2, [r3, #0]
 8015202:	4b43      	ldr	r3, [pc, #268]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015204:	2101      	movs	r1, #1
 8015206:	430a      	orrs	r2, r1
 8015208:	601a      	str	r2, [r3, #0]

  /* Insure MSIRDY bit is set before writing default MSISRANGE value */
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801520a:	e008      	b.n	801521e <HAL_RCC_DeInit+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 801520c:	f7f9 fab4 	bl	800e778 <HAL_GetTick>
 8015210:	0002      	movs	r2, r0
 8015212:	687b      	ldr	r3, [r7, #4]
 8015214:	1ad3      	subs	r3, r2, r3
 8015216:	2b02      	cmp	r3, #2
 8015218:	d901      	bls.n	801521e <HAL_RCC_DeInit+0x2e>
    {
      return HAL_TIMEOUT;
 801521a:	2303      	movs	r3, #3
 801521c:	e074      	b.n	8015308 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 801521e:	4b3c      	ldr	r3, [pc, #240]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015220:	681b      	ldr	r3, [r3, #0]
 8015222:	2202      	movs	r2, #2
 8015224:	4013      	ands	r3, r2
 8015226:	d0f1      	beq.n	801520c <HAL_RCC_DeInit+0x1c>
    }
  }

  /* Set MSIRANGE default value */
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, RCC_MSIRANGE_6);
 8015228:	4b39      	ldr	r3, [pc, #228]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 801522a:	681b      	ldr	r3, [r3, #0]
 801522c:	22f0      	movs	r2, #240	@ 0xf0
 801522e:	4393      	bics	r3, r2
 8015230:	001a      	movs	r2, r3
 8015232:	4b37      	ldr	r3, [pc, #220]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015234:	2160      	movs	r1, #96	@ 0x60
 8015236:	430a      	orrs	r2, r1
 8015238:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register (MSI is selected as system clock source) */
  CLEAR_REG(RCC->CFGR);
 801523a:	4b35      	ldr	r3, [pc, #212]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 801523c:	2200      	movs	r2, #0
 801523e:	609a      	str	r2, [r3, #8]

  /* Update the SystemCoreClock global variable for MSI as system clock source */
  SystemCoreClock = MSI_VALUE;
 8015240:	4b34      	ldr	r3, [pc, #208]	@ (8015314 <HAL_RCC_DeInit+0x124>)
 8015242:	4a35      	ldr	r2, [pc, #212]	@ (8015318 <HAL_RCC_DeInit+0x128>)
 8015244:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clock settings  */
  if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8015246:	4b35      	ldr	r3, [pc, #212]	@ (801531c <HAL_RCC_DeInit+0x12c>)
 8015248:	681b      	ldr	r3, [r3, #0]
 801524a:	0018      	movs	r0, r3
 801524c:	f7f9 fa38 	bl	800e6c0 <HAL_InitTick>
 8015250:	1e03      	subs	r3, r0, #0
 8015252:	d001      	beq.n	8015258 <HAL_RCC_DeInit+0x68>
  {
    return HAL_ERROR;
 8015254:	2301      	movs	r3, #1
 8015256:	e057      	b.n	8015308 <HAL_RCC_DeInit+0x118>
  }

  /* Insure MSI selected as system clock source */
  /* Get start tick */
  tickstart = HAL_GetTick();
 8015258:	f7f9 fa8e 	bl	800e778 <HAL_GetTick>
 801525c:	0003      	movs	r3, r0
 801525e:	607b      	str	r3, [r7, #4]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8015260:	e009      	b.n	8015276 <HAL_RCC_DeInit+0x86>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015262:	f7f9 fa89 	bl	800e778 <HAL_GetTick>
 8015266:	0002      	movs	r2, r0
 8015268:	687b      	ldr	r3, [r7, #4]
 801526a:	1ad3      	subs	r3, r2, r3
 801526c:	4a2c      	ldr	r2, [pc, #176]	@ (8015320 <HAL_RCC_DeInit+0x130>)
 801526e:	4293      	cmp	r3, r2
 8015270:	d901      	bls.n	8015276 <HAL_RCC_DeInit+0x86>
    {
      return HAL_TIMEOUT;
 8015272:	2303      	movs	r3, #3
 8015274:	e048      	b.n	8015308 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != 0U)
 8015276:	4b26      	ldr	r3, [pc, #152]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015278:	689b      	ldr	r3, [r3, #8]
 801527a:	2238      	movs	r2, #56	@ 0x38
 801527c:	4013      	ands	r3, r2
 801527e:	d1f0      	bne.n	8015262 <HAL_RCC_DeInit+0x72>
    }
  }

  /* Reset HSION, HSIKERON, HSIASFS, HSEON, HSECSSON, PLLON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSIKERON | RCC_CR_HSIASFS | RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON);
 8015280:	4b23      	ldr	r3, [pc, #140]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015282:	681a      	ldr	r2, [r3, #0]
 8015284:	4b22      	ldr	r3, [pc, #136]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015286:	4927      	ldr	r1, [pc, #156]	@ (8015324 <HAL_RCC_DeInit+0x134>)
 8015288:	400a      	ands	r2, r1
 801528a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 801528c:	4b20      	ldr	r3, [pc, #128]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 801528e:	681a      	ldr	r2, [r3, #0]
 8015290:	4b1f      	ldr	r3, [pc, #124]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 8015292:	4925      	ldr	r1, [pc, #148]	@ (8015328 <HAL_RCC_DeInit+0x138>)
 8015294:	400a      	ands	r2, r1
 8015296:	601a      	str	r2, [r3, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8015298:	f7f9 fa6e 	bl	800e778 <HAL_GetTick>
 801529c:	0003      	movs	r3, r0
 801529e:	607b      	str	r3, [r7, #4]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80152a0:	e008      	b.n	80152b4 <HAL_RCC_DeInit+0xc4>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80152a2:	f7f9 fa69 	bl	800e778 <HAL_GetTick>
 80152a6:	0002      	movs	r2, r0
 80152a8:	687b      	ldr	r3, [r7, #4]
 80152aa:	1ad3      	subs	r3, r2, r3
 80152ac:	2b02      	cmp	r3, #2
 80152ae:	d901      	bls.n	80152b4 <HAL_RCC_DeInit+0xc4>
    {
      return HAL_TIMEOUT;
 80152b0:	2303      	movs	r3, #3
 80152b2:	e029      	b.n	8015308 <HAL_RCC_DeInit+0x118>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80152b4:	4b16      	ldr	r3, [pc, #88]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152b6:	681a      	ldr	r2, [r3, #0]
 80152b8:	2380      	movs	r3, #128	@ 0x80
 80152ba:	049b      	lsls	r3, r3, #18
 80152bc:	4013      	ands	r3, r2
 80152be:	d1f0      	bne.n	80152a2 <HAL_RCC_DeInit+0xb2>
    }
  }

  /* Reset PLLCFGR register */
  CLEAR_REG(RCC->PLLCFGR);
 80152c0:	4b13      	ldr	r3, [pc, #76]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152c2:	2200      	movs	r2, #0
 80152c4:	60da      	str	r2, [r3, #12]
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN_4);
 80152c6:	4b12      	ldr	r3, [pc, #72]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152c8:	68da      	ldr	r2, [r3, #12]
 80152ca:	4b11      	ldr	r3, [pc, #68]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152cc:	2180      	movs	r1, #128	@ 0x80
 80152ce:	0149      	lsls	r1, r1, #5
 80152d0:	430a      	orrs	r2, r1
 80152d2:	60da      	str	r2, [r3, #12]

  /* Disable all interrupts */
  CLEAR_REG(RCC->CIER);
 80152d4:	4b0e      	ldr	r3, [pc, #56]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152d6:	2200      	movs	r2, #0
 80152d8:	619a      	str	r2, [r3, #24]

  /* Clear all interrupts flags */
  CLEAR_REG(RCC->CICR);
 80152da:	4b0d      	ldr	r3, [pc, #52]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152dc:	2200      	movs	r2, #0
 80152de:	621a      	str	r2, [r3, #32]

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 80152e0:	4a0b      	ldr	r2, [pc, #44]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152e2:	2394      	movs	r3, #148	@ 0x94
 80152e4:	58d3      	ldr	r3, [r2, r3]
 80152e6:	490a      	ldr	r1, [pc, #40]	@ (8015310 <HAL_RCC_DeInit+0x120>)
 80152e8:	2280      	movs	r2, #128	@ 0x80
 80152ea:	0412      	lsls	r2, r2, #16
 80152ec:	4313      	orrs	r3, r2
 80152ee:	2294      	movs	r2, #148	@ 0x94
 80152f0:	508b      	str	r3, [r1, r2]

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = MSI_VALUE;
 80152f2:	4b08      	ldr	r3, [pc, #32]	@ (8015314 <HAL_RCC_DeInit+0x124>)
 80152f4:	4a08      	ldr	r2, [pc, #32]	@ (8015318 <HAL_RCC_DeInit+0x128>)
 80152f6:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80152f8:	2003      	movs	r0, #3
 80152fa:	f7f9 f9e1 	bl	800e6c0 <HAL_InitTick>
 80152fe:	1e03      	subs	r3, r0, #0
 8015300:	d001      	beq.n	8015306 <HAL_RCC_DeInit+0x116>
  {
    return HAL_ERROR;
 8015302:	2301      	movs	r3, #1
 8015304:	e000      	b.n	8015308 <HAL_RCC_DeInit+0x118>
  }
  else
  {
    return HAL_OK;
 8015306:	2300      	movs	r3, #0
  }
}
 8015308:	0018      	movs	r0, r3
 801530a:	46bd      	mov	sp, r7
 801530c:	b002      	add	sp, #8
 801530e:	bd80      	pop	{r7, pc}
 8015310:	40021000 	.word	0x40021000
 8015314:	20000000 	.word	0x20000000
 8015318:	003d0900 	.word	0x003d0900
 801531c:	20000020 	.word	0x20000020
 8015320:	00001388 	.word	0x00001388
 8015324:	fef6f4ff 	.word	0xfef6f4ff
 8015328:	fffbffff 	.word	0xfffbffff

0801532c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 801532c:	b5b0      	push	{r4, r5, r7, lr}
 801532e:	b088      	sub	sp, #32
 8015330:	af00      	add	r7, sp, #0
 8015332:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015334:	4bc9      	ldr	r3, [pc, #804]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015336:	689b      	ldr	r3, [r3, #8]
 8015338:	2238      	movs	r2, #56	@ 0x38
 801533a:	4013      	ands	r3, r2
 801533c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 801533e:	4bc7      	ldr	r3, [pc, #796]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015340:	68db      	ldr	r3, [r3, #12]
 8015342:	2203      	movs	r2, #3
 8015344:	4013      	ands	r3, r2
 8015346:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8015348:	687b      	ldr	r3, [r7, #4]
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	2210      	movs	r2, #16
 801534e:	4013      	ands	r3, r2
 8015350:	d100      	bne.n	8015354 <HAL_RCC_OscConfig+0x28>
 8015352:	e0ef      	b.n	8015534 <HAL_RCC_OscConfig+0x208>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015354:	69bb      	ldr	r3, [r7, #24]
 8015356:	2b00      	cmp	r3, #0
 8015358:	d007      	beq.n	801536a <HAL_RCC_OscConfig+0x3e>
 801535a:	69bb      	ldr	r3, [r7, #24]
 801535c:	2b18      	cmp	r3, #24
 801535e:	d000      	beq.n	8015362 <HAL_RCC_OscConfig+0x36>
 8015360:	e093      	b.n	801548a <HAL_RCC_OscConfig+0x15e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8015362:	697b      	ldr	r3, [r7, #20]
 8015364:	2b01      	cmp	r3, #1
 8015366:	d000      	beq.n	801536a <HAL_RCC_OscConfig+0x3e>
 8015368:	e08f      	b.n	801548a <HAL_RCC_OscConfig+0x15e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 801536a:	4bbc      	ldr	r3, [pc, #752]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 801536c:	681b      	ldr	r3, [r3, #0]
 801536e:	2202      	movs	r2, #2
 8015370:	4013      	ands	r3, r2
 8015372:	d006      	beq.n	8015382 <HAL_RCC_OscConfig+0x56>
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	69db      	ldr	r3, [r3, #28]
 8015378:	2b00      	cmp	r3, #0
 801537a:	d102      	bne.n	8015382 <HAL_RCC_OscConfig+0x56>
      {
        return HAL_ERROR;
 801537c:	2301      	movs	r3, #1
 801537e:	f000 fbf2 	bl	8015b66 <HAL_RCC_OscConfig+0x83a>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015386:	4bb5      	ldr	r3, [pc, #724]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015388:	681b      	ldr	r3, [r3, #0]
 801538a:	2108      	movs	r1, #8
 801538c:	400b      	ands	r3, r1
 801538e:	d004      	beq.n	801539a <HAL_RCC_OscConfig+0x6e>
 8015390:	4bb2      	ldr	r3, [pc, #712]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015392:	681b      	ldr	r3, [r3, #0]
 8015394:	21f0      	movs	r1, #240	@ 0xf0
 8015396:	400b      	ands	r3, r1
 8015398:	e005      	b.n	80153a6 <HAL_RCC_OscConfig+0x7a>
 801539a:	49b0      	ldr	r1, [pc, #704]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 801539c:	2394      	movs	r3, #148	@ 0x94
 801539e:	58cb      	ldr	r3, [r1, r3]
 80153a0:	091b      	lsrs	r3, r3, #4
 80153a2:	21f0      	movs	r1, #240	@ 0xf0
 80153a4:	400b      	ands	r3, r1
 80153a6:	4293      	cmp	r3, r2
 80153a8:	d225      	bcs.n	80153f6 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80153aa:	687b      	ldr	r3, [r7, #4]
 80153ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80153ae:	0018      	movs	r0, r3
 80153b0:	f000 fd6e 	bl	8015e90 <RCC_SetFlashLatencyFromMSIRange>
 80153b4:	1e03      	subs	r3, r0, #0
 80153b6:	d002      	beq.n	80153be <HAL_RCC_OscConfig+0x92>
          {
            return HAL_ERROR;
 80153b8:	2301      	movs	r3, #1
 80153ba:	f000 fbd4 	bl	8015b66 <HAL_RCC_OscConfig+0x83a>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80153be:	4ba7      	ldr	r3, [pc, #668]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153c0:	681a      	ldr	r2, [r3, #0]
 80153c2:	4ba6      	ldr	r3, [pc, #664]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153c4:	2108      	movs	r1, #8
 80153c6:	430a      	orrs	r2, r1
 80153c8:	601a      	str	r2, [r3, #0]
 80153ca:	4ba4      	ldr	r3, [pc, #656]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	22f0      	movs	r2, #240	@ 0xf0
 80153d0:	4393      	bics	r3, r2
 80153d2:	0019      	movs	r1, r3
 80153d4:	687b      	ldr	r3, [r7, #4]
 80153d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80153d8:	4ba0      	ldr	r3, [pc, #640]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153da:	430a      	orrs	r2, r1
 80153dc:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80153de:	4b9f      	ldr	r3, [pc, #636]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153e0:	685b      	ldr	r3, [r3, #4]
 80153e2:	4a9f      	ldr	r2, [pc, #636]	@ (8015660 <HAL_RCC_OscConfig+0x334>)
 80153e4:	4013      	ands	r3, r2
 80153e6:	0019      	movs	r1, r3
 80153e8:	687b      	ldr	r3, [r7, #4]
 80153ea:	6a1b      	ldr	r3, [r3, #32]
 80153ec:	021a      	lsls	r2, r3, #8
 80153ee:	4b9b      	ldr	r3, [pc, #620]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153f0:	430a      	orrs	r2, r1
 80153f2:	605a      	str	r2, [r3, #4]
 80153f4:	e027      	b.n	8015446 <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80153f6:	4b99      	ldr	r3, [pc, #612]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153f8:	681a      	ldr	r2, [r3, #0]
 80153fa:	4b98      	ldr	r3, [pc, #608]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80153fc:	2108      	movs	r1, #8
 80153fe:	430a      	orrs	r2, r1
 8015400:	601a      	str	r2, [r3, #0]
 8015402:	4b96      	ldr	r3, [pc, #600]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015404:	681b      	ldr	r3, [r3, #0]
 8015406:	22f0      	movs	r2, #240	@ 0xf0
 8015408:	4393      	bics	r3, r2
 801540a:	0019      	movs	r1, r3
 801540c:	687b      	ldr	r3, [r7, #4]
 801540e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8015410:	4b92      	ldr	r3, [pc, #584]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015412:	430a      	orrs	r2, r1
 8015414:	601a      	str	r2, [r3, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8015416:	4b91      	ldr	r3, [pc, #580]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015418:	685b      	ldr	r3, [r3, #4]
 801541a:	4a91      	ldr	r2, [pc, #580]	@ (8015660 <HAL_RCC_OscConfig+0x334>)
 801541c:	4013      	ands	r3, r2
 801541e:	0019      	movs	r1, r3
 8015420:	687b      	ldr	r3, [r7, #4]
 8015422:	6a1b      	ldr	r3, [r3, #32]
 8015424:	021a      	lsls	r2, r3, #8
 8015426:	4b8d      	ldr	r3, [pc, #564]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015428:	430a      	orrs	r2, r1
 801542a:	605a      	str	r2, [r3, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 801542c:	69bb      	ldr	r3, [r7, #24]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d109      	bne.n	8015446 <HAL_RCC_OscConfig+0x11a>
          {
            if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8015432:	687b      	ldr	r3, [r7, #4]
 8015434:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015436:	0018      	movs	r0, r3
 8015438:	f000 fd2a 	bl	8015e90 <RCC_SetFlashLatencyFromMSIRange>
 801543c:	1e03      	subs	r3, r0, #0
 801543e:	d002      	beq.n	8015446 <HAL_RCC_OscConfig+0x11a>
            {
              return HAL_ERROR;
 8015440:	2301      	movs	r3, #1
 8015442:	f000 fb90 	bl	8015b66 <HAL_RCC_OscConfig+0x83a>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015446:	f000 fc87 	bl	8015d58 <HAL_RCC_GetSysClockFreq>
 801544a:	0001      	movs	r1, r0
 801544c:	4b83      	ldr	r3, [pc, #524]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 801544e:	689b      	ldr	r3, [r3, #8]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015450:	0a1b      	lsrs	r3, r3, #8
 8015452:	220f      	movs	r2, #15
 8015454:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015456:	4a83      	ldr	r2, [pc, #524]	@ (8015664 <HAL_RCC_OscConfig+0x338>)
 8015458:	5cd3      	ldrb	r3, [r2, r3]
                                                                      >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 801545a:	001a      	movs	r2, r3
 801545c:	231f      	movs	r3, #31
 801545e:	4013      	ands	r3, r2
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015460:	000a      	movs	r2, r1
 8015462:	40da      	lsrs	r2, r3
 8015464:	4b80      	ldr	r3, [pc, #512]	@ (8015668 <HAL_RCC_OscConfig+0x33c>)
 8015466:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8015468:	4b80      	ldr	r3, [pc, #512]	@ (801566c <HAL_RCC_OscConfig+0x340>)
 801546a:	681b      	ldr	r3, [r3, #0]
 801546c:	250f      	movs	r5, #15
 801546e:	197c      	adds	r4, r7, r5
 8015470:	0018      	movs	r0, r3
 8015472:	f7f9 f925 	bl	800e6c0 <HAL_InitTick>
 8015476:	0003      	movs	r3, r0
 8015478:	7023      	strb	r3, [r4, #0]
        if (status != HAL_OK)
 801547a:	197b      	adds	r3, r7, r5
 801547c:	781b      	ldrb	r3, [r3, #0]
 801547e:	2b00      	cmp	r3, #0
 8015480:	d057      	beq.n	8015532 <HAL_RCC_OscConfig+0x206>
        {
          return status;
 8015482:	197b      	adds	r3, r7, r5
 8015484:	781b      	ldrb	r3, [r3, #0]
 8015486:	f000 fb6e 	bl	8015b66 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 801548a:	687b      	ldr	r3, [r7, #4]
 801548c:	69db      	ldr	r3, [r3, #28]
 801548e:	2b00      	cmp	r3, #0
 8015490:	d035      	beq.n	80154fe <HAL_RCC_OscConfig+0x1d2>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8015492:	4b72      	ldr	r3, [pc, #456]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015494:	681a      	ldr	r2, [r3, #0]
 8015496:	4b71      	ldr	r3, [pc, #452]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015498:	2101      	movs	r1, #1
 801549a:	430a      	orrs	r2, r1
 801549c:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801549e:	f7f9 f96b 	bl	800e778 <HAL_GetTick>
 80154a2:	0003      	movs	r3, r0
 80154a4:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80154a6:	e009      	b.n	80154bc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 80154a8:	f7f9 f966 	bl	800e778 <HAL_GetTick>
 80154ac:	0002      	movs	r2, r0
 80154ae:	693b      	ldr	r3, [r7, #16]
 80154b0:	1ad3      	subs	r3, r2, r3
 80154b2:	2b02      	cmp	r3, #2
 80154b4:	d902      	bls.n	80154bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80154b6:	2303      	movs	r3, #3
 80154b8:	f000 fb55 	bl	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80154bc:	4b67      	ldr	r3, [pc, #412]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154be:	681b      	ldr	r3, [r3, #0]
 80154c0:	2202      	movs	r2, #2
 80154c2:	4013      	ands	r3, r2
 80154c4:	d0f0      	beq.n	80154a8 <HAL_RCC_OscConfig+0x17c>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80154c6:	4b65      	ldr	r3, [pc, #404]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154c8:	681a      	ldr	r2, [r3, #0]
 80154ca:	4b64      	ldr	r3, [pc, #400]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154cc:	2108      	movs	r1, #8
 80154ce:	430a      	orrs	r2, r1
 80154d0:	601a      	str	r2, [r3, #0]
 80154d2:	4b62      	ldr	r3, [pc, #392]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154d4:	681b      	ldr	r3, [r3, #0]
 80154d6:	22f0      	movs	r2, #240	@ 0xf0
 80154d8:	4393      	bics	r3, r2
 80154da:	0019      	movs	r1, r3
 80154dc:	687b      	ldr	r3, [r7, #4]
 80154de:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80154e0:	4b5e      	ldr	r3, [pc, #376]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154e2:	430a      	orrs	r2, r1
 80154e4:	601a      	str	r2, [r3, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80154e6:	4b5d      	ldr	r3, [pc, #372]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154e8:	685b      	ldr	r3, [r3, #4]
 80154ea:	4a5d      	ldr	r2, [pc, #372]	@ (8015660 <HAL_RCC_OscConfig+0x334>)
 80154ec:	4013      	ands	r3, r2
 80154ee:	0019      	movs	r1, r3
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	6a1b      	ldr	r3, [r3, #32]
 80154f4:	021a      	lsls	r2, r3, #8
 80154f6:	4b59      	ldr	r3, [pc, #356]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80154f8:	430a      	orrs	r2, r1
 80154fa:	605a      	str	r2, [r3, #4]
 80154fc:	e01a      	b.n	8015534 <HAL_RCC_OscConfig+0x208>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80154fe:	4b57      	ldr	r3, [pc, #348]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015500:	681a      	ldr	r2, [r3, #0]
 8015502:	4b56      	ldr	r3, [pc, #344]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015504:	2101      	movs	r1, #1
 8015506:	438a      	bics	r2, r1
 8015508:	601a      	str	r2, [r3, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 801550a:	f7f9 f935 	bl	800e778 <HAL_GetTick>
 801550e:	0003      	movs	r3, r0
 8015510:	613b      	str	r3, [r7, #16]

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015512:	e008      	b.n	8015526 <HAL_RCC_OscConfig+0x1fa>
        {
          if ((HAL_GetTick() - tickstart) > RCC_MSI_TIMEOUT_VALUE)
 8015514:	f7f9 f930 	bl	800e778 <HAL_GetTick>
 8015518:	0002      	movs	r2, r0
 801551a:	693b      	ldr	r3, [r7, #16]
 801551c:	1ad3      	subs	r3, r2, r3
 801551e:	2b02      	cmp	r3, #2
 8015520:	d901      	bls.n	8015526 <HAL_RCC_OscConfig+0x1fa>
          {
            return HAL_TIMEOUT;
 8015522:	2303      	movs	r3, #3
 8015524:	e31f      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8015526:	4b4d      	ldr	r3, [pc, #308]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015528:	681b      	ldr	r3, [r3, #0]
 801552a:	2202      	movs	r2, #2
 801552c:	4013      	ands	r3, r2
 801552e:	d1f1      	bne.n	8015514 <HAL_RCC_OscConfig+0x1e8>
 8015530:	e000      	b.n	8015534 <HAL_RCC_OscConfig+0x208>
      if ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8015532:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8015534:	687b      	ldr	r3, [r7, #4]
 8015536:	681b      	ldr	r3, [r3, #0]
 8015538:	2201      	movs	r2, #1
 801553a:	4013      	ands	r3, r2
 801553c:	d100      	bne.n	8015540 <HAL_RCC_OscConfig+0x214>
 801553e:	e065      	b.n	801560c <HAL_RCC_OscConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8015540:	69bb      	ldr	r3, [r7, #24]
 8015542:	2b10      	cmp	r3, #16
 8015544:	d005      	beq.n	8015552 <HAL_RCC_OscConfig+0x226>
 8015546:	69bb      	ldr	r3, [r7, #24]
 8015548:	2b18      	cmp	r3, #24
 801554a:	d10e      	bne.n	801556a <HAL_RCC_OscConfig+0x23e>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 801554c:	697b      	ldr	r3, [r7, #20]
 801554e:	2b03      	cmp	r3, #3
 8015550:	d10b      	bne.n	801556a <HAL_RCC_OscConfig+0x23e>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8015552:	4b42      	ldr	r3, [pc, #264]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015554:	681a      	ldr	r2, [r3, #0]
 8015556:	2380      	movs	r3, #128	@ 0x80
 8015558:	029b      	lsls	r3, r3, #10
 801555a:	4013      	ands	r3, r2
 801555c:	d055      	beq.n	801560a <HAL_RCC_OscConfig+0x2de>
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	685b      	ldr	r3, [r3, #4]
 8015562:	2b00      	cmp	r3, #0
 8015564:	d151      	bne.n	801560a <HAL_RCC_OscConfig+0x2de>
      {
        return HAL_ERROR;
 8015566:	2301      	movs	r3, #1
 8015568:	e2fd      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801556a:	687b      	ldr	r3, [r7, #4]
 801556c:	685a      	ldr	r2, [r3, #4]
 801556e:	2380      	movs	r3, #128	@ 0x80
 8015570:	025b      	lsls	r3, r3, #9
 8015572:	429a      	cmp	r2, r3
 8015574:	d107      	bne.n	8015586 <HAL_RCC_OscConfig+0x25a>
 8015576:	4b39      	ldr	r3, [pc, #228]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015578:	681a      	ldr	r2, [r3, #0]
 801557a:	4b38      	ldr	r3, [pc, #224]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 801557c:	2180      	movs	r1, #128	@ 0x80
 801557e:	0249      	lsls	r1, r1, #9
 8015580:	430a      	orrs	r2, r1
 8015582:	601a      	str	r2, [r3, #0]
 8015584:	e013      	b.n	80155ae <HAL_RCC_OscConfig+0x282>
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	685a      	ldr	r2, [r3, #4]
 801558a:	23a0      	movs	r3, #160	@ 0xa0
 801558c:	02db      	lsls	r3, r3, #11
 801558e:	429a      	cmp	r2, r3
 8015590:	d107      	bne.n	80155a2 <HAL_RCC_OscConfig+0x276>
 8015592:	4b32      	ldr	r3, [pc, #200]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015594:	681a      	ldr	r2, [r3, #0]
 8015596:	4b31      	ldr	r3, [pc, #196]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015598:	21a0      	movs	r1, #160	@ 0xa0
 801559a:	02c9      	lsls	r1, r1, #11
 801559c:	430a      	orrs	r2, r1
 801559e:	601a      	str	r2, [r3, #0]
 80155a0:	e005      	b.n	80155ae <HAL_RCC_OscConfig+0x282>
 80155a2:	4b2e      	ldr	r3, [pc, #184]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80155a4:	681a      	ldr	r2, [r3, #0]
 80155a6:	4b2d      	ldr	r3, [pc, #180]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80155a8:	4931      	ldr	r1, [pc, #196]	@ (8015670 <HAL_RCC_OscConfig+0x344>)
 80155aa:	400a      	ands	r2, r1
 80155ac:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80155ae:	687b      	ldr	r3, [r7, #4]
 80155b0:	685b      	ldr	r3, [r3, #4]
 80155b2:	2b00      	cmp	r3, #0
 80155b4:	d014      	beq.n	80155e0 <HAL_RCC_OscConfig+0x2b4>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80155b6:	f7f9 f8df 	bl	800e778 <HAL_GetTick>
 80155ba:	0003      	movs	r3, r0
 80155bc:	613b      	str	r3, [r7, #16]
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80155be:	e008      	b.n	80155d2 <HAL_RCC_OscConfig+0x2a6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80155c0:	f7f9 f8da 	bl	800e778 <HAL_GetTick>
 80155c4:	0002      	movs	r2, r0
 80155c6:	693b      	ldr	r3, [r7, #16]
 80155c8:	1ad3      	subs	r3, r2, r3
 80155ca:	2b64      	cmp	r3, #100	@ 0x64
 80155cc:	d901      	bls.n	80155d2 <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80155ce:	2303      	movs	r3, #3
 80155d0:	e2c9      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80155d2:	4b22      	ldr	r3, [pc, #136]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80155d4:	681a      	ldr	r2, [r3, #0]
 80155d6:	2380      	movs	r3, #128	@ 0x80
 80155d8:	029b      	lsls	r3, r3, #10
 80155da:	4013      	ands	r3, r2
 80155dc:	d0f0      	beq.n	80155c0 <HAL_RCC_OscConfig+0x294>
 80155de:	e015      	b.n	801560c <HAL_RCC_OscConfig+0x2e0>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80155e0:	f7f9 f8ca 	bl	800e778 <HAL_GetTick>
 80155e4:	0003      	movs	r3, r0
 80155e6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80155e8:	e008      	b.n	80155fc <HAL_RCC_OscConfig+0x2d0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80155ea:	f7f9 f8c5 	bl	800e778 <HAL_GetTick>
 80155ee:	0002      	movs	r2, r0
 80155f0:	693b      	ldr	r3, [r7, #16]
 80155f2:	1ad3      	subs	r3, r2, r3
 80155f4:	2b64      	cmp	r3, #100	@ 0x64
 80155f6:	d901      	bls.n	80155fc <HAL_RCC_OscConfig+0x2d0>
          {
            return HAL_TIMEOUT;
 80155f8:	2303      	movs	r3, #3
 80155fa:	e2b4      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80155fc:	4b17      	ldr	r3, [pc, #92]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 80155fe:	681a      	ldr	r2, [r3, #0]
 8015600:	2380      	movs	r3, #128	@ 0x80
 8015602:	029b      	lsls	r3, r3, #10
 8015604:	4013      	ands	r3, r2
 8015606:	d1f0      	bne.n	80155ea <HAL_RCC_OscConfig+0x2be>
 8015608:	e000      	b.n	801560c <HAL_RCC_OscConfig+0x2e0>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 801560a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 801560c:	687b      	ldr	r3, [r7, #4]
 801560e:	681b      	ldr	r3, [r3, #0]
 8015610:	2202      	movs	r2, #2
 8015612:	4013      	ands	r3, r2
 8015614:	d100      	bne.n	8015618 <HAL_RCC_OscConfig+0x2ec>
 8015616:	e074      	b.n	8015702 <HAL_RCC_OscConfig+0x3d6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8015618:	69bb      	ldr	r3, [r7, #24]
 801561a:	2b08      	cmp	r3, #8
 801561c:	d005      	beq.n	801562a <HAL_RCC_OscConfig+0x2fe>
 801561e:	69bb      	ldr	r3, [r7, #24]
 8015620:	2b18      	cmp	r3, #24
 8015622:	d129      	bne.n	8015678 <HAL_RCC_OscConfig+0x34c>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8015624:	697b      	ldr	r3, [r7, #20]
 8015626:	2b02      	cmp	r3, #2
 8015628:	d126      	bne.n	8015678 <HAL_RCC_OscConfig+0x34c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801562a:	4b0c      	ldr	r3, [pc, #48]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 801562c:	681a      	ldr	r2, [r3, #0]
 801562e:	2380      	movs	r3, #128	@ 0x80
 8015630:	00db      	lsls	r3, r3, #3
 8015632:	4013      	ands	r3, r2
 8015634:	d005      	beq.n	8015642 <HAL_RCC_OscConfig+0x316>
 8015636:	687b      	ldr	r3, [r7, #4]
 8015638:	68db      	ldr	r3, [r3, #12]
 801563a:	2b00      	cmp	r3, #0
 801563c:	d101      	bne.n	8015642 <HAL_RCC_OscConfig+0x316>
      {
        return HAL_ERROR;
 801563e:	2301      	movs	r3, #1
 8015640:	e291      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8015642:	4b06      	ldr	r3, [pc, #24]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015644:	685b      	ldr	r3, [r3, #4]
 8015646:	4a0b      	ldr	r2, [pc, #44]	@ (8015674 <HAL_RCC_OscConfig+0x348>)
 8015648:	4013      	ands	r3, r2
 801564a:	0019      	movs	r1, r3
 801564c:	687b      	ldr	r3, [r7, #4]
 801564e:	691b      	ldr	r3, [r3, #16]
 8015650:	061a      	lsls	r2, r3, #24
 8015652:	4b02      	ldr	r3, [pc, #8]	@ (801565c <HAL_RCC_OscConfig+0x330>)
 8015654:	430a      	orrs	r2, r1
 8015656:	605a      	str	r2, [r3, #4]
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8015658:	e053      	b.n	8015702 <HAL_RCC_OscConfig+0x3d6>
 801565a:	46c0      	nop			@ (mov r8, r8)
 801565c:	40021000 	.word	0x40021000
 8015660:	ffff00ff 	.word	0xffff00ff
 8015664:	08027988 	.word	0x08027988
 8015668:	20000000 	.word	0x20000000
 801566c:	20000020 	.word	0x20000020
 8015670:	fffaffff 	.word	0xfffaffff
 8015674:	80ffffff 	.word	0x80ffffff
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8015678:	687b      	ldr	r3, [r7, #4]
 801567a:	68db      	ldr	r3, [r3, #12]
 801567c:	2b00      	cmp	r3, #0
 801567e:	d026      	beq.n	80156ce <HAL_RCC_OscConfig+0x3a2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8015680:	4bc7      	ldr	r3, [pc, #796]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015682:	681a      	ldr	r2, [r3, #0]
 8015684:	4bc6      	ldr	r3, [pc, #792]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015686:	2180      	movs	r1, #128	@ 0x80
 8015688:	0049      	lsls	r1, r1, #1
 801568a:	430a      	orrs	r2, r1
 801568c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801568e:	f7f9 f873 	bl	800e778 <HAL_GetTick>
 8015692:	0003      	movs	r3, r0
 8015694:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015696:	e008      	b.n	80156aa <HAL_RCC_OscConfig+0x37e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8015698:	f7f9 f86e 	bl	800e778 <HAL_GetTick>
 801569c:	0002      	movs	r2, r0
 801569e:	693b      	ldr	r3, [r7, #16]
 80156a0:	1ad3      	subs	r3, r2, r3
 80156a2:	2b02      	cmp	r3, #2
 80156a4:	d901      	bls.n	80156aa <HAL_RCC_OscConfig+0x37e>
          {
            return HAL_TIMEOUT;
 80156a6:	2303      	movs	r3, #3
 80156a8:	e25d      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80156aa:	4bbd      	ldr	r3, [pc, #756]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156ac:	681a      	ldr	r2, [r3, #0]
 80156ae:	2380      	movs	r3, #128	@ 0x80
 80156b0:	00db      	lsls	r3, r3, #3
 80156b2:	4013      	ands	r3, r2
 80156b4:	d0f0      	beq.n	8015698 <HAL_RCC_OscConfig+0x36c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80156b6:	4bba      	ldr	r3, [pc, #744]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156b8:	685b      	ldr	r3, [r3, #4]
 80156ba:	4aba      	ldr	r2, [pc, #744]	@ (80159a4 <HAL_RCC_OscConfig+0x678>)
 80156bc:	4013      	ands	r3, r2
 80156be:	0019      	movs	r1, r3
 80156c0:	687b      	ldr	r3, [r7, #4]
 80156c2:	691b      	ldr	r3, [r3, #16]
 80156c4:	061a      	lsls	r2, r3, #24
 80156c6:	4bb6      	ldr	r3, [pc, #728]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156c8:	430a      	orrs	r2, r1
 80156ca:	605a      	str	r2, [r3, #4]
 80156cc:	e019      	b.n	8015702 <HAL_RCC_OscConfig+0x3d6>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80156ce:	4bb4      	ldr	r3, [pc, #720]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156d0:	681a      	ldr	r2, [r3, #0]
 80156d2:	4bb3      	ldr	r3, [pc, #716]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156d4:	49b4      	ldr	r1, [pc, #720]	@ (80159a8 <HAL_RCC_OscConfig+0x67c>)
 80156d6:	400a      	ands	r2, r1
 80156d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80156da:	f7f9 f84d 	bl	800e778 <HAL_GetTick>
 80156de:	0003      	movs	r3, r0
 80156e0:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80156e2:	e008      	b.n	80156f6 <HAL_RCC_OscConfig+0x3ca>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 80156e4:	f7f9 f848 	bl	800e778 <HAL_GetTick>
 80156e8:	0002      	movs	r2, r0
 80156ea:	693b      	ldr	r3, [r7, #16]
 80156ec:	1ad3      	subs	r3, r2, r3
 80156ee:	2b02      	cmp	r3, #2
 80156f0:	d901      	bls.n	80156f6 <HAL_RCC_OscConfig+0x3ca>
          {
            return HAL_TIMEOUT;
 80156f2:	2303      	movs	r3, #3
 80156f4:	e237      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80156f6:	4baa      	ldr	r3, [pc, #680]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80156f8:	681a      	ldr	r2, [r3, #0]
 80156fa:	2380      	movs	r3, #128	@ 0x80
 80156fc:	00db      	lsls	r3, r3, #3
 80156fe:	4013      	ands	r3, r2
 8015700:	d1f0      	bne.n	80156e4 <HAL_RCC_OscConfig+0x3b8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8015702:	687b      	ldr	r3, [r7, #4]
 8015704:	681b      	ldr	r3, [r3, #0]
 8015706:	2208      	movs	r2, #8
 8015708:	4013      	ands	r3, r2
 801570a:	d051      	beq.n	80157b0 <HAL_RCC_OscConfig+0x484>
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 801570c:	687b      	ldr	r3, [r7, #4]
 801570e:	695b      	ldr	r3, [r3, #20]
 8015710:	2b00      	cmp	r3, #0
 8015712:	d031      	beq.n	8015778 <HAL_RCC_OscConfig+0x44c>
    {
      /* Apply prescaler value */
      if (RCC_OscInitStruct->LSIDiv == RCC_LSI_DIV1)
 8015714:	687b      	ldr	r3, [r7, #4]
 8015716:	699b      	ldr	r3, [r3, #24]
 8015718:	2b00      	cmp	r3, #0
 801571a:	d108      	bne.n	801572e <HAL_RCC_OscConfig+0x402>
      {
        CLEAR_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 801571c:	4aa0      	ldr	r2, [pc, #640]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801571e:	2394      	movs	r3, #148	@ 0x94
 8015720:	58d3      	ldr	r3, [r2, r3]
 8015722:	499f      	ldr	r1, [pc, #636]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015724:	2204      	movs	r2, #4
 8015726:	4393      	bics	r3, r2
 8015728:	2294      	movs	r2, #148	@ 0x94
 801572a:	508b      	str	r3, [r1, r2]
 801572c:	e007      	b.n	801573e <HAL_RCC_OscConfig+0x412>
      }
      else
      {
        SET_BIT(RCC->CSR, RCC_CSR_LSIPREDIV);
 801572e:	4a9c      	ldr	r2, [pc, #624]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015730:	2394      	movs	r3, #148	@ 0x94
 8015732:	58d3      	ldr	r3, [r2, r3]
 8015734:	499a      	ldr	r1, [pc, #616]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015736:	2204      	movs	r2, #4
 8015738:	4313      	orrs	r3, r2
 801573a:	2294      	movs	r2, #148	@ 0x94
 801573c:	508b      	str	r3, [r1, r2]
      }
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 801573e:	4a98      	ldr	r2, [pc, #608]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015740:	2394      	movs	r3, #148	@ 0x94
 8015742:	58d3      	ldr	r3, [r2, r3]
 8015744:	4996      	ldr	r1, [pc, #600]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015746:	2201      	movs	r2, #1
 8015748:	4313      	orrs	r3, r2
 801574a:	2294      	movs	r2, #148	@ 0x94
 801574c:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 801574e:	f7f9 f813 	bl	800e778 <HAL_GetTick>
 8015752:	0003      	movs	r3, r0
 8015754:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8015756:	e008      	b.n	801576a <HAL_RCC_OscConfig+0x43e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015758:	f7f9 f80e 	bl	800e778 <HAL_GetTick>
 801575c:	0002      	movs	r2, r0
 801575e:	693b      	ldr	r3, [r7, #16]
 8015760:	1ad3      	subs	r3, r2, r3
 8015762:	2b11      	cmp	r3, #17
 8015764:	d901      	bls.n	801576a <HAL_RCC_OscConfig+0x43e>
        {
          return HAL_TIMEOUT;
 8015766:	2303      	movs	r3, #3
 8015768:	e1fd      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801576a:	4a8d      	ldr	r2, [pc, #564]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801576c:	2394      	movs	r3, #148	@ 0x94
 801576e:	58d3      	ldr	r3, [r2, r3]
 8015770:	2202      	movs	r2, #2
 8015772:	4013      	ands	r3, r2
 8015774:	d0f0      	beq.n	8015758 <HAL_RCC_OscConfig+0x42c>
 8015776:	e01b      	b.n	80157b0 <HAL_RCC_OscConfig+0x484>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8015778:	4a89      	ldr	r2, [pc, #548]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801577a:	2394      	movs	r3, #148	@ 0x94
 801577c:	58d3      	ldr	r3, [r2, r3]
 801577e:	4988      	ldr	r1, [pc, #544]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015780:	2201      	movs	r2, #1
 8015782:	4393      	bics	r3, r2
 8015784:	2294      	movs	r2, #148	@ 0x94
 8015786:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015788:	f7f8 fff6 	bl	800e778 <HAL_GetTick>
 801578c:	0003      	movs	r3, r0
 801578e:	613b      	str	r3, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8015790:	e008      	b.n	80157a4 <HAL_RCC_OscConfig+0x478>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8015792:	f7f8 fff1 	bl	800e778 <HAL_GetTick>
 8015796:	0002      	movs	r2, r0
 8015798:	693b      	ldr	r3, [r7, #16]
 801579a:	1ad3      	subs	r3, r2, r3
 801579c:	2b11      	cmp	r3, #17
 801579e:	d901      	bls.n	80157a4 <HAL_RCC_OscConfig+0x478>
        {
          return HAL_TIMEOUT;
 80157a0:	2303      	movs	r3, #3
 80157a2:	e1e0      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80157a4:	4a7e      	ldr	r2, [pc, #504]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80157a6:	2394      	movs	r3, #148	@ 0x94
 80157a8:	58d3      	ldr	r3, [r2, r3]
 80157aa:	2202      	movs	r2, #2
 80157ac:	4013      	ands	r3, r2
 80157ae:	d1f0      	bne.n	8015792 <HAL_RCC_OscConfig+0x466>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80157b0:	687b      	ldr	r3, [r7, #4]
 80157b2:	681b      	ldr	r3, [r3, #0]
 80157b4:	2204      	movs	r2, #4
 80157b6:	4013      	ands	r3, r2
 80157b8:	d100      	bne.n	80157bc <HAL_RCC_OscConfig+0x490>
 80157ba:	e10d      	b.n	80159d8 <HAL_RCC_OscConfig+0x6ac>
  {
    FlagStatus       pwrclkchanged = RESET;
 80157bc:	201f      	movs	r0, #31
 80157be:	183b      	adds	r3, r7, r0
 80157c0:	2200      	movs	r2, #0
 80157c2:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (HAL_IS_BIT_CLR(RCC->APBENR1, RCC_APBENR1_PWREN))
 80157c4:	4b76      	ldr	r3, [pc, #472]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80157c6:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80157c8:	2380      	movs	r3, #128	@ 0x80
 80157ca:	055b      	lsls	r3, r3, #21
 80157cc:	4013      	ands	r3, r2
 80157ce:	d110      	bne.n	80157f2 <HAL_RCC_OscConfig+0x4c6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80157d0:	4b73      	ldr	r3, [pc, #460]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80157d2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80157d4:	4b72      	ldr	r3, [pc, #456]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80157d6:	2180      	movs	r1, #128	@ 0x80
 80157d8:	0549      	lsls	r1, r1, #21
 80157da:	430a      	orrs	r2, r1
 80157dc:	659a      	str	r2, [r3, #88]	@ 0x58
 80157de:	4b70      	ldr	r3, [pc, #448]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80157e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80157e2:	2380      	movs	r3, #128	@ 0x80
 80157e4:	055b      	lsls	r3, r3, #21
 80157e6:	4013      	ands	r3, r2
 80157e8:	60bb      	str	r3, [r7, #8]
 80157ea:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80157ec:	183b      	adds	r3, r7, r0
 80157ee:	2201      	movs	r2, #1
 80157f0:	701a      	strb	r2, [r3, #0]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80157f2:	4b6e      	ldr	r3, [pc, #440]	@ (80159ac <HAL_RCC_OscConfig+0x680>)
 80157f4:	681a      	ldr	r2, [r3, #0]
 80157f6:	2380      	movs	r3, #128	@ 0x80
 80157f8:	005b      	lsls	r3, r3, #1
 80157fa:	4013      	ands	r3, r2
 80157fc:	d11a      	bne.n	8015834 <HAL_RCC_OscConfig+0x508>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80157fe:	4b6b      	ldr	r3, [pc, #428]	@ (80159ac <HAL_RCC_OscConfig+0x680>)
 8015800:	681a      	ldr	r2, [r3, #0]
 8015802:	4b6a      	ldr	r3, [pc, #424]	@ (80159ac <HAL_RCC_OscConfig+0x680>)
 8015804:	2180      	movs	r1, #128	@ 0x80
 8015806:	0049      	lsls	r1, r1, #1
 8015808:	430a      	orrs	r2, r1
 801580a:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 801580c:	f7f8 ffb4 	bl	800e778 <HAL_GetTick>
 8015810:	0003      	movs	r3, r0
 8015812:	613b      	str	r3, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015814:	e008      	b.n	8015828 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015816:	f7f8 ffaf 	bl	800e778 <HAL_GetTick>
 801581a:	0002      	movs	r2, r0
 801581c:	693b      	ldr	r3, [r7, #16]
 801581e:	1ad3      	subs	r3, r2, r3
 8015820:	2b02      	cmp	r3, #2
 8015822:	d901      	bls.n	8015828 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 8015824:	2303      	movs	r3, #3
 8015826:	e19e      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8015828:	4b60      	ldr	r3, [pc, #384]	@ (80159ac <HAL_RCC_OscConfig+0x680>)
 801582a:	681a      	ldr	r2, [r3, #0]
 801582c:	2380      	movs	r3, #128	@ 0x80
 801582e:	005b      	lsls	r3, r3, #1
 8015830:	4013      	ands	r3, r2
 8015832:	d0f0      	beq.n	8015816 <HAL_RCC_OscConfig+0x4ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8015834:	687b      	ldr	r3, [r7, #4]
 8015836:	689b      	ldr	r3, [r3, #8]
 8015838:	2201      	movs	r2, #1
 801583a:	4013      	ands	r3, r2
 801583c:	d01e      	beq.n	801587c <HAL_RCC_OscConfig+0x550>
    {
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 801583e:	687b      	ldr	r3, [r7, #4]
 8015840:	689b      	ldr	r3, [r3, #8]
 8015842:	2204      	movs	r2, #4
 8015844:	4013      	ands	r3, r2
 8015846:	d010      	beq.n	801586a <HAL_RCC_OscConfig+0x53e>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8015848:	4a55      	ldr	r2, [pc, #340]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801584a:	2390      	movs	r3, #144	@ 0x90
 801584c:	58d3      	ldr	r3, [r2, r3]
 801584e:	4954      	ldr	r1, [pc, #336]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015850:	2204      	movs	r2, #4
 8015852:	4313      	orrs	r3, r2
 8015854:	2290      	movs	r2, #144	@ 0x90
 8015856:	508b      	str	r3, [r1, r2]
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8015858:	4a51      	ldr	r2, [pc, #324]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801585a:	2390      	movs	r3, #144	@ 0x90
 801585c:	58d3      	ldr	r3, [r2, r3]
 801585e:	4950      	ldr	r1, [pc, #320]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015860:	2201      	movs	r2, #1
 8015862:	4313      	orrs	r3, r2
 8015864:	2290      	movs	r2, #144	@ 0x90
 8015866:	508b      	str	r3, [r1, r2]
 8015868:	e018      	b.n	801589c <HAL_RCC_OscConfig+0x570>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801586a:	4a4d      	ldr	r2, [pc, #308]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801586c:	2390      	movs	r3, #144	@ 0x90
 801586e:	58d3      	ldr	r3, [r2, r3]
 8015870:	494b      	ldr	r1, [pc, #300]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015872:	2201      	movs	r2, #1
 8015874:	4313      	orrs	r3, r2
 8015876:	2290      	movs	r2, #144	@ 0x90
 8015878:	508b      	str	r3, [r1, r2]
 801587a:	e00f      	b.n	801589c <HAL_RCC_OscConfig+0x570>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 801587c:	4a48      	ldr	r2, [pc, #288]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801587e:	2390      	movs	r3, #144	@ 0x90
 8015880:	58d3      	ldr	r3, [r2, r3]
 8015882:	4947      	ldr	r1, [pc, #284]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015884:	2201      	movs	r2, #1
 8015886:	4393      	bics	r3, r2
 8015888:	2290      	movs	r2, #144	@ 0x90
 801588a:	508b      	str	r3, [r1, r2]
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 801588c:	4a44      	ldr	r2, [pc, #272]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801588e:	2390      	movs	r3, #144	@ 0x90
 8015890:	58d3      	ldr	r3, [r2, r3]
 8015892:	4943      	ldr	r1, [pc, #268]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015894:	2204      	movs	r2, #4
 8015896:	4393      	bics	r3, r2
 8015898:	2290      	movs	r2, #144	@ 0x90
 801589a:	508b      	str	r3, [r1, r2]
    }

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801589c:	687b      	ldr	r3, [r7, #4]
 801589e:	689b      	ldr	r3, [r3, #8]
 80158a0:	2b00      	cmp	r3, #0
 80158a2:	d04f      	beq.n	8015944 <HAL_RCC_OscConfig+0x618>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80158a4:	f7f8 ff68 	bl	800e778 <HAL_GetTick>
 80158a8:	0003      	movs	r3, r0
 80158aa:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80158ac:	e009      	b.n	80158c2 <HAL_RCC_OscConfig+0x596>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80158ae:	f7f8 ff63 	bl	800e778 <HAL_GetTick>
 80158b2:	0002      	movs	r2, r0
 80158b4:	693b      	ldr	r3, [r7, #16]
 80158b6:	1ad3      	subs	r3, r2, r3
 80158b8:	4a3d      	ldr	r2, [pc, #244]	@ (80159b0 <HAL_RCC_OscConfig+0x684>)
 80158ba:	4293      	cmp	r3, r2
 80158bc:	d901      	bls.n	80158c2 <HAL_RCC_OscConfig+0x596>
        {
          return HAL_TIMEOUT;
 80158be:	2303      	movs	r3, #3
 80158c0:	e151      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80158c2:	4a37      	ldr	r2, [pc, #220]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80158c4:	2390      	movs	r3, #144	@ 0x90
 80158c6:	58d3      	ldr	r3, [r2, r3]
 80158c8:	2202      	movs	r2, #2
 80158ca:	4013      	ands	r3, r2
 80158cc:	d0ef      	beq.n	80158ae <HAL_RCC_OscConfig+0x582>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((RCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 80158ce:	687b      	ldr	r3, [r7, #4]
 80158d0:	689b      	ldr	r3, [r3, #8]
 80158d2:	2280      	movs	r2, #128	@ 0x80
 80158d4:	4013      	ands	r3, r2
 80158d6:	d01a      	beq.n	801590e <HAL_RCC_OscConfig+0x5e2>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80158d8:	4a31      	ldr	r2, [pc, #196]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80158da:	2390      	movs	r3, #144	@ 0x90
 80158dc:	58d3      	ldr	r3, [r2, r3]
 80158de:	4930      	ldr	r1, [pc, #192]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 80158e0:	2280      	movs	r2, #128	@ 0x80
 80158e2:	4313      	orrs	r3, r2
 80158e4:	2290      	movs	r2, #144	@ 0x90
 80158e6:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80158e8:	e009      	b.n	80158fe <HAL_RCC_OscConfig+0x5d2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80158ea:	f7f8 ff45 	bl	800e778 <HAL_GetTick>
 80158ee:	0002      	movs	r2, r0
 80158f0:	693b      	ldr	r3, [r7, #16]
 80158f2:	1ad3      	subs	r3, r2, r3
 80158f4:	4a2e      	ldr	r2, [pc, #184]	@ (80159b0 <HAL_RCC_OscConfig+0x684>)
 80158f6:	4293      	cmp	r3, r2
 80158f8:	d901      	bls.n	80158fe <HAL_RCC_OscConfig+0x5d2>
          {
            return HAL_TIMEOUT;
 80158fa:	2303      	movs	r3, #3
 80158fc:	e133      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80158fe:	4a28      	ldr	r2, [pc, #160]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015900:	2390      	movs	r3, #144	@ 0x90
 8015902:	58d2      	ldr	r2, [r2, r3]
 8015904:	2380      	movs	r3, #128	@ 0x80
 8015906:	011b      	lsls	r3, r3, #4
 8015908:	4013      	ands	r3, r2
 801590a:	d0ee      	beq.n	80158ea <HAL_RCC_OscConfig+0x5be>
 801590c:	e059      	b.n	80159c2 <HAL_RCC_OscConfig+0x696>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801590e:	4a24      	ldr	r2, [pc, #144]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015910:	2390      	movs	r3, #144	@ 0x90
 8015912:	58d3      	ldr	r3, [r2, r3]
 8015914:	4922      	ldr	r1, [pc, #136]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015916:	2280      	movs	r2, #128	@ 0x80
 8015918:	4393      	bics	r3, r2
 801591a:	2290      	movs	r2, #144	@ 0x90
 801591c:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801591e:	e009      	b.n	8015934 <HAL_RCC_OscConfig+0x608>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015920:	f7f8 ff2a 	bl	800e778 <HAL_GetTick>
 8015924:	0002      	movs	r2, r0
 8015926:	693b      	ldr	r3, [r7, #16]
 8015928:	1ad3      	subs	r3, r2, r3
 801592a:	4a21      	ldr	r2, [pc, #132]	@ (80159b0 <HAL_RCC_OscConfig+0x684>)
 801592c:	4293      	cmp	r3, r2
 801592e:	d901      	bls.n	8015934 <HAL_RCC_OscConfig+0x608>
          {
            return HAL_TIMEOUT;
 8015930:	2303      	movs	r3, #3
 8015932:	e118      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8015934:	4a1a      	ldr	r2, [pc, #104]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015936:	2390      	movs	r3, #144	@ 0x90
 8015938:	58d2      	ldr	r2, [r2, r3]
 801593a:	2380      	movs	r3, #128	@ 0x80
 801593c:	011b      	lsls	r3, r3, #4
 801593e:	4013      	ands	r3, r2
 8015940:	d1ee      	bne.n	8015920 <HAL_RCC_OscConfig+0x5f4>
 8015942:	e03e      	b.n	80159c2 <HAL_RCC_OscConfig+0x696>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015944:	f7f8 ff18 	bl	800e778 <HAL_GetTick>
 8015948:	0003      	movs	r3, r0
 801594a:	613b      	str	r3, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 801594c:	e009      	b.n	8015962 <HAL_RCC_OscConfig+0x636>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801594e:	f7f8 ff13 	bl	800e778 <HAL_GetTick>
 8015952:	0002      	movs	r2, r0
 8015954:	693b      	ldr	r3, [r7, #16]
 8015956:	1ad3      	subs	r3, r2, r3
 8015958:	4a15      	ldr	r2, [pc, #84]	@ (80159b0 <HAL_RCC_OscConfig+0x684>)
 801595a:	4293      	cmp	r3, r2
 801595c:	d901      	bls.n	8015962 <HAL_RCC_OscConfig+0x636>
        {
          return HAL_TIMEOUT;
 801595e:	2303      	movs	r3, #3
 8015960:	e101      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8015962:	4a0f      	ldr	r2, [pc, #60]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015964:	2390      	movs	r3, #144	@ 0x90
 8015966:	58d3      	ldr	r3, [r2, r3]
 8015968:	2202      	movs	r2, #2
 801596a:	4013      	ands	r3, r2
 801596c:	d1ef      	bne.n	801594e <HAL_RCC_OscConfig+0x622>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 801596e:	4a0c      	ldr	r2, [pc, #48]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015970:	2390      	movs	r3, #144	@ 0x90
 8015972:	58d3      	ldr	r3, [r2, r3]
 8015974:	2280      	movs	r2, #128	@ 0x80
 8015976:	4013      	ands	r3, r2
 8015978:	d023      	beq.n	80159c2 <HAL_RCC_OscConfig+0x696>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 801597a:	4a09      	ldr	r2, [pc, #36]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 801597c:	2390      	movs	r3, #144	@ 0x90
 801597e:	58d3      	ldr	r3, [r2, r3]
 8015980:	4907      	ldr	r1, [pc, #28]	@ (80159a0 <HAL_RCC_OscConfig+0x674>)
 8015982:	2280      	movs	r2, #128	@ 0x80
 8015984:	4393      	bics	r3, r2
 8015986:	2290      	movs	r2, #144	@ 0x90
 8015988:	508b      	str	r3, [r1, r2]

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 801598a:	e013      	b.n	80159b4 <HAL_RCC_OscConfig+0x688>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801598c:	f7f8 fef4 	bl	800e778 <HAL_GetTick>
 8015990:	0002      	movs	r2, r0
 8015992:	693b      	ldr	r3, [r7, #16]
 8015994:	1ad3      	subs	r3, r2, r3
 8015996:	4a06      	ldr	r2, [pc, #24]	@ (80159b0 <HAL_RCC_OscConfig+0x684>)
 8015998:	4293      	cmp	r3, r2
 801599a:	d90b      	bls.n	80159b4 <HAL_RCC_OscConfig+0x688>
          {
            return HAL_TIMEOUT;
 801599c:	2303      	movs	r3, #3
 801599e:	e0e2      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
 80159a0:	40021000 	.word	0x40021000
 80159a4:	80ffffff 	.word	0x80ffffff
 80159a8:	fffffeff 	.word	0xfffffeff
 80159ac:	40007000 	.word	0x40007000
 80159b0:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80159b4:	4a6e      	ldr	r2, [pc, #440]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 80159b6:	2390      	movs	r3, #144	@ 0x90
 80159b8:	58d2      	ldr	r2, [r2, r3]
 80159ba:	2380      	movs	r3, #128	@ 0x80
 80159bc:	011b      	lsls	r3, r3, #4
 80159be:	4013      	ands	r3, r2
 80159c0:	d1e4      	bne.n	801598c <HAL_RCC_OscConfig+0x660>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80159c2:	231f      	movs	r3, #31
 80159c4:	18fb      	adds	r3, r7, r3
 80159c6:	781b      	ldrb	r3, [r3, #0]
 80159c8:	2b01      	cmp	r3, #1
 80159ca:	d105      	bne.n	80159d8 <HAL_RCC_OscConfig+0x6ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80159cc:	4b68      	ldr	r3, [pc, #416]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 80159ce:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80159d0:	4b67      	ldr	r3, [pc, #412]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 80159d2:	4968      	ldr	r1, [pc, #416]	@ (8015b74 <HAL_RCC_OscConfig+0x848>)
 80159d4:	400a      	ands	r2, r1
 80159d6:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }
#if defined(RCC_CRRCR_HSI48ON)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80159d8:	687b      	ldr	r3, [r7, #4]
 80159da:	681b      	ldr	r3, [r3, #0]
 80159dc:	2220      	movs	r2, #32
 80159de:	4013      	ands	r3, r2
 80159e0:	d03c      	beq.n	8015a5c <HAL_RCC_OscConfig+0x730>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80159e2:	687b      	ldr	r3, [r7, #4]
 80159e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80159e6:	2b00      	cmp	r3, #0
 80159e8:	d01c      	beq.n	8015a24 <HAL_RCC_OscConfig+0x6f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80159ea:	4a61      	ldr	r2, [pc, #388]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 80159ec:	2398      	movs	r3, #152	@ 0x98
 80159ee:	58d3      	ldr	r3, [r2, r3]
 80159f0:	495f      	ldr	r1, [pc, #380]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 80159f2:	2201      	movs	r2, #1
 80159f4:	4313      	orrs	r3, r2
 80159f6:	2298      	movs	r2, #152	@ 0x98
 80159f8:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80159fa:	f7f8 febd 	bl	800e778 <HAL_GetTick>
 80159fe:	0003      	movs	r3, r0
 8015a00:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8015a02:	e008      	b.n	8015a16 <HAL_RCC_OscConfig+0x6ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8015a04:	f7f8 feb8 	bl	800e778 <HAL_GetTick>
 8015a08:	0002      	movs	r2, r0
 8015a0a:	693b      	ldr	r3, [r7, #16]
 8015a0c:	1ad3      	subs	r3, r2, r3
 8015a0e:	2b02      	cmp	r3, #2
 8015a10:	d901      	bls.n	8015a16 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_TIMEOUT;
 8015a12:	2303      	movs	r3, #3
 8015a14:	e0a7      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8015a16:	4a56      	ldr	r2, [pc, #344]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a18:	2398      	movs	r3, #152	@ 0x98
 8015a1a:	58d3      	ldr	r3, [r2, r3]
 8015a1c:	2202      	movs	r2, #2
 8015a1e:	4013      	ands	r3, r2
 8015a20:	d0f0      	beq.n	8015a04 <HAL_RCC_OscConfig+0x6d8>
 8015a22:	e01b      	b.n	8015a5c <HAL_RCC_OscConfig+0x730>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8015a24:	4a52      	ldr	r2, [pc, #328]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a26:	2398      	movs	r3, #152	@ 0x98
 8015a28:	58d3      	ldr	r3, [r2, r3]
 8015a2a:	4951      	ldr	r1, [pc, #324]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a2c:	2201      	movs	r2, #1
 8015a2e:	4393      	bics	r3, r2
 8015a30:	2298      	movs	r2, #152	@ 0x98
 8015a32:	508b      	str	r3, [r1, r2]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8015a34:	f7f8 fea0 	bl	800e778 <HAL_GetTick>
 8015a38:	0003      	movs	r3, r0
 8015a3a:	613b      	str	r3, [r7, #16]

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8015a3c:	e008      	b.n	8015a50 <HAL_RCC_OscConfig+0x724>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8015a3e:	f7f8 fe9b 	bl	800e778 <HAL_GetTick>
 8015a42:	0002      	movs	r2, r0
 8015a44:	693b      	ldr	r3, [r7, #16]
 8015a46:	1ad3      	subs	r3, r2, r3
 8015a48:	2b02      	cmp	r3, #2
 8015a4a:	d901      	bls.n	8015a50 <HAL_RCC_OscConfig+0x724>
        {
          return HAL_TIMEOUT;
 8015a4c:	2303      	movs	r3, #3
 8015a4e:	e08a      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
      while (READ_BIT(RCC->CRRCR,  RCC_CRRCR_HSI48RDY) != 0U)
 8015a50:	4a47      	ldr	r2, [pc, #284]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a52:	2398      	movs	r3, #152	@ 0x98
 8015a54:	58d3      	ldr	r3, [r2, r3]
 8015a56:	2202      	movs	r2, #2
 8015a58:	4013      	ands	r3, r2
 8015a5a:	d1f0      	bne.n	8015a3e <HAL_RCC_OscConfig+0x712>
#endif /* RCC_CRRCR_HSI48ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8015a5c:	687b      	ldr	r3, [r7, #4]
 8015a5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a60:	2b00      	cmp	r3, #0
 8015a62:	d100      	bne.n	8015a66 <HAL_RCC_OscConfig+0x73a>
 8015a64:	e07e      	b.n	8015b64 <HAL_RCC_OscConfig+0x838>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8015a66:	4b42      	ldr	r3, [pc, #264]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a68:	689b      	ldr	r3, [r3, #8]
 8015a6a:	2238      	movs	r2, #56	@ 0x38
 8015a6c:	4013      	ands	r3, r2
 8015a6e:	2b18      	cmp	r3, #24
 8015a70:	d100      	bne.n	8015a74 <HAL_RCC_OscConfig+0x748>
 8015a72:	e075      	b.n	8015b60 <HAL_RCC_OscConfig+0x834>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8015a74:	687b      	ldr	r3, [r7, #4]
 8015a76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015a78:	2b02      	cmp	r3, #2
 8015a7a:	d156      	bne.n	8015b2a <HAL_RCC_OscConfig+0x7fe>
        assert_param(IS_RCC_PLL_DIVP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLL_DIVQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLL_DIVR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015a7c:	4b3c      	ldr	r3, [pc, #240]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a7e:	681a      	ldr	r2, [r3, #0]
 8015a80:	4b3b      	ldr	r3, [pc, #236]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015a82:	493d      	ldr	r1, [pc, #244]	@ (8015b78 <HAL_RCC_OscConfig+0x84c>)
 8015a84:	400a      	ands	r2, r1
 8015a86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015a88:	f7f8 fe76 	bl	800e778 <HAL_GetTick>
 8015a8c:	0003      	movs	r3, r0
 8015a8e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015a90:	e008      	b.n	8015aa4 <HAL_RCC_OscConfig+0x778>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015a92:	f7f8 fe71 	bl	800e778 <HAL_GetTick>
 8015a96:	0002      	movs	r2, r0
 8015a98:	693b      	ldr	r3, [r7, #16]
 8015a9a:	1ad3      	subs	r3, r2, r3
 8015a9c:	2b02      	cmp	r3, #2
 8015a9e:	d901      	bls.n	8015aa4 <HAL_RCC_OscConfig+0x778>
          {
            return HAL_TIMEOUT;
 8015aa0:	2303      	movs	r3, #3
 8015aa2:	e060      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015aa4:	4b32      	ldr	r3, [pc, #200]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015aa6:	681a      	ldr	r2, [r3, #0]
 8015aa8:	2380      	movs	r3, #128	@ 0x80
 8015aaa:	049b      	lsls	r3, r3, #18
 8015aac:	4013      	ands	r3, r2
 8015aae:	d1f0      	bne.n	8015a92 <HAL_RCC_OscConfig+0x766>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8015ab0:	4b2f      	ldr	r3, [pc, #188]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015ab2:	68db      	ldr	r3, [r3, #12]
 8015ab4:	4a31      	ldr	r2, [pc, #196]	@ (8015b7c <HAL_RCC_OscConfig+0x850>)
 8015ab6:	4013      	ands	r3, r2
 8015ab8:	0019      	movs	r1, r3
 8015aba:	687b      	ldr	r3, [r7, #4]
 8015abc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8015abe:	687b      	ldr	r3, [r7, #4]
 8015ac0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8015ac2:	431a      	orrs	r2, r3
 8015ac4:	687b      	ldr	r3, [r7, #4]
 8015ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8015ac8:	021b      	lsls	r3, r3, #8
 8015aca:	431a      	orrs	r2, r3
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8015ad0:	431a      	orrs	r2, r3
 8015ad2:	687b      	ldr	r3, [r7, #4]
 8015ad4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8015ad6:	431a      	orrs	r2, r3
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8015adc:	431a      	orrs	r2, r3
 8015ade:	4b24      	ldr	r3, [pc, #144]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015ae0:	430a      	orrs	r2, r1
 8015ae2:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVR);
 8015ae4:	4b22      	ldr	r3, [pc, #136]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015ae6:	68da      	ldr	r2, [r3, #12]
 8015ae8:	4b21      	ldr	r3, [pc, #132]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015aea:	2180      	movs	r1, #128	@ 0x80
 8015aec:	0549      	lsls	r1, r1, #21
 8015aee:	430a      	orrs	r2, r1
 8015af0:	60da      	str	r2, [r3, #12]

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8015af2:	4b1f      	ldr	r3, [pc, #124]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015af4:	681a      	ldr	r2, [r3, #0]
 8015af6:	4b1e      	ldr	r3, [pc, #120]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015af8:	2180      	movs	r1, #128	@ 0x80
 8015afa:	0449      	lsls	r1, r1, #17
 8015afc:	430a      	orrs	r2, r1
 8015afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015b00:	f7f8 fe3a 	bl	800e778 <HAL_GetTick>
 8015b04:	0003      	movs	r3, r0
 8015b06:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015b08:	e008      	b.n	8015b1c <HAL_RCC_OscConfig+0x7f0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015b0a:	f7f8 fe35 	bl	800e778 <HAL_GetTick>
 8015b0e:	0002      	movs	r2, r0
 8015b10:	693b      	ldr	r3, [r7, #16]
 8015b12:	1ad3      	subs	r3, r2, r3
 8015b14:	2b02      	cmp	r3, #2
 8015b16:	d901      	bls.n	8015b1c <HAL_RCC_OscConfig+0x7f0>
          {
            return HAL_TIMEOUT;
 8015b18:	2303      	movs	r3, #3
 8015b1a:	e024      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015b1c:	4b14      	ldr	r3, [pc, #80]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015b1e:	681a      	ldr	r2, [r3, #0]
 8015b20:	2380      	movs	r3, #128	@ 0x80
 8015b22:	049b      	lsls	r3, r3, #18
 8015b24:	4013      	ands	r3, r2
 8015b26:	d0f0      	beq.n	8015b0a <HAL_RCC_OscConfig+0x7de>
 8015b28:	e01c      	b.n	8015b64 <HAL_RCC_OscConfig+0x838>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8015b2a:	4b11      	ldr	r3, [pc, #68]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015b2c:	681a      	ldr	r2, [r3, #0]
 8015b2e:	4b10      	ldr	r3, [pc, #64]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015b30:	4911      	ldr	r1, [pc, #68]	@ (8015b78 <HAL_RCC_OscConfig+0x84c>)
 8015b32:	400a      	ands	r2, r1
 8015b34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8015b36:	f7f8 fe1f 	bl	800e778 <HAL_GetTick>
 8015b3a:	0003      	movs	r3, r0
 8015b3c:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015b3e:	e008      	b.n	8015b52 <HAL_RCC_OscConfig+0x826>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8015b40:	f7f8 fe1a 	bl	800e778 <HAL_GetTick>
 8015b44:	0002      	movs	r2, r0
 8015b46:	693b      	ldr	r3, [r7, #16]
 8015b48:	1ad3      	subs	r3, r2, r3
 8015b4a:	2b02      	cmp	r3, #2
 8015b4c:	d901      	bls.n	8015b52 <HAL_RCC_OscConfig+0x826>
          {
            return HAL_TIMEOUT;
 8015b4e:	2303      	movs	r3, #3
 8015b50:	e009      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8015b52:	4b07      	ldr	r3, [pc, #28]	@ (8015b70 <HAL_RCC_OscConfig+0x844>)
 8015b54:	681a      	ldr	r2, [r3, #0]
 8015b56:	2380      	movs	r3, #128	@ 0x80
 8015b58:	049b      	lsls	r3, r3, #18
 8015b5a:	4013      	ands	r3, r2
 8015b5c:	d1f0      	bne.n	8015b40 <HAL_RCC_OscConfig+0x814>
 8015b5e:	e001      	b.n	8015b64 <HAL_RCC_OscConfig+0x838>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8015b60:	2301      	movs	r3, #1
 8015b62:	e000      	b.n	8015b66 <HAL_RCC_OscConfig+0x83a>
    }
  }
  return HAL_OK;
 8015b64:	2300      	movs	r3, #0
}
 8015b66:	0018      	movs	r0, r3
 8015b68:	46bd      	mov	sp, r7
 8015b6a:	b008      	add	sp, #32
 8015b6c:	bdb0      	pop	{r4, r5, r7, pc}
 8015b6e:	46c0      	nop			@ (mov r8, r8)
 8015b70:	40021000 	.word	0x40021000
 8015b74:	efffffff 	.word	0xefffffff
 8015b78:	feffffff 	.word	0xfeffffff
 8015b7c:	11c1808c 	.word	0x11c1808c

08015b80 <HAL_RCC_ClockConfig>:

HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *const RCC_ClkInitStruct, uint32_t FLatency)
{
 8015b80:	b5b0      	push	{r4, r5, r7, lr}
 8015b82:	b084      	sub	sp, #16
 8015b84:	af00      	add	r7, sp, #0
 8015b86:	6078      	str	r0, [r7, #4]
 8015b88:	6039      	str	r1, [r7, #0]
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8015b8a:	4b6c      	ldr	r3, [pc, #432]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015b8c:	681b      	ldr	r3, [r3, #0]
 8015b8e:	2207      	movs	r2, #7
 8015b90:	4013      	ands	r3, r2
 8015b92:	683a      	ldr	r2, [r7, #0]
 8015b94:	429a      	cmp	r2, r3
 8015b96:	d911      	bls.n	8015bbc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8015b98:	4b68      	ldr	r3, [pc, #416]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015b9a:	681b      	ldr	r3, [r3, #0]
 8015b9c:	2207      	movs	r2, #7
 8015b9e:	4393      	bics	r3, r2
 8015ba0:	0019      	movs	r1, r3
 8015ba2:	4b66      	ldr	r3, [pc, #408]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015ba4:	683a      	ldr	r2, [r7, #0]
 8015ba6:	430a      	orrs	r2, r1
 8015ba8:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8015baa:	4b64      	ldr	r3, [pc, #400]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015bac:	681b      	ldr	r3, [r3, #0]
 8015bae:	2207      	movs	r2, #7
 8015bb0:	4013      	ands	r3, r2
 8015bb2:	683a      	ldr	r2, [r7, #0]
 8015bb4:	429a      	cmp	r2, r3
 8015bb6:	d001      	beq.n	8015bbc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8015bb8:	2301      	movs	r3, #1
 8015bba:	e0bb      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8015bbc:	687b      	ldr	r3, [r7, #4]
 8015bbe:	681b      	ldr	r3, [r3, #0]
 8015bc0:	2201      	movs	r2, #1
 8015bc2:	4013      	ands	r3, r2
 8015bc4:	d100      	bne.n	8015bc8 <HAL_RCC_ClockConfig+0x48>
 8015bc6:	e064      	b.n	8015c92 <HAL_RCC_ClockConfig+0x112>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8015bc8:	687b      	ldr	r3, [r7, #4]
 8015bca:	685b      	ldr	r3, [r3, #4]
 8015bcc:	2b03      	cmp	r3, #3
 8015bce:	d107      	bne.n	8015be0 <HAL_RCC_ClockConfig+0x60>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8015bd0:	4b5b      	ldr	r3, [pc, #364]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015bd2:	681a      	ldr	r2, [r3, #0]
 8015bd4:	2380      	movs	r3, #128	@ 0x80
 8015bd6:	049b      	lsls	r3, r3, #18
 8015bd8:	4013      	ands	r3, r2
 8015bda:	d138      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
      {
        return HAL_ERROR;
 8015bdc:	2301      	movs	r3, #1
 8015bde:	e0a9      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
      }
    }
    else
    {
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8015be0:	687b      	ldr	r3, [r7, #4]
 8015be2:	685b      	ldr	r3, [r3, #4]
 8015be4:	2b02      	cmp	r3, #2
 8015be6:	d107      	bne.n	8015bf8 <HAL_RCC_ClockConfig+0x78>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8015be8:	4b55      	ldr	r3, [pc, #340]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015bea:	681a      	ldr	r2, [r3, #0]
 8015bec:	2380      	movs	r3, #128	@ 0x80
 8015bee:	029b      	lsls	r3, r3, #10
 8015bf0:	4013      	ands	r3, r2
 8015bf2:	d12c      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015bf4:	2301      	movs	r3, #1
 8015bf6:	e09d      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8015bf8:	687b      	ldr	r3, [r7, #4]
 8015bfa:	685b      	ldr	r3, [r3, #4]
 8015bfc:	2b00      	cmp	r3, #0
 8015bfe:	d106      	bne.n	8015c0e <HAL_RCC_ClockConfig+0x8e>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8015c00:	4b4f      	ldr	r3, [pc, #316]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c02:	681b      	ldr	r3, [r3, #0]
 8015c04:	2202      	movs	r2, #2
 8015c06:	4013      	ands	r3, r2
 8015c08:	d121      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015c0a:	2301      	movs	r3, #1
 8015c0c:	e092      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
      /* HSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8015c0e:	687b      	ldr	r3, [r7, #4]
 8015c10:	685b      	ldr	r3, [r3, #4]
 8015c12:	2b01      	cmp	r3, #1
 8015c14:	d107      	bne.n	8015c26 <HAL_RCC_ClockConfig+0xa6>
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8015c16:	4b4a      	ldr	r3, [pc, #296]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c18:	681a      	ldr	r2, [r3, #0]
 8015c1a:	2380      	movs	r3, #128	@ 0x80
 8015c1c:	00db      	lsls	r3, r3, #3
 8015c1e:	4013      	ands	r3, r2
 8015c20:	d115      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015c22:	2301      	movs	r3, #1
 8015c24:	e086      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
        }
      }

      /* LSI is selected as System Clock Source */
      else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8015c26:	687b      	ldr	r3, [r7, #4]
 8015c28:	685b      	ldr	r3, [r3, #4]
 8015c2a:	2b04      	cmp	r3, #4
 8015c2c:	d107      	bne.n	8015c3e <HAL_RCC_ClockConfig+0xbe>
      {
        /* Check the LSI ready flag */
        if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8015c2e:	4a44      	ldr	r2, [pc, #272]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c30:	2394      	movs	r3, #148	@ 0x94
 8015c32:	58d3      	ldr	r3, [r2, r3]
 8015c34:	2202      	movs	r2, #2
 8015c36:	4013      	ands	r3, r2
 8015c38:	d109      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015c3a:	2301      	movs	r3, #1
 8015c3c:	e07a      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>

      /* LSE is selected as System Clock Source */
      else
      {
        /* Check the LSE ready flag */
        if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8015c3e:	4a40      	ldr	r2, [pc, #256]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c40:	2390      	movs	r3, #144	@ 0x90
 8015c42:	58d3      	ldr	r3, [r2, r3]
 8015c44:	2202      	movs	r2, #2
 8015c46:	4013      	ands	r3, r2
 8015c48:	d101      	bne.n	8015c4e <HAL_RCC_ClockConfig+0xce>
        {
          return HAL_ERROR;
 8015c4a:	2301      	movs	r3, #1
 8015c4c:	e072      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
        }
      }
    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8015c4e:	4b3c      	ldr	r3, [pc, #240]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c50:	689b      	ldr	r3, [r3, #8]
 8015c52:	2207      	movs	r2, #7
 8015c54:	4393      	bics	r3, r2
 8015c56:	0019      	movs	r1, r3
 8015c58:	687b      	ldr	r3, [r7, #4]
 8015c5a:	685a      	ldr	r2, [r3, #4]
 8015c5c:	4b38      	ldr	r3, [pc, #224]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c5e:	430a      	orrs	r2, r1
 8015c60:	609a      	str	r2, [r3, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8015c62:	f7f8 fd89 	bl	800e778 <HAL_GetTick>
 8015c66:	0003      	movs	r3, r0
 8015c68:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015c6a:	e009      	b.n	8015c80 <HAL_RCC_ClockConfig+0x100>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8015c6c:	f7f8 fd84 	bl	800e778 <HAL_GetTick>
 8015c70:	0002      	movs	r2, r0
 8015c72:	68fb      	ldr	r3, [r7, #12]
 8015c74:	1ad3      	subs	r3, r2, r3
 8015c76:	4a33      	ldr	r2, [pc, #204]	@ (8015d44 <HAL_RCC_ClockConfig+0x1c4>)
 8015c78:	4293      	cmp	r3, r2
 8015c7a:	d901      	bls.n	8015c80 <HAL_RCC_ClockConfig+0x100>
      {
        return HAL_TIMEOUT;
 8015c7c:	2303      	movs	r3, #3
 8015c7e:	e059      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8015c80:	4b2f      	ldr	r3, [pc, #188]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c82:	689b      	ldr	r3, [r3, #8]
 8015c84:	2238      	movs	r2, #56	@ 0x38
 8015c86:	401a      	ands	r2, r3
 8015c88:	687b      	ldr	r3, [r7, #4]
 8015c8a:	685b      	ldr	r3, [r3, #4]
 8015c8c:	00db      	lsls	r3, r3, #3
 8015c8e:	429a      	cmp	r2, r3
 8015c90:	d1ec      	bne.n	8015c6c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8015c92:	687b      	ldr	r3, [r7, #4]
 8015c94:	681b      	ldr	r3, [r3, #0]
 8015c96:	2202      	movs	r2, #2
 8015c98:	4013      	ands	r3, r2
 8015c9a:	d009      	beq.n	8015cb0 <HAL_RCC_ClockConfig+0x130>
  {
    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8015c9c:	4b28      	ldr	r3, [pc, #160]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015c9e:	689b      	ldr	r3, [r3, #8]
 8015ca0:	4a29      	ldr	r2, [pc, #164]	@ (8015d48 <HAL_RCC_ClockConfig+0x1c8>)
 8015ca2:	4013      	ands	r3, r2
 8015ca4:	0019      	movs	r1, r3
 8015ca6:	687b      	ldr	r3, [r7, #4]
 8015ca8:	689a      	ldr	r2, [r3, #8]
 8015caa:	4b25      	ldr	r3, [pc, #148]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015cac:	430a      	orrs	r2, r1
 8015cae:	609a      	str	r2, [r3, #8]
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8015cb0:	4b22      	ldr	r3, [pc, #136]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015cb2:	681b      	ldr	r3, [r3, #0]
 8015cb4:	2207      	movs	r2, #7
 8015cb6:	4013      	ands	r3, r2
 8015cb8:	683a      	ldr	r2, [r7, #0]
 8015cba:	429a      	cmp	r2, r3
 8015cbc:	d211      	bcs.n	8015ce2 <HAL_RCC_ClockConfig+0x162>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8015cbe:	4b1f      	ldr	r3, [pc, #124]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015cc0:	681b      	ldr	r3, [r3, #0]
 8015cc2:	2207      	movs	r2, #7
 8015cc4:	4393      	bics	r3, r2
 8015cc6:	0019      	movs	r1, r3
 8015cc8:	4b1c      	ldr	r3, [pc, #112]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015cca:	683a      	ldr	r2, [r7, #0]
 8015ccc:	430a      	orrs	r2, r1
 8015cce:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8015cd0:	4b1a      	ldr	r3, [pc, #104]	@ (8015d3c <HAL_RCC_ClockConfig+0x1bc>)
 8015cd2:	681b      	ldr	r3, [r3, #0]
 8015cd4:	2207      	movs	r2, #7
 8015cd6:	4013      	ands	r3, r2
 8015cd8:	683a      	ldr	r2, [r7, #0]
 8015cda:	429a      	cmp	r2, r3
 8015cdc:	d001      	beq.n	8015ce2 <HAL_RCC_ClockConfig+0x162>
    {
      return HAL_ERROR;
 8015cde:	2301      	movs	r3, #1
 8015ce0:	e028      	b.n	8015d34 <HAL_RCC_ClockConfig+0x1b4>
    }
  }

  /*-------------------------- PCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8015ce2:	687b      	ldr	r3, [r7, #4]
 8015ce4:	681b      	ldr	r3, [r3, #0]
 8015ce6:	2204      	movs	r2, #4
 8015ce8:	4013      	ands	r3, r2
 8015cea:	d009      	beq.n	8015d00 <HAL_RCC_ClockConfig+0x180>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8015cec:	4b14      	ldr	r3, [pc, #80]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015cee:	689b      	ldr	r3, [r3, #8]
 8015cf0:	4a16      	ldr	r2, [pc, #88]	@ (8015d4c <HAL_RCC_ClockConfig+0x1cc>)
 8015cf2:	4013      	ands	r3, r2
 8015cf4:	0019      	movs	r1, r3
 8015cf6:	687b      	ldr	r3, [r7, #4]
 8015cf8:	68da      	ldr	r2, [r3, #12]
 8015cfa:	4b11      	ldr	r3, [pc, #68]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015cfc:	430a      	orrs	r2, r1
 8015cfe:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d00:	f000 f82a 	bl	8015d58 <HAL_RCC_GetSysClockFreq>
 8015d04:	0001      	movs	r1, r0
 8015d06:	4b0e      	ldr	r3, [pc, #56]	@ (8015d40 <HAL_RCC_ClockConfig+0x1c0>)
 8015d08:	689b      	ldr	r3, [r3, #8]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015d0a:	0a1b      	lsrs	r3, r3, #8
 8015d0c:	220f      	movs	r2, #15
 8015d0e:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d10:	4a0f      	ldr	r2, [pc, #60]	@ (8015d50 <HAL_RCC_ClockConfig+0x1d0>)
 8015d12:	5cd3      	ldrb	r3, [r2, r3]
                                                                >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8015d14:	001a      	movs	r2, r3
 8015d16:	231f      	movs	r3, #31
 8015d18:	4013      	ands	r3, r2
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) \
 8015d1a:	000a      	movs	r2, r1
 8015d1c:	40da      	lsrs	r2, r3
 8015d1e:	4b0d      	ldr	r3, [pc, #52]	@ (8015d54 <HAL_RCC_ClockConfig+0x1d4>)
 8015d20:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(TICK_INT_PRIORITY);
 8015d22:	250b      	movs	r5, #11
 8015d24:	197c      	adds	r4, r7, r5
 8015d26:	2003      	movs	r0, #3
 8015d28:	f7f8 fcca 	bl	800e6c0 <HAL_InitTick>
 8015d2c:	0003      	movs	r3, r0
 8015d2e:	7023      	strb	r3, [r4, #0]

  return halstatus;
 8015d30:	197b      	adds	r3, r7, r5
 8015d32:	781b      	ldrb	r3, [r3, #0]
}
 8015d34:	0018      	movs	r0, r3
 8015d36:	46bd      	mov	sp, r7
 8015d38:	b004      	add	sp, #16
 8015d3a:	bdb0      	pop	{r4, r5, r7, pc}
 8015d3c:	40022000 	.word	0x40022000
 8015d40:	40021000 	.word	0x40021000
 8015d44:	00001388 	.word	0x00001388
 8015d48:	fffff0ff 	.word	0xfffff0ff
 8015d4c:	ffff8fff 	.word	0xffff8fff
 8015d50:	08027988 	.word	0x08027988
 8015d54:	20000000 	.word	0x20000000

08015d58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8015d58:	b580      	push	{r7, lr}
 8015d5a:	b08a      	sub	sp, #40	@ 0x28
 8015d5c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8015d5e:	2300      	movs	r3, #0
 8015d60:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t sysclockfreq = 0U;
 8015d62:	2300      	movs	r3, #0
 8015d64:	623b      	str	r3, [r7, #32]
  uint32_t pllm;
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  uint32_t pllsourcefreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8015d66:	4b46      	ldr	r3, [pc, #280]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015d68:	689b      	ldr	r3, [r3, #8]
 8015d6a:	2238      	movs	r2, #56	@ 0x38
 8015d6c:	4013      	ands	r3, r2
 8015d6e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8015d70:	4b43      	ldr	r3, [pc, #268]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015d72:	68db      	ldr	r3, [r3, #12]
 8015d74:	2203      	movs	r2, #3
 8015d76:	4013      	ands	r3, r2
 8015d78:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8015d7a:	69bb      	ldr	r3, [r7, #24]
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	d005      	beq.n	8015d8c <HAL_RCC_GetSysClockFreq+0x34>
 8015d80:	69bb      	ldr	r3, [r7, #24]
 8015d82:	2b18      	cmp	r3, #24
 8015d84:	d125      	bne.n	8015dd2 <HAL_RCC_GetSysClockFreq+0x7a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8015d86:	697b      	ldr	r3, [r7, #20]
 8015d88:	2b01      	cmp	r3, #1
 8015d8a:	d122      	bne.n	8015dd2 <HAL_RCC_GetSysClockFreq+0x7a>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8015d8c:	4b3c      	ldr	r3, [pc, #240]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015d8e:	681b      	ldr	r3, [r3, #0]
 8015d90:	2208      	movs	r2, #8
 8015d92:	4013      	ands	r3, r2
 8015d94:	d107      	bne.n	8015da6 <HAL_RCC_GetSysClockFreq+0x4e>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISTBYRG) >> RCC_CSR_MSISTBYRG_Pos;
 8015d96:	4a3a      	ldr	r2, [pc, #232]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015d98:	2394      	movs	r3, #148	@ 0x94
 8015d9a:	58d3      	ldr	r3, [r2, r3]
 8015d9c:	0a1b      	lsrs	r3, r3, #8
 8015d9e:	220f      	movs	r2, #15
 8015da0:	4013      	ands	r3, r2
 8015da2:	627b      	str	r3, [r7, #36]	@ 0x24
 8015da4:	e005      	b.n	8015db2 <HAL_RCC_GetSysClockFreq+0x5a>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8015da6:	4b36      	ldr	r3, [pc, #216]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015da8:	681b      	ldr	r3, [r3, #0]
 8015daa:	091b      	lsrs	r3, r3, #4
 8015dac:	220f      	movs	r2, #15
 8015dae:	4013      	ands	r3, r2
 8015db0:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    if (msirange > 11U)
 8015db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015db4:	2b0b      	cmp	r3, #11
 8015db6:	d901      	bls.n	8015dbc <HAL_RCC_GetSysClockFreq+0x64>
    {
      msirange = 0U;
 8015db8:	2300      	movs	r3, #0
 8015dba:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    msirange = MSIRangeTable[msirange];
 8015dbc:	4b31      	ldr	r3, [pc, #196]	@ (8015e84 <HAL_RCC_GetSysClockFreq+0x12c>)
 8015dbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015dc0:	0092      	lsls	r2, r2, #2
 8015dc2:	58d3      	ldr	r3, [r2, r3]
 8015dc4:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8015dc6:	69bb      	ldr	r3, [r7, #24]
 8015dc8:	2b00      	cmp	r3, #0
 8015dca:	d11b      	bne.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8015dcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015dce:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8015dd0:	e018      	b.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8015dd2:	69bb      	ldr	r3, [r7, #24]
 8015dd4:	2b08      	cmp	r3, #8
 8015dd6:	d102      	bne.n	8015dde <HAL_RCC_GetSysClockFreq+0x86>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8015dd8:	4b2b      	ldr	r3, [pc, #172]	@ (8015e88 <HAL_RCC_GetSysClockFreq+0x130>)
 8015dda:	623b      	str	r3, [r7, #32]
 8015ddc:	e012      	b.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8015dde:	69bb      	ldr	r3, [r7, #24]
 8015de0:	2b10      	cmp	r3, #16
 8015de2:	d102      	bne.n	8015dea <HAL_RCC_GetSysClockFreq+0x92>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8015de4:	4b29      	ldr	r3, [pc, #164]	@ (8015e8c <HAL_RCC_GetSysClockFreq+0x134>)
 8015de6:	623b      	str	r3, [r7, #32]
 8015de8:	e00c      	b.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSI)
 8015dea:	69bb      	ldr	r3, [r7, #24]
 8015dec:	2b20      	cmp	r3, #32
 8015dee:	d103      	bne.n	8015df8 <HAL_RCC_GetSysClockFreq+0xa0>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8015df0:	23fa      	movs	r3, #250	@ 0xfa
 8015df2:	01db      	lsls	r3, r3, #7
 8015df4:	623b      	str	r3, [r7, #32]
 8015df6:	e005      	b.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_LSE)
 8015df8:	69bb      	ldr	r3, [r7, #24]
 8015dfa:	2b28      	cmp	r3, #40	@ 0x28
 8015dfc:	d102      	bne.n	8015e04 <HAL_RCC_GetSysClockFreq+0xac>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8015dfe:	2380      	movs	r3, #128	@ 0x80
 8015e00:	021b      	lsls	r3, r3, #8
 8015e02:	623b      	str	r3, [r7, #32]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8015e04:	69bb      	ldr	r3, [r7, #24]
 8015e06:	2b18      	cmp	r3, #24
 8015e08:	d135      	bne.n	8015e76 <HAL_RCC_GetSysClockFreq+0x11e>
    /* PLL used as system clock  source */
    /* The allowed input (pllinput/M) frequency range is from 2.66 to 16 MHZ */
    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8015e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015e0c:	68db      	ldr	r3, [r3, #12]
 8015e0e:	2203      	movs	r2, #3
 8015e10:	4013      	ands	r3, r2
 8015e12:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8015e14:	4b1a      	ldr	r3, [pc, #104]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015e16:	68db      	ldr	r3, [r3, #12]
 8015e18:	091b      	lsrs	r3, r3, #4
 8015e1a:	2207      	movs	r2, #7
 8015e1c:	4013      	ands	r3, r2
 8015e1e:	3301      	adds	r3, #1
 8015e20:	60fb      	str	r3, [r7, #12]

    switch (pllsource)
 8015e22:	693b      	ldr	r3, [r7, #16]
 8015e24:	2b02      	cmp	r3, #2
 8015e26:	d003      	beq.n	8015e30 <HAL_RCC_GetSysClockFreq+0xd8>
 8015e28:	693b      	ldr	r3, [r7, #16]
 8015e2a:	2b03      	cmp	r3, #3
 8015e2c:	d003      	beq.n	8015e36 <HAL_RCC_GetSysClockFreq+0xde>
 8015e2e:	e005      	b.n	8015e3c <HAL_RCC_GetSysClockFreq+0xe4>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllsourcefreq = HSI_VALUE;
 8015e30:	4b15      	ldr	r3, [pc, #84]	@ (8015e88 <HAL_RCC_GetSysClockFreq+0x130>)
 8015e32:	61fb      	str	r3, [r7, #28]
        break;
 8015e34:	e005      	b.n	8015e42 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllsourcefreq = HSE_VALUE;
 8015e36:	4b15      	ldr	r3, [pc, #84]	@ (8015e8c <HAL_RCC_GetSysClockFreq+0x134>)
 8015e38:	61fb      	str	r3, [r7, #28]
        break;
 8015e3a:	e002      	b.n	8015e42 <HAL_RCC_GetSysClockFreq+0xea>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllsourcefreq = msirange;
 8015e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e3e:	61fb      	str	r3, [r7, #28]
        break;
 8015e40:	46c0      	nop			@ (mov r8, r8)
    }
    pllvco = (pllsourcefreq * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm ;
 8015e42:	4b0f      	ldr	r3, [pc, #60]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015e44:	68db      	ldr	r3, [r3, #12]
 8015e46:	0a1b      	lsrs	r3, r3, #8
 8015e48:	227f      	movs	r2, #127	@ 0x7f
 8015e4a:	4013      	ands	r3, r2
 8015e4c:	69fa      	ldr	r2, [r7, #28]
 8015e4e:	4353      	muls	r3, r2
 8015e50:	68f9      	ldr	r1, [r7, #12]
 8015e52:	0018      	movs	r0, r3
 8015e54:	f7ea f97e 	bl	8000154 <__udivsi3>
 8015e58:	0003      	movs	r3, r0
 8015e5a:	60bb      	str	r3, [r7, #8]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8015e5c:	4b08      	ldr	r3, [pc, #32]	@ (8015e80 <HAL_RCC_GetSysClockFreq+0x128>)
 8015e5e:	68db      	ldr	r3, [r3, #12]
 8015e60:	0f5b      	lsrs	r3, r3, #29
 8015e62:	2207      	movs	r2, #7
 8015e64:	4013      	ands	r3, r2
 8015e66:	3301      	adds	r3, #1
 8015e68:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8015e6a:	6879      	ldr	r1, [r7, #4]
 8015e6c:	68b8      	ldr	r0, [r7, #8]
 8015e6e:	f7ea f971 	bl	8000154 <__udivsi3>
 8015e72:	0003      	movs	r3, r0
 8015e74:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8015e76:	6a3b      	ldr	r3, [r7, #32]
}
 8015e78:	0018      	movs	r0, r3
 8015e7a:	46bd      	mov	sp, r7
 8015e7c:	b00a      	add	sp, #40	@ 0x28
 8015e7e:	bd80      	pop	{r7, pc}
 8015e80:	40021000 	.word	0x40021000
 8015e84:	08027998 	.word	0x08027998
 8015e88:	00f42400 	.word	0x00f42400
 8015e8c:	003d0900 	.word	0x003d0900

08015e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSISRANGE_0 to RCC_MSISRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8015e90:	b580      	push	{r7, lr}
 8015e92:	b086      	sub	sp, #24
 8015e94:	af00      	add	r7, sp, #0
 8015e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8015e98:	2300      	movs	r3, #0
 8015e9a:	613b      	str	r3, [r7, #16]

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8015e9c:	4b2f      	ldr	r3, [pc, #188]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015e9e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015ea0:	2380      	movs	r3, #128	@ 0x80
 8015ea2:	055b      	lsls	r3, r3, #21
 8015ea4:	4013      	ands	r3, r2
 8015ea6:	d004      	beq.n	8015eb2 <RCC_SetFlashLatencyFromMSIRange+0x22>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8015ea8:	f7ff f93e 	bl	8015128 <HAL_PWREx_GetVoltageRange>
 8015eac:	0003      	movs	r3, r0
 8015eae:	617b      	str	r3, [r7, #20]
 8015eb0:	e017      	b.n	8015ee2 <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8015eb2:	4b2a      	ldr	r3, [pc, #168]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015eb4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015eb6:	4b29      	ldr	r3, [pc, #164]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015eb8:	2180      	movs	r1, #128	@ 0x80
 8015eba:	0549      	lsls	r1, r1, #21
 8015ebc:	430a      	orrs	r2, r1
 8015ebe:	659a      	str	r2, [r3, #88]	@ 0x58
 8015ec0:	4b26      	ldr	r3, [pc, #152]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015ec2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015ec4:	2380      	movs	r3, #128	@ 0x80
 8015ec6:	055b      	lsls	r3, r3, #21
 8015ec8:	4013      	ands	r3, r2
 8015eca:	60fb      	str	r3, [r7, #12]
 8015ecc:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8015ece:	f7ff f92b 	bl	8015128 <HAL_PWREx_GetVoltageRange>
 8015ed2:	0003      	movs	r3, r0
 8015ed4:	617b      	str	r3, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8015ed6:	4b21      	ldr	r3, [pc, #132]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015ed8:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015eda:	4b20      	ldr	r3, [pc, #128]	@ (8015f5c <RCC_SetFlashLatencyFromMSIRange+0xcc>)
 8015edc:	4920      	ldr	r1, [pc, #128]	@ (8015f60 <RCC_SetFlashLatencyFromMSIRange+0xd0>)
 8015ede:	400a      	ands	r2, r1
 8015ee0:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  if (vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8015ee2:	697a      	ldr	r2, [r7, #20]
 8015ee4:	2380      	movs	r3, #128	@ 0x80
 8015ee6:	009b      	lsls	r3, r3, #2
 8015ee8:	429a      	cmp	r2, r3
 8015eea:	d111      	bne.n	8015f10 <RCC_SetFlashLatencyFromMSIRange+0x80>
  {
    if (msirange > RCC_MSIRANGE_8)
 8015eec:	687b      	ldr	r3, [r7, #4]
 8015eee:	2b80      	cmp	r3, #128	@ 0x80
 8015ef0:	d91c      	bls.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
    {
      /* MSI > 16Mhz */
      if (msirange > RCC_MSIRANGE_11)
 8015ef2:	687b      	ldr	r3, [r7, #4]
 8015ef4:	2bb0      	cmp	r3, #176	@ 0xb0
 8015ef6:	d902      	bls.n	8015efe <RCC_SetFlashLatencyFromMSIRange+0x6e>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8015ef8:	2302      	movs	r3, #2
 8015efa:	613b      	str	r3, [r7, #16]
 8015efc:	e016      	b.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else if (msirange > RCC_MSIRANGE_9)
 8015efe:	687b      	ldr	r3, [r7, #4]
 8015f00:	2b90      	cmp	r3, #144	@ 0x90
 8015f02:	d902      	bls.n	8015f0a <RCC_SetFlashLatencyFromMSIRange+0x7a>
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8015f04:	2301      	movs	r3, #1
 8015f06:	613b      	str	r3, [r7, #16]
 8015f08:	e010      	b.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
      }
      else
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_0; /* 0WS */
 8015f0a:	2300      	movs	r3, #0
 8015f0c:	613b      	str	r3, [r7, #16]
 8015f0e:	e00d      	b.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    /* else MSI <= 16Mhz default FLASH_LATENCY_0 0WS */
  }
  else
  {
    if (msirange >= RCC_MSIRANGE_8)
 8015f10:	687b      	ldr	r3, [r7, #4]
 8015f12:	2b7f      	cmp	r3, #127	@ 0x7f
 8015f14:	d902      	bls.n	8015f1c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_2; /* 3WS */
 8015f16:	2302      	movs	r3, #2
 8015f18:	613b      	str	r3, [r7, #16]
 8015f1a:	e007      	b.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else if (msirange == RCC_MSIRANGE_7)
 8015f1c:	687b      	ldr	r3, [r7, #4]
 8015f1e:	2b70      	cmp	r3, #112	@ 0x70
 8015f20:	d102      	bne.n	8015f28 <RCC_SetFlashLatencyFromMSIRange+0x98>
    {
      /* MSI 8Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8015f22:	2301      	movs	r3, #1
 8015f24:	613b      	str	r3, [r7, #16]
 8015f26:	e001      	b.n	8015f2c <RCC_SetFlashLatencyFromMSIRange+0x9c>
    }
    else
    {
      /* MSI 16Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8015f28:	2300      	movs	r3, #0
 8015f2a:	613b      	str	r3, [r7, #16]
    }
    /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8015f2c:	4b0d      	ldr	r3, [pc, #52]	@ (8015f64 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8015f2e:	681b      	ldr	r3, [r3, #0]
 8015f30:	2207      	movs	r2, #7
 8015f32:	4393      	bics	r3, r2
 8015f34:	0019      	movs	r1, r3
 8015f36:	4b0b      	ldr	r3, [pc, #44]	@ (8015f64 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8015f38:	693a      	ldr	r2, [r7, #16]
 8015f3a:	430a      	orrs	r2, r1
 8015f3c:	601a      	str	r2, [r3, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8015f3e:	4b09      	ldr	r3, [pc, #36]	@ (8015f64 <RCC_SetFlashLatencyFromMSIRange+0xd4>)
 8015f40:	681b      	ldr	r3, [r3, #0]
 8015f42:	2207      	movs	r2, #7
 8015f44:	4013      	ands	r3, r2
 8015f46:	693a      	ldr	r2, [r7, #16]
 8015f48:	429a      	cmp	r2, r3
 8015f4a:	d001      	beq.n	8015f50 <RCC_SetFlashLatencyFromMSIRange+0xc0>
  {
    return HAL_ERROR;
 8015f4c:	2301      	movs	r3, #1
 8015f4e:	e000      	b.n	8015f52 <RCC_SetFlashLatencyFromMSIRange+0xc2>
  }

  return HAL_OK;
 8015f50:	2300      	movs	r3, #0
}
 8015f52:	0018      	movs	r0, r3
 8015f54:	46bd      	mov	sp, r7
 8015f56:	b006      	add	sp, #24
 8015f58:	bd80      	pop	{r7, pc}
 8015f5a:	46c0      	nop			@ (mov r8, r8)
 8015f5c:	40021000 	.word	0x40021000
 8015f60:	efffffff 	.word	0xefffffff
 8015f64:	40022000 	.word	0x40022000

08015f68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8015f68:	b580      	push	{r7, lr}
 8015f6a:	b086      	sub	sp, #24
 8015f6c:	af00      	add	r7, sp, #0
 8015f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8015f70:	2313      	movs	r3, #19
 8015f72:	18fb      	adds	r3, r7, r3
 8015f74:	2200      	movs	r2, #0
 8015f76:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015f78:	2312      	movs	r3, #18
 8015f7a:	18fb      	adds	r3, r7, r3
 8015f7c:	2200      	movs	r2, #0
 8015f7e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8015f80:	687b      	ldr	r3, [r7, #4]
 8015f82:	681a      	ldr	r2, [r3, #0]
 8015f84:	2380      	movs	r3, #128	@ 0x80
 8015f86:	021b      	lsls	r3, r3, #8
 8015f88:	4013      	ands	r3, r2
 8015f8a:	d100      	bne.n	8015f8e <HAL_RCCEx_PeriphCLKConfig+0x26>
 8015f8c:	e0b7      	b.n	80160fe <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    FlagStatus       pwrclkchanged = RESET;
 8015f8e:	2011      	movs	r0, #17
 8015f90:	183b      	adds	r3, r7, r0
 8015f92:	2200      	movs	r2, #0
 8015f94:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8015f96:	4b4c      	ldr	r3, [pc, #304]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015f98:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015f9a:	2380      	movs	r3, #128	@ 0x80
 8015f9c:	055b      	lsls	r3, r3, #21
 8015f9e:	4013      	ands	r3, r2
 8015fa0:	d110      	bne.n	8015fc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8015fa2:	4b49      	ldr	r3, [pc, #292]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015fa4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015fa6:	4b48      	ldr	r3, [pc, #288]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015fa8:	2180      	movs	r1, #128	@ 0x80
 8015faa:	0549      	lsls	r1, r1, #21
 8015fac:	430a      	orrs	r2, r1
 8015fae:	659a      	str	r2, [r3, #88]	@ 0x58
 8015fb0:	4b45      	ldr	r3, [pc, #276]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8015fb2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8015fb4:	2380      	movs	r3, #128	@ 0x80
 8015fb6:	055b      	lsls	r3, r3, #21
 8015fb8:	4013      	ands	r3, r2
 8015fba:	60bb      	str	r3, [r7, #8]
 8015fbc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8015fbe:	183b      	adds	r3, r7, r0
 8015fc0:	2201      	movs	r2, #1
 8015fc2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015fc4:	4b41      	ldr	r3, [pc, #260]	@ (80160cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8015fc6:	681a      	ldr	r2, [r3, #0]
 8015fc8:	4b40      	ldr	r3, [pc, #256]	@ (80160cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8015fca:	2180      	movs	r1, #128	@ 0x80
 8015fcc:	0049      	lsls	r1, r1, #1
 8015fce:	430a      	orrs	r2, r1
 8015fd0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015fd2:	f7f8 fbd1 	bl	800e778 <HAL_GetTick>
 8015fd6:	0003      	movs	r3, r0
 8015fd8:	60fb      	str	r3, [r7, #12]

    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8015fda:	e00b      	b.n	8015ff4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8015fdc:	f7f8 fbcc 	bl	800e778 <HAL_GetTick>
 8015fe0:	0002      	movs	r2, r0
 8015fe2:	68fb      	ldr	r3, [r7, #12]
 8015fe4:	1ad3      	subs	r3, r2, r3
 8015fe6:	2b02      	cmp	r3, #2
 8015fe8:	d904      	bls.n	8015ff4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8015fea:	2313      	movs	r3, #19
 8015fec:	18fb      	adds	r3, r7, r3
 8015fee:	2203      	movs	r2, #3
 8015ff0:	701a      	strb	r2, [r3, #0]
        break;
 8015ff2:	e005      	b.n	8016000 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8015ff4:	4b35      	ldr	r3, [pc, #212]	@ (80160cc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8015ff6:	681a      	ldr	r2, [r3, #0]
 8015ff8:	2380      	movs	r3, #128	@ 0x80
 8015ffa:	005b      	lsls	r3, r3, #1
 8015ffc:	4013      	ands	r3, r2
 8015ffe:	d0ed      	beq.n	8015fdc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8016000:	2313      	movs	r3, #19
 8016002:	18fb      	adds	r3, r7, r3
 8016004:	781b      	ldrb	r3, [r3, #0]
 8016006:	2b00      	cmp	r3, #0
 8016008:	d168      	bne.n	80160dc <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 801600a:	4a2f      	ldr	r2, [pc, #188]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801600c:	2390      	movs	r3, #144	@ 0x90
 801600e:	58d2      	ldr	r2, [r2, r3]
 8016010:	23c0      	movs	r3, #192	@ 0xc0
 8016012:	009b      	lsls	r3, r3, #2
 8016014:	4013      	ands	r3, r2
 8016016:	617b      	str	r3, [r7, #20]

      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8016018:	697b      	ldr	r3, [r7, #20]
 801601a:	2b00      	cmp	r3, #0
 801601c:	d01f      	beq.n	801605e <HAL_RCCEx_PeriphCLKConfig+0xf6>
 801601e:	687b      	ldr	r3, [r7, #4]
 8016020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8016022:	697a      	ldr	r2, [r7, #20]
 8016024:	429a      	cmp	r2, r3
 8016026:	d01a      	beq.n	801605e <HAL_RCCEx_PeriphCLKConfig+0xf6>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8016028:	4a27      	ldr	r2, [pc, #156]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801602a:	2390      	movs	r3, #144	@ 0x90
 801602c:	58d3      	ldr	r3, [r2, r3]
 801602e:	4a28      	ldr	r2, [pc, #160]	@ (80160d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8016030:	4013      	ands	r3, r2
 8016032:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8016034:	4a24      	ldr	r2, [pc, #144]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016036:	2390      	movs	r3, #144	@ 0x90
 8016038:	58d3      	ldr	r3, [r2, r3]
 801603a:	4923      	ldr	r1, [pc, #140]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801603c:	2280      	movs	r2, #128	@ 0x80
 801603e:	0252      	lsls	r2, r2, #9
 8016040:	4313      	orrs	r3, r2
 8016042:	2290      	movs	r2, #144	@ 0x90
 8016044:	508b      	str	r3, [r1, r2]
        __HAL_RCC_BACKUPRESET_RELEASE();
 8016046:	4a20      	ldr	r2, [pc, #128]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016048:	2390      	movs	r3, #144	@ 0x90
 801604a:	58d3      	ldr	r3, [r2, r3]
 801604c:	491e      	ldr	r1, [pc, #120]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801604e:	4a21      	ldr	r2, [pc, #132]	@ (80160d4 <HAL_RCCEx_PeriphCLKConfig+0x16c>)
 8016050:	4013      	ands	r3, r2
 8016052:	2290      	movs	r2, #144	@ 0x90
 8016054:	508b      	str	r3, [r1, r2]
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8016056:	491c      	ldr	r1, [pc, #112]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8016058:	2290      	movs	r2, #144	@ 0x90
 801605a:	697b      	ldr	r3, [r7, #20]
 801605c:	508b      	str	r3, [r1, r2]
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 801605e:	697b      	ldr	r3, [r7, #20]
 8016060:	2201      	movs	r2, #1
 8016062:	4013      	ands	r3, r2
 8016064:	d017      	beq.n	8016096 <HAL_RCCEx_PeriphCLKConfig+0x12e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8016066:	f7f8 fb87 	bl	800e778 <HAL_GetTick>
 801606a:	0003      	movs	r3, r0
 801606c:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801606e:	e00c      	b.n	801608a <HAL_RCCEx_PeriphCLKConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8016070:	f7f8 fb82 	bl	800e778 <HAL_GetTick>
 8016074:	0002      	movs	r2, r0
 8016076:	68fb      	ldr	r3, [r7, #12]
 8016078:	1ad3      	subs	r3, r2, r3
 801607a:	4a17      	ldr	r2, [pc, #92]	@ (80160d8 <HAL_RCCEx_PeriphCLKConfig+0x170>)
 801607c:	4293      	cmp	r3, r2
 801607e:	d904      	bls.n	801608a <HAL_RCCEx_PeriphCLKConfig+0x122>
          {
            ret = HAL_TIMEOUT;
 8016080:	2313      	movs	r3, #19
 8016082:	18fb      	adds	r3, r7, r3
 8016084:	2203      	movs	r2, #3
 8016086:	701a      	strb	r2, [r3, #0]
            break;
 8016088:	e005      	b.n	8016096 <HAL_RCCEx_PeriphCLKConfig+0x12e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 801608a:	4a0f      	ldr	r2, [pc, #60]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 801608c:	2390      	movs	r3, #144	@ 0x90
 801608e:	58d3      	ldr	r3, [r2, r3]
 8016090:	2202      	movs	r2, #2
 8016092:	4013      	ands	r3, r2
 8016094:	d0ec      	beq.n	8016070 <HAL_RCCEx_PeriphCLKConfig+0x108>
          }
        }
      }

      if (ret == HAL_OK)
 8016096:	2313      	movs	r3, #19
 8016098:	18fb      	adds	r3, r7, r3
 801609a:	781b      	ldrb	r3, [r3, #0]
 801609c:	2b00      	cmp	r3, #0
 801609e:	d10b      	bne.n	80160b8 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80160a0:	4a09      	ldr	r2, [pc, #36]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80160a2:	2390      	movs	r3, #144	@ 0x90
 80160a4:	58d3      	ldr	r3, [r2, r3]
 80160a6:	4a0a      	ldr	r2, [pc, #40]	@ (80160d0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80160a8:	401a      	ands	r2, r3
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80160ae:	4906      	ldr	r1, [pc, #24]	@ (80160c8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80160b0:	4313      	orrs	r3, r2
 80160b2:	2290      	movs	r2, #144	@ 0x90
 80160b4:	508b      	str	r3, [r1, r2]
 80160b6:	e017      	b.n	80160e8 <HAL_RCCEx_PeriphCLKConfig+0x180>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80160b8:	2312      	movs	r3, #18
 80160ba:	18fb      	adds	r3, r7, r3
 80160bc:	2213      	movs	r2, #19
 80160be:	18ba      	adds	r2, r7, r2
 80160c0:	7812      	ldrb	r2, [r2, #0]
 80160c2:	701a      	strb	r2, [r3, #0]
 80160c4:	e010      	b.n	80160e8 <HAL_RCCEx_PeriphCLKConfig+0x180>
 80160c6:	46c0      	nop			@ (mov r8, r8)
 80160c8:	40021000 	.word	0x40021000
 80160cc:	40007000 	.word	0x40007000
 80160d0:	fffffcff 	.word	0xfffffcff
 80160d4:	fffeffff 	.word	0xfffeffff
 80160d8:	00001388 	.word	0x00001388
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80160dc:	2312      	movs	r3, #18
 80160de:	18fb      	adds	r3, r7, r3
 80160e0:	2213      	movs	r2, #19
 80160e2:	18ba      	adds	r2, r7, r2
 80160e4:	7812      	ldrb	r2, [r2, #0]
 80160e6:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80160e8:	2311      	movs	r3, #17
 80160ea:	18fb      	adds	r3, r7, r3
 80160ec:	781b      	ldrb	r3, [r3, #0]
 80160ee:	2b01      	cmp	r3, #1
 80160f0:	d105      	bne.n	80160fe <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80160f2:	4ba4      	ldr	r3, [pc, #656]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80160f4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80160f6:	4ba3      	ldr	r3, [pc, #652]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80160f8:	49a3      	ldr	r1, [pc, #652]	@ (8016388 <HAL_RCCEx_PeriphCLKConfig+0x420>)
 80160fa:	400a      	ands	r2, r1
 80160fc:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80160fe:	687b      	ldr	r3, [r7, #4]
 8016100:	681b      	ldr	r3, [r3, #0]
 8016102:	2201      	movs	r2, #1
 8016104:	4013      	ands	r3, r2
 8016106:	d00b      	beq.n	8016120 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8016108:	4a9e      	ldr	r2, [pc, #632]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801610a:	2388      	movs	r3, #136	@ 0x88
 801610c:	58d3      	ldr	r3, [r2, r3]
 801610e:	2203      	movs	r2, #3
 8016110:	4393      	bics	r3, r2
 8016112:	001a      	movs	r2, r3
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	685b      	ldr	r3, [r3, #4]
 8016118:	499a      	ldr	r1, [pc, #616]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801611a:	4313      	orrs	r3, r2
 801611c:	2288      	movs	r2, #136	@ 0x88
 801611e:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8016120:	687b      	ldr	r3, [r7, #4]
 8016122:	681b      	ldr	r3, [r3, #0]
 8016124:	2202      	movs	r2, #2
 8016126:	4013      	ands	r3, r2
 8016128:	d00b      	beq.n	8016142 <HAL_RCCEx_PeriphCLKConfig+0x1da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 801612a:	4a96      	ldr	r2, [pc, #600]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801612c:	2388      	movs	r3, #136	@ 0x88
 801612e:	58d3      	ldr	r3, [r2, r3]
 8016130:	220c      	movs	r2, #12
 8016132:	4393      	bics	r3, r2
 8016134:	001a      	movs	r2, r3
 8016136:	687b      	ldr	r3, [r7, #4]
 8016138:	689b      	ldr	r3, [r3, #8]
 801613a:	4992      	ldr	r1, [pc, #584]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801613c:	4313      	orrs	r3, r2
 801613e:	2288      	movs	r2, #136	@ 0x88
 8016140:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	681b      	ldr	r3, [r3, #0]
 8016146:	2210      	movs	r2, #16
 8016148:	4013      	ands	r3, r2
 801614a:	d00a      	beq.n	8016162 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 801614c:	4a8d      	ldr	r2, [pc, #564]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801614e:	2388      	movs	r3, #136	@ 0x88
 8016150:	58d3      	ldr	r3, [r2, r3]
 8016152:	4a8e      	ldr	r2, [pc, #568]	@ (801638c <HAL_RCCEx_PeriphCLKConfig+0x424>)
 8016154:	401a      	ands	r2, r3
 8016156:	687b      	ldr	r3, [r7, #4]
 8016158:	695b      	ldr	r3, [r3, #20]
 801615a:	498a      	ldr	r1, [pc, #552]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801615c:	4313      	orrs	r3, r2
 801615e:	2288      	movs	r2, #136	@ 0x88
 8016160:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPUART2 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART2) == RCC_PERIPHCLK_LPUART2)
 8016162:	687b      	ldr	r3, [r7, #4]
 8016164:	681b      	ldr	r3, [r3, #0]
 8016166:	2208      	movs	r2, #8
 8016168:	4013      	ands	r3, r2
 801616a:	d00a      	beq.n	8016182 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART2CLKSOURCE(PeriphClkInit->Lpuart2ClockSelection));

    /* Configure the LPUART2 clock source */
    __HAL_RCC_LPUART2_CONFIG(PeriphClkInit->Lpuart2ClockSelection);
 801616c:	4a85      	ldr	r2, [pc, #532]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801616e:	2388      	movs	r3, #136	@ 0x88
 8016170:	58d3      	ldr	r3, [r2, r3]
 8016172:	4a87      	ldr	r2, [pc, #540]	@ (8016390 <HAL_RCCEx_PeriphCLKConfig+0x428>)
 8016174:	401a      	ands	r2, r3
 8016176:	687b      	ldr	r3, [r7, #4]
 8016178:	691b      	ldr	r3, [r3, #16]
 801617a:	4982      	ldr	r1, [pc, #520]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801617c:	4313      	orrs	r3, r2
 801617e:	2288      	movs	r2, #136	@ 0x88
 8016180:	508b      	str	r3, [r1, r2]
  }
#if defined (LPUART3)
  /*-------------------------- LPUART3 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART3) == RCC_PERIPHCLK_LPUART3)
 8016182:	687b      	ldr	r3, [r7, #4]
 8016184:	681b      	ldr	r3, [r3, #0]
 8016186:	2204      	movs	r2, #4
 8016188:	4013      	ands	r3, r2
 801618a:	d00b      	beq.n	80161a4 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART3CLKSOURCE(PeriphClkInit->Lpuart3ClockSelection));

    /* Configure the LPUART3 clock source */
    __HAL_RCC_LPUART3_CONFIG(PeriphClkInit->Lpuart3ClockSelection);
 801618c:	4a7d      	ldr	r2, [pc, #500]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801618e:	2388      	movs	r3, #136	@ 0x88
 8016190:	58d3      	ldr	r3, [r2, r3]
 8016192:	22c0      	movs	r2, #192	@ 0xc0
 8016194:	4393      	bics	r3, r2
 8016196:	001a      	movs	r2, r3
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	68db      	ldr	r3, [r3, #12]
 801619c:	4979      	ldr	r1, [pc, #484]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801619e:	4313      	orrs	r3, r2
 80161a0:	2288      	movs	r2, #136	@ 0x88
 80161a2:	508b      	str	r3, [r1, r2]
  }
#endif /* LPUART3 */
  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	681b      	ldr	r3, [r3, #0]
 80161a8:	2220      	movs	r2, #32
 80161aa:	4013      	ands	r3, r2
 80161ac:	d00a      	beq.n	80161c4 <HAL_RCCEx_PeriphCLKConfig+0x25c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80161ae:	4a75      	ldr	r2, [pc, #468]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161b0:	2388      	movs	r3, #136	@ 0x88
 80161b2:	58d3      	ldr	r3, [r2, r3]
 80161b4:	4a77      	ldr	r2, [pc, #476]	@ (8016394 <HAL_RCCEx_PeriphCLKConfig+0x42c>)
 80161b6:	401a      	ands	r2, r3
 80161b8:	687b      	ldr	r3, [r7, #4]
 80161ba:	699b      	ldr	r3, [r3, #24]
 80161bc:	4971      	ldr	r1, [pc, #452]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161be:	4313      	orrs	r3, r2
 80161c0:	2288      	movs	r2, #136	@ 0x88
 80161c2:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80161c4:	687b      	ldr	r3, [r7, #4]
 80161c6:	681b      	ldr	r3, [r3, #0]
 80161c8:	2240      	movs	r2, #64	@ 0x40
 80161ca:	4013      	ands	r3, r2
 80161cc:	d00a      	beq.n	80161e4 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80161ce:	4a6d      	ldr	r2, [pc, #436]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161d0:	2388      	movs	r3, #136	@ 0x88
 80161d2:	58d3      	ldr	r3, [r2, r3]
 80161d4:	4a70      	ldr	r2, [pc, #448]	@ (8016398 <HAL_RCCEx_PeriphCLKConfig+0x430>)
 80161d6:	401a      	ands	r2, r3
 80161d8:	687b      	ldr	r3, [r7, #4]
 80161da:	69db      	ldr	r3, [r3, #28]
 80161dc:	4969      	ldr	r1, [pc, #420]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161de:	4313      	orrs	r3, r2
 80161e0:	2288      	movs	r2, #136	@ 0x88
 80161e2:	508b      	str	r3, [r1, r2]
  }

  /*----------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80161e4:	687b      	ldr	r3, [r7, #4]
 80161e6:	681b      	ldr	r3, [r3, #0]
 80161e8:	2280      	movs	r2, #128	@ 0x80
 80161ea:	4013      	ands	r3, r2
 80161ec:	d00a      	beq.n	8016204 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80161ee:	4a65      	ldr	r2, [pc, #404]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161f0:	2388      	movs	r3, #136	@ 0x88
 80161f2:	58d3      	ldr	r3, [r2, r3]
 80161f4:	4a69      	ldr	r2, [pc, #420]	@ (801639c <HAL_RCCEx_PeriphCLKConfig+0x434>)
 80161f6:	401a      	ands	r2, r3
 80161f8:	687b      	ldr	r3, [r7, #4]
 80161fa:	6a1b      	ldr	r3, [r3, #32]
 80161fc:	4961      	ldr	r1, [pc, #388]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80161fe:	4313      	orrs	r3, r2
 8016200:	2288      	movs	r2, #136	@ 0x88
 8016202:	508b      	str	r3, [r1, r2]
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8016204:	687b      	ldr	r3, [r7, #4]
 8016206:	681a      	ldr	r2, [r3, #0]
 8016208:	2380      	movs	r3, #128	@ 0x80
 801620a:	005b      	lsls	r3, r3, #1
 801620c:	4013      	ands	r3, r2
 801620e:	d00a      	beq.n	8016226 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8016210:	4a5c      	ldr	r2, [pc, #368]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016212:	2388      	movs	r3, #136	@ 0x88
 8016214:	58d3      	ldr	r3, [r2, r3]
 8016216:	4a62      	ldr	r2, [pc, #392]	@ (80163a0 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8016218:	401a      	ands	r2, r3
 801621a:	687b      	ldr	r3, [r7, #4]
 801621c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801621e:	4959      	ldr	r1, [pc, #356]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016220:	4313      	orrs	r3, r2
 8016222:	2288      	movs	r2, #136	@ 0x88
 8016224:	508b      	str	r3, [r1, r2]
  }
#if defined (LPTIM3)
  /*----------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	681a      	ldr	r2, [r3, #0]
 801622a:	2380      	movs	r3, #128	@ 0x80
 801622c:	009b      	lsls	r3, r3, #2
 801622e:	4013      	ands	r3, r2
 8016230:	d00a      	beq.n	8016248 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8016232:	4a54      	ldr	r2, [pc, #336]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016234:	2388      	movs	r3, #136	@ 0x88
 8016236:	58d3      	ldr	r3, [r2, r3]
 8016238:	4a5a      	ldr	r2, [pc, #360]	@ (80163a4 <HAL_RCCEx_PeriphCLKConfig+0x43c>)
 801623a:	401a      	ands	r2, r3
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016240:	4950      	ldr	r1, [pc, #320]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016242:	4313      	orrs	r3, r2
 8016244:	2288      	movs	r2, #136	@ 0x88
 8016246:	508b      	str	r3, [r1, r2]
  }
#endif /* LPTIM3 */
  /*-------------------------- ADC clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8016248:	687b      	ldr	r3, [r7, #4]
 801624a:	681a      	ldr	r2, [r3, #0]
 801624c:	2380      	movs	r3, #128	@ 0x80
 801624e:	01db      	lsls	r3, r3, #7
 8016250:	4013      	ands	r3, r2
 8016252:	d017      	beq.n	8016284 <HAL_RCCEx_PeriphCLKConfig+0x31c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLP)
 8016254:	687b      	ldr	r3, [r7, #4]
 8016256:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8016258:	2380      	movs	r3, #128	@ 0x80
 801625a:	055b      	lsls	r3, r3, #21
 801625c:	429a      	cmp	r2, r3
 801625e:	d106      	bne.n	801626e <HAL_RCCEx_PeriphCLKConfig+0x306>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVP);
 8016260:	4b48      	ldr	r3, [pc, #288]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016262:	68da      	ldr	r2, [r3, #12]
 8016264:	4b47      	ldr	r3, [pc, #284]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016266:	2180      	movs	r1, #128	@ 0x80
 8016268:	0249      	lsls	r1, r1, #9
 801626a:	430a      	orrs	r2, r1
 801626c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the ADC1 clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 801626e:	4a45      	ldr	r2, [pc, #276]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016270:	2388      	movs	r3, #136	@ 0x88
 8016272:	58d3      	ldr	r3, [r2, r3]
 8016274:	4a4c      	ldr	r2, [pc, #304]	@ (80163a8 <HAL_RCCEx_PeriphCLKConfig+0x440>)
 8016276:	401a      	ands	r2, r3
 8016278:	687b      	ldr	r3, [r7, #4]
 801627a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801627c:	4941      	ldr	r1, [pc, #260]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801627e:	4313      	orrs	r3, r2
 8016280:	2288      	movs	r2, #136	@ 0x88
 8016282:	508b      	str	r3, [r1, r2]
  }
#if defined (USB_DRD_FS)
  /*-------------------------- USB clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	681a      	ldr	r2, [r3, #0]
 8016288:	2380      	movs	r3, #128	@ 0x80
 801628a:	015b      	lsls	r3, r3, #5
 801628c:	4013      	ands	r3, r2
 801628e:	d017      	beq.n	80162c0 <HAL_RCCEx_PeriphCLKConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLQ)
 8016290:	687b      	ldr	r3, [r7, #4]
 8016292:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8016294:	2380      	movs	r3, #128	@ 0x80
 8016296:	051b      	lsls	r3, r3, #20
 8016298:	429a      	cmp	r2, r3
 801629a:	d106      	bne.n	80162aa <HAL_RCCEx_PeriphCLKConfig+0x342>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 801629c:	4b39      	ldr	r3, [pc, #228]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801629e:	68da      	ldr	r2, [r3, #12]
 80162a0:	4b38      	ldr	r3, [pc, #224]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162a2:	2180      	movs	r1, #128	@ 0x80
 80162a4:	0449      	lsls	r1, r1, #17
 80162a6:	430a      	orrs	r2, r1
 80162a8:	60da      	str	r2, [r3, #12]
    }
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80162aa:	4a36      	ldr	r2, [pc, #216]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162ac:	2388      	movs	r3, #136	@ 0x88
 80162ae:	58d3      	ldr	r3, [r2, r3]
 80162b0:	4a3e      	ldr	r2, [pc, #248]	@ (80163ac <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80162b2:	401a      	ands	r2, r3
 80162b4:	687b      	ldr	r3, [r7, #4]
 80162b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80162b8:	4932      	ldr	r1, [pc, #200]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162ba:	4313      	orrs	r3, r2
 80162bc:	2288      	movs	r2, #136	@ 0x88
 80162be:	508b      	str	r3, [r1, r2]

  }
#endif /* USB_DRD_FS */
  /*-------------------------- RNG clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 80162c0:	687b      	ldr	r3, [r7, #4]
 80162c2:	681a      	ldr	r2, [r3, #0]
 80162c4:	2380      	movs	r3, #128	@ 0x80
 80162c6:	019b      	lsls	r3, r3, #6
 80162c8:	4013      	ands	r3, r2
 80162ca:	d017      	beq.n	80162fc <HAL_RCCEx_PeriphCLKConfig+0x394>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLQ)
 80162cc:	687b      	ldr	r3, [r7, #4]
 80162ce:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80162d0:	2380      	movs	r3, #128	@ 0x80
 80162d2:	051b      	lsls	r3, r3, #20
 80162d4:	429a      	cmp	r2, r3
 80162d6:	d106      	bne.n	80162e6 <HAL_RCCEx_PeriphCLKConfig+0x37e>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 80162d8:	4b2a      	ldr	r3, [pc, #168]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162da:	68da      	ldr	r2, [r3, #12]
 80162dc:	4b29      	ldr	r3, [pc, #164]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162de:	2180      	movs	r1, #128	@ 0x80
 80162e0:	0449      	lsls	r1, r1, #17
 80162e2:	430a      	orrs	r2, r1
 80162e4:	60da      	str	r2, [r3, #12]
    }
    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80162e6:	4a27      	ldr	r2, [pc, #156]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162e8:	2388      	movs	r3, #136	@ 0x88
 80162ea:	58d3      	ldr	r3, [r2, r3]
 80162ec:	4a2f      	ldr	r2, [pc, #188]	@ (80163ac <HAL_RCCEx_PeriphCLKConfig+0x444>)
 80162ee:	401a      	ands	r2, r3
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80162f4:	4923      	ldr	r1, [pc, #140]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 80162f6:	4313      	orrs	r3, r2
 80162f8:	2288      	movs	r2, #136	@ 0x88
 80162fa:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM1 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80162fc:	687b      	ldr	r3, [r7, #4]
 80162fe:	681a      	ldr	r2, [r3, #0]
 8016300:	2380      	movs	r3, #128	@ 0x80
 8016302:	00db      	lsls	r3, r3, #3
 8016304:	4013      	ands	r3, r2
 8016306:	d017      	beq.n	8016338 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLLQ)
 8016308:	687b      	ldr	r3, [r7, #4]
 801630a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801630c:	2380      	movs	r3, #128	@ 0x80
 801630e:	045b      	lsls	r3, r3, #17
 8016310:	429a      	cmp	r2, r3
 8016312:	d106      	bne.n	8016322 <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016314:	4b1b      	ldr	r3, [pc, #108]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016316:	68da      	ldr	r2, [r3, #12]
 8016318:	4b1a      	ldr	r3, [pc, #104]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801631a:	2180      	movs	r1, #128	@ 0x80
 801631c:	0449      	lsls	r1, r1, #17
 801631e:	430a      	orrs	r2, r1
 8016320:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8016322:	4a18      	ldr	r2, [pc, #96]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016324:	2388      	movs	r3, #136	@ 0x88
 8016326:	58d3      	ldr	r3, [r2, r3]
 8016328:	4a21      	ldr	r2, [pc, #132]	@ (80163b0 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 801632a:	401a      	ands	r2, r3
 801632c:	687b      	ldr	r3, [r7, #4]
 801632e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016330:	4914      	ldr	r1, [pc, #80]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016332:	4313      	orrs	r3, r2
 8016334:	2288      	movs	r2, #136	@ 0x88
 8016336:	508b      	str	r3, [r1, r2]

  }
  /*-------------------------- TIM15 clock source configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	681a      	ldr	r2, [r3, #0]
 801633c:	2380      	movs	r3, #128	@ 0x80
 801633e:	011b      	lsls	r3, r3, #4
 8016340:	4013      	ands	r3, r2
 8016342:	d017      	beq.n	8016374 <HAL_RCCEx_PeriphCLKConfig+0x40c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLLQ)
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8016348:	2380      	movs	r3, #128	@ 0x80
 801634a:	049b      	lsls	r3, r3, #18
 801634c:	429a      	cmp	r2, r3
 801634e:	d106      	bne.n	801635e <HAL_RCCEx_PeriphCLKConfig+0x3f6>
    {
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_DIVQ);
 8016350:	4b0c      	ldr	r3, [pc, #48]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016352:	68da      	ldr	r2, [r3, #12]
 8016354:	4b0b      	ldr	r3, [pc, #44]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016356:	2180      	movs	r1, #128	@ 0x80
 8016358:	0449      	lsls	r1, r1, #17
 801635a:	430a      	orrs	r2, r1
 801635c:	60da      	str	r2, [r3, #12]
    }
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 801635e:	4a09      	ldr	r2, [pc, #36]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 8016360:	2388      	movs	r3, #136	@ 0x88
 8016362:	58d3      	ldr	r3, [r2, r3]
 8016364:	4a12      	ldr	r2, [pc, #72]	@ (80163b0 <HAL_RCCEx_PeriphCLKConfig+0x448>)
 8016366:	401a      	ands	r2, r3
 8016368:	687b      	ldr	r3, [r7, #4]
 801636a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801636c:	4905      	ldr	r1, [pc, #20]	@ (8016384 <HAL_RCCEx_PeriphCLKConfig+0x41c>)
 801636e:	4313      	orrs	r3, r2
 8016370:	2288      	movs	r2, #136	@ 0x88
 8016372:	508b      	str	r3, [r1, r2]

  }

  return status;
 8016374:	2312      	movs	r3, #18
 8016376:	18fb      	adds	r3, r7, r3
 8016378:	781b      	ldrb	r3, [r3, #0]
}
 801637a:	0018      	movs	r0, r3
 801637c:	46bd      	mov	sp, r7
 801637e:	b006      	add	sp, #24
 8016380:	bd80      	pop	{r7, pc}
 8016382:	46c0      	nop			@ (mov r8, r8)
 8016384:	40021000 	.word	0x40021000
 8016388:	efffffff 	.word	0xefffffff
 801638c:	fffff3ff 	.word	0xfffff3ff
 8016390:	fffffcff 	.word	0xfffffcff
 8016394:	ffffcfff 	.word	0xffffcfff
 8016398:	fffcffff 	.word	0xfffcffff
 801639c:	fff3ffff 	.word	0xfff3ffff
 80163a0:	ffcfffff 	.word	0xffcfffff
 80163a4:	ff3fffff 	.word	0xff3fffff
 80163a8:	cfffffff 	.word	0xcfffffff
 80163ac:	f3ffffff 	.word	0xf3ffffff
 80163b0:	feffffff 	.word	0xfeffffff

080163b4 <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(const RCC_CRSInitTypeDef *const pInit)
{
 80163b4:	b580      	push	{r7, lr}
 80163b6:	b084      	sub	sp, #16
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 80163bc:	4b1c      	ldr	r3, [pc, #112]	@ (8016430 <HAL_RCCEx_CRSConfig+0x7c>)
 80163be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80163c0:	4b1b      	ldr	r3, [pc, #108]	@ (8016430 <HAL_RCCEx_CRSConfig+0x7c>)
 80163c2:	2180      	movs	r1, #128	@ 0x80
 80163c4:	0249      	lsls	r1, r1, #9
 80163c6:	430a      	orrs	r2, r1
 80163c8:	639a      	str	r2, [r3, #56]	@ 0x38
  __HAL_RCC_CRS_RELEASE_RESET();
 80163ca:	4b19      	ldr	r3, [pc, #100]	@ (8016430 <HAL_RCCEx_CRSConfig+0x7c>)
 80163cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80163ce:	4b18      	ldr	r3, [pc, #96]	@ (8016430 <HAL_RCCEx_CRSConfig+0x7c>)
 80163d0:	4918      	ldr	r1, [pc, #96]	@ (8016434 <HAL_RCCEx_CRSConfig+0x80>)
 80163d2:	400a      	ands	r2, r1
 80163d4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 80163d6:	687b      	ldr	r3, [r7, #4]
 80163d8:	681a      	ldr	r2, [r3, #0]
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	685b      	ldr	r3, [r3, #4]
 80163de:	431a      	orrs	r2, r3
 80163e0:	687b      	ldr	r3, [r7, #4]
 80163e2:	689b      	ldr	r3, [r3, #8]
 80163e4:	4313      	orrs	r3, r2
 80163e6:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 80163e8:	687b      	ldr	r3, [r7, #4]
 80163ea:	68db      	ldr	r3, [r3, #12]
 80163ec:	68fa      	ldr	r2, [r7, #12]
 80163ee:	4313      	orrs	r3, r2
 80163f0:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 80163f2:	687b      	ldr	r3, [r7, #4]
 80163f4:	691b      	ldr	r3, [r3, #16]
 80163f6:	041b      	lsls	r3, r3, #16
 80163f8:	68fa      	ldr	r2, [r7, #12]
 80163fa:	4313      	orrs	r3, r2
 80163fc:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 80163fe:	4b0e      	ldr	r3, [pc, #56]	@ (8016438 <HAL_RCCEx_CRSConfig+0x84>)
 8016400:	68fa      	ldr	r2, [r7, #12]
 8016402:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[6:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 8016404:	4b0c      	ldr	r3, [pc, #48]	@ (8016438 <HAL_RCCEx_CRSConfig+0x84>)
 8016406:	681b      	ldr	r3, [r3, #0]
 8016408:	4a0c      	ldr	r2, [pc, #48]	@ (801643c <HAL_RCCEx_CRSConfig+0x88>)
 801640a:	4013      	ands	r3, r2
 801640c:	0019      	movs	r1, r3
 801640e:	687b      	ldr	r3, [r7, #4]
 8016410:	695b      	ldr	r3, [r3, #20]
 8016412:	021a      	lsls	r2, r3, #8
 8016414:	4b08      	ldr	r3, [pc, #32]	@ (8016438 <HAL_RCCEx_CRSConfig+0x84>)
 8016416:	430a      	orrs	r2, r1
 8016418:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 801641a:	4b07      	ldr	r3, [pc, #28]	@ (8016438 <HAL_RCCEx_CRSConfig+0x84>)
 801641c:	681a      	ldr	r2, [r3, #0]
 801641e:	4b06      	ldr	r3, [pc, #24]	@ (8016438 <HAL_RCCEx_CRSConfig+0x84>)
 8016420:	2160      	movs	r1, #96	@ 0x60
 8016422:	430a      	orrs	r2, r1
 8016424:	601a      	str	r2, [r3, #0]
}
 8016426:	46c0      	nop			@ (mov r8, r8)
 8016428:	46bd      	mov	sp, r7
 801642a:	b004      	add	sp, #16
 801642c:	bd80      	pop	{r7, pc}
 801642e:	46c0      	nop			@ (mov r8, r8)
 8016430:	40021000 	.word	0x40021000
 8016434:	fffeffff 	.word	0xfffeffff
 8016438:	40006c00 	.word	0x40006c00
 801643c:	ffffc0ff 	.word	0xffffc0ff

08016440 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8016440:	b580      	push	{r7, lr}
 8016442:	b084      	sub	sp, #16
 8016444:	af00      	add	r7, sp, #0
 8016446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8016448:	687b      	ldr	r3, [r7, #4]
 801644a:	2b00      	cmp	r3, #0
 801644c:	d101      	bne.n	8016452 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 801644e:	2301      	movs	r3, #1
 8016450:	e091      	b.n	8016576 <HAL_RNG_Init+0x136>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8016452:	687b      	ldr	r3, [r7, #4]
 8016454:	7a5b      	ldrb	r3, [r3, #9]
 8016456:	b2db      	uxtb	r3, r3
 8016458:	2b00      	cmp	r3, #0
 801645a:	d106      	bne.n	801646a <HAL_RNG_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 801645c:	687b      	ldr	r3, [r7, #4]
 801645e:	2200      	movs	r2, #0
 8016460:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	0018      	movs	r0, r3
 8016466:	f7ee fb79 	bl	8004b5c <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 801646a:	687b      	ldr	r3, [r7, #4]
 801646c:	2202      	movs	r2, #2
 801646e:	725a      	strb	r2, [r3, #9]

  /* Disable RNG */
  __HAL_RNG_DISABLE(hrng);
 8016470:	687b      	ldr	r3, [r7, #4]
 8016472:	681b      	ldr	r3, [r3, #0]
 8016474:	681a      	ldr	r2, [r3, #0]
 8016476:	687b      	ldr	r3, [r7, #4]
 8016478:	681b      	ldr	r3, [r3, #0]
 801647a:	2104      	movs	r1, #4
 801647c:	438a      	bics	r2, r1
 801647e:	601a      	str	r2, [r3, #0]

  /* Clock Error Detection Configuration when CONDRT bit is set to 1 */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED | RNG_CR_CONDRST, hrng->Init.ClockErrorDetection | RNG_CR_CONDRST);
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	681b      	ldr	r3, [r3, #0]
 8016484:	681b      	ldr	r3, [r3, #0]
 8016486:	4a3e      	ldr	r2, [pc, #248]	@ (8016580 <HAL_RNG_Init+0x140>)
 8016488:	401a      	ands	r2, r3
 801648a:	687b      	ldr	r3, [r7, #4]
 801648c:	685b      	ldr	r3, [r3, #4]
 801648e:	431a      	orrs	r2, r3
 8016490:	687b      	ldr	r3, [r7, #4]
 8016492:	681b      	ldr	r3, [r3, #0]
 8016494:	2180      	movs	r1, #128	@ 0x80
 8016496:	05c9      	lsls	r1, r1, #23
 8016498:	430a      	orrs	r2, r1
 801649a:	601a      	str	r2, [r3, #0]

  /* Writing bit CONDRST=0 */
  CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 801649c:	687b      	ldr	r3, [r7, #4]
 801649e:	681b      	ldr	r3, [r3, #0]
 80164a0:	681a      	ldr	r2, [r3, #0]
 80164a2:	687b      	ldr	r3, [r7, #4]
 80164a4:	681b      	ldr	r3, [r3, #0]
 80164a6:	4937      	ldr	r1, [pc, #220]	@ (8016584 <HAL_RNG_Init+0x144>)
 80164a8:	400a      	ands	r2, r1
 80164aa:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80164ac:	f7f8 f964 	bl	800e778 <HAL_GetTick>
 80164b0:	0003      	movs	r3, r0
 80164b2:	60fb      	str	r3, [r7, #12]

  /* Wait for conditioning reset process to be completed */
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80164b4:	e018      	b.n	80164e8 <HAL_RNG_Init+0xa8>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80164b6:	f7f8 f95f 	bl	800e778 <HAL_GetTick>
 80164ba:	0002      	movs	r2, r0
 80164bc:	68fb      	ldr	r3, [r7, #12]
 80164be:	1ad3      	subs	r3, r2, r3
 80164c0:	2b04      	cmp	r3, #4
 80164c2:	d911      	bls.n	80164e8 <HAL_RNG_Init+0xa8>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80164c4:	687b      	ldr	r3, [r7, #4]
 80164c6:	681b      	ldr	r3, [r3, #0]
 80164c8:	681a      	ldr	r2, [r3, #0]
 80164ca:	2380      	movs	r3, #128	@ 0x80
 80164cc:	05db      	lsls	r3, r3, #23
 80164ce:	401a      	ands	r2, r3
 80164d0:	2380      	movs	r3, #128	@ 0x80
 80164d2:	05db      	lsls	r3, r3, #23
 80164d4:	429a      	cmp	r2, r3
 80164d6:	d107      	bne.n	80164e8 <HAL_RNG_Init+0xa8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 80164d8:	687b      	ldr	r3, [r7, #4]
 80164da:	2201      	movs	r2, #1
 80164dc:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80164de:	687b      	ldr	r3, [r7, #4]
 80164e0:	2202      	movs	r2, #2
 80164e2:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 80164e4:	2301      	movs	r3, #1
 80164e6:	e046      	b.n	8016576 <HAL_RNG_Init+0x136>
  while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST))
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	681b      	ldr	r3, [r3, #0]
 80164ec:	681a      	ldr	r2, [r3, #0]
 80164ee:	2380      	movs	r3, #128	@ 0x80
 80164f0:	05db      	lsls	r3, r3, #23
 80164f2:	401a      	ands	r2, r3
 80164f4:	2380      	movs	r3, #128	@ 0x80
 80164f6:	05db      	lsls	r3, r3, #23
 80164f8:	429a      	cmp	r2, r3
 80164fa:	d0dc      	beq.n	80164b6 <HAL_RNG_Init+0x76>
      }
    }
  }

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 80164fc:	687b      	ldr	r3, [r7, #4]
 80164fe:	681b      	ldr	r3, [r3, #0]
 8016500:	681a      	ldr	r2, [r3, #0]
 8016502:	687b      	ldr	r3, [r7, #4]
 8016504:	681b      	ldr	r3, [r3, #0]
 8016506:	2104      	movs	r1, #4
 8016508:	430a      	orrs	r2, r1
 801650a:	601a      	str	r2, [r3, #0]

  /* verify that no seed error */
  if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801650c:	687b      	ldr	r3, [r7, #4]
 801650e:	681b      	ldr	r3, [r3, #0]
 8016510:	685b      	ldr	r3, [r3, #4]
 8016512:	2240      	movs	r2, #64	@ 0x40
 8016514:	4013      	ands	r3, r2
 8016516:	2b40      	cmp	r3, #64	@ 0x40
 8016518:	d104      	bne.n	8016524 <HAL_RNG_Init+0xe4>
  {
    hrng->State = HAL_RNG_STATE_ERROR;
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	2204      	movs	r2, #4
 801651e:	725a      	strb	r2, [r3, #9]
    return HAL_ERROR;
 8016520:	2301      	movs	r3, #1
 8016522:	e028      	b.n	8016576 <HAL_RNG_Init+0x136>
  }
  /* Get tick */
  tickstart = HAL_GetTick();
 8016524:	f7f8 f928 	bl	800e778 <HAL_GetTick>
 8016528:	0003      	movs	r3, r0
 801652a:	60fb      	str	r3, [r7, #12]
  /* Check if data register contains valid random data */
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801652c:	e015      	b.n	801655a <HAL_RNG_Init+0x11a>
  {
    if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 801652e:	f7f8 f923 	bl	800e778 <HAL_GetTick>
 8016532:	0002      	movs	r2, r0
 8016534:	68fb      	ldr	r3, [r7, #12]
 8016536:	1ad3      	subs	r3, r2, r3
 8016538:	2b04      	cmp	r3, #4
 801653a:	d90e      	bls.n	801655a <HAL_RNG_Init+0x11a>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	681b      	ldr	r3, [r3, #0]
 8016540:	685b      	ldr	r3, [r3, #4]
 8016542:	2201      	movs	r2, #1
 8016544:	4013      	ands	r3, r2
 8016546:	2b01      	cmp	r3, #1
 8016548:	d007      	beq.n	801655a <HAL_RNG_Init+0x11a>
      {
        hrng->State = HAL_RNG_STATE_ERROR;
 801654a:	687b      	ldr	r3, [r7, #4]
 801654c:	2204      	movs	r2, #4
 801654e:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8016550:	687b      	ldr	r3, [r7, #4]
 8016552:	2202      	movs	r2, #2
 8016554:	60da      	str	r2, [r3, #12]
        return HAL_ERROR;
 8016556:	2301      	movs	r3, #1
 8016558:	e00d      	b.n	8016576 <HAL_RNG_Init+0x136>
  while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) != SET)
 801655a:	687b      	ldr	r3, [r7, #4]
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	685b      	ldr	r3, [r3, #4]
 8016560:	2201      	movs	r2, #1
 8016562:	4013      	ands	r3, r2
 8016564:	2b01      	cmp	r3, #1
 8016566:	d1e2      	bne.n	801652e <HAL_RNG_Init+0xee>
      }
    }
  }

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8016568:	687b      	ldr	r3, [r7, #4]
 801656a:	2201      	movs	r2, #1
 801656c:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 801656e:	687b      	ldr	r3, [r7, #4]
 8016570:	2200      	movs	r2, #0
 8016572:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8016574:	2300      	movs	r3, #0
}
 8016576:	0018      	movs	r0, r3
 8016578:	46bd      	mov	sp, r7
 801657a:	b004      	add	sp, #16
 801657c:	bd80      	pop	{r7, pc}
 801657e:	46c0      	nop			@ (mov r8, r8)
 8016580:	bfffffdf 	.word	0xbfffffdf
 8016584:	bfffffff 	.word	0xbfffffff

08016588 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8016588:	b5b0      	push	{r4, r5, r7, lr}
 801658a:	b084      	sub	sp, #16
 801658c:	af00      	add	r7, sp, #0
 801658e:	6078      	str	r0, [r7, #4]
 8016590:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8016592:	230f      	movs	r3, #15
 8016594:	18fb      	adds	r3, r7, r3
 8016596:	2200      	movs	r2, #0
 8016598:	701a      	strb	r2, [r3, #0]

  /* Process Locked */
  __HAL_LOCK(hrng);
 801659a:	687b      	ldr	r3, [r7, #4]
 801659c:	7a1b      	ldrb	r3, [r3, #8]
 801659e:	2b01      	cmp	r3, #1
 80165a0:	d101      	bne.n	80165a6 <HAL_RNG_GenerateRandomNumber+0x1e>
 80165a2:	2302      	movs	r3, #2
 80165a4:	e071      	b.n	801668a <HAL_RNG_GenerateRandomNumber+0x102>
 80165a6:	687b      	ldr	r3, [r7, #4]
 80165a8:	2201      	movs	r2, #1
 80165aa:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80165ac:	687b      	ldr	r3, [r7, #4]
 80165ae:	7a5b      	ldrb	r3, [r3, #9]
 80165b0:	b2db      	uxtb	r3, r3
 80165b2:	2b01      	cmp	r3, #1
 80165b4:	d15c      	bne.n	8016670 <HAL_RNG_GenerateRandomNumber+0xe8>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	2202      	movs	r2, #2
 80165ba:	725a      	strb	r2, [r3, #9]
    /* Check if there is a seed error */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 80165bc:	687b      	ldr	r3, [r7, #4]
 80165be:	681b      	ldr	r3, [r3, #0]
 80165c0:	685b      	ldr	r3, [r3, #4]
 80165c2:	2240      	movs	r2, #64	@ 0x40
 80165c4:	4013      	ands	r3, r2
 80165c6:	2b40      	cmp	r3, #64	@ 0x40
 80165c8:	d111      	bne.n	80165ee <HAL_RNG_GenerateRandomNumber+0x66>
    {
      /* Update the error code */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 80165ca:	687b      	ldr	r3, [r7, #4]
 80165cc:	2208      	movs	r2, #8
 80165ce:	60da      	str	r2, [r3, #12]
      /* Reset from seed error */
      status = RNG_RecoverSeedError(hrng);
 80165d0:	250f      	movs	r5, #15
 80165d2:	197c      	adds	r4, r7, r5
 80165d4:	687b      	ldr	r3, [r7, #4]
 80165d6:	0018      	movs	r0, r3
 80165d8:	f000 f864 	bl	80166a4 <RNG_RecoverSeedError>
 80165dc:	0003      	movs	r3, r0
 80165de:	7023      	strb	r3, [r4, #0]
      if (status == HAL_ERROR)
 80165e0:	197b      	adds	r3, r7, r5
 80165e2:	781b      	ldrb	r3, [r3, #0]
 80165e4:	2b01      	cmp	r3, #1
 80165e6:	d102      	bne.n	80165ee <HAL_RNG_GenerateRandomNumber+0x66>
      {
        return status;
 80165e8:	197b      	adds	r3, r7, r5
 80165ea:	781b      	ldrb	r3, [r3, #0]
 80165ec:	e04d      	b.n	801668a <HAL_RNG_GenerateRandomNumber+0x102>
      }
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 80165ee:	f7f8 f8c3 	bl	800e778 <HAL_GetTick>
 80165f2:	0003      	movs	r3, r0
 80165f4:	60bb      	str	r3, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80165f6:	e018      	b.n	801662a <HAL_RNG_GenerateRandomNumber+0xa2>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80165f8:	f7f8 f8be 	bl	800e778 <HAL_GetTick>
 80165fc:	0002      	movs	r2, r0
 80165fe:	68bb      	ldr	r3, [r7, #8]
 8016600:	1ad3      	subs	r3, r2, r3
 8016602:	2b04      	cmp	r3, #4
 8016604:	d911      	bls.n	801662a <HAL_RNG_GenerateRandomNumber+0xa2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8016606:	687b      	ldr	r3, [r7, #4]
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	685b      	ldr	r3, [r3, #4]
 801660c:	2201      	movs	r2, #1
 801660e:	4013      	ands	r3, r2
 8016610:	2b01      	cmp	r3, #1
 8016612:	d00a      	beq.n	801662a <HAL_RNG_GenerateRandomNumber+0xa2>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8016614:	687b      	ldr	r3, [r7, #4]
 8016616:	2201      	movs	r2, #1
 8016618:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 801661a:	687b      	ldr	r3, [r7, #4]
 801661c:	2202      	movs	r2, #2
 801661e:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8016620:	687b      	ldr	r3, [r7, #4]
 8016622:	2200      	movs	r2, #0
 8016624:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 8016626:	2301      	movs	r3, #1
 8016628:	e02f      	b.n	801668a <HAL_RNG_GenerateRandomNumber+0x102>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 801662a:	687b      	ldr	r3, [r7, #4]
 801662c:	681b      	ldr	r3, [r3, #0]
 801662e:	685b      	ldr	r3, [r3, #4]
 8016630:	2201      	movs	r2, #1
 8016632:	4013      	ands	r3, r2
 8016634:	2b01      	cmp	r3, #1
 8016636:	d1df      	bne.n	80165f8 <HAL_RNG_GenerateRandomNumber+0x70>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8016638:	687b      	ldr	r3, [r7, #4]
 801663a:	681b      	ldr	r3, [r3, #0]
 801663c:	689a      	ldr	r2, [r3, #8]
 801663e:	687b      	ldr	r3, [r7, #4]
 8016640:	611a      	str	r2, [r3, #16]
    /* In case of seed error, the value available in the RNG_DR register must not
       be used as it may not have enough entropy */
    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 8016642:	687b      	ldr	r3, [r7, #4]
 8016644:	681b      	ldr	r3, [r3, #0]
 8016646:	685b      	ldr	r3, [r3, #4]
 8016648:	2240      	movs	r2, #64	@ 0x40
 801664a:	4013      	ands	r3, r2
 801664c:	2b40      	cmp	r3, #64	@ 0x40
 801664e:	d107      	bne.n	8016660 <HAL_RNG_GenerateRandomNumber+0xd8>
    {
      /* Update the error code and status */
      hrng->ErrorCode = HAL_RNG_ERROR_SEED;
 8016650:	687b      	ldr	r3, [r7, #4]
 8016652:	2208      	movs	r2, #8
 8016654:	60da      	str	r2, [r3, #12]
      status = HAL_ERROR;
 8016656:	230f      	movs	r3, #15
 8016658:	18fb      	adds	r3, r7, r3
 801665a:	2201      	movs	r2, #1
 801665c:	701a      	strb	r2, [r3, #0]
 801665e:	e003      	b.n	8016668 <HAL_RNG_GenerateRandomNumber+0xe0>
    }
    else /* No seed error */
    {
      *random32bit = hrng->RandomNumber;
 8016660:	687b      	ldr	r3, [r7, #4]
 8016662:	691a      	ldr	r2, [r3, #16]
 8016664:	683b      	ldr	r3, [r7, #0]
 8016666:	601a      	str	r2, [r3, #0]
    }
    hrng->State = HAL_RNG_STATE_READY;
 8016668:	687b      	ldr	r3, [r7, #4]
 801666a:	2201      	movs	r2, #1
 801666c:	725a      	strb	r2, [r3, #9]
 801666e:	e006      	b.n	801667e <HAL_RNG_GenerateRandomNumber+0xf6>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	2204      	movs	r2, #4
 8016674:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8016676:	230f      	movs	r3, #15
 8016678:	18fb      	adds	r3, r7, r3
 801667a:	2201      	movs	r2, #1
 801667c:	701a      	strb	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 801667e:	687b      	ldr	r3, [r7, #4]
 8016680:	2200      	movs	r2, #0
 8016682:	721a      	strb	r2, [r3, #8]

  return status;
 8016684:	230f      	movs	r3, #15
 8016686:	18fb      	adds	r3, r7, r3
 8016688:	781b      	ldrb	r3, [r3, #0]
}
 801668a:	0018      	movs	r0, r3
 801668c:	46bd      	mov	sp, r7
 801668e:	b004      	add	sp, #16
 8016690:	bdb0      	pop	{r4, r5, r7, pc}

08016692 <HAL_RNG_ErrorCallback>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval None
  */
__weak void HAL_RNG_ErrorCallback(RNG_HandleTypeDef *hrng)
{
 8016692:	b580      	push	{r7, lr}
 8016694:	b082      	sub	sp, #8
 8016696:	af00      	add	r7, sp, #0
 8016698:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrng);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_RNG_ErrorCallback must be implemented in the user file.
   */
}
 801669a:	46c0      	nop			@ (mov r8, r8)
 801669c:	46bd      	mov	sp, r7
 801669e:	b002      	add	sp, #8
 80166a0:	bd80      	pop	{r7, pc}
	...

080166a4 <RNG_RecoverSeedError>:
  * @brief  RNG sequence to recover from a seed error
  * @param  hrng pointer to a RNG_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef RNG_RecoverSeedError(RNG_HandleTypeDef *hrng)
{
 80166a4:	b580      	push	{r7, lr}
 80166a6:	b084      	sub	sp, #16
 80166a8:	af00      	add	r7, sp, #0
 80166aa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80166ac:	2300      	movs	r3, #0
 80166ae:	60fb      	str	r3, [r7, #12]

  /*Check if seed error current status (SECS)is set */
  if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_SECS) == RESET)
 80166b0:	687b      	ldr	r3, [r7, #4]
 80166b2:	681b      	ldr	r3, [r3, #0]
 80166b4:	685b      	ldr	r3, [r3, #4]
 80166b6:	2204      	movs	r2, #4
 80166b8:	4013      	ands	r3, r2
 80166ba:	2b04      	cmp	r3, #4
 80166bc:	d008      	beq.n	80166d0 <RNG_RecoverSeedError+0x2c>
  {
    /* RNG performed the reset automatically (auto-reset) */
    /* Clear bit SEIS */
    CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 80166be:	687b      	ldr	r3, [r7, #4]
 80166c0:	681b      	ldr	r3, [r3, #0]
 80166c2:	685a      	ldr	r2, [r3, #4]
 80166c4:	687b      	ldr	r3, [r7, #4]
 80166c6:	681b      	ldr	r3, [r3, #0]
 80166c8:	2140      	movs	r1, #64	@ 0x40
 80166ca:	438a      	bics	r2, r1
 80166cc:	605a      	str	r2, [r3, #4]
 80166ce:	e064      	b.n	801679a <RNG_RecoverSeedError+0xf6>
  }
  else  /* Sequence to fully recover from a seed error*/
  {
    /* Writing bit CONDRST=1*/
    SET_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	681b      	ldr	r3, [r3, #0]
 80166d4:	681a      	ldr	r2, [r3, #0]
 80166d6:	687b      	ldr	r3, [r7, #4]
 80166d8:	681b      	ldr	r3, [r3, #0]
 80166da:	2180      	movs	r1, #128	@ 0x80
 80166dc:	05c9      	lsls	r1, r1, #23
 80166de:	430a      	orrs	r2, r1
 80166e0:	601a      	str	r2, [r3, #0]
    /* Writing bit CONDRST=0*/
    CLEAR_BIT(hrng->Instance->CR, RNG_CR_CONDRST);
 80166e2:	687b      	ldr	r3, [r7, #4]
 80166e4:	681b      	ldr	r3, [r3, #0]
 80166e6:	681a      	ldr	r2, [r3, #0]
 80166e8:	687b      	ldr	r3, [r7, #4]
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	4931      	ldr	r1, [pc, #196]	@ (80167b4 <RNG_RecoverSeedError+0x110>)
 80166ee:	400a      	ands	r2, r1
 80166f0:	601a      	str	r2, [r3, #0]

    /* Wait for conditioning reset process to be completed */
    count = RNG_TIMEOUT_VALUE;
 80166f2:	2304      	movs	r3, #4
 80166f4:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 80166f6:	68fb      	ldr	r3, [r7, #12]
 80166f8:	3b01      	subs	r3, #1
 80166fa:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 80166fc:	68fb      	ldr	r3, [r7, #12]
 80166fe:	2b00      	cmp	r3, #0
 8016700:	d111      	bne.n	8016726 <RNG_RecoverSeedError+0x82>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8016702:	687b      	ldr	r3, [r7, #4]
 8016704:	2201      	movs	r2, #1
 8016706:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 8016708:	687b      	ldr	r3, [r7, #4]
 801670a:	68db      	ldr	r3, [r3, #12]
 801670c:	2202      	movs	r2, #2
 801670e:	431a      	orrs	r2, r3
 8016710:	687b      	ldr	r3, [r7, #4]
 8016712:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 8016714:	687b      	ldr	r3, [r7, #4]
 8016716:	2200      	movs	r2, #0
 8016718:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	0018      	movs	r0, r3
 801671e:	f7ff ffb8 	bl	8016692 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8016722:	2301      	movs	r3, #1
 8016724:	e041      	b.n	80167aa <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->CR, RNG_CR_CONDRST));
 8016726:	687b      	ldr	r3, [r7, #4]
 8016728:	681b      	ldr	r3, [r3, #0]
 801672a:	681a      	ldr	r2, [r3, #0]
 801672c:	2380      	movs	r3, #128	@ 0x80
 801672e:	05db      	lsls	r3, r3, #23
 8016730:	401a      	ands	r2, r3
 8016732:	2380      	movs	r3, #128	@ 0x80
 8016734:	05db      	lsls	r3, r3, #23
 8016736:	429a      	cmp	r2, r3
 8016738:	d0dd      	beq.n	80166f6 <RNG_RecoverSeedError+0x52>

    if (__HAL_RNG_GET_IT(hrng, RNG_IT_SEI) != RESET)
 801673a:	687b      	ldr	r3, [r7, #4]
 801673c:	681b      	ldr	r3, [r3, #0]
 801673e:	685b      	ldr	r3, [r3, #4]
 8016740:	2240      	movs	r2, #64	@ 0x40
 8016742:	4013      	ands	r3, r2
 8016744:	2b40      	cmp	r3, #64	@ 0x40
 8016746:	d107      	bne.n	8016758 <RNG_RecoverSeedError+0xb4>
    {
      /* Clear bit SEIS */
      CLEAR_BIT(hrng->Instance->SR, RNG_IT_SEI);
 8016748:	687b      	ldr	r3, [r7, #4]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	685a      	ldr	r2, [r3, #4]
 801674e:	687b      	ldr	r3, [r7, #4]
 8016750:	681b      	ldr	r3, [r3, #0]
 8016752:	2140      	movs	r1, #64	@ 0x40
 8016754:	438a      	bics	r2, r1
 8016756:	605a      	str	r2, [r3, #4]
    }

    /* Wait for SECS to be cleared */
    count = RNG_TIMEOUT_VALUE;
 8016758:	2304      	movs	r3, #4
 801675a:	60fb      	str	r3, [r7, #12]
    do
    {
      count-- ;
 801675c:	68fb      	ldr	r3, [r7, #12]
 801675e:	3b01      	subs	r3, #1
 8016760:	60fb      	str	r3, [r7, #12]
      if (count == 0U)
 8016762:	68fb      	ldr	r3, [r7, #12]
 8016764:	2b00      	cmp	r3, #0
 8016766:	d111      	bne.n	801678c <RNG_RecoverSeedError+0xe8>
      {
        hrng->State = HAL_RNG_STATE_READY;
 8016768:	687b      	ldr	r3, [r7, #4]
 801676a:	2201      	movs	r2, #1
 801676c:	725a      	strb	r2, [r3, #9]
        hrng->ErrorCode |= HAL_RNG_ERROR_TIMEOUT;
 801676e:	687b      	ldr	r3, [r7, #4]
 8016770:	68db      	ldr	r3, [r3, #12]
 8016772:	2202      	movs	r2, #2
 8016774:	431a      	orrs	r2, r3
 8016776:	687b      	ldr	r3, [r7, #4]
 8016778:	60da      	str	r2, [r3, #12]
        /* Process Unlocked */
        __HAL_UNLOCK(hrng);
 801677a:	687b      	ldr	r3, [r7, #4]
 801677c:	2200      	movs	r2, #0
 801677e:	721a      	strb	r2, [r3, #8]
#if (USE_HAL_RNG_REGISTER_CALLBACKS == 1)
        /* Call registered Error callback */
        hrng->ErrorCallback(hrng);
#else
        /* Call legacy weak Error callback */
        HAL_RNG_ErrorCallback(hrng);
 8016780:	687b      	ldr	r3, [r7, #4]
 8016782:	0018      	movs	r0, r3
 8016784:	f7ff ff85 	bl	8016692 <HAL_RNG_ErrorCallback>
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */
        return HAL_ERROR;
 8016788:	2301      	movs	r3, #1
 801678a:	e00e      	b.n	80167aa <RNG_RecoverSeedError+0x106>
      }
    } while (HAL_IS_BIT_SET(hrng->Instance->SR, RNG_FLAG_SECS));
 801678c:	687b      	ldr	r3, [r7, #4]
 801678e:	681b      	ldr	r3, [r3, #0]
 8016790:	685b      	ldr	r3, [r3, #4]
 8016792:	2204      	movs	r2, #4
 8016794:	4013      	ands	r3, r2
 8016796:	2b04      	cmp	r3, #4
 8016798:	d0e0      	beq.n	801675c <RNG_RecoverSeedError+0xb8>
  }
  /* Update the error code */
  hrng->ErrorCode &= ~ HAL_RNG_ERROR_SEED;
 801679a:	687b      	ldr	r3, [r7, #4]
 801679c:	68db      	ldr	r3, [r3, #12]
 801679e:	2208      	movs	r2, #8
 80167a0:	4393      	bics	r3, r2
 80167a2:	001a      	movs	r2, r3
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	60da      	str	r2, [r3, #12]
  return HAL_OK;
 80167a8:	2300      	movs	r3, #0
}
 80167aa:	0018      	movs	r0, r3
 80167ac:	46bd      	mov	sp, r7
 80167ae:	b004      	add	sp, #16
 80167b0:	bd80      	pop	{r7, pc}
 80167b2:	46c0      	nop			@ (mov r8, r8)
 80167b4:	bfffffff 	.word	0xbfffffff

080167b8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80167b8:	b580      	push	{r7, lr}
 80167ba:	b084      	sub	sp, #16
 80167bc:	af00      	add	r7, sp, #0
 80167be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80167c0:	210f      	movs	r1, #15
 80167c2:	187b      	adds	r3, r7, r1
 80167c4:	2201      	movs	r2, #1
 80167c6:	701a      	strb	r2, [r3, #0]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80167c8:	687b      	ldr	r3, [r7, #4]
 80167ca:	2b00      	cmp	r3, #0
 80167cc:	d100      	bne.n	80167d0 <HAL_RTC_Init+0x18>
 80167ce:	e08b      	b.n	80168e8 <HAL_RTC_Init+0x130>
  {
    status = HAL_OK;
 80167d0:	187b      	adds	r3, r7, r1
 80167d2:	2200      	movs	r2, #0
 80167d4:	701a      	strb	r2, [r3, #0]
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80167d6:	687b      	ldr	r3, [r7, #4]
 80167d8:	222d      	movs	r2, #45	@ 0x2d
 80167da:	5c9b      	ldrb	r3, [r3, r2]
 80167dc:	b2db      	uxtb	r3, r3
 80167de:	2b00      	cmp	r3, #0
 80167e0:	d107      	bne.n	80167f2 <HAL_RTC_Init+0x3a>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80167e2:	687b      	ldr	r3, [r7, #4]
 80167e4:	222c      	movs	r2, #44	@ 0x2c
 80167e6:	2100      	movs	r1, #0
 80167e8:	5499      	strb	r1, [r3, r2]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 80167ea:	687b      	ldr	r3, [r7, #4]
 80167ec:	0018      	movs	r0, r3
 80167ee:	f7ee f9ed 	bl	8004bcc <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 80167f2:	687b      	ldr	r3, [r7, #4]
 80167f4:	222d      	movs	r2, #45	@ 0x2d
 80167f6:	2102      	movs	r1, #2
 80167f8:	5499      	strb	r1, [r3, r2]

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80167fa:	4b3f      	ldr	r3, [pc, #252]	@ (80168f8 <HAL_RTC_Init+0x140>)
 80167fc:	22ca      	movs	r2, #202	@ 0xca
 80167fe:	625a      	str	r2, [r3, #36]	@ 0x24
 8016800:	4b3d      	ldr	r3, [pc, #244]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016802:	2253      	movs	r2, #83	@ 0x53
 8016804:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Initialization mode */
    if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016806:	687b      	ldr	r3, [r7, #4]
 8016808:	0018      	movs	r0, r3
 801680a:	f000 fc37 	bl	801707c <RTC_EnterInitMode>
 801680e:	1e03      	subs	r3, r0, #0
 8016810:	d00b      	beq.n	801682a <HAL_RTC_Init+0x72>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016812:	4b39      	ldr	r3, [pc, #228]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016814:	22ff      	movs	r2, #255	@ 0xff
 8016816:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8016818:	687b      	ldr	r3, [r7, #4]
 801681a:	222d      	movs	r2, #45	@ 0x2d
 801681c:	2104      	movs	r1, #4
 801681e:	5499      	strb	r1, [r3, r2]

      status = HAL_ERROR;
 8016820:	230f      	movs	r3, #15
 8016822:	18fb      	adds	r3, r7, r3
 8016824:	2201      	movs	r2, #1
 8016826:	701a      	strb	r2, [r3, #0]
 8016828:	e05e      	b.n	80168e8 <HAL_RTC_Init+0x130>
    }
    else
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 801682a:	4b33      	ldr	r3, [pc, #204]	@ (80168f8 <HAL_RTC_Init+0x140>)
 801682c:	699a      	ldr	r2, [r3, #24]
 801682e:	4b32      	ldr	r3, [pc, #200]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016830:	4932      	ldr	r1, [pc, #200]	@ (80168fc <HAL_RTC_Init+0x144>)
 8016832:	400a      	ands	r2, r1
 8016834:	619a      	str	r2, [r3, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8016836:	4b30      	ldr	r3, [pc, #192]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016838:	6999      	ldr	r1, [r3, #24]
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	685a      	ldr	r2, [r3, #4]
 801683e:	687b      	ldr	r3, [r7, #4]
 8016840:	691b      	ldr	r3, [r3, #16]
 8016842:	431a      	orrs	r2, r3
 8016844:	687b      	ldr	r3, [r7, #4]
 8016846:	699b      	ldr	r3, [r3, #24]
 8016848:	431a      	orrs	r2, r3
 801684a:	4b2b      	ldr	r3, [pc, #172]	@ (80168f8 <HAL_RTC_Init+0x140>)
 801684c:	430a      	orrs	r2, r1
 801684e:	619a      	str	r2, [r3, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8016850:	687b      	ldr	r3, [r7, #4]
 8016852:	68d9      	ldr	r1, [r3, #12]
 8016854:	687b      	ldr	r3, [r7, #4]
 8016856:	689b      	ldr	r3, [r3, #8]
 8016858:	041a      	lsls	r2, r3, #16
 801685a:	4b27      	ldr	r3, [pc, #156]	@ (80168f8 <HAL_RTC_Init+0x140>)
 801685c:	430a      	orrs	r2, r1
 801685e:	611a      	str	r2, [r3, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8016860:	4b25      	ldr	r3, [pc, #148]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016862:	68db      	ldr	r3, [r3, #12]
 8016864:	4a26      	ldr	r2, [pc, #152]	@ (8016900 <HAL_RTC_Init+0x148>)
 8016866:	4013      	ands	r3, r2
 8016868:	0019      	movs	r1, r3
 801686a:	687b      	ldr	r3, [r7, #4]
 801686c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801686e:	687b      	ldr	r3, [r7, #4]
 8016870:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016872:	431a      	orrs	r2, r3
 8016874:	4b20      	ldr	r3, [pc, #128]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016876:	430a      	orrs	r2, r1
 8016878:	60da      	str	r2, [r3, #12]

      /* Exit Initialization mode */
      CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801687a:	4b1f      	ldr	r3, [pc, #124]	@ (80168f8 <HAL_RTC_Init+0x140>)
 801687c:	68da      	ldr	r2, [r3, #12]
 801687e:	4b1e      	ldr	r3, [pc, #120]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016880:	2180      	movs	r1, #128	@ 0x80
 8016882:	438a      	bics	r2, r1
 8016884:	60da      	str	r2, [r3, #12]

      /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
      if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016886:	4b1c      	ldr	r3, [pc, #112]	@ (80168f8 <HAL_RTC_Init+0x140>)
 8016888:	699b      	ldr	r3, [r3, #24]
 801688a:	2220      	movs	r2, #32
 801688c:	4013      	ands	r3, r2
 801688e:	d110      	bne.n	80168b2 <HAL_RTC_Init+0xfa>
      {
        if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8016890:	687b      	ldr	r3, [r7, #4]
 8016892:	0018      	movs	r0, r3
 8016894:	f000 fbcc 	bl	8017030 <HAL_RTC_WaitForSynchro>
 8016898:	1e03      	subs	r3, r0, #0
 801689a:	d00a      	beq.n	80168b2 <HAL_RTC_Init+0xfa>
        {
          /* Enable the write protection for RTC registers */
          __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 801689c:	4b16      	ldr	r3, [pc, #88]	@ (80168f8 <HAL_RTC_Init+0x140>)
 801689e:	22ff      	movs	r2, #255	@ 0xff
 80168a0:	625a      	str	r2, [r3, #36]	@ 0x24

          hrtc->State = HAL_RTC_STATE_ERROR;
 80168a2:	687b      	ldr	r3, [r7, #4]
 80168a4:	222d      	movs	r2, #45	@ 0x2d
 80168a6:	2104      	movs	r1, #4
 80168a8:	5499      	strb	r1, [r3, r2]
          status = HAL_ERROR;
 80168aa:	230f      	movs	r3, #15
 80168ac:	18fb      	adds	r3, r7, r3
 80168ae:	2201      	movs	r2, #1
 80168b0:	701a      	strb	r2, [r3, #0]
        }
      }

      if (status == HAL_OK)
 80168b2:	230f      	movs	r3, #15
 80168b4:	18fb      	adds	r3, r7, r3
 80168b6:	781b      	ldrb	r3, [r3, #0]
 80168b8:	2b00      	cmp	r3, #0
 80168ba:	d115      	bne.n	80168e8 <HAL_RTC_Init+0x130>
      {
        MODIFY_REG(RTC->CR, \
 80168bc:	4b0e      	ldr	r3, [pc, #56]	@ (80168f8 <HAL_RTC_Init+0x140>)
 80168be:	699b      	ldr	r3, [r3, #24]
 80168c0:	00db      	lsls	r3, r3, #3
 80168c2:	08d9      	lsrs	r1, r3, #3
 80168c4:	687b      	ldr	r3, [r7, #4]
 80168c6:	6a1a      	ldr	r2, [r3, #32]
 80168c8:	687b      	ldr	r3, [r7, #4]
 80168ca:	69db      	ldr	r3, [r3, #28]
 80168cc:	431a      	orrs	r2, r3
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	695b      	ldr	r3, [r3, #20]
 80168d2:	431a      	orrs	r2, r3
 80168d4:	4b08      	ldr	r3, [pc, #32]	@ (80168f8 <HAL_RTC_Init+0x140>)
 80168d6:	430a      	orrs	r2, r1
 80168d8:	619a      	str	r2, [r3, #24]
                   RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN, \
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80168da:	4b07      	ldr	r3, [pc, #28]	@ (80168f8 <HAL_RTC_Init+0x140>)
 80168dc:	22ff      	movs	r2, #255	@ 0xff
 80168de:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_READY;
 80168e0:	687b      	ldr	r3, [r7, #4]
 80168e2:	222d      	movs	r2, #45	@ 0x2d
 80168e4:	2101      	movs	r1, #1
 80168e6:	5499      	strb	r1, [r3, r2]
      }
    }
  }

  return status;
 80168e8:	230f      	movs	r3, #15
 80168ea:	18fb      	adds	r3, r7, r3
 80168ec:	781b      	ldrb	r3, [r3, #0]
}
 80168ee:	0018      	movs	r0, r3
 80168f0:	46bd      	mov	sp, r7
 80168f2:	b004      	add	sp, #16
 80168f4:	bd80      	pop	{r7, pc}
 80168f6:	46c0      	nop			@ (mov r8, r8)
 80168f8:	40002800 	.word	0x40002800
 80168fc:	fb8fffbf 	.word	0xfb8fffbf
 8016900:	ffffe0ff 	.word	0xffffe0ff

08016904 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8016904:	b590      	push	{r4, r7, lr}
 8016906:	b087      	sub	sp, #28
 8016908:	af00      	add	r7, sp, #0
 801690a:	60f8      	str	r0, [r7, #12]
 801690c:	60b9      	str	r1, [r7, #8]
 801690e:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016910:	68fb      	ldr	r3, [r7, #12]
 8016912:	222c      	movs	r2, #44	@ 0x2c
 8016914:	5c9b      	ldrb	r3, [r3, r2]
 8016916:	2b01      	cmp	r3, #1
 8016918:	d101      	bne.n	801691e <HAL_RTC_SetTime+0x1a>
 801691a:	2302      	movs	r3, #2
 801691c:	e0a7      	b.n	8016a6e <HAL_RTC_SetTime+0x16a>
 801691e:	68fb      	ldr	r3, [r7, #12]
 8016920:	222c      	movs	r2, #44	@ 0x2c
 8016922:	2101      	movs	r1, #1
 8016924:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016926:	68fb      	ldr	r3, [r7, #12]
 8016928:	222d      	movs	r2, #45	@ 0x2d
 801692a:	2102      	movs	r1, #2
 801692c:	5499      	strb	r1, [r3, r2]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 801692e:	4b52      	ldr	r3, [pc, #328]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016930:	22ca      	movs	r2, #202	@ 0xca
 8016932:	625a      	str	r2, [r3, #36]	@ 0x24
 8016934:	4b50      	ldr	r3, [pc, #320]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016936:	2253      	movs	r2, #83	@ 0x53
 8016938:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 801693a:	68fb      	ldr	r3, [r7, #12]
 801693c:	0018      	movs	r0, r3
 801693e:	f000 fb9d 	bl	801707c <RTC_EnterInitMode>
 8016942:	1e03      	subs	r3, r0, #0
 8016944:	d00c      	beq.n	8016960 <HAL_RTC_SetTime+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016946:	4b4c      	ldr	r3, [pc, #304]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016948:	22ff      	movs	r2, #255	@ 0xff
 801694a:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 801694c:	68fb      	ldr	r3, [r7, #12]
 801694e:	222d      	movs	r2, #45	@ 0x2d
 8016950:	2104      	movs	r1, #4
 8016952:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8016954:	68fb      	ldr	r3, [r7, #12]
 8016956:	222c      	movs	r2, #44	@ 0x2c
 8016958:	2100      	movs	r1, #0
 801695a:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 801695c:	2301      	movs	r3, #1
 801695e:	e086      	b.n	8016a6e <HAL_RTC_SetTime+0x16a>
  }
  else
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8016960:	4b45      	ldr	r3, [pc, #276]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016962:	68da      	ldr	r2, [r3, #12]
 8016964:	23c0      	movs	r3, #192	@ 0xc0
 8016966:	009b      	lsls	r3, r3, #2
 8016968:	401a      	ands	r2, r3
 801696a:	2380      	movs	r3, #128	@ 0x80
 801696c:	005b      	lsls	r3, r3, #1
 801696e:	429a      	cmp	r2, r3
 8016970:	d053      	beq.n	8016a1a <HAL_RTC_SetTime+0x116>
    {
      if (Format == RTC_FORMAT_BIN)
 8016972:	687b      	ldr	r3, [r7, #4]
 8016974:	2b00      	cmp	r3, #0
 8016976:	d124      	bne.n	80169c2 <HAL_RTC_SetTime+0xbe>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016978:	4b3f      	ldr	r3, [pc, #252]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 801697a:	699b      	ldr	r3, [r3, #24]
 801697c:	2240      	movs	r2, #64	@ 0x40
 801697e:	4013      	ands	r3, r2
 8016980:	d102      	bne.n	8016988 <HAL_RTC_SetTime+0x84>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 8016982:	68bb      	ldr	r3, [r7, #8]
 8016984:	2200      	movs	r2, #0
 8016986:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8016988:	68bb      	ldr	r3, [r7, #8]
 801698a:	781b      	ldrb	r3, [r3, #0]
 801698c:	0018      	movs	r0, r3
 801698e:	f000 fba1 	bl	80170d4 <RTC_ByteToBcd2>
 8016992:	0003      	movs	r3, r0
 8016994:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8016996:	68bb      	ldr	r3, [r7, #8]
 8016998:	785b      	ldrb	r3, [r3, #1]
 801699a:	0018      	movs	r0, r3
 801699c:	f000 fb9a 	bl	80170d4 <RTC_ByteToBcd2>
 80169a0:	0003      	movs	r3, r0
 80169a2:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80169a4:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80169a6:	68bb      	ldr	r3, [r7, #8]
 80169a8:	789b      	ldrb	r3, [r3, #2]
 80169aa:	0018      	movs	r0, r3
 80169ac:	f000 fb92 	bl	80170d4 <RTC_ByteToBcd2>
 80169b0:	0003      	movs	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80169b2:	0022      	movs	r2, r4
 80169b4:	431a      	orrs	r2, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80169b6:	68bb      	ldr	r3, [r7, #8]
 80169b8:	78db      	ldrb	r3, [r3, #3]
 80169ba:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80169bc:	4313      	orrs	r3, r2
 80169be:	617b      	str	r3, [r7, #20]
 80169c0:	e016      	b.n	80169f0 <HAL_RTC_SetTime+0xec>

      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 80169c2:	4b2d      	ldr	r3, [pc, #180]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 80169c4:	699b      	ldr	r3, [r3, #24]
 80169c6:	2240      	movs	r2, #64	@ 0x40
 80169c8:	4013      	ands	r3, r2
 80169ca:	d102      	bne.n	80169d2 <HAL_RTC_SetTime+0xce>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
 80169cc:	68bb      	ldr	r3, [r7, #8]
 80169ce:	2200      	movs	r2, #0
 80169d0:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80169d2:	68bb      	ldr	r3, [r7, #8]
 80169d4:	781b      	ldrb	r3, [r3, #0]
 80169d6:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80169d8:	68bb      	ldr	r3, [r7, #8]
 80169da:	785b      	ldrb	r3, [r3, #1]
 80169dc:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80169de:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80169e0:	68ba      	ldr	r2, [r7, #8]
 80169e2:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80169e4:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80169e6:	68bb      	ldr	r3, [r7, #8]
 80169e8:	78db      	ldrb	r3, [r3, #3]
 80169ea:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80169ec:	4313      	orrs	r3, r2
 80169ee:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
 80169f0:	4b21      	ldr	r3, [pc, #132]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 80169f2:	697a      	ldr	r2, [r7, #20]
 80169f4:	4921      	ldr	r1, [pc, #132]	@ (8016a7c <HAL_RTC_SetTime+0x178>)
 80169f6:	400a      	ands	r2, r1
 80169f8:	601a      	str	r2, [r3, #0]

      /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
 80169fa:	4b1f      	ldr	r3, [pc, #124]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 80169fc:	699a      	ldr	r2, [r3, #24]
 80169fe:	4b1e      	ldr	r3, [pc, #120]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a00:	491f      	ldr	r1, [pc, #124]	@ (8016a80 <HAL_RTC_SetTime+0x17c>)
 8016a02:	400a      	ands	r2, r1
 8016a04:	619a      	str	r2, [r3, #24]

      /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
      SET_BIT(RTC->CR, (sTime->DayLightSaving | sTime->StoreOperation));
 8016a06:	4b1c      	ldr	r3, [pc, #112]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a08:	6999      	ldr	r1, [r3, #24]
 8016a0a:	68bb      	ldr	r3, [r7, #8]
 8016a0c:	68da      	ldr	r2, [r3, #12]
 8016a0e:	68bb      	ldr	r3, [r7, #8]
 8016a10:	691b      	ldr	r3, [r3, #16]
 8016a12:	431a      	orrs	r2, r3
 8016a14:	4b18      	ldr	r3, [pc, #96]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a16:	430a      	orrs	r2, r1
 8016a18:	619a      	str	r2, [r3, #24]
    }

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016a1a:	4b17      	ldr	r3, [pc, #92]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a1c:	68da      	ldr	r2, [r3, #12]
 8016a1e:	4b16      	ldr	r3, [pc, #88]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a20:	2180      	movs	r1, #128	@ 0x80
 8016a22:	438a      	bics	r2, r1
 8016a24:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016a26:	4b14      	ldr	r3, [pc, #80]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a28:	699b      	ldr	r3, [r3, #24]
 8016a2a:	2220      	movs	r2, #32
 8016a2c:	4013      	ands	r3, r2
 8016a2e:	d112      	bne.n	8016a56 <HAL_RTC_SetTime+0x152>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8016a30:	68fb      	ldr	r3, [r7, #12]
 8016a32:	0018      	movs	r0, r3
 8016a34:	f000 fafc 	bl	8017030 <HAL_RTC_WaitForSynchro>
 8016a38:	1e03      	subs	r3, r0, #0
 8016a3a:	d00c      	beq.n	8016a56 <HAL_RTC_SetTime+0x152>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016a3c:	4b0e      	ldr	r3, [pc, #56]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a3e:	22ff      	movs	r2, #255	@ 0xff
 8016a40:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	222d      	movs	r2, #45	@ 0x2d
 8016a46:	2104      	movs	r1, #4
 8016a48:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016a4a:	68fb      	ldr	r3, [r7, #12]
 8016a4c:	222c      	movs	r2, #44	@ 0x2c
 8016a4e:	2100      	movs	r1, #0
 8016a50:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8016a52:	2301      	movs	r3, #1
 8016a54:	e00b      	b.n	8016a6e <HAL_RTC_SetTime+0x16a>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016a56:	4b08      	ldr	r3, [pc, #32]	@ (8016a78 <HAL_RTC_SetTime+0x174>)
 8016a58:	22ff      	movs	r2, #255	@ 0xff
 8016a5a:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY;
 8016a5c:	68fb      	ldr	r3, [r7, #12]
 8016a5e:	222d      	movs	r2, #45	@ 0x2d
 8016a60:	2101      	movs	r1, #1
 8016a62:	5499      	strb	r1, [r3, r2]

    __HAL_UNLOCK(hrtc);
 8016a64:	68fb      	ldr	r3, [r7, #12]
 8016a66:	222c      	movs	r2, #44	@ 0x2c
 8016a68:	2100      	movs	r1, #0
 8016a6a:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8016a6c:	2300      	movs	r3, #0
  }
}
 8016a6e:	0018      	movs	r0, r3
 8016a70:	46bd      	mov	sp, r7
 8016a72:	b007      	add	sp, #28
 8016a74:	bd90      	pop	{r4, r7, pc}
 8016a76:	46c0      	nop			@ (mov r8, r8)
 8016a78:	40002800 	.word	0x40002800
 8016a7c:	007f7f7f 	.word	0x007f7f7f
 8016a80:	fffbffff 	.word	0xfffbffff

08016a84 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8016a84:	b580      	push	{r7, lr}
 8016a86:	b086      	sub	sp, #24
 8016a88:	af00      	add	r7, sp, #0
 8016a8a:	60f8      	str	r0, [r7, #12]
 8016a8c:	60b9      	str	r1, [r7, #8]
 8016a8e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg;

  UNUSED(hrtc);
  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
 8016a90:	4b2c      	ldr	r3, [pc, #176]	@ (8016b44 <HAL_RTC_GetTime+0xc0>)
 8016a92:	689a      	ldr	r2, [r3, #8]
 8016a94:	68bb      	ldr	r3, [r7, #8]
 8016a96:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
 8016a98:	4b2a      	ldr	r3, [pc, #168]	@ (8016b44 <HAL_RTC_GetTime+0xc0>)
 8016a9a:	68da      	ldr	r2, [r3, #12]
 8016a9c:	23c0      	movs	r3, #192	@ 0xc0
 8016a9e:	009b      	lsls	r3, r3, #2
 8016aa0:	401a      	ands	r2, r3
 8016aa2:	2380      	movs	r3, #128	@ 0x80
 8016aa4:	005b      	lsls	r3, r3, #1
 8016aa6:	429a      	cmp	r2, r3
 8016aa8:	d047      	beq.n	8016b3a <HAL_RTC_GetTime+0xb6>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
 8016aaa:	4b26      	ldr	r3, [pc, #152]	@ (8016b44 <HAL_RTC_GetTime+0xc0>)
 8016aac:	691b      	ldr	r3, [r3, #16]
 8016aae:	045b      	lsls	r3, r3, #17
 8016ab0:	0c5a      	lsrs	r2, r3, #17
 8016ab2:	68bb      	ldr	r3, [r7, #8]
 8016ab4:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
 8016ab6:	4b23      	ldr	r3, [pc, #140]	@ (8016b44 <HAL_RTC_GetTime+0xc0>)
 8016ab8:	681b      	ldr	r3, [r3, #0]
 8016aba:	4a23      	ldr	r2, [pc, #140]	@ (8016b48 <HAL_RTC_GetTime+0xc4>)
 8016abc:	4013      	ands	r3, r2
 8016abe:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8016ac0:	697b      	ldr	r3, [r7, #20]
 8016ac2:	0c1b      	lsrs	r3, r3, #16
 8016ac4:	b2db      	uxtb	r3, r3
 8016ac6:	223f      	movs	r2, #63	@ 0x3f
 8016ac8:	4013      	ands	r3, r2
 8016aca:	b2da      	uxtb	r2, r3
 8016acc:	68bb      	ldr	r3, [r7, #8]
 8016ace:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8016ad0:	697b      	ldr	r3, [r7, #20]
 8016ad2:	0a1b      	lsrs	r3, r3, #8
 8016ad4:	b2db      	uxtb	r3, r3
 8016ad6:	227f      	movs	r2, #127	@ 0x7f
 8016ad8:	4013      	ands	r3, r2
 8016ada:	b2da      	uxtb	r2, r3
 8016adc:	68bb      	ldr	r3, [r7, #8]
 8016ade:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8016ae0:	697b      	ldr	r3, [r7, #20]
 8016ae2:	b2db      	uxtb	r3, r3
 8016ae4:	227f      	movs	r2, #127	@ 0x7f
 8016ae6:	4013      	ands	r3, r2
 8016ae8:	b2da      	uxtb	r2, r3
 8016aea:	68bb      	ldr	r3, [r7, #8]
 8016aec:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8016aee:	697b      	ldr	r3, [r7, #20]
 8016af0:	0d9b      	lsrs	r3, r3, #22
 8016af2:	b2db      	uxtb	r3, r3
 8016af4:	2201      	movs	r2, #1
 8016af6:	4013      	ands	r3, r2
 8016af8:	b2da      	uxtb	r2, r3
 8016afa:	68bb      	ldr	r3, [r7, #8]
 8016afc:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
 8016afe:	687b      	ldr	r3, [r7, #4]
 8016b00:	2b00      	cmp	r3, #0
 8016b02:	d11a      	bne.n	8016b3a <HAL_RTC_GetTime+0xb6>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8016b04:	68bb      	ldr	r3, [r7, #8]
 8016b06:	781b      	ldrb	r3, [r3, #0]
 8016b08:	0018      	movs	r0, r3
 8016b0a:	f000 fb0b 	bl	8017124 <RTC_Bcd2ToByte>
 8016b0e:	0003      	movs	r3, r0
 8016b10:	001a      	movs	r2, r3
 8016b12:	68bb      	ldr	r3, [r7, #8]
 8016b14:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8016b16:	68bb      	ldr	r3, [r7, #8]
 8016b18:	785b      	ldrb	r3, [r3, #1]
 8016b1a:	0018      	movs	r0, r3
 8016b1c:	f000 fb02 	bl	8017124 <RTC_Bcd2ToByte>
 8016b20:	0003      	movs	r3, r0
 8016b22:	001a      	movs	r2, r3
 8016b24:	68bb      	ldr	r3, [r7, #8]
 8016b26:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8016b28:	68bb      	ldr	r3, [r7, #8]
 8016b2a:	789b      	ldrb	r3, [r3, #2]
 8016b2c:	0018      	movs	r0, r3
 8016b2e:	f000 faf9 	bl	8017124 <RTC_Bcd2ToByte>
 8016b32:	0003      	movs	r3, r0
 8016b34:	001a      	movs	r2, r3
 8016b36:	68bb      	ldr	r3, [r7, #8]
 8016b38:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
 8016b3a:	2300      	movs	r3, #0
}
 8016b3c:	0018      	movs	r0, r3
 8016b3e:	46bd      	mov	sp, r7
 8016b40:	b006      	add	sp, #24
 8016b42:	bd80      	pop	{r7, pc}
 8016b44:	40002800 	.word	0x40002800
 8016b48:	007f7f7f 	.word	0x007f7f7f

08016b4c <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8016b4c:	b590      	push	{r4, r7, lr}
 8016b4e:	b087      	sub	sp, #28
 8016b50:	af00      	add	r7, sp, #0
 8016b52:	60f8      	str	r0, [r7, #12]
 8016b54:	60b9      	str	r1, [r7, #8]
 8016b56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016b58:	68fb      	ldr	r3, [r7, #12]
 8016b5a:	222c      	movs	r2, #44	@ 0x2c
 8016b5c:	5c9b      	ldrb	r3, [r3, r2]
 8016b5e:	2b01      	cmp	r3, #1
 8016b60:	d101      	bne.n	8016b66 <HAL_RTC_SetDate+0x1a>
 8016b62:	2302      	movs	r3, #2
 8016b64:	e090      	b.n	8016c88 <HAL_RTC_SetDate+0x13c>
 8016b66:	68fb      	ldr	r3, [r7, #12]
 8016b68:	222c      	movs	r2, #44	@ 0x2c
 8016b6a:	2101      	movs	r1, #1
 8016b6c:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016b6e:	68fb      	ldr	r3, [r7, #12]
 8016b70:	222d      	movs	r2, #45	@ 0x2d
 8016b72:	2102      	movs	r1, #2
 8016b74:	5499      	strb	r1, [r3, r2]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d10e      	bne.n	8016b9a <HAL_RTC_SetDate+0x4e>
 8016b7c:	68bb      	ldr	r3, [r7, #8]
 8016b7e:	785b      	ldrb	r3, [r3, #1]
 8016b80:	001a      	movs	r2, r3
 8016b82:	2310      	movs	r3, #16
 8016b84:	4013      	ands	r3, r2
 8016b86:	d008      	beq.n	8016b9a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8016b88:	68bb      	ldr	r3, [r7, #8]
 8016b8a:	785b      	ldrb	r3, [r3, #1]
 8016b8c:	2210      	movs	r2, #16
 8016b8e:	4393      	bics	r3, r2
 8016b90:	b2db      	uxtb	r3, r3
 8016b92:	330a      	adds	r3, #10
 8016b94:	b2da      	uxtb	r2, r3
 8016b96:	68bb      	ldr	r3, [r7, #8]
 8016b98:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8016b9a:	687b      	ldr	r3, [r7, #4]
 8016b9c:	2b00      	cmp	r3, #0
 8016b9e:	d11c      	bne.n	8016bda <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8016ba0:	68bb      	ldr	r3, [r7, #8]
 8016ba2:	78db      	ldrb	r3, [r3, #3]
 8016ba4:	0018      	movs	r0, r3
 8016ba6:	f000 fa95 	bl	80170d4 <RTC_ByteToBcd2>
 8016baa:	0003      	movs	r3, r0
 8016bac:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8016bae:	68bb      	ldr	r3, [r7, #8]
 8016bb0:	785b      	ldrb	r3, [r3, #1]
 8016bb2:	0018      	movs	r0, r3
 8016bb4:	f000 fa8e 	bl	80170d4 <RTC_ByteToBcd2>
 8016bb8:	0003      	movs	r3, r0
 8016bba:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8016bbc:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8016bbe:	68bb      	ldr	r3, [r7, #8]
 8016bc0:	789b      	ldrb	r3, [r3, #2]
 8016bc2:	0018      	movs	r0, r3
 8016bc4:	f000 fa86 	bl	80170d4 <RTC_ByteToBcd2>
 8016bc8:	0003      	movs	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8016bca:	0022      	movs	r2, r4
 8016bcc:	431a      	orrs	r2, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8016bce:	68bb      	ldr	r3, [r7, #8]
 8016bd0:	781b      	ldrb	r3, [r3, #0]
 8016bd2:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8016bd4:	4313      	orrs	r3, r2
 8016bd6:	617b      	str	r3, [r7, #20]
 8016bd8:	e00e      	b.n	8016bf8 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8016bda:	68bb      	ldr	r3, [r7, #8]
 8016bdc:	78db      	ldrb	r3, [r3, #3]
 8016bde:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8016be0:	68bb      	ldr	r3, [r7, #8]
 8016be2:	785b      	ldrb	r3, [r3, #1]
 8016be4:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8016be6:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8016be8:	68ba      	ldr	r2, [r7, #8]
 8016bea:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8016bec:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8016bee:	68bb      	ldr	r3, [r7, #8]
 8016bf0:	781b      	ldrb	r3, [r3, #0]
 8016bf2:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8016bf4:	4313      	orrs	r3, r2
 8016bf6:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8016bf8:	4b25      	ldr	r3, [pc, #148]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016bfa:	22ca      	movs	r2, #202	@ 0xca
 8016bfc:	625a      	str	r2, [r3, #36]	@ 0x24
 8016bfe:	4b24      	ldr	r3, [pc, #144]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c00:	2253      	movs	r2, #83	@ 0x53
 8016c02:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set Initialization mode */
  if (RTC_EnterInitMode(hrtc) != HAL_OK)
 8016c04:	68fb      	ldr	r3, [r7, #12]
 8016c06:	0018      	movs	r0, r3
 8016c08:	f000 fa38 	bl	801707c <RTC_EnterInitMode>
 8016c0c:	1e03      	subs	r3, r0, #0
 8016c0e:	d00c      	beq.n	8016c2a <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016c10:	4b1f      	ldr	r3, [pc, #124]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c12:	22ff      	movs	r2, #255	@ 0xff
 8016c14:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 8016c16:	68fb      	ldr	r3, [r7, #12]
 8016c18:	222d      	movs	r2, #45	@ 0x2d
 8016c1a:	2104      	movs	r1, #4
 8016c1c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8016c1e:	68fb      	ldr	r3, [r7, #12]
 8016c20:	222c      	movs	r2, #44	@ 0x2c
 8016c22:	2100      	movs	r1, #0
 8016c24:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 8016c26:	2301      	movs	r3, #1
 8016c28:	e02e      	b.n	8016c88 <HAL_RTC_SetDate+0x13c>
  }
  else
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
 8016c2a:	4b19      	ldr	r3, [pc, #100]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c2c:	697a      	ldr	r2, [r7, #20]
 8016c2e:	4919      	ldr	r1, [pc, #100]	@ (8016c94 <HAL_RTC_SetDate+0x148>)
 8016c30:	400a      	ands	r2, r1
 8016c32:	605a      	str	r2, [r3, #4]

    /* Exit Initialization mode */
    CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8016c34:	4b16      	ldr	r3, [pc, #88]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c36:	68da      	ldr	r2, [r3, #12]
 8016c38:	4b15      	ldr	r3, [pc, #84]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c3a:	2180      	movs	r1, #128	@ 0x80
 8016c3c:	438a      	bics	r2, r1
 8016c3e:	60da      	str	r2, [r3, #12]

    /* If CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8016c40:	4b13      	ldr	r3, [pc, #76]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c42:	699b      	ldr	r3, [r3, #24]
 8016c44:	2220      	movs	r2, #32
 8016c46:	4013      	ands	r3, r2
 8016c48:	d112      	bne.n	8016c70 <HAL_RTC_SetDate+0x124>
    {
      if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8016c4a:	68fb      	ldr	r3, [r7, #12]
 8016c4c:	0018      	movs	r0, r3
 8016c4e:	f000 f9ef 	bl	8017030 <HAL_RTC_WaitForSynchro>
 8016c52:	1e03      	subs	r3, r0, #0
 8016c54:	d00c      	beq.n	8016c70 <HAL_RTC_SetDate+0x124>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016c56:	4b0e      	ldr	r3, [pc, #56]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c58:	22ff      	movs	r2, #255	@ 0xff
 8016c5a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 8016c5c:	68fb      	ldr	r3, [r7, #12]
 8016c5e:	222d      	movs	r2, #45	@ 0x2d
 8016c60:	2104      	movs	r1, #4
 8016c62:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8016c64:	68fb      	ldr	r3, [r7, #12]
 8016c66:	222c      	movs	r2, #44	@ 0x2c
 8016c68:	2100      	movs	r1, #0
 8016c6a:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8016c6c:	2301      	movs	r3, #1
 8016c6e:	e00b      	b.n	8016c88 <HAL_RTC_SetDate+0x13c>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8016c70:	4b07      	ldr	r3, [pc, #28]	@ (8016c90 <HAL_RTC_SetDate+0x144>)
 8016c72:	22ff      	movs	r2, #255	@ 0xff
 8016c74:	625a      	str	r2, [r3, #36]	@ 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 8016c76:	68fb      	ldr	r3, [r7, #12]
 8016c78:	222d      	movs	r2, #45	@ 0x2d
 8016c7a:	2101      	movs	r1, #1
 8016c7c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 8016c7e:	68fb      	ldr	r3, [r7, #12]
 8016c80:	222c      	movs	r2, #44	@ 0x2c
 8016c82:	2100      	movs	r1, #0
 8016c84:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8016c86:	2300      	movs	r3, #0
  }
}
 8016c88:	0018      	movs	r0, r3
 8016c8a:	46bd      	mov	sp, r7
 8016c8c:	b007      	add	sp, #28
 8016c8e:	bd90      	pop	{r4, r7, pc}
 8016c90:	40002800 	.word	0x40002800
 8016c94:	00ffff3f 	.word	0x00ffff3f

08016c98 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8016c98:	b580      	push	{r7, lr}
 8016c9a:	b086      	sub	sp, #24
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	60f8      	str	r0, [r7, #12]
 8016ca0:	60b9      	str	r1, [r7, #8]
 8016ca2:	607a      	str	r2, [r7, #4]
  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
 8016ca4:	4b21      	ldr	r3, [pc, #132]	@ (8016d2c <HAL_RTC_GetDate+0x94>)
 8016ca6:	685b      	ldr	r3, [r3, #4]
 8016ca8:	4a21      	ldr	r2, [pc, #132]	@ (8016d30 <HAL_RTC_GetDate+0x98>)
 8016caa:	4013      	ands	r3, r2
 8016cac:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8016cae:	697b      	ldr	r3, [r7, #20]
 8016cb0:	0c1b      	lsrs	r3, r3, #16
 8016cb2:	b2da      	uxtb	r2, r3
 8016cb4:	68bb      	ldr	r3, [r7, #8]
 8016cb6:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8016cb8:	697b      	ldr	r3, [r7, #20]
 8016cba:	0a1b      	lsrs	r3, r3, #8
 8016cbc:	b2db      	uxtb	r3, r3
 8016cbe:	221f      	movs	r2, #31
 8016cc0:	4013      	ands	r3, r2
 8016cc2:	b2da      	uxtb	r2, r3
 8016cc4:	68bb      	ldr	r3, [r7, #8]
 8016cc6:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8016cc8:	697b      	ldr	r3, [r7, #20]
 8016cca:	b2db      	uxtb	r3, r3
 8016ccc:	223f      	movs	r2, #63	@ 0x3f
 8016cce:	4013      	ands	r3, r2
 8016cd0:	b2da      	uxtb	r2, r3
 8016cd2:	68bb      	ldr	r3, [r7, #8]
 8016cd4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8016cd6:	697b      	ldr	r3, [r7, #20]
 8016cd8:	0b5b      	lsrs	r3, r3, #13
 8016cda:	b2db      	uxtb	r3, r3
 8016cdc:	2207      	movs	r2, #7
 8016cde:	4013      	ands	r3, r2
 8016ce0:	b2da      	uxtb	r2, r3
 8016ce2:	68bb      	ldr	r3, [r7, #8]
 8016ce4:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8016ce6:	687b      	ldr	r3, [r7, #4]
 8016ce8:	2b00      	cmp	r3, #0
 8016cea:	d11a      	bne.n	8016d22 <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8016cec:	68bb      	ldr	r3, [r7, #8]
 8016cee:	78db      	ldrb	r3, [r3, #3]
 8016cf0:	0018      	movs	r0, r3
 8016cf2:	f000 fa17 	bl	8017124 <RTC_Bcd2ToByte>
 8016cf6:	0003      	movs	r3, r0
 8016cf8:	001a      	movs	r2, r3
 8016cfa:	68bb      	ldr	r3, [r7, #8]
 8016cfc:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8016cfe:	68bb      	ldr	r3, [r7, #8]
 8016d00:	785b      	ldrb	r3, [r3, #1]
 8016d02:	0018      	movs	r0, r3
 8016d04:	f000 fa0e 	bl	8017124 <RTC_Bcd2ToByte>
 8016d08:	0003      	movs	r3, r0
 8016d0a:	001a      	movs	r2, r3
 8016d0c:	68bb      	ldr	r3, [r7, #8]
 8016d0e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8016d10:	68bb      	ldr	r3, [r7, #8]
 8016d12:	789b      	ldrb	r3, [r3, #2]
 8016d14:	0018      	movs	r0, r3
 8016d16:	f000 fa05 	bl	8017124 <RTC_Bcd2ToByte>
 8016d1a:	0003      	movs	r3, r0
 8016d1c:	001a      	movs	r2, r3
 8016d1e:	68bb      	ldr	r3, [r7, #8]
 8016d20:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8016d22:	2300      	movs	r3, #0
}
 8016d24:	0018      	movs	r0, r3
 8016d26:	46bd      	mov	sp, r7
 8016d28:	b006      	add	sp, #24
 8016d2a:	bd80      	pop	{r7, pc}
 8016d2c:	40002800 	.word	0x40002800
 8016d30:	00ffff3f 	.word	0x00ffff3f

08016d34 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8016d34:	b590      	push	{r4, r7, lr}
 8016d36:	b087      	sub	sp, #28
 8016d38:	af00      	add	r7, sp, #0
 8016d3a:	60f8      	str	r0, [r7, #12]
 8016d3c:	60b9      	str	r1, [r7, #8]
 8016d3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8016d40:	2300      	movs	r3, #0
 8016d42:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016d44:	68fb      	ldr	r3, [r7, #12]
 8016d46:	222c      	movs	r2, #44	@ 0x2c
 8016d48:	5c9b      	ldrb	r3, [r3, r2]
 8016d4a:	2b01      	cmp	r3, #1
 8016d4c:	d101      	bne.n	8016d52 <HAL_RTC_SetAlarm_IT+0x1e>
 8016d4e:	2302      	movs	r3, #2
 8016d50:	e0f1      	b.n	8016f36 <HAL_RTC_SetAlarm_IT+0x202>
 8016d52:	68fb      	ldr	r3, [r7, #12]
 8016d54:	222c      	movs	r2, #44	@ 0x2c
 8016d56:	2101      	movs	r1, #1
 8016d58:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016d5a:	68fb      	ldr	r3, [r7, #12]
 8016d5c:	222d      	movs	r2, #45	@ 0x2d
 8016d5e:	2102      	movs	r1, #2
 8016d60:	5499      	strb	r1, [r3, r2]
                 (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif /* USE_FULL_ASSERT */

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8016d62:	4b77      	ldr	r3, [pc, #476]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016d64:	68da      	ldr	r2, [r3, #12]
 8016d66:	23c0      	movs	r3, #192	@ 0xc0
 8016d68:	009b      	lsls	r3, r3, #2
 8016d6a:	4013      	ands	r3, r2
 8016d6c:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8016d6e:	693a      	ldr	r2, [r7, #16]
 8016d70:	2380      	movs	r3, #128	@ 0x80
 8016d72:	005b      	lsls	r3, r3, #1
 8016d74:	429a      	cmp	r2, r3
 8016d76:	d05a      	beq.n	8016e2e <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8016d78:	687b      	ldr	r3, [r7, #4]
 8016d7a:	2b00      	cmp	r3, #0
 8016d7c:	d135      	bne.n	8016dea <HAL_RTC_SetAlarm_IT+0xb6>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016d7e:	4b70      	ldr	r3, [pc, #448]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016d80:	699b      	ldr	r3, [r3, #24]
 8016d82:	2240      	movs	r2, #64	@ 0x40
 8016d84:	4013      	ands	r3, r2
 8016d86:	d102      	bne.n	8016d8e <HAL_RTC_SetAlarm_IT+0x5a>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8016d88:	68bb      	ldr	r3, [r7, #8]
 8016d8a:	2200      	movs	r2, #0
 8016d8c:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016d8e:	68bb      	ldr	r3, [r7, #8]
 8016d90:	781b      	ldrb	r3, [r3, #0]
 8016d92:	0018      	movs	r0, r3
 8016d94:	f000 f99e 	bl	80170d4 <RTC_ByteToBcd2>
 8016d98:	0003      	movs	r3, r0
 8016d9a:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016d9c:	68bb      	ldr	r3, [r7, #8]
 8016d9e:	785b      	ldrb	r3, [r3, #1]
 8016da0:	0018      	movs	r0, r3
 8016da2:	f000 f997 	bl	80170d4 <RTC_ByteToBcd2>
 8016da6:	0003      	movs	r3, r0
 8016da8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016daa:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016dac:	68bb      	ldr	r3, [r7, #8]
 8016dae:	789b      	ldrb	r3, [r3, #2]
 8016db0:	0018      	movs	r0, r3
 8016db2:	f000 f98f 	bl	80170d4 <RTC_ByteToBcd2>
 8016db6:	0003      	movs	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016db8:	0022      	movs	r2, r4
 8016dba:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8016dbc:	68bb      	ldr	r3, [r7, #8]
 8016dbe:	78db      	ldrb	r3, [r3, #3]
 8016dc0:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016dc2:	431a      	orrs	r2, r3
 8016dc4:	0014      	movs	r4, r2
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016dc6:	68bb      	ldr	r3, [r7, #8]
 8016dc8:	2224      	movs	r2, #36	@ 0x24
 8016dca:	5c9b      	ldrb	r3, [r3, r2]
 8016dcc:	0018      	movs	r0, r3
 8016dce:	f000 f981 	bl	80170d4 <RTC_ByteToBcd2>
 8016dd2:	0003      	movs	r3, r0
 8016dd4:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8016dd6:	0022      	movs	r2, r4
 8016dd8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8016dda:	68bb      	ldr	r3, [r7, #8]
 8016ddc:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016dde:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8016de0:	68bb      	ldr	r3, [r7, #8]
 8016de2:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016de4:	4313      	orrs	r3, r2
 8016de6:	617b      	str	r3, [r7, #20]
 8016de8:	e021      	b.n	8016e2e <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8016dea:	4b55      	ldr	r3, [pc, #340]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016dec:	699b      	ldr	r3, [r3, #24]
 8016dee:	2240      	movs	r2, #64	@ 0x40
 8016df0:	4013      	ands	r3, r2
 8016df2:	d102      	bne.n	8016dfa <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8016df4:	68bb      	ldr	r3, [r7, #8]
 8016df6:	2200      	movs	r2, #0
 8016df8:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016dfa:	68bb      	ldr	r3, [r7, #8]
 8016dfc:	781b      	ldrb	r3, [r3, #0]
 8016dfe:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016e00:	68bb      	ldr	r3, [r7, #8]
 8016e02:	785b      	ldrb	r3, [r3, #1]
 8016e04:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016e06:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016e08:	68ba      	ldr	r2, [r7, #8]
 8016e0a:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8016e0c:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8016e0e:	68bb      	ldr	r3, [r7, #8]
 8016e10:	78db      	ldrb	r3, [r3, #3]
 8016e12:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8016e14:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016e16:	68bb      	ldr	r3, [r7, #8]
 8016e18:	2124      	movs	r1, #36	@ 0x24
 8016e1a:	5c5b      	ldrb	r3, [r3, r1]
 8016e1c:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8016e1e:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8016e20:	68bb      	ldr	r3, [r7, #8]
 8016e22:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8016e24:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8016e26:	68bb      	ldr	r3, [r7, #8]
 8016e28:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8016e2a:	4313      	orrs	r3, r2
 8016e2c:	617b      	str	r3, [r7, #20]

    }
  }

  /* Configure the Alarm registers */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8016e2e:	68bb      	ldr	r3, [r7, #8]
 8016e30:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8016e32:	2380      	movs	r3, #128	@ 0x80
 8016e34:	005b      	lsls	r3, r3, #1
 8016e36:	429a      	cmp	r2, r3
 8016e38:	d13a      	bne.n	8016eb0 <HAL_RTC_SetAlarm_IT+0x17c>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016e3a:	4b41      	ldr	r3, [pc, #260]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e3c:	699a      	ldr	r2, [r3, #24]
 8016e3e:	4b40      	ldr	r3, [pc, #256]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e40:	4940      	ldr	r1, [pc, #256]	@ (8016f44 <HAL_RTC_SetAlarm_IT+0x210>)
 8016e42:	400a      	ands	r2, r1
 8016e44:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8016e46:	4b3e      	ldr	r3, [pc, #248]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e48:	2201      	movs	r2, #1
 8016e4a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8016e4c:	693a      	ldr	r2, [r7, #16]
 8016e4e:	2380      	movs	r3, #128	@ 0x80
 8016e50:	005b      	lsls	r3, r3, #1
 8016e52:	429a      	cmp	r2, r3
 8016e54:	d107      	bne.n	8016e66 <HAL_RTC_SetAlarm_IT+0x132>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8016e56:	68bb      	ldr	r3, [r7, #8]
 8016e58:	6999      	ldr	r1, [r3, #24]
 8016e5a:	68bb      	ldr	r3, [r7, #8]
 8016e5c:	69da      	ldr	r2, [r3, #28]
 8016e5e:	4b38      	ldr	r3, [pc, #224]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e60:	430a      	orrs	r2, r1
 8016e62:	645a      	str	r2, [r3, #68]	@ 0x44
 8016e64:	e006      	b.n	8016e74 <HAL_RTC_SetAlarm_IT+0x140>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 8016e66:	4b36      	ldr	r3, [pc, #216]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e68:	697a      	ldr	r2, [r7, #20]
 8016e6a:	641a      	str	r2, [r3, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8016e6c:	4a34      	ldr	r2, [pc, #208]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e6e:	68bb      	ldr	r3, [r7, #8]
 8016e70:	699b      	ldr	r3, [r3, #24]
 8016e72:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 8016e74:	4a32      	ldr	r2, [pc, #200]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e76:	68bb      	ldr	r3, [r7, #8]
 8016e78:	685b      	ldr	r3, [r3, #4]
 8016e7a:	6713      	str	r3, [r2, #112]	@ 0x70

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8016e7c:	68bb      	ldr	r3, [r7, #8]
 8016e7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016e80:	2b01      	cmp	r3, #1
 8016e82:	d107      	bne.n	8016e94 <HAL_RTC_SetAlarm_IT+0x160>
    {
      /* Configure the  Alarm A output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8016e84:	4b2e      	ldr	r3, [pc, #184]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e86:	699a      	ldr	r2, [r3, #24]
 8016e88:	4b2d      	ldr	r3, [pc, #180]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e8a:	2180      	movs	r1, #128	@ 0x80
 8016e8c:	0509      	lsls	r1, r1, #20
 8016e8e:	430a      	orrs	r2, r1
 8016e90:	619a      	str	r2, [r3, #24]
 8016e92:	e005      	b.n	8016ea0 <HAL_RTC_SetAlarm_IT+0x16c>
    }
    else
    {
      /* Disable the  Alarm A output clear*/
      CLEAR_BIT(RTC->CR, RTC_CR_ALRAFCLR);
 8016e94:	4b2a      	ldr	r3, [pc, #168]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e96:	699a      	ldr	r2, [r3, #24]
 8016e98:	4b29      	ldr	r3, [pc, #164]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016e9a:	492b      	ldr	r1, [pc, #172]	@ (8016f48 <HAL_RTC_SetAlarm_IT+0x214>)
 8016e9c:	400a      	ands	r2, r1
 8016e9e:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016ea0:	4b27      	ldr	r3, [pc, #156]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ea2:	699a      	ldr	r2, [r3, #24]
 8016ea4:	4b26      	ldr	r3, [pc, #152]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ea6:	2188      	movs	r1, #136	@ 0x88
 8016ea8:	0149      	lsls	r1, r1, #5
 8016eaa:	430a      	orrs	r2, r1
 8016eac:	619a      	str	r2, [r3, #24]
 8016eae:	e039      	b.n	8016f24 <HAL_RTC_SetAlarm_IT+0x1f0>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8016eb0:	4b23      	ldr	r3, [pc, #140]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016eb2:	699a      	ldr	r2, [r3, #24]
 8016eb4:	4b22      	ldr	r3, [pc, #136]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016eb6:	4925      	ldr	r1, [pc, #148]	@ (8016f4c <HAL_RTC_SetAlarm_IT+0x218>)
 8016eb8:	400a      	ands	r2, r1
 8016eba:	619a      	str	r2, [r3, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8016ebc:	4b20      	ldr	r3, [pc, #128]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ebe:	2202      	movs	r2, #2
 8016ec0:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8016ec2:	693a      	ldr	r2, [r7, #16]
 8016ec4:	2380      	movs	r3, #128	@ 0x80
 8016ec6:	005b      	lsls	r3, r3, #1
 8016ec8:	429a      	cmp	r2, r3
 8016eca:	d107      	bne.n	8016edc <HAL_RTC_SetAlarm_IT+0x1a8>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8016ecc:	68bb      	ldr	r3, [r7, #8]
 8016ece:	6999      	ldr	r1, [r3, #24]
 8016ed0:	68bb      	ldr	r3, [r7, #8]
 8016ed2:	69da      	ldr	r2, [r3, #28]
 8016ed4:	4b1a      	ldr	r3, [pc, #104]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ed6:	430a      	orrs	r2, r1
 8016ed8:	64da      	str	r2, [r3, #76]	@ 0x4c
 8016eda:	e006      	b.n	8016eea <HAL_RTC_SetAlarm_IT+0x1b6>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8016edc:	4b18      	ldr	r3, [pc, #96]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ede:	697a      	ldr	r2, [r7, #20]
 8016ee0:	649a      	str	r2, [r3, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8016ee2:	4a17      	ldr	r2, [pc, #92]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016ee4:	68bb      	ldr	r3, [r7, #8]
 8016ee6:	699b      	ldr	r3, [r3, #24]
 8016ee8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8016eea:	4a15      	ldr	r2, [pc, #84]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016eec:	68bb      	ldr	r3, [r7, #8]
 8016eee:	685b      	ldr	r3, [r3, #4]
 8016ef0:	6753      	str	r3, [r2, #116]	@ 0x74

    if (sAlarm->FlagAutoClr == ALARM_FLAG_AUTOCLR_ENABLE)
 8016ef2:	68bb      	ldr	r3, [r7, #8]
 8016ef4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8016ef6:	2b01      	cmp	r3, #1
 8016ef8:	d107      	bne.n	8016f0a <HAL_RTC_SetAlarm_IT+0x1d6>
    {
      /* Configure the  Alarm B Output clear */
      SET_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8016efa:	4b11      	ldr	r3, [pc, #68]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016efc:	699a      	ldr	r2, [r3, #24]
 8016efe:	4b10      	ldr	r3, [pc, #64]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016f00:	2180      	movs	r1, #128	@ 0x80
 8016f02:	0549      	lsls	r1, r1, #21
 8016f04:	430a      	orrs	r2, r1
 8016f06:	619a      	str	r2, [r3, #24]
 8016f08:	e005      	b.n	8016f16 <HAL_RTC_SetAlarm_IT+0x1e2>

    }
    else
    {
      /* Disable the  Alarm B Output clear */
      CLEAR_BIT(RTC->CR, RTC_CR_ALRBFCLR);
 8016f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016f0c:	699a      	ldr	r2, [r3, #24]
 8016f0e:	4b0c      	ldr	r3, [pc, #48]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016f10:	490f      	ldr	r1, [pc, #60]	@ (8016f50 <HAL_RTC_SetAlarm_IT+0x21c>)
 8016f12:	400a      	ands	r2, r1
 8016f14:	619a      	str	r2, [r3, #24]
    }

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8016f16:	4b0a      	ldr	r3, [pc, #40]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016f18:	699a      	ldr	r2, [r3, #24]
 8016f1a:	4b09      	ldr	r3, [pc, #36]	@ (8016f40 <HAL_RTC_SetAlarm_IT+0x20c>)
 8016f1c:	2188      	movs	r1, #136	@ 0x88
 8016f1e:	0189      	lsls	r1, r1, #6
 8016f20:	430a      	orrs	r2, r1
 8016f22:	619a      	str	r2, [r3, #24]
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8016f24:	68fb      	ldr	r3, [r7, #12]
 8016f26:	222d      	movs	r2, #45	@ 0x2d
 8016f28:	2101      	movs	r1, #1
 8016f2a:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8016f2c:	68fb      	ldr	r3, [r7, #12]
 8016f2e:	222c      	movs	r2, #44	@ 0x2c
 8016f30:	2100      	movs	r1, #0
 8016f32:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016f34:	2300      	movs	r3, #0
}
 8016f36:	0018      	movs	r0, r3
 8016f38:	46bd      	mov	sp, r7
 8016f3a:	b007      	add	sp, #28
 8016f3c:	bd90      	pop	{r4, r7, pc}
 8016f3e:	46c0      	nop			@ (mov r8, r8)
 8016f40:	40002800 	.word	0x40002800
 8016f44:	ffffeeff 	.word	0xffffeeff
 8016f48:	f7ffffff 	.word	0xf7ffffff
 8016f4c:	ffffddff 	.word	0xffffddff
 8016f50:	efffffff 	.word	0xefffffff

08016f54 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8016f54:	b580      	push	{r7, lr}
 8016f56:	b082      	sub	sp, #8
 8016f58:	af00      	add	r7, sp, #0
 8016f5a:	6078      	str	r0, [r7, #4]
 8016f5c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8016f5e:	687b      	ldr	r3, [r7, #4]
 8016f60:	222c      	movs	r2, #44	@ 0x2c
 8016f62:	5c9b      	ldrb	r3, [r3, r2]
 8016f64:	2b01      	cmp	r3, #1
 8016f66:	d101      	bne.n	8016f6c <HAL_RTC_DeactivateAlarm+0x18>
 8016f68:	2302      	movs	r3, #2
 8016f6a:	e02e      	b.n	8016fca <HAL_RTC_DeactivateAlarm+0x76>
 8016f6c:	687b      	ldr	r3, [r7, #4]
 8016f6e:	222c      	movs	r2, #44	@ 0x2c
 8016f70:	2101      	movs	r1, #1
 8016f72:	5499      	strb	r1, [r3, r2]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8016f74:	687b      	ldr	r3, [r7, #4]
 8016f76:	222d      	movs	r2, #45	@ 0x2d
 8016f78:	2102      	movs	r1, #2
 8016f7a:	5499      	strb	r1, [r3, r2]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  if (Alarm == RTC_ALARM_A)
 8016f7c:	683a      	ldr	r2, [r7, #0]
 8016f7e:	2380      	movs	r3, #128	@ 0x80
 8016f80:	005b      	lsls	r3, r3, #1
 8016f82:	429a      	cmp	r2, r3
 8016f84:	d10c      	bne.n	8016fa0 <HAL_RTC_DeactivateAlarm+0x4c>
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8016f86:	4b13      	ldr	r3, [pc, #76]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016f88:	699a      	ldr	r2, [r3, #24]
 8016f8a:	4b12      	ldr	r3, [pc, #72]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016f8c:	4912      	ldr	r1, [pc, #72]	@ (8016fd8 <HAL_RTC_DeactivateAlarm+0x84>)
 8016f8e:	400a      	ands	r2, r1
 8016f90:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 8016f92:	4b10      	ldr	r3, [pc, #64]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016f94:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8016f96:	4b0f      	ldr	r3, [pc, #60]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016f98:	0052      	lsls	r2, r2, #1
 8016f9a:	0852      	lsrs	r2, r2, #1
 8016f9c:	645a      	str	r2, [r3, #68]	@ 0x44
 8016f9e:	e00b      	b.n	8016fb8 <HAL_RTC_DeactivateAlarm+0x64>
  }
  else
  {
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 8016fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016fa2:	699a      	ldr	r2, [r3, #24]
 8016fa4:	4b0b      	ldr	r3, [pc, #44]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016fa6:	490d      	ldr	r1, [pc, #52]	@ (8016fdc <HAL_RTC_DeactivateAlarm+0x88>)
 8016fa8:	400a      	ands	r2, r1
 8016faa:	619a      	str	r2, [r3, #24]
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8016fac:	4b09      	ldr	r3, [pc, #36]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016fae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8016fb0:	4b08      	ldr	r3, [pc, #32]	@ (8016fd4 <HAL_RTC_DeactivateAlarm+0x80>)
 8016fb2:	0052      	lsls	r2, r2, #1
 8016fb4:	0852      	lsrs	r2, r2, #1
 8016fb6:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  hrtc->State = HAL_RTC_STATE_READY;
 8016fb8:	687b      	ldr	r3, [r7, #4]
 8016fba:	222d      	movs	r2, #45	@ 0x2d
 8016fbc:	2101      	movs	r1, #1
 8016fbe:	5499      	strb	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8016fc0:	687b      	ldr	r3, [r7, #4]
 8016fc2:	222c      	movs	r2, #44	@ 0x2c
 8016fc4:	2100      	movs	r1, #0
 8016fc6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8016fc8:	2300      	movs	r3, #0
}
 8016fca:	0018      	movs	r0, r3
 8016fcc:	46bd      	mov	sp, r7
 8016fce:	b002      	add	sp, #8
 8016fd0:	bd80      	pop	{r7, pc}
 8016fd2:	46c0      	nop			@ (mov r8, r8)
 8016fd4:	40002800 	.word	0x40002800
 8016fd8:	ffffeeff 	.word	0xffffeeff
 8016fdc:	ffffddff 	.word	0xffffddff

08016fe0 <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8016fe0:	b580      	push	{r7, lr}
 8016fe2:	b084      	sub	sp, #16
 8016fe4:	af00      	add	r7, sp, #0
 8016fe6:	6078      	str	r0, [r7, #4]
  /* Get interrupt status */
  uint32_t tmp = READ_REG(RTC->MISR);
 8016fe8:	4b10      	ldr	r3, [pc, #64]	@ (801702c <HAL_RTC_AlarmIRQHandler+0x4c>)
 8016fea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016fec:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8016fee:	68fb      	ldr	r3, [r7, #12]
 8016ff0:	2201      	movs	r2, #1
 8016ff2:	4013      	ands	r3, r2
 8016ff4:	d006      	beq.n	8017004 <HAL_RTC_AlarmIRQHandler+0x24>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8016ff6:	4b0d      	ldr	r3, [pc, #52]	@ (801702c <HAL_RTC_AlarmIRQHandler+0x4c>)
 8016ff8:	2201      	movs	r2, #1
 8016ffa:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8016ffc:	687b      	ldr	r3, [r7, #4]
 8016ffe:	0018      	movs	r0, r3
 8017000:	f7f7 fa1a 	bl	800e438 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8017004:	68fb      	ldr	r3, [r7, #12]
 8017006:	2202      	movs	r2, #2
 8017008:	4013      	ands	r3, r2
 801700a:	d006      	beq.n	801701a <HAL_RTC_AlarmIRQHandler+0x3a>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 801700c:	4b07      	ldr	r3, [pc, #28]	@ (801702c <HAL_RTC_AlarmIRQHandler+0x4c>)
 801700e:	2202      	movs	r2, #2
 8017010:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8017012:	687b      	ldr	r3, [r7, #4]
 8017014:	0018      	movs	r0, r3
 8017016:	f000 f8a2 	bl	801715e <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	222d      	movs	r2, #45	@ 0x2d
 801701e:	2101      	movs	r1, #1
 8017020:	5499      	strb	r1, [r3, r2]
}
 8017022:	46c0      	nop			@ (mov r8, r8)
 8017024:	46bd      	mov	sp, r7
 8017026:	b004      	add	sp, #16
 8017028:	bd80      	pop	{r7, pc}
 801702a:	46c0      	nop			@ (mov r8, r8)
 801702c:	40002800 	.word	0x40002800

08017030 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(const RTC_HandleTypeDef *hrtc)
{
 8017030:	b580      	push	{r7, lr}
 8017032:	b084      	sub	sp, #16
 8017034:	af00      	add	r7, sp, #0
 8017036:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8017038:	4b0f      	ldr	r3, [pc, #60]	@ (8017078 <HAL_RTC_WaitForSynchro+0x48>)
 801703a:	68da      	ldr	r2, [r3, #12]
 801703c:	4b0e      	ldr	r3, [pc, #56]	@ (8017078 <HAL_RTC_WaitForSynchro+0x48>)
 801703e:	2120      	movs	r1, #32
 8017040:	438a      	bics	r2, r1
 8017042:	60da      	str	r2, [r3, #12]

  tickstart = HAL_GetTick();
 8017044:	f7f7 fb98 	bl	800e778 <HAL_GetTick>
 8017048:	0003      	movs	r3, r0
 801704a:	60fb      	str	r3, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 801704c:	e00a      	b.n	8017064 <HAL_RTC_WaitForSynchro+0x34>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 801704e:	f7f7 fb93 	bl	800e778 <HAL_GetTick>
 8017052:	0002      	movs	r2, r0
 8017054:	68fb      	ldr	r3, [r7, #12]
 8017056:	1ad2      	subs	r2, r2, r3
 8017058:	23fa      	movs	r3, #250	@ 0xfa
 801705a:	009b      	lsls	r3, r3, #2
 801705c:	429a      	cmp	r2, r3
 801705e:	d901      	bls.n	8017064 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8017060:	2303      	movs	r3, #3
 8017062:	e005      	b.n	8017070 <HAL_RTC_WaitForSynchro+0x40>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8017064:	4b04      	ldr	r3, [pc, #16]	@ (8017078 <HAL_RTC_WaitForSynchro+0x48>)
 8017066:	68db      	ldr	r3, [r3, #12]
 8017068:	2220      	movs	r2, #32
 801706a:	4013      	ands	r3, r2
 801706c:	d0ef      	beq.n	801704e <HAL_RTC_WaitForSynchro+0x1e>
    }
  }

  return HAL_OK;
 801706e:	2300      	movs	r3, #0
}
 8017070:	0018      	movs	r0, r3
 8017072:	46bd      	mov	sp, r7
 8017074:	b004      	add	sp, #16
 8017076:	bd80      	pop	{r7, pc}
 8017078:	40002800 	.word	0x40002800

0801707c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(const RTC_HandleTypeDef *hrtc)
{
 801707c:	b580      	push	{r7, lr}
 801707e:	b084      	sub	sp, #16
 8017080:	af00      	add	r7, sp, #0
 8017082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8017084:	4b12      	ldr	r3, [pc, #72]	@ (80170d0 <RTC_EnterInitMode+0x54>)
 8017086:	68db      	ldr	r3, [r3, #12]
 8017088:	2240      	movs	r2, #64	@ 0x40
 801708a:	4013      	ands	r3, r2
 801708c:	d11a      	bne.n	80170c4 <RTC_EnterInitMode+0x48>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 801708e:	4b10      	ldr	r3, [pc, #64]	@ (80170d0 <RTC_EnterInitMode+0x54>)
 8017090:	68da      	ldr	r2, [r3, #12]
 8017092:	4b0f      	ldr	r3, [pc, #60]	@ (80170d0 <RTC_EnterInitMode+0x54>)
 8017094:	2180      	movs	r1, #128	@ 0x80
 8017096:	430a      	orrs	r2, r1
 8017098:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 801709a:	f7f7 fb6d 	bl	800e778 <HAL_GetTick>
 801709e:	0003      	movs	r3, r0
 80170a0:	60fb      	str	r3, [r7, #12]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80170a2:	e00a      	b.n	80170ba <RTC_EnterInitMode+0x3e>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80170a4:	f7f7 fb68 	bl	800e778 <HAL_GetTick>
 80170a8:	0002      	movs	r2, r0
 80170aa:	68fb      	ldr	r3, [r7, #12]
 80170ac:	1ad2      	subs	r2, r2, r3
 80170ae:	23fa      	movs	r3, #250	@ 0xfa
 80170b0:	009b      	lsls	r3, r3, #2
 80170b2:	429a      	cmp	r2, r3
 80170b4:	d901      	bls.n	80170ba <RTC_EnterInitMode+0x3e>
      {
        return HAL_TIMEOUT;
 80170b6:	2303      	movs	r3, #3
 80170b8:	e005      	b.n	80170c6 <RTC_EnterInitMode+0x4a>
    while (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80170ba:	4b05      	ldr	r3, [pc, #20]	@ (80170d0 <RTC_EnterInitMode+0x54>)
 80170bc:	68db      	ldr	r3, [r3, #12]
 80170be:	2240      	movs	r2, #64	@ 0x40
 80170c0:	4013      	ands	r3, r2
 80170c2:	d0ef      	beq.n	80170a4 <RTC_EnterInitMode+0x28>
      }
    }
  }

  return HAL_OK;
 80170c4:	2300      	movs	r3, #0
}
 80170c6:	0018      	movs	r0, r3
 80170c8:	46bd      	mov	sp, r7
 80170ca:	b004      	add	sp, #16
 80170cc:	bd80      	pop	{r7, pc}
 80170ce:	46c0      	nop			@ (mov r8, r8)
 80170d0:	40002800 	.word	0x40002800

080170d4 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80170d4:	b580      	push	{r7, lr}
 80170d6:	b084      	sub	sp, #16
 80170d8:	af00      	add	r7, sp, #0
 80170da:	0002      	movs	r2, r0
 80170dc:	1dfb      	adds	r3, r7, #7
 80170de:	701a      	strb	r2, [r3, #0]
  uint32_t bcdhigh = 0U;
 80170e0:	2300      	movs	r3, #0
 80170e2:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80170e4:	230b      	movs	r3, #11
 80170e6:	18fb      	adds	r3, r7, r3
 80170e8:	1dfa      	adds	r2, r7, #7
 80170ea:	7812      	ldrb	r2, [r2, #0]
 80170ec:	701a      	strb	r2, [r3, #0]

  while (tmp_Value >= 10U)
 80170ee:	e008      	b.n	8017102 <RTC_ByteToBcd2+0x2e>
  {
    bcdhigh++;
 80170f0:	68fb      	ldr	r3, [r7, #12]
 80170f2:	3301      	adds	r3, #1
 80170f4:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80170f6:	220b      	movs	r2, #11
 80170f8:	18bb      	adds	r3, r7, r2
 80170fa:	18ba      	adds	r2, r7, r2
 80170fc:	7812      	ldrb	r2, [r2, #0]
 80170fe:	3a0a      	subs	r2, #10
 8017100:	701a      	strb	r2, [r3, #0]
  while (tmp_Value >= 10U)
 8017102:	210b      	movs	r1, #11
 8017104:	187b      	adds	r3, r7, r1
 8017106:	781b      	ldrb	r3, [r3, #0]
 8017108:	2b09      	cmp	r3, #9
 801710a:	d8f1      	bhi.n	80170f0 <RTC_ByteToBcd2+0x1c>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 801710c:	68fb      	ldr	r3, [r7, #12]
 801710e:	b2db      	uxtb	r3, r3
 8017110:	011b      	lsls	r3, r3, #4
 8017112:	b2da      	uxtb	r2, r3
 8017114:	187b      	adds	r3, r7, r1
 8017116:	781b      	ldrb	r3, [r3, #0]
 8017118:	4313      	orrs	r3, r2
 801711a:	b2db      	uxtb	r3, r3
}
 801711c:	0018      	movs	r0, r3
 801711e:	46bd      	mov	sp, r7
 8017120:	b004      	add	sp, #16
 8017122:	bd80      	pop	{r7, pc}

08017124 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8017124:	b580      	push	{r7, lr}
 8017126:	b084      	sub	sp, #16
 8017128:	af00      	add	r7, sp, #0
 801712a:	0002      	movs	r2, r0
 801712c:	1dfb      	adds	r3, r7, #7
 801712e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp;
  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
 8017130:	1dfb      	adds	r3, r7, #7
 8017132:	781b      	ldrb	r3, [r3, #0]
 8017134:	091b      	lsrs	r3, r3, #4
 8017136:	b2db      	uxtb	r3, r3
 8017138:	001a      	movs	r2, r3
 801713a:	0013      	movs	r3, r2
 801713c:	009b      	lsls	r3, r3, #2
 801713e:	189b      	adds	r3, r3, r2
 8017140:	005b      	lsls	r3, r3, #1
 8017142:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
 8017144:	68fb      	ldr	r3, [r7, #12]
 8017146:	b2da      	uxtb	r2, r3
 8017148:	1dfb      	adds	r3, r7, #7
 801714a:	781b      	ldrb	r3, [r3, #0]
 801714c:	210f      	movs	r1, #15
 801714e:	400b      	ands	r3, r1
 8017150:	b2db      	uxtb	r3, r3
 8017152:	18d3      	adds	r3, r2, r3
 8017154:	b2db      	uxtb	r3, r3
}
 8017156:	0018      	movs	r0, r3
 8017158:	46bd      	mov	sp, r7
 801715a:	b004      	add	sp, #16
 801715c:	bd80      	pop	{r7, pc}

0801715e <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 801715e:	b580      	push	{r7, lr}
 8017160:	b082      	sub	sp, #8
 8017162:	af00      	add	r7, sp, #0
 8017164:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8017166:	46c0      	nop			@ (mov r8, r8)
 8017168:	46bd      	mov	sp, r7
 801716a:	b002      	add	sp, #8
 801716c:	bd80      	pop	{r7, pc}

0801716e <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 801716e:	b580      	push	{r7, lr}
 8017170:	b084      	sub	sp, #16
 8017172:	af00      	add	r7, sp, #0
 8017174:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8017176:	687b      	ldr	r3, [r7, #4]
 8017178:	2b00      	cmp	r3, #0
 801717a:	d101      	bne.n	8017180 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 801717c:	2301      	movs	r3, #1
 801717e:	e0a0      	b.n	80172c2 <HAL_SPI_Init+0x154>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8017180:	687b      	ldr	r3, [r7, #4]
 8017182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017184:	2b00      	cmp	r3, #0
 8017186:	d109      	bne.n	801719c <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8017188:	687b      	ldr	r3, [r7, #4]
 801718a:	685a      	ldr	r2, [r3, #4]
 801718c:	2382      	movs	r3, #130	@ 0x82
 801718e:	005b      	lsls	r3, r3, #1
 8017190:	429a      	cmp	r2, r3
 8017192:	d009      	beq.n	80171a8 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8017194:	687b      	ldr	r3, [r7, #4]
 8017196:	2200      	movs	r2, #0
 8017198:	61da      	str	r2, [r3, #28]
 801719a:	e005      	b.n	80171a8 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801719c:	687b      	ldr	r3, [r7, #4]
 801719e:	2200      	movs	r2, #0
 80171a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80171a2:	687b      	ldr	r3, [r7, #4]
 80171a4:	2200      	movs	r2, #0
 80171a6:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80171a8:	687b      	ldr	r3, [r7, #4]
 80171aa:	2200      	movs	r2, #0
 80171ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80171ae:	687b      	ldr	r3, [r7, #4]
 80171b0:	225d      	movs	r2, #93	@ 0x5d
 80171b2:	5c9b      	ldrb	r3, [r3, r2]
 80171b4:	b2db      	uxtb	r3, r3
 80171b6:	2b00      	cmp	r3, #0
 80171b8:	d107      	bne.n	80171ca <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80171ba:	687b      	ldr	r3, [r7, #4]
 80171bc:	225c      	movs	r2, #92	@ 0x5c
 80171be:	2100      	movs	r1, #0
 80171c0:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80171c2:	687b      	ldr	r3, [r7, #4]
 80171c4:	0018      	movs	r0, r3
 80171c6:	f7ed fd49 	bl	8004c5c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80171ca:	687b      	ldr	r3, [r7, #4]
 80171cc:	225d      	movs	r2, #93	@ 0x5d
 80171ce:	2102      	movs	r1, #2
 80171d0:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80171d2:	687b      	ldr	r3, [r7, #4]
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	681a      	ldr	r2, [r3, #0]
 80171d8:	687b      	ldr	r3, [r7, #4]
 80171da:	681b      	ldr	r3, [r3, #0]
 80171dc:	2140      	movs	r1, #64	@ 0x40
 80171de:	438a      	bics	r2, r1
 80171e0:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80171e2:	687b      	ldr	r3, [r7, #4]
 80171e4:	68da      	ldr	r2, [r3, #12]
 80171e6:	23e0      	movs	r3, #224	@ 0xe0
 80171e8:	00db      	lsls	r3, r3, #3
 80171ea:	429a      	cmp	r2, r3
 80171ec:	d902      	bls.n	80171f4 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80171ee:	2300      	movs	r3, #0
 80171f0:	60fb      	str	r3, [r7, #12]
 80171f2:	e002      	b.n	80171fa <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80171f4:	2380      	movs	r3, #128	@ 0x80
 80171f6:	015b      	lsls	r3, r3, #5
 80171f8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80171fa:	687b      	ldr	r3, [r7, #4]
 80171fc:	68da      	ldr	r2, [r3, #12]
 80171fe:	23f0      	movs	r3, #240	@ 0xf0
 8017200:	011b      	lsls	r3, r3, #4
 8017202:	429a      	cmp	r2, r3
 8017204:	d008      	beq.n	8017218 <HAL_SPI_Init+0xaa>
 8017206:	687b      	ldr	r3, [r7, #4]
 8017208:	68da      	ldr	r2, [r3, #12]
 801720a:	23e0      	movs	r3, #224	@ 0xe0
 801720c:	00db      	lsls	r3, r3, #3
 801720e:	429a      	cmp	r2, r3
 8017210:	d002      	beq.n	8017218 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8017212:	687b      	ldr	r3, [r7, #4]
 8017214:	2200      	movs	r2, #0
 8017216:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	685a      	ldr	r2, [r3, #4]
 801721c:	2382      	movs	r3, #130	@ 0x82
 801721e:	005b      	lsls	r3, r3, #1
 8017220:	401a      	ands	r2, r3
 8017222:	687b      	ldr	r3, [r7, #4]
 8017224:	6899      	ldr	r1, [r3, #8]
 8017226:	2384      	movs	r3, #132	@ 0x84
 8017228:	021b      	lsls	r3, r3, #8
 801722a:	400b      	ands	r3, r1
 801722c:	431a      	orrs	r2, r3
 801722e:	687b      	ldr	r3, [r7, #4]
 8017230:	691b      	ldr	r3, [r3, #16]
 8017232:	2102      	movs	r1, #2
 8017234:	400b      	ands	r3, r1
 8017236:	431a      	orrs	r2, r3
 8017238:	687b      	ldr	r3, [r7, #4]
 801723a:	695b      	ldr	r3, [r3, #20]
 801723c:	2101      	movs	r1, #1
 801723e:	400b      	ands	r3, r1
 8017240:	431a      	orrs	r2, r3
 8017242:	687b      	ldr	r3, [r7, #4]
 8017244:	6999      	ldr	r1, [r3, #24]
 8017246:	2380      	movs	r3, #128	@ 0x80
 8017248:	009b      	lsls	r3, r3, #2
 801724a:	400b      	ands	r3, r1
 801724c:	431a      	orrs	r2, r3
 801724e:	687b      	ldr	r3, [r7, #4]
 8017250:	69db      	ldr	r3, [r3, #28]
 8017252:	2138      	movs	r1, #56	@ 0x38
 8017254:	400b      	ands	r3, r1
 8017256:	431a      	orrs	r2, r3
 8017258:	687b      	ldr	r3, [r7, #4]
 801725a:	6a1b      	ldr	r3, [r3, #32]
 801725c:	2180      	movs	r1, #128	@ 0x80
 801725e:	400b      	ands	r3, r1
 8017260:	431a      	orrs	r2, r3
 8017262:	0011      	movs	r1, r2
 8017264:	687b      	ldr	r3, [r7, #4]
 8017266:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017268:	2380      	movs	r3, #128	@ 0x80
 801726a:	019b      	lsls	r3, r3, #6
 801726c:	401a      	ands	r2, r3
 801726e:	687b      	ldr	r3, [r7, #4]
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	430a      	orrs	r2, r1
 8017274:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8017276:	687b      	ldr	r3, [r7, #4]
 8017278:	699b      	ldr	r3, [r3, #24]
 801727a:	0c1b      	lsrs	r3, r3, #16
 801727c:	2204      	movs	r2, #4
 801727e:	401a      	ands	r2, r3
 8017280:	687b      	ldr	r3, [r7, #4]
 8017282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017284:	2110      	movs	r1, #16
 8017286:	400b      	ands	r3, r1
 8017288:	431a      	orrs	r2, r3
 801728a:	687b      	ldr	r3, [r7, #4]
 801728c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801728e:	2108      	movs	r1, #8
 8017290:	400b      	ands	r3, r1
 8017292:	431a      	orrs	r2, r3
 8017294:	687b      	ldr	r3, [r7, #4]
 8017296:	68d9      	ldr	r1, [r3, #12]
 8017298:	23f0      	movs	r3, #240	@ 0xf0
 801729a:	011b      	lsls	r3, r3, #4
 801729c:	400b      	ands	r3, r1
 801729e:	431a      	orrs	r2, r3
 80172a0:	0011      	movs	r1, r2
 80172a2:	68fa      	ldr	r2, [r7, #12]
 80172a4:	2380      	movs	r3, #128	@ 0x80
 80172a6:	015b      	lsls	r3, r3, #5
 80172a8:	401a      	ands	r2, r3
 80172aa:	687b      	ldr	r3, [r7, #4]
 80172ac:	681b      	ldr	r3, [r3, #0]
 80172ae:	430a      	orrs	r2, r1
 80172b0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80172b2:	687b      	ldr	r3, [r7, #4]
 80172b4:	2200      	movs	r2, #0
 80172b6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	225d      	movs	r2, #93	@ 0x5d
 80172bc:	2101      	movs	r1, #1
 80172be:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80172c0:	2300      	movs	r3, #0
}
 80172c2:	0018      	movs	r0, r3
 80172c4:	46bd      	mov	sp, r7
 80172c6:	b004      	add	sp, #16
 80172c8:	bd80      	pop	{r7, pc}
	...

080172cc <HAL_SPI_Receive_DMA>:
  * @note   When the CRC feature is enabled the pData Length must be Size + 1.
  * @param  Size amount of data elements (u8 or u16) to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 80172cc:	b590      	push	{r4, r7, lr}
 80172ce:	b085      	sub	sp, #20
 80172d0:	af00      	add	r7, sp, #0
 80172d2:	60f8      	str	r0, [r7, #12]
 80172d4:	60b9      	str	r1, [r7, #8]
 80172d6:	1dbb      	adds	r3, r7, #6
 80172d8:	801a      	strh	r2, [r3, #0]
  /* Check rx dma handle */
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmarx));

  if (hspi->State != HAL_SPI_STATE_READY)
 80172da:	68fb      	ldr	r3, [r7, #12]
 80172dc:	225d      	movs	r2, #93	@ 0x5d
 80172de:	5c9b      	ldrb	r3, [r3, r2]
 80172e0:	b2db      	uxtb	r3, r3
 80172e2:	2b01      	cmp	r3, #1
 80172e4:	d001      	beq.n	80172ea <HAL_SPI_Receive_DMA+0x1e>
  {
    return HAL_BUSY;
 80172e6:	2302      	movs	r3, #2
 80172e8:	e10f      	b.n	801750a <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((pData == NULL) || (Size == 0U))
 80172ea:	68bb      	ldr	r3, [r7, #8]
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d003      	beq.n	80172f8 <HAL_SPI_Receive_DMA+0x2c>
 80172f0:	1dbb      	adds	r3, r7, #6
 80172f2:	881b      	ldrh	r3, [r3, #0]
 80172f4:	2b00      	cmp	r3, #0
 80172f6:	d101      	bne.n	80172fc <HAL_SPI_Receive_DMA+0x30>
  {
    return HAL_ERROR;
 80172f8:	2301      	movs	r3, #1
 80172fa:	e106      	b.n	801750a <HAL_SPI_Receive_DMA+0x23e>
  }

  if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80172fc:	68fb      	ldr	r3, [r7, #12]
 80172fe:	689b      	ldr	r3, [r3, #8]
 8017300:	2b00      	cmp	r3, #0
 8017302:	d112      	bne.n	801732a <HAL_SPI_Receive_DMA+0x5e>
 8017304:	68fb      	ldr	r3, [r7, #12]
 8017306:	685a      	ldr	r2, [r3, #4]
 8017308:	2382      	movs	r3, #130	@ 0x82
 801730a:	005b      	lsls	r3, r3, #1
 801730c:	429a      	cmp	r2, r3
 801730e:	d10c      	bne.n	801732a <HAL_SPI_Receive_DMA+0x5e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8017310:	68fb      	ldr	r3, [r7, #12]
 8017312:	225d      	movs	r2, #93	@ 0x5d
 8017314:	2104      	movs	r1, #4
 8017316:	5499      	strb	r1, [r3, r2]

    /* Check tx dma handle */
    assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive_DMA(hspi, pData, pData, Size);
 8017318:	1dbb      	adds	r3, r7, #6
 801731a:	881b      	ldrh	r3, [r3, #0]
 801731c:	68ba      	ldr	r2, [r7, #8]
 801731e:	68b9      	ldr	r1, [r7, #8]
 8017320:	68f8      	ldr	r0, [r7, #12]
 8017322:	f000 f903 	bl	801752c <HAL_SPI_TransmitReceive_DMA>
 8017326:	0003      	movs	r3, r0
 8017328:	e0ef      	b.n	801750a <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 801732a:	68fb      	ldr	r3, [r7, #12]
 801732c:	225c      	movs	r2, #92	@ 0x5c
 801732e:	5c9b      	ldrb	r3, [r3, r2]
 8017330:	2b01      	cmp	r3, #1
 8017332:	d101      	bne.n	8017338 <HAL_SPI_Receive_DMA+0x6c>
 8017334:	2302      	movs	r3, #2
 8017336:	e0e8      	b.n	801750a <HAL_SPI_Receive_DMA+0x23e>
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	225c      	movs	r2, #92	@ 0x5c
 801733c:	2101      	movs	r1, #1
 801733e:	5499      	strb	r1, [r3, r2]

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8017340:	68fb      	ldr	r3, [r7, #12]
 8017342:	225d      	movs	r2, #93	@ 0x5d
 8017344:	2104      	movs	r1, #4
 8017346:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8017348:	68fb      	ldr	r3, [r7, #12]
 801734a:	2200      	movs	r2, #0
 801734c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 801734e:	68fb      	ldr	r3, [r7, #12]
 8017350:	68ba      	ldr	r2, [r7, #8]
 8017352:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 8017354:	68fb      	ldr	r3, [r7, #12]
 8017356:	1dba      	adds	r2, r7, #6
 8017358:	2144      	movs	r1, #68	@ 0x44
 801735a:	8812      	ldrh	r2, [r2, #0]
 801735c:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 801735e:	68fb      	ldr	r3, [r7, #12]
 8017360:	1dba      	adds	r2, r7, #6
 8017362:	2146      	movs	r1, #70	@ 0x46
 8017364:	8812      	ldrh	r2, [r2, #0]
 8017366:	525a      	strh	r2, [r3, r1]

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8017368:	68fb      	ldr	r3, [r7, #12]
 801736a:	2200      	movs	r2, #0
 801736c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 801736e:	68fb      	ldr	r3, [r7, #12]
 8017370:	2200      	movs	r2, #0
 8017372:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->TxXferSize  = 0U;
 8017374:	68fb      	ldr	r3, [r7, #12]
 8017376:	2200      	movs	r2, #0
 8017378:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 801737a:	68fb      	ldr	r3, [r7, #12]
 801737c:	2200      	movs	r2, #0
 801737e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017380:	68fb      	ldr	r3, [r7, #12]
 8017382:	689a      	ldr	r2, [r3, #8]
 8017384:	2380      	movs	r3, #128	@ 0x80
 8017386:	021b      	lsls	r3, r3, #8
 8017388:	429a      	cmp	r2, r3
 801738a:	d10f      	bne.n	80173ac <HAL_SPI_Receive_DMA+0xe0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 801738c:	68fb      	ldr	r3, [r7, #12]
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	681a      	ldr	r2, [r3, #0]
 8017392:	68fb      	ldr	r3, [r7, #12]
 8017394:	681b      	ldr	r3, [r3, #0]
 8017396:	2140      	movs	r1, #64	@ 0x40
 8017398:	438a      	bics	r2, r1
 801739a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 801739c:	68fb      	ldr	r3, [r7, #12]
 801739e:	681b      	ldr	r3, [r3, #0]
 80173a0:	681a      	ldr	r2, [r3, #0]
 80173a2:	68fb      	ldr	r3, [r7, #12]
 80173a4:	681b      	ldr	r3, [r3, #0]
 80173a6:	495b      	ldr	r1, [pc, #364]	@ (8017514 <HAL_SPI_Receive_DMA+0x248>)
 80173a8:	400a      	ands	r2, r1
 80173aa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */


  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80173ac:	68fb      	ldr	r3, [r7, #12]
 80173ae:	681b      	ldr	r3, [r3, #0]
 80173b0:	685a      	ldr	r2, [r3, #4]
 80173b2:	68fb      	ldr	r3, [r7, #12]
 80173b4:	681b      	ldr	r3, [r3, #0]
 80173b6:	4958      	ldr	r1, [pc, #352]	@ (8017518 <HAL_SPI_Receive_DMA+0x24c>)
 80173b8:	400a      	ands	r2, r1
 80173ba:	605a      	str	r2, [r3, #4]
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80173bc:	68fb      	ldr	r3, [r7, #12]
 80173be:	68da      	ldr	r2, [r3, #12]
 80173c0:	23e0      	movs	r3, #224	@ 0xe0
 80173c2:	00db      	lsls	r3, r3, #3
 80173c4:	429a      	cmp	r2, r3
 80173c6:	d908      	bls.n	80173da <HAL_SPI_Receive_DMA+0x10e>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80173c8:	68fb      	ldr	r3, [r7, #12]
 80173ca:	681b      	ldr	r3, [r3, #0]
 80173cc:	685a      	ldr	r2, [r3, #4]
 80173ce:	68fb      	ldr	r3, [r7, #12]
 80173d0:	681b      	ldr	r3, [r3, #0]
 80173d2:	4952      	ldr	r1, [pc, #328]	@ (801751c <HAL_SPI_Receive_DMA+0x250>)
 80173d4:	400a      	ands	r2, r1
 80173d6:	605a      	str	r2, [r3, #4]
 80173d8:	e045      	b.n	8017466 <HAL_SPI_Receive_DMA+0x19a>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80173da:	68fb      	ldr	r3, [r7, #12]
 80173dc:	681b      	ldr	r3, [r3, #0]
 80173de:	685a      	ldr	r2, [r3, #4]
 80173e0:	68fb      	ldr	r3, [r7, #12]
 80173e2:	681b      	ldr	r3, [r3, #0]
 80173e4:	2180      	movs	r1, #128	@ 0x80
 80173e6:	0149      	lsls	r1, r1, #5
 80173e8:	430a      	orrs	r2, r1
 80173ea:	605a      	str	r2, [r3, #4]

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80173ec:	68fb      	ldr	r3, [r7, #12]
 80173ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80173f0:	699a      	ldr	r2, [r3, #24]
 80173f2:	2380      	movs	r3, #128	@ 0x80
 80173f4:	00db      	lsls	r3, r3, #3
 80173f6:	429a      	cmp	r2, r3
 80173f8:	d135      	bne.n	8017466 <HAL_SPI_Receive_DMA+0x19a>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80173fa:	68fb      	ldr	r3, [r7, #12]
 80173fc:	681b      	ldr	r3, [r3, #0]
 80173fe:	685a      	ldr	r2, [r3, #4]
 8017400:	68fb      	ldr	r3, [r7, #12]
 8017402:	681b      	ldr	r3, [r3, #0]
 8017404:	4945      	ldr	r1, [pc, #276]	@ (801751c <HAL_SPI_Receive_DMA+0x250>)
 8017406:	400a      	ands	r2, r1
 8017408:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 801740a:	68fb      	ldr	r3, [r7, #12]
 801740c:	2246      	movs	r2, #70	@ 0x46
 801740e:	5a9b      	ldrh	r3, [r3, r2]
 8017410:	b29b      	uxth	r3, r3
 8017412:	001a      	movs	r2, r3
 8017414:	2301      	movs	r3, #1
 8017416:	4013      	ands	r3, r2
 8017418:	d111      	bne.n	801743e <HAL_SPI_Receive_DMA+0x172>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801741a:	68fb      	ldr	r3, [r7, #12]
 801741c:	681b      	ldr	r3, [r3, #0]
 801741e:	685a      	ldr	r2, [r3, #4]
 8017420:	68fb      	ldr	r3, [r7, #12]
 8017422:	681b      	ldr	r3, [r3, #0]
 8017424:	493c      	ldr	r1, [pc, #240]	@ (8017518 <HAL_SPI_Receive_DMA+0x24c>)
 8017426:	400a      	ands	r2, r1
 8017428:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 801742a:	68fb      	ldr	r3, [r7, #12]
 801742c:	2246      	movs	r2, #70	@ 0x46
 801742e:	5a9b      	ldrh	r3, [r3, r2]
 8017430:	b29b      	uxth	r3, r3
 8017432:	085b      	lsrs	r3, r3, #1
 8017434:	b299      	uxth	r1, r3
 8017436:	68fb      	ldr	r3, [r7, #12]
 8017438:	2246      	movs	r2, #70	@ 0x46
 801743a:	5299      	strh	r1, [r3, r2]
 801743c:	e013      	b.n	8017466 <HAL_SPI_Receive_DMA+0x19a>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 801743e:	68fb      	ldr	r3, [r7, #12]
 8017440:	681b      	ldr	r3, [r3, #0]
 8017442:	685a      	ldr	r2, [r3, #4]
 8017444:	68fb      	ldr	r3, [r7, #12]
 8017446:	681b      	ldr	r3, [r3, #0]
 8017448:	2180      	movs	r1, #128	@ 0x80
 801744a:	0189      	lsls	r1, r1, #6
 801744c:	430a      	orrs	r2, r1
 801744e:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 8017450:	68fb      	ldr	r3, [r7, #12]
 8017452:	2246      	movs	r2, #70	@ 0x46
 8017454:	5a9b      	ldrh	r3, [r3, r2]
 8017456:	b29b      	uxth	r3, r3
 8017458:	085b      	lsrs	r3, r3, #1
 801745a:	b29b      	uxth	r3, r3
 801745c:	3301      	adds	r3, #1
 801745e:	b299      	uxth	r1, r3
 8017460:	68fb      	ldr	r3, [r7, #12]
 8017462:	2246      	movs	r2, #70	@ 0x46
 8017464:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Set the SPI RxDMA Half transfer complete callback */
  hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8017466:	68fb      	ldr	r3, [r7, #12]
 8017468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801746a:	4a2d      	ldr	r2, [pc, #180]	@ (8017520 <HAL_SPI_Receive_DMA+0x254>)
 801746c:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Set the SPI Rx DMA transfer complete callback */
  hspi->hdmarx->XferCpltCallback = SPI_DMAReceiveCplt;
 801746e:	68fb      	ldr	r3, [r7, #12]
 8017470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017472:	4a2c      	ldr	r2, [pc, #176]	@ (8017524 <HAL_SPI_Receive_DMA+0x258>)
 8017474:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8017476:	68fb      	ldr	r3, [r7, #12]
 8017478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801747a:	4a2b      	ldr	r2, [pc, #172]	@ (8017528 <HAL_SPI_Receive_DMA+0x25c>)
 801747c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801747e:	68fb      	ldr	r3, [r7, #12]
 8017480:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017482:	2200      	movs	r2, #0
 8017484:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8017486:	68fb      	ldr	r3, [r7, #12]
 8017488:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 801748a:	68fb      	ldr	r3, [r7, #12]
 801748c:	681b      	ldr	r3, [r3, #0]
 801748e:	330c      	adds	r3, #12
 8017490:	0019      	movs	r1, r3
 8017492:	68fb      	ldr	r3, [r7, #12]
 8017494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017496:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8017498:	68fb      	ldr	r3, [r7, #12]
 801749a:	2246      	movs	r2, #70	@ 0x46
 801749c:	5a9b      	ldrh	r3, [r3, r2]
 801749e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 80174a0:	0022      	movs	r2, r4
 80174a2:	f7f8 ffe5 	bl	8010470 <HAL_DMA_Start_IT>
 80174a6:	1e03      	subs	r3, r0, #0
 80174a8:	d00b      	beq.n	80174c2 <HAL_SPI_Receive_DMA+0x1f6>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80174aa:	68fb      	ldr	r3, [r7, #12]
 80174ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80174ae:	2210      	movs	r2, #16
 80174b0:	431a      	orrs	r2, r3
 80174b2:	68fb      	ldr	r3, [r7, #12]
 80174b4:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80174b6:	68fb      	ldr	r3, [r7, #12]
 80174b8:	225c      	movs	r2, #92	@ 0x5c
 80174ba:	2100      	movs	r1, #0
 80174bc:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80174be:	2301      	movs	r3, #1
 80174c0:	e023      	b.n	801750a <HAL_SPI_Receive_DMA+0x23e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80174c2:	68fb      	ldr	r3, [r7, #12]
 80174c4:	681b      	ldr	r3, [r3, #0]
 80174c6:	681b      	ldr	r3, [r3, #0]
 80174c8:	2240      	movs	r2, #64	@ 0x40
 80174ca:	4013      	ands	r3, r2
 80174cc:	2b40      	cmp	r3, #64	@ 0x40
 80174ce:	d007      	beq.n	80174e0 <HAL_SPI_Receive_DMA+0x214>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80174d0:	68fb      	ldr	r3, [r7, #12]
 80174d2:	681b      	ldr	r3, [r3, #0]
 80174d4:	681a      	ldr	r2, [r3, #0]
 80174d6:	68fb      	ldr	r3, [r7, #12]
 80174d8:	681b      	ldr	r3, [r3, #0]
 80174da:	2140      	movs	r1, #64	@ 0x40
 80174dc:	430a      	orrs	r2, r1
 80174de:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80174e0:	68fb      	ldr	r3, [r7, #12]
 80174e2:	225c      	movs	r2, #92	@ 0x5c
 80174e4:	2100      	movs	r1, #0
 80174e6:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 80174e8:	68fb      	ldr	r3, [r7, #12]
 80174ea:	681b      	ldr	r3, [r3, #0]
 80174ec:	685a      	ldr	r2, [r3, #4]
 80174ee:	68fb      	ldr	r3, [r7, #12]
 80174f0:	681b      	ldr	r3, [r3, #0]
 80174f2:	2120      	movs	r1, #32
 80174f4:	430a      	orrs	r2, r1
 80174f6:	605a      	str	r2, [r3, #4]

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80174f8:	68fb      	ldr	r3, [r7, #12]
 80174fa:	681b      	ldr	r3, [r3, #0]
 80174fc:	685a      	ldr	r2, [r3, #4]
 80174fe:	68fb      	ldr	r3, [r7, #12]
 8017500:	681b      	ldr	r3, [r3, #0]
 8017502:	2101      	movs	r1, #1
 8017504:	430a      	orrs	r2, r1
 8017506:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8017508:	2300      	movs	r3, #0
}
 801750a:	0018      	movs	r0, r3
 801750c:	46bd      	mov	sp, r7
 801750e:	b005      	add	sp, #20
 8017510:	bd90      	pop	{r4, r7, pc}
 8017512:	46c0      	nop			@ (mov r8, r8)
 8017514:	ffffbfff 	.word	0xffffbfff
 8017518:	ffffdfff 	.word	0xffffdfff
 801751c:	ffffefff 	.word	0xffffefff
 8017520:	08017e3b 	.word	0x08017e3b
 8017524:	08017cf5 	.word	0x08017cf5
 8017528:	08017e77 	.word	0x08017e77

0801752c <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 801752c:	b590      	push	{r4, r7, lr}
 801752e:	b087      	sub	sp, #28
 8017530:	af00      	add	r7, sp, #0
 8017532:	60f8      	str	r0, [r7, #12]
 8017534:	60b9      	str	r1, [r7, #8]
 8017536:	607a      	str	r2, [r7, #4]
 8017538:	001a      	movs	r2, r3
 801753a:	1cbb      	adds	r3, r7, #2
 801753c:	801a      	strh	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 801753e:	2017      	movs	r0, #23
 8017540:	183b      	adds	r3, r7, r0
 8017542:	68fa      	ldr	r2, [r7, #12]
 8017544:	215d      	movs	r1, #93	@ 0x5d
 8017546:	5c52      	ldrb	r2, [r2, r1]
 8017548:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 801754a:	68fb      	ldr	r3, [r7, #12]
 801754c:	685b      	ldr	r3, [r3, #4]
 801754e:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8017550:	0001      	movs	r1, r0
 8017552:	187b      	adds	r3, r7, r1
 8017554:	781b      	ldrb	r3, [r3, #0]
 8017556:	2b01      	cmp	r3, #1
 8017558:	d00e      	beq.n	8017578 <HAL_SPI_TransmitReceive_DMA+0x4c>
 801755a:	693a      	ldr	r2, [r7, #16]
 801755c:	2382      	movs	r3, #130	@ 0x82
 801755e:	005b      	lsls	r3, r3, #1
 8017560:	429a      	cmp	r2, r3
 8017562:	d107      	bne.n	8017574 <HAL_SPI_TransmitReceive_DMA+0x48>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8017564:	68fb      	ldr	r3, [r7, #12]
 8017566:	689b      	ldr	r3, [r3, #8]
 8017568:	2b00      	cmp	r3, #0
 801756a:	d103      	bne.n	8017574 <HAL_SPI_TransmitReceive_DMA+0x48>
 801756c:	187b      	adds	r3, r7, r1
 801756e:	781b      	ldrb	r3, [r3, #0]
 8017570:	2b04      	cmp	r3, #4
 8017572:	d001      	beq.n	8017578 <HAL_SPI_TransmitReceive_DMA+0x4c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8017574:	2302      	movs	r3, #2
 8017576:	e162      	b.n	801783e <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8017578:	68bb      	ldr	r3, [r7, #8]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d006      	beq.n	801758c <HAL_SPI_TransmitReceive_DMA+0x60>
 801757e:	687b      	ldr	r3, [r7, #4]
 8017580:	2b00      	cmp	r3, #0
 8017582:	d003      	beq.n	801758c <HAL_SPI_TransmitReceive_DMA+0x60>
 8017584:	1cbb      	adds	r3, r7, #2
 8017586:	881b      	ldrh	r3, [r3, #0]
 8017588:	2b00      	cmp	r3, #0
 801758a:	d101      	bne.n	8017590 <HAL_SPI_TransmitReceive_DMA+0x64>
  {
    return HAL_ERROR;
 801758c:	2301      	movs	r3, #1
 801758e:	e156      	b.n	801783e <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8017590:	68fb      	ldr	r3, [r7, #12]
 8017592:	225c      	movs	r2, #92	@ 0x5c
 8017594:	5c9b      	ldrb	r3, [r3, r2]
 8017596:	2b01      	cmp	r3, #1
 8017598:	d101      	bne.n	801759e <HAL_SPI_TransmitReceive_DMA+0x72>
 801759a:	2302      	movs	r3, #2
 801759c:	e14f      	b.n	801783e <HAL_SPI_TransmitReceive_DMA+0x312>
 801759e:	68fb      	ldr	r3, [r7, #12]
 80175a0:	225c      	movs	r2, #92	@ 0x5c
 80175a2:	2101      	movs	r1, #1
 80175a4:	5499      	strb	r1, [r3, r2]

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80175a6:	68fb      	ldr	r3, [r7, #12]
 80175a8:	225d      	movs	r2, #93	@ 0x5d
 80175aa:	5c9b      	ldrb	r3, [r3, r2]
 80175ac:	b2db      	uxtb	r3, r3
 80175ae:	2b04      	cmp	r3, #4
 80175b0:	d003      	beq.n	80175ba <HAL_SPI_TransmitReceive_DMA+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80175b2:	68fb      	ldr	r3, [r7, #12]
 80175b4:	225d      	movs	r2, #93	@ 0x5d
 80175b6:	2105      	movs	r1, #5
 80175b8:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80175ba:	68fb      	ldr	r3, [r7, #12]
 80175bc:	2200      	movs	r2, #0
 80175be:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	68ba      	ldr	r2, [r7, #8]
 80175c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 80175c6:	68fb      	ldr	r3, [r7, #12]
 80175c8:	1cba      	adds	r2, r7, #2
 80175ca:	8812      	ldrh	r2, [r2, #0]
 80175cc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 80175ce:	68fb      	ldr	r3, [r7, #12]
 80175d0:	1cba      	adds	r2, r7, #2
 80175d2:	8812      	ldrh	r2, [r2, #0]
 80175d4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80175d6:	68fb      	ldr	r3, [r7, #12]
 80175d8:	687a      	ldr	r2, [r7, #4]
 80175da:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 80175dc:	68fb      	ldr	r3, [r7, #12]
 80175de:	1cba      	adds	r2, r7, #2
 80175e0:	2144      	movs	r1, #68	@ 0x44
 80175e2:	8812      	ldrh	r2, [r2, #0]
 80175e4:	525a      	strh	r2, [r3, r1]
  hspi->RxXferCount = Size;
 80175e6:	68fb      	ldr	r3, [r7, #12]
 80175e8:	1cba      	adds	r2, r7, #2
 80175ea:	2146      	movs	r1, #70	@ 0x46
 80175ec:	8812      	ldrh	r2, [r2, #0]
 80175ee:	525a      	strh	r2, [r3, r1]

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80175f0:	68fb      	ldr	r3, [r7, #12]
 80175f2:	2200      	movs	r2, #0
 80175f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80175f6:	68fb      	ldr	r3, [r7, #12]
 80175f8:	2200      	movs	r2, #0
 80175fa:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 80175fc:	68fb      	ldr	r3, [r7, #12]
 80175fe:	681b      	ldr	r3, [r3, #0]
 8017600:	685a      	ldr	r2, [r3, #4]
 8017602:	68fb      	ldr	r3, [r7, #12]
 8017604:	681b      	ldr	r3, [r3, #0]
 8017606:	4990      	ldr	r1, [pc, #576]	@ (8017848 <HAL_SPI_TransmitReceive_DMA+0x31c>)
 8017608:	400a      	ands	r2, r1
 801760a:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 801760c:	68fb      	ldr	r3, [r7, #12]
 801760e:	68da      	ldr	r2, [r3, #12]
 8017610:	23e0      	movs	r3, #224	@ 0xe0
 8017612:	00db      	lsls	r3, r3, #3
 8017614:	429a      	cmp	r2, r3
 8017616:	d908      	bls.n	801762a <HAL_SPI_TransmitReceive_DMA+0xfe>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8017618:	68fb      	ldr	r3, [r7, #12]
 801761a:	681b      	ldr	r3, [r3, #0]
 801761c:	685a      	ldr	r2, [r3, #4]
 801761e:	68fb      	ldr	r3, [r7, #12]
 8017620:	681b      	ldr	r3, [r3, #0]
 8017622:	498a      	ldr	r1, [pc, #552]	@ (801784c <HAL_SPI_TransmitReceive_DMA+0x320>)
 8017624:	400a      	ands	r2, r1
 8017626:	605a      	str	r2, [r3, #4]
 8017628:	e074      	b.n	8017714 <HAL_SPI_TransmitReceive_DMA+0x1e8>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 801762a:	68fb      	ldr	r3, [r7, #12]
 801762c:	681b      	ldr	r3, [r3, #0]
 801762e:	685a      	ldr	r2, [r3, #4]
 8017630:	68fb      	ldr	r3, [r7, #12]
 8017632:	681b      	ldr	r3, [r3, #0]
 8017634:	2180      	movs	r1, #128	@ 0x80
 8017636:	0149      	lsls	r1, r1, #5
 8017638:	430a      	orrs	r2, r1
 801763a:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801763c:	68fb      	ldr	r3, [r7, #12]
 801763e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017640:	699a      	ldr	r2, [r3, #24]
 8017642:	2380      	movs	r3, #128	@ 0x80
 8017644:	00db      	lsls	r3, r3, #3
 8017646:	429a      	cmp	r2, r3
 8017648:	d127      	bne.n	801769a <HAL_SPI_TransmitReceive_DMA+0x16e>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 801764a:	68fb      	ldr	r3, [r7, #12]
 801764c:	8f9b      	ldrh	r3, [r3, #60]	@ 0x3c
 801764e:	001a      	movs	r2, r3
 8017650:	2301      	movs	r3, #1
 8017652:	4013      	ands	r3, r2
 8017654:	d10f      	bne.n	8017676 <HAL_SPI_TransmitReceive_DMA+0x14a>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8017656:	68fb      	ldr	r3, [r7, #12]
 8017658:	681b      	ldr	r3, [r3, #0]
 801765a:	685a      	ldr	r2, [r3, #4]
 801765c:	68fb      	ldr	r3, [r7, #12]
 801765e:	681b      	ldr	r3, [r3, #0]
 8017660:	497b      	ldr	r1, [pc, #492]	@ (8017850 <HAL_SPI_TransmitReceive_DMA+0x324>)
 8017662:	400a      	ands	r2, r1
 8017664:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 8017666:	68fb      	ldr	r3, [r7, #12]
 8017668:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801766a:	b29b      	uxth	r3, r3
 801766c:	085b      	lsrs	r3, r3, #1
 801766e:	b29a      	uxth	r2, r3
 8017670:	68fb      	ldr	r3, [r7, #12]
 8017672:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8017674:	e011      	b.n	801769a <HAL_SPI_TransmitReceive_DMA+0x16e>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 8017676:	68fb      	ldr	r3, [r7, #12]
 8017678:	681b      	ldr	r3, [r3, #0]
 801767a:	685a      	ldr	r2, [r3, #4]
 801767c:	68fb      	ldr	r3, [r7, #12]
 801767e:	681b      	ldr	r3, [r3, #0]
 8017680:	2180      	movs	r1, #128	@ 0x80
 8017682:	01c9      	lsls	r1, r1, #7
 8017684:	430a      	orrs	r2, r1
 8017686:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 8017688:	68fb      	ldr	r3, [r7, #12]
 801768a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 801768c:	b29b      	uxth	r3, r3
 801768e:	085b      	lsrs	r3, r3, #1
 8017690:	b29b      	uxth	r3, r3
 8017692:	3301      	adds	r3, #1
 8017694:	b29a      	uxth	r2, r3
 8017696:	68fb      	ldr	r3, [r7, #12]
 8017698:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 801769a:	68fb      	ldr	r3, [r7, #12]
 801769c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801769e:	699a      	ldr	r2, [r3, #24]
 80176a0:	2380      	movs	r3, #128	@ 0x80
 80176a2:	00db      	lsls	r3, r3, #3
 80176a4:	429a      	cmp	r2, r3
 80176a6:	d135      	bne.n	8017714 <HAL_SPI_TransmitReceive_DMA+0x1e8>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80176a8:	68fb      	ldr	r3, [r7, #12]
 80176aa:	681b      	ldr	r3, [r3, #0]
 80176ac:	685a      	ldr	r2, [r3, #4]
 80176ae:	68fb      	ldr	r3, [r7, #12]
 80176b0:	681b      	ldr	r3, [r3, #0]
 80176b2:	4966      	ldr	r1, [pc, #408]	@ (801784c <HAL_SPI_TransmitReceive_DMA+0x320>)
 80176b4:	400a      	ands	r2, r1
 80176b6:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 80176b8:	68fb      	ldr	r3, [r7, #12]
 80176ba:	2246      	movs	r2, #70	@ 0x46
 80176bc:	5a9b      	ldrh	r3, [r3, r2]
 80176be:	b29b      	uxth	r3, r3
 80176c0:	001a      	movs	r2, r3
 80176c2:	2301      	movs	r3, #1
 80176c4:	4013      	ands	r3, r2
 80176c6:	d111      	bne.n	80176ec <HAL_SPI_TransmitReceive_DMA+0x1c0>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80176c8:	68fb      	ldr	r3, [r7, #12]
 80176ca:	681b      	ldr	r3, [r3, #0]
 80176cc:	685a      	ldr	r2, [r3, #4]
 80176ce:	68fb      	ldr	r3, [r7, #12]
 80176d0:	681b      	ldr	r3, [r3, #0]
 80176d2:	4960      	ldr	r1, [pc, #384]	@ (8017854 <HAL_SPI_TransmitReceive_DMA+0x328>)
 80176d4:	400a      	ands	r2, r1
 80176d6:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 80176d8:	68fb      	ldr	r3, [r7, #12]
 80176da:	2246      	movs	r2, #70	@ 0x46
 80176dc:	5a9b      	ldrh	r3, [r3, r2]
 80176de:	b29b      	uxth	r3, r3
 80176e0:	085b      	lsrs	r3, r3, #1
 80176e2:	b299      	uxth	r1, r3
 80176e4:	68fb      	ldr	r3, [r7, #12]
 80176e6:	2246      	movs	r2, #70	@ 0x46
 80176e8:	5299      	strh	r1, [r3, r2]
 80176ea:	e013      	b.n	8017714 <HAL_SPI_TransmitReceive_DMA+0x1e8>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 80176ec:	68fb      	ldr	r3, [r7, #12]
 80176ee:	681b      	ldr	r3, [r3, #0]
 80176f0:	685a      	ldr	r2, [r3, #4]
 80176f2:	68fb      	ldr	r3, [r7, #12]
 80176f4:	681b      	ldr	r3, [r3, #0]
 80176f6:	2180      	movs	r1, #128	@ 0x80
 80176f8:	0189      	lsls	r1, r1, #6
 80176fa:	430a      	orrs	r2, r1
 80176fc:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 80176fe:	68fb      	ldr	r3, [r7, #12]
 8017700:	2246      	movs	r2, #70	@ 0x46
 8017702:	5a9b      	ldrh	r3, [r3, r2]
 8017704:	b29b      	uxth	r3, r3
 8017706:	085b      	lsrs	r3, r3, #1
 8017708:	b29b      	uxth	r3, r3
 801770a:	3301      	adds	r3, #1
 801770c:	b299      	uxth	r1, r3
 801770e:	68fb      	ldr	r3, [r7, #12]
 8017710:	2246      	movs	r2, #70	@ 0x46
 8017712:	5299      	strh	r1, [r3, r2]
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8017714:	68fb      	ldr	r3, [r7, #12]
 8017716:	225d      	movs	r2, #93	@ 0x5d
 8017718:	5c9b      	ldrb	r3, [r3, r2]
 801771a:	b2db      	uxtb	r3, r3
 801771c:	2b04      	cmp	r3, #4
 801771e:	d108      	bne.n	8017732 <HAL_SPI_TransmitReceive_DMA+0x206>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8017720:	68fb      	ldr	r3, [r7, #12]
 8017722:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017724:	4a4c      	ldr	r2, [pc, #304]	@ (8017858 <HAL_SPI_TransmitReceive_DMA+0x32c>)
 8017726:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8017728:	68fb      	ldr	r3, [r7, #12]
 801772a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801772c:	4a4b      	ldr	r2, [pc, #300]	@ (801785c <HAL_SPI_TransmitReceive_DMA+0x330>)
 801772e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8017730:	e007      	b.n	8017742 <HAL_SPI_TransmitReceive_DMA+0x216>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017736:	4a4a      	ldr	r2, [pc, #296]	@ (8017860 <HAL_SPI_TransmitReceive_DMA+0x334>)
 8017738:	631a      	str	r2, [r3, #48]	@ 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 801773a:	68fb      	ldr	r3, [r7, #12]
 801773c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801773e:	4a49      	ldr	r2, [pc, #292]	@ (8017864 <HAL_SPI_TransmitReceive_DMA+0x338>)
 8017740:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8017742:	68fb      	ldr	r3, [r7, #12]
 8017744:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017746:	4a48      	ldr	r2, [pc, #288]	@ (8017868 <HAL_SPI_TransmitReceive_DMA+0x33c>)
 8017748:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 801774a:	68fb      	ldr	r3, [r7, #12]
 801774c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801774e:	2200      	movs	r2, #0
 8017750:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8017752:	68fb      	ldr	r3, [r7, #12]
 8017754:	6d98      	ldr	r0, [r3, #88]	@ 0x58
 8017756:	68fb      	ldr	r3, [r7, #12]
 8017758:	681b      	ldr	r3, [r3, #0]
 801775a:	330c      	adds	r3, #12
 801775c:	0019      	movs	r1, r3
 801775e:	68fb      	ldr	r3, [r7, #12]
 8017760:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017762:	001c      	movs	r4, r3
                                 hspi->RxXferCount))
 8017764:	68fb      	ldr	r3, [r7, #12]
 8017766:	2246      	movs	r2, #70	@ 0x46
 8017768:	5a9b      	ldrh	r3, [r3, r2]
 801776a:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 801776c:	0022      	movs	r2, r4
 801776e:	f7f8 fe7f 	bl	8010470 <HAL_DMA_Start_IT>
 8017772:	1e03      	subs	r3, r0, #0
 8017774:	d00b      	beq.n	801778e <HAL_SPI_TransmitReceive_DMA+0x262>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8017776:	68fb      	ldr	r3, [r7, #12]
 8017778:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801777a:	2210      	movs	r2, #16
 801777c:	431a      	orrs	r2, r3
 801777e:	68fb      	ldr	r3, [r7, #12]
 8017780:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8017782:	68fb      	ldr	r3, [r7, #12]
 8017784:	225c      	movs	r2, #92	@ 0x5c
 8017786:	2100      	movs	r1, #0
 8017788:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 801778a:	2301      	movs	r3, #1
 801778c:	e057      	b.n	801783e <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 801778e:	68fb      	ldr	r3, [r7, #12]
 8017790:	681b      	ldr	r3, [r3, #0]
 8017792:	685a      	ldr	r2, [r3, #4]
 8017794:	68fb      	ldr	r3, [r7, #12]
 8017796:	681b      	ldr	r3, [r3, #0]
 8017798:	2101      	movs	r1, #1
 801779a:	430a      	orrs	r2, r1
 801779c:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 801779e:	68fb      	ldr	r3, [r7, #12]
 80177a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80177a2:	2200      	movs	r2, #0
 80177a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 80177a6:	68fb      	ldr	r3, [r7, #12]
 80177a8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80177aa:	2200      	movs	r2, #0
 80177ac:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80177ae:	68fb      	ldr	r3, [r7, #12]
 80177b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80177b2:	2200      	movs	r2, #0
 80177b4:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 80177b6:	68fb      	ldr	r3, [r7, #12]
 80177b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80177ba:	2200      	movs	r2, #0
 80177bc:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80177be:	68fb      	ldr	r3, [r7, #12]
 80177c0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80177c2:	68fb      	ldr	r3, [r7, #12]
 80177c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80177c6:	0019      	movs	r1, r3
 80177c8:	68fb      	ldr	r3, [r7, #12]
 80177ca:	681b      	ldr	r3, [r3, #0]
 80177cc:	330c      	adds	r3, #12
 80177ce:	001a      	movs	r2, r3
                                 hspi->TxXferCount))
 80177d0:	68fb      	ldr	r3, [r7, #12]
 80177d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80177d4:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80177d6:	f7f8 fe4b 	bl	8010470 <HAL_DMA_Start_IT>
 80177da:	1e03      	subs	r3, r0, #0
 80177dc:	d00b      	beq.n	80177f6 <HAL_SPI_TransmitReceive_DMA+0x2ca>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80177de:	68fb      	ldr	r3, [r7, #12]
 80177e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80177e2:	2210      	movs	r2, #16
 80177e4:	431a      	orrs	r2, r3
 80177e6:	68fb      	ldr	r3, [r7, #12]
 80177e8:	661a      	str	r2, [r3, #96]	@ 0x60
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80177ea:	68fb      	ldr	r3, [r7, #12]
 80177ec:	225c      	movs	r2, #92	@ 0x5c
 80177ee:	2100      	movs	r1, #0
 80177f0:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 80177f2:	2301      	movs	r3, #1
 80177f4:	e023      	b.n	801783e <HAL_SPI_TransmitReceive_DMA+0x312>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80177f6:	68fb      	ldr	r3, [r7, #12]
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	681b      	ldr	r3, [r3, #0]
 80177fc:	2240      	movs	r2, #64	@ 0x40
 80177fe:	4013      	ands	r3, r2
 8017800:	2b40      	cmp	r3, #64	@ 0x40
 8017802:	d007      	beq.n	8017814 <HAL_SPI_TransmitReceive_DMA+0x2e8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8017804:	68fb      	ldr	r3, [r7, #12]
 8017806:	681b      	ldr	r3, [r3, #0]
 8017808:	681a      	ldr	r2, [r3, #0]
 801780a:	68fb      	ldr	r3, [r7, #12]
 801780c:	681b      	ldr	r3, [r3, #0]
 801780e:	2140      	movs	r1, #64	@ 0x40
 8017810:	430a      	orrs	r2, r1
 8017812:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8017814:	68fb      	ldr	r3, [r7, #12]
 8017816:	225c      	movs	r2, #92	@ 0x5c
 8017818:	2100      	movs	r1, #0
 801781a:	5499      	strb	r1, [r3, r2]

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 801781c:	68fb      	ldr	r3, [r7, #12]
 801781e:	681b      	ldr	r3, [r3, #0]
 8017820:	685a      	ldr	r2, [r3, #4]
 8017822:	68fb      	ldr	r3, [r7, #12]
 8017824:	681b      	ldr	r3, [r3, #0]
 8017826:	2120      	movs	r1, #32
 8017828:	430a      	orrs	r2, r1
 801782a:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 801782c:	68fb      	ldr	r3, [r7, #12]
 801782e:	681b      	ldr	r3, [r3, #0]
 8017830:	685a      	ldr	r2, [r3, #4]
 8017832:	68fb      	ldr	r3, [r7, #12]
 8017834:	681b      	ldr	r3, [r3, #0]
 8017836:	2102      	movs	r1, #2
 8017838:	430a      	orrs	r2, r1
 801783a:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 801783c:	2300      	movs	r3, #0
}
 801783e:	0018      	movs	r0, r3
 8017840:	46bd      	mov	sp, r7
 8017842:	b007      	add	sp, #28
 8017844:	bd90      	pop	{r4, r7, pc}
 8017846:	46c0      	nop			@ (mov r8, r8)
 8017848:	ffff9fff 	.word	0xffff9fff
 801784c:	ffffefff 	.word	0xffffefff
 8017850:	ffffbfff 	.word	0xffffbfff
 8017854:	ffffdfff 	.word	0xffffdfff
 8017858:	08017e3b 	.word	0x08017e3b
 801785c:	08017cf5 	.word	0x08017cf5
 8017860:	08017e59 	.word	0x08017e59
 8017864:	08017da5 	.word	0x08017da5
 8017868:	08017e77 	.word	0x08017e77

0801786c <HAL_SPI_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Abort(SPI_HandleTypeDef *hspi)
{
 801786c:	b580      	push	{r7, lr}
 801786e:	b08a      	sub	sp, #40	@ 0x28
 8017870:	af02      	add	r7, sp, #8
 8017872:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef errorcode;
  __IO uint32_t count;
  __IO uint32_t resetcount;

  /* Initialized local variable  */
  errorcode = HAL_OK;
 8017874:	231f      	movs	r3, #31
 8017876:	18fb      	adds	r3, r7, r3
 8017878:	2200      	movs	r2, #0
 801787a:	701a      	strb	r2, [r3, #0]
  resetcount = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 801787c:	4b88      	ldr	r3, [pc, #544]	@ (8017aa0 <HAL_SPI_Abort+0x234>)
 801787e:	681b      	ldr	r3, [r3, #0]
 8017880:	4988      	ldr	r1, [pc, #544]	@ (8017aa4 <HAL_SPI_Abort+0x238>)
 8017882:	0018      	movs	r0, r3
 8017884:	f7e8 fc66 	bl	8000154 <__udivsi3>
 8017888:	0003      	movs	r3, r0
 801788a:	001a      	movs	r2, r3
 801788c:	2364      	movs	r3, #100	@ 0x64
 801788e:	4353      	muls	r3, r2
 8017890:	617b      	str	r3, [r7, #20]
  count = resetcount;
 8017892:	697b      	ldr	r3, [r7, #20]
 8017894:	61bb      	str	r3, [r7, #24]

  /* Clear ERRIE interrupt to avoid error interrupts generation during Abort procedure */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_ERRIE);
 8017896:	687b      	ldr	r3, [r7, #4]
 8017898:	681b      	ldr	r3, [r3, #0]
 801789a:	685a      	ldr	r2, [r3, #4]
 801789c:	687b      	ldr	r3, [r7, #4]
 801789e:	681b      	ldr	r3, [r3, #0]
 80178a0:	2120      	movs	r1, #32
 80178a2:	438a      	bics	r2, r1
 80178a4:	605a      	str	r2, [r3, #4]

  /* Disable TXEIE, RXNEIE and ERRIE(mode fault event, overrun error, TI frame error) interrupts */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE))
 80178a6:	687b      	ldr	r3, [r7, #4]
 80178a8:	681b      	ldr	r3, [r3, #0]
 80178aa:	685b      	ldr	r3, [r3, #4]
 80178ac:	2280      	movs	r2, #128	@ 0x80
 80178ae:	4013      	ands	r3, r2
 80178b0:	2b80      	cmp	r3, #128	@ 0x80
 80178b2:	d117      	bne.n	80178e4 <HAL_SPI_Abort+0x78>
  {
    hspi->TxISR = SPI_AbortTx_ISR;
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	4a7c      	ldr	r2, [pc, #496]	@ (8017aa8 <HAL_SPI_Abort+0x23c>)
 80178b8:	651a      	str	r2, [r3, #80]	@ 0x50
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80178ba:	69bb      	ldr	r3, [r7, #24]
 80178bc:	2b00      	cmp	r3, #0
 80178be:	d106      	bne.n	80178ce <HAL_SPI_Abort+0x62>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80178c0:	687b      	ldr	r3, [r7, #4]
 80178c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80178c4:	2240      	movs	r2, #64	@ 0x40
 80178c6:	431a      	orrs	r2, r3
 80178c8:	687b      	ldr	r3, [r7, #4]
 80178ca:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 80178cc:	e008      	b.n	80178e0 <HAL_SPI_Abort+0x74>
      }
      count--;
 80178ce:	69bb      	ldr	r3, [r7, #24]
 80178d0:	3b01      	subs	r3, #1
 80178d2:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 80178d4:	687b      	ldr	r3, [r7, #4]
 80178d6:	225d      	movs	r2, #93	@ 0x5d
 80178d8:	5c9b      	ldrb	r3, [r3, r2]
 80178da:	b2db      	uxtb	r3, r3
 80178dc:	2b07      	cmp	r3, #7
 80178de:	d1ec      	bne.n	80178ba <HAL_SPI_Abort+0x4e>
    /* Reset Timeout Counter */
    count = resetcount;
 80178e0:	697b      	ldr	r3, [r7, #20]
 80178e2:	61bb      	str	r3, [r7, #24]
  }

  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80178e4:	687b      	ldr	r3, [r7, #4]
 80178e6:	681b      	ldr	r3, [r3, #0]
 80178e8:	685b      	ldr	r3, [r3, #4]
 80178ea:	2240      	movs	r2, #64	@ 0x40
 80178ec:	4013      	ands	r3, r2
 80178ee:	2b40      	cmp	r3, #64	@ 0x40
 80178f0:	d117      	bne.n	8017922 <HAL_SPI_Abort+0xb6>
  {
    hspi->RxISR = SPI_AbortRx_ISR;
 80178f2:	687b      	ldr	r3, [r7, #4]
 80178f4:	4a6d      	ldr	r2, [pc, #436]	@ (8017aac <HAL_SPI_Abort+0x240>)
 80178f6:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Wait HAL_SPI_STATE_ABORT state */
    do
    {
      if (count == 0U)
 80178f8:	69bb      	ldr	r3, [r7, #24]
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	d106      	bne.n	801790c <HAL_SPI_Abort+0xa0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80178fe:	687b      	ldr	r3, [r7, #4]
 8017900:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017902:	2240      	movs	r2, #64	@ 0x40
 8017904:	431a      	orrs	r2, r3
 8017906:	687b      	ldr	r3, [r7, #4]
 8017908:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 801790a:	e008      	b.n	801791e <HAL_SPI_Abort+0xb2>
      }
      count--;
 801790c:	69bb      	ldr	r3, [r7, #24]
 801790e:	3b01      	subs	r3, #1
 8017910:	61bb      	str	r3, [r7, #24]
    } while (hspi->State != HAL_SPI_STATE_ABORT);
 8017912:	687b      	ldr	r3, [r7, #4]
 8017914:	225d      	movs	r2, #93	@ 0x5d
 8017916:	5c9b      	ldrb	r3, [r3, r2]
 8017918:	b2db      	uxtb	r3, r3
 801791a:	2b07      	cmp	r3, #7
 801791c:	d1ec      	bne.n	80178f8 <HAL_SPI_Abort+0x8c>
    /* Reset Timeout Counter */
    count = resetcount;
 801791e:	697b      	ldr	r3, [r7, #20]
 8017920:	61bb      	str	r3, [r7, #24]
  }

  /* Disable the SPI DMA Tx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXDMAEN))
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	681b      	ldr	r3, [r3, #0]
 8017926:	685b      	ldr	r3, [r3, #4]
 8017928:	2202      	movs	r2, #2
 801792a:	4013      	ands	r3, r2
 801792c:	2b02      	cmp	r3, #2
 801792e:	d13e      	bne.n	80179ae <HAL_SPI_Abort+0x142>
  {
    /* Abort the SPI DMA Tx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmatx != NULL)
 8017930:	687b      	ldr	r3, [r7, #4]
 8017932:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017934:	2b00      	cmp	r3, #0
 8017936:	d03a      	beq.n	80179ae <HAL_SPI_Abort+0x142>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmatx->XferAbortCallback = NULL;
 8017938:	687b      	ldr	r3, [r7, #4]
 801793a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801793c:	2200      	movs	r2, #0
 801793e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Tx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmatx) != HAL_OK)
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017944:	0018      	movs	r0, r3
 8017946:	f7f8 fe19 	bl	801057c <HAL_DMA_Abort>
 801794a:	1e03      	subs	r3, r0, #0
 801794c:	d002      	beq.n	8017954 <HAL_SPI_Abort+0xe8>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801794e:	687b      	ldr	r3, [r7, #4]
 8017950:	2240      	movs	r2, #64	@ 0x40
 8017952:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Tx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN));
 8017954:	687b      	ldr	r3, [r7, #4]
 8017956:	681b      	ldr	r3, [r3, #0]
 8017958:	685a      	ldr	r2, [r3, #4]
 801795a:	687b      	ldr	r3, [r7, #4]
 801795c:	681b      	ldr	r3, [r3, #0]
 801795e:	2102      	movs	r1, #2
 8017960:	438a      	bics	r2, r1
 8017962:	605a      	str	r2, [r3, #4]

      if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 8017964:	f7f6 ff08 	bl	800e778 <HAL_GetTick>
 8017968:	0002      	movs	r2, r0
 801796a:	687b      	ldr	r3, [r7, #4]
 801796c:	2164      	movs	r1, #100	@ 0x64
 801796e:	0018      	movs	r0, r3
 8017970:	f000 fc46 	bl	8018200 <SPI_EndRxTxTransaction>
 8017974:	1e03      	subs	r3, r0, #0
 8017976:	d002      	beq.n	801797e <HAL_SPI_Abort+0x112>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017978:	687b      	ldr	r3, [r7, #4]
 801797a:	2240      	movs	r2, #64	@ 0x40
 801797c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable SPI Peripheral */
      __HAL_SPI_DISABLE(hspi);
 801797e:	687b      	ldr	r3, [r7, #4]
 8017980:	681b      	ldr	r3, [r3, #0]
 8017982:	681a      	ldr	r2, [r3, #0]
 8017984:	687b      	ldr	r3, [r7, #4]
 8017986:	681b      	ldr	r3, [r3, #0]
 8017988:	2140      	movs	r1, #64	@ 0x40
 801798a:	438a      	bics	r2, r1
 801798c:	601a      	str	r2, [r3, #0]

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801798e:	f7f6 fef3 	bl	800e778 <HAL_GetTick>
 8017992:	0003      	movs	r3, r0
 8017994:	22c0      	movs	r2, #192	@ 0xc0
 8017996:	00d1      	lsls	r1, r2, #3
 8017998:	6878      	ldr	r0, [r7, #4]
 801799a:	9300      	str	r3, [sp, #0]
 801799c:	2364      	movs	r3, #100	@ 0x64
 801799e:	2200      	movs	r2, #0
 80179a0:	f000 fb2e 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 80179a4:	1e03      	subs	r3, r0, #0
 80179a6:	d002      	beq.n	80179ae <HAL_SPI_Abort+0x142>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	2240      	movs	r2, #64	@ 0x40
 80179ac:	661a      	str	r2, [r3, #96]	@ 0x60
      }
    }
  }

  /* Disable the SPI DMA Rx request if enabled */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXDMAEN))
 80179ae:	687b      	ldr	r3, [r7, #4]
 80179b0:	681b      	ldr	r3, [r3, #0]
 80179b2:	685b      	ldr	r3, [r3, #4]
 80179b4:	2201      	movs	r2, #1
 80179b6:	4013      	ands	r3, r2
 80179b8:	2b01      	cmp	r3, #1
 80179ba:	d140      	bne.n	8017a3e <HAL_SPI_Abort+0x1d2>
  {
    /* Abort the SPI DMA Rx Stream/Channel : use blocking DMA Abort API (no callback) */
    if (hspi->hdmarx != NULL)
 80179bc:	687b      	ldr	r3, [r7, #4]
 80179be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179c0:	2b00      	cmp	r3, #0
 80179c2:	d03c      	beq.n	8017a3e <HAL_SPI_Abort+0x1d2>
    {
      /* Set the SPI DMA Abort callback :
      will lead to call HAL_SPI_AbortCpltCallback() at end of DMA abort procedure */
      hspi->hdmarx->XferAbortCallback = NULL;
 80179c4:	687b      	ldr	r3, [r7, #4]
 80179c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179c8:	2200      	movs	r2, #0
 80179ca:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Abort DMA Rx Handle linked to SPI Peripheral */
      if (HAL_DMA_Abort(hspi->hdmarx) != HAL_OK)
 80179cc:	687b      	ldr	r3, [r7, #4]
 80179ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80179d0:	0018      	movs	r0, r3
 80179d2:	f7f8 fdd3 	bl	801057c <HAL_DMA_Abort>
 80179d6:	1e03      	subs	r3, r0, #0
 80179d8:	d002      	beq.n	80179e0 <HAL_SPI_Abort+0x174>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80179da:	687b      	ldr	r3, [r7, #4]
 80179dc:	2240      	movs	r2, #64	@ 0x40
 80179de:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable peripheral */
      __HAL_SPI_DISABLE(hspi);
 80179e0:	687b      	ldr	r3, [r7, #4]
 80179e2:	681b      	ldr	r3, [r3, #0]
 80179e4:	681a      	ldr	r2, [r3, #0]
 80179e6:	687b      	ldr	r3, [r7, #4]
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	2140      	movs	r1, #64	@ 0x40
 80179ec:	438a      	bics	r2, r1
 80179ee:	601a      	str	r2, [r3, #0]

      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80179f0:	f7f6 fec2 	bl	800e778 <HAL_GetTick>
 80179f4:	0003      	movs	r3, r0
 80179f6:	6878      	ldr	r0, [r7, #4]
 80179f8:	9300      	str	r3, [sp, #0]
 80179fa:	2364      	movs	r3, #100	@ 0x64
 80179fc:	2200      	movs	r2, #0
 80179fe:	2180      	movs	r1, #128	@ 0x80
 8017a00:	f000 fa70 	bl	8017ee4 <SPI_WaitFlagStateUntilTimeout>
 8017a04:	1e03      	subs	r3, r0, #0
 8017a06:	d002      	beq.n	8017a0e <HAL_SPI_Abort+0x1a2>
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017a08:	687b      	ldr	r3, [r7, #4]
 8017a0a:	2240      	movs	r2, #64	@ 0x40
 8017a0c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Empty the FRLVL fifo */
      if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8017a0e:	f7f6 feb3 	bl	800e778 <HAL_GetTick>
 8017a12:	0003      	movs	r3, r0
 8017a14:	22c0      	movs	r2, #192	@ 0xc0
 8017a16:	00d1      	lsls	r1, r2, #3
 8017a18:	6878      	ldr	r0, [r7, #4]
 8017a1a:	9300      	str	r3, [sp, #0]
 8017a1c:	2364      	movs	r3, #100	@ 0x64
 8017a1e:	2200      	movs	r2, #0
 8017a20:	f000 faee 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 8017a24:	1e03      	subs	r3, r0, #0
 8017a26:	d002      	beq.n	8017a2e <HAL_SPI_Abort+0x1c2>
                                        HAL_GetTick()) != HAL_OK)
      {
        hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	2240      	movs	r2, #64	@ 0x40
 8017a2c:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Disable Rx DMA Request */
      CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXDMAEN));
 8017a2e:	687b      	ldr	r3, [r7, #4]
 8017a30:	681b      	ldr	r3, [r3, #0]
 8017a32:	685a      	ldr	r2, [r3, #4]
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	681b      	ldr	r3, [r3, #0]
 8017a38:	2101      	movs	r1, #1
 8017a3a:	438a      	bics	r2, r1
 8017a3c:	605a      	str	r2, [r3, #4]
    }
  }
  /* Reset Tx and Rx transfer counters */
  hspi->RxXferCount = 0U;
 8017a3e:	687b      	ldr	r3, [r7, #4]
 8017a40:	2246      	movs	r2, #70	@ 0x46
 8017a42:	2100      	movs	r1, #0
 8017a44:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8017a46:	687b      	ldr	r3, [r7, #4]
 8017a48:	2200      	movs	r2, #0
 8017a4a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Check error during Abort procedure */
  if (hspi->ErrorCode == HAL_SPI_ERROR_ABORT)
 8017a4c:	687b      	ldr	r3, [r7, #4]
 8017a4e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017a50:	2b40      	cmp	r3, #64	@ 0x40
 8017a52:	d104      	bne.n	8017a5e <HAL_SPI_Abort+0x1f2>
  {
    /* return HAL_Error in case of error during Abort procedure */
    errorcode = HAL_ERROR;
 8017a54:	231f      	movs	r3, #31
 8017a56:	18fb      	adds	r3, r7, r3
 8017a58:	2201      	movs	r2, #1
 8017a5a:	701a      	strb	r2, [r3, #0]
 8017a5c:	e002      	b.n	8017a64 <HAL_SPI_Abort+0x1f8>
  }
  else
  {
    /* Reset errorCode */
    hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8017a5e:	687b      	ldr	r3, [r7, #4]
 8017a60:	2200      	movs	r2, #0
 8017a62:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear the Error flags in the SR register */
  __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017a64:	2300      	movs	r3, #0
 8017a66:	613b      	str	r3, [r7, #16]
 8017a68:	687b      	ldr	r3, [r7, #4]
 8017a6a:	681b      	ldr	r3, [r3, #0]
 8017a6c:	68db      	ldr	r3, [r3, #12]
 8017a6e:	613b      	str	r3, [r7, #16]
 8017a70:	687b      	ldr	r3, [r7, #4]
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	689b      	ldr	r3, [r3, #8]
 8017a76:	613b      	str	r3, [r7, #16]
 8017a78:	693b      	ldr	r3, [r7, #16]
  __HAL_SPI_CLEAR_FREFLAG(hspi);
 8017a7a:	2300      	movs	r3, #0
 8017a7c:	60fb      	str	r3, [r7, #12]
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	681b      	ldr	r3, [r3, #0]
 8017a82:	689b      	ldr	r3, [r3, #8]
 8017a84:	60fb      	str	r3, [r7, #12]
 8017a86:	68fb      	ldr	r3, [r7, #12]

  /* Restore hspi->state to ready */
  hspi->State = HAL_SPI_STATE_READY;
 8017a88:	687b      	ldr	r3, [r7, #4]
 8017a8a:	225d      	movs	r2, #93	@ 0x5d
 8017a8c:	2101      	movs	r1, #1
 8017a8e:	5499      	strb	r1, [r3, r2]

  return errorcode;
 8017a90:	231f      	movs	r3, #31
 8017a92:	18fb      	adds	r3, r7, r3
 8017a94:	781b      	ldrb	r3, [r3, #0]
}
 8017a96:	0018      	movs	r0, r3
 8017a98:	46bd      	mov	sp, r7
 8017a9a:	b008      	add	sp, #32
 8017a9c:	bd80      	pop	{r7, pc}
 8017a9e:	46c0      	nop			@ (mov r8, r8)
 8017aa0:	20000000 	.word	0x20000000
 8017aa4:	00005dc0 	.word	0x00005dc0
 8017aa8:	08018349 	.word	0x08018349
 8017aac:	0801828d 	.word	0x0801828d

08017ab0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8017ab0:	b580      	push	{r7, lr}
 8017ab2:	b088      	sub	sp, #32
 8017ab4:	af00      	add	r7, sp, #0
 8017ab6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8017ab8:	687b      	ldr	r3, [r7, #4]
 8017aba:	681b      	ldr	r3, [r3, #0]
 8017abc:	685b      	ldr	r3, [r3, #4]
 8017abe:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8017ac0:	687b      	ldr	r3, [r7, #4]
 8017ac2:	681b      	ldr	r3, [r3, #0]
 8017ac4:	689b      	ldr	r3, [r3, #8]
 8017ac6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8017ac8:	69bb      	ldr	r3, [r7, #24]
 8017aca:	099b      	lsrs	r3, r3, #6
 8017acc:	001a      	movs	r2, r3
 8017ace:	2301      	movs	r3, #1
 8017ad0:	4013      	ands	r3, r2
 8017ad2:	d10f      	bne.n	8017af4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8017ad4:	69bb      	ldr	r3, [r7, #24]
 8017ad6:	2201      	movs	r2, #1
 8017ad8:	4013      	ands	r3, r2
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8017ada:	d00b      	beq.n	8017af4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8017adc:	69fb      	ldr	r3, [r7, #28]
 8017ade:	099b      	lsrs	r3, r3, #6
 8017ae0:	001a      	movs	r2, r3
 8017ae2:	2301      	movs	r3, #1
 8017ae4:	4013      	ands	r3, r2
 8017ae6:	d005      	beq.n	8017af4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8017aec:	687a      	ldr	r2, [r7, #4]
 8017aee:	0010      	movs	r0, r2
 8017af0:	4798      	blx	r3
    return;
 8017af2:	e0d5      	b.n	8017ca0 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8017af4:	69bb      	ldr	r3, [r7, #24]
 8017af6:	085b      	lsrs	r3, r3, #1
 8017af8:	001a      	movs	r2, r3
 8017afa:	2301      	movs	r3, #1
 8017afc:	4013      	ands	r3, r2
 8017afe:	d00b      	beq.n	8017b18 <HAL_SPI_IRQHandler+0x68>
 8017b00:	69fb      	ldr	r3, [r7, #28]
 8017b02:	09db      	lsrs	r3, r3, #7
 8017b04:	001a      	movs	r2, r3
 8017b06:	2301      	movs	r3, #1
 8017b08:	4013      	ands	r3, r2
 8017b0a:	d005      	beq.n	8017b18 <HAL_SPI_IRQHandler+0x68>
  {
    hspi->TxISR(hspi);
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8017b10:	687a      	ldr	r2, [r7, #4]
 8017b12:	0010      	movs	r0, r2
 8017b14:	4798      	blx	r3
    return;
 8017b16:	e0c3      	b.n	8017ca0 <HAL_SPI_IRQHandler+0x1f0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017b18:	69bb      	ldr	r3, [r7, #24]
 8017b1a:	095b      	lsrs	r3, r3, #5
 8017b1c:	001a      	movs	r2, r3
 8017b1e:	2301      	movs	r3, #1
 8017b20:	4013      	ands	r3, r2
 8017b22:	d10c      	bne.n	8017b3e <HAL_SPI_IRQHandler+0x8e>
 8017b24:	69bb      	ldr	r3, [r7, #24]
 8017b26:	099b      	lsrs	r3, r3, #6
 8017b28:	001a      	movs	r2, r3
 8017b2a:	2301      	movs	r3, #1
 8017b2c:	4013      	ands	r3, r2
 8017b2e:	d106      	bne.n	8017b3e <HAL_SPI_IRQHandler+0x8e>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8017b30:	69bb      	ldr	r3, [r7, #24]
 8017b32:	0a1b      	lsrs	r3, r3, #8
 8017b34:	001a      	movs	r2, r3
 8017b36:	2301      	movs	r3, #1
 8017b38:	4013      	ands	r3, r2
 8017b3a:	d100      	bne.n	8017b3e <HAL_SPI_IRQHandler+0x8e>
 8017b3c:	e0b0      	b.n	8017ca0 <HAL_SPI_IRQHandler+0x1f0>
 8017b3e:	69fb      	ldr	r3, [r7, #28]
 8017b40:	095b      	lsrs	r3, r3, #5
 8017b42:	001a      	movs	r2, r3
 8017b44:	2301      	movs	r3, #1
 8017b46:	4013      	ands	r3, r2
 8017b48:	d100      	bne.n	8017b4c <HAL_SPI_IRQHandler+0x9c>
 8017b4a:	e0a9      	b.n	8017ca0 <HAL_SPI_IRQHandler+0x1f0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8017b4c:	69bb      	ldr	r3, [r7, #24]
 8017b4e:	099b      	lsrs	r3, r3, #6
 8017b50:	001a      	movs	r2, r3
 8017b52:	2301      	movs	r3, #1
 8017b54:	4013      	ands	r3, r2
 8017b56:	d023      	beq.n	8017ba0 <HAL_SPI_IRQHandler+0xf0>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8017b58:	687b      	ldr	r3, [r7, #4]
 8017b5a:	225d      	movs	r2, #93	@ 0x5d
 8017b5c:	5c9b      	ldrb	r3, [r3, r2]
 8017b5e:	b2db      	uxtb	r3, r3
 8017b60:	2b03      	cmp	r3, #3
 8017b62:	d011      	beq.n	8017b88 <HAL_SPI_IRQHandler+0xd8>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017b68:	2204      	movs	r2, #4
 8017b6a:	431a      	orrs	r2, r3
 8017b6c:	687b      	ldr	r3, [r7, #4]
 8017b6e:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017b70:	2300      	movs	r3, #0
 8017b72:	617b      	str	r3, [r7, #20]
 8017b74:	687b      	ldr	r3, [r7, #4]
 8017b76:	681b      	ldr	r3, [r3, #0]
 8017b78:	68db      	ldr	r3, [r3, #12]
 8017b7a:	617b      	str	r3, [r7, #20]
 8017b7c:	687b      	ldr	r3, [r7, #4]
 8017b7e:	681b      	ldr	r3, [r3, #0]
 8017b80:	689b      	ldr	r3, [r3, #8]
 8017b82:	617b      	str	r3, [r7, #20]
 8017b84:	697b      	ldr	r3, [r7, #20]
 8017b86:	e00b      	b.n	8017ba0 <HAL_SPI_IRQHandler+0xf0>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8017b88:	2300      	movs	r3, #0
 8017b8a:	613b      	str	r3, [r7, #16]
 8017b8c:	687b      	ldr	r3, [r7, #4]
 8017b8e:	681b      	ldr	r3, [r3, #0]
 8017b90:	68db      	ldr	r3, [r3, #12]
 8017b92:	613b      	str	r3, [r7, #16]
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	681b      	ldr	r3, [r3, #0]
 8017b98:	689b      	ldr	r3, [r3, #8]
 8017b9a:	613b      	str	r3, [r7, #16]
 8017b9c:	693b      	ldr	r3, [r7, #16]
        return;
 8017b9e:	e07f      	b.n	8017ca0 <HAL_SPI_IRQHandler+0x1f0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8017ba0:	69bb      	ldr	r3, [r7, #24]
 8017ba2:	095b      	lsrs	r3, r3, #5
 8017ba4:	001a      	movs	r2, r3
 8017ba6:	2301      	movs	r3, #1
 8017ba8:	4013      	ands	r3, r2
 8017baa:	d014      	beq.n	8017bd6 <HAL_SPI_IRQHandler+0x126>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8017bac:	687b      	ldr	r3, [r7, #4]
 8017bae:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017bb0:	2201      	movs	r2, #1
 8017bb2:	431a      	orrs	r2, r3
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8017bb8:	2300      	movs	r3, #0
 8017bba:	60fb      	str	r3, [r7, #12]
 8017bbc:	687b      	ldr	r3, [r7, #4]
 8017bbe:	681b      	ldr	r3, [r3, #0]
 8017bc0:	689b      	ldr	r3, [r3, #8]
 8017bc2:	60fb      	str	r3, [r7, #12]
 8017bc4:	687b      	ldr	r3, [r7, #4]
 8017bc6:	681b      	ldr	r3, [r3, #0]
 8017bc8:	681a      	ldr	r2, [r3, #0]
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	681b      	ldr	r3, [r3, #0]
 8017bce:	2140      	movs	r1, #64	@ 0x40
 8017bd0:	438a      	bics	r2, r1
 8017bd2:	601a      	str	r2, [r3, #0]
 8017bd4:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8017bd6:	69bb      	ldr	r3, [r7, #24]
 8017bd8:	0a1b      	lsrs	r3, r3, #8
 8017bda:	001a      	movs	r2, r3
 8017bdc:	2301      	movs	r3, #1
 8017bde:	4013      	ands	r3, r2
 8017be0:	d00c      	beq.n	8017bfc <HAL_SPI_IRQHandler+0x14c>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017be6:	2208      	movs	r2, #8
 8017be8:	431a      	orrs	r2, r3
 8017bea:	687b      	ldr	r3, [r7, #4]
 8017bec:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8017bee:	2300      	movs	r3, #0
 8017bf0:	60bb      	str	r3, [r7, #8]
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	681b      	ldr	r3, [r3, #0]
 8017bf6:	689b      	ldr	r3, [r3, #8]
 8017bf8:	60bb      	str	r3, [r7, #8]
 8017bfa:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017bfc:	687b      	ldr	r3, [r7, #4]
 8017bfe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c00:	2b00      	cmp	r3, #0
 8017c02:	d04c      	beq.n	8017c9e <HAL_SPI_IRQHandler+0x1ee>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8017c04:	687b      	ldr	r3, [r7, #4]
 8017c06:	681b      	ldr	r3, [r3, #0]
 8017c08:	685a      	ldr	r2, [r3, #4]
 8017c0a:	687b      	ldr	r3, [r7, #4]
 8017c0c:	681b      	ldr	r3, [r3, #0]
 8017c0e:	21e0      	movs	r1, #224	@ 0xe0
 8017c10:	438a      	bics	r2, r1
 8017c12:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8017c14:	687b      	ldr	r3, [r7, #4]
 8017c16:	225d      	movs	r2, #93	@ 0x5d
 8017c18:	2101      	movs	r1, #1
 8017c1a:	5499      	strb	r1, [r3, r2]
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8017c1c:	69fb      	ldr	r3, [r7, #28]
 8017c1e:	2202      	movs	r2, #2
 8017c20:	4013      	ands	r3, r2
 8017c22:	d103      	bne.n	8017c2c <HAL_SPI_IRQHandler+0x17c>
 8017c24:	69fb      	ldr	r3, [r7, #28]
 8017c26:	2201      	movs	r2, #1
 8017c28:	4013      	ands	r3, r2
 8017c2a:	d032      	beq.n	8017c92 <HAL_SPI_IRQHandler+0x1e2>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8017c2c:	687b      	ldr	r3, [r7, #4]
 8017c2e:	681b      	ldr	r3, [r3, #0]
 8017c30:	685a      	ldr	r2, [r3, #4]
 8017c32:	687b      	ldr	r3, [r7, #4]
 8017c34:	681b      	ldr	r3, [r3, #0]
 8017c36:	2103      	movs	r1, #3
 8017c38:	438a      	bics	r2, r1
 8017c3a:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8017c3c:	687b      	ldr	r3, [r7, #4]
 8017c3e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c40:	2b00      	cmp	r3, #0
 8017c42:	d010      	beq.n	8017c66 <HAL_SPI_IRQHandler+0x1b6>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8017c44:	687b      	ldr	r3, [r7, #4]
 8017c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c48:	4a17      	ldr	r2, [pc, #92]	@ (8017ca8 <HAL_SPI_IRQHandler+0x1f8>)
 8017c4a:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8017c4c:	687b      	ldr	r3, [r7, #4]
 8017c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8017c50:	0018      	movs	r0, r3
 8017c52:	f7f8 fcf3 	bl	801063c <HAL_DMA_Abort_IT>
 8017c56:	1e03      	subs	r3, r0, #0
 8017c58:	d005      	beq.n	8017c66 <HAL_SPI_IRQHandler+0x1b6>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017c5a:	687b      	ldr	r3, [r7, #4]
 8017c5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c5e:	2240      	movs	r2, #64	@ 0x40
 8017c60:	431a      	orrs	r2, r3
 8017c62:	687b      	ldr	r3, [r7, #4]
 8017c64:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8017c66:	687b      	ldr	r3, [r7, #4]
 8017c68:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017c6a:	2b00      	cmp	r3, #0
 8017c6c:	d016      	beq.n	8017c9c <HAL_SPI_IRQHandler+0x1ec>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8017c6e:	687b      	ldr	r3, [r7, #4]
 8017c70:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017c72:	4a0d      	ldr	r2, [pc, #52]	@ (8017ca8 <HAL_SPI_IRQHandler+0x1f8>)
 8017c74:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8017c76:	687b      	ldr	r3, [r7, #4]
 8017c78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017c7a:	0018      	movs	r0, r3
 8017c7c:	f7f8 fcde 	bl	801063c <HAL_DMA_Abort_IT>
 8017c80:	1e03      	subs	r3, r0, #0
 8017c82:	d00b      	beq.n	8017c9c <HAL_SPI_IRQHandler+0x1ec>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017c88:	2240      	movs	r2, #64	@ 0x40
 8017c8a:	431a      	orrs	r2, r3
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 8017c90:	e004      	b.n	8017c9c <HAL_SPI_IRQHandler+0x1ec>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8017c92:	687b      	ldr	r3, [r7, #4]
 8017c94:	0018      	movs	r0, r3
 8017c96:	f7f5 fc9f 	bl	800d5d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8017c9a:	e000      	b.n	8017c9e <HAL_SPI_IRQHandler+0x1ee>
        if (hspi->hdmatx != NULL)
 8017c9c:	46c0      	nop			@ (mov r8, r8)
    return;
 8017c9e:	46c0      	nop			@ (mov r8, r8)
  }
}
 8017ca0:	46bd      	mov	sp, r7
 8017ca2:	b008      	add	sp, #32
 8017ca4:	bd80      	pop	{r7, pc}
 8017ca6:	46c0      	nop			@ (mov r8, r8)
 8017ca8:	08017eb9 	.word	0x08017eb9

08017cac <HAL_SPI_TxRxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8017cac:	b580      	push	{r7, lr}
 8017cae:	b082      	sub	sp, #8
 8017cb0:	af00      	add	r7, sp, #0
 8017cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxCpltCallback should be implemented in the user file
   */
}
 8017cb4:	46c0      	nop			@ (mov r8, r8)
 8017cb6:	46bd      	mov	sp, r7
 8017cb8:	b002      	add	sp, #8
 8017cba:	bd80      	pop	{r7, pc}

08017cbc <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b082      	sub	sp, #8
 8017cc0:	af00      	add	r7, sp, #0
 8017cc2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8017cc4:	46c0      	nop			@ (mov r8, r8)
 8017cc6:	46bd      	mov	sp, r7
 8017cc8:	b002      	add	sp, #8
 8017cca:	bd80      	pop	{r7, pc}

08017ccc <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8017ccc:	b580      	push	{r7, lr}
 8017cce:	b082      	sub	sp, #8
 8017cd0:	af00      	add	r7, sp, #0
 8017cd2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8017cd4:	46c0      	nop			@ (mov r8, r8)
 8017cd6:	46bd      	mov	sp, r7
 8017cd8:	b002      	add	sp, #8
 8017cda:	bd80      	pop	{r7, pc}

08017cdc <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8017cdc:	b580      	push	{r7, lr}
 8017cde:	b082      	sub	sp, #8
 8017ce0:	af00      	add	r7, sp, #0
 8017ce2:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8017ce4:	687b      	ldr	r3, [r7, #4]
 8017ce6:	225d      	movs	r2, #93	@ 0x5d
 8017ce8:	5c9b      	ldrb	r3, [r3, r2]
 8017cea:	b2db      	uxtb	r3, r3
}
 8017cec:	0018      	movs	r0, r3
 8017cee:	46bd      	mov	sp, r7
 8017cf0:	b002      	add	sp, #8
 8017cf2:	bd80      	pop	{r7, pc}

08017cf4 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017cf4:	b580      	push	{r7, lr}
 8017cf6:	b084      	sub	sp, #16
 8017cf8:	af00      	add	r7, sp, #0
 8017cfa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017cfc:	687b      	ldr	r3, [r7, #4]
 8017cfe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017d00:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8017d02:	f7f6 fd39 	bl	800e778 <HAL_GetTick>
 8017d06:	0003      	movs	r3, r0
 8017d08:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8017d0a:	687b      	ldr	r3, [r7, #4]
 8017d0c:	681b      	ldr	r3, [r3, #0]
 8017d0e:	681b      	ldr	r3, [r3, #0]
 8017d10:	2220      	movs	r2, #32
 8017d12:	4013      	ands	r3, r2
 8017d14:	2b20      	cmp	r3, #32
 8017d16:	d03e      	beq.n	8017d96 <SPI_DMAReceiveCplt+0xa2>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8017d18:	68fb      	ldr	r3, [r7, #12]
 8017d1a:	681b      	ldr	r3, [r3, #0]
 8017d1c:	685a      	ldr	r2, [r3, #4]
 8017d1e:	68fb      	ldr	r3, [r7, #12]
 8017d20:	681b      	ldr	r3, [r3, #0]
 8017d22:	2120      	movs	r1, #32
 8017d24:	438a      	bics	r2, r1
 8017d26:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8017d28:	68fb      	ldr	r3, [r7, #12]
 8017d2a:	689b      	ldr	r3, [r3, #8]
 8017d2c:	2b00      	cmp	r3, #0
 8017d2e:	d10e      	bne.n	8017d4e <SPI_DMAReceiveCplt+0x5a>
 8017d30:	68fb      	ldr	r3, [r7, #12]
 8017d32:	685a      	ldr	r2, [r3, #4]
 8017d34:	2382      	movs	r3, #130	@ 0x82
 8017d36:	005b      	lsls	r3, r3, #1
 8017d38:	429a      	cmp	r2, r3
 8017d3a:	d108      	bne.n	8017d4e <SPI_DMAReceiveCplt+0x5a>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017d3c:	68fb      	ldr	r3, [r7, #12]
 8017d3e:	681b      	ldr	r3, [r3, #0]
 8017d40:	685a      	ldr	r2, [r3, #4]
 8017d42:	68fb      	ldr	r3, [r7, #12]
 8017d44:	681b      	ldr	r3, [r3, #0]
 8017d46:	2103      	movs	r1, #3
 8017d48:	438a      	bics	r2, r1
 8017d4a:	605a      	str	r2, [r3, #4]
 8017d4c:	e007      	b.n	8017d5e <SPI_DMAReceiveCplt+0x6a>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8017d4e:	68fb      	ldr	r3, [r7, #12]
 8017d50:	681b      	ldr	r3, [r3, #0]
 8017d52:	685a      	ldr	r2, [r3, #4]
 8017d54:	68fb      	ldr	r3, [r7, #12]
 8017d56:	681b      	ldr	r3, [r3, #0]
 8017d58:	2101      	movs	r1, #1
 8017d5a:	438a      	bics	r2, r1
 8017d5c:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8017d5e:	68ba      	ldr	r2, [r7, #8]
 8017d60:	68fb      	ldr	r3, [r7, #12]
 8017d62:	2164      	movs	r1, #100	@ 0x64
 8017d64:	0018      	movs	r0, r3
 8017d66:	f000 f9ed 	bl	8018144 <SPI_EndRxTransaction>
 8017d6a:	1e03      	subs	r3, r0, #0
 8017d6c:	d002      	beq.n	8017d74 <SPI_DMAReceiveCplt+0x80>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8017d6e:	68fb      	ldr	r3, [r7, #12]
 8017d70:	2220      	movs	r2, #32
 8017d72:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    hspi->RxXferCount = 0U;
 8017d74:	68fb      	ldr	r3, [r7, #12]
 8017d76:	2246      	movs	r2, #70	@ 0x46
 8017d78:	2100      	movs	r1, #0
 8017d7a:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8017d7c:	68fb      	ldr	r3, [r7, #12]
 8017d7e:	225d      	movs	r2, #93	@ 0x5d
 8017d80:	2101      	movs	r1, #1
 8017d82:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017d84:	68fb      	ldr	r3, [r7, #12]
 8017d86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017d88:	2b00      	cmp	r3, #0
 8017d8a:	d004      	beq.n	8017d96 <SPI_DMAReceiveCplt+0xa2>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8017d8c:	68fb      	ldr	r3, [r7, #12]
 8017d8e:	0018      	movs	r0, r3
 8017d90:	f7f5 fc22 	bl	800d5d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8017d94:	e003      	b.n	8017d9e <SPI_DMAReceiveCplt+0xaa>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8017d96:	68fb      	ldr	r3, [r7, #12]
 8017d98:	0018      	movs	r0, r3
 8017d9a:	f7f5 fc09 	bl	800d5b0 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017d9e:	46bd      	mov	sp, r7
 8017da0:	b004      	add	sp, #16
 8017da2:	bd80      	pop	{r7, pc}

08017da4 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017da4:	b580      	push	{r7, lr}
 8017da6:	b084      	sub	sp, #16
 8017da8:	af00      	add	r7, sp, #0
 8017daa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017dac:	687b      	ldr	r3, [r7, #4]
 8017dae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017db0:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8017db2:	f7f6 fce1 	bl	800e778 <HAL_GetTick>
 8017db6:	0003      	movs	r3, r0
 8017db8:	60bb      	str	r3, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 8017dba:	687b      	ldr	r3, [r7, #4]
 8017dbc:	681b      	ldr	r3, [r3, #0]
 8017dbe:	681b      	ldr	r3, [r3, #0]
 8017dc0:	2220      	movs	r2, #32
 8017dc2:	4013      	ands	r3, r2
 8017dc4:	2b20      	cmp	r3, #32
 8017dc6:	d031      	beq.n	8017e2c <SPI_DMATransmitReceiveCplt+0x88>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8017dc8:	68fb      	ldr	r3, [r7, #12]
 8017dca:	681b      	ldr	r3, [r3, #0]
 8017dcc:	685a      	ldr	r2, [r3, #4]
 8017dce:	68fb      	ldr	r3, [r7, #12]
 8017dd0:	681b      	ldr	r3, [r3, #0]
 8017dd2:	2120      	movs	r1, #32
 8017dd4:	438a      	bics	r2, r1
 8017dd6:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8017dd8:	68ba      	ldr	r2, [r7, #8]
 8017dda:	68fb      	ldr	r3, [r7, #12]
 8017ddc:	2164      	movs	r1, #100	@ 0x64
 8017dde:	0018      	movs	r0, r3
 8017de0:	f000 fa0e 	bl	8018200 <SPI_EndRxTxTransaction>
 8017de4:	1e03      	subs	r3, r0, #0
 8017de6:	d005      	beq.n	8017df4 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8017de8:	68fb      	ldr	r3, [r7, #12]
 8017dea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017dec:	2220      	movs	r2, #32
 8017dee:	431a      	orrs	r2, r3
 8017df0:	68fb      	ldr	r3, [r7, #12]
 8017df2:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017df4:	68fb      	ldr	r3, [r7, #12]
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	685a      	ldr	r2, [r3, #4]
 8017dfa:	68fb      	ldr	r3, [r7, #12]
 8017dfc:	681b      	ldr	r3, [r3, #0]
 8017dfe:	2103      	movs	r1, #3
 8017e00:	438a      	bics	r2, r1
 8017e02:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8017e04:	68fb      	ldr	r3, [r7, #12]
 8017e06:	2200      	movs	r2, #0
 8017e08:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->RxXferCount = 0U;
 8017e0a:	68fb      	ldr	r3, [r7, #12]
 8017e0c:	2246      	movs	r2, #70	@ 0x46
 8017e0e:	2100      	movs	r1, #0
 8017e10:	5299      	strh	r1, [r3, r2]
    hspi->State = HAL_SPI_STATE_READY;
 8017e12:	68fb      	ldr	r3, [r7, #12]
 8017e14:	225d      	movs	r2, #93	@ 0x5d
 8017e16:	2101      	movs	r1, #1
 8017e18:	5499      	strb	r1, [r3, r2]
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8017e1a:	68fb      	ldr	r3, [r7, #12]
 8017e1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017e1e:	2b00      	cmp	r3, #0
 8017e20:	d004      	beq.n	8017e2c <SPI_DMATransmitReceiveCplt+0x88>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8017e22:	68fb      	ldr	r3, [r7, #12]
 8017e24:	0018      	movs	r0, r3
 8017e26:	f7f5 fbd7 	bl	800d5d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8017e2a:	e003      	b.n	8017e34 <SPI_DMATransmitReceiveCplt+0x90>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8017e2c:	68fb      	ldr	r3, [r7, #12]
 8017e2e:	0018      	movs	r0, r3
 8017e30:	f7ff ff3c 	bl	8017cac <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017e34:	46bd      	mov	sp, r7
 8017e36:	b004      	add	sp, #16
 8017e38:	bd80      	pop	{r7, pc}

08017e3a <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017e3a:	b580      	push	{r7, lr}
 8017e3c:	b084      	sub	sp, #16
 8017e3e:	af00      	add	r7, sp, #0
 8017e40:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017e46:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8017e48:	68fb      	ldr	r3, [r7, #12]
 8017e4a:	0018      	movs	r0, r3
 8017e4c:	f7ff ff36 	bl	8017cbc <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017e50:	46c0      	nop			@ (mov r8, r8)
 8017e52:	46bd      	mov	sp, r7
 8017e54:	b004      	add	sp, #16
 8017e56:	bd80      	pop	{r7, pc}

08017e58 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8017e58:	b580      	push	{r7, lr}
 8017e5a:	b084      	sub	sp, #16
 8017e5c:	af00      	add	r7, sp, #0
 8017e5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017e60:	687b      	ldr	r3, [r7, #4]
 8017e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017e64:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8017e66:	68fb      	ldr	r3, [r7, #12]
 8017e68:	0018      	movs	r0, r3
 8017e6a:	f7ff ff2f 	bl	8017ccc <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017e6e:	46c0      	nop			@ (mov r8, r8)
 8017e70:	46bd      	mov	sp, r7
 8017e72:	b004      	add	sp, #16
 8017e74:	bd80      	pop	{r7, pc}

08017e76 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8017e76:	b580      	push	{r7, lr}
 8017e78:	b084      	sub	sp, #16
 8017e7a:	af00      	add	r7, sp, #0
 8017e7c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017e82:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8017e84:	68fb      	ldr	r3, [r7, #12]
 8017e86:	681b      	ldr	r3, [r3, #0]
 8017e88:	685a      	ldr	r2, [r3, #4]
 8017e8a:	68fb      	ldr	r3, [r7, #12]
 8017e8c:	681b      	ldr	r3, [r3, #0]
 8017e8e:	2103      	movs	r1, #3
 8017e90:	438a      	bics	r2, r1
 8017e92:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8017e94:	68fb      	ldr	r3, [r7, #12]
 8017e96:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8017e98:	2210      	movs	r2, #16
 8017e9a:	431a      	orrs	r2, r3
 8017e9c:	68fb      	ldr	r3, [r7, #12]
 8017e9e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State = HAL_SPI_STATE_READY;
 8017ea0:	68fb      	ldr	r3, [r7, #12]
 8017ea2:	225d      	movs	r2, #93	@ 0x5d
 8017ea4:	2101      	movs	r1, #1
 8017ea6:	5499      	strb	r1, [r3, r2]
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8017ea8:	68fb      	ldr	r3, [r7, #12]
 8017eaa:	0018      	movs	r0, r3
 8017eac:	f7f5 fb94 	bl	800d5d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017eb0:	46c0      	nop			@ (mov r8, r8)
 8017eb2:	46bd      	mov	sp, r7
 8017eb4:	b004      	add	sp, #16
 8017eb6:	bd80      	pop	{r7, pc}

08017eb8 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8017eb8:	b580      	push	{r7, lr}
 8017eba:	b084      	sub	sp, #16
 8017ebc:	af00      	add	r7, sp, #0
 8017ebe:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8017ec0:	687b      	ldr	r3, [r7, #4]
 8017ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017ec4:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8017ec6:	68fb      	ldr	r3, [r7, #12]
 8017ec8:	2246      	movs	r2, #70	@ 0x46
 8017eca:	2100      	movs	r1, #0
 8017ecc:	5299      	strh	r1, [r3, r2]
  hspi->TxXferCount = 0U;
 8017ece:	68fb      	ldr	r3, [r7, #12]
 8017ed0:	2200      	movs	r2, #0
 8017ed2:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8017ed4:	68fb      	ldr	r3, [r7, #12]
 8017ed6:	0018      	movs	r0, r3
 8017ed8:	f7f5 fb7e 	bl	800d5d8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8017edc:	46c0      	nop			@ (mov r8, r8)
 8017ede:	46bd      	mov	sp, r7
 8017ee0:	b004      	add	sp, #16
 8017ee2:	bd80      	pop	{r7, pc}

08017ee4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8017ee4:	b580      	push	{r7, lr}
 8017ee6:	b088      	sub	sp, #32
 8017ee8:	af00      	add	r7, sp, #0
 8017eea:	60f8      	str	r0, [r7, #12]
 8017eec:	60b9      	str	r1, [r7, #8]
 8017eee:	603b      	str	r3, [r7, #0]
 8017ef0:	1dfb      	adds	r3, r7, #7
 8017ef2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8017ef4:	f7f6 fc40 	bl	800e778 <HAL_GetTick>
 8017ef8:	0002      	movs	r2, r0
 8017efa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017efc:	1a9b      	subs	r3, r3, r2
 8017efe:	683a      	ldr	r2, [r7, #0]
 8017f00:	18d3      	adds	r3, r2, r3
 8017f02:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8017f04:	f7f6 fc38 	bl	800e778 <HAL_GetTick>
 8017f08:	0003      	movs	r3, r0
 8017f0a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8017f0c:	4b3a      	ldr	r3, [pc, #232]	@ (8017ff8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8017f0e:	681b      	ldr	r3, [r3, #0]
 8017f10:	015b      	lsls	r3, r3, #5
 8017f12:	0d1b      	lsrs	r3, r3, #20
 8017f14:	69fa      	ldr	r2, [r7, #28]
 8017f16:	4353      	muls	r3, r2
 8017f18:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8017f1a:	e059      	b.n	8017fd0 <SPI_WaitFlagStateUntilTimeout+0xec>
  {
    if (Timeout != HAL_MAX_DELAY)
 8017f1c:	683b      	ldr	r3, [r7, #0]
 8017f1e:	3301      	adds	r3, #1
 8017f20:	d056      	beq.n	8017fd0 <SPI_WaitFlagStateUntilTimeout+0xec>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8017f22:	f7f6 fc29 	bl	800e778 <HAL_GetTick>
 8017f26:	0002      	movs	r2, r0
 8017f28:	69bb      	ldr	r3, [r7, #24]
 8017f2a:	1ad3      	subs	r3, r2, r3
 8017f2c:	69fa      	ldr	r2, [r7, #28]
 8017f2e:	429a      	cmp	r2, r3
 8017f30:	d902      	bls.n	8017f38 <SPI_WaitFlagStateUntilTimeout+0x54>
 8017f32:	69fb      	ldr	r3, [r7, #28]
 8017f34:	2b00      	cmp	r3, #0
 8017f36:	d142      	bne.n	8017fbe <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8017f38:	68fb      	ldr	r3, [r7, #12]
 8017f3a:	681b      	ldr	r3, [r3, #0]
 8017f3c:	685a      	ldr	r2, [r3, #4]
 8017f3e:	68fb      	ldr	r3, [r7, #12]
 8017f40:	681b      	ldr	r3, [r3, #0]
 8017f42:	21e0      	movs	r1, #224	@ 0xe0
 8017f44:	438a      	bics	r2, r1
 8017f46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8017f48:	68fb      	ldr	r3, [r7, #12]
 8017f4a:	685a      	ldr	r2, [r3, #4]
 8017f4c:	2382      	movs	r3, #130	@ 0x82
 8017f4e:	005b      	lsls	r3, r3, #1
 8017f50:	429a      	cmp	r2, r3
 8017f52:	d113      	bne.n	8017f7c <SPI_WaitFlagStateUntilTimeout+0x98>
 8017f54:	68fb      	ldr	r3, [r7, #12]
 8017f56:	689a      	ldr	r2, [r3, #8]
 8017f58:	2380      	movs	r3, #128	@ 0x80
 8017f5a:	021b      	lsls	r3, r3, #8
 8017f5c:	429a      	cmp	r2, r3
 8017f5e:	d005      	beq.n	8017f6c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8017f60:	68fb      	ldr	r3, [r7, #12]
 8017f62:	689a      	ldr	r2, [r3, #8]
 8017f64:	2380      	movs	r3, #128	@ 0x80
 8017f66:	00db      	lsls	r3, r3, #3
 8017f68:	429a      	cmp	r2, r3
 8017f6a:	d107      	bne.n	8017f7c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8017f6c:	68fb      	ldr	r3, [r7, #12]
 8017f6e:	681b      	ldr	r3, [r3, #0]
 8017f70:	681a      	ldr	r2, [r3, #0]
 8017f72:	68fb      	ldr	r3, [r7, #12]
 8017f74:	681b      	ldr	r3, [r3, #0]
 8017f76:	2140      	movs	r1, #64	@ 0x40
 8017f78:	438a      	bics	r2, r1
 8017f7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8017f7c:	68fb      	ldr	r3, [r7, #12]
 8017f7e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8017f80:	2380      	movs	r3, #128	@ 0x80
 8017f82:	019b      	lsls	r3, r3, #6
 8017f84:	429a      	cmp	r2, r3
 8017f86:	d110      	bne.n	8017faa <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8017f88:	68fb      	ldr	r3, [r7, #12]
 8017f8a:	681b      	ldr	r3, [r3, #0]
 8017f8c:	681a      	ldr	r2, [r3, #0]
 8017f8e:	68fb      	ldr	r3, [r7, #12]
 8017f90:	681b      	ldr	r3, [r3, #0]
 8017f92:	491a      	ldr	r1, [pc, #104]	@ (8017ffc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8017f94:	400a      	ands	r2, r1
 8017f96:	601a      	str	r2, [r3, #0]
 8017f98:	68fb      	ldr	r3, [r7, #12]
 8017f9a:	681b      	ldr	r3, [r3, #0]
 8017f9c:	681a      	ldr	r2, [r3, #0]
 8017f9e:	68fb      	ldr	r3, [r7, #12]
 8017fa0:	681b      	ldr	r3, [r3, #0]
 8017fa2:	2180      	movs	r1, #128	@ 0x80
 8017fa4:	0189      	lsls	r1, r1, #6
 8017fa6:	430a      	orrs	r2, r1
 8017fa8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8017faa:	68fb      	ldr	r3, [r7, #12]
 8017fac:	225d      	movs	r2, #93	@ 0x5d
 8017fae:	2101      	movs	r1, #1
 8017fb0:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8017fb2:	68fb      	ldr	r3, [r7, #12]
 8017fb4:	225c      	movs	r2, #92	@ 0x5c
 8017fb6:	2100      	movs	r1, #0
 8017fb8:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8017fba:	2303      	movs	r3, #3
 8017fbc:	e018      	b.n	8017ff0 <SPI_WaitFlagStateUntilTimeout+0x10c>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8017fbe:	697b      	ldr	r3, [r7, #20]
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d102      	bne.n	8017fca <SPI_WaitFlagStateUntilTimeout+0xe6>
      {
        tmp_timeout = 0U;
 8017fc4:	2300      	movs	r3, #0
 8017fc6:	61fb      	str	r3, [r7, #28]
 8017fc8:	e002      	b.n	8017fd0 <SPI_WaitFlagStateUntilTimeout+0xec>
      }
      else
      {
        count--;
 8017fca:	697b      	ldr	r3, [r7, #20]
 8017fcc:	3b01      	subs	r3, #1
 8017fce:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	681b      	ldr	r3, [r3, #0]
 8017fd4:	689b      	ldr	r3, [r3, #8]
 8017fd6:	68ba      	ldr	r2, [r7, #8]
 8017fd8:	4013      	ands	r3, r2
 8017fda:	68ba      	ldr	r2, [r7, #8]
 8017fdc:	1ad3      	subs	r3, r2, r3
 8017fde:	425a      	negs	r2, r3
 8017fe0:	4153      	adcs	r3, r2
 8017fe2:	b2db      	uxtb	r3, r3
 8017fe4:	001a      	movs	r2, r3
 8017fe6:	1dfb      	adds	r3, r7, #7
 8017fe8:	781b      	ldrb	r3, [r3, #0]
 8017fea:	429a      	cmp	r2, r3
 8017fec:	d196      	bne.n	8017f1c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8017fee:	2300      	movs	r3, #0
}
 8017ff0:	0018      	movs	r0, r3
 8017ff2:	46bd      	mov	sp, r7
 8017ff4:	b008      	add	sp, #32
 8017ff6:	bd80      	pop	{r7, pc}
 8017ff8:	20000000 	.word	0x20000000
 8017ffc:	ffffdfff 	.word	0xffffdfff

08018000 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8018000:	b580      	push	{r7, lr}
 8018002:	b08a      	sub	sp, #40	@ 0x28
 8018004:	af00      	add	r7, sp, #0
 8018006:	60f8      	str	r0, [r7, #12]
 8018008:	60b9      	str	r1, [r7, #8]
 801800a:	607a      	str	r2, [r7, #4]
 801800c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 801800e:	2317      	movs	r3, #23
 8018010:	18fb      	adds	r3, r7, r3
 8018012:	2200      	movs	r2, #0
 8018014:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8018016:	f7f6 fbaf 	bl	800e778 <HAL_GetTick>
 801801a:	0002      	movs	r2, r0
 801801c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801801e:	1a9b      	subs	r3, r3, r2
 8018020:	683a      	ldr	r2, [r7, #0]
 8018022:	18d3      	adds	r3, r2, r3
 8018024:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8018026:	f7f6 fba7 	bl	800e778 <HAL_GetTick>
 801802a:	0003      	movs	r3, r0
 801802c:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 801802e:	68fb      	ldr	r3, [r7, #12]
 8018030:	681b      	ldr	r3, [r3, #0]
 8018032:	330c      	adds	r3, #12
 8018034:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8018036:	4b41      	ldr	r3, [pc, #260]	@ (801813c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8018038:	681a      	ldr	r2, [r3, #0]
 801803a:	0013      	movs	r3, r2
 801803c:	009b      	lsls	r3, r3, #2
 801803e:	189b      	adds	r3, r3, r2
 8018040:	00da      	lsls	r2, r3, #3
 8018042:	1ad3      	subs	r3, r2, r3
 8018044:	0d1b      	lsrs	r3, r3, #20
 8018046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018048:	4353      	muls	r3, r2
 801804a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 801804c:	e069      	b.n	8018122 <SPI_WaitFifoStateUntilTimeout+0x122>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 801804e:	68ba      	ldr	r2, [r7, #8]
 8018050:	23c0      	movs	r3, #192	@ 0xc0
 8018052:	00db      	lsls	r3, r3, #3
 8018054:	429a      	cmp	r2, r3
 8018056:	d10a      	bne.n	801806e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	2b00      	cmp	r3, #0
 801805c:	d107      	bne.n	801806e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 801805e:	69fb      	ldr	r3, [r7, #28]
 8018060:	781b      	ldrb	r3, [r3, #0]
 8018062:	b2da      	uxtb	r2, r3
 8018064:	2117      	movs	r1, #23
 8018066:	187b      	adds	r3, r7, r1
 8018068:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 801806a:	187b      	adds	r3, r7, r1
 801806c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 801806e:	683b      	ldr	r3, [r7, #0]
 8018070:	3301      	adds	r3, #1
 8018072:	d056      	beq.n	8018122 <SPI_WaitFifoStateUntilTimeout+0x122>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8018074:	f7f6 fb80 	bl	800e778 <HAL_GetTick>
 8018078:	0002      	movs	r2, r0
 801807a:	6a3b      	ldr	r3, [r7, #32]
 801807c:	1ad3      	subs	r3, r2, r3
 801807e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8018080:	429a      	cmp	r2, r3
 8018082:	d902      	bls.n	801808a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8018084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8018086:	2b00      	cmp	r3, #0
 8018088:	d142      	bne.n	8018110 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801808a:	68fb      	ldr	r3, [r7, #12]
 801808c:	681b      	ldr	r3, [r3, #0]
 801808e:	685a      	ldr	r2, [r3, #4]
 8018090:	68fb      	ldr	r3, [r7, #12]
 8018092:	681b      	ldr	r3, [r3, #0]
 8018094:	21e0      	movs	r1, #224	@ 0xe0
 8018096:	438a      	bics	r2, r1
 8018098:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801809a:	68fb      	ldr	r3, [r7, #12]
 801809c:	685a      	ldr	r2, [r3, #4]
 801809e:	2382      	movs	r3, #130	@ 0x82
 80180a0:	005b      	lsls	r3, r3, #1
 80180a2:	429a      	cmp	r2, r3
 80180a4:	d113      	bne.n	80180ce <SPI_WaitFifoStateUntilTimeout+0xce>
 80180a6:	68fb      	ldr	r3, [r7, #12]
 80180a8:	689a      	ldr	r2, [r3, #8]
 80180aa:	2380      	movs	r3, #128	@ 0x80
 80180ac:	021b      	lsls	r3, r3, #8
 80180ae:	429a      	cmp	r2, r3
 80180b0:	d005      	beq.n	80180be <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80180b2:	68fb      	ldr	r3, [r7, #12]
 80180b4:	689a      	ldr	r2, [r3, #8]
 80180b6:	2380      	movs	r3, #128	@ 0x80
 80180b8:	00db      	lsls	r3, r3, #3
 80180ba:	429a      	cmp	r2, r3
 80180bc:	d107      	bne.n	80180ce <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80180be:	68fb      	ldr	r3, [r7, #12]
 80180c0:	681b      	ldr	r3, [r3, #0]
 80180c2:	681a      	ldr	r2, [r3, #0]
 80180c4:	68fb      	ldr	r3, [r7, #12]
 80180c6:	681b      	ldr	r3, [r3, #0]
 80180c8:	2140      	movs	r1, #64	@ 0x40
 80180ca:	438a      	bics	r2, r1
 80180cc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80180ce:	68fb      	ldr	r3, [r7, #12]
 80180d0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80180d2:	2380      	movs	r3, #128	@ 0x80
 80180d4:	019b      	lsls	r3, r3, #6
 80180d6:	429a      	cmp	r2, r3
 80180d8:	d110      	bne.n	80180fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80180da:	68fb      	ldr	r3, [r7, #12]
 80180dc:	681b      	ldr	r3, [r3, #0]
 80180de:	681a      	ldr	r2, [r3, #0]
 80180e0:	68fb      	ldr	r3, [r7, #12]
 80180e2:	681b      	ldr	r3, [r3, #0]
 80180e4:	4916      	ldr	r1, [pc, #88]	@ (8018140 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80180e6:	400a      	ands	r2, r1
 80180e8:	601a      	str	r2, [r3, #0]
 80180ea:	68fb      	ldr	r3, [r7, #12]
 80180ec:	681b      	ldr	r3, [r3, #0]
 80180ee:	681a      	ldr	r2, [r3, #0]
 80180f0:	68fb      	ldr	r3, [r7, #12]
 80180f2:	681b      	ldr	r3, [r3, #0]
 80180f4:	2180      	movs	r1, #128	@ 0x80
 80180f6:	0189      	lsls	r1, r1, #6
 80180f8:	430a      	orrs	r2, r1
 80180fa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80180fc:	68fb      	ldr	r3, [r7, #12]
 80180fe:	225d      	movs	r2, #93	@ 0x5d
 8018100:	2101      	movs	r1, #1
 8018102:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8018104:	68fb      	ldr	r3, [r7, #12]
 8018106:	225c      	movs	r2, #92	@ 0x5c
 8018108:	2100      	movs	r1, #0
 801810a:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 801810c:	2303      	movs	r3, #3
 801810e:	e011      	b.n	8018134 <SPI_WaitFifoStateUntilTimeout+0x134>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8018110:	69bb      	ldr	r3, [r7, #24]
 8018112:	2b00      	cmp	r3, #0
 8018114:	d102      	bne.n	801811c <SPI_WaitFifoStateUntilTimeout+0x11c>
      {
        tmp_timeout = 0U;
 8018116:	2300      	movs	r3, #0
 8018118:	627b      	str	r3, [r7, #36]	@ 0x24
 801811a:	e002      	b.n	8018122 <SPI_WaitFifoStateUntilTimeout+0x122>
      }
      else
      {
        count--;
 801811c:	69bb      	ldr	r3, [r7, #24]
 801811e:	3b01      	subs	r3, #1
 8018120:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8018122:	68fb      	ldr	r3, [r7, #12]
 8018124:	681b      	ldr	r3, [r3, #0]
 8018126:	689b      	ldr	r3, [r3, #8]
 8018128:	68ba      	ldr	r2, [r7, #8]
 801812a:	4013      	ands	r3, r2
 801812c:	687a      	ldr	r2, [r7, #4]
 801812e:	429a      	cmp	r2, r3
 8018130:	d18d      	bne.n	801804e <SPI_WaitFifoStateUntilTimeout+0x4e>
      }
    }
  }

  return HAL_OK;
 8018132:	2300      	movs	r3, #0
}
 8018134:	0018      	movs	r0, r3
 8018136:	46bd      	mov	sp, r7
 8018138:	b00a      	add	sp, #40	@ 0x28
 801813a:	bd80      	pop	{r7, pc}
 801813c:	20000000 	.word	0x20000000
 8018140:	ffffdfff 	.word	0xffffdfff

08018144 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8018144:	b580      	push	{r7, lr}
 8018146:	b086      	sub	sp, #24
 8018148:	af02      	add	r7, sp, #8
 801814a:	60f8      	str	r0, [r7, #12]
 801814c:	60b9      	str	r1, [r7, #8]
 801814e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8018150:	68fb      	ldr	r3, [r7, #12]
 8018152:	685a      	ldr	r2, [r3, #4]
 8018154:	2382      	movs	r3, #130	@ 0x82
 8018156:	005b      	lsls	r3, r3, #1
 8018158:	429a      	cmp	r2, r3
 801815a:	d113      	bne.n	8018184 <SPI_EndRxTransaction+0x40>
 801815c:	68fb      	ldr	r3, [r7, #12]
 801815e:	689a      	ldr	r2, [r3, #8]
 8018160:	2380      	movs	r3, #128	@ 0x80
 8018162:	021b      	lsls	r3, r3, #8
 8018164:	429a      	cmp	r2, r3
 8018166:	d005      	beq.n	8018174 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8018168:	68fb      	ldr	r3, [r7, #12]
 801816a:	689a      	ldr	r2, [r3, #8]
 801816c:	2380      	movs	r3, #128	@ 0x80
 801816e:	00db      	lsls	r3, r3, #3
 8018170:	429a      	cmp	r2, r3
 8018172:	d107      	bne.n	8018184 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8018174:	68fb      	ldr	r3, [r7, #12]
 8018176:	681b      	ldr	r3, [r3, #0]
 8018178:	681a      	ldr	r2, [r3, #0]
 801817a:	68fb      	ldr	r3, [r7, #12]
 801817c:	681b      	ldr	r3, [r3, #0]
 801817e:	2140      	movs	r1, #64	@ 0x40
 8018180:	438a      	bics	r2, r1
 8018182:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8018184:	68ba      	ldr	r2, [r7, #8]
 8018186:	68f8      	ldr	r0, [r7, #12]
 8018188:	687b      	ldr	r3, [r7, #4]
 801818a:	9300      	str	r3, [sp, #0]
 801818c:	0013      	movs	r3, r2
 801818e:	2200      	movs	r2, #0
 8018190:	2180      	movs	r1, #128	@ 0x80
 8018192:	f7ff fea7 	bl	8017ee4 <SPI_WaitFlagStateUntilTimeout>
 8018196:	1e03      	subs	r3, r0, #0
 8018198:	d007      	beq.n	80181aa <SPI_EndRxTransaction+0x66>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801819a:	68fb      	ldr	r3, [r7, #12]
 801819c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801819e:	2220      	movs	r2, #32
 80181a0:	431a      	orrs	r2, r3
 80181a2:	68fb      	ldr	r3, [r7, #12]
 80181a4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80181a6:	2303      	movs	r3, #3
 80181a8:	e026      	b.n	80181f8 <SPI_EndRxTransaction+0xb4>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80181aa:	68fb      	ldr	r3, [r7, #12]
 80181ac:	685a      	ldr	r2, [r3, #4]
 80181ae:	2382      	movs	r3, #130	@ 0x82
 80181b0:	005b      	lsls	r3, r3, #1
 80181b2:	429a      	cmp	r2, r3
 80181b4:	d11f      	bne.n	80181f6 <SPI_EndRxTransaction+0xb2>
 80181b6:	68fb      	ldr	r3, [r7, #12]
 80181b8:	689a      	ldr	r2, [r3, #8]
 80181ba:	2380      	movs	r3, #128	@ 0x80
 80181bc:	021b      	lsls	r3, r3, #8
 80181be:	429a      	cmp	r2, r3
 80181c0:	d005      	beq.n	80181ce <SPI_EndRxTransaction+0x8a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80181c2:	68fb      	ldr	r3, [r7, #12]
 80181c4:	689a      	ldr	r2, [r3, #8]
 80181c6:	2380      	movs	r3, #128	@ 0x80
 80181c8:	00db      	lsls	r3, r3, #3
 80181ca:	429a      	cmp	r2, r3
 80181cc:	d113      	bne.n	80181f6 <SPI_EndRxTransaction+0xb2>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80181ce:	68ba      	ldr	r2, [r7, #8]
 80181d0:	23c0      	movs	r3, #192	@ 0xc0
 80181d2:	00d9      	lsls	r1, r3, #3
 80181d4:	68f8      	ldr	r0, [r7, #12]
 80181d6:	687b      	ldr	r3, [r7, #4]
 80181d8:	9300      	str	r3, [sp, #0]
 80181da:	0013      	movs	r3, r2
 80181dc:	2200      	movs	r2, #0
 80181de:	f7ff ff0f 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 80181e2:	1e03      	subs	r3, r0, #0
 80181e4:	d007      	beq.n	80181f6 <SPI_EndRxTransaction+0xb2>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80181e6:	68fb      	ldr	r3, [r7, #12]
 80181e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80181ea:	2220      	movs	r2, #32
 80181ec:	431a      	orrs	r2, r3
 80181ee:	68fb      	ldr	r3, [r7, #12]
 80181f0:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 80181f2:	2303      	movs	r3, #3
 80181f4:	e000      	b.n	80181f8 <SPI_EndRxTransaction+0xb4>
    }
  }
  return HAL_OK;
 80181f6:	2300      	movs	r3, #0
}
 80181f8:	0018      	movs	r0, r3
 80181fa:	46bd      	mov	sp, r7
 80181fc:	b004      	add	sp, #16
 80181fe:	bd80      	pop	{r7, pc}

08018200 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8018200:	b580      	push	{r7, lr}
 8018202:	b086      	sub	sp, #24
 8018204:	af02      	add	r7, sp, #8
 8018206:	60f8      	str	r0, [r7, #12]
 8018208:	60b9      	str	r1, [r7, #8]
 801820a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801820c:	68ba      	ldr	r2, [r7, #8]
 801820e:	23c0      	movs	r3, #192	@ 0xc0
 8018210:	0159      	lsls	r1, r3, #5
 8018212:	68f8      	ldr	r0, [r7, #12]
 8018214:	687b      	ldr	r3, [r7, #4]
 8018216:	9300      	str	r3, [sp, #0]
 8018218:	0013      	movs	r3, r2
 801821a:	2200      	movs	r2, #0
 801821c:	f7ff fef0 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 8018220:	1e03      	subs	r3, r0, #0
 8018222:	d007      	beq.n	8018234 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8018224:	68fb      	ldr	r3, [r7, #12]
 8018226:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018228:	2220      	movs	r2, #32
 801822a:	431a      	orrs	r2, r3
 801822c:	68fb      	ldr	r3, [r7, #12]
 801822e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8018230:	2303      	movs	r3, #3
 8018232:	e027      	b.n	8018284 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8018234:	68ba      	ldr	r2, [r7, #8]
 8018236:	68f8      	ldr	r0, [r7, #12]
 8018238:	687b      	ldr	r3, [r7, #4]
 801823a:	9300      	str	r3, [sp, #0]
 801823c:	0013      	movs	r3, r2
 801823e:	2200      	movs	r2, #0
 8018240:	2180      	movs	r1, #128	@ 0x80
 8018242:	f7ff fe4f 	bl	8017ee4 <SPI_WaitFlagStateUntilTimeout>
 8018246:	1e03      	subs	r3, r0, #0
 8018248:	d007      	beq.n	801825a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801824a:	68fb      	ldr	r3, [r7, #12]
 801824c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801824e:	2220      	movs	r2, #32
 8018250:	431a      	orrs	r2, r3
 8018252:	68fb      	ldr	r3, [r7, #12]
 8018254:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8018256:	2303      	movs	r3, #3
 8018258:	e014      	b.n	8018284 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 801825a:	68ba      	ldr	r2, [r7, #8]
 801825c:	23c0      	movs	r3, #192	@ 0xc0
 801825e:	00d9      	lsls	r1, r3, #3
 8018260:	68f8      	ldr	r0, [r7, #12]
 8018262:	687b      	ldr	r3, [r7, #4]
 8018264:	9300      	str	r3, [sp, #0]
 8018266:	0013      	movs	r3, r2
 8018268:	2200      	movs	r2, #0
 801826a:	f7ff fec9 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 801826e:	1e03      	subs	r3, r0, #0
 8018270:	d007      	beq.n	8018282 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8018272:	68fb      	ldr	r3, [r7, #12]
 8018274:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018276:	2220      	movs	r2, #32
 8018278:	431a      	orrs	r2, r3
 801827a:	68fb      	ldr	r3, [r7, #12]
 801827c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 801827e:	2303      	movs	r3, #3
 8018280:	e000      	b.n	8018284 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8018282:	2300      	movs	r3, #0
}
 8018284:	0018      	movs	r0, r3
 8018286:	46bd      	mov	sp, r7
 8018288:	b004      	add	sp, #16
 801828a:	bd80      	pop	{r7, pc}

0801828c <SPI_AbortRx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortRx_ISR(SPI_HandleTypeDef *hspi)
{
 801828c:	b580      	push	{r7, lr}
 801828e:	b086      	sub	sp, #24
 8018290:	af02      	add	r7, sp, #8
 8018292:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 8018294:	687b      	ldr	r3, [r7, #4]
 8018296:	681b      	ldr	r3, [r3, #0]
 8018298:	681a      	ldr	r2, [r3, #0]
 801829a:	687b      	ldr	r3, [r7, #4]
 801829c:	681b      	ldr	r3, [r3, #0]
 801829e:	2140      	movs	r1, #64	@ 0x40
 80182a0:	438a      	bics	r2, r1
 80182a2:	601a      	str	r2, [r3, #0]

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 80182a4:	4b26      	ldr	r3, [pc, #152]	@ (8018340 <SPI_AbortRx_ISR+0xb4>)
 80182a6:	681b      	ldr	r3, [r3, #0]
 80182a8:	4926      	ldr	r1, [pc, #152]	@ (8018344 <SPI_AbortRx_ISR+0xb8>)
 80182aa:	0018      	movs	r0, r3
 80182ac:	f7e7 ff52 	bl	8000154 <__udivsi3>
 80182b0:	0003      	movs	r3, r0
 80182b2:	001a      	movs	r2, r3
 80182b4:	2364      	movs	r3, #100	@ 0x64
 80182b6:	4353      	muls	r3, r2
 80182b8:	60fb      	str	r3, [r7, #12]

  /* Disable RXNEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80182ba:	687b      	ldr	r3, [r7, #4]
 80182bc:	681b      	ldr	r3, [r3, #0]
 80182be:	685a      	ldr	r2, [r3, #4]
 80182c0:	687b      	ldr	r3, [r7, #4]
 80182c2:	681b      	ldr	r3, [r3, #0]
 80182c4:	2140      	movs	r1, #64	@ 0x40
 80182c6:	438a      	bics	r2, r1
 80182c8:	605a      	str	r2, [r3, #4]

  /* Check RXNEIE is disabled */
  do
  {
    if (count == 0U)
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	2b00      	cmp	r3, #0
 80182ce:	d106      	bne.n	80182de <SPI_AbortRx_ISR+0x52>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80182d0:	687b      	ldr	r3, [r7, #4]
 80182d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80182d4:	2240      	movs	r2, #64	@ 0x40
 80182d6:	431a      	orrs	r2, r3
 80182d8:	687b      	ldr	r3, [r7, #4]
 80182da:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 80182dc:	e009      	b.n	80182f2 <SPI_AbortRx_ISR+0x66>
    }
    count--;
 80182de:	68fb      	ldr	r3, [r7, #12]
 80182e0:	3b01      	subs	r3, #1
 80182e2:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 80182e4:	687b      	ldr	r3, [r7, #4]
 80182e6:	681b      	ldr	r3, [r3, #0]
 80182e8:	685b      	ldr	r3, [r3, #4]
 80182ea:	2240      	movs	r2, #64	@ 0x40
 80182ec:	4013      	ands	r3, r2
 80182ee:	2b40      	cmp	r3, #64	@ 0x40
 80182f0:	d0eb      	beq.n	80182ca <SPI_AbortRx_ISR+0x3e>

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 80182f2:	f7f6 fa41 	bl	800e778 <HAL_GetTick>
 80182f6:	0003      	movs	r3, r0
 80182f8:	6878      	ldr	r0, [r7, #4]
 80182fa:	9300      	str	r3, [sp, #0]
 80182fc:	2364      	movs	r3, #100	@ 0x64
 80182fe:	2200      	movs	r2, #0
 8018300:	2180      	movs	r1, #128	@ 0x80
 8018302:	f7ff fdef 	bl	8017ee4 <SPI_WaitFlagStateUntilTimeout>
 8018306:	1e03      	subs	r3, r0, #0
 8018308:	d002      	beq.n	8018310 <SPI_AbortRx_ISR+0x84>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801830a:	687b      	ldr	r3, [r7, #4]
 801830c:	2240      	movs	r2, #64	@ 0x40
 801830e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 8018310:	f7f6 fa32 	bl	800e778 <HAL_GetTick>
 8018314:	0003      	movs	r3, r0
 8018316:	22c0      	movs	r2, #192	@ 0xc0
 8018318:	00d1      	lsls	r1, r2, #3
 801831a:	6878      	ldr	r0, [r7, #4]
 801831c:	9300      	str	r3, [sp, #0]
 801831e:	2364      	movs	r3, #100	@ 0x64
 8018320:	2200      	movs	r2, #0
 8018322:	f7ff fe6d 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 8018326:	1e03      	subs	r3, r0, #0
 8018328:	d002      	beq.n	8018330 <SPI_AbortRx_ISR+0xa4>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 801832a:	687b      	ldr	r3, [r7, #4]
 801832c:	2240      	movs	r2, #64	@ 0x40
 801832e:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  hspi->State = HAL_SPI_STATE_ABORT;
 8018330:	687b      	ldr	r3, [r7, #4]
 8018332:	225d      	movs	r2, #93	@ 0x5d
 8018334:	2107      	movs	r1, #7
 8018336:	5499      	strb	r1, [r3, r2]
}
 8018338:	46c0      	nop			@ (mov r8, r8)
 801833a:	46bd      	mov	sp, r7
 801833c:	b004      	add	sp, #16
 801833e:	bd80      	pop	{r7, pc}
 8018340:	20000000 	.word	0x20000000
 8018344:	00005dc0 	.word	0x00005dc0

08018348 <SPI_AbortTx_ISR>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
static void SPI_AbortTx_ISR(SPI_HandleTypeDef *hspi)
{
 8018348:	b580      	push	{r7, lr}
 801834a:	b086      	sub	sp, #24
 801834c:	af02      	add	r7, sp, #8
 801834e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  count = SPI_DEFAULT_TIMEOUT * (SystemCoreClock / 24U / 1000U);
 8018350:	4b4a      	ldr	r3, [pc, #296]	@ (801847c <SPI_AbortTx_ISR+0x134>)
 8018352:	681b      	ldr	r3, [r3, #0]
 8018354:	494a      	ldr	r1, [pc, #296]	@ (8018480 <SPI_AbortTx_ISR+0x138>)
 8018356:	0018      	movs	r0, r3
 8018358:	f7e7 fefc 	bl	8000154 <__udivsi3>
 801835c:	0003      	movs	r3, r0
 801835e:	001a      	movs	r2, r3
 8018360:	2364      	movs	r3, #100	@ 0x64
 8018362:	4353      	muls	r3, r2
 8018364:	60fb      	str	r3, [r7, #12]

  /* Disable TXEIE interrupt */
  CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXEIE));
 8018366:	687b      	ldr	r3, [r7, #4]
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	685a      	ldr	r2, [r3, #4]
 801836c:	687b      	ldr	r3, [r7, #4]
 801836e:	681b      	ldr	r3, [r3, #0]
 8018370:	2180      	movs	r1, #128	@ 0x80
 8018372:	438a      	bics	r2, r1
 8018374:	605a      	str	r2, [r3, #4]

  /* Check TXEIE is disabled */
  do
  {
    if (count == 0U)
 8018376:	68fb      	ldr	r3, [r7, #12]
 8018378:	2b00      	cmp	r3, #0
 801837a:	d106      	bne.n	801838a <SPI_AbortTx_ISR+0x42>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801837c:	687b      	ldr	r3, [r7, #4]
 801837e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018380:	2240      	movs	r2, #64	@ 0x40
 8018382:	431a      	orrs	r2, r3
 8018384:	687b      	ldr	r3, [r7, #4]
 8018386:	661a      	str	r2, [r3, #96]	@ 0x60
      break;
 8018388:	e009      	b.n	801839e <SPI_AbortTx_ISR+0x56>
    }
    count--;
 801838a:	68fb      	ldr	r3, [r7, #12]
 801838c:	3b01      	subs	r3, #1
 801838e:	60fb      	str	r3, [r7, #12]
  } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_TXEIE));
 8018390:	687b      	ldr	r3, [r7, #4]
 8018392:	681b      	ldr	r3, [r3, #0]
 8018394:	685b      	ldr	r3, [r3, #4]
 8018396:	2280      	movs	r2, #128	@ 0x80
 8018398:	4013      	ands	r3, r2
 801839a:	2b80      	cmp	r3, #128	@ 0x80
 801839c:	d0eb      	beq.n	8018376 <SPI_AbortTx_ISR+0x2e>

  if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801839e:	f7f6 f9eb 	bl	800e778 <HAL_GetTick>
 80183a2:	0002      	movs	r2, r0
 80183a4:	687b      	ldr	r3, [r7, #4]
 80183a6:	2164      	movs	r1, #100	@ 0x64
 80183a8:	0018      	movs	r0, r3
 80183aa:	f7ff ff29 	bl	8018200 <SPI_EndRxTxTransaction>
 80183ae:	1e03      	subs	r3, r0, #0
 80183b0:	d002      	beq.n	80183b8 <SPI_AbortTx_ISR+0x70>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80183b2:	687b      	ldr	r3, [r7, #4]
 80183b4:	2240      	movs	r2, #64	@ 0x40
 80183b6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Disable SPI Peripheral */
  __HAL_SPI_DISABLE(hspi);
 80183b8:	687b      	ldr	r3, [r7, #4]
 80183ba:	681b      	ldr	r3, [r3, #0]
 80183bc:	681a      	ldr	r2, [r3, #0]
 80183be:	687b      	ldr	r3, [r7, #4]
 80183c0:	681b      	ldr	r3, [r3, #0]
 80183c2:	2140      	movs	r1, #64	@ 0x40
 80183c4:	438a      	bics	r2, r1
 80183c6:	601a      	str	r2, [r3, #0]

  /* Empty the FRLVL fifo */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 80183c8:	f7f6 f9d6 	bl	800e778 <HAL_GetTick>
 80183cc:	0003      	movs	r3, r0
 80183ce:	22c0      	movs	r2, #192	@ 0xc0
 80183d0:	00d1      	lsls	r1, r2, #3
 80183d2:	6878      	ldr	r0, [r7, #4]
 80183d4:	9300      	str	r3, [sp, #0]
 80183d6:	2364      	movs	r3, #100	@ 0x64
 80183d8:	2200      	movs	r2, #0
 80183da:	f7ff fe11 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 80183de:	1e03      	subs	r3, r0, #0
 80183e0:	d002      	beq.n	80183e8 <SPI_AbortTx_ISR+0xa0>
                                    HAL_GetTick()) != HAL_OK)
  {
    hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	2240      	movs	r2, #64	@ 0x40
 80183e6:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Check case of Full-Duplex Mode and disable directly RXNEIE interrupt */
  if (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE))
 80183e8:	687b      	ldr	r3, [r7, #4]
 80183ea:	681b      	ldr	r3, [r3, #0]
 80183ec:	685b      	ldr	r3, [r3, #4]
 80183ee:	2240      	movs	r2, #64	@ 0x40
 80183f0:	4013      	ands	r3, r2
 80183f2:	2b40      	cmp	r3, #64	@ 0x40
 80183f4:	d13a      	bne.n	801846c <SPI_AbortTx_ISR+0x124>
  {
    /* Disable RXNEIE interrupt */
    CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_RXNEIE));
 80183f6:	687b      	ldr	r3, [r7, #4]
 80183f8:	681b      	ldr	r3, [r3, #0]
 80183fa:	685a      	ldr	r2, [r3, #4]
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	681b      	ldr	r3, [r3, #0]
 8018400:	2140      	movs	r1, #64	@ 0x40
 8018402:	438a      	bics	r2, r1
 8018404:	605a      	str	r2, [r3, #4]

    /* Check RXNEIE is disabled */
    do
    {
      if (count == 0U)
 8018406:	68fb      	ldr	r3, [r7, #12]
 8018408:	2b00      	cmp	r3, #0
 801840a:	d106      	bne.n	801841a <SPI_AbortTx_ISR+0xd2>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 801840c:	687b      	ldr	r3, [r7, #4]
 801840e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8018410:	2240      	movs	r2, #64	@ 0x40
 8018412:	431a      	orrs	r2, r3
 8018414:	687b      	ldr	r3, [r7, #4]
 8018416:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8018418:	e009      	b.n	801842e <SPI_AbortTx_ISR+0xe6>
      }
      count--;
 801841a:	68fb      	ldr	r3, [r7, #12]
 801841c:	3b01      	subs	r3, #1
 801841e:	60fb      	str	r3, [r7, #12]
    } while (HAL_IS_BIT_SET(hspi->Instance->CR2, SPI_CR2_RXNEIE));
 8018420:	687b      	ldr	r3, [r7, #4]
 8018422:	681b      	ldr	r3, [r3, #0]
 8018424:	685b      	ldr	r3, [r3, #4]
 8018426:	2240      	movs	r2, #64	@ 0x40
 8018428:	4013      	ands	r3, r2
 801842a:	2b40      	cmp	r3, #64	@ 0x40
 801842c:	d0eb      	beq.n	8018406 <SPI_AbortTx_ISR+0xbe>

    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, SPI_DEFAULT_TIMEOUT, HAL_GetTick()) != HAL_OK)
 801842e:	f7f6 f9a3 	bl	800e778 <HAL_GetTick>
 8018432:	0003      	movs	r3, r0
 8018434:	6878      	ldr	r0, [r7, #4]
 8018436:	9300      	str	r3, [sp, #0]
 8018438:	2364      	movs	r3, #100	@ 0x64
 801843a:	2200      	movs	r2, #0
 801843c:	2180      	movs	r1, #128	@ 0x80
 801843e:	f7ff fd51 	bl	8017ee4 <SPI_WaitFlagStateUntilTimeout>
 8018442:	1e03      	subs	r3, r0, #0
 8018444:	d002      	beq.n	801844c <SPI_AbortTx_ISR+0x104>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8018446:	687b      	ldr	r3, [r7, #4]
 8018448:	2240      	movs	r2, #64	@ 0x40
 801844a:	661a      	str	r2, [r3, #96]	@ 0x60
    }

    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, SPI_DEFAULT_TIMEOUT,
 801844c:	f7f6 f994 	bl	800e778 <HAL_GetTick>
 8018450:	0003      	movs	r3, r0
 8018452:	22c0      	movs	r2, #192	@ 0xc0
 8018454:	00d1      	lsls	r1, r2, #3
 8018456:	6878      	ldr	r0, [r7, #4]
 8018458:	9300      	str	r3, [sp, #0]
 801845a:	2364      	movs	r3, #100	@ 0x64
 801845c:	2200      	movs	r2, #0
 801845e:	f7ff fdcf 	bl	8018000 <SPI_WaitFifoStateUntilTimeout>
 8018462:	1e03      	subs	r3, r0, #0
 8018464:	d002      	beq.n	801846c <SPI_AbortTx_ISR+0x124>
                                      HAL_GetTick()) != HAL_OK)
    {
      hspi->ErrorCode = HAL_SPI_ERROR_ABORT;
 8018466:	687b      	ldr	r3, [r7, #4]
 8018468:	2240      	movs	r2, #64	@ 0x40
 801846a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }
  hspi->State = HAL_SPI_STATE_ABORT;
 801846c:	687b      	ldr	r3, [r7, #4]
 801846e:	225d      	movs	r2, #93	@ 0x5d
 8018470:	2107      	movs	r1, #7
 8018472:	5499      	strb	r1, [r3, r2]
}
 8018474:	46c0      	nop			@ (mov r8, r8)
 8018476:	46bd      	mov	sp, r7
 8018478:	b004      	add	sp, #16
 801847a:	bd80      	pop	{r7, pc}
 801847c:	20000000 	.word	0x20000000
 8018480:	00005dc0 	.word	0x00005dc0

08018484 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8018484:	b580      	push	{r7, lr}
 8018486:	b082      	sub	sp, #8
 8018488:	af00      	add	r7, sp, #0
 801848a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801848c:	687b      	ldr	r3, [r7, #4]
 801848e:	2b00      	cmp	r3, #0
 8018490:	d101      	bne.n	8018496 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8018492:	2301      	movs	r3, #1
 8018494:	e04a      	b.n	801852c <HAL_TIM_Base_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	223d      	movs	r2, #61	@ 0x3d
 801849a:	5c9b      	ldrb	r3, [r3, r2]
 801849c:	b2db      	uxtb	r3, r3
 801849e:	2b00      	cmp	r3, #0
 80184a0:	d107      	bne.n	80184b2 <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80184a2:	687b      	ldr	r3, [r7, #4]
 80184a4:	223c      	movs	r2, #60	@ 0x3c
 80184a6:	2100      	movs	r1, #0
 80184a8:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	0018      	movs	r0, r3
 80184ae:	f7ec fc6d 	bl	8004d8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80184b2:	687b      	ldr	r3, [r7, #4]
 80184b4:	223d      	movs	r2, #61	@ 0x3d
 80184b6:	2102      	movs	r1, #2
 80184b8:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	681a      	ldr	r2, [r3, #0]
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	3304      	adds	r3, #4
 80184c2:	0019      	movs	r1, r3
 80184c4:	0010      	movs	r0, r2
 80184c6:	f000 ff67 	bl	8019398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80184ca:	687b      	ldr	r3, [r7, #4]
 80184cc:	2248      	movs	r2, #72	@ 0x48
 80184ce:	2101      	movs	r1, #1
 80184d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	223e      	movs	r2, #62	@ 0x3e
 80184d6:	2101      	movs	r1, #1
 80184d8:	5499      	strb	r1, [r3, r2]
 80184da:	687b      	ldr	r3, [r7, #4]
 80184dc:	223f      	movs	r2, #63	@ 0x3f
 80184de:	2101      	movs	r1, #1
 80184e0:	5499      	strb	r1, [r3, r2]
 80184e2:	687b      	ldr	r3, [r7, #4]
 80184e4:	2240      	movs	r2, #64	@ 0x40
 80184e6:	2101      	movs	r1, #1
 80184e8:	5499      	strb	r1, [r3, r2]
 80184ea:	687b      	ldr	r3, [r7, #4]
 80184ec:	2241      	movs	r2, #65	@ 0x41
 80184ee:	2101      	movs	r1, #1
 80184f0:	5499      	strb	r1, [r3, r2]
 80184f2:	687b      	ldr	r3, [r7, #4]
 80184f4:	2242      	movs	r2, #66	@ 0x42
 80184f6:	2101      	movs	r1, #1
 80184f8:	5499      	strb	r1, [r3, r2]
 80184fa:	687b      	ldr	r3, [r7, #4]
 80184fc:	2243      	movs	r2, #67	@ 0x43
 80184fe:	2101      	movs	r1, #1
 8018500:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	2244      	movs	r2, #68	@ 0x44
 8018506:	2101      	movs	r1, #1
 8018508:	5499      	strb	r1, [r3, r2]
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	2245      	movs	r2, #69	@ 0x45
 801850e:	2101      	movs	r1, #1
 8018510:	5499      	strb	r1, [r3, r2]
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	2246      	movs	r2, #70	@ 0x46
 8018516:	2101      	movs	r1, #1
 8018518:	5499      	strb	r1, [r3, r2]
 801851a:	687b      	ldr	r3, [r7, #4]
 801851c:	2247      	movs	r2, #71	@ 0x47
 801851e:	2101      	movs	r1, #1
 8018520:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8018522:	687b      	ldr	r3, [r7, #4]
 8018524:	223d      	movs	r2, #61	@ 0x3d
 8018526:	2101      	movs	r1, #1
 8018528:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 801852a:	2300      	movs	r3, #0
}
 801852c:	0018      	movs	r0, r3
 801852e:	46bd      	mov	sp, r7
 8018530:	b002      	add	sp, #8
 8018532:	bd80      	pop	{r7, pc}

08018534 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8018534:	b580      	push	{r7, lr}
 8018536:	b082      	sub	sp, #8
 8018538:	af00      	add	r7, sp, #0
 801853a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	2b00      	cmp	r3, #0
 8018540:	d101      	bne.n	8018546 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8018542:	2301      	movs	r3, #1
 8018544:	e04a      	b.n	80185dc <HAL_TIM_PWM_Init+0xa8>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8018546:	687b      	ldr	r3, [r7, #4]
 8018548:	223d      	movs	r2, #61	@ 0x3d
 801854a:	5c9b      	ldrb	r3, [r3, r2]
 801854c:	b2db      	uxtb	r3, r3
 801854e:	2b00      	cmp	r3, #0
 8018550:	d107      	bne.n	8018562 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8018552:	687b      	ldr	r3, [r7, #4]
 8018554:	223c      	movs	r2, #60	@ 0x3c
 8018556:	2100      	movs	r1, #0
 8018558:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801855a:	687b      	ldr	r3, [r7, #4]
 801855c:	0018      	movs	r0, r3
 801855e:	f000 f841 	bl	80185e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8018562:	687b      	ldr	r3, [r7, #4]
 8018564:	223d      	movs	r2, #61	@ 0x3d
 8018566:	2102      	movs	r1, #2
 8018568:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801856a:	687b      	ldr	r3, [r7, #4]
 801856c:	681a      	ldr	r2, [r3, #0]
 801856e:	687b      	ldr	r3, [r7, #4]
 8018570:	3304      	adds	r3, #4
 8018572:	0019      	movs	r1, r3
 8018574:	0010      	movs	r0, r2
 8018576:	f000 ff0f 	bl	8019398 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801857a:	687b      	ldr	r3, [r7, #4]
 801857c:	2248      	movs	r2, #72	@ 0x48
 801857e:	2101      	movs	r1, #1
 8018580:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8018582:	687b      	ldr	r3, [r7, #4]
 8018584:	223e      	movs	r2, #62	@ 0x3e
 8018586:	2101      	movs	r1, #1
 8018588:	5499      	strb	r1, [r3, r2]
 801858a:	687b      	ldr	r3, [r7, #4]
 801858c:	223f      	movs	r2, #63	@ 0x3f
 801858e:	2101      	movs	r1, #1
 8018590:	5499      	strb	r1, [r3, r2]
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	2240      	movs	r2, #64	@ 0x40
 8018596:	2101      	movs	r1, #1
 8018598:	5499      	strb	r1, [r3, r2]
 801859a:	687b      	ldr	r3, [r7, #4]
 801859c:	2241      	movs	r2, #65	@ 0x41
 801859e:	2101      	movs	r1, #1
 80185a0:	5499      	strb	r1, [r3, r2]
 80185a2:	687b      	ldr	r3, [r7, #4]
 80185a4:	2242      	movs	r2, #66	@ 0x42
 80185a6:	2101      	movs	r1, #1
 80185a8:	5499      	strb	r1, [r3, r2]
 80185aa:	687b      	ldr	r3, [r7, #4]
 80185ac:	2243      	movs	r2, #67	@ 0x43
 80185ae:	2101      	movs	r1, #1
 80185b0:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80185b2:	687b      	ldr	r3, [r7, #4]
 80185b4:	2244      	movs	r2, #68	@ 0x44
 80185b6:	2101      	movs	r1, #1
 80185b8:	5499      	strb	r1, [r3, r2]
 80185ba:	687b      	ldr	r3, [r7, #4]
 80185bc:	2245      	movs	r2, #69	@ 0x45
 80185be:	2101      	movs	r1, #1
 80185c0:	5499      	strb	r1, [r3, r2]
 80185c2:	687b      	ldr	r3, [r7, #4]
 80185c4:	2246      	movs	r2, #70	@ 0x46
 80185c6:	2101      	movs	r1, #1
 80185c8:	5499      	strb	r1, [r3, r2]
 80185ca:	687b      	ldr	r3, [r7, #4]
 80185cc:	2247      	movs	r2, #71	@ 0x47
 80185ce:	2101      	movs	r1, #1
 80185d0:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80185d2:	687b      	ldr	r3, [r7, #4]
 80185d4:	223d      	movs	r2, #61	@ 0x3d
 80185d6:	2101      	movs	r1, #1
 80185d8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80185da:	2300      	movs	r3, #0
}
 80185dc:	0018      	movs	r0, r3
 80185de:	46bd      	mov	sp, r7
 80185e0:	b002      	add	sp, #8
 80185e2:	bd80      	pop	{r7, pc}

080185e4 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80185e4:	b580      	push	{r7, lr}
 80185e6:	b082      	sub	sp, #8
 80185e8:	af00      	add	r7, sp, #0
 80185ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80185ec:	46c0      	nop			@ (mov r8, r8)
 80185ee:	46bd      	mov	sp, r7
 80185f0:	b002      	add	sp, #8
 80185f2:	bd80      	pop	{r7, pc}

080185f4 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 80185f4:	b580      	push	{r7, lr}
 80185f6:	b086      	sub	sp, #24
 80185f8:	af00      	add	r7, sp, #0
 80185fa:	60f8      	str	r0, [r7, #12]
 80185fc:	60b9      	str	r1, [r7, #8]
 80185fe:	607a      	str	r2, [r7, #4]
 8018600:	001a      	movs	r2, r3
 8018602:	1cbb      	adds	r3, r7, #2
 8018604:	801a      	strh	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8018606:	2317      	movs	r3, #23
 8018608:	18fb      	adds	r3, r7, r3
 801860a:	2200      	movs	r2, #0
 801860c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 801860e:	68bb      	ldr	r3, [r7, #8]
 8018610:	2b00      	cmp	r3, #0
 8018612:	d108      	bne.n	8018626 <HAL_TIM_PWM_Start_DMA+0x32>
 8018614:	68fb      	ldr	r3, [r7, #12]
 8018616:	223e      	movs	r2, #62	@ 0x3e
 8018618:	5c9b      	ldrb	r3, [r3, r2]
 801861a:	b2db      	uxtb	r3, r3
 801861c:	3b02      	subs	r3, #2
 801861e:	425a      	negs	r2, r3
 8018620:	4153      	adcs	r3, r2
 8018622:	b2db      	uxtb	r3, r3
 8018624:	e037      	b.n	8018696 <HAL_TIM_PWM_Start_DMA+0xa2>
 8018626:	68bb      	ldr	r3, [r7, #8]
 8018628:	2b04      	cmp	r3, #4
 801862a:	d108      	bne.n	801863e <HAL_TIM_PWM_Start_DMA+0x4a>
 801862c:	68fb      	ldr	r3, [r7, #12]
 801862e:	223f      	movs	r2, #63	@ 0x3f
 8018630:	5c9b      	ldrb	r3, [r3, r2]
 8018632:	b2db      	uxtb	r3, r3
 8018634:	3b02      	subs	r3, #2
 8018636:	425a      	negs	r2, r3
 8018638:	4153      	adcs	r3, r2
 801863a:	b2db      	uxtb	r3, r3
 801863c:	e02b      	b.n	8018696 <HAL_TIM_PWM_Start_DMA+0xa2>
 801863e:	68bb      	ldr	r3, [r7, #8]
 8018640:	2b08      	cmp	r3, #8
 8018642:	d108      	bne.n	8018656 <HAL_TIM_PWM_Start_DMA+0x62>
 8018644:	68fb      	ldr	r3, [r7, #12]
 8018646:	2240      	movs	r2, #64	@ 0x40
 8018648:	5c9b      	ldrb	r3, [r3, r2]
 801864a:	b2db      	uxtb	r3, r3
 801864c:	3b02      	subs	r3, #2
 801864e:	425a      	negs	r2, r3
 8018650:	4153      	adcs	r3, r2
 8018652:	b2db      	uxtb	r3, r3
 8018654:	e01f      	b.n	8018696 <HAL_TIM_PWM_Start_DMA+0xa2>
 8018656:	68bb      	ldr	r3, [r7, #8]
 8018658:	2b0c      	cmp	r3, #12
 801865a:	d108      	bne.n	801866e <HAL_TIM_PWM_Start_DMA+0x7a>
 801865c:	68fb      	ldr	r3, [r7, #12]
 801865e:	2241      	movs	r2, #65	@ 0x41
 8018660:	5c9b      	ldrb	r3, [r3, r2]
 8018662:	b2db      	uxtb	r3, r3
 8018664:	3b02      	subs	r3, #2
 8018666:	425a      	negs	r2, r3
 8018668:	4153      	adcs	r3, r2
 801866a:	b2db      	uxtb	r3, r3
 801866c:	e013      	b.n	8018696 <HAL_TIM_PWM_Start_DMA+0xa2>
 801866e:	68bb      	ldr	r3, [r7, #8]
 8018670:	2b10      	cmp	r3, #16
 8018672:	d108      	bne.n	8018686 <HAL_TIM_PWM_Start_DMA+0x92>
 8018674:	68fb      	ldr	r3, [r7, #12]
 8018676:	2242      	movs	r2, #66	@ 0x42
 8018678:	5c9b      	ldrb	r3, [r3, r2]
 801867a:	b2db      	uxtb	r3, r3
 801867c:	3b02      	subs	r3, #2
 801867e:	425a      	negs	r2, r3
 8018680:	4153      	adcs	r3, r2
 8018682:	b2db      	uxtb	r3, r3
 8018684:	e007      	b.n	8018696 <HAL_TIM_PWM_Start_DMA+0xa2>
 8018686:	68fb      	ldr	r3, [r7, #12]
 8018688:	2243      	movs	r2, #67	@ 0x43
 801868a:	5c9b      	ldrb	r3, [r3, r2]
 801868c:	b2db      	uxtb	r3, r3
 801868e:	3b02      	subs	r3, #2
 8018690:	425a      	negs	r2, r3
 8018692:	4153      	adcs	r3, r2
 8018694:	b2db      	uxtb	r3, r3
 8018696:	2b00      	cmp	r3, #0
 8018698:	d001      	beq.n	801869e <HAL_TIM_PWM_Start_DMA+0xaa>
  {
    return HAL_BUSY;
 801869a:	2302      	movs	r3, #2
 801869c:	e18e      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 801869e:	68bb      	ldr	r3, [r7, #8]
 80186a0:	2b00      	cmp	r3, #0
 80186a2:	d108      	bne.n	80186b6 <HAL_TIM_PWM_Start_DMA+0xc2>
 80186a4:	68fb      	ldr	r3, [r7, #12]
 80186a6:	223e      	movs	r2, #62	@ 0x3e
 80186a8:	5c9b      	ldrb	r3, [r3, r2]
 80186aa:	b2db      	uxtb	r3, r3
 80186ac:	3b01      	subs	r3, #1
 80186ae:	425a      	negs	r2, r3
 80186b0:	4153      	adcs	r3, r2
 80186b2:	b2db      	uxtb	r3, r3
 80186b4:	e037      	b.n	8018726 <HAL_TIM_PWM_Start_DMA+0x132>
 80186b6:	68bb      	ldr	r3, [r7, #8]
 80186b8:	2b04      	cmp	r3, #4
 80186ba:	d108      	bne.n	80186ce <HAL_TIM_PWM_Start_DMA+0xda>
 80186bc:	68fb      	ldr	r3, [r7, #12]
 80186be:	223f      	movs	r2, #63	@ 0x3f
 80186c0:	5c9b      	ldrb	r3, [r3, r2]
 80186c2:	b2db      	uxtb	r3, r3
 80186c4:	3b01      	subs	r3, #1
 80186c6:	425a      	negs	r2, r3
 80186c8:	4153      	adcs	r3, r2
 80186ca:	b2db      	uxtb	r3, r3
 80186cc:	e02b      	b.n	8018726 <HAL_TIM_PWM_Start_DMA+0x132>
 80186ce:	68bb      	ldr	r3, [r7, #8]
 80186d0:	2b08      	cmp	r3, #8
 80186d2:	d108      	bne.n	80186e6 <HAL_TIM_PWM_Start_DMA+0xf2>
 80186d4:	68fb      	ldr	r3, [r7, #12]
 80186d6:	2240      	movs	r2, #64	@ 0x40
 80186d8:	5c9b      	ldrb	r3, [r3, r2]
 80186da:	b2db      	uxtb	r3, r3
 80186dc:	3b01      	subs	r3, #1
 80186de:	425a      	negs	r2, r3
 80186e0:	4153      	adcs	r3, r2
 80186e2:	b2db      	uxtb	r3, r3
 80186e4:	e01f      	b.n	8018726 <HAL_TIM_PWM_Start_DMA+0x132>
 80186e6:	68bb      	ldr	r3, [r7, #8]
 80186e8:	2b0c      	cmp	r3, #12
 80186ea:	d108      	bne.n	80186fe <HAL_TIM_PWM_Start_DMA+0x10a>
 80186ec:	68fb      	ldr	r3, [r7, #12]
 80186ee:	2241      	movs	r2, #65	@ 0x41
 80186f0:	5c9b      	ldrb	r3, [r3, r2]
 80186f2:	b2db      	uxtb	r3, r3
 80186f4:	3b01      	subs	r3, #1
 80186f6:	425a      	negs	r2, r3
 80186f8:	4153      	adcs	r3, r2
 80186fa:	b2db      	uxtb	r3, r3
 80186fc:	e013      	b.n	8018726 <HAL_TIM_PWM_Start_DMA+0x132>
 80186fe:	68bb      	ldr	r3, [r7, #8]
 8018700:	2b10      	cmp	r3, #16
 8018702:	d108      	bne.n	8018716 <HAL_TIM_PWM_Start_DMA+0x122>
 8018704:	68fb      	ldr	r3, [r7, #12]
 8018706:	2242      	movs	r2, #66	@ 0x42
 8018708:	5c9b      	ldrb	r3, [r3, r2]
 801870a:	b2db      	uxtb	r3, r3
 801870c:	3b01      	subs	r3, #1
 801870e:	425a      	negs	r2, r3
 8018710:	4153      	adcs	r3, r2
 8018712:	b2db      	uxtb	r3, r3
 8018714:	e007      	b.n	8018726 <HAL_TIM_PWM_Start_DMA+0x132>
 8018716:	68fb      	ldr	r3, [r7, #12]
 8018718:	2243      	movs	r2, #67	@ 0x43
 801871a:	5c9b      	ldrb	r3, [r3, r2]
 801871c:	b2db      	uxtb	r3, r3
 801871e:	3b01      	subs	r3, #1
 8018720:	425a      	negs	r2, r3
 8018722:	4153      	adcs	r3, r2
 8018724:	b2db      	uxtb	r3, r3
 8018726:	2b00      	cmp	r3, #0
 8018728:	d035      	beq.n	8018796 <HAL_TIM_PWM_Start_DMA+0x1a2>
  {
    if ((pData == NULL) || (Length == 0U))
 801872a:	687b      	ldr	r3, [r7, #4]
 801872c:	2b00      	cmp	r3, #0
 801872e:	d003      	beq.n	8018738 <HAL_TIM_PWM_Start_DMA+0x144>
 8018730:	1cbb      	adds	r3, r7, #2
 8018732:	881b      	ldrh	r3, [r3, #0]
 8018734:	2b00      	cmp	r3, #0
 8018736:	d101      	bne.n	801873c <HAL_TIM_PWM_Start_DMA+0x148>
    {
      return HAL_ERROR;
 8018738:	2301      	movs	r3, #1
 801873a:	e13f      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801873c:	68bb      	ldr	r3, [r7, #8]
 801873e:	2b00      	cmp	r3, #0
 8018740:	d104      	bne.n	801874c <HAL_TIM_PWM_Start_DMA+0x158>
 8018742:	68fb      	ldr	r3, [r7, #12]
 8018744:	223e      	movs	r2, #62	@ 0x3e
 8018746:	2102      	movs	r1, #2
 8018748:	5499      	strb	r1, [r3, r2]
 801874a:	e026      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801874c:	68bb      	ldr	r3, [r7, #8]
 801874e:	2b04      	cmp	r3, #4
 8018750:	d104      	bne.n	801875c <HAL_TIM_PWM_Start_DMA+0x168>
 8018752:	68fb      	ldr	r3, [r7, #12]
 8018754:	223f      	movs	r2, #63	@ 0x3f
 8018756:	2102      	movs	r1, #2
 8018758:	5499      	strb	r1, [r3, r2]
 801875a:	e01e      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801875c:	68bb      	ldr	r3, [r7, #8]
 801875e:	2b08      	cmp	r3, #8
 8018760:	d104      	bne.n	801876c <HAL_TIM_PWM_Start_DMA+0x178>
 8018762:	68fb      	ldr	r3, [r7, #12]
 8018764:	2240      	movs	r2, #64	@ 0x40
 8018766:	2102      	movs	r1, #2
 8018768:	5499      	strb	r1, [r3, r2]
 801876a:	e016      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801876c:	68bb      	ldr	r3, [r7, #8]
 801876e:	2b0c      	cmp	r3, #12
 8018770:	d104      	bne.n	801877c <HAL_TIM_PWM_Start_DMA+0x188>
 8018772:	68fb      	ldr	r3, [r7, #12]
 8018774:	2241      	movs	r2, #65	@ 0x41
 8018776:	2102      	movs	r1, #2
 8018778:	5499      	strb	r1, [r3, r2]
 801877a:	e00e      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801877c:	68bb      	ldr	r3, [r7, #8]
 801877e:	2b10      	cmp	r3, #16
 8018780:	d104      	bne.n	801878c <HAL_TIM_PWM_Start_DMA+0x198>
 8018782:	68fb      	ldr	r3, [r7, #12]
 8018784:	2242      	movs	r2, #66	@ 0x42
 8018786:	2102      	movs	r1, #2
 8018788:	5499      	strb	r1, [r3, r2]
 801878a:	e006      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
 801878c:	68fb      	ldr	r3, [r7, #12]
 801878e:	2243      	movs	r2, #67	@ 0x43
 8018790:	2102      	movs	r1, #2
 8018792:	5499      	strb	r1, [r3, r2]
 8018794:	e001      	b.n	801879a <HAL_TIM_PWM_Start_DMA+0x1a6>
    }
  }
  else
  {
    return HAL_ERROR;
 8018796:	2301      	movs	r3, #1
 8018798:	e110      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
  }

  switch (Channel)
 801879a:	68bb      	ldr	r3, [r7, #8]
 801879c:	2b0c      	cmp	r3, #12
 801879e:	d100      	bne.n	80187a2 <HAL_TIM_PWM_Start_DMA+0x1ae>
 80187a0:	e080      	b.n	80188a4 <HAL_TIM_PWM_Start_DMA+0x2b0>
 80187a2:	68bb      	ldr	r3, [r7, #8]
 80187a4:	2b0c      	cmp	r3, #12
 80187a6:	d900      	bls.n	80187aa <HAL_TIM_PWM_Start_DMA+0x1b6>
 80187a8:	e0a1      	b.n	80188ee <HAL_TIM_PWM_Start_DMA+0x2fa>
 80187aa:	68bb      	ldr	r3, [r7, #8]
 80187ac:	2b08      	cmp	r3, #8
 80187ae:	d054      	beq.n	801885a <HAL_TIM_PWM_Start_DMA+0x266>
 80187b0:	68bb      	ldr	r3, [r7, #8]
 80187b2:	2b08      	cmp	r3, #8
 80187b4:	d900      	bls.n	80187b8 <HAL_TIM_PWM_Start_DMA+0x1c4>
 80187b6:	e09a      	b.n	80188ee <HAL_TIM_PWM_Start_DMA+0x2fa>
 80187b8:	68bb      	ldr	r3, [r7, #8]
 80187ba:	2b00      	cmp	r3, #0
 80187bc:	d003      	beq.n	80187c6 <HAL_TIM_PWM_Start_DMA+0x1d2>
 80187be:	68bb      	ldr	r3, [r7, #8]
 80187c0:	2b04      	cmp	r3, #4
 80187c2:	d025      	beq.n	8018810 <HAL_TIM_PWM_Start_DMA+0x21c>
 80187c4:	e093      	b.n	80188ee <HAL_TIM_PWM_Start_DMA+0x2fa>
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80187c6:	68fb      	ldr	r3, [r7, #12]
 80187c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80187ca:	4a7e      	ldr	r2, [pc, #504]	@ (80189c4 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80187cc:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80187ce:	68fb      	ldr	r3, [r7, #12]
 80187d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80187d2:	4a7d      	ldr	r2, [pc, #500]	@ (80189c8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80187d4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80187da:	4a7c      	ldr	r2, [pc, #496]	@ (80189cc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80187dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80187de:	68fb      	ldr	r3, [r7, #12]
 80187e0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80187e2:	6879      	ldr	r1, [r7, #4]
 80187e4:	68fb      	ldr	r3, [r7, #12]
 80187e6:	681b      	ldr	r3, [r3, #0]
 80187e8:	3334      	adds	r3, #52	@ 0x34
 80187ea:	001a      	movs	r2, r3
 80187ec:	1cbb      	adds	r3, r7, #2
 80187ee:	881b      	ldrh	r3, [r3, #0]
 80187f0:	f7f7 fe3e 	bl	8010470 <HAL_DMA_Start_IT>
 80187f4:	1e03      	subs	r3, r0, #0
 80187f6:	d001      	beq.n	80187fc <HAL_TIM_PWM_Start_DMA+0x208>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80187f8:	2301      	movs	r3, #1
 80187fa:	e0df      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80187fc:	68fb      	ldr	r3, [r7, #12]
 80187fe:	681b      	ldr	r3, [r3, #0]
 8018800:	68da      	ldr	r2, [r3, #12]
 8018802:	68fb      	ldr	r3, [r7, #12]
 8018804:	681b      	ldr	r3, [r3, #0]
 8018806:	2180      	movs	r1, #128	@ 0x80
 8018808:	0089      	lsls	r1, r1, #2
 801880a:	430a      	orrs	r2, r1
 801880c:	60da      	str	r2, [r3, #12]
      break;
 801880e:	e073      	b.n	80188f8 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8018810:	68fb      	ldr	r3, [r7, #12]
 8018812:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018814:	4a6b      	ldr	r2, [pc, #428]	@ (80189c4 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8018816:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8018818:	68fb      	ldr	r3, [r7, #12]
 801881a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801881c:	4a6a      	ldr	r2, [pc, #424]	@ (80189c8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 801881e:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8018820:	68fb      	ldr	r3, [r7, #12]
 8018822:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018824:	4a69      	ldr	r2, [pc, #420]	@ (80189cc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8018826:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8018828:	68fb      	ldr	r3, [r7, #12]
 801882a:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 801882c:	6879      	ldr	r1, [r7, #4]
 801882e:	68fb      	ldr	r3, [r7, #12]
 8018830:	681b      	ldr	r3, [r3, #0]
 8018832:	3338      	adds	r3, #56	@ 0x38
 8018834:	001a      	movs	r2, r3
 8018836:	1cbb      	adds	r3, r7, #2
 8018838:	881b      	ldrh	r3, [r3, #0]
 801883a:	f7f7 fe19 	bl	8010470 <HAL_DMA_Start_IT>
 801883e:	1e03      	subs	r3, r0, #0
 8018840:	d001      	beq.n	8018846 <HAL_TIM_PWM_Start_DMA+0x252>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8018842:	2301      	movs	r3, #1
 8018844:	e0ba      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8018846:	68fb      	ldr	r3, [r7, #12]
 8018848:	681b      	ldr	r3, [r3, #0]
 801884a:	68da      	ldr	r2, [r3, #12]
 801884c:	68fb      	ldr	r3, [r7, #12]
 801884e:	681b      	ldr	r3, [r3, #0]
 8018850:	2180      	movs	r1, #128	@ 0x80
 8018852:	00c9      	lsls	r1, r1, #3
 8018854:	430a      	orrs	r2, r1
 8018856:	60da      	str	r2, [r3, #12]
      break;
 8018858:	e04e      	b.n	80188f8 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 801885a:	68fb      	ldr	r3, [r7, #12]
 801885c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801885e:	4a59      	ldr	r2, [pc, #356]	@ (80189c4 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 8018860:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8018862:	68fb      	ldr	r3, [r7, #12]
 8018864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018866:	4a58      	ldr	r2, [pc, #352]	@ (80189c8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 8018868:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 801886a:	68fb      	ldr	r3, [r7, #12]
 801886c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801886e:	4a57      	ldr	r2, [pc, #348]	@ (80189cc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 8018870:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8018872:	68fb      	ldr	r3, [r7, #12]
 8018874:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8018876:	6879      	ldr	r1, [r7, #4]
 8018878:	68fb      	ldr	r3, [r7, #12]
 801887a:	681b      	ldr	r3, [r3, #0]
 801887c:	333c      	adds	r3, #60	@ 0x3c
 801887e:	001a      	movs	r2, r3
 8018880:	1cbb      	adds	r3, r7, #2
 8018882:	881b      	ldrh	r3, [r3, #0]
 8018884:	f7f7 fdf4 	bl	8010470 <HAL_DMA_Start_IT>
 8018888:	1e03      	subs	r3, r0, #0
 801888a:	d001      	beq.n	8018890 <HAL_TIM_PWM_Start_DMA+0x29c>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 801888c:	2301      	movs	r3, #1
 801888e:	e095      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8018890:	68fb      	ldr	r3, [r7, #12]
 8018892:	681b      	ldr	r3, [r3, #0]
 8018894:	68da      	ldr	r2, [r3, #12]
 8018896:	68fb      	ldr	r3, [r7, #12]
 8018898:	681b      	ldr	r3, [r3, #0]
 801889a:	2180      	movs	r1, #128	@ 0x80
 801889c:	0109      	lsls	r1, r1, #4
 801889e:	430a      	orrs	r2, r1
 80188a0:	60da      	str	r2, [r3, #12]
      break;
 80188a2:	e029      	b.n	80188f8 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80188a4:	68fb      	ldr	r3, [r7, #12]
 80188a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80188a8:	4a46      	ldr	r2, [pc, #280]	@ (80189c4 <HAL_TIM_PWM_Start_DMA+0x3d0>)
 80188aa:	62da      	str	r2, [r3, #44]	@ 0x2c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80188ac:	68fb      	ldr	r3, [r7, #12]
 80188ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80188b0:	4a45      	ldr	r2, [pc, #276]	@ (80189c8 <HAL_TIM_PWM_Start_DMA+0x3d4>)
 80188b2:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 80188b4:	68fb      	ldr	r3, [r7, #12]
 80188b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80188b8:	4a44      	ldr	r2, [pc, #272]	@ (80189cc <HAL_TIM_PWM_Start_DMA+0x3d8>)
 80188ba:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 80188bc:	68fb      	ldr	r3, [r7, #12]
 80188be:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80188c0:	6879      	ldr	r1, [r7, #4]
 80188c2:	68fb      	ldr	r3, [r7, #12]
 80188c4:	681b      	ldr	r3, [r3, #0]
 80188c6:	3340      	adds	r3, #64	@ 0x40
 80188c8:	001a      	movs	r2, r3
 80188ca:	1cbb      	adds	r3, r7, #2
 80188cc:	881b      	ldrh	r3, [r3, #0]
 80188ce:	f7f7 fdcf 	bl	8010470 <HAL_DMA_Start_IT>
 80188d2:	1e03      	subs	r3, r0, #0
 80188d4:	d001      	beq.n	80188da <HAL_TIM_PWM_Start_DMA+0x2e6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80188d6:	2301      	movs	r3, #1
 80188d8:	e070      	b.n	80189bc <HAL_TIM_PWM_Start_DMA+0x3c8>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80188da:	68fb      	ldr	r3, [r7, #12]
 80188dc:	681b      	ldr	r3, [r3, #0]
 80188de:	68da      	ldr	r2, [r3, #12]
 80188e0:	68fb      	ldr	r3, [r7, #12]
 80188e2:	681b      	ldr	r3, [r3, #0]
 80188e4:	2180      	movs	r1, #128	@ 0x80
 80188e6:	0149      	lsls	r1, r1, #5
 80188e8:	430a      	orrs	r2, r1
 80188ea:	60da      	str	r2, [r3, #12]
      break;
 80188ec:	e004      	b.n	80188f8 <HAL_TIM_PWM_Start_DMA+0x304>
    }

    default:
      status = HAL_ERROR;
 80188ee:	2317      	movs	r3, #23
 80188f0:	18fb      	adds	r3, r7, r3
 80188f2:	2201      	movs	r2, #1
 80188f4:	701a      	strb	r2, [r3, #0]
      break;
 80188f6:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 80188f8:	2317      	movs	r3, #23
 80188fa:	18fb      	adds	r3, r7, r3
 80188fc:	781b      	ldrb	r3, [r3, #0]
 80188fe:	2b00      	cmp	r3, #0
 8018900:	d159      	bne.n	80189b6 <HAL_TIM_PWM_Start_DMA+0x3c2>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8018902:	68fb      	ldr	r3, [r7, #12]
 8018904:	681b      	ldr	r3, [r3, #0]
 8018906:	68b9      	ldr	r1, [r7, #8]
 8018908:	2201      	movs	r2, #1
 801890a:	0018      	movs	r0, r3
 801890c:	f001 f8fa 	bl	8019b04 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8018910:	68fb      	ldr	r3, [r7, #12]
 8018912:	681b      	ldr	r3, [r3, #0]
 8018914:	4a2e      	ldr	r2, [pc, #184]	@ (80189d0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8018916:	4293      	cmp	r3, r2
 8018918:	d009      	beq.n	801892e <HAL_TIM_PWM_Start_DMA+0x33a>
 801891a:	68fb      	ldr	r3, [r7, #12]
 801891c:	681b      	ldr	r3, [r3, #0]
 801891e:	4a2d      	ldr	r2, [pc, #180]	@ (80189d4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8018920:	4293      	cmp	r3, r2
 8018922:	d004      	beq.n	801892e <HAL_TIM_PWM_Start_DMA+0x33a>
 8018924:	68fb      	ldr	r3, [r7, #12]
 8018926:	681b      	ldr	r3, [r3, #0]
 8018928:	4a2b      	ldr	r2, [pc, #172]	@ (80189d8 <HAL_TIM_PWM_Start_DMA+0x3e4>)
 801892a:	4293      	cmp	r3, r2
 801892c:	d101      	bne.n	8018932 <HAL_TIM_PWM_Start_DMA+0x33e>
 801892e:	2301      	movs	r3, #1
 8018930:	e000      	b.n	8018934 <HAL_TIM_PWM_Start_DMA+0x340>
 8018932:	2300      	movs	r3, #0
 8018934:	2b00      	cmp	r3, #0
 8018936:	d008      	beq.n	801894a <HAL_TIM_PWM_Start_DMA+0x356>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8018938:	68fb      	ldr	r3, [r7, #12]
 801893a:	681b      	ldr	r3, [r3, #0]
 801893c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801893e:	68fb      	ldr	r3, [r7, #12]
 8018940:	681b      	ldr	r3, [r3, #0]
 8018942:	2180      	movs	r1, #128	@ 0x80
 8018944:	0209      	lsls	r1, r1, #8
 8018946:	430a      	orrs	r2, r1
 8018948:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 801894a:	68fb      	ldr	r3, [r7, #12]
 801894c:	681b      	ldr	r3, [r3, #0]
 801894e:	4a20      	ldr	r2, [pc, #128]	@ (80189d0 <HAL_TIM_PWM_Start_DMA+0x3dc>)
 8018950:	4293      	cmp	r3, r2
 8018952:	d00f      	beq.n	8018974 <HAL_TIM_PWM_Start_DMA+0x380>
 8018954:	68fb      	ldr	r3, [r7, #12]
 8018956:	681a      	ldr	r2, [r3, #0]
 8018958:	2380      	movs	r3, #128	@ 0x80
 801895a:	05db      	lsls	r3, r3, #23
 801895c:	429a      	cmp	r2, r3
 801895e:	d009      	beq.n	8018974 <HAL_TIM_PWM_Start_DMA+0x380>
 8018960:	68fb      	ldr	r3, [r7, #12]
 8018962:	681b      	ldr	r3, [r3, #0]
 8018964:	4a1d      	ldr	r2, [pc, #116]	@ (80189dc <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8018966:	4293      	cmp	r3, r2
 8018968:	d004      	beq.n	8018974 <HAL_TIM_PWM_Start_DMA+0x380>
 801896a:	68fb      	ldr	r3, [r7, #12]
 801896c:	681b      	ldr	r3, [r3, #0]
 801896e:	4a19      	ldr	r2, [pc, #100]	@ (80189d4 <HAL_TIM_PWM_Start_DMA+0x3e0>)
 8018970:	4293      	cmp	r3, r2
 8018972:	d116      	bne.n	80189a2 <HAL_TIM_PWM_Start_DMA+0x3ae>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8018974:	68fb      	ldr	r3, [r7, #12]
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	689b      	ldr	r3, [r3, #8]
 801897a:	4a19      	ldr	r2, [pc, #100]	@ (80189e0 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 801897c:	4013      	ands	r3, r2
 801897e:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8018980:	693b      	ldr	r3, [r7, #16]
 8018982:	2b06      	cmp	r3, #6
 8018984:	d016      	beq.n	80189b4 <HAL_TIM_PWM_Start_DMA+0x3c0>
 8018986:	693a      	ldr	r2, [r7, #16]
 8018988:	2380      	movs	r3, #128	@ 0x80
 801898a:	025b      	lsls	r3, r3, #9
 801898c:	429a      	cmp	r2, r3
 801898e:	d011      	beq.n	80189b4 <HAL_TIM_PWM_Start_DMA+0x3c0>
      {
        __HAL_TIM_ENABLE(htim);
 8018990:	68fb      	ldr	r3, [r7, #12]
 8018992:	681b      	ldr	r3, [r3, #0]
 8018994:	681a      	ldr	r2, [r3, #0]
 8018996:	68fb      	ldr	r3, [r7, #12]
 8018998:	681b      	ldr	r3, [r3, #0]
 801899a:	2101      	movs	r1, #1
 801899c:	430a      	orrs	r2, r1
 801899e:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80189a0:	e008      	b.n	80189b4 <HAL_TIM_PWM_Start_DMA+0x3c0>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80189a2:	68fb      	ldr	r3, [r7, #12]
 80189a4:	681b      	ldr	r3, [r3, #0]
 80189a6:	681a      	ldr	r2, [r3, #0]
 80189a8:	68fb      	ldr	r3, [r7, #12]
 80189aa:	681b      	ldr	r3, [r3, #0]
 80189ac:	2101      	movs	r1, #1
 80189ae:	430a      	orrs	r2, r1
 80189b0:	601a      	str	r2, [r3, #0]
 80189b2:	e000      	b.n	80189b6 <HAL_TIM_PWM_Start_DMA+0x3c2>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80189b4:	46c0      	nop			@ (mov r8, r8)
    }
  }

  /* Return function status */
  return status;
 80189b6:	2317      	movs	r3, #23
 80189b8:	18fb      	adds	r3, r7, r3
 80189ba:	781b      	ldrb	r3, [r3, #0]
}
 80189bc:	0018      	movs	r0, r3
 80189be:	46bd      	mov	sp, r7
 80189c0:	b006      	add	sp, #24
 80189c2:	bd80      	pop	{r7, pc}
 80189c4:	08019285 	.word	0x08019285
 80189c8:	0801932f 	.word	0x0801932f
 80189cc:	080191f1 	.word	0x080191f1
 80189d0:	40012c00 	.word	0x40012c00
 80189d4:	40014000 	.word	0x40014000
 80189d8:	40014400 	.word	0x40014400
 80189dc:	40000400 	.word	0x40000400
 80189e0:	00010007 	.word	0x00010007

080189e4 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80189e4:	b580      	push	{r7, lr}
 80189e6:	b084      	sub	sp, #16
 80189e8:	af00      	add	r7, sp, #0
 80189ea:	6078      	str	r0, [r7, #4]
 80189ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80189ee:	230f      	movs	r3, #15
 80189f0:	18fb      	adds	r3, r7, r3
 80189f2:	2200      	movs	r2, #0
 80189f4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_CHANNEL(htim->Instance, Channel));

  switch (Channel)
 80189f6:	683b      	ldr	r3, [r7, #0]
 80189f8:	2b0c      	cmp	r3, #12
 80189fa:	d039      	beq.n	8018a70 <HAL_TIM_PWM_Stop_DMA+0x8c>
 80189fc:	683b      	ldr	r3, [r7, #0]
 80189fe:	2b0c      	cmp	r3, #12
 8018a00:	d844      	bhi.n	8018a8c <HAL_TIM_PWM_Stop_DMA+0xa8>
 8018a02:	683b      	ldr	r3, [r7, #0]
 8018a04:	2b08      	cmp	r3, #8
 8018a06:	d025      	beq.n	8018a54 <HAL_TIM_PWM_Stop_DMA+0x70>
 8018a08:	683b      	ldr	r3, [r7, #0]
 8018a0a:	2b08      	cmp	r3, #8
 8018a0c:	d83e      	bhi.n	8018a8c <HAL_TIM_PWM_Stop_DMA+0xa8>
 8018a0e:	683b      	ldr	r3, [r7, #0]
 8018a10:	2b00      	cmp	r3, #0
 8018a12:	d003      	beq.n	8018a1c <HAL_TIM_PWM_Stop_DMA+0x38>
 8018a14:	683b      	ldr	r3, [r7, #0]
 8018a16:	2b04      	cmp	r3, #4
 8018a18:	d00e      	beq.n	8018a38 <HAL_TIM_PWM_Stop_DMA+0x54>
 8018a1a:	e037      	b.n	8018a8c <HAL_TIM_PWM_Stop_DMA+0xa8>
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8018a1c:	687b      	ldr	r3, [r7, #4]
 8018a1e:	681b      	ldr	r3, [r3, #0]
 8018a20:	68da      	ldr	r2, [r3, #12]
 8018a22:	687b      	ldr	r3, [r7, #4]
 8018a24:	681b      	ldr	r3, [r3, #0]
 8018a26:	495a      	ldr	r1, [pc, #360]	@ (8018b90 <HAL_TIM_PWM_Stop_DMA+0x1ac>)
 8018a28:	400a      	ands	r2, r1
 8018a2a:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8018a2c:	687b      	ldr	r3, [r7, #4]
 8018a2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8018a30:	0018      	movs	r0, r3
 8018a32:	f7f7 fe03 	bl	801063c <HAL_DMA_Abort_IT>
      break;
 8018a36:	e02e      	b.n	8018a96 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8018a38:	687b      	ldr	r3, [r7, #4]
 8018a3a:	681b      	ldr	r3, [r3, #0]
 8018a3c:	68da      	ldr	r2, [r3, #12]
 8018a3e:	687b      	ldr	r3, [r7, #4]
 8018a40:	681b      	ldr	r3, [r3, #0]
 8018a42:	4954      	ldr	r1, [pc, #336]	@ (8018b94 <HAL_TIM_PWM_Stop_DMA+0x1b0>)
 8018a44:	400a      	ands	r2, r1
 8018a46:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8018a48:	687b      	ldr	r3, [r7, #4]
 8018a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018a4c:	0018      	movs	r0, r3
 8018a4e:	f7f7 fdf5 	bl	801063c <HAL_DMA_Abort_IT>
      break;
 8018a52:	e020      	b.n	8018a96 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8018a54:	687b      	ldr	r3, [r7, #4]
 8018a56:	681b      	ldr	r3, [r3, #0]
 8018a58:	68da      	ldr	r2, [r3, #12]
 8018a5a:	687b      	ldr	r3, [r7, #4]
 8018a5c:	681b      	ldr	r3, [r3, #0]
 8018a5e:	494e      	ldr	r1, [pc, #312]	@ (8018b98 <HAL_TIM_PWM_Stop_DMA+0x1b4>)
 8018a60:	400a      	ands	r2, r1
 8018a62:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8018a64:	687b      	ldr	r3, [r7, #4]
 8018a66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018a68:	0018      	movs	r0, r3
 8018a6a:	f7f7 fde7 	bl	801063c <HAL_DMA_Abort_IT>
      break;
 8018a6e:	e012      	b.n	8018a96 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8018a70:	687b      	ldr	r3, [r7, #4]
 8018a72:	681b      	ldr	r3, [r3, #0]
 8018a74:	68da      	ldr	r2, [r3, #12]
 8018a76:	687b      	ldr	r3, [r7, #4]
 8018a78:	681b      	ldr	r3, [r3, #0]
 8018a7a:	4948      	ldr	r1, [pc, #288]	@ (8018b9c <HAL_TIM_PWM_Stop_DMA+0x1b8>)
 8018a7c:	400a      	ands	r2, r1
 8018a7e:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8018a80:	687b      	ldr	r3, [r7, #4]
 8018a82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018a84:	0018      	movs	r0, r3
 8018a86:	f7f7 fdd9 	bl	801063c <HAL_DMA_Abort_IT>
      break;
 8018a8a:	e004      	b.n	8018a96 <HAL_TIM_PWM_Stop_DMA+0xb2>
    }

    default:
      status = HAL_ERROR;
 8018a8c:	230f      	movs	r3, #15
 8018a8e:	18fb      	adds	r3, r7, r3
 8018a90:	2201      	movs	r2, #1
 8018a92:	701a      	strb	r2, [r3, #0]
      break;
 8018a94:	46c0      	nop			@ (mov r8, r8)
  }

  if (status == HAL_OK)
 8018a96:	230f      	movs	r3, #15
 8018a98:	18fb      	adds	r3, r7, r3
 8018a9a:	781b      	ldrb	r3, [r3, #0]
 8018a9c:	2b00      	cmp	r3, #0
 8018a9e:	d000      	beq.n	8018aa2 <HAL_TIM_PWM_Stop_DMA+0xbe>
 8018aa0:	e06e      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8018aa2:	687b      	ldr	r3, [r7, #4]
 8018aa4:	681b      	ldr	r3, [r3, #0]
 8018aa6:	6839      	ldr	r1, [r7, #0]
 8018aa8:	2200      	movs	r2, #0
 8018aaa:	0018      	movs	r0, r3
 8018aac:	f001 f82a 	bl	8019b04 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	681b      	ldr	r3, [r3, #0]
 8018ab4:	4a3a      	ldr	r2, [pc, #232]	@ (8018ba0 <HAL_TIM_PWM_Stop_DMA+0x1bc>)
 8018ab6:	4293      	cmp	r3, r2
 8018ab8:	d009      	beq.n	8018ace <HAL_TIM_PWM_Stop_DMA+0xea>
 8018aba:	687b      	ldr	r3, [r7, #4]
 8018abc:	681b      	ldr	r3, [r3, #0]
 8018abe:	4a39      	ldr	r2, [pc, #228]	@ (8018ba4 <HAL_TIM_PWM_Stop_DMA+0x1c0>)
 8018ac0:	4293      	cmp	r3, r2
 8018ac2:	d004      	beq.n	8018ace <HAL_TIM_PWM_Stop_DMA+0xea>
 8018ac4:	687b      	ldr	r3, [r7, #4]
 8018ac6:	681b      	ldr	r3, [r3, #0]
 8018ac8:	4a37      	ldr	r2, [pc, #220]	@ (8018ba8 <HAL_TIM_PWM_Stop_DMA+0x1c4>)
 8018aca:	4293      	cmp	r3, r2
 8018acc:	d101      	bne.n	8018ad2 <HAL_TIM_PWM_Stop_DMA+0xee>
 8018ace:	2301      	movs	r3, #1
 8018ad0:	e000      	b.n	8018ad4 <HAL_TIM_PWM_Stop_DMA+0xf0>
 8018ad2:	2300      	movs	r3, #0
 8018ad4:	2b00      	cmp	r3, #0
 8018ad6:	d013      	beq.n	8018b00 <HAL_TIM_PWM_Stop_DMA+0x11c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8018ad8:	687b      	ldr	r3, [r7, #4]
 8018ada:	681b      	ldr	r3, [r3, #0]
 8018adc:	6a1b      	ldr	r3, [r3, #32]
 8018ade:	4a33      	ldr	r2, [pc, #204]	@ (8018bac <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8018ae0:	4013      	ands	r3, r2
 8018ae2:	d10d      	bne.n	8018b00 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8018ae4:	687b      	ldr	r3, [r7, #4]
 8018ae6:	681b      	ldr	r3, [r3, #0]
 8018ae8:	6a1b      	ldr	r3, [r3, #32]
 8018aea:	4a31      	ldr	r2, [pc, #196]	@ (8018bb0 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8018aec:	4013      	ands	r3, r2
 8018aee:	d107      	bne.n	8018b00 <HAL_TIM_PWM_Stop_DMA+0x11c>
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	681b      	ldr	r3, [r3, #0]
 8018af4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8018af6:	687b      	ldr	r3, [r7, #4]
 8018af8:	681b      	ldr	r3, [r3, #0]
 8018afa:	492e      	ldr	r1, [pc, #184]	@ (8018bb4 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8018afc:	400a      	ands	r2, r1
 8018afe:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	681b      	ldr	r3, [r3, #0]
 8018b04:	6a1b      	ldr	r3, [r3, #32]
 8018b06:	4a29      	ldr	r2, [pc, #164]	@ (8018bac <HAL_TIM_PWM_Stop_DMA+0x1c8>)
 8018b08:	4013      	ands	r3, r2
 8018b0a:	d10d      	bne.n	8018b28 <HAL_TIM_PWM_Stop_DMA+0x144>
 8018b0c:	687b      	ldr	r3, [r7, #4]
 8018b0e:	681b      	ldr	r3, [r3, #0]
 8018b10:	6a1b      	ldr	r3, [r3, #32]
 8018b12:	4a27      	ldr	r2, [pc, #156]	@ (8018bb0 <HAL_TIM_PWM_Stop_DMA+0x1cc>)
 8018b14:	4013      	ands	r3, r2
 8018b16:	d107      	bne.n	8018b28 <HAL_TIM_PWM_Stop_DMA+0x144>
 8018b18:	687b      	ldr	r3, [r7, #4]
 8018b1a:	681b      	ldr	r3, [r3, #0]
 8018b1c:	681a      	ldr	r2, [r3, #0]
 8018b1e:	687b      	ldr	r3, [r7, #4]
 8018b20:	681b      	ldr	r3, [r3, #0]
 8018b22:	2101      	movs	r1, #1
 8018b24:	438a      	bics	r2, r1
 8018b26:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8018b28:	683b      	ldr	r3, [r7, #0]
 8018b2a:	2b00      	cmp	r3, #0
 8018b2c:	d104      	bne.n	8018b38 <HAL_TIM_PWM_Stop_DMA+0x154>
 8018b2e:	687b      	ldr	r3, [r7, #4]
 8018b30:	223e      	movs	r2, #62	@ 0x3e
 8018b32:	2101      	movs	r1, #1
 8018b34:	5499      	strb	r1, [r3, r2]
 8018b36:	e023      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018b38:	683b      	ldr	r3, [r7, #0]
 8018b3a:	2b04      	cmp	r3, #4
 8018b3c:	d104      	bne.n	8018b48 <HAL_TIM_PWM_Stop_DMA+0x164>
 8018b3e:	687b      	ldr	r3, [r7, #4]
 8018b40:	223f      	movs	r2, #63	@ 0x3f
 8018b42:	2101      	movs	r1, #1
 8018b44:	5499      	strb	r1, [r3, r2]
 8018b46:	e01b      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018b48:	683b      	ldr	r3, [r7, #0]
 8018b4a:	2b08      	cmp	r3, #8
 8018b4c:	d104      	bne.n	8018b58 <HAL_TIM_PWM_Stop_DMA+0x174>
 8018b4e:	687b      	ldr	r3, [r7, #4]
 8018b50:	2240      	movs	r2, #64	@ 0x40
 8018b52:	2101      	movs	r1, #1
 8018b54:	5499      	strb	r1, [r3, r2]
 8018b56:	e013      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018b58:	683b      	ldr	r3, [r7, #0]
 8018b5a:	2b0c      	cmp	r3, #12
 8018b5c:	d104      	bne.n	8018b68 <HAL_TIM_PWM_Stop_DMA+0x184>
 8018b5e:	687b      	ldr	r3, [r7, #4]
 8018b60:	2241      	movs	r2, #65	@ 0x41
 8018b62:	2101      	movs	r1, #1
 8018b64:	5499      	strb	r1, [r3, r2]
 8018b66:	e00b      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018b68:	683b      	ldr	r3, [r7, #0]
 8018b6a:	2b10      	cmp	r3, #16
 8018b6c:	d104      	bne.n	8018b78 <HAL_TIM_PWM_Stop_DMA+0x194>
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	2242      	movs	r2, #66	@ 0x42
 8018b72:	2101      	movs	r1, #1
 8018b74:	5499      	strb	r1, [r3, r2]
 8018b76:	e003      	b.n	8018b80 <HAL_TIM_PWM_Stop_DMA+0x19c>
 8018b78:	687b      	ldr	r3, [r7, #4]
 8018b7a:	2243      	movs	r2, #67	@ 0x43
 8018b7c:	2101      	movs	r1, #1
 8018b7e:	5499      	strb	r1, [r3, r2]
  }

  /* Return function status */
  return status;
 8018b80:	230f      	movs	r3, #15
 8018b82:	18fb      	adds	r3, r7, r3
 8018b84:	781b      	ldrb	r3, [r3, #0]
}
 8018b86:	0018      	movs	r0, r3
 8018b88:	46bd      	mov	sp, r7
 8018b8a:	b004      	add	sp, #16
 8018b8c:	bd80      	pop	{r7, pc}
 8018b8e:	46c0      	nop			@ (mov r8, r8)
 8018b90:	fffffdff 	.word	0xfffffdff
 8018b94:	fffffbff 	.word	0xfffffbff
 8018b98:	fffff7ff 	.word	0xfffff7ff
 8018b9c:	ffffefff 	.word	0xffffefff
 8018ba0:	40012c00 	.word	0x40012c00
 8018ba4:	40014000 	.word	0x40014000
 8018ba8:	40014400 	.word	0x40014400
 8018bac:	00001111 	.word	0x00001111
 8018bb0:	00000444 	.word	0x00000444
 8018bb4:	ffff7fff 	.word	0xffff7fff

08018bb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8018bb8:	b580      	push	{r7, lr}
 8018bba:	b084      	sub	sp, #16
 8018bbc:	af00      	add	r7, sp, #0
 8018bbe:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8018bc0:	687b      	ldr	r3, [r7, #4]
 8018bc2:	681b      	ldr	r3, [r3, #0]
 8018bc4:	68db      	ldr	r3, [r3, #12]
 8018bc6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8018bc8:	687b      	ldr	r3, [r7, #4]
 8018bca:	681b      	ldr	r3, [r3, #0]
 8018bcc:	691b      	ldr	r3, [r3, #16]
 8018bce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8018bd0:	68bb      	ldr	r3, [r7, #8]
 8018bd2:	2202      	movs	r2, #2
 8018bd4:	4013      	ands	r3, r2
 8018bd6:	d021      	beq.n	8018c1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8018bd8:	68fb      	ldr	r3, [r7, #12]
 8018bda:	2202      	movs	r2, #2
 8018bdc:	4013      	ands	r3, r2
 8018bde:	d01d      	beq.n	8018c1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8018be0:	687b      	ldr	r3, [r7, #4]
 8018be2:	681b      	ldr	r3, [r3, #0]
 8018be4:	2203      	movs	r2, #3
 8018be6:	4252      	negs	r2, r2
 8018be8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8018bea:	687b      	ldr	r3, [r7, #4]
 8018bec:	2201      	movs	r2, #1
 8018bee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8018bf0:	687b      	ldr	r3, [r7, #4]
 8018bf2:	681b      	ldr	r3, [r3, #0]
 8018bf4:	699b      	ldr	r3, [r3, #24]
 8018bf6:	2203      	movs	r2, #3
 8018bf8:	4013      	ands	r3, r2
 8018bfa:	d004      	beq.n	8018c06 <HAL_TIM_IRQHandler+0x4e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8018bfc:	687b      	ldr	r3, [r7, #4]
 8018bfe:	0018      	movs	r0, r3
 8018c00:	f000 face 	bl	80191a0 <HAL_TIM_IC_CaptureCallback>
 8018c04:	e007      	b.n	8018c16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8018c06:	687b      	ldr	r3, [r7, #4]
 8018c08:	0018      	movs	r0, r3
 8018c0a:	f000 fac1 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018c0e:	687b      	ldr	r3, [r7, #4]
 8018c10:	0018      	movs	r0, r3
 8018c12:	f000 facd 	bl	80191b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c16:	687b      	ldr	r3, [r7, #4]
 8018c18:	2200      	movs	r2, #0
 8018c1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8018c1c:	68bb      	ldr	r3, [r7, #8]
 8018c1e:	2204      	movs	r2, #4
 8018c20:	4013      	ands	r3, r2
 8018c22:	d022      	beq.n	8018c6a <HAL_TIM_IRQHandler+0xb2>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8018c24:	68fb      	ldr	r3, [r7, #12]
 8018c26:	2204      	movs	r2, #4
 8018c28:	4013      	ands	r3, r2
 8018c2a:	d01e      	beq.n	8018c6a <HAL_TIM_IRQHandler+0xb2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8018c2c:	687b      	ldr	r3, [r7, #4]
 8018c2e:	681b      	ldr	r3, [r3, #0]
 8018c30:	2205      	movs	r2, #5
 8018c32:	4252      	negs	r2, r2
 8018c34:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	2202      	movs	r2, #2
 8018c3a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8018c3c:	687b      	ldr	r3, [r7, #4]
 8018c3e:	681b      	ldr	r3, [r3, #0]
 8018c40:	699a      	ldr	r2, [r3, #24]
 8018c42:	23c0      	movs	r3, #192	@ 0xc0
 8018c44:	009b      	lsls	r3, r3, #2
 8018c46:	4013      	ands	r3, r2
 8018c48:	d004      	beq.n	8018c54 <HAL_TIM_IRQHandler+0x9c>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	0018      	movs	r0, r3
 8018c4e:	f000 faa7 	bl	80191a0 <HAL_TIM_IC_CaptureCallback>
 8018c52:	e007      	b.n	8018c64 <HAL_TIM_IRQHandler+0xac>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	0018      	movs	r0, r3
 8018c58:	f000 fa9a 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018c5c:	687b      	ldr	r3, [r7, #4]
 8018c5e:	0018      	movs	r0, r3
 8018c60:	f000 faa6 	bl	80191b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	2200      	movs	r2, #0
 8018c68:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8018c6a:	68bb      	ldr	r3, [r7, #8]
 8018c6c:	2208      	movs	r2, #8
 8018c6e:	4013      	ands	r3, r2
 8018c70:	d021      	beq.n	8018cb6 <HAL_TIM_IRQHandler+0xfe>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8018c72:	68fb      	ldr	r3, [r7, #12]
 8018c74:	2208      	movs	r2, #8
 8018c76:	4013      	ands	r3, r2
 8018c78:	d01d      	beq.n	8018cb6 <HAL_TIM_IRQHandler+0xfe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8018c7a:	687b      	ldr	r3, [r7, #4]
 8018c7c:	681b      	ldr	r3, [r3, #0]
 8018c7e:	2209      	movs	r2, #9
 8018c80:	4252      	negs	r2, r2
 8018c82:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8018c84:	687b      	ldr	r3, [r7, #4]
 8018c86:	2204      	movs	r2, #4
 8018c88:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8018c8a:	687b      	ldr	r3, [r7, #4]
 8018c8c:	681b      	ldr	r3, [r3, #0]
 8018c8e:	69db      	ldr	r3, [r3, #28]
 8018c90:	2203      	movs	r2, #3
 8018c92:	4013      	ands	r3, r2
 8018c94:	d004      	beq.n	8018ca0 <HAL_TIM_IRQHandler+0xe8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018c96:	687b      	ldr	r3, [r7, #4]
 8018c98:	0018      	movs	r0, r3
 8018c9a:	f000 fa81 	bl	80191a0 <HAL_TIM_IC_CaptureCallback>
 8018c9e:	e007      	b.n	8018cb0 <HAL_TIM_IRQHandler+0xf8>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018ca0:	687b      	ldr	r3, [r7, #4]
 8018ca2:	0018      	movs	r0, r3
 8018ca4:	f000 fa74 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	0018      	movs	r0, r3
 8018cac:	f000 fa80 	bl	80191b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018cb0:	687b      	ldr	r3, [r7, #4]
 8018cb2:	2200      	movs	r2, #0
 8018cb4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8018cb6:	68bb      	ldr	r3, [r7, #8]
 8018cb8:	2210      	movs	r2, #16
 8018cba:	4013      	ands	r3, r2
 8018cbc:	d022      	beq.n	8018d04 <HAL_TIM_IRQHandler+0x14c>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8018cbe:	68fb      	ldr	r3, [r7, #12]
 8018cc0:	2210      	movs	r2, #16
 8018cc2:	4013      	ands	r3, r2
 8018cc4:	d01e      	beq.n	8018d04 <HAL_TIM_IRQHandler+0x14c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8018cc6:	687b      	ldr	r3, [r7, #4]
 8018cc8:	681b      	ldr	r3, [r3, #0]
 8018cca:	2211      	movs	r2, #17
 8018ccc:	4252      	negs	r2, r2
 8018cce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8018cd0:	687b      	ldr	r3, [r7, #4]
 8018cd2:	2208      	movs	r2, #8
 8018cd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	681b      	ldr	r3, [r3, #0]
 8018cda:	69da      	ldr	r2, [r3, #28]
 8018cdc:	23c0      	movs	r3, #192	@ 0xc0
 8018cde:	009b      	lsls	r3, r3, #2
 8018ce0:	4013      	ands	r3, r2
 8018ce2:	d004      	beq.n	8018cee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8018ce4:	687b      	ldr	r3, [r7, #4]
 8018ce6:	0018      	movs	r0, r3
 8018ce8:	f000 fa5a 	bl	80191a0 <HAL_TIM_IC_CaptureCallback>
 8018cec:	e007      	b.n	8018cfe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8018cee:	687b      	ldr	r3, [r7, #4]
 8018cf0:	0018      	movs	r0, r3
 8018cf2:	f000 fa4d 	bl	8019190 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8018cf6:	687b      	ldr	r3, [r7, #4]
 8018cf8:	0018      	movs	r0, r3
 8018cfa:	f000 fa59 	bl	80191b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8018cfe:	687b      	ldr	r3, [r7, #4]
 8018d00:	2200      	movs	r2, #0
 8018d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8018d04:	68bb      	ldr	r3, [r7, #8]
 8018d06:	2201      	movs	r2, #1
 8018d08:	4013      	ands	r3, r2
 8018d0a:	d00c      	beq.n	8018d26 <HAL_TIM_IRQHandler+0x16e>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8018d0c:	68fb      	ldr	r3, [r7, #12]
 8018d0e:	2201      	movs	r2, #1
 8018d10:	4013      	ands	r3, r2
 8018d12:	d008      	beq.n	8018d26 <HAL_TIM_IRQHandler+0x16e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8018d14:	687b      	ldr	r3, [r7, #4]
 8018d16:	681b      	ldr	r3, [r3, #0]
 8018d18:	2202      	movs	r2, #2
 8018d1a:	4252      	negs	r2, r2
 8018d1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8018d1e:	687b      	ldr	r3, [r7, #4]
 8018d20:	0018      	movs	r0, r3
 8018d22:	f000 fa2d 	bl	8019180 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018d26:	68bb      	ldr	r3, [r7, #8]
 8018d28:	2280      	movs	r2, #128	@ 0x80
 8018d2a:	4013      	ands	r3, r2
 8018d2c:	d104      	bne.n	8018d38 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8018d2e:	68ba      	ldr	r2, [r7, #8]
 8018d30:	2380      	movs	r3, #128	@ 0x80
 8018d32:	019b      	lsls	r3, r3, #6
 8018d34:	4013      	ands	r3, r2
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8018d36:	d00b      	beq.n	8018d50 <HAL_TIM_IRQHandler+0x198>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018d38:	68fb      	ldr	r3, [r7, #12]
 8018d3a:	2280      	movs	r2, #128	@ 0x80
 8018d3c:	4013      	ands	r3, r2
 8018d3e:	d007      	beq.n	8018d50 <HAL_TIM_IRQHandler+0x198>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8018d40:	687b      	ldr	r3, [r7, #4]
 8018d42:	681b      	ldr	r3, [r3, #0]
 8018d44:	4a1e      	ldr	r2, [pc, #120]	@ (8018dc0 <HAL_TIM_IRQHandler+0x208>)
 8018d46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8018d48:	687b      	ldr	r3, [r7, #4]
 8018d4a:	0018      	movs	r0, r3
 8018d4c:	f000 ff74 	bl	8019c38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8018d50:	68ba      	ldr	r2, [r7, #8]
 8018d52:	2380      	movs	r3, #128	@ 0x80
 8018d54:	005b      	lsls	r3, r3, #1
 8018d56:	4013      	ands	r3, r2
 8018d58:	d00b      	beq.n	8018d72 <HAL_TIM_IRQHandler+0x1ba>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8018d5a:	68fb      	ldr	r3, [r7, #12]
 8018d5c:	2280      	movs	r2, #128	@ 0x80
 8018d5e:	4013      	ands	r3, r2
 8018d60:	d007      	beq.n	8018d72 <HAL_TIM_IRQHandler+0x1ba>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8018d62:	687b      	ldr	r3, [r7, #4]
 8018d64:	681b      	ldr	r3, [r3, #0]
 8018d66:	4a17      	ldr	r2, [pc, #92]	@ (8018dc4 <HAL_TIM_IRQHandler+0x20c>)
 8018d68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8018d6a:	687b      	ldr	r3, [r7, #4]
 8018d6c:	0018      	movs	r0, r3
 8018d6e:	f000 ff6b 	bl	8019c48 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8018d72:	68bb      	ldr	r3, [r7, #8]
 8018d74:	2240      	movs	r2, #64	@ 0x40
 8018d76:	4013      	ands	r3, r2
 8018d78:	d00c      	beq.n	8018d94 <HAL_TIM_IRQHandler+0x1dc>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8018d7a:	68fb      	ldr	r3, [r7, #12]
 8018d7c:	2240      	movs	r2, #64	@ 0x40
 8018d7e:	4013      	ands	r3, r2
 8018d80:	d008      	beq.n	8018d94 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8018d82:	687b      	ldr	r3, [r7, #4]
 8018d84:	681b      	ldr	r3, [r3, #0]
 8018d86:	2241      	movs	r2, #65	@ 0x41
 8018d88:	4252      	negs	r2, r2
 8018d8a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	0018      	movs	r0, r3
 8018d90:	f000 fa1e 	bl	80191d0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8018d94:	68bb      	ldr	r3, [r7, #8]
 8018d96:	2220      	movs	r2, #32
 8018d98:	4013      	ands	r3, r2
 8018d9a:	d00c      	beq.n	8018db6 <HAL_TIM_IRQHandler+0x1fe>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8018d9c:	68fb      	ldr	r3, [r7, #12]
 8018d9e:	2220      	movs	r2, #32
 8018da0:	4013      	ands	r3, r2
 8018da2:	d008      	beq.n	8018db6 <HAL_TIM_IRQHandler+0x1fe>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	681b      	ldr	r3, [r3, #0]
 8018da8:	2221      	movs	r2, #33	@ 0x21
 8018daa:	4252      	negs	r2, r2
 8018dac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8018dae:	687b      	ldr	r3, [r7, #4]
 8018db0:	0018      	movs	r0, r3
 8018db2:	f000 ff39 	bl	8019c28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8018db6:	46c0      	nop			@ (mov r8, r8)
 8018db8:	46bd      	mov	sp, r7
 8018dba:	b004      	add	sp, #16
 8018dbc:	bd80      	pop	{r7, pc}
 8018dbe:	46c0      	nop			@ (mov r8, r8)
 8018dc0:	ffffdf7f 	.word	0xffffdf7f
 8018dc4:	fffffeff 	.word	0xfffffeff

08018dc8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8018dc8:	b580      	push	{r7, lr}
 8018dca:	b086      	sub	sp, #24
 8018dcc:	af00      	add	r7, sp, #0
 8018dce:	60f8      	str	r0, [r7, #12]
 8018dd0:	60b9      	str	r1, [r7, #8]
 8018dd2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8018dd4:	2317      	movs	r3, #23
 8018dd6:	18fb      	adds	r3, r7, r3
 8018dd8:	2200      	movs	r2, #0
 8018dda:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8018ddc:	68fb      	ldr	r3, [r7, #12]
 8018dde:	223c      	movs	r2, #60	@ 0x3c
 8018de0:	5c9b      	ldrb	r3, [r3, r2]
 8018de2:	2b01      	cmp	r3, #1
 8018de4:	d101      	bne.n	8018dea <HAL_TIM_PWM_ConfigChannel+0x22>
 8018de6:	2302      	movs	r3, #2
 8018de8:	e0e5      	b.n	8018fb6 <HAL_TIM_PWM_ConfigChannel+0x1ee>
 8018dea:	68fb      	ldr	r3, [r7, #12]
 8018dec:	223c      	movs	r2, #60	@ 0x3c
 8018dee:	2101      	movs	r1, #1
 8018df0:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8018df2:	687b      	ldr	r3, [r7, #4]
 8018df4:	2b14      	cmp	r3, #20
 8018df6:	d900      	bls.n	8018dfa <HAL_TIM_PWM_ConfigChannel+0x32>
 8018df8:	e0d1      	b.n	8018f9e <HAL_TIM_PWM_ConfigChannel+0x1d6>
 8018dfa:	687b      	ldr	r3, [r7, #4]
 8018dfc:	009a      	lsls	r2, r3, #2
 8018dfe:	4b70      	ldr	r3, [pc, #448]	@ (8018fc0 <HAL_TIM_PWM_ConfigChannel+0x1f8>)
 8018e00:	18d3      	adds	r3, r2, r3
 8018e02:	681b      	ldr	r3, [r3, #0]
 8018e04:	469f      	mov	pc, r3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8018e06:	68fb      	ldr	r3, [r7, #12]
 8018e08:	681b      	ldr	r3, [r3, #0]
 8018e0a:	68ba      	ldr	r2, [r7, #8]
 8018e0c:	0011      	movs	r1, r2
 8018e0e:	0018      	movs	r0, r3
 8018e10:	f000 fb40 	bl	8019494 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8018e14:	68fb      	ldr	r3, [r7, #12]
 8018e16:	681b      	ldr	r3, [r3, #0]
 8018e18:	699a      	ldr	r2, [r3, #24]
 8018e1a:	68fb      	ldr	r3, [r7, #12]
 8018e1c:	681b      	ldr	r3, [r3, #0]
 8018e1e:	2108      	movs	r1, #8
 8018e20:	430a      	orrs	r2, r1
 8018e22:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8018e24:	68fb      	ldr	r3, [r7, #12]
 8018e26:	681b      	ldr	r3, [r3, #0]
 8018e28:	699a      	ldr	r2, [r3, #24]
 8018e2a:	68fb      	ldr	r3, [r7, #12]
 8018e2c:	681b      	ldr	r3, [r3, #0]
 8018e2e:	2104      	movs	r1, #4
 8018e30:	438a      	bics	r2, r1
 8018e32:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8018e34:	68fb      	ldr	r3, [r7, #12]
 8018e36:	681b      	ldr	r3, [r3, #0]
 8018e38:	6999      	ldr	r1, [r3, #24]
 8018e3a:	68bb      	ldr	r3, [r7, #8]
 8018e3c:	691a      	ldr	r2, [r3, #16]
 8018e3e:	68fb      	ldr	r3, [r7, #12]
 8018e40:	681b      	ldr	r3, [r3, #0]
 8018e42:	430a      	orrs	r2, r1
 8018e44:	619a      	str	r2, [r3, #24]
      break;
 8018e46:	e0af      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8018e48:	68fb      	ldr	r3, [r7, #12]
 8018e4a:	681b      	ldr	r3, [r3, #0]
 8018e4c:	68ba      	ldr	r2, [r7, #8]
 8018e4e:	0011      	movs	r1, r2
 8018e50:	0018      	movs	r0, r3
 8018e52:	f000 fb9f 	bl	8019594 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8018e56:	68fb      	ldr	r3, [r7, #12]
 8018e58:	681b      	ldr	r3, [r3, #0]
 8018e5a:	699a      	ldr	r2, [r3, #24]
 8018e5c:	68fb      	ldr	r3, [r7, #12]
 8018e5e:	681b      	ldr	r3, [r3, #0]
 8018e60:	2180      	movs	r1, #128	@ 0x80
 8018e62:	0109      	lsls	r1, r1, #4
 8018e64:	430a      	orrs	r2, r1
 8018e66:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8018e68:	68fb      	ldr	r3, [r7, #12]
 8018e6a:	681b      	ldr	r3, [r3, #0]
 8018e6c:	699a      	ldr	r2, [r3, #24]
 8018e6e:	68fb      	ldr	r3, [r7, #12]
 8018e70:	681b      	ldr	r3, [r3, #0]
 8018e72:	4954      	ldr	r1, [pc, #336]	@ (8018fc4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018e74:	400a      	ands	r2, r1
 8018e76:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8018e78:	68fb      	ldr	r3, [r7, #12]
 8018e7a:	681b      	ldr	r3, [r3, #0]
 8018e7c:	6999      	ldr	r1, [r3, #24]
 8018e7e:	68bb      	ldr	r3, [r7, #8]
 8018e80:	691b      	ldr	r3, [r3, #16]
 8018e82:	021a      	lsls	r2, r3, #8
 8018e84:	68fb      	ldr	r3, [r7, #12]
 8018e86:	681b      	ldr	r3, [r3, #0]
 8018e88:	430a      	orrs	r2, r1
 8018e8a:	619a      	str	r2, [r3, #24]
      break;
 8018e8c:	e08c      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8018e8e:	68fb      	ldr	r3, [r7, #12]
 8018e90:	681b      	ldr	r3, [r3, #0]
 8018e92:	68ba      	ldr	r2, [r7, #8]
 8018e94:	0011      	movs	r1, r2
 8018e96:	0018      	movs	r0, r3
 8018e98:	f000 fbfa 	bl	8019690 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8018e9c:	68fb      	ldr	r3, [r7, #12]
 8018e9e:	681b      	ldr	r3, [r3, #0]
 8018ea0:	69da      	ldr	r2, [r3, #28]
 8018ea2:	68fb      	ldr	r3, [r7, #12]
 8018ea4:	681b      	ldr	r3, [r3, #0]
 8018ea6:	2108      	movs	r1, #8
 8018ea8:	430a      	orrs	r2, r1
 8018eaa:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8018eac:	68fb      	ldr	r3, [r7, #12]
 8018eae:	681b      	ldr	r3, [r3, #0]
 8018eb0:	69da      	ldr	r2, [r3, #28]
 8018eb2:	68fb      	ldr	r3, [r7, #12]
 8018eb4:	681b      	ldr	r3, [r3, #0]
 8018eb6:	2104      	movs	r1, #4
 8018eb8:	438a      	bics	r2, r1
 8018eba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8018ebc:	68fb      	ldr	r3, [r7, #12]
 8018ebe:	681b      	ldr	r3, [r3, #0]
 8018ec0:	69d9      	ldr	r1, [r3, #28]
 8018ec2:	68bb      	ldr	r3, [r7, #8]
 8018ec4:	691a      	ldr	r2, [r3, #16]
 8018ec6:	68fb      	ldr	r3, [r7, #12]
 8018ec8:	681b      	ldr	r3, [r3, #0]
 8018eca:	430a      	orrs	r2, r1
 8018ecc:	61da      	str	r2, [r3, #28]
      break;
 8018ece:	e06b      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8018ed0:	68fb      	ldr	r3, [r7, #12]
 8018ed2:	681b      	ldr	r3, [r3, #0]
 8018ed4:	68ba      	ldr	r2, [r7, #8]
 8018ed6:	0011      	movs	r1, r2
 8018ed8:	0018      	movs	r0, r3
 8018eda:	f000 fc5b 	bl	8019794 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8018ede:	68fb      	ldr	r3, [r7, #12]
 8018ee0:	681b      	ldr	r3, [r3, #0]
 8018ee2:	69da      	ldr	r2, [r3, #28]
 8018ee4:	68fb      	ldr	r3, [r7, #12]
 8018ee6:	681b      	ldr	r3, [r3, #0]
 8018ee8:	2180      	movs	r1, #128	@ 0x80
 8018eea:	0109      	lsls	r1, r1, #4
 8018eec:	430a      	orrs	r2, r1
 8018eee:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8018ef0:	68fb      	ldr	r3, [r7, #12]
 8018ef2:	681b      	ldr	r3, [r3, #0]
 8018ef4:	69da      	ldr	r2, [r3, #28]
 8018ef6:	68fb      	ldr	r3, [r7, #12]
 8018ef8:	681b      	ldr	r3, [r3, #0]
 8018efa:	4932      	ldr	r1, [pc, #200]	@ (8018fc4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018efc:	400a      	ands	r2, r1
 8018efe:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8018f00:	68fb      	ldr	r3, [r7, #12]
 8018f02:	681b      	ldr	r3, [r3, #0]
 8018f04:	69d9      	ldr	r1, [r3, #28]
 8018f06:	68bb      	ldr	r3, [r7, #8]
 8018f08:	691b      	ldr	r3, [r3, #16]
 8018f0a:	021a      	lsls	r2, r3, #8
 8018f0c:	68fb      	ldr	r3, [r7, #12]
 8018f0e:	681b      	ldr	r3, [r3, #0]
 8018f10:	430a      	orrs	r2, r1
 8018f12:	61da      	str	r2, [r3, #28]
      break;
 8018f14:	e048      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8018f16:	68fb      	ldr	r3, [r7, #12]
 8018f18:	681b      	ldr	r3, [r3, #0]
 8018f1a:	68ba      	ldr	r2, [r7, #8]
 8018f1c:	0011      	movs	r1, r2
 8018f1e:	0018      	movs	r0, r3
 8018f20:	f000 fc9c 	bl	801985c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8018f24:	68fb      	ldr	r3, [r7, #12]
 8018f26:	681b      	ldr	r3, [r3, #0]
 8018f28:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f2a:	68fb      	ldr	r3, [r7, #12]
 8018f2c:	681b      	ldr	r3, [r3, #0]
 8018f2e:	2108      	movs	r1, #8
 8018f30:	430a      	orrs	r2, r1
 8018f32:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8018f34:	68fb      	ldr	r3, [r7, #12]
 8018f36:	681b      	ldr	r3, [r3, #0]
 8018f38:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f3a:	68fb      	ldr	r3, [r7, #12]
 8018f3c:	681b      	ldr	r3, [r3, #0]
 8018f3e:	2104      	movs	r1, #4
 8018f40:	438a      	bics	r2, r1
 8018f42:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8018f44:	68fb      	ldr	r3, [r7, #12]
 8018f46:	681b      	ldr	r3, [r3, #0]
 8018f48:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018f4a:	68bb      	ldr	r3, [r7, #8]
 8018f4c:	691a      	ldr	r2, [r3, #16]
 8018f4e:	68fb      	ldr	r3, [r7, #12]
 8018f50:	681b      	ldr	r3, [r3, #0]
 8018f52:	430a      	orrs	r2, r1
 8018f54:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018f56:	e027      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8018f58:	68fb      	ldr	r3, [r7, #12]
 8018f5a:	681b      	ldr	r3, [r3, #0]
 8018f5c:	68ba      	ldr	r2, [r7, #8]
 8018f5e:	0011      	movs	r1, r2
 8018f60:	0018      	movs	r0, r3
 8018f62:	f000 fcd5 	bl	8019910 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8018f66:	68fb      	ldr	r3, [r7, #12]
 8018f68:	681b      	ldr	r3, [r3, #0]
 8018f6a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f6c:	68fb      	ldr	r3, [r7, #12]
 8018f6e:	681b      	ldr	r3, [r3, #0]
 8018f70:	2180      	movs	r1, #128	@ 0x80
 8018f72:	0109      	lsls	r1, r1, #4
 8018f74:	430a      	orrs	r2, r1
 8018f76:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8018f78:	68fb      	ldr	r3, [r7, #12]
 8018f7a:	681b      	ldr	r3, [r3, #0]
 8018f7c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8018f7e:	68fb      	ldr	r3, [r7, #12]
 8018f80:	681b      	ldr	r3, [r3, #0]
 8018f82:	4910      	ldr	r1, [pc, #64]	@ (8018fc4 <HAL_TIM_PWM_ConfigChannel+0x1fc>)
 8018f84:	400a      	ands	r2, r1
 8018f86:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8018f88:	68fb      	ldr	r3, [r7, #12]
 8018f8a:	681b      	ldr	r3, [r3, #0]
 8018f8c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8018f8e:	68bb      	ldr	r3, [r7, #8]
 8018f90:	691b      	ldr	r3, [r3, #16]
 8018f92:	021a      	lsls	r2, r3, #8
 8018f94:	68fb      	ldr	r3, [r7, #12]
 8018f96:	681b      	ldr	r3, [r3, #0]
 8018f98:	430a      	orrs	r2, r1
 8018f9a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8018f9c:	e004      	b.n	8018fa8 <HAL_TIM_PWM_ConfigChannel+0x1e0>
    }

    default:
      status = HAL_ERROR;
 8018f9e:	2317      	movs	r3, #23
 8018fa0:	18fb      	adds	r3, r7, r3
 8018fa2:	2201      	movs	r2, #1
 8018fa4:	701a      	strb	r2, [r3, #0]
      break;
 8018fa6:	46c0      	nop			@ (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8018fa8:	68fb      	ldr	r3, [r7, #12]
 8018faa:	223c      	movs	r2, #60	@ 0x3c
 8018fac:	2100      	movs	r1, #0
 8018fae:	5499      	strb	r1, [r3, r2]

  return status;
 8018fb0:	2317      	movs	r3, #23
 8018fb2:	18fb      	adds	r3, r7, r3
 8018fb4:	781b      	ldrb	r3, [r3, #0]
}
 8018fb6:	0018      	movs	r0, r3
 8018fb8:	46bd      	mov	sp, r7
 8018fba:	b006      	add	sp, #24
 8018fbc:	bd80      	pop	{r7, pc}
 8018fbe:	46c0      	nop			@ (mov r8, r8)
 8018fc0:	08027bcc 	.word	0x08027bcc
 8018fc4:	fffffbff 	.word	0xfffffbff

08018fc8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8018fc8:	b580      	push	{r7, lr}
 8018fca:	b084      	sub	sp, #16
 8018fcc:	af00      	add	r7, sp, #0
 8018fce:	6078      	str	r0, [r7, #4]
 8018fd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8018fd2:	230f      	movs	r3, #15
 8018fd4:	18fb      	adds	r3, r7, r3
 8018fd6:	2200      	movs	r2, #0
 8018fd8:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8018fda:	687b      	ldr	r3, [r7, #4]
 8018fdc:	223c      	movs	r2, #60	@ 0x3c
 8018fde:	5c9b      	ldrb	r3, [r3, r2]
 8018fe0:	2b01      	cmp	r3, #1
 8018fe2:	d101      	bne.n	8018fe8 <HAL_TIM_ConfigClockSource+0x20>
 8018fe4:	2302      	movs	r3, #2
 8018fe6:	e0c0      	b.n	801916a <HAL_TIM_ConfigClockSource+0x1a2>
 8018fe8:	687b      	ldr	r3, [r7, #4]
 8018fea:	223c      	movs	r2, #60	@ 0x3c
 8018fec:	2101      	movs	r1, #1
 8018fee:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 8018ff0:	687b      	ldr	r3, [r7, #4]
 8018ff2:	223d      	movs	r2, #61	@ 0x3d
 8018ff4:	2102      	movs	r1, #2
 8018ff6:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	681b      	ldr	r3, [r3, #0]
 8018ffc:	689b      	ldr	r3, [r3, #8]
 8018ffe:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8019000:	68bb      	ldr	r3, [r7, #8]
 8019002:	4a5c      	ldr	r2, [pc, #368]	@ (8019174 <HAL_TIM_ConfigClockSource+0x1ac>)
 8019004:	4013      	ands	r3, r2
 8019006:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8019008:	68bb      	ldr	r3, [r7, #8]
 801900a:	4a5b      	ldr	r2, [pc, #364]	@ (8019178 <HAL_TIM_ConfigClockSource+0x1b0>)
 801900c:	4013      	ands	r3, r2
 801900e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8019010:	687b      	ldr	r3, [r7, #4]
 8019012:	681b      	ldr	r3, [r3, #0]
 8019014:	68ba      	ldr	r2, [r7, #8]
 8019016:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8019018:	683b      	ldr	r3, [r7, #0]
 801901a:	681b      	ldr	r3, [r3, #0]
 801901c:	4a57      	ldr	r2, [pc, #348]	@ (801917c <HAL_TIM_ConfigClockSource+0x1b4>)
 801901e:	4293      	cmp	r3, r2
 8019020:	d100      	bne.n	8019024 <HAL_TIM_ConfigClockSource+0x5c>
 8019022:	e088      	b.n	8019136 <HAL_TIM_ConfigClockSource+0x16e>
 8019024:	4a55      	ldr	r2, [pc, #340]	@ (801917c <HAL_TIM_ConfigClockSource+0x1b4>)
 8019026:	4293      	cmp	r3, r2
 8019028:	d900      	bls.n	801902c <HAL_TIM_ConfigClockSource+0x64>
 801902a:	e08d      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 801902c:	2280      	movs	r2, #128	@ 0x80
 801902e:	0192      	lsls	r2, r2, #6
 8019030:	4293      	cmp	r3, r2
 8019032:	d03c      	beq.n	80190ae <HAL_TIM_ConfigClockSource+0xe6>
 8019034:	2280      	movs	r2, #128	@ 0x80
 8019036:	0192      	lsls	r2, r2, #6
 8019038:	4293      	cmp	r3, r2
 801903a:	d900      	bls.n	801903e <HAL_TIM_ConfigClockSource+0x76>
 801903c:	e084      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 801903e:	2280      	movs	r2, #128	@ 0x80
 8019040:	0152      	lsls	r2, r2, #5
 8019042:	4293      	cmp	r3, r2
 8019044:	d100      	bne.n	8019048 <HAL_TIM_ConfigClockSource+0x80>
 8019046:	e084      	b.n	8019152 <HAL_TIM_ConfigClockSource+0x18a>
 8019048:	2280      	movs	r2, #128	@ 0x80
 801904a:	0152      	lsls	r2, r2, #5
 801904c:	4293      	cmp	r3, r2
 801904e:	d900      	bls.n	8019052 <HAL_TIM_ConfigClockSource+0x8a>
 8019050:	e07a      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 8019052:	2b70      	cmp	r3, #112	@ 0x70
 8019054:	d014      	beq.n	8019080 <HAL_TIM_ConfigClockSource+0xb8>
 8019056:	d900      	bls.n	801905a <HAL_TIM_ConfigClockSource+0x92>
 8019058:	e076      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 801905a:	2b60      	cmp	r3, #96	@ 0x60
 801905c:	d04b      	beq.n	80190f6 <HAL_TIM_ConfigClockSource+0x12e>
 801905e:	d900      	bls.n	8019062 <HAL_TIM_ConfigClockSource+0x9a>
 8019060:	e072      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 8019062:	2b50      	cmp	r3, #80	@ 0x50
 8019064:	d037      	beq.n	80190d6 <HAL_TIM_ConfigClockSource+0x10e>
 8019066:	d900      	bls.n	801906a <HAL_TIM_ConfigClockSource+0xa2>
 8019068:	e06e      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 801906a:	2b40      	cmp	r3, #64	@ 0x40
 801906c:	d053      	beq.n	8019116 <HAL_TIM_ConfigClockSource+0x14e>
 801906e:	d86b      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 8019070:	2b20      	cmp	r3, #32
 8019072:	d060      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x16e>
 8019074:	d868      	bhi.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
 8019076:	2b00      	cmp	r3, #0
 8019078:	d05d      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x16e>
 801907a:	2b10      	cmp	r3, #16
 801907c:	d05b      	beq.n	8019136 <HAL_TIM_ConfigClockSource+0x16e>
 801907e:	e063      	b.n	8019148 <HAL_TIM_ConfigClockSource+0x180>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8019084:	683b      	ldr	r3, [r7, #0]
 8019086:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8019088:	683b      	ldr	r3, [r7, #0]
 801908a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 801908c:	683b      	ldr	r3, [r7, #0]
 801908e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8019090:	f000 fd18 	bl	8019ac4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8019094:	687b      	ldr	r3, [r7, #4]
 8019096:	681b      	ldr	r3, [r3, #0]
 8019098:	689b      	ldr	r3, [r3, #8]
 801909a:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 801909c:	68bb      	ldr	r3, [r7, #8]
 801909e:	2277      	movs	r2, #119	@ 0x77
 80190a0:	4313      	orrs	r3, r2
 80190a2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	681b      	ldr	r3, [r3, #0]
 80190a8:	68ba      	ldr	r2, [r7, #8]
 80190aa:	609a      	str	r2, [r3, #8]
      break;
 80190ac:	e052      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80190ae:	687b      	ldr	r3, [r7, #4]
 80190b0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80190b2:	683b      	ldr	r3, [r7, #0]
 80190b4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80190b6:	683b      	ldr	r3, [r7, #0]
 80190b8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80190ba:	683b      	ldr	r3, [r7, #0]
 80190bc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80190be:	f000 fd01 	bl	8019ac4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	681b      	ldr	r3, [r3, #0]
 80190c6:	689a      	ldr	r2, [r3, #8]
 80190c8:	687b      	ldr	r3, [r7, #4]
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	2180      	movs	r1, #128	@ 0x80
 80190ce:	01c9      	lsls	r1, r1, #7
 80190d0:	430a      	orrs	r2, r1
 80190d2:	609a      	str	r2, [r3, #8]
      break;
 80190d4:	e03e      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80190d6:	687b      	ldr	r3, [r7, #4]
 80190d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80190da:	683b      	ldr	r3, [r7, #0]
 80190dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80190de:	683b      	ldr	r3, [r7, #0]
 80190e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80190e2:	001a      	movs	r2, r3
 80190e4:	f000 fc72 	bl	80199cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80190e8:	687b      	ldr	r3, [r7, #4]
 80190ea:	681b      	ldr	r3, [r3, #0]
 80190ec:	2150      	movs	r1, #80	@ 0x50
 80190ee:	0018      	movs	r0, r3
 80190f0:	f000 fccc 	bl	8019a8c <TIM_ITRx_SetConfig>
      break;
 80190f4:	e02e      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80190f6:	687b      	ldr	r3, [r7, #4]
 80190f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80190fa:	683b      	ldr	r3, [r7, #0]
 80190fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80190fe:	683b      	ldr	r3, [r7, #0]
 8019100:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8019102:	001a      	movs	r2, r3
 8019104:	f000 fc90 	bl	8019a28 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8019108:	687b      	ldr	r3, [r7, #4]
 801910a:	681b      	ldr	r3, [r3, #0]
 801910c:	2160      	movs	r1, #96	@ 0x60
 801910e:	0018      	movs	r0, r3
 8019110:	f000 fcbc 	bl	8019a8c <TIM_ITRx_SetConfig>
      break;
 8019114:	e01e      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8019116:	687b      	ldr	r3, [r7, #4]
 8019118:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 801911a:	683b      	ldr	r3, [r7, #0]
 801911c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 801911e:	683b      	ldr	r3, [r7, #0]
 8019120:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8019122:	001a      	movs	r2, r3
 8019124:	f000 fc52 	bl	80199cc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8019128:	687b      	ldr	r3, [r7, #4]
 801912a:	681b      	ldr	r3, [r3, #0]
 801912c:	2140      	movs	r1, #64	@ 0x40
 801912e:	0018      	movs	r0, r3
 8019130:	f000 fcac 	bl	8019a8c <TIM_ITRx_SetConfig>
      break;
 8019134:	e00e      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>
    case TIM_CLOCKSOURCE_ITR7:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8019136:	687b      	ldr	r3, [r7, #4]
 8019138:	681a      	ldr	r2, [r3, #0]
 801913a:	683b      	ldr	r3, [r7, #0]
 801913c:	681b      	ldr	r3, [r3, #0]
 801913e:	0019      	movs	r1, r3
 8019140:	0010      	movs	r0, r2
 8019142:	f000 fca3 	bl	8019a8c <TIM_ITRx_SetConfig>
      break;
 8019146:	e005      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>
    }

    default:
      status = HAL_ERROR;
 8019148:	230f      	movs	r3, #15
 801914a:	18fb      	adds	r3, r7, r3
 801914c:	2201      	movs	r2, #1
 801914e:	701a      	strb	r2, [r3, #0]
      break;
 8019150:	e000      	b.n	8019154 <HAL_TIM_ConfigClockSource+0x18c>
      break;
 8019152:	46c0      	nop			@ (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8019154:	687b      	ldr	r3, [r7, #4]
 8019156:	223d      	movs	r2, #61	@ 0x3d
 8019158:	2101      	movs	r1, #1
 801915a:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 801915c:	687b      	ldr	r3, [r7, #4]
 801915e:	223c      	movs	r2, #60	@ 0x3c
 8019160:	2100      	movs	r1, #0
 8019162:	5499      	strb	r1, [r3, r2]

  return status;
 8019164:	230f      	movs	r3, #15
 8019166:	18fb      	adds	r3, r7, r3
 8019168:	781b      	ldrb	r3, [r3, #0]
}
 801916a:	0018      	movs	r0, r3
 801916c:	46bd      	mov	sp, r7
 801916e:	b004      	add	sp, #16
 8019170:	bd80      	pop	{r7, pc}
 8019172:	46c0      	nop			@ (mov r8, r8)
 8019174:	ffceff88 	.word	0xffceff88
 8019178:	ffff00ff 	.word	0xffff00ff
 801917c:	00100030 	.word	0x00100030

08019180 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8019180:	b580      	push	{r7, lr}
 8019182:	b082      	sub	sp, #8
 8019184:	af00      	add	r7, sp, #0
 8019186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8019188:	46c0      	nop			@ (mov r8, r8)
 801918a:	46bd      	mov	sp, r7
 801918c:	b002      	add	sp, #8
 801918e:	bd80      	pop	{r7, pc}

08019190 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8019190:	b580      	push	{r7, lr}
 8019192:	b082      	sub	sp, #8
 8019194:	af00      	add	r7, sp, #0
 8019196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8019198:	46c0      	nop			@ (mov r8, r8)
 801919a:	46bd      	mov	sp, r7
 801919c:	b002      	add	sp, #8
 801919e:	bd80      	pop	{r7, pc}

080191a0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80191a0:	b580      	push	{r7, lr}
 80191a2:	b082      	sub	sp, #8
 80191a4:	af00      	add	r7, sp, #0
 80191a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80191a8:	46c0      	nop			@ (mov r8, r8)
 80191aa:	46bd      	mov	sp, r7
 80191ac:	b002      	add	sp, #8
 80191ae:	bd80      	pop	{r7, pc}

080191b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80191b0:	b580      	push	{r7, lr}
 80191b2:	b082      	sub	sp, #8
 80191b4:	af00      	add	r7, sp, #0
 80191b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80191b8:	46c0      	nop			@ (mov r8, r8)
 80191ba:	46bd      	mov	sp, r7
 80191bc:	b002      	add	sp, #8
 80191be:	bd80      	pop	{r7, pc}

080191c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 80191c0:	b580      	push	{r7, lr}
 80191c2:	b082      	sub	sp, #8
 80191c4:	af00      	add	r7, sp, #0
 80191c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 80191c8:	46c0      	nop			@ (mov r8, r8)
 80191ca:	46bd      	mov	sp, r7
 80191cc:	b002      	add	sp, #8
 80191ce:	bd80      	pop	{r7, pc}

080191d0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80191d0:	b580      	push	{r7, lr}
 80191d2:	b082      	sub	sp, #8
 80191d4:	af00      	add	r7, sp, #0
 80191d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80191d8:	46c0      	nop			@ (mov r8, r8)
 80191da:	46bd      	mov	sp, r7
 80191dc:	b002      	add	sp, #8
 80191de:	bd80      	pop	{r7, pc}

080191e0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80191e0:	b580      	push	{r7, lr}
 80191e2:	b082      	sub	sp, #8
 80191e4:	af00      	add	r7, sp, #0
 80191e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80191e8:	46c0      	nop			@ (mov r8, r8)
 80191ea:	46bd      	mov	sp, r7
 80191ec:	b002      	add	sp, #8
 80191ee:	bd80      	pop	{r7, pc}

080191f0 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80191f0:	b580      	push	{r7, lr}
 80191f2:	b084      	sub	sp, #16
 80191f4:	af00      	add	r7, sp, #0
 80191f6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80191f8:	687b      	ldr	r3, [r7, #4]
 80191fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80191fc:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80191fe:	68fb      	ldr	r3, [r7, #12]
 8019200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019202:	687a      	ldr	r2, [r7, #4]
 8019204:	429a      	cmp	r2, r3
 8019206:	d107      	bne.n	8019218 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8019208:	68fb      	ldr	r3, [r7, #12]
 801920a:	2201      	movs	r2, #1
 801920c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801920e:	68fb      	ldr	r3, [r7, #12]
 8019210:	223e      	movs	r2, #62	@ 0x3e
 8019212:	2101      	movs	r1, #1
 8019214:	5499      	strb	r1, [r3, r2]
 8019216:	e02a      	b.n	801926e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8019218:	68fb      	ldr	r3, [r7, #12]
 801921a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801921c:	687a      	ldr	r2, [r7, #4]
 801921e:	429a      	cmp	r2, r3
 8019220:	d107      	bne.n	8019232 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8019222:	68fb      	ldr	r3, [r7, #12]
 8019224:	2202      	movs	r2, #2
 8019226:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8019228:	68fb      	ldr	r3, [r7, #12]
 801922a:	223f      	movs	r2, #63	@ 0x3f
 801922c:	2101      	movs	r1, #1
 801922e:	5499      	strb	r1, [r3, r2]
 8019230:	e01d      	b.n	801926e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8019232:	68fb      	ldr	r3, [r7, #12]
 8019234:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019236:	687a      	ldr	r2, [r7, #4]
 8019238:	429a      	cmp	r2, r3
 801923a:	d107      	bne.n	801924c <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801923c:	68fb      	ldr	r3, [r7, #12]
 801923e:	2204      	movs	r2, #4
 8019240:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8019242:	68fb      	ldr	r3, [r7, #12]
 8019244:	2240      	movs	r2, #64	@ 0x40
 8019246:	2101      	movs	r1, #1
 8019248:	5499      	strb	r1, [r3, r2]
 801924a:	e010      	b.n	801926e <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 801924c:	68fb      	ldr	r3, [r7, #12]
 801924e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019250:	687a      	ldr	r2, [r7, #4]
 8019252:	429a      	cmp	r2, r3
 8019254:	d107      	bne.n	8019266 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8019256:	68fb      	ldr	r3, [r7, #12]
 8019258:	2208      	movs	r2, #8
 801925a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 801925c:	68fb      	ldr	r3, [r7, #12]
 801925e:	2241      	movs	r2, #65	@ 0x41
 8019260:	2101      	movs	r1, #1
 8019262:	5499      	strb	r1, [r3, r2]
 8019264:	e003      	b.n	801926e <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8019266:	68fb      	ldr	r3, [r7, #12]
 8019268:	223d      	movs	r2, #61	@ 0x3d
 801926a:	2101      	movs	r1, #1
 801926c:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 801926e:	68fb      	ldr	r3, [r7, #12]
 8019270:	0018      	movs	r0, r3
 8019272:	f7ff ffb5 	bl	80191e0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8019276:	68fb      	ldr	r3, [r7, #12]
 8019278:	2200      	movs	r2, #0
 801927a:	771a      	strb	r2, [r3, #28]
}
 801927c:	46c0      	nop			@ (mov r8, r8)
 801927e:	46bd      	mov	sp, r7
 8019280:	b004      	add	sp, #16
 8019282:	bd80      	pop	{r7, pc}

08019284 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8019284:	b580      	push	{r7, lr}
 8019286:	b084      	sub	sp, #16
 8019288:	af00      	add	r7, sp, #0
 801928a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 801928c:	687b      	ldr	r3, [r7, #4]
 801928e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019290:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8019292:	68fb      	ldr	r3, [r7, #12]
 8019294:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019296:	687a      	ldr	r2, [r7, #4]
 8019298:	429a      	cmp	r2, r3
 801929a:	d10b      	bne.n	80192b4 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 801929c:	68fb      	ldr	r3, [r7, #12]
 801929e:	2201      	movs	r2, #1
 80192a0:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80192a2:	687b      	ldr	r3, [r7, #4]
 80192a4:	69db      	ldr	r3, [r3, #28]
 80192a6:	2b00      	cmp	r3, #0
 80192a8:	d136      	bne.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80192aa:	68fb      	ldr	r3, [r7, #12]
 80192ac:	223e      	movs	r2, #62	@ 0x3e
 80192ae:	2101      	movs	r1, #1
 80192b0:	5499      	strb	r1, [r3, r2]
 80192b2:	e031      	b.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80192b4:	68fb      	ldr	r3, [r7, #12]
 80192b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80192b8:	687a      	ldr	r2, [r7, #4]
 80192ba:	429a      	cmp	r2, r3
 80192bc:	d10b      	bne.n	80192d6 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80192be:	68fb      	ldr	r3, [r7, #12]
 80192c0:	2202      	movs	r2, #2
 80192c2:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80192c4:	687b      	ldr	r3, [r7, #4]
 80192c6:	69db      	ldr	r3, [r3, #28]
 80192c8:	2b00      	cmp	r3, #0
 80192ca:	d125      	bne.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80192cc:	68fb      	ldr	r3, [r7, #12]
 80192ce:	223f      	movs	r2, #63	@ 0x3f
 80192d0:	2101      	movs	r1, #1
 80192d2:	5499      	strb	r1, [r3, r2]
 80192d4:	e020      	b.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80192d6:	68fb      	ldr	r3, [r7, #12]
 80192d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80192da:	687a      	ldr	r2, [r7, #4]
 80192dc:	429a      	cmp	r2, r3
 80192de:	d10b      	bne.n	80192f8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80192e0:	68fb      	ldr	r3, [r7, #12]
 80192e2:	2204      	movs	r2, #4
 80192e4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80192e6:	687b      	ldr	r3, [r7, #4]
 80192e8:	69db      	ldr	r3, [r3, #28]
 80192ea:	2b00      	cmp	r3, #0
 80192ec:	d114      	bne.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80192ee:	68fb      	ldr	r3, [r7, #12]
 80192f0:	2240      	movs	r2, #64	@ 0x40
 80192f2:	2101      	movs	r1, #1
 80192f4:	5499      	strb	r1, [r3, r2]
 80192f6:	e00f      	b.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80192f8:	68fb      	ldr	r3, [r7, #12]
 80192fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80192fc:	687a      	ldr	r2, [r7, #4]
 80192fe:	429a      	cmp	r2, r3
 8019300:	d10a      	bne.n	8019318 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8019302:	68fb      	ldr	r3, [r7, #12]
 8019304:	2208      	movs	r2, #8
 8019306:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8019308:	687b      	ldr	r3, [r7, #4]
 801930a:	69db      	ldr	r3, [r3, #28]
 801930c:	2b00      	cmp	r3, #0
 801930e:	d103      	bne.n	8019318 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8019310:	68fb      	ldr	r3, [r7, #12]
 8019312:	2241      	movs	r2, #65	@ 0x41
 8019314:	2101      	movs	r1, #1
 8019316:	5499      	strb	r1, [r3, r2]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 8019318:	68fb      	ldr	r3, [r7, #12]
 801931a:	0018      	movs	r0, r3
 801931c:	f7ff ff48 	bl	80191b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8019320:	68fb      	ldr	r3, [r7, #12]
 8019322:	2200      	movs	r2, #0
 8019324:	771a      	strb	r2, [r3, #28]
}
 8019326:	46c0      	nop			@ (mov r8, r8)
 8019328:	46bd      	mov	sp, r7
 801932a:	b004      	add	sp, #16
 801932c:	bd80      	pop	{r7, pc}

0801932e <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 801932e:	b580      	push	{r7, lr}
 8019330:	b084      	sub	sp, #16
 8019332:	af00      	add	r7, sp, #0
 8019334:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8019336:	687b      	ldr	r3, [r7, #4]
 8019338:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801933a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 801933c:	68fb      	ldr	r3, [r7, #12]
 801933e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019340:	687a      	ldr	r2, [r7, #4]
 8019342:	429a      	cmp	r2, r3
 8019344:	d103      	bne.n	801934e <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	2201      	movs	r2, #1
 801934a:	771a      	strb	r2, [r3, #28]
 801934c:	e019      	b.n	8019382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 801934e:	68fb      	ldr	r3, [r7, #12]
 8019350:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8019352:	687a      	ldr	r2, [r7, #4]
 8019354:	429a      	cmp	r2, r3
 8019356:	d103      	bne.n	8019360 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8019358:	68fb      	ldr	r3, [r7, #12]
 801935a:	2202      	movs	r2, #2
 801935c:	771a      	strb	r2, [r3, #28]
 801935e:	e010      	b.n	8019382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8019360:	68fb      	ldr	r3, [r7, #12]
 8019362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019364:	687a      	ldr	r2, [r7, #4]
 8019366:	429a      	cmp	r2, r3
 8019368:	d103      	bne.n	8019372 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 801936a:	68fb      	ldr	r3, [r7, #12]
 801936c:	2204      	movs	r2, #4
 801936e:	771a      	strb	r2, [r3, #28]
 8019370:	e007      	b.n	8019382 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8019372:	68fb      	ldr	r3, [r7, #12]
 8019374:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8019376:	687a      	ldr	r2, [r7, #4]
 8019378:	429a      	cmp	r2, r3
 801937a:	d102      	bne.n	8019382 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 801937c:	68fb      	ldr	r3, [r7, #12]
 801937e:	2208      	movs	r2, #8
 8019380:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8019382:	68fb      	ldr	r3, [r7, #12]
 8019384:	0018      	movs	r0, r3
 8019386:	f7ff ff1b 	bl	80191c0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 801938a:	68fb      	ldr	r3, [r7, #12]
 801938c:	2200      	movs	r2, #0
 801938e:	771a      	strb	r2, [r3, #28]
}
 8019390:	46c0      	nop			@ (mov r8, r8)
 8019392:	46bd      	mov	sp, r7
 8019394:	b004      	add	sp, #16
 8019396:	bd80      	pop	{r7, pc}

08019398 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8019398:	b580      	push	{r7, lr}
 801939a:	b084      	sub	sp, #16
 801939c:	af00      	add	r7, sp, #0
 801939e:	6078      	str	r0, [r7, #4]
 80193a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80193a2:	687b      	ldr	r3, [r7, #4]
 80193a4:	681b      	ldr	r3, [r3, #0]
 80193a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80193a8:	687b      	ldr	r3, [r7, #4]
 80193aa:	4a35      	ldr	r2, [pc, #212]	@ (8019480 <TIM_Base_SetConfig+0xe8>)
 80193ac:	4293      	cmp	r3, r2
 80193ae:	d008      	beq.n	80193c2 <TIM_Base_SetConfig+0x2a>
 80193b0:	687a      	ldr	r2, [r7, #4]
 80193b2:	2380      	movs	r3, #128	@ 0x80
 80193b4:	05db      	lsls	r3, r3, #23
 80193b6:	429a      	cmp	r2, r3
 80193b8:	d003      	beq.n	80193c2 <TIM_Base_SetConfig+0x2a>
 80193ba:	687b      	ldr	r3, [r7, #4]
 80193bc:	4a31      	ldr	r2, [pc, #196]	@ (8019484 <TIM_Base_SetConfig+0xec>)
 80193be:	4293      	cmp	r3, r2
 80193c0:	d108      	bne.n	80193d4 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80193c2:	68fb      	ldr	r3, [r7, #12]
 80193c4:	2270      	movs	r2, #112	@ 0x70
 80193c6:	4393      	bics	r3, r2
 80193c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80193ca:	683b      	ldr	r3, [r7, #0]
 80193cc:	685b      	ldr	r3, [r3, #4]
 80193ce:	68fa      	ldr	r2, [r7, #12]
 80193d0:	4313      	orrs	r3, r2
 80193d2:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80193d4:	687b      	ldr	r3, [r7, #4]
 80193d6:	4a2a      	ldr	r2, [pc, #168]	@ (8019480 <TIM_Base_SetConfig+0xe8>)
 80193d8:	4293      	cmp	r3, r2
 80193da:	d010      	beq.n	80193fe <TIM_Base_SetConfig+0x66>
 80193dc:	687a      	ldr	r2, [r7, #4]
 80193de:	2380      	movs	r3, #128	@ 0x80
 80193e0:	05db      	lsls	r3, r3, #23
 80193e2:	429a      	cmp	r2, r3
 80193e4:	d00b      	beq.n	80193fe <TIM_Base_SetConfig+0x66>
 80193e6:	687b      	ldr	r3, [r7, #4]
 80193e8:	4a26      	ldr	r2, [pc, #152]	@ (8019484 <TIM_Base_SetConfig+0xec>)
 80193ea:	4293      	cmp	r3, r2
 80193ec:	d007      	beq.n	80193fe <TIM_Base_SetConfig+0x66>
 80193ee:	687b      	ldr	r3, [r7, #4]
 80193f0:	4a25      	ldr	r2, [pc, #148]	@ (8019488 <TIM_Base_SetConfig+0xf0>)
 80193f2:	4293      	cmp	r3, r2
 80193f4:	d003      	beq.n	80193fe <TIM_Base_SetConfig+0x66>
 80193f6:	687b      	ldr	r3, [r7, #4]
 80193f8:	4a24      	ldr	r2, [pc, #144]	@ (801948c <TIM_Base_SetConfig+0xf4>)
 80193fa:	4293      	cmp	r3, r2
 80193fc:	d108      	bne.n	8019410 <TIM_Base_SetConfig+0x78>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80193fe:	68fb      	ldr	r3, [r7, #12]
 8019400:	4a23      	ldr	r2, [pc, #140]	@ (8019490 <TIM_Base_SetConfig+0xf8>)
 8019402:	4013      	ands	r3, r2
 8019404:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8019406:	683b      	ldr	r3, [r7, #0]
 8019408:	68db      	ldr	r3, [r3, #12]
 801940a:	68fa      	ldr	r2, [r7, #12]
 801940c:	4313      	orrs	r3, r2
 801940e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8019410:	68fb      	ldr	r3, [r7, #12]
 8019412:	2280      	movs	r2, #128	@ 0x80
 8019414:	4393      	bics	r3, r2
 8019416:	001a      	movs	r2, r3
 8019418:	683b      	ldr	r3, [r7, #0]
 801941a:	695b      	ldr	r3, [r3, #20]
 801941c:	4313      	orrs	r3, r2
 801941e:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8019420:	687b      	ldr	r3, [r7, #4]
 8019422:	68fa      	ldr	r2, [r7, #12]
 8019424:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8019426:	683b      	ldr	r3, [r7, #0]
 8019428:	689a      	ldr	r2, [r3, #8]
 801942a:	687b      	ldr	r3, [r7, #4]
 801942c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 801942e:	683b      	ldr	r3, [r7, #0]
 8019430:	681a      	ldr	r2, [r3, #0]
 8019432:	687b      	ldr	r3, [r7, #4]
 8019434:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8019436:	687b      	ldr	r3, [r7, #4]
 8019438:	4a11      	ldr	r2, [pc, #68]	@ (8019480 <TIM_Base_SetConfig+0xe8>)
 801943a:	4293      	cmp	r3, r2
 801943c:	d007      	beq.n	801944e <TIM_Base_SetConfig+0xb6>
 801943e:	687b      	ldr	r3, [r7, #4]
 8019440:	4a11      	ldr	r2, [pc, #68]	@ (8019488 <TIM_Base_SetConfig+0xf0>)
 8019442:	4293      	cmp	r3, r2
 8019444:	d003      	beq.n	801944e <TIM_Base_SetConfig+0xb6>
 8019446:	687b      	ldr	r3, [r7, #4]
 8019448:	4a10      	ldr	r2, [pc, #64]	@ (801948c <TIM_Base_SetConfig+0xf4>)
 801944a:	4293      	cmp	r3, r2
 801944c:	d103      	bne.n	8019456 <TIM_Base_SetConfig+0xbe>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 801944e:	683b      	ldr	r3, [r7, #0]
 8019450:	691a      	ldr	r2, [r3, #16]
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8019456:	687b      	ldr	r3, [r7, #4]
 8019458:	2201      	movs	r2, #1
 801945a:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 801945c:	687b      	ldr	r3, [r7, #4]
 801945e:	691b      	ldr	r3, [r3, #16]
 8019460:	2201      	movs	r2, #1
 8019462:	4013      	ands	r3, r2
 8019464:	2b01      	cmp	r3, #1
 8019466:	d106      	bne.n	8019476 <TIM_Base_SetConfig+0xde>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	691b      	ldr	r3, [r3, #16]
 801946c:	2201      	movs	r2, #1
 801946e:	4393      	bics	r3, r2
 8019470:	001a      	movs	r2, r3
 8019472:	687b      	ldr	r3, [r7, #4]
 8019474:	611a      	str	r2, [r3, #16]
  }
}
 8019476:	46c0      	nop			@ (mov r8, r8)
 8019478:	46bd      	mov	sp, r7
 801947a:	b004      	add	sp, #16
 801947c:	bd80      	pop	{r7, pc}
 801947e:	46c0      	nop			@ (mov r8, r8)
 8019480:	40012c00 	.word	0x40012c00
 8019484:	40000400 	.word	0x40000400
 8019488:	40014000 	.word	0x40014000
 801948c:	40014400 	.word	0x40014400
 8019490:	fffffcff 	.word	0xfffffcff

08019494 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019494:	b580      	push	{r7, lr}
 8019496:	b086      	sub	sp, #24
 8019498:	af00      	add	r7, sp, #0
 801949a:	6078      	str	r0, [r7, #4]
 801949c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801949e:	687b      	ldr	r3, [r7, #4]
 80194a0:	6a1b      	ldr	r3, [r3, #32]
 80194a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	6a1b      	ldr	r3, [r3, #32]
 80194a8:	2201      	movs	r2, #1
 80194aa:	4393      	bics	r3, r2
 80194ac:	001a      	movs	r2, r3
 80194ae:	687b      	ldr	r3, [r7, #4]
 80194b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80194b2:	687b      	ldr	r3, [r7, #4]
 80194b4:	685b      	ldr	r3, [r3, #4]
 80194b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	699b      	ldr	r3, [r3, #24]
 80194bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80194be:	68fb      	ldr	r3, [r7, #12]
 80194c0:	4a2e      	ldr	r2, [pc, #184]	@ (801957c <TIM_OC1_SetConfig+0xe8>)
 80194c2:	4013      	ands	r3, r2
 80194c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	2203      	movs	r2, #3
 80194ca:	4393      	bics	r3, r2
 80194cc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80194ce:	683b      	ldr	r3, [r7, #0]
 80194d0:	681b      	ldr	r3, [r3, #0]
 80194d2:	68fa      	ldr	r2, [r7, #12]
 80194d4:	4313      	orrs	r3, r2
 80194d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80194d8:	697b      	ldr	r3, [r7, #20]
 80194da:	2202      	movs	r2, #2
 80194dc:	4393      	bics	r3, r2
 80194de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80194e0:	683b      	ldr	r3, [r7, #0]
 80194e2:	689b      	ldr	r3, [r3, #8]
 80194e4:	697a      	ldr	r2, [r7, #20]
 80194e6:	4313      	orrs	r3, r2
 80194e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80194ea:	687b      	ldr	r3, [r7, #4]
 80194ec:	4a24      	ldr	r2, [pc, #144]	@ (8019580 <TIM_OC1_SetConfig+0xec>)
 80194ee:	4293      	cmp	r3, r2
 80194f0:	d007      	beq.n	8019502 <TIM_OC1_SetConfig+0x6e>
 80194f2:	687b      	ldr	r3, [r7, #4]
 80194f4:	4a23      	ldr	r2, [pc, #140]	@ (8019584 <TIM_OC1_SetConfig+0xf0>)
 80194f6:	4293      	cmp	r3, r2
 80194f8:	d003      	beq.n	8019502 <TIM_OC1_SetConfig+0x6e>
 80194fa:	687b      	ldr	r3, [r7, #4]
 80194fc:	4a22      	ldr	r2, [pc, #136]	@ (8019588 <TIM_OC1_SetConfig+0xf4>)
 80194fe:	4293      	cmp	r3, r2
 8019500:	d10c      	bne.n	801951c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8019502:	697b      	ldr	r3, [r7, #20]
 8019504:	2208      	movs	r2, #8
 8019506:	4393      	bics	r3, r2
 8019508:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 801950a:	683b      	ldr	r3, [r7, #0]
 801950c:	68db      	ldr	r3, [r3, #12]
 801950e:	697a      	ldr	r2, [r7, #20]
 8019510:	4313      	orrs	r3, r2
 8019512:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8019514:	697b      	ldr	r3, [r7, #20]
 8019516:	2204      	movs	r2, #4
 8019518:	4393      	bics	r3, r2
 801951a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	4a18      	ldr	r2, [pc, #96]	@ (8019580 <TIM_OC1_SetConfig+0xec>)
 8019520:	4293      	cmp	r3, r2
 8019522:	d007      	beq.n	8019534 <TIM_OC1_SetConfig+0xa0>
 8019524:	687b      	ldr	r3, [r7, #4]
 8019526:	4a17      	ldr	r2, [pc, #92]	@ (8019584 <TIM_OC1_SetConfig+0xf0>)
 8019528:	4293      	cmp	r3, r2
 801952a:	d003      	beq.n	8019534 <TIM_OC1_SetConfig+0xa0>
 801952c:	687b      	ldr	r3, [r7, #4]
 801952e:	4a16      	ldr	r2, [pc, #88]	@ (8019588 <TIM_OC1_SetConfig+0xf4>)
 8019530:	4293      	cmp	r3, r2
 8019532:	d111      	bne.n	8019558 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8019534:	693b      	ldr	r3, [r7, #16]
 8019536:	4a15      	ldr	r2, [pc, #84]	@ (801958c <TIM_OC1_SetConfig+0xf8>)
 8019538:	4013      	ands	r3, r2
 801953a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 801953c:	693b      	ldr	r3, [r7, #16]
 801953e:	4a14      	ldr	r2, [pc, #80]	@ (8019590 <TIM_OC1_SetConfig+0xfc>)
 8019540:	4013      	ands	r3, r2
 8019542:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8019544:	683b      	ldr	r3, [r7, #0]
 8019546:	695b      	ldr	r3, [r3, #20]
 8019548:	693a      	ldr	r2, [r7, #16]
 801954a:	4313      	orrs	r3, r2
 801954c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 801954e:	683b      	ldr	r3, [r7, #0]
 8019550:	699b      	ldr	r3, [r3, #24]
 8019552:	693a      	ldr	r2, [r7, #16]
 8019554:	4313      	orrs	r3, r2
 8019556:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	693a      	ldr	r2, [r7, #16]
 801955c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	68fa      	ldr	r2, [r7, #12]
 8019562:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8019564:	683b      	ldr	r3, [r7, #0]
 8019566:	685a      	ldr	r2, [r3, #4]
 8019568:	687b      	ldr	r3, [r7, #4]
 801956a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801956c:	687b      	ldr	r3, [r7, #4]
 801956e:	697a      	ldr	r2, [r7, #20]
 8019570:	621a      	str	r2, [r3, #32]
}
 8019572:	46c0      	nop			@ (mov r8, r8)
 8019574:	46bd      	mov	sp, r7
 8019576:	b006      	add	sp, #24
 8019578:	bd80      	pop	{r7, pc}
 801957a:	46c0      	nop			@ (mov r8, r8)
 801957c:	fffeff8f 	.word	0xfffeff8f
 8019580:	40012c00 	.word	0x40012c00
 8019584:	40014000 	.word	0x40014000
 8019588:	40014400 	.word	0x40014400
 801958c:	fffffeff 	.word	0xfffffeff
 8019590:	fffffdff 	.word	0xfffffdff

08019594 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019594:	b580      	push	{r7, lr}
 8019596:	b086      	sub	sp, #24
 8019598:	af00      	add	r7, sp, #0
 801959a:	6078      	str	r0, [r7, #4]
 801959c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801959e:	687b      	ldr	r3, [r7, #4]
 80195a0:	6a1b      	ldr	r3, [r3, #32]
 80195a2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80195a4:	687b      	ldr	r3, [r7, #4]
 80195a6:	6a1b      	ldr	r3, [r3, #32]
 80195a8:	2210      	movs	r2, #16
 80195aa:	4393      	bics	r3, r2
 80195ac:	001a      	movs	r2, r3
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80195b2:	687b      	ldr	r3, [r7, #4]
 80195b4:	685b      	ldr	r3, [r3, #4]
 80195b6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80195b8:	687b      	ldr	r3, [r7, #4]
 80195ba:	699b      	ldr	r3, [r3, #24]
 80195bc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80195be:	68fb      	ldr	r3, [r7, #12]
 80195c0:	4a2c      	ldr	r2, [pc, #176]	@ (8019674 <TIM_OC2_SetConfig+0xe0>)
 80195c2:	4013      	ands	r3, r2
 80195c4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80195c6:	68fb      	ldr	r3, [r7, #12]
 80195c8:	4a2b      	ldr	r2, [pc, #172]	@ (8019678 <TIM_OC2_SetConfig+0xe4>)
 80195ca:	4013      	ands	r3, r2
 80195cc:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80195ce:	683b      	ldr	r3, [r7, #0]
 80195d0:	681b      	ldr	r3, [r3, #0]
 80195d2:	021b      	lsls	r3, r3, #8
 80195d4:	68fa      	ldr	r2, [r7, #12]
 80195d6:	4313      	orrs	r3, r2
 80195d8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80195da:	697b      	ldr	r3, [r7, #20]
 80195dc:	2220      	movs	r2, #32
 80195de:	4393      	bics	r3, r2
 80195e0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80195e2:	683b      	ldr	r3, [r7, #0]
 80195e4:	689b      	ldr	r3, [r3, #8]
 80195e6:	011b      	lsls	r3, r3, #4
 80195e8:	697a      	ldr	r2, [r7, #20]
 80195ea:	4313      	orrs	r3, r2
 80195ec:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80195ee:	687b      	ldr	r3, [r7, #4]
 80195f0:	4a22      	ldr	r2, [pc, #136]	@ (801967c <TIM_OC2_SetConfig+0xe8>)
 80195f2:	4293      	cmp	r3, r2
 80195f4:	d10d      	bne.n	8019612 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80195f6:	697b      	ldr	r3, [r7, #20]
 80195f8:	2280      	movs	r2, #128	@ 0x80
 80195fa:	4393      	bics	r3, r2
 80195fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80195fe:	683b      	ldr	r3, [r7, #0]
 8019600:	68db      	ldr	r3, [r3, #12]
 8019602:	011b      	lsls	r3, r3, #4
 8019604:	697a      	ldr	r2, [r7, #20]
 8019606:	4313      	orrs	r3, r2
 8019608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 801960a:	697b      	ldr	r3, [r7, #20]
 801960c:	2240      	movs	r2, #64	@ 0x40
 801960e:	4393      	bics	r3, r2
 8019610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	4a19      	ldr	r2, [pc, #100]	@ (801967c <TIM_OC2_SetConfig+0xe8>)
 8019616:	4293      	cmp	r3, r2
 8019618:	d007      	beq.n	801962a <TIM_OC2_SetConfig+0x96>
 801961a:	687b      	ldr	r3, [r7, #4]
 801961c:	4a18      	ldr	r2, [pc, #96]	@ (8019680 <TIM_OC2_SetConfig+0xec>)
 801961e:	4293      	cmp	r3, r2
 8019620:	d003      	beq.n	801962a <TIM_OC2_SetConfig+0x96>
 8019622:	687b      	ldr	r3, [r7, #4]
 8019624:	4a17      	ldr	r2, [pc, #92]	@ (8019684 <TIM_OC2_SetConfig+0xf0>)
 8019626:	4293      	cmp	r3, r2
 8019628:	d113      	bne.n	8019652 <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 801962a:	693b      	ldr	r3, [r7, #16]
 801962c:	4a16      	ldr	r2, [pc, #88]	@ (8019688 <TIM_OC2_SetConfig+0xf4>)
 801962e:	4013      	ands	r3, r2
 8019630:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8019632:	693b      	ldr	r3, [r7, #16]
 8019634:	4a15      	ldr	r2, [pc, #84]	@ (801968c <TIM_OC2_SetConfig+0xf8>)
 8019636:	4013      	ands	r3, r2
 8019638:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 801963a:	683b      	ldr	r3, [r7, #0]
 801963c:	695b      	ldr	r3, [r3, #20]
 801963e:	009b      	lsls	r3, r3, #2
 8019640:	693a      	ldr	r2, [r7, #16]
 8019642:	4313      	orrs	r3, r2
 8019644:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8019646:	683b      	ldr	r3, [r7, #0]
 8019648:	699b      	ldr	r3, [r3, #24]
 801964a:	009b      	lsls	r3, r3, #2
 801964c:	693a      	ldr	r2, [r7, #16]
 801964e:	4313      	orrs	r3, r2
 8019650:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019652:	687b      	ldr	r3, [r7, #4]
 8019654:	693a      	ldr	r2, [r7, #16]
 8019656:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8019658:	687b      	ldr	r3, [r7, #4]
 801965a:	68fa      	ldr	r2, [r7, #12]
 801965c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 801965e:	683b      	ldr	r3, [r7, #0]
 8019660:	685a      	ldr	r2, [r3, #4]
 8019662:	687b      	ldr	r3, [r7, #4]
 8019664:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8019666:	687b      	ldr	r3, [r7, #4]
 8019668:	697a      	ldr	r2, [r7, #20]
 801966a:	621a      	str	r2, [r3, #32]
}
 801966c:	46c0      	nop			@ (mov r8, r8)
 801966e:	46bd      	mov	sp, r7
 8019670:	b006      	add	sp, #24
 8019672:	bd80      	pop	{r7, pc}
 8019674:	feff8fff 	.word	0xfeff8fff
 8019678:	fffffcff 	.word	0xfffffcff
 801967c:	40012c00 	.word	0x40012c00
 8019680:	40014000 	.word	0x40014000
 8019684:	40014400 	.word	0x40014400
 8019688:	fffffbff 	.word	0xfffffbff
 801968c:	fffff7ff 	.word	0xfffff7ff

08019690 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019690:	b580      	push	{r7, lr}
 8019692:	b086      	sub	sp, #24
 8019694:	af00      	add	r7, sp, #0
 8019696:	6078      	str	r0, [r7, #4]
 8019698:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801969a:	687b      	ldr	r3, [r7, #4]
 801969c:	6a1b      	ldr	r3, [r3, #32]
 801969e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80196a0:	687b      	ldr	r3, [r7, #4]
 80196a2:	6a1b      	ldr	r3, [r3, #32]
 80196a4:	4a31      	ldr	r2, [pc, #196]	@ (801976c <TIM_OC3_SetConfig+0xdc>)
 80196a6:	401a      	ands	r2, r3
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80196ac:	687b      	ldr	r3, [r7, #4]
 80196ae:	685b      	ldr	r3, [r3, #4]
 80196b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80196b2:	687b      	ldr	r3, [r7, #4]
 80196b4:	69db      	ldr	r3, [r3, #28]
 80196b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80196b8:	68fb      	ldr	r3, [r7, #12]
 80196ba:	4a2d      	ldr	r2, [pc, #180]	@ (8019770 <TIM_OC3_SetConfig+0xe0>)
 80196bc:	4013      	ands	r3, r2
 80196be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80196c0:	68fb      	ldr	r3, [r7, #12]
 80196c2:	2203      	movs	r2, #3
 80196c4:	4393      	bics	r3, r2
 80196c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80196c8:	683b      	ldr	r3, [r7, #0]
 80196ca:	681b      	ldr	r3, [r3, #0]
 80196cc:	68fa      	ldr	r2, [r7, #12]
 80196ce:	4313      	orrs	r3, r2
 80196d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80196d2:	697b      	ldr	r3, [r7, #20]
 80196d4:	4a27      	ldr	r2, [pc, #156]	@ (8019774 <TIM_OC3_SetConfig+0xe4>)
 80196d6:	4013      	ands	r3, r2
 80196d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80196da:	683b      	ldr	r3, [r7, #0]
 80196dc:	689b      	ldr	r3, [r3, #8]
 80196de:	021b      	lsls	r3, r3, #8
 80196e0:	697a      	ldr	r2, [r7, #20]
 80196e2:	4313      	orrs	r3, r2
 80196e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80196e6:	687b      	ldr	r3, [r7, #4]
 80196e8:	4a23      	ldr	r2, [pc, #140]	@ (8019778 <TIM_OC3_SetConfig+0xe8>)
 80196ea:	4293      	cmp	r3, r2
 80196ec:	d10d      	bne.n	801970a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80196ee:	697b      	ldr	r3, [r7, #20]
 80196f0:	4a22      	ldr	r2, [pc, #136]	@ (801977c <TIM_OC3_SetConfig+0xec>)
 80196f2:	4013      	ands	r3, r2
 80196f4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80196f6:	683b      	ldr	r3, [r7, #0]
 80196f8:	68db      	ldr	r3, [r3, #12]
 80196fa:	021b      	lsls	r3, r3, #8
 80196fc:	697a      	ldr	r2, [r7, #20]
 80196fe:	4313      	orrs	r3, r2
 8019700:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8019702:	697b      	ldr	r3, [r7, #20]
 8019704:	4a1e      	ldr	r2, [pc, #120]	@ (8019780 <TIM_OC3_SetConfig+0xf0>)
 8019706:	4013      	ands	r3, r2
 8019708:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801970a:	687b      	ldr	r3, [r7, #4]
 801970c:	4a1a      	ldr	r2, [pc, #104]	@ (8019778 <TIM_OC3_SetConfig+0xe8>)
 801970e:	4293      	cmp	r3, r2
 8019710:	d007      	beq.n	8019722 <TIM_OC3_SetConfig+0x92>
 8019712:	687b      	ldr	r3, [r7, #4]
 8019714:	4a1b      	ldr	r2, [pc, #108]	@ (8019784 <TIM_OC3_SetConfig+0xf4>)
 8019716:	4293      	cmp	r3, r2
 8019718:	d003      	beq.n	8019722 <TIM_OC3_SetConfig+0x92>
 801971a:	687b      	ldr	r3, [r7, #4]
 801971c:	4a1a      	ldr	r2, [pc, #104]	@ (8019788 <TIM_OC3_SetConfig+0xf8>)
 801971e:	4293      	cmp	r3, r2
 8019720:	d113      	bne.n	801974a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8019722:	693b      	ldr	r3, [r7, #16]
 8019724:	4a19      	ldr	r2, [pc, #100]	@ (801978c <TIM_OC3_SetConfig+0xfc>)
 8019726:	4013      	ands	r3, r2
 8019728:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801972a:	693b      	ldr	r3, [r7, #16]
 801972c:	4a18      	ldr	r2, [pc, #96]	@ (8019790 <TIM_OC3_SetConfig+0x100>)
 801972e:	4013      	ands	r3, r2
 8019730:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8019732:	683b      	ldr	r3, [r7, #0]
 8019734:	695b      	ldr	r3, [r3, #20]
 8019736:	011b      	lsls	r3, r3, #4
 8019738:	693a      	ldr	r2, [r7, #16]
 801973a:	4313      	orrs	r3, r2
 801973c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 801973e:	683b      	ldr	r3, [r7, #0]
 8019740:	699b      	ldr	r3, [r3, #24]
 8019742:	011b      	lsls	r3, r3, #4
 8019744:	693a      	ldr	r2, [r7, #16]
 8019746:	4313      	orrs	r3, r2
 8019748:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801974a:	687b      	ldr	r3, [r7, #4]
 801974c:	693a      	ldr	r2, [r7, #16]
 801974e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8019750:	687b      	ldr	r3, [r7, #4]
 8019752:	68fa      	ldr	r2, [r7, #12]
 8019754:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8019756:	683b      	ldr	r3, [r7, #0]
 8019758:	685a      	ldr	r2, [r3, #4]
 801975a:	687b      	ldr	r3, [r7, #4]
 801975c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801975e:	687b      	ldr	r3, [r7, #4]
 8019760:	697a      	ldr	r2, [r7, #20]
 8019762:	621a      	str	r2, [r3, #32]
}
 8019764:	46c0      	nop			@ (mov r8, r8)
 8019766:	46bd      	mov	sp, r7
 8019768:	b006      	add	sp, #24
 801976a:	bd80      	pop	{r7, pc}
 801976c:	fffffeff 	.word	0xfffffeff
 8019770:	fffeff8f 	.word	0xfffeff8f
 8019774:	fffffdff 	.word	0xfffffdff
 8019778:	40012c00 	.word	0x40012c00
 801977c:	fffff7ff 	.word	0xfffff7ff
 8019780:	fffffbff 	.word	0xfffffbff
 8019784:	40014000 	.word	0x40014000
 8019788:	40014400 	.word	0x40014400
 801978c:	ffffefff 	.word	0xffffefff
 8019790:	ffffdfff 	.word	0xffffdfff

08019794 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8019794:	b580      	push	{r7, lr}
 8019796:	b086      	sub	sp, #24
 8019798:	af00      	add	r7, sp, #0
 801979a:	6078      	str	r0, [r7, #4]
 801979c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801979e:	687b      	ldr	r3, [r7, #4]
 80197a0:	6a1b      	ldr	r3, [r3, #32]
 80197a2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80197a4:	687b      	ldr	r3, [r7, #4]
 80197a6:	6a1b      	ldr	r3, [r3, #32]
 80197a8:	4a24      	ldr	r2, [pc, #144]	@ (801983c <TIM_OC4_SetConfig+0xa8>)
 80197aa:	401a      	ands	r2, r3
 80197ac:	687b      	ldr	r3, [r7, #4]
 80197ae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80197b0:	687b      	ldr	r3, [r7, #4]
 80197b2:	685b      	ldr	r3, [r3, #4]
 80197b4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80197b6:	687b      	ldr	r3, [r7, #4]
 80197b8:	69db      	ldr	r3, [r3, #28]
 80197ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80197bc:	68fb      	ldr	r3, [r7, #12]
 80197be:	4a20      	ldr	r2, [pc, #128]	@ (8019840 <TIM_OC4_SetConfig+0xac>)
 80197c0:	4013      	ands	r3, r2
 80197c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80197c4:	68fb      	ldr	r3, [r7, #12]
 80197c6:	4a1f      	ldr	r2, [pc, #124]	@ (8019844 <TIM_OC4_SetConfig+0xb0>)
 80197c8:	4013      	ands	r3, r2
 80197ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80197cc:	683b      	ldr	r3, [r7, #0]
 80197ce:	681b      	ldr	r3, [r3, #0]
 80197d0:	021b      	lsls	r3, r3, #8
 80197d2:	68fa      	ldr	r2, [r7, #12]
 80197d4:	4313      	orrs	r3, r2
 80197d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80197d8:	693b      	ldr	r3, [r7, #16]
 80197da:	4a1b      	ldr	r2, [pc, #108]	@ (8019848 <TIM_OC4_SetConfig+0xb4>)
 80197dc:	4013      	ands	r3, r2
 80197de:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80197e0:	683b      	ldr	r3, [r7, #0]
 80197e2:	689b      	ldr	r3, [r3, #8]
 80197e4:	031b      	lsls	r3, r3, #12
 80197e6:	693a      	ldr	r2, [r7, #16]
 80197e8:	4313      	orrs	r3, r2
 80197ea:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80197ec:	687b      	ldr	r3, [r7, #4]
 80197ee:	4a17      	ldr	r2, [pc, #92]	@ (801984c <TIM_OC4_SetConfig+0xb8>)
 80197f0:	4293      	cmp	r3, r2
 80197f2:	d007      	beq.n	8019804 <TIM_OC4_SetConfig+0x70>
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	4a16      	ldr	r2, [pc, #88]	@ (8019850 <TIM_OC4_SetConfig+0xbc>)
 80197f8:	4293      	cmp	r3, r2
 80197fa:	d003      	beq.n	8019804 <TIM_OC4_SetConfig+0x70>
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	4a15      	ldr	r2, [pc, #84]	@ (8019854 <TIM_OC4_SetConfig+0xc0>)
 8019800:	4293      	cmp	r3, r2
 8019802:	d109      	bne.n	8019818 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8019804:	697b      	ldr	r3, [r7, #20]
 8019806:	4a14      	ldr	r2, [pc, #80]	@ (8019858 <TIM_OC4_SetConfig+0xc4>)
 8019808:	4013      	ands	r3, r2
 801980a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 801980c:	683b      	ldr	r3, [r7, #0]
 801980e:	695b      	ldr	r3, [r3, #20]
 8019810:	019b      	lsls	r3, r3, #6
 8019812:	697a      	ldr	r2, [r7, #20]
 8019814:	4313      	orrs	r3, r2
 8019816:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8019818:	687b      	ldr	r3, [r7, #4]
 801981a:	697a      	ldr	r2, [r7, #20]
 801981c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 801981e:	687b      	ldr	r3, [r7, #4]
 8019820:	68fa      	ldr	r2, [r7, #12]
 8019822:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8019824:	683b      	ldr	r3, [r7, #0]
 8019826:	685a      	ldr	r2, [r3, #4]
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	693a      	ldr	r2, [r7, #16]
 8019830:	621a      	str	r2, [r3, #32]
}
 8019832:	46c0      	nop			@ (mov r8, r8)
 8019834:	46bd      	mov	sp, r7
 8019836:	b006      	add	sp, #24
 8019838:	bd80      	pop	{r7, pc}
 801983a:	46c0      	nop			@ (mov r8, r8)
 801983c:	ffffefff 	.word	0xffffefff
 8019840:	feff8fff 	.word	0xfeff8fff
 8019844:	fffffcff 	.word	0xfffffcff
 8019848:	ffffdfff 	.word	0xffffdfff
 801984c:	40012c00 	.word	0x40012c00
 8019850:	40014000 	.word	0x40014000
 8019854:	40014400 	.word	0x40014400
 8019858:	ffffbfff 	.word	0xffffbfff

0801985c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 801985c:	b580      	push	{r7, lr}
 801985e:	b086      	sub	sp, #24
 8019860:	af00      	add	r7, sp, #0
 8019862:	6078      	str	r0, [r7, #4]
 8019864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8019866:	687b      	ldr	r3, [r7, #4]
 8019868:	6a1b      	ldr	r3, [r3, #32]
 801986a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 801986c:	687b      	ldr	r3, [r7, #4]
 801986e:	6a1b      	ldr	r3, [r3, #32]
 8019870:	4a21      	ldr	r2, [pc, #132]	@ (80198f8 <TIM_OC5_SetConfig+0x9c>)
 8019872:	401a      	ands	r2, r3
 8019874:	687b      	ldr	r3, [r7, #4]
 8019876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8019878:	687b      	ldr	r3, [r7, #4]
 801987a:	685b      	ldr	r3, [r3, #4]
 801987c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 801987e:	687b      	ldr	r3, [r7, #4]
 8019880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	4a1d      	ldr	r2, [pc, #116]	@ (80198fc <TIM_OC5_SetConfig+0xa0>)
 8019888:	4013      	ands	r3, r2
 801988a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 801988c:	683b      	ldr	r3, [r7, #0]
 801988e:	681b      	ldr	r3, [r3, #0]
 8019890:	68fa      	ldr	r2, [r7, #12]
 8019892:	4313      	orrs	r3, r2
 8019894:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8019896:	693b      	ldr	r3, [r7, #16]
 8019898:	4a19      	ldr	r2, [pc, #100]	@ (8019900 <TIM_OC5_SetConfig+0xa4>)
 801989a:	4013      	ands	r3, r2
 801989c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 801989e:	683b      	ldr	r3, [r7, #0]
 80198a0:	689b      	ldr	r3, [r3, #8]
 80198a2:	041b      	lsls	r3, r3, #16
 80198a4:	693a      	ldr	r2, [r7, #16]
 80198a6:	4313      	orrs	r3, r2
 80198a8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80198aa:	687b      	ldr	r3, [r7, #4]
 80198ac:	4a15      	ldr	r2, [pc, #84]	@ (8019904 <TIM_OC5_SetConfig+0xa8>)
 80198ae:	4293      	cmp	r3, r2
 80198b0:	d007      	beq.n	80198c2 <TIM_OC5_SetConfig+0x66>
 80198b2:	687b      	ldr	r3, [r7, #4]
 80198b4:	4a14      	ldr	r2, [pc, #80]	@ (8019908 <TIM_OC5_SetConfig+0xac>)
 80198b6:	4293      	cmp	r3, r2
 80198b8:	d003      	beq.n	80198c2 <TIM_OC5_SetConfig+0x66>
 80198ba:	687b      	ldr	r3, [r7, #4]
 80198bc:	4a13      	ldr	r2, [pc, #76]	@ (801990c <TIM_OC5_SetConfig+0xb0>)
 80198be:	4293      	cmp	r3, r2
 80198c0:	d109      	bne.n	80198d6 <TIM_OC5_SetConfig+0x7a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80198c2:	697b      	ldr	r3, [r7, #20]
 80198c4:	4a0c      	ldr	r2, [pc, #48]	@ (80198f8 <TIM_OC5_SetConfig+0x9c>)
 80198c6:	4013      	ands	r3, r2
 80198c8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80198ca:	683b      	ldr	r3, [r7, #0]
 80198cc:	695b      	ldr	r3, [r3, #20]
 80198ce:	021b      	lsls	r3, r3, #8
 80198d0:	697a      	ldr	r2, [r7, #20]
 80198d2:	4313      	orrs	r3, r2
 80198d4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	697a      	ldr	r2, [r7, #20]
 80198da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80198dc:	687b      	ldr	r3, [r7, #4]
 80198de:	68fa      	ldr	r2, [r7, #12]
 80198e0:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80198e2:	683b      	ldr	r3, [r7, #0]
 80198e4:	685a      	ldr	r2, [r3, #4]
 80198e6:	687b      	ldr	r3, [r7, #4]
 80198e8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80198ea:	687b      	ldr	r3, [r7, #4]
 80198ec:	693a      	ldr	r2, [r7, #16]
 80198ee:	621a      	str	r2, [r3, #32]
}
 80198f0:	46c0      	nop			@ (mov r8, r8)
 80198f2:	46bd      	mov	sp, r7
 80198f4:	b006      	add	sp, #24
 80198f6:	bd80      	pop	{r7, pc}
 80198f8:	fffeffff 	.word	0xfffeffff
 80198fc:	fffeff8f 	.word	0xfffeff8f
 8019900:	fffdffff 	.word	0xfffdffff
 8019904:	40012c00 	.word	0x40012c00
 8019908:	40014000 	.word	0x40014000
 801990c:	40014400 	.word	0x40014400

08019910 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8019910:	b580      	push	{r7, lr}
 8019912:	b086      	sub	sp, #24
 8019914:	af00      	add	r7, sp, #0
 8019916:	6078      	str	r0, [r7, #4]
 8019918:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 801991a:	687b      	ldr	r3, [r7, #4]
 801991c:	6a1b      	ldr	r3, [r3, #32]
 801991e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8019920:	687b      	ldr	r3, [r7, #4]
 8019922:	6a1b      	ldr	r3, [r3, #32]
 8019924:	4a22      	ldr	r2, [pc, #136]	@ (80199b0 <TIM_OC6_SetConfig+0xa0>)
 8019926:	401a      	ands	r2, r3
 8019928:	687b      	ldr	r3, [r7, #4]
 801992a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 801992c:	687b      	ldr	r3, [r7, #4]
 801992e:	685b      	ldr	r3, [r3, #4]
 8019930:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8019932:	687b      	ldr	r3, [r7, #4]
 8019934:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8019936:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8019938:	68fb      	ldr	r3, [r7, #12]
 801993a:	4a1e      	ldr	r2, [pc, #120]	@ (80199b4 <TIM_OC6_SetConfig+0xa4>)
 801993c:	4013      	ands	r3, r2
 801993e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8019940:	683b      	ldr	r3, [r7, #0]
 8019942:	681b      	ldr	r3, [r3, #0]
 8019944:	021b      	lsls	r3, r3, #8
 8019946:	68fa      	ldr	r2, [r7, #12]
 8019948:	4313      	orrs	r3, r2
 801994a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 801994c:	693b      	ldr	r3, [r7, #16]
 801994e:	4a1a      	ldr	r2, [pc, #104]	@ (80199b8 <TIM_OC6_SetConfig+0xa8>)
 8019950:	4013      	ands	r3, r2
 8019952:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8019954:	683b      	ldr	r3, [r7, #0]
 8019956:	689b      	ldr	r3, [r3, #8]
 8019958:	051b      	lsls	r3, r3, #20
 801995a:	693a      	ldr	r2, [r7, #16]
 801995c:	4313      	orrs	r3, r2
 801995e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8019960:	687b      	ldr	r3, [r7, #4]
 8019962:	4a16      	ldr	r2, [pc, #88]	@ (80199bc <TIM_OC6_SetConfig+0xac>)
 8019964:	4293      	cmp	r3, r2
 8019966:	d007      	beq.n	8019978 <TIM_OC6_SetConfig+0x68>
 8019968:	687b      	ldr	r3, [r7, #4]
 801996a:	4a15      	ldr	r2, [pc, #84]	@ (80199c0 <TIM_OC6_SetConfig+0xb0>)
 801996c:	4293      	cmp	r3, r2
 801996e:	d003      	beq.n	8019978 <TIM_OC6_SetConfig+0x68>
 8019970:	687b      	ldr	r3, [r7, #4]
 8019972:	4a14      	ldr	r2, [pc, #80]	@ (80199c4 <TIM_OC6_SetConfig+0xb4>)
 8019974:	4293      	cmp	r3, r2
 8019976:	d109      	bne.n	801998c <TIM_OC6_SetConfig+0x7c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8019978:	697b      	ldr	r3, [r7, #20]
 801997a:	4a13      	ldr	r2, [pc, #76]	@ (80199c8 <TIM_OC6_SetConfig+0xb8>)
 801997c:	4013      	ands	r3, r2
 801997e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8019980:	683b      	ldr	r3, [r7, #0]
 8019982:	695b      	ldr	r3, [r3, #20]
 8019984:	029b      	lsls	r3, r3, #10
 8019986:	697a      	ldr	r2, [r7, #20]
 8019988:	4313      	orrs	r3, r2
 801998a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	697a      	ldr	r2, [r7, #20]
 8019990:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8019992:	687b      	ldr	r3, [r7, #4]
 8019994:	68fa      	ldr	r2, [r7, #12]
 8019996:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8019998:	683b      	ldr	r3, [r7, #0]
 801999a:	685a      	ldr	r2, [r3, #4]
 801999c:	687b      	ldr	r3, [r7, #4]
 801999e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80199a0:	687b      	ldr	r3, [r7, #4]
 80199a2:	693a      	ldr	r2, [r7, #16]
 80199a4:	621a      	str	r2, [r3, #32]
}
 80199a6:	46c0      	nop			@ (mov r8, r8)
 80199a8:	46bd      	mov	sp, r7
 80199aa:	b006      	add	sp, #24
 80199ac:	bd80      	pop	{r7, pc}
 80199ae:	46c0      	nop			@ (mov r8, r8)
 80199b0:	ffefffff 	.word	0xffefffff
 80199b4:	feff8fff 	.word	0xfeff8fff
 80199b8:	ffdfffff 	.word	0xffdfffff
 80199bc:	40012c00 	.word	0x40012c00
 80199c0:	40014000 	.word	0x40014000
 80199c4:	40014400 	.word	0x40014400
 80199c8:	fffbffff 	.word	0xfffbffff

080199cc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80199cc:	b580      	push	{r7, lr}
 80199ce:	b086      	sub	sp, #24
 80199d0:	af00      	add	r7, sp, #0
 80199d2:	60f8      	str	r0, [r7, #12]
 80199d4:	60b9      	str	r1, [r7, #8]
 80199d6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80199d8:	68fb      	ldr	r3, [r7, #12]
 80199da:	6a1b      	ldr	r3, [r3, #32]
 80199dc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80199de:	68fb      	ldr	r3, [r7, #12]
 80199e0:	6a1b      	ldr	r3, [r3, #32]
 80199e2:	2201      	movs	r2, #1
 80199e4:	4393      	bics	r3, r2
 80199e6:	001a      	movs	r2, r3
 80199e8:	68fb      	ldr	r3, [r7, #12]
 80199ea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80199ec:	68fb      	ldr	r3, [r7, #12]
 80199ee:	699b      	ldr	r3, [r3, #24]
 80199f0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80199f2:	693b      	ldr	r3, [r7, #16]
 80199f4:	22f0      	movs	r2, #240	@ 0xf0
 80199f6:	4393      	bics	r3, r2
 80199f8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80199fa:	687b      	ldr	r3, [r7, #4]
 80199fc:	011b      	lsls	r3, r3, #4
 80199fe:	693a      	ldr	r2, [r7, #16]
 8019a00:	4313      	orrs	r3, r2
 8019a02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8019a04:	697b      	ldr	r3, [r7, #20]
 8019a06:	220a      	movs	r2, #10
 8019a08:	4393      	bics	r3, r2
 8019a0a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8019a0c:	697a      	ldr	r2, [r7, #20]
 8019a0e:	68bb      	ldr	r3, [r7, #8]
 8019a10:	4313      	orrs	r3, r2
 8019a12:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8019a14:	68fb      	ldr	r3, [r7, #12]
 8019a16:	693a      	ldr	r2, [r7, #16]
 8019a18:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019a1a:	68fb      	ldr	r3, [r7, #12]
 8019a1c:	697a      	ldr	r2, [r7, #20]
 8019a1e:	621a      	str	r2, [r3, #32]
}
 8019a20:	46c0      	nop			@ (mov r8, r8)
 8019a22:	46bd      	mov	sp, r7
 8019a24:	b006      	add	sp, #24
 8019a26:	bd80      	pop	{r7, pc}

08019a28 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8019a28:	b580      	push	{r7, lr}
 8019a2a:	b086      	sub	sp, #24
 8019a2c:	af00      	add	r7, sp, #0
 8019a2e:	60f8      	str	r0, [r7, #12]
 8019a30:	60b9      	str	r1, [r7, #8]
 8019a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8019a34:	68fb      	ldr	r3, [r7, #12]
 8019a36:	6a1b      	ldr	r3, [r3, #32]
 8019a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8019a3a:	68fb      	ldr	r3, [r7, #12]
 8019a3c:	6a1b      	ldr	r3, [r3, #32]
 8019a3e:	2210      	movs	r2, #16
 8019a40:	4393      	bics	r3, r2
 8019a42:	001a      	movs	r2, r3
 8019a44:	68fb      	ldr	r3, [r7, #12]
 8019a46:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8019a48:	68fb      	ldr	r3, [r7, #12]
 8019a4a:	699b      	ldr	r3, [r3, #24]
 8019a4c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8019a4e:	693b      	ldr	r3, [r7, #16]
 8019a50:	4a0d      	ldr	r2, [pc, #52]	@ (8019a88 <TIM_TI2_ConfigInputStage+0x60>)
 8019a52:	4013      	ands	r3, r2
 8019a54:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8019a56:	687b      	ldr	r3, [r7, #4]
 8019a58:	031b      	lsls	r3, r3, #12
 8019a5a:	693a      	ldr	r2, [r7, #16]
 8019a5c:	4313      	orrs	r3, r2
 8019a5e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8019a60:	697b      	ldr	r3, [r7, #20]
 8019a62:	22a0      	movs	r2, #160	@ 0xa0
 8019a64:	4393      	bics	r3, r2
 8019a66:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8019a68:	68bb      	ldr	r3, [r7, #8]
 8019a6a:	011b      	lsls	r3, r3, #4
 8019a6c:	697a      	ldr	r2, [r7, #20]
 8019a6e:	4313      	orrs	r3, r2
 8019a70:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8019a72:	68fb      	ldr	r3, [r7, #12]
 8019a74:	693a      	ldr	r2, [r7, #16]
 8019a76:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8019a78:	68fb      	ldr	r3, [r7, #12]
 8019a7a:	697a      	ldr	r2, [r7, #20]
 8019a7c:	621a      	str	r2, [r3, #32]
}
 8019a7e:	46c0      	nop			@ (mov r8, r8)
 8019a80:	46bd      	mov	sp, r7
 8019a82:	b006      	add	sp, #24
 8019a84:	bd80      	pop	{r7, pc}
 8019a86:	46c0      	nop			@ (mov r8, r8)
 8019a88:	ffff0fff 	.word	0xffff0fff

08019a8c <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8019a8c:	b580      	push	{r7, lr}
 8019a8e:	b084      	sub	sp, #16
 8019a90:	af00      	add	r7, sp, #0
 8019a92:	6078      	str	r0, [r7, #4]
 8019a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8019a96:	687b      	ldr	r3, [r7, #4]
 8019a98:	689b      	ldr	r3, [r3, #8]
 8019a9a:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8019a9c:	68fb      	ldr	r3, [r7, #12]
 8019a9e:	4a08      	ldr	r2, [pc, #32]	@ (8019ac0 <TIM_ITRx_SetConfig+0x34>)
 8019aa0:	4013      	ands	r3, r2
 8019aa2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8019aa4:	683a      	ldr	r2, [r7, #0]
 8019aa6:	68fb      	ldr	r3, [r7, #12]
 8019aa8:	4313      	orrs	r3, r2
 8019aaa:	2207      	movs	r2, #7
 8019aac:	4313      	orrs	r3, r2
 8019aae:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8019ab0:	687b      	ldr	r3, [r7, #4]
 8019ab2:	68fa      	ldr	r2, [r7, #12]
 8019ab4:	609a      	str	r2, [r3, #8]
}
 8019ab6:	46c0      	nop			@ (mov r8, r8)
 8019ab8:	46bd      	mov	sp, r7
 8019aba:	b004      	add	sp, #16
 8019abc:	bd80      	pop	{r7, pc}
 8019abe:	46c0      	nop			@ (mov r8, r8)
 8019ac0:	ffcfff8f 	.word	0xffcfff8f

08019ac4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8019ac4:	b580      	push	{r7, lr}
 8019ac6:	b086      	sub	sp, #24
 8019ac8:	af00      	add	r7, sp, #0
 8019aca:	60f8      	str	r0, [r7, #12]
 8019acc:	60b9      	str	r1, [r7, #8]
 8019ace:	607a      	str	r2, [r7, #4]
 8019ad0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8019ad2:	68fb      	ldr	r3, [r7, #12]
 8019ad4:	689b      	ldr	r3, [r3, #8]
 8019ad6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8019ad8:	697b      	ldr	r3, [r7, #20]
 8019ada:	4a09      	ldr	r2, [pc, #36]	@ (8019b00 <TIM_ETR_SetConfig+0x3c>)
 8019adc:	4013      	ands	r3, r2
 8019ade:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8019ae0:	683b      	ldr	r3, [r7, #0]
 8019ae2:	021a      	lsls	r2, r3, #8
 8019ae4:	687b      	ldr	r3, [r7, #4]
 8019ae6:	431a      	orrs	r2, r3
 8019ae8:	68bb      	ldr	r3, [r7, #8]
 8019aea:	4313      	orrs	r3, r2
 8019aec:	697a      	ldr	r2, [r7, #20]
 8019aee:	4313      	orrs	r3, r2
 8019af0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8019af2:	68fb      	ldr	r3, [r7, #12]
 8019af4:	697a      	ldr	r2, [r7, #20]
 8019af6:	609a      	str	r2, [r3, #8]
}
 8019af8:	46c0      	nop			@ (mov r8, r8)
 8019afa:	46bd      	mov	sp, r7
 8019afc:	b006      	add	sp, #24
 8019afe:	bd80      	pop	{r7, pc}
 8019b00:	ffff00ff 	.word	0xffff00ff

08019b04 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8019b04:	b580      	push	{r7, lr}
 8019b06:	b086      	sub	sp, #24
 8019b08:	af00      	add	r7, sp, #0
 8019b0a:	60f8      	str	r0, [r7, #12]
 8019b0c:	60b9      	str	r1, [r7, #8]
 8019b0e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8019b10:	68bb      	ldr	r3, [r7, #8]
 8019b12:	221f      	movs	r2, #31
 8019b14:	4013      	ands	r3, r2
 8019b16:	2201      	movs	r2, #1
 8019b18:	409a      	lsls	r2, r3
 8019b1a:	0013      	movs	r3, r2
 8019b1c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8019b1e:	68fb      	ldr	r3, [r7, #12]
 8019b20:	6a1b      	ldr	r3, [r3, #32]
 8019b22:	697a      	ldr	r2, [r7, #20]
 8019b24:	43d2      	mvns	r2, r2
 8019b26:	401a      	ands	r2, r3
 8019b28:	68fb      	ldr	r3, [r7, #12]
 8019b2a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8019b2c:	68fb      	ldr	r3, [r7, #12]
 8019b2e:	6a1a      	ldr	r2, [r3, #32]
 8019b30:	68bb      	ldr	r3, [r7, #8]
 8019b32:	211f      	movs	r1, #31
 8019b34:	400b      	ands	r3, r1
 8019b36:	6879      	ldr	r1, [r7, #4]
 8019b38:	4099      	lsls	r1, r3
 8019b3a:	000b      	movs	r3, r1
 8019b3c:	431a      	orrs	r2, r3
 8019b3e:	68fb      	ldr	r3, [r7, #12]
 8019b40:	621a      	str	r2, [r3, #32]
}
 8019b42:	46c0      	nop			@ (mov r8, r8)
 8019b44:	46bd      	mov	sp, r7
 8019b46:	b006      	add	sp, #24
 8019b48:	bd80      	pop	{r7, pc}
	...

08019b4c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8019b4c:	b580      	push	{r7, lr}
 8019b4e:	b084      	sub	sp, #16
 8019b50:	af00      	add	r7, sp, #0
 8019b52:	6078      	str	r0, [r7, #4]
 8019b54:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8019b56:	687b      	ldr	r3, [r7, #4]
 8019b58:	223c      	movs	r2, #60	@ 0x3c
 8019b5a:	5c9b      	ldrb	r3, [r3, r2]
 8019b5c:	2b01      	cmp	r3, #1
 8019b5e:	d101      	bne.n	8019b64 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8019b60:	2302      	movs	r3, #2
 8019b62:	e055      	b.n	8019c10 <HAL_TIMEx_MasterConfigSynchronization+0xc4>
 8019b64:	687b      	ldr	r3, [r7, #4]
 8019b66:	223c      	movs	r2, #60	@ 0x3c
 8019b68:	2101      	movs	r1, #1
 8019b6a:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8019b6c:	687b      	ldr	r3, [r7, #4]
 8019b6e:	223d      	movs	r2, #61	@ 0x3d
 8019b70:	2102      	movs	r1, #2
 8019b72:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8019b74:	687b      	ldr	r3, [r7, #4]
 8019b76:	681b      	ldr	r3, [r3, #0]
 8019b78:	685b      	ldr	r3, [r3, #4]
 8019b7a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8019b7c:	687b      	ldr	r3, [r7, #4]
 8019b7e:	681b      	ldr	r3, [r3, #0]
 8019b80:	689b      	ldr	r3, [r3, #8]
 8019b82:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8019b84:	687b      	ldr	r3, [r7, #4]
 8019b86:	681b      	ldr	r3, [r3, #0]
 8019b88:	4a23      	ldr	r2, [pc, #140]	@ (8019c18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019b8a:	4293      	cmp	r3, r2
 8019b8c:	d108      	bne.n	8019ba0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8019b8e:	68fb      	ldr	r3, [r7, #12]
 8019b90:	4a22      	ldr	r2, [pc, #136]	@ (8019c1c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8019b92:	4013      	ands	r3, r2
 8019b94:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8019b96:	683b      	ldr	r3, [r7, #0]
 8019b98:	685b      	ldr	r3, [r3, #4]
 8019b9a:	68fa      	ldr	r2, [r7, #12]
 8019b9c:	4313      	orrs	r3, r2
 8019b9e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8019ba0:	68fb      	ldr	r3, [r7, #12]
 8019ba2:	2270      	movs	r2, #112	@ 0x70
 8019ba4:	4393      	bics	r3, r2
 8019ba6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8019ba8:	683b      	ldr	r3, [r7, #0]
 8019baa:	681b      	ldr	r3, [r3, #0]
 8019bac:	68fa      	ldr	r2, [r7, #12]
 8019bae:	4313      	orrs	r3, r2
 8019bb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8019bb2:	687b      	ldr	r3, [r7, #4]
 8019bb4:	681b      	ldr	r3, [r3, #0]
 8019bb6:	68fa      	ldr	r2, [r7, #12]
 8019bb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8019bba:	687b      	ldr	r3, [r7, #4]
 8019bbc:	681b      	ldr	r3, [r3, #0]
 8019bbe:	4a16      	ldr	r2, [pc, #88]	@ (8019c18 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8019bc0:	4293      	cmp	r3, r2
 8019bc2:	d00f      	beq.n	8019be4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019bc4:	687b      	ldr	r3, [r7, #4]
 8019bc6:	681a      	ldr	r2, [r3, #0]
 8019bc8:	2380      	movs	r3, #128	@ 0x80
 8019bca:	05db      	lsls	r3, r3, #23
 8019bcc:	429a      	cmp	r2, r3
 8019bce:	d009      	beq.n	8019be4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019bd0:	687b      	ldr	r3, [r7, #4]
 8019bd2:	681b      	ldr	r3, [r3, #0]
 8019bd4:	4a12      	ldr	r2, [pc, #72]	@ (8019c20 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8019bd6:	4293      	cmp	r3, r2
 8019bd8:	d004      	beq.n	8019be4 <HAL_TIMEx_MasterConfigSynchronization+0x98>
 8019bda:	687b      	ldr	r3, [r7, #4]
 8019bdc:	681b      	ldr	r3, [r3, #0]
 8019bde:	4a11      	ldr	r2, [pc, #68]	@ (8019c24 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8019be0:	4293      	cmp	r3, r2
 8019be2:	d10c      	bne.n	8019bfe <HAL_TIMEx_MasterConfigSynchronization+0xb2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8019be4:	68bb      	ldr	r3, [r7, #8]
 8019be6:	2280      	movs	r2, #128	@ 0x80
 8019be8:	4393      	bics	r3, r2
 8019bea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8019bec:	683b      	ldr	r3, [r7, #0]
 8019bee:	689b      	ldr	r3, [r3, #8]
 8019bf0:	68ba      	ldr	r2, [r7, #8]
 8019bf2:	4313      	orrs	r3, r2
 8019bf4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8019bf6:	687b      	ldr	r3, [r7, #4]
 8019bf8:	681b      	ldr	r3, [r3, #0]
 8019bfa:	68ba      	ldr	r2, [r7, #8]
 8019bfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8019bfe:	687b      	ldr	r3, [r7, #4]
 8019c00:	223d      	movs	r2, #61	@ 0x3d
 8019c02:	2101      	movs	r1, #1
 8019c04:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8019c06:	687b      	ldr	r3, [r7, #4]
 8019c08:	223c      	movs	r2, #60	@ 0x3c
 8019c0a:	2100      	movs	r1, #0
 8019c0c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8019c0e:	2300      	movs	r3, #0
}
 8019c10:	0018      	movs	r0, r3
 8019c12:	46bd      	mov	sp, r7
 8019c14:	b004      	add	sp, #16
 8019c16:	bd80      	pop	{r7, pc}
 8019c18:	40012c00 	.word	0x40012c00
 8019c1c:	ff0fffff 	.word	0xff0fffff
 8019c20:	40000400 	.word	0x40000400
 8019c24:	40014000 	.word	0x40014000

08019c28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8019c28:	b580      	push	{r7, lr}
 8019c2a:	b082      	sub	sp, #8
 8019c2c:	af00      	add	r7, sp, #0
 8019c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8019c30:	46c0      	nop			@ (mov r8, r8)
 8019c32:	46bd      	mov	sp, r7
 8019c34:	b002      	add	sp, #8
 8019c36:	bd80      	pop	{r7, pc}

08019c38 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8019c38:	b580      	push	{r7, lr}
 8019c3a:	b082      	sub	sp, #8
 8019c3c:	af00      	add	r7, sp, #0
 8019c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8019c40:	46c0      	nop			@ (mov r8, r8)
 8019c42:	46bd      	mov	sp, r7
 8019c44:	b002      	add	sp, #8
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b082      	sub	sp, #8
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8019c50:	46c0      	nop			@ (mov r8, r8)
 8019c52:	46bd      	mov	sp, r7
 8019c54:	b002      	add	sp, #8
 8019c56:	bd80      	pop	{r7, pc}

08019c58 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8019c58:	b580      	push	{r7, lr}
 8019c5a:	b084      	sub	sp, #16
 8019c5c:	af00      	add	r7, sp, #0
 8019c5e:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8019c60:	687b      	ldr	r3, [r7, #4]
 8019c62:	2200      	movs	r2, #0
 8019c64:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019c66:	4b05      	ldr	r3, [pc, #20]	@ (8019c7c <USB_EnableGlobalInt+0x24>)
 8019c68:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = winterruptmask;
 8019c6a:	687b      	ldr	r3, [r7, #4]
 8019c6c:	68fa      	ldr	r2, [r7, #12]
 8019c6e:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8019c70:	2300      	movs	r3, #0
}
 8019c72:	0018      	movs	r0, r3
 8019c74:	46bd      	mov	sp, r7
 8019c76:	b004      	add	sp, #16
 8019c78:	bd80      	pop	{r7, pc}
 8019c7a:	46c0      	nop			@ (mov r8, r8)
 8019c7c:	0000bf80 	.word	0x0000bf80

08019c80 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_DRD_TypeDef *USBx)
{
 8019c80:	b580      	push	{r7, lr}
 8019c82:	b084      	sub	sp, #16
 8019c84:	af00      	add	r7, sp, #0
 8019c86:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8019c88:	4b06      	ldr	r3, [pc, #24]	@ (8019ca4 <USB_DisableGlobalInt+0x24>)
 8019c8a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8019c8c:	687b      	ldr	r3, [r7, #4]
 8019c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019c90:	68fa      	ldr	r2, [r7, #12]
 8019c92:	43d2      	mvns	r2, r2
 8019c94:	401a      	ands	r2, r3
 8019c96:	687b      	ldr	r3, [r7, #4]
 8019c98:	641a      	str	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8019c9a:	2300      	movs	r3, #0
}
 8019c9c:	0018      	movs	r0, r3
 8019c9e:	46bd      	mov	sp, r7
 8019ca0:	b004      	add	sp, #16
 8019ca2:	bd80      	pop	{r7, pc}
 8019ca4:	0000bf80 	.word	0x0000bf80

08019ca8 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_DRD_TypeDef *USBx, USB_DRD_ModeTypeDef mode)
{
 8019ca8:	b580      	push	{r7, lr}
 8019caa:	b082      	sub	sp, #8
 8019cac:	af00      	add	r7, sp, #0
 8019cae:	6078      	str	r0, [r7, #4]
 8019cb0:	000a      	movs	r2, r1
 8019cb2:	1cfb      	adds	r3, r7, #3
 8019cb4:	701a      	strb	r2, [r3, #0]
  if (mode == USB_DEVICE_MODE)
 8019cb6:	1cfb      	adds	r3, r7, #3
 8019cb8:	781b      	ldrb	r3, [r3, #0]
 8019cba:	2b00      	cmp	r3, #0
 8019cbc:	d107      	bne.n	8019cce <USB_SetCurrentMode+0x26>
  {
    USBx->CNTR &= ~USB_CNTR_HOST;
 8019cbe:	687b      	ldr	r3, [r7, #4]
 8019cc0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019cc2:	005b      	lsls	r3, r3, #1
 8019cc4:	085a      	lsrs	r2, r3, #1
 8019cc6:	687b      	ldr	r3, [r7, #4]
 8019cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8019cca:	2300      	movs	r3, #0
 8019ccc:	e000      	b.n	8019cd0 <USB_SetCurrentMode+0x28>
    return HAL_ERROR;
 8019cce:	2301      	movs	r3, #1
}
 8019cd0:	0018      	movs	r0, r3
 8019cd2:	46bd      	mov	sp, r7
 8019cd4:	b002      	add	sp, #8
 8019cd6:	bd80      	pop	{r7, pc}

08019cd8 <USB_DevInit>:
  * @param  cfg  pointer to a USB_DRD_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_DRD_TypeDef *USBx, USB_DRD_CfgTypeDef cfg)
{
 8019cd8:	b5b0      	push	{r4, r5, r7, lr}
 8019cda:	b086      	sub	sp, #24
 8019cdc:	af00      	add	r7, sp, #0
 8019cde:	60f8      	str	r0, [r7, #12]
 8019ce0:	1d3b      	adds	r3, r7, #4
 8019ce2:	6019      	str	r1, [r3, #0]
 8019ce4:	605a      	str	r2, [r3, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Force Reset */
  USBx->CNTR = USB_CNTR_USBRST;
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	2201      	movs	r2, #1
 8019cea:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Release Reset */
  USBx->CNTR &= ~USB_CNTR_USBRST;
 8019cec:	68fb      	ldr	r3, [r7, #12]
 8019cee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8019cf0:	2201      	movs	r2, #1
 8019cf2:	4393      	bics	r3, r2
 8019cf4:	001a      	movs	r2, r3
 8019cf6:	68fb      	ldr	r3, [r7, #12]
 8019cf8:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the Device Mode */
  ret = USB_SetCurrentMode(USBx, USB_DEVICE_MODE);
 8019cfa:	2517      	movs	r5, #23
 8019cfc:	197c      	adds	r4, r7, r5
 8019cfe:	68fb      	ldr	r3, [r7, #12]
 8019d00:	2100      	movs	r1, #0
 8019d02:	0018      	movs	r0, r3
 8019d04:	f7ff ffd0 	bl	8019ca8 <USB_SetCurrentMode>
 8019d08:	0003      	movs	r3, r0
 8019d0a:	7023      	strb	r3, [r4, #0]

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8019d0c:	68fb      	ldr	r3, [r7, #12]
 8019d0e:	2200      	movs	r2, #0
 8019d10:	645a      	str	r2, [r3, #68]	@ 0x44

  return ret;
 8019d12:	197b      	adds	r3, r7, r5
 8019d14:	781b      	ldrb	r3, [r3, #0]
}
 8019d16:	0018      	movs	r0, r3
 8019d18:	46bd      	mov	sp, r7
 8019d1a:	b006      	add	sp, #24
 8019d1c:	bdb0      	pop	{r4, r5, r7, pc}

08019d1e <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_DRD_TypeDef const *USBx, uint32_t num)
{
 8019d1e:	b580      	push	{r7, lr}
 8019d20:	b082      	sub	sp, #8
 8019d22:	af00      	add	r7, sp, #0
 8019d24:	6078      	str	r0, [r7, #4]
 8019d26:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019d28:	2300      	movs	r3, #0
}
 8019d2a:	0018      	movs	r0, r3
 8019d2c:	46bd      	mov	sp, r7
 8019d2e:	b002      	add	sp, #8
 8019d30:	bd80      	pop	{r7, pc}

08019d32 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_DRD_TypeDef const *USBx)
{
 8019d32:	b580      	push	{r7, lr}
 8019d34:	b082      	sub	sp, #8
 8019d36:	af00      	add	r7, sp, #0
 8019d38:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8019d3a:	2300      	movs	r3, #0
}
 8019d3c:	0018      	movs	r0, r3
 8019d3e:	46bd      	mov	sp, r7
 8019d40:	b002      	add	sp, #8
 8019d42:	bd80      	pop	{r7, pc}

08019d44 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 8019d44:	b580      	push	{r7, lr}
 8019d46:	b0a0      	sub	sp, #128	@ 0x80
 8019d48:	af00      	add	r7, sp, #0
 8019d4a:	6078      	str	r0, [r7, #4]
 8019d4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8019d4e:	237f      	movs	r3, #127	@ 0x7f
 8019d50:	18fb      	adds	r3, r7, r3
 8019d52:	2200      	movs	r2, #0
 8019d54:	701a      	strb	r2, [r3, #0]
  uint32_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8019d56:	687a      	ldr	r2, [r7, #4]
 8019d58:	683b      	ldr	r3, [r7, #0]
 8019d5a:	781b      	ldrb	r3, [r3, #0]
 8019d5c:	009b      	lsls	r3, r3, #2
 8019d5e:	18d3      	adds	r3, r2, r3
 8019d60:	681b      	ldr	r3, [r3, #0]
 8019d62:	4adc      	ldr	r2, [pc, #880]	@ (801a0d4 <USB_ActivateEndpoint+0x390>)
 8019d64:	4013      	ands	r3, r2
 8019d66:	67bb      	str	r3, [r7, #120]	@ 0x78

  /* initialize Endpoint */
  switch (ep->type)
 8019d68:	683b      	ldr	r3, [r7, #0]
 8019d6a:	78db      	ldrb	r3, [r3, #3]
 8019d6c:	2b03      	cmp	r3, #3
 8019d6e:	d00e      	beq.n	8019d8e <USB_ActivateEndpoint+0x4a>
 8019d70:	dc19      	bgt.n	8019da6 <USB_ActivateEndpoint+0x62>
 8019d72:	2b02      	cmp	r3, #2
 8019d74:	d01c      	beq.n	8019db0 <USB_ActivateEndpoint+0x6c>
 8019d76:	dc16      	bgt.n	8019da6 <USB_ActivateEndpoint+0x62>
 8019d78:	2b00      	cmp	r3, #0
 8019d7a:	d002      	beq.n	8019d82 <USB_ActivateEndpoint+0x3e>
 8019d7c:	2b01      	cmp	r3, #1
 8019d7e:	d00c      	beq.n	8019d9a <USB_ActivateEndpoint+0x56>
 8019d80:	e011      	b.n	8019da6 <USB_ActivateEndpoint+0x62>
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8019d82:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019d84:	2280      	movs	r2, #128	@ 0x80
 8019d86:	0092      	lsls	r2, r2, #2
 8019d88:	4313      	orrs	r3, r2
 8019d8a:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019d8c:	e011      	b.n	8019db2 <USB_ActivateEndpoint+0x6e>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 8019d8e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019d90:	22c0      	movs	r2, #192	@ 0xc0
 8019d92:	00d2      	lsls	r2, r2, #3
 8019d94:	4313      	orrs	r3, r2
 8019d96:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019d98:	e00b      	b.n	8019db2 <USB_ActivateEndpoint+0x6e>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8019d9a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8019d9c:	2280      	movs	r2, #128	@ 0x80
 8019d9e:	00d2      	lsls	r2, r2, #3
 8019da0:	4313      	orrs	r3, r2
 8019da2:	67bb      	str	r3, [r7, #120]	@ 0x78
      break;
 8019da4:	e005      	b.n	8019db2 <USB_ActivateEndpoint+0x6e>

    default:
      ret = HAL_ERROR;
 8019da6:	237f      	movs	r3, #127	@ 0x7f
 8019da8:	18fb      	adds	r3, r7, r3
 8019daa:	2201      	movs	r2, #1
 8019dac:	701a      	strb	r2, [r3, #0]
      break;
 8019dae:	e000      	b.n	8019db2 <USB_ActivateEndpoint+0x6e>
      break;
 8019db0:	46c0      	nop			@ (mov r8, r8)
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_VTRX | USB_EP_VTTX));
 8019db2:	687a      	ldr	r2, [r7, #4]
 8019db4:	683b      	ldr	r3, [r7, #0]
 8019db6:	781b      	ldrb	r3, [r3, #0]
 8019db8:	009b      	lsls	r3, r3, #2
 8019dba:	18d3      	adds	r3, r2, r3
 8019dbc:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8019dbe:	49c6      	ldr	r1, [pc, #792]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 8019dc0:	430a      	orrs	r2, r1
 8019dc2:	601a      	str	r2, [r3, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8019dc4:	687a      	ldr	r2, [r7, #4]
 8019dc6:	683b      	ldr	r3, [r7, #0]
 8019dc8:	781b      	ldrb	r3, [r3, #0]
 8019dca:	009b      	lsls	r3, r3, #2
 8019dcc:	18d3      	adds	r3, r2, r3
 8019dce:	681b      	ldr	r3, [r3, #0]
 8019dd0:	4ac2      	ldr	r2, [pc, #776]	@ (801a0dc <USB_ActivateEndpoint+0x398>)
 8019dd2:	4013      	ands	r3, r2
 8019dd4:	683a      	ldr	r2, [r7, #0]
 8019dd6:	7812      	ldrb	r2, [r2, #0]
 8019dd8:	4313      	orrs	r3, r2
 8019dda:	66bb      	str	r3, [r7, #104]	@ 0x68
 8019ddc:	687a      	ldr	r2, [r7, #4]
 8019dde:	683b      	ldr	r3, [r7, #0]
 8019de0:	781b      	ldrb	r3, [r3, #0]
 8019de2:	009b      	lsls	r3, r3, #2
 8019de4:	18d3      	adds	r3, r2, r3
 8019de6:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8019de8:	49bb      	ldr	r1, [pc, #748]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 8019dea:	430a      	orrs	r2, r1
 8019dec:	601a      	str	r2, [r3, #0]

  if (ep->doublebuffer == 0U)
 8019dee:	683b      	ldr	r3, [r7, #0]
 8019df0:	7b1b      	ldrb	r3, [r3, #12]
 8019df2:	2b00      	cmp	r3, #0
 8019df4:	d000      	beq.n	8019df8 <USB_ActivateEndpoint+0xb4>
 8019df6:	e155      	b.n	801a0a4 <USB_ActivateEndpoint+0x360>
  {
    if (ep->is_in != 0U)
 8019df8:	683b      	ldr	r3, [r7, #0]
 8019dfa:	785b      	ldrb	r3, [r3, #1]
 8019dfc:	2b00      	cmp	r3, #0
 8019dfe:	d06e      	beq.n	8019ede <USB_ActivateEndpoint+0x19a>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8019e00:	683b      	ldr	r3, [r7, #0]
 8019e02:	781b      	ldrb	r3, [r3, #0]
 8019e04:	00db      	lsls	r3, r3, #3
 8019e06:	4ab6      	ldr	r2, [pc, #728]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019e08:	4694      	mov	ip, r2
 8019e0a:	4463      	add	r3, ip
 8019e0c:	681a      	ldr	r2, [r3, #0]
 8019e0e:	683b      	ldr	r3, [r7, #0]
 8019e10:	781b      	ldrb	r3, [r3, #0]
 8019e12:	00db      	lsls	r3, r3, #3
 8019e14:	49b2      	ldr	r1, [pc, #712]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019e16:	468c      	mov	ip, r1
 8019e18:	4463      	add	r3, ip
 8019e1a:	0c12      	lsrs	r2, r2, #16
 8019e1c:	0412      	lsls	r2, r2, #16
 8019e1e:	601a      	str	r2, [r3, #0]
 8019e20:	683b      	ldr	r3, [r7, #0]
 8019e22:	781b      	ldrb	r3, [r3, #0]
 8019e24:	00db      	lsls	r3, r3, #3
 8019e26:	4aae      	ldr	r2, [pc, #696]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019e28:	4694      	mov	ip, r2
 8019e2a:	4463      	add	r3, ip
 8019e2c:	6819      	ldr	r1, [r3, #0]
 8019e2e:	683b      	ldr	r3, [r7, #0]
 8019e30:	88db      	ldrh	r3, [r3, #6]
 8019e32:	089b      	lsrs	r3, r3, #2
 8019e34:	b29b      	uxth	r3, r3
 8019e36:	009a      	lsls	r2, r3, #2
 8019e38:	683b      	ldr	r3, [r7, #0]
 8019e3a:	781b      	ldrb	r3, [r3, #0]
 8019e3c:	00db      	lsls	r3, r3, #3
 8019e3e:	48a8      	ldr	r0, [pc, #672]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019e40:	4684      	mov	ip, r0
 8019e42:	4463      	add	r3, ip
 8019e44:	430a      	orrs	r2, r1
 8019e46:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8019e48:	687a      	ldr	r2, [r7, #4]
 8019e4a:	683b      	ldr	r3, [r7, #0]
 8019e4c:	781b      	ldrb	r3, [r3, #0]
 8019e4e:	009b      	lsls	r3, r3, #2
 8019e50:	18d3      	adds	r3, r2, r3
 8019e52:	681b      	ldr	r3, [r3, #0]
 8019e54:	61bb      	str	r3, [r7, #24]
 8019e56:	69bb      	ldr	r3, [r7, #24]
 8019e58:	2240      	movs	r2, #64	@ 0x40
 8019e5a:	4013      	ands	r3, r2
 8019e5c:	d011      	beq.n	8019e82 <USB_ActivateEndpoint+0x13e>
 8019e5e:	687a      	ldr	r2, [r7, #4]
 8019e60:	683b      	ldr	r3, [r7, #0]
 8019e62:	781b      	ldrb	r3, [r3, #0]
 8019e64:	009b      	lsls	r3, r3, #2
 8019e66:	18d3      	adds	r3, r2, r3
 8019e68:	681b      	ldr	r3, [r3, #0]
 8019e6a:	4a9c      	ldr	r2, [pc, #624]	@ (801a0dc <USB_ActivateEndpoint+0x398>)
 8019e6c:	4013      	ands	r3, r2
 8019e6e:	617b      	str	r3, [r7, #20]
 8019e70:	687a      	ldr	r2, [r7, #4]
 8019e72:	683b      	ldr	r3, [r7, #0]
 8019e74:	781b      	ldrb	r3, [r3, #0]
 8019e76:	009b      	lsls	r3, r3, #2
 8019e78:	18d3      	adds	r3, r2, r3
 8019e7a:	697a      	ldr	r2, [r7, #20]
 8019e7c:	4999      	ldr	r1, [pc, #612]	@ (801a0e4 <USB_ActivateEndpoint+0x3a0>)
 8019e7e:	430a      	orrs	r2, r1
 8019e80:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 8019e82:	683b      	ldr	r3, [r7, #0]
 8019e84:	78db      	ldrb	r3, [r3, #3]
 8019e86:	2b01      	cmp	r3, #1
 8019e88:	d016      	beq.n	8019eb8 <USB_ActivateEndpoint+0x174>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8019e8a:	687a      	ldr	r2, [r7, #4]
 8019e8c:	683b      	ldr	r3, [r7, #0]
 8019e8e:	781b      	ldrb	r3, [r3, #0]
 8019e90:	009b      	lsls	r3, r3, #2
 8019e92:	18d3      	adds	r3, r2, r3
 8019e94:	681b      	ldr	r3, [r3, #0]
 8019e96:	4a94      	ldr	r2, [pc, #592]	@ (801a0e8 <USB_ActivateEndpoint+0x3a4>)
 8019e98:	4013      	ands	r3, r2
 8019e9a:	60fb      	str	r3, [r7, #12]
 8019e9c:	68fb      	ldr	r3, [r7, #12]
 8019e9e:	2220      	movs	r2, #32
 8019ea0:	4053      	eors	r3, r2
 8019ea2:	60fb      	str	r3, [r7, #12]
 8019ea4:	687a      	ldr	r2, [r7, #4]
 8019ea6:	683b      	ldr	r3, [r7, #0]
 8019ea8:	781b      	ldrb	r3, [r3, #0]
 8019eaa:	009b      	lsls	r3, r3, #2
 8019eac:	18d3      	adds	r3, r2, r3
 8019eae:	68fa      	ldr	r2, [r7, #12]
 8019eb0:	4989      	ldr	r1, [pc, #548]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 8019eb2:	430a      	orrs	r2, r1
 8019eb4:	601a      	str	r2, [r3, #0]
 8019eb6:	e396      	b.n	801a5e6 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8019eb8:	687a      	ldr	r2, [r7, #4]
 8019eba:	683b      	ldr	r3, [r7, #0]
 8019ebc:	781b      	ldrb	r3, [r3, #0]
 8019ebe:	009b      	lsls	r3, r3, #2
 8019ec0:	18d3      	adds	r3, r2, r3
 8019ec2:	681b      	ldr	r3, [r3, #0]
 8019ec4:	4a88      	ldr	r2, [pc, #544]	@ (801a0e8 <USB_ActivateEndpoint+0x3a4>)
 8019ec6:	4013      	ands	r3, r2
 8019ec8:	613b      	str	r3, [r7, #16]
 8019eca:	687a      	ldr	r2, [r7, #4]
 8019ecc:	683b      	ldr	r3, [r7, #0]
 8019ece:	781b      	ldrb	r3, [r3, #0]
 8019ed0:	009b      	lsls	r3, r3, #2
 8019ed2:	18d3      	adds	r3, r2, r3
 8019ed4:	693a      	ldr	r2, [r7, #16]
 8019ed6:	4980      	ldr	r1, [pc, #512]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 8019ed8:	430a      	orrs	r2, r1
 8019eda:	601a      	str	r2, [r3, #0]
 8019edc:	e383      	b.n	801a5e6 <USB_ActivateEndpoint+0x8a2>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8019ede:	683b      	ldr	r3, [r7, #0]
 8019ee0:	781b      	ldrb	r3, [r3, #0]
 8019ee2:	00db      	lsls	r3, r3, #3
 8019ee4:	4a7e      	ldr	r2, [pc, #504]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019ee6:	4694      	mov	ip, r2
 8019ee8:	4463      	add	r3, ip
 8019eea:	685a      	ldr	r2, [r3, #4]
 8019eec:	683b      	ldr	r3, [r7, #0]
 8019eee:	781b      	ldrb	r3, [r3, #0]
 8019ef0:	00db      	lsls	r3, r3, #3
 8019ef2:	497b      	ldr	r1, [pc, #492]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019ef4:	468c      	mov	ip, r1
 8019ef6:	4463      	add	r3, ip
 8019ef8:	0c12      	lsrs	r2, r2, #16
 8019efa:	0412      	lsls	r2, r2, #16
 8019efc:	605a      	str	r2, [r3, #4]
 8019efe:	683b      	ldr	r3, [r7, #0]
 8019f00:	781b      	ldrb	r3, [r3, #0]
 8019f02:	00db      	lsls	r3, r3, #3
 8019f04:	4a76      	ldr	r2, [pc, #472]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f06:	4694      	mov	ip, r2
 8019f08:	4463      	add	r3, ip
 8019f0a:	6859      	ldr	r1, [r3, #4]
 8019f0c:	683b      	ldr	r3, [r7, #0]
 8019f0e:	88db      	ldrh	r3, [r3, #6]
 8019f10:	089b      	lsrs	r3, r3, #2
 8019f12:	b29b      	uxth	r3, r3
 8019f14:	009a      	lsls	r2, r3, #2
 8019f16:	683b      	ldr	r3, [r7, #0]
 8019f18:	781b      	ldrb	r3, [r3, #0]
 8019f1a:	00db      	lsls	r3, r3, #3
 8019f1c:	4870      	ldr	r0, [pc, #448]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f1e:	4684      	mov	ip, r0
 8019f20:	4463      	add	r3, ip
 8019f22:	430a      	orrs	r2, r1
 8019f24:	605a      	str	r2, [r3, #4]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8019f26:	683b      	ldr	r3, [r7, #0]
 8019f28:	781b      	ldrb	r3, [r3, #0]
 8019f2a:	00db      	lsls	r3, r3, #3
 8019f2c:	4a6c      	ldr	r2, [pc, #432]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f2e:	4694      	mov	ip, r2
 8019f30:	4463      	add	r3, ip
 8019f32:	685a      	ldr	r2, [r3, #4]
 8019f34:	683b      	ldr	r3, [r7, #0]
 8019f36:	781b      	ldrb	r3, [r3, #0]
 8019f38:	00db      	lsls	r3, r3, #3
 8019f3a:	4969      	ldr	r1, [pc, #420]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f3c:	468c      	mov	ip, r1
 8019f3e:	4463      	add	r3, ip
 8019f40:	0192      	lsls	r2, r2, #6
 8019f42:	0992      	lsrs	r2, r2, #6
 8019f44:	605a      	str	r2, [r3, #4]
 8019f46:	683b      	ldr	r3, [r7, #0]
 8019f48:	691b      	ldr	r3, [r3, #16]
 8019f4a:	2b00      	cmp	r3, #0
 8019f4c:	d111      	bne.n	8019f72 <USB_ActivateEndpoint+0x22e>
 8019f4e:	683b      	ldr	r3, [r7, #0]
 8019f50:	781b      	ldrb	r3, [r3, #0]
 8019f52:	00db      	lsls	r3, r3, #3
 8019f54:	4a62      	ldr	r2, [pc, #392]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f56:	4694      	mov	ip, r2
 8019f58:	4463      	add	r3, ip
 8019f5a:	685a      	ldr	r2, [r3, #4]
 8019f5c:	683b      	ldr	r3, [r7, #0]
 8019f5e:	781b      	ldrb	r3, [r3, #0]
 8019f60:	00db      	lsls	r3, r3, #3
 8019f62:	495f      	ldr	r1, [pc, #380]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f64:	468c      	mov	ip, r1
 8019f66:	4463      	add	r3, ip
 8019f68:	2180      	movs	r1, #128	@ 0x80
 8019f6a:	0609      	lsls	r1, r1, #24
 8019f6c:	430a      	orrs	r2, r1
 8019f6e:	605a      	str	r2, [r3, #4]
 8019f70:	e041      	b.n	8019ff6 <USB_ActivateEndpoint+0x2b2>
 8019f72:	683b      	ldr	r3, [r7, #0]
 8019f74:	691b      	ldr	r3, [r3, #16]
 8019f76:	2b3e      	cmp	r3, #62	@ 0x3e
 8019f78:	d81d      	bhi.n	8019fb6 <USB_ActivateEndpoint+0x272>
 8019f7a:	683b      	ldr	r3, [r7, #0]
 8019f7c:	691b      	ldr	r3, [r3, #16]
 8019f7e:	085b      	lsrs	r3, r3, #1
 8019f80:	677b      	str	r3, [r7, #116]	@ 0x74
 8019f82:	683b      	ldr	r3, [r7, #0]
 8019f84:	691b      	ldr	r3, [r3, #16]
 8019f86:	2201      	movs	r2, #1
 8019f88:	4013      	ands	r3, r2
 8019f8a:	d002      	beq.n	8019f92 <USB_ActivateEndpoint+0x24e>
 8019f8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019f8e:	3301      	adds	r3, #1
 8019f90:	677b      	str	r3, [r7, #116]	@ 0x74
 8019f92:	683b      	ldr	r3, [r7, #0]
 8019f94:	781b      	ldrb	r3, [r3, #0]
 8019f96:	00db      	lsls	r3, r3, #3
 8019f98:	4a51      	ldr	r2, [pc, #324]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019f9a:	4694      	mov	ip, r2
 8019f9c:	4463      	add	r3, ip
 8019f9e:	6859      	ldr	r1, [r3, #4]
 8019fa0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019fa2:	069a      	lsls	r2, r3, #26
 8019fa4:	683b      	ldr	r3, [r7, #0]
 8019fa6:	781b      	ldrb	r3, [r3, #0]
 8019fa8:	00db      	lsls	r3, r3, #3
 8019faa:	484d      	ldr	r0, [pc, #308]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019fac:	4684      	mov	ip, r0
 8019fae:	4463      	add	r3, ip
 8019fb0:	430a      	orrs	r2, r1
 8019fb2:	605a      	str	r2, [r3, #4]
 8019fb4:	e01f      	b.n	8019ff6 <USB_ActivateEndpoint+0x2b2>
 8019fb6:	683b      	ldr	r3, [r7, #0]
 8019fb8:	691b      	ldr	r3, [r3, #16]
 8019fba:	095b      	lsrs	r3, r3, #5
 8019fbc:	677b      	str	r3, [r7, #116]	@ 0x74
 8019fbe:	683b      	ldr	r3, [r7, #0]
 8019fc0:	691b      	ldr	r3, [r3, #16]
 8019fc2:	221f      	movs	r2, #31
 8019fc4:	4013      	ands	r3, r2
 8019fc6:	d102      	bne.n	8019fce <USB_ActivateEndpoint+0x28a>
 8019fc8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019fca:	3b01      	subs	r3, #1
 8019fcc:	677b      	str	r3, [r7, #116]	@ 0x74
 8019fce:	683b      	ldr	r3, [r7, #0]
 8019fd0:	781b      	ldrb	r3, [r3, #0]
 8019fd2:	00db      	lsls	r3, r3, #3
 8019fd4:	4a42      	ldr	r2, [pc, #264]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019fd6:	4694      	mov	ip, r2
 8019fd8:	4463      	add	r3, ip
 8019fda:	685a      	ldr	r2, [r3, #4]
 8019fdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8019fde:	069b      	lsls	r3, r3, #26
 8019fe0:	431a      	orrs	r2, r3
 8019fe2:	683b      	ldr	r3, [r7, #0]
 8019fe4:	781b      	ldrb	r3, [r3, #0]
 8019fe6:	00db      	lsls	r3, r3, #3
 8019fe8:	493d      	ldr	r1, [pc, #244]	@ (801a0e0 <USB_ActivateEndpoint+0x39c>)
 8019fea:	468c      	mov	ip, r1
 8019fec:	4463      	add	r3, ip
 8019fee:	2180      	movs	r1, #128	@ 0x80
 8019ff0:	0609      	lsls	r1, r1, #24
 8019ff2:	430a      	orrs	r2, r1
 8019ff4:	605a      	str	r2, [r3, #4]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8019ff6:	687a      	ldr	r2, [r7, #4]
 8019ff8:	683b      	ldr	r3, [r7, #0]
 8019ffa:	781b      	ldrb	r3, [r3, #0]
 8019ffc:	009b      	lsls	r3, r3, #2
 8019ffe:	18d3      	adds	r3, r2, r3
 801a000:	681b      	ldr	r3, [r3, #0]
 801a002:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a004:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a006:	2380      	movs	r3, #128	@ 0x80
 801a008:	01db      	lsls	r3, r3, #7
 801a00a:	4013      	ands	r3, r2
 801a00c:	d011      	beq.n	801a032 <USB_ActivateEndpoint+0x2ee>
 801a00e:	687a      	ldr	r2, [r7, #4]
 801a010:	683b      	ldr	r3, [r7, #0]
 801a012:	781b      	ldrb	r3, [r3, #0]
 801a014:	009b      	lsls	r3, r3, #2
 801a016:	18d3      	adds	r3, r2, r3
 801a018:	681b      	ldr	r3, [r3, #0]
 801a01a:	4a30      	ldr	r2, [pc, #192]	@ (801a0dc <USB_ActivateEndpoint+0x398>)
 801a01c:	4013      	ands	r3, r2
 801a01e:	627b      	str	r3, [r7, #36]	@ 0x24
 801a020:	687a      	ldr	r2, [r7, #4]
 801a022:	683b      	ldr	r3, [r7, #0]
 801a024:	781b      	ldrb	r3, [r3, #0]
 801a026:	009b      	lsls	r3, r3, #2
 801a028:	18d3      	adds	r3, r2, r3
 801a02a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a02c:	492f      	ldr	r1, [pc, #188]	@ (801a0ec <USB_ActivateEndpoint+0x3a8>)
 801a02e:	430a      	orrs	r2, r1
 801a030:	601a      	str	r2, [r3, #0]

      if (ep->num == 0U)
 801a032:	683b      	ldr	r3, [r7, #0]
 801a034:	781b      	ldrb	r3, [r3, #0]
 801a036:	2b00      	cmp	r3, #0
 801a038:	d11c      	bne.n	801a074 <USB_ActivateEndpoint+0x330>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801a03a:	687a      	ldr	r2, [r7, #4]
 801a03c:	683b      	ldr	r3, [r7, #0]
 801a03e:	781b      	ldrb	r3, [r3, #0]
 801a040:	009b      	lsls	r3, r3, #2
 801a042:	18d3      	adds	r3, r2, r3
 801a044:	681b      	ldr	r3, [r3, #0]
 801a046:	4a2a      	ldr	r2, [pc, #168]	@ (801a0f0 <USB_ActivateEndpoint+0x3ac>)
 801a048:	4013      	ands	r3, r2
 801a04a:	61fb      	str	r3, [r7, #28]
 801a04c:	69fb      	ldr	r3, [r7, #28]
 801a04e:	2280      	movs	r2, #128	@ 0x80
 801a050:	0152      	lsls	r2, r2, #5
 801a052:	4053      	eors	r3, r2
 801a054:	61fb      	str	r3, [r7, #28]
 801a056:	69fb      	ldr	r3, [r7, #28]
 801a058:	2280      	movs	r2, #128	@ 0x80
 801a05a:	0192      	lsls	r2, r2, #6
 801a05c:	4053      	eors	r3, r2
 801a05e:	61fb      	str	r3, [r7, #28]
 801a060:	687a      	ldr	r2, [r7, #4]
 801a062:	683b      	ldr	r3, [r7, #0]
 801a064:	781b      	ldrb	r3, [r3, #0]
 801a066:	009b      	lsls	r3, r3, #2
 801a068:	18d3      	adds	r3, r2, r3
 801a06a:	69fa      	ldr	r2, [r7, #28]
 801a06c:	491a      	ldr	r1, [pc, #104]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 801a06e:	430a      	orrs	r2, r1
 801a070:	601a      	str	r2, [r3, #0]
 801a072:	e2b8      	b.n	801a5e6 <USB_ActivateEndpoint+0x8a2>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801a074:	687a      	ldr	r2, [r7, #4]
 801a076:	683b      	ldr	r3, [r7, #0]
 801a078:	781b      	ldrb	r3, [r3, #0]
 801a07a:	009b      	lsls	r3, r3, #2
 801a07c:	18d3      	adds	r3, r2, r3
 801a07e:	681b      	ldr	r3, [r3, #0]
 801a080:	4a1b      	ldr	r2, [pc, #108]	@ (801a0f0 <USB_ActivateEndpoint+0x3ac>)
 801a082:	4013      	ands	r3, r2
 801a084:	623b      	str	r3, [r7, #32]
 801a086:	6a3b      	ldr	r3, [r7, #32]
 801a088:	2280      	movs	r2, #128	@ 0x80
 801a08a:	0192      	lsls	r2, r2, #6
 801a08c:	4053      	eors	r3, r2
 801a08e:	623b      	str	r3, [r7, #32]
 801a090:	687a      	ldr	r2, [r7, #4]
 801a092:	683b      	ldr	r3, [r7, #0]
 801a094:	781b      	ldrb	r3, [r3, #0]
 801a096:	009b      	lsls	r3, r3, #2
 801a098:	18d3      	adds	r3, r2, r3
 801a09a:	6a3a      	ldr	r2, [r7, #32]
 801a09c:	490e      	ldr	r1, [pc, #56]	@ (801a0d8 <USB_ActivateEndpoint+0x394>)
 801a09e:	430a      	orrs	r2, r1
 801a0a0:	601a      	str	r2, [r3, #0]
 801a0a2:	e2a0      	b.n	801a5e6 <USB_ActivateEndpoint+0x8a2>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 801a0a4:	683b      	ldr	r3, [r7, #0]
 801a0a6:	78db      	ldrb	r3, [r3, #3]
 801a0a8:	2b02      	cmp	r3, #2
 801a0aa:	d125      	bne.n	801a0f8 <USB_ActivateEndpoint+0x3b4>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801a0ac:	687a      	ldr	r2, [r7, #4]
 801a0ae:	683b      	ldr	r3, [r7, #0]
 801a0b0:	781b      	ldrb	r3, [r3, #0]
 801a0b2:	009b      	lsls	r3, r3, #2
 801a0b4:	18d3      	adds	r3, r2, r3
 801a0b6:	681b      	ldr	r3, [r3, #0]
 801a0b8:	4a08      	ldr	r2, [pc, #32]	@ (801a0dc <USB_ActivateEndpoint+0x398>)
 801a0ba:	4013      	ands	r3, r2
 801a0bc:	663b      	str	r3, [r7, #96]	@ 0x60
 801a0be:	687a      	ldr	r2, [r7, #4]
 801a0c0:	683b      	ldr	r3, [r7, #0]
 801a0c2:	781b      	ldrb	r3, [r3, #0]
 801a0c4:	009b      	lsls	r3, r3, #2
 801a0c6:	18d3      	adds	r3, r2, r3
 801a0c8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801a0ca:	490a      	ldr	r1, [pc, #40]	@ (801a0f4 <USB_ActivateEndpoint+0x3b0>)
 801a0cc:	430a      	orrs	r2, r1
 801a0ce:	601a      	str	r2, [r3, #0]
 801a0d0:	e024      	b.n	801a11c <USB_ActivateEndpoint+0x3d8>
 801a0d2:	46c0      	nop			@ (mov r8, r8)
 801a0d4:	07ff898f 	.word	0x07ff898f
 801a0d8:	00008080 	.word	0x00008080
 801a0dc:	07ff8f8f 	.word	0x07ff8f8f
 801a0e0:	40009800 	.word	0x40009800
 801a0e4:	000080c0 	.word	0x000080c0
 801a0e8:	07ff8fbf 	.word	0x07ff8fbf
 801a0ec:	0000c080 	.word	0x0000c080
 801a0f0:	07ffbf8f 	.word	0x07ffbf8f
 801a0f4:	00008180 	.word	0x00008180
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 801a0f8:	687a      	ldr	r2, [r7, #4]
 801a0fa:	683b      	ldr	r3, [r7, #0]
 801a0fc:	781b      	ldrb	r3, [r3, #0]
 801a0fe:	009b      	lsls	r3, r3, #2
 801a100:	18d3      	adds	r3, r2, r3
 801a102:	681b      	ldr	r3, [r3, #0]
 801a104:	4aca      	ldr	r2, [pc, #808]	@ (801a430 <USB_ActivateEndpoint+0x6ec>)
 801a106:	4013      	ands	r3, r2
 801a108:	667b      	str	r3, [r7, #100]	@ 0x64
 801a10a:	687a      	ldr	r2, [r7, #4]
 801a10c:	683b      	ldr	r3, [r7, #0]
 801a10e:	781b      	ldrb	r3, [r3, #0]
 801a110:	009b      	lsls	r3, r3, #2
 801a112:	18d3      	adds	r3, r2, r3
 801a114:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801a116:	49c7      	ldr	r1, [pc, #796]	@ (801a434 <USB_ActivateEndpoint+0x6f0>)
 801a118:	430a      	orrs	r2, r1
 801a11a:	601a      	str	r2, [r3, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 801a11c:	683b      	ldr	r3, [r7, #0]
 801a11e:	781b      	ldrb	r3, [r3, #0]
 801a120:	00db      	lsls	r3, r3, #3
 801a122:	4ac5      	ldr	r2, [pc, #788]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a124:	4694      	mov	ip, r2
 801a126:	4463      	add	r3, ip
 801a128:	681a      	ldr	r2, [r3, #0]
 801a12a:	683b      	ldr	r3, [r7, #0]
 801a12c:	781b      	ldrb	r3, [r3, #0]
 801a12e:	00db      	lsls	r3, r3, #3
 801a130:	49c1      	ldr	r1, [pc, #772]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a132:	468c      	mov	ip, r1
 801a134:	4463      	add	r3, ip
 801a136:	0c12      	lsrs	r2, r2, #16
 801a138:	0412      	lsls	r2, r2, #16
 801a13a:	601a      	str	r2, [r3, #0]
 801a13c:	683b      	ldr	r3, [r7, #0]
 801a13e:	781b      	ldrb	r3, [r3, #0]
 801a140:	00db      	lsls	r3, r3, #3
 801a142:	4abd      	ldr	r2, [pc, #756]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a144:	4694      	mov	ip, r2
 801a146:	4463      	add	r3, ip
 801a148:	6819      	ldr	r1, [r3, #0]
 801a14a:	683b      	ldr	r3, [r7, #0]
 801a14c:	891b      	ldrh	r3, [r3, #8]
 801a14e:	089b      	lsrs	r3, r3, #2
 801a150:	b29b      	uxth	r3, r3
 801a152:	009a      	lsls	r2, r3, #2
 801a154:	683b      	ldr	r3, [r7, #0]
 801a156:	781b      	ldrb	r3, [r3, #0]
 801a158:	00db      	lsls	r3, r3, #3
 801a15a:	48b7      	ldr	r0, [pc, #732]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a15c:	4684      	mov	ip, r0
 801a15e:	4463      	add	r3, ip
 801a160:	430a      	orrs	r2, r1
 801a162:	601a      	str	r2, [r3, #0]
 801a164:	683b      	ldr	r3, [r7, #0]
 801a166:	781b      	ldrb	r3, [r3, #0]
 801a168:	00db      	lsls	r3, r3, #3
 801a16a:	4ab3      	ldr	r2, [pc, #716]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a16c:	4694      	mov	ip, r2
 801a16e:	4463      	add	r3, ip
 801a170:	685a      	ldr	r2, [r3, #4]
 801a172:	683b      	ldr	r3, [r7, #0]
 801a174:	781b      	ldrb	r3, [r3, #0]
 801a176:	00db      	lsls	r3, r3, #3
 801a178:	49af      	ldr	r1, [pc, #700]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a17a:	468c      	mov	ip, r1
 801a17c:	4463      	add	r3, ip
 801a17e:	0c12      	lsrs	r2, r2, #16
 801a180:	0412      	lsls	r2, r2, #16
 801a182:	605a      	str	r2, [r3, #4]
 801a184:	683b      	ldr	r3, [r7, #0]
 801a186:	781b      	ldrb	r3, [r3, #0]
 801a188:	00db      	lsls	r3, r3, #3
 801a18a:	4aab      	ldr	r2, [pc, #684]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a18c:	4694      	mov	ip, r2
 801a18e:	4463      	add	r3, ip
 801a190:	6859      	ldr	r1, [r3, #4]
 801a192:	683b      	ldr	r3, [r7, #0]
 801a194:	895b      	ldrh	r3, [r3, #10]
 801a196:	089b      	lsrs	r3, r3, #2
 801a198:	b29b      	uxth	r3, r3
 801a19a:	009a      	lsls	r2, r3, #2
 801a19c:	683b      	ldr	r3, [r7, #0]
 801a19e:	781b      	ldrb	r3, [r3, #0]
 801a1a0:	00db      	lsls	r3, r3, #3
 801a1a2:	48a5      	ldr	r0, [pc, #660]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a1a4:	4684      	mov	ip, r0
 801a1a6:	4463      	add	r3, ip
 801a1a8:	430a      	orrs	r2, r1
 801a1aa:	605a      	str	r2, [r3, #4]

    if (ep->is_in == 0U)
 801a1ac:	683b      	ldr	r3, [r7, #0]
 801a1ae:	785b      	ldrb	r3, [r3, #1]
 801a1b0:	2b00      	cmp	r3, #0
 801a1b2:	d000      	beq.n	801a1b6 <USB_ActivateEndpoint+0x472>
 801a1b4:	e19d      	b.n	801a4f2 <USB_ActivateEndpoint+0x7ae>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a1b6:	687a      	ldr	r2, [r7, #4]
 801a1b8:	683b      	ldr	r3, [r7, #0]
 801a1ba:	781b      	ldrb	r3, [r3, #0]
 801a1bc:	009b      	lsls	r3, r3, #2
 801a1be:	18d3      	adds	r3, r2, r3
 801a1c0:	681b      	ldr	r3, [r3, #0]
 801a1c2:	643b      	str	r3, [r7, #64]	@ 0x40
 801a1c4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a1c6:	2380      	movs	r3, #128	@ 0x80
 801a1c8:	01db      	lsls	r3, r3, #7
 801a1ca:	4013      	ands	r3, r2
 801a1cc:	d011      	beq.n	801a1f2 <USB_ActivateEndpoint+0x4ae>
 801a1ce:	687a      	ldr	r2, [r7, #4]
 801a1d0:	683b      	ldr	r3, [r7, #0]
 801a1d2:	781b      	ldrb	r3, [r3, #0]
 801a1d4:	009b      	lsls	r3, r3, #2
 801a1d6:	18d3      	adds	r3, r2, r3
 801a1d8:	681b      	ldr	r3, [r3, #0]
 801a1da:	4a98      	ldr	r2, [pc, #608]	@ (801a43c <USB_ActivateEndpoint+0x6f8>)
 801a1dc:	4013      	ands	r3, r2
 801a1de:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a1e0:	687a      	ldr	r2, [r7, #4]
 801a1e2:	683b      	ldr	r3, [r7, #0]
 801a1e4:	781b      	ldrb	r3, [r3, #0]
 801a1e6:	009b      	lsls	r3, r3, #2
 801a1e8:	18d3      	adds	r3, r2, r3
 801a1ea:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a1ec:	4994      	ldr	r1, [pc, #592]	@ (801a440 <USB_ActivateEndpoint+0x6fc>)
 801a1ee:	430a      	orrs	r2, r1
 801a1f0:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a1f2:	687a      	ldr	r2, [r7, #4]
 801a1f4:	683b      	ldr	r3, [r7, #0]
 801a1f6:	781b      	ldrb	r3, [r3, #0]
 801a1f8:	009b      	lsls	r3, r3, #2
 801a1fa:	18d3      	adds	r3, r2, r3
 801a1fc:	681b      	ldr	r3, [r3, #0]
 801a1fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a202:	2240      	movs	r2, #64	@ 0x40
 801a204:	4013      	ands	r3, r2
 801a206:	d011      	beq.n	801a22c <USB_ActivateEndpoint+0x4e8>
 801a208:	687a      	ldr	r2, [r7, #4]
 801a20a:	683b      	ldr	r3, [r7, #0]
 801a20c:	781b      	ldrb	r3, [r3, #0]
 801a20e:	009b      	lsls	r3, r3, #2
 801a210:	18d3      	adds	r3, r2, r3
 801a212:	681b      	ldr	r3, [r3, #0]
 801a214:	4a89      	ldr	r2, [pc, #548]	@ (801a43c <USB_ActivateEndpoint+0x6f8>)
 801a216:	4013      	ands	r3, r2
 801a218:	637b      	str	r3, [r7, #52]	@ 0x34
 801a21a:	687a      	ldr	r2, [r7, #4]
 801a21c:	683b      	ldr	r3, [r7, #0]
 801a21e:	781b      	ldrb	r3, [r3, #0]
 801a220:	009b      	lsls	r3, r3, #2
 801a222:	18d3      	adds	r3, r2, r3
 801a224:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a226:	4987      	ldr	r1, [pc, #540]	@ (801a444 <USB_ActivateEndpoint+0x700>)
 801a228:	430a      	orrs	r2, r1
 801a22a:	601a      	str	r2, [r3, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 801a22c:	683b      	ldr	r3, [r7, #0]
 801a22e:	785b      	ldrb	r3, [r3, #1]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d168      	bne.n	801a306 <USB_ActivateEndpoint+0x5c2>
 801a234:	683b      	ldr	r3, [r7, #0]
 801a236:	781b      	ldrb	r3, [r3, #0]
 801a238:	00db      	lsls	r3, r3, #3
 801a23a:	4a7f      	ldr	r2, [pc, #508]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a23c:	4694      	mov	ip, r2
 801a23e:	4463      	add	r3, ip
 801a240:	681a      	ldr	r2, [r3, #0]
 801a242:	683b      	ldr	r3, [r7, #0]
 801a244:	781b      	ldrb	r3, [r3, #0]
 801a246:	00db      	lsls	r3, r3, #3
 801a248:	497b      	ldr	r1, [pc, #492]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a24a:	468c      	mov	ip, r1
 801a24c:	4463      	add	r3, ip
 801a24e:	0192      	lsls	r2, r2, #6
 801a250:	0992      	lsrs	r2, r2, #6
 801a252:	601a      	str	r2, [r3, #0]
 801a254:	683b      	ldr	r3, [r7, #0]
 801a256:	691b      	ldr	r3, [r3, #16]
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d111      	bne.n	801a280 <USB_ActivateEndpoint+0x53c>
 801a25c:	683b      	ldr	r3, [r7, #0]
 801a25e:	781b      	ldrb	r3, [r3, #0]
 801a260:	00db      	lsls	r3, r3, #3
 801a262:	4a75      	ldr	r2, [pc, #468]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a264:	4694      	mov	ip, r2
 801a266:	4463      	add	r3, ip
 801a268:	681a      	ldr	r2, [r3, #0]
 801a26a:	683b      	ldr	r3, [r7, #0]
 801a26c:	781b      	ldrb	r3, [r3, #0]
 801a26e:	00db      	lsls	r3, r3, #3
 801a270:	4971      	ldr	r1, [pc, #452]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a272:	468c      	mov	ip, r1
 801a274:	4463      	add	r3, ip
 801a276:	2180      	movs	r1, #128	@ 0x80
 801a278:	0609      	lsls	r1, r1, #24
 801a27a:	430a      	orrs	r2, r1
 801a27c:	601a      	str	r2, [r3, #0]
 801a27e:	e068      	b.n	801a352 <USB_ActivateEndpoint+0x60e>
 801a280:	683b      	ldr	r3, [r7, #0]
 801a282:	691b      	ldr	r3, [r3, #16]
 801a284:	2b3e      	cmp	r3, #62	@ 0x3e
 801a286:	d81d      	bhi.n	801a2c4 <USB_ActivateEndpoint+0x580>
 801a288:	683b      	ldr	r3, [r7, #0]
 801a28a:	691b      	ldr	r3, [r3, #16]
 801a28c:	085b      	lsrs	r3, r3, #1
 801a28e:	673b      	str	r3, [r7, #112]	@ 0x70
 801a290:	683b      	ldr	r3, [r7, #0]
 801a292:	691b      	ldr	r3, [r3, #16]
 801a294:	2201      	movs	r2, #1
 801a296:	4013      	ands	r3, r2
 801a298:	d002      	beq.n	801a2a0 <USB_ActivateEndpoint+0x55c>
 801a29a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a29c:	3301      	adds	r3, #1
 801a29e:	673b      	str	r3, [r7, #112]	@ 0x70
 801a2a0:	683b      	ldr	r3, [r7, #0]
 801a2a2:	781b      	ldrb	r3, [r3, #0]
 801a2a4:	00db      	lsls	r3, r3, #3
 801a2a6:	4a64      	ldr	r2, [pc, #400]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a2a8:	4694      	mov	ip, r2
 801a2aa:	4463      	add	r3, ip
 801a2ac:	6819      	ldr	r1, [r3, #0]
 801a2ae:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a2b0:	069a      	lsls	r2, r3, #26
 801a2b2:	683b      	ldr	r3, [r7, #0]
 801a2b4:	781b      	ldrb	r3, [r3, #0]
 801a2b6:	00db      	lsls	r3, r3, #3
 801a2b8:	485f      	ldr	r0, [pc, #380]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a2ba:	4684      	mov	ip, r0
 801a2bc:	4463      	add	r3, ip
 801a2be:	430a      	orrs	r2, r1
 801a2c0:	601a      	str	r2, [r3, #0]
 801a2c2:	e046      	b.n	801a352 <USB_ActivateEndpoint+0x60e>
 801a2c4:	683b      	ldr	r3, [r7, #0]
 801a2c6:	691b      	ldr	r3, [r3, #16]
 801a2c8:	095b      	lsrs	r3, r3, #5
 801a2ca:	673b      	str	r3, [r7, #112]	@ 0x70
 801a2cc:	683b      	ldr	r3, [r7, #0]
 801a2ce:	691b      	ldr	r3, [r3, #16]
 801a2d0:	221f      	movs	r2, #31
 801a2d2:	4013      	ands	r3, r2
 801a2d4:	d102      	bne.n	801a2dc <USB_ActivateEndpoint+0x598>
 801a2d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a2d8:	3b01      	subs	r3, #1
 801a2da:	673b      	str	r3, [r7, #112]	@ 0x70
 801a2dc:	683b      	ldr	r3, [r7, #0]
 801a2de:	781b      	ldrb	r3, [r3, #0]
 801a2e0:	00db      	lsls	r3, r3, #3
 801a2e2:	4a55      	ldr	r2, [pc, #340]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a2e4:	4694      	mov	ip, r2
 801a2e6:	4463      	add	r3, ip
 801a2e8:	681a      	ldr	r2, [r3, #0]
 801a2ea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801a2ec:	069b      	lsls	r3, r3, #26
 801a2ee:	431a      	orrs	r2, r3
 801a2f0:	683b      	ldr	r3, [r7, #0]
 801a2f2:	781b      	ldrb	r3, [r3, #0]
 801a2f4:	00db      	lsls	r3, r3, #3
 801a2f6:	4950      	ldr	r1, [pc, #320]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a2f8:	468c      	mov	ip, r1
 801a2fa:	4463      	add	r3, ip
 801a2fc:	2180      	movs	r1, #128	@ 0x80
 801a2fe:	0609      	lsls	r1, r1, #24
 801a300:	430a      	orrs	r2, r1
 801a302:	601a      	str	r2, [r3, #0]
 801a304:	e025      	b.n	801a352 <USB_ActivateEndpoint+0x60e>
 801a306:	683b      	ldr	r3, [r7, #0]
 801a308:	785b      	ldrb	r3, [r3, #1]
 801a30a:	2b01      	cmp	r3, #1
 801a30c:	d121      	bne.n	801a352 <USB_ActivateEndpoint+0x60e>
 801a30e:	683b      	ldr	r3, [r7, #0]
 801a310:	781b      	ldrb	r3, [r3, #0]
 801a312:	00db      	lsls	r3, r3, #3
 801a314:	4a48      	ldr	r2, [pc, #288]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a316:	4694      	mov	ip, r2
 801a318:	4463      	add	r3, ip
 801a31a:	681a      	ldr	r2, [r3, #0]
 801a31c:	683b      	ldr	r3, [r7, #0]
 801a31e:	781b      	ldrb	r3, [r3, #0]
 801a320:	00db      	lsls	r3, r3, #3
 801a322:	4945      	ldr	r1, [pc, #276]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a324:	468c      	mov	ip, r1
 801a326:	4463      	add	r3, ip
 801a328:	0412      	lsls	r2, r2, #16
 801a32a:	0c12      	lsrs	r2, r2, #16
 801a32c:	601a      	str	r2, [r3, #0]
 801a32e:	683b      	ldr	r3, [r7, #0]
 801a330:	781b      	ldrb	r3, [r3, #0]
 801a332:	00db      	lsls	r3, r3, #3
 801a334:	4a40      	ldr	r2, [pc, #256]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a336:	4694      	mov	ip, r2
 801a338:	4463      	add	r3, ip
 801a33a:	6819      	ldr	r1, [r3, #0]
 801a33c:	683b      	ldr	r3, [r7, #0]
 801a33e:	691b      	ldr	r3, [r3, #16]
 801a340:	041a      	lsls	r2, r3, #16
 801a342:	683b      	ldr	r3, [r7, #0]
 801a344:	781b      	ldrb	r3, [r3, #0]
 801a346:	00db      	lsls	r3, r3, #3
 801a348:	483b      	ldr	r0, [pc, #236]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a34a:	4684      	mov	ip, r0
 801a34c:	4463      	add	r3, ip
 801a34e:	430a      	orrs	r2, r1
 801a350:	601a      	str	r2, [r3, #0]
 801a352:	683b      	ldr	r3, [r7, #0]
 801a354:	785b      	ldrb	r3, [r3, #1]
 801a356:	2b00      	cmp	r3, #0
 801a358:	d000      	beq.n	801a35c <USB_ActivateEndpoint+0x618>
 801a35a:	e075      	b.n	801a448 <USB_ActivateEndpoint+0x704>
 801a35c:	683b      	ldr	r3, [r7, #0]
 801a35e:	781b      	ldrb	r3, [r3, #0]
 801a360:	00db      	lsls	r3, r3, #3
 801a362:	4a35      	ldr	r2, [pc, #212]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a364:	4694      	mov	ip, r2
 801a366:	4463      	add	r3, ip
 801a368:	685a      	ldr	r2, [r3, #4]
 801a36a:	683b      	ldr	r3, [r7, #0]
 801a36c:	781b      	ldrb	r3, [r3, #0]
 801a36e:	00db      	lsls	r3, r3, #3
 801a370:	4931      	ldr	r1, [pc, #196]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a372:	468c      	mov	ip, r1
 801a374:	4463      	add	r3, ip
 801a376:	0192      	lsls	r2, r2, #6
 801a378:	0992      	lsrs	r2, r2, #6
 801a37a:	605a      	str	r2, [r3, #4]
 801a37c:	683b      	ldr	r3, [r7, #0]
 801a37e:	691b      	ldr	r3, [r3, #16]
 801a380:	2b00      	cmp	r3, #0
 801a382:	d111      	bne.n	801a3a8 <USB_ActivateEndpoint+0x664>
 801a384:	683b      	ldr	r3, [r7, #0]
 801a386:	781b      	ldrb	r3, [r3, #0]
 801a388:	00db      	lsls	r3, r3, #3
 801a38a:	4a2b      	ldr	r2, [pc, #172]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a38c:	4694      	mov	ip, r2
 801a38e:	4463      	add	r3, ip
 801a390:	685a      	ldr	r2, [r3, #4]
 801a392:	683b      	ldr	r3, [r7, #0]
 801a394:	781b      	ldrb	r3, [r3, #0]
 801a396:	00db      	lsls	r3, r3, #3
 801a398:	4927      	ldr	r1, [pc, #156]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a39a:	468c      	mov	ip, r1
 801a39c:	4463      	add	r3, ip
 801a39e:	2180      	movs	r1, #128	@ 0x80
 801a3a0:	0609      	lsls	r1, r1, #24
 801a3a2:	430a      	orrs	r2, r1
 801a3a4:	605a      	str	r2, [r3, #4]
 801a3a6:	e075      	b.n	801a494 <USB_ActivateEndpoint+0x750>
 801a3a8:	683b      	ldr	r3, [r7, #0]
 801a3aa:	691b      	ldr	r3, [r3, #16]
 801a3ac:	2b3e      	cmp	r3, #62	@ 0x3e
 801a3ae:	d81d      	bhi.n	801a3ec <USB_ActivateEndpoint+0x6a8>
 801a3b0:	683b      	ldr	r3, [r7, #0]
 801a3b2:	691b      	ldr	r3, [r3, #16]
 801a3b4:	085b      	lsrs	r3, r3, #1
 801a3b6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a3b8:	683b      	ldr	r3, [r7, #0]
 801a3ba:	691b      	ldr	r3, [r3, #16]
 801a3bc:	2201      	movs	r2, #1
 801a3be:	4013      	ands	r3, r2
 801a3c0:	d002      	beq.n	801a3c8 <USB_ActivateEndpoint+0x684>
 801a3c2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a3c4:	3301      	adds	r3, #1
 801a3c6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a3c8:	683b      	ldr	r3, [r7, #0]
 801a3ca:	781b      	ldrb	r3, [r3, #0]
 801a3cc:	00db      	lsls	r3, r3, #3
 801a3ce:	4a1a      	ldr	r2, [pc, #104]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a3d0:	4694      	mov	ip, r2
 801a3d2:	4463      	add	r3, ip
 801a3d4:	6859      	ldr	r1, [r3, #4]
 801a3d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a3d8:	069a      	lsls	r2, r3, #26
 801a3da:	683b      	ldr	r3, [r7, #0]
 801a3dc:	781b      	ldrb	r3, [r3, #0]
 801a3de:	00db      	lsls	r3, r3, #3
 801a3e0:	4815      	ldr	r0, [pc, #84]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a3e2:	4684      	mov	ip, r0
 801a3e4:	4463      	add	r3, ip
 801a3e6:	430a      	orrs	r2, r1
 801a3e8:	605a      	str	r2, [r3, #4]
 801a3ea:	e053      	b.n	801a494 <USB_ActivateEndpoint+0x750>
 801a3ec:	683b      	ldr	r3, [r7, #0]
 801a3ee:	691b      	ldr	r3, [r3, #16]
 801a3f0:	095b      	lsrs	r3, r3, #5
 801a3f2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a3f4:	683b      	ldr	r3, [r7, #0]
 801a3f6:	691b      	ldr	r3, [r3, #16]
 801a3f8:	221f      	movs	r2, #31
 801a3fa:	4013      	ands	r3, r2
 801a3fc:	d102      	bne.n	801a404 <USB_ActivateEndpoint+0x6c0>
 801a3fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a400:	3b01      	subs	r3, #1
 801a402:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801a404:	683b      	ldr	r3, [r7, #0]
 801a406:	781b      	ldrb	r3, [r3, #0]
 801a408:	00db      	lsls	r3, r3, #3
 801a40a:	4a0b      	ldr	r2, [pc, #44]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a40c:	4694      	mov	ip, r2
 801a40e:	4463      	add	r3, ip
 801a410:	685a      	ldr	r2, [r3, #4]
 801a412:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801a414:	069b      	lsls	r3, r3, #26
 801a416:	431a      	orrs	r2, r3
 801a418:	683b      	ldr	r3, [r7, #0]
 801a41a:	781b      	ldrb	r3, [r3, #0]
 801a41c:	00db      	lsls	r3, r3, #3
 801a41e:	4906      	ldr	r1, [pc, #24]	@ (801a438 <USB_ActivateEndpoint+0x6f4>)
 801a420:	468c      	mov	ip, r1
 801a422:	4463      	add	r3, ip
 801a424:	2180      	movs	r1, #128	@ 0x80
 801a426:	0609      	lsls	r1, r1, #24
 801a428:	430a      	orrs	r2, r1
 801a42a:	605a      	str	r2, [r3, #4]
 801a42c:	e032      	b.n	801a494 <USB_ActivateEndpoint+0x750>
 801a42e:	46c0      	nop			@ (mov r8, r8)
 801a430:	07ff8e8f 	.word	0x07ff8e8f
 801a434:	00008080 	.word	0x00008080
 801a438:	40009800 	.word	0x40009800
 801a43c:	07ff8f8f 	.word	0x07ff8f8f
 801a440:	0000c080 	.word	0x0000c080
 801a444:	000080c0 	.word	0x000080c0
 801a448:	683b      	ldr	r3, [r7, #0]
 801a44a:	785b      	ldrb	r3, [r3, #1]
 801a44c:	2b01      	cmp	r3, #1
 801a44e:	d121      	bne.n	801a494 <USB_ActivateEndpoint+0x750>
 801a450:	683b      	ldr	r3, [r7, #0]
 801a452:	781b      	ldrb	r3, [r3, #0]
 801a454:	00db      	lsls	r3, r3, #3
 801a456:	4a67      	ldr	r2, [pc, #412]	@ (801a5f4 <USB_ActivateEndpoint+0x8b0>)
 801a458:	4694      	mov	ip, r2
 801a45a:	4463      	add	r3, ip
 801a45c:	685a      	ldr	r2, [r3, #4]
 801a45e:	683b      	ldr	r3, [r7, #0]
 801a460:	781b      	ldrb	r3, [r3, #0]
 801a462:	00db      	lsls	r3, r3, #3
 801a464:	4963      	ldr	r1, [pc, #396]	@ (801a5f4 <USB_ActivateEndpoint+0x8b0>)
 801a466:	468c      	mov	ip, r1
 801a468:	4463      	add	r3, ip
 801a46a:	0412      	lsls	r2, r2, #16
 801a46c:	0c12      	lsrs	r2, r2, #16
 801a46e:	605a      	str	r2, [r3, #4]
 801a470:	683b      	ldr	r3, [r7, #0]
 801a472:	781b      	ldrb	r3, [r3, #0]
 801a474:	00db      	lsls	r3, r3, #3
 801a476:	4a5f      	ldr	r2, [pc, #380]	@ (801a5f4 <USB_ActivateEndpoint+0x8b0>)
 801a478:	4694      	mov	ip, r2
 801a47a:	4463      	add	r3, ip
 801a47c:	6859      	ldr	r1, [r3, #4]
 801a47e:	683b      	ldr	r3, [r7, #0]
 801a480:	691b      	ldr	r3, [r3, #16]
 801a482:	041a      	lsls	r2, r3, #16
 801a484:	683b      	ldr	r3, [r7, #0]
 801a486:	781b      	ldrb	r3, [r3, #0]
 801a488:	00db      	lsls	r3, r3, #3
 801a48a:	485a      	ldr	r0, [pc, #360]	@ (801a5f4 <USB_ActivateEndpoint+0x8b0>)
 801a48c:	4684      	mov	ip, r0
 801a48e:	4463      	add	r3, ip
 801a490:	430a      	orrs	r2, r1
 801a492:	605a      	str	r2, [r3, #4]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801a494:	687a      	ldr	r2, [r7, #4]
 801a496:	683b      	ldr	r3, [r7, #0]
 801a498:	781b      	ldrb	r3, [r3, #0]
 801a49a:	009b      	lsls	r3, r3, #2
 801a49c:	18d3      	adds	r3, r2, r3
 801a49e:	681b      	ldr	r3, [r3, #0]
 801a4a0:	4a55      	ldr	r2, [pc, #340]	@ (801a5f8 <USB_ActivateEndpoint+0x8b4>)
 801a4a2:	4013      	ands	r3, r2
 801a4a4:	633b      	str	r3, [r7, #48]	@ 0x30
 801a4a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a4a8:	2280      	movs	r2, #128	@ 0x80
 801a4aa:	0152      	lsls	r2, r2, #5
 801a4ac:	4053      	eors	r3, r2
 801a4ae:	633b      	str	r3, [r7, #48]	@ 0x30
 801a4b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a4b2:	2280      	movs	r2, #128	@ 0x80
 801a4b4:	0192      	lsls	r2, r2, #6
 801a4b6:	4053      	eors	r3, r2
 801a4b8:	633b      	str	r3, [r7, #48]	@ 0x30
 801a4ba:	687a      	ldr	r2, [r7, #4]
 801a4bc:	683b      	ldr	r3, [r7, #0]
 801a4be:	781b      	ldrb	r3, [r3, #0]
 801a4c0:	009b      	lsls	r3, r3, #2
 801a4c2:	18d3      	adds	r3, r2, r3
 801a4c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801a4c6:	494d      	ldr	r1, [pc, #308]	@ (801a5fc <USB_ActivateEndpoint+0x8b8>)
 801a4c8:	430a      	orrs	r2, r1
 801a4ca:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a4cc:	687a      	ldr	r2, [r7, #4]
 801a4ce:	683b      	ldr	r3, [r7, #0]
 801a4d0:	781b      	ldrb	r3, [r3, #0]
 801a4d2:	009b      	lsls	r3, r3, #2
 801a4d4:	18d3      	adds	r3, r2, r3
 801a4d6:	681b      	ldr	r3, [r3, #0]
 801a4d8:	4a49      	ldr	r2, [pc, #292]	@ (801a600 <USB_ActivateEndpoint+0x8bc>)
 801a4da:	4013      	ands	r3, r2
 801a4dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a4de:	687a      	ldr	r2, [r7, #4]
 801a4e0:	683b      	ldr	r3, [r7, #0]
 801a4e2:	781b      	ldrb	r3, [r3, #0]
 801a4e4:	009b      	lsls	r3, r3, #2
 801a4e6:	18d3      	adds	r3, r2, r3
 801a4e8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a4ea:	4944      	ldr	r1, [pc, #272]	@ (801a5fc <USB_ActivateEndpoint+0x8b8>)
 801a4ec:	430a      	orrs	r2, r1
 801a4ee:	601a      	str	r2, [r3, #0]
 801a4f0:	e079      	b.n	801a5e6 <USB_ActivateEndpoint+0x8a2>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a4f2:	687a      	ldr	r2, [r7, #4]
 801a4f4:	683b      	ldr	r3, [r7, #0]
 801a4f6:	781b      	ldrb	r3, [r3, #0]
 801a4f8:	009b      	lsls	r3, r3, #2
 801a4fa:	18d3      	adds	r3, r2, r3
 801a4fc:	681b      	ldr	r3, [r3, #0]
 801a4fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801a500:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801a502:	2380      	movs	r3, #128	@ 0x80
 801a504:	01db      	lsls	r3, r3, #7
 801a506:	4013      	ands	r3, r2
 801a508:	d011      	beq.n	801a52e <USB_ActivateEndpoint+0x7ea>
 801a50a:	687a      	ldr	r2, [r7, #4]
 801a50c:	683b      	ldr	r3, [r7, #0]
 801a50e:	781b      	ldrb	r3, [r3, #0]
 801a510:	009b      	lsls	r3, r3, #2
 801a512:	18d3      	adds	r3, r2, r3
 801a514:	681b      	ldr	r3, [r3, #0]
 801a516:	4a3b      	ldr	r2, [pc, #236]	@ (801a604 <USB_ActivateEndpoint+0x8c0>)
 801a518:	4013      	ands	r3, r2
 801a51a:	65bb      	str	r3, [r7, #88]	@ 0x58
 801a51c:	687a      	ldr	r2, [r7, #4]
 801a51e:	683b      	ldr	r3, [r7, #0]
 801a520:	781b      	ldrb	r3, [r3, #0]
 801a522:	009b      	lsls	r3, r3, #2
 801a524:	18d3      	adds	r3, r2, r3
 801a526:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801a528:	4937      	ldr	r1, [pc, #220]	@ (801a608 <USB_ActivateEndpoint+0x8c4>)
 801a52a:	430a      	orrs	r2, r1
 801a52c:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a52e:	687a      	ldr	r2, [r7, #4]
 801a530:	683b      	ldr	r3, [r7, #0]
 801a532:	781b      	ldrb	r3, [r3, #0]
 801a534:	009b      	lsls	r3, r3, #2
 801a536:	18d3      	adds	r3, r2, r3
 801a538:	681b      	ldr	r3, [r3, #0]
 801a53a:	657b      	str	r3, [r7, #84]	@ 0x54
 801a53c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801a53e:	2240      	movs	r2, #64	@ 0x40
 801a540:	4013      	ands	r3, r2
 801a542:	d011      	beq.n	801a568 <USB_ActivateEndpoint+0x824>
 801a544:	687a      	ldr	r2, [r7, #4]
 801a546:	683b      	ldr	r3, [r7, #0]
 801a548:	781b      	ldrb	r3, [r3, #0]
 801a54a:	009b      	lsls	r3, r3, #2
 801a54c:	18d3      	adds	r3, r2, r3
 801a54e:	681b      	ldr	r3, [r3, #0]
 801a550:	4a2c      	ldr	r2, [pc, #176]	@ (801a604 <USB_ActivateEndpoint+0x8c0>)
 801a552:	4013      	ands	r3, r2
 801a554:	653b      	str	r3, [r7, #80]	@ 0x50
 801a556:	687a      	ldr	r2, [r7, #4]
 801a558:	683b      	ldr	r3, [r7, #0]
 801a55a:	781b      	ldrb	r3, [r3, #0]
 801a55c:	009b      	lsls	r3, r3, #2
 801a55e:	18d3      	adds	r3, r2, r3
 801a560:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801a562:	492a      	ldr	r1, [pc, #168]	@ (801a60c <USB_ActivateEndpoint+0x8c8>)
 801a564:	430a      	orrs	r2, r1
 801a566:	601a      	str	r2, [r3, #0]

      if (ep->type != EP_TYPE_ISOC)
 801a568:	683b      	ldr	r3, [r7, #0]
 801a56a:	78db      	ldrb	r3, [r3, #3]
 801a56c:	2b01      	cmp	r3, #1
 801a56e:	d016      	beq.n	801a59e <USB_ActivateEndpoint+0x85a>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801a570:	687a      	ldr	r2, [r7, #4]
 801a572:	683b      	ldr	r3, [r7, #0]
 801a574:	781b      	ldrb	r3, [r3, #0]
 801a576:	009b      	lsls	r3, r3, #2
 801a578:	18d3      	adds	r3, r2, r3
 801a57a:	681b      	ldr	r3, [r3, #0]
 801a57c:	4a20      	ldr	r2, [pc, #128]	@ (801a600 <USB_ActivateEndpoint+0x8bc>)
 801a57e:	4013      	ands	r3, r2
 801a580:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a582:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801a584:	2220      	movs	r2, #32
 801a586:	4053      	eors	r3, r2
 801a588:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a58a:	687a      	ldr	r2, [r7, #4]
 801a58c:	683b      	ldr	r3, [r7, #0]
 801a58e:	781b      	ldrb	r3, [r3, #0]
 801a590:	009b      	lsls	r3, r3, #2
 801a592:	18d3      	adds	r3, r2, r3
 801a594:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a596:	4919      	ldr	r1, [pc, #100]	@ (801a5fc <USB_ActivateEndpoint+0x8b8>)
 801a598:	430a      	orrs	r2, r1
 801a59a:	601a      	str	r2, [r3, #0]
 801a59c:	e011      	b.n	801a5c2 <USB_ActivateEndpoint+0x87e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a59e:	687a      	ldr	r2, [r7, #4]
 801a5a0:	683b      	ldr	r3, [r7, #0]
 801a5a2:	781b      	ldrb	r3, [r3, #0]
 801a5a4:	009b      	lsls	r3, r3, #2
 801a5a6:	18d3      	adds	r3, r2, r3
 801a5a8:	681b      	ldr	r3, [r3, #0]
 801a5aa:	4a15      	ldr	r2, [pc, #84]	@ (801a600 <USB_ActivateEndpoint+0x8bc>)
 801a5ac:	4013      	ands	r3, r2
 801a5ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a5b0:	687a      	ldr	r2, [r7, #4]
 801a5b2:	683b      	ldr	r3, [r7, #0]
 801a5b4:	781b      	ldrb	r3, [r3, #0]
 801a5b6:	009b      	lsls	r3, r3, #2
 801a5b8:	18d3      	adds	r3, r2, r3
 801a5ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801a5bc:	490f      	ldr	r1, [pc, #60]	@ (801a5fc <USB_ActivateEndpoint+0x8b8>)
 801a5be:	430a      	orrs	r2, r1
 801a5c0:	601a      	str	r2, [r3, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a5c2:	687a      	ldr	r2, [r7, #4]
 801a5c4:	683b      	ldr	r3, [r7, #0]
 801a5c6:	781b      	ldrb	r3, [r3, #0]
 801a5c8:	009b      	lsls	r3, r3, #2
 801a5ca:	18d3      	adds	r3, r2, r3
 801a5cc:	681b      	ldr	r3, [r3, #0]
 801a5ce:	4a0a      	ldr	r2, [pc, #40]	@ (801a5f8 <USB_ActivateEndpoint+0x8b4>)
 801a5d0:	4013      	ands	r3, r2
 801a5d2:	647b      	str	r3, [r7, #68]	@ 0x44
 801a5d4:	687a      	ldr	r2, [r7, #4]
 801a5d6:	683b      	ldr	r3, [r7, #0]
 801a5d8:	781b      	ldrb	r3, [r3, #0]
 801a5da:	009b      	lsls	r3, r3, #2
 801a5dc:	18d3      	adds	r3, r2, r3
 801a5de:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a5e0:	4906      	ldr	r1, [pc, #24]	@ (801a5fc <USB_ActivateEndpoint+0x8b8>)
 801a5e2:	430a      	orrs	r2, r1
 801a5e4:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 801a5e6:	237f      	movs	r3, #127	@ 0x7f
 801a5e8:	18fb      	adds	r3, r7, r3
 801a5ea:	781b      	ldrb	r3, [r3, #0]
}
 801a5ec:	0018      	movs	r0, r3
 801a5ee:	46bd      	mov	sp, r7
 801a5f0:	b020      	add	sp, #128	@ 0x80
 801a5f2:	bd80      	pop	{r7, pc}
 801a5f4:	40009800 	.word	0x40009800
 801a5f8:	07ffbf8f 	.word	0x07ffbf8f
 801a5fc:	00008080 	.word	0x00008080
 801a600:	07ff8fbf 	.word	0x07ff8fbf
 801a604:	07ff8f8f 	.word	0x07ff8f8f
 801a608:	0000c080 	.word	0x0000c080
 801a60c:	000080c0 	.word	0x000080c0

0801a610 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801a610:	b580      	push	{r7, lr}
 801a612:	b096      	sub	sp, #88	@ 0x58
 801a614:	af00      	add	r7, sp, #0
 801a616:	6078      	str	r0, [r7, #4]
 801a618:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 801a61a:	683b      	ldr	r3, [r7, #0]
 801a61c:	7b1b      	ldrb	r3, [r3, #12]
 801a61e:	2b00      	cmp	r3, #0
 801a620:	d164      	bne.n	801a6ec <USB_DeactivateEndpoint+0xdc>
  {
    if (ep->is_in != 0U)
 801a622:	683b      	ldr	r3, [r7, #0]
 801a624:	785b      	ldrb	r3, [r3, #1]
 801a626:	2b00      	cmp	r3, #0
 801a628:	d02f      	beq.n	801a68a <USB_DeactivateEndpoint+0x7a>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a62a:	687a      	ldr	r2, [r7, #4]
 801a62c:	683b      	ldr	r3, [r7, #0]
 801a62e:	781b      	ldrb	r3, [r3, #0]
 801a630:	009b      	lsls	r3, r3, #2
 801a632:	18d3      	adds	r3, r2, r3
 801a634:	681b      	ldr	r3, [r3, #0]
 801a636:	613b      	str	r3, [r7, #16]
 801a638:	693b      	ldr	r3, [r7, #16]
 801a63a:	2240      	movs	r2, #64	@ 0x40
 801a63c:	4013      	ands	r3, r2
 801a63e:	d011      	beq.n	801a664 <USB_DeactivateEndpoint+0x54>
 801a640:	687a      	ldr	r2, [r7, #4]
 801a642:	683b      	ldr	r3, [r7, #0]
 801a644:	781b      	ldrb	r3, [r3, #0]
 801a646:	009b      	lsls	r3, r3, #2
 801a648:	18d3      	adds	r3, r2, r3
 801a64a:	681b      	ldr	r3, [r3, #0]
 801a64c:	4a9d      	ldr	r2, [pc, #628]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a64e:	4013      	ands	r3, r2
 801a650:	60fb      	str	r3, [r7, #12]
 801a652:	687a      	ldr	r2, [r7, #4]
 801a654:	683b      	ldr	r3, [r7, #0]
 801a656:	781b      	ldrb	r3, [r3, #0]
 801a658:	009b      	lsls	r3, r3, #2
 801a65a:	18d3      	adds	r3, r2, r3
 801a65c:	68fa      	ldr	r2, [r7, #12]
 801a65e:	499a      	ldr	r1, [pc, #616]	@ (801a8c8 <USB_DeactivateEndpoint+0x2b8>)
 801a660:	430a      	orrs	r2, r1
 801a662:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a664:	687a      	ldr	r2, [r7, #4]
 801a666:	683b      	ldr	r3, [r7, #0]
 801a668:	781b      	ldrb	r3, [r3, #0]
 801a66a:	009b      	lsls	r3, r3, #2
 801a66c:	18d3      	adds	r3, r2, r3
 801a66e:	681b      	ldr	r3, [r3, #0]
 801a670:	4a96      	ldr	r2, [pc, #600]	@ (801a8cc <USB_DeactivateEndpoint+0x2bc>)
 801a672:	4013      	ands	r3, r2
 801a674:	60bb      	str	r3, [r7, #8]
 801a676:	687a      	ldr	r2, [r7, #4]
 801a678:	683b      	ldr	r3, [r7, #0]
 801a67a:	781b      	ldrb	r3, [r3, #0]
 801a67c:	009b      	lsls	r3, r3, #2
 801a67e:	18d3      	adds	r3, r2, r3
 801a680:	68ba      	ldr	r2, [r7, #8]
 801a682:	4993      	ldr	r1, [pc, #588]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a684:	430a      	orrs	r2, r1
 801a686:	601a      	str	r2, [r3, #0]
 801a688:	e117      	b.n	801a8ba <USB_DeactivateEndpoint+0x2aa>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a68a:	687a      	ldr	r2, [r7, #4]
 801a68c:	683b      	ldr	r3, [r7, #0]
 801a68e:	781b      	ldrb	r3, [r3, #0]
 801a690:	009b      	lsls	r3, r3, #2
 801a692:	18d3      	adds	r3, r2, r3
 801a694:	681b      	ldr	r3, [r3, #0]
 801a696:	61fb      	str	r3, [r7, #28]
 801a698:	69fa      	ldr	r2, [r7, #28]
 801a69a:	2380      	movs	r3, #128	@ 0x80
 801a69c:	01db      	lsls	r3, r3, #7
 801a69e:	4013      	ands	r3, r2
 801a6a0:	d011      	beq.n	801a6c6 <USB_DeactivateEndpoint+0xb6>
 801a6a2:	687a      	ldr	r2, [r7, #4]
 801a6a4:	683b      	ldr	r3, [r7, #0]
 801a6a6:	781b      	ldrb	r3, [r3, #0]
 801a6a8:	009b      	lsls	r3, r3, #2
 801a6aa:	18d3      	adds	r3, r2, r3
 801a6ac:	681b      	ldr	r3, [r3, #0]
 801a6ae:	4a85      	ldr	r2, [pc, #532]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a6b0:	4013      	ands	r3, r2
 801a6b2:	61bb      	str	r3, [r7, #24]
 801a6b4:	687a      	ldr	r2, [r7, #4]
 801a6b6:	683b      	ldr	r3, [r7, #0]
 801a6b8:	781b      	ldrb	r3, [r3, #0]
 801a6ba:	009b      	lsls	r3, r3, #2
 801a6bc:	18d3      	adds	r3, r2, r3
 801a6be:	69ba      	ldr	r2, [r7, #24]
 801a6c0:	4984      	ldr	r1, [pc, #528]	@ (801a8d4 <USB_DeactivateEndpoint+0x2c4>)
 801a6c2:	430a      	orrs	r2, r1
 801a6c4:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a6c6:	687a      	ldr	r2, [r7, #4]
 801a6c8:	683b      	ldr	r3, [r7, #0]
 801a6ca:	781b      	ldrb	r3, [r3, #0]
 801a6cc:	009b      	lsls	r3, r3, #2
 801a6ce:	18d3      	adds	r3, r2, r3
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	4a81      	ldr	r2, [pc, #516]	@ (801a8d8 <USB_DeactivateEndpoint+0x2c8>)
 801a6d4:	4013      	ands	r3, r2
 801a6d6:	617b      	str	r3, [r7, #20]
 801a6d8:	687a      	ldr	r2, [r7, #4]
 801a6da:	683b      	ldr	r3, [r7, #0]
 801a6dc:	781b      	ldrb	r3, [r3, #0]
 801a6de:	009b      	lsls	r3, r3, #2
 801a6e0:	18d3      	adds	r3, r2, r3
 801a6e2:	697a      	ldr	r2, [r7, #20]
 801a6e4:	497a      	ldr	r1, [pc, #488]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a6e6:	430a      	orrs	r2, r1
 801a6e8:	601a      	str	r2, [r3, #0]
 801a6ea:	e0e6      	b.n	801a8ba <USB_DeactivateEndpoint+0x2aa>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 801a6ec:	683b      	ldr	r3, [r7, #0]
 801a6ee:	785b      	ldrb	r3, [r3, #1]
 801a6f0:	2b00      	cmp	r3, #0
 801a6f2:	d171      	bne.n	801a7d8 <USB_DeactivateEndpoint+0x1c8>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a6f4:	687a      	ldr	r2, [r7, #4]
 801a6f6:	683b      	ldr	r3, [r7, #0]
 801a6f8:	781b      	ldrb	r3, [r3, #0]
 801a6fa:	009b      	lsls	r3, r3, #2
 801a6fc:	18d3      	adds	r3, r2, r3
 801a6fe:	681b      	ldr	r3, [r3, #0]
 801a700:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a702:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801a704:	2380      	movs	r3, #128	@ 0x80
 801a706:	01db      	lsls	r3, r3, #7
 801a708:	4013      	ands	r3, r2
 801a70a:	d011      	beq.n	801a730 <USB_DeactivateEndpoint+0x120>
 801a70c:	687a      	ldr	r2, [r7, #4]
 801a70e:	683b      	ldr	r3, [r7, #0]
 801a710:	781b      	ldrb	r3, [r3, #0]
 801a712:	009b      	lsls	r3, r3, #2
 801a714:	18d3      	adds	r3, r2, r3
 801a716:	681b      	ldr	r3, [r3, #0]
 801a718:	4a6a      	ldr	r2, [pc, #424]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a71a:	4013      	ands	r3, r2
 801a71c:	637b      	str	r3, [r7, #52]	@ 0x34
 801a71e:	687a      	ldr	r2, [r7, #4]
 801a720:	683b      	ldr	r3, [r7, #0]
 801a722:	781b      	ldrb	r3, [r3, #0]
 801a724:	009b      	lsls	r3, r3, #2
 801a726:	18d3      	adds	r3, r2, r3
 801a728:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801a72a:	496a      	ldr	r1, [pc, #424]	@ (801a8d4 <USB_DeactivateEndpoint+0x2c4>)
 801a72c:	430a      	orrs	r2, r1
 801a72e:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a730:	687a      	ldr	r2, [r7, #4]
 801a732:	683b      	ldr	r3, [r7, #0]
 801a734:	781b      	ldrb	r3, [r3, #0]
 801a736:	009b      	lsls	r3, r3, #2
 801a738:	18d3      	adds	r3, r2, r3
 801a73a:	681b      	ldr	r3, [r3, #0]
 801a73c:	633b      	str	r3, [r7, #48]	@ 0x30
 801a73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801a740:	2240      	movs	r2, #64	@ 0x40
 801a742:	4013      	ands	r3, r2
 801a744:	d011      	beq.n	801a76a <USB_DeactivateEndpoint+0x15a>
 801a746:	687a      	ldr	r2, [r7, #4]
 801a748:	683b      	ldr	r3, [r7, #0]
 801a74a:	781b      	ldrb	r3, [r3, #0]
 801a74c:	009b      	lsls	r3, r3, #2
 801a74e:	18d3      	adds	r3, r2, r3
 801a750:	681b      	ldr	r3, [r3, #0]
 801a752:	4a5c      	ldr	r2, [pc, #368]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a754:	4013      	ands	r3, r2
 801a756:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801a758:	687a      	ldr	r2, [r7, #4]
 801a75a:	683b      	ldr	r3, [r7, #0]
 801a75c:	781b      	ldrb	r3, [r3, #0]
 801a75e:	009b      	lsls	r3, r3, #2
 801a760:	18d3      	adds	r3, r2, r3
 801a762:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801a764:	4958      	ldr	r1, [pc, #352]	@ (801a8c8 <USB_DeactivateEndpoint+0x2b8>)
 801a766:	430a      	orrs	r2, r1
 801a768:	601a      	str	r2, [r3, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 801a76a:	687a      	ldr	r2, [r7, #4]
 801a76c:	683b      	ldr	r3, [r7, #0]
 801a76e:	781b      	ldrb	r3, [r3, #0]
 801a770:	009b      	lsls	r3, r3, #2
 801a772:	18d3      	adds	r3, r2, r3
 801a774:	681b      	ldr	r3, [r3, #0]
 801a776:	4a53      	ldr	r2, [pc, #332]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a778:	4013      	ands	r3, r2
 801a77a:	62bb      	str	r3, [r7, #40]	@ 0x28
 801a77c:	687a      	ldr	r2, [r7, #4]
 801a77e:	683b      	ldr	r3, [r7, #0]
 801a780:	781b      	ldrb	r3, [r3, #0]
 801a782:	009b      	lsls	r3, r3, #2
 801a784:	18d3      	adds	r3, r2, r3
 801a786:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801a788:	494f      	ldr	r1, [pc, #316]	@ (801a8c8 <USB_DeactivateEndpoint+0x2b8>)
 801a78a:	430a      	orrs	r2, r1
 801a78c:	601a      	str	r2, [r3, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a78e:	687a      	ldr	r2, [r7, #4]
 801a790:	683b      	ldr	r3, [r7, #0]
 801a792:	781b      	ldrb	r3, [r3, #0]
 801a794:	009b      	lsls	r3, r3, #2
 801a796:	18d3      	adds	r3, r2, r3
 801a798:	681b      	ldr	r3, [r3, #0]
 801a79a:	4a4f      	ldr	r2, [pc, #316]	@ (801a8d8 <USB_DeactivateEndpoint+0x2c8>)
 801a79c:	4013      	ands	r3, r2
 801a79e:	627b      	str	r3, [r7, #36]	@ 0x24
 801a7a0:	687a      	ldr	r2, [r7, #4]
 801a7a2:	683b      	ldr	r3, [r7, #0]
 801a7a4:	781b      	ldrb	r3, [r3, #0]
 801a7a6:	009b      	lsls	r3, r3, #2
 801a7a8:	18d3      	adds	r3, r2, r3
 801a7aa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801a7ac:	4948      	ldr	r1, [pc, #288]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a7ae:	430a      	orrs	r2, r1
 801a7b0:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a7b2:	687a      	ldr	r2, [r7, #4]
 801a7b4:	683b      	ldr	r3, [r7, #0]
 801a7b6:	781b      	ldrb	r3, [r3, #0]
 801a7b8:	009b      	lsls	r3, r3, #2
 801a7ba:	18d3      	adds	r3, r2, r3
 801a7bc:	681b      	ldr	r3, [r3, #0]
 801a7be:	4a43      	ldr	r2, [pc, #268]	@ (801a8cc <USB_DeactivateEndpoint+0x2bc>)
 801a7c0:	4013      	ands	r3, r2
 801a7c2:	623b      	str	r3, [r7, #32]
 801a7c4:	687a      	ldr	r2, [r7, #4]
 801a7c6:	683b      	ldr	r3, [r7, #0]
 801a7c8:	781b      	ldrb	r3, [r3, #0]
 801a7ca:	009b      	lsls	r3, r3, #2
 801a7cc:	18d3      	adds	r3, r2, r3
 801a7ce:	6a3a      	ldr	r2, [r7, #32]
 801a7d0:	493f      	ldr	r1, [pc, #252]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a7d2:	430a      	orrs	r2, r1
 801a7d4:	601a      	str	r2, [r3, #0]
 801a7d6:	e070      	b.n	801a8ba <USB_DeactivateEndpoint+0x2aa>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801a7d8:	687a      	ldr	r2, [r7, #4]
 801a7da:	683b      	ldr	r3, [r7, #0]
 801a7dc:	781b      	ldrb	r3, [r3, #0]
 801a7de:	009b      	lsls	r3, r3, #2
 801a7e0:	18d3      	adds	r3, r2, r3
 801a7e2:	681b      	ldr	r3, [r3, #0]
 801a7e4:	657b      	str	r3, [r7, #84]	@ 0x54
 801a7e6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801a7e8:	2380      	movs	r3, #128	@ 0x80
 801a7ea:	01db      	lsls	r3, r3, #7
 801a7ec:	4013      	ands	r3, r2
 801a7ee:	d011      	beq.n	801a814 <USB_DeactivateEndpoint+0x204>
 801a7f0:	687a      	ldr	r2, [r7, #4]
 801a7f2:	683b      	ldr	r3, [r7, #0]
 801a7f4:	781b      	ldrb	r3, [r3, #0]
 801a7f6:	009b      	lsls	r3, r3, #2
 801a7f8:	18d3      	adds	r3, r2, r3
 801a7fa:	681b      	ldr	r3, [r3, #0]
 801a7fc:	4a31      	ldr	r2, [pc, #196]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a7fe:	4013      	ands	r3, r2
 801a800:	653b      	str	r3, [r7, #80]	@ 0x50
 801a802:	687a      	ldr	r2, [r7, #4]
 801a804:	683b      	ldr	r3, [r7, #0]
 801a806:	781b      	ldrb	r3, [r3, #0]
 801a808:	009b      	lsls	r3, r3, #2
 801a80a:	18d3      	adds	r3, r2, r3
 801a80c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801a80e:	4931      	ldr	r1, [pc, #196]	@ (801a8d4 <USB_DeactivateEndpoint+0x2c4>)
 801a810:	430a      	orrs	r2, r1
 801a812:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801a814:	687a      	ldr	r2, [r7, #4]
 801a816:	683b      	ldr	r3, [r7, #0]
 801a818:	781b      	ldrb	r3, [r3, #0]
 801a81a:	009b      	lsls	r3, r3, #2
 801a81c:	18d3      	adds	r3, r2, r3
 801a81e:	681b      	ldr	r3, [r3, #0]
 801a820:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801a822:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801a824:	2240      	movs	r2, #64	@ 0x40
 801a826:	4013      	ands	r3, r2
 801a828:	d011      	beq.n	801a84e <USB_DeactivateEndpoint+0x23e>
 801a82a:	687a      	ldr	r2, [r7, #4]
 801a82c:	683b      	ldr	r3, [r7, #0]
 801a82e:	781b      	ldrb	r3, [r3, #0]
 801a830:	009b      	lsls	r3, r3, #2
 801a832:	18d3      	adds	r3, r2, r3
 801a834:	681b      	ldr	r3, [r3, #0]
 801a836:	4a23      	ldr	r2, [pc, #140]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a838:	4013      	ands	r3, r2
 801a83a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801a83c:	687a      	ldr	r2, [r7, #4]
 801a83e:	683b      	ldr	r3, [r7, #0]
 801a840:	781b      	ldrb	r3, [r3, #0]
 801a842:	009b      	lsls	r3, r3, #2
 801a844:	18d3      	adds	r3, r2, r3
 801a846:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801a848:	491f      	ldr	r1, [pc, #124]	@ (801a8c8 <USB_DeactivateEndpoint+0x2b8>)
 801a84a:	430a      	orrs	r2, r1
 801a84c:	601a      	str	r2, [r3, #0]
      PCD_RX_DTOG(USBx, ep->num);
 801a84e:	687a      	ldr	r2, [r7, #4]
 801a850:	683b      	ldr	r3, [r7, #0]
 801a852:	781b      	ldrb	r3, [r3, #0]
 801a854:	009b      	lsls	r3, r3, #2
 801a856:	18d3      	adds	r3, r2, r3
 801a858:	681b      	ldr	r3, [r3, #0]
 801a85a:	4a1a      	ldr	r2, [pc, #104]	@ (801a8c4 <USB_DeactivateEndpoint+0x2b4>)
 801a85c:	4013      	ands	r3, r2
 801a85e:	647b      	str	r3, [r7, #68]	@ 0x44
 801a860:	687a      	ldr	r2, [r7, #4]
 801a862:	683b      	ldr	r3, [r7, #0]
 801a864:	781b      	ldrb	r3, [r3, #0]
 801a866:	009b      	lsls	r3, r3, #2
 801a868:	18d3      	adds	r3, r2, r3
 801a86a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801a86c:	4919      	ldr	r1, [pc, #100]	@ (801a8d4 <USB_DeactivateEndpoint+0x2c4>)
 801a86e:	430a      	orrs	r2, r1
 801a870:	601a      	str	r2, [r3, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801a872:	687a      	ldr	r2, [r7, #4]
 801a874:	683b      	ldr	r3, [r7, #0]
 801a876:	781b      	ldrb	r3, [r3, #0]
 801a878:	009b      	lsls	r3, r3, #2
 801a87a:	18d3      	adds	r3, r2, r3
 801a87c:	681b      	ldr	r3, [r3, #0]
 801a87e:	4a13      	ldr	r2, [pc, #76]	@ (801a8cc <USB_DeactivateEndpoint+0x2bc>)
 801a880:	4013      	ands	r3, r2
 801a882:	643b      	str	r3, [r7, #64]	@ 0x40
 801a884:	687a      	ldr	r2, [r7, #4]
 801a886:	683b      	ldr	r3, [r7, #0]
 801a888:	781b      	ldrb	r3, [r3, #0]
 801a88a:	009b      	lsls	r3, r3, #2
 801a88c:	18d3      	adds	r3, r2, r3
 801a88e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801a890:	490f      	ldr	r1, [pc, #60]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a892:	430a      	orrs	r2, r1
 801a894:	601a      	str	r2, [r3, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801a896:	687a      	ldr	r2, [r7, #4]
 801a898:	683b      	ldr	r3, [r7, #0]
 801a89a:	781b      	ldrb	r3, [r3, #0]
 801a89c:	009b      	lsls	r3, r3, #2
 801a89e:	18d3      	adds	r3, r2, r3
 801a8a0:	681b      	ldr	r3, [r3, #0]
 801a8a2:	4a0d      	ldr	r2, [pc, #52]	@ (801a8d8 <USB_DeactivateEndpoint+0x2c8>)
 801a8a4:	4013      	ands	r3, r2
 801a8a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801a8a8:	687a      	ldr	r2, [r7, #4]
 801a8aa:	683b      	ldr	r3, [r7, #0]
 801a8ac:	781b      	ldrb	r3, [r3, #0]
 801a8ae:	009b      	lsls	r3, r3, #2
 801a8b0:	18d3      	adds	r3, r2, r3
 801a8b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a8b4:	4906      	ldr	r1, [pc, #24]	@ (801a8d0 <USB_DeactivateEndpoint+0x2c0>)
 801a8b6:	430a      	orrs	r2, r1
 801a8b8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 801a8ba:	2300      	movs	r3, #0
}
 801a8bc:	0018      	movs	r0, r3
 801a8be:	46bd      	mov	sp, r7
 801a8c0:	b016      	add	sp, #88	@ 0x58
 801a8c2:	bd80      	pop	{r7, pc}
 801a8c4:	07ff8f8f 	.word	0x07ff8f8f
 801a8c8:	000080c0 	.word	0x000080c0
 801a8cc:	07ff8fbf 	.word	0x07ff8fbf
 801a8d0:	00008080 	.word	0x00008080
 801a8d4:	0000c080 	.word	0x0000c080
 801a8d8:	07ffbf8f 	.word	0x07ffbf8f

0801a8dc <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801a8dc:	b590      	push	{r4, r7, lr}
 801a8de:	b093      	sub	sp, #76	@ 0x4c
 801a8e0:	af00      	add	r7, sp, #0
 801a8e2:	6078      	str	r0, [r7, #4]
 801a8e4:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 801a8e6:	683b      	ldr	r3, [r7, #0]
 801a8e8:	785b      	ldrb	r3, [r3, #1]
 801a8ea:	2b01      	cmp	r3, #1
 801a8ec:	d001      	beq.n	801a8f2 <USB_EPStartXfer+0x16>
 801a8ee:	f000 fcc1 	bl	801b274 <USB_EPStartXfer+0x998>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 801a8f2:	683b      	ldr	r3, [r7, #0]
 801a8f4:	699a      	ldr	r2, [r3, #24]
 801a8f6:	683b      	ldr	r3, [r7, #0]
 801a8f8:	691b      	ldr	r3, [r3, #16]
 801a8fa:	429a      	cmp	r2, r3
 801a8fc:	d903      	bls.n	801a906 <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 801a8fe:	683b      	ldr	r3, [r7, #0]
 801a900:	691b      	ldr	r3, [r3, #16]
 801a902:	647b      	str	r3, [r7, #68]	@ 0x44
 801a904:	e002      	b.n	801a90c <USB_EPStartXfer+0x30>
    }
    else
    {
      len = ep->xfer_len;
 801a906:	683b      	ldr	r3, [r7, #0]
 801a908:	699b      	ldr	r3, [r3, #24]
 801a90a:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 801a90c:	683b      	ldr	r3, [r7, #0]
 801a90e:	7b1b      	ldrb	r3, [r3, #12]
 801a910:	2b00      	cmp	r3, #0
 801a912:	d12b      	bne.n	801a96c <USB_EPStartXfer+0x90>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 801a914:	683b      	ldr	r3, [r7, #0]
 801a916:	6959      	ldr	r1, [r3, #20]
 801a918:	683b      	ldr	r3, [r7, #0]
 801a91a:	88da      	ldrh	r2, [r3, #6]
 801a91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a91e:	b29b      	uxth	r3, r3
 801a920:	6878      	ldr	r0, [r7, #4]
 801a922:	f000 fee9 	bl	801b6f8 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801a926:	683b      	ldr	r3, [r7, #0]
 801a928:	781b      	ldrb	r3, [r3, #0]
 801a92a:	00db      	lsls	r3, r3, #3
 801a92c:	4ae3      	ldr	r2, [pc, #908]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a92e:	4694      	mov	ip, r2
 801a930:	4463      	add	r3, ip
 801a932:	681a      	ldr	r2, [r3, #0]
 801a934:	683b      	ldr	r3, [r7, #0]
 801a936:	781b      	ldrb	r3, [r3, #0]
 801a938:	00db      	lsls	r3, r3, #3
 801a93a:	49e0      	ldr	r1, [pc, #896]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a93c:	468c      	mov	ip, r1
 801a93e:	4463      	add	r3, ip
 801a940:	0412      	lsls	r2, r2, #16
 801a942:	0c12      	lsrs	r2, r2, #16
 801a944:	601a      	str	r2, [r3, #0]
 801a946:	683b      	ldr	r3, [r7, #0]
 801a948:	781b      	ldrb	r3, [r3, #0]
 801a94a:	00db      	lsls	r3, r3, #3
 801a94c:	4adb      	ldr	r2, [pc, #876]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a94e:	4694      	mov	ip, r2
 801a950:	4463      	add	r3, ip
 801a952:	6819      	ldr	r1, [r3, #0]
 801a954:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a956:	041a      	lsls	r2, r3, #16
 801a958:	683b      	ldr	r3, [r7, #0]
 801a95a:	781b      	ldrb	r3, [r3, #0]
 801a95c:	00db      	lsls	r3, r3, #3
 801a95e:	48d7      	ldr	r0, [pc, #860]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a960:	4684      	mov	ip, r0
 801a962:	4463      	add	r3, ip
 801a964:	430a      	orrs	r2, r1
 801a966:	601a      	str	r2, [r3, #0]
 801a968:	f000 fc69 	bl	801b23e <USB_EPStartXfer+0x962>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 801a96c:	683b      	ldr	r3, [r7, #0]
 801a96e:	78db      	ldrb	r3, [r3, #3]
 801a970:	2b02      	cmp	r3, #2
 801a972:	d000      	beq.n	801a976 <USB_EPStartXfer+0x9a>
 801a974:	e315      	b.n	801afa2 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 801a976:	683b      	ldr	r3, [r7, #0]
 801a978:	6a1a      	ldr	r2, [r3, #32]
 801a97a:	683b      	ldr	r3, [r7, #0]
 801a97c:	691b      	ldr	r3, [r3, #16]
 801a97e:	429a      	cmp	r2, r3
 801a980:	d800      	bhi.n	801a984 <USB_EPStartXfer+0xa8>
 801a982:	e2c8      	b.n	801af16 <USB_EPStartXfer+0x63a>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 801a984:	687a      	ldr	r2, [r7, #4]
 801a986:	683b      	ldr	r3, [r7, #0]
 801a988:	781b      	ldrb	r3, [r3, #0]
 801a98a:	009b      	lsls	r3, r3, #2
 801a98c:	18d3      	adds	r3, r2, r3
 801a98e:	681b      	ldr	r3, [r3, #0]
 801a990:	4acb      	ldr	r2, [pc, #812]	@ (801acc0 <USB_EPStartXfer+0x3e4>)
 801a992:	4013      	ands	r3, r2
 801a994:	60fb      	str	r3, [r7, #12]
 801a996:	687a      	ldr	r2, [r7, #4]
 801a998:	683b      	ldr	r3, [r7, #0]
 801a99a:	781b      	ldrb	r3, [r3, #0]
 801a99c:	009b      	lsls	r3, r3, #2
 801a99e:	18d3      	adds	r3, r2, r3
 801a9a0:	68fa      	ldr	r2, [r7, #12]
 801a9a2:	49c8      	ldr	r1, [pc, #800]	@ (801acc4 <USB_EPStartXfer+0x3e8>)
 801a9a4:	430a      	orrs	r2, r1
 801a9a6:	601a      	str	r2, [r3, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 801a9a8:	683b      	ldr	r3, [r7, #0]
 801a9aa:	6a1a      	ldr	r2, [r3, #32]
 801a9ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9ae:	1ad2      	subs	r2, r2, r3
 801a9b0:	683b      	ldr	r3, [r7, #0]
 801a9b2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801a9b4:	687a      	ldr	r2, [r7, #4]
 801a9b6:	683b      	ldr	r3, [r7, #0]
 801a9b8:	781b      	ldrb	r3, [r3, #0]
 801a9ba:	009b      	lsls	r3, r3, #2
 801a9bc:	18d3      	adds	r3, r2, r3
 801a9be:	681b      	ldr	r3, [r3, #0]
 801a9c0:	2240      	movs	r2, #64	@ 0x40
 801a9c2:	4013      	ands	r3, r2
 801a9c4:	d100      	bne.n	801a9c8 <USB_EPStartXfer+0xec>
 801a9c6:	e14f      	b.n	801ac68 <USB_EPStartXfer+0x38c>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801a9c8:	683b      	ldr	r3, [r7, #0]
 801a9ca:	785b      	ldrb	r3, [r3, #1]
 801a9cc:	2b00      	cmp	r3, #0
 801a9ce:	d162      	bne.n	801aa96 <USB_EPStartXfer+0x1ba>
 801a9d0:	683b      	ldr	r3, [r7, #0]
 801a9d2:	781b      	ldrb	r3, [r3, #0]
 801a9d4:	00db      	lsls	r3, r3, #3
 801a9d6:	4ab9      	ldr	r2, [pc, #740]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a9d8:	4694      	mov	ip, r2
 801a9da:	4463      	add	r3, ip
 801a9dc:	685a      	ldr	r2, [r3, #4]
 801a9de:	683b      	ldr	r3, [r7, #0]
 801a9e0:	781b      	ldrb	r3, [r3, #0]
 801a9e2:	00db      	lsls	r3, r3, #3
 801a9e4:	49b5      	ldr	r1, [pc, #724]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a9e6:	468c      	mov	ip, r1
 801a9e8:	4463      	add	r3, ip
 801a9ea:	0192      	lsls	r2, r2, #6
 801a9ec:	0992      	lsrs	r2, r2, #6
 801a9ee:	605a      	str	r2, [r3, #4]
 801a9f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a9f2:	2b00      	cmp	r3, #0
 801a9f4:	d111      	bne.n	801aa1a <USB_EPStartXfer+0x13e>
 801a9f6:	683b      	ldr	r3, [r7, #0]
 801a9f8:	781b      	ldrb	r3, [r3, #0]
 801a9fa:	00db      	lsls	r3, r3, #3
 801a9fc:	4aaf      	ldr	r2, [pc, #700]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801a9fe:	4694      	mov	ip, r2
 801aa00:	4463      	add	r3, ip
 801aa02:	685a      	ldr	r2, [r3, #4]
 801aa04:	683b      	ldr	r3, [r7, #0]
 801aa06:	781b      	ldrb	r3, [r3, #0]
 801aa08:	00db      	lsls	r3, r3, #3
 801aa0a:	49ac      	ldr	r1, [pc, #688]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aa0c:	468c      	mov	ip, r1
 801aa0e:	4463      	add	r3, ip
 801aa10:	2180      	movs	r1, #128	@ 0x80
 801aa12:	0609      	lsls	r1, r1, #24
 801aa14:	430a      	orrs	r2, r1
 801aa16:	605a      	str	r2, [r3, #4]
 801aa18:	e062      	b.n	801aae0 <USB_EPStartXfer+0x204>
 801aa1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa1c:	2b3e      	cmp	r3, #62	@ 0x3e
 801aa1e:	d81b      	bhi.n	801aa58 <USB_EPStartXfer+0x17c>
 801aa20:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa22:	085b      	lsrs	r3, r3, #1
 801aa24:	643b      	str	r3, [r7, #64]	@ 0x40
 801aa26:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa28:	2201      	movs	r2, #1
 801aa2a:	4013      	ands	r3, r2
 801aa2c:	d002      	beq.n	801aa34 <USB_EPStartXfer+0x158>
 801aa2e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801aa30:	3301      	adds	r3, #1
 801aa32:	643b      	str	r3, [r7, #64]	@ 0x40
 801aa34:	683b      	ldr	r3, [r7, #0]
 801aa36:	781b      	ldrb	r3, [r3, #0]
 801aa38:	00db      	lsls	r3, r3, #3
 801aa3a:	4aa0      	ldr	r2, [pc, #640]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aa3c:	4694      	mov	ip, r2
 801aa3e:	4463      	add	r3, ip
 801aa40:	6859      	ldr	r1, [r3, #4]
 801aa42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801aa44:	069a      	lsls	r2, r3, #26
 801aa46:	683b      	ldr	r3, [r7, #0]
 801aa48:	781b      	ldrb	r3, [r3, #0]
 801aa4a:	00db      	lsls	r3, r3, #3
 801aa4c:	489b      	ldr	r0, [pc, #620]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aa4e:	4684      	mov	ip, r0
 801aa50:	4463      	add	r3, ip
 801aa52:	430a      	orrs	r2, r1
 801aa54:	605a      	str	r2, [r3, #4]
 801aa56:	e043      	b.n	801aae0 <USB_EPStartXfer+0x204>
 801aa58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa5a:	095b      	lsrs	r3, r3, #5
 801aa5c:	643b      	str	r3, [r7, #64]	@ 0x40
 801aa5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aa60:	221f      	movs	r2, #31
 801aa62:	4013      	ands	r3, r2
 801aa64:	d102      	bne.n	801aa6c <USB_EPStartXfer+0x190>
 801aa66:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801aa68:	3b01      	subs	r3, #1
 801aa6a:	643b      	str	r3, [r7, #64]	@ 0x40
 801aa6c:	683b      	ldr	r3, [r7, #0]
 801aa6e:	781b      	ldrb	r3, [r3, #0]
 801aa70:	00db      	lsls	r3, r3, #3
 801aa72:	4a92      	ldr	r2, [pc, #584]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aa74:	4694      	mov	ip, r2
 801aa76:	4463      	add	r3, ip
 801aa78:	685a      	ldr	r2, [r3, #4]
 801aa7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801aa7c:	069b      	lsls	r3, r3, #26
 801aa7e:	431a      	orrs	r2, r3
 801aa80:	683b      	ldr	r3, [r7, #0]
 801aa82:	781b      	ldrb	r3, [r3, #0]
 801aa84:	00db      	lsls	r3, r3, #3
 801aa86:	498d      	ldr	r1, [pc, #564]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aa88:	468c      	mov	ip, r1
 801aa8a:	4463      	add	r3, ip
 801aa8c:	2180      	movs	r1, #128	@ 0x80
 801aa8e:	0609      	lsls	r1, r1, #24
 801aa90:	430a      	orrs	r2, r1
 801aa92:	605a      	str	r2, [r3, #4]
 801aa94:	e024      	b.n	801aae0 <USB_EPStartXfer+0x204>
 801aa96:	683b      	ldr	r3, [r7, #0]
 801aa98:	785b      	ldrb	r3, [r3, #1]
 801aa9a:	2b01      	cmp	r3, #1
 801aa9c:	d120      	bne.n	801aae0 <USB_EPStartXfer+0x204>
 801aa9e:	683b      	ldr	r3, [r7, #0]
 801aaa0:	781b      	ldrb	r3, [r3, #0]
 801aaa2:	00db      	lsls	r3, r3, #3
 801aaa4:	4a85      	ldr	r2, [pc, #532]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aaa6:	4694      	mov	ip, r2
 801aaa8:	4463      	add	r3, ip
 801aaaa:	685a      	ldr	r2, [r3, #4]
 801aaac:	683b      	ldr	r3, [r7, #0]
 801aaae:	781b      	ldrb	r3, [r3, #0]
 801aab0:	00db      	lsls	r3, r3, #3
 801aab2:	4982      	ldr	r1, [pc, #520]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aab4:	468c      	mov	ip, r1
 801aab6:	4463      	add	r3, ip
 801aab8:	0412      	lsls	r2, r2, #16
 801aaba:	0c12      	lsrs	r2, r2, #16
 801aabc:	605a      	str	r2, [r3, #4]
 801aabe:	683b      	ldr	r3, [r7, #0]
 801aac0:	781b      	ldrb	r3, [r3, #0]
 801aac2:	00db      	lsls	r3, r3, #3
 801aac4:	4a7d      	ldr	r2, [pc, #500]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aac6:	4694      	mov	ip, r2
 801aac8:	4463      	add	r3, ip
 801aaca:	6859      	ldr	r1, [r3, #4]
 801aacc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aace:	041a      	lsls	r2, r3, #16
 801aad0:	683b      	ldr	r3, [r7, #0]
 801aad2:	781b      	ldrb	r3, [r3, #0]
 801aad4:	00db      	lsls	r3, r3, #3
 801aad6:	4879      	ldr	r0, [pc, #484]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aad8:	4684      	mov	ip, r0
 801aada:	4463      	add	r3, ip
 801aadc:	430a      	orrs	r2, r1
 801aade:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801aae0:	2016      	movs	r0, #22
 801aae2:	183b      	adds	r3, r7, r0
 801aae4:	683a      	ldr	r2, [r7, #0]
 801aae6:	8952      	ldrh	r2, [r2, #10]
 801aae8:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801aaea:	683b      	ldr	r3, [r7, #0]
 801aaec:	6959      	ldr	r1, [r3, #20]
 801aaee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aaf0:	b29c      	uxth	r4, r3
 801aaf2:	183b      	adds	r3, r7, r0
 801aaf4:	881a      	ldrh	r2, [r3, #0]
 801aaf6:	6878      	ldr	r0, [r7, #4]
 801aaf8:	0023      	movs	r3, r4
 801aafa:	f000 fdfd 	bl	801b6f8 <USB_WritePMA>
            ep->xfer_buff += len;
 801aafe:	683b      	ldr	r3, [r7, #0]
 801ab00:	695a      	ldr	r2, [r3, #20]
 801ab02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab04:	18d2      	adds	r2, r2, r3
 801ab06:	683b      	ldr	r3, [r7, #0]
 801ab08:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801ab0a:	683b      	ldr	r3, [r7, #0]
 801ab0c:	6a1a      	ldr	r2, [r3, #32]
 801ab0e:	683b      	ldr	r3, [r7, #0]
 801ab10:	691b      	ldr	r3, [r3, #16]
 801ab12:	429a      	cmp	r2, r3
 801ab14:	d906      	bls.n	801ab24 <USB_EPStartXfer+0x248>
            {
              ep->xfer_len_db -= len;
 801ab16:	683b      	ldr	r3, [r7, #0]
 801ab18:	6a1a      	ldr	r2, [r3, #32]
 801ab1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab1c:	1ad2      	subs	r2, r2, r3
 801ab1e:	683b      	ldr	r3, [r7, #0]
 801ab20:	621a      	str	r2, [r3, #32]
 801ab22:	e005      	b.n	801ab30 <USB_EPStartXfer+0x254>
            }
            else
            {
              len = ep->xfer_len_db;
 801ab24:	683b      	ldr	r3, [r7, #0]
 801ab26:	6a1b      	ldr	r3, [r3, #32]
 801ab28:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801ab2a:	683b      	ldr	r3, [r7, #0]
 801ab2c:	2200      	movs	r2, #0
 801ab2e:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801ab30:	683b      	ldr	r3, [r7, #0]
 801ab32:	785b      	ldrb	r3, [r3, #1]
 801ab34:	2b00      	cmp	r3, #0
 801ab36:	d162      	bne.n	801abfe <USB_EPStartXfer+0x322>
 801ab38:	683b      	ldr	r3, [r7, #0]
 801ab3a:	781b      	ldrb	r3, [r3, #0]
 801ab3c:	00db      	lsls	r3, r3, #3
 801ab3e:	4a5f      	ldr	r2, [pc, #380]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ab40:	4694      	mov	ip, r2
 801ab42:	4463      	add	r3, ip
 801ab44:	681a      	ldr	r2, [r3, #0]
 801ab46:	683b      	ldr	r3, [r7, #0]
 801ab48:	781b      	ldrb	r3, [r3, #0]
 801ab4a:	00db      	lsls	r3, r3, #3
 801ab4c:	495b      	ldr	r1, [pc, #364]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ab4e:	468c      	mov	ip, r1
 801ab50:	4463      	add	r3, ip
 801ab52:	0192      	lsls	r2, r2, #6
 801ab54:	0992      	lsrs	r2, r2, #6
 801ab56:	601a      	str	r2, [r3, #0]
 801ab58:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab5a:	2b00      	cmp	r3, #0
 801ab5c:	d111      	bne.n	801ab82 <USB_EPStartXfer+0x2a6>
 801ab5e:	683b      	ldr	r3, [r7, #0]
 801ab60:	781b      	ldrb	r3, [r3, #0]
 801ab62:	00db      	lsls	r3, r3, #3
 801ab64:	4a55      	ldr	r2, [pc, #340]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ab66:	4694      	mov	ip, r2
 801ab68:	4463      	add	r3, ip
 801ab6a:	681a      	ldr	r2, [r3, #0]
 801ab6c:	683b      	ldr	r3, [r7, #0]
 801ab6e:	781b      	ldrb	r3, [r3, #0]
 801ab70:	00db      	lsls	r3, r3, #3
 801ab72:	4952      	ldr	r1, [pc, #328]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ab74:	468c      	mov	ip, r1
 801ab76:	4463      	add	r3, ip
 801ab78:	2180      	movs	r1, #128	@ 0x80
 801ab7a:	0609      	lsls	r1, r1, #24
 801ab7c:	430a      	orrs	r2, r1
 801ab7e:	601a      	str	r2, [r3, #0]
 801ab80:	e062      	b.n	801ac48 <USB_EPStartXfer+0x36c>
 801ab82:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab84:	2b3e      	cmp	r3, #62	@ 0x3e
 801ab86:	d81b      	bhi.n	801abc0 <USB_EPStartXfer+0x2e4>
 801ab88:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab8a:	085b      	lsrs	r3, r3, #1
 801ab8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ab8e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ab90:	2201      	movs	r2, #1
 801ab92:	4013      	ands	r3, r2
 801ab94:	d002      	beq.n	801ab9c <USB_EPStartXfer+0x2c0>
 801ab96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ab98:	3301      	adds	r3, #1
 801ab9a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801ab9c:	683b      	ldr	r3, [r7, #0]
 801ab9e:	781b      	ldrb	r3, [r3, #0]
 801aba0:	00db      	lsls	r3, r3, #3
 801aba2:	4a46      	ldr	r2, [pc, #280]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801aba4:	4694      	mov	ip, r2
 801aba6:	4463      	add	r3, ip
 801aba8:	6819      	ldr	r1, [r3, #0]
 801abaa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801abac:	069a      	lsls	r2, r3, #26
 801abae:	683b      	ldr	r3, [r7, #0]
 801abb0:	781b      	ldrb	r3, [r3, #0]
 801abb2:	00db      	lsls	r3, r3, #3
 801abb4:	4841      	ldr	r0, [pc, #260]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801abb6:	4684      	mov	ip, r0
 801abb8:	4463      	add	r3, ip
 801abba:	430a      	orrs	r2, r1
 801abbc:	601a      	str	r2, [r3, #0]
 801abbe:	e043      	b.n	801ac48 <USB_EPStartXfer+0x36c>
 801abc0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801abc2:	095b      	lsrs	r3, r3, #5
 801abc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801abc6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801abc8:	221f      	movs	r2, #31
 801abca:	4013      	ands	r3, r2
 801abcc:	d102      	bne.n	801abd4 <USB_EPStartXfer+0x2f8>
 801abce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801abd0:	3b01      	subs	r3, #1
 801abd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801abd4:	683b      	ldr	r3, [r7, #0]
 801abd6:	781b      	ldrb	r3, [r3, #0]
 801abd8:	00db      	lsls	r3, r3, #3
 801abda:	4a38      	ldr	r2, [pc, #224]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801abdc:	4694      	mov	ip, r2
 801abde:	4463      	add	r3, ip
 801abe0:	681a      	ldr	r2, [r3, #0]
 801abe2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801abe4:	069b      	lsls	r3, r3, #26
 801abe6:	431a      	orrs	r2, r3
 801abe8:	683b      	ldr	r3, [r7, #0]
 801abea:	781b      	ldrb	r3, [r3, #0]
 801abec:	00db      	lsls	r3, r3, #3
 801abee:	4933      	ldr	r1, [pc, #204]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801abf0:	468c      	mov	ip, r1
 801abf2:	4463      	add	r3, ip
 801abf4:	2180      	movs	r1, #128	@ 0x80
 801abf6:	0609      	lsls	r1, r1, #24
 801abf8:	430a      	orrs	r2, r1
 801abfa:	601a      	str	r2, [r3, #0]
 801abfc:	e024      	b.n	801ac48 <USB_EPStartXfer+0x36c>
 801abfe:	683b      	ldr	r3, [r7, #0]
 801ac00:	785b      	ldrb	r3, [r3, #1]
 801ac02:	2b01      	cmp	r3, #1
 801ac04:	d120      	bne.n	801ac48 <USB_EPStartXfer+0x36c>
 801ac06:	683b      	ldr	r3, [r7, #0]
 801ac08:	781b      	ldrb	r3, [r3, #0]
 801ac0a:	00db      	lsls	r3, r3, #3
 801ac0c:	4a2b      	ldr	r2, [pc, #172]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac0e:	4694      	mov	ip, r2
 801ac10:	4463      	add	r3, ip
 801ac12:	681a      	ldr	r2, [r3, #0]
 801ac14:	683b      	ldr	r3, [r7, #0]
 801ac16:	781b      	ldrb	r3, [r3, #0]
 801ac18:	00db      	lsls	r3, r3, #3
 801ac1a:	4928      	ldr	r1, [pc, #160]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac1c:	468c      	mov	ip, r1
 801ac1e:	4463      	add	r3, ip
 801ac20:	0412      	lsls	r2, r2, #16
 801ac22:	0c12      	lsrs	r2, r2, #16
 801ac24:	601a      	str	r2, [r3, #0]
 801ac26:	683b      	ldr	r3, [r7, #0]
 801ac28:	781b      	ldrb	r3, [r3, #0]
 801ac2a:	00db      	lsls	r3, r3, #3
 801ac2c:	4a23      	ldr	r2, [pc, #140]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac2e:	4694      	mov	ip, r2
 801ac30:	4463      	add	r3, ip
 801ac32:	6819      	ldr	r1, [r3, #0]
 801ac34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ac36:	041a      	lsls	r2, r3, #16
 801ac38:	683b      	ldr	r3, [r7, #0]
 801ac3a:	781b      	ldrb	r3, [r3, #0]
 801ac3c:	00db      	lsls	r3, r3, #3
 801ac3e:	481f      	ldr	r0, [pc, #124]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac40:	4684      	mov	ip, r0
 801ac42:	4463      	add	r3, ip
 801ac44:	430a      	orrs	r2, r1
 801ac46:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801ac48:	2016      	movs	r0, #22
 801ac4a:	183b      	adds	r3, r7, r0
 801ac4c:	683a      	ldr	r2, [r7, #0]
 801ac4e:	8912      	ldrh	r2, [r2, #8]
 801ac50:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ac52:	683b      	ldr	r3, [r7, #0]
 801ac54:	6959      	ldr	r1, [r3, #20]
 801ac56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ac58:	b29c      	uxth	r4, r3
 801ac5a:	183b      	adds	r3, r7, r0
 801ac5c:	881a      	ldrh	r2, [r3, #0]
 801ac5e:	6878      	ldr	r0, [r7, #4]
 801ac60:	0023      	movs	r3, r4
 801ac62:	f000 fd49 	bl	801b6f8 <USB_WritePMA>
 801ac66:	e2ea      	b.n	801b23e <USB_EPStartXfer+0x962>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801ac68:	683b      	ldr	r3, [r7, #0]
 801ac6a:	785b      	ldrb	r3, [r3, #1]
 801ac6c:	2b00      	cmp	r3, #0
 801ac6e:	d169      	bne.n	801ad44 <USB_EPStartXfer+0x468>
 801ac70:	683b      	ldr	r3, [r7, #0]
 801ac72:	781b      	ldrb	r3, [r3, #0]
 801ac74:	00db      	lsls	r3, r3, #3
 801ac76:	4a11      	ldr	r2, [pc, #68]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac78:	4694      	mov	ip, r2
 801ac7a:	4463      	add	r3, ip
 801ac7c:	681a      	ldr	r2, [r3, #0]
 801ac7e:	683b      	ldr	r3, [r7, #0]
 801ac80:	781b      	ldrb	r3, [r3, #0]
 801ac82:	00db      	lsls	r3, r3, #3
 801ac84:	490d      	ldr	r1, [pc, #52]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac86:	468c      	mov	ip, r1
 801ac88:	4463      	add	r3, ip
 801ac8a:	0192      	lsls	r2, r2, #6
 801ac8c:	0992      	lsrs	r2, r2, #6
 801ac8e:	601a      	str	r2, [r3, #0]
 801ac90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ac92:	2b00      	cmp	r3, #0
 801ac94:	d118      	bne.n	801acc8 <USB_EPStartXfer+0x3ec>
 801ac96:	683b      	ldr	r3, [r7, #0]
 801ac98:	781b      	ldrb	r3, [r3, #0]
 801ac9a:	00db      	lsls	r3, r3, #3
 801ac9c:	4a07      	ldr	r2, [pc, #28]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801ac9e:	4694      	mov	ip, r2
 801aca0:	4463      	add	r3, ip
 801aca2:	681a      	ldr	r2, [r3, #0]
 801aca4:	683b      	ldr	r3, [r7, #0]
 801aca6:	781b      	ldrb	r3, [r3, #0]
 801aca8:	00db      	lsls	r3, r3, #3
 801acaa:	4904      	ldr	r1, [pc, #16]	@ (801acbc <USB_EPStartXfer+0x3e0>)
 801acac:	468c      	mov	ip, r1
 801acae:	4463      	add	r3, ip
 801acb0:	2180      	movs	r1, #128	@ 0x80
 801acb2:	0609      	lsls	r1, r1, #24
 801acb4:	430a      	orrs	r2, r1
 801acb6:	601a      	str	r2, [r3, #0]
 801acb8:	e069      	b.n	801ad8e <USB_EPStartXfer+0x4b2>
 801acba:	46c0      	nop			@ (mov r8, r8)
 801acbc:	40009800 	.word	0x40009800
 801acc0:	07ff8f8f 	.word	0x07ff8f8f
 801acc4:	00008180 	.word	0x00008180
 801acc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801acca:	2b3e      	cmp	r3, #62	@ 0x3e
 801accc:	d81b      	bhi.n	801ad06 <USB_EPStartXfer+0x42a>
 801acce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801acd0:	085b      	lsrs	r3, r3, #1
 801acd2:	63bb      	str	r3, [r7, #56]	@ 0x38
 801acd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801acd6:	2201      	movs	r2, #1
 801acd8:	4013      	ands	r3, r2
 801acda:	d002      	beq.n	801ace2 <USB_EPStartXfer+0x406>
 801acdc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801acde:	3301      	adds	r3, #1
 801ace0:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ace2:	683b      	ldr	r3, [r7, #0]
 801ace4:	781b      	ldrb	r3, [r3, #0]
 801ace6:	00db      	lsls	r3, r3, #3
 801ace8:	4ada      	ldr	r2, [pc, #872]	@ (801b054 <USB_EPStartXfer+0x778>)
 801acea:	4694      	mov	ip, r2
 801acec:	4463      	add	r3, ip
 801acee:	6819      	ldr	r1, [r3, #0]
 801acf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801acf2:	069a      	lsls	r2, r3, #26
 801acf4:	683b      	ldr	r3, [r7, #0]
 801acf6:	781b      	ldrb	r3, [r3, #0]
 801acf8:	00db      	lsls	r3, r3, #3
 801acfa:	48d6      	ldr	r0, [pc, #856]	@ (801b054 <USB_EPStartXfer+0x778>)
 801acfc:	4684      	mov	ip, r0
 801acfe:	4463      	add	r3, ip
 801ad00:	430a      	orrs	r2, r1
 801ad02:	601a      	str	r2, [r3, #0]
 801ad04:	e043      	b.n	801ad8e <USB_EPStartXfer+0x4b2>
 801ad06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ad08:	095b      	lsrs	r3, r3, #5
 801ad0a:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ad0c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ad0e:	221f      	movs	r2, #31
 801ad10:	4013      	ands	r3, r2
 801ad12:	d102      	bne.n	801ad1a <USB_EPStartXfer+0x43e>
 801ad14:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ad16:	3b01      	subs	r3, #1
 801ad18:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ad1a:	683b      	ldr	r3, [r7, #0]
 801ad1c:	781b      	ldrb	r3, [r3, #0]
 801ad1e:	00db      	lsls	r3, r3, #3
 801ad20:	4acc      	ldr	r2, [pc, #816]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad22:	4694      	mov	ip, r2
 801ad24:	4463      	add	r3, ip
 801ad26:	681a      	ldr	r2, [r3, #0]
 801ad28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ad2a:	069b      	lsls	r3, r3, #26
 801ad2c:	431a      	orrs	r2, r3
 801ad2e:	683b      	ldr	r3, [r7, #0]
 801ad30:	781b      	ldrb	r3, [r3, #0]
 801ad32:	00db      	lsls	r3, r3, #3
 801ad34:	49c7      	ldr	r1, [pc, #796]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad36:	468c      	mov	ip, r1
 801ad38:	4463      	add	r3, ip
 801ad3a:	2180      	movs	r1, #128	@ 0x80
 801ad3c:	0609      	lsls	r1, r1, #24
 801ad3e:	430a      	orrs	r2, r1
 801ad40:	601a      	str	r2, [r3, #0]
 801ad42:	e024      	b.n	801ad8e <USB_EPStartXfer+0x4b2>
 801ad44:	683b      	ldr	r3, [r7, #0]
 801ad46:	785b      	ldrb	r3, [r3, #1]
 801ad48:	2b01      	cmp	r3, #1
 801ad4a:	d120      	bne.n	801ad8e <USB_EPStartXfer+0x4b2>
 801ad4c:	683b      	ldr	r3, [r7, #0]
 801ad4e:	781b      	ldrb	r3, [r3, #0]
 801ad50:	00db      	lsls	r3, r3, #3
 801ad52:	4ac0      	ldr	r2, [pc, #768]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad54:	4694      	mov	ip, r2
 801ad56:	4463      	add	r3, ip
 801ad58:	681a      	ldr	r2, [r3, #0]
 801ad5a:	683b      	ldr	r3, [r7, #0]
 801ad5c:	781b      	ldrb	r3, [r3, #0]
 801ad5e:	00db      	lsls	r3, r3, #3
 801ad60:	49bc      	ldr	r1, [pc, #752]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad62:	468c      	mov	ip, r1
 801ad64:	4463      	add	r3, ip
 801ad66:	0412      	lsls	r2, r2, #16
 801ad68:	0c12      	lsrs	r2, r2, #16
 801ad6a:	601a      	str	r2, [r3, #0]
 801ad6c:	683b      	ldr	r3, [r7, #0]
 801ad6e:	781b      	ldrb	r3, [r3, #0]
 801ad70:	00db      	lsls	r3, r3, #3
 801ad72:	4ab8      	ldr	r2, [pc, #736]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad74:	4694      	mov	ip, r2
 801ad76:	4463      	add	r3, ip
 801ad78:	6819      	ldr	r1, [r3, #0]
 801ad7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ad7c:	041a      	lsls	r2, r3, #16
 801ad7e:	683b      	ldr	r3, [r7, #0]
 801ad80:	781b      	ldrb	r3, [r3, #0]
 801ad82:	00db      	lsls	r3, r3, #3
 801ad84:	48b3      	ldr	r0, [pc, #716]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ad86:	4684      	mov	ip, r0
 801ad88:	4463      	add	r3, ip
 801ad8a:	430a      	orrs	r2, r1
 801ad8c:	601a      	str	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 801ad8e:	2016      	movs	r0, #22
 801ad90:	183b      	adds	r3, r7, r0
 801ad92:	683a      	ldr	r2, [r7, #0]
 801ad94:	8912      	ldrh	r2, [r2, #8]
 801ad96:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801ad98:	683b      	ldr	r3, [r7, #0]
 801ad9a:	6959      	ldr	r1, [r3, #20]
 801ad9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ad9e:	b29c      	uxth	r4, r3
 801ada0:	183b      	adds	r3, r7, r0
 801ada2:	881a      	ldrh	r2, [r3, #0]
 801ada4:	6878      	ldr	r0, [r7, #4]
 801ada6:	0023      	movs	r3, r4
 801ada8:	f000 fca6 	bl	801b6f8 <USB_WritePMA>
            ep->xfer_buff += len;
 801adac:	683b      	ldr	r3, [r7, #0]
 801adae:	695a      	ldr	r2, [r3, #20]
 801adb0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801adb2:	18d2      	adds	r2, r2, r3
 801adb4:	683b      	ldr	r3, [r7, #0]
 801adb6:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 801adb8:	683b      	ldr	r3, [r7, #0]
 801adba:	6a1a      	ldr	r2, [r3, #32]
 801adbc:	683b      	ldr	r3, [r7, #0]
 801adbe:	691b      	ldr	r3, [r3, #16]
 801adc0:	429a      	cmp	r2, r3
 801adc2:	d906      	bls.n	801add2 <USB_EPStartXfer+0x4f6>
            {
              ep->xfer_len_db -= len;
 801adc4:	683b      	ldr	r3, [r7, #0]
 801adc6:	6a1a      	ldr	r2, [r3, #32]
 801adc8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801adca:	1ad2      	subs	r2, r2, r3
 801adcc:	683b      	ldr	r3, [r7, #0]
 801adce:	621a      	str	r2, [r3, #32]
 801add0:	e005      	b.n	801adde <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 801add2:	683b      	ldr	r3, [r7, #0]
 801add4:	6a1b      	ldr	r3, [r3, #32]
 801add6:	647b      	str	r3, [r7, #68]	@ 0x44
              ep->xfer_len_db = 0U;
 801add8:	683b      	ldr	r3, [r7, #0]
 801adda:	2200      	movs	r2, #0
 801addc:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801adde:	683b      	ldr	r3, [r7, #0]
 801ade0:	785b      	ldrb	r3, [r3, #1]
 801ade2:	2b00      	cmp	r3, #0
 801ade4:	d162      	bne.n	801aeac <USB_EPStartXfer+0x5d0>
 801ade6:	683b      	ldr	r3, [r7, #0]
 801ade8:	781b      	ldrb	r3, [r3, #0]
 801adea:	00db      	lsls	r3, r3, #3
 801adec:	4a99      	ldr	r2, [pc, #612]	@ (801b054 <USB_EPStartXfer+0x778>)
 801adee:	4694      	mov	ip, r2
 801adf0:	4463      	add	r3, ip
 801adf2:	685a      	ldr	r2, [r3, #4]
 801adf4:	683b      	ldr	r3, [r7, #0]
 801adf6:	781b      	ldrb	r3, [r3, #0]
 801adf8:	00db      	lsls	r3, r3, #3
 801adfa:	4996      	ldr	r1, [pc, #600]	@ (801b054 <USB_EPStartXfer+0x778>)
 801adfc:	468c      	mov	ip, r1
 801adfe:	4463      	add	r3, ip
 801ae00:	0192      	lsls	r2, r2, #6
 801ae02:	0992      	lsrs	r2, r2, #6
 801ae04:	605a      	str	r2, [r3, #4]
 801ae06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae08:	2b00      	cmp	r3, #0
 801ae0a:	d111      	bne.n	801ae30 <USB_EPStartXfer+0x554>
 801ae0c:	683b      	ldr	r3, [r7, #0]
 801ae0e:	781b      	ldrb	r3, [r3, #0]
 801ae10:	00db      	lsls	r3, r3, #3
 801ae12:	4a90      	ldr	r2, [pc, #576]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae14:	4694      	mov	ip, r2
 801ae16:	4463      	add	r3, ip
 801ae18:	685a      	ldr	r2, [r3, #4]
 801ae1a:	683b      	ldr	r3, [r7, #0]
 801ae1c:	781b      	ldrb	r3, [r3, #0]
 801ae1e:	00db      	lsls	r3, r3, #3
 801ae20:	498c      	ldr	r1, [pc, #560]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae22:	468c      	mov	ip, r1
 801ae24:	4463      	add	r3, ip
 801ae26:	2180      	movs	r1, #128	@ 0x80
 801ae28:	0609      	lsls	r1, r1, #24
 801ae2a:	430a      	orrs	r2, r1
 801ae2c:	605a      	str	r2, [r3, #4]
 801ae2e:	e062      	b.n	801aef6 <USB_EPStartXfer+0x61a>
 801ae30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae32:	2b3e      	cmp	r3, #62	@ 0x3e
 801ae34:	d81b      	bhi.n	801ae6e <USB_EPStartXfer+0x592>
 801ae36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae38:	085b      	lsrs	r3, r3, #1
 801ae3a:	637b      	str	r3, [r7, #52]	@ 0x34
 801ae3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae3e:	2201      	movs	r2, #1
 801ae40:	4013      	ands	r3, r2
 801ae42:	d002      	beq.n	801ae4a <USB_EPStartXfer+0x56e>
 801ae44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae46:	3301      	adds	r3, #1
 801ae48:	637b      	str	r3, [r7, #52]	@ 0x34
 801ae4a:	683b      	ldr	r3, [r7, #0]
 801ae4c:	781b      	ldrb	r3, [r3, #0]
 801ae4e:	00db      	lsls	r3, r3, #3
 801ae50:	4a80      	ldr	r2, [pc, #512]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae52:	4694      	mov	ip, r2
 801ae54:	4463      	add	r3, ip
 801ae56:	6859      	ldr	r1, [r3, #4]
 801ae58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae5a:	069a      	lsls	r2, r3, #26
 801ae5c:	683b      	ldr	r3, [r7, #0]
 801ae5e:	781b      	ldrb	r3, [r3, #0]
 801ae60:	00db      	lsls	r3, r3, #3
 801ae62:	487c      	ldr	r0, [pc, #496]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae64:	4684      	mov	ip, r0
 801ae66:	4463      	add	r3, ip
 801ae68:	430a      	orrs	r2, r1
 801ae6a:	605a      	str	r2, [r3, #4]
 801ae6c:	e043      	b.n	801aef6 <USB_EPStartXfer+0x61a>
 801ae6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae70:	095b      	lsrs	r3, r3, #5
 801ae72:	637b      	str	r3, [r7, #52]	@ 0x34
 801ae74:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801ae76:	221f      	movs	r2, #31
 801ae78:	4013      	ands	r3, r2
 801ae7a:	d102      	bne.n	801ae82 <USB_EPStartXfer+0x5a6>
 801ae7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae7e:	3b01      	subs	r3, #1
 801ae80:	637b      	str	r3, [r7, #52]	@ 0x34
 801ae82:	683b      	ldr	r3, [r7, #0]
 801ae84:	781b      	ldrb	r3, [r3, #0]
 801ae86:	00db      	lsls	r3, r3, #3
 801ae88:	4a72      	ldr	r2, [pc, #456]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae8a:	4694      	mov	ip, r2
 801ae8c:	4463      	add	r3, ip
 801ae8e:	685a      	ldr	r2, [r3, #4]
 801ae90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801ae92:	069b      	lsls	r3, r3, #26
 801ae94:	431a      	orrs	r2, r3
 801ae96:	683b      	ldr	r3, [r7, #0]
 801ae98:	781b      	ldrb	r3, [r3, #0]
 801ae9a:	00db      	lsls	r3, r3, #3
 801ae9c:	496d      	ldr	r1, [pc, #436]	@ (801b054 <USB_EPStartXfer+0x778>)
 801ae9e:	468c      	mov	ip, r1
 801aea0:	4463      	add	r3, ip
 801aea2:	2180      	movs	r1, #128	@ 0x80
 801aea4:	0609      	lsls	r1, r1, #24
 801aea6:	430a      	orrs	r2, r1
 801aea8:	605a      	str	r2, [r3, #4]
 801aeaa:	e024      	b.n	801aef6 <USB_EPStartXfer+0x61a>
 801aeac:	683b      	ldr	r3, [r7, #0]
 801aeae:	785b      	ldrb	r3, [r3, #1]
 801aeb0:	2b01      	cmp	r3, #1
 801aeb2:	d120      	bne.n	801aef6 <USB_EPStartXfer+0x61a>
 801aeb4:	683b      	ldr	r3, [r7, #0]
 801aeb6:	781b      	ldrb	r3, [r3, #0]
 801aeb8:	00db      	lsls	r3, r3, #3
 801aeba:	4a66      	ldr	r2, [pc, #408]	@ (801b054 <USB_EPStartXfer+0x778>)
 801aebc:	4694      	mov	ip, r2
 801aebe:	4463      	add	r3, ip
 801aec0:	685a      	ldr	r2, [r3, #4]
 801aec2:	683b      	ldr	r3, [r7, #0]
 801aec4:	781b      	ldrb	r3, [r3, #0]
 801aec6:	00db      	lsls	r3, r3, #3
 801aec8:	4962      	ldr	r1, [pc, #392]	@ (801b054 <USB_EPStartXfer+0x778>)
 801aeca:	468c      	mov	ip, r1
 801aecc:	4463      	add	r3, ip
 801aece:	0412      	lsls	r2, r2, #16
 801aed0:	0c12      	lsrs	r2, r2, #16
 801aed2:	605a      	str	r2, [r3, #4]
 801aed4:	683b      	ldr	r3, [r7, #0]
 801aed6:	781b      	ldrb	r3, [r3, #0]
 801aed8:	00db      	lsls	r3, r3, #3
 801aeda:	4a5e      	ldr	r2, [pc, #376]	@ (801b054 <USB_EPStartXfer+0x778>)
 801aedc:	4694      	mov	ip, r2
 801aede:	4463      	add	r3, ip
 801aee0:	6859      	ldr	r1, [r3, #4]
 801aee2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801aee4:	041a      	lsls	r2, r3, #16
 801aee6:	683b      	ldr	r3, [r7, #0]
 801aee8:	781b      	ldrb	r3, [r3, #0]
 801aeea:	00db      	lsls	r3, r3, #3
 801aeec:	4859      	ldr	r0, [pc, #356]	@ (801b054 <USB_EPStartXfer+0x778>)
 801aeee:	4684      	mov	ip, r0
 801aef0:	4463      	add	r3, ip
 801aef2:	430a      	orrs	r2, r1
 801aef4:	605a      	str	r2, [r3, #4]
            pmabuffer = ep->pmaaddr1;
 801aef6:	2016      	movs	r0, #22
 801aef8:	183b      	adds	r3, r7, r0
 801aefa:	683a      	ldr	r2, [r7, #0]
 801aefc:	8952      	ldrh	r2, [r2, #10]
 801aefe:	801a      	strh	r2, [r3, #0]

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801af00:	683b      	ldr	r3, [r7, #0]
 801af02:	6959      	ldr	r1, [r3, #20]
 801af04:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801af06:	b29c      	uxth	r4, r3
 801af08:	183b      	adds	r3, r7, r0
 801af0a:	881a      	ldrh	r2, [r3, #0]
 801af0c:	6878      	ldr	r0, [r7, #4]
 801af0e:	0023      	movs	r3, r4
 801af10:	f000 fbf2 	bl	801b6f8 <USB_WritePMA>
 801af14:	e193      	b.n	801b23e <USB_EPStartXfer+0x962>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 801af16:	683b      	ldr	r3, [r7, #0]
 801af18:	6a1b      	ldr	r3, [r3, #32]
 801af1a:	647b      	str	r3, [r7, #68]	@ 0x44

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 801af1c:	687a      	ldr	r2, [r7, #4]
 801af1e:	683b      	ldr	r3, [r7, #0]
 801af20:	781b      	ldrb	r3, [r3, #0]
 801af22:	009b      	lsls	r3, r3, #2
 801af24:	18d3      	adds	r3, r2, r3
 801af26:	681b      	ldr	r3, [r3, #0]
 801af28:	4a4b      	ldr	r2, [pc, #300]	@ (801b058 <USB_EPStartXfer+0x77c>)
 801af2a:	4013      	ands	r3, r2
 801af2c:	613b      	str	r3, [r7, #16]
 801af2e:	687a      	ldr	r2, [r7, #4]
 801af30:	683b      	ldr	r3, [r7, #0]
 801af32:	781b      	ldrb	r3, [r3, #0]
 801af34:	009b      	lsls	r3, r3, #2
 801af36:	18d3      	adds	r3, r2, r3
 801af38:	693a      	ldr	r2, [r7, #16]
 801af3a:	4948      	ldr	r1, [pc, #288]	@ (801b05c <USB_EPStartXfer+0x780>)
 801af3c:	430a      	orrs	r2, r1
 801af3e:	601a      	str	r2, [r3, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 801af40:	683b      	ldr	r3, [r7, #0]
 801af42:	781b      	ldrb	r3, [r3, #0]
 801af44:	00db      	lsls	r3, r3, #3
 801af46:	4a43      	ldr	r2, [pc, #268]	@ (801b054 <USB_EPStartXfer+0x778>)
 801af48:	4694      	mov	ip, r2
 801af4a:	4463      	add	r3, ip
 801af4c:	681a      	ldr	r2, [r3, #0]
 801af4e:	683b      	ldr	r3, [r7, #0]
 801af50:	781b      	ldrb	r3, [r3, #0]
 801af52:	00db      	lsls	r3, r3, #3
 801af54:	493f      	ldr	r1, [pc, #252]	@ (801b054 <USB_EPStartXfer+0x778>)
 801af56:	468c      	mov	ip, r1
 801af58:	4463      	add	r3, ip
 801af5a:	0412      	lsls	r2, r2, #16
 801af5c:	0c12      	lsrs	r2, r2, #16
 801af5e:	601a      	str	r2, [r3, #0]
 801af60:	683b      	ldr	r3, [r7, #0]
 801af62:	781b      	ldrb	r3, [r3, #0]
 801af64:	00db      	lsls	r3, r3, #3
 801af66:	4a3b      	ldr	r2, [pc, #236]	@ (801b054 <USB_EPStartXfer+0x778>)
 801af68:	4694      	mov	ip, r2
 801af6a:	4463      	add	r3, ip
 801af6c:	6819      	ldr	r1, [r3, #0]
 801af6e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801af70:	041a      	lsls	r2, r3, #16
 801af72:	683b      	ldr	r3, [r7, #0]
 801af74:	781b      	ldrb	r3, [r3, #0]
 801af76:	00db      	lsls	r3, r3, #3
 801af78:	4836      	ldr	r0, [pc, #216]	@ (801b054 <USB_EPStartXfer+0x778>)
 801af7a:	4684      	mov	ip, r0
 801af7c:	4463      	add	r3, ip
 801af7e:	430a      	orrs	r2, r1
 801af80:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801af82:	2016      	movs	r0, #22
 801af84:	183b      	adds	r3, r7, r0
 801af86:	683a      	ldr	r2, [r7, #0]
 801af88:	8912      	ldrh	r2, [r2, #8]
 801af8a:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801af8c:	683b      	ldr	r3, [r7, #0]
 801af8e:	6959      	ldr	r1, [r3, #20]
 801af90:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801af92:	b29c      	uxth	r4, r3
 801af94:	183b      	adds	r3, r7, r0
 801af96:	881a      	ldrh	r2, [r3, #0]
 801af98:	6878      	ldr	r0, [r7, #4]
 801af9a:	0023      	movs	r3, r4
 801af9c:	f000 fbac 	bl	801b6f8 <USB_WritePMA>
 801afa0:	e14d      	b.n	801b23e <USB_EPStartXfer+0x962>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 801afa2:	683b      	ldr	r3, [r7, #0]
 801afa4:	6a1a      	ldr	r2, [r3, #32]
 801afa6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801afa8:	1ad2      	subs	r2, r2, r3
 801afaa:	683b      	ldr	r3, [r7, #0]
 801afac:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 801afae:	687a      	ldr	r2, [r7, #4]
 801afb0:	683b      	ldr	r3, [r7, #0]
 801afb2:	781b      	ldrb	r3, [r3, #0]
 801afb4:	009b      	lsls	r3, r3, #2
 801afb6:	18d3      	adds	r3, r2, r3
 801afb8:	681b      	ldr	r3, [r3, #0]
 801afba:	2240      	movs	r2, #64	@ 0x40
 801afbc:	4013      	ands	r3, r2
 801afbe:	d100      	bne.n	801afc2 <USB_EPStartXfer+0x6e6>
 801afc0:	e0a2      	b.n	801b108 <USB_EPStartXfer+0x82c>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 801afc2:	683b      	ldr	r3, [r7, #0]
 801afc4:	785b      	ldrb	r3, [r3, #1]
 801afc6:	2b00      	cmp	r3, #0
 801afc8:	d169      	bne.n	801b09e <USB_EPStartXfer+0x7c2>
 801afca:	683b      	ldr	r3, [r7, #0]
 801afcc:	781b      	ldrb	r3, [r3, #0]
 801afce:	00db      	lsls	r3, r3, #3
 801afd0:	4a20      	ldr	r2, [pc, #128]	@ (801b054 <USB_EPStartXfer+0x778>)
 801afd2:	4694      	mov	ip, r2
 801afd4:	4463      	add	r3, ip
 801afd6:	685a      	ldr	r2, [r3, #4]
 801afd8:	683b      	ldr	r3, [r7, #0]
 801afda:	781b      	ldrb	r3, [r3, #0]
 801afdc:	00db      	lsls	r3, r3, #3
 801afde:	491d      	ldr	r1, [pc, #116]	@ (801b054 <USB_EPStartXfer+0x778>)
 801afe0:	468c      	mov	ip, r1
 801afe2:	4463      	add	r3, ip
 801afe4:	0192      	lsls	r2, r2, #6
 801afe6:	0992      	lsrs	r2, r2, #6
 801afe8:	605a      	str	r2, [r3, #4]
 801afea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801afec:	2b00      	cmp	r3, #0
 801afee:	d111      	bne.n	801b014 <USB_EPStartXfer+0x738>
 801aff0:	683b      	ldr	r3, [r7, #0]
 801aff2:	781b      	ldrb	r3, [r3, #0]
 801aff4:	00db      	lsls	r3, r3, #3
 801aff6:	4a17      	ldr	r2, [pc, #92]	@ (801b054 <USB_EPStartXfer+0x778>)
 801aff8:	4694      	mov	ip, r2
 801affa:	4463      	add	r3, ip
 801affc:	685a      	ldr	r2, [r3, #4]
 801affe:	683b      	ldr	r3, [r7, #0]
 801b000:	781b      	ldrb	r3, [r3, #0]
 801b002:	00db      	lsls	r3, r3, #3
 801b004:	4913      	ldr	r1, [pc, #76]	@ (801b054 <USB_EPStartXfer+0x778>)
 801b006:	468c      	mov	ip, r1
 801b008:	4463      	add	r3, ip
 801b00a:	2180      	movs	r1, #128	@ 0x80
 801b00c:	0609      	lsls	r1, r1, #24
 801b00e:	430a      	orrs	r2, r1
 801b010:	605a      	str	r2, [r3, #4]
 801b012:	e069      	b.n	801b0e8 <USB_EPStartXfer+0x80c>
 801b014:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b016:	2b3e      	cmp	r3, #62	@ 0x3e
 801b018:	d822      	bhi.n	801b060 <USB_EPStartXfer+0x784>
 801b01a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b01c:	085b      	lsrs	r3, r3, #1
 801b01e:	633b      	str	r3, [r7, #48]	@ 0x30
 801b020:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b022:	2201      	movs	r2, #1
 801b024:	4013      	ands	r3, r2
 801b026:	d002      	beq.n	801b02e <USB_EPStartXfer+0x752>
 801b028:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b02a:	3301      	adds	r3, #1
 801b02c:	633b      	str	r3, [r7, #48]	@ 0x30
 801b02e:	683b      	ldr	r3, [r7, #0]
 801b030:	781b      	ldrb	r3, [r3, #0]
 801b032:	00db      	lsls	r3, r3, #3
 801b034:	4a07      	ldr	r2, [pc, #28]	@ (801b054 <USB_EPStartXfer+0x778>)
 801b036:	4694      	mov	ip, r2
 801b038:	4463      	add	r3, ip
 801b03a:	6859      	ldr	r1, [r3, #4]
 801b03c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b03e:	069a      	lsls	r2, r3, #26
 801b040:	683b      	ldr	r3, [r7, #0]
 801b042:	781b      	ldrb	r3, [r3, #0]
 801b044:	00db      	lsls	r3, r3, #3
 801b046:	4803      	ldr	r0, [pc, #12]	@ (801b054 <USB_EPStartXfer+0x778>)
 801b048:	4684      	mov	ip, r0
 801b04a:	4463      	add	r3, ip
 801b04c:	430a      	orrs	r2, r1
 801b04e:	605a      	str	r2, [r3, #4]
 801b050:	e04a      	b.n	801b0e8 <USB_EPStartXfer+0x80c>
 801b052:	46c0      	nop			@ (mov r8, r8)
 801b054:	40009800 	.word	0x40009800
 801b058:	07ff8e8f 	.word	0x07ff8e8f
 801b05c:	00008080 	.word	0x00008080
 801b060:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b062:	095b      	lsrs	r3, r3, #5
 801b064:	633b      	str	r3, [r7, #48]	@ 0x30
 801b066:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b068:	221f      	movs	r2, #31
 801b06a:	4013      	ands	r3, r2
 801b06c:	d102      	bne.n	801b074 <USB_EPStartXfer+0x798>
 801b06e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b070:	3b01      	subs	r3, #1
 801b072:	633b      	str	r3, [r7, #48]	@ 0x30
 801b074:	683b      	ldr	r3, [r7, #0]
 801b076:	781b      	ldrb	r3, [r3, #0]
 801b078:	00db      	lsls	r3, r3, #3
 801b07a:	4ad3      	ldr	r2, [pc, #844]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b07c:	4694      	mov	ip, r2
 801b07e:	4463      	add	r3, ip
 801b080:	685a      	ldr	r2, [r3, #4]
 801b082:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b084:	069b      	lsls	r3, r3, #26
 801b086:	431a      	orrs	r2, r3
 801b088:	683b      	ldr	r3, [r7, #0]
 801b08a:	781b      	ldrb	r3, [r3, #0]
 801b08c:	00db      	lsls	r3, r3, #3
 801b08e:	49ce      	ldr	r1, [pc, #824]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b090:	468c      	mov	ip, r1
 801b092:	4463      	add	r3, ip
 801b094:	2180      	movs	r1, #128	@ 0x80
 801b096:	0609      	lsls	r1, r1, #24
 801b098:	430a      	orrs	r2, r1
 801b09a:	605a      	str	r2, [r3, #4]
 801b09c:	e024      	b.n	801b0e8 <USB_EPStartXfer+0x80c>
 801b09e:	683b      	ldr	r3, [r7, #0]
 801b0a0:	785b      	ldrb	r3, [r3, #1]
 801b0a2:	2b01      	cmp	r3, #1
 801b0a4:	d120      	bne.n	801b0e8 <USB_EPStartXfer+0x80c>
 801b0a6:	683b      	ldr	r3, [r7, #0]
 801b0a8:	781b      	ldrb	r3, [r3, #0]
 801b0aa:	00db      	lsls	r3, r3, #3
 801b0ac:	4ac6      	ldr	r2, [pc, #792]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b0ae:	4694      	mov	ip, r2
 801b0b0:	4463      	add	r3, ip
 801b0b2:	685a      	ldr	r2, [r3, #4]
 801b0b4:	683b      	ldr	r3, [r7, #0]
 801b0b6:	781b      	ldrb	r3, [r3, #0]
 801b0b8:	00db      	lsls	r3, r3, #3
 801b0ba:	49c3      	ldr	r1, [pc, #780]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b0bc:	468c      	mov	ip, r1
 801b0be:	4463      	add	r3, ip
 801b0c0:	0412      	lsls	r2, r2, #16
 801b0c2:	0c12      	lsrs	r2, r2, #16
 801b0c4:	605a      	str	r2, [r3, #4]
 801b0c6:	683b      	ldr	r3, [r7, #0]
 801b0c8:	781b      	ldrb	r3, [r3, #0]
 801b0ca:	00db      	lsls	r3, r3, #3
 801b0cc:	4abe      	ldr	r2, [pc, #760]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b0ce:	4694      	mov	ip, r2
 801b0d0:	4463      	add	r3, ip
 801b0d2:	6859      	ldr	r1, [r3, #4]
 801b0d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b0d6:	041a      	lsls	r2, r3, #16
 801b0d8:	683b      	ldr	r3, [r7, #0]
 801b0da:	781b      	ldrb	r3, [r3, #0]
 801b0dc:	00db      	lsls	r3, r3, #3
 801b0de:	48ba      	ldr	r0, [pc, #744]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b0e0:	4684      	mov	ip, r0
 801b0e2:	4463      	add	r3, ip
 801b0e4:	430a      	orrs	r2, r1
 801b0e6:	605a      	str	r2, [r3, #4]
          pmabuffer = ep->pmaaddr1;
 801b0e8:	2016      	movs	r0, #22
 801b0ea:	183b      	adds	r3, r7, r0
 801b0ec:	683a      	ldr	r2, [r7, #0]
 801b0ee:	8952      	ldrh	r2, [r2, #10]
 801b0f0:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801b0f2:	683b      	ldr	r3, [r7, #0]
 801b0f4:	6959      	ldr	r1, [r3, #20]
 801b0f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b0f8:	b29c      	uxth	r4, r3
 801b0fa:	183b      	adds	r3, r7, r0
 801b0fc:	881a      	ldrh	r2, [r3, #0]
 801b0fe:	6878      	ldr	r0, [r7, #4]
 801b100:	0023      	movs	r3, r4
 801b102:	f000 faf9 	bl	801b6f8 <USB_WritePMA>
 801b106:	e09a      	b.n	801b23e <USB_EPStartXfer+0x962>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 801b108:	683b      	ldr	r3, [r7, #0]
 801b10a:	785b      	ldrb	r3, [r3, #1]
 801b10c:	2b00      	cmp	r3, #0
 801b10e:	d162      	bne.n	801b1d6 <USB_EPStartXfer+0x8fa>
 801b110:	683b      	ldr	r3, [r7, #0]
 801b112:	781b      	ldrb	r3, [r3, #0]
 801b114:	00db      	lsls	r3, r3, #3
 801b116:	4aac      	ldr	r2, [pc, #688]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b118:	4694      	mov	ip, r2
 801b11a:	4463      	add	r3, ip
 801b11c:	681a      	ldr	r2, [r3, #0]
 801b11e:	683b      	ldr	r3, [r7, #0]
 801b120:	781b      	ldrb	r3, [r3, #0]
 801b122:	00db      	lsls	r3, r3, #3
 801b124:	49a8      	ldr	r1, [pc, #672]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b126:	468c      	mov	ip, r1
 801b128:	4463      	add	r3, ip
 801b12a:	0192      	lsls	r2, r2, #6
 801b12c:	0992      	lsrs	r2, r2, #6
 801b12e:	601a      	str	r2, [r3, #0]
 801b130:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b132:	2b00      	cmp	r3, #0
 801b134:	d111      	bne.n	801b15a <USB_EPStartXfer+0x87e>
 801b136:	683b      	ldr	r3, [r7, #0]
 801b138:	781b      	ldrb	r3, [r3, #0]
 801b13a:	00db      	lsls	r3, r3, #3
 801b13c:	4aa2      	ldr	r2, [pc, #648]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b13e:	4694      	mov	ip, r2
 801b140:	4463      	add	r3, ip
 801b142:	681a      	ldr	r2, [r3, #0]
 801b144:	683b      	ldr	r3, [r7, #0]
 801b146:	781b      	ldrb	r3, [r3, #0]
 801b148:	00db      	lsls	r3, r3, #3
 801b14a:	499f      	ldr	r1, [pc, #636]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b14c:	468c      	mov	ip, r1
 801b14e:	4463      	add	r3, ip
 801b150:	2180      	movs	r1, #128	@ 0x80
 801b152:	0609      	lsls	r1, r1, #24
 801b154:	430a      	orrs	r2, r1
 801b156:	601a      	str	r2, [r3, #0]
 801b158:	e062      	b.n	801b220 <USB_EPStartXfer+0x944>
 801b15a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b15c:	2b3e      	cmp	r3, #62	@ 0x3e
 801b15e:	d81b      	bhi.n	801b198 <USB_EPStartXfer+0x8bc>
 801b160:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b162:	085b      	lsrs	r3, r3, #1
 801b164:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b166:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b168:	2201      	movs	r2, #1
 801b16a:	4013      	ands	r3, r2
 801b16c:	d002      	beq.n	801b174 <USB_EPStartXfer+0x898>
 801b16e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b170:	3301      	adds	r3, #1
 801b172:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b174:	683b      	ldr	r3, [r7, #0]
 801b176:	781b      	ldrb	r3, [r3, #0]
 801b178:	00db      	lsls	r3, r3, #3
 801b17a:	4a93      	ldr	r2, [pc, #588]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b17c:	4694      	mov	ip, r2
 801b17e:	4463      	add	r3, ip
 801b180:	6819      	ldr	r1, [r3, #0]
 801b182:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b184:	069a      	lsls	r2, r3, #26
 801b186:	683b      	ldr	r3, [r7, #0]
 801b188:	781b      	ldrb	r3, [r3, #0]
 801b18a:	00db      	lsls	r3, r3, #3
 801b18c:	488e      	ldr	r0, [pc, #568]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b18e:	4684      	mov	ip, r0
 801b190:	4463      	add	r3, ip
 801b192:	430a      	orrs	r2, r1
 801b194:	601a      	str	r2, [r3, #0]
 801b196:	e043      	b.n	801b220 <USB_EPStartXfer+0x944>
 801b198:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b19a:	095b      	lsrs	r3, r3, #5
 801b19c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b19e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b1a0:	221f      	movs	r2, #31
 801b1a2:	4013      	ands	r3, r2
 801b1a4:	d102      	bne.n	801b1ac <USB_EPStartXfer+0x8d0>
 801b1a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1a8:	3b01      	subs	r3, #1
 801b1aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b1ac:	683b      	ldr	r3, [r7, #0]
 801b1ae:	781b      	ldrb	r3, [r3, #0]
 801b1b0:	00db      	lsls	r3, r3, #3
 801b1b2:	4a85      	ldr	r2, [pc, #532]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b1b4:	4694      	mov	ip, r2
 801b1b6:	4463      	add	r3, ip
 801b1b8:	681a      	ldr	r2, [r3, #0]
 801b1ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b1bc:	069b      	lsls	r3, r3, #26
 801b1be:	431a      	orrs	r2, r3
 801b1c0:	683b      	ldr	r3, [r7, #0]
 801b1c2:	781b      	ldrb	r3, [r3, #0]
 801b1c4:	00db      	lsls	r3, r3, #3
 801b1c6:	4980      	ldr	r1, [pc, #512]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b1c8:	468c      	mov	ip, r1
 801b1ca:	4463      	add	r3, ip
 801b1cc:	2180      	movs	r1, #128	@ 0x80
 801b1ce:	0609      	lsls	r1, r1, #24
 801b1d0:	430a      	orrs	r2, r1
 801b1d2:	601a      	str	r2, [r3, #0]
 801b1d4:	e024      	b.n	801b220 <USB_EPStartXfer+0x944>
 801b1d6:	683b      	ldr	r3, [r7, #0]
 801b1d8:	785b      	ldrb	r3, [r3, #1]
 801b1da:	2b01      	cmp	r3, #1
 801b1dc:	d120      	bne.n	801b220 <USB_EPStartXfer+0x944>
 801b1de:	683b      	ldr	r3, [r7, #0]
 801b1e0:	781b      	ldrb	r3, [r3, #0]
 801b1e2:	00db      	lsls	r3, r3, #3
 801b1e4:	4a78      	ldr	r2, [pc, #480]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b1e6:	4694      	mov	ip, r2
 801b1e8:	4463      	add	r3, ip
 801b1ea:	681a      	ldr	r2, [r3, #0]
 801b1ec:	683b      	ldr	r3, [r7, #0]
 801b1ee:	781b      	ldrb	r3, [r3, #0]
 801b1f0:	00db      	lsls	r3, r3, #3
 801b1f2:	4975      	ldr	r1, [pc, #468]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b1f4:	468c      	mov	ip, r1
 801b1f6:	4463      	add	r3, ip
 801b1f8:	0412      	lsls	r2, r2, #16
 801b1fa:	0c12      	lsrs	r2, r2, #16
 801b1fc:	601a      	str	r2, [r3, #0]
 801b1fe:	683b      	ldr	r3, [r7, #0]
 801b200:	781b      	ldrb	r3, [r3, #0]
 801b202:	00db      	lsls	r3, r3, #3
 801b204:	4a70      	ldr	r2, [pc, #448]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b206:	4694      	mov	ip, r2
 801b208:	4463      	add	r3, ip
 801b20a:	6819      	ldr	r1, [r3, #0]
 801b20c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b20e:	041a      	lsls	r2, r3, #16
 801b210:	683b      	ldr	r3, [r7, #0]
 801b212:	781b      	ldrb	r3, [r3, #0]
 801b214:	00db      	lsls	r3, r3, #3
 801b216:	486c      	ldr	r0, [pc, #432]	@ (801b3c8 <USB_EPStartXfer+0xaec>)
 801b218:	4684      	mov	ip, r0
 801b21a:	4463      	add	r3, ip
 801b21c:	430a      	orrs	r2, r1
 801b21e:	601a      	str	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 801b220:	2016      	movs	r0, #22
 801b222:	183b      	adds	r3, r7, r0
 801b224:	683a      	ldr	r2, [r7, #0]
 801b226:	8912      	ldrh	r2, [r2, #8]
 801b228:	801a      	strh	r2, [r3, #0]

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 801b22a:	683b      	ldr	r3, [r7, #0]
 801b22c:	6959      	ldr	r1, [r3, #20]
 801b22e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801b230:	b29c      	uxth	r4, r3
 801b232:	183b      	adds	r3, r7, r0
 801b234:	881a      	ldrh	r2, [r3, #0]
 801b236:	6878      	ldr	r0, [r7, #4]
 801b238:	0023      	movs	r3, r4
 801b23a:	f000 fa5d 	bl	801b6f8 <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 801b23e:	687a      	ldr	r2, [r7, #4]
 801b240:	683b      	ldr	r3, [r7, #0]
 801b242:	781b      	ldrb	r3, [r3, #0]
 801b244:	009b      	lsls	r3, r3, #2
 801b246:	18d3      	adds	r3, r2, r3
 801b248:	681b      	ldr	r3, [r3, #0]
 801b24a:	4a60      	ldr	r2, [pc, #384]	@ (801b3cc <USB_EPStartXfer+0xaf0>)
 801b24c:	4013      	ands	r3, r2
 801b24e:	60bb      	str	r3, [r7, #8]
 801b250:	68bb      	ldr	r3, [r7, #8]
 801b252:	2210      	movs	r2, #16
 801b254:	4053      	eors	r3, r2
 801b256:	60bb      	str	r3, [r7, #8]
 801b258:	68bb      	ldr	r3, [r7, #8]
 801b25a:	2220      	movs	r2, #32
 801b25c:	4053      	eors	r3, r2
 801b25e:	60bb      	str	r3, [r7, #8]
 801b260:	687a      	ldr	r2, [r7, #4]
 801b262:	683b      	ldr	r3, [r7, #0]
 801b264:	781b      	ldrb	r3, [r3, #0]
 801b266:	009b      	lsls	r3, r3, #2
 801b268:	18d3      	adds	r3, r2, r3
 801b26a:	68ba      	ldr	r2, [r7, #8]
 801b26c:	4958      	ldr	r1, [pc, #352]	@ (801b3d0 <USB_EPStartXfer+0xaf4>)
 801b26e:	430a      	orrs	r2, r1
 801b270:	601a      	str	r2, [r3, #0]
 801b272:	e0a3      	b.n	801b3bc <USB_EPStartXfer+0xae0>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801b274:	683b      	ldr	r3, [r7, #0]
 801b276:	7b1b      	ldrb	r3, [r3, #12]
 801b278:	2b00      	cmp	r3, #0
 801b27a:	d13e      	bne.n	801b2fa <USB_EPStartXfer+0xa1e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 801b27c:	683b      	ldr	r3, [r7, #0]
 801b27e:	699b      	ldr	r3, [r3, #24]
 801b280:	2b00      	cmp	r3, #0
 801b282:	d116      	bne.n	801b2b2 <USB_EPStartXfer+0x9d6>
 801b284:	683b      	ldr	r3, [r7, #0]
 801b286:	78db      	ldrb	r3, [r3, #3]
 801b288:	2b00      	cmp	r3, #0
 801b28a:	d112      	bne.n	801b2b2 <USB_EPStartXfer+0x9d6>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 801b28c:	687a      	ldr	r2, [r7, #4]
 801b28e:	683b      	ldr	r3, [r7, #0]
 801b290:	781b      	ldrb	r3, [r3, #0]
 801b292:	009b      	lsls	r3, r3, #2
 801b294:	18d3      	adds	r3, r2, r3
 801b296:	681b      	ldr	r3, [r3, #0]
 801b298:	4a4e      	ldr	r2, [pc, #312]	@ (801b3d4 <USB_EPStartXfer+0xaf8>)
 801b29a:	4013      	ands	r3, r2
 801b29c:	623b      	str	r3, [r7, #32]
 801b29e:	687a      	ldr	r2, [r7, #4]
 801b2a0:	683b      	ldr	r3, [r7, #0]
 801b2a2:	781b      	ldrb	r3, [r3, #0]
 801b2a4:	009b      	lsls	r3, r3, #2
 801b2a6:	18d3      	adds	r3, r2, r3
 801b2a8:	6a3a      	ldr	r2, [r7, #32]
 801b2aa:	494b      	ldr	r1, [pc, #300]	@ (801b3d8 <USB_EPStartXfer+0xafc>)
 801b2ac:	430a      	orrs	r2, r1
 801b2ae:	601a      	str	r2, [r3, #0]
 801b2b0:	e011      	b.n	801b2d6 <USB_EPStartXfer+0x9fa>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 801b2b2:	687a      	ldr	r2, [r7, #4]
 801b2b4:	683b      	ldr	r3, [r7, #0]
 801b2b6:	781b      	ldrb	r3, [r3, #0]
 801b2b8:	009b      	lsls	r3, r3, #2
 801b2ba:	18d3      	adds	r3, r2, r3
 801b2bc:	681b      	ldr	r3, [r3, #0]
 801b2be:	4a47      	ldr	r2, [pc, #284]	@ (801b3dc <USB_EPStartXfer+0xb00>)
 801b2c0:	4013      	ands	r3, r2
 801b2c2:	61fb      	str	r3, [r7, #28]
 801b2c4:	687a      	ldr	r2, [r7, #4]
 801b2c6:	683b      	ldr	r3, [r7, #0]
 801b2c8:	781b      	ldrb	r3, [r3, #0]
 801b2ca:	009b      	lsls	r3, r3, #2
 801b2cc:	18d3      	adds	r3, r2, r3
 801b2ce:	69fa      	ldr	r2, [r7, #28]
 801b2d0:	493f      	ldr	r1, [pc, #252]	@ (801b3d0 <USB_EPStartXfer+0xaf4>)
 801b2d2:	430a      	orrs	r2, r1
 801b2d4:	601a      	str	r2, [r3, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801b2d6:	683b      	ldr	r3, [r7, #0]
 801b2d8:	699a      	ldr	r2, [r3, #24]
 801b2da:	683b      	ldr	r3, [r7, #0]
 801b2dc:	691b      	ldr	r3, [r3, #16]
 801b2de:	429a      	cmp	r2, r3
 801b2e0:	d907      	bls.n	801b2f2 <USB_EPStartXfer+0xa16>
      {
        ep->xfer_len -= ep->maxpacket;
 801b2e2:	683b      	ldr	r3, [r7, #0]
 801b2e4:	699a      	ldr	r2, [r3, #24]
 801b2e6:	683b      	ldr	r3, [r7, #0]
 801b2e8:	691b      	ldr	r3, [r3, #16]
 801b2ea:	1ad2      	subs	r2, r2, r3
 801b2ec:	683b      	ldr	r3, [r7, #0]
 801b2ee:	619a      	str	r2, [r3, #24]
 801b2f0:	e048      	b.n	801b384 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        ep->xfer_len = 0U;
 801b2f2:	683b      	ldr	r3, [r7, #0]
 801b2f4:	2200      	movs	r2, #0
 801b2f6:	619a      	str	r2, [r3, #24]
 801b2f8:	e044      	b.n	801b384 <USB_EPStartXfer+0xaa8>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 801b2fa:	683b      	ldr	r3, [r7, #0]
 801b2fc:	78db      	ldrb	r3, [r3, #3]
 801b2fe:	2b02      	cmp	r3, #2
 801b300:	d136      	bne.n	801b370 <USB_EPStartXfer+0xa94>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 801b302:	683b      	ldr	r3, [r7, #0]
 801b304:	69db      	ldr	r3, [r3, #28]
 801b306:	2b00      	cmp	r3, #0
 801b308:	d03c      	beq.n	801b384 <USB_EPStartXfer+0xaa8>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = (uint16_t)PCD_GET_ENDPOINT(USBx, ep->num);
 801b30a:	687a      	ldr	r2, [r7, #4]
 801b30c:	683b      	ldr	r3, [r7, #0]
 801b30e:	781b      	ldrb	r3, [r3, #0]
 801b310:	009b      	lsls	r3, r3, #2
 801b312:	18d3      	adds	r3, r2, r3
 801b314:	681a      	ldr	r2, [r3, #0]
 801b316:	212a      	movs	r1, #42	@ 0x2a
 801b318:	187b      	adds	r3, r7, r1
 801b31a:	801a      	strh	r2, [r3, #0]

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801b31c:	187b      	adds	r3, r7, r1
 801b31e:	881a      	ldrh	r2, [r3, #0]
 801b320:	2380      	movs	r3, #128	@ 0x80
 801b322:	01db      	lsls	r3, r3, #7
 801b324:	4013      	ands	r3, r2
 801b326:	d004      	beq.n	801b332 <USB_EPStartXfer+0xa56>
 801b328:	187b      	adds	r3, r7, r1
 801b32a:	881b      	ldrh	r3, [r3, #0]
 801b32c:	2240      	movs	r2, #64	@ 0x40
 801b32e:	4013      	ands	r3, r2
 801b330:	d10b      	bne.n	801b34a <USB_EPStartXfer+0xa6e>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801b332:	212a      	movs	r1, #42	@ 0x2a
 801b334:	187b      	adds	r3, r7, r1
 801b336:	881a      	ldrh	r2, [r3, #0]
 801b338:	2380      	movs	r3, #128	@ 0x80
 801b33a:	01db      	lsls	r3, r3, #7
 801b33c:	4013      	ands	r3, r2
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 801b33e:	d121      	bne.n	801b384 <USB_EPStartXfer+0xaa8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 801b340:	187b      	adds	r3, r7, r1
 801b342:	881b      	ldrh	r3, [r3, #0]
 801b344:	2240      	movs	r2, #64	@ 0x40
 801b346:	4013      	ands	r3, r2
 801b348:	d11c      	bne.n	801b384 <USB_EPStartXfer+0xaa8>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 801b34a:	687a      	ldr	r2, [r7, #4]
 801b34c:	683b      	ldr	r3, [r7, #0]
 801b34e:	781b      	ldrb	r3, [r3, #0]
 801b350:	009b      	lsls	r3, r3, #2
 801b352:	18d3      	adds	r3, r2, r3
 801b354:	681b      	ldr	r3, [r3, #0]
 801b356:	4a1f      	ldr	r2, [pc, #124]	@ (801b3d4 <USB_EPStartXfer+0xaf8>)
 801b358:	4013      	ands	r3, r2
 801b35a:	627b      	str	r3, [r7, #36]	@ 0x24
 801b35c:	687a      	ldr	r2, [r7, #4]
 801b35e:	683b      	ldr	r3, [r7, #0]
 801b360:	781b      	ldrb	r3, [r3, #0]
 801b362:	009b      	lsls	r3, r3, #2
 801b364:	18d3      	adds	r3, r2, r3
 801b366:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b368:	491d      	ldr	r1, [pc, #116]	@ (801b3e0 <USB_EPStartXfer+0xb04>)
 801b36a:	430a      	orrs	r2, r1
 801b36c:	601a      	str	r2, [r3, #0]
 801b36e:	e009      	b.n	801b384 <USB_EPStartXfer+0xaa8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801b370:	683b      	ldr	r3, [r7, #0]
 801b372:	78db      	ldrb	r3, [r3, #3]
 801b374:	2b01      	cmp	r3, #1
 801b376:	d103      	bne.n	801b380 <USB_EPStartXfer+0xaa4>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 801b378:	683b      	ldr	r3, [r7, #0]
 801b37a:	2200      	movs	r2, #0
 801b37c:	619a      	str	r2, [r3, #24]
 801b37e:	e001      	b.n	801b384 <USB_EPStartXfer+0xaa8>
      }
      else
      {
        return HAL_ERROR;
 801b380:	2301      	movs	r3, #1
 801b382:	e01c      	b.n	801b3be <USB_EPStartXfer+0xae2>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801b384:	687a      	ldr	r2, [r7, #4]
 801b386:	683b      	ldr	r3, [r7, #0]
 801b388:	781b      	ldrb	r3, [r3, #0]
 801b38a:	009b      	lsls	r3, r3, #2
 801b38c:	18d3      	adds	r3, r2, r3
 801b38e:	681b      	ldr	r3, [r3, #0]
 801b390:	4a14      	ldr	r2, [pc, #80]	@ (801b3e4 <USB_EPStartXfer+0xb08>)
 801b392:	4013      	ands	r3, r2
 801b394:	61bb      	str	r3, [r7, #24]
 801b396:	69bb      	ldr	r3, [r7, #24]
 801b398:	2280      	movs	r2, #128	@ 0x80
 801b39a:	0152      	lsls	r2, r2, #5
 801b39c:	4053      	eors	r3, r2
 801b39e:	61bb      	str	r3, [r7, #24]
 801b3a0:	69bb      	ldr	r3, [r7, #24]
 801b3a2:	2280      	movs	r2, #128	@ 0x80
 801b3a4:	0192      	lsls	r2, r2, #6
 801b3a6:	4053      	eors	r3, r2
 801b3a8:	61bb      	str	r3, [r7, #24]
 801b3aa:	687a      	ldr	r2, [r7, #4]
 801b3ac:	683b      	ldr	r3, [r7, #0]
 801b3ae:	781b      	ldrb	r3, [r3, #0]
 801b3b0:	009b      	lsls	r3, r3, #2
 801b3b2:	18d3      	adds	r3, r2, r3
 801b3b4:	69ba      	ldr	r2, [r7, #24]
 801b3b6:	4906      	ldr	r1, [pc, #24]	@ (801b3d0 <USB_EPStartXfer+0xaf4>)
 801b3b8:	430a      	orrs	r2, r1
 801b3ba:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801b3bc:	2300      	movs	r3, #0
}
 801b3be:	0018      	movs	r0, r3
 801b3c0:	46bd      	mov	sp, r7
 801b3c2:	b013      	add	sp, #76	@ 0x4c
 801b3c4:	bd90      	pop	{r4, r7, pc}
 801b3c6:	46c0      	nop			@ (mov r8, r8)
 801b3c8:	40009800 	.word	0x40009800
 801b3cc:	07ff8fbf 	.word	0x07ff8fbf
 801b3d0:	00008080 	.word	0x00008080
 801b3d4:	07ff8f8f 	.word	0x07ff8f8f
 801b3d8:	00008180 	.word	0x00008180
 801b3dc:	07ff8e8f 	.word	0x07ff8e8f
 801b3e0:	000080c0 	.word	0x000080c0
 801b3e4:	07ffbf8f 	.word	0x07ffbf8f

0801b3e8 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801b3e8:	b580      	push	{r7, lr}
 801b3ea:	b084      	sub	sp, #16
 801b3ec:	af00      	add	r7, sp, #0
 801b3ee:	6078      	str	r0, [r7, #4]
 801b3f0:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801b3f2:	683b      	ldr	r3, [r7, #0]
 801b3f4:	785b      	ldrb	r3, [r3, #1]
 801b3f6:	2b00      	cmp	r3, #0
 801b3f8:	d016      	beq.n	801b428 <USB_EPSetStall+0x40>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 801b3fa:	687a      	ldr	r2, [r7, #4]
 801b3fc:	683b      	ldr	r3, [r7, #0]
 801b3fe:	781b      	ldrb	r3, [r3, #0]
 801b400:	009b      	lsls	r3, r3, #2
 801b402:	18d3      	adds	r3, r2, r3
 801b404:	681b      	ldr	r3, [r3, #0]
 801b406:	4a16      	ldr	r2, [pc, #88]	@ (801b460 <USB_EPSetStall+0x78>)
 801b408:	4013      	ands	r3, r2
 801b40a:	60bb      	str	r3, [r7, #8]
 801b40c:	68bb      	ldr	r3, [r7, #8]
 801b40e:	2210      	movs	r2, #16
 801b410:	4053      	eors	r3, r2
 801b412:	60bb      	str	r3, [r7, #8]
 801b414:	687a      	ldr	r2, [r7, #4]
 801b416:	683b      	ldr	r3, [r7, #0]
 801b418:	781b      	ldrb	r3, [r3, #0]
 801b41a:	009b      	lsls	r3, r3, #2
 801b41c:	18d3      	adds	r3, r2, r3
 801b41e:	68ba      	ldr	r2, [r7, #8]
 801b420:	4910      	ldr	r1, [pc, #64]	@ (801b464 <USB_EPSetStall+0x7c>)
 801b422:	430a      	orrs	r2, r1
 801b424:	601a      	str	r2, [r3, #0]
 801b426:	e016      	b.n	801b456 <USB_EPSetStall+0x6e>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 801b428:	687a      	ldr	r2, [r7, #4]
 801b42a:	683b      	ldr	r3, [r7, #0]
 801b42c:	781b      	ldrb	r3, [r3, #0]
 801b42e:	009b      	lsls	r3, r3, #2
 801b430:	18d3      	adds	r3, r2, r3
 801b432:	681b      	ldr	r3, [r3, #0]
 801b434:	4a0c      	ldr	r2, [pc, #48]	@ (801b468 <USB_EPSetStall+0x80>)
 801b436:	4013      	ands	r3, r2
 801b438:	60fb      	str	r3, [r7, #12]
 801b43a:	68fb      	ldr	r3, [r7, #12]
 801b43c:	2280      	movs	r2, #128	@ 0x80
 801b43e:	0152      	lsls	r2, r2, #5
 801b440:	4053      	eors	r3, r2
 801b442:	60fb      	str	r3, [r7, #12]
 801b444:	687a      	ldr	r2, [r7, #4]
 801b446:	683b      	ldr	r3, [r7, #0]
 801b448:	781b      	ldrb	r3, [r3, #0]
 801b44a:	009b      	lsls	r3, r3, #2
 801b44c:	18d3      	adds	r3, r2, r3
 801b44e:	68fa      	ldr	r2, [r7, #12]
 801b450:	4904      	ldr	r1, [pc, #16]	@ (801b464 <USB_EPSetStall+0x7c>)
 801b452:	430a      	orrs	r2, r1
 801b454:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801b456:	2300      	movs	r3, #0
}
 801b458:	0018      	movs	r0, r3
 801b45a:	46bd      	mov	sp, r7
 801b45c:	b004      	add	sp, #16
 801b45e:	bd80      	pop	{r7, pc}
 801b460:	07ff8fbf 	.word	0x07ff8fbf
 801b464:	00008080 	.word	0x00008080
 801b468:	07ffbf8f 	.word	0x07ffbf8f

0801b46c <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801b46c:	b580      	push	{r7, lr}
 801b46e:	b088      	sub	sp, #32
 801b470:	af00      	add	r7, sp, #0
 801b472:	6078      	str	r0, [r7, #4]
 801b474:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801b476:	683b      	ldr	r3, [r7, #0]
 801b478:	785b      	ldrb	r3, [r3, #1]
 801b47a:	2b00      	cmp	r3, #0
 801b47c:	d037      	beq.n	801b4ee <USB_EPClearStall+0x82>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 801b47e:	687a      	ldr	r2, [r7, #4]
 801b480:	683b      	ldr	r3, [r7, #0]
 801b482:	781b      	ldrb	r3, [r3, #0]
 801b484:	009b      	lsls	r3, r3, #2
 801b486:	18d3      	adds	r3, r2, r3
 801b488:	681b      	ldr	r3, [r3, #0]
 801b48a:	613b      	str	r3, [r7, #16]
 801b48c:	693b      	ldr	r3, [r7, #16]
 801b48e:	2240      	movs	r2, #64	@ 0x40
 801b490:	4013      	ands	r3, r2
 801b492:	d011      	beq.n	801b4b8 <USB_EPClearStall+0x4c>
 801b494:	687a      	ldr	r2, [r7, #4]
 801b496:	683b      	ldr	r3, [r7, #0]
 801b498:	781b      	ldrb	r3, [r3, #0]
 801b49a:	009b      	lsls	r3, r3, #2
 801b49c:	18d3      	adds	r3, r2, r3
 801b49e:	681b      	ldr	r3, [r3, #0]
 801b4a0:	4a32      	ldr	r2, [pc, #200]	@ (801b56c <USB_EPClearStall+0x100>)
 801b4a2:	4013      	ands	r3, r2
 801b4a4:	60fb      	str	r3, [r7, #12]
 801b4a6:	687a      	ldr	r2, [r7, #4]
 801b4a8:	683b      	ldr	r3, [r7, #0]
 801b4aa:	781b      	ldrb	r3, [r3, #0]
 801b4ac:	009b      	lsls	r3, r3, #2
 801b4ae:	18d3      	adds	r3, r2, r3
 801b4b0:	68fa      	ldr	r2, [r7, #12]
 801b4b2:	492f      	ldr	r1, [pc, #188]	@ (801b570 <USB_EPClearStall+0x104>)
 801b4b4:	430a      	orrs	r2, r1
 801b4b6:	601a      	str	r2, [r3, #0]

    if (ep->type != EP_TYPE_ISOC)
 801b4b8:	683b      	ldr	r3, [r7, #0]
 801b4ba:	78db      	ldrb	r3, [r3, #3]
 801b4bc:	2b01      	cmp	r3, #1
 801b4be:	d050      	beq.n	801b562 <USB_EPClearStall+0xf6>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801b4c0:	687a      	ldr	r2, [r7, #4]
 801b4c2:	683b      	ldr	r3, [r7, #0]
 801b4c4:	781b      	ldrb	r3, [r3, #0]
 801b4c6:	009b      	lsls	r3, r3, #2
 801b4c8:	18d3      	adds	r3, r2, r3
 801b4ca:	681b      	ldr	r3, [r3, #0]
 801b4cc:	4a29      	ldr	r2, [pc, #164]	@ (801b574 <USB_EPClearStall+0x108>)
 801b4ce:	4013      	ands	r3, r2
 801b4d0:	60bb      	str	r3, [r7, #8]
 801b4d2:	68bb      	ldr	r3, [r7, #8]
 801b4d4:	2220      	movs	r2, #32
 801b4d6:	4053      	eors	r3, r2
 801b4d8:	60bb      	str	r3, [r7, #8]
 801b4da:	687a      	ldr	r2, [r7, #4]
 801b4dc:	683b      	ldr	r3, [r7, #0]
 801b4de:	781b      	ldrb	r3, [r3, #0]
 801b4e0:	009b      	lsls	r3, r3, #2
 801b4e2:	18d3      	adds	r3, r2, r3
 801b4e4:	68ba      	ldr	r2, [r7, #8]
 801b4e6:	4924      	ldr	r1, [pc, #144]	@ (801b578 <USB_EPClearStall+0x10c>)
 801b4e8:	430a      	orrs	r2, r1
 801b4ea:	601a      	str	r2, [r3, #0]
 801b4ec:	e039      	b.n	801b562 <USB_EPClearStall+0xf6>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 801b4ee:	687a      	ldr	r2, [r7, #4]
 801b4f0:	683b      	ldr	r3, [r7, #0]
 801b4f2:	781b      	ldrb	r3, [r3, #0]
 801b4f4:	009b      	lsls	r3, r3, #2
 801b4f6:	18d3      	adds	r3, r2, r3
 801b4f8:	681b      	ldr	r3, [r3, #0]
 801b4fa:	61fb      	str	r3, [r7, #28]
 801b4fc:	69fa      	ldr	r2, [r7, #28]
 801b4fe:	2380      	movs	r3, #128	@ 0x80
 801b500:	01db      	lsls	r3, r3, #7
 801b502:	4013      	ands	r3, r2
 801b504:	d011      	beq.n	801b52a <USB_EPClearStall+0xbe>
 801b506:	687a      	ldr	r2, [r7, #4]
 801b508:	683b      	ldr	r3, [r7, #0]
 801b50a:	781b      	ldrb	r3, [r3, #0]
 801b50c:	009b      	lsls	r3, r3, #2
 801b50e:	18d3      	adds	r3, r2, r3
 801b510:	681b      	ldr	r3, [r3, #0]
 801b512:	4a16      	ldr	r2, [pc, #88]	@ (801b56c <USB_EPClearStall+0x100>)
 801b514:	4013      	ands	r3, r2
 801b516:	61bb      	str	r3, [r7, #24]
 801b518:	687a      	ldr	r2, [r7, #4]
 801b51a:	683b      	ldr	r3, [r7, #0]
 801b51c:	781b      	ldrb	r3, [r3, #0]
 801b51e:	009b      	lsls	r3, r3, #2
 801b520:	18d3      	adds	r3, r2, r3
 801b522:	69ba      	ldr	r2, [r7, #24]
 801b524:	4915      	ldr	r1, [pc, #84]	@ (801b57c <USB_EPClearStall+0x110>)
 801b526:	430a      	orrs	r2, r1
 801b528:	601a      	str	r2, [r3, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801b52a:	687a      	ldr	r2, [r7, #4]
 801b52c:	683b      	ldr	r3, [r7, #0]
 801b52e:	781b      	ldrb	r3, [r3, #0]
 801b530:	009b      	lsls	r3, r3, #2
 801b532:	18d3      	adds	r3, r2, r3
 801b534:	681b      	ldr	r3, [r3, #0]
 801b536:	4a12      	ldr	r2, [pc, #72]	@ (801b580 <USB_EPClearStall+0x114>)
 801b538:	4013      	ands	r3, r2
 801b53a:	617b      	str	r3, [r7, #20]
 801b53c:	697b      	ldr	r3, [r7, #20]
 801b53e:	2280      	movs	r2, #128	@ 0x80
 801b540:	0152      	lsls	r2, r2, #5
 801b542:	4053      	eors	r3, r2
 801b544:	617b      	str	r3, [r7, #20]
 801b546:	697b      	ldr	r3, [r7, #20]
 801b548:	2280      	movs	r2, #128	@ 0x80
 801b54a:	0192      	lsls	r2, r2, #6
 801b54c:	4053      	eors	r3, r2
 801b54e:	617b      	str	r3, [r7, #20]
 801b550:	687a      	ldr	r2, [r7, #4]
 801b552:	683b      	ldr	r3, [r7, #0]
 801b554:	781b      	ldrb	r3, [r3, #0]
 801b556:	009b      	lsls	r3, r3, #2
 801b558:	18d3      	adds	r3, r2, r3
 801b55a:	697a      	ldr	r2, [r7, #20]
 801b55c:	4906      	ldr	r1, [pc, #24]	@ (801b578 <USB_EPClearStall+0x10c>)
 801b55e:	430a      	orrs	r2, r1
 801b560:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 801b562:	2300      	movs	r3, #0
}
 801b564:	0018      	movs	r0, r3
 801b566:	46bd      	mov	sp, r7
 801b568:	b008      	add	sp, #32
 801b56a:	bd80      	pop	{r7, pc}
 801b56c:	07ff8f8f 	.word	0x07ff8f8f
 801b570:	000080c0 	.word	0x000080c0
 801b574:	07ff8fbf 	.word	0x07ff8fbf
 801b578:	00008080 	.word	0x00008080
 801b57c:	0000c080 	.word	0x0000c080
 801b580:	07ffbf8f 	.word	0x07ffbf8f

0801b584 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_DRD_TypeDef *USBx, USB_DRD_EPTypeDef *ep)
{
 801b584:	b580      	push	{r7, lr}
 801b586:	b086      	sub	sp, #24
 801b588:	af00      	add	r7, sp, #0
 801b58a:	6078      	str	r0, [r7, #4]
 801b58c:	6039      	str	r1, [r7, #0]
  /* IN endpoint */
  if (ep->is_in == 1U)
 801b58e:	683b      	ldr	r3, [r7, #0]
 801b590:	785b      	ldrb	r3, [r3, #1]
 801b592:	2b01      	cmp	r3, #1
 801b594:	d131      	bne.n	801b5fa <USB_EPStopXfer+0x76>
  {
    if (ep->doublebuffer == 0U)
 801b596:	683b      	ldr	r3, [r7, #0]
 801b598:	7b1b      	ldrb	r3, [r3, #12]
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	d15f      	bne.n	801b65e <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801b59e:	683b      	ldr	r3, [r7, #0]
 801b5a0:	78db      	ldrb	r3, [r3, #3]
 801b5a2:	2b01      	cmp	r3, #1
 801b5a4:	d016      	beq.n	801b5d4 <USB_EPStopXfer+0x50>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801b5a6:	687a      	ldr	r2, [r7, #4]
 801b5a8:	683b      	ldr	r3, [r7, #0]
 801b5aa:	781b      	ldrb	r3, [r3, #0]
 801b5ac:	009b      	lsls	r3, r3, #2
 801b5ae:	18d3      	adds	r3, r2, r3
 801b5b0:	681b      	ldr	r3, [r3, #0]
 801b5b2:	4a2d      	ldr	r2, [pc, #180]	@ (801b668 <USB_EPStopXfer+0xe4>)
 801b5b4:	4013      	ands	r3, r2
 801b5b6:	60bb      	str	r3, [r7, #8]
 801b5b8:	68bb      	ldr	r3, [r7, #8]
 801b5ba:	2220      	movs	r2, #32
 801b5bc:	4053      	eors	r3, r2
 801b5be:	60bb      	str	r3, [r7, #8]
 801b5c0:	687a      	ldr	r2, [r7, #4]
 801b5c2:	683b      	ldr	r3, [r7, #0]
 801b5c4:	781b      	ldrb	r3, [r3, #0]
 801b5c6:	009b      	lsls	r3, r3, #2
 801b5c8:	18d3      	adds	r3, r2, r3
 801b5ca:	68ba      	ldr	r2, [r7, #8]
 801b5cc:	4927      	ldr	r1, [pc, #156]	@ (801b66c <USB_EPStopXfer+0xe8>)
 801b5ce:	430a      	orrs	r2, r1
 801b5d0:	601a      	str	r2, [r3, #0]
 801b5d2:	e044      	b.n	801b65e <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 801b5d4:	687a      	ldr	r2, [r7, #4]
 801b5d6:	683b      	ldr	r3, [r7, #0]
 801b5d8:	781b      	ldrb	r3, [r3, #0]
 801b5da:	009b      	lsls	r3, r3, #2
 801b5dc:	18d3      	adds	r3, r2, r3
 801b5de:	681b      	ldr	r3, [r3, #0]
 801b5e0:	4a21      	ldr	r2, [pc, #132]	@ (801b668 <USB_EPStopXfer+0xe4>)
 801b5e2:	4013      	ands	r3, r2
 801b5e4:	60fb      	str	r3, [r7, #12]
 801b5e6:	687a      	ldr	r2, [r7, #4]
 801b5e8:	683b      	ldr	r3, [r7, #0]
 801b5ea:	781b      	ldrb	r3, [r3, #0]
 801b5ec:	009b      	lsls	r3, r3, #2
 801b5ee:	18d3      	adds	r3, r2, r3
 801b5f0:	68fa      	ldr	r2, [r7, #12]
 801b5f2:	491e      	ldr	r1, [pc, #120]	@ (801b66c <USB_EPStopXfer+0xe8>)
 801b5f4:	430a      	orrs	r2, r1
 801b5f6:	601a      	str	r2, [r3, #0]
 801b5f8:	e031      	b.n	801b65e <USB_EPStopXfer+0xda>
      }
    }
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 801b5fa:	683b      	ldr	r3, [r7, #0]
 801b5fc:	7b1b      	ldrb	r3, [r3, #12]
 801b5fe:	2b00      	cmp	r3, #0
 801b600:	d12d      	bne.n	801b65e <USB_EPStopXfer+0xda>
    {
      if (ep->type != EP_TYPE_ISOC)
 801b602:	683b      	ldr	r3, [r7, #0]
 801b604:	78db      	ldrb	r3, [r3, #3]
 801b606:	2b01      	cmp	r3, #1
 801b608:	d017      	beq.n	801b63a <USB_EPStopXfer+0xb6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 801b60a:	687a      	ldr	r2, [r7, #4]
 801b60c:	683b      	ldr	r3, [r7, #0]
 801b60e:	781b      	ldrb	r3, [r3, #0]
 801b610:	009b      	lsls	r3, r3, #2
 801b612:	18d3      	adds	r3, r2, r3
 801b614:	681b      	ldr	r3, [r3, #0]
 801b616:	4a16      	ldr	r2, [pc, #88]	@ (801b670 <USB_EPStopXfer+0xec>)
 801b618:	4013      	ands	r3, r2
 801b61a:	613b      	str	r3, [r7, #16]
 801b61c:	693b      	ldr	r3, [r7, #16]
 801b61e:	2280      	movs	r2, #128	@ 0x80
 801b620:	0192      	lsls	r2, r2, #6
 801b622:	4053      	eors	r3, r2
 801b624:	613b      	str	r3, [r7, #16]
 801b626:	687a      	ldr	r2, [r7, #4]
 801b628:	683b      	ldr	r3, [r7, #0]
 801b62a:	781b      	ldrb	r3, [r3, #0]
 801b62c:	009b      	lsls	r3, r3, #2
 801b62e:	18d3      	adds	r3, r2, r3
 801b630:	693a      	ldr	r2, [r7, #16]
 801b632:	490e      	ldr	r1, [pc, #56]	@ (801b66c <USB_EPStopXfer+0xe8>)
 801b634:	430a      	orrs	r2, r1
 801b636:	601a      	str	r2, [r3, #0]
 801b638:	e011      	b.n	801b65e <USB_EPStopXfer+0xda>
      }
      else
      {
        /* Configure RX Endpoint to disabled state */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 801b63a:	687a      	ldr	r2, [r7, #4]
 801b63c:	683b      	ldr	r3, [r7, #0]
 801b63e:	781b      	ldrb	r3, [r3, #0]
 801b640:	009b      	lsls	r3, r3, #2
 801b642:	18d3      	adds	r3, r2, r3
 801b644:	681b      	ldr	r3, [r3, #0]
 801b646:	4a0a      	ldr	r2, [pc, #40]	@ (801b670 <USB_EPStopXfer+0xec>)
 801b648:	4013      	ands	r3, r2
 801b64a:	617b      	str	r3, [r7, #20]
 801b64c:	687a      	ldr	r2, [r7, #4]
 801b64e:	683b      	ldr	r3, [r7, #0]
 801b650:	781b      	ldrb	r3, [r3, #0]
 801b652:	009b      	lsls	r3, r3, #2
 801b654:	18d3      	adds	r3, r2, r3
 801b656:	697a      	ldr	r2, [r7, #20]
 801b658:	4904      	ldr	r1, [pc, #16]	@ (801b66c <USB_EPStopXfer+0xe8>)
 801b65a:	430a      	orrs	r2, r1
 801b65c:	601a      	str	r2, [r3, #0]
      }
    }
  }

  return HAL_OK;
 801b65e:	2300      	movs	r3, #0
}
 801b660:	0018      	movs	r0, r3
 801b662:	46bd      	mov	sp, r7
 801b664:	b006      	add	sp, #24
 801b666:	bd80      	pop	{r7, pc}
 801b668:	07ff8fbf 	.word	0x07ff8fbf
 801b66c:	00008080 	.word	0x00008080
 801b670:	07ffbf8f 	.word	0x07ffbf8f

0801b674 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_DRD_TypeDef *USBx, uint8_t address)
{
 801b674:	b580      	push	{r7, lr}
 801b676:	b082      	sub	sp, #8
 801b678:	af00      	add	r7, sp, #0
 801b67a:	6078      	str	r0, [r7, #4]
 801b67c:	000a      	movs	r2, r1
 801b67e:	1cfb      	adds	r3, r7, #3
 801b680:	701a      	strb	r2, [r3, #0]
  if (address == 0U)
 801b682:	1cfb      	adds	r3, r7, #3
 801b684:	781b      	ldrb	r3, [r3, #0]
 801b686:	2b00      	cmp	r3, #0
 801b688:	d102      	bne.n	801b690 <USB_SetDevAddress+0x1c>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 801b68a:	687b      	ldr	r3, [r7, #4]
 801b68c:	2280      	movs	r2, #128	@ 0x80
 801b68e:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801b690:	2300      	movs	r3, #0
}
 801b692:	0018      	movs	r0, r3
 801b694:	46bd      	mov	sp, r7
 801b696:	b002      	add	sp, #8
 801b698:	bd80      	pop	{r7, pc}

0801b69a <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_DRD_TypeDef *USBx)
{
 801b69a:	b580      	push	{r7, lr}
 801b69c:	b082      	sub	sp, #8
 801b69e:	af00      	add	r7, sp, #0
 801b6a0:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 801b6a2:	687b      	ldr	r3, [r7, #4]
 801b6a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b6a6:	2280      	movs	r2, #128	@ 0x80
 801b6a8:	0212      	lsls	r2, r2, #8
 801b6aa:	431a      	orrs	r2, r3
 801b6ac:	687b      	ldr	r3, [r7, #4]
 801b6ae:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801b6b0:	2300      	movs	r3, #0
}
 801b6b2:	0018      	movs	r0, r3
 801b6b4:	46bd      	mov	sp, r7
 801b6b6:	b002      	add	sp, #8
 801b6b8:	bd80      	pop	{r7, pc}
	...

0801b6bc <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_DRD_TypeDef *USBx)
{
 801b6bc:	b580      	push	{r7, lr}
 801b6be:	b082      	sub	sp, #8
 801b6c0:	af00      	add	r7, sp, #0
 801b6c2:	6078      	str	r0, [r7, #4]
  /* Disable DP Pull-Up bit to disconnect the Internal PU resistor on USB DP line */
  USBx->BCDR &= ~(USB_BCDR_DPPU);
 801b6c4:	687b      	ldr	r3, [r7, #4]
 801b6c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801b6c8:	4a04      	ldr	r2, [pc, #16]	@ (801b6dc <USB_DevDisconnect+0x20>)
 801b6ca:	401a      	ands	r2, r3
 801b6cc:	687b      	ldr	r3, [r7, #4]
 801b6ce:	659a      	str	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 801b6d0:	2300      	movs	r3, #0
}
 801b6d2:	0018      	movs	r0, r3
 801b6d4:	46bd      	mov	sp, r7
 801b6d6:	b002      	add	sp, #8
 801b6d8:	bd80      	pop	{r7, pc}
 801b6da:	46c0      	nop			@ (mov r8, r8)
 801b6dc:	ffff7fff 	.word	0xffff7fff

0801b6e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_DRD_TypeDef const *USBx)
{
 801b6e0:	b580      	push	{r7, lr}
 801b6e2:	b084      	sub	sp, #16
 801b6e4:	af00      	add	r7, sp, #0
 801b6e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 801b6e8:	687b      	ldr	r3, [r7, #4]
 801b6ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b6ec:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 801b6ee:	68fb      	ldr	r3, [r7, #12]
}
 801b6f0:	0018      	movs	r0, r3
 801b6f2:	46bd      	mov	sp, r7
 801b6f4:	b004      	add	sp, #16
 801b6f6:	bd80      	pop	{r7, pc}

0801b6f8 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801b6f8:	b580      	push	{r7, lr}
 801b6fa:	b08a      	sub	sp, #40	@ 0x28
 801b6fc:	af00      	add	r7, sp, #0
 801b6fe:	60f8      	str	r0, [r7, #12]
 801b700:	60b9      	str	r1, [r7, #8]
 801b702:	0019      	movs	r1, r3
 801b704:	1dbb      	adds	r3, r7, #6
 801b706:	801a      	strh	r2, [r3, #0]
 801b708:	1d3b      	adds	r3, r7, #4
 801b70a:	1c0a      	adds	r2, r1, #0
 801b70c:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t WrVal;
  uint32_t count;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801b70e:	1d3b      	adds	r3, r7, #4
 801b710:	881b      	ldrh	r3, [r3, #0]
 801b712:	3303      	adds	r3, #3
 801b714:	089b      	lsrs	r3, r3, #2
 801b716:	61bb      	str	r3, [r7, #24]
  /* Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801b718:	2016      	movs	r0, #22
 801b71a:	183b      	adds	r3, r7, r0
 801b71c:	1d3a      	adds	r2, r7, #4
 801b71e:	8812      	ldrh	r2, [r2, #0]
 801b720:	2103      	movs	r1, #3
 801b722:	400a      	ands	r2, r1
 801b724:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801b726:	68bb      	ldr	r3, [r7, #8]
 801b728:	613b      	str	r3, [r7, #16]

  /* Check if there is a remaining byte */
  if (remaining_bytes != 0U)
 801b72a:	183b      	adds	r3, r7, r0
 801b72c:	881b      	ldrh	r3, [r3, #0]
 801b72e:	2b00      	cmp	r3, #0
 801b730:	d002      	beq.n	801b738 <USB_WritePMA+0x40>
  {
    NbWords--;
 801b732:	69bb      	ldr	r3, [r7, #24]
 801b734:	3b01      	subs	r3, #1
 801b736:	61bb      	str	r3, [r7, #24]
  }

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801b738:	1dbb      	adds	r3, r7, #6
 801b73a:	881b      	ldrh	r3, [r3, #0]
 801b73c:	4a28      	ldr	r2, [pc, #160]	@ (801b7e0 <USB_WritePMA+0xe8>)
 801b73e:	4694      	mov	ip, r2
 801b740:	4463      	add	r3, ip
 801b742:	61fb      	str	r3, [r7, #28]

  /* Write the Calculated Word into the PMA related Buffer */
  for (count = NbWords; count != 0U; count--)
 801b744:	69bb      	ldr	r3, [r7, #24]
 801b746:	623b      	str	r3, [r7, #32]
 801b748:	e01f      	b.n	801b78a <USB_WritePMA+0x92>
  {
    *pdwVal = __UNALIGNED_UINT32_READ(pBuf);
 801b74a:	693b      	ldr	r3, [r7, #16]
 801b74c:	781a      	ldrb	r2, [r3, #0]
 801b74e:	7859      	ldrb	r1, [r3, #1]
 801b750:	0209      	lsls	r1, r1, #8
 801b752:	430a      	orrs	r2, r1
 801b754:	7899      	ldrb	r1, [r3, #2]
 801b756:	0409      	lsls	r1, r1, #16
 801b758:	430a      	orrs	r2, r1
 801b75a:	78db      	ldrb	r3, [r3, #3]
 801b75c:	061b      	lsls	r3, r3, #24
 801b75e:	4313      	orrs	r3, r2
 801b760:	001a      	movs	r2, r3
 801b762:	69fb      	ldr	r3, [r7, #28]
 801b764:	601a      	str	r2, [r3, #0]
    pdwVal++;
 801b766:	69fb      	ldr	r3, [r7, #28]
 801b768:	3304      	adds	r3, #4
 801b76a:	61fb      	str	r3, [r7, #28]
    /* Increment pBuf 4 Time as Word Increment */
    pBuf++;
 801b76c:	693b      	ldr	r3, [r7, #16]
 801b76e:	3301      	adds	r3, #1
 801b770:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b772:	693b      	ldr	r3, [r7, #16]
 801b774:	3301      	adds	r3, #1
 801b776:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b778:	693b      	ldr	r3, [r7, #16]
 801b77a:	3301      	adds	r3, #1
 801b77c:	613b      	str	r3, [r7, #16]
    pBuf++;
 801b77e:	693b      	ldr	r3, [r7, #16]
 801b780:	3301      	adds	r3, #1
 801b782:	613b      	str	r3, [r7, #16]
  for (count = NbWords; count != 0U; count--)
 801b784:	6a3b      	ldr	r3, [r7, #32]
 801b786:	3b01      	subs	r3, #1
 801b788:	623b      	str	r3, [r7, #32]
 801b78a:	6a3b      	ldr	r3, [r7, #32]
 801b78c:	2b00      	cmp	r3, #0
 801b78e:	d1dc      	bne.n	801b74a <USB_WritePMA+0x52>
  }

  /* When Number of data is not word aligned, write the remaining Byte */
  if (remaining_bytes != 0U)
 801b790:	2316      	movs	r3, #22
 801b792:	18fb      	adds	r3, r7, r3
 801b794:	881b      	ldrh	r3, [r3, #0]
 801b796:	2b00      	cmp	r3, #0
 801b798:	d01e      	beq.n	801b7d8 <USB_WritePMA+0xe0>
  {
    WrVal = 0U;
 801b79a:	2300      	movs	r3, #0
 801b79c:	627b      	str	r3, [r7, #36]	@ 0x24

    do
    {
      WrVal |= (uint32_t)(*(uint8_t *)pBuf) << (8U * count);
 801b79e:	693b      	ldr	r3, [r7, #16]
 801b7a0:	781b      	ldrb	r3, [r3, #0]
 801b7a2:	001a      	movs	r2, r3
 801b7a4:	6a3b      	ldr	r3, [r7, #32]
 801b7a6:	00db      	lsls	r3, r3, #3
 801b7a8:	409a      	lsls	r2, r3
 801b7aa:	0013      	movs	r3, r2
 801b7ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b7ae:	4313      	orrs	r3, r2
 801b7b0:	627b      	str	r3, [r7, #36]	@ 0x24
      count++;
 801b7b2:	6a3b      	ldr	r3, [r7, #32]
 801b7b4:	3301      	adds	r3, #1
 801b7b6:	623b      	str	r3, [r7, #32]
      pBuf++;
 801b7b8:	693b      	ldr	r3, [r7, #16]
 801b7ba:	3301      	adds	r3, #1
 801b7bc:	613b      	str	r3, [r7, #16]
      remaining_bytes--;
 801b7be:	2116      	movs	r1, #22
 801b7c0:	187b      	adds	r3, r7, r1
 801b7c2:	881a      	ldrh	r2, [r3, #0]
 801b7c4:	187b      	adds	r3, r7, r1
 801b7c6:	3a01      	subs	r2, #1
 801b7c8:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801b7ca:	187b      	adds	r3, r7, r1
 801b7cc:	881b      	ldrh	r3, [r3, #0]
 801b7ce:	2b00      	cmp	r3, #0
 801b7d0:	d1e5      	bne.n	801b79e <USB_WritePMA+0xa6>

    *pdwVal = WrVal;
 801b7d2:	69fb      	ldr	r3, [r7, #28]
 801b7d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b7d6:	601a      	str	r2, [r3, #0]
  }
}
 801b7d8:	46c0      	nop			@ (mov r8, r8)
 801b7da:	46bd      	mov	sp, r7
 801b7dc:	b00a      	add	sp, #40	@ 0x28
 801b7de:	bd80      	pop	{r7, pc}
 801b7e0:	40009800 	.word	0x40009800

0801b7e4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_DRD_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 801b7e4:	b590      	push	{r4, r7, lr}
 801b7e6:	b08b      	sub	sp, #44	@ 0x2c
 801b7e8:	af00      	add	r7, sp, #0
 801b7ea:	60f8      	str	r0, [r7, #12]
 801b7ec:	60b9      	str	r1, [r7, #8]
 801b7ee:	0019      	movs	r1, r3
 801b7f0:	1dbb      	adds	r3, r7, #6
 801b7f2:	801a      	strh	r2, [r3, #0]
 801b7f4:	1d3b      	adds	r3, r7, #4
 801b7f6:	1c0a      	adds	r2, r1, #0
 801b7f8:	801a      	strh	r2, [r3, #0]
  UNUSED(USBx);
  uint32_t count;
  uint32_t RdVal;
  __IO uint32_t *pdwVal;
  uint32_t NbWords = ((uint32_t)wNBytes + 3U) >> 2U;
 801b7fa:	1d3b      	adds	r3, r7, #4
 801b7fc:	881b      	ldrh	r3, [r3, #0]
 801b7fe:	3303      	adds	r3, #3
 801b800:	089b      	lsrs	r3, r3, #2
 801b802:	61fb      	str	r3, [r7, #28]
  /*Due to the PMA access 32bit only so the last non word data should be processed alone */
  uint16_t remaining_bytes = wNBytes % 4U;
 801b804:	201a      	movs	r0, #26
 801b806:	183b      	adds	r3, r7, r0
 801b808:	1d3a      	adds	r2, r7, #4
 801b80a:	8812      	ldrh	r2, [r2, #0]
 801b80c:	2103      	movs	r1, #3
 801b80e:	400a      	ands	r2, r1
 801b810:	801a      	strh	r2, [r3, #0]
  uint8_t *pBuf = pbUsrBuf;
 801b812:	68bb      	ldr	r3, [r7, #8]
 801b814:	617b      	str	r3, [r7, #20]

  /* Get the PMA Buffer pointer */
  pdwVal = (__IO uint32_t *)(USB_DRD_PMAADDR + (uint32_t)wPMABufAddr);
 801b816:	1dbb      	adds	r3, r7, #6
 801b818:	881b      	ldrh	r3, [r3, #0]
 801b81a:	4a39      	ldr	r2, [pc, #228]	@ (801b900 <USB_ReadPMA+0x11c>)
 801b81c:	4694      	mov	ip, r2
 801b81e:	4463      	add	r3, ip
 801b820:	623b      	str	r3, [r7, #32]

  /* if nbre of byte is not word aligned decrement the nbre of word*/
  if (remaining_bytes != 0U)
 801b822:	183b      	adds	r3, r7, r0
 801b824:	881b      	ldrh	r3, [r3, #0]
 801b826:	2b00      	cmp	r3, #0
 801b828:	d002      	beq.n	801b830 <USB_ReadPMA+0x4c>
  {
    NbWords--;
 801b82a:	69fb      	ldr	r3, [r7, #28]
 801b82c:	3b01      	subs	r3, #1
 801b82e:	61fb      	str	r3, [r7, #28]
  }

  /*Read the Calculated Word From the PMA related Buffer*/
  for (count = NbWords; count != 0U; count--)
 801b830:	69fb      	ldr	r3, [r7, #28]
 801b832:	627b      	str	r3, [r7, #36]	@ 0x24
 801b834:	e03c      	b.n	801b8b0 <USB_ReadPMA+0xcc>
  {
    __UNALIGNED_UINT32_WRITE(pBuf, *pdwVal);
 801b836:	6a3b      	ldr	r3, [r7, #32]
 801b838:	681a      	ldr	r2, [r3, #0]
 801b83a:	697b      	ldr	r3, [r7, #20]
 801b83c:	21ff      	movs	r1, #255	@ 0xff
 801b83e:	4011      	ands	r1, r2
 801b840:	000c      	movs	r4, r1
 801b842:	7819      	ldrb	r1, [r3, #0]
 801b844:	2000      	movs	r0, #0
 801b846:	4001      	ands	r1, r0
 801b848:	1c08      	adds	r0, r1, #0
 801b84a:	1c21      	adds	r1, r4, #0
 801b84c:	4301      	orrs	r1, r0
 801b84e:	7019      	strb	r1, [r3, #0]
 801b850:	0a11      	lsrs	r1, r2, #8
 801b852:	20ff      	movs	r0, #255	@ 0xff
 801b854:	4001      	ands	r1, r0
 801b856:	000c      	movs	r4, r1
 801b858:	7859      	ldrb	r1, [r3, #1]
 801b85a:	2000      	movs	r0, #0
 801b85c:	4001      	ands	r1, r0
 801b85e:	1c08      	adds	r0, r1, #0
 801b860:	1c21      	adds	r1, r4, #0
 801b862:	4301      	orrs	r1, r0
 801b864:	7059      	strb	r1, [r3, #1]
 801b866:	0c11      	lsrs	r1, r2, #16
 801b868:	20ff      	movs	r0, #255	@ 0xff
 801b86a:	4001      	ands	r1, r0
 801b86c:	000c      	movs	r4, r1
 801b86e:	7899      	ldrb	r1, [r3, #2]
 801b870:	2000      	movs	r0, #0
 801b872:	4001      	ands	r1, r0
 801b874:	1c08      	adds	r0, r1, #0
 801b876:	1c21      	adds	r1, r4, #0
 801b878:	4301      	orrs	r1, r0
 801b87a:	7099      	strb	r1, [r3, #2]
 801b87c:	0e10      	lsrs	r0, r2, #24
 801b87e:	78da      	ldrb	r2, [r3, #3]
 801b880:	2100      	movs	r1, #0
 801b882:	400a      	ands	r2, r1
 801b884:	1c11      	adds	r1, r2, #0
 801b886:	1c02      	adds	r2, r0, #0
 801b888:	430a      	orrs	r2, r1
 801b88a:	70da      	strb	r2, [r3, #3]

    pdwVal++;
 801b88c:	6a3b      	ldr	r3, [r7, #32]
 801b88e:	3304      	adds	r3, #4
 801b890:	623b      	str	r3, [r7, #32]
    pBuf++;
 801b892:	697b      	ldr	r3, [r7, #20]
 801b894:	3301      	adds	r3, #1
 801b896:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b898:	697b      	ldr	r3, [r7, #20]
 801b89a:	3301      	adds	r3, #1
 801b89c:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b89e:	697b      	ldr	r3, [r7, #20]
 801b8a0:	3301      	adds	r3, #1
 801b8a2:	617b      	str	r3, [r7, #20]
    pBuf++;
 801b8a4:	697b      	ldr	r3, [r7, #20]
 801b8a6:	3301      	adds	r3, #1
 801b8a8:	617b      	str	r3, [r7, #20]
  for (count = NbWords; count != 0U; count--)
 801b8aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8ac:	3b01      	subs	r3, #1
 801b8ae:	627b      	str	r3, [r7, #36]	@ 0x24
 801b8b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8b2:	2b00      	cmp	r3, #0
 801b8b4:	d1bf      	bne.n	801b836 <USB_ReadPMA+0x52>
  }

  /*When Number of data is not word aligned, read the remaining byte*/
  if (remaining_bytes != 0U)
 801b8b6:	231a      	movs	r3, #26
 801b8b8:	18fb      	adds	r3, r7, r3
 801b8ba:	881b      	ldrh	r3, [r3, #0]
 801b8bc:	2b00      	cmp	r3, #0
 801b8be:	d01b      	beq.n	801b8f8 <USB_ReadPMA+0x114>
  {
    RdVal = *(__IO uint32_t *)pdwVal;
 801b8c0:	6a3b      	ldr	r3, [r7, #32]
 801b8c2:	681b      	ldr	r3, [r3, #0]
 801b8c4:	613b      	str	r3, [r7, #16]

    do
    {
      *(uint8_t *)pBuf = (uint8_t)(RdVal >> (8U * (uint8_t)(count)));
 801b8c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8c8:	b2db      	uxtb	r3, r3
 801b8ca:	00db      	lsls	r3, r3, #3
 801b8cc:	693a      	ldr	r2, [r7, #16]
 801b8ce:	40da      	lsrs	r2, r3
 801b8d0:	0013      	movs	r3, r2
 801b8d2:	b2da      	uxtb	r2, r3
 801b8d4:	697b      	ldr	r3, [r7, #20]
 801b8d6:	701a      	strb	r2, [r3, #0]
      count++;
 801b8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8da:	3301      	adds	r3, #1
 801b8dc:	627b      	str	r3, [r7, #36]	@ 0x24
      pBuf++;
 801b8de:	697b      	ldr	r3, [r7, #20]
 801b8e0:	3301      	adds	r3, #1
 801b8e2:	617b      	str	r3, [r7, #20]
      remaining_bytes--;
 801b8e4:	211a      	movs	r1, #26
 801b8e6:	187b      	adds	r3, r7, r1
 801b8e8:	881a      	ldrh	r2, [r3, #0]
 801b8ea:	187b      	adds	r3, r7, r1
 801b8ec:	3a01      	subs	r2, #1
 801b8ee:	801a      	strh	r2, [r3, #0]
    } while (remaining_bytes != 0U);
 801b8f0:	187b      	adds	r3, r7, r1
 801b8f2:	881b      	ldrh	r3, [r3, #0]
 801b8f4:	2b00      	cmp	r3, #0
 801b8f6:	d1e6      	bne.n	801b8c6 <USB_ReadPMA+0xe2>
  }
}
 801b8f8:	46c0      	nop			@ (mov r8, r8)
 801b8fa:	46bd      	mov	sp, r7
 801b8fc:	b00b      	add	sp, #44	@ 0x2c
 801b8fe:	bd90      	pop	{r4, r7, pc}
 801b900:	40009800 	.word	0x40009800

0801b904 <_ux_device_stack_alternate_setting_get>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_get(ULONG interface_value)
{
 801b904:	b580      	push	{r7, lr}
 801b906:	b088      	sub	sp, #32
 801b908:	af00      	add	r7, sp, #0
 801b90a:	6078      	str	r0, [r7, #4]
                                
    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_GET, interface_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b90c:	4b1c      	ldr	r3, [pc, #112]	@ (801b980 <_ux_device_stack_alternate_setting_get+0x7c>)
 801b90e:	681b      	ldr	r3, [r3, #0]
 801b910:	3324      	adds	r3, #36	@ 0x24
 801b912:	61bb      	str	r3, [r7, #24]

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801b914:	69bb      	ldr	r3, [r7, #24]
 801b916:	681b      	ldr	r3, [r3, #0]
 801b918:	2b03      	cmp	r3, #3
 801b91a:	d12b      	bne.n	801b974 <_ux_device_stack_alternate_setting_get+0x70>
    {

        /* Obtain the pointer to the first interface attached.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801b91c:	69bb      	ldr	r3, [r7, #24]
 801b91e:	2290      	movs	r2, #144	@ 0x90
 801b920:	589b      	ldr	r3, [r3, r2]
 801b922:	61fb      	str	r3, [r7, #28]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Start parsing each interface.  */
        while (interface_ptr != UX_NULL)
 801b924:	e023      	b.n	801b96e <_ux_device_stack_alternate_setting_get+0x6a>
        if (interface_ptr != UX_NULL)
#endif
        {

            /* Check if this is the interface we have an inquiry for.  */
            if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b926:	69fb      	ldr	r3, [r7, #28]
 801b928:	7b9b      	ldrb	r3, [r3, #14]
 801b92a:	001a      	movs	r2, r3
 801b92c:	687b      	ldr	r3, [r7, #4]
 801b92e:	4293      	cmp	r3, r2
 801b930:	d11a      	bne.n	801b968 <_ux_device_stack_alternate_setting_get+0x64>
            {

                /* Get the control endpoint of the device.  */                
                endpoint =  &device -> ux_slave_device_control_endpoint;
 801b932:	69bb      	ldr	r3, [r7, #24]
 801b934:	3318      	adds	r3, #24
 801b936:	617b      	str	r3, [r7, #20]

                /* Get the pointer to the transfer request associated with the endpoint.  */
                transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801b938:	697b      	ldr	r3, [r7, #20]
 801b93a:	3320      	adds	r3, #32
 801b93c:	613b      	str	r3, [r7, #16]

                /* Set the value of the alternate setting in the buffer.  */
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b93e:	693b      	ldr	r3, [r7, #16]
 801b940:	68db      	ldr	r3, [r3, #12]
                            (UCHAR) interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting;
 801b942:	69fa      	ldr	r2, [r7, #28]
 801b944:	7bd2      	ldrb	r2, [r2, #15]
                *transfer_request -> ux_slave_transfer_request_data_pointer =
 801b946:	701a      	strb	r2, [r3, #0]

                /* Setup the length appropriately.  */
                transfer_request -> ux_slave_transfer_request_requested_length =  1;
 801b948:	693b      	ldr	r3, [r7, #16]
 801b94a:	2201      	movs	r2, #1
 801b94c:	615a      	str	r2, [r3, #20]

                /* Set the phase of the transfer to data out.  */
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801b94e:	693b      	ldr	r3, [r7, #16]
 801b950:	2203      	movs	r2, #3
 801b952:	629a      	str	r2, [r3, #40]	@ 0x28

                /* Send the descriptor with the appropriate length to the host.  */
                status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801b954:	693b      	ldr	r3, [r7, #16]
 801b956:	2201      	movs	r2, #1
 801b958:	2101      	movs	r1, #1
 801b95a:	0018      	movs	r0, r3
 801b95c:	f001 fd4b 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801b960:	0003      	movs	r3, r0
 801b962:	60fb      	str	r3, [r7, #12]

                /* Return the function status.  */
                return(status);
 801b964:	68fb      	ldr	r3, [r7, #12]
 801b966:	e006      	b.n	801b976 <_ux_device_stack_alternate_setting_get+0x72>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b968:	69fb      	ldr	r3, [r7, #28]
 801b96a:	699b      	ldr	r3, [r3, #24]
 801b96c:	61fb      	str	r3, [r7, #28]
        while (interface_ptr != UX_NULL)
 801b96e:	69fb      	ldr	r3, [r7, #28]
 801b970:	2b00      	cmp	r3, #0
 801b972:	d1d8      	bne.n	801b926 <_ux_device_stack_alternate_setting_get+0x22>
#endif
        }
    }

    /* Return error completion. */
    return(UX_ERROR);
 801b974:	23ff      	movs	r3, #255	@ 0xff
}
 801b976:	0018      	movs	r0, r3
 801b978:	46bd      	mov	sp, r7
 801b97a:	b008      	add	sp, #32
 801b97c:	bd80      	pop	{r7, pc}
 801b97e:	46c0      	nop			@ (mov r8, r8)
 801b980:	20003b20 	.word	0x20003b20

0801b984 <_ux_device_stack_alternate_setting_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_alternate_setting_set(ULONG interface_value, ULONG alternate_setting_value)
{
 801b984:	b590      	push	{r4, r7, lr}
 801b986:	b0a5      	sub	sp, #148	@ 0x94
 801b988:	af00      	add	r7, sp, #0
 801b98a:	6078      	str	r0, [r7, #4]
 801b98c:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ALTERNATE_SETTING_SET, interface_value, alternate_setting_value, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801b98e:	4bd8      	ldr	r3, [pc, #864]	@ (801bcf0 <_ux_device_stack_alternate_setting_set+0x36c>)
 801b990:	681b      	ldr	r3, [r3, #0]
 801b992:	3324      	adds	r3, #36	@ 0x24
 801b994:	673b      	str	r3, [r7, #112]	@ 0x70

    /* Protocol error must be reported when it's unconfigured */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801b996:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b998:	681b      	ldr	r3, [r3, #0]
 801b99a:	2b03      	cmp	r3, #3
 801b99c:	d001      	beq.n	801b9a2 <_ux_device_stack_alternate_setting_set+0x1e>
        return(UX_FUNCTION_NOT_SUPPORTED);
 801b99e:	2354      	movs	r3, #84	@ 0x54
 801b9a0:	e222      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>

    /* Find the current interface.  */
    interface_ptr =  device -> ux_slave_device_first_interface;
 801b9a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b9a4:	2290      	movs	r2, #144	@ 0x90
 801b9a6:	589b      	ldr	r3, [r3, r2]
 801b9a8:	228c      	movs	r2, #140	@ 0x8c
 801b9aa:	18ba      	adds	r2, r7, r2
 801b9ac:	6013      	str	r3, [r2, #0]

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    /* Scan all interfaces if any. */
    while (interface_ptr != UX_NULL)
 801b9ae:	e00c      	b.n	801b9ca <_ux_device_stack_alternate_setting_set+0x46>
    {

        if (interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber == interface_value)
 801b9b0:	218c      	movs	r1, #140	@ 0x8c
 801b9b2:	187b      	adds	r3, r7, r1
 801b9b4:	681b      	ldr	r3, [r3, #0]
 801b9b6:	7b9b      	ldrb	r3, [r3, #14]
 801b9b8:	001a      	movs	r2, r3
 801b9ba:	687b      	ldr	r3, [r7, #4]
 801b9bc:	4293      	cmp	r3, r2
 801b9be:	d00a      	beq.n	801b9d6 <_ux_device_stack_alternate_setting_set+0x52>
            break;
        else
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801b9c0:	187b      	adds	r3, r7, r1
 801b9c2:	681b      	ldr	r3, [r3, #0]
 801b9c4:	699b      	ldr	r3, [r3, #24]
 801b9c6:	187a      	adds	r2, r7, r1
 801b9c8:	6013      	str	r3, [r2, #0]
    while (interface_ptr != UX_NULL)
 801b9ca:	238c      	movs	r3, #140	@ 0x8c
 801b9cc:	18fb      	adds	r3, r7, r3
 801b9ce:	681b      	ldr	r3, [r3, #0]
 801b9d0:	2b00      	cmp	r3, #0
 801b9d2:	d1ed      	bne.n	801b9b0 <_ux_device_stack_alternate_setting_set+0x2c>
 801b9d4:	e000      	b.n	801b9d8 <_ux_device_stack_alternate_setting_set+0x54>
            break;
 801b9d6:	46c0      	nop			@ (mov r8, r8)
        interface_ptr = UX_NULL;
#endif

    /* We must have found the interface pointer for the interface value
       requested by the caller.  */
    if (interface_ptr == UX_NULL)
 801b9d8:	238c      	movs	r3, #140	@ 0x8c
 801b9da:	18fb      	adds	r3, r7, r3
 801b9dc:	681b      	ldr	r3, [r3, #0]
 801b9de:	2b00      	cmp	r3, #0
 801b9e0:	d106      	bne.n	801b9f0 <_ux_device_stack_alternate_setting_set+0x6c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_INTERFACE_HANDLE_UNKNOWN);
 801b9e2:	2252      	movs	r2, #82	@ 0x52
 801b9e4:	2107      	movs	r1, #7
 801b9e6:	2002      	movs	r0, #2
 801b9e8:	f001 fdd0 	bl	801d58c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_INTERFACE_HANDLE_UNKNOWN, interface_ptr, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_INTERFACE_HANDLE_UNKNOWN);
 801b9ec:	2352      	movs	r3, #82	@ 0x52
 801b9ee:	e1fb      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>
    }

    /* If the host is requesting a change of alternate setting to the current one,
       we do not need to do any work.  */
    if (interface_ptr -> ux_slave_interface_descriptor.bAlternateSetting == alternate_setting_value)
 801b9f0:	238c      	movs	r3, #140	@ 0x8c
 801b9f2:	18fb      	adds	r3, r7, r3
 801b9f4:	681b      	ldr	r3, [r3, #0]
 801b9f6:	7bdb      	ldrb	r3, [r3, #15]
 801b9f8:	001a      	movs	r2, r3
 801b9fa:	683b      	ldr	r3, [r7, #0]
 801b9fc:	4293      	cmp	r3, r2
 801b9fe:	d101      	bne.n	801ba04 <_ux_device_stack_alternate_setting_set+0x80>
        return(UX_SUCCESS);       
 801ba00:	2300      	movs	r3, #0
 801ba02:	e1f1      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>

    return(UX_FUNCTION_NOT_SUPPORTED);
#else

    /* Get the pointer to the DCD. */
    dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801ba04:	4bba      	ldr	r3, [pc, #744]	@ (801bcf0 <_ux_device_stack_alternate_setting_set+0x36c>)
 801ba06:	681b      	ldr	r3, [r3, #0]
 801ba08:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* We may have multiple configurations!  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801ba0a:	4bb9      	ldr	r3, [pc, #740]	@ (801bcf0 <_ux_device_stack_alternate_setting_set+0x36c>)
 801ba0c:	681b      	ldr	r3, [r3, #0]
 801ba0e:	22cc      	movs	r2, #204	@ 0xcc
 801ba10:	589b      	ldr	r3, [r3, r2]
 801ba12:	2288      	movs	r2, #136	@ 0x88
 801ba14:	18ba      	adds	r2, r7, r2
 801ba16:	6013      	str	r3, [r2, #0]
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801ba18:	4bb5      	ldr	r3, [pc, #724]	@ (801bcf0 <_ux_device_stack_alternate_setting_set+0x36c>)
 801ba1a:	681b      	ldr	r3, [r3, #0]
 801ba1c:	22d0      	movs	r2, #208	@ 0xd0
 801ba1e:	589b      	ldr	r3, [r3, r2]
 801ba20:	2284      	movs	r2, #132	@ 0x84
 801ba22:	18ba      	adds	r2, r7, r2
 801ba24:	6013      	str	r3, [r2, #0]

    /* Parse the device framework and locate a configuration descriptor. */
    while (device_framework_length != 0)
 801ba26:	e1d8      	b.n	801bdda <_ux_device_stack_alternate_setting_set+0x456>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801ba28:	2088      	movs	r0, #136	@ 0x88
 801ba2a:	183b      	adds	r3, r7, r0
 801ba2c:	681b      	ldr	r3, [r3, #0]
 801ba2e:	781b      	ldrb	r3, [r3, #0]
 801ba30:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* And its length.  */
        descriptor_type =*  (device_framework + 1);
 801ba32:	2167      	movs	r1, #103	@ 0x67
 801ba34:	187b      	adds	r3, r7, r1
 801ba36:	183a      	adds	r2, r7, r0
 801ba38:	6812      	ldr	r2, [r2, #0]
 801ba3a:	7852      	ldrb	r2, [r2, #1]
 801ba3c:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is a configuration descriptor. */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801ba3e:	187b      	adds	r3, r7, r1
 801ba40:	781b      	ldrb	r3, [r3, #0]
 801ba42:	2b02      	cmp	r3, #2
 801ba44:	d000      	beq.n	801ba48 <_ux_device_stack_alternate_setting_set+0xc4>
 801ba46:	e1ba      	b.n	801bdbe <_ux_device_stack_alternate_setting_set+0x43a>
        {

            /* Parse the descriptor in something more readable. */
            _ux_utility_descriptor_parse(device_framework,
 801ba48:	2444      	movs	r4, #68	@ 0x44
 801ba4a:	193b      	adds	r3, r7, r4
 801ba4c:	49a9      	ldr	r1, [pc, #676]	@ (801bcf4 <_ux_device_stack_alternate_setting_set+0x370>)
 801ba4e:	183a      	adds	r2, r7, r0
 801ba50:	6810      	ldr	r0, [r2, #0]
 801ba52:	2208      	movs	r2, #8
 801ba54:	f001 fe6e 	bl	801d734 <_ux_utility_descriptor_parse>
                        _ux_system_configuration_descriptor_structure,
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value.  */
            if (configuration_descriptor.bConfigurationValue == device -> ux_slave_device_configuration_selected)
 801ba58:	0020      	movs	r0, r4
 801ba5a:	183b      	adds	r3, r7, r0
 801ba5c:	795b      	ldrb	r3, [r3, #5]
 801ba5e:	0019      	movs	r1, r3
 801ba60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801ba62:	2280      	movs	r2, #128	@ 0x80
 801ba64:	589b      	ldr	r3, [r3, r2]
 801ba66:	4299      	cmp	r1, r3
 801ba68:	d000      	beq.n	801ba6c <_ux_device_stack_alternate_setting_set+0xe8>
 801ba6a:	e1a8      	b.n	801bdbe <_ux_device_stack_alternate_setting_set+0x43a>
            {

                /* Limit the search in current configuration descriptor. */
                device_framework_length = configuration_descriptor.wTotalLength;
 801ba6c:	183b      	adds	r3, r7, r0
 801ba6e:	885b      	ldrh	r3, [r3, #2]
 801ba70:	2284      	movs	r2, #132	@ 0x84
 801ba72:	18ba      	adds	r2, r7, r2
 801ba74:	6013      	str	r3, [r2, #0]

                /* We have found the configuration value that was selected by the host   
                   We need to scan all the interface descriptors following this
                   configuration descriptor and locate the interface for which the alternate
                   setting must be changed. */
                while (device_framework_length != 0)
 801ba76:	e19b      	b.n	801bdb0 <_ux_device_stack_alternate_setting_set+0x42c>
                {

                    /* Get the length of the current descriptor.  */
                    descriptor_length =  (ULONG) *device_framework;
 801ba78:	2088      	movs	r0, #136	@ 0x88
 801ba7a:	183b      	adds	r3, r7, r0
 801ba7c:	681b      	ldr	r3, [r3, #0]
 801ba7e:	781b      	ldrb	r3, [r3, #0]
 801ba80:	66bb      	str	r3, [r7, #104]	@ 0x68

                    /* And its type.  */
                    descriptor_type = *(device_framework + 1); 
 801ba82:	2167      	movs	r1, #103	@ 0x67
 801ba84:	187b      	adds	r3, r7, r1
 801ba86:	183a      	adds	r2, r7, r0
 801ba88:	6812      	ldr	r2, [r2, #0]
 801ba8a:	7852      	ldrb	r2, [r2, #1]
 801ba8c:	701a      	strb	r2, [r3, #0]
                
                    /* Check if this is an interface descriptor. */
                    if (descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801ba8e:	187b      	adds	r3, r7, r1
 801ba90:	781b      	ldrb	r3, [r3, #0]
 801ba92:	2b04      	cmp	r3, #4
 801ba94:	d000      	beq.n	801ba98 <_ux_device_stack_alternate_setting_set+0x114>
 801ba96:	e17d      	b.n	801bd94 <_ux_device_stack_alternate_setting_set+0x410>
                    {

                        /* Parse the descriptor in something more readable. */
                        _ux_utility_descriptor_parse(device_framework,
 801ba98:	2438      	movs	r4, #56	@ 0x38
 801ba9a:	193b      	adds	r3, r7, r4
 801ba9c:	4996      	ldr	r1, [pc, #600]	@ (801bcf8 <_ux_device_stack_alternate_setting_set+0x374>)
 801ba9e:	183a      	adds	r2, r7, r0
 801baa0:	6810      	ldr	r0, [r2, #0]
 801baa2:	2209      	movs	r2, #9
 801baa4:	f001 fe46 	bl	801d734 <_ux_utility_descriptor_parse>
                                    _ux_system_interface_descriptor_structure,
                                    UX_INTERFACE_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &interface_descriptor);

                        /* Check if this is the interface we are searching. */
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801baa8:	193b      	adds	r3, r7, r4
 801baaa:	789b      	ldrb	r3, [r3, #2]
 801baac:	001a      	movs	r2, r3
 801baae:	687b      	ldr	r3, [r7, #4]
 801bab0:	4293      	cmp	r3, r2
 801bab2:	d000      	beq.n	801bab6 <_ux_device_stack_alternate_setting_set+0x132>
 801bab4:	e16e      	b.n	801bd94 <_ux_device_stack_alternate_setting_set+0x410>
                            interface_descriptor.bAlternateSetting == alternate_setting_value)
 801bab6:	193b      	adds	r3, r7, r4
 801bab8:	78db      	ldrb	r3, [r3, #3]
 801baba:	001a      	movs	r2, r3
                        if (interface_descriptor.bInterfaceNumber == interface_value &&
 801babc:	683b      	ldr	r3, [r7, #0]
 801babe:	4293      	cmp	r3, r2
 801bac0:	d000      	beq.n	801bac4 <_ux_device_stack_alternate_setting_set+0x140>
 801bac2:	e167      	b.n	801bd94 <_ux_device_stack_alternate_setting_set+0x410>
                        {

                            /* We have found the right interface and alternate setting. Before
                               we mount all the endpoints for this interface, we need to
                               unmount the endpoints associated with the previous alternate setting.  */
                            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801bac4:	238c      	movs	r3, #140	@ 0x8c
 801bac6:	18fb      	adds	r3, r7, r3
 801bac8:	681b      	ldr	r3, [r3, #0]
 801baca:	69db      	ldr	r3, [r3, #28]
 801bacc:	2280      	movs	r2, #128	@ 0x80
 801bace:	18ba      	adds	r2, r7, r2
 801bad0:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801bad2:	e029      	b.n	801bb28 <_ux_device_stack_alternate_setting_set+0x1a4>
                            {

                                /* Abort any pending transfer.  */
                                _ux_device_stack_transfer_all_request_abort(endpoint, UX_TRANSFER_BUS_RESET);
 801bad4:	2480      	movs	r4, #128	@ 0x80
 801bad6:	193b      	adds	r3, r7, r4
 801bad8:	681b      	ldr	r3, [r3, #0]
 801bada:	2126      	movs	r1, #38	@ 0x26
 801badc:	0018      	movs	r0, r3
 801bade:	f001 fc77 	bl	801d3d0 <_ux_device_stack_transfer_all_request_abort>

                                /* The device controller must be called to destroy the endpoint.  */
                                dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, (VOID *) endpoint);
 801bae2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bae4:	699b      	ldr	r3, [r3, #24]
 801bae6:	193a      	adds	r2, r7, r4
 801bae8:	6812      	ldr	r2, [r2, #0]
 801baea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801baec:	210f      	movs	r1, #15
 801baee:	4798      	blx	r3

                                /* Get the next endpoint.  */
                                next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801baf0:	193b      	adds	r3, r7, r4
 801baf2:	681b      	ldr	r3, [r3, #0]
 801baf4:	695b      	ldr	r3, [r3, #20]
 801baf6:	653b      	str	r3, [r7, #80]	@ 0x50
                
                                /* Free the endpoint.  */
                                endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801baf8:	0021      	movs	r1, r4
 801bafa:	187b      	adds	r3, r7, r1
 801bafc:	681b      	ldr	r3, [r3, #0]
 801bafe:	2200      	movs	r2, #0
 801bb00:	601a      	str	r2, [r3, #0]
                        
                                /* Make sure the endpoint instance is now cleaned up.  */
                                endpoint -> ux_slave_endpoint_state =  0;
 801bb02:	187b      	adds	r3, r7, r1
 801bb04:	681b      	ldr	r3, [r3, #0]
 801bb06:	2200      	movs	r2, #0
 801bb08:	605a      	str	r2, [r3, #4]
                                endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801bb0a:	187b      	adds	r3, r7, r1
 801bb0c:	681b      	ldr	r3, [r3, #0]
 801bb0e:	2200      	movs	r2, #0
 801bb10:	615a      	str	r2, [r3, #20]
                                endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801bb12:	187b      	adds	r3, r7, r1
 801bb14:	681b      	ldr	r3, [r3, #0]
 801bb16:	2200      	movs	r2, #0
 801bb18:	619a      	str	r2, [r3, #24]
                                endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801bb1a:	187b      	adds	r3, r7, r1
 801bb1c:	681b      	ldr	r3, [r3, #0]
 801bb1e:	2200      	movs	r2, #0
 801bb20:	61da      	str	r2, [r3, #28]
                                                        
                                /* Now we refresh the endpoint pointer.  */
                                endpoint =  next_endpoint;
 801bb22:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801bb24:	187a      	adds	r2, r7, r1
 801bb26:	6013      	str	r3, [r2, #0]
                            while (endpoint != UX_NULL)
 801bb28:	2380      	movs	r3, #128	@ 0x80
 801bb2a:	18fb      	adds	r3, r7, r3
 801bb2c:	681b      	ldr	r3, [r3, #0]
 801bb2e:	2b00      	cmp	r3, #0
 801bb30:	d1d0      	bne.n	801bad4 <_ux_device_stack_alternate_setting_set+0x150>
                            }

                            /* Now clear the interface endpoint entry.  */
                            interface_ptr -> ux_slave_interface_first_endpoint = UX_NULL;
 801bb32:	238c      	movs	r3, #140	@ 0x8c
 801bb34:	18fb      	adds	r3, r7, r3
 801bb36:	681b      	ldr	r3, [r3, #0]
 801bb38:	2200      	movs	r2, #0
 801bb3a:	61da      	str	r2, [r3, #28]

                            /* Point beyond the interface descriptor.  */
                            device_framework_length -=  (ULONG) *device_framework;
 801bb3c:	2188      	movs	r1, #136	@ 0x88
 801bb3e:	187b      	adds	r3, r7, r1
 801bb40:	681b      	ldr	r3, [r3, #0]
 801bb42:	781b      	ldrb	r3, [r3, #0]
 801bb44:	001a      	movs	r2, r3
 801bb46:	2084      	movs	r0, #132	@ 0x84
 801bb48:	183b      	adds	r3, r7, r0
 801bb4a:	681b      	ldr	r3, [r3, #0]
 801bb4c:	1a9b      	subs	r3, r3, r2
 801bb4e:	183a      	adds	r2, r7, r0
 801bb50:	6013      	str	r3, [r2, #0]
                            device_framework +=  (ULONG) *device_framework;
 801bb52:	187b      	adds	r3, r7, r1
 801bb54:	681b      	ldr	r3, [r3, #0]
 801bb56:	781b      	ldrb	r3, [r3, #0]
 801bb58:	001a      	movs	r2, r3
 801bb5a:	187b      	adds	r3, r7, r1
 801bb5c:	681b      	ldr	r3, [r3, #0]
 801bb5e:	189b      	adds	r3, r3, r2
 801bb60:	187a      	adds	r2, r7, r1
 801bb62:	6013      	str	r3, [r2, #0]
                        
                            /* Parse the device framework and locate endpoint descriptor(s).  */
                            while (device_framework_length != 0)
 801bb64:	e0db      	b.n	801bd1e <_ux_device_stack_alternate_setting_set+0x39a>
                            {
                        
                                /* Get the length of the current descriptor.  */
                                descriptor_length =  (ULONG) *device_framework;
 801bb66:	2288      	movs	r2, #136	@ 0x88
 801bb68:	18bb      	adds	r3, r7, r2
 801bb6a:	681b      	ldr	r3, [r3, #0]
 801bb6c:	781b      	ldrb	r3, [r3, #0]
 801bb6e:	66bb      	str	r3, [r7, #104]	@ 0x68
                        
                                /* And its type.  */
                                descriptor_type =  *(device_framework + 1);
 801bb70:	2167      	movs	r1, #103	@ 0x67
 801bb72:	187b      	adds	r3, r7, r1
 801bb74:	18ba      	adds	r2, r7, r2
 801bb76:	6812      	ldr	r2, [r2, #0]
 801bb78:	7852      	ldrb	r2, [r2, #1]
 801bb7a:	701a      	strb	r2, [r3, #0]
                                        
                                /* Check if this is an endpoint descriptor.  */
                                switch(descriptor_type)
 801bb7c:	187b      	adds	r3, r7, r1
 801bb7e:	781b      	ldrb	r3, [r3, #0]
 801bb80:	2b05      	cmp	r3, #5
 801bb82:	d008      	beq.n	801bb96 <_ux_device_stack_alternate_setting_set+0x212>
 801bb84:	dd00      	ble.n	801bb88 <_ux_device_stack_alternate_setting_set+0x204>
 801bb86:	e0bb      	b.n	801bd00 <_ux_device_stack_alternate_setting_set+0x37c>
 801bb88:	2b02      	cmp	r3, #2
 801bb8a:	d100      	bne.n	801bb8e <_ux_device_stack_alternate_setting_set+0x20a>
 801bb8c:	e0ab      	b.n	801bce6 <_ux_device_stack_alternate_setting_set+0x362>
 801bb8e:	2b04      	cmp	r3, #4
 801bb90:	d100      	bne.n	801bb94 <_ux_device_stack_alternate_setting_set+0x210>
 801bb92:	e0a8      	b.n	801bce6 <_ux_device_stack_alternate_setting_set+0x362>


                                default:
                                
                                    /* We have found another descriptor embedded in the interface. Ignore it.  */
                                    break;
 801bb94:	e0b4      	b.n	801bd00 <_ux_device_stack_alternate_setting_set+0x37c>
                                    endpoint = device -> ux_slave_device_endpoints_pool;
 801bb96:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801bb98:	229c      	movs	r2, #156	@ 0x9c
 801bb9a:	589b      	ldr	r3, [r3, r2]
 801bb9c:	2280      	movs	r2, #128	@ 0x80
 801bb9e:	18ba      	adds	r2, r7, r2
 801bba0:	6013      	str	r3, [r2, #0]
                                    endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801bba2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801bba4:	22a0      	movs	r2, #160	@ 0xa0
 801bba6:	589b      	ldr	r3, [r3, r2]
 801bba8:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801bbaa:	e013      	b.n	801bbd4 <_ux_device_stack_alternate_setting_set+0x250>
                                        if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801bbac:	2280      	movs	r2, #128	@ 0x80
 801bbae:	18bb      	adds	r3, r7, r2
 801bbb0:	681b      	ldr	r3, [r3, #0]
 801bbb2:	681b      	ldr	r3, [r3, #0]
 801bbb4:	2b00      	cmp	r3, #0
 801bbb6:	d104      	bne.n	801bbc2 <_ux_device_stack_alternate_setting_set+0x23e>
                                            endpoint ->    ux_slave_endpoint_status = UX_USED;
 801bbb8:	18bb      	adds	r3, r7, r2
 801bbba:	681b      	ldr	r3, [r3, #0]
 801bbbc:	2201      	movs	r2, #1
 801bbbe:	601a      	str	r2, [r3, #0]
                                            break;
 801bbc0:	e00b      	b.n	801bbda <_ux_device_stack_alternate_setting_set+0x256>
                                        endpoint++;
 801bbc2:	2280      	movs	r2, #128	@ 0x80
 801bbc4:	18bb      	adds	r3, r7, r2
 801bbc6:	681b      	ldr	r3, [r3, #0]
 801bbc8:	3368      	adds	r3, #104	@ 0x68
 801bbca:	18ba      	adds	r2, r7, r2
 801bbcc:	6013      	str	r3, [r2, #0]
                                       endpoints_pool_number--; 
 801bbce:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bbd0:	3b01      	subs	r3, #1
 801bbd2:	67bb      	str	r3, [r7, #120]	@ 0x78
                                    while (endpoints_pool_number != 0)
 801bbd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bbd6:	2b00      	cmp	r3, #0
 801bbd8:	d1e8      	bne.n	801bbac <_ux_device_stack_alternate_setting_set+0x228>
                                    if (endpoints_pool_number == 0)
 801bbda:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801bbdc:	2b00      	cmp	r3, #0
 801bbde:	d101      	bne.n	801bbe4 <_ux_device_stack_alternate_setting_set+0x260>
                                        return(UX_MEMORY_INSUFFICIENT);
 801bbe0:	2312      	movs	r3, #18
 801bbe2:	e101      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>
                                                    (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801bbe4:	2480      	movs	r4, #128	@ 0x80
 801bbe6:	193b      	adds	r3, r7, r4
 801bbe8:	681b      	ldr	r3, [r3, #0]
 801bbea:	330c      	adds	r3, #12
                                    _ux_utility_descriptor_parse(device_framework,
 801bbec:	4943      	ldr	r1, [pc, #268]	@ (801bcfc <_ux_device_stack_alternate_setting_set+0x378>)
 801bbee:	2288      	movs	r2, #136	@ 0x88
 801bbf0:	18ba      	adds	r2, r7, r2
 801bbf2:	6810      	ldr	r0, [r2, #0]
 801bbf4:	2206      	movs	r2, #6
 801bbf6:	f001 fd9d 	bl	801d734 <_ux_utility_descriptor_parse>
                                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bbfa:	0021      	movs	r1, r4
 801bbfc:	187b      	adds	r3, r7, r1
 801bbfe:	681b      	ldr	r3, [r3, #0]
 801bc00:	3320      	adds	r3, #32
 801bc02:	65bb      	str	r3, [r7, #88]	@ 0x58
                                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801bc04:	187b      	adds	r3, r7, r1
 801bc06:	681b      	ldr	r3, [r3, #0]
 801bc08:	8a1b      	ldrh	r3, [r3, #16]
                                    max_transfer_length =
 801bc0a:	055b      	lsls	r3, r3, #21
 801bc0c:	0d5b      	lsrs	r3, r3, #21
 801bc0e:	677b      	str	r3, [r7, #116]	@ 0x74
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801bc10:	4b37      	ldr	r3, [pc, #220]	@ (801bcf0 <_ux_device_stack_alternate_setting_set+0x36c>)
 801bc12:	681a      	ldr	r2, [r3, #0]
 801bc14:	23a0      	movs	r3, #160	@ 0xa0
 801bc16:	005b      	lsls	r3, r3, #1
 801bc18:	58d3      	ldr	r3, [r2, r3]
 801bc1a:	2b02      	cmp	r3, #2
 801bc1c:	d11b      	bne.n	801bc56 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801bc1e:	187b      	adds	r3, r7, r1
 801bc20:	681b      	ldr	r3, [r3, #0]
 801bc22:	7bdb      	ldrb	r3, [r3, #15]
 801bc24:	001a      	movs	r2, r3
 801bc26:	2301      	movs	r3, #1
 801bc28:	4013      	ands	r3, r2
                                    if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801bc2a:	d014      	beq.n	801bc56 <_ux_device_stack_alternate_setting_set+0x2d2>
                                        n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801bc2c:	187b      	adds	r3, r7, r1
 801bc2e:	681b      	ldr	r3, [r3, #0]
 801bc30:	8a1b      	ldrh	r3, [r3, #16]
 801bc32:	001a      	movs	r2, r3
 801bc34:	23c0      	movs	r3, #192	@ 0xc0
 801bc36:	015b      	lsls	r3, r3, #5
 801bc38:	4013      	ands	r3, r2
 801bc3a:	657b      	str	r3, [r7, #84]	@ 0x54
                                        if (n_trans)
 801bc3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bc3e:	2b00      	cmp	r3, #0
 801bc40:	d009      	beq.n	801bc56 <_ux_device_stack_alternate_setting_set+0x2d2>
                                            n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801bc42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bc44:	0adb      	lsrs	r3, r3, #11
 801bc46:	657b      	str	r3, [r7, #84]	@ 0x54
                                            n_trans ++;
 801bc48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801bc4a:	3301      	adds	r3, #1
 801bc4c:	657b      	str	r3, [r7, #84]	@ 0x54
                                            max_transfer_length *= n_trans;
 801bc4e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801bc50:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801bc52:	4353      	muls	r3, r2
 801bc54:	677b      	str	r3, [r7, #116]	@ 0x74
                                    transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801bc56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc58:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801bc5a:	621a      	str	r2, [r3, #32]
                                    transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801bc5c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc5e:	2480      	movs	r4, #128	@ 0x80
 801bc60:	193a      	adds	r2, r7, r4
 801bc62:	6812      	ldr	r2, [r2, #0]
 801bc64:	609a      	str	r2, [r3, #8]
                                    transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801bc66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801bc68:	2201      	movs	r2, #1
 801bc6a:	4252      	negs	r2, r2
 801bc6c:	635a      	str	r2, [r3, #52]	@ 0x34
                                    endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801bc6e:	193b      	adds	r3, r7, r4
 801bc70:	681b      	ldr	r3, [r3, #0]
 801bc72:	228c      	movs	r2, #140	@ 0x8c
 801bc74:	18ba      	adds	r2, r7, r2
 801bc76:	6812      	ldr	r2, [r2, #0]
 801bc78:	619a      	str	r2, [r3, #24]
                                    endpoint -> ux_slave_endpoint_device =  device;
 801bc7a:	193b      	adds	r3, r7, r4
 801bc7c:	681b      	ldr	r3, [r3, #0]
 801bc7e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 801bc80:	61da      	str	r2, [r3, #28]
                                    status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801bc82:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801bc84:	699b      	ldr	r3, [r3, #24]
 801bc86:	193a      	adds	r2, r7, r4
 801bc88:	6812      	ldr	r2, [r2, #0]
 801bc8a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 801bc8c:	210e      	movs	r1, #14
 801bc8e:	4798      	blx	r3
 801bc90:	0003      	movs	r3, r0
 801bc92:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                    if (status != UX_SUCCESS)
 801bc94:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bc96:	2b00      	cmp	r3, #0
 801bc98:	d005      	beq.n	801bca6 <_ux_device_stack_alternate_setting_set+0x322>
                                        endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801bc9a:	193b      	adds	r3, r7, r4
 801bc9c:	681b      	ldr	r3, [r3, #0]
 801bc9e:	2200      	movs	r2, #0
 801bca0:	601a      	str	r2, [r3, #0]
                                        return(status);
 801bca2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bca4:	e0a0      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>
                                    if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801bca6:	228c      	movs	r2, #140	@ 0x8c
 801bca8:	18bb      	adds	r3, r7, r2
 801bcaa:	681b      	ldr	r3, [r3, #0]
 801bcac:	69db      	ldr	r3, [r3, #28]
 801bcae:	2b00      	cmp	r3, #0
 801bcb0:	d106      	bne.n	801bcc0 <_ux_device_stack_alternate_setting_set+0x33c>
                                        interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801bcb2:	18bb      	adds	r3, r7, r2
 801bcb4:	681b      	ldr	r3, [r3, #0]
 801bcb6:	2280      	movs	r2, #128	@ 0x80
 801bcb8:	18ba      	adds	r2, r7, r2
 801bcba:	6812      	ldr	r2, [r2, #0]
 801bcbc:	61da      	str	r2, [r3, #28]
                                    break;
 801bcbe:	e020      	b.n	801bd02 <_ux_device_stack_alternate_setting_set+0x37e>
                                        endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801bcc0:	238c      	movs	r3, #140	@ 0x8c
 801bcc2:	18fb      	adds	r3, r7, r3
 801bcc4:	681b      	ldr	r3, [r3, #0]
 801bcc6:	69db      	ldr	r3, [r3, #28]
 801bcc8:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801bcca:	e002      	b.n	801bcd2 <_ux_device_stack_alternate_setting_set+0x34e>
                                            endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801bccc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bcce:	695b      	ldr	r3, [r3, #20]
 801bcd0:	67fb      	str	r3, [r7, #124]	@ 0x7c
                                        while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801bcd2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bcd4:	695b      	ldr	r3, [r3, #20]
 801bcd6:	2b00      	cmp	r3, #0
 801bcd8:	d1f8      	bne.n	801bccc <_ux_device_stack_alternate_setting_set+0x348>
                                        endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801bcda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801bcdc:	2280      	movs	r2, #128	@ 0x80
 801bcde:	18ba      	adds	r2, r7, r2
 801bce0:	6812      	ldr	r2, [r2, #0]
 801bce2:	615a      	str	r2, [r3, #20]
                                    break;
 801bce4:	e00d      	b.n	801bd02 <_ux_device_stack_alternate_setting_set+0x37e>
                                    device_framework_length =  descriptor_length;
 801bce6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bce8:	2284      	movs	r2, #132	@ 0x84
 801bcea:	18ba      	adds	r2, r7, r2
 801bcec:	6013      	str	r3, [r2, #0]
                                    break;
 801bcee:	e008      	b.n	801bd02 <_ux_device_stack_alternate_setting_set+0x37e>
 801bcf0:	20003b20 	.word	0x20003b20
 801bcf4:	20000058 	.word	0x20000058
 801bcf8:	20000060 	.word	0x20000060
 801bcfc:	20000040 	.word	0x20000040
                                    break;
 801bd00:	46c0      	nop			@ (mov r8, r8)
                                }
                        
                                /* Adjust what is left of the device framework.  */
                                device_framework_length -=  descriptor_length;
 801bd02:	2184      	movs	r1, #132	@ 0x84
 801bd04:	187b      	adds	r3, r7, r1
 801bd06:	681a      	ldr	r2, [r3, #0]
 801bd08:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bd0a:	1ad3      	subs	r3, r2, r3
 801bd0c:	187a      	adds	r2, r7, r1
 801bd0e:	6013      	str	r3, [r2, #0]
                        
                                /* Point to the next descriptor.  */
                                device_framework +=  descriptor_length;
 801bd10:	2188      	movs	r1, #136	@ 0x88
 801bd12:	187b      	adds	r3, r7, r1
 801bd14:	681a      	ldr	r2, [r3, #0]
 801bd16:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bd18:	18d3      	adds	r3, r2, r3
 801bd1a:	187a      	adds	r2, r7, r1
 801bd1c:	6013      	str	r3, [r2, #0]
                            while (device_framework_length != 0)
 801bd1e:	2384      	movs	r3, #132	@ 0x84
 801bd20:	18fb      	adds	r3, r7, r3
 801bd22:	681b      	ldr	r3, [r3, #0]
 801bd24:	2b00      	cmp	r3, #0
 801bd26:	d000      	beq.n	801bd2a <_ux_device_stack_alternate_setting_set+0x3a6>
 801bd28:	e71d      	b.n	801bb66 <_ux_device_stack_alternate_setting_set+0x1e2>
                            }

                            /* The interface descriptor in the current class must be changed to the new alternate setting.  */
                            _ux_utility_memory_copy(&interface_ptr -> ux_slave_interface_descriptor, &interface_descriptor, sizeof(UX_INTERFACE_DESCRIPTOR)); /* Use case of memcpy is verified. */
 801bd2a:	248c      	movs	r4, #140	@ 0x8c
 801bd2c:	193b      	adds	r3, r7, r4
 801bd2e:	681b      	ldr	r3, [r3, #0]
 801bd30:	330c      	adds	r3, #12
 801bd32:	2238      	movs	r2, #56	@ 0x38
 801bd34:	18b9      	adds	r1, r7, r2
 801bd36:	220c      	movs	r2, #12
 801bd38:	0018      	movs	r0, r3
 801bd3a:	f001 ffa5 	bl	801dc88 <_ux_utility_memory_copy>
                            
                            /* Get the class for the interface.  */
                            class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801bd3e:	4b2c      	ldr	r3, [pc, #176]	@ (801bdf0 <_ux_device_stack_alternate_setting_set+0x46c>)
 801bd40:	681b      	ldr	r3, [r3, #0]
 801bd42:	193a      	adds	r2, r7, r4
 801bd44:	6812      	ldr	r2, [r2, #0]
 801bd46:	7b92      	ldrb	r2, [r2, #14]
 801bd48:	3240      	adds	r2, #64	@ 0x40
 801bd4a:	0092      	lsls	r2, r2, #2
 801bd4c:	58d3      	ldr	r3, [r2, r3]
 801bd4e:	663b      	str	r3, [r7, #96]	@ 0x60

                            /* Check if class driver is available. */
                            if (class_ptr == UX_NULL || class_ptr -> ux_slave_class_status == UX_UNUSED)
 801bd50:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bd52:	2b00      	cmp	r3, #0
 801bd54:	d003      	beq.n	801bd5e <_ux_device_stack_alternate_setting_set+0x3da>
 801bd56:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bd58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801bd5a:	2b00      	cmp	r3, #0
 801bd5c:	d101      	bne.n	801bd62 <_ux_device_stack_alternate_setting_set+0x3de>
                            {

                                return (UX_NO_CLASS_MATCH);
 801bd5e:	2357      	movs	r3, #87	@ 0x57
 801bd60:	e042      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>
                            }
                        
                            /* The interface attached to this configuration must be changed at the class
                               level.  */
                            class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_CHANGE;
 801bd62:	210c      	movs	r1, #12
 801bd64:	187b      	adds	r3, r7, r1
 801bd66:	2206      	movs	r2, #6
 801bd68:	601a      	str	r2, [r3, #0]
                            class_command.ux_slave_class_command_interface =   (VOID *) interface_ptr;
 801bd6a:	187b      	adds	r3, r7, r1
 801bd6c:	208c      	movs	r0, #140	@ 0x8c
 801bd6e:	183a      	adds	r2, r7, r0
 801bd70:	6812      	ldr	r2, [r2, #0]
 801bd72:	609a      	str	r2, [r3, #8]

                            /* And store it.  */
                            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801bd74:	187b      	adds	r3, r7, r1
 801bd76:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801bd78:	621a      	str	r2, [r3, #32]
                            
                            /* We can now memorize the interface pointer associated with this class.  */
                            class_ptr -> ux_slave_class_interface = interface_ptr;
 801bd7a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bd7c:	183a      	adds	r2, r7, r0
 801bd7e:	6812      	ldr	r2, [r2, #0]
 801bd80:	661a      	str	r2, [r3, #96]	@ 0x60
                            
                            /* We have found a potential candidate. Call this registered class entry function to change the alternate setting.  */
                            status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801bd82:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801bd84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801bd86:	187a      	adds	r2, r7, r1
 801bd88:	0010      	movs	r0, r2
 801bd8a:	4798      	blx	r3
 801bd8c:	0003      	movs	r3, r0
 801bd8e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                            /* We are done here.  */
                            return(status); 
 801bd90:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bd92:	e029      	b.n	801bde8 <_ux_device_stack_alternate_setting_set+0x464>
                        }
                    }               

                    /* Adjust what is left of the device framework.  */
                    device_framework_length -=  descriptor_length;
 801bd94:	2184      	movs	r1, #132	@ 0x84
 801bd96:	187b      	adds	r3, r7, r1
 801bd98:	681a      	ldr	r2, [r3, #0]
 801bd9a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bd9c:	1ad3      	subs	r3, r2, r3
 801bd9e:	187a      	adds	r2, r7, r1
 801bda0:	6013      	str	r3, [r2, #0]

                    /* Point to the next descriptor.  */
                    device_framework +=  descriptor_length;
 801bda2:	2188      	movs	r1, #136	@ 0x88
 801bda4:	187b      	adds	r3, r7, r1
 801bda6:	681a      	ldr	r2, [r3, #0]
 801bda8:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bdaa:	18d3      	adds	r3, r2, r3
 801bdac:	187a      	adds	r2, r7, r1
 801bdae:	6013      	str	r3, [r2, #0]
                while (device_framework_length != 0)
 801bdb0:	2384      	movs	r3, #132	@ 0x84
 801bdb2:	18fb      	adds	r3, r7, r3
 801bdb4:	681b      	ldr	r3, [r3, #0]
 801bdb6:	2b00      	cmp	r3, #0
 801bdb8:	d000      	beq.n	801bdbc <_ux_device_stack_alternate_setting_set+0x438>
 801bdba:	e65d      	b.n	801ba78 <_ux_device_stack_alternate_setting_set+0xf4>
                }

                /* In case alter setting not found, report protocol error. */
                break;
 801bdbc:	e013      	b.n	801bde6 <_ux_device_stack_alternate_setting_set+0x462>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801bdbe:	2184      	movs	r1, #132	@ 0x84
 801bdc0:	187b      	adds	r3, r7, r1
 801bdc2:	681a      	ldr	r2, [r3, #0]
 801bdc4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bdc6:	1ad3      	subs	r3, r2, r3
 801bdc8:	187a      	adds	r2, r7, r1
 801bdca:	6013      	str	r3, [r2, #0]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801bdcc:	2188      	movs	r1, #136	@ 0x88
 801bdce:	187b      	adds	r3, r7, r1
 801bdd0:	681a      	ldr	r2, [r3, #0]
 801bdd2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801bdd4:	18d3      	adds	r3, r2, r3
 801bdd6:	187a      	adds	r2, r7, r1
 801bdd8:	6013      	str	r3, [r2, #0]
    while (device_framework_length != 0)
 801bdda:	2384      	movs	r3, #132	@ 0x84
 801bddc:	18fb      	adds	r3, r7, r3
 801bdde:	681b      	ldr	r3, [r3, #0]
 801bde0:	2b00      	cmp	r3, #0
 801bde2:	d000      	beq.n	801bde6 <_ux_device_stack_alternate_setting_set+0x462>
 801bde4:	e620      	b.n	801ba28 <_ux_device_stack_alternate_setting_set+0xa4>
    }

    /* Return error completion.  */
    return(UX_ERROR);
 801bde6:	23ff      	movs	r3, #255	@ 0xff
#endif
}
 801bde8:	0018      	movs	r0, r3
 801bdea:	46bd      	mov	sp, r7
 801bdec:	b025      	add	sp, #148	@ 0x94
 801bdee:	bd90      	pop	{r4, r7, pc}
 801bdf0:	20003b20 	.word	0x20003b20

0801bdf4 <_ux_device_stack_class_register>:
UINT  _ux_device_stack_class_register(UCHAR *class_name,
                        UINT (*class_entry_function)(struct UX_SLAVE_CLASS_COMMAND_STRUCT *),
                        ULONG configuration_number,
                        ULONG interface_number,
                        VOID *parameter)
{
 801bdf4:	b580      	push	{r7, lr}
 801bdf6:	b092      	sub	sp, #72	@ 0x48
 801bdf8:	af00      	add	r7, sp, #0
 801bdfa:	60f8      	str	r0, [r7, #12]
 801bdfc:	60b9      	str	r1, [r7, #8]
 801bdfe:	607a      	str	r2, [r7, #4]
 801be00:	603b      	str	r3, [r7, #0]

UX_SLAVE_CLASS              *class_inst;
UINT                        status;
UX_SLAVE_CLASS_COMMAND      command;
UINT                        class_name_length =  0;
 801be02:	2300      	movs	r3, #0
 801be04:	613b      	str	r3, [r7, #16]
ULONG                       class_index;
#endif


    /* Get the length of the class name (exclude null-terminator).  */
    status =  _ux_utility_string_length_check(class_name, &class_name_length, UX_MAX_CLASS_NAME_LENGTH);
 801be06:	2310      	movs	r3, #16
 801be08:	18f9      	adds	r1, r7, r3
 801be0a:	68fb      	ldr	r3, [r7, #12]
 801be0c:	223f      	movs	r2, #63	@ 0x3f
 801be0e:	0018      	movs	r0, r3
 801be10:	f001 fff2 	bl	801ddf8 <_ux_utility_string_length_check>
 801be14:	0003      	movs	r3, r0
 801be16:	647b      	str	r3, [r7, #68]	@ 0x44
    if (status)
 801be18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be1a:	2b00      	cmp	r3, #0
 801be1c:	d001      	beq.n	801be22 <_ux_device_stack_class_register+0x2e>
        return(status);
 801be1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be20:	e036      	b.n	801be90 <_ux_device_stack_class_register+0x9c>

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLASS_REGISTER, class_name, interface_number, parameter, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get first class.  */
    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801be22:	4b1d      	ldr	r3, [pc, #116]	@ (801be98 <_ux_device_stack_class_register+0xa4>)
 801be24:	681b      	ldr	r3, [r3, #0]
 801be26:	22fc      	movs	r2, #252	@ 0xfc
 801be28:	589b      	ldr	r3, [r3, r2]
 801be2a:	643b      	str	r3, [r7, #64]	@ 0x40
    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
    {
#endif

        /* Check if this class is already used.  */
        if (class_inst -> ux_slave_class_status == UX_UNUSED)
 801be2c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801be30:	2b00      	cmp	r3, #0
 801be32:	d12c      	bne.n	801be8e <_ux_device_stack_class_register+0x9a>

#if defined(UX_NAME_REFERENCED_BY_POINTER)
            class_inst -> ux_slave_class_name = (const UCHAR *)class_name;
#else
            /* We have found a free container for the class. Copy the name (with null-terminator).  */
            _ux_utility_memory_copy(class_inst -> ux_slave_class_name, class_name, class_name_length + 1); /* Use case of memcpy is verified. */
 801be34:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 801be36:	693b      	ldr	r3, [r7, #16]
 801be38:	1c5a      	adds	r2, r3, #1
 801be3a:	68fb      	ldr	r3, [r7, #12]
 801be3c:	0019      	movs	r1, r3
 801be3e:	f001 ff23 	bl	801dc88 <_ux_utility_memory_copy>
#endif
            
            /* Memorize the entry function of this class.  */
            class_inst -> ux_slave_class_entry_function =  class_entry_function;
 801be42:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be44:	68ba      	ldr	r2, [r7, #8]
 801be46:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Memorize the pointer to the application parameter.  */
            class_inst -> ux_slave_class_interface_parameter =  parameter;
 801be48:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be4a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801be4c:	655a      	str	r2, [r3, #84]	@ 0x54
            
            /* Memorize the configuration number on which this instance will be called.  */
            class_inst -> ux_slave_class_configuration_number =  configuration_number;
 801be4e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be50:	687a      	ldr	r2, [r7, #4]
 801be52:	65da      	str	r2, [r3, #92]	@ 0x5c
            
            /* Memorize the interface number on which this instance will be called.  */
            class_inst -> ux_slave_class_interface_number =  interface_number;
 801be54:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be56:	683a      	ldr	r2, [r7, #0]
 801be58:	659a      	str	r2, [r3, #88]	@ 0x58
            
            /* Build all the fields of the Class Command to initialize the class.  */
            command.ux_slave_class_command_request    =  UX_SLAVE_CLASS_COMMAND_INITIALIZE;
 801be5a:	2114      	movs	r1, #20
 801be5c:	187b      	adds	r3, r7, r1
 801be5e:	2205      	movs	r2, #5
 801be60:	601a      	str	r2, [r3, #0]
            command.ux_slave_class_command_parameter  =  parameter;
 801be62:	187b      	adds	r3, r7, r1
 801be64:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801be66:	625a      	str	r2, [r3, #36]	@ 0x24
            command.ux_slave_class_command_class_ptr  =  class_inst;
 801be68:	187b      	adds	r3, r7, r1
 801be6a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801be6c:	621a      	str	r2, [r3, #32]

            /* Call the class initialization routine.  */
            status = class_entry_function(&command);
 801be6e:	187a      	adds	r2, r7, r1
 801be70:	68bb      	ldr	r3, [r7, #8]
 801be72:	0010      	movs	r0, r2
 801be74:	4798      	blx	r3
 801be76:	0003      	movs	r3, r0
 801be78:	647b      	str	r3, [r7, #68]	@ 0x44
            
            /* Check the status.  */
            if (status != UX_SUCCESS)
 801be7a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be7c:	2b00      	cmp	r3, #0
 801be7e:	d001      	beq.n	801be84 <_ux_device_stack_class_register+0x90>
                return(status);
 801be80:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801be82:	e005      	b.n	801be90 <_ux_device_stack_class_register+0x9c>
            
            /* Make this class used now.  */
            class_inst -> ux_slave_class_status = UX_USED;
 801be84:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801be86:	2201      	movs	r2, #1
 801be88:	641a      	str	r2, [r3, #64]	@ 0x40

            /* Return successful completion.  */
            return(UX_SUCCESS);
 801be8a:	2300      	movs	r3, #0
 801be8c:	e000      	b.n	801be90 <_ux_device_stack_class_register+0x9c>
        class_inst ++;
    }    
#endif

    /* No more entries in the class table.  */
    return(UX_MEMORY_INSUFFICIENT);
 801be8e:	2312      	movs	r3, #18
}
 801be90:	0018      	movs	r0, r3
 801be92:	46bd      	mov	sp, r7
 801be94:	b012      	add	sp, #72	@ 0x48
 801be96:	bd80      	pop	{r7, pc}
 801be98:	20003b20 	.word	0x20003b20

0801be9c <_ux_device_stack_clear_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_clear_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801be9c:	b580      	push	{r7, lr}
 801be9e:	b08a      	sub	sp, #40	@ 0x28
 801bea0:	af00      	add	r7, sp, #0
 801bea2:	60f8      	str	r0, [r7, #12]
 801bea4:	60b9      	str	r1, [r7, #8]
 801bea6:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CLEAR_FEATURE, request_type, request_value, request_index, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bea8:	4b2b      	ldr	r3, [pc, #172]	@ (801bf58 <_ux_device_stack_clear_feature+0xbc>)
 801beaa:	681b      	ldr	r3, [r3, #0]
 801beac:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801beae:	4b2a      	ldr	r3, [pc, #168]	@ (801bf58 <_ux_device_stack_clear_feature+0xbc>)
 801beb0:	681b      	ldr	r3, [r3, #0]
 801beb2:	3324      	adds	r3, #36	@ 0x24
 801beb4:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801beb6:	69bb      	ldr	r3, [r7, #24]
 801beb8:	3318      	adds	r3, #24
 801beba:	617b      	str	r3, [r7, #20]

    /* The request can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801bebc:	68fb      	ldr	r3, [r7, #12]
 801bebe:	2203      	movs	r2, #3
 801bec0:	4013      	ands	r3, r2
 801bec2:	d002      	beq.n	801beca <_ux_device_stack_clear_feature+0x2e>
 801bec4:	2b02      	cmp	r3, #2
 801bec6:	d013      	beq.n	801bef0 <_ux_device_stack_clear_feature+0x54>
 801bec8:	e038      	b.n	801bf3c <_ux_device_stack_clear_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801beca:	68bb      	ldr	r3, [r7, #8]
 801becc:	2b01      	cmp	r3, #1
 801bece:	d13d      	bne.n	801bf4c <_ux_device_stack_clear_feature+0xb0>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801bed0:	4b21      	ldr	r3, [pc, #132]	@ (801bf58 <_ux_device_stack_clear_feature+0xbc>)
 801bed2:	681a      	ldr	r2, [r3, #0]
 801bed4:	23a4      	movs	r3, #164	@ 0xa4
 801bed6:	005b      	lsls	r3, r3, #1
 801bed8:	58d3      	ldr	r3, [r2, r3]
 801beda:	2b00      	cmp	r3, #0
 801bedc:	d006      	beq.n	801beec <_ux_device_stack_clear_feature+0x50>
            {

                /* Disable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_FALSE;
 801bede:	4b1e      	ldr	r3, [pc, #120]	@ (801bf58 <_ux_device_stack_clear_feature+0xbc>)
 801bee0:	681a      	ldr	r2, [r3, #0]
 801bee2:	23a6      	movs	r3, #166	@ 0xa6
 801bee4:	005b      	lsls	r3, r3, #1
 801bee6:	2100      	movs	r1, #0
 801bee8:	50d1      	str	r1, [r2, r3]

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
        }

        break;
 801beea:	e02f      	b.n	801bf4c <_ux_device_stack_clear_feature+0xb0>
                return (UX_FUNCTION_NOT_SUPPORTED);
 801beec:	2354      	movs	r3, #84	@ 0x54
 801beee:	e02f      	b.n	801bf50 <_ux_device_stack_clear_feature+0xb4>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only clear feature for endpoint is ENDPOINT_STALL. This clears
           the endpoint of the stall situation and resets its data toggle. 
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801bef0:	69bb      	ldr	r3, [r7, #24]
 801bef2:	2290      	movs	r2, #144	@ 0x90
 801bef4:	589b      	ldr	r3, [r3, r2]
 801bef6:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801bef8:	e01d      	b.n	801bf36 <_ux_device_stack_clear_feature+0x9a>
        {
#endif

            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801befa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801befc:	69db      	ldr	r3, [r3, #28]
 801befe:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801bf00:	e013      	b.n	801bf2a <_ux_device_stack_clear_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801bf02:	6a3b      	ldr	r3, [r7, #32]
 801bf04:	7b9b      	ldrb	r3, [r3, #14]
 801bf06:	001a      	movs	r2, r3
 801bf08:	687b      	ldr	r3, [r7, #4]
 801bf0a:	4293      	cmp	r3, r2
 801bf0c:	d10a      	bne.n	801bf24 <_ux_device_stack_clear_feature+0x88>
                {

                    /* Reset the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_RESET_ENDPOINT, endpoint_target);
 801bf0e:	69fb      	ldr	r3, [r7, #28]
 801bf10:	699b      	ldr	r3, [r3, #24]
 801bf12:	6a3a      	ldr	r2, [r7, #32]
 801bf14:	69f8      	ldr	r0, [r7, #28]
 801bf16:	2110      	movs	r1, #16
 801bf18:	4798      	blx	r3
                    
                    /* Mark its state now.  */
                    endpoint_target -> ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801bf1a:	6a3b      	ldr	r3, [r7, #32]
 801bf1c:	2200      	movs	r2, #0
 801bf1e:	605a      	str	r2, [r3, #4]

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801bf20:	2300      	movs	r3, #0
 801bf22:	e015      	b.n	801bf50 <_ux_device_stack_clear_feature+0xb4>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801bf24:	6a3b      	ldr	r3, [r7, #32]
 801bf26:	695b      	ldr	r3, [r3, #20]
 801bf28:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801bf2a:	6a3b      	ldr	r3, [r7, #32]
 801bf2c:	2b00      	cmp	r3, #0
 801bf2e:	d1e8      	bne.n	801bf02 <_ux_device_stack_clear_feature+0x66>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801bf30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf32:	699b      	ldr	r3, [r3, #24]
 801bf34:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801bf36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801bf38:	2b00      	cmp	r3, #0
 801bf3a:	d1de      	bne.n	801befa <_ux_device_stack_clear_feature+0x5e>

    /* We get here when the endpoint is wrong. Should not happen though.  */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801bf3c:	69fb      	ldr	r3, [r7, #28]
 801bf3e:	699b      	ldr	r3, [r3, #24]
 801bf40:	697a      	ldr	r2, [r7, #20]
 801bf42:	69f8      	ldr	r0, [r7, #28]
 801bf44:	2114      	movs	r1, #20
 801bf46:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801bf48:	2300      	movs	r3, #0
 801bf4a:	e001      	b.n	801bf50 <_ux_device_stack_clear_feature+0xb4>
        break;
 801bf4c:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the function status.  */
    return(UX_SUCCESS);
 801bf4e:	2300      	movs	r3, #0
}
 801bf50:	0018      	movs	r0, r3
 801bf52:	46bd      	mov	sp, r7
 801bf54:	b00a      	add	sp, #40	@ 0x28
 801bf56:	bd80      	pop	{r7, pc}
 801bf58:	20003b20 	.word	0x20003b20

0801bf5c <_ux_device_stack_configuration_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_get(VOID)
{
 801bf5c:	b580      	push	{r7, lr}
 801bf5e:	b084      	sub	sp, #16
 801bf60:	af00      	add	r7, sp, #0
UX_SLAVE_DEVICE         *device;
UX_SLAVE_ENDPOINT       *endpoint;
UINT                    status;

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bf62:	4b10      	ldr	r3, [pc, #64]	@ (801bfa4 <_ux_device_stack_configuration_get+0x48>)
 801bf64:	681b      	ldr	r3, [r3, #0]
 801bf66:	3324      	adds	r3, #36	@ 0x24
 801bf68:	60fb      	str	r3, [r7, #12]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801bf6a:	68fb      	ldr	r3, [r7, #12]
 801bf6c:	3318      	adds	r3, #24
 801bf6e:	60bb      	str	r3, [r7, #8]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801bf70:	68bb      	ldr	r3, [r7, #8]
 801bf72:	3320      	adds	r3, #32
 801bf74:	607b      	str	r3, [r7, #4]

    /* Set the value of the configuration in the buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801bf76:	68fb      	ldr	r3, [r7, #12]
 801bf78:	2280      	movs	r2, #128	@ 0x80
 801bf7a:	589a      	ldr	r2, [r3, r2]
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801bf7c:	687b      	ldr	r3, [r7, #4]
 801bf7e:	68db      	ldr	r3, [r3, #12]
                (UCHAR) device -> ux_slave_device_configuration_selected;
 801bf80:	b2d2      	uxtb	r2, r2
    *transfer_request -> ux_slave_transfer_request_data_pointer =
 801bf82:	701a      	strb	r2, [r3, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_GET, device -> ux_slave_device_configuration_selected, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801bf84:	687b      	ldr	r3, [r7, #4]
 801bf86:	2203      	movs	r2, #3
 801bf88:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, 1, 1);
 801bf8a:	687b      	ldr	r3, [r7, #4]
 801bf8c:	2201      	movs	r2, #1
 801bf8e:	2101      	movs	r1, #1
 801bf90:	0018      	movs	r0, r3
 801bf92:	f001 fa30 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801bf96:	0003      	movs	r3, r0
 801bf98:	603b      	str	r3, [r7, #0]

    /* Return the function status.  */
    return(status);
 801bf9a:	683b      	ldr	r3, [r7, #0]
}
 801bf9c:	0018      	movs	r0, r3
 801bf9e:	46bd      	mov	sp, r7
 801bfa0:	b004      	add	sp, #16
 801bfa2:	bd80      	pop	{r7, pc}
 801bfa4:	20003b20 	.word	0x20003b20

0801bfa8 <_ux_device_stack_configuration_set>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_configuration_set(ULONG configuration_value)
{
 801bfa8:	b590      	push	{r4, r7, lr}
 801bfaa:	b0a1      	sub	sp, #132	@ 0x84
 801bfac:	af00      	add	r7, sp, #0
 801bfae:	6078      	str	r0, [r7, #4]
UX_SLAVE_DCD                    *dcd;
UCHAR *                         device_framework;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
UCHAR                           descriptor_type;
UX_CONFIGURATION_DESCRIPTOR     configuration_descriptor = { 0 };
 801bfb0:	2340      	movs	r3, #64	@ 0x40
 801bfb2:	18fb      	adds	r3, r7, r3
 801bfb4:	0018      	movs	r0, r3
 801bfb6:	230c      	movs	r3, #12
 801bfb8:	001a      	movs	r2, r3
 801bfba:	2100      	movs	r1, #0
 801bfbc:	f006 fa5a 	bl	8022474 <memset>
UX_SLAVE_INTERFACE              *interface_ptr; 
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE              *next_interface; 
#endif
UX_SLAVE_CLASS                  *class_inst;
UX_SLAVE_CLASS                  *current_class =  UX_NULL;
 801bfc0:	2300      	movs	r3, #0
 801bfc2:	673b      	str	r3, [r7, #112]	@ 0x70
UX_SLAVE_CLASS_COMMAND          class_command;
UX_SLAVE_DEVICE                 *device;
ULONG                           iad_flag;
ULONG                           iad_first_interface =  0;
 801bfc4:	2300      	movs	r3, #0
 801bfc6:	66bb      	str	r3, [r7, #104]	@ 0x68
ULONG                           iad_number_interfaces =  0;
 801bfc8:	2300      	movs	r3, #0
 801bfca:	667b      	str	r3, [r7, #100]	@ 0x64

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_CONFIGURATION_SET, configuration_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801bfcc:	4ba8      	ldr	r3, [pc, #672]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801bfce:	681b      	ldr	r3, [r3, #0]
 801bfd0:	663b      	str	r3, [r7, #96]	@ 0x60

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801bfd2:	4ba7      	ldr	r3, [pc, #668]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801bfd4:	681b      	ldr	r3, [r3, #0]
 801bfd6:	3324      	adds	r3, #36	@ 0x24
 801bfd8:	65fb      	str	r3, [r7, #92]	@ 0x5c
    
    /* Reset the IAD flag.  */
    iad_flag =  UX_FALSE;
 801bfda:	2300      	movs	r3, #0
 801bfdc:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If the configuration value is already selected, keep it.  */
    if (device -> ux_slave_device_configuration_selected == configuration_value)
 801bfde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801bfe0:	2280      	movs	r2, #128	@ 0x80
 801bfe2:	589b      	ldr	r3, [r3, r2]
 801bfe4:	687a      	ldr	r2, [r7, #4]
 801bfe6:	429a      	cmp	r2, r3
 801bfe8:	d101      	bne.n	801bfee <_ux_device_stack_configuration_set+0x46>
        return(UX_SUCCESS);
 801bfea:	2300      	movs	r3, #0
 801bfec:	e13c      	b.n	801c268 <_ux_device_stack_configuration_set+0x2c0>

    /* We may have multiple configurations !, the index will tell us what
       configuration descriptor we need to return.  */
    device_framework = _ux_system_slave -> ux_system_slave_device_framework;
 801bfee:	4ba0      	ldr	r3, [pc, #640]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801bff0:	681b      	ldr	r3, [r3, #0]
 801bff2:	22cc      	movs	r2, #204	@ 0xcc
 801bff4:	589b      	ldr	r3, [r3, r2]
 801bff6:	67fb      	str	r3, [r7, #124]	@ 0x7c
    device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801bff8:	4b9d      	ldr	r3, [pc, #628]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801bffa:	681b      	ldr	r3, [r3, #0]
 801bffc:	22d0      	movs	r2, #208	@ 0xd0
 801bffe:	589b      	ldr	r3, [r3, r2]
 801c000:	67bb      	str	r3, [r7, #120]	@ 0x78

    /* Parse the device framework and locate a configuration descriptor.  */
    while (device_framework_length != 0)
 801c002:	e020      	b.n	801c046 <_ux_device_stack_configuration_set+0x9e>
    {
        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801c004:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c006:	781b      	ldrb	r3, [r3, #0]
 801c008:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801c00a:	2157      	movs	r1, #87	@ 0x57
 801c00c:	187b      	adds	r3, r7, r1
 801c00e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801c010:	7852      	ldrb	r2, [r2, #1]
 801c012:	701a      	strb	r2, [r3, #0]

        /* Check if this is a configuration descriptor.  */
        if (descriptor_type == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c014:	187b      	adds	r3, r7, r1
 801c016:	781b      	ldrb	r3, [r3, #0]
 801c018:	2b02      	cmp	r3, #2
 801c01a:	d10c      	bne.n	801c036 <_ux_device_stack_configuration_set+0x8e>
        {
            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801c01c:	2440      	movs	r4, #64	@ 0x40
 801c01e:	193b      	adds	r3, r7, r4
 801c020:	4994      	ldr	r1, [pc, #592]	@ (801c274 <_ux_device_stack_configuration_set+0x2cc>)
 801c022:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801c024:	2208      	movs	r2, #8
 801c026:	f001 fb85 	bl	801d734 <_ux_utility_descriptor_parse>
                        UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &configuration_descriptor);

            /* Now we need to check the configuration value. It has
               to be the same as the one specified in the setup function.  */
            if (configuration_descriptor.bConfigurationValue == configuration_value)
 801c02a:	193b      	adds	r3, r7, r4
 801c02c:	795b      	ldrb	r3, [r3, #5]
 801c02e:	001a      	movs	r2, r3
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	4293      	cmp	r3, r2
 801c034:	d00b      	beq.n	801c04e <_ux_device_stack_configuration_set+0xa6>
                /* The configuration is found. */
                break;
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -= descriptor_length;
 801c036:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c038:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c03a:	1ad3      	subs	r3, r2, r3
 801c03c:	67bb      	str	r3, [r7, #120]	@ 0x78
        /* Point to the next descriptor.  */
        device_framework += descriptor_length;
 801c03e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801c040:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c042:	18d3      	adds	r3, r2, r3
 801c044:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801c046:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c048:	2b00      	cmp	r3, #0
 801c04a:	d1db      	bne.n	801c004 <_ux_device_stack_configuration_set+0x5c>
 801c04c:	e000      	b.n	801c050 <_ux_device_stack_configuration_set+0xa8>
                break;
 801c04e:	46c0      	nop			@ (mov r8, r8)
    }

    /* Configuration not found. */
    if (device_framework_length == 0 && configuration_value != 0)
 801c050:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c052:	2b00      	cmp	r3, #0
 801c054:	d104      	bne.n	801c060 <_ux_device_stack_configuration_set+0xb8>
 801c056:	687b      	ldr	r3, [r7, #4]
 801c058:	2b00      	cmp	r3, #0
 801c05a:	d001      	beq.n	801c060 <_ux_device_stack_configuration_set+0xb8>
        return(UX_ERROR);
 801c05c:	23ff      	movs	r3, #255	@ 0xff
 801c05e:	e103      	b.n	801c268 <_ux_device_stack_configuration_set+0x2c0>

    /* We unmount the configuration if there is previous configuration selected. */
    if (device -> ux_slave_device_configuration_selected)
 801c060:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c062:	2280      	movs	r2, #128	@ 0x80
 801c064:	589b      	ldr	r3, [r3, r2]
 801c066:	2b00      	cmp	r3, #0
 801c068:	d025      	beq.n	801c0b6 <_ux_device_stack_configuration_set+0x10e>
    {

        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801c06a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c06c:	2290      	movs	r2, #144	@ 0x90
 801c06e:	589b      	ldr	r3, [r3, r2]
 801c070:	677b      	str	r3, [r7, #116]	@ 0x74

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Deactivate all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801c072:	e01d      	b.n	801c0b0 <_ux_device_stack_configuration_set+0x108>
        {
#endif
            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c074:	2108      	movs	r1, #8
 801c076:	187b      	adds	r3, r7, r1
 801c078:	2203      	movs	r2, #3
 801c07a:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801c07c:	187b      	adds	r3, r7, r1
 801c07e:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 801c080:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_inst =  interface_ptr -> ux_slave_interface_class;
 801c082:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c084:	685b      	ldr	r3, [r3, #4]
 801c086:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_inst;
 801c088:	187b      	adds	r3, r7, r1
 801c08a:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801c08c:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_inst != UX_NULL)
 801c08e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c090:	2b00      	cmp	r3, #0
 801c092:	d004      	beq.n	801c09e <_ux_device_stack_configuration_set+0xf6>

                /* Call the class with the DEACTIVATE signal.  */
                class_inst -> ux_slave_class_entry_function(&class_command);
 801c094:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c098:	187a      	adds	r2, r7, r1
 801c09a:	0010      	movs	r0, r2
 801c09c:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c09e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c0a0:	699b      	ldr	r3, [r3, #24]
 801c0a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801c0a4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c0a6:	0018      	movs	r0, r3
 801c0a8:	f000 ff0a 	bl	801cec0 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801c0ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c0ae:	677b      	str	r3, [r7, #116]	@ 0x74
        while (interface_ptr != UX_NULL)
 801c0b0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 801c0b2:	2b00      	cmp	r3, #0
 801c0b4:	d1de      	bne.n	801c074 <_ux_device_stack_configuration_set+0xcc>
#endif

    }

    /* No configuration is selected.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c0b6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0b8:	2280      	movs	r2, #128	@ 0x80
 801c0ba:	2100      	movs	r1, #0
 801c0bc:	5099      	str	r1, [r3, r2]

    /* Mark the device as attached now. */
    device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c0be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0c0:	2201      	movs	r2, #1
 801c0c2:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_ATTACHED);
 801c0c4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c0c6:	699b      	ldr	r3, [r3, #24]
 801c0c8:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c0ca:	2201      	movs	r2, #1
 801c0cc:	2113      	movs	r1, #19
 801c0ce:	4798      	blx	r3

    /* If the host tries to unconfigure, we are done. */
    if (configuration_value == 0)
 801c0d0:	687b      	ldr	r3, [r7, #4]
 801c0d2:	2b00      	cmp	r3, #0
 801c0d4:	d101      	bne.n	801c0da <_ux_device_stack_configuration_set+0x132>
        return(UX_SUCCESS);
 801c0d6:	2300      	movs	r3, #0
 801c0d8:	e0c6      	b.n	801c268 <_ux_device_stack_configuration_set+0x2c0>

    /* Memorize the configuration selected.  */
    device -> ux_slave_device_configuration_selected =  configuration_value;
 801c0da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0dc:	2180      	movs	r1, #128	@ 0x80
 801c0de:	687a      	ldr	r2, [r7, #4]
 801c0e0:	505a      	str	r2, [r3, r1]
    /* We have found the configuration value requested by the host.
       Create the configuration descriptor and attach it to the device.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_configuration_descriptor_structure,
                UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                (UCHAR *) &device -> ux_slave_device_configuration_descriptor);
 801c0e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c0e4:	3384      	adds	r3, #132	@ 0x84
    _ux_utility_descriptor_parse(device_framework,
 801c0e6:	4963      	ldr	r1, [pc, #396]	@ (801c274 <_ux_device_stack_configuration_set+0x2cc>)
 801c0e8:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801c0ea:	2208      	movs	r2, #8
 801c0ec:	f001 fb22 	bl	801d734 <_ux_utility_descriptor_parse>

    /* Configuration character D6 is for Self-powered */
    _ux_system_slave -> ux_system_slave_power_state = (configuration_descriptor.bmAttributes & 0x40) ? UX_DEVICE_SELF_POWERED : UX_DEVICE_BUS_POWERED;
 801c0f0:	2340      	movs	r3, #64	@ 0x40
 801c0f2:	18fb      	adds	r3, r7, r3
 801c0f4:	79db      	ldrb	r3, [r3, #7]
 801c0f6:	001a      	movs	r2, r3
 801c0f8:	2340      	movs	r3, #64	@ 0x40
 801c0fa:	4013      	ands	r3, r2
 801c0fc:	d001      	beq.n	801c102 <_ux_device_stack_configuration_set+0x15a>
 801c0fe:	2202      	movs	r2, #2
 801c100:	e000      	b.n	801c104 <_ux_device_stack_configuration_set+0x15c>
 801c102:	2201      	movs	r2, #1
 801c104:	4b5a      	ldr	r3, [pc, #360]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c106:	6819      	ldr	r1, [r3, #0]
 801c108:	23a2      	movs	r3, #162	@ 0xa2
 801c10a:	005b      	lsls	r3, r3, #1
 801c10c:	50ca      	str	r2, [r1, r3]

    /* Configuration character D5 is for Remote Wakeup */
    _ux_system_slave -> ux_system_slave_remote_wakeup_capability = (configuration_descriptor.bmAttributes & 0x20) ? UX_TRUE : UX_FALSE;
 801c10e:	2040      	movs	r0, #64	@ 0x40
 801c110:	183b      	adds	r3, r7, r0
 801c112:	79db      	ldrb	r3, [r3, #7]
 801c114:	115b      	asrs	r3, r3, #5
 801c116:	0019      	movs	r1, r3
 801c118:	4b55      	ldr	r3, [pc, #340]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c11a:	681a      	ldr	r2, [r3, #0]
 801c11c:	2301      	movs	r3, #1
 801c11e:	4019      	ands	r1, r3
 801c120:	23a4      	movs	r3, #164	@ 0xa4
 801c122:	005b      	lsls	r3, r3, #1
 801c124:	50d1      	str	r1, [r2, r3]

    /* Search only in current configuration */
    device_framework_length =  configuration_descriptor.wTotalLength;
 801c126:	183b      	adds	r3, r7, r0
 801c128:	885b      	ldrh	r3, [r3, #2]
 801c12a:	67bb      	str	r3, [r7, #120]	@ 0x78

    /*  We need to scan all the interface descriptors following this
        configuration descriptor and enable all endpoints associated
        with the default alternate setting of each interface.  */
    while (device_framework_length != 0)
 801c12c:	e08e      	b.n	801c24c <_ux_device_stack_configuration_set+0x2a4>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801c12e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c130:	781b      	ldrb	r3, [r3, #0]
 801c132:	65bb      	str	r3, [r7, #88]	@ 0x58

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801c134:	2157      	movs	r1, #87	@ 0x57
 801c136:	187b      	adds	r3, r7, r1
 801c138:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801c13a:	7852      	ldrb	r2, [r2, #1]
 801c13c:	701a      	strb	r2, [r3, #0]

        /* Check if this is an interface association descriptor.  */
        if(descriptor_type == UX_INTERFACE_ASSOCIATION_DESCRIPTOR_ITEM)
 801c13e:	187b      	adds	r3, r7, r1
 801c140:	781b      	ldrb	r3, [r3, #0]
 801c142:	2b0b      	cmp	r3, #11
 801c144:	d109      	bne.n	801c15a <_ux_device_stack_configuration_set+0x1b2>
        {

            /* Set the IAD flag.  */
            iad_flag = UX_TRUE;
 801c146:	2301      	movs	r3, #1
 801c148:	66fb      	str	r3, [r7, #108]	@ 0x6c

            /* Get the first interface we have in the IAD. */
            iad_first_interface = (ULONG)  *(device_framework + 2);
 801c14a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c14c:	3302      	adds	r3, #2
 801c14e:	781b      	ldrb	r3, [r3, #0]
 801c150:	66bb      	str	r3, [r7, #104]	@ 0x68

            /* Get the number of interfaces we have in the IAD. */
            iad_number_interfaces = (ULONG)  *(device_framework + 3);
 801c152:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c154:	3303      	adds	r3, #3
 801c156:	781b      	ldrb	r3, [r3, #0]
 801c158:	667b      	str	r3, [r7, #100]	@ 0x64
        }

        /* Check if this is an interface descriptor.  */
        if(descriptor_type == UX_INTERFACE_DESCRIPTOR_ITEM)
 801c15a:	2357      	movs	r3, #87	@ 0x57
 801c15c:	18fb      	adds	r3, r7, r3
 801c15e:	781b      	ldrb	r3, [r3, #0]
 801c160:	2b04      	cmp	r3, #4
 801c162:	d000      	beq.n	801c166 <_ux_device_stack_configuration_set+0x1be>
 801c164:	e06a      	b.n	801c23c <_ux_device_stack_configuration_set+0x294>
        {

            /* Parse the descriptor in something more readable.  */
            _ux_utility_descriptor_parse(device_framework,
 801c166:	2434      	movs	r4, #52	@ 0x34
 801c168:	193b      	adds	r3, r7, r4
 801c16a:	4943      	ldr	r1, [pc, #268]	@ (801c278 <_ux_device_stack_configuration_set+0x2d0>)
 801c16c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 801c16e:	2209      	movs	r2, #9
 801c170:	f001 fae0 	bl	801d734 <_ux_utility_descriptor_parse>
                        UX_INTERFACE_DESCRIPTOR_ENTRIES,
                        (UCHAR *) &interface_descriptor);

            /* If the alternate setting is 0 for this interface, we need to
               memorize its class association and start it.  */
            if (interface_descriptor.bAlternateSetting == 0)
 801c174:	0021      	movs	r1, r4
 801c176:	187b      	adds	r3, r7, r1
 801c178:	78db      	ldrb	r3, [r3, #3]
 801c17a:	2b00      	cmp	r3, #0
 801c17c:	d15e      	bne.n	801c23c <_ux_device_stack_configuration_set+0x294>
            {

                /* Are we in a IAD scenario ? */
                if (iad_flag == UX_TRUE)
 801c17e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801c180:	2b01      	cmp	r3, #1
 801c182:	d137      	bne.n	801c1f4 <_ux_device_stack_configuration_set+0x24c>
                {

                    /* Check if this is the first interface from the IAD. In this case,
                       we need to match a class to this interface.  */
                    if (interface_descriptor.bInterfaceNumber == iad_first_interface)
 801c184:	187b      	adds	r3, r7, r1
 801c186:	789b      	ldrb	r3, [r3, #2]
 801c188:	001a      	movs	r2, r3
 801c18a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801c18c:	4293      	cmp	r3, r2
 801c18e:	d11f      	bne.n	801c1d0 <_ux_device_stack_configuration_set+0x228>
                    {

                        /* First interface. Scan the list of classes to find a match.  */
                        class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801c190:	4b37      	ldr	r3, [pc, #220]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c192:	681b      	ldr	r3, [r3, #0]
 801c194:	22fc      	movs	r2, #252	@ 0xfc
 801c196:	589b      	ldr	r3, [r3, r2]
 801c198:	653b      	str	r3, [r7, #80]	@ 0x50
                        for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                        {
#endif

                            /* Check if this class driver is used.  */
                            if (class_inst -> ux_slave_class_status == UX_USED)
 801c19a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c19c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c19e:	2b01      	cmp	r3, #1
 801c1a0:	d11f      	bne.n	801c1e2 <_ux_device_stack_configuration_set+0x23a>
                            {

                                /* Check if this is the same interface for the same configuration. */
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c1a2:	187b      	adds	r3, r7, r1
 801c1a4:	789b      	ldrb	r3, [r3, #2]
 801c1a6:	001a      	movs	r2, r3
 801c1a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c1aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c1ac:	429a      	cmp	r2, r3
 801c1ae:	d118      	bne.n	801c1e2 <_ux_device_stack_configuration_set+0x23a>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801c1b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c1b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                                if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c1b4:	687a      	ldr	r2, [r7, #4]
 801c1b6:	429a      	cmp	r2, r3
 801c1b8:	d113      	bne.n	801c1e2 <_ux_device_stack_configuration_set+0x23a>
                                {

                                    /* Memorize the class in the class/interface array.  */
                                    _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801c1ba:	4b2d      	ldr	r3, [pc, #180]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c1bc:	681b      	ldr	r3, [r3, #0]
 801c1be:	187a      	adds	r2, r7, r1
 801c1c0:	7892      	ldrb	r2, [r2, #2]
 801c1c2:	3240      	adds	r2, #64	@ 0x40
 801c1c4:	0092      	lsls	r2, r2, #2
 801c1c6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801c1c8:	50d1      	str	r1, [r2, r3]

                                    /* And again as the current class.  */
                                    current_class = class_inst;
 801c1ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c1cc:	673b      	str	r3, [r7, #112]	@ 0x70
 801c1ce:	e008      	b.n	801c1e2 <_ux_device_stack_configuration_set+0x23a>
#endif
                    }
                    else

                        /* Memorize the class in the class/interface array.  We use the current class. */
                        _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = current_class;
 801c1d0:	4b27      	ldr	r3, [pc, #156]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c1d2:	681b      	ldr	r3, [r3, #0]
 801c1d4:	2234      	movs	r2, #52	@ 0x34
 801c1d6:	18ba      	adds	r2, r7, r2
 801c1d8:	7892      	ldrb	r2, [r2, #2]
 801c1da:	3240      	adds	r2, #64	@ 0x40
 801c1dc:	0092      	lsls	r2, r2, #2
 801c1de:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 801c1e0:	50d1      	str	r1, [r2, r3]

                    /* Decrement the number of interfaces found in the same IAD.  */
                    iad_number_interfaces--;
 801c1e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c1e4:	3b01      	subs	r3, #1
 801c1e6:	667b      	str	r3, [r7, #100]	@ 0x64

                    /* If none are left, get out of the IAD state machine.  */
                    if (iad_number_interfaces == 0)
 801c1e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c1ea:	2b00      	cmp	r3, #0
 801c1ec:	d120      	bne.n	801c230 <_ux_device_stack_configuration_set+0x288>

                        /* We have exhausted the interfaces within the IAD.  */
                        iad_flag = UX_FALSE;
 801c1ee:	2300      	movs	r3, #0
 801c1f0:	66fb      	str	r3, [r7, #108]	@ 0x6c
 801c1f2:	e01d      	b.n	801c230 <_ux_device_stack_configuration_set+0x288>
                }
                else
                {

                    /* First interface. Scan the list of classes to find a match.  */
                    class_inst =  _ux_system_slave -> ux_system_slave_class_array;
 801c1f4:	4b1e      	ldr	r3, [pc, #120]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c1f6:	681b      	ldr	r3, [r3, #0]
 801c1f8:	22fc      	movs	r2, #252	@ 0xfc
 801c1fa:	589b      	ldr	r3, [r3, r2]
 801c1fc:	653b      	str	r3, [r7, #80]	@ 0x50
                    for (class_index = 0; class_index < _ux_system_slave -> ux_system_slave_max_class; class_index++)
                    {
#endif

                        /* Check if this class driver is used.  */
                        if (class_inst -> ux_slave_class_status == UX_USED)
 801c1fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c200:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801c202:	2b01      	cmp	r3, #1
 801c204:	d114      	bne.n	801c230 <_ux_device_stack_configuration_set+0x288>
                        {

                            /* Check if this is the same interface for the same configuration. */
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c206:	2134      	movs	r1, #52	@ 0x34
 801c208:	187b      	adds	r3, r7, r1
 801c20a:	789b      	ldrb	r3, [r3, #2]
 801c20c:	001a      	movs	r2, r3
 801c20e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801c212:	429a      	cmp	r2, r3
 801c214:	d10c      	bne.n	801c230 <_ux_device_stack_configuration_set+0x288>
                                    (configuration_value == class_inst -> ux_slave_class_configuration_number))
 801c216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c218:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
                            if ((interface_descriptor.bInterfaceNumber == class_inst -> ux_slave_class_interface_number) &&
 801c21a:	687a      	ldr	r2, [r7, #4]
 801c21c:	429a      	cmp	r2, r3
 801c21e:	d107      	bne.n	801c230 <_ux_device_stack_configuration_set+0x288>
                            {

                                /* Memorize the class in the class/interface array.  */
                                _ux_system_slave -> ux_system_slave_interface_class_array[interface_descriptor.bInterfaceNumber] = class_inst;
 801c220:	4b13      	ldr	r3, [pc, #76]	@ (801c270 <_ux_device_stack_configuration_set+0x2c8>)
 801c222:	681b      	ldr	r3, [r3, #0]
 801c224:	187a      	adds	r2, r7, r1
 801c226:	7892      	ldrb	r2, [r2, #2]
 801c228:	3240      	adds	r2, #64	@ 0x40
 801c22a:	0092      	lsls	r2, r2, #2
 801c22c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801c22e:	50d1      	str	r1, [r2, r3]
                    }
#endif
                }

                /* Set the interface.  */
                _ux_device_stack_interface_set(device_framework, device_framework_length, 0);
 801c230:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 801c232:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801c234:	2200      	movs	r2, #0
 801c236:	0018      	movs	r0, r3
 801c238:	f000 fe8a 	bl	801cf50 <_ux_device_stack_interface_set>
            }
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801c23c:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 801c23e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c240:	1ad3      	subs	r3, r2, r3
 801c242:	67bb      	str	r3, [r7, #120]	@ 0x78

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801c244:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801c246:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c248:	18d3      	adds	r3, r2, r3
 801c24a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    while (device_framework_length != 0)
 801c24c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801c24e:	2b00      	cmp	r3, #0
 801c250:	d000      	beq.n	801c254 <_ux_device_stack_configuration_set+0x2ac>
 801c252:	e76c      	b.n	801c12e <_ux_device_stack_configuration_set+0x186>
    }

    /* Mark the device as configured now. */
    device -> ux_slave_device_state =  UX_DEVICE_CONFIGURED;
 801c254:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c256:	2203      	movs	r2, #3
 801c258:	601a      	str	r2, [r3, #0]

    /* The DCD needs to update the device state too.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CHANGE_STATE, (VOID *) UX_DEVICE_CONFIGURED);
 801c25a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c25c:	699b      	ldr	r3, [r3, #24]
 801c25e:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c260:	2203      	movs	r2, #3
 801c262:	2113      	movs	r1, #19
 801c264:	4798      	blx	r3

    /* Configuration mounted. */
    return(UX_SUCCESS);
 801c266:	2300      	movs	r3, #0
}
 801c268:	0018      	movs	r0, r3
 801c26a:	46bd      	mov	sp, r7
 801c26c:	b021      	add	sp, #132	@ 0x84
 801c26e:	bd90      	pop	{r4, r7, pc}
 801c270:	20003b20 	.word	0x20003b20
 801c274:	20000058 	.word	0x20000058
 801c278:	20000060 	.word	0x20000060

0801c27c <_ux_device_stack_control_request_process>:
/*                                            process with print class,   */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_control_request_process(UX_SLAVE_TRANSFER *transfer_request)
{
 801c27c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801c27e:	b09d      	sub	sp, #116	@ 0x74
 801c280:	af02      	add	r7, sp, #8
 801c282:	6078      	str	r0, [r7, #4]
ULONG                       request;
ULONG                       request_value;
ULONG                       request_index;
ULONG                       request_length;
ULONG                       class_index;
UINT                        status =  UX_ERROR;
 801c284:	23ff      	movs	r3, #255	@ 0xff
 801c286:	65fb      	str	r3, [r7, #92]	@ 0x5c
UX_SLAVE_ENDPOINT           *endpoint;
ULONG                       application_data_length;

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c288:	4ba6      	ldr	r3, [pc, #664]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c28a:	681b      	ldr	r3, [r3, #0]
 801c28c:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c28e:	4ba5      	ldr	r3, [pc, #660]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c290:	681b      	ldr	r3, [r3, #0]
 801c292:	3324      	adds	r3, #36	@ 0x24
 801c294:	657b      	str	r3, [r7, #84]	@ 0x54

    /* Ensure that the Setup request has been received correctly.  */
    if (transfer_request -> ux_slave_transfer_request_completion_code == UX_SUCCESS)
 801c296:	687b      	ldr	r3, [r7, #4]
 801c298:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c29a:	2b00      	cmp	r3, #0
 801c29c:	d000      	beq.n	801c2a0 <_ux_device_stack_control_request_process+0x24>
 801c29e:	e13b      	b.n	801c518 <_ux_device_stack_control_request_process+0x29c>
    {

        /* Seems so far, the Setup request is valid. Extract all fields of
           the request.  */
        request_type   =   *transfer_request -> ux_slave_transfer_request_setup;
 801c2a0:	687b      	ldr	r3, [r7, #4]
 801c2a2:	223c      	movs	r2, #60	@ 0x3c
 801c2a4:	5c9b      	ldrb	r3, [r3, r2]
 801c2a6:	667b      	str	r3, [r7, #100]	@ 0x64
        request        =   *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801c2a8:	687b      	ldr	r3, [r7, #4]
 801c2aa:	223d      	movs	r2, #61	@ 0x3d
 801c2ac:	5c9b      	ldrb	r3, [r3, r2]
 801c2ae:	653b      	str	r3, [r7, #80]	@ 0x50
        request_value  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801c2b0:	687b      	ldr	r3, [r7, #4]
 801c2b2:	333c      	adds	r3, #60	@ 0x3c
 801c2b4:	3302      	adds	r3, #2
 801c2b6:	0018      	movs	r0, r3
 801c2b8:	f001 fd84 	bl	801ddc4 <_ux_utility_short_get>
 801c2bc:	0003      	movs	r3, r0
 801c2be:	64fb      	str	r3, [r7, #76]	@ 0x4c
        request_index  =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX);
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	333c      	adds	r3, #60	@ 0x3c
 801c2c4:	3304      	adds	r3, #4
 801c2c6:	0018      	movs	r0, r3
 801c2c8:	f001 fd7c 	bl	801ddc4 <_ux_utility_short_get>
 801c2cc:	0003      	movs	r3, r0
 801c2ce:	64bb      	str	r3, [r7, #72]	@ 0x48
        request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801c2d0:	687b      	ldr	r3, [r7, #4]
 801c2d2:	333c      	adds	r3, #60	@ 0x3c
 801c2d4:	3306      	adds	r3, #6
 801c2d6:	0018      	movs	r0, r3
 801c2d8:	f001 fd74 	bl	801ddc4 <_ux_utility_short_get>
 801c2dc:	0003      	movs	r3, r0
 801c2de:	647b      	str	r3, [r7, #68]	@ 0x44

        /* Filter for GET_DESCRIPTOR/SET_DESCRIPTOR commands. If the descriptor to be returned is not a standard descriptor,
           treat the command as a CLASS command.  */
        if ((request == UX_GET_DESCRIPTOR || request == UX_SET_DESCRIPTOR) && (((request_value >> 8) & UX_REQUEST_TYPE) != UX_REQUEST_TYPE_STANDARD))
 801c2e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c2e2:	2b06      	cmp	r3, #6
 801c2e4:	d002      	beq.n	801c2ec <_ux_device_stack_control_request_process+0x70>
 801c2e6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c2e8:	2b07      	cmp	r3, #7
 801c2ea:	d10c      	bne.n	801c306 <_ux_device_stack_control_request_process+0x8a>
 801c2ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c2ee:	0a1b      	lsrs	r3, r3, #8
 801c2f0:	2260      	movs	r2, #96	@ 0x60
 801c2f2:	4013      	ands	r3, r2
 801c2f4:	d007      	beq.n	801c306 <_ux_device_stack_control_request_process+0x8a>
        {        

            /* This request is to be handled by the class layer.  */
            request_type &=  (UINT)~UX_REQUEST_TYPE;
 801c2f6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c2f8:	2260      	movs	r2, #96	@ 0x60
 801c2fa:	4393      	bics	r3, r2
 801c2fc:	667b      	str	r3, [r7, #100]	@ 0x64
            request_type |= UX_REQUEST_TYPE_CLASS;
 801c2fe:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c300:	2220      	movs	r2, #32
 801c302:	4313      	orrs	r3, r2
 801c304:	667b      	str	r3, [r7, #100]	@ 0x64
        }                   

        /* Check if there is a vendor registered function at the application layer.  If the request
           is VENDOR and the request match, pass the request to the application.  */
        if ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR)
 801c306:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c308:	2260      	movs	r2, #96	@ 0x60
 801c30a:	4013      	ands	r3, r2
 801c30c:	2b40      	cmp	r3, #64	@ 0x40
 801c30e:	d140      	bne.n	801c392 <_ux_device_stack_control_request_process+0x116>
        {

            /* Check the request demanded and compare it to the application registered one.  */
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801c310:	4b84      	ldr	r3, [pc, #528]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c312:	681a      	ldr	r2, [r3, #0]
 801c314:	23b6      	movs	r3, #182	@ 0xb6
 801c316:	005b      	lsls	r3, r3, #1
 801c318:	58d3      	ldr	r3, [r2, r3]
 801c31a:	2b00      	cmp	r3, #0
 801c31c:	d039      	beq.n	801c392 <_ux_device_stack_control_request_process+0x116>
                request == _ux_system_slave -> ux_system_slave_device_vendor_request)
 801c31e:	4b81      	ldr	r3, [pc, #516]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c320:	681a      	ldr	r2, [r3, #0]
 801c322:	23b4      	movs	r3, #180	@ 0xb4
 801c324:	005b      	lsls	r3, r3, #1
 801c326:	58d3      	ldr	r3, [r2, r3]
            if (_ux_system_slave -> ux_system_slave_device_vendor_request_function != UX_NULL &&
 801c328:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 801c32a:	429a      	cmp	r2, r3
 801c32c:	d131      	bne.n	801c392 <_ux_device_stack_control_request_process+0x116>
            {

                /* This is a Microsoft extended function. It happens before the device is configured. 
                   The request is passed to the application directly.  */
                application_data_length = UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH;
 801c32e:	2380      	movs	r3, #128	@ 0x80
 801c330:	005b      	lsls	r3, r3, #1
 801c332:	60fb      	str	r3, [r7, #12]
                status = _ux_system_slave -> ux_system_slave_device_vendor_request_function(request, request_value, 
 801c334:	4b7b      	ldr	r3, [pc, #492]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c336:	681a      	ldr	r2, [r3, #0]
 801c338:	23b6      	movs	r3, #182	@ 0xb6
 801c33a:	005b      	lsls	r3, r3, #1
 801c33c:	58d4      	ldr	r4, [r2, r3]
 801c33e:	687b      	ldr	r3, [r7, #4]
 801c340:	68db      	ldr	r3, [r3, #12]
 801c342:	6c7e      	ldr	r6, [r7, #68]	@ 0x44
 801c344:	6cbd      	ldr	r5, [r7, #72]	@ 0x48
 801c346:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c348:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 801c34a:	220c      	movs	r2, #12
 801c34c:	18ba      	adds	r2, r7, r2
 801c34e:	9201      	str	r2, [sp, #4]
 801c350:	9300      	str	r3, [sp, #0]
 801c352:	0033      	movs	r3, r6
 801c354:	002a      	movs	r2, r5
 801c356:	47a0      	blx	r4
 801c358:	0003      	movs	r3, r0
 801c35a:	65fb      	str	r3, [r7, #92]	@ 0x5c
                                                                                            request_index, request_length, 
                                                                                            transfer_request -> ux_slave_transfer_request_data_pointer,
                                                                                            &application_data_length);

                /* Check the status from the application.  */
                if (status == UX_SUCCESS)
 801c35c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c35e:	2b00      	cmp	r3, #0
 801c360:	d110      	bne.n	801c384 <_ux_device_stack_control_request_process+0x108>
                {
                
                    /* Get the control endpoint associated with the device.  */
                    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c362:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c364:	3318      	adds	r3, #24
 801c366:	643b      	str	r3, [r7, #64]	@ 0x40
    
                    /* Get the pointer to the transfer request associated with the control endpoint.  */
                    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c368:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c36a:	3320      	adds	r3, #32
 801c36c:	607b      	str	r3, [r7, #4]
    
                    /* Set the direction to OUT.  */
                    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	2203      	movs	r2, #3
 801c372:	629a      	str	r2, [r3, #40]	@ 0x28

                    /* Perform the data transfer.  */
                    _ux_device_stack_transfer_request(transfer_request, application_data_length, request_length);
 801c374:	68f9      	ldr	r1, [r7, #12]
 801c376:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c378:	687b      	ldr	r3, [r7, #4]
 801c37a:	0018      	movs	r0, r3
 801c37c:	f001 f83b 	bl	801d3f6 <_ux_device_stack_transfer_request>

                    /* We are done here.  */
                    return(UX_SUCCESS);
 801c380:	2300      	movs	r3, #0
 801c382:	e0ca      	b.n	801c51a <_ux_device_stack_control_request_process+0x29e>
                }
                else
                {

                    /* The application did not like the vendor command format, stall the control endpoint.  */
                    _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c384:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c386:	3318      	adds	r3, #24
 801c388:	0018      	movs	r0, r3
 801c38a:	f000 fb45 	bl	801ca18 <_ux_device_stack_endpoint_stall>
                    
                    /* We are done here.  */
                    return(UX_SUCCESS);
 801c38e:	2300      	movs	r3, #0
 801c390:	e0c3      	b.n	801c51a <_ux_device_stack_control_request_process+0x29e>
            }
        }

        /* Check the destination of the request. If the request is of type CLASS or VENDOR_SPECIFIC,
           the function has to be passed to the class layer.  */
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801c392:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c394:	2260      	movs	r2, #96	@ 0x60
 801c396:	4013      	ands	r3, r2
 801c398:	2b20      	cmp	r3, #32
 801c39a:	d004      	beq.n	801c3a6 <_ux_device_stack_control_request_process+0x12a>
            ((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_VENDOR))
 801c39c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c39e:	2260      	movs	r2, #96	@ 0x60
 801c3a0:	4013      	ands	r3, r2
        if (((request_type & UX_REQUEST_TYPE) == UX_REQUEST_TYPE_CLASS) ||
 801c3a2:	2b40      	cmp	r3, #64	@ 0x40
 801c3a4:	d152      	bne.n	801c44c <_ux_device_stack_control_request_process+0x1d0>
        {

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_REQUEST;
 801c3a6:	2310      	movs	r3, #16
 801c3a8:	18fb      	adds	r3, r7, r3
 801c3aa:	2204      	movs	r2, #4
 801c3ac:	601a      	str	r2, [r3, #0]

            /* We need to find which class this request is for.  */
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801c3ae:	2300      	movs	r3, #0
 801c3b0:	663b      	str	r3, [r7, #96]	@ 0x60
 801c3b2:	e03c      	b.n	801c42e <_ux_device_stack_control_request_process+0x1b2>
            {

                /* Get the class for the interface.  */
                class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[class_index];
 801c3b4:	4b5b      	ldr	r3, [pc, #364]	@ (801c524 <_ux_device_stack_control_request_process+0x2a8>)
 801c3b6:	681b      	ldr	r3, [r3, #0]
 801c3b8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c3ba:	3240      	adds	r2, #64	@ 0x40
 801c3bc:	0092      	lsls	r2, r2, #2
 801c3be:	58d3      	ldr	r3, [r2, r3]
 801c3c0:	63fb      	str	r3, [r7, #60]	@ 0x3c

                /* If class is not ready, try next.  */
                if (class_ptr == UX_NULL)
 801c3c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c3c4:	2b00      	cmp	r3, #0
 801c3c6:	d02c      	beq.n	801c422 <_ux_device_stack_control_request_process+0x1a6>
                    continue;

                /* Is the request target to an interface?  */
                if ((request_type & UX_REQUEST_TARGET) == UX_REQUEST_TARGET_INTERFACE)
 801c3c8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c3ca:	2203      	movs	r2, #3
 801c3cc:	4013      	ands	r3, r2
 801c3ce:	2b01      	cmp	r3, #1
 801c3d0:	d118      	bne.n	801c404 <_ux_device_stack_control_request_process+0x188>
                       the request index, we should go to the next one.  */
                    /* For printer class (0x07) GET_DEVICE_ID (0x00) the high byte of 
                       wIndex is interface index (for recommended index sequence the interface
                       number is same as interface index inside configuration).
                     */
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801c3d2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c3d4:	2ba1      	cmp	r3, #161	@ 0xa1
 801c3d6:	d10f      	bne.n	801c3f8 <_ux_device_stack_control_request_process+0x17c>
 801c3d8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c3da:	2b00      	cmp	r3, #0
 801c3dc:	d10c      	bne.n	801c3f8 <_ux_device_stack_control_request_process+0x17c>
                        (class_ptr -> ux_slave_class_interface -> ux_slave_interface_descriptor.bInterfaceClass == 0x07))
 801c3de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c3e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801c3e2:	7c5b      	ldrb	r3, [r3, #17]
                    if ((request_type == 0xA1) && (request == 0x00) &&
 801c3e4:	2b07      	cmp	r3, #7
 801c3e6:	d107      	bne.n	801c3f8 <_ux_device_stack_control_request_process+0x17c>
                    {

                        /* Check wIndex high byte.  */
                        if(*(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_INDEX + 1) != class_index)
 801c3e8:	687b      	ldr	r3, [r7, #4]
 801c3ea:	2241      	movs	r2, #65	@ 0x41
 801c3ec:	5c9b      	ldrb	r3, [r3, r2]
 801c3ee:	001a      	movs	r2, r3
 801c3f0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c3f2:	4293      	cmp	r3, r2
 801c3f4:	d006      	beq.n	801c404 <_ux_device_stack_control_request_process+0x188>
                            continue;
 801c3f6:	e017      	b.n	801c428 <_ux_device_stack_control_request_process+0x1ac>
                    }
                    else
                    {

                        /* Check wIndex low.  */
                        if ((request_index & 0xFF) != class_index)
 801c3f8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c3fa:	22ff      	movs	r2, #255	@ 0xff
 801c3fc:	4013      	ands	r3, r2
 801c3fe:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c400:	429a      	cmp	r2, r3
 801c402:	d110      	bne.n	801c426 <_ux_device_stack_control_request_process+0x1aa>
                            continue;
                    }
                }

                /* Memorize the class in the command.  */
                class_command.ux_slave_class_command_class_ptr = class_ptr;
 801c404:	2110      	movs	r1, #16
 801c406:	187b      	adds	r3, r7, r1
 801c408:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c40a:	621a      	str	r2, [r3, #32]

                /* We have found a potential candidate. Call this registered class entry function.  */
                status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801c40c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c40e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c410:	187a      	adds	r2, r7, r1
 801c412:	0010      	movs	r0, r2
 801c414:	4798      	blx	r3
 801c416:	0003      	movs	r3, r0
 801c418:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* The status simply tells us if the registered class handled the 
                   command - if there was an issue processing the command, it would've 
                   stalled the control endpoint, notifying the host (and not us).  */
                if (status == UX_SUCCESS)
 801c41a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c41c:	2b00      	cmp	r3, #0
 801c41e:	d00a      	beq.n	801c436 <_ux_device_stack_control_request_process+0x1ba>
 801c420:	e002      	b.n	801c428 <_ux_device_stack_control_request_process+0x1ac>
                    continue;
 801c422:	46c0      	nop			@ (mov r8, r8)
 801c424:	e000      	b.n	801c428 <_ux_device_stack_control_request_process+0x1ac>
                            continue;
 801c426:	46c0      	nop			@ (mov r8, r8)
            for (class_index = 0; class_index < UX_MAX_SLAVE_INTERFACES; class_index ++)
 801c428:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c42a:	3301      	adds	r3, #1
 801c42c:	663b      	str	r3, [r7, #96]	@ 0x60
 801c42e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c430:	2b0f      	cmp	r3, #15
 801c432:	d9bf      	bls.n	801c3b4 <_ux_device_stack_control_request_process+0x138>
 801c434:	e000      	b.n	801c438 <_ux_device_stack_control_request_process+0x1bc>

                    /* We are done, break the loop!  */
                    break;
 801c436:	46c0      	nop			@ (mov r8, r8)

                /* Not handled, try next.  */
            }

            /* If no class handled the command, then we have an error here.  */
            if (status != UX_SUCCESS)
 801c438:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c43a:	2b00      	cmp	r3, #0
 801c43c:	d004      	beq.n	801c448 <_ux_device_stack_control_request_process+0x1cc>

                /* We stall the command (request not supported).  */
                _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c43e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c440:	3318      	adds	r3, #24
 801c442:	0018      	movs	r0, r3
 801c444:	f000 fae8 	bl	801ca18 <_ux_device_stack_endpoint_stall>

            /* We are done for class/vendor request.  */
            return(status);
 801c448:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c44a:	e066      	b.n	801c51a <_ux_device_stack_control_request_process+0x29e>
        }

        /* At this point, the request must be a standard request that the device stack should handle.  */
        switch (request)
 801c44c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c44e:	2b0c      	cmp	r3, #12
 801c450:	d857      	bhi.n	801c502 <_ux_device_stack_control_request_process+0x286>
 801c452:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c454:	009a      	lsls	r2, r3, #2
 801c456:	4b34      	ldr	r3, [pc, #208]	@ (801c528 <_ux_device_stack_control_request_process+0x2ac>)
 801c458:	18d3      	adds	r3, r2, r3
 801c45a:	681b      	ldr	r3, [r3, #0]
 801c45c:	469f      	mov	pc, r3
        {

        case UX_GET_STATUS:

            status =  _ux_device_stack_get_status(request_type, request_index, request_length);
 801c45e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c460:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c462:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c464:	0018      	movs	r0, r3
 801c466:	f000 fb09 	bl	801ca7c <_ux_device_stack_get_status>
 801c46a:	0003      	movs	r3, r0
 801c46c:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c46e:	e04b      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_CLEAR_FEATURE:

            status =  _ux_device_stack_clear_feature(request_type, request_value, request_index);
 801c470:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c472:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c474:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c476:	0018      	movs	r0, r3
 801c478:	f7ff fd10 	bl	801be9c <_ux_device_stack_clear_feature>
 801c47c:	0003      	movs	r3, r0
 801c47e:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c480:	e042      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_FEATURE:

            status =  _ux_device_stack_set_feature(request_type, request_value, request_index);
 801c482:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c484:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c486:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c488:	0018      	movs	r0, r3
 801c48a:	f000 fedb 	bl	801d244 <_ux_device_stack_set_feature>
 801c48e:	0003      	movs	r3, r0
 801c490:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c492:	e039      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_ADDRESS:
        
            /* Memorize the address. Some controllers memorize the address here. Some don't.  */
            dcd -> ux_slave_dcd_device_address =  request_value;
 801c494:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c496:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c498:	615a      	str	r2, [r3, #20]

            /* Force the new address.  */
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_SET_DEVICE_ADDRESS, (VOID *) (ALIGN_TYPE) request_value);
 801c49a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c49c:	699b      	ldr	r3, [r3, #24]
 801c49e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c4a0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 801c4a2:	2111      	movs	r1, #17
 801c4a4:	4798      	blx	r3
 801c4a6:	0003      	movs	r3, r0
 801c4a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4aa:	e02d      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_DESCRIPTOR:

            status =  _ux_device_stack_descriptor_send(request_value, request_index, request_length);
 801c4ac:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c4ae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 801c4b0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c4b2:	0018      	movs	r0, r3
 801c4b4:	f000 f83a 	bl	801c52c <_ux_device_stack_descriptor_send>
 801c4b8:	0003      	movs	r3, r0
 801c4ba:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4bc:	e024      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_DESCRIPTOR:

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c4be:	2354      	movs	r3, #84	@ 0x54
 801c4c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4c2:	e021      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_CONFIGURATION:

            status =  _ux_device_stack_configuration_get();
 801c4c4:	f7ff fd4a 	bl	801bf5c <_ux_device_stack_configuration_get>
 801c4c8:	0003      	movs	r3, r0
 801c4ca:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4cc:	e01c      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_SET_CONFIGURATION:

            status =  _ux_device_stack_configuration_set(request_value);
 801c4ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801c4d0:	0018      	movs	r0, r3
 801c4d2:	f7ff fd69 	bl	801bfa8 <_ux_device_stack_configuration_set>
 801c4d6:	0003      	movs	r3, r0
 801c4d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4da:	e015      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        case UX_GET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_get(request_index);
 801c4dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c4de:	0018      	movs	r0, r3
 801c4e0:	f7ff fa10 	bl	801b904 <_ux_device_stack_alternate_setting_get>
 801c4e4:	0003      	movs	r3, r0
 801c4e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4e8:	e00e      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>
                
        case UX_SET_INTERFACE:

            status =  _ux_device_stack_alternate_setting_set(request_index,request_value);
 801c4ea:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c4ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c4ee:	0011      	movs	r1, r2
 801c4f0:	0018      	movs	r0, r3
 801c4f2:	f7ff fa47 	bl	801b984 <_ux_device_stack_alternate_setting_set>
 801c4f6:	0003      	movs	r3, r0
 801c4f8:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c4fa:	e005      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>
                

        case UX_SYNCH_FRAME:

            status = UX_SUCCESS;
 801c4fc:	2300      	movs	r3, #0
 801c4fe:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c500:	e002      	b.n	801c508 <_ux_device_stack_control_request_process+0x28c>

        default :

            status = UX_FUNCTION_NOT_SUPPORTED;
 801c502:	2354      	movs	r3, #84	@ 0x54
 801c504:	65fb      	str	r3, [r7, #92]	@ 0x5c
            break;
 801c506:	46c0      	nop			@ (mov r8, r8)
        }

        if (status != UX_SUCCESS)
 801c508:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c50a:	2b00      	cmp	r3, #0
 801c50c:	d004      	beq.n	801c518 <_ux_device_stack_control_request_process+0x29c>

            /* Stall the control endpoint to issue protocol error. */
            _ux_device_stack_endpoint_stall(&device -> ux_slave_device_control_endpoint);
 801c50e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c510:	3318      	adds	r3, #24
 801c512:	0018      	movs	r0, r3
 801c514:	f000 fa80 	bl	801ca18 <_ux_device_stack_endpoint_stall>
    }

    /* Return the function status.  */
    return(status);
 801c518:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
}
 801c51a:	0018      	movs	r0, r3
 801c51c:	46bd      	mov	sp, r7
 801c51e:	b01b      	add	sp, #108	@ 0x6c
 801c520:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c522:	46c0      	nop			@ (mov r8, r8)
 801c524:	20003b20 	.word	0x20003b20
 801c528:	08027c20 	.word	0x08027c20

0801c52c <_ux_device_stack_descriptor_send>:
/*                                            requests with zero wIndex,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_descriptor_send(ULONG descriptor_type, ULONG request_index, ULONG host_length)
{
 801c52c:	b590      	push	{r4, r7, lr}
 801c52e:	b09b      	sub	sp, #108	@ 0x6c
 801c530:	af00      	add	r7, sp, #0
 801c532:	60f8      	str	r0, [r7, #12]
 801c534:	60b9      	str	r1, [r7, #8]
 801c536:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT               *endpoint;
UCHAR                           *device_framework;
UCHAR                           *device_framework_end;
ULONG                           device_framework_length;
ULONG                           descriptor_length;
ULONG                           target_descriptor_length = 0;
 801c538:	2300      	movs	r3, #0
 801c53a:	657b      	str	r3, [r7, #84]	@ 0x54
UINT                            status =  UX_ERROR;
 801c53c:	23ff      	movs	r3, #255	@ 0xff
 801c53e:	653b      	str	r3, [r7, #80]	@ 0x50

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_DESCRIPTOR_SEND, descriptor_type, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c540:	4bcd      	ldr	r3, [pc, #820]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c542:	681b      	ldr	r3, [r3, #0]
 801c544:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c546:	4bcc      	ldr	r3, [pc, #816]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c548:	681b      	ldr	r3, [r3, #0]
 801c54a:	3324      	adds	r3, #36	@ 0x24
 801c54c:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Get the control endpoint associated with the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801c54e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c550:	3318      	adds	r3, #24
 801c552:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801c554:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c556:	3320      	adds	r3, #32
 801c558:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Set the direction to OUT.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801c55a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c55c:	2203      	movs	r2, #3
 801c55e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Isolate the descriptor index.  */
    descriptor_index =  descriptor_type & 0xff;
 801c560:	68fb      	ldr	r3, [r7, #12]
 801c562:	22ff      	movs	r2, #255	@ 0xff
 801c564:	4013      	ands	r3, r2
 801c566:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Reset the parsed index.  */
    parsed_descriptor_index =  0;
 801c568:	2300      	movs	r3, #0
 801c56a:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Shift the descriptor type in the low byte field.  */
    descriptor_type =  (UCHAR) ((descriptor_type >> 8) & 0xff);
 801c56c:	68fb      	ldr	r3, [r7, #12]
 801c56e:	0a1b      	lsrs	r3, r3, #8
 801c570:	b2db      	uxtb	r3, r3
 801c572:	60fb      	str	r3, [r7, #12]

    /* Default descriptor length is host length.  */
    length =  host_length;
 801c574:	687b      	ldr	r3, [r7, #4]
 801c576:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* What type of descriptor do we need to return?  */
    switch (descriptor_type)
 801c578:	68fb      	ldr	r3, [r7, #12]
 801c57a:	2b0f      	cmp	r3, #15
 801c57c:	d900      	bls.n	801c580 <_ux_device_stack_descriptor_send+0x54>
 801c57e:	e1d8      	b.n	801c932 <_ux_device_stack_descriptor_send+0x406>
 801c580:	68fb      	ldr	r3, [r7, #12]
 801c582:	009a      	lsls	r2, r3, #2
 801c584:	4bbd      	ldr	r3, [pc, #756]	@ (801c87c <_ux_device_stack_descriptor_send+0x350>)
 801c586:	18d3      	adds	r3, r2, r3
 801c588:	681b      	ldr	r3, [r3, #0]
 801c58a:	469f      	mov	pc, r3
    {

    case UX_DEVICE_DESCRIPTOR_ITEM:

		/* Setup device descriptor length.  */
        if (host_length > UX_DEVICE_DESCRIPTOR_LENGTH)
 801c58c:	687b      	ldr	r3, [r7, #4]
 801c58e:	2b12      	cmp	r3, #18
 801c590:	d901      	bls.n	801c596 <_ux_device_stack_descriptor_send+0x6a>
            length =  UX_DEVICE_DESCRIPTOR_LENGTH;
 801c592:	2312      	movs	r3, #18
 801c594:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM:

        /* Setup qualifier descriptor length.  */
        if (descriptor_type == UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM &&
 801c596:	68fb      	ldr	r3, [r7, #12]
 801c598:	2b06      	cmp	r3, #6
 801c59a:	d104      	bne.n	801c5a6 <_ux_device_stack_descriptor_send+0x7a>
 801c59c:	687b      	ldr	r3, [r7, #4]
 801c59e:	2b0a      	cmp	r3, #10
 801c5a0:	d901      	bls.n	801c5a6 <_ux_device_stack_descriptor_send+0x7a>
            host_length > UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH)
            length =  UX_DEVICE_QUALIFIER_DESCRIPTOR_LENGTH;
 801c5a2:	230a      	movs	r3, #10
 801c5a4:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* Fall through.  */
    case UX_OTG_DESCRIPTOR_ITEM:

        /* Setup OTG descriptor length.  */
        if (descriptor_type == UX_OTG_DESCRIPTOR_ITEM &&
 801c5a6:	68fb      	ldr	r3, [r7, #12]
 801c5a8:	2b09      	cmp	r3, #9
 801c5aa:	d104      	bne.n	801c5b6 <_ux_device_stack_descriptor_send+0x8a>
 801c5ac:	687b      	ldr	r3, [r7, #4]
 801c5ae:	2b05      	cmp	r3, #5
 801c5b0:	d901      	bls.n	801c5b6 <_ux_device_stack_descriptor_send+0x8a>
            host_length > UX_OTG_DESCRIPTOR_LENGTH)
            length =  UX_OTG_DESCRIPTOR_LENGTH;
 801c5b2:	2305      	movs	r3, #5
 801c5b4:	64fb      	str	r3, [r7, #76]	@ 0x4c

        /* We may or may not have a device qualifier descriptor.  */
        device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c5b6:	4bb0      	ldr	r3, [pc, #704]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c5b8:	681b      	ldr	r3, [r3, #0]
 801c5ba:	22cc      	movs	r2, #204	@ 0xcc
 801c5bc:	589b      	ldr	r3, [r3, r2]
 801c5be:	663b      	str	r3, [r7, #96]	@ 0x60
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c5c0:	4bad      	ldr	r3, [pc, #692]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c5c2:	681b      	ldr	r3, [r3, #0]
 801c5c4:	22d0      	movs	r2, #208	@ 0xd0
 801c5c6:	589b      	ldr	r3, [r3, r2]
 801c5c8:	65bb      	str	r3, [r7, #88]	@ 0x58
        device_framework_end = device_framework + device_framework_length;
 801c5ca:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c5cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c5ce:	18d3      	adds	r3, r2, r3
 801c5d0:	65fb      	str	r3, [r7, #92]	@ 0x5c

        /* Parse the device framework and locate a device qualifier descriptor.  */
        while (device_framework < device_framework_end)
 801c5d2:	e022      	b.n	801c61a <_ux_device_stack_descriptor_send+0xee>
        {

            /* Get descriptor length.  */
            descriptor_length =  (ULONG) *device_framework;
 801c5d4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c5d6:	781b      	ldrb	r3, [r3, #0]
 801c5d8:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Check if this is a descriptor expected.  */
            if (*(device_framework + 1) == descriptor_type)
 801c5da:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c5dc:	3301      	adds	r3, #1
 801c5de:	781b      	ldrb	r3, [r3, #0]
 801c5e0:	001a      	movs	r2, r3
 801c5e2:	68fb      	ldr	r3, [r7, #12]
 801c5e4:	4293      	cmp	r3, r2
 801c5e6:	d110      	bne.n	801c60a <_ux_device_stack_descriptor_send+0xde>
            {

                /* Copy the device descriptor into the transfer request memory.  */
                _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c5e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c5ea:	68db      	ldr	r3, [r3, #12]
 801c5ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c5ee:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801c5f0:	0018      	movs	r0, r3
 801c5f2:	f001 fb49 	bl	801dc88 <_ux_utility_memory_copy>
                                                device_framework, length); /* Use case of memcpy is verified. */

                /* Perform the data transfer.  */
                status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c5f6:	687a      	ldr	r2, [r7, #4]
 801c5f8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c5fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c5fc:	0018      	movs	r0, r3
 801c5fe:	f000 fefa 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801c602:	0003      	movs	r3, r0
 801c604:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c606:	46c0      	nop			@ (mov r8, r8)
            device_framework_length -=  descriptor_length;

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
        }
        break;
 801c608:	e19e      	b.n	801c948 <_ux_device_stack_descriptor_send+0x41c>
            device_framework_length -=  descriptor_length;
 801c60a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c60e:	1ad3      	subs	r3, r2, r3
 801c610:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework +=  descriptor_length;
 801c612:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c614:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c616:	18d3      	adds	r3, r2, r3
 801c618:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801c61a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c61c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c61e:	429a      	cmp	r2, r3
 801c620:	d3d8      	bcc.n	801c5d4 <_ux_device_stack_descriptor_send+0xa8>
        break;
 801c622:	e191      	b.n	801c948 <_ux_device_stack_descriptor_send+0x41c>
#endif
    case UX_OTHER_SPEED_DESCRIPTOR_ITEM:
        /* Fall through.  */
    case UX_CONFIGURATION_DESCRIPTOR_ITEM:

        if (descriptor_type == UX_OTHER_SPEED_DESCRIPTOR_ITEM)
 801c624:	68fb      	ldr	r3, [r7, #12]
 801c626:	2b07      	cmp	r3, #7
 801c628:	d10e      	bne.n	801c648 <_ux_device_stack_descriptor_send+0x11c>
        {

            /* This request is used by the host to find out the capability of this device
            if it was running at full speed. The behavior is the same as in a GET_CONFIGURATIOn descriptor
            but we do not use the current device framework but rather the full speed framework. */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801c62a:	4b93      	ldr	r3, [pc, #588]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c62c:	681b      	ldr	r3, [r3, #0]
 801c62e:	22d4      	movs	r2, #212	@ 0xd4
 801c630:	589b      	ldr	r3, [r3, r2]
 801c632:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801c634:	4b90      	ldr	r3, [pc, #576]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c636:	681b      	ldr	r3, [r3, #0]
 801c638:	22d8      	movs	r2, #216	@ 0xd8
 801c63a:	589b      	ldr	r3, [r3, r2]
 801c63c:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801c63e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c640:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c642:	18d3      	adds	r3, r2, r3
 801c644:	65fb      	str	r3, [r7, #92]	@ 0x5c
 801c646:	e047      	b.n	801c6d8 <_ux_device_stack_descriptor_send+0x1ac>
        else
        {

            /* We may have multiple configurations !, the index will tell us what
            configuration descriptor we need to return.  */
            device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801c648:	4b8b      	ldr	r3, [pc, #556]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c64a:	681b      	ldr	r3, [r3, #0]
 801c64c:	22cc      	movs	r2, #204	@ 0xcc
 801c64e:	589b      	ldr	r3, [r3, r2]
 801c650:	663b      	str	r3, [r7, #96]	@ 0x60
            device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length;
 801c652:	4b89      	ldr	r3, [pc, #548]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c654:	681b      	ldr	r3, [r3, #0]
 801c656:	22d0      	movs	r2, #208	@ 0xd0
 801c658:	589b      	ldr	r3, [r3, r2]
 801c65a:	65bb      	str	r3, [r7, #88]	@ 0x58
            device_framework_end = device_framework + device_framework_length;
 801c65c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c65e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 801c660:	18d3      	adds	r3, r2, r3
 801c662:	65fb      	str	r3, [r7, #92]	@ 0x5c
        }

        /* Parse the device framework and locate a configuration descriptor.  */
        while (device_framework < device_framework_end)
 801c664:	e038      	b.n	801c6d8 <_ux_device_stack_descriptor_send+0x1ac>
        {

            /* Get descriptor length. */
            descriptor_length =  (ULONG) *device_framework;
 801c666:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c668:	781b      	ldrb	r3, [r3, #0]
 801c66a:	627b      	str	r3, [r7, #36]	@ 0x24

#ifndef UX_BOS_SUPPORT_DISABLE

            /* Check if we are finding BOS descriptor.  */
            if (descriptor_type == UX_BOS_DESCRIPTOR_ITEM)
 801c66c:	68fb      	ldr	r3, [r7, #12]
 801c66e:	2b0f      	cmp	r3, #15
 801c670:	d111      	bne.n	801c696 <_ux_device_stack_descriptor_send+0x16a>
            {
                if (*(device_framework + 1) == UX_BOS_DESCRIPTOR_ITEM)
 801c672:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c674:	3301      	adds	r3, #1
 801c676:	781b      	ldrb	r3, [r3, #0]
 801c678:	2b0f      	cmp	r3, #15
 801c67a:	d125      	bne.n	801c6c8 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Parse the BOS descriptor.  */
                    _ux_utility_descriptor_parse(device_framework,
 801c67c:	2410      	movs	r4, #16
 801c67e:	193b      	adds	r3, r7, r4
 801c680:	497f      	ldr	r1, [pc, #508]	@ (801c880 <_ux_device_stack_descriptor_send+0x354>)
 801c682:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c684:	2204      	movs	r2, #4
 801c686:	f001 f855 	bl	801d734 <_ux_utility_descriptor_parse>
                                _ux_system_bos_descriptor_structure,
                                UX_BOS_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &bos_descriptor);

                    /* Get the length of entire BOS descriptor.  */
                    target_descriptor_length = bos_descriptor.wTotalLength;
 801c68a:	193b      	adds	r3, r7, r4
 801c68c:	885b      	ldrh	r3, [r3, #2]
 801c68e:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Descriptor is found.  */
                    status = UX_SUCCESS;
 801c690:	2300      	movs	r3, #0
 801c692:	653b      	str	r3, [r7, #80]	@ 0x50
                    break;
 801c694:	e024      	b.n	801c6e0 <_ux_device_stack_descriptor_send+0x1b4>

                /* Check if this is a configuration descriptor.  We are cheating here. Instead of creating
                a OTHER SPEED descriptor, we simply scan the configuration descriptor for the Full Speed
                framework and return this configuration after we manually changed the configuration descriptor
                item into a Other Speed Descriptor. */
                if (*(device_framework + 1) == UX_CONFIGURATION_DESCRIPTOR_ITEM)
 801c696:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801c698:	3301      	adds	r3, #1
 801c69a:	781b      	ldrb	r3, [r3, #0]
 801c69c:	2b02      	cmp	r3, #2
 801c69e:	d113      	bne.n	801c6c8 <_ux_device_stack_descriptor_send+0x19c>
                {

                    /* Check the index. It must be the same as the one requested.  */
                    if (parsed_descriptor_index == descriptor_index)
 801c6a0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801c6a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c6a4:	429a      	cmp	r2, r3
 801c6a6:	d10c      	bne.n	801c6c2 <_ux_device_stack_descriptor_send+0x196>
                    {

                        /* Parse the configuration descriptor. */
                        _ux_utility_descriptor_parse(device_framework,
 801c6a8:	2418      	movs	r4, #24
 801c6aa:	193b      	adds	r3, r7, r4
 801c6ac:	4975      	ldr	r1, [pc, #468]	@ (801c884 <_ux_device_stack_descriptor_send+0x358>)
 801c6ae:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 801c6b0:	2208      	movs	r2, #8
 801c6b2:	f001 f83f 	bl	801d734 <_ux_utility_descriptor_parse>
                                    _ux_system_configuration_descriptor_structure,
                                    UX_CONFIGURATION_DESCRIPTOR_ENTRIES,
                                    (UCHAR *) &configuration_descriptor);

                        /* Get the length of entire configuration descriptor.  */
                        target_descriptor_length = configuration_descriptor.wTotalLength;
 801c6b6:	193b      	adds	r3, r7, r4
 801c6b8:	885b      	ldrh	r3, [r3, #2]
 801c6ba:	657b      	str	r3, [r7, #84]	@ 0x54

                        /* Descriptor is found.  */
                        status = UX_SUCCESS;
 801c6bc:	2300      	movs	r3, #0
 801c6be:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801c6c0:	e00e      	b.n	801c6e0 <_ux_device_stack_descriptor_send+0x1b4>
                    }
                    else
                    {

                        /* There may be more configuration descriptors in this framework.  */
                        parsed_descriptor_index++;
 801c6c2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801c6c4:	3301      	adds	r3, #1
 801c6c6:	667b      	str	r3, [r7, #100]	@ 0x64
                    }
                }
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801c6c8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801c6ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6cc:	1ad3      	subs	r3, r2, r3
 801c6ce:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801c6d0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c6d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801c6d4:	18d3      	adds	r3, r2, r3
 801c6d6:	663b      	str	r3, [r7, #96]	@ 0x60
        while (device_framework < device_framework_end)
 801c6d8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801c6da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 801c6dc:	429a      	cmp	r2, r3
 801c6de:	d3c2      	bcc.n	801c666 <_ux_device_stack_descriptor_send+0x13a>
        }

        /* Send the descriptor.  */
        if (status == UX_SUCCESS)
 801c6e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801c6e2:	2b00      	cmp	r3, #0
 801c6e4:	d000      	beq.n	801c6e8 <_ux_device_stack_descriptor_send+0x1bc>
 801c6e6:	e12c      	b.n	801c942 <_ux_device_stack_descriptor_send+0x416>
        {

            /* Ensure the host does not demand a length beyond our descriptor (Windows does that)
                and do not return more than what is allowed.  */
            if (target_descriptor_length < host_length)
 801c6e8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801c6ea:	687b      	ldr	r3, [r7, #4]
 801c6ec:	429a      	cmp	r2, r3
 801c6ee:	d202      	bcs.n	801c6f6 <_ux_device_stack_descriptor_send+0x1ca>
                length =  target_descriptor_length;
 801c6f0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801c6f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c6f4:	e001      	b.n	801c6fa <_ux_device_stack_descriptor_send+0x1ce>
            else
                length =  host_length;
 801c6f6:	687b      	ldr	r3, [r7, #4]
 801c6f8:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* Check buffer length, since total descriptors length may exceed buffer...  */
            if (length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c6fa:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c6fc:	2380      	movs	r3, #128	@ 0x80
 801c6fe:	005b      	lsls	r3, r3, #1
 801c700:	429a      	cmp	r2, r3
 801c702:	d90d      	bls.n	801c720 <_ux_device_stack_descriptor_send+0x1f4>
            {
                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c704:	2212      	movs	r2, #18
 801c706:	2109      	movs	r1, #9
 801c708:	2002      	movs	r0, #2
 801c70a:	f000 ff3f 	bl	801d58c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c70e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c710:	699b      	ldr	r3, [r3, #24]
 801c712:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c714:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c716:	2114      	movs	r1, #20
 801c718:	4798      	blx	r3
 801c71a:	0003      	movs	r3, r0
 801c71c:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c71e:	e113      	b.n	801c948 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* Copy the device descriptor into the transfer request memory.  */
            _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer,
 801c720:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c722:	68db      	ldr	r3, [r3, #12]
 801c724:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801c726:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 801c728:	0018      	movs	r0, r3
 801c72a:	f001 faad 	bl	801dc88 <_ux_utility_memory_copy>
                                device_framework, length); /* Use case of memcpy is verified. */

            /* Now we need to hack the found descriptor because this request expect a requested
                descriptor type instead of the regular descriptor.  */
            *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) = (UCHAR)descriptor_type;
 801c72e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c730:	68db      	ldr	r3, [r3, #12]
 801c732:	3301      	adds	r3, #1
 801c734:	68fa      	ldr	r2, [r7, #12]
 801c736:	b2d2      	uxtb	r2, r2
 801c738:	701a      	strb	r2, [r3, #0]

            /* We can return the configuration descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c73a:	687a      	ldr	r2, [r7, #4]
 801c73c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c73e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c740:	0018      	movs	r0, r3
 801c742:	f000 fe58 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801c746:	0003      	movs	r3, r0
 801c748:	653b      	str	r3, [r7, #80]	@ 0x50
        }
        break;
 801c74a:	e0fa      	b.n	801c942 <_ux_device_stack_descriptor_send+0x416>

    case UX_STRING_DESCRIPTOR_ITEM:

        /* We need to filter for the index 0 which is the language ID string.  */
        if (descriptor_index == 0)
 801c74c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c74e:	2b00      	cmp	r3, #0
 801c750:	d14d      	bne.n	801c7ee <_ux_device_stack_descriptor_send+0x2c2>
        {

            /* We need to check request buffer size in case it's possible exceed. */
            if (_ux_system_slave -> ux_system_slave_language_id_framework_length + 2 > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c752:	4b49      	ldr	r3, [pc, #292]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c754:	681b      	ldr	r3, [r3, #0]
 801c756:	22f0      	movs	r2, #240	@ 0xf0
 801c758:	589b      	ldr	r3, [r3, r2]
 801c75a:	1c9a      	adds	r2, r3, #2
 801c75c:	2380      	movs	r3, #128	@ 0x80
 801c75e:	005b      	lsls	r3, r3, #1
 801c760:	429a      	cmp	r2, r3
 801c762:	d90d      	bls.n	801c780 <_ux_device_stack_descriptor_send+0x254>
            {

                /* Error trap. */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c764:	2212      	movs	r2, #18
 801c766:	2109      	movs	r1, #9
 801c768:	2002      	movs	r0, #2
 801c76a:	f000 ff0f 	bl	801d58c <_ux_system_error_handler>

                /* If trace is enabled, insert this event into the trace buffer.  */
                UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

                /* Stall the endpoint.  */
                status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c76e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c770:	699b      	ldr	r3, [r3, #24]
 801c772:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c774:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c776:	2114      	movs	r1, #20
 801c778:	4798      	blx	r3
 801c77a:	0003      	movs	r3, r0
 801c77c:	653b      	str	r3, [r7, #80]	@ 0x50
                break;
 801c77e:	e0e3      	b.n	801c948 <_ux_device_stack_descriptor_send+0x41c>
            }

            /* We have a request to send back the language ID list. Use the transfer request buffer.  */
            string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c780:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c782:	68db      	ldr	r3, [r3, #12]
 801c784:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Store the total length of the response.  */
            *string_memory =  (UCHAR)(_ux_system_slave -> ux_system_slave_language_id_framework_length + 2);
 801c786:	4b3c      	ldr	r3, [pc, #240]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c788:	681b      	ldr	r3, [r3, #0]
 801c78a:	22f0      	movs	r2, #240	@ 0xf0
 801c78c:	589b      	ldr	r3, [r3, r2]
 801c78e:	b2db      	uxtb	r3, r3
 801c790:	3302      	adds	r3, #2
 801c792:	b2da      	uxtb	r2, r3
 801c794:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c796:	701a      	strb	r2, [r3, #0]

            /* Store the descriptor type.  */
            *(string_memory +1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c79a:	3301      	adds	r3, #1
 801c79c:	2203      	movs	r2, #3
 801c79e:	701a      	strb	r2, [r3, #0]

            /* Store the language ID into the buffer.  */
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c7a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c7a2:	1c98      	adds	r0, r3, #2
 801c7a4:	4b34      	ldr	r3, [pc, #208]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7a6:	681b      	ldr	r3, [r3, #0]
 801c7a8:	22ec      	movs	r2, #236	@ 0xec
 801c7aa:	5899      	ldr	r1, [r3, r2]
                                                        _ux_system_slave -> ux_system_slave_language_id_framework_length); /* Use case of memcpy is verified. */
 801c7ac:	4b32      	ldr	r3, [pc, #200]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7ae:	681b      	ldr	r3, [r3, #0]
            _ux_utility_memory_copy(string_memory+2, _ux_system_slave -> ux_system_slave_language_id_framework,
 801c7b0:	22f0      	movs	r2, #240	@ 0xf0
 801c7b2:	589b      	ldr	r3, [r3, r2]
 801c7b4:	001a      	movs	r2, r3
 801c7b6:	f001 fa67 	bl	801dc88 <_ux_utility_memory_copy>

            /* Filter the length asked/required.  */
            if (host_length > _ux_system_slave -> ux_system_slave_language_id_framework_length + 2)
 801c7ba:	4b2f      	ldr	r3, [pc, #188]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7bc:	681b      	ldr	r3, [r3, #0]
 801c7be:	22f0      	movs	r2, #240	@ 0xf0
 801c7c0:	589b      	ldr	r3, [r3, r2]
 801c7c2:	3302      	adds	r3, #2
 801c7c4:	687a      	ldr	r2, [r7, #4]
 801c7c6:	429a      	cmp	r2, r3
 801c7c8:	d906      	bls.n	801c7d8 <_ux_device_stack_descriptor_send+0x2ac>
                length =  _ux_system_slave -> ux_system_slave_language_id_framework_length + 2;
 801c7ca:	4b2b      	ldr	r3, [pc, #172]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7cc:	681b      	ldr	r3, [r3, #0]
 801c7ce:	22f0      	movs	r2, #240	@ 0xf0
 801c7d0:	589b      	ldr	r3, [r3, r2]
 801c7d2:	3302      	adds	r3, #2
 801c7d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c7d6:	e001      	b.n	801c7dc <_ux_device_stack_descriptor_send+0x2b0>
            else
                length =  host_length;
 801c7d8:	687b      	ldr	r3, [r7, #4]
 801c7da:	64fb      	str	r3, [r7, #76]	@ 0x4c

            /* We can return the string language ID descriptor.  */
            status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c7dc:	687a      	ldr	r2, [r7, #4]
 801c7de:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c7e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c7e2:	0018      	movs	r0, r3
 801c7e4:	f000 fe07 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801c7e8:	0003      	movs	r3, r0
 801c7ea:	653b      	str	r3, [r7, #80]	@ 0x50
                /* Could not find the required string index. Stall the endpoint.  */
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
                return(UX_ERROR);
            }
        }
        break;
 801c7ec:	e0ab      	b.n	801c946 <_ux_device_stack_descriptor_send+0x41a>
            string_framework =  _ux_system_slave -> ux_system_slave_string_framework;
 801c7ee:	4b22      	ldr	r3, [pc, #136]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7f0:	681b      	ldr	r3, [r3, #0]
 801c7f2:	22e4      	movs	r2, #228	@ 0xe4
 801c7f4:	589b      	ldr	r3, [r3, r2]
 801c7f6:	64bb      	str	r3, [r7, #72]	@ 0x48
            string_framework_length =  _ux_system_slave -> ux_system_slave_string_framework_length;
 801c7f8:	4b1f      	ldr	r3, [pc, #124]	@ (801c878 <_ux_device_stack_descriptor_send+0x34c>)
 801c7fa:	681b      	ldr	r3, [r3, #0]
 801c7fc:	22e8      	movs	r2, #232	@ 0xe8
 801c7fe:	589b      	ldr	r3, [r3, r2]
 801c800:	647b      	str	r3, [r7, #68]	@ 0x44
            while (string_framework_length != 0)
 801c802:	e087      	b.n	801c914 <_ux_device_stack_descriptor_send+0x3e8>
                if (_ux_utility_short_get(string_framework) == request_index)
 801c804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c806:	0018      	movs	r0, r3
 801c808:	f001 fadc 	bl	801ddc4 <_ux_utility_short_get>
 801c80c:	0002      	movs	r2, r0
 801c80e:	68bb      	ldr	r3, [r7, #8]
 801c810:	4293      	cmp	r3, r2
 801c812:	d170      	bne.n	801c8f6 <_ux_device_stack_descriptor_send+0x3ca>
                    if (*(string_framework + 2) == descriptor_index)
 801c814:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c816:	3302      	adds	r3, #2
 801c818:	781b      	ldrb	r3, [r3, #0]
 801c81a:	001a      	movs	r2, r3
 801c81c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801c81e:	4293      	cmp	r3, r2
 801c820:	d169      	bne.n	801c8f6 <_ux_device_stack_descriptor_send+0x3ca>
                        if (((*(string_framework + 3)*2) + 2) > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801c822:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c824:	3303      	adds	r3, #3
 801c826:	781b      	ldrb	r3, [r3, #0]
 801c828:	3301      	adds	r3, #1
 801c82a:	005a      	lsls	r2, r3, #1
 801c82c:	2380      	movs	r3, #128	@ 0x80
 801c82e:	005b      	lsls	r3, r3, #1
 801c830:	429a      	cmp	r2, r3
 801c832:	dd0d      	ble.n	801c850 <_ux_device_stack_descriptor_send+0x324>
                            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DEVICE_STACK, UX_MEMORY_INSUFFICIENT);
 801c834:	2212      	movs	r2, #18
 801c836:	2109      	movs	r1, #9
 801c838:	2002      	movs	r0, #2
 801c83a:	f000 fea7 	bl	801d58c <_ux_system_error_handler>
                            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c83e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c840:	699b      	ldr	r3, [r3, #24]
 801c842:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c844:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c846:	2114      	movs	r1, #20
 801c848:	4798      	blx	r3
 801c84a:	0003      	movs	r3, r0
 801c84c:	653b      	str	r3, [r7, #80]	@ 0x50
                            break;
 801c84e:	e065      	b.n	801c91c <_ux_device_stack_descriptor_send+0x3f0>
                        string_memory =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801c850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c852:	68db      	ldr	r3, [r3, #12]
 801c854:	62bb      	str	r3, [r7, #40]	@ 0x28
                        *string_memory =  (UCHAR)((*(string_framework + 3)*2) + 2);
 801c856:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c858:	3303      	adds	r3, #3
 801c85a:	781b      	ldrb	r3, [r3, #0]
 801c85c:	3301      	adds	r3, #1
 801c85e:	b2db      	uxtb	r3, r3
 801c860:	18db      	adds	r3, r3, r3
 801c862:	b2da      	uxtb	r2, r3
 801c864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c866:	701a      	strb	r2, [r3, #0]
                        *(string_memory + 1) =  UX_STRING_DESCRIPTOR_ITEM;
 801c868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c86a:	3301      	adds	r3, #1
 801c86c:	2203      	movs	r2, #3
 801c86e:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c870:	2300      	movs	r3, #0
 801c872:	643b      	str	r3, [r7, #64]	@ 0x40
 801c874:	e01d      	b.n	801c8b2 <_ux_device_stack_descriptor_send+0x386>
 801c876:	46c0      	nop			@ (mov r8, r8)
 801c878:	20003b20 	.word	0x20003b20
 801c87c:	08027c54 	.word	0x08027c54
 801c880:	2000006c 	.word	0x2000006c
 801c884:	20000058 	.word	0x20000058
                            *(string_memory + 2 + (string_length * 2)) =  *(string_framework + 4 + string_length);
 801c888:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c88a:	3304      	adds	r3, #4
 801c88c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c88e:	18d2      	adds	r2, r2, r3
 801c890:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c892:	3301      	adds	r3, #1
 801c894:	005b      	lsls	r3, r3, #1
 801c896:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 801c898:	18cb      	adds	r3, r1, r3
 801c89a:	7812      	ldrb	r2, [r2, #0]
 801c89c:	701a      	strb	r2, [r3, #0]
                            *(string_memory + 2 + (string_length * 2) + 1) =  0;
 801c89e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c8a0:	005b      	lsls	r3, r3, #1
 801c8a2:	3303      	adds	r3, #3
 801c8a4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801c8a6:	18d3      	adds	r3, r2, r3
 801c8a8:	2200      	movs	r2, #0
 801c8aa:	701a      	strb	r2, [r3, #0]
                        for (string_length = 0; string_length <  *(string_framework + 3) ; string_length ++)
 801c8ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c8ae:	3301      	adds	r3, #1
 801c8b0:	643b      	str	r3, [r7, #64]	@ 0x40
 801c8b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c8b4:	3303      	adds	r3, #3
 801c8b6:	781b      	ldrb	r3, [r3, #0]
 801c8b8:	001a      	movs	r2, r3
 801c8ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801c8bc:	4293      	cmp	r3, r2
 801c8be:	d3e3      	bcc.n	801c888 <_ux_device_stack_descriptor_send+0x35c>
                        if (host_length > (UINT)((*(string_framework + 3)*2) + 2))
 801c8c0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c8c2:	3303      	adds	r3, #3
 801c8c4:	781b      	ldrb	r3, [r3, #0]
 801c8c6:	3301      	adds	r3, #1
 801c8c8:	005b      	lsls	r3, r3, #1
 801c8ca:	001a      	movs	r2, r3
 801c8cc:	687b      	ldr	r3, [r7, #4]
 801c8ce:	4293      	cmp	r3, r2
 801c8d0:	d906      	bls.n	801c8e0 <_ux_device_stack_descriptor_send+0x3b4>
                            length =  (ULONG)((*(string_framework + 3)*2) + 2);
 801c8d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c8d4:	3303      	adds	r3, #3
 801c8d6:	781b      	ldrb	r3, [r3, #0]
 801c8d8:	3301      	adds	r3, #1
 801c8da:	005b      	lsls	r3, r3, #1
 801c8dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801c8de:	e001      	b.n	801c8e4 <_ux_device_stack_descriptor_send+0x3b8>
                            length =  host_length;
 801c8e0:	687b      	ldr	r3, [r7, #4]
 801c8e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
                        status =  _ux_device_stack_transfer_request(transfer_request, length, host_length);
 801c8e4:	687a      	ldr	r2, [r7, #4]
 801c8e6:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801c8e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c8ea:	0018      	movs	r0, r3
 801c8ec:	f000 fd83 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801c8f0:	0003      	movs	r3, r0
 801c8f2:	653b      	str	r3, [r7, #80]	@ 0x50
                        break;
 801c8f4:	e012      	b.n	801c91c <_ux_device_stack_descriptor_send+0x3f0>
                string_framework_length -=  (ULONG) *(string_framework + 3) + 4;
 801c8f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c8f8:	3303      	adds	r3, #3
 801c8fa:	781b      	ldrb	r3, [r3, #0]
 801c8fc:	001a      	movs	r2, r3
 801c8fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c900:	1a9b      	subs	r3, r3, r2
 801c902:	3b04      	subs	r3, #4
 801c904:	647b      	str	r3, [r7, #68]	@ 0x44
                string_framework +=  (ULONG) *(string_framework + 3) + 4;
 801c906:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801c908:	3303      	adds	r3, #3
 801c90a:	781b      	ldrb	r3, [r3, #0]
 801c90c:	3304      	adds	r3, #4
 801c90e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801c910:	18d3      	adds	r3, r2, r3
 801c912:	64bb      	str	r3, [r7, #72]	@ 0x48
            while (string_framework_length != 0)
 801c914:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c916:	2b00      	cmp	r3, #0
 801c918:	d000      	beq.n	801c91c <_ux_device_stack_descriptor_send+0x3f0>
 801c91a:	e773      	b.n	801c804 <_ux_device_stack_descriptor_send+0x2d8>
            if (string_framework_length == 0)
 801c91c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c91e:	2b00      	cmp	r3, #0
 801c920:	d111      	bne.n	801c946 <_ux_device_stack_descriptor_send+0x41a>
                dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c922:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c924:	699b      	ldr	r3, [r3, #24]
 801c926:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c928:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c92a:	2114      	movs	r1, #20
 801c92c:	4798      	blx	r3
                return(UX_ERROR);
 801c92e:	23ff      	movs	r3, #255	@ 0xff
 801c930:	e00b      	b.n	801c94a <_ux_device_stack_descriptor_send+0x41e>

    default:

        /* Stall the endpoint.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801c932:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c934:	699b      	ldr	r3, [r3, #24]
 801c936:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c938:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c93a:	2114      	movs	r1, #20
 801c93c:	4798      	blx	r3
        return(UX_ERROR);
 801c93e:	23ff      	movs	r3, #255	@ 0xff
 801c940:	e003      	b.n	801c94a <_ux_device_stack_descriptor_send+0x41e>
        break;
 801c942:	46c0      	nop			@ (mov r8, r8)
 801c944:	e000      	b.n	801c948 <_ux_device_stack_descriptor_send+0x41c>
        break;
 801c946:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return the status to the caller.  */
    return(status);
 801c948:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
}
 801c94a:	0018      	movs	r0, r3
 801c94c:	46bd      	mov	sp, r7
 801c94e:	b01b      	add	sp, #108	@ 0x6c
 801c950:	bd90      	pop	{r4, r7, pc}
 801c952:	46c0      	nop			@ (mov r8, r8)

0801c954 <_ux_device_stack_disconnect>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_disconnect(VOID)
{
 801c954:	b580      	push	{r7, lr}
 801c956:	b092      	sub	sp, #72	@ 0x48
 801c958:	af00      	add	r7, sp, #0
#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
UX_SLAVE_INTERFACE          *next_interface; 
#endif
UX_SLAVE_CLASS              *class_ptr;
UX_SLAVE_CLASS_COMMAND      class_command;
UINT                        status = UX_ERROR;
 801c95a:	23ff      	movs	r3, #255	@ 0xff
 801c95c:	643b      	str	r3, [r7, #64]	@ 0x40
                        
    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801c95e:	4b2d      	ldr	r3, [pc, #180]	@ (801ca14 <_ux_device_stack_disconnect+0xc0>)
 801c960:	681b      	ldr	r3, [r3, #0]
 801c962:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801c964:	4b2b      	ldr	r3, [pc, #172]	@ (801ca14 <_ux_device_stack_disconnect+0xc0>)
 801c966:	681b      	ldr	r3, [r3, #0]
 801c968:	3324      	adds	r3, #36	@ 0x24
 801c96a:	63bb      	str	r3, [r7, #56]	@ 0x38
    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(device);

    /* If the device was in the configured state, there may be interfaces
       attached to the configuration.  */
    if (device -> ux_slave_device_state == UX_DEVICE_CONFIGURED)
 801c96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c96e:	681b      	ldr	r3, [r3, #0]
 801c970:	2b03      	cmp	r3, #3
 801c972:	d127      	bne.n	801c9c4 <_ux_device_stack_disconnect+0x70>
    {
        /* Get the pointer to the first interface.  */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801c974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c976:	2290      	movs	r2, #144	@ 0x90
 801c978:	589b      	ldr	r3, [r3, r2]
 801c97a:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        /* Parse all the interfaces if any.  */
        while (interface_ptr != UX_NULL)
 801c97c:	e01c      	b.n	801c9b8 <_ux_device_stack_disconnect+0x64>
        {
#endif

            /* Build all the fields of the Class Command.  */
            class_command.ux_slave_class_command_request =   UX_SLAVE_CLASS_COMMAND_DEACTIVATE;
 801c97e:	1d3b      	adds	r3, r7, #4
 801c980:	2203      	movs	r2, #3
 801c982:	601a      	str	r2, [r3, #0]
            class_command.ux_slave_class_command_interface =  (VOID *) interface_ptr;
 801c984:	1d3b      	adds	r3, r7, #4
 801c986:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801c988:	609a      	str	r2, [r3, #8]

            /* Get the pointer to the class container of this interface.  */
            class_ptr =  interface_ptr -> ux_slave_interface_class;
 801c98a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c98c:	685b      	ldr	r3, [r3, #4]
 801c98e:	637b      	str	r3, [r7, #52]	@ 0x34
            
            /* Store the class container. */
            class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801c990:	1d3b      	adds	r3, r7, #4
 801c992:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801c994:	621a      	str	r2, [r3, #32]

            /* If there is a class container for this instance, deactivate it.  */
            if (class_ptr != UX_NULL)
 801c996:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c998:	2b00      	cmp	r3, #0
 801c99a:	d004      	beq.n	801c9a6 <_ux_device_stack_disconnect+0x52>
            
                /* Call the class with the DEACTIVATE signal.  */
                class_ptr -> ux_slave_class_entry_function(&class_command);
 801c99c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801c99e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801c9a0:	1d3a      	adds	r2, r7, #4
 801c9a2:	0010      	movs	r0, r2
 801c9a4:	4798      	blx	r3

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Get the next interface.  */
            next_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801c9a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9a8:	699b      	ldr	r3, [r3, #24]
 801c9aa:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

            /* Remove the interface and all endpoints associated with it.  */
            _ux_device_stack_interface_delete(interface_ptr);
 801c9ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9ae:	0018      	movs	r0, r3
 801c9b0:	f000 fa86 	bl	801cec0 <_ux_device_stack_interface_delete>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Now we refresh the interface pointer.  */
            interface_ptr =  next_interface;
 801c9b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801c9b6:	647b      	str	r3, [r7, #68]	@ 0x44
        while (interface_ptr != UX_NULL)
 801c9b8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801c9ba:	2b00      	cmp	r3, #0
 801c9bc:	d1df      	bne.n	801c97e <_ux_device_stack_disconnect+0x2a>
        }
#endif

        /* Mark the device as attached now.  */
        device -> ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801c9be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9c0:	2201      	movs	r2, #1
 801c9c2:	601a      	str	r2, [r3, #0]
    }

    /* If the device was attached, we need to destroy the control endpoint.  */
    if (device -> ux_slave_device_state == UX_DEVICE_ATTACHED)
 801c9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9c6:	681b      	ldr	r3, [r3, #0]
 801c9c8:	2b01      	cmp	r3, #1
 801c9ca:	d108      	bne.n	801c9de <_ux_device_stack_disconnect+0x8a>

        /* Now we can destroy the default control endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c9cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801c9ce:	699b      	ldr	r3, [r3, #24]
                                (VOID *) &device -> ux_slave_device_control_endpoint);
 801c9d0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801c9d2:	3218      	adds	r2, #24
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT,
 801c9d4:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 801c9d6:	210f      	movs	r1, #15
 801c9d8:	4798      	blx	r3
 801c9da:	0003      	movs	r3, r0
 801c9dc:	643b      	str	r3, [r7, #64]	@ 0x40

    /* We are reverting to configuration 0.  */
    device -> ux_slave_device_configuration_selected =  0;
 801c9de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9e0:	2280      	movs	r2, #128	@ 0x80
 801c9e2:	2100      	movs	r1, #0
 801c9e4:	5099      	str	r1, [r3, r2]

    /* Set the device to be non attached.  */
    device -> ux_slave_device_state =  UX_DEVICE_RESET;
 801c9e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801c9e8:	2200      	movs	r2, #0
 801c9ea:	601a      	str	r2, [r3, #0]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801c9ec:	4b09      	ldr	r3, [pc, #36]	@ (801ca14 <_ux_device_stack_disconnect+0xc0>)
 801c9ee:	681a      	ldr	r2, [r3, #0]
 801c9f0:	23b2      	movs	r3, #178	@ 0xb2
 801c9f2:	005b      	lsls	r3, r3, #1
 801c9f4:	58d3      	ldr	r3, [r2, r3]
 801c9f6:	2b00      	cmp	r3, #0
 801c9f8:	d006      	beq.n	801ca08 <_ux_device_stack_disconnect+0xb4>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_REMOVED);
 801c9fa:	4b06      	ldr	r3, [pc, #24]	@ (801ca14 <_ux_device_stack_disconnect+0xc0>)
 801c9fc:	681a      	ldr	r2, [r3, #0]
 801c9fe:	23b2      	movs	r3, #178	@ 0xb2
 801ca00:	005b      	lsls	r3, r3, #1
 801ca02:	58d3      	ldr	r3, [r2, r3]
 801ca04:	200a      	movs	r0, #10
 801ca06:	4798      	blx	r3
    }

    /* Return the status to the caller.  */
    return(status);
 801ca08:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
}
 801ca0a:	0018      	movs	r0, r3
 801ca0c:	46bd      	mov	sp, r7
 801ca0e:	b012      	add	sp, #72	@ 0x48
 801ca10:	bd80      	pop	{r7, pc}
 801ca12:	46c0      	nop			@ (mov r8, r8)
 801ca14:	20003b20 	.word	0x20003b20

0801ca18 <_ux_device_stack_endpoint_stall>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_endpoint_stall(UX_SLAVE_ENDPOINT *endpoint)
{
 801ca18:	b580      	push	{r7, lr}
 801ca1a:	b086      	sub	sp, #24
 801ca1c:	af00      	add	r7, sp, #0
 801ca1e:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_ENDPOINT_STALL, endpoint, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ca20:	4b15      	ldr	r3, [pc, #84]	@ (801ca78 <_ux_device_stack_endpoint_stall+0x60>)
 801ca22:	681b      	ldr	r3, [r3, #0]
 801ca24:	613b      	str	r3, [r7, #16]

    /* Assume device is in an invalid state here in order to reduce code in following 
       section where interrupts are disabled.  */
    status =  UX_ERROR;
 801ca26:	23ff      	movs	r3, #255	@ 0xff
 801ca28:	617b      	str	r3, [r7, #20]

    /* Ensure we don't change the endpoint's state after disconnection routine
       resets it.  */
    UX_DISABLE
 801ca2a:	f002 fd41 	bl	801f4b0 <_ux_utility_interrupt_disable>
 801ca2e:	0003      	movs	r3, r0
 801ca30:	60fb      	str	r3, [r7, #12]

    /* Check if the device is in a valid state; as soon as the device is out 
       of the RESET state, transfers occur and thus endpoints may be stalled. */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801ca32:	4b11      	ldr	r3, [pc, #68]	@ (801ca78 <_ux_device_stack_endpoint_stall+0x60>)
 801ca34:	681b      	ldr	r3, [r3, #0]
 801ca36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ca38:	2b00      	cmp	r3, #0
 801ca3a:	d014      	beq.n	801ca66 <_ux_device_stack_endpoint_stall+0x4e>
        endpoint -> ux_slave_endpoint_state != UX_ENDPOINT_HALTED)
 801ca3c:	687b      	ldr	r3, [r7, #4]
 801ca3e:	685b      	ldr	r3, [r3, #4]
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state != UX_DEVICE_RESET &&
 801ca40:	2b02      	cmp	r3, #2
 801ca42:	d010      	beq.n	801ca66 <_ux_device_stack_endpoint_stall+0x4e>
    {

        /* Stall the endpoint.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801ca44:	693b      	ldr	r3, [r7, #16]
 801ca46:	699b      	ldr	r3, [r3, #24]
 801ca48:	687a      	ldr	r2, [r7, #4]
 801ca4a:	6938      	ldr	r0, [r7, #16]
 801ca4c:	2114      	movs	r1, #20
 801ca4e:	4798      	blx	r3
 801ca50:	0003      	movs	r3, r0
 801ca52:	617b      	str	r3, [r7, #20]

        /* Mark the endpoint state.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) !=
 801ca54:	687b      	ldr	r3, [r7, #4]
 801ca56:	7bdb      	ldrb	r3, [r3, #15]
 801ca58:	001a      	movs	r2, r3
 801ca5a:	2303      	movs	r3, #3
 801ca5c:	4013      	ands	r3, r2
 801ca5e:	d002      	beq.n	801ca66 <_ux_device_stack_endpoint_stall+0x4e>
            UX_CONTROL_ENDPOINT)
            endpoint -> ux_slave_endpoint_state =  UX_ENDPOINT_HALTED;
 801ca60:	687b      	ldr	r3, [r7, #4]
 801ca62:	2202      	movs	r2, #2
 801ca64:	605a      	str	r2, [r3, #4]
    }

    /* Restore interrupts.  */
    UX_RESTORE
 801ca66:	68fb      	ldr	r3, [r7, #12]
 801ca68:	0018      	movs	r0, r3
 801ca6a:	f002 fd30 	bl	801f4ce <_ux_utility_interrupt_restore>

    /* Return completion status.  */
    return(status);       
 801ca6e:	697b      	ldr	r3, [r7, #20]
}
 801ca70:	0018      	movs	r0, r3
 801ca72:	46bd      	mov	sp, r7
 801ca74:	b006      	add	sp, #24
 801ca76:	bd80      	pop	{r7, pc}
 801ca78:	20003b20 	.word	0x20003b20

0801ca7c <_ux_device_stack_get_status>:
/*                                            supported bi-dir-endpoints, */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_get_status(ULONG request_type, ULONG request_index, ULONG request_length)
{
 801ca7c:	b580      	push	{r7, lr}
 801ca7e:	b08a      	sub	sp, #40	@ 0x28
 801ca80:	af00      	add	r7, sp, #0
 801ca82:	60f8      	str	r0, [r7, #12]
 801ca84:	60b9      	str	r1, [r7, #8]
 801ca86:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_GET_STATUS, request_type, request_index, request_length, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801ca88:	4b3c      	ldr	r3, [pc, #240]	@ (801cb7c <_ux_device_stack_get_status+0x100>)
 801ca8a:	681b      	ldr	r3, [r3, #0]
 801ca8c:	623b      	str	r3, [r7, #32]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801ca8e:	4b3b      	ldr	r3, [pc, #236]	@ (801cb7c <_ux_device_stack_get_status+0x100>)
 801ca90:	681b      	ldr	r3, [r3, #0]
 801ca92:	3324      	adds	r3, #36	@ 0x24
 801ca94:	61fb      	str	r3, [r7, #28]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801ca96:	69fb      	ldr	r3, [r7, #28]
 801ca98:	3318      	adds	r3, #24
 801ca9a:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801ca9c:	69bb      	ldr	r3, [r7, #24]
 801ca9e:	3320      	adds	r3, #32
 801caa0:	617b      	str	r3, [r7, #20]

    /* Reset the status buffer.  */
    *transfer_request -> ux_slave_transfer_request_data_pointer =  0;
 801caa2:	697b      	ldr	r3, [r7, #20]
 801caa4:	68db      	ldr	r3, [r3, #12]
 801caa6:	2200      	movs	r2, #0
 801caa8:	701a      	strb	r2, [r3, #0]
    *(transfer_request -> ux_slave_transfer_request_data_pointer + 1) =  0;
 801caaa:	697b      	ldr	r3, [r7, #20]
 801caac:	68db      	ldr	r3, [r3, #12]
 801caae:	3301      	adds	r3, #1
 801cab0:	2200      	movs	r2, #0
 801cab2:	701a      	strb	r2, [r3, #0]
    
    /* The default length for GET_STATUS is 2, except for OTG get Status.  */
    data_length = 2;
 801cab4:	2302      	movs	r3, #2
 801cab6:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* The status can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801cab8:	68fb      	ldr	r3, [r7, #12]
 801caba:	2203      	movs	r2, #3
 801cabc:	4013      	ands	r3, r2
 801cabe:	d002      	beq.n	801cac6 <_ux_device_stack_get_status+0x4a>
 801cac0:	2b02      	cmp	r3, #2
 801cac2:	d024      	beq.n	801cb0e <_ux_device_stack_get_status+0x92>
 801cac4:	e03e      	b.n	801cb44 <_ux_device_stack_get_status+0xc8>
    
    case UX_REQUEST_TARGET_DEVICE:

        /* When the device is probed, it is either for the power/remote capabilities or OTG role swap.  
           We differentiate with the Windex, 0 or OTG status Selector.  */
        if (request_index == UX_OTG_STATUS_SELECTOR)
 801cac6:	68ba      	ldr	r2, [r7, #8]
 801cac8:	23f0      	movs	r3, #240	@ 0xf0
 801caca:	021b      	lsls	r3, r3, #8
 801cacc:	429a      	cmp	r2, r3
 801cace:	d102      	bne.n	801cad6 <_ux_device_stack_get_status+0x5a>
        {

            /* Set the data length to 1.  */
            data_length = 1;
 801cad0:	2301      	movs	r3, #1
 801cad2:	627b      	str	r3, [r7, #36]	@ 0x24

            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
        }
        
        break;
 801cad4:	e03e      	b.n	801cb54 <_ux_device_stack_get_status+0xd8>
            if (_ux_system_slave -> ux_system_slave_power_state == UX_DEVICE_SELF_POWERED)
 801cad6:	4b29      	ldr	r3, [pc, #164]	@ (801cb7c <_ux_device_stack_get_status+0x100>)
 801cad8:	681a      	ldr	r2, [r3, #0]
 801cada:	23a2      	movs	r3, #162	@ 0xa2
 801cadc:	005b      	lsls	r3, r3, #1
 801cade:	58d3      	ldr	r3, [r2, r3]
 801cae0:	2b02      	cmp	r3, #2
 801cae2:	d103      	bne.n	801caec <_ux_device_stack_get_status+0x70>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801cae4:	697b      	ldr	r3, [r7, #20]
 801cae6:	68db      	ldr	r3, [r3, #12]
 801cae8:	2201      	movs	r2, #1
 801caea:	701a      	strb	r2, [r3, #0]
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_enabled)
 801caec:	4b23      	ldr	r3, [pc, #140]	@ (801cb7c <_ux_device_stack_get_status+0x100>)
 801caee:	681a      	ldr	r2, [r3, #0]
 801caf0:	23a6      	movs	r3, #166	@ 0xa6
 801caf2:	005b      	lsls	r3, r3, #1
 801caf4:	58d3      	ldr	r3, [r2, r3]
 801caf6:	2b00      	cmp	r3, #0
 801caf8:	d02c      	beq.n	801cb54 <_ux_device_stack_get_status+0xd8>
                *transfer_request -> ux_slave_transfer_request_data_pointer |=  2;
 801cafa:	697b      	ldr	r3, [r7, #20]
 801cafc:	68db      	ldr	r3, [r3, #12]
 801cafe:	781a      	ldrb	r2, [r3, #0]
 801cb00:	697b      	ldr	r3, [r7, #20]
 801cb02:	68db      	ldr	r3, [r3, #12]
 801cb04:	2102      	movs	r1, #2
 801cb06:	430a      	orrs	r2, r1
 801cb08:	b2d2      	uxtb	r2, r2
 801cb0a:	701a      	strb	r2, [r3, #0]
        break;
 801cb0c:	e022      	b.n	801cb54 <_ux_device_stack_get_status+0xd8>
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index & (UINT)~UX_ENDPOINT_DIRECTION));
#else

        /* This feature returns the halt state of a specific endpoint.  The endpoint address
           is used to retrieve the endpoint container.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_ENDPOINT_STATUS, (VOID *)(ALIGN_TYPE)(request_index));
 801cb0e:	6a3b      	ldr	r3, [r7, #32]
 801cb10:	699b      	ldr	r3, [r3, #24]
 801cb12:	68ba      	ldr	r2, [r7, #8]
 801cb14:	6a38      	ldr	r0, [r7, #32]
 801cb16:	2115      	movs	r1, #21
 801cb18:	4798      	blx	r3
 801cb1a:	0003      	movs	r3, r0
 801cb1c:	613b      	str	r3, [r7, #16]
#endif

        /* Check the status. We may have a unknown endpoint.  */
        if (status != UX_ERROR)
 801cb1e:	693b      	ldr	r3, [r7, #16]
 801cb20:	2bff      	cmp	r3, #255	@ 0xff
 801cb22:	d007      	beq.n	801cb34 <_ux_device_stack_get_status+0xb8>
        {

            if (status == UX_TRUE)
 801cb24:	693b      	ldr	r3, [r7, #16]
 801cb26:	2b01      	cmp	r3, #1
 801cb28:	d116      	bne.n	801cb58 <_ux_device_stack_get_status+0xdc>
                *transfer_request -> ux_slave_transfer_request_data_pointer =  1;
 801cb2a:	697b      	ldr	r3, [r7, #20]
 801cb2c:	68db      	ldr	r3, [r3, #12]
 801cb2e:	2201      	movs	r2, #1
 801cb30:	701a      	strb	r2, [r3, #0]
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
    
            /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
            return(UX_SUCCESS);            
        }
        break;
 801cb32:	e011      	b.n	801cb58 <_ux_device_stack_get_status+0xdc>
            dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cb34:	6a3b      	ldr	r3, [r7, #32]
 801cb36:	699b      	ldr	r3, [r3, #24]
 801cb38:	69ba      	ldr	r2, [r7, #24]
 801cb3a:	6a38      	ldr	r0, [r7, #32]
 801cb3c:	2114      	movs	r1, #20
 801cb3e:	4798      	blx	r3
            return(UX_SUCCESS);            
 801cb40:	2300      	movs	r3, #0
 801cb42:	e016      	b.n	801cb72 <_ux_device_stack_get_status+0xf6>

    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801cb44:	6a3b      	ldr	r3, [r7, #32]
 801cb46:	699b      	ldr	r3, [r3, #24]
 801cb48:	69ba      	ldr	r2, [r7, #24]
 801cb4a:	6a38      	ldr	r0, [r7, #32]
 801cb4c:	2114      	movs	r1, #20
 801cb4e:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801cb50:	2300      	movs	r3, #0
 801cb52:	e00e      	b.n	801cb72 <_ux_device_stack_get_status+0xf6>
        break;
 801cb54:	46c0      	nop			@ (mov r8, r8)
 801cb56:	e000      	b.n	801cb5a <_ux_device_stack_get_status+0xde>
        break;
 801cb58:	46c0      	nop			@ (mov r8, r8)
    }
    
    /* Set the phase of the transfer to data out.  */
    transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801cb5a:	697b      	ldr	r3, [r7, #20]
 801cb5c:	2203      	movs	r2, #3
 801cb5e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Send the descriptor with the appropriate length to the host.  */
    status =  _ux_device_stack_transfer_request(transfer_request, data_length, data_length);
 801cb60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801cb62:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cb64:	697b      	ldr	r3, [r7, #20]
 801cb66:	0018      	movs	r0, r3
 801cb68:	f000 fc45 	bl	801d3f6 <_ux_device_stack_transfer_request>
 801cb6c:	0003      	movs	r3, r0
 801cb6e:	613b      	str	r3, [r7, #16]

    /* Return the function status.  */
    return(status);
 801cb70:	693b      	ldr	r3, [r7, #16]
}
 801cb72:	0018      	movs	r0, r3
 801cb74:	46bd      	mov	sp, r7
 801cb76:	b00a      	add	sp, #40	@ 0x28
 801cb78:	bd80      	pop	{r7, pc}
 801cb7a:	46c0      	nop			@ (mov r8, r8)
 801cb7c:	20003b20 	.word	0x20003b20

0801cb80 <_ux_device_stack_initialize>:
UINT  _ux_device_stack_initialize(UCHAR * device_framework_high_speed, ULONG device_framework_length_high_speed,
                                  UCHAR * device_framework_full_speed, ULONG device_framework_length_full_speed,
                                  UCHAR * string_framework, ULONG string_framework_length,
                                  UCHAR * language_id_framework, ULONG language_id_framework_length,
                                  UINT (*ux_system_slave_change_function)(ULONG))
{
 801cb80:	b580      	push	{r7, lr}
 801cb82:	b094      	sub	sp, #80	@ 0x50
 801cb84:	af00      	add	r7, sp, #0
 801cb86:	60f8      	str	r0, [r7, #12]
 801cb88:	60b9      	str	r1, [r7, #8]
 801cb8a:	607a      	str	r2, [r7, #4]
 801cb8c:	603b      	str	r3, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INITIALIZE, 0, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device. */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cb8e:	4bcb      	ldr	r3, [pc, #812]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cb90:	681b      	ldr	r3, [r3, #0]
 801cb92:	3324      	adds	r3, #36	@ 0x24
 801cb94:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Store the high speed device framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_high_speed =             device_framework_high_speed;
 801cb96:	4bc9      	ldr	r3, [pc, #804]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cb98:	681b      	ldr	r3, [r3, #0]
 801cb9a:	21dc      	movs	r1, #220	@ 0xdc
 801cb9c:	68fa      	ldr	r2, [r7, #12]
 801cb9e:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_high_speed =      device_framework_length_high_speed;
 801cba0:	4bc6      	ldr	r3, [pc, #792]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cba2:	681b      	ldr	r3, [r3, #0]
 801cba4:	21e0      	movs	r1, #224	@ 0xe0
 801cba6:	68ba      	ldr	r2, [r7, #8]
 801cba8:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_device_framework_full_speed =             device_framework_full_speed;
 801cbaa:	4bc4      	ldr	r3, [pc, #784]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbac:	681b      	ldr	r3, [r3, #0]
 801cbae:	21d4      	movs	r1, #212	@ 0xd4
 801cbb0:	687a      	ldr	r2, [r7, #4]
 801cbb2:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_device_framework_length_full_speed =      device_framework_length_full_speed;
 801cbb4:	4bc1      	ldr	r3, [pc, #772]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbb6:	681b      	ldr	r3, [r3, #0]
 801cbb8:	21d8      	movs	r1, #216	@ 0xd8
 801cbba:	683a      	ldr	r2, [r7, #0]
 801cbbc:	505a      	str	r2, [r3, r1]

    /* Store the string framework address and length in the project structure.  */
    _ux_system_slave -> ux_system_slave_string_framework =                         string_framework;
 801cbbe:	4bbf      	ldr	r3, [pc, #764]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbc0:	681b      	ldr	r3, [r3, #0]
 801cbc2:	21e4      	movs	r1, #228	@ 0xe4
 801cbc4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801cbc6:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_string_framework_length =                  string_framework_length;
 801cbc8:	4bbc      	ldr	r3, [pc, #752]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbca:	681b      	ldr	r3, [r3, #0]
 801cbcc:	21e8      	movs	r1, #232	@ 0xe8
 801cbce:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801cbd0:	505a      	str	r2, [r3, r1]

    /* Store the language ID list in the project structure.  */
    _ux_system_slave -> ux_system_slave_language_id_framework =                 language_id_framework;
 801cbd2:	4bba      	ldr	r3, [pc, #744]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbd4:	681b      	ldr	r3, [r3, #0]
 801cbd6:	21ec      	movs	r1, #236	@ 0xec
 801cbd8:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 801cbda:	505a      	str	r2, [r3, r1]
    _ux_system_slave -> ux_system_slave_language_id_framework_length =          language_id_framework_length;
 801cbdc:	4bb7      	ldr	r3, [pc, #732]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbde:	681b      	ldr	r3, [r3, #0]
 801cbe0:	21f0      	movs	r1, #240	@ 0xf0
 801cbe2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801cbe4:	505a      	str	r2, [r3, r1]

    /* Store the max number of slave class drivers in the project structure.  */
    UX_SYSTEM_DEVICE_MAX_CLASS_SET(UX_MAX_SLAVE_CLASS_DRIVER);
    
    /* Store the device state change function callback.  */
    _ux_system_slave -> ux_system_slave_change_function =  ux_system_slave_change_function;
 801cbe6:	4bb5      	ldr	r3, [pc, #724]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cbe8:	681a      	ldr	r2, [r3, #0]
 801cbea:	23b2      	movs	r3, #178	@ 0xb2
 801cbec:	005b      	lsls	r3, r3, #1
 801cbee:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 801cbf0:	50d1      	str	r1, [r2, r3]

    /* Allocate memory for the classes.
     * sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER) overflow is checked
     * outside of the function.
     */
    memory =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS) * UX_MAX_SLAVE_CLASS_DRIVER);
 801cbf2:	2264      	movs	r2, #100	@ 0x64
 801cbf4:	2100      	movs	r1, #0
 801cbf6:	2000      	movs	r0, #0
 801cbf8:	f000 fe36 	bl	801d868 <_ux_utility_memory_allocate>
 801cbfc:	0003      	movs	r3, r0
 801cbfe:	623b      	str	r3, [r7, #32]
    if (memory == UX_NULL)
 801cc00:	6a3b      	ldr	r3, [r7, #32]
 801cc02:	2b00      	cmp	r3, #0
 801cc04:	d101      	bne.n	801cc0a <_ux_device_stack_initialize+0x8a>
        return(UX_MEMORY_INSUFFICIENT);
 801cc06:	2312      	movs	r3, #18
 801cc08:	e154      	b.n	801ceb4 <_ux_device_stack_initialize+0x334>
    
    /* Save this memory allocation in the USBX project.  */
    _ux_system_slave -> ux_system_slave_class_array =  (UX_SLAVE_CLASS *) ((void *) memory);
 801cc0a:	4bac      	ldr	r3, [pc, #688]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cc0c:	681b      	ldr	r3, [r3, #0]
 801cc0e:	21fc      	movs	r1, #252	@ 0xfc
 801cc10:	6a3a      	ldr	r2, [r7, #32]
 801cc12:	505a      	str	r2, [r3, r1]

    /* Allocate some memory for the Control Endpoint.  First get the address of the transfer request for the 
       control endpoint. */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801cc14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc16:	3338      	adds	r3, #56	@ 0x38
 801cc18:	61fb      	str	r3, [r7, #28]

    /* Acquire a buffer for the size of the endpoint.  */
    transfer_request -> ux_slave_transfer_request_data_pointer =
          _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH);
 801cc1a:	2380      	movs	r3, #128	@ 0x80
 801cc1c:	005b      	lsls	r3, r3, #1
 801cc1e:	001a      	movs	r2, r3
 801cc20:	2101      	movs	r1, #1
 801cc22:	2000      	movs	r0, #0
 801cc24:	f000 fe20 	bl	801d868 <_ux_utility_memory_allocate>
 801cc28:	0002      	movs	r2, r0
    transfer_request -> ux_slave_transfer_request_data_pointer =
 801cc2a:	69fb      	ldr	r3, [r7, #28]
 801cc2c:	60da      	str	r2, [r3, #12]

    /* Ensure we have enough memory.  */
    if (transfer_request -> ux_slave_transfer_request_data_pointer == UX_NULL)
 801cc2e:	69fb      	ldr	r3, [r7, #28]
 801cc30:	68db      	ldr	r3, [r3, #12]
 801cc32:	2b00      	cmp	r3, #0
 801cc34:	d102      	bne.n	801cc3c <_ux_device_stack_initialize+0xbc>
        status = UX_MEMORY_INSUFFICIENT;
 801cc36:	2312      	movs	r3, #18
 801cc38:	64bb      	str	r3, [r7, #72]	@ 0x48
 801cc3a:	e001      	b.n	801cc40 <_ux_device_stack_initialize+0xc0>
    else
        status = UX_SUCCESS;
 801cc3c:	2300      	movs	r3, #0
 801cc3e:	64bb      	str	r3, [r7, #72]	@ 0x48
    interfaces_found = UX_MAX_SLAVE_INTERFACES;
    endpoints_found = UX_MAX_DEVICE_ENDPOINTS;
#else

    /* Reset all values we are using during the scanning of the framework.  */
    interfaces_found                   =  0;
 801cc40:	2300      	movs	r3, #0
 801cc42:	647b      	str	r3, [r7, #68]	@ 0x44
    endpoints_found                    =  0;
 801cc44:	2300      	movs	r3, #0
 801cc46:	643b      	str	r3, [r7, #64]	@ 0x40
    max_interface_number               =  0;
 801cc48:	2300      	movs	r3, #0
 801cc4a:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Go on to scan interfaces if no error.  */
    if (status == UX_SUCCESS)
 801cc4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cc4e:	2b00      	cmp	r3, #0
 801cc50:	d000      	beq.n	801cc54 <_ux_device_stack_initialize+0xd4>
 801cc52:	e092      	b.n	801cd7a <_ux_device_stack_initialize+0x1fa>
    {

        /* We need to determine the maximum number of interfaces and endpoints declared in the device framework.  
        This mechanism requires that both framework behave the same way regarding the number of interfaces
        and endpoints.  */
        device_framework        =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801cc54:	4b99      	ldr	r3, [pc, #612]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cc56:	681b      	ldr	r3, [r3, #0]
 801cc58:	22d4      	movs	r2, #212	@ 0xd4
 801cc5a:	589b      	ldr	r3, [r3, r2]
 801cc5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801cc5e:	4b97      	ldr	r3, [pc, #604]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cc60:	681b      	ldr	r3, [r3, #0]
 801cc62:	22d8      	movs	r2, #216	@ 0xd8
 801cc64:	589b      	ldr	r3, [r3, r2]
 801cc66:	62bb      	str	r3, [r7, #40]	@ 0x28

        /* Reset all values we are using during the scanning of the framework.  */
        local_interfaces_found             =  0;
 801cc68:	2300      	movs	r3, #0
 801cc6a:	63bb      	str	r3, [r7, #56]	@ 0x38
        local_endpoints_found              =  0;
 801cc6c:	2300      	movs	r3, #0
 801cc6e:	637b      	str	r3, [r7, #52]	@ 0x34
        endpoints_in_interface_found       =  0;
 801cc70:	2300      	movs	r3, #0
 801cc72:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Parse the device framework and locate interfaces and endpoint descriptor(s).  */
        while (device_framework_length != 0)
 801cc74:	e057      	b.n	801cd26 <_ux_device_stack_initialize+0x1a6>
        {

            /* Get the length of this descriptor.  */
            descriptor_length =  (ULONG) *device_framework;
 801cc76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc78:	781b      	ldrb	r3, [r3, #0]
 801cc7a:	61bb      	str	r3, [r7, #24]
        
            /* And its type.  */
            descriptor_type =  *(device_framework + 1);
 801cc7c:	2117      	movs	r1, #23
 801cc7e:	187b      	adds	r3, r7, r1
 801cc80:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cc82:	7852      	ldrb	r2, [r2, #1]
 801cc84:	701a      	strb	r2, [r3, #0]
                    
            /* Check if this is an endpoint descriptor.  */
            switch(descriptor_type)
 801cc86:	187b      	adds	r3, r7, r1
 801cc88:	781b      	ldrb	r3, [r3, #0]
 801cc8a:	2b02      	cmp	r3, #2
 801cc8c:	d029      	beq.n	801cce2 <_ux_device_stack_initialize+0x162>
 801cc8e:	2b04      	cmp	r3, #4
 801cc90:	d13e      	bne.n	801cd10 <_ux_device_stack_initialize+0x190>

            case UX_INTERFACE_DESCRIPTOR_ITEM:

                /* Check if this is alternate setting 0. If not, do not add another interface found.  
                If this is alternate setting 0, reset the endpoints count for this interface.  */
                if (*(device_framework + 3) == 0)
 801cc92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cc94:	3303      	adds	r3, #3
 801cc96:	781b      	ldrb	r3, [r3, #0]
 801cc98:	2b00      	cmp	r3, #0
 801cc9a:	d10b      	bne.n	801ccb4 <_ux_device_stack_initialize+0x134>
                {

                    /* Add the cumulated number of endpoints in the previous interface.  */
                    local_endpoints_found += endpoints_in_interface_found;
 801cc9c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cc9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cca0:	18d3      	adds	r3, r2, r3
 801cca2:	637b      	str	r3, [r7, #52]	@ 0x34

                    /* Read the number of endpoints for this alternate setting.  */
                    endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801cca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cca6:	3304      	adds	r3, #4
 801cca8:	781b      	ldrb	r3, [r3, #0]
 801ccaa:	633b      	str	r3, [r7, #48]	@ 0x30
                    
                    /* Increment the number of interfaces found in the current configuration.  */
                    local_interfaces_found++;
 801ccac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccae:	3301      	adds	r3, #1
 801ccb0:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ccb2:	e00a      	b.n	801ccca <_ux_device_stack_initialize+0x14a>
                }                
                else
                {

                    /* Compare the number of endpoints found in this non 0 alternate setting.  */
                    if (endpoints_in_interface_found < (ULONG) *(device_framework + 4))
 801ccb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccb6:	3304      	adds	r3, #4
 801ccb8:	781b      	ldrb	r3, [r3, #0]
 801ccba:	001a      	movs	r2, r3
 801ccbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccbe:	4293      	cmp	r3, r2
 801ccc0:	d203      	bcs.n	801ccca <_ux_device_stack_initialize+0x14a>
                    
                        /* Adjust the number of maximum endpoints in this interface.  */
                        endpoints_in_interface_found = (ULONG) *(device_framework + 4);
 801ccc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccc4:	3304      	adds	r3, #4
 801ccc6:	781b      	ldrb	r3, [r3, #0]
 801ccc8:	633b      	str	r3, [r7, #48]	@ 0x30
                }

                /* Check and update max interface number.  */
                if (*(device_framework + 2) > max_interface_number)
 801ccca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801cccc:	3302      	adds	r3, #2
 801ccce:	781b      	ldrb	r3, [r3, #0]
 801ccd0:	001a      	movs	r2, r3
 801ccd2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801ccd4:	4293      	cmp	r3, r2
 801ccd6:	d21d      	bcs.n	801cd14 <_ux_device_stack_initialize+0x194>
                    max_interface_number = *(device_framework + 2);
 801ccd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801ccda:	3302      	adds	r3, #2
 801ccdc:	781b      	ldrb	r3, [r3, #0]
 801ccde:	63fb      	str	r3, [r7, #60]	@ 0x3c

                break;
 801cce0:	e018      	b.n	801cd14 <_ux_device_stack_initialize+0x194>

            case UX_CONFIGURATION_DESCRIPTOR_ITEM:

                /* Check if the number of interfaces found in this configuration is the maximum so far. */
                if (local_interfaces_found > interfaces_found)
 801cce2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cce4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cce6:	429a      	cmp	r2, r3
 801cce8:	d901      	bls.n	801ccee <_ux_device_stack_initialize+0x16e>
                    
                    /* We need to adjust the number of maximum interfaces.  */
                    interfaces_found =  local_interfaces_found;
 801ccea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ccec:	647b      	str	r3, [r7, #68]	@ 0x44

                /* We have a new configuration. We need to reset the number of local interfaces. */
                local_interfaces_found =  0;
 801ccee:	2300      	movs	r3, #0
 801ccf0:	63bb      	str	r3, [r7, #56]	@ 0x38

                /* Add the cumulated number of endpoints in the previous interface.  */
                local_endpoints_found += endpoints_in_interface_found;
 801ccf2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ccf4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801ccf6:	18d3      	adds	r3, r2, r3
 801ccf8:	637b      	str	r3, [r7, #52]	@ 0x34

                /* Check if the number of endpoints found in the previous configuration is the maximum so far. */
                if (local_endpoints_found > endpoints_found)
 801ccfa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801ccfc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ccfe:	429a      	cmp	r2, r3
 801cd00:	d901      	bls.n	801cd06 <_ux_device_stack_initialize+0x186>
                    
                    /* We need to adjust the number of maximum endpoints.  */
                    endpoints_found =  local_endpoints_found;
 801cd02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cd04:	643b      	str	r3, [r7, #64]	@ 0x40

                /* We have a new configuration. We need to reset the number of local endpoints. */
                local_endpoints_found         =  0;
 801cd06:	2300      	movs	r3, #0
 801cd08:	637b      	str	r3, [r7, #52]	@ 0x34
                endpoints_in_interface_found  =  0;
 801cd0a:	2300      	movs	r3, #0
 801cd0c:	633b      	str	r3, [r7, #48]	@ 0x30

                break;
 801cd0e:	e002      	b.n	801cd16 <_ux_device_stack_initialize+0x196>

            default:
                break;
 801cd10:	46c0      	nop			@ (mov r8, r8)
 801cd12:	e000      	b.n	801cd16 <_ux_device_stack_initialize+0x196>
                break;
 801cd14:	46c0      	nop			@ (mov r8, r8)
            }

            /* Adjust what is left of the device framework.  */
            device_framework_length -=  descriptor_length;
 801cd16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801cd18:	69bb      	ldr	r3, [r7, #24]
 801cd1a:	1ad3      	subs	r3, r2, r3
 801cd1c:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* Point to the next descriptor.  */
            device_framework +=  descriptor_length;
 801cd1e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801cd20:	69bb      	ldr	r3, [r7, #24]
 801cd22:	18d3      	adds	r3, r2, r3
 801cd24:	62fb      	str	r3, [r7, #44]	@ 0x2c
        while (device_framework_length != 0)
 801cd26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801cd28:	2b00      	cmp	r3, #0
 801cd2a:	d1a4      	bne.n	801cc76 <_ux_device_stack_initialize+0xf6>
        }
        
        /* Add the cumulated number of endpoints in the previous interface.  */
        local_endpoints_found += endpoints_in_interface_found;
 801cd2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cd2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801cd30:	18d3      	adds	r3, r2, r3
 801cd32:	637b      	str	r3, [r7, #52]	@ 0x34

        /* Check if the number of endpoints found in the previous interface is the maximum so far. */
        if (local_endpoints_found > endpoints_found)
 801cd34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801cd36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cd38:	429a      	cmp	r2, r3
 801cd3a:	d901      	bls.n	801cd40 <_ux_device_stack_initialize+0x1c0>
                    
            /* We need to adjust the number of maximum endpoints.  */
            endpoints_found =  local_endpoints_found;
 801cd3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801cd3e:	643b      	str	r3, [r7, #64]	@ 0x40


        /* Check if the number of interfaces found in this configuration is the maximum so far. */
        if (local_interfaces_found > interfaces_found)
 801cd40:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801cd42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd44:	429a      	cmp	r2, r3
 801cd46:	d901      	bls.n	801cd4c <_ux_device_stack_initialize+0x1cc>
            
            /* We need to adjust the number of maximum interfaces.  */
            interfaces_found =  local_interfaces_found;
 801cd48:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801cd4a:	647b      	str	r3, [r7, #68]	@ 0x44

        /* We do a sanity check on the finding. At least there must be one interface but endpoints are
        not necessary.  */
        if (interfaces_found == 0)
 801cd4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cd4e:	2b00      	cmp	r3, #0
 801cd50:	d106      	bne.n	801cd60 <_ux_device_stack_initialize+0x1e0>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_DESCRIPTOR_CORRUPTED);
 801cd52:	2242      	movs	r2, #66	@ 0x42
 801cd54:	2103      	movs	r1, #3
 801cd56:	2002      	movs	r0, #2
 801cd58:	f000 fc18 	bl	801d58c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_DESCRIPTOR_CORRUPTED, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_DESCRIPTOR_CORRUPTED;
 801cd5c:	2342      	movs	r3, #66	@ 0x42
 801cd5e:	64bb      	str	r3, [r7, #72]	@ 0x48
        }

        /* We do a sanity check on the finding. Max interface number should not exceed limit.  */
        if (status == UX_SUCCESS &&
 801cd60:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cd62:	2b00      	cmp	r3, #0
 801cd64:	d109      	bne.n	801cd7a <_ux_device_stack_initialize+0x1fa>
 801cd66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cd68:	2b0f      	cmp	r3, #15
 801cd6a:	d906      	bls.n	801cd7a <_ux_device_stack_initialize+0x1fa>
            max_interface_number >= UX_MAX_SLAVE_INTERFACES)
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_INIT, UX_MEMORY_INSUFFICIENT);
 801cd6c:	2212      	movs	r2, #18
 801cd6e:	2103      	movs	r1, #3
 801cd70:	2002      	movs	r0, #2
 801cd72:	f000 fc0b 	bl	801d58c <_ux_system_error_handler>

            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, device_framework, 0, 0, UX_TRACE_ERRORS, 0, 0)

            status = UX_MEMORY_INSUFFICIENT;
 801cd76:	2312      	movs	r3, #18
 801cd78:	64bb      	str	r3, [r7, #72]	@ 0x48
        }
    }
#endif

    /* Go on to allocate interfaces pool if no error.  */
    if (status == UX_SUCCESS)
 801cd7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cd7c:	2b00      	cmp	r3, #0
 801cd7e:	d119      	bne.n	801cdb4 <_ux_device_stack_initialize+0x234>
    {

        /* Memorize both pool sizes.  */
        device -> ux_slave_device_interfaces_pool_number = interfaces_found;
 801cd80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd82:	2198      	movs	r1, #152	@ 0x98
 801cd84:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cd86:	505a      	str	r2, [r3, r1]
        device -> ux_slave_device_endpoints_pool_number  = endpoints_found;
 801cd88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cd8a:	21a0      	movs	r1, #160	@ 0xa0
 801cd8c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801cd8e:	505a      	str	r2, [r3, r1]

        /* We assign a pool for the interfaces.  */
        interfaces_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, interfaces_found, sizeof(UX_SLAVE_INTERFACE));
 801cd90:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cd92:	2320      	movs	r3, #32
 801cd94:	2100      	movs	r1, #0
 801cd96:	2000      	movs	r0, #0
 801cd98:	f000 fe4c 	bl	801da34 <_ux_utility_memory_allocate_mulc_safe>
 801cd9c:	0003      	movs	r3, r0
 801cd9e:	613b      	str	r3, [r7, #16]
        if (interfaces_pool == UX_NULL)
 801cda0:	693b      	ldr	r3, [r7, #16]
 801cda2:	2b00      	cmp	r3, #0
 801cda4:	d102      	bne.n	801cdac <_ux_device_stack_initialize+0x22c>
            status = UX_MEMORY_INSUFFICIENT;
 801cda6:	2312      	movs	r3, #18
 801cda8:	64bb      	str	r3, [r7, #72]	@ 0x48
 801cdaa:	e003      	b.n	801cdb4 <_ux_device_stack_initialize+0x234>
        else

            /* Save the interface pool address in the device container.  */
            device -> ux_slave_device_interfaces_pool =  interfaces_pool;
 801cdac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdae:	2194      	movs	r1, #148	@ 0x94
 801cdb0:	693a      	ldr	r2, [r7, #16]
 801cdb2:	505a      	str	r2, [r3, r1]
    }

    /* Do we need an endpoint pool ?  */
    if (endpoints_found != 0 && status == UX_SUCCESS)
 801cdb4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cdb6:	2b00      	cmp	r3, #0
 801cdb8:	d03d      	beq.n	801ce36 <_ux_device_stack_initialize+0x2b6>
 801cdba:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801cdbc:	2b00      	cmp	r3, #0
 801cdbe:	d13a      	bne.n	801ce36 <_ux_device_stack_initialize+0x2b6>
    {

        /* We assign a pool for the endpoints.  */
        endpoints_pool =  _ux_utility_memory_allocate_mulc_safe(UX_NO_ALIGN, UX_REGULAR_MEMORY, endpoints_found, sizeof(UX_SLAVE_ENDPOINT));
 801cdc0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 801cdc2:	2368      	movs	r3, #104	@ 0x68
 801cdc4:	2100      	movs	r1, #0
 801cdc6:	2000      	movs	r0, #0
 801cdc8:	f000 fe34 	bl	801da34 <_ux_utility_memory_allocate_mulc_safe>
 801cdcc:	0003      	movs	r3, r0
 801cdce:	64fb      	str	r3, [r7, #76]	@ 0x4c
        if (endpoints_pool == UX_NULL)
 801cdd0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cdd2:	2b00      	cmp	r3, #0
 801cdd4:	d102      	bne.n	801cddc <_ux_device_stack_initialize+0x25c>
            status = UX_MEMORY_INSUFFICIENT;
 801cdd6:	2312      	movs	r3, #18
 801cdd8:	64bb      	str	r3, [r7, #72]	@ 0x48
        if (endpoints_pool == UX_NULL)
 801cdda:	e02e      	b.n	801ce3a <_ux_device_stack_initialize+0x2ba>
        else
        {

            /* Save the endpoint pool address in the device container.  */
            device -> ux_slave_device_endpoints_pool =  endpoints_pool;
 801cddc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cdde:	219c      	movs	r1, #156	@ 0x9c
 801cde0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801cde2:	505a      	str	r2, [r3, r1]

            /* We need to assign a transfer buffer to each endpoint. Each endpoint is assigned the
            maximum buffer size.  We also assign the semaphore used by the endpoint to synchronize transfer
            completion. */
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801cde4:	e01b      	b.n	801ce1e <_ux_device_stack_initialize+0x29e>

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

                /* Obtain some memory.  */
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
                                _ux_utility_memory_allocate(UX_NO_ALIGN, UX_CACHE_SAFE_MEMORY, UX_SLAVE_REQUEST_DATA_MAX_LENGTH);
 801cde6:	2380      	movs	r3, #128	@ 0x80
 801cde8:	011b      	lsls	r3, r3, #4
 801cdea:	001a      	movs	r2, r3
 801cdec:	2101      	movs	r1, #1
 801cdee:	2000      	movs	r0, #0
 801cdf0:	f000 fd3a 	bl	801d868 <_ux_utility_memory_allocate>
 801cdf4:	0002      	movs	r2, r0
                endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer = 
 801cdf6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cdf8:	62da      	str	r2, [r3, #44]	@ 0x2c

                /* Ensure we could allocate memory.  */
                if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer == UX_NULL)
 801cdfa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801cdfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801cdfe:	2b00      	cmp	r3, #0
 801ce00:	d102      	bne.n	801ce08 <_ux_device_stack_initialize+0x288>
                {
                    status = UX_MEMORY_INSUFFICIENT;
 801ce02:	2312      	movs	r3, #18
 801ce04:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801ce06:	e015      	b.n	801ce34 <_ux_device_stack_initialize+0x2b4>
                }
#endif

                /* Create the semaphore for the endpoint.  */
                status =  _ux_device_semaphore_create(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore,
 801ce08:	2300      	movs	r3, #0
 801ce0a:	64bb      	str	r3, [r7, #72]	@ 0x48
                                                    "ux_transfer_request_semaphore", 0);

                /* Check completion status.  */
                if (status != UX_SUCCESS)
 801ce0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ce0e:	2b00      	cmp	r3, #0
 801ce10:	d002      	beq.n	801ce18 <_ux_device_stack_initialize+0x298>
                {
                    status = UX_SEMAPHORE_ERROR;
 801ce12:	2315      	movs	r3, #21
 801ce14:	64bb      	str	r3, [r7, #72]	@ 0x48
                    break;
 801ce16:	e00d      	b.n	801ce34 <_ux_device_stack_initialize+0x2b4>
                }
        
                /* Next endpoint.  */
                endpoints_pool++;
 801ce18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce1a:	3368      	adds	r3, #104	@ 0x68
 801ce1c:	64fb      	str	r3, [r7, #76]	@ 0x4c
            while (endpoints_pool < (device -> ux_slave_device_endpoints_pool + endpoints_found))
 801ce1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce20:	229c      	movs	r2, #156	@ 0x9c
 801ce22:	589a      	ldr	r2, [r3, r2]
 801ce24:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801ce26:	2168      	movs	r1, #104	@ 0x68
 801ce28:	434b      	muls	r3, r1
 801ce2a:	18d3      	adds	r3, r2, r3
 801ce2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ce2e:	429a      	cmp	r2, r3
 801ce30:	d3d9      	bcc.n	801cde6 <_ux_device_stack_initialize+0x266>
        if (endpoints_pool == UX_NULL)
 801ce32:	e002      	b.n	801ce3a <_ux_device_stack_initialize+0x2ba>
 801ce34:	e001      	b.n	801ce3a <_ux_device_stack_initialize+0x2ba>
            }
        }
    }
    else
        endpoints_pool = UX_NULL;
 801ce36:	2300      	movs	r3, #0
 801ce38:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Return successful completion.  */
    if (status == UX_SUCCESS)
 801ce3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801ce3c:	2b00      	cmp	r3, #0
 801ce3e:	d101      	bne.n	801ce44 <_ux_device_stack_initialize+0x2c4>
        return(UX_SUCCESS);
 801ce40:	2300      	movs	r3, #0
 801ce42:	e037      	b.n	801ceb4 <_ux_device_stack_initialize+0x334>
    
    /* Free resources when there is error.  */

    /* Free device -> ux_slave_device_endpoints_pool.  */
    if (endpoints_pool)
 801ce44:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce46:	2b00      	cmp	r3, #0
 801ce48:	d018      	beq.n	801ce7c <_ux_device_stack_initialize+0x2fc>
    {

        /* In error cases creating endpoint resources, endpoints_pool is endpoint that failed.
         * Previously allocated things should be freed.  */
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801ce4a:	e00b      	b.n	801ce64 <_ux_device_stack_initialize+0x2e4>
                _ux_device_semaphore_delete(&endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);

#if UX_DEVICE_ENDPOINT_BUFFER_OWNER == 0

            /* Free ux_slave_transfer_request_data_pointer buffer.  */
            if (endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801ce4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ce50:	2b00      	cmp	r3, #0
 801ce52:	d004      	beq.n	801ce5e <_ux_device_stack_initialize+0x2de>
                _ux_utility_memory_free(endpoints_pool -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801ce54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801ce58:	0018      	movs	r0, r3
 801ce5a:	f000 ff31 	bl	801dcc0 <_ux_utility_memory_free>
#endif

            /* Move to previous endpoint.  */
            endpoints_pool --;
 801ce5e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801ce60:	3b68      	subs	r3, #104	@ 0x68
 801ce62:	64fb      	str	r3, [r7, #76]	@ 0x4c
        while(endpoints_pool >= device -> ux_slave_device_endpoints_pool)
 801ce64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce66:	229c      	movs	r2, #156	@ 0x9c
 801ce68:	589b      	ldr	r3, [r3, r2]
 801ce6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801ce6c:	429a      	cmp	r2, r3
 801ce6e:	d2ed      	bcs.n	801ce4c <_ux_device_stack_initialize+0x2cc>
        }

        _ux_utility_memory_free(device -> ux_slave_device_endpoints_pool);
 801ce70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce72:	229c      	movs	r2, #156	@ 0x9c
 801ce74:	589b      	ldr	r3, [r3, r2]
 801ce76:	0018      	movs	r0, r3
 801ce78:	f000 ff22 	bl	801dcc0 <_ux_utility_memory_free>
    }

    /* Free device -> ux_slave_device_interfaces_pool.  */
    if (device -> ux_slave_device_interfaces_pool)
 801ce7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce7e:	2294      	movs	r2, #148	@ 0x94
 801ce80:	589b      	ldr	r3, [r3, r2]
 801ce82:	2b00      	cmp	r3, #0
 801ce84:	d005      	beq.n	801ce92 <_ux_device_stack_initialize+0x312>
        _ux_utility_memory_free(device -> ux_slave_device_interfaces_pool);
 801ce86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce88:	2294      	movs	r2, #148	@ 0x94
 801ce8a:	589b      	ldr	r3, [r3, r2]
 801ce8c:	0018      	movs	r0, r3
 801ce8e:	f000 ff17 	bl	801dcc0 <_ux_utility_memory_free>

    /* Free device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer.  */
    if (device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer)
 801ce92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ce96:	2b00      	cmp	r3, #0
 801ce98:	d004      	beq.n	801cea4 <_ux_device_stack_initialize+0x324>
        _ux_utility_memory_free(device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request.ux_slave_transfer_request_data_pointer);
 801ce9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801ce9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801ce9e:	0018      	movs	r0, r3
 801cea0:	f000 ff0e 	bl	801dcc0 <_ux_utility_memory_free>

    /* Free _ux_system_slave -> ux_system_slave_class_array.  */
    _ux_utility_memory_free(_ux_system_slave -> ux_system_slave_class_array);
 801cea4:	4b05      	ldr	r3, [pc, #20]	@ (801cebc <_ux_device_stack_initialize+0x33c>)
 801cea6:	681b      	ldr	r3, [r3, #0]
 801cea8:	22fc      	movs	r2, #252	@ 0xfc
 801ceaa:	589b      	ldr	r3, [r3, r2]
 801ceac:	0018      	movs	r0, r3
 801ceae:	f000 ff07 	bl	801dcc0 <_ux_utility_memory_free>

    /* Return completion status.  */
    return(status);
 801ceb2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 801ceb4:	0018      	movs	r0, r3
 801ceb6:	46bd      	mov	sp, r7
 801ceb8:	b014      	add	sp, #80	@ 0x50
 801ceba:	bd80      	pop	{r7, pc}
 801cebc:	20003b20 	.word	0x20003b20

0801cec0 <_ux_device_stack_interface_delete>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_delete(UX_SLAVE_INTERFACE *interface_ptr)
{
 801cec0:	b580      	push	{r7, lr}
 801cec2:	b086      	sub	sp, #24
 801cec4:	af00      	add	r7, sp, #0
 801cec6:	6078      	str	r0, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_DELETE, interface_ptr, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cec8:	4b20      	ldr	r3, [pc, #128]	@ (801cf4c <_ux_device_stack_interface_delete+0x8c>)
 801ceca:	681b      	ldr	r3, [r3, #0]
 801cecc:	3324      	adds	r3, #36	@ 0x24
 801cece:	613b      	str	r3, [r7, #16]

    /* Find the first endpoints associated with this interface.  */    
    next_endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;        
 801ced0:	687b      	ldr	r3, [r7, #4]
 801ced2:	69db      	ldr	r3, [r3, #28]
 801ced4:	617b      	str	r3, [r7, #20]
    
    /* Parse all the endpoints.  */    
    while (next_endpoint != UX_NULL)
 801ced6:	e01c      	b.n	801cf12 <_ux_device_stack_interface_delete+0x52>
    {

        /* Save this endpoint.  */
        endpoint =  next_endpoint;
 801ced8:	697b      	ldr	r3, [r7, #20]
 801ceda:	60fb      	str	r3, [r7, #12]
        
        /* Find the next endpoint.  */
        next_endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801cedc:	68fb      	ldr	r3, [r7, #12]
 801cede:	695b      	ldr	r3, [r3, #20]
 801cee0:	617b      	str	r3, [r7, #20]
        
        /* Get the pointer to the DCD.  */
        dcd =  &_ux_system_slave->ux_system_slave_dcd;
 801cee2:	4b1a      	ldr	r3, [pc, #104]	@ (801cf4c <_ux_device_stack_interface_delete+0x8c>)
 801cee4:	681b      	ldr	r3, [r3, #0]
 801cee6:	60bb      	str	r3, [r7, #8]

        /* The endpoint must be destroyed.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_DESTROY_ENDPOINT, endpoint);
 801cee8:	68bb      	ldr	r3, [r7, #8]
 801ceea:	699b      	ldr	r3, [r3, #24]
 801ceec:	68fa      	ldr	r2, [r7, #12]
 801ceee:	68b8      	ldr	r0, [r7, #8]
 801cef0:	210f      	movs	r1, #15
 801cef2:	4798      	blx	r3

        /* Free the endpoint.  */
        endpoint -> ux_slave_endpoint_status =  UX_UNUSED;
 801cef4:	68fb      	ldr	r3, [r7, #12]
 801cef6:	2200      	movs	r2, #0
 801cef8:	601a      	str	r2, [r3, #0]

        /* Make sure the endpoint instance is now cleaned up.  */
        endpoint -> ux_slave_endpoint_state =  0;
 801cefa:	68fb      	ldr	r3, [r7, #12]
 801cefc:	2200      	movs	r2, #0
 801cefe:	605a      	str	r2, [r3, #4]
        endpoint -> ux_slave_endpoint_next_endpoint =  UX_NULL;
 801cf00:	68fb      	ldr	r3, [r7, #12]
 801cf02:	2200      	movs	r2, #0
 801cf04:	615a      	str	r2, [r3, #20]
        endpoint -> ux_slave_endpoint_interface =  UX_NULL;
 801cf06:	68fb      	ldr	r3, [r7, #12]
 801cf08:	2200      	movs	r2, #0
 801cf0a:	619a      	str	r2, [r3, #24]
        endpoint -> ux_slave_endpoint_device =  UX_NULL;
 801cf0c:	68fb      	ldr	r3, [r7, #12]
 801cf0e:	2200      	movs	r2, #0
 801cf10:	61da      	str	r2, [r3, #28]
    while (next_endpoint != UX_NULL)
 801cf12:	697b      	ldr	r3, [r7, #20]
 801cf14:	2b00      	cmp	r3, #0
 801cf16:	d1df      	bne.n	801ced8 <_ux_device_stack_interface_delete+0x18>
    }        

    /* It's always from first one (to delete).  */
    /* Rebuild the first link.  */
    device -> ux_slave_device_first_interface =  interface_ptr -> ux_slave_interface_next_interface;
 801cf18:	687b      	ldr	r3, [r7, #4]
 801cf1a:	699a      	ldr	r2, [r3, #24]
 801cf1c:	693b      	ldr	r3, [r7, #16]
 801cf1e:	2190      	movs	r1, #144	@ 0x90
 801cf20:	505a      	str	r2, [r3, r1]

    /* The interface is removed from the link, its memory must be cleaned and returned to the pool.  */
    interface_ptr -> ux_slave_interface_class          =  UX_NULL;
 801cf22:	687b      	ldr	r3, [r7, #4]
 801cf24:	2200      	movs	r2, #0
 801cf26:	605a      	str	r2, [r3, #4]
    interface_ptr -> ux_slave_interface_class_instance =  UX_NULL;
 801cf28:	687b      	ldr	r3, [r7, #4]
 801cf2a:	2200      	movs	r2, #0
 801cf2c:	609a      	str	r2, [r3, #8]
    interface_ptr -> ux_slave_interface_next_interface =  UX_NULL;
 801cf2e:	687b      	ldr	r3, [r7, #4]
 801cf30:	2200      	movs	r2, #0
 801cf32:	619a      	str	r2, [r3, #24]
    interface_ptr -> ux_slave_interface_first_endpoint =  UX_NULL;
 801cf34:	687b      	ldr	r3, [r7, #4]
 801cf36:	2200      	movs	r2, #0
 801cf38:	61da      	str	r2, [r3, #28]
    interface_ptr -> ux_slave_interface_status         =  UX_UNUSED;
 801cf3a:	687b      	ldr	r3, [r7, #4]
 801cf3c:	2200      	movs	r2, #0
 801cf3e:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */    
    return(UX_SUCCESS);       
 801cf40:	2300      	movs	r3, #0
}
 801cf42:	0018      	movs	r0, r3
 801cf44:	46bd      	mov	sp, r7
 801cf46:	b006      	add	sp, #24
 801cf48:	bd80      	pop	{r7, pc}
 801cf4a:	46c0      	nop			@ (mov r8, r8)
 801cf4c:	20003b20 	.word	0x20003b20

0801cf50 <_ux_device_stack_interface_set>:
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_set(UCHAR * device_framework, ULONG device_framework_length,
                                                    ULONG alternate_setting_value)
{
 801cf50:	b580      	push	{r7, lr}
 801cf52:	b092      	sub	sp, #72	@ 0x48
 801cf54:	af00      	add	r7, sp, #0
 801cf56:	60f8      	str	r0, [r7, #12]
 801cf58:	60b9      	str	r1, [r7, #8]
 801cf5a:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_INTERFACE_SET, alternate_setting_value, 0, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801cf5c:	4b87      	ldr	r3, [pc, #540]	@ (801d17c <_ux_device_stack_interface_set+0x22c>)
 801cf5e:	681b      	ldr	r3, [r3, #0]
 801cf60:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801cf62:	4b86      	ldr	r3, [pc, #536]	@ (801d17c <_ux_device_stack_interface_set+0x22c>)
 801cf64:	681b      	ldr	r3, [r3, #0]
 801cf66:	3324      	adds	r3, #36	@ 0x24
 801cf68:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Find a free interface in the pool and hook it to the 
       existing interface.  */
    interface_ptr = device -> ux_slave_device_interfaces_pool;
 801cf6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf6c:	2294      	movs	r2, #148	@ 0x94
 801cf6e:	589b      	ldr	r3, [r3, r2]
 801cf70:	647b      	str	r3, [r7, #68]	@ 0x44

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
    interfaces_pool_number = device -> ux_slave_device_interfaces_pool_number;
 801cf72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cf74:	2298      	movs	r2, #152	@ 0x98
 801cf76:	589b      	ldr	r3, [r3, r2]
 801cf78:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801cf7a:	e009      	b.n	801cf90 <_ux_device_stack_interface_set+0x40>
    {
        /* Check if this interface is free.  */
        if (interface_ptr -> ux_slave_interface_status == UX_UNUSED)
 801cf7c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cf7e:	681b      	ldr	r3, [r3, #0]
 801cf80:	2b00      	cmp	r3, #0
 801cf82:	d009      	beq.n	801cf98 <_ux_device_stack_interface_set+0x48>
            break;
    
        /* Try the next interface.  */
        interface_ptr++;
 801cf84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cf86:	3320      	adds	r3, #32
 801cf88:	647b      	str	r3, [r7, #68]	@ 0x44
        
        /* Decrement the number of interfaces left to scan in the pool.  */
        interfaces_pool_number--;
 801cf8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf8c:	3b01      	subs	r3, #1
 801cf8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (interfaces_pool_number != 0)
 801cf90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf92:	2b00      	cmp	r3, #0
 801cf94:	d1f2      	bne.n	801cf7c <_ux_device_stack_interface_set+0x2c>
 801cf96:	e000      	b.n	801cf9a <_ux_device_stack_interface_set+0x4a>
            break;
 801cf98:	46c0      	nop			@ (mov r8, r8)
    }

    /* Did we find a free interface ?  */
    if (interfaces_pool_number == 0)
 801cf9a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801cf9c:	2b00      	cmp	r3, #0
 801cf9e:	d101      	bne.n	801cfa4 <_ux_device_stack_interface_set+0x54>
        return(UX_MEMORY_INSUFFICIENT);
 801cfa0:	2312      	movs	r3, #18
 801cfa2:	e0e6      	b.n	801d172 <_ux_device_stack_interface_set+0x222>
        return(UX_MEMORY_INSUFFICIENT);
    
#endif

    /* Mark this interface as used now.  */
    interface_ptr -> ux_slave_interface_status = UX_USED;
 801cfa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cfa6:	2201      	movs	r2, #1
 801cfa8:	601a      	str	r2, [r3, #0]

    /* Parse the descriptor in something more readable.  */
    _ux_utility_descriptor_parse(device_framework,
                _ux_system_interface_descriptor_structure,
                UX_INTERFACE_DESCRIPTOR_ENTRIES,
                (UCHAR *) &interface_ptr -> ux_slave_interface_descriptor);
 801cfaa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801cfac:	330c      	adds	r3, #12
    _ux_utility_descriptor_parse(device_framework,
 801cfae:	4974      	ldr	r1, [pc, #464]	@ (801d180 <_ux_device_stack_interface_set+0x230>)
 801cfb0:	68f8      	ldr	r0, [r7, #12]
 801cfb2:	2209      	movs	r2, #9
 801cfb4:	f000 fbbe 	bl	801d734 <_ux_utility_descriptor_parse>

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1

    /* Attach this interface to the end of the interface chain.  */
    if (device -> ux_slave_device_first_interface == UX_NULL)
 801cfb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfba:	2290      	movs	r2, #144	@ 0x90
 801cfbc:	589b      	ldr	r3, [r3, r2]
 801cfbe:	2b00      	cmp	r3, #0
 801cfc0:	d104      	bne.n	801cfcc <_ux_device_stack_interface_set+0x7c>
    {

        device -> ux_slave_device_first_interface =  interface_ptr;
 801cfc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfc4:	2190      	movs	r1, #144	@ 0x90
 801cfc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cfc8:	505a      	str	r2, [r3, r1]
 801cfca:	e00e      	b.n	801cfea <_ux_device_stack_interface_set+0x9a>
    }
    else
    {
        /* Multiple interfaces exist, so find the end of the chain.  */
        interface_link =  device -> ux_slave_device_first_interface;
 801cfcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cfce:	2290      	movs	r2, #144	@ 0x90
 801cfd0:	589b      	ldr	r3, [r3, r2]
 801cfd2:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801cfd4:	e002      	b.n	801cfdc <_ux_device_stack_interface_set+0x8c>
            interface_link =  interface_link -> ux_slave_interface_next_interface;
 801cfd6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cfd8:	699b      	ldr	r3, [r3, #24]
 801cfda:	643b      	str	r3, [r7, #64]	@ 0x40
        while (interface_link -> ux_slave_interface_next_interface != UX_NULL)
 801cfdc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cfde:	699b      	ldr	r3, [r3, #24]
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	d1f8      	bne.n	801cfd6 <_ux_device_stack_interface_set+0x86>
        interface_link -> ux_slave_interface_next_interface =  interface_ptr;
 801cfe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801cfe6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801cfe8:	619a      	str	r2, [r3, #24]
    /* It must be very first one.  */
    device -> ux_slave_device_first_interface = interface_ptr;
#endif

    /* Point beyond the interface descriptor.  */
    device_framework_length -=  (ULONG) *device_framework;
 801cfea:	68fb      	ldr	r3, [r7, #12]
 801cfec:	781b      	ldrb	r3, [r3, #0]
 801cfee:	001a      	movs	r2, r3
 801cff0:	68bb      	ldr	r3, [r7, #8]
 801cff2:	1a9b      	subs	r3, r3, r2
 801cff4:	60bb      	str	r3, [r7, #8]
    device_framework +=  (ULONG) *device_framework;
 801cff6:	68fb      	ldr	r3, [r7, #12]
 801cff8:	781b      	ldrb	r3, [r3, #0]
 801cffa:	001a      	movs	r2, r3
 801cffc:	68fb      	ldr	r3, [r7, #12]
 801cffe:	189b      	adds	r3, r3, r2
 801d000:	60fb      	str	r3, [r7, #12]

    /* Parse the device framework and locate endpoint descriptor(s).  */
    while (device_framework_length != 0)
 801d002:	e0ab      	b.n	801d15c <_ux_device_stack_interface_set+0x20c>
    {

        /* Get the length of the current descriptor.  */
        descriptor_length =  (ULONG) *device_framework;
 801d004:	68fb      	ldr	r3, [r7, #12]
 801d006:	781b      	ldrb	r3, [r3, #0]
 801d008:	61fb      	str	r3, [r7, #28]

        /* And its type.  */
        descriptor_type =  *(device_framework + 1);
 801d00a:	211b      	movs	r1, #27
 801d00c:	187b      	adds	r3, r7, r1
 801d00e:	68fa      	ldr	r2, [r7, #12]
 801d010:	7852      	ldrb	r2, [r2, #1]
 801d012:	701a      	strb	r2, [r3, #0]
                
        /* Check if this is an endpoint descriptor.  */
        switch(descriptor_type)
 801d014:	187b      	adds	r3, r7, r1
 801d016:	781b      	ldrb	r3, [r3, #0]
 801d018:	2b05      	cmp	r3, #5
 801d01a:	d008      	beq.n	801d02e <_ux_device_stack_interface_set+0xde>
 801d01c:	dd00      	ble.n	801d020 <_ux_device_stack_interface_set+0xd0>
 801d01e:	e094      	b.n	801d14a <_ux_device_stack_interface_set+0x1fa>
 801d020:	2b02      	cmp	r3, #2
 801d022:	d100      	bne.n	801d026 <_ux_device_stack_interface_set+0xd6>
 801d024:	e089      	b.n	801d13a <_ux_device_stack_interface_set+0x1ea>
 801d026:	2b04      	cmp	r3, #4
 801d028:	d100      	bne.n	801d02c <_ux_device_stack_interface_set+0xdc>
 801d02a:	e086      	b.n	801d13a <_ux_device_stack_interface_set+0x1ea>

            /* Return the status to the caller.  */
            return(status);

        default:
            break;
 801d02c:	e08d      	b.n	801d14a <_ux_device_stack_interface_set+0x1fa>
            endpoint = device -> ux_slave_device_endpoints_pool;
 801d02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d030:	229c      	movs	r2, #156	@ 0x9c
 801d032:	589b      	ldr	r3, [r3, r2]
 801d034:	63bb      	str	r3, [r7, #56]	@ 0x38
            endpoints_pool_number = device -> ux_slave_device_endpoints_pool_number;
 801d036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d038:	22a0      	movs	r2, #160	@ 0xa0
 801d03a:	589b      	ldr	r3, [r3, r2]
 801d03c:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801d03e:	e00d      	b.n	801d05c <_ux_device_stack_interface_set+0x10c>
                if (endpoint ->    ux_slave_endpoint_status == UX_UNUSED)
 801d040:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d042:	681b      	ldr	r3, [r3, #0]
 801d044:	2b00      	cmp	r3, #0
 801d046:	d103      	bne.n	801d050 <_ux_device_stack_interface_set+0x100>
                    endpoint ->    ux_slave_endpoint_status = UX_USED;
 801d048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d04a:	2201      	movs	r2, #1
 801d04c:	601a      	str	r2, [r3, #0]
                    break;
 801d04e:	e008      	b.n	801d062 <_ux_device_stack_interface_set+0x112>
                endpoint++;
 801d050:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d052:	3368      	adds	r3, #104	@ 0x68
 801d054:	63bb      	str	r3, [r7, #56]	@ 0x38
               endpoints_pool_number--; 
 801d056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d058:	3b01      	subs	r3, #1
 801d05a:	633b      	str	r3, [r7, #48]	@ 0x30
            while (endpoints_pool_number != 0)
 801d05c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d05e:	2b00      	cmp	r3, #0
 801d060:	d1ee      	bne.n	801d040 <_ux_device_stack_interface_set+0xf0>
            if (endpoints_pool_number == 0)
 801d062:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d064:	2b00      	cmp	r3, #0
 801d066:	d101      	bne.n	801d06c <_ux_device_stack_interface_set+0x11c>
                return(UX_MEMORY_INSUFFICIENT);
 801d068:	2312      	movs	r3, #18
 801d06a:	e082      	b.n	801d172 <_ux_device_stack_interface_set+0x222>
                            (UCHAR *) &endpoint -> ux_slave_endpoint_descriptor);
 801d06c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d06e:	330c      	adds	r3, #12
            _ux_utility_descriptor_parse(device_framework,
 801d070:	4944      	ldr	r1, [pc, #272]	@ (801d184 <_ux_device_stack_interface_set+0x234>)
 801d072:	68f8      	ldr	r0, [r7, #12]
 801d074:	2206      	movs	r2, #6
 801d076:	f000 fb5d 	bl	801d734 <_ux_utility_descriptor_parse>
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d07a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d07c:	3320      	adds	r3, #32
 801d07e:	617b      	str	r3, [r7, #20]
                    endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801d080:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d082:	8a1b      	ldrh	r3, [r3, #16]
            max_transfer_length =
 801d084:	055b      	lsls	r3, r3, #21
 801d086:	0d5b      	lsrs	r3, r3, #21
 801d088:	62fb      	str	r3, [r7, #44]	@ 0x2c
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801d08a:	4b3c      	ldr	r3, [pc, #240]	@ (801d17c <_ux_device_stack_interface_set+0x22c>)
 801d08c:	681a      	ldr	r2, [r3, #0]
 801d08e:	23a0      	movs	r3, #160	@ 0xa0
 801d090:	005b      	lsls	r3, r3, #1
 801d092:	58d3      	ldr	r3, [r2, r3]
 801d094:	2b02      	cmp	r3, #2
 801d096:	d119      	bne.n	801d0cc <_ux_device_stack_interface_set+0x17c>
                (endpoint -> ux_slave_endpoint_descriptor.bmAttributes & 0x1u))
 801d098:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d09a:	7bdb      	ldrb	r3, [r3, #15]
 801d09c:	001a      	movs	r2, r3
 801d09e:	2301      	movs	r3, #1
 801d0a0:	4013      	ands	r3, r2
            if ((_ux_system_slave -> ux_system_slave_speed == UX_HIGH_SPEED_DEVICE) &&
 801d0a2:	d013      	beq.n	801d0cc <_ux_device_stack_interface_set+0x17c>
                n_trans = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize &
 801d0a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d0a6:	8a1b      	ldrh	r3, [r3, #16]
 801d0a8:	001a      	movs	r2, r3
 801d0aa:	23c0      	movs	r3, #192	@ 0xc0
 801d0ac:	015b      	lsls	r3, r3, #5
 801d0ae:	4013      	ands	r3, r2
 801d0b0:	613b      	str	r3, [r7, #16]
                if (n_trans)
 801d0b2:	693b      	ldr	r3, [r7, #16]
 801d0b4:	2b00      	cmp	r3, #0
 801d0b6:	d009      	beq.n	801d0cc <_ux_device_stack_interface_set+0x17c>
                    n_trans >>= UX_MAX_NUMBER_OF_TRANSACTIONS_SHIFT;
 801d0b8:	693b      	ldr	r3, [r7, #16]
 801d0ba:	0adb      	lsrs	r3, r3, #11
 801d0bc:	613b      	str	r3, [r7, #16]
                    n_trans ++;
 801d0be:	693b      	ldr	r3, [r7, #16]
 801d0c0:	3301      	adds	r3, #1
 801d0c2:	613b      	str	r3, [r7, #16]
                    max_transfer_length *= n_trans;
 801d0c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d0c6:	693a      	ldr	r2, [r7, #16]
 801d0c8:	4353      	muls	r3, r2
 801d0ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
            transfer_request -> ux_slave_transfer_request_transfer_length = max_transfer_length;
 801d0cc:	697b      	ldr	r3, [r7, #20]
 801d0ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d0d0:	621a      	str	r2, [r3, #32]
            transfer_request -> ux_slave_transfer_request_endpoint =  endpoint;
 801d0d2:	697b      	ldr	r3, [r7, #20]
 801d0d4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d0d6:	609a      	str	r2, [r3, #8]
            transfer_request -> ux_slave_transfer_request_timeout = UX_WAIT_FOREVER;
 801d0d8:	697b      	ldr	r3, [r7, #20]
 801d0da:	2201      	movs	r2, #1
 801d0dc:	4252      	negs	r2, r2
 801d0de:	635a      	str	r2, [r3, #52]	@ 0x34
            endpoint -> ux_slave_endpoint_interface =  interface_ptr;
 801d0e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d0e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801d0e4:	619a      	str	r2, [r3, #24]
            endpoint -> ux_slave_endpoint_device =  device;
 801d0e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d0e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d0ea:	61da      	str	r2, [r3, #28]
            status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT, (VOID *) endpoint); 
 801d0ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d0ee:	699b      	ldr	r3, [r3, #24]
 801d0f0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d0f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801d0f4:	210e      	movs	r1, #14
 801d0f6:	4798      	blx	r3
 801d0f8:	0003      	movs	r3, r0
 801d0fa:	623b      	str	r3, [r7, #32]
            if (status != UX_SUCCESS)
 801d0fc:	6a3b      	ldr	r3, [r7, #32]
 801d0fe:	2b00      	cmp	r3, #0
 801d100:	d004      	beq.n	801d10c <_ux_device_stack_interface_set+0x1bc>
                endpoint -> ux_slave_endpoint_status = UX_UNUSED;
 801d102:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d104:	2200      	movs	r2, #0
 801d106:	601a      	str	r2, [r3, #0]
                return(status);
 801d108:	6a3b      	ldr	r3, [r7, #32]
 801d10a:	e032      	b.n	801d172 <_ux_device_stack_interface_set+0x222>
            if (interface_ptr -> ux_slave_interface_first_endpoint == UX_NULL)
 801d10c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d10e:	69db      	ldr	r3, [r3, #28]
 801d110:	2b00      	cmp	r3, #0
 801d112:	d103      	bne.n	801d11c <_ux_device_stack_interface_set+0x1cc>
                interface_ptr -> ux_slave_interface_first_endpoint =  endpoint;
 801d114:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d116:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d118:	61da      	str	r2, [r3, #28]
            break;
 801d11a:	e017      	b.n	801d14c <_ux_device_stack_interface_set+0x1fc>
                endpoint_link =  interface_ptr -> ux_slave_interface_first_endpoint;
 801d11c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d11e:	69db      	ldr	r3, [r3, #28]
 801d120:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801d122:	e002      	b.n	801d12a <_ux_device_stack_interface_set+0x1da>
                    endpoint_link =  endpoint_link -> ux_slave_endpoint_next_endpoint;
 801d124:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d126:	695b      	ldr	r3, [r3, #20]
 801d128:	637b      	str	r3, [r7, #52]	@ 0x34
                while (endpoint_link -> ux_slave_endpoint_next_endpoint != UX_NULL)
 801d12a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d12c:	695b      	ldr	r3, [r3, #20]
 801d12e:	2b00      	cmp	r3, #0
 801d130:	d1f8      	bne.n	801d124 <_ux_device_stack_interface_set+0x1d4>
                endpoint_link -> ux_slave_endpoint_next_endpoint =  endpoint;
 801d132:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d134:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801d136:	615a      	str	r2, [r3, #20]
            break;
 801d138:	e008      	b.n	801d14c <_ux_device_stack_interface_set+0x1fc>
            status =  _ux_device_stack_interface_start(interface_ptr);
 801d13a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d13c:	0018      	movs	r0, r3
 801d13e:	f000 f823 	bl	801d188 <_ux_device_stack_interface_start>
 801d142:	0003      	movs	r3, r0
 801d144:	623b      	str	r3, [r7, #32]
            return(status);
 801d146:	6a3b      	ldr	r3, [r7, #32]
 801d148:	e013      	b.n	801d172 <_ux_device_stack_interface_set+0x222>
            break;
 801d14a:	46c0      	nop			@ (mov r8, r8)
        }

        /* Adjust what is left of the device framework.  */
        device_framework_length -=  descriptor_length;
 801d14c:	68ba      	ldr	r2, [r7, #8]
 801d14e:	69fb      	ldr	r3, [r7, #28]
 801d150:	1ad3      	subs	r3, r2, r3
 801d152:	60bb      	str	r3, [r7, #8]

        /* Point to the next descriptor.  */
        device_framework +=  descriptor_length;
 801d154:	68fa      	ldr	r2, [r7, #12]
 801d156:	69fb      	ldr	r3, [r7, #28]
 801d158:	18d3      	adds	r3, r2, r3
 801d15a:	60fb      	str	r3, [r7, #12]
    while (device_framework_length != 0)
 801d15c:	68bb      	ldr	r3, [r7, #8]
 801d15e:	2b00      	cmp	r3, #0
 801d160:	d000      	beq.n	801d164 <_ux_device_stack_interface_set+0x214>
 801d162:	e74f      	b.n	801d004 <_ux_device_stack_interface_set+0xb4>
    }

    /* The interface attached to this configuration must be started at the class
       level.  */
    status =  _ux_device_stack_interface_start(interface_ptr);
 801d164:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801d166:	0018      	movs	r0, r3
 801d168:	f000 f80e 	bl	801d188 <_ux_device_stack_interface_start>
 801d16c:	0003      	movs	r3, r0
 801d16e:	623b      	str	r3, [r7, #32]

    /* Return the status to the caller.  */
    return(status);
 801d170:	6a3b      	ldr	r3, [r7, #32]
}
 801d172:	0018      	movs	r0, r3
 801d174:	46bd      	mov	sp, r7
 801d176:	b012      	add	sp, #72	@ 0x48
 801d178:	bd80      	pop	{r7, pc}
 801d17a:	46c0      	nop			@ (mov r8, r8)
 801d17c:	20003b20 	.word	0x20003b20
 801d180:	20000060 	.word	0x20000060
 801d184:	20000040 	.word	0x20000040

0801d188 <_ux_device_stack_interface_start>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_interface_start(UX_SLAVE_INTERFACE *interface_ptr)
{
 801d188:	b590      	push	{r4, r7, lr}
 801d18a:	b091      	sub	sp, #68	@ 0x44
 801d18c:	af00      	add	r7, sp, #0
 801d18e:	6078      	str	r0, [r7, #4]
UINT                        status;
UX_SLAVE_CLASS_COMMAND      class_command;


    /* Get the class for the interface.  */
    class_ptr =  _ux_system_slave -> ux_system_slave_interface_class_array[interface_ptr -> ux_slave_interface_descriptor.bInterfaceNumber];
 801d190:	4b2b      	ldr	r3, [pc, #172]	@ (801d240 <_ux_device_stack_interface_start+0xb8>)
 801d192:	681b      	ldr	r3, [r3, #0]
 801d194:	687a      	ldr	r2, [r7, #4]
 801d196:	7b92      	ldrb	r2, [r2, #14]
 801d198:	3240      	adds	r2, #64	@ 0x40
 801d19a:	0092      	lsls	r2, r2, #2
 801d19c:	58d3      	ldr	r3, [r2, r3]
 801d19e:	63fb      	str	r3, [r7, #60]	@ 0x3c

    /* Check if class driver is available. */
    if (class_ptr == UX_NULL)
 801d1a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1a2:	2b00      	cmp	r3, #0
 801d1a4:	d101      	bne.n	801d1aa <_ux_device_stack_interface_start+0x22>

        /* There is no class driver supported. */
        return (UX_NO_CLASS_MATCH);
 801d1a6:	2357      	movs	r3, #87	@ 0x57
 801d1a8:	e046      	b.n	801d238 <_ux_device_stack_interface_start+0xb0>

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d1aa:	4b25      	ldr	r3, [pc, #148]	@ (801d240 <_ux_device_stack_interface_start+0xb8>)
 801d1ac:	681b      	ldr	r3, [r3, #0]
 801d1ae:	3324      	adds	r3, #36	@ 0x24
 801d1b0:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Build all the fields of the Class Command.  */
    class_command.ux_slave_class_command_request   =    UX_SLAVE_CLASS_COMMAND_QUERY;
 801d1b2:	2408      	movs	r4, #8
 801d1b4:	193b      	adds	r3, r7, r4
 801d1b6:	2201      	movs	r2, #1
 801d1b8:	601a      	str	r2, [r3, #0]
    class_command.ux_slave_class_command_interface =   (VOID *)interface_ptr;
 801d1ba:	193b      	adds	r3, r7, r4
 801d1bc:	687a      	ldr	r2, [r7, #4]
 801d1be:	609a      	str	r2, [r3, #8]
    class_command.ux_slave_class_command_class     =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceClass;
 801d1c0:	687b      	ldr	r3, [r7, #4]
 801d1c2:	7c5b      	ldrb	r3, [r3, #17]
 801d1c4:	001a      	movs	r2, r3
 801d1c6:	193b      	adds	r3, r7, r4
 801d1c8:	615a      	str	r2, [r3, #20]
    class_command.ux_slave_class_command_subclass  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceSubClass;
 801d1ca:	687b      	ldr	r3, [r7, #4]
 801d1cc:	7c9b      	ldrb	r3, [r3, #18]
 801d1ce:	001a      	movs	r2, r3
 801d1d0:	193b      	adds	r3, r7, r4
 801d1d2:	619a      	str	r2, [r3, #24]
    class_command.ux_slave_class_command_protocol  =   interface_ptr -> ux_slave_interface_descriptor.bInterfaceProtocol;
 801d1d4:	687b      	ldr	r3, [r7, #4]
 801d1d6:	7cdb      	ldrb	r3, [r3, #19]
 801d1d8:	001a      	movs	r2, r3
 801d1da:	193b      	adds	r3, r7, r4
 801d1dc:	61da      	str	r2, [r3, #28]
    class_command.ux_slave_class_command_vid       =   device -> ux_slave_device_descriptor.idVendor;
 801d1de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d1e0:	899b      	ldrh	r3, [r3, #12]
 801d1e2:	001a      	movs	r2, r3
 801d1e4:	193b      	adds	r3, r7, r4
 801d1e6:	611a      	str	r2, [r3, #16]
    class_command.ux_slave_class_command_pid       =   device -> ux_slave_device_descriptor.idProduct;
 801d1e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801d1ea:	89db      	ldrh	r3, [r3, #14]
 801d1ec:	001a      	movs	r2, r3
 801d1ee:	193b      	adds	r3, r7, r4
 801d1f0:	60da      	str	r2, [r3, #12]

    /* We can now memorize the interface pointer associated with this class.  */
    class_ptr -> ux_slave_class_interface = interface_ptr;
 801d1f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1f4:	687a      	ldr	r2, [r7, #4]
 801d1f6:	661a      	str	r2, [r3, #96]	@ 0x60
    
    /* We have found a potential candidate. Call this registered class entry function.  */
    status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801d1f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d1fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d1fc:	193a      	adds	r2, r7, r4
 801d1fe:	0010      	movs	r0, r2
 801d200:	4798      	blx	r3
 801d202:	0003      	movs	r3, r0
 801d204:	637b      	str	r3, [r7, #52]	@ 0x34

    /* The status tells us if the registered class wants to own this class.  */
    if (status == UX_SUCCESS)
 801d206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d208:	2b00      	cmp	r3, #0
 801d20a:	d114      	bne.n	801d236 <_ux_device_stack_interface_start+0xae>
    {

        /* Store the class container. */
        class_command.ux_slave_class_command_class_ptr =  class_ptr;
 801d20c:	193b      	adds	r3, r7, r4
 801d20e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d210:	621a      	str	r2, [r3, #32]
        
        /* Store the command.  */
        class_command.ux_slave_class_command_request =  UX_SLAVE_CLASS_COMMAND_ACTIVATE;
 801d212:	193b      	adds	r3, r7, r4
 801d214:	2202      	movs	r2, #2
 801d216:	601a      	str	r2, [r3, #0]
        
        /* Activate the class.  */
        status = class_ptr -> ux_slave_class_entry_function(&class_command);
 801d218:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801d21a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d21c:	193a      	adds	r2, r7, r4
 801d21e:	0010      	movs	r0, r2
 801d220:	4798      	blx	r3
 801d222:	0003      	movs	r3, r0
 801d224:	637b      	str	r3, [r7, #52]	@ 0x34

        /* If the class was successfully activated, set the class for the interface.  */
        if(status == UX_SUCCESS)
 801d226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d228:	2b00      	cmp	r3, #0
 801d22a:	d102      	bne.n	801d232 <_ux_device_stack_interface_start+0xaa>
            interface_ptr -> ux_slave_interface_class =  class_ptr;
 801d22c:	687b      	ldr	r3, [r7, #4]
 801d22e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801d230:	605a      	str	r2, [r3, #4]

        return(status); 
 801d232:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d234:	e000      	b.n	801d238 <_ux_device_stack_interface_start+0xb0>
    }

    /* There is no driver who want to own this class!  */
    return(UX_NO_CLASS_MATCH);
 801d236:	2357      	movs	r3, #87	@ 0x57
}
 801d238:	0018      	movs	r0, r3
 801d23a:	46bd      	mov	sp, r7
 801d23c:	b011      	add	sp, #68	@ 0x44
 801d23e:	bd90      	pop	{r4, r7, pc}
 801d240:	20003b20 	.word	0x20003b20

0801d244 <_ux_device_stack_set_feature>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_set_feature(ULONG request_type, ULONG request_value, ULONG request_index)
{
 801d244:	b580      	push	{r7, lr}
 801d246:	b08a      	sub	sp, #40	@ 0x28
 801d248:	af00      	add	r7, sp, #0
 801d24a:	60f8      	str	r0, [r7, #12]
 801d24c:	60b9      	str	r1, [r7, #8]
 801d24e:	607a      	str	r2, [r7, #4]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_SET_FEATURE, request_value, request_index, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d250:	4b2a      	ldr	r3, [pc, #168]	@ (801d2fc <_ux_device_stack_set_feature+0xb8>)
 801d252:	681b      	ldr	r3, [r3, #0]
 801d254:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801d256:	4b29      	ldr	r3, [pc, #164]	@ (801d2fc <_ux_device_stack_set_feature+0xb8>)
 801d258:	681b      	ldr	r3, [r3, #0]
 801d25a:	3324      	adds	r3, #36	@ 0x24
 801d25c:	61bb      	str	r3, [r7, #24]

    /* Get the control endpoint for the device.  */
    endpoint =  &device -> ux_slave_device_control_endpoint;
 801d25e:	69bb      	ldr	r3, [r7, #24]
 801d260:	3318      	adds	r3, #24
 801d262:	617b      	str	r3, [r7, #20]

    /* The feature can be for either the device or the endpoint.  */
    switch (request_type & UX_REQUEST_TARGET)
 801d264:	68fb      	ldr	r3, [r7, #12]
 801d266:	2203      	movs	r2, #3
 801d268:	4013      	ands	r3, r2
 801d26a:	d002      	beq.n	801d272 <_ux_device_stack_set_feature+0x2e>
 801d26c:	2b02      	cmp	r3, #2
 801d26e:	d016      	beq.n	801d29e <_ux_device_stack_set_feature+0x5a>
 801d270:	e038      	b.n	801d2e4 <_ux_device_stack_set_feature+0xa0>
    {
    
    case UX_REQUEST_TARGET_DEVICE:

        /* Check if we have a DEVICE_REMOTE_WAKEUP Feature.  */
        if (request_value == UX_REQUEST_FEATURE_DEVICE_REMOTE_WAKEUP)
 801d272:	68bb      	ldr	r3, [r7, #8]
 801d274:	2b01      	cmp	r3, #1
 801d276:	d110      	bne.n	801d29a <_ux_device_stack_set_feature+0x56>
        {

            /* Check if we have the capability. */
            if (_ux_system_slave -> ux_system_slave_remote_wakeup_capability)
 801d278:	4b20      	ldr	r3, [pc, #128]	@ (801d2fc <_ux_device_stack_set_feature+0xb8>)
 801d27a:	681a      	ldr	r2, [r3, #0]
 801d27c:	23a4      	movs	r3, #164	@ 0xa4
 801d27e:	005b      	lsls	r3, r3, #1
 801d280:	58d3      	ldr	r3, [r2, r3]
 801d282:	2b00      	cmp	r3, #0
 801d284:	d007      	beq.n	801d296 <_ux_device_stack_set_feature+0x52>
            {

                /* Enable the feature. */
                _ux_system_slave -> ux_system_slave_remote_wakeup_enabled = UX_TRUE;
 801d286:	4b1d      	ldr	r3, [pc, #116]	@ (801d2fc <_ux_device_stack_set_feature+0xb8>)
 801d288:	681a      	ldr	r2, [r3, #0]
 801d28a:	23a6      	movs	r3, #166	@ 0xa6
 801d28c:	005b      	lsls	r3, r3, #1
 801d28e:	2101      	movs	r1, #1
 801d290:	50d1      	str	r1, [r2, r3]

                /* OK. */
                return (UX_SUCCESS);
 801d292:	2300      	movs	r3, #0
 801d294:	e02d      	b.n	801d2f2 <_ux_device_stack_set_feature+0xae>
            }
            else

                /* Protocol error. */
                return (UX_FUNCTION_NOT_SUPPORTED);
 801d296:	2354      	movs	r3, #84	@ 0x54
 801d298:	e02b      	b.n	801d2f2 <_ux_device_stack_set_feature+0xae>
            return(UX_SUCCESS);
        }
#endif

        /* Request value not supported.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801d29a:	2354      	movs	r3, #84	@ 0x54
 801d29c:	e029      	b.n	801d2f2 <_ux_device_stack_set_feature+0xae>
    case UX_REQUEST_TARGET_ENDPOINT:

        /* The only set feature for endpoint is ENDPOINT_STALL. This forces
           the endpoint to the stall situation.
           We need to find the endpoint through the interface(s). */
        interface_ptr =  device -> ux_slave_device_first_interface;
 801d29e:	69bb      	ldr	r3, [r7, #24]
 801d2a0:	2290      	movs	r2, #144	@ 0x90
 801d2a2:	589b      	ldr	r3, [r3, r2]
 801d2a4:	627b      	str	r3, [r7, #36]	@ 0x24

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
        while (interface_ptr != UX_NULL)
 801d2a6:	e01a      	b.n	801d2de <_ux_device_stack_set_feature+0x9a>
        {
#endif
            /* Get the first endpoint for this interface.  */
            endpoint_target =  interface_ptr -> ux_slave_interface_first_endpoint;
 801d2a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2aa:	69db      	ldr	r3, [r3, #28]
 801d2ac:	623b      	str	r3, [r7, #32]
                
            /* Parse all the endpoints.  */
            while (endpoint_target != UX_NULL)
 801d2ae:	e010      	b.n	801d2d2 <_ux_device_stack_set_feature+0x8e>
            {

                /* Check the endpoint index.  */
                if (endpoint_target -> ux_slave_endpoint_descriptor.bEndpointAddress == request_index)
 801d2b0:	6a3b      	ldr	r3, [r7, #32]
 801d2b2:	7b9b      	ldrb	r3, [r3, #14]
 801d2b4:	001a      	movs	r2, r3
 801d2b6:	687b      	ldr	r3, [r7, #4]
 801d2b8:	4293      	cmp	r3, r2
 801d2ba:	d107      	bne.n	801d2cc <_ux_device_stack_set_feature+0x88>
                {

                    /* Stall the endpoint.  */
                    dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint_target);
 801d2bc:	69fb      	ldr	r3, [r7, #28]
 801d2be:	699b      	ldr	r3, [r3, #24]
 801d2c0:	6a3a      	ldr	r2, [r7, #32]
 801d2c2:	69f8      	ldr	r0, [r7, #28]
 801d2c4:	2114      	movs	r1, #20
 801d2c6:	4798      	blx	r3

                    /* Return the function status.  */
                    return(UX_SUCCESS);
 801d2c8:	2300      	movs	r3, #0
 801d2ca:	e012      	b.n	801d2f2 <_ux_device_stack_set_feature+0xae>
                }

                /* Next endpoint.  */
                endpoint_target =  endpoint_target -> ux_slave_endpoint_next_endpoint;
 801d2cc:	6a3b      	ldr	r3, [r7, #32]
 801d2ce:	695b      	ldr	r3, [r3, #20]
 801d2d0:	623b      	str	r3, [r7, #32]
            while (endpoint_target != UX_NULL)
 801d2d2:	6a3b      	ldr	r3, [r7, #32]
 801d2d4:	2b00      	cmp	r3, #0
 801d2d6:	d1eb      	bne.n	801d2b0 <_ux_device_stack_set_feature+0x6c>
            }

#if !defined(UX_DEVICE_INITIALIZE_FRAMEWORK_SCAN_DISABLE) || UX_MAX_DEVICE_INTERFACES > 1
            /* Next interface.  */
            interface_ptr =  interface_ptr -> ux_slave_interface_next_interface;
 801d2d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2da:	699b      	ldr	r3, [r3, #24]
 801d2dc:	627b      	str	r3, [r7, #36]	@ 0x24
        while (interface_ptr != UX_NULL)
 801d2de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d2e0:	2b00      	cmp	r3, #0
 801d2e2:	d1e1      	bne.n	801d2a8 <_ux_device_stack_set_feature+0x64>
        /* Intentionally fall through into the default case. */
        /* fall through */
    default:
        
        /* We stall the command.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_STALL_ENDPOINT, endpoint);
 801d2e4:	69fb      	ldr	r3, [r7, #28]
 801d2e6:	699b      	ldr	r3, [r3, #24]
 801d2e8:	697a      	ldr	r2, [r7, #20]
 801d2ea:	69f8      	ldr	r0, [r7, #28]
 801d2ec:	2114      	movs	r1, #20
 801d2ee:	4798      	blx	r3
    
        /* No more work to do here.  The command failed but the upper layer does not depend on it.  */
        return(UX_SUCCESS);            
 801d2f0:	2300      	movs	r3, #0
    }
}
 801d2f2:	0018      	movs	r0, r3
 801d2f4:	46bd      	mov	sp, r7
 801d2f6:	b00a      	add	sp, #40	@ 0x28
 801d2f8:	bd80      	pop	{r7, pc}
 801d2fa:	46c0      	nop			@ (mov r8, r8)
 801d2fc:	20003b20 	.word	0x20003b20

0801d300 <_ux_device_stack_tasks_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_tasks_run(VOID)
{
 801d300:	b580      	push	{r7, lr}
 801d302:	b084      	sub	sp, #16
 801d304:	af00      	add	r7, sp, #0
UX_SLAVE_CLASS              *class_instance;
ULONG                       class_index;
UINT                        status;


    status = UX_STATE_RESET;
 801d306:	2300      	movs	r3, #0
 801d308:	607b      	str	r3, [r7, #4]

    /* Run all DCD tasks (pending ISR handle).  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801d30a:	4b1a      	ldr	r3, [pc, #104]	@ (801d374 <_ux_device_stack_tasks_run+0x74>)
 801d30c:	681b      	ldr	r3, [r3, #0]
 801d30e:	603b      	str	r3, [r7, #0]
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_TASKS_RUN, UX_NULL);
 801d310:	683b      	ldr	r3, [r7, #0]
 801d312:	699b      	ldr	r3, [r3, #24]
 801d314:	6838      	ldr	r0, [r7, #0]
 801d316:	2200      	movs	r2, #0
 801d318:	2112      	movs	r1, #18
 801d31a:	4798      	blx	r3

    /* Run all Class instance tasks.  */
    class_instance =  _ux_system_slave -> ux_system_slave_class_array;
 801d31c:	4b15      	ldr	r3, [pc, #84]	@ (801d374 <_ux_device_stack_tasks_run+0x74>)
 801d31e:	681b      	ldr	r3, [r3, #0]
 801d320:	22fc      	movs	r2, #252	@ 0xfc
 801d322:	589b      	ldr	r3, [r3, r2]
 801d324:	60fb      	str	r3, [r7, #12]
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801d326:	2300      	movs	r3, #0
 801d328:	60bb      	str	r3, [r7, #8]
 801d32a:	e01b      	b.n	801d364 <_ux_device_stack_tasks_run+0x64>
    {

        /* Skip classes not used.  */
        if (class_instance -> ux_slave_class_status == UX_UNUSED)
 801d32c:	68fb      	ldr	r3, [r7, #12]
 801d32e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801d330:	2b00      	cmp	r3, #0
 801d332:	d011      	beq.n	801d358 <_ux_device_stack_tasks_run+0x58>
            continue;

        /* Skip classes has no task function.  */
        if (class_instance -> ux_slave_class_task_function == UX_NULL)
 801d334:	68fb      	ldr	r3, [r7, #12]
 801d336:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801d338:	2b00      	cmp	r3, #0
 801d33a:	d00f      	beq.n	801d35c <_ux_device_stack_tasks_run+0x5c>
            continue;

        /* Invoke task function.  */
        status |= class_instance -> ux_slave_class_task_function(class_instance -> ux_slave_class_instance);
 801d33c:	68fb      	ldr	r3, [r7, #12]
 801d33e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801d340:	68fb      	ldr	r3, [r7, #12]
 801d342:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801d344:	0018      	movs	r0, r3
 801d346:	4790      	blx	r2
 801d348:	0002      	movs	r2, r0
 801d34a:	687b      	ldr	r3, [r7, #4]
 801d34c:	4313      	orrs	r3, r2
 801d34e:	607b      	str	r3, [r7, #4]

        /* Move to the next class.  */
        class_instance ++;
 801d350:	68fb      	ldr	r3, [r7, #12]
 801d352:	3364      	adds	r3, #100	@ 0x64
 801d354:	60fb      	str	r3, [r7, #12]
 801d356:	e002      	b.n	801d35e <_ux_device_stack_tasks_run+0x5e>
            continue;
 801d358:	46c0      	nop			@ (mov r8, r8)
 801d35a:	e000      	b.n	801d35e <_ux_device_stack_tasks_run+0x5e>
            continue;
 801d35c:	46c0      	nop			@ (mov r8, r8)
    for (class_index = 0; class_index < UX_SYSTEM_DEVICE_MAX_CLASS_GET(); class_index++)
 801d35e:	68bb      	ldr	r3, [r7, #8]
 801d360:	3301      	adds	r3, #1
 801d362:	60bb      	str	r3, [r7, #8]
 801d364:	68bb      	ldr	r3, [r7, #8]
 801d366:	2b00      	cmp	r3, #0
 801d368:	d0e0      	beq.n	801d32c <_ux_device_stack_tasks_run+0x2c>
    }

    /* Return overall status.  */
    return(status);
 801d36a:	687b      	ldr	r3, [r7, #4]
}
 801d36c:	0018      	movs	r0, r3
 801d36e:	46bd      	mov	sp, r7
 801d370:	b004      	add	sp, #16
 801d372:	bd80      	pop	{r7, pc}
 801d374:	20003b20 	.word	0x20003b20

0801d378 <_ux_device_stack_transfer_abort>:
/*                                            assigned aborting code,     */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_abort(UX_SLAVE_TRANSFER *transfer_request, ULONG completion_code)
{
 801d378:	b580      	push	{r7, lr}
 801d37a:	b084      	sub	sp, #16
 801d37c:	af00      	add	r7, sp, #0
 801d37e:	6078      	str	r0, [r7, #4]
 801d380:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ABORT, transfer_request, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d382:	4b12      	ldr	r3, [pc, #72]	@ (801d3cc <_ux_device_stack_transfer_abort+0x54>)
 801d384:	681b      	ldr	r3, [r3, #0]
 801d386:	60fb      	str	r3, [r7, #12]

    /* Sets the completion code due to bus reset.  */
    transfer_request -> ux_slave_transfer_request_completion_code = completion_code;
 801d388:	687b      	ldr	r3, [r7, #4]
 801d38a:	683a      	ldr	r2, [r7, #0]
 801d38c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Ensure we're not preempted by the transfer completion ISR.  */
    UX_DISABLE
 801d38e:	f002 f88f 	bl	801f4b0 <_ux_utility_interrupt_disable>
 801d392:	0003      	movs	r3, r0
 801d394:	60bb      	str	r3, [r7, #8]

    /* It's possible the transfer already completed. Ensure it hasn't before doing the abort.  */
    if (transfer_request -> ux_slave_transfer_request_status == UX_TRANSFER_STATUS_PENDING)
 801d396:	687b      	ldr	r3, [r7, #4]
 801d398:	681b      	ldr	r3, [r3, #0]
 801d39a:	2b01      	cmp	r3, #1
 801d39c:	d10d      	bne.n	801d3ba <_ux_device_stack_transfer_abort+0x42>
    {

        /* Call the DCD if necessary for cleaning up the pending transfer.  */
        dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_ABORT, (VOID *) transfer_request);
 801d39e:	68fb      	ldr	r3, [r7, #12]
 801d3a0:	699b      	ldr	r3, [r3, #24]
 801d3a2:	687a      	ldr	r2, [r7, #4]
 801d3a4:	68f8      	ldr	r0, [r7, #12]
 801d3a6:	210d      	movs	r1, #13
 801d3a8:	4798      	blx	r3

        /* Restore interrupts. Note that the transfer request should not be modified now.  */
        UX_RESTORE
 801d3aa:	68bb      	ldr	r3, [r7, #8]
 801d3ac:	0018      	movs	r0, r3
 801d3ae:	f002 f88e 	bl	801f4ce <_ux_utility_interrupt_restore>

        /* We need to set the completion code for the transfer to aborted. Note
           that the transfer request function cannot simultaneously modify this 
           because if the transfer was pending, then the transfer's thread is 
           currently waiting for it to complete.  */
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_ABORT;
 801d3b2:	687b      	ldr	r3, [r7, #4]
 801d3b4:	2204      	movs	r2, #4
 801d3b6:	601a      	str	r2, [r3, #0]
 801d3b8:	e003      	b.n	801d3c2 <_ux_device_stack_transfer_abort+0x4a>
    }
    else
    {

        /* Restore interrupts.  */
        UX_RESTORE
 801d3ba:	68bb      	ldr	r3, [r7, #8]
 801d3bc:	0018      	movs	r0, r3
 801d3be:	f002 f886 	bl	801f4ce <_ux_utility_interrupt_restore>
    }

    /* This function never fails.  */
    return(UX_SUCCESS);       
 801d3c2:	2300      	movs	r3, #0
}
 801d3c4:	0018      	movs	r0, r3
 801d3c6:	46bd      	mov	sp, r7
 801d3c8:	b004      	add	sp, #16
 801d3ca:	bd80      	pop	{r7, pc}
 801d3cc:	20003b20 	.word	0x20003b20

0801d3d0 <_ux_device_stack_transfer_all_request_abort>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_all_request_abort(UX_SLAVE_ENDPOINT *endpoint, ULONG completion_code)
{
 801d3d0:	b580      	push	{r7, lr}
 801d3d2:	b084      	sub	sp, #16
 801d3d4:	af00      	add	r7, sp, #0
 801d3d6:	6078      	str	r0, [r7, #4]
 801d3d8:	6039      	str	r1, [r7, #0]

    /* If trace is enabled, insert this event into the trace buffer.  */
    UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_STACK_TRANSFER_ALL_REQUEST_ABORT, endpoint, completion_code, 0, 0, UX_TRACE_DEVICE_STACK_EVENTS, 0, 0)

    /* Get the transfer request for this endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801d3da:	687b      	ldr	r3, [r7, #4]
 801d3dc:	3320      	adds	r3, #32
 801d3de:	60fb      	str	r3, [r7, #12]
    
    /* Abort this request.  */
    _ux_device_stack_transfer_abort(transfer_request, completion_code);
 801d3e0:	683a      	ldr	r2, [r7, #0]
 801d3e2:	68fb      	ldr	r3, [r7, #12]
 801d3e4:	0011      	movs	r1, r2
 801d3e6:	0018      	movs	r0, r3
 801d3e8:	f7ff ffc6 	bl	801d378 <_ux_device_stack_transfer_abort>

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801d3ec:	2300      	movs	r3, #0
}
 801d3ee:	0018      	movs	r0, r3
 801d3f0:	46bd      	mov	sp, r7
 801d3f2:	b004      	add	sp, #16
 801d3f4:	bd80      	pop	{r7, pc}

0801d3f6 <_ux_device_stack_transfer_request>:
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_request(UX_SLAVE_TRANSFER *transfer_request, 
                                            ULONG slave_length, 
                                            ULONG host_length)
{
 801d3f6:	b580      	push	{r7, lr}
 801d3f8:	b086      	sub	sp, #24
 801d3fa:	af00      	add	r7, sp, #0
 801d3fc:	60f8      	str	r0, [r7, #12]
 801d3fe:	60b9      	str	r1, [r7, #8]
 801d400:	607a      	str	r2, [r7, #4]
#if defined(UX_DEVICE_STANDALONE)
UINT            status;

    /* Start a transfer request without waiting it end.  */
    UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801d402:	68fb      	ldr	r3, [r7, #12]
 801d404:	2200      	movs	r2, #0
 801d406:	631a      	str	r2, [r3, #48]	@ 0x30
    status = _ux_device_stack_transfer_run(transfer_request, slave_length, host_length);
 801d408:	687a      	ldr	r2, [r7, #4]
 801d40a:	68b9      	ldr	r1, [r7, #8]
 801d40c:	68fb      	ldr	r3, [r7, #12]
 801d40e:	0018      	movs	r0, r3
 801d410:	f000 f812 	bl	801d438 <_ux_device_stack_transfer_run>
 801d414:	0003      	movs	r3, r0
 801d416:	617b      	str	r3, [r7, #20]
    if (status == UX_STATE_LOCK)
 801d418:	697b      	ldr	r3, [r7, #20]
 801d41a:	2b06      	cmp	r3, #6
 801d41c:	d101      	bne.n	801d422 <_ux_device_stack_transfer_request+0x2c>
        return(UX_BUSY);
 801d41e:	23fe      	movs	r3, #254	@ 0xfe
 801d420:	e006      	b.n	801d430 <_ux_device_stack_transfer_request+0x3a>
    if (status < UX_STATE_NEXT)
 801d422:	697b      	ldr	r3, [r7, #20]
 801d424:	2b03      	cmp	r3, #3
 801d426:	d802      	bhi.n	801d42e <_ux_device_stack_transfer_request+0x38>
        return(transfer_request -> ux_slave_transfer_request_completion_code);
 801d428:	68fb      	ldr	r3, [r7, #12]
 801d42a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d42c:	e000      	b.n	801d430 <_ux_device_stack_transfer_request+0x3a>

    /* Started/done, things will be done in BG  */
    return(UX_SUCCESS);
 801d42e:	2300      	movs	r3, #0

    /* And return the status.  */
    return(status);

#endif
}
 801d430:	0018      	movs	r0, r3
 801d432:	46bd      	mov	sp, r7
 801d434:	b006      	add	sp, #24
 801d436:	bd80      	pop	{r7, pc}

0801d438 <_ux_device_stack_transfer_run>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_stack_transfer_run(UX_SLAVE_TRANSFER *transfer_request, ULONG slave_length, ULONG host_length)
{
 801d438:	b580      	push	{r7, lr}
 801d43a:	b08a      	sub	sp, #40	@ 0x28
 801d43c:	af00      	add	r7, sp, #0
 801d43e:	60f8      	str	r0, [r7, #12]
 801d440:	60b9      	str	r1, [r7, #8]
 801d442:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT       *endpoint;
ULONG                   device_state;


    /* Do we have to skip this transfer?  */
    if (transfer_request -> ux_slave_transfer_request_status_phase_ignore == UX_TRUE)
 801d444:	68fb      	ldr	r3, [r7, #12]
 801d446:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801d448:	2b01      	cmp	r3, #1
 801d44a:	d107      	bne.n	801d45c <_ux_device_stack_transfer_run+0x24>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_SUCCESS;
 801d44c:	68fb      	ldr	r3, [r7, #12]
 801d44e:	2200      	movs	r2, #0
 801d450:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_NEXT;
 801d452:	68fb      	ldr	r3, [r7, #12]
 801d454:	2204      	movs	r2, #4
 801d456:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_NEXT);
 801d458:	2304      	movs	r3, #4
 801d45a:	e091      	b.n	801d580 <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the device state.  */
    device_state =  _ux_system_slave -> ux_system_slave_device.ux_slave_device_state;
 801d45c:	4b4a      	ldr	r3, [pc, #296]	@ (801d588 <_ux_device_stack_transfer_run+0x150>)
 801d45e:	681b      	ldr	r3, [r3, #0]
 801d460:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801d462:	627b      	str	r3, [r7, #36]	@ 0x24

    /* We can only transfer when the device is ATTACHED, ADDRESSED OR CONFIGURED.  */
    if (!(device_state == UX_DEVICE_ATTACHED) &&
 801d464:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d466:	2b01      	cmp	r3, #1
 801d468:	d00d      	beq.n	801d486 <_ux_device_stack_transfer_run+0x4e>
 801d46a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d46c:	2b02      	cmp	r3, #2
 801d46e:	d00a      	beq.n	801d486 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_ADDRESSED) &&
 801d470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d472:	2b03      	cmp	r3, #3
 801d474:	d007      	beq.n	801d486 <_ux_device_stack_transfer_run+0x4e>
        !(device_state == UX_DEVICE_CONFIGURED))
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_NOT_READY;
 801d476:	68fb      	ldr	r3, [r7, #12]
 801d478:	2225      	movs	r2, #37	@ 0x25
 801d47a:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801d47c:	68fb      	ldr	r3, [r7, #12]
 801d47e:	2200      	movs	r2, #0
 801d480:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801d482:	2301      	movs	r3, #1
 801d484:	e07c      	b.n	801d580 <_ux_device_stack_transfer_run+0x148>
    }

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801d486:	4b40      	ldr	r3, [pc, #256]	@ (801d588 <_ux_device_stack_transfer_run+0x150>)
 801d488:	681b      	ldr	r3, [r3, #0]
 801d48a:	623b      	str	r3, [r7, #32]

    /* Get the endpoint associated with this transaction.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801d48c:	68fb      	ldr	r3, [r7, #12]
 801d48e:	689b      	ldr	r3, [r3, #8]
 801d490:	61fb      	str	r3, [r7, #28]

    /* Process states.  */
    state = transfer_request -> ux_slave_transfer_request_state;
 801d492:	68fb      	ldr	r3, [r7, #12]
 801d494:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d496:	61bb      	str	r3, [r7, #24]
    switch(state)
 801d498:	69bb      	ldr	r3, [r7, #24]
 801d49a:	2b21      	cmp	r3, #33	@ 0x21
 801d49c:	d05a      	beq.n	801d554 <_ux_device_stack_transfer_run+0x11c>
 801d49e:	69bb      	ldr	r3, [r7, #24]
 801d4a0:	2b21      	cmp	r3, #33	@ 0x21
 801d4a2:	d900      	bls.n	801d4a6 <_ux_device_stack_transfer_run+0x6e>
 801d4a4:	e065      	b.n	801d572 <_ux_device_stack_transfer_run+0x13a>
 801d4a6:	69bb      	ldr	r3, [r7, #24]
 801d4a8:	2b00      	cmp	r3, #0
 801d4aa:	d003      	beq.n	801d4b4 <_ux_device_stack_transfer_run+0x7c>
 801d4ac:	69bb      	ldr	r3, [r7, #24]
 801d4ae:	2b20      	cmp	r3, #32
 801d4b0:	d041      	beq.n	801d536 <_ux_device_stack_transfer_run+0xfe>
 801d4b2:	e05e      	b.n	801d572 <_ux_device_stack_transfer_run+0x13a>
    case UX_STATE_RESET:

        /* Prepare transfer parameters.  */

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801d4b4:	69fb      	ldr	r3, [r7, #28]
 801d4b6:	7bdb      	ldrb	r3, [r3, #15]
 801d4b8:	001a      	movs	r2, r3
 801d4ba:	2303      	movs	r3, #3
 801d4bc:	4013      	ands	r3, r2
 801d4be:	d00b      	beq.n	801d4d8 <_ux_device_stack_transfer_run+0xa0>
        {

            /* Isolate the direction from the endpoint address.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) == UX_ENDPOINT_IN)
 801d4c0:	69fb      	ldr	r3, [r7, #28]
 801d4c2:	7b9b      	ldrb	r3, [r3, #14]
 801d4c4:	b25b      	sxtb	r3, r3
 801d4c6:	2b00      	cmp	r3, #0
 801d4c8:	da03      	bge.n	801d4d2 <_ux_device_stack_transfer_run+0x9a>
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801d4ca:	68fb      	ldr	r3, [r7, #12]
 801d4cc:	2203      	movs	r2, #3
 801d4ce:	629a      	str	r2, [r3, #40]	@ 0x28
 801d4d0:	e002      	b.n	801d4d8 <_ux_device_stack_transfer_run+0xa0>
            else
                transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_IN;
 801d4d2:	68fb      	ldr	r3, [r7, #12]
 801d4d4:	2202      	movs	r2, #2
 801d4d6:	629a      	str	r2, [r3, #40]	@ 0x28

        /* See if we need to force a zero length packet at the end of the transfer.
           This happens on a DATA IN and when the host requested length is not met
           and the last packet is on a boundary. If slave_length is zero, then it is
           a explicit ZLP request, no need to force ZLP.  */
        if ((transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT) &&
 801d4d8:	68fb      	ldr	r3, [r7, #12]
 801d4da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d4dc:	2b03      	cmp	r3, #3
 801d4de:	d114      	bne.n	801d50a <_ux_device_stack_transfer_run+0xd2>
 801d4e0:	68bb      	ldr	r3, [r7, #8]
 801d4e2:	2b00      	cmp	r3, #0
 801d4e4:	d011      	beq.n	801d50a <_ux_device_stack_transfer_run+0xd2>
            (slave_length != 0) && (host_length != slave_length) &&
 801d4e6:	687a      	ldr	r2, [r7, #4]
 801d4e8:	68bb      	ldr	r3, [r7, #8]
 801d4ea:	429a      	cmp	r2, r3
 801d4ec:	d00d      	beq.n	801d50a <_ux_device_stack_transfer_run+0xd2>
            (slave_length % endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize) == 0)
 801d4ee:	69fb      	ldr	r3, [r7, #28]
 801d4f0:	8a1b      	ldrh	r3, [r3, #16]
 801d4f2:	001a      	movs	r2, r3
 801d4f4:	68bb      	ldr	r3, [r7, #8]
 801d4f6:	0011      	movs	r1, r2
 801d4f8:	0018      	movs	r0, r3
 801d4fa:	f7e2 feb1 	bl	8000260 <__aeabi_uidivmod>
 801d4fe:	1e0b      	subs	r3, r1, #0
            (slave_length != 0) && (host_length != slave_length) &&
 801d500:	d103      	bne.n	801d50a <_ux_device_stack_transfer_run+0xd2>
        {

            /* If so force Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_TRUE;
 801d502:	68fb      	ldr	r3, [r7, #12]
 801d504:	2201      	movs	r2, #1
 801d506:	639a      	str	r2, [r3, #56]	@ 0x38
 801d508:	e002      	b.n	801d510 <_ux_device_stack_transfer_run+0xd8>
        }
        else
        {

            /* Condition is not met, do not force a Zero Length Packet.  */
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801d50a:	68fb      	ldr	r3, [r7, #12]
 801d50c:	2200      	movs	r2, #0
 801d50e:	639a      	str	r2, [r3, #56]	@ 0x38
        }

        /* Reset the number of bytes sent/received.  */
        transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801d510:	68fb      	ldr	r3, [r7, #12]
 801d512:	2200      	movs	r2, #0
 801d514:	619a      	str	r2, [r3, #24]

        /* Determine how many bytes to send in this transaction.  We keep track of the original
           length and have a working length.  */
        transfer_request -> ux_slave_transfer_request_requested_length =    slave_length;
 801d516:	68fb      	ldr	r3, [r7, #12]
 801d518:	68ba      	ldr	r2, [r7, #8]
 801d51a:	615a      	str	r2, [r3, #20]
        transfer_request -> ux_slave_transfer_request_in_transfer_length =  slave_length;
 801d51c:	68fb      	ldr	r3, [r7, #12]
 801d51e:	68ba      	ldr	r2, [r7, #8]
 801d520:	61da      	str	r2, [r3, #28]

        /* Save the buffer pointer.  */
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
                                transfer_request -> ux_slave_transfer_request_data_pointer;
 801d522:	68fb      	ldr	r3, [r7, #12]
 801d524:	68da      	ldr	r2, [r3, #12]
        transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801d526:	68fb      	ldr	r3, [r7, #12]
 801d528:	611a      	str	r2, [r3, #16]

        /* Set the transfer to pending.  */
        transfer_request -> ux_slave_transfer_request_status = UX_TRANSFER_STATUS_PENDING;
 801d52a:	68fb      	ldr	r3, [r7, #12]
 801d52c:	2201      	movs	r2, #1
 801d52e:	601a      	str	r2, [r3, #0]

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT;
 801d530:	68fb      	ldr	r3, [r7, #12]
 801d532:	2220      	movs	r2, #32
 801d534:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_HALT_WAIT:

        /* If the endpoint is non Control, check the endpoint direction and set the data phase direction.  */
        if ((endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE) != UX_CONTROL_ENDPOINT)
 801d536:	69fb      	ldr	r3, [r7, #28]
 801d538:	7bdb      	ldrb	r3, [r3, #15]
 801d53a:	001a      	movs	r2, r3
 801d53c:	2303      	movs	r3, #3
 801d53e:	4013      	ands	r3, r2
 801d540:	d005      	beq.n	801d54e <_ux_device_stack_transfer_run+0x116>
        {

            /* Return WAIT until halt cleared.  */
            if (endpoint -> ux_slave_endpoint_state == UX_ENDPOINT_HALTED)
 801d542:	69fb      	ldr	r3, [r7, #28]
 801d544:	685b      	ldr	r3, [r3, #4]
 801d546:	2b02      	cmp	r3, #2
 801d548:	d101      	bne.n	801d54e <_ux_device_stack_transfer_run+0x116>
                return(UX_STATE_WAIT);
 801d54a:	2305      	movs	r3, #5
 801d54c:	e018      	b.n	801d580 <_ux_device_stack_transfer_run+0x148>

        }

        /* Next state.  */
        transfer_request -> ux_slave_transfer_request_state = UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT;
 801d54e:	68fb      	ldr	r3, [r7, #12]
 801d550:	2221      	movs	r2, #33	@ 0x21
 801d552:	631a      	str	r2, [r3, #48]	@ 0x30
        /* Fall through.  */
    case UX_DEVICE_STACK_TRANSFER_STATE_TRAN_WAIT:

        /* Call the DCD driver transfer function.   */
        /* Transfer state is adjusted inside DCD driver.  */
        status =  dcd -> ux_slave_dcd_function(dcd, UX_DCD_TRANSFER_RUN, transfer_request);
 801d554:	6a3b      	ldr	r3, [r7, #32]
 801d556:	699b      	ldr	r3, [r3, #24]
 801d558:	68fa      	ldr	r2, [r7, #12]
 801d55a:	6a38      	ldr	r0, [r7, #32]
 801d55c:	210c      	movs	r1, #12
 801d55e:	4798      	blx	r3
 801d560:	0003      	movs	r3, r0
 801d562:	617b      	str	r3, [r7, #20]

        /* Any error case or normal end: reset state for next transfer.  */
        if (status < UX_STATE_WAIT)
 801d564:	697b      	ldr	r3, [r7, #20]
 801d566:	2b04      	cmp	r3, #4
 801d568:	d808      	bhi.n	801d57c <_ux_device_stack_transfer_run+0x144>
        {
            UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801d56a:	68fb      	ldr	r3, [r7, #12]
 801d56c:	2200      	movs	r2, #0
 801d56e:	631a      	str	r2, [r3, #48]	@ 0x30
        }
        break;
 801d570:	e004      	b.n	801d57c <_ux_device_stack_transfer_run+0x144>

    default: /* Error case, return EXIT.  */
        transfer_request -> ux_slave_transfer_request_state = UX_STATE_RESET;
 801d572:	68fb      	ldr	r3, [r7, #12]
 801d574:	2200      	movs	r2, #0
 801d576:	631a      	str	r2, [r3, #48]	@ 0x30
        return(UX_STATE_EXIT);
 801d578:	2301      	movs	r3, #1
 801d57a:	e001      	b.n	801d580 <_ux_device_stack_transfer_run+0x148>
        break;
 801d57c:	46c0      	nop			@ (mov r8, r8)
    }

    /* And return the status.  */
    return(status);
 801d57e:	697b      	ldr	r3, [r7, #20]
}
 801d580:	0018      	movs	r0, r3
 801d582:	46bd      	mov	sp, r7
 801d584:	b00a      	add	sp, #40	@ 0x28
 801d586:	bd80      	pop	{r7, pc}
 801d588:	20003b20 	.word	0x20003b20

0801d58c <_ux_system_error_handler>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID   _ux_system_error_handler(UINT system_level, UINT system_context, UINT error_code)
{
 801d58c:	b580      	push	{r7, lr}
 801d58e:	b084      	sub	sp, #16
 801d590:	af00      	add	r7, sp, #0
 801d592:	60f8      	str	r0, [r7, #12]
 801d594:	60b9      	str	r1, [r7, #8]
 801d596:	607a      	str	r2, [r7, #4]

    /* Save the last system error code.  */
    _ux_system -> ux_system_last_error =  error_code;
 801d598:	4b0c      	ldr	r3, [pc, #48]	@ (801d5cc <_ux_system_error_handler+0x40>)
 801d59a:	681b      	ldr	r3, [r3, #0]
 801d59c:	687a      	ldr	r2, [r7, #4]
 801d59e:	60da      	str	r2, [r3, #12]
 
    /* Increment the total number of system errors.  */
    _ux_system -> ux_system_error_count++;
 801d5a0:	4b0a      	ldr	r3, [pc, #40]	@ (801d5cc <_ux_system_error_handler+0x40>)
 801d5a2:	681b      	ldr	r3, [r3, #0]
 801d5a4:	691a      	ldr	r2, [r3, #16]
 801d5a6:	3201      	adds	r2, #1
 801d5a8:	611a      	str	r2, [r3, #16]

    /* Is there an application call back function to call ? */
    if (_ux_system -> ux_system_error_callback_function != UX_NULL)
 801d5aa:	4b08      	ldr	r3, [pc, #32]	@ (801d5cc <_ux_system_error_handler+0x40>)
 801d5ac:	681b      	ldr	r3, [r3, #0]
 801d5ae:	695b      	ldr	r3, [r3, #20]
 801d5b0:	2b00      	cmp	r3, #0
 801d5b2:	d006      	beq.n	801d5c2 <_ux_system_error_handler+0x36>
    {    

        /* The callback function is defined, call it.  */
        _ux_system -> ux_system_error_callback_function(system_level, system_context, error_code);
 801d5b4:	4b05      	ldr	r3, [pc, #20]	@ (801d5cc <_ux_system_error_handler+0x40>)
 801d5b6:	681b      	ldr	r3, [r3, #0]
 801d5b8:	695b      	ldr	r3, [r3, #20]
 801d5ba:	687a      	ldr	r2, [r7, #4]
 801d5bc:	68b9      	ldr	r1, [r7, #8]
 801d5be:	68f8      	ldr	r0, [r7, #12]
 801d5c0:	4798      	blx	r3
    }
}
 801d5c2:	46c0      	nop			@ (mov r8, r8)
 801d5c4:	46bd      	mov	sp, r7
 801d5c6:	b004      	add	sp, #16
 801d5c8:	bd80      	pop	{r7, pc}
 801d5ca:	46c0      	nop			@ (mov r8, r8)
 801d5cc:	20003b24 	.word	0x20003b24

0801d5d0 <_ux_system_initialize>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801d5d0:	b580      	push	{r7, lr}
 801d5d2:	b08a      	sub	sp, #40	@ 0x28
 801d5d4:	af00      	add	r7, sp, #0
 801d5d6:	60f8      	str	r0, [r7, #12]
 801d5d8:	60b9      	str	r1, [r7, #8]
 801d5da:	607a      	str	r2, [r7, #4]
 801d5dc:	603b      	str	r3, [r7, #0]
UINT                status;
#endif
ULONG               pool_size;

    /* Check if the regular memory pool is valid.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801d5de:	68fb      	ldr	r3, [r7, #12]
 801d5e0:	2b00      	cmp	r3, #0
 801d5e2:	d002      	beq.n	801d5ea <_ux_system_initialize+0x1a>
 801d5e4:	68bb      	ldr	r3, [r7, #8]
 801d5e6:	2b00      	cmp	r3, #0
 801d5e8:	d101      	bne.n	801d5ee <_ux_system_initialize+0x1e>
        return(UX_INVALID_PARAMETER);
 801d5ea:	23fa      	movs	r3, #250	@ 0xfa
 801d5ec:	e07f      	b.n	801d6ee <_ux_system_initialize+0x11e>

    /* Reset memory block */
    _ux_utility_memory_set(regular_memory_pool_start, 0, regular_memory_size); /* Use case of memset is verified. */
 801d5ee:	68ba      	ldr	r2, [r7, #8]
 801d5f0:	68fb      	ldr	r3, [r7, #12]
 801d5f2:	2100      	movs	r1, #0
 801d5f4:	0018      	movs	r0, r3
 801d5f6:	f000 fbc9 	bl	801dd8c <_ux_utility_memory_set>

    /* Set the _ux_system structure at the start of our regular memory */
    _ux_system =  (UX_SYSTEM *) regular_memory_pool_start;
 801d5fa:	4b3f      	ldr	r3, [pc, #252]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d5fc:	68fa      	ldr	r2, [r7, #12]
 801d5fe:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset = sizeof(UX_SYSTEM);
 801d600:	2318      	movs	r3, #24
 801d602:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

#ifndef UX_HOST_SIDE_ONLY

    /* Set the _ux_system_slave structure.  */
    _ux_system_slave =  (UX_SYSTEM_SLAVE *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d604:	68fa      	ldr	r2, [r7, #12]
 801d606:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d608:	18d2      	adds	r2, r2, r3
 801d60a:	4b3c      	ldr	r3, [pc, #240]	@ (801d6fc <_ux_system_initialize+0x12c>)
 801d60c:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_SLAVE);
 801d60e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d610:	3371      	adds	r3, #113	@ 0x71
 801d612:	33ff      	adds	r3, #255	@ 0xff
 801d614:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_SYSTEM_OTG);
#endif

    /* Set the regular memory pool structure.  */
    _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d616:	4b38      	ldr	r3, [pc, #224]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d618:	681b      	ldr	r3, [r3, #0]
 801d61a:	68f9      	ldr	r1, [r7, #12]
 801d61c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d61e:	188a      	adds	r2, r1, r2
 801d620:	601a      	str	r2, [r3, #0]

    /* Add to the memory offset the size of the allocated block.  */
    memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801d622:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d624:	3314      	adds	r3, #20
 801d626:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check if the cache save memory pool is valid.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801d628:	687b      	ldr	r3, [r7, #4]
 801d62a:	2b00      	cmp	r3, #0
 801d62c:	d00c      	beq.n	801d648 <_ux_system_initialize+0x78>
 801d62e:	683b      	ldr	r3, [r7, #0]
 801d630:	2b00      	cmp	r3, #0
 801d632:	d009      	beq.n	801d648 <_ux_system_initialize+0x78>
    {

        /* Set the cache safe memory pool structure.  */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = (UX_MEMORY_BYTE_POOL *) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d634:	4b30      	ldr	r3, [pc, #192]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d636:	681b      	ldr	r3, [r3, #0]
 801d638:	68f9      	ldr	r1, [r7, #12]
 801d63a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d63c:	188a      	adds	r2, r1, r2
 801d63e:	605a      	str	r2, [r3, #4]

        /* Add to the memory offset the size of the allocated block.  */
        memory_pool_offset += (ULONG)sizeof(UX_MEMORY_BYTE_POOL);
 801d640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d642:	3314      	adds	r3, #20
 801d644:	627b      	str	r3, [r7, #36]	@ 0x24
 801d646:	e005      	b.n	801d654 <_ux_system_initialize+0x84>
    }
    else
    {

        /* Set the cache safe memory pool structure to regular pool. */
        _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE] = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801d648:	4b2b      	ldr	r3, [pc, #172]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d64a:	681a      	ldr	r2, [r3, #0]
 801d64c:	4b2a      	ldr	r3, [pc, #168]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d64e:	681b      	ldr	r3, [r3, #0]
 801d650:	6812      	ldr	r2, [r2, #0]
 801d652:	605a      	str	r2, [r3, #4]
    }

    /* Make sure the regular memory pool is aligned properly */
    int_memory_pool_start = (ALIGN_TYPE) (((UCHAR *) regular_memory_pool_start) + memory_pool_offset);
 801d654:	68fa      	ldr	r2, [r7, #12]
 801d656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d658:	18d3      	adds	r3, r2, r3
 801d65a:	623b      	str	r3, [r7, #32]
    int_memory_pool_start += UX_ALIGN_MIN;
 801d65c:	6a3b      	ldr	r3, [r7, #32]
 801d65e:	3307      	adds	r3, #7
 801d660:	623b      	str	r3, [r7, #32]
    int_memory_pool_start &= ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801d662:	6a3b      	ldr	r3, [r7, #32]
 801d664:	2207      	movs	r2, #7
 801d666:	4393      	bics	r3, r2
 801d668:	623b      	str	r3, [r7, #32]

    /* Set the end of the regular memory pool.  */
    regular_memory_pool_end =  (void *) (((UCHAR *) regular_memory_pool_start) + regular_memory_size);
 801d66a:	68fa      	ldr	r2, [r7, #12]
 801d66c:	68bb      	ldr	r3, [r7, #8]
 801d66e:	18d3      	adds	r3, r2, r3
 801d670:	61fb      	str	r3, [r7, #28]

    /* Check if we have memory available.  */
    if (int_memory_pool_start >= (ALIGN_TYPE)regular_memory_pool_end)
 801d672:	69fb      	ldr	r3, [r7, #28]
 801d674:	6a3a      	ldr	r2, [r7, #32]
 801d676:	429a      	cmp	r2, r3
 801d678:	d301      	bcc.n	801d67e <_ux_system_initialize+0xae>
    {

        /* No memory available.  */
        return(UX_MEMORY_INSUFFICIENT);
 801d67a:	2312      	movs	r3, #18
 801d67c:	e037      	b.n	801d6ee <_ux_system_initialize+0x11e>
    }

    /* get the regular memory pool size.  */
    pool_size = (ULONG) (((ALIGN_TYPE) regular_memory_pool_end) - int_memory_pool_start);
 801d67e:	69fa      	ldr	r2, [r7, #28]
 801d680:	6a3b      	ldr	r3, [r7, #32]
 801d682:	1ad3      	subs	r3, r2, r3
 801d684:	61bb      	str	r3, [r7, #24]

    /* Create the regular memory pool.  */
    _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR],
 801d686:	4b1c      	ldr	r3, [pc, #112]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d688:	681b      	ldr	r3, [r3, #0]
 801d68a:	681b      	ldr	r3, [r3, #0]
 801d68c:	6a39      	ldr	r1, [r7, #32]
 801d68e:	69ba      	ldr	r2, [r7, #24]
 801d690:	0018      	movs	r0, r3
 801d692:	f000 fa0d 	bl	801dab0 <_ux_utility_memory_byte_pool_create>
                                        (UX_MEMORY_BYTE_POOL *)int_memory_pool_start,
                                        pool_size);

    /* Check the definition of the cache safe pool. If the application or controller do not require any cache safe memory,
       define the cached safe memory region as the regular memory region.  */
    if ((cache_safe_memory_pool_start != UX_NULL) && (cache_safe_memory_size != 0))
 801d696:	687b      	ldr	r3, [r7, #4]
 801d698:	2b00      	cmp	r3, #0
 801d69a:	d027      	beq.n	801d6ec <_ux_system_initialize+0x11c>
 801d69c:	683b      	ldr	r3, [r7, #0]
 801d69e:	2b00      	cmp	r3, #0
 801d6a0:	d024      	beq.n	801d6ec <_ux_system_initialize+0x11c>
    {

        /* Reset this memory block */
        _ux_utility_memory_set(cache_safe_memory_pool_start, 0, cache_safe_memory_size); /* Use case of memset is verified. */
 801d6a2:	683a      	ldr	r2, [r7, #0]
 801d6a4:	687b      	ldr	r3, [r7, #4]
 801d6a6:	2100      	movs	r1, #0
 801d6a8:	0018      	movs	r0, r3
 801d6aa:	f000 fb6f 	bl	801dd8c <_ux_utility_memory_set>

        /* Make sure the cache safe memory pool is aligned properly */
        int_memory_pool_start =   (ALIGN_TYPE) cache_safe_memory_pool_start;
 801d6ae:	687b      	ldr	r3, [r7, #4]
 801d6b0:	623b      	str	r3, [r7, #32]
        int_memory_pool_start +=  UX_ALIGN_MIN;
 801d6b2:	6a3b      	ldr	r3, [r7, #32]
 801d6b4:	3307      	adds	r3, #7
 801d6b6:	623b      	str	r3, [r7, #32]
        int_memory_pool_start &=  ~((ALIGN_TYPE)UX_ALIGN_MIN);
 801d6b8:	6a3b      	ldr	r3, [r7, #32]
 801d6ba:	2207      	movs	r2, #7
 801d6bc:	4393      	bics	r3, r2
 801d6be:	623b      	str	r3, [r7, #32]

        cache_safe_memory_pool_end =  (void *) (((UCHAR *) cache_safe_memory_pool_start) + cache_safe_memory_size);
 801d6c0:	687a      	ldr	r2, [r7, #4]
 801d6c2:	683b      	ldr	r3, [r7, #0]
 801d6c4:	18d3      	adds	r3, r2, r3
 801d6c6:	617b      	str	r3, [r7, #20]

        /* Check if we have memory available.  */
        if (int_memory_pool_start >= (ALIGN_TYPE) cache_safe_memory_pool_end)
 801d6c8:	697b      	ldr	r3, [r7, #20]
 801d6ca:	6a3a      	ldr	r2, [r7, #32]
 801d6cc:	429a      	cmp	r2, r3
 801d6ce:	d301      	bcc.n	801d6d4 <_ux_system_initialize+0x104>
        {

            /* No memory available.  */
            return(UX_MEMORY_INSUFFICIENT);
 801d6d0:	2312      	movs	r3, #18
 801d6d2:	e00c      	b.n	801d6ee <_ux_system_initialize+0x11e>
        }

        pool_size = (ULONG) (((ALIGN_TYPE) cache_safe_memory_pool_end) - int_memory_pool_start);
 801d6d4:	697a      	ldr	r2, [r7, #20]
 801d6d6:	6a3b      	ldr	r3, [r7, #32]
 801d6d8:	1ad3      	subs	r3, r2, r3
 801d6da:	61bb      	str	r3, [r7, #24]

        _ux_utility_memory_byte_pool_create(_ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE],
 801d6dc:	4b06      	ldr	r3, [pc, #24]	@ (801d6f8 <_ux_system_initialize+0x128>)
 801d6de:	681b      	ldr	r3, [r3, #0]
 801d6e0:	685b      	ldr	r3, [r3, #4]
 801d6e2:	6a39      	ldr	r1, [r7, #32]
 801d6e4:	69ba      	ldr	r2, [r7, #24]
 801d6e6:	0018      	movs	r0, r3
 801d6e8:	f000 f9e2 	bl	801dab0 <_ux_utility_memory_byte_pool_create>
    status =  _ux_system_mutex_create(&_ux_system -> ux_system_mutex, "ux_system_mutex");
    if(status != UX_SUCCESS)
        return(UX_MUTEX_ERROR);
#endif

    return(UX_SUCCESS);
 801d6ec:	2300      	movs	r3, #0
}
 801d6ee:	0018      	movs	r0, r3
 801d6f0:	46bd      	mov	sp, r7
 801d6f2:	b00a      	add	sp, #40	@ 0x28
 801d6f4:	bd80      	pop	{r7, pc}
 801d6f6:	46c0      	nop			@ (mov r8, r8)
 801d6f8:	20003b24 	.word	0x20003b24
 801d6fc:	20003b20 	.word	0x20003b20

0801d700 <_uxe_system_initialize>:
/*  10-31-2023     Chaoqiong Xiao           Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _uxe_system_initialize(VOID *regular_memory_pool_start, ULONG regular_memory_size,
                            VOID *cache_safe_memory_pool_start, ULONG cache_safe_memory_size)
{
 801d700:	b580      	push	{r7, lr}
 801d702:	b084      	sub	sp, #16
 801d704:	af00      	add	r7, sp, #0
 801d706:	60f8      	str	r0, [r7, #12]
 801d708:	60b9      	str	r1, [r7, #8]
 801d70a:	607a      	str	r2, [r7, #4]
 801d70c:	603b      	str	r3, [r7, #0]
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_usb_2_0_extension_descriptor_structure, UX_USB_2_0_EXTENSION_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_USB_2_0_EXTENSION_DESCRIPTOR));
    UX_ASSERT((_ux_utility_descriptor_parse_size(_ux_system_container_id_descriptor_structure, UX_CONTAINER_ID_DESCRIPTOR_ENTRIES, 0x3u)) == sizeof(UX_CONTAINER_ID_DESCRIPTOR));


    /* Sanity check.  */
    if ((regular_memory_pool_start == UX_NULL) || (regular_memory_size == 0))
 801d70e:	68fb      	ldr	r3, [r7, #12]
 801d710:	2b00      	cmp	r3, #0
 801d712:	d002      	beq.n	801d71a <_uxe_system_initialize+0x1a>
 801d714:	68bb      	ldr	r3, [r7, #8]
 801d716:	2b00      	cmp	r3, #0
 801d718:	d101      	bne.n	801d71e <_uxe_system_initialize+0x1e>
            return(UX_INVALID_PARAMETER);
 801d71a:	23fa      	movs	r3, #250	@ 0xfa
 801d71c:	e006      	b.n	801d72c <_uxe_system_initialize+0x2c>

    /* Invoke system initialization function.  */
    return(_ux_system_initialize(regular_memory_pool_start, regular_memory_size,
 801d71e:	683b      	ldr	r3, [r7, #0]
 801d720:	687a      	ldr	r2, [r7, #4]
 801d722:	68b9      	ldr	r1, [r7, #8]
 801d724:	68f8      	ldr	r0, [r7, #12]
 801d726:	f7ff ff53 	bl	801d5d0 <_ux_system_initialize>
 801d72a:	0003      	movs	r3, r0
                                 cache_safe_memory_pool_start, cache_safe_memory_size));
}
 801d72c:	0018      	movs	r0, r3
 801d72e:	46bd      	mov	sp, r7
 801d730:	b004      	add	sp, #16
 801d732:	bd80      	pop	{r7, pc}

0801d734 <_ux_utility_descriptor_parse>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_descriptor_parse(UCHAR * raw_descriptor, UCHAR * descriptor_structure,
                        UINT descriptor_entries, UCHAR * descriptor)
{
 801d734:	b580      	push	{r7, lr}
 801d736:	b084      	sub	sp, #16
 801d738:	af00      	add	r7, sp, #0
 801d73a:	60f8      	str	r0, [r7, #12]
 801d73c:	60b9      	str	r1, [r7, #8]
 801d73e:	607a      	str	r2, [r7, #4]
 801d740:	603b      	str	r3, [r7, #0]

    /* Loop on all the entries in this descriptor.  */
    while(descriptor_entries--)
 801d742:	e041      	b.n	801d7c8 <_ux_utility_descriptor_parse+0x94>
    {

        /* Get the length of that component.  */
        switch(*descriptor_structure++)
 801d744:	68bb      	ldr	r3, [r7, #8]
 801d746:	1c5a      	adds	r2, r3, #1
 801d748:	60ba      	str	r2, [r7, #8]
 801d74a:	781b      	ldrb	r3, [r3, #0]
 801d74c:	2b02      	cmp	r3, #2
 801d74e:	d01e      	beq.n	801d78e <_ux_utility_descriptor_parse+0x5a>
 801d750:	2b04      	cmp	r3, #4
 801d752:	d12f      	bne.n	801d7b4 <_ux_utility_descriptor_parse+0x80>
        /* Check the size then build the component from the source and
           insert it into the target descriptor.  */
        case 4:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 3u)
 801d754:	e004      	b.n	801d760 <_ux_utility_descriptor_parse+0x2c>
                *descriptor++ =  0;
 801d756:	683b      	ldr	r3, [r7, #0]
 801d758:	1c5a      	adds	r2, r3, #1
 801d75a:	603a      	str	r2, [r7, #0]
 801d75c:	2200      	movs	r2, #0
 801d75e:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 3u)
 801d760:	683b      	ldr	r3, [r7, #0]
 801d762:	2203      	movs	r2, #3
 801d764:	4013      	ands	r3, r2
 801d766:	d1f6      	bne.n	801d756 <_ux_utility_descriptor_parse+0x22>

            /* Save the DW.  */
            *((ULONG *) descriptor) =  _ux_utility_long_get(raw_descriptor);
 801d768:	68fb      	ldr	r3, [r7, #12]
 801d76a:	0018      	movs	r0, r3
 801d76c:	f000 f835 	bl	801d7da <_ux_utility_long_get>
 801d770:	0002      	movs	r2, r0
 801d772:	683b      	ldr	r3, [r7, #0]
 801d774:	601a      	str	r2, [r3, #0]
            raw_descriptor +=  4;
 801d776:	68fb      	ldr	r3, [r7, #12]
 801d778:	3304      	adds	r3, #4
 801d77a:	60fb      	str	r3, [r7, #12]
            descriptor += 4;
 801d77c:	683b      	ldr	r3, [r7, #0]
 801d77e:	3304      	adds	r3, #4
 801d780:	603b      	str	r3, [r7, #0]
            break;
 801d782:	e021      	b.n	801d7c8 <_ux_utility_descriptor_parse+0x94>

        case 2:

            /* Padding zeros so address is aligned.  */
            while((ALIGN_TYPE) descriptor & 1u)
                *descriptor++ =  0;
 801d784:	683b      	ldr	r3, [r7, #0]
 801d786:	1c5a      	adds	r2, r3, #1
 801d788:	603a      	str	r2, [r7, #0]
 801d78a:	2200      	movs	r2, #0
 801d78c:	701a      	strb	r2, [r3, #0]
            while((ALIGN_TYPE) descriptor & 1u)
 801d78e:	683b      	ldr	r3, [r7, #0]
 801d790:	2201      	movs	r2, #1
 801d792:	4013      	ands	r3, r2
 801d794:	d1f6      	bne.n	801d784 <_ux_utility_descriptor_parse+0x50>

            /* Save the word.  */
            *((USHORT *) descriptor) = (USHORT) _ux_utility_short_get(raw_descriptor);
 801d796:	68fb      	ldr	r3, [r7, #12]
 801d798:	0018      	movs	r0, r3
 801d79a:	f000 fb13 	bl	801ddc4 <_ux_utility_short_get>
 801d79e:	0003      	movs	r3, r0
 801d7a0:	b29a      	uxth	r2, r3
 801d7a2:	683b      	ldr	r3, [r7, #0]
 801d7a4:	801a      	strh	r2, [r3, #0]
            raw_descriptor += 2;
 801d7a6:	68fb      	ldr	r3, [r7, #12]
 801d7a8:	3302      	adds	r3, #2
 801d7aa:	60fb      	str	r3, [r7, #12]
            descriptor += 2;
 801d7ac:	683b      	ldr	r3, [r7, #0]
 801d7ae:	3302      	adds	r3, #2
 801d7b0:	603b      	str	r3, [r7, #0]
            break;
 801d7b2:	e009      	b.n	801d7c8 <_ux_utility_descriptor_parse+0x94>

        default:

            /* Save the byte.  */
            *((UCHAR *) descriptor) =  (UCHAR) *raw_descriptor;
 801d7b4:	68fb      	ldr	r3, [r7, #12]
 801d7b6:	781a      	ldrb	r2, [r3, #0]
 801d7b8:	683b      	ldr	r3, [r7, #0]
 801d7ba:	701a      	strb	r2, [r3, #0]
            raw_descriptor++;
 801d7bc:	68fb      	ldr	r3, [r7, #12]
 801d7be:	3301      	adds	r3, #1
 801d7c0:	60fb      	str	r3, [r7, #12]
            descriptor ++;
 801d7c2:	683b      	ldr	r3, [r7, #0]
 801d7c4:	3301      	adds	r3, #1
 801d7c6:	603b      	str	r3, [r7, #0]
    while(descriptor_entries--)
 801d7c8:	687b      	ldr	r3, [r7, #4]
 801d7ca:	1e5a      	subs	r2, r3, #1
 801d7cc:	607a      	str	r2, [r7, #4]
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	d1b8      	bne.n	801d744 <_ux_utility_descriptor_parse+0x10>
        }
    }

    /* Return to caller.  */
    return;
 801d7d2:	46c0      	nop			@ (mov r8, r8)
}
 801d7d4:	46bd      	mov	sp, r7
 801d7d6:	b004      	add	sp, #16
 801d7d8:	bd80      	pop	{r7, pc}

0801d7da <_ux_utility_long_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_long_get(UCHAR * address)
{
 801d7da:	b580      	push	{r7, lr}
 801d7dc:	b084      	sub	sp, #16
 801d7de:	af00      	add	r7, sp, #0
 801d7e0:	6078      	str	r0, [r7, #4]
ULONG    value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =   (ULONG) *address++;
 801d7e2:	687b      	ldr	r3, [r7, #4]
 801d7e4:	1c5a      	adds	r2, r3, #1
 801d7e6:	607a      	str	r2, [r7, #4]
 801d7e8:	781b      	ldrb	r3, [r3, #0]
 801d7ea:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 8;
 801d7ec:	687b      	ldr	r3, [r7, #4]
 801d7ee:	1c5a      	adds	r2, r3, #1
 801d7f0:	607a      	str	r2, [r7, #4]
 801d7f2:	781b      	ldrb	r3, [r3, #0]
 801d7f4:	021b      	lsls	r3, r3, #8
 801d7f6:	68fa      	ldr	r2, [r7, #12]
 801d7f8:	4313      	orrs	r3, r2
 801d7fa:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address++ << 16;
 801d7fc:	687b      	ldr	r3, [r7, #4]
 801d7fe:	1c5a      	adds	r2, r3, #1
 801d800:	607a      	str	r2, [r7, #4]
 801d802:	781b      	ldrb	r3, [r3, #0]
 801d804:	041b      	lsls	r3, r3, #16
 801d806:	68fa      	ldr	r2, [r7, #12]
 801d808:	4313      	orrs	r3, r2
 801d80a:	60fb      	str	r3, [r7, #12]
    value |=  (ULONG)*address << 24;
 801d80c:	687b      	ldr	r3, [r7, #4]
 801d80e:	781b      	ldrb	r3, [r3, #0]
 801d810:	061b      	lsls	r3, r3, #24
 801d812:	68fa      	ldr	r2, [r7, #12]
 801d814:	4313      	orrs	r3, r2
 801d816:	60fb      	str	r3, [r7, #12]

    /* Return 32-bit value.  */
    return(value);
 801d818:	68fb      	ldr	r3, [r7, #12]
}
 801d81a:	0018      	movs	r0, r3
 801d81c:	46bd      	mov	sp, r7
 801d81e:	b004      	add	sp, #16
 801d820:	bd80      	pop	{r7, pc}

0801d822 <_ux_utility_long_put>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_long_put(UCHAR * address, ULONG value)
{
 801d822:	b580      	push	{r7, lr}
 801d824:	b082      	sub	sp, #8
 801d826:	af00      	add	r7, sp, #0
 801d828:	6078      	str	r0, [r7, #4]
 801d82a:	6039      	str	r1, [r7, #0]

    /* In order to make this function endian agnostic and memory alignment
       independent, we write a byte at a time from the address.  */
    *address++ =  (UCHAR) (value & 0xff);
 801d82c:	687b      	ldr	r3, [r7, #4]
 801d82e:	1c5a      	adds	r2, r3, #1
 801d830:	607a      	str	r2, [r7, #4]
 801d832:	683a      	ldr	r2, [r7, #0]
 801d834:	b2d2      	uxtb	r2, r2
 801d836:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 8) & 0xff);
 801d838:	683b      	ldr	r3, [r7, #0]
 801d83a:	0a19      	lsrs	r1, r3, #8
 801d83c:	687b      	ldr	r3, [r7, #4]
 801d83e:	1c5a      	adds	r2, r3, #1
 801d840:	607a      	str	r2, [r7, #4]
 801d842:	b2ca      	uxtb	r2, r1
 801d844:	701a      	strb	r2, [r3, #0]
    *address++ =  (UCHAR) ((value >> 16) & 0xff);
 801d846:	683b      	ldr	r3, [r7, #0]
 801d848:	0c19      	lsrs	r1, r3, #16
 801d84a:	687b      	ldr	r3, [r7, #4]
 801d84c:	1c5a      	adds	r2, r3, #1
 801d84e:	607a      	str	r2, [r7, #4]
 801d850:	b2ca      	uxtb	r2, r1
 801d852:	701a      	strb	r2, [r3, #0]
    *address =    (UCHAR) ((value >> 24) & 0xff);
 801d854:	683b      	ldr	r3, [r7, #0]
 801d856:	0e1b      	lsrs	r3, r3, #24
 801d858:	b2da      	uxtb	r2, r3
 801d85a:	687b      	ldr	r3, [r7, #4]
 801d85c:	701a      	strb	r2, [r3, #0]

    /* Return to caller.  */
    return;
 801d85e:	46c0      	nop			@ (mov r8, r8)
}
 801d860:	46bd      	mov	sp, r7
 801d862:	b002      	add	sp, #8
 801d864:	bd80      	pop	{r7, pc}
	...

0801d868 <_ux_utility_memory_allocate>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  *_ux_utility_memory_allocate(ULONG memory_alignment, ULONG memory_cache_flag,
                                   ULONG memory_size_requested)
{
 801d868:	b580      	push	{r7, lr}
 801d86a:	b08e      	sub	sp, #56	@ 0x38
 801d86c:	af00      	add	r7, sp, #0
 801d86e:	60f8      	str	r0, [r7, #12]
 801d870:	60b9      	str	r1, [r7, #8]
 801d872:	607a      	str	r2, [r7, #4]
#ifdef UX_ENABLE_MEMORY_STATISTICS
UINT                index;
#endif

    /* Get the pool ptr */
    if (memory_cache_flag == UX_REGULAR_MEMORY)
 801d874:	68bb      	ldr	r3, [r7, #8]
 801d876:	2b00      	cmp	r3, #0
 801d878:	d104      	bne.n	801d884 <_ux_utility_memory_allocate+0x1c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR];
 801d87a:	4b6c      	ldr	r3, [pc, #432]	@ (801da2c <_ux_utility_memory_allocate+0x1c4>)
 801d87c:	681b      	ldr	r3, [r3, #0]
 801d87e:	681b      	ldr	r3, [r3, #0]
 801d880:	637b      	str	r3, [r7, #52]	@ 0x34
 801d882:	e009      	b.n	801d898 <_ux_utility_memory_allocate+0x30>
    }
    else if (memory_cache_flag == UX_CACHE_SAFE_MEMORY)
 801d884:	68bb      	ldr	r3, [r7, #8]
 801d886:	2b01      	cmp	r3, #1
 801d888:	d104      	bne.n	801d894 <_ux_utility_memory_allocate+0x2c>
    {
        pool_ptr = _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE];
 801d88a:	4b68      	ldr	r3, [pc, #416]	@ (801da2c <_ux_utility_memory_allocate+0x1c4>)
 801d88c:	681b      	ldr	r3, [r3, #0]
 801d88e:	685b      	ldr	r3, [r3, #4]
 801d890:	637b      	str	r3, [r7, #52]	@ 0x34
 801d892:	e001      	b.n	801d898 <_ux_utility_memory_allocate+0x30>
    }
    else
    {
        return(UX_NULL);
 801d894:	2300      	movs	r3, #0
 801d896:	e0c4      	b.n	801da22 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if pool_ptr is NX_NULL */
    if (pool_ptr == UX_NULL)
 801d898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d89a:	2b00      	cmp	r3, #0
 801d89c:	d101      	bne.n	801d8a2 <_ux_utility_memory_allocate+0x3a>
    {
        return(UX_NULL);
 801d89e:	2300      	movs	r3, #0
 801d8a0:	e0bf      	b.n	801da22 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Check if the memory size requested is 0.  */
    if (memory_size_requested == 0)
 801d8a2:	687b      	ldr	r3, [r7, #4]
 801d8a4:	2b00      	cmp	r3, #0
 801d8a6:	d101      	bne.n	801d8ac <_ux_utility_memory_allocate+0x44>
    {
        return(UX_NULL);
 801d8a8:	2300      	movs	r3, #0
 801d8aa:	e0ba      	b.n	801da22 <_ux_utility_memory_allocate+0x1ba>
    }

#else

    /* Check if safe alignment requested, in this case switch to UX_NO_ALIGN.  */
    if (memory_alignment == UX_SAFE_ALIGN)
 801d8ac:	68fb      	ldr	r3, [r7, #12]
 801d8ae:	3301      	adds	r3, #1
 801d8b0:	d101      	bne.n	801d8b6 <_ux_utility_memory_allocate+0x4e>
        memory_alignment = UX_NO_ALIGN;
 801d8b2:	2300      	movs	r3, #0
 801d8b4:	60fb      	str	r3, [r7, #12]

#endif

    /* Ensure the alignment meats the minimum.  */
    if (memory_alignment < UX_ALIGN_MIN)
 801d8b6:	68fb      	ldr	r3, [r7, #12]
 801d8b8:	2b06      	cmp	r3, #6
 801d8ba:	d801      	bhi.n	801d8c0 <_ux_utility_memory_allocate+0x58>
        memory_alignment =  UX_ALIGN_MIN;
 801d8bc:	2307      	movs	r3, #7
 801d8be:	60fb      	str	r3, [r7, #12]
       now is that the memory block might not be a size that is a multiple of 8, so we need
       to add the amount of memory required such that the memory buffer after the block has
       the correct alignment. For example, if the memory block has a size of 12, then we need
       to make sure it is placed on an 8-byte alignment that is after a 8-byte alignment so
       that the memory right after the memory block is 8-byte aligned (16).  */
    memory_size_requested =  (memory_size_requested + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN);
 801d8c0:	687b      	ldr	r3, [r7, #4]
 801d8c2:	3307      	adds	r3, #7
 801d8c4:	2207      	movs	r2, #7
 801d8c6:	4393      	bics	r3, r2
 801d8c8:	607b      	str	r3, [r7, #4]
    memory_size_requested += (((ULONG)(UX_MEMORY_BLOCK_HEADER_SIZE + UX_ALIGN_MIN) & (~(ULONG)UX_ALIGN_MIN)) - (ULONG)UX_MEMORY_BLOCK_HEADER_SIZE);

    if (memory_alignment <= UX_ALIGN_MIN)
 801d8ca:	68fb      	ldr	r3, [r7, #12]
 801d8cc:	2b07      	cmp	r3, #7
 801d8ce:	d808      	bhi.n	801d8e2 <_ux_utility_memory_allocate+0x7a>
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested);
 801d8d0:	687a      	ldr	r2, [r7, #4]
 801d8d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d8d4:	0011      	movs	r1, r2
 801d8d6:	0018      	movs	r0, r3
 801d8d8:	f000 f93c 	bl	801db54 <_ux_utility_memory_byte_pool_search>
 801d8dc:	0003      	movs	r3, r0
 801d8de:	633b      	str	r3, [r7, #48]	@ 0x30
 801d8e0:	e009      	b.n	801d8f6 <_ux_utility_memory_allocate+0x8e>
    else
        current_ptr = _ux_utility_memory_byte_pool_search(pool_ptr, memory_size_requested + memory_alignment);
 801d8e2:	687a      	ldr	r2, [r7, #4]
 801d8e4:	68fb      	ldr	r3, [r7, #12]
 801d8e6:	18d2      	adds	r2, r2, r3
 801d8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d8ea:	0011      	movs	r1, r2
 801d8ec:	0018      	movs	r0, r3
 801d8ee:	f000 f931 	bl	801db54 <_ux_utility_memory_byte_pool_search>
 801d8f2:	0003      	movs	r3, r0
 801d8f4:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if we found a memory block.  */
    if (current_ptr == UX_NULL)
 801d8f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d8f8:	2b00      	cmp	r3, #0
 801d8fa:	d106      	bne.n	801d90a <_ux_utility_memory_allocate+0xa2>
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_MEMORY_INSUFFICIENT, memory_size_requested, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_INSUFFICIENT);
 801d8fc:	2212      	movs	r2, #18
 801d8fe:	2108      	movs	r1, #8
 801d900:	2002      	movs	r0, #2
 801d902:	f7ff fe43 	bl	801d58c <_ux_system_error_handler>

        return(UX_NULL);
 801d906:	2300      	movs	r3, #0
 801d908:	e08b      	b.n	801da22 <_ux_utility_memory_allocate+0x1ba>
    }

    /* Pickup the next block's pointer.  */
    this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d90a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d90c:	62bb      	str	r3, [r7, #40]	@ 0x28
    next_ptr =             *this_block_link_ptr;
 801d90e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d910:	681b      	ldr	r3, [r3, #0]
 801d912:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Calculate the number of bytes available in this block.  */
    available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d914:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d916:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d918:	1ad3      	subs	r3, r2, r3
 801d91a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801d91c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d91e:	3b08      	subs	r3, #8
 801d920:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Get the memory buffer for this block.  */
    int_memory_buffer = (ALIGN_TYPE) (UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE));
 801d922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d924:	3308      	adds	r3, #8
 801d926:	623b      	str	r3, [r7, #32]

    /* In case we are not aligned  */
    if ((int_memory_buffer & memory_alignment) != 0)
 801d928:	6a3b      	ldr	r3, [r7, #32]
 801d92a:	68fa      	ldr	r2, [r7, #12]
 801d92c:	4013      	ands	r3, r2
 801d92e:	d02f      	beq.n	801d990 <_ux_utility_memory_allocate+0x128>
    {

        /* No, we need to align the memory buffer.  */
        int_memory_buffer += (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d930:	6a3b      	ldr	r3, [r7, #32]
 801d932:	3308      	adds	r3, #8
 801d934:	623b      	str	r3, [r7, #32]
        int_memory_buffer += memory_alignment;
 801d936:	6a3a      	ldr	r2, [r7, #32]
 801d938:	68fb      	ldr	r3, [r7, #12]
 801d93a:	18d3      	adds	r3, r2, r3
 801d93c:	623b      	str	r3, [r7, #32]
        int_memory_buffer &=  ~((ALIGN_TYPE) memory_alignment);
 801d93e:	68fb      	ldr	r3, [r7, #12]
 801d940:	43da      	mvns	r2, r3
 801d942:	6a3b      	ldr	r3, [r7, #32]
 801d944:	4013      	ands	r3, r2
 801d946:	623b      	str	r3, [r7, #32]
        int_memory_buffer -= (ALIGN_TYPE)UX_MEMORY_BLOCK_HEADER_SIZE;
 801d948:	6a3b      	ldr	r3, [r7, #32]
 801d94a:	3b08      	subs	r3, #8
 801d94c:	623b      	str	r3, [r7, #32]

        /* Setup the new free block.  */
        next_ptr = (UCHAR *)int_memory_buffer;
 801d94e:	6a3b      	ldr	r3, [r7, #32]
 801d950:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d954:	61fb      	str	r3, [r7, #28]
        *next_block_link_ptr =  *this_block_link_ptr;
 801d956:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d958:	681a      	ldr	r2, [r3, #0]
 801d95a:	69fb      	ldr	r3, [r7, #28]
 801d95c:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d95e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d960:	3304      	adds	r3, #4
 801d962:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d964:	69bb      	ldr	r3, [r7, #24]
 801d966:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d968:	697b      	ldr	r3, [r7, #20]
 801d96a:	4a31      	ldr	r2, [pc, #196]	@ (801da30 <_ux_utility_memory_allocate+0x1c8>)
 801d96c:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d96e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d970:	685b      	ldr	r3, [r3, #4]
 801d972:	1c5a      	adds	r2, r3, #1
 801d974:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d976:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d978:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d97a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d97c:	601a      	str	r2, [r3, #0]

        /* Calculate the available bytes.  */
        available_bytes -=  UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801d97e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d980:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d982:	1ad3      	subs	r3, r2, r3
 801d984:	001a      	movs	r2, r3
 801d986:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d988:	1a9b      	subs	r3, r3, r2
 801d98a:	62fb      	str	r3, [r7, #44]	@ 0x2c

        /* Set Current pointer to the aligned memory buffer.  */
        current_ptr = next_ptr;
 801d98c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d98e:	633b      	str	r3, [r7, #48]	@ 0x30
    }

    /* Now we are aligned, determine if we need to split this block.  */
    if ((available_bytes - memory_size_requested) >= ((ULONG) UX_BYTE_BLOCK_MIN))
 801d990:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801d992:	687b      	ldr	r3, [r7, #4]
 801d994:	1ad3      	subs	r3, r2, r3
 801d996:	2b13      	cmp	r3, #19
 801d998:	d91e      	bls.n	801d9d8 <_ux_utility_memory_allocate+0x170>
    {

        /* Split the block.  */
        next_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (memory_size_requested + UX_MEMORY_BLOCK_HEADER_SIZE));
 801d99a:	687b      	ldr	r3, [r7, #4]
 801d99c:	3308      	adds	r3, #8
 801d99e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d9a0:	18d3      	adds	r3, r2, r3
 801d9a2:	627b      	str	r3, [r7, #36]	@ 0x24

        /* Setup the new free block.  */
        next_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801d9a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d9a6:	61fb      	str	r3, [r7, #28]
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801d9a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d9aa:	62bb      	str	r3, [r7, #40]	@ 0x28
        *next_block_link_ptr =  *this_block_link_ptr;
 801d9ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d9ae:	681a      	ldr	r2, [r3, #0]
 801d9b0:	69fb      	ldr	r3, [r7, #28]
 801d9b2:	601a      	str	r2, [r3, #0]
        work_ptr =              UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801d9b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801d9b6:	3304      	adds	r3, #4
 801d9b8:	61bb      	str	r3, [r7, #24]
        free_ptr =              UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801d9ba:	69bb      	ldr	r3, [r7, #24]
 801d9bc:	617b      	str	r3, [r7, #20]
        *free_ptr =             UX_BYTE_BLOCK_FREE;
 801d9be:	697b      	ldr	r3, [r7, #20]
 801d9c0:	4a1b      	ldr	r2, [pc, #108]	@ (801da30 <_ux_utility_memory_allocate+0x1c8>)
 801d9c2:	601a      	str	r2, [r3, #0]

        /* Increase the total fragment counter.  */
        pool_ptr -> ux_byte_pool_fragments++;
 801d9c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d9c6:	685b      	ldr	r3, [r3, #4]
 801d9c8:	1c5a      	adds	r2, r3, #1
 801d9ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d9cc:	605a      	str	r2, [r3, #4]

        /* Update the current pointer to point at the newly created block.  */
        *this_block_link_ptr =  next_ptr;
 801d9ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d9d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801d9d2:	601a      	str	r2, [r3, #0]

        /* Set available equal to memory size for subsequent calculation.  */
        available_bytes =  memory_size_requested;
 801d9d4:	687b      	ldr	r3, [r7, #4]
 801d9d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    }

    /* In any case, mark the current block as allocated.  */
    work_ptr =              UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801d9d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801d9da:	3304      	adds	r3, #4
 801d9dc:	61bb      	str	r3, [r7, #24]
    this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801d9de:	69bb      	ldr	r3, [r7, #24]
 801d9e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    *this_block_link_ptr =  UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801d9e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801d9e4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801d9e6:	601a      	str	r2, [r3, #0]

    /* Reduce the number of available bytes in the pool.  */
    pool_ptr -> ux_byte_pool_available =  pool_ptr -> ux_byte_pool_available - (available_bytes + UX_MEMORY_BLOCK_HEADER_SIZE);
 801d9e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d9ea:	681a      	ldr	r2, [r3, #0]
 801d9ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801d9ee:	1ad3      	subs	r3, r2, r3
 801d9f0:	3b08      	subs	r3, #8
 801d9f2:	001a      	movs	r2, r3
 801d9f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d9f6:	601a      	str	r2, [r3, #0]

    /* Determine if the search pointer needs to be updated. This is only done
        if the search pointer matches the block to be returned.  */
    if (current_ptr == pool_ptr -> ux_byte_pool_search)
 801d9f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801d9fa:	689b      	ldr	r3, [r3, #8]
 801d9fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801d9fe:	429a      	cmp	r2, r3
 801da00:	d105      	bne.n	801da0e <_ux_utility_memory_allocate+0x1a6>
    {

        /* Yes, update the search pointer to the next block.  */
        this_block_link_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801da02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da04:	62bb      	str	r3, [r7, #40]	@ 0x28
        pool_ptr -> ux_byte_pool_search =  *this_block_link_ptr;
 801da06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801da08:	681a      	ldr	r2, [r3, #0]
 801da0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801da0c:	609a      	str	r2, [r3, #8]
    }

    /* Adjust the pointer for the application.  */
    work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801da0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801da10:	3308      	adds	r3, #8
 801da12:	61bb      	str	r3, [r7, #24]

    /* Clear the memory block.  */
    _ux_utility_memory_set(work_ptr, 0, available_bytes); /* Use case of memset is verified. */
 801da14:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801da16:	69bb      	ldr	r3, [r7, #24]
 801da18:	2100      	movs	r1, #0
 801da1a:	0018      	movs	r0, r3
 801da1c:	f000 f9b6 	bl	801dd8c <_ux_utility_memory_set>
#endif

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    return(work_ptr);
 801da20:	69bb      	ldr	r3, [r7, #24]
}
 801da22:	0018      	movs	r0, r3
 801da24:	46bd      	mov	sp, r7
 801da26:	b00e      	add	sp, #56	@ 0x38
 801da28:	bd80      	pop	{r7, pc}
 801da2a:	46c0      	nop			@ (mov r8, r8)
 801da2c:	20003b24 	.word	0x20003b24
 801da30:	ffffeeee 	.word	0xffffeeee

0801da34 <_ux_utility_memory_allocate_mulc_safe>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID* _ux_utility_memory_allocate_mulc_safe(ULONG align,ULONG cache,ULONG size_mul_v,ULONG size_mul_c)
{
 801da34:	b5f0      	push	{r4, r5, r6, r7, lr}
 801da36:	b085      	sub	sp, #20
 801da38:	af00      	add	r7, sp, #0
 801da3a:	60f8      	str	r0, [r7, #12]
 801da3c:	60b9      	str	r1, [r7, #8]
 801da3e:	607a      	str	r2, [r7, #4]
 801da40:	603b      	str	r3, [r7, #0]
    return UX_UTILITY_MEMORY_ALLOCATE_MULC_SAFE(align, cache, size_mul_v, size_mul_c);
 801da42:	683b      	ldr	r3, [r7, #0]
 801da44:	2b00      	cmp	r3, #0
 801da46:	d024      	beq.n	801da92 <_ux_utility_memory_allocate_mulc_safe+0x5e>
 801da48:	2000      	movs	r0, #0
 801da4a:	687b      	ldr	r3, [r7, #4]
 801da4c:	0c19      	lsrs	r1, r3, #16
 801da4e:	687b      	ldr	r3, [r7, #4]
 801da50:	1c1e      	adds	r6, r3, #0
 801da52:	683b      	ldr	r3, [r7, #0]
 801da54:	0c1b      	lsrs	r3, r3, #16
 801da56:	683a      	ldr	r2, [r7, #0]
 801da58:	1c15      	adds	r5, r2, #0
 801da5a:	b28a      	uxth	r2, r1
 801da5c:	2a00      	cmp	r2, #0
 801da5e:	d105      	bne.n	801da6c <_ux_utility_memory_allocate_mulc_safe+0x38>
 801da60:	b29a      	uxth	r2, r3
 801da62:	2a00      	cmp	r2, #0
 801da64:	d013      	beq.n	801da8e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801da66:	1c19      	adds	r1, r3, #0
 801da68:	1c34      	adds	r4, r6, #0
 801da6a:	e003      	b.n	801da74 <_ux_utility_memory_allocate_mulc_safe+0x40>
 801da6c:	b29b      	uxth	r3, r3
 801da6e:	2b00      	cmp	r3, #0
 801da70:	d10c      	bne.n	801da8c <_ux_utility_memory_allocate_mulc_safe+0x58>
 801da72:	1c2c      	adds	r4, r5, #0
 801da74:	b2b3      	uxth	r3, r6
 801da76:	b2aa      	uxth	r2, r5
 801da78:	435a      	muls	r2, r3
 801da7a:	b2a3      	uxth	r3, r4
 801da7c:	b289      	uxth	r1, r1
 801da7e:	434b      	muls	r3, r1
 801da80:	0c12      	lsrs	r2, r2, #16
 801da82:	189b      	adds	r3, r3, r2
 801da84:	141b      	asrs	r3, r3, #16
 801da86:	b29b      	uxth	r3, r3
 801da88:	2b00      	cmp	r3, #0
 801da8a:	d000      	beq.n	801da8e <_ux_utility_memory_allocate_mulc_safe+0x5a>
 801da8c:	2001      	movs	r0, #1
 801da8e:	1e03      	subs	r3, r0, #0
 801da90:	d109      	bne.n	801daa6 <_ux_utility_memory_allocate_mulc_safe+0x72>
 801da92:	687b      	ldr	r3, [r7, #4]
 801da94:	683a      	ldr	r2, [r7, #0]
 801da96:	435a      	muls	r2, r3
 801da98:	68b9      	ldr	r1, [r7, #8]
 801da9a:	68fb      	ldr	r3, [r7, #12]
 801da9c:	0018      	movs	r0, r3
 801da9e:	f7ff fee3 	bl	801d868 <_ux_utility_memory_allocate>
 801daa2:	0003      	movs	r3, r0
 801daa4:	e000      	b.n	801daa8 <_ux_utility_memory_allocate_mulc_safe+0x74>
 801daa6:	2300      	movs	r3, #0
}
 801daa8:	0018      	movs	r0, r3
 801daaa:	46bd      	mov	sp, r7
 801daac:	b005      	add	sp, #20
 801daae:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801dab0 <_ux_utility_memory_byte_pool_create>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_memory_byte_pool_create(UX_MEMORY_BYTE_POOL *pool_ptr, VOID *pool_start, ULONG pool_size)
{
 801dab0:	b580      	push	{r7, lr}
 801dab2:	b088      	sub	sp, #32
 801dab4:	af00      	add	r7, sp, #0
 801dab6:	60f8      	str	r0, [r7, #12]
 801dab8:	60b9      	str	r1, [r7, #8]
 801daba:	607a      	str	r2, [r7, #4]
UCHAR               *temp_ptr;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    _ux_utility_memory_set((UCHAR *)pool_ptr, 0, sizeof(UX_MEMORY_BYTE_POOL)); /* Use case of memset is verified. */
 801dabc:	68fb      	ldr	r3, [r7, #12]
 801dabe:	2214      	movs	r2, #20
 801dac0:	2100      	movs	r1, #0
 801dac2:	0018      	movs	r0, r3
 801dac4:	f000 f962 	bl	801dd8c <_ux_utility_memory_set>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 801dac8:	687b      	ldr	r3, [r7, #4]
 801daca:	2203      	movs	r2, #3
 801dacc:	4393      	bics	r3, r2
 801dace:	607b      	str	r3, [r7, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> ux_byte_pool_start =   UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801dad0:	68fb      	ldr	r3, [r7, #12]
 801dad2:	68ba      	ldr	r2, [r7, #8]
 801dad4:	60da      	str	r2, [r3, #12]
    pool_ptr -> ux_byte_pool_size =    pool_size;
 801dad6:	68fb      	ldr	r3, [r7, #12]
 801dad8:	687a      	ldr	r2, [r7, #4]
 801dada:	611a      	str	r2, [r3, #16]
    pool_ptr -> ux_byte_pool_search =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801dadc:	68fb      	ldr	r3, [r7, #12]
 801dade:	68ba      	ldr	r2, [r7, #8]
 801dae0:	609a      	str	r2, [r3, #8]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> ux_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 801dae2:	687b      	ldr	r3, [r7, #4]
 801dae4:	3b08      	subs	r3, #8
 801dae6:	001a      	movs	r2, r3
 801dae8:	68fb      	ldr	r3, [r7, #12]
 801daea:	601a      	str	r2, [r3, #0]
    pool_ptr -> ux_byte_pool_fragments =   ((UINT) 2);
 801daec:	68fb      	ldr	r3, [r7, #12]
 801daee:	2202      	movs	r2, #2
 801daf0:	605a      	str	r2, [r3, #4]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant UX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801daf2:	68bb      	ldr	r3, [r7, #8]
 801daf4:	61fb      	str	r3, [r7, #28]
    block_ptr =  UX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 801daf6:	69fa      	ldr	r2, [r7, #28]
 801daf8:	687b      	ldr	r3, [r7, #4]
 801dafa:	18d3      	adds	r3, r2, r3
 801dafc:	61fb      	str	r3, [r7, #28]

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 801dafe:	69fb      	ldr	r3, [r7, #28]
 801db00:	3b04      	subs	r3, #4
 801db02:	61fb      	str	r3, [r7, #28]

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             UX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 801db04:	68fb      	ldr	r3, [r7, #12]
 801db06:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801db08:	69fb      	ldr	r3, [r7, #28]
 801db0a:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  temp_ptr;
 801db0c:	697b      	ldr	r3, [r7, #20]
 801db0e:	69ba      	ldr	r2, [r7, #24]
 801db10:	601a      	str	r2, [r3, #0]

    block_ptr =            UX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 801db12:	69fb      	ldr	r3, [r7, #28]
 801db14:	3b04      	subs	r3, #4
 801db16:	61fb      	str	r3, [r7, #28]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 801db18:	69fb      	ldr	r3, [r7, #28]
 801db1a:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801db1c:	697b      	ldr	r3, [r7, #20]
 801db1e:	68ba      	ldr	r2, [r7, #8]
 801db20:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801db22:	68bb      	ldr	r3, [r7, #8]
 801db24:	61bb      	str	r3, [r7, #24]
    block_indirect_ptr =   UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 801db26:	69bb      	ldr	r3, [r7, #24]
 801db28:	617b      	str	r3, [r7, #20]
    *block_indirect_ptr =  block_ptr;
 801db2a:	697b      	ldr	r3, [r7, #20]
 801db2c:	69fa      	ldr	r2, [r7, #28]
 801db2e:	601a      	str	r2, [r3, #0]
    block_ptr =            UX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 801db30:	68bb      	ldr	r3, [r7, #8]
 801db32:	61fb      	str	r3, [r7, #28]
    block_ptr =            UX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 801db34:	69fb      	ldr	r3, [r7, #28]
 801db36:	3304      	adds	r3, #4
 801db38:	61fb      	str	r3, [r7, #28]
    free_ptr =             UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 801db3a:	69fb      	ldr	r3, [r7, #28]
 801db3c:	613b      	str	r3, [r7, #16]
    *free_ptr =            UX_BYTE_BLOCK_FREE;
 801db3e:	693b      	ldr	r3, [r7, #16]
 801db40:	4a03      	ldr	r2, [pc, #12]	@ (801db50 <_ux_utility_memory_byte_pool_create+0xa0>)
 801db42:	601a      	str	r2, [r3, #0]

    /* Return UX_SUCCESS.  */
    return(UX_SUCCESS);
 801db44:	2300      	movs	r3, #0
}
 801db46:	0018      	movs	r0, r3
 801db48:	46bd      	mov	sp, r7
 801db4a:	b008      	add	sp, #32
 801db4c:	bd80      	pop	{r7, pc}
 801db4e:	46c0      	nop			@ (mov r8, r8)
 801db50:	ffffeeee 	.word	0xffffeeee

0801db54 <_ux_utility_memory_byte_pool_search>:
/*                                                                        */
/*  10-31-2023     Yajun Xia                Initial Version 6.3.0         */
/*                                                                        */
/**************************************************************************/
UCHAR  *_ux_utility_memory_byte_pool_search(UX_MEMORY_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 801db54:	b580      	push	{r7, lr}
 801db56:	b08c      	sub	sp, #48	@ 0x30
 801db58:	af00      	add	r7, sp, #0
 801db5a:	6078      	str	r0, [r7, #4]
 801db5c:	6039      	str	r1, [r7, #0]
UCHAR               *next_ptr;
UCHAR               **this_block_link_ptr;
UCHAR               **next_block_link_ptr;
ULONG               available_bytes;
UINT                examine_blocks;
UINT                first_free_block_found =  UX_FALSE;
 801db5e:	2300      	movs	r3, #0
 801db60:	623b      	str	r3, [r7, #32]
UCHAR               *work_ptr;
ULONG               total_theoretical_available;

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> ux_byte_pool_available + ((pool_ptr -> ux_byte_pool_fragments - 2) * UX_MEMORY_BLOCK_HEADER_SIZE);
 801db62:	687b      	ldr	r3, [r7, #4]
 801db64:	681a      	ldr	r2, [r3, #0]
 801db66:	687b      	ldr	r3, [r7, #4]
 801db68:	685b      	ldr	r3, [r3, #4]
 801db6a:	3b02      	subs	r3, #2
 801db6c:	00db      	lsls	r3, r3, #3
 801db6e:	18d3      	adds	r3, r2, r3
 801db70:	61fb      	str	r3, [r7, #28]
    if (memory_size >= total_theoretical_available)
 801db72:	683a      	ldr	r2, [r7, #0]
 801db74:	69fb      	ldr	r3, [r7, #28]
 801db76:	429a      	cmp	r2, r3
 801db78:	d301      	bcc.n	801db7e <_ux_utility_memory_byte_pool_search+0x2a>
    {

        /* Not enough memory, return a NULL pointer.  */
        return(UX_NULL);
 801db7a:	2300      	movs	r3, #0
 801db7c:	e07d      	b.n	801dc7a <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Check if the search pointer is valid.  */
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801db7e:	687b      	ldr	r3, [r7, #4]
 801db80:	689a      	ldr	r2, [r3, #8]
 801db82:	687b      	ldr	r3, [r7, #4]
 801db84:	68db      	ldr	r3, [r3, #12]
 801db86:	429a      	cmp	r2, r3
 801db88:	d308      	bcc.n	801db9c <_ux_utility_memory_byte_pool_search+0x48>
        (pool_ptr -> ux_byte_pool_search > pool_ptr -> ux_byte_pool_start + pool_ptr -> ux_byte_pool_size))
 801db8a:	687b      	ldr	r3, [r7, #4]
 801db8c:	689a      	ldr	r2, [r3, #8]
 801db8e:	687b      	ldr	r3, [r7, #4]
 801db90:	68d9      	ldr	r1, [r3, #12]
 801db92:	687b      	ldr	r3, [r7, #4]
 801db94:	691b      	ldr	r3, [r3, #16]
 801db96:	18cb      	adds	r3, r1, r3
    if ((pool_ptr -> ux_byte_pool_search < pool_ptr -> ux_byte_pool_start) ||
 801db98:	429a      	cmp	r2, r3
 801db9a:	d901      	bls.n	801dba0 <_ux_utility_memory_byte_pool_search+0x4c>
    {

        /* Return a NULL pointer.  */
        return(UX_NULL);
 801db9c:	2300      	movs	r3, #0
 801db9e:	e06c      	b.n	801dc7a <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Walk through the memory pool in search for a large enough block.  */
    current_ptr =      pool_ptr -> ux_byte_pool_search;
 801dba0:	687b      	ldr	r3, [r7, #4]
 801dba2:	689b      	ldr	r3, [r3, #8]
 801dba4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    examine_blocks =   pool_ptr -> ux_byte_pool_fragments + ((UINT) 1);
 801dba6:	687b      	ldr	r3, [r7, #4]
 801dba8:	685b      	ldr	r3, [r3, #4]
 801dbaa:	3301      	adds	r3, #1
 801dbac:	627b      	str	r3, [r7, #36]	@ 0x24
    available_bytes =  ((ULONG) 0);
 801dbae:	2300      	movs	r3, #0
 801dbb0:	62bb      	str	r3, [r7, #40]	@ 0x28
    do
    {
        /* Check to see if this block is free.  */
        work_ptr =  UX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 801dbb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dbb4:	3304      	adds	r3, #4
 801dbb6:	61bb      	str	r3, [r7, #24]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801dbb8:	69bb      	ldr	r3, [r7, #24]
 801dbba:	617b      	str	r3, [r7, #20]
        if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801dbbc:	697b      	ldr	r3, [r7, #20]
 801dbbe:	681b      	ldr	r3, [r3, #0]
 801dbc0:	4a30      	ldr	r2, [pc, #192]	@ (801dc84 <_ux_utility_memory_byte_pool_search+0x130>)
 801dbc2:	4293      	cmp	r3, r2
 801dbc4:	d143      	bne.n	801dc4e <_ux_utility_memory_byte_pool_search+0xfa>
        {

            /* Determine if this is the first free block.  */
            if (first_free_block_found == UX_FALSE)
 801dbc6:	6a3b      	ldr	r3, [r7, #32]
 801dbc8:	2b00      	cmp	r3, #0
 801dbca:	d104      	bne.n	801dbd6 <_ux_utility_memory_byte_pool_search+0x82>
            {
                /* This is the first free block.  */
                pool_ptr->ux_byte_pool_search =  current_ptr;
 801dbcc:	687b      	ldr	r3, [r7, #4]
 801dbce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dbd0:	609a      	str	r2, [r3, #8]

                /* Set the flag to indicate we have found the first free
                    block.  */
                first_free_block_found =  UX_TRUE;
 801dbd2:	2301      	movs	r3, #1
 801dbd4:	623b      	str	r3, [r7, #32]
            }

            /* Block is free, see if it is large enough.  */

            /* Pickup the next block's pointer.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801dbd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dbd8:	613b      	str	r3, [r7, #16]
            next_ptr =             *this_block_link_ptr;
 801dbda:	693b      	ldr	r3, [r7, #16]
 801dbdc:	681b      	ldr	r3, [r3, #0]
 801dbde:	60fb      	str	r3, [r7, #12]

            /* Calculate the number of bytes available in this block.  */
            available_bytes =   UX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 801dbe0:	68fa      	ldr	r2, [r7, #12]
 801dbe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dbe4:	1ad3      	subs	r3, r2, r3
 801dbe6:	62bb      	str	r3, [r7, #40]	@ 0x28
            available_bytes =   available_bytes - UX_MEMORY_BLOCK_HEADER_SIZE;
 801dbe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dbea:	3b08      	subs	r3, #8
 801dbec:	62bb      	str	r3, [r7, #40]	@ 0x28

            /* If this is large enough, we are done because our first-fit algorithm
                has been satisfied!  */
            if (available_bytes >= memory_size)
 801dbee:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801dbf0:	683b      	ldr	r3, [r7, #0]
 801dbf2:	429a      	cmp	r2, r3
 801dbf4:	d23a      	bcs.n	801dc6c <_ux_utility_memory_byte_pool_search+0x118>
            }
            else
            {

                /* Clear the available bytes variable.  */
                available_bytes =  ((ULONG) 0);
 801dbf6:	2300      	movs	r3, #0
 801dbf8:	62bb      	str	r3, [r7, #40]	@ 0x28

                /* Not enough memory, check to see if the neighbor is
                    free and can be merged.  */
                work_ptr =  UX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 801dbfa:	68fb      	ldr	r3, [r7, #12]
 801dbfc:	3304      	adds	r3, #4
 801dbfe:	61bb      	str	r3, [r7, #24]
                free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 801dc00:	69bb      	ldr	r3, [r7, #24]
 801dc02:	617b      	str	r3, [r7, #20]
                if ((*free_ptr) == UX_BYTE_BLOCK_FREE)
 801dc04:	697b      	ldr	r3, [r7, #20]
 801dc06:	681b      	ldr	r3, [r3, #0]
 801dc08:	4a1e      	ldr	r2, [pc, #120]	@ (801dc84 <_ux_utility_memory_byte_pool_search+0x130>)
 801dc0a:	4293      	cmp	r3, r2
 801dc0c:	d113      	bne.n	801dc36 <_ux_utility_memory_byte_pool_search+0xe2>
                {

                    /* Yes, neighbor block can be merged!  This is quickly accomplished
                        by updating the current block with the next blocks pointer.  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801dc0e:	68fb      	ldr	r3, [r7, #12]
 801dc10:	60bb      	str	r3, [r7, #8]
                    *this_block_link_ptr =  *next_block_link_ptr;
 801dc12:	68bb      	ldr	r3, [r7, #8]
 801dc14:	681a      	ldr	r2, [r3, #0]
 801dc16:	693b      	ldr	r3, [r7, #16]
 801dc18:	601a      	str	r2, [r3, #0]

                    /* Reduce the fragment total.  We don't need to increase the bytes
                        available because all free headers are also included in the available
                        count.  */
                    pool_ptr -> ux_byte_pool_fragments--;
 801dc1a:	687b      	ldr	r3, [r7, #4]
 801dc1c:	685b      	ldr	r3, [r3, #4]
 801dc1e:	1e5a      	subs	r2, r3, #1
 801dc20:	687b      	ldr	r3, [r7, #4]
 801dc22:	605a      	str	r2, [r3, #4]

                    /* See if the search pointer is affected.  */
                    if (pool_ptr -> ux_byte_pool_search ==  next_ptr)
 801dc24:	687b      	ldr	r3, [r7, #4]
 801dc26:	689b      	ldr	r3, [r3, #8]
 801dc28:	68fa      	ldr	r2, [r7, #12]
 801dc2a:	429a      	cmp	r2, r3
 801dc2c:	d114      	bne.n	801dc58 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        /* Yes, update the search pointer.   */
                        pool_ptr -> ux_byte_pool_search =  current_ptr;
 801dc2e:	687b      	ldr	r3, [r7, #4]
 801dc30:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801dc32:	609a      	str	r2, [r3, #8]
 801dc34:	e010      	b.n	801dc58 <_ux_utility_memory_byte_pool_search+0x104>
                    }
                }
                else
                {
                    /* Neighbor is not free so we can skip over it!  */
                    next_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 801dc36:	68fb      	ldr	r3, [r7, #12]
 801dc38:	60bb      	str	r3, [r7, #8]
                    current_ptr =  *next_block_link_ptr;
 801dc3a:	68bb      	ldr	r3, [r7, #8]
 801dc3c:	681b      	ldr	r3, [r3, #0]
 801dc3e:	62fb      	str	r3, [r7, #44]	@ 0x2c

                    /* Decrement the examined block count to account for this one.  */
                    if (examine_blocks != ((UINT) 0))
 801dc40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc42:	2b00      	cmp	r3, #0
 801dc44:	d008      	beq.n	801dc58 <_ux_utility_memory_byte_pool_search+0x104>
                    {
                        examine_blocks--;
 801dc46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc48:	3b01      	subs	r3, #1
 801dc4a:	627b      	str	r3, [r7, #36]	@ 0x24
 801dc4c:	e004      	b.n	801dc58 <_ux_utility_memory_byte_pool_search+0x104>
        }
        else
        {

            /* Block is not free, move to next block.  */
            this_block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 801dc4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801dc50:	613b      	str	r3, [r7, #16]
            current_ptr =  *this_block_link_ptr;
 801dc52:	693b      	ldr	r3, [r7, #16]
 801dc54:	681b      	ldr	r3, [r3, #0]
 801dc56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }

        /* Another block has been searched... decrement counter.  */
        if (examine_blocks != ((UINT) 0))
 801dc58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc5a:	2b00      	cmp	r3, #0
 801dc5c:	d002      	beq.n	801dc64 <_ux_utility_memory_byte_pool_search+0x110>
        {

            examine_blocks--;
 801dc5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc60:	3b01      	subs	r3, #1
 801dc62:	627b      	str	r3, [r7, #36]	@ 0x24
        }

    } while(examine_blocks != ((UINT) 0));
 801dc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dc66:	2b00      	cmp	r3, #0
 801dc68:	d1a3      	bne.n	801dbb2 <_ux_utility_memory_byte_pool_search+0x5e>
 801dc6a:	e000      	b.n	801dc6e <_ux_utility_memory_byte_pool_search+0x11a>
                break;
 801dc6c:	46c0      	nop			@ (mov r8, r8)

    /* If a block was found, just return. */
    if (available_bytes == ((ULONG) 0))
 801dc6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801dc70:	2b00      	cmp	r3, #0
 801dc72:	d101      	bne.n	801dc78 <_ux_utility_memory_byte_pool_search+0x124>
    {
        return(UX_NULL);
 801dc74:	2300      	movs	r3, #0
 801dc76:	e000      	b.n	801dc7a <_ux_utility_memory_byte_pool_search+0x126>
    }

    /* Return the search pointer.  */
    return(current_ptr);
 801dc78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 801dc7a:	0018      	movs	r0, r3
 801dc7c:	46bd      	mov	sp, r7
 801dc7e:	b00c      	add	sp, #48	@ 0x30
 801dc80:	bd80      	pop	{r7, pc}
 801dc82:	46c0      	nop			@ (mov r8, r8)
 801dc84:	ffffeeee 	.word	0xffffeeee

0801dc88 <_ux_utility_memory_copy>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_copy(VOID *memory_destination, VOID *memory_source, ULONG length)
{
 801dc88:	b580      	push	{r7, lr}
 801dc8a:	b086      	sub	sp, #24
 801dc8c:	af00      	add	r7, sp, #0
 801dc8e:	60f8      	str	r0, [r7, #12]
 801dc90:	60b9      	str	r1, [r7, #8]
 801dc92:	607a      	str	r2, [r7, #4]

UCHAR *   source;
UCHAR *   destination;

    /* Setup byte oriented source and destination pointers.  */
    source =  (UCHAR *) memory_source;
 801dc94:	68bb      	ldr	r3, [r7, #8]
 801dc96:	617b      	str	r3, [r7, #20]
    destination =  (UCHAR *) memory_destination;
 801dc98:	68fb      	ldr	r3, [r7, #12]
 801dc9a:	613b      	str	r3, [r7, #16]

    /* Loop to perform the copy.  */
    while(length--)
 801dc9c:	e007      	b.n	801dcae <_ux_utility_memory_copy+0x26>
    {

        /* Copy one byte.  */
        *destination++ =  *source++;
 801dc9e:	697a      	ldr	r2, [r7, #20]
 801dca0:	1c53      	adds	r3, r2, #1
 801dca2:	617b      	str	r3, [r7, #20]
 801dca4:	693b      	ldr	r3, [r7, #16]
 801dca6:	1c59      	adds	r1, r3, #1
 801dca8:	6139      	str	r1, [r7, #16]
 801dcaa:	7812      	ldrb	r2, [r2, #0]
 801dcac:	701a      	strb	r2, [r3, #0]
    while(length--)
 801dcae:	687b      	ldr	r3, [r7, #4]
 801dcb0:	1e5a      	subs	r2, r3, #1
 801dcb2:	607a      	str	r2, [r7, #4]
 801dcb4:	2b00      	cmp	r3, #0
 801dcb6:	d1f2      	bne.n	801dc9e <_ux_utility_memory_copy+0x16>
    }

    /* Return to caller.  */
    return; 
 801dcb8:	46c0      	nop			@ (mov r8, r8)
}
 801dcba:	46bd      	mov	sp, r7
 801dcbc:	b006      	add	sp, #24
 801dcbe:	bd80      	pop	{r7, pc}

0801dcc0 <_ux_utility_memory_free>:
/*                                            refined memory management,  */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_free(VOID *memory)
{
 801dcc0:	b580      	push	{r7, lr}
 801dcc2:	b08a      	sub	sp, #40	@ 0x28
 801dcc4:	af00      	add	r7, sp, #0
 801dcc6:	6078      	str	r0, [r7, #4]
        return;
    }
#endif

    /* Set the pool pointer to NULL.  */
    pool_ptr =  UX_NULL;
 801dcc8:	2300      	movs	r3, #0
 801dcca:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Determine if the memory pointer is valid.  */
    work_ptr =  UX_VOID_TO_UCHAR_POINTER_CONVERT(memory);
 801dccc:	687b      	ldr	r3, [r7, #4]
 801dcce:	623b      	str	r3, [r7, #32]
    if (work_ptr != UX_NULL)
 801dcd0:	6a3b      	ldr	r3, [r7, #32]
 801dcd2:	2b00      	cmp	r3, #0
 801dcd4:	d02f      	beq.n	801dd36 <_ux_utility_memory_free+0x76>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  UX_UCHAR_POINTER_SUB(work_ptr, UX_MEMORY_BLOCK_HEADER_SIZE);
 801dcd6:	6a3b      	ldr	r3, [r7, #32]
 801dcd8:	3b08      	subs	r3, #8
 801dcda:	623b      	str	r3, [r7, #32]

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801dcdc:	6a3b      	ldr	r3, [r7, #32]
 801dcde:	3304      	adds	r3, #4
 801dce0:	61fb      	str	r3, [r7, #28]
        free_ptr =  UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801dce2:	69fb      	ldr	r3, [r7, #28]
 801dce4:	61bb      	str	r3, [r7, #24]
        if ((*free_ptr) != UX_BYTE_BLOCK_FREE)
 801dce6:	69bb      	ldr	r3, [r7, #24]
 801dce8:	681b      	ldr	r3, [r3, #0]
 801dcea:	4a26      	ldr	r2, [pc, #152]	@ (801dd84 <_ux_utility_memory_free+0xc4>)
 801dcec:	4293      	cmp	r3, r2
 801dcee:	d01c      	beq.n	801dd2a <_ux_utility_memory_free+0x6a>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801dcf0:	6a3b      	ldr	r3, [r7, #32]
 801dcf2:	3304      	adds	r3, #4
 801dcf4:	61fb      	str	r3, [r7, #28]
            byte_pool_ptr = UX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 801dcf6:	69fb      	ldr	r3, [r7, #28]
 801dcf8:	617b      	str	r3, [r7, #20]
            pool_ptr = *byte_pool_ptr;
 801dcfa:	697b      	ldr	r3, [r7, #20]
 801dcfc:	681b      	ldr	r3, [r3, #0]
 801dcfe:	627b      	str	r3, [r7, #36]	@ 0x24

            /* See if we have a valid pool pointer.  */
            if ((pool_ptr == UX_NULL) ||
 801dd00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd02:	2b00      	cmp	r3, #0
 801dd04:	d00b      	beq.n	801dd1e <_ux_utility_memory_free+0x5e>
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801dd06:	4b20      	ldr	r3, [pc, #128]	@ (801dd88 <_ux_utility_memory_free+0xc8>)
 801dd08:	681b      	ldr	r3, [r3, #0]
 801dd0a:	681b      	ldr	r3, [r3, #0]
            if ((pool_ptr == UX_NULL) ||
 801dd0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801dd0e:	429a      	cmp	r2, r3
 801dd10:	d017      	beq.n	801dd42 <_ux_utility_memory_free+0x82>
                (pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_CACHE_SAFE])))
 801dd12:	4b1d      	ldr	r3, [pc, #116]	@ (801dd88 <_ux_utility_memory_free+0xc8>)
 801dd14:	681b      	ldr	r3, [r3, #0]
 801dd16:	685b      	ldr	r3, [r3, #4]
                ((pool_ptr != _ux_system -> ux_system_memory_byte_pool[UX_MEMORY_BYTE_POOL_REGULAR]) &&
 801dd18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801dd1a:	429a      	cmp	r2, r3
 801dd1c:	d011      	beq.n	801dd42 <_ux_utility_memory_free+0x82>

                /* Release the protection.  */
                _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

                /* Error trap: maybe double free/memory issue here!  */
                _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801dd1e:	2219      	movs	r2, #25
 801dd20:	2108      	movs	r1, #8
 801dd22:	2002      	movs	r0, #2
 801dd24:	f7ff fc32 	bl	801d58c <_ux_system_error_handler>
                                         UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

                /* Return to caller.  */
                return;
 801dd28:	e029      	b.n	801dd7e <_ux_utility_memory_free+0xbe>
        {
            /* Release the protection.  */
            _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

            /* Error trap: maybe double free/memory issue here!  */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801dd2a:	2219      	movs	r2, #25
 801dd2c:	2108      	movs	r1, #8
 801dd2e:	2002      	movs	r0, #2
 801dd30:	f7ff fc2c 	bl	801d58c <_ux_system_error_handler>
                                     UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

            /* Return to caller.  */
            return;
 801dd34:	e023      	b.n	801dd7e <_ux_utility_memory_free+0xbe>

        /* Release the protection.  */
        _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

        /* Error trap: maybe double free/bad flow here!  */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD,
 801dd36:	2219      	movs	r2, #25
 801dd38:	2108      	movs	r1, #8
 801dd3a:	2002      	movs	r0, #2
 801dd3c:	f7ff fc26 	bl	801d58c <_ux_system_error_handler>
                                    UX_SYSTEM_CONTEXT_UTILITY, UX_MEMORY_CORRUPTED);

        /* Return to caller.  */
        return;
 801dd40:	e01d      	b.n	801dd7e <_ux_utility_memory_free+0xbe>
    }

    /* At this point, we know that the pool pointer is valid.  */

    /* Release the memory.  */
    temp_ptr =   UX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 801dd42:	6a3b      	ldr	r3, [r7, #32]
 801dd44:	3304      	adds	r3, #4
 801dd46:	61fb      	str	r3, [r7, #28]
    free_ptr =   UX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 801dd48:	69fb      	ldr	r3, [r7, #28]
 801dd4a:	61bb      	str	r3, [r7, #24]
    *free_ptr =  UX_BYTE_BLOCK_FREE;
 801dd4c:	69bb      	ldr	r3, [r7, #24]
 801dd4e:	4a0d      	ldr	r2, [pc, #52]	@ (801dd84 <_ux_utility_memory_free+0xc4>)
 801dd50:	601a      	str	r2, [r3, #0]

    /* Update the number of available bytes in the pool.  */
    block_link_ptr =  UX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 801dd52:	6a3b      	ldr	r3, [r7, #32]
 801dd54:	613b      	str	r3, [r7, #16]
    next_block_ptr =  *block_link_ptr;
 801dd56:	693b      	ldr	r3, [r7, #16]
 801dd58:	681b      	ldr	r3, [r3, #0]
 801dd5a:	60fb      	str	r3, [r7, #12]
    pool_ptr -> ux_byte_pool_available =
        pool_ptr -> ux_byte_pool_available + UX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 801dd5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd5e:	681b      	ldr	r3, [r3, #0]
 801dd60:	68f9      	ldr	r1, [r7, #12]
 801dd62:	6a3a      	ldr	r2, [r7, #32]
 801dd64:	1a8a      	subs	r2, r1, r2
 801dd66:	189a      	adds	r2, r3, r2
    pool_ptr -> ux_byte_pool_available =
 801dd68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd6a:	601a      	str	r2, [r3, #0]

    /* Determine if the free block is prior to current search pointer.  */
    if (work_ptr < (pool_ptr -> ux_byte_pool_search))
 801dd6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd6e:	689b      	ldr	r3, [r3, #8]
 801dd70:	6a3a      	ldr	r2, [r7, #32]
 801dd72:	429a      	cmp	r2, r3
 801dd74:	d202      	bcs.n	801dd7c <_ux_utility_memory_free+0xbc>
    {

        /* Yes, update the search pointer to the released block.  */
        pool_ptr -> ux_byte_pool_search =  work_ptr;
 801dd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801dd78:	6a3a      	ldr	r2, [r7, #32]
 801dd7a:	609a      	str	r2, [r3, #8]

    /* Release the protection.  */
    _ux_system_mutex_off(&_ux_system -> ux_system_mutex);

    /* Return to caller.  */
    return;
 801dd7c:	46c0      	nop			@ (mov r8, r8)
}
 801dd7e:	46bd      	mov	sp, r7
 801dd80:	b00a      	add	sp, #40	@ 0x28
 801dd82:	bd80      	pop	{r7, pc}
 801dd84:	ffffeeee 	.word	0xffffeeee
 801dd88:	20003b24 	.word	0x20003b24

0801dd8c <_ux_utility_memory_set>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _ux_utility_memory_set(VOID *destination, UCHAR value, ULONG length)
{
 801dd8c:	b580      	push	{r7, lr}
 801dd8e:	b086      	sub	sp, #24
 801dd90:	af00      	add	r7, sp, #0
 801dd92:	60f8      	str	r0, [r7, #12]
 801dd94:	607a      	str	r2, [r7, #4]
 801dd96:	230b      	movs	r3, #11
 801dd98:	18fb      	adds	r3, r7, r3
 801dd9a:	1c0a      	adds	r2, r1, #0
 801dd9c:	701a      	strb	r2, [r3, #0]

UCHAR *    work_ptr;


    /* Setup the working pointer */
    work_ptr =  (UCHAR *) destination;
 801dd9e:	68fb      	ldr	r3, [r7, #12]
 801dda0:	617b      	str	r3, [r7, #20]

    /* Loop to set the memory.  */
    while(length--)
 801dda2:	e006      	b.n	801ddb2 <_ux_utility_memory_set+0x26>
    {

        /* Set a byte.  */
        *work_ptr++ =  value;
 801dda4:	697b      	ldr	r3, [r7, #20]
 801dda6:	1c5a      	adds	r2, r3, #1
 801dda8:	617a      	str	r2, [r7, #20]
 801ddaa:	220b      	movs	r2, #11
 801ddac:	18ba      	adds	r2, r7, r2
 801ddae:	7812      	ldrb	r2, [r2, #0]
 801ddb0:	701a      	strb	r2, [r3, #0]
    while(length--)
 801ddb2:	687b      	ldr	r3, [r7, #4]
 801ddb4:	1e5a      	subs	r2, r3, #1
 801ddb6:	607a      	str	r2, [r7, #4]
 801ddb8:	2b00      	cmp	r3, #0
 801ddba:	d1f3      	bne.n	801dda4 <_ux_utility_memory_set+0x18>
    }

    /* Return to caller.  */
    return; 
 801ddbc:	46c0      	nop			@ (mov r8, r8)
}
 801ddbe:	46bd      	mov	sp, r7
 801ddc0:	b006      	add	sp, #24
 801ddc2:	bd80      	pop	{r7, pc}

0801ddc4 <_ux_utility_short_get>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
ULONG  _ux_utility_short_get(UCHAR * address)
{
 801ddc4:	b580      	push	{r7, lr}
 801ddc6:	b084      	sub	sp, #16
 801ddc8:	af00      	add	r7, sp, #0
 801ddca:	6078      	str	r0, [r7, #4]
USHORT   value;


    /* In order to make this function endian agnostic and memory alignment
       independent, we read a byte at a time from the address.  */
    value =  (USHORT) *address++;
 801ddcc:	687b      	ldr	r3, [r7, #4]
 801ddce:	1c5a      	adds	r2, r3, #1
 801ddd0:	607a      	str	r2, [r7, #4]
 801ddd2:	781a      	ldrb	r2, [r3, #0]
 801ddd4:	200e      	movs	r0, #14
 801ddd6:	183b      	adds	r3, r7, r0
 801ddd8:	801a      	strh	r2, [r3, #0]
    value |=  (USHORT)(*address << 8);
 801ddda:	687b      	ldr	r3, [r7, #4]
 801dddc:	781b      	ldrb	r3, [r3, #0]
 801ddde:	021b      	lsls	r3, r3, #8
 801dde0:	b299      	uxth	r1, r3
 801dde2:	183b      	adds	r3, r7, r0
 801dde4:	183a      	adds	r2, r7, r0
 801dde6:	8812      	ldrh	r2, [r2, #0]
 801dde8:	430a      	orrs	r2, r1
 801ddea:	801a      	strh	r2, [r3, #0]

    /* Return to caller.  */
    return((ULONG) value);
 801ddec:	183b      	adds	r3, r7, r0
 801ddee:	881b      	ldrh	r3, [r3, #0]
}
 801ddf0:	0018      	movs	r0, r3
 801ddf2:	46bd      	mov	sp, r7
 801ddf4:	b004      	add	sp, #16
 801ddf6:	bd80      	pop	{r7, pc}

0801ddf8 <_ux_utility_string_length_check>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_utility_string_length_check(UCHAR *string, UINT *string_length_ptr, UINT max_string_length)
{
 801ddf8:	b580      	push	{r7, lr}
 801ddfa:	b086      	sub	sp, #24
 801ddfc:	af00      	add	r7, sp, #0
 801ddfe:	60f8      	str	r0, [r7, #12]
 801de00:	60b9      	str	r1, [r7, #8]
 801de02:	607a      	str	r2, [r7, #4]

UINT    string_length;


    if (string == UX_NULL)
 801de04:	68fb      	ldr	r3, [r7, #12]
 801de06:	2b00      	cmp	r3, #0
 801de08:	d101      	bne.n	801de0e <_ux_utility_string_length_check+0x16>
        return(UX_ERROR);
 801de0a:	23ff      	movs	r3, #255	@ 0xff
 801de0c:	e01d      	b.n	801de4a <_ux_utility_string_length_check+0x52>

    string_length = 0;
 801de0e:	2300      	movs	r3, #0
 801de10:	617b      	str	r3, [r7, #20]

    while (1)
    {

        if (string[string_length] == '\0')
 801de12:	68fa      	ldr	r2, [r7, #12]
 801de14:	697b      	ldr	r3, [r7, #20]
 801de16:	18d3      	adds	r3, r2, r3
 801de18:	781b      	ldrb	r3, [r3, #0]
 801de1a:	2b00      	cmp	r3, #0
 801de1c:	d00d      	beq.n	801de3a <_ux_utility_string_length_check+0x42>
            break;

        string_length++;
 801de1e:	697b      	ldr	r3, [r7, #20]
 801de20:	3301      	adds	r3, #1
 801de22:	617b      	str	r3, [r7, #20]
        if (string_length > max_string_length)
 801de24:	697a      	ldr	r2, [r7, #20]
 801de26:	687b      	ldr	r3, [r7, #4]
 801de28:	429a      	cmp	r2, r3
 801de2a:	d9f2      	bls.n	801de12 <_ux_utility_string_length_check+0x1a>
        {

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_UTILITY, UX_ERROR);
 801de2c:	22ff      	movs	r2, #255	@ 0xff
 801de2e:	2108      	movs	r1, #8
 801de30:	2002      	movs	r0, #2
 801de32:	f7ff fbab 	bl	801d58c <_ux_system_error_handler>

            return(UX_ERROR);
 801de36:	23ff      	movs	r3, #255	@ 0xff
 801de38:	e007      	b.n	801de4a <_ux_utility_string_length_check+0x52>
            break;
 801de3a:	46c0      	nop			@ (mov r8, r8)
        }
    }

    if (string_length_ptr)
 801de3c:	68bb      	ldr	r3, [r7, #8]
 801de3e:	2b00      	cmp	r3, #0
 801de40:	d002      	beq.n	801de48 <_ux_utility_string_length_check+0x50>
        *string_length_ptr = string_length;
 801de42:	68bb      	ldr	r3, [r7, #8]
 801de44:	697a      	ldr	r2, [r7, #20]
 801de46:	601a      	str	r2, [r3, #0]

    return(UX_SUCCESS); 
 801de48:	2300      	movs	r3, #0
}
 801de4a:	0018      	movs	r0, r3
 801de4c:	46bd      	mov	sp, r7
 801de4e:	b006      	add	sp, #24
 801de50:	bd80      	pop	{r7, pc}

0801de52 <_ux_device_class_cdc_acm_activate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_activate(UX_SLAVE_CLASS_COMMAND *command)
{
 801de52:	b580      	push	{r7, lr}
 801de54:	b086      	sub	sp, #24
 801de56:	af00      	add	r7, sp, #0
 801de58:	6078      	str	r0, [r7, #4]
UX_SLAVE_INTERFACE                      *interface_ptr;         
UX_SLAVE_CLASS                          *class_ptr;
UX_SLAVE_CLASS_CDC_ACM                  *cdc_acm;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801de5a:	687b      	ldr	r3, [r7, #4]
 801de5c:	6a1b      	ldr	r3, [r3, #32]
 801de5e:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801de60:	697b      	ldr	r3, [r7, #20]
 801de62:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801de64:	613b      	str	r3, [r7, #16]

    /* Get the interface that owns this instance.  */
    interface_ptr =  (UX_SLAVE_INTERFACE  *) command -> ux_slave_class_command_interface;
 801de66:	687b      	ldr	r3, [r7, #4]
 801de68:	689b      	ldr	r3, [r3, #8]
 801de6a:	60fb      	str	r3, [r7, #12]
    
    /* Store the class instance into the interface.  */
    interface_ptr -> ux_slave_interface_class_instance =  (VOID *)cdc_acm;
 801de6c:	68fb      	ldr	r3, [r7, #12]
 801de6e:	693a      	ldr	r2, [r7, #16]
 801de70:	609a      	str	r2, [r3, #8]
         
    /* Now the opposite, store the interface in the class instance.  */
    cdc_acm -> ux_slave_class_cdc_acm_interface =  interface_ptr;
 801de72:	693b      	ldr	r3, [r7, #16]
 801de74:	68fa      	ldr	r2, [r7, #12]
 801de76:	601a      	str	r2, [r3, #0]

    /* If there is a activate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate != UX_NULL)
 801de78:	693b      	ldr	r3, [r7, #16]
 801de7a:	685b      	ldr	r3, [r3, #4]
 801de7c:	2b00      	cmp	r3, #0
 801de7e:	d004      	beq.n	801de8a <_ux_device_class_cdc_acm_activate+0x38>
    {        
        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate(cdc_acm);
 801de80:	693b      	ldr	r3, [r7, #16]
 801de82:	685b      	ldr	r3, [r3, #4]
 801de84:	693a      	ldr	r2, [r7, #16]
 801de86:	0010      	movs	r0, r2
 801de88:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_INTERFACE, cdc_acm, 0, 0, 0)

    /* Return completion status.  */
    return(UX_SUCCESS);
 801de8a:	2300      	movs	r3, #0
}
 801de8c:	0018      	movs	r0, r3
 801de8e:	46bd      	mov	sp, r7
 801de90:	b006      	add	sp, #24
 801de92:	bd80      	pop	{r7, pc}

0801de94 <_ux_device_class_cdc_acm_control_request>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_control_request(UX_SLAVE_CLASS_COMMAND *command)
{
 801de94:	b580      	push	{r7, lr}
 801de96:	b08a      	sub	sp, #40	@ 0x28
 801de98:	af00      	add	r7, sp, #0
 801de9a:	6078      	str	r0, [r7, #4]
ULONG                                   value;
ULONG                                   request_length;
ULONG                                   transmit_length;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801de9c:	687b      	ldr	r3, [r7, #4]
 801de9e:	6a1b      	ldr	r3, [r3, #32]
 801dea0:	623b      	str	r3, [r7, #32]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801dea2:	6a3b      	ldr	r3, [r7, #32]
 801dea4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801dea6:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801dea8:	4b53      	ldr	r3, [pc, #332]	@ (801dff8 <_ux_device_class_cdc_acm_control_request+0x164>)
 801deaa:	681b      	ldr	r3, [r3, #0]
 801deac:	3324      	adds	r3, #36	@ 0x24
 801deae:	61bb      	str	r3, [r7, #24]

    /* Get the pointer to the transfer request associated with the control endpoint.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801deb0:	69bb      	ldr	r3, [r7, #24]
 801deb2:	3338      	adds	r3, #56	@ 0x38
 801deb4:	617b      	str	r3, [r7, #20]

    /* Extract all necessary fields of the request.  */
    request =  *(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_REQUEST);
 801deb6:	697b      	ldr	r3, [r7, #20]
 801deb8:	223d      	movs	r2, #61	@ 0x3d
 801deba:	5c9b      	ldrb	r3, [r3, r2]
 801debc:	613b      	str	r3, [r7, #16]

    /* Extract all necessary fields of the value.  */
    value =  _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_VALUE);
 801debe:	697b      	ldr	r3, [r7, #20]
 801dec0:	333c      	adds	r3, #60	@ 0x3c
 801dec2:	3302      	adds	r3, #2
 801dec4:	0018      	movs	r0, r3
 801dec6:	f7ff ff7d 	bl	801ddc4 <_ux_utility_short_get>
 801deca:	0003      	movs	r3, r0
 801decc:	60fb      	str	r3, [r7, #12]

    /* Pickup the request length.  */
    request_length =   _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + UX_SETUP_LENGTH);
 801dece:	697b      	ldr	r3, [r7, #20]
 801ded0:	333c      	adds	r3, #60	@ 0x3c
 801ded2:	3306      	adds	r3, #6
 801ded4:	0018      	movs	r0, r3
 801ded6:	f7ff ff75 	bl	801ddc4 <_ux_utility_short_get>
 801deda:	0003      	movs	r3, r0
 801dedc:	60bb      	str	r3, [r7, #8]

    transmit_length = request_length ;
 801dede:	68bb      	ldr	r3, [r7, #8]
 801dee0:	627b      	str	r3, [r7, #36]	@ 0x24
    
    /* Here we proceed only the standard request we know of at the device level.  */
    switch (request)
 801dee2:	693b      	ldr	r3, [r7, #16]
 801dee4:	2b22      	cmp	r3, #34	@ 0x22
 801dee6:	d00a      	beq.n	801defe <_ux_device_class_cdc_acm_control_request+0x6a>
 801dee8:	693b      	ldr	r3, [r7, #16]
 801deea:	2b22      	cmp	r3, #34	@ 0x22
 801deec:	d900      	bls.n	801def0 <_ux_device_class_cdc_acm_control_request+0x5c>
 801deee:	e078      	b.n	801dfe2 <_ux_device_class_cdc_acm_control_request+0x14e>
 801def0:	693b      	ldr	r3, [r7, #16]
 801def2:	2b20      	cmp	r3, #32
 801def4:	d051      	beq.n	801df9a <_ux_device_class_cdc_acm_control_request+0x106>
 801def6:	693b      	ldr	r3, [r7, #16]
 801def8:	2b21      	cmp	r3, #33	@ 0x21
 801defa:	d022      	beq.n	801df42 <_ux_device_class_cdc_acm_control_request+0xae>
 801defc:	e071      	b.n	801dfe2 <_ux_device_class_cdc_acm_control_request+0x14e>
    {

        case UX_SLAVE_CLASS_CDC_ACM_SET_CONTROL_LINE_STATE:

            /* Reset current line state values. */
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = 0;
 801defe:	69fb      	ldr	r3, [r7, #28]
 801df00:	224b      	movs	r2, #75	@ 0x4b
 801df02:	2100      	movs	r1, #0
 801df04:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = 0;
 801df06:	69fb      	ldr	r3, [r7, #28]
 801df08:	224c      	movs	r2, #76	@ 0x4c
 801df0a:	2100      	movs	r1, #0
 801df0c:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  DTR signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_DTR)
 801df0e:	68fb      	ldr	r3, [r7, #12]
 801df10:	2201      	movs	r2, #1
 801df12:	4013      	ands	r3, r2
 801df14:	d003      	beq.n	801df1e <_ux_device_class_cdc_acm_control_request+0x8a>
                cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = UX_TRUE;               
 801df16:	69fb      	ldr	r3, [r7, #28]
 801df18:	224b      	movs	r2, #75	@ 0x4b
 801df1a:	2101      	movs	r1, #1
 801df1c:	5499      	strb	r1, [r3, r2]

            /* Get the line state parameters from the host.  RTS signal. */
            if (value & UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_RTS)
 801df1e:	68fb      	ldr	r3, [r7, #12]
 801df20:	2202      	movs	r2, #2
 801df22:	4013      	ands	r3, r2
 801df24:	d003      	beq.n	801df2e <_ux_device_class_cdc_acm_control_request+0x9a>
                cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = UX_TRUE;               
 801df26:	69fb      	ldr	r3, [r7, #28]
 801df28:	224c      	movs	r2, #76	@ 0x4c
 801df2a:	2101      	movs	r1, #1
 801df2c:	5499      	strb	r1, [r3, r2]
                
            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801df2e:	69fb      	ldr	r3, [r7, #28]
 801df30:	68db      	ldr	r3, [r3, #12]
 801df32:	2b00      	cmp	r3, #0
 801df34:	d057      	beq.n	801dfe6 <_ux_device_class_cdc_acm_control_request+0x152>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801df36:	69fb      	ldr	r3, [r7, #28]
 801df38:	68db      	ldr	r3, [r3, #12]
 801df3a:	69fa      	ldr	r2, [r7, #28]
 801df3c:	0010      	movs	r0, r2
 801df3e:	4798      	blx	r3
            }

            break ;
 801df40:	e051      	b.n	801dfe6 <_ux_device_class_cdc_acm_control_request+0x152>

        case UX_SLAVE_CLASS_CDC_ACM_GET_LINE_CODING:

            /* Setup the length appropriately.  */
            if (request_length >  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE) 
 801df42:	68bb      	ldr	r3, [r7, #8]
 801df44:	2b07      	cmp	r3, #7
 801df46:	d901      	bls.n	801df4c <_ux_device_class_cdc_acm_control_request+0xb8>
                transmit_length = UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_RESPONSE_SIZE;
 801df48:	2307      	movs	r3, #7
 801df4a:	627b      	str	r3, [r7, #36]	@ 0x24
    
            /* Send the line coding default parameters back to the host.  */
            _ux_utility_long_put(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT, 
 801df4c:	697b      	ldr	r3, [r7, #20]
 801df4e:	68da      	ldr	r2, [r3, #12]
 801df50:	69fb      	ldr	r3, [r7, #28]
 801df52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801df54:	0019      	movs	r1, r3
 801df56:	0010      	movs	r0, r2
 801df58:	f7ff fc63 	bl	801d822 <_ux_utility_long_put>
                                    cdc_acm -> ux_slave_class_cdc_acm_baudrate);
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801df5c:	697b      	ldr	r3, [r7, #20]
 801df5e:	68db      	ldr	r3, [r3, #12]
 801df60:	3304      	adds	r3, #4
 801df62:	69fa      	ldr	r2, [r7, #28]
 801df64:	2148      	movs	r1, #72	@ 0x48
 801df66:	5c52      	ldrb	r2, [r2, r1]
 801df68:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT)   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801df6a:	697b      	ldr	r3, [r7, #20]
 801df6c:	68db      	ldr	r3, [r3, #12]
 801df6e:	3305      	adds	r3, #5
 801df70:	69fa      	ldr	r2, [r7, #28]
 801df72:	2149      	movs	r1, #73	@ 0x49
 801df74:	5c52      	ldrb	r2, [r2, r1]
 801df76:	701a      	strb	r2, [r3, #0]
            *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT) = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801df78:	697b      	ldr	r3, [r7, #20]
 801df7a:	68db      	ldr	r3, [r3, #12]
 801df7c:	3306      	adds	r3, #6
 801df7e:	69fa      	ldr	r2, [r7, #28]
 801df80:	214a      	movs	r1, #74	@ 0x4a
 801df82:	5c52      	ldrb	r2, [r2, r1]
 801df84:	701a      	strb	r2, [r3, #0]

            /* Set the phase of the transfer to data out.  */
            transfer_request -> ux_slave_transfer_request_phase =  UX_TRANSFER_PHASE_DATA_OUT;
 801df86:	697b      	ldr	r3, [r7, #20]
 801df88:	2203      	movs	r2, #3
 801df8a:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Perform the data transfer.  */
            _ux_device_stack_transfer_request(transfer_request, transmit_length, request_length);
 801df8c:	68ba      	ldr	r2, [r7, #8]
 801df8e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801df90:	697b      	ldr	r3, [r7, #20]
 801df92:	0018      	movs	r0, r3
 801df94:	f7ff fa2f 	bl	801d3f6 <_ux_device_stack_transfer_request>
            break; 
 801df98:	e028      	b.n	801dfec <_ux_device_class_cdc_acm_control_request+0x158>
            
        case UX_SLAVE_CLASS_CDC_ACM_SET_LINE_CODING:

            /* Get the line coding parameters from the host.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  = _ux_utility_long_get(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE_STRUCT);
 801df9a:	697b      	ldr	r3, [r7, #20]
 801df9c:	68db      	ldr	r3, [r3, #12]
 801df9e:	0018      	movs	r0, r3
 801dfa0:	f7ff fc1b 	bl	801d7da <_ux_utility_long_get>
 801dfa4:	0002      	movs	r2, r0
 801dfa6:	69fb      	ldr	r3, [r7, #28]
 801dfa8:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT_STRUCT);
 801dfaa:	697b      	ldr	r3, [r7, #20]
 801dfac:	68db      	ldr	r3, [r3, #12]
 801dfae:	7919      	ldrb	r1, [r3, #4]
 801dfb0:	69fb      	ldr	r3, [r7, #28]
 801dfb2:	2248      	movs	r2, #72	@ 0x48
 801dfb4:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY_STRUCT);
 801dfb6:	697b      	ldr	r3, [r7, #20]
 801dfb8:	68db      	ldr	r3, [r3, #12]
 801dfba:	7959      	ldrb	r1, [r3, #5]
 801dfbc:	69fb      	ldr	r3, [r7, #28]
 801dfbe:	2249      	movs	r2, #73	@ 0x49
 801dfc0:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  = *(transfer_request -> ux_slave_transfer_request_data_pointer + UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT_STRUCT);
 801dfc2:	697b      	ldr	r3, [r7, #20]
 801dfc4:	68db      	ldr	r3, [r3, #12]
 801dfc6:	7999      	ldrb	r1, [r3, #6]
 801dfc8:	69fb      	ldr	r3, [r7, #28]
 801dfca:	224a      	movs	r2, #74	@ 0x4a
 801dfcc:	5499      	strb	r1, [r3, r2]

            /* If there is a parameter change function call it.  */
            if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change != UX_NULL)
 801dfce:	69fb      	ldr	r3, [r7, #28]
 801dfd0:	68db      	ldr	r3, [r3, #12]
 801dfd2:	2b00      	cmp	r3, #0
 801dfd4:	d009      	beq.n	801dfea <_ux_device_class_cdc_acm_control_request+0x156>
            {        
        
                /* Invoke the application.  */
                cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change(cdc_acm);
 801dfd6:	69fb      	ldr	r3, [r7, #28]
 801dfd8:	68db      	ldr	r3, [r3, #12]
 801dfda:	69fa      	ldr	r2, [r7, #28]
 801dfdc:	0010      	movs	r0, r2
 801dfde:	4798      	blx	r3
            }

            break ;
 801dfe0:	e003      	b.n	801dfea <_ux_device_class_cdc_acm_control_request+0x156>

        default:

            /* Unknown function. It's not handled.  */
            return(UX_ERROR);
 801dfe2:	23ff      	movs	r3, #255	@ 0xff
 801dfe4:	e003      	b.n	801dfee <_ux_device_class_cdc_acm_control_request+0x15a>
            break ;
 801dfe6:	46c0      	nop			@ (mov r8, r8)
 801dfe8:	e000      	b.n	801dfec <_ux_device_class_cdc_acm_control_request+0x158>
            break ;
 801dfea:	46c0      	nop			@ (mov r8, r8)
    }

    /* It's handled.  */
    return(UX_SUCCESS);
 801dfec:	2300      	movs	r3, #0
}
 801dfee:	0018      	movs	r0, r3
 801dff0:	46bd      	mov	sp, r7
 801dff2:	b00a      	add	sp, #40	@ 0x28
 801dff4:	bd80      	pop	{r7, pc}
 801dff6:	46c0      	nop			@ (mov r8, r8)
 801dff8:	20003b20 	.word	0x20003b20

0801dffc <_ux_device_class_cdc_acm_deactivate>:
/*                                            names conflict C++ keyword, */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_deactivate(UX_SLAVE_CLASS_COMMAND *command)
{
 801dffc:	b580      	push	{r7, lr}
 801dffe:	b088      	sub	sp, #32
 801e000:	af00      	add	r7, sp, #0
 801e002:	6078      	str	r0, [r7, #4]
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_ENDPOINT           *endpoint_in;
UX_SLAVE_ENDPOINT           *endpoint_out;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801e004:	687b      	ldr	r3, [r7, #4]
 801e006:	6a1b      	ldr	r3, [r3, #32]
 801e008:	617b      	str	r3, [r7, #20]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801e00a:	697b      	ldr	r3, [r7, #20]
 801e00c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e00e:	613b      	str	r3, [r7, #16]

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801e010:	693b      	ldr	r3, [r7, #16]
 801e012:	681b      	ldr	r3, [r3, #0]
 801e014:	60fb      	str	r3, [r7, #12]
    
    /* Locate the endpoints.  */
    endpoint_in =  interface_ptr -> ux_slave_interface_first_endpoint;
 801e016:	68fb      	ldr	r3, [r7, #12]
 801e018:	69db      	ldr	r3, [r3, #28]
 801e01a:	61fb      	str	r3, [r7, #28]
    
    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint_in -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801e01c:	69fb      	ldr	r3, [r7, #28]
 801e01e:	7b9b      	ldrb	r3, [r3, #14]
 801e020:	b25b      	sxtb	r3, r3
 801e022:	2b00      	cmp	r3, #0
 801e024:	db05      	blt.n	801e032 <_ux_device_class_cdc_acm_deactivate+0x36>
    {

        /* Wrong direction, we found the OUT endpoint first.  */
        endpoint_out =  endpoint_in;
 801e026:	69fb      	ldr	r3, [r7, #28]
 801e028:	61bb      	str	r3, [r7, #24]
            
        /* So the next endpoint has to be the IN endpoint.  */
        endpoint_in =  endpoint_out -> ux_slave_endpoint_next_endpoint;
 801e02a:	69bb      	ldr	r3, [r7, #24]
 801e02c:	695b      	ldr	r3, [r3, #20]
 801e02e:	61fb      	str	r3, [r7, #28]
 801e030:	e002      	b.n	801e038 <_ux_device_class_cdc_acm_deactivate+0x3c>
    }
    else
    {

        /* We found the endpoint IN first, so next endpoint is OUT.  */
        endpoint_out =  endpoint_in -> ux_slave_endpoint_next_endpoint;
 801e032:	69fb      	ldr	r3, [r7, #28]
 801e034:	695b      	ldr	r3, [r3, #20]
 801e036:	61bb      	str	r3, [r7, #24]
    }
        
    /* Terminate the transactions pending on the endpoints.  */
    _ux_device_stack_transfer_all_request_abort(endpoint_in, UX_TRANSFER_BUS_RESET);
 801e038:	69fb      	ldr	r3, [r7, #28]
 801e03a:	2126      	movs	r1, #38	@ 0x26
 801e03c:	0018      	movs	r0, r3
 801e03e:	f7ff f9c7 	bl	801d3d0 <_ux_device_stack_transfer_all_request_abort>
    _ux_device_stack_transfer_all_request_abort(endpoint_out, UX_TRANSFER_BUS_RESET);
 801e042:	69bb      	ldr	r3, [r7, #24]
 801e044:	2126      	movs	r1, #38	@ 0x26
 801e046:	0018      	movs	r0, r3
 801e048:	f7ff f9c2 	bl	801d3d0 <_ux_device_stack_transfer_all_request_abort>

    /* Terminate transmission and free resources.  */
    _ux_device_class_cdc_acm_ioctl(cdc_acm, UX_SLAVE_CLASS_CDC_ACM_IOCTL_TRANSMISSION_STOP, UX_NULL);
 801e04c:	693b      	ldr	r3, [r7, #16]
 801e04e:	2200      	movs	r2, #0
 801e050:	2107      	movs	r1, #7
 801e052:	0018      	movs	r0, r3
 801e054:	f000 f894 	bl	801e180 <_ux_device_class_cdc_acm_ioctl>

    /* If there is a deactivate function call it.  */
    if (cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate != UX_NULL)
 801e058:	693b      	ldr	r3, [r7, #16]
 801e05a:	689b      	ldr	r3, [r3, #8]
 801e05c:	2b00      	cmp	r3, #0
 801e05e:	d004      	beq.n	801e06a <_ux_device_class_cdc_acm_deactivate+0x6e>
    {

        /* Invoke the application.  */
        cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate(cdc_acm);
 801e060:	693b      	ldr	r3, [r7, #16]
 801e062:	689b      	ldr	r3, [r3, #8]
 801e064:	693a      	ldr	r2, [r7, #16]
 801e066:	0010      	movs	r0, r2
 801e068:	4798      	blx	r3
    }

    /* We need to reset the DTR and RTS values so they do not carry over to the 
       next connection.  */
    cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state =  0;
 801e06a:	693b      	ldr	r3, [r7, #16]
 801e06c:	224b      	movs	r2, #75	@ 0x4b
 801e06e:	2100      	movs	r1, #0
 801e070:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_rts_state =  0;
 801e072:	693b      	ldr	r3, [r7, #16]
 801e074:	224c      	movs	r2, #76	@ 0x4c
 801e076:	2100      	movs	r1, #0
 801e078:	5499      	strb	r1, [r3, r2]

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_UNREGISTER(cdc_acm);

    /* Return completion status.  */
    return(UX_SUCCESS);
 801e07a:	2300      	movs	r3, #0
}
 801e07c:	0018      	movs	r0, r3
 801e07e:	46bd      	mov	sp, r7
 801e080:	b008      	add	sp, #32
 801e082:	bd80      	pop	{r7, pc}

0801e084 <_ux_device_class_cdc_acm_entry>:
/*  09-30-2020     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_entry(UX_SLAVE_CLASS_COMMAND *command)
{
 801e084:	b580      	push	{r7, lr}
 801e086:	b084      	sub	sp, #16
 801e088:	af00      	add	r7, sp, #0
 801e08a:	6078      	str	r0, [r7, #4]
UINT        status;


    /* The command request will tell us we need to do here, either a enumeration
       query, an activation or a deactivation.  */
    switch (command -> ux_slave_class_command_request)
 801e08c:	687b      	ldr	r3, [r7, #4]
 801e08e:	681b      	ldr	r3, [r3, #0]
 801e090:	2b07      	cmp	r3, #7
 801e092:	d834      	bhi.n	801e0fe <_ux_device_class_cdc_acm_entry+0x7a>
 801e094:	009a      	lsls	r2, r3, #2
 801e096:	4b1c      	ldr	r3, [pc, #112]	@ (801e108 <_ux_device_class_cdc_acm_entry+0x84>)
 801e098:	18d3      	adds	r3, r2, r3
 801e09a:	681b      	ldr	r3, [r3, #0]
 801e09c:	469f      	mov	pc, r3
    {

    case UX_SLAVE_CLASS_COMMAND_INITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_initialize(command);
 801e09e:	687b      	ldr	r3, [r7, #4]
 801e0a0:	0018      	movs	r0, r3
 801e0a2:	f000 f833 	bl	801e10c <_ux_device_class_cdc_acm_initialize>
 801e0a6:	0003      	movs	r3, r0
 801e0a8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801e0aa:	68fb      	ldr	r3, [r7, #12]
 801e0ac:	e028      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_UNINITIALIZE:

        /* Call the init function of the CDC ACM class.  */
        status =  _ux_device_class_cdc_acm_uninitialize(command);
 801e0ae:	687b      	ldr	r3, [r7, #4]
 801e0b0:	0018      	movs	r0, r3
 801e0b2:	f000 f9ef 	bl	801e494 <_ux_device_class_cdc_acm_uninitialize>
 801e0b6:	0003      	movs	r3, r0
 801e0b8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801e0ba:	68fb      	ldr	r3, [r7, #12]
 801e0bc:	e020      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_QUERY:

        /* Check the CLASS definition in the interface descriptor. */
        if (command -> ux_slave_class_command_class == UX_SLAVE_CLASS_CDC_ACM_CLASS)
 801e0be:	687b      	ldr	r3, [r7, #4]
 801e0c0:	695b      	ldr	r3, [r3, #20]
 801e0c2:	2b0a      	cmp	r3, #10
 801e0c4:	d101      	bne.n	801e0ca <_ux_device_class_cdc_acm_entry+0x46>
            return(UX_SUCCESS);
 801e0c6:	2300      	movs	r3, #0
 801e0c8:	e01a      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>
        else
            return(UX_NO_CLASS_MATCH);
 801e0ca:	2357      	movs	r3, #87	@ 0x57
 801e0cc:	e018      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>
    case UX_SLAVE_CLASS_COMMAND_ACTIVATE:

        /* The activate command is used when the host has sent a SET_CONFIGURATION command
           and this interface has to be mounted. Both Bulk endpoints have to be mounted
           and the cdc_acm thread needs to be activated.  */
        status =  _ux_device_class_cdc_acm_activate(command);
 801e0ce:	687b      	ldr	r3, [r7, #4]
 801e0d0:	0018      	movs	r0, r3
 801e0d2:	f7ff febe 	bl	801de52 <_ux_device_class_cdc_acm_activate>
 801e0d6:	0003      	movs	r3, r0
 801e0d8:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801e0da:	68fb      	ldr	r3, [r7, #12]
 801e0dc:	e010      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_DEACTIVATE:

        /* The deactivate command is used when the device has been extracted.
           The device endpoints have to be dismounted and the cdc_acm thread canceled.  */
        status =  _ux_device_class_cdc_acm_deactivate(command);
 801e0de:	687b      	ldr	r3, [r7, #4]
 801e0e0:	0018      	movs	r0, r3
 801e0e2:	f7ff ff8b 	bl	801dffc <_ux_device_class_cdc_acm_deactivate>
 801e0e6:	0003      	movs	r3, r0
 801e0e8:	60fb      	str	r3, [r7, #12]
        
        /* Return the completion status.  */
        return(status);
 801e0ea:	68fb      	ldr	r3, [r7, #12]
 801e0ec:	e008      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>

    case UX_SLAVE_CLASS_COMMAND_REQUEST:

        /* The request command is used when the host sends a command on the control endpoint.  */
        status = _ux_device_class_cdc_acm_control_request(command);
 801e0ee:	687b      	ldr	r3, [r7, #4]
 801e0f0:	0018      	movs	r0, r3
 801e0f2:	f7ff fecf 	bl	801de94 <_ux_device_class_cdc_acm_control_request>
 801e0f6:	0003      	movs	r3, r0
 801e0f8:	60fb      	str	r3, [r7, #12]

        /* Return the completion status.  */
        return(status);
 801e0fa:	68fb      	ldr	r3, [r7, #12]
 801e0fc:	e000      	b.n	801e100 <_ux_device_class_cdc_acm_entry+0x7c>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Return an error.  */
        return(UX_FUNCTION_NOT_SUPPORTED);
 801e0fe:	2354      	movs	r3, #84	@ 0x54
    }   
}
 801e100:	0018      	movs	r0, r3
 801e102:	46bd      	mov	sp, r7
 801e104:	b004      	add	sp, #16
 801e106:	bd80      	pop	{r7, pc}
 801e108:	08027c94 	.word	0x08027c94

0801e10c <_ux_device_class_cdc_acm_initialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_initialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801e10c:	b580      	push	{r7, lr}
 801e10e:	b086      	sub	sp, #24
 801e110:	af00      	add	r7, sp, #0
 801e112:	6078      	str	r0, [r7, #4]
#if !defined(UX_DEVICE_STANDALONE)
UINT                                    status;
#endif

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801e114:	687b      	ldr	r3, [r7, #4]
 801e116:	6a1b      	ldr	r3, [r3, #32]
 801e118:	617b      	str	r3, [r7, #20]

    /* Create an instance of the device cdc_acm class.  */
    cdc_acm =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_SLAVE_CLASS_CDC_ACM));
 801e11a:	2250      	movs	r2, #80	@ 0x50
 801e11c:	2100      	movs	r1, #0
 801e11e:	2000      	movs	r0, #0
 801e120:	f7ff fba2 	bl	801d868 <_ux_utility_memory_allocate>
 801e124:	0003      	movs	r3, r0
 801e126:	613b      	str	r3, [r7, #16]

    /* Check for successful allocation.  */
    if (cdc_acm == UX_NULL)
 801e128:	693b      	ldr	r3, [r7, #16]
 801e12a:	2b00      	cmp	r3, #0
 801e12c:	d101      	bne.n	801e132 <_ux_device_class_cdc_acm_initialize+0x26>
        return(UX_MEMORY_INSUFFICIENT);
 801e12e:	2312      	movs	r3, #18
 801e130:	e022      	b.n	801e178 <_ux_device_class_cdc_acm_initialize+0x6c>

    /* Save the address of the CDC instance inside the CDC container.  */
    class_ptr -> ux_slave_class_instance = (VOID *) cdc_acm;
 801e132:	697b      	ldr	r3, [r7, #20]
 801e134:	693a      	ldr	r2, [r7, #16]
 801e136:	649a      	str	r2, [r3, #72]	@ 0x48

    /* Get the pointer to the application parameters for the cdc_acm class.  */
    cdc_acm_parameter =  command -> ux_slave_class_command_parameter;
 801e138:	687b      	ldr	r3, [r7, #4]
 801e13a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801e13c:	60fb      	str	r3, [r7, #12]

    /* Store the start and stop signals if needed by the application.  */
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_activate;
 801e13e:	68fb      	ldr	r3, [r7, #12]
 801e140:	681a      	ldr	r2, [r3, #0]
 801e142:	693b      	ldr	r3, [r7, #16]
 801e144:	605a      	str	r2, [r3, #4]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = cdc_acm_parameter -> ux_slave_class_cdc_acm_instance_deactivate;
 801e146:	68fb      	ldr	r3, [r7, #12]
 801e148:	685a      	ldr	r2, [r3, #4]
 801e14a:	693b      	ldr	r3, [r7, #16]
 801e14c:	609a      	str	r2, [r3, #8]
    cdc_acm -> ux_slave_class_cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change = cdc_acm_parameter -> ux_slave_class_cdc_acm_parameter_change;
 801e14e:	68fb      	ldr	r3, [r7, #12]
 801e150:	689a      	ldr	r2, [r3, #8]
 801e152:	693b      	ldr	r3, [r7, #16]
 801e154:	60da      	str	r2, [r3, #12]
    }        

#endif

    /* Update the line coding fields with default values.  */
    cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_BAUDRATE;
 801e156:	693b      	ldr	r3, [r7, #16]
 801e158:	22e1      	movs	r2, #225	@ 0xe1
 801e15a:	0252      	lsls	r2, r2, #9
 801e15c:	645a      	str	r2, [r3, #68]	@ 0x44
    cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_STOP_BIT;
 801e15e:	693b      	ldr	r3, [r7, #16]
 801e160:	2248      	movs	r2, #72	@ 0x48
 801e162:	2101      	movs	r1, #1
 801e164:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_parity    =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARITY;
 801e166:	693b      	ldr	r3, [r7, #16]
 801e168:	2249      	movs	r2, #73	@ 0x49
 801e16a:	2100      	movs	r1, #0
 801e16c:	5499      	strb	r1, [r3, r2]
    cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_DATA_BIT;
 801e16e:	693b      	ldr	r3, [r7, #16]
 801e170:	224a      	movs	r2, #74	@ 0x4a
 801e172:	2108      	movs	r1, #8
 801e174:	5499      	strb	r1, [r3, r2]

#endif
#endif

    /* Return completion status.  */
    return(UX_SUCCESS);
 801e176:	2300      	movs	r3, #0
}
 801e178:	0018      	movs	r0, r3
 801e17a:	46bd      	mov	sp, r7
 801e17c:	b006      	add	sp, #24
 801e17e:	bd80      	pop	{r7, pc}

0801e180 <_ux_device_class_cdc_acm_ioctl>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_ioctl(UX_SLAVE_CLASS_CDC_ACM *cdc_acm, ULONG ioctl_function,
                                    VOID *parameter)
{
 801e180:	b580      	push	{r7, lr}
 801e182:	b08a      	sub	sp, #40	@ 0x28
 801e184:	af00      	add	r7, sp, #0
 801e186:	60f8      	str	r0, [r7, #12]
 801e188:	60b9      	str	r1, [r7, #8]
 801e18a:	607a      	str	r2, [r7, #4]
UX_SLAVE_ENDPOINT                                   *endpoint;
UX_SLAVE_INTERFACE                                  *interface_ptr;
UX_SLAVE_TRANSFER                                   *transfer_request;

    /* Let's be optimist ! */
    status = UX_SUCCESS;
 801e18c:	2300      	movs	r3, #0
 801e18e:	627b      	str	r3, [r7, #36]	@ 0x24

    /* The command request will tell us what we need to do here.  */
    switch (ioctl_function)
 801e190:	68bb      	ldr	r3, [r7, #8]
 801e192:	2b09      	cmp	r3, #9
 801e194:	d900      	bls.n	801e198 <_ux_device_class_cdc_acm_ioctl+0x18>
 801e196:	e0a6      	b.n	801e2e6 <_ux_device_class_cdc_acm_ioctl+0x166>
 801e198:	68bb      	ldr	r3, [r7, #8]
 801e19a:	009a      	lsls	r2, r3, #2
 801e19c:	4b58      	ldr	r3, [pc, #352]	@ (801e300 <_ux_device_class_cdc_acm_ioctl+0x180>)
 801e19e:	18d3      	adds	r3, r2, r3
 801e1a0:	681b      	ldr	r3, [r3, #0]
 801e1a2:	469f      	mov	pc, r3
    {

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801e1a4:	687b      	ldr	r3, [r7, #4]
 801e1a6:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            cdc_acm -> ux_slave_class_cdc_acm_baudrate  =  line_coding -> ux_slave_class_cdc_acm_parameter_baudrate;
 801e1a8:	693b      	ldr	r3, [r7, #16]
 801e1aa:	681a      	ldr	r2, [r3, #0]
 801e1ac:	68fb      	ldr	r3, [r7, #12]
 801e1ae:	645a      	str	r2, [r3, #68]	@ 0x44
            cdc_acm -> ux_slave_class_cdc_acm_stop_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit;
 801e1b0:	693b      	ldr	r3, [r7, #16]
 801e1b2:	7919      	ldrb	r1, [r3, #4]
 801e1b4:	68fb      	ldr	r3, [r7, #12]
 801e1b6:	2248      	movs	r2, #72	@ 0x48
 801e1b8:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_parity    =  line_coding -> ux_slave_class_cdc_acm_parameter_parity;
 801e1ba:	693b      	ldr	r3, [r7, #16]
 801e1bc:	7959      	ldrb	r1, [r3, #5]
 801e1be:	68fb      	ldr	r3, [r7, #12]
 801e1c0:	2249      	movs	r2, #73	@ 0x49
 801e1c2:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_bit  =  line_coding -> ux_slave_class_cdc_acm_parameter_data_bit;
 801e1c4:	693b      	ldr	r3, [r7, #16]
 801e1c6:	7999      	ldrb	r1, [r3, #6]
 801e1c8:	68fb      	ldr	r3, [r7, #12]
 801e1ca:	224a      	movs	r2, #74	@ 0x4a
 801e1cc:	5499      	strb	r1, [r3, r2]
            
            break;
 801e1ce:	e091      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_CODING:
    
            /* Properly cast the parameter pointer.  */
            line_coding = (UX_SLAVE_CLASS_CDC_ACM_LINE_CODING_PARAMETER *) parameter;
 801e1d0:	687b      	ldr	r3, [r7, #4]
 801e1d2:	613b      	str	r3, [r7, #16]
    
            /* Save the parameters in the cdc_acm function.  */
            line_coding -> ux_slave_class_cdc_acm_parameter_baudrate = cdc_acm -> ux_slave_class_cdc_acm_baudrate;
 801e1d4:	68fb      	ldr	r3, [r7, #12]
 801e1d6:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 801e1d8:	693b      	ldr	r3, [r7, #16]
 801e1da:	601a      	str	r2, [r3, #0]
            line_coding -> ux_slave_class_cdc_acm_parameter_stop_bit = cdc_acm -> ux_slave_class_cdc_acm_stop_bit;
 801e1dc:	68fb      	ldr	r3, [r7, #12]
 801e1de:	2248      	movs	r2, #72	@ 0x48
 801e1e0:	5c9a      	ldrb	r2, [r3, r2]
 801e1e2:	693b      	ldr	r3, [r7, #16]
 801e1e4:	711a      	strb	r2, [r3, #4]
            line_coding -> ux_slave_class_cdc_acm_parameter_parity   = cdc_acm -> ux_slave_class_cdc_acm_parity;
 801e1e6:	68fb      	ldr	r3, [r7, #12]
 801e1e8:	2249      	movs	r2, #73	@ 0x49
 801e1ea:	5c9a      	ldrb	r2, [r3, r2]
 801e1ec:	693b      	ldr	r3, [r7, #16]
 801e1ee:	715a      	strb	r2, [r3, #5]
            line_coding -> ux_slave_class_cdc_acm_parameter_data_bit = cdc_acm -> ux_slave_class_cdc_acm_data_bit;
 801e1f0:	68fb      	ldr	r3, [r7, #12]
 801e1f2:	224a      	movs	r2, #74	@ 0x4a
 801e1f4:	5c9a      	ldrb	r2, [r3, r2]
 801e1f6:	693b      	ldr	r3, [r7, #16]
 801e1f8:	719a      	strb	r2, [r3, #6]
            
            break;
 801e1fa:	e07b      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_GET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801e1fc:	687b      	ldr	r3, [r7, #4]
 801e1fe:	617b      	str	r3, [r7, #20]
    
            /* Return the DTR/RTS signals.  */
            line_state -> ux_slave_class_cdc_acm_parameter_rts = cdc_acm -> ux_slave_class_cdc_acm_data_rts_state;
 801e200:	68fb      	ldr	r3, [r7, #12]
 801e202:	224c      	movs	r2, #76	@ 0x4c
 801e204:	5c9a      	ldrb	r2, [r3, r2]
 801e206:	697b      	ldr	r3, [r7, #20]
 801e208:	701a      	strb	r2, [r3, #0]
            line_state -> ux_slave_class_cdc_acm_parameter_dtr = cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state;
 801e20a:	68fb      	ldr	r3, [r7, #12]
 801e20c:	224b      	movs	r2, #75	@ 0x4b
 801e20e:	5c9a      	ldrb	r2, [r3, r2]
 801e210:	697b      	ldr	r3, [r7, #20]
 801e212:	705a      	strb	r2, [r3, #1]
            
            break;
 801e214:	e06e      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
            
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_LINE_STATE:
        
            /* Properly cast the parameter pointer.  */
            line_state = (UX_SLAVE_CLASS_CDC_ACM_LINE_STATE_PARAMETER *) parameter;
 801e216:	687b      	ldr	r3, [r7, #4]
 801e218:	617b      	str	r3, [r7, #20]
    
            /* Set the DTR/RTS signals.  */
            cdc_acm -> ux_slave_class_cdc_acm_data_rts_state = line_state -> ux_slave_class_cdc_acm_parameter_rts;
 801e21a:	697b      	ldr	r3, [r7, #20]
 801e21c:	7819      	ldrb	r1, [r3, #0]
 801e21e:	68fb      	ldr	r3, [r7, #12]
 801e220:	224c      	movs	r2, #76	@ 0x4c
 801e222:	5499      	strb	r1, [r3, r2]
            cdc_acm -> ux_slave_class_cdc_acm_data_dtr_state = line_state -> ux_slave_class_cdc_acm_parameter_dtr;
 801e224:	697b      	ldr	r3, [r7, #20]
 801e226:	7859      	ldrb	r1, [r3, #1]
 801e228:	68fb      	ldr	r3, [r7, #12]
 801e22a:	224b      	movs	r2, #75	@ 0x4b
 801e22c:	5499      	strb	r1, [r3, r2]
            
            break;
 801e22e:	e061      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
            

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_ABORT_PIPE:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801e230:	68fb      	ldr	r3, [r7, #12]
 801e232:	681b      	ldr	r3, [r3, #0]
 801e234:	61fb      	str	r3, [r7, #28]
    
            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801e236:	69fb      	ldr	r3, [r7, #28]
 801e238:	69db      	ldr	r3, [r3, #28]
 801e23a:	623b      	str	r3, [r7, #32]
            
            /* What direction ?  */
            switch( (ULONG) (ALIGN_TYPE) parameter)
 801e23c:	687b      	ldr	r3, [r7, #4]
 801e23e:	2b01      	cmp	r3, #1
 801e240:	d002      	beq.n	801e248 <_ux_device_class_cdc_acm_ioctl+0xc8>
 801e242:	2b02      	cmp	r3, #2
 801e244:	d009      	beq.n	801e25a <_ux_device_class_cdc_acm_ioctl+0xda>
 801e246:	e011      	b.n	801e26c <_ux_device_class_cdc_acm_ioctl+0xec>
            {
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT : 
    
                /* Check the endpoint direction, if IN we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801e248:	6a3b      	ldr	r3, [r7, #32]
 801e24a:	7b9b      	ldrb	r3, [r3, #14]
 801e24c:	b25b      	sxtb	r3, r3
 801e24e:	2b00      	cmp	r3, #0
 801e250:	db0f      	blt.n	801e272 <_ux_device_class_cdc_acm_ioctl+0xf2>
                {

                    /* So the next endpoint has to be the XMIT endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801e252:	6a3b      	ldr	r3, [r7, #32]
 801e254:	695b      	ldr	r3, [r3, #20]
 801e256:	623b      	str	r3, [r7, #32]
                }
                break;
 801e258:	e00b      	b.n	801e272 <_ux_device_class_cdc_acm_ioctl+0xf2>
                
                case UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_RCV : 
    
                /* Check the endpoint direction, if OUT we have the correct endpoint.  */
                if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801e25a:	6a3b      	ldr	r3, [r7, #32]
 801e25c:	7b9b      	ldrb	r3, [r3, #14]
 801e25e:	b25b      	sxtb	r3, r3
 801e260:	2b00      	cmp	r3, #0
 801e262:	da08      	bge.n	801e276 <_ux_device_class_cdc_acm_ioctl+0xf6>
                {

                    /* So the next endpoint has to be the RCV endpoint.  */
                    endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801e264:	6a3b      	ldr	r3, [r7, #32]
 801e266:	695b      	ldr	r3, [r3, #20]
 801e268:	623b      	str	r3, [r7, #32]
                }
                break;
 801e26a:	e004      	b.n	801e276 <_ux_device_class_cdc_acm_ioctl+0xf6>


                default :
                
                /* Parameter not supported. Return an error.  */
                status =  UX_ENDPOINT_HANDLE_UNKNOWN;
 801e26c:	2353      	movs	r3, #83	@ 0x53
 801e26e:	627b      	str	r3, [r7, #36]	@ 0x24
 801e270:	e002      	b.n	801e278 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801e272:	46c0      	nop			@ (mov r8, r8)
 801e274:	e000      	b.n	801e278 <_ux_device_class_cdc_acm_ioctl+0xf8>
                break;
 801e276:	46c0      	nop			@ (mov r8, r8)
            }

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801e278:	6a3b      	ldr	r3, [r7, #32]
 801e27a:	3320      	adds	r3, #32
 801e27c:	61bb      	str	r3, [r7, #24]

#if defined(UX_DEVICE_STANDALONE)

            /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_TRANSFER_STATUS_ABORT);
 801e27e:	69bb      	ldr	r3, [r7, #24]
 801e280:	2104      	movs	r1, #4
 801e282:	0018      	movs	r0, r3
 801e284:	f7ff f878 	bl	801d378 <_ux_device_stack_transfer_abort>
            if ((ULONG) (ALIGN_TYPE) parameter == UX_SLAVE_CLASS_CDC_ACM_ENDPOINT_XMIT)
 801e288:	687b      	ldr	r3, [r7, #4]
 801e28a:	2b01      	cmp	r3, #1
 801e28c:	d103      	bne.n	801e296 <_ux_device_class_cdc_acm_ioctl+0x116>
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e28e:	68fb      	ldr	r3, [r7, #12]
 801e290:	2200      	movs	r2, #0
 801e292:	641a      	str	r2, [r3, #64]	@ 0x40
                /* Abort the transfer.  */
            _ux_device_stack_transfer_abort(transfer_request, UX_ABORTED);

            }
#endif
            break;
 801e294:	e02e      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e296:	68fb      	ldr	r3, [r7, #12]
 801e298:	2200      	movs	r2, #0
 801e29a:	621a      	str	r2, [r3, #32]
            break;
 801e29c:	e02a      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>

        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT:
        case UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_WRITE_TIMEOUT:

            /* Get the interface from the instance.  */
            interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801e29e:	68fb      	ldr	r3, [r7, #12]
 801e2a0:	681b      	ldr	r3, [r3, #0]
 801e2a2:	61fb      	str	r3, [r7, #28]

            /* Locate the endpoints.  */
            endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801e2a4:	69fb      	ldr	r3, [r7, #28]
 801e2a6:	69db      	ldr	r3, [r3, #28]
 801e2a8:	623b      	str	r3, [r7, #32]

            /* If it's reading timeout but endpoint is OUT, it should be the next one.  */
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801e2aa:	6a3b      	ldr	r3, [r7, #32]
 801e2ac:	7b9b      	ldrb	r3, [r3, #14]
 801e2ae:	001a      	movs	r2, r3
 801e2b0:	2380      	movs	r3, #128	@ 0x80
 801e2b2:	401a      	ands	r2, r3
                (ULONG)((ioctl_function == UX_SLAVE_CLASS_CDC_ACM_IOCTL_SET_READ_TIMEOUT) ? UX_ENDPOINT_OUT : UX_ENDPOINT_IN))
 801e2b4:	68bb      	ldr	r3, [r7, #8]
 801e2b6:	2b08      	cmp	r3, #8
 801e2b8:	d101      	bne.n	801e2be <_ux_device_class_cdc_acm_ioctl+0x13e>
 801e2ba:	2300      	movs	r3, #0
 801e2bc:	e000      	b.n	801e2c0 <_ux_device_class_cdc_acm_ioctl+0x140>
 801e2be:	2380      	movs	r3, #128	@ 0x80
            if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) !=
 801e2c0:	4293      	cmp	r3, r2
 801e2c2:	d002      	beq.n	801e2ca <_ux_device_class_cdc_acm_ioctl+0x14a>
                endpoint = endpoint -> ux_slave_endpoint_next_endpoint;
 801e2c4:	6a3b      	ldr	r3, [r7, #32]
 801e2c6:	695b      	ldr	r3, [r3, #20]
 801e2c8:	623b      	str	r3, [r7, #32]

            /* Get the transfer request associated with the endpoint.  */
            transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801e2ca:	6a3b      	ldr	r3, [r7, #32]
 801e2cc:	3320      	adds	r3, #32
 801e2ce:	61bb      	str	r3, [r7, #24]

            /* Check the status of the transfer.  */ 
            if (transfer_request -> ux_slave_transfer_request_status ==  UX_TRANSFER_STATUS_PENDING)
 801e2d0:	69bb      	ldr	r3, [r7, #24]
 801e2d2:	681b      	ldr	r3, [r3, #0]
 801e2d4:	2b01      	cmp	r3, #1
 801e2d6:	d102      	bne.n	801e2de <_ux_device_class_cdc_acm_ioctl+0x15e>
                status = UX_ERROR;
 801e2d8:	23ff      	movs	r3, #255	@ 0xff
 801e2da:	627b      	str	r3, [r7, #36]	@ 0x24
            else
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;

            break;
 801e2dc:	e00a      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
                transfer_request -> ux_slave_transfer_request_timeout = (ULONG) (ALIGN_TYPE) parameter;
 801e2de:	687a      	ldr	r2, [r7, #4]
 801e2e0:	69bb      	ldr	r3, [r7, #24]
 801e2e2:	635a      	str	r2, [r3, #52]	@ 0x34
            break;
 801e2e4:	e006      	b.n	801e2f4 <_ux_device_class_cdc_acm_ioctl+0x174>
#endif

        default: 

            /* Error trap. */
            _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_FUNCTION_NOT_SUPPORTED);
 801e2e6:	2254      	movs	r2, #84	@ 0x54
 801e2e8:	2107      	movs	r1, #7
 801e2ea:	2002      	movs	r0, #2
 801e2ec:	f7ff f94e 	bl	801d58c <_ux_system_error_handler>
    
            /* If trace is enabled, insert this event into the trace buffer.  */
            UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)
    
            /* Function not supported. Return an error.  */
            status =  UX_FUNCTION_NOT_SUPPORTED;
 801e2f0:	2354      	movs	r3, #84	@ 0x54
 801e2f2:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Return status to caller.  */
    return(status);
 801e2f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

}
 801e2f6:	0018      	movs	r0, r3
 801e2f8:	46bd      	mov	sp, r7
 801e2fa:	b00a      	add	sp, #40	@ 0x28
 801e2fc:	bd80      	pop	{r7, pc}
 801e2fe:	46c0      	nop			@ (mov r8, r8)
 801e300:	08027cb4 	.word	0x08027cb4

0801e304 <_ux_device_class_cdc_acm_read_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_read_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
                    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801e304:	b580      	push	{r7, lr}
 801e306:	b08a      	sub	sp, #40	@ 0x28
 801e308:	af00      	add	r7, sp, #0
 801e30a:	60f8      	str	r0, [r7, #12]
 801e30c:	60b9      	str	r1, [r7, #8]
 801e30e:	607a      	str	r2, [r7, #4]
 801e310:	603b      	str	r3, [r7, #0]
UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *class_interface;
UX_SLAVE_TRANSFER           *transfer_request;
ULONG                       max_transfer_length;
UINT                        status = UX_SUCCESS;
 801e312:	2300      	movs	r3, #0
 801e314:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801e316:	4b5e      	ldr	r3, [pc, #376]	@ (801e490 <_ux_device_class_cdc_acm_read_run+0x18c>)
 801e318:	681b      	ldr	r3, [r3, #0]
 801e31a:	3324      	adds	r3, #36	@ 0x24
 801e31c:	61fb      	str	r3, [r7, #28]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801e31e:	69fb      	ldr	r3, [r7, #28]
 801e320:	681b      	ldr	r3, [r3, #0]
 801e322:	2b03      	cmp	r3, #3
 801e324:	d00c      	beq.n	801e340 <_ux_device_class_cdc_acm_read_run+0x3c>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801e326:	2251      	movs	r2, #81	@ 0x51
 801e328:	2107      	movs	r1, #7
 801e32a:	2002      	movs	r0, #2
 801e32c:	f7ff f92e 	bl	801d58c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e330:	68fb      	ldr	r3, [r7, #12]
 801e332:	2200      	movs	r2, #0
 801e334:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801e336:	68fb      	ldr	r3, [r7, #12]
 801e338:	2251      	movs	r2, #81	@ 0x51
 801e33a:	625a      	str	r2, [r3, #36]	@ 0x24

        return(UX_STATE_EXIT);
 801e33c:	2301      	movs	r3, #1
 801e33e:	e0a3      	b.n	801e488 <_ux_device_class_cdc_acm_read_run+0x184>
    }

    /* This is the first time we are activated. We need the interface to the class.  */
    class_interface =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801e340:	68fb      	ldr	r3, [r7, #12]
 801e342:	681b      	ldr	r3, [r3, #0]
 801e344:	61bb      	str	r3, [r7, #24]

    /* Locate the endpoints.  */
    endpoint =  class_interface -> ux_slave_interface_first_endpoint;
 801e346:	69bb      	ldr	r3, [r7, #24]
 801e348:	69db      	ldr	r3, [r3, #28]
 801e34a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if OUT we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_OUT)
 801e34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e34e:	7b9b      	ldrb	r3, [r3, #14]
 801e350:	b25b      	sxtb	r3, r3
 801e352:	2b00      	cmp	r3, #0
 801e354:	da02      	bge.n	801e35c <_ux_device_class_cdc_acm_read_run+0x58>
    {

        /* So the next endpoint has to be the OUT endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801e356:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e358:	695b      	ldr	r3, [r3, #20]
 801e35a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* All CDC reading  are on the endpoint OUT, from the host.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801e35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e35e:	3320      	adds	r3, #32
 801e360:	617b      	str	r3, [r7, #20]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_read_state)
 801e362:	68fb      	ldr	r3, [r7, #12]
 801e364:	6a1b      	ldr	r3, [r3, #32]
 801e366:	2b22      	cmp	r3, #34	@ 0x22
 801e368:	d03e      	beq.n	801e3e8 <_ux_device_class_cdc_acm_read_run+0xe4>
 801e36a:	d900      	bls.n	801e36e <_ux_device_class_cdc_acm_read_run+0x6a>
 801e36c:	e084      	b.n	801e478 <_ux_device_class_cdc_acm_read_run+0x174>
 801e36e:	2b00      	cmp	r3, #0
 801e370:	d002      	beq.n	801e378 <_ux_device_class_cdc_acm_read_run+0x74>
 801e372:	2b21      	cmp	r3, #33	@ 0x21
 801e374:	d00f      	beq.n	801e396 <_ux_device_class_cdc_acm_read_run+0x92>
 801e376:	e07f      	b.n	801e478 <_ux_device_class_cdc_acm_read_run+0x174>
    case UX_STATE_RESET:

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_DEVICE_CLASS_CDC_ACM_READ, cdc_acm, buffer, requested_length, 0, UX_TRACE_DEVICE_CLASS_EVENTS, 0, 0)

        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801e378:	68fb      	ldr	r3, [r7, #12]
 801e37a:	2221      	movs	r2, #33	@ 0x21
 801e37c:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_TRANSFER_NO_ANSWER;
 801e37e:	68fb      	ldr	r3, [r7, #12]
 801e380:	2222      	movs	r2, #34	@ 0x22
 801e382:	625a      	str	r2, [r3, #36]	@ 0x24
        cdc_acm -> ux_device_class_cdc_acm_read_buffer = buffer;
 801e384:	68fb      	ldr	r3, [r7, #12]
 801e386:	68ba      	ldr	r2, [r7, #8]
 801e388:	611a      	str	r2, [r3, #16]
        cdc_acm -> ux_device_class_cdc_acm_read_requested_length = requested_length;
 801e38a:	68fb      	ldr	r3, [r7, #12]
 801e38c:	687a      	ldr	r2, [r7, #4]
 801e38e:	615a      	str	r2, [r3, #20]
        cdc_acm -> ux_device_class_cdc_acm_read_actual_length = 0;
 801e390:	68fb      	ldr	r3, [r7, #12]
 801e392:	2200      	movs	r2, #0
 801e394:	61da      	str	r2, [r3, #28]

        /* Fall through. */
    case UX_DEVICE_CLASS_CDC_ACM_READ_START:

        /* Get remaining transfer length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801e396:	68fb      	ldr	r3, [r7, #12]
 801e398:	695a      	ldr	r2, [r3, #20]
                        cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801e39a:	68fb      	ldr	r3, [r7, #12]
 801e39c:	69db      	ldr	r3, [r3, #28]
        requested_length = cdc_acm -> ux_device_class_cdc_acm_read_requested_length -
 801e39e:	1ad3      	subs	r3, r2, r3
 801e3a0:	607b      	str	r3, [r7, #4]

        /* There is nothing remaining, it's done.  */
        if (requested_length == 0)
 801e3a2:	687b      	ldr	r3, [r7, #4]
 801e3a4:	2b00      	cmp	r3, #0
 801e3a6:	d10b      	bne.n	801e3c0 <_ux_device_class_cdc_acm_read_run+0xbc>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801e3a8:	68fb      	ldr	r3, [r7, #12]
 801e3aa:	69da      	ldr	r2, [r3, #28]
 801e3ac:	683b      	ldr	r3, [r7, #0]
 801e3ae:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e3b0:	68fb      	ldr	r3, [r7, #12]
 801e3b2:	2200      	movs	r2, #0
 801e3b4:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status = UX_SUCCESS;
 801e3b6:	68fb      	ldr	r3, [r7, #12]
 801e3b8:	2200      	movs	r2, #0
 801e3ba:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_NEXT);
 801e3bc:	2304      	movs	r3, #4
 801e3be:	e063      	b.n	801e488 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Check if we have enough in the local buffer.  */
        /* Use wMaxPacketSize for faster action, UX_DEVICE_CLASS_CDC_ACM_READ_BUFFER_SIZE for better performance.  */
        max_transfer_length = endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e3c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e3c2:	8a1b      	ldrh	r3, [r3, #16]
 801e3c4:	613b      	str	r3, [r7, #16]
        if (requested_length > max_transfer_length)
 801e3c6:	687a      	ldr	r2, [r7, #4]
 801e3c8:	693b      	ldr	r3, [r7, #16]
 801e3ca:	429a      	cmp	r2, r3
 801e3cc:	d903      	bls.n	801e3d6 <_ux_device_class_cdc_acm_read_run+0xd2>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = max_transfer_length;
 801e3ce:	68fb      	ldr	r3, [r7, #12]
 801e3d0:	693a      	ldr	r2, [r7, #16]
 801e3d2:	619a      	str	r2, [r3, #24]
 801e3d4:	e002      	b.n	801e3dc <_ux_device_class_cdc_acm_read_run+0xd8>
        }
        else
        {
            cdc_acm -> ux_device_class_cdc_acm_read_transfer_length = requested_length;
 801e3d6:	68fb      	ldr	r3, [r7, #12]
 801e3d8:	687a      	ldr	r2, [r7, #4]
 801e3da:	619a      	str	r2, [r3, #24]
        }

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_WAIT;
 801e3dc:	68fb      	ldr	r3, [r7, #12]
 801e3de:	2222      	movs	r2, #34	@ 0x22
 801e3e0:	621a      	str	r2, [r3, #32]
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801e3e2:	697b      	ldr	r3, [r7, #20]
 801e3e4:	2200      	movs	r2, #0
 801e3e6:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_READ_WAIT:

        /* Run the transfer state machine.  */
        status = _ux_device_stack_transfer_run(transfer_request,
 801e3e8:	68fb      	ldr	r3, [r7, #12]
 801e3ea:	6999      	ldr	r1, [r3, #24]
 801e3ec:	68fb      	ldr	r3, [r7, #12]
 801e3ee:	699a      	ldr	r2, [r3, #24]
 801e3f0:	697b      	ldr	r3, [r7, #20]
 801e3f2:	0018      	movs	r0, r3
 801e3f4:	f7ff f820 	bl	801d438 <_ux_device_stack_transfer_run>
 801e3f8:	0003      	movs	r3, r0
 801e3fa:	623b      	str	r3, [r7, #32]
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length,
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801e3fc:	6a3b      	ldr	r3, [r7, #32]
 801e3fe:	2b03      	cmp	r3, #3
 801e400:	d808      	bhi.n	801e414 <_ux_device_class_cdc_acm_read_run+0x110>
        {
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e402:	68fb      	ldr	r3, [r7, #12]
 801e404:	2200      	movs	r2, #0
 801e406:	621a      	str	r2, [r3, #32]
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e408:	697b      	ldr	r3, [r7, #20]
 801e40a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801e40c:	68fb      	ldr	r3, [r7, #12]
 801e40e:	625a      	str	r2, [r3, #36]	@ 0x24
            return(UX_STATE_ERROR);
 801e410:	2303      	movs	r3, #3
 801e412:	e039      	b.n	801e488 <_ux_device_class_cdc_acm_read_run+0x184>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801e414:	6a3b      	ldr	r3, [r7, #32]
 801e416:	2b04      	cmp	r3, #4
 801e418:	d12c      	bne.n	801e474 <_ux_device_class_cdc_acm_read_run+0x170>
        {

            /* We need to copy the buffer locally.  */
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801e41a:	68fb      	ldr	r3, [r7, #12]
 801e41c:	6918      	ldr	r0, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_data_pointer,
 801e41e:	697b      	ldr	r3, [r7, #20]
 801e420:	68d9      	ldr	r1, [r3, #12]
            _ux_utility_memory_copy(cdc_acm -> ux_device_class_cdc_acm_read_buffer,
 801e422:	68fb      	ldr	r3, [r7, #12]
 801e424:	699b      	ldr	r3, [r3, #24]
 801e426:	001a      	movs	r2, r3
 801e428:	f7ff fc2e 	bl	801dc88 <_ux_utility_memory_copy>
                    cdc_acm -> ux_device_class_cdc_acm_read_transfer_length); /* Use case of memcpy is verified. */

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801e42c:	68fb      	ldr	r3, [r7, #12]
 801e42e:	691a      	ldr	r2, [r3, #16]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e430:	697b      	ldr	r3, [r7, #20]
 801e432:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_buffer +=
 801e434:	18d2      	adds	r2, r2, r3
 801e436:	68fb      	ldr	r3, [r7, #12]
 801e438:	611a      	str	r2, [r3, #16]

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801e43a:	68fb      	ldr	r3, [r7, #12]
 801e43c:	69da      	ldr	r2, [r3, #28]
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e43e:	697b      	ldr	r3, [r7, #20]
 801e440:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_read_actual_length +=
 801e442:	18d2      	adds	r2, r2, r3
 801e444:	68fb      	ldr	r3, [r7, #12]
 801e446:	61da      	str	r2, [r3, #28]

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_read_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e448:	697b      	ldr	r3, [r7, #20]
 801e44a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_read_status =
 801e44c:	68fb      	ldr	r3, [r7, #12]
 801e44e:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Update actual length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_read_actual_length;
 801e450:	68fb      	ldr	r3, [r7, #12]
 801e452:	69da      	ldr	r2, [r3, #28]
 801e454:	683b      	ldr	r3, [r7, #0]
 801e456:	601a      	str	r2, [r3, #0]

            /* Check short packet.  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801e458:	697b      	ldr	r3, [r7, #20]
 801e45a:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801e45c:	697b      	ldr	r3, [r7, #20]
 801e45e:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <
 801e460:	429a      	cmp	r2, r3
 801e462:	d204      	bcs.n	801e46e <_ux_device_class_cdc_acm_read_run+0x16a>
            {

                /* It's done.  */
                cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e464:	68fb      	ldr	r3, [r7, #12]
 801e466:	2200      	movs	r2, #0
 801e468:	621a      	str	r2, [r3, #32]
                return(UX_STATE_NEXT);
 801e46a:	2304      	movs	r3, #4
 801e46c:	e00c      	b.n	801e488 <_ux_device_class_cdc_acm_read_run+0x184>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_read_state = UX_DEVICE_CLASS_CDC_ACM_READ_START;
 801e46e:	68fb      	ldr	r3, [r7, #12]
 801e470:	2221      	movs	r2, #33	@ 0x21
 801e472:	621a      	str	r2, [r3, #32]
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801e474:	2305      	movs	r3, #5
 801e476:	e007      	b.n	801e488 <_ux_device_class_cdc_acm_read_run+0x184>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_read_state = UX_STATE_RESET;
 801e478:	68fb      	ldr	r3, [r7, #12]
 801e47a:	2200      	movs	r2, #0
 801e47c:	621a      	str	r2, [r3, #32]
        cdc_acm -> ux_device_class_cdc_acm_read_status = UX_INVALID_STATE;
 801e47e:	68fb      	ldr	r3, [r7, #12]
 801e480:	22fb      	movs	r2, #251	@ 0xfb
 801e482:	625a      	str	r2, [r3, #36]	@ 0x24
        break;
 801e484:	46c0      	nop			@ (mov r8, r8)
    }
    

    /* Error cases.  */
    return(UX_STATE_EXIT);
 801e486:	2301      	movs	r3, #1
#endif
}
 801e488:	0018      	movs	r0, r3
 801e48a:	46bd      	mov	sp, r7
 801e48c:	b00a      	add	sp, #40	@ 0x28
 801e48e:	bd80      	pop	{r7, pc}
 801e490:	20003b20 	.word	0x20003b20

0801e494 <_ux_device_class_cdc_acm_uninitialize>:
/*                                            endpoint buffer in classes, */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT  _ux_device_class_cdc_acm_uninitialize(UX_SLAVE_CLASS_COMMAND *command)
{
 801e494:	b580      	push	{r7, lr}
 801e496:	b084      	sub	sp, #16
 801e498:	af00      	add	r7, sp, #0
 801e49a:	6078      	str	r0, [r7, #4]
                                          
UX_SLAVE_CLASS_CDC_ACM      *cdc_acm;
UX_SLAVE_CLASS              *class_ptr;

    /* Get the class container.  */
    class_ptr =  command -> ux_slave_class_command_class_ptr;
 801e49c:	687b      	ldr	r3, [r7, #4]
 801e49e:	6a1b      	ldr	r3, [r3, #32]
 801e4a0:	60fb      	str	r3, [r7, #12]

    /* Get the class instance in the container.  */
    cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *) class_ptr -> ux_slave_class_instance;
 801e4a2:	68fb      	ldr	r3, [r7, #12]
 801e4a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801e4a6:	60bb      	str	r3, [r7, #8]

    /* Sanity check.  */
    if (cdc_acm != UX_NULL)
 801e4a8:	68bb      	ldr	r3, [r7, #8]
 801e4aa:	2b00      	cmp	r3, #0
 801e4ac:	d003      	beq.n	801e4b6 <_ux_device_class_cdc_acm_uninitialize+0x22>
        /* Free the buffer for bulk endpoints.  */
        _ux_utility_memory_free(cdc_acm -> ux_device_class_cdc_acm_endpoint_buffer);
#endif

        /* Free the resources.  */
        _ux_utility_memory_free(cdc_acm);
 801e4ae:	68bb      	ldr	r3, [r7, #8]
 801e4b0:	0018      	movs	r0, r3
 801e4b2:	f7ff fc05 	bl	801dcc0 <_ux_utility_memory_free>

    }
            
    /* Return completion status.  */
    return(UX_SUCCESS);
 801e4b6:	2300      	movs	r3, #0
}
 801e4b8:	0018      	movs	r0, r3
 801e4ba:	46bd      	mov	sp, r7
 801e4bc:	b004      	add	sp, #16
 801e4be:	bd80      	pop	{r7, pc}

0801e4c0 <_ux_device_class_cdc_acm_write_run>:
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
UINT _ux_device_class_cdc_acm_write_run(UX_SLAVE_CLASS_CDC_ACM *cdc_acm,
    UCHAR *buffer, ULONG requested_length, ULONG *actual_length)
{
 801e4c0:	b580      	push	{r7, lr}
 801e4c2:	b08a      	sub	sp, #40	@ 0x28
 801e4c4:	af00      	add	r7, sp, #0
 801e4c6:	60f8      	str	r0, [r7, #12]
 801e4c8:	60b9      	str	r1, [r7, #8]
 801e4ca:	607a      	str	r2, [r7, #4]
 801e4cc:	603b      	str	r3, [r7, #0]

UX_SLAVE_ENDPOINT           *endpoint;
UX_SLAVE_DEVICE             *device;
UX_SLAVE_INTERFACE          *interface_ptr;
UX_SLAVE_TRANSFER           *transfer_request;
UINT                        status = 0;
 801e4ce:	2300      	movs	r3, #0
 801e4d0:	61fb      	str	r3, [r7, #28]
#if (UX_DEVICE_ENDPOINT_BUFFER_OWNER != 1) || !defined(UX_DEVICE_CLASS_CDC_ACM_ZERO_COPY)
UINT                        zlp = UX_FALSE;
 801e4d2:	2300      	movs	r3, #0
 801e4d4:	623b      	str	r3, [r7, #32]
        /* Not allowed. */
        return(UX_STATE_ERROR);
#endif

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801e4d6:	4b63      	ldr	r3, [pc, #396]	@ (801e664 <_ux_device_class_cdc_acm_write_run+0x1a4>)
 801e4d8:	681b      	ldr	r3, [r3, #0]
 801e4da:	3324      	adds	r3, #36	@ 0x24
 801e4dc:	61bb      	str	r3, [r7, #24]

    /* As long as the device is in the CONFIGURED state.  */
    if (device -> ux_slave_device_state != UX_DEVICE_CONFIGURED)
 801e4de:	69bb      	ldr	r3, [r7, #24]
 801e4e0:	681b      	ldr	r3, [r3, #0]
 801e4e2:	2b03      	cmp	r3, #3
 801e4e4:	d00c      	beq.n	801e500 <_ux_device_class_cdc_acm_write_run+0x40>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_CLASS, UX_CONFIGURATION_HANDLE_UNKNOWN);
 801e4e6:	2251      	movs	r2, #81	@ 0x51
 801e4e8:	2107      	movs	r1, #7
 801e4ea:	2002      	movs	r0, #2
 801e4ec:	f7ff f84e 	bl	801d58c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONFIGURATION_HANDLE_UNKNOWN, device, 0, 0, UX_TRACE_ERRORS, 0, 0)

        /* Cannot proceed with command, the interface is down.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e4f0:	68fb      	ldr	r3, [r7, #12]
 801e4f2:	2200      	movs	r2, #0
 801e4f4:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_CONFIGURATION_HANDLE_UNKNOWN;
 801e4f6:	68fb      	ldr	r3, [r7, #12]
 801e4f8:	2251      	movs	r2, #81	@ 0x51
 801e4fa:	63da      	str	r2, [r3, #60]	@ 0x3c

        return(UX_STATE_EXIT);
 801e4fc:	2301      	movs	r3, #1
 801e4fe:	e0ac      	b.n	801e65a <_ux_device_class_cdc_acm_write_run+0x19a>
    }

    /* We need the interface to the class.  */
    interface_ptr =  cdc_acm -> ux_slave_class_cdc_acm_interface;
 801e500:	68fb      	ldr	r3, [r7, #12]
 801e502:	681b      	ldr	r3, [r3, #0]
 801e504:	617b      	str	r3, [r7, #20]

    /* Locate the endpoints.  */
    endpoint =  interface_ptr -> ux_slave_interface_first_endpoint;
 801e506:	697b      	ldr	r3, [r7, #20]
 801e508:	69db      	ldr	r3, [r3, #28]
 801e50a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Check the endpoint direction, if IN we have the correct endpoint.  */
    if ((endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION) != UX_ENDPOINT_IN)
 801e50c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e50e:	7b9b      	ldrb	r3, [r3, #14]
 801e510:	b25b      	sxtb	r3, r3
 801e512:	2b00      	cmp	r3, #0
 801e514:	db02      	blt.n	801e51c <_ux_device_class_cdc_acm_write_run+0x5c>
    {

        /* So the next endpoint has to be the IN endpoint.  */
        endpoint =  endpoint -> ux_slave_endpoint_next_endpoint;
 801e516:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e518:	695b      	ldr	r3, [r3, #20]
 801e51a:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* We are writing to the IN endpoint.  */
    transfer_request =  &endpoint -> ux_slave_endpoint_transfer_request;
 801e51c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801e51e:	3320      	adds	r3, #32
 801e520:	613b      	str	r3, [r7, #16]

    return(status);
#else

    /* Handle state cases.  */
    switch(cdc_acm -> ux_device_class_cdc_acm_write_state)
 801e522:	68fb      	ldr	r3, [r7, #12]
 801e524:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801e526:	2b22      	cmp	r3, #34	@ 0x22
 801e528:	d055      	beq.n	801e5d6 <_ux_device_class_cdc_acm_write_run+0x116>
 801e52a:	d900      	bls.n	801e52e <_ux_device_class_cdc_acm_write_run+0x6e>
 801e52c:	e090      	b.n	801e650 <_ux_device_class_cdc_acm_write_run+0x190>
 801e52e:	2b00      	cmp	r3, #0
 801e530:	d002      	beq.n	801e538 <_ux_device_class_cdc_acm_write_run+0x78>
 801e532:	2b21      	cmp	r3, #33	@ 0x21
 801e534:	d018      	beq.n	801e568 <_ux_device_class_cdc_acm_write_run+0xa8>
 801e536:	e08b      	b.n	801e650 <_ux_device_class_cdc_acm_write_run+0x190>
    {
    case UX_STATE_RESET:
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801e538:	68fb      	ldr	r3, [r7, #12]
 801e53a:	2221      	movs	r2, #33	@ 0x21
 801e53c:	641a      	str	r2, [r3, #64]	@ 0x40
        cdc_acm -> ux_device_class_cdc_acm_write_status = UX_TRANSFER_NO_ANSWER;
 801e53e:	68fb      	ldr	r3, [r7, #12]
 801e540:	2222      	movs	r2, #34	@ 0x22
 801e542:	63da      	str	r2, [r3, #60]	@ 0x3c
        cdc_acm -> ux_device_class_cdc_acm_write_buffer = buffer;
 801e544:	68fb      	ldr	r3, [r7, #12]
 801e546:	68ba      	ldr	r2, [r7, #8]
 801e548:	635a      	str	r2, [r3, #52]	@ 0x34
        cdc_acm -> ux_device_class_cdc_acm_write_requested_length = requested_length;
 801e54a:	68fb      	ldr	r3, [r7, #12]
 801e54c:	687a      	ldr	r2, [r7, #4]
 801e54e:	639a      	str	r2, [r3, #56]	@ 0x38
        cdc_acm -> ux_device_class_cdc_acm_write_actual_length = 0;
 801e550:	68fb      	ldr	r3, [r7, #12]
 801e552:	2200      	movs	r2, #0
 801e554:	631a      	str	r2, [r3, #48]	@ 0x30
        cdc_acm -> ux_device_class_cdc_acm_write_host_length = UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE;
 801e556:	68fb      	ldr	r3, [r7, #12]
 801e558:	2280      	movs	r2, #128	@ 0x80
 801e55a:	0112      	lsls	r2, r2, #4
 801e55c:	62da      	str	r2, [r3, #44]	@ 0x2c
        if (requested_length == 0)
 801e55e:	687b      	ldr	r3, [r7, #4]
 801e560:	2b00      	cmp	r3, #0
 801e562:	d101      	bne.n	801e568 <_ux_device_class_cdc_acm_write_run+0xa8>
            zlp = UX_TRUE;
 801e564:	2301      	movs	r3, #1
 801e566:	623b      	str	r3, [r7, #32]

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_START:

        /* Get remaining requested length.  */
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801e568:	68fb      	ldr	r3, [r7, #12]
 801e56a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
                        cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801e56c:	68fb      	ldr	r3, [r7, #12]
 801e56e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        requested_length = cdc_acm -> ux_device_class_cdc_acm_write_requested_length -
 801e570:	1ad3      	subs	r3, r2, r3
 801e572:	607b      	str	r3, [r7, #4]

        /* There is no remaining, we are done.  */
        if (requested_length == 0 && !zlp)
 801e574:	687b      	ldr	r3, [r7, #4]
 801e576:	2b00      	cmp	r3, #0
 801e578:	d10e      	bne.n	801e598 <_ux_device_class_cdc_acm_write_run+0xd8>
 801e57a:	6a3b      	ldr	r3, [r7, #32]
 801e57c:	2b00      	cmp	r3, #0
 801e57e:	d10b      	bne.n	801e598 <_ux_device_class_cdc_acm_write_run+0xd8>
        {
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801e580:	68fb      	ldr	r3, [r7, #12]
 801e582:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801e584:	683b      	ldr	r3, [r7, #0]
 801e586:	601a      	str	r2, [r3, #0]
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e588:	68fb      	ldr	r3, [r7, #12]
 801e58a:	2200      	movs	r2, #0
 801e58c:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status = UX_SUCCESS;
 801e58e:	68fb      	ldr	r3, [r7, #12]
 801e590:	2200      	movs	r2, #0
 801e592:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_NEXT);
 801e594:	2304      	movs	r3, #4
 801e596:	e060      	b.n	801e65a <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Check if we have enough in the local buffer.  */
        if (requested_length > UX_DEVICE_CLASS_CDC_ACM_WRITE_BUFFER_SIZE)
 801e598:	687a      	ldr	r2, [r7, #4]
 801e59a:	2380      	movs	r3, #128	@ 0x80
 801e59c:	011b      	lsls	r3, r3, #4
 801e59e:	429a      	cmp	r2, r3
 801e5a0:	d904      	bls.n	801e5ac <_ux_device_class_cdc_acm_write_run+0xec>

            /* We have too much to transfer.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length =
 801e5a2:	68fb      	ldr	r3, [r7, #12]
 801e5a4:	2280      	movs	r2, #128	@ 0x80
 801e5a6:	0112      	lsls	r2, r2, #4
 801e5a8:	629a      	str	r2, [r3, #40]	@ 0x28
 801e5aa:	e005      	b.n	801e5b8 <_ux_device_class_cdc_acm_write_run+0xf8>

        else
        {

            /* We can proceed with the demanded length.  */
            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length = requested_length;
 801e5ac:	68fb      	ldr	r3, [r7, #12]
 801e5ae:	687a      	ldr	r2, [r7, #4]
 801e5b0:	629a      	str	r2, [r3, #40]	@ 0x28

#if !defined(UX_DEVICE_CLASS_CDC_ACM_WRITE_AUTO_ZLP)

            /* Assume expected length and transfer length match.  */
            cdc_acm -> ux_device_class_cdc_acm_write_host_length = requested_length;
 801e5b2:	68fb      	ldr	r3, [r7, #12]
 801e5b4:	687a      	ldr	r2, [r7, #4]
 801e5b6:	62da      	str	r2, [r3, #44]	@ 0x2c
        }


        /* On a out, we copy the buffer to the caller. Not very efficient but it makes the API
           easier.  */
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801e5b8:	693b      	ldr	r3, [r7, #16]
 801e5ba:	68d8      	ldr	r0, [r3, #12]
                            cdc_acm -> ux_device_class_cdc_acm_write_buffer,
 801e5bc:	68fb      	ldr	r3, [r7, #12]
 801e5be:	6b59      	ldr	r1, [r3, #52]	@ 0x34
        _ux_utility_memory_copy(transfer_request -> ux_slave_transfer_request_data_pointer, 
 801e5c0:	68fb      	ldr	r3, [r7, #12]
 801e5c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801e5c4:	001a      	movs	r2, r3
 801e5c6:	f7ff fb5f 	bl	801dc88 <_ux_utility_memory_copy>
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length); /* Use case of memcpy is verified. */

        /* Next state.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT;
 801e5ca:	68fb      	ldr	r3, [r7, #12]
 801e5cc:	2222      	movs	r2, #34	@ 0x22
 801e5ce:	641a      	str	r2, [r3, #64]	@ 0x40
        UX_SLAVE_TRANSFER_STATE_RESET(transfer_request);
 801e5d0:	693b      	ldr	r3, [r7, #16]
 801e5d2:	2200      	movs	r2, #0
 801e5d4:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Fall through.  */
    case UX_DEVICE_CLASS_CDC_ACM_WRITE_WAIT:

        /* Send the request to the device controller.  */
        status =  _ux_device_stack_transfer_run(transfer_request,
 801e5d6:	68fb      	ldr	r3, [r7, #12]
 801e5d8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 801e5da:	68fb      	ldr	r3, [r7, #12]
 801e5dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801e5de:	693b      	ldr	r3, [r7, #16]
 801e5e0:	0018      	movs	r0, r3
 801e5e2:	f7fe ff29 	bl	801d438 <_ux_device_stack_transfer_run>
 801e5e6:	0003      	movs	r3, r0
 801e5e8:	61fb      	str	r3, [r7, #28]
                            cdc_acm -> ux_device_class_cdc_acm_write_transfer_length,
                            cdc_acm -> ux_device_class_cdc_acm_write_host_length);

        /* Error case.  */
        if (status < UX_STATE_NEXT)
 801e5ea:	69fb      	ldr	r3, [r7, #28]
 801e5ec:	2b03      	cmp	r3, #3
 801e5ee:	d808      	bhi.n	801e602 <_ux_device_class_cdc_acm_write_run+0x142>
        {

            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e5f0:	68fb      	ldr	r3, [r7, #12]
 801e5f2:	2200      	movs	r2, #0
 801e5f4:	641a      	str	r2, [r3, #64]	@ 0x40
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e5f6:	693b      	ldr	r3, [r7, #16]
 801e5f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801e5fa:	68fb      	ldr	r3, [r7, #12]
 801e5fc:	63da      	str	r2, [r3, #60]	@ 0x3c
            return(UX_STATE_ERROR);
 801e5fe:	2303      	movs	r3, #3
 801e600:	e02b      	b.n	801e65a <_ux_device_class_cdc_acm_write_run+0x19a>
        }

        /* Success case.  */
        if (status == UX_STATE_NEXT)
 801e602:	69fb      	ldr	r3, [r7, #28]
 801e604:	2b04      	cmp	r3, #4
 801e606:	d121      	bne.n	801e64c <_ux_device_class_cdc_acm_write_run+0x18c>
        {

            /* Next buffer address.  */
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801e608:	68fb      	ldr	r3, [r7, #12]
 801e60a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e60c:	693b      	ldr	r3, [r7, #16]
 801e60e:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_buffer +=
 801e610:	18d2      	adds	r2, r2, r3
 801e612:	68fb      	ldr	r3, [r7, #12]
 801e614:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Set the length actually received. */
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801e616:	68fb      	ldr	r3, [r7, #12]
 801e618:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                    transfer_request -> ux_slave_transfer_request_actual_length;
 801e61a:	693b      	ldr	r3, [r7, #16]
 801e61c:	699b      	ldr	r3, [r3, #24]
            cdc_acm -> ux_device_class_cdc_acm_write_actual_length +=
 801e61e:	18d2      	adds	r2, r2, r3
 801e620:	68fb      	ldr	r3, [r7, #12]
 801e622:	631a      	str	r2, [r3, #48]	@ 0x30

            /* Last transfer status.  */
            cdc_acm -> ux_device_class_cdc_acm_write_status =
                transfer_request -> ux_slave_transfer_request_completion_code;
 801e624:	693b      	ldr	r3, [r7, #16]
 801e626:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
            cdc_acm -> ux_device_class_cdc_acm_write_status =
 801e628:	68fb      	ldr	r3, [r7, #12]
 801e62a:	63da      	str	r2, [r3, #60]	@ 0x3c

            /* Update actual done length.  */
            *actual_length = cdc_acm -> ux_device_class_cdc_acm_write_actual_length;
 801e62c:	68fb      	ldr	r3, [r7, #12]
 801e62e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 801e630:	683b      	ldr	r3, [r7, #0]
 801e632:	601a      	str	r2, [r3, #0]

            /* Check ZLP case.  */
            if (cdc_acm -> ux_device_class_cdc_acm_write_requested_length == 0)
 801e634:	68fb      	ldr	r3, [r7, #12]
 801e636:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e638:	2b00      	cmp	r3, #0
 801e63a:	d104      	bne.n	801e646 <_ux_device_class_cdc_acm_write_run+0x186>
            {
                cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e63c:	68fb      	ldr	r3, [r7, #12]
 801e63e:	2200      	movs	r2, #0
 801e640:	641a      	str	r2, [r3, #64]	@ 0x40
                return(UX_STATE_NEXT);
 801e642:	2304      	movs	r3, #4
 801e644:	e009      	b.n	801e65a <_ux_device_class_cdc_acm_write_run+0x19a>
            }

            /* Next state.  */
            cdc_acm -> ux_device_class_cdc_acm_write_state = UX_DEVICE_CLASS_CDC_ACM_WRITE_START;
 801e646:	68fb      	ldr	r3, [r7, #12]
 801e648:	2221      	movs	r2, #33	@ 0x21
 801e64a:	641a      	str	r2, [r3, #64]	@ 0x40
        }

        /* Keep waiting.  */
        return(UX_STATE_WAIT);
 801e64c:	2305      	movs	r3, #5
 801e64e:	e004      	b.n	801e65a <_ux_device_class_cdc_acm_write_run+0x19a>

    default: /* Error.  */
        cdc_acm -> ux_device_class_cdc_acm_write_state = UX_STATE_RESET;
 801e650:	68fb      	ldr	r3, [r7, #12]
 801e652:	2200      	movs	r2, #0
 801e654:	641a      	str	r2, [r3, #64]	@ 0x40
        break;
 801e656:	46c0      	nop			@ (mov r8, r8)
    }

    /* Error case.  */
    return(UX_STATE_EXIT);
 801e658:	2301      	movs	r3, #1
#endif
}
 801e65a:	0018      	movs	r0, r3
 801e65c:	46bd      	mov	sp, r7
 801e65e:	b00a      	add	sp, #40	@ 0x28
 801e660:	bd80      	pop	{r7, pc}
 801e662:	46c0      	nop			@ (mov r8, r8)
 801e664:	20003b20 	.word	0x20003b20

0801e668 <_ux_dcd_stm32_setup_in>:
#include "ux_device_stack.h"
#include "ux_utility.h"


static inline void _ux_dcd_stm32_setup_in(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request)
{
 801e668:	b580      	push	{r7, lr}
 801e66a:	b082      	sub	sp, #8
 801e66c:	af00      	add	r7, sp, #0
 801e66e:	6078      	str	r0, [r7, #4]
 801e670:	6039      	str	r1, [r7, #0]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e672:	687b      	ldr	r3, [r7, #4]
 801e674:	2280      	movs	r2, #128	@ 0x80
 801e676:	729a      	strb	r2, [r3, #10]

    /* Set the state to TX.  */
    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_DATA_TX;
 801e678:	687b      	ldr	r3, [r7, #4]
 801e67a:	2201      	movs	r2, #1
 801e67c:	721a      	strb	r2, [r3, #8]

    /* Call the Control Transfer dispatcher.  */
    _ux_device_stack_control_request_process(transfer_request);
 801e67e:	683b      	ldr	r3, [r7, #0]
 801e680:	0018      	movs	r0, r3
 801e682:	f7fd fdfb 	bl	801c27c <_ux_device_stack_control_request_process>
}
 801e686:	46c0      	nop			@ (mov r8, r8)
 801e688:	46bd      	mov	sp, r7
 801e68a:	b002      	add	sp, #8
 801e68c:	bd80      	pop	{r7, pc}

0801e68e <_ux_dcd_stm32_setup_out>:

static inline void _ux_dcd_stm32_setup_out(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                           PCD_HandleTypeDef *hpcd)
{
 801e68e:	b580      	push	{r7, lr}
 801e690:	b084      	sub	sp, #16
 801e692:	af00      	add	r7, sp, #0
 801e694:	60f8      	str	r0, [r7, #12]
 801e696:	60b9      	str	r1, [r7, #8]
 801e698:	607a      	str	r2, [r7, #4]

    /* Set the completion code to no error.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e69a:	68bb      	ldr	r3, [r7, #8]
 801e69c:	2200      	movs	r2, #0
 801e69e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
        in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e6a0:	68fb      	ldr	r3, [r7, #12]
 801e6a2:	2280      	movs	r2, #128	@ 0x80
 801e6a4:	729a      	strb	r2, [r3, #10]

    /* We are using a Control endpoint on a OUT transaction and there was a payload.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801e6a6:	68bb      	ldr	r3, [r7, #8]
 801e6a8:	0018      	movs	r0, r3
 801e6aa:	f7fd fde7 	bl	801c27c <_ux_device_stack_control_request_process>
 801e6ae:	1e03      	subs	r3, r0, #0
 801e6b0:	d108      	bne.n	801e6c4 <_ux_dcd_stm32_setup_out+0x36>
    {

        /* Set the state to STATUS phase TX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_TX;
 801e6b2:	68fb      	ldr	r3, [r7, #12]
 801e6b4:	2203      	movs	r2, #3
 801e6b6:	721a      	strb	r2, [r3, #8]

        /* Arm the status transfer.  */
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801e6b8:	6878      	ldr	r0, [r7, #4]
 801e6ba:	2300      	movs	r3, #0
 801e6bc:	2200      	movs	r2, #0
 801e6be:	2100      	movs	r1, #0
 801e6c0:	f7f5 fa88 	bl	8013bd4 <HAL_PCD_EP_Transmit>
    }
}
 801e6c4:	46c0      	nop			@ (mov r8, r8)
 801e6c6:	46bd      	mov	sp, r7
 801e6c8:	b004      	add	sp, #16
 801e6ca:	bd80      	pop	{r7, pc}

0801e6cc <_ux_dcd_stm32_setup_status>:

static inline void _ux_dcd_stm32_setup_status(UX_DCD_STM32_ED * ed, UX_SLAVE_TRANSFER *transfer_request,
                                              PCD_HandleTypeDef *hpcd)
{
 801e6cc:	b580      	push	{r7, lr}
 801e6ce:	b084      	sub	sp, #16
 801e6d0:	af00      	add	r7, sp, #0
 801e6d2:	60f8      	str	r0, [r7, #12]
 801e6d4:	60b9      	str	r1, [r7, #8]
 801e6d6:	607a      	str	r2, [r7, #4]

    /* The endpoint is IN.  This is important to memorize the direction for the control endpoint
            in case of a STALL. */
    ed -> ux_dcd_stm32_ed_direction = UX_ENDPOINT_IN;
 801e6d8:	68fb      	ldr	r3, [r7, #12]
 801e6da:	2280      	movs	r2, #128	@ 0x80
 801e6dc:	729a      	strb	r2, [r3, #10]

    /* Call the Control Transfer dispatcher.  */
    if (_ux_device_stack_control_request_process(transfer_request) == UX_SUCCESS)
 801e6de:	68bb      	ldr	r3, [r7, #8]
 801e6e0:	0018      	movs	r0, r3
 801e6e2:	f7fd fdcb 	bl	801c27c <_ux_device_stack_control_request_process>
 801e6e6:	1e03      	subs	r3, r0, #0
 801e6e8:	d108      	bne.n	801e6fc <_ux_dcd_stm32_setup_status+0x30>
    {

        /* Set the state to STATUS RX.  */
        ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801e6ea:	68fb      	ldr	r3, [r7, #12]
 801e6ec:	2204      	movs	r2, #4
 801e6ee:	721a      	strb	r2, [r3, #8]
        HAL_PCD_EP_Transmit(hpcd, 0x00U, UX_NULL, 0U);
 801e6f0:	6878      	ldr	r0, [r7, #4]
 801e6f2:	2300      	movs	r3, #0
 801e6f4:	2200      	movs	r2, #0
 801e6f6:	2100      	movs	r1, #0
 801e6f8:	f7f5 fa6c 	bl	8013bd4 <HAL_PCD_EP_Transmit>
    }
}
 801e6fc:	46c0      	nop			@ (mov r8, r8)
 801e6fe:	46bd      	mov	sp, r7
 801e700:	b004      	add	sp, #16
 801e702:	bd80      	pop	{r7, pc}

0801e704 <_ux_dcd_stm32_setup_isr_pending>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
VOID     _ux_dcd_stm32_setup_isr_pending(UX_DCD_STM32 *dcd_stm32)
{
 801e704:	b580      	push	{r7, lr}
 801e706:	b086      	sub	sp, #24
 801e708:	af00      	add	r7, sp, #0
 801e70a:	6078      	str	r0, [r7, #4]
UX_DCD_STM32_ED         *ed;
UX_SLAVE_TRANSFER       *transfer_request;
ULONG                   ed_status;

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801e70c:	687b      	ldr	r3, [r7, #4]
 801e70e:	3304      	adds	r3, #4
 801e710:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801e712:	697b      	ldr	r3, [r7, #20]
 801e714:	681b      	ldr	r3, [r3, #0]
 801e716:	3320      	adds	r3, #32
 801e718:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801e71a:	f000 fec9 	bl	801f4b0 <_ux_utility_interrupt_disable>
 801e71e:	0003      	movs	r3, r0
 801e720:	60fb      	str	r3, [r7, #12]

    /* Get the ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801e722:	697b      	ldr	r3, [r7, #20]
 801e724:	685b      	ldr	r3, [r3, #4]
 801e726:	60bb      	str	r3, [r7, #8]

    /* Check if Task is pending to avoid re-entry.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TASK_PENDING)
 801e728:	68ba      	ldr	r2, [r7, #8]
 801e72a:	2380      	movs	r3, #128	@ 0x80
 801e72c:	00db      	lsls	r3, r3, #3
 801e72e:	4013      	ands	r3, r2
 801e730:	d004      	beq.n	801e73c <_ux_dcd_stm32_setup_isr_pending+0x38>
    {
        UX_RESTORE
 801e732:	68fb      	ldr	r3, [r7, #12]
 801e734:	0018      	movs	r0, r3
 801e736:	f000 feca 	bl	801f4ce <_ux_utility_interrupt_restore>
        return;
 801e73a:	e047      	b.n	801e7cc <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }

    /* Check if SETUP ISR is pending.  */
    ed_status &= UX_DCD_STM32_ED_STATUS_SETUP;
 801e73c:	68ba      	ldr	r2, [r7, #8]
 801e73e:	23c0      	movs	r3, #192	@ 0xc0
 801e740:	009b      	lsls	r3, r3, #2
 801e742:	4013      	ands	r3, r2
 801e744:	60bb      	str	r3, [r7, #8]
    if (ed_status == 0)
 801e746:	68bb      	ldr	r3, [r7, #8]
 801e748:	2b00      	cmp	r3, #0
 801e74a:	d104      	bne.n	801e756 <_ux_dcd_stm32_setup_isr_pending+0x52>
    {
        UX_RESTORE
 801e74c:	68fb      	ldr	r3, [r7, #12]
 801e74e:	0018      	movs	r0, r3
 801e750:	f000 febd 	bl	801f4ce <_ux_utility_interrupt_restore>
        return;
 801e754:	e03a      	b.n	801e7cc <_ux_dcd_stm32_setup_isr_pending+0xc8>
    }
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_SETUP;
 801e756:	697b      	ldr	r3, [r7, #20]
 801e758:	685b      	ldr	r3, [r3, #4]
 801e75a:	4a1e      	ldr	r2, [pc, #120]	@ (801e7d4 <_ux_dcd_stm32_setup_isr_pending+0xd0>)
 801e75c:	401a      	ands	r2, r3
 801e75e:	697b      	ldr	r3, [r7, #20]
 801e760:	605a      	str	r2, [r3, #4]
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801e762:	697b      	ldr	r3, [r7, #20]
 801e764:	685b      	ldr	r3, [r3, #4]
 801e766:	2280      	movs	r2, #128	@ 0x80
 801e768:	00d2      	lsls	r2, r2, #3
 801e76a:	431a      	orrs	r2, r3
 801e76c:	697b      	ldr	r3, [r7, #20]
 801e76e:	605a      	str	r2, [r3, #4]
    UX_RESTORE
 801e770:	68fb      	ldr	r3, [r7, #12]
 801e772:	0018      	movs	r0, r3
 801e774:	f000 feab 	bl	801f4ce <_ux_utility_interrupt_restore>

    /* Handle different SETUP cases.  */
    switch(ed_status)
 801e778:	68ba      	ldr	r2, [r7, #8]
 801e77a:	2380      	movs	r3, #128	@ 0x80
 801e77c:	005b      	lsls	r3, r3, #1
 801e77e:	429a      	cmp	r2, r3
 801e780:	d005      	beq.n	801e78e <_ux_dcd_stm32_setup_isr_pending+0x8a>
 801e782:	68ba      	ldr	r2, [r7, #8]
 801e784:	23c0      	movs	r3, #192	@ 0xc0
 801e786:	009b      	lsls	r3, r3, #2
 801e788:	429a      	cmp	r2, r3
 801e78a:	d007      	beq.n	801e79c <_ux_dcd_stm32_setup_isr_pending+0x98>
 801e78c:	e00f      	b.n	801e7ae <_ux_dcd_stm32_setup_isr_pending+0xaa>
    {
    case UX_DCD_STM32_ED_STATUS_SETUP_IN:
        _ux_dcd_stm32_setup_in(ed, transfer_request);
 801e78e:	693a      	ldr	r2, [r7, #16]
 801e790:	697b      	ldr	r3, [r7, #20]
 801e792:	0011      	movs	r1, r2
 801e794:	0018      	movs	r0, r3
 801e796:	f7ff ff67 	bl	801e668 <_ux_dcd_stm32_setup_in>
        break;
 801e79a:	e011      	b.n	801e7c0 <_ux_dcd_stm32_setup_isr_pending+0xbc>

    case UX_DCD_STM32_ED_STATUS_SETUP_OUT:
        _ux_dcd_stm32_setup_out(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801e79c:	687b      	ldr	r3, [r7, #4]
 801e79e:	2294      	movs	r2, #148	@ 0x94
 801e7a0:	589a      	ldr	r2, [r3, r2]
 801e7a2:	6939      	ldr	r1, [r7, #16]
 801e7a4:	697b      	ldr	r3, [r7, #20]
 801e7a6:	0018      	movs	r0, r3
 801e7a8:	f7ff ff71 	bl	801e68e <_ux_dcd_stm32_setup_out>
        break;
 801e7ac:	e008      	b.n	801e7c0 <_ux_dcd_stm32_setup_isr_pending+0xbc>

    default: /* UX_DCD_STM32_ED_STATUS_SETUP_STATUS  */
        _ux_dcd_stm32_setup_status(ed, transfer_request, dcd_stm32 -> pcd_handle);
 801e7ae:	687b      	ldr	r3, [r7, #4]
 801e7b0:	2294      	movs	r2, #148	@ 0x94
 801e7b2:	589a      	ldr	r2, [r3, r2]
 801e7b4:	6939      	ldr	r1, [r7, #16]
 801e7b6:	697b      	ldr	r3, [r7, #20]
 801e7b8:	0018      	movs	r0, r3
 801e7ba:	f7ff ff87 	bl	801e6cc <_ux_dcd_stm32_setup_status>
        break;
 801e7be:	46c0      	nop			@ (mov r8, r8)
    }

    /* Task is done.  */
    ed -> ux_dcd_stm32_ed_status &= ~UX_DCD_STM32_ED_STATUS_TASK_PENDING;
 801e7c0:	697b      	ldr	r3, [r7, #20]
 801e7c2:	685b      	ldr	r3, [r3, #4]
 801e7c4:	4a04      	ldr	r2, [pc, #16]	@ (801e7d8 <_ux_dcd_stm32_setup_isr_pending+0xd4>)
 801e7c6:	401a      	ands	r2, r3
 801e7c8:	697b      	ldr	r3, [r7, #20]
 801e7ca:	605a      	str	r2, [r3, #4]
}
 801e7cc:	46bd      	mov	sp, r7
 801e7ce:	b006      	add	sp, #24
 801e7d0:	bd80      	pop	{r7, pc}
 801e7d2:	46c0      	nop			@ (mov r8, r8)
 801e7d4:	fffffcff 	.word	0xfffffcff
 801e7d8:	fffffbff 	.word	0xfffffbff

0801e7dc <HAL_PCD_SetupStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 801e7dc:	b580      	push	{r7, lr}
 801e7de:	b088      	sub	sp, #32
 801e7e0:	af00      	add	r7, sp, #0
 801e7e2:	6078      	str	r0, [r7, #4]
UX_SLAVE_TRANSFER       *transfer_request;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e7e4:	4b42      	ldr	r3, [pc, #264]	@ (801e8f0 <HAL_PCD_SetupStageCallback+0x114>)
 801e7e6:	681b      	ldr	r3, [r3, #0]
 801e7e8:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e7ea:	69fb      	ldr	r3, [r7, #28]
 801e7ec:	69db      	ldr	r3, [r3, #28]
 801e7ee:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[0];
 801e7f0:	69bb      	ldr	r3, [r7, #24]
 801e7f2:	3304      	adds	r3, #4
 801e7f4:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request;
 801e7f6:	697b      	ldr	r3, [r7, #20]
 801e7f8:	681b      	ldr	r3, [r3, #0]
 801e7fa:	3320      	adds	r3, #32
 801e7fc:	613b      	str	r3, [r7, #16]

    /* Copy setup data to transfer request.  */
    _ux_utility_memory_copy(transfer_request->ux_slave_transfer_request_setup, hpcd -> Setup, UX_SETUP_SIZE);
 801e7fe:	693b      	ldr	r3, [r7, #16]
 801e800:	333c      	adds	r3, #60	@ 0x3c
 801e802:	0018      	movs	r0, r3
 801e804:	687b      	ldr	r3, [r7, #4]
 801e806:	22a6      	movs	r2, #166	@ 0xa6
 801e808:	0092      	lsls	r2, r2, #2
 801e80a:	4694      	mov	ip, r2
 801e80c:	4463      	add	r3, ip
 801e80e:	2208      	movs	r2, #8
 801e810:	0019      	movs	r1, r3
 801e812:	f7ff fa39 	bl	801dc88 <_ux_utility_memory_copy>

    /* Clear the length of the data received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e816:	693b      	ldr	r3, [r7, #16]
 801e818:	2200      	movs	r2, #0
 801e81a:	619a      	str	r2, [r3, #24]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801e81c:	693b      	ldr	r3, [r7, #16]
 801e81e:	2201      	movs	r2, #1
 801e820:	605a      	str	r2, [r3, #4]

    /* Mark the transfer as successful.  */
    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e822:	693b      	ldr	r3, [r7, #16]
 801e824:	2200      	movs	r2, #0
 801e826:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801e828:	697b      	ldr	r3, [r7, #20]
 801e82a:	685b      	ldr	r3, [r3, #4]
 801e82c:	220e      	movs	r2, #14
 801e82e:	4393      	bics	r3, r2
 801e830:	001a      	movs	r2, r3
 801e832:	697b      	ldr	r3, [r7, #20]
 801e834:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_TRANSFER |
                                      UX_DCD_STM32_ED_STATUS_DONE);

    /* Check if the transaction is IN.  */
    if (*transfer_request -> ux_slave_transfer_request_setup & UX_REQUEST_IN)
 801e836:	693b      	ldr	r3, [r7, #16]
 801e838:	223c      	movs	r2, #60	@ 0x3c
 801e83a:	5c9b      	ldrb	r3, [r3, r2]
 801e83c:	b25b      	sxtb	r3, r3
 801e83e:	2b00      	cmp	r3, #0
 801e840:	da07      	bge.n	801e852 <HAL_PCD_SetupStageCallback+0x76>
    {
#if defined(UX_DEVICE_STANDALONE)
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_IN;
 801e842:	697b      	ldr	r3, [r7, #20]
 801e844:	685b      	ldr	r3, [r3, #4]
 801e846:	2280      	movs	r2, #128	@ 0x80
 801e848:	0052      	lsls	r2, r2, #1
 801e84a:	431a      	orrs	r2, r3
 801e84c:	697b      	ldr	r3, [r7, #20]
 801e84e:	605a      	str	r2, [r3, #4]
 801e850:	e04a      	b.n	801e8e8 <HAL_PCD_SetupStageCallback+0x10c>
    else
    {

        /* The endpoint is OUT.  This is important to memorize the direction for the control endpoint
           in case of a STALL. */
        ed -> ux_dcd_stm32_ed_direction  = UX_ENDPOINT_OUT;
 801e852:	697b      	ldr	r3, [r7, #20]
 801e854:	2200      	movs	r2, #0
 801e856:	729a      	strb	r2, [r3, #10]

        /* We are in a OUT transaction. Check if there is a data payload. If so, wait for the payload
           to be delivered.  */
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e858:	693b      	ldr	r3, [r7, #16]
 801e85a:	2242      	movs	r2, #66	@ 0x42
 801e85c:	5c9b      	ldrb	r3, [r3, r2]
 801e85e:	2b00      	cmp	r3, #0
 801e860:	d10c      	bne.n	801e87c <HAL_PCD_SetupStageCallback+0xa0>
            *(transfer_request -> ux_slave_transfer_request_setup + 7) == 0)
 801e862:	693b      	ldr	r3, [r7, #16]
 801e864:	2243      	movs	r2, #67	@ 0x43
 801e866:	5c9b      	ldrb	r3, [r3, r2]
        if (*(transfer_request -> ux_slave_transfer_request_setup + 6) == 0 &&
 801e868:	2b00      	cmp	r3, #0
 801e86a:	d107      	bne.n	801e87c <HAL_PCD_SetupStageCallback+0xa0>
        {
#if defined(UX_DEVICE_STANDALONE)
            ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e86c:	697b      	ldr	r3, [r7, #20]
 801e86e:	685b      	ldr	r3, [r3, #4]
 801e870:	2280      	movs	r2, #128	@ 0x80
 801e872:	0092      	lsls	r2, r2, #2
 801e874:	431a      	orrs	r2, r3
 801e876:	697b      	ldr	r3, [r7, #20]
 801e878:	605a      	str	r2, [r3, #4]
 801e87a:	e035      	b.n	801e8e8 <HAL_PCD_SetupStageCallback+0x10c>
        }
        else
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e87c:	693b      	ldr	r3, [r7, #16]
 801e87e:	689b      	ldr	r3, [r3, #8]
 801e880:	60fb      	str	r3, [r7, #12]

            /* Get the length we expect from the SETUP packet.  */
            transfer_request -> ux_slave_transfer_request_requested_length = _ux_utility_short_get(transfer_request -> ux_slave_transfer_request_setup + 6);
 801e882:	693b      	ldr	r3, [r7, #16]
 801e884:	333c      	adds	r3, #60	@ 0x3c
 801e886:	3306      	adds	r3, #6
 801e888:	0018      	movs	r0, r3
 801e88a:	f7ff fa9b 	bl	801ddc4 <_ux_utility_short_get>
 801e88e:	0002      	movs	r2, r0
 801e890:	693b      	ldr	r3, [r7, #16]
 801e892:	615a      	str	r2, [r3, #20]

            /* Check if we have enough space for the request.  */
            if (transfer_request -> ux_slave_transfer_request_requested_length > UX_SLAVE_REQUEST_CONTROL_MAX_LENGTH)
 801e894:	693b      	ldr	r3, [r7, #16]
 801e896:	695a      	ldr	r2, [r3, #20]
 801e898:	2380      	movs	r3, #128	@ 0x80
 801e89a:	005b      	lsls	r3, r3, #1
 801e89c:	429a      	cmp	r2, r3
 801e89e:	d910      	bls.n	801e8c2 <HAL_PCD_SetupStageCallback+0xe6>
            {

                /* No space available, stall the endpoint.  */
                _ux_dcd_stm32_endpoint_stall(dcd_stm32, endpoint);
 801e8a0:	68fa      	ldr	r2, [r7, #12]
 801e8a2:	69bb      	ldr	r3, [r7, #24]
 801e8a4:	0011      	movs	r1, r2
 801e8a6:	0018      	movs	r0, r3
 801e8a8:	f000 fabc 	bl	801ee24 <_ux_dcd_stm32_endpoint_stall>

                /* Next phase is a SETUP.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801e8ac:	697b      	ldr	r3, [r7, #20]
 801e8ae:	2200      	movs	r2, #0
 801e8b0:	721a      	strb	r2, [r3, #8]

#if defined(UX_DEVICE_STANDALONE)
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_STATUS;
 801e8b2:	697b      	ldr	r3, [r7, #20]
 801e8b4:	685b      	ldr	r3, [r3, #4]
 801e8b6:	2280      	movs	r2, #128	@ 0x80
 801e8b8:	0092      	lsls	r2, r2, #2
 801e8ba:	431a      	orrs	r2, r3
 801e8bc:	697b      	ldr	r3, [r7, #20]
 801e8be:	605a      	str	r2, [r3, #4]
#endif

                /* We are done.  */
                return;
 801e8c0:	e012      	b.n	801e8e8 <HAL_PCD_SetupStageCallback+0x10c>
            }
            else
            {

                /* Reset what we have received so far.  */
                transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801e8c2:	693b      	ldr	r3, [r7, #16]
 801e8c4:	2200      	movs	r2, #0
 801e8c6:	619a      	str	r2, [r3, #24]

                /* And reprogram the current buffer address to the beginning of the buffer.  */
                transfer_request -> ux_slave_transfer_request_current_data_pointer =  transfer_request -> ux_slave_transfer_request_data_pointer;
 801e8c8:	693b      	ldr	r3, [r7, #16]
 801e8ca:	68da      	ldr	r2, [r3, #12]
 801e8cc:	693b      	ldr	r3, [r7, #16]
 801e8ce:	611a      	str	r2, [r3, #16]

                /* Receive data.  */
                HAL_PCD_EP_Receive(hpcd,
 801e8d0:	68fb      	ldr	r3, [r7, #12]
 801e8d2:	7b99      	ldrb	r1, [r3, #14]
                            endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801e8d4:	693b      	ldr	r3, [r7, #16]
 801e8d6:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Receive(hpcd,
 801e8d8:	693b      	ldr	r3, [r7, #16]
 801e8da:	695b      	ldr	r3, [r3, #20]
 801e8dc:	6878      	ldr	r0, [r7, #4]
 801e8de:	f7f5 f929 	bl	8013b34 <HAL_PCD_EP_Receive>
                            transfer_request -> ux_slave_transfer_request_requested_length);

                /* Set the state to RX.  */
                ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_DATA_RX;
 801e8e2:	697b      	ldr	r3, [r7, #20]
 801e8e4:	2202      	movs	r2, #2
 801e8e6:	721a      	strb	r2, [r3, #8]
            }
        }
    }
}
 801e8e8:	46bd      	mov	sp, r7
 801e8ea:	b008      	add	sp, #32
 801e8ec:	bd80      	pop	{r7, pc}
 801e8ee:	46c0      	nop			@ (mov r8, r8)
 801e8f0:	20003b20 	.word	0x20003b20

0801e8f4 <HAL_PCD_DataInStageCallback>:
/*                                            fixed transmit ZLP issue,   */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801e8f4:	b580      	push	{r7, lr}
 801e8f6:	b088      	sub	sp, #32
 801e8f8:	af00      	add	r7, sp, #0
 801e8fa:	6078      	str	r0, [r7, #4]
 801e8fc:	000a      	movs	r2, r1
 801e8fe:	1cfb      	adds	r3, r7, #3
 801e900:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801e902:	4b5e      	ldr	r3, [pc, #376]	@ (801ea7c <HAL_PCD_DataInStageCallback+0x188>)
 801e904:	681b      	ldr	r3, [r3, #0]
 801e906:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801e908:	697b      	ldr	r3, [r7, #20]
 801e90a:	69db      	ldr	r3, [r3, #28]
 801e90c:	613b      	str	r3, [r7, #16]

    /* Fetch the address of the physical endpoint.  */
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if ((epnum & 0xF) != 0)
 801e90e:	1cfb      	adds	r3, r7, #3
 801e910:	781b      	ldrb	r3, [r3, #0]
 801e912:	220f      	movs	r2, #15
 801e914:	4013      	ands	r3, r2
 801e916:	d00d      	beq.n	801e934 <HAL_PCD_DataInStageCallback+0x40>
        ed =  &dcd_stm32 -> ux_dcd_stm32_ed_in[epnum & 0xF];
 801e918:	1cfb      	adds	r3, r7, #3
 801e91a:	781b      	ldrb	r3, [r3, #0]
 801e91c:	220f      	movs	r2, #15
 801e91e:	401a      	ands	r2, r3
 801e920:	0013      	movs	r3, r2
 801e922:	005b      	lsls	r3, r3, #1
 801e924:	189b      	adds	r3, r3, r2
 801e926:	009b      	lsls	r3, r3, #2
 801e928:	3348      	adds	r3, #72	@ 0x48
 801e92a:	693a      	ldr	r2, [r7, #16]
 801e92c:	18d3      	adds	r3, r2, r3
 801e92e:	3304      	adds	r3, #4
 801e930:	61fb      	str	r3, [r7, #28]
 801e932:	e00b      	b.n	801e94c <HAL_PCD_DataInStageCallback+0x58>
    else
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    ed =  &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801e934:	1cfb      	adds	r3, r7, #3
 801e936:	781b      	ldrb	r3, [r3, #0]
 801e938:	220f      	movs	r2, #15
 801e93a:	401a      	ands	r2, r3
 801e93c:	0013      	movs	r3, r2
 801e93e:	005b      	lsls	r3, r3, #1
 801e940:	189b      	adds	r3, r3, r2
 801e942:	009b      	lsls	r3, r3, #2
 801e944:	693a      	ldr	r2, [r7, #16]
 801e946:	18d3      	adds	r3, r2, r3
 801e948:	3304      	adds	r3, #4
 801e94a:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the transfer request.  */
    transfer_request =  &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801e94c:	69fb      	ldr	r3, [r7, #28]
 801e94e:	681b      	ldr	r3, [r3, #0]
 801e950:	3320      	adds	r3, #32
 801e952:	60fb      	str	r3, [r7, #12]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801e954:	1cfb      	adds	r3, r7, #3
 801e956:	781b      	ldrb	r3, [r3, #0]
 801e958:	2b00      	cmp	r3, #0
 801e95a:	d164      	bne.n	801ea26 <HAL_PCD_DataInStageCallback+0x132>
    {

        /* Get the pointer to the logical endpoint from the transfer request.  */
        endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801e95c:	68fb      	ldr	r3, [r7, #12]
 801e95e:	689b      	ldr	r3, [r3, #8]
 801e960:	60bb      	str	r3, [r7, #8]

        /* Check if we need to send data again on control endpoint. */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_TX)
 801e962:	69fb      	ldr	r3, [r7, #28]
 801e964:	7a1b      	ldrb	r3, [r3, #8]
 801e966:	2b01      	cmp	r3, #1
 801e968:	d000      	beq.n	801e96c <HAL_PCD_DataInStageCallback+0x78>
 801e96a:	e082      	b.n	801ea72 <HAL_PCD_DataInStageCallback+0x17e>
        {

            /* Arm Status transfer.  */
            HAL_PCD_EP_Receive(hpcd, 0, 0, 0);
 801e96c:	6878      	ldr	r0, [r7, #4]
 801e96e:	2300      	movs	r3, #0
 801e970:	2200      	movs	r2, #0
 801e972:	2100      	movs	r1, #0
 801e974:	f7f5 f8de 	bl	8013b34 <HAL_PCD_EP_Receive>

            /* Are we done with this transfer ? */
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e978:	68fb      	ldr	r3, [r7, #12]
 801e97a:	69db      	ldr	r3, [r3, #28]
                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e97c:	68ba      	ldr	r2, [r7, #8]
 801e97e:	8a12      	ldrh	r2, [r2, #16]
            if (transfer_request -> ux_slave_transfer_request_in_transfer_length <=
 801e980:	4293      	cmp	r3, r2
 801e982:	d82b      	bhi.n	801e9dc <HAL_PCD_DataInStageCallback+0xe8>
            {

                /* There is no data to send but we may need to send a Zero Length Packet.  */
                if (transfer_request -> ux_slave_transfer_request_force_zlp ==  UX_TRUE)
 801e984:	68fb      	ldr	r3, [r7, #12]
 801e986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801e988:	2b01      	cmp	r3, #1
 801e98a:	d10a      	bne.n	801e9a2 <HAL_PCD_DataInStageCallback+0xae>
                {

                    /* Arm a ZLP packet on IN.  */
                    HAL_PCD_EP_Transmit(hpcd,
 801e98c:	68bb      	ldr	r3, [r7, #8]
 801e98e:	7b99      	ldrb	r1, [r3, #14]
 801e990:	6878      	ldr	r0, [r7, #4]
 801e992:	2300      	movs	r3, #0
 801e994:	2200      	movs	r2, #0
 801e996:	f7f5 f91d 	bl	8013bd4 <HAL_PCD_EP_Transmit>
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress, 0, 0);

                    /* Reset the ZLP condition.  */
                    transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801e99a:	68fb      	ldr	r3, [r7, #12]
 801e99c:	2200      	movs	r2, #0
 801e99e:	639a      	str	r2, [r3, #56]	@ 0x38
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif /* defined(UX_DEVICE_STANDALONE) */
        }
    }
}
 801e9a0:	e067      	b.n	801ea72 <HAL_PCD_DataInStageCallback+0x17e>
                    transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801e9a2:	68fb      	ldr	r3, [r7, #12]
 801e9a4:	2200      	movs	r2, #0
 801e9a6:	625a      	str	r2, [r3, #36]	@ 0x24
                    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801e9a8:	68fb      	ldr	r3, [r7, #12]
 801e9aa:	2202      	movs	r2, #2
 801e9ac:	601a      	str	r2, [r3, #0]
                        transfer_request -> ux_slave_transfer_request_requested_length;
 801e9ae:	68fb      	ldr	r3, [r7, #12]
 801e9b0:	695a      	ldr	r2, [r3, #20]
                    transfer_request -> ux_slave_transfer_request_actual_length =
 801e9b2:	68fb      	ldr	r3, [r7, #12]
 801e9b4:	619a      	str	r2, [r3, #24]
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801e9b6:	69fb      	ldr	r3, [r7, #28]
 801e9b8:	685b      	ldr	r3, [r3, #4]
 801e9ba:	2208      	movs	r2, #8
 801e9bc:	431a      	orrs	r2, r3
 801e9be:	69fb      	ldr	r3, [r7, #28]
 801e9c0:	605a      	str	r2, [r3, #4]
                    if (transfer_request -> ux_slave_transfer_request_completion_function)
 801e9c2:	68fb      	ldr	r3, [r7, #12]
 801e9c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e9c6:	2b00      	cmp	r3, #0
 801e9c8:	d004      	beq.n	801e9d4 <HAL_PCD_DataInStageCallback+0xe0>
                        transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801e9ca:	68fb      	ldr	r3, [r7, #12]
 801e9cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801e9ce:	68fa      	ldr	r2, [r7, #12]
 801e9d0:	0010      	movs	r0, r2
 801e9d2:	4798      	blx	r3
                    ed -> ux_dcd_stm32_ed_state = UX_DCD_STM32_ED_STATE_STATUS_RX;
 801e9d4:	69fb      	ldr	r3, [r7, #28]
 801e9d6:	2204      	movs	r2, #4
 801e9d8:	721a      	strb	r2, [r3, #8]
}
 801e9da:	e04a      	b.n	801ea72 <HAL_PCD_DataInStageCallback+0x17e>
                transfer_length = transfer_request -> ux_slave_transfer_request_in_transfer_length - endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e9dc:	68fb      	ldr	r3, [r7, #12]
 801e9de:	69db      	ldr	r3, [r3, #28]
 801e9e0:	68ba      	ldr	r2, [r7, #8]
 801e9e2:	8a12      	ldrh	r2, [r2, #16]
 801e9e4:	1a9b      	subs	r3, r3, r2
 801e9e6:	61bb      	str	r3, [r7, #24]
                if (transfer_length > endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize)
 801e9e8:	68bb      	ldr	r3, [r7, #8]
 801e9ea:	8a1b      	ldrh	r3, [r3, #16]
 801e9ec:	001a      	movs	r2, r3
 801e9ee:	69bb      	ldr	r3, [r7, #24]
 801e9f0:	4293      	cmp	r3, r2
 801e9f2:	d902      	bls.n	801e9fa <HAL_PCD_DataInStageCallback+0x106>
                    transfer_length =  endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e9f4:	68bb      	ldr	r3, [r7, #8]
 801e9f6:	8a1b      	ldrh	r3, [r3, #16]
 801e9f8:	61bb      	str	r3, [r7, #24]
                transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801e9fa:	68fb      	ldr	r3, [r7, #12]
 801e9fc:	691b      	ldr	r3, [r3, #16]
 801e9fe:	68ba      	ldr	r2, [r7, #8]
 801ea00:	8a12      	ldrh	r2, [r2, #16]
 801ea02:	189a      	adds	r2, r3, r2
 801ea04:	68fb      	ldr	r3, [r7, #12]
 801ea06:	611a      	str	r2, [r3, #16]
                transfer_request -> ux_slave_transfer_request_in_transfer_length -= transfer_length;
 801ea08:	68fb      	ldr	r3, [r7, #12]
 801ea0a:	69da      	ldr	r2, [r3, #28]
 801ea0c:	69bb      	ldr	r3, [r7, #24]
 801ea0e:	1ad2      	subs	r2, r2, r3
 801ea10:	68fb      	ldr	r3, [r7, #12]
 801ea12:	61da      	str	r2, [r3, #28]
                HAL_PCD_EP_Transmit(hpcd,
 801ea14:	68bb      	ldr	r3, [r7, #8]
 801ea16:	7b99      	ldrb	r1, [r3, #14]
                            transfer_request->ux_slave_transfer_request_current_data_pointer,
 801ea18:	68fb      	ldr	r3, [r7, #12]
 801ea1a:	691a      	ldr	r2, [r3, #16]
                HAL_PCD_EP_Transmit(hpcd,
 801ea1c:	69bb      	ldr	r3, [r7, #24]
 801ea1e:	6878      	ldr	r0, [r7, #4]
 801ea20:	f7f5 f8d8 	bl	8013bd4 <HAL_PCD_EP_Transmit>
}
 801ea24:	e025      	b.n	801ea72 <HAL_PCD_DataInStageCallback+0x17e>
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801ea26:	68fb      	ldr	r3, [r7, #12]
 801ea28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801ea2a:	2b00      	cmp	r3, #0
 801ea2c:	d011      	beq.n	801ea52 <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_requested_length)
 801ea2e:	68fb      	ldr	r3, [r7, #12]
 801ea30:	695b      	ldr	r3, [r3, #20]
        if (transfer_request -> ux_slave_transfer_request_force_zlp &&
 801ea32:	2b00      	cmp	r3, #0
 801ea34:	d00d      	beq.n	801ea52 <HAL_PCD_DataInStageCallback+0x15e>
            transfer_request -> ux_slave_transfer_request_force_zlp =  UX_FALSE;
 801ea36:	68fb      	ldr	r3, [r7, #12]
 801ea38:	2200      	movs	r2, #0
 801ea3a:	639a      	str	r2, [r3, #56]	@ 0x38
            transfer_request -> ux_slave_transfer_request_in_transfer_length = 0;
 801ea3c:	68fb      	ldr	r3, [r7, #12]
 801ea3e:	2200      	movs	r2, #0
 801ea40:	61da      	str	r2, [r3, #28]
            HAL_PCD_EP_Transmit(hpcd, epnum, 0, 0);
 801ea42:	1cfb      	adds	r3, r7, #3
 801ea44:	7819      	ldrb	r1, [r3, #0]
 801ea46:	6878      	ldr	r0, [r7, #4]
 801ea48:	2300      	movs	r3, #0
 801ea4a:	2200      	movs	r2, #0
 801ea4c:	f7f5 f8c2 	bl	8013bd4 <HAL_PCD_EP_Transmit>
}
 801ea50:	e00f      	b.n	801ea72 <HAL_PCD_DataInStageCallback+0x17e>
            transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801ea52:	68fb      	ldr	r3, [r7, #12]
 801ea54:	2200      	movs	r2, #0
 801ea56:	625a      	str	r2, [r3, #36]	@ 0x24
            transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801ea58:	68fb      	ldr	r3, [r7, #12]
 801ea5a:	2202      	movs	r2, #2
 801ea5c:	601a      	str	r2, [r3, #0]
                transfer_request -> ux_slave_transfer_request_requested_length;
 801ea5e:	68fb      	ldr	r3, [r7, #12]
 801ea60:	695a      	ldr	r2, [r3, #20]
            transfer_request -> ux_slave_transfer_request_actual_length =
 801ea62:	68fb      	ldr	r3, [r7, #12]
 801ea64:	619a      	str	r2, [r3, #24]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801ea66:	69fb      	ldr	r3, [r7, #28]
 801ea68:	685b      	ldr	r3, [r3, #4]
 801ea6a:	2208      	movs	r2, #8
 801ea6c:	431a      	orrs	r2, r3
 801ea6e:	69fb      	ldr	r3, [r7, #28]
 801ea70:	605a      	str	r2, [r3, #4]
}
 801ea72:	46c0      	nop			@ (mov r8, r8)
 801ea74:	46bd      	mov	sp, r7
 801ea76:	b008      	add	sp, #32
 801ea78:	bd80      	pop	{r7, pc}
 801ea7a:	46c0      	nop			@ (mov r8, r8)
 801ea7c:	20003b20 	.word	0x20003b20

0801ea80 <HAL_PCD_DataOutStageCallback>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 801ea80:	b580      	push	{r7, lr}
 801ea82:	b088      	sub	sp, #32
 801ea84:	af00      	add	r7, sp, #0
 801ea86:	6078      	str	r0, [r7, #4]
 801ea88:	000a      	movs	r2, r1
 801ea8a:	1cfb      	adds	r3, r7, #3
 801ea8c:	701a      	strb	r2, [r3, #0]
ULONG                   transfer_length;
UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the DCD.  */
    dcd = &_ux_system_slave -> ux_system_slave_dcd;
 801ea8e:	4b44      	ldr	r3, [pc, #272]	@ (801eba0 <HAL_PCD_DataOutStageCallback+0x120>)
 801ea90:	681b      	ldr	r3, [r3, #0]
 801ea92:	61fb      	str	r3, [r7, #28]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801ea94:	69fb      	ldr	r3, [r7, #28]
 801ea96:	69db      	ldr	r3, [r3, #28]
 801ea98:	61bb      	str	r3, [r7, #24]

    /* Fetch the address of the physical endpoint.  */
    ed = &dcd_stm32 -> ux_dcd_stm32_ed[epnum & 0xF];
 801ea9a:	1cfb      	adds	r3, r7, #3
 801ea9c:	781b      	ldrb	r3, [r3, #0]
 801ea9e:	220f      	movs	r2, #15
 801eaa0:	401a      	ands	r2, r3
 801eaa2:	0013      	movs	r3, r2
 801eaa4:	005b      	lsls	r3, r3, #1
 801eaa6:	189b      	adds	r3, r3, r2
 801eaa8:	009b      	lsls	r3, r3, #2
 801eaaa:	69ba      	ldr	r2, [r7, #24]
 801eaac:	18d3      	adds	r3, r2, r3
 801eaae:	3304      	adds	r3, #4
 801eab0:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the transfer request.  */
    transfer_request = &(ed -> ux_dcd_stm32_ed_endpoint -> ux_slave_endpoint_transfer_request);
 801eab2:	697b      	ldr	r3, [r7, #20]
 801eab4:	681b      	ldr	r3, [r3, #0]
 801eab6:	3320      	adds	r3, #32
 801eab8:	613b      	str	r3, [r7, #16]

    /* Endpoint 0 is different.  */
    if (epnum == 0U)
 801eaba:	1cfb      	adds	r3, r7, #3
 801eabc:	781b      	ldrb	r3, [r3, #0]
 801eabe:	2b00      	cmp	r3, #0
 801eac0:	d153      	bne.n	801eb6a <HAL_PCD_DataOutStageCallback+0xea>
    {

        /* Check if we have received something on endpoint 0 during data phase .  */
        if (ed -> ux_dcd_stm32_ed_state == UX_DCD_STM32_ED_STATE_DATA_RX)
 801eac2:	697b      	ldr	r3, [r7, #20]
 801eac4:	7a1b      	ldrb	r3, [r3, #8]
 801eac6:	2b02      	cmp	r3, #2
 801eac8:	d165      	bne.n	801eb96 <HAL_PCD_DataOutStageCallback+0x116>
        {

            /* Get the pointer to the logical endpoint from the transfer request.  */
            endpoint = transfer_request -> ux_slave_transfer_request_endpoint;
 801eaca:	693b      	ldr	r3, [r7, #16]
 801eacc:	689b      	ldr	r3, [r3, #8]
 801eace:	60fb      	str	r3, [r7, #12]

            /* Read the received data length for the Control endpoint.  */
            transfer_length = HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801ead0:	1cfb      	adds	r3, r7, #3
 801ead2:	781a      	ldrb	r2, [r3, #0]
 801ead4:	687b      	ldr	r3, [r7, #4]
 801ead6:	0011      	movs	r1, r2
 801ead8:	0018      	movs	r0, r3
 801eada:	f7f5 f862 	bl	8013ba2 <HAL_PCD_EP_GetRxCount>
 801eade:	0003      	movs	r3, r0
 801eae0:	60bb      	str	r3, [r7, #8]

            /* Update the length of the data received.  */
            transfer_request -> ux_slave_transfer_request_actual_length += transfer_length;
 801eae2:	693b      	ldr	r3, [r7, #16]
 801eae4:	699a      	ldr	r2, [r3, #24]
 801eae6:	68bb      	ldr	r3, [r7, #8]
 801eae8:	18d2      	adds	r2, r2, r3
 801eaea:	693b      	ldr	r3, [r7, #16]
 801eaec:	619a      	str	r2, [r3, #24]

            /* Can we accept this much?  */
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801eaee:	693b      	ldr	r3, [r7, #16]
 801eaf0:	699a      	ldr	r2, [r3, #24]
                transfer_request -> ux_slave_transfer_request_requested_length)
 801eaf2:	693b      	ldr	r3, [r7, #16]
 801eaf4:	695b      	ldr	r3, [r3, #20]
            if (transfer_request -> ux_slave_transfer_request_actual_length <=
 801eaf6:	429a      	cmp	r2, r3
 801eaf8:	d824      	bhi.n	801eb44 <HAL_PCD_DataOutStageCallback+0xc4>
            {

                /* Are we done with this transfer ? */
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801eafa:	693b      	ldr	r3, [r7, #16]
 801eafc:	699a      	ldr	r2, [r3, #24]
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801eafe:	693b      	ldr	r3, [r7, #16]
 801eb00:	695b      	ldr	r3, [r3, #20]
                if ((transfer_request -> ux_slave_transfer_request_actual_length ==
 801eb02:	429a      	cmp	r2, r3
 801eb04:	d005      	beq.n	801eb12 <HAL_PCD_DataOutStageCallback+0x92>
                    (transfer_length != endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize))
 801eb06:	68fb      	ldr	r3, [r7, #12]
 801eb08:	8a1b      	ldrh	r3, [r3, #16]
 801eb0a:	001a      	movs	r2, r3
                     transfer_request -> ux_slave_transfer_request_requested_length) ||
 801eb0c:	68bb      	ldr	r3, [r7, #8]
 801eb0e:	4293      	cmp	r3, r2
 801eb10:	d007      	beq.n	801eb22 <HAL_PCD_DataOutStageCallback+0xa2>
                {
#if defined(UX_DEVICE_STANDALONE)
                    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_SETUP_OUT;
 801eb12:	697b      	ldr	r3, [r7, #20]
 801eb14:	685b      	ldr	r3, [r3, #4]
 801eb16:	22c0      	movs	r2, #192	@ 0xc0
 801eb18:	0092      	lsls	r2, r2, #2
 801eb1a:	431a      	orrs	r2, r3
 801eb1c:	697b      	ldr	r3, [r7, #20]
 801eb1e:	605a      	str	r2, [r3, #4]
        /* Non control endpoint operation, use semaphore.  */
        _ux_utility_semaphore_put(&transfer_request -> ux_slave_transfer_request_semaphore);
#endif
    }

}
 801eb20:	e039      	b.n	801eb96 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_current_data_pointer += endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize;
 801eb22:	693b      	ldr	r3, [r7, #16]
 801eb24:	691b      	ldr	r3, [r3, #16]
 801eb26:	68fa      	ldr	r2, [r7, #12]
 801eb28:	8a12      	ldrh	r2, [r2, #16]
 801eb2a:	189a      	adds	r2, r3, r2
 801eb2c:	693b      	ldr	r3, [r7, #16]
 801eb2e:	611a      	str	r2, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801eb30:	68fb      	ldr	r3, [r7, #12]
 801eb32:	7b99      	ldrb	r1, [r3, #14]
                                transfer_request -> ux_slave_transfer_request_current_data_pointer,
 801eb34:	693b      	ldr	r3, [r7, #16]
 801eb36:	691a      	ldr	r2, [r3, #16]
                                endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize);
 801eb38:	68fb      	ldr	r3, [r7, #12]
 801eb3a:	8a1b      	ldrh	r3, [r3, #16]
                    HAL_PCD_EP_Receive(hpcd,
 801eb3c:	6878      	ldr	r0, [r7, #4]
 801eb3e:	f7f4 fff9 	bl	8013b34 <HAL_PCD_EP_Receive>
}
 801eb42:	e028      	b.n	801eb96 <HAL_PCD_DataOutStageCallback+0x116>
                transfer_request -> ux_slave_transfer_request_completion_code =  UX_TRANSFER_BUFFER_OVERFLOW;
 801eb44:	693b      	ldr	r3, [r7, #16]
 801eb46:	2227      	movs	r2, #39	@ 0x27
 801eb48:	625a      	str	r2, [r3, #36]	@ 0x24
                ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801eb4a:	697b      	ldr	r3, [r7, #20]
 801eb4c:	685b      	ldr	r3, [r3, #4]
 801eb4e:	2208      	movs	r2, #8
 801eb50:	431a      	orrs	r2, r3
 801eb52:	697b      	ldr	r3, [r7, #20]
 801eb54:	605a      	str	r2, [r3, #4]
                if (transfer_request -> ux_slave_transfer_request_completion_function)
 801eb56:	693b      	ldr	r3, [r7, #16]
 801eb58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801eb5a:	2b00      	cmp	r3, #0
 801eb5c:	d01b      	beq.n	801eb96 <HAL_PCD_DataOutStageCallback+0x116>
                    transfer_request -> ux_slave_transfer_request_completion_function (transfer_request) ;
 801eb5e:	693b      	ldr	r3, [r7, #16]
 801eb60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801eb62:	693a      	ldr	r2, [r7, #16]
 801eb64:	0010      	movs	r0, r2
 801eb66:	4798      	blx	r3
}
 801eb68:	e015      	b.n	801eb96 <HAL_PCD_DataOutStageCallback+0x116>
        transfer_request -> ux_slave_transfer_request_actual_length =  HAL_PCD_EP_GetRxCount(hpcd, epnum);
 801eb6a:	1cfb      	adds	r3, r7, #3
 801eb6c:	781a      	ldrb	r2, [r3, #0]
 801eb6e:	687b      	ldr	r3, [r7, #4]
 801eb70:	0011      	movs	r1, r2
 801eb72:	0018      	movs	r0, r3
 801eb74:	f7f5 f815 	bl	8013ba2 <HAL_PCD_EP_GetRxCount>
 801eb78:	0002      	movs	r2, r0
 801eb7a:	693b      	ldr	r3, [r7, #16]
 801eb7c:	619a      	str	r2, [r3, #24]
        transfer_request -> ux_slave_transfer_request_completion_code =  UX_SUCCESS;
 801eb7e:	693b      	ldr	r3, [r7, #16]
 801eb80:	2200      	movs	r2, #0
 801eb82:	625a      	str	r2, [r3, #36]	@ 0x24
        transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_COMPLETED;
 801eb84:	693b      	ldr	r3, [r7, #16]
 801eb86:	2202      	movs	r2, #2
 801eb88:	601a      	str	r2, [r3, #0]
        ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_DONE;
 801eb8a:	697b      	ldr	r3, [r7, #20]
 801eb8c:	685b      	ldr	r3, [r3, #4]
 801eb8e:	2208      	movs	r2, #8
 801eb90:	431a      	orrs	r2, r3
 801eb92:	697b      	ldr	r3, [r7, #20]
 801eb94:	605a      	str	r2, [r3, #4]
}
 801eb96:	46c0      	nop			@ (mov r8, r8)
 801eb98:	46bd      	mov	sp, r7
 801eb9a:	b008      	add	sp, #32
 801eb9c:	bd80      	pop	{r7, pc}
 801eb9e:	46c0      	nop			@ (mov r8, r8)
 801eba0:	20003b20 	.word	0x20003b20

0801eba4 <HAL_PCD_ResetCallback>:
/*  01-31-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 801eba4:	b580      	push	{r7, lr}
 801eba6:	b082      	sub	sp, #8
 801eba8:	af00      	add	r7, sp, #0
 801ebaa:	6078      	str	r0, [r7, #4]

    /* If the device is attached or configured, we need to disconnect it.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state !=  UX_DEVICE_RESET)
 801ebac:	4b11      	ldr	r3, [pc, #68]	@ (801ebf4 <HAL_PCD_ResetCallback+0x50>)
 801ebae:	681b      	ldr	r3, [r3, #0]
 801ebb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ebb2:	2b00      	cmp	r3, #0
 801ebb4:	d001      	beq.n	801ebba <HAL_PCD_ResetCallback+0x16>
    {

        /* Disconnect the device.  */
        _ux_device_stack_disconnect();
 801ebb6:	f7fd fecd 	bl	801c954 <_ux_device_stack_disconnect>
    }

    /* Set USB Current Speed */
    switch(hpcd -> Init.speed)
 801ebba:	687b      	ldr	r3, [r7, #4]
 801ebbc:	795b      	ldrb	r3, [r3, #5]
 801ebbe:	2b02      	cmp	r3, #2
 801ebc0:	d106      	bne.n	801ebd0 <HAL_PCD_ResetCallback+0x2c>
        break;
#endif
    case PCD_SPEED_FULL:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801ebc2:	4b0c      	ldr	r3, [pc, #48]	@ (801ebf4 <HAL_PCD_ResetCallback+0x50>)
 801ebc4:	681a      	ldr	r2, [r3, #0]
 801ebc6:	23a0      	movs	r3, #160	@ 0xa0
 801ebc8:	005b      	lsls	r3, r3, #1
 801ebca:	2101      	movs	r1, #1
 801ebcc:	50d1      	str	r1, [r2, r3]
        break;
 801ebce:	e006      	b.n	801ebde <HAL_PCD_ResetCallback+0x3a>

    default:

        /* We are connected at full speed.  */
        _ux_system_slave -> ux_system_slave_speed =  UX_FULL_SPEED_DEVICE;
 801ebd0:	4b08      	ldr	r3, [pc, #32]	@ (801ebf4 <HAL_PCD_ResetCallback+0x50>)
 801ebd2:	681a      	ldr	r2, [r3, #0]
 801ebd4:	23a0      	movs	r3, #160	@ 0xa0
 801ebd6:	005b      	lsls	r3, r3, #1
 801ebd8:	2101      	movs	r1, #1
 801ebda:	50d1      	str	r1, [r2, r3]
        break;
 801ebdc:	46c0      	nop			@ (mov r8, r8)
    }

    /* Complete the device initialization.  */
    _ux_dcd_stm32_initialize_complete();
 801ebde:	f000 fa63 	bl	801f0a8 <_ux_dcd_stm32_initialize_complete>

    /* Mark the device as attached now.  */
    _ux_system_slave -> ux_system_slave_device.ux_slave_device_state =  UX_DEVICE_ATTACHED;
 801ebe2:	4b04      	ldr	r3, [pc, #16]	@ (801ebf4 <HAL_PCD_ResetCallback+0x50>)
 801ebe4:	681b      	ldr	r3, [r3, #0]
 801ebe6:	2201      	movs	r2, #1
 801ebe8:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801ebea:	46c0      	nop			@ (mov r8, r8)
 801ebec:	46bd      	mov	sp, r7
 801ebee:	b002      	add	sp, #8
 801ebf0:	bd80      	pop	{r7, pc}
 801ebf2:	46c0      	nop			@ (mov r8, r8)
 801ebf4:	20003b20 	.word	0x20003b20

0801ebf8 <HAL_PCD_SuspendCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 801ebf8:	b580      	push	{r7, lr}
 801ebfa:	b082      	sub	sp, #8
 801ebfc:	af00      	add	r7, sp, #0
 801ebfe:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ec00:	4b08      	ldr	r3, [pc, #32]	@ (801ec24 <HAL_PCD_SuspendCallback+0x2c>)
 801ec02:	681a      	ldr	r2, [r3, #0]
 801ec04:	23b2      	movs	r3, #178	@ 0xb2
 801ec06:	005b      	lsls	r3, r3, #1
 801ec08:	58d3      	ldr	r3, [r2, r3]
 801ec0a:	2b00      	cmp	r3, #0
 801ec0c:	d006      	beq.n	801ec1c <HAL_PCD_SuspendCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_SUSPENDED);
 801ec0e:	4b05      	ldr	r3, [pc, #20]	@ (801ec24 <HAL_PCD_SuspendCallback+0x2c>)
 801ec10:	681a      	ldr	r2, [r3, #0]
 801ec12:	23b2      	movs	r3, #178	@ 0xb2
 801ec14:	005b      	lsls	r3, r3, #1
 801ec16:	58d3      	ldr	r3, [r2, r3]
 801ec18:	20f4      	movs	r0, #244	@ 0xf4
 801ec1a:	4798      	blx	r3
    }
}
 801ec1c:	46c0      	nop			@ (mov r8, r8)
 801ec1e:	46bd      	mov	sp, r7
 801ec20:	b002      	add	sp, #8
 801ec22:	bd80      	pop	{r7, pc}
 801ec24:	20003b20 	.word	0x20003b20

0801ec28 <HAL_PCD_ResumeCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 801ec28:	b580      	push	{r7, lr}
 801ec2a:	b082      	sub	sp, #8
 801ec2c:	af00      	add	r7, sp, #0
 801ec2e:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ec30:	4b08      	ldr	r3, [pc, #32]	@ (801ec54 <HAL_PCD_ResumeCallback+0x2c>)
 801ec32:	681a      	ldr	r2, [r3, #0]
 801ec34:	23b2      	movs	r3, #178	@ 0xb2
 801ec36:	005b      	lsls	r3, r3, #1
 801ec38:	58d3      	ldr	r3, [r2, r3]
 801ec3a:	2b00      	cmp	r3, #0
 801ec3c:	d006      	beq.n	801ec4c <HAL_PCD_ResumeCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_DEVICE_RESUMED);
 801ec3e:	4b05      	ldr	r3, [pc, #20]	@ (801ec54 <HAL_PCD_ResumeCallback+0x2c>)
 801ec40:	681a      	ldr	r2, [r3, #0]
 801ec42:	23b2      	movs	r3, #178	@ 0xb2
 801ec44:	005b      	lsls	r3, r3, #1
 801ec46:	58d3      	ldr	r3, [r2, r3]
 801ec48:	20f3      	movs	r0, #243	@ 0xf3
 801ec4a:	4798      	blx	r3
    }
}
 801ec4c:	46c0      	nop			@ (mov r8, r8)
 801ec4e:	46bd      	mov	sp, r7
 801ec50:	b002      	add	sp, #8
 801ec52:	bd80      	pop	{r7, pc}
 801ec54:	20003b20 	.word	0x20003b20

0801ec58 <HAL_PCD_SOFCallback>:
/*  07-29-2022     Chaoqiong Xiao           Modified comment(s),          */
/*                                            resulting in version 6.1.12 */
/*                                                                        */
/**************************************************************************/
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 801ec58:	b580      	push	{r7, lr}
 801ec5a:	b082      	sub	sp, #8
 801ec5c:	af00      	add	r7, sp, #0
 801ec5e:	6078      	str	r0, [r7, #4]

    /* Check the status change callback.  */
    if (_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801ec60:	4b08      	ldr	r3, [pc, #32]	@ (801ec84 <HAL_PCD_SOFCallback+0x2c>)
 801ec62:	681a      	ldr	r2, [r3, #0]
 801ec64:	23b2      	movs	r3, #178	@ 0xb2
 801ec66:	005b      	lsls	r3, r3, #1
 801ec68:	58d3      	ldr	r3, [r2, r3]
 801ec6a:	2b00      	cmp	r3, #0
 801ec6c:	d006      	beq.n	801ec7c <HAL_PCD_SOFCallback+0x24>
    {

       /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DCD_STM32_SOF_RECEIVED);
 801ec6e:	4b05      	ldr	r3, [pc, #20]	@ (801ec84 <HAL_PCD_SOFCallback+0x2c>)
 801ec70:	681a      	ldr	r2, [r3, #0]
 801ec72:	23b2      	movs	r3, #178	@ 0xb2
 801ec74:	005b      	lsls	r3, r3, #1
 801ec76:	58d3      	ldr	r3, [r2, r3]
 801ec78:	20f0      	movs	r0, #240	@ 0xf0
 801ec7a:	4798      	blx	r3
    }
}
 801ec7c:	46c0      	nop			@ (mov r8, r8)
 801ec7e:	46bd      	mov	sp, r7
 801ec80:	b002      	add	sp, #8
 801ec82:	bd80      	pop	{r7, pc}
 801ec84:	20003b20 	.word	0x20003b20

0801ec88 <_stm32_ed_get>:
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
    PCD_HandleTypeDef   *pcd_handle;
} UX_DCD_STM32;

static inline struct UX_DCD_STM32_ED_STRUCT *_stm32_ed_get(UX_DCD_STM32 *dcd_stm32, ULONG ep_addr)
{
 801ec88:	b580      	push	{r7, lr}
 801ec8a:	b084      	sub	sp, #16
 801ec8c:	af00      	add	r7, sp, #0
 801ec8e:	6078      	str	r0, [r7, #4]
 801ec90:	6039      	str	r1, [r7, #0]
#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
ULONG ep_dir = ep_addr & 0x80u;
 801ec92:	683b      	ldr	r3, [r7, #0]
 801ec94:	2280      	movs	r2, #128	@ 0x80
 801ec96:	4013      	ands	r3, r2
 801ec98:	60fb      	str	r3, [r7, #12]
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */
ULONG ep_num = ep_addr & 0x7Fu;
 801ec9a:	683b      	ldr	r3, [r7, #0]
 801ec9c:	227f      	movs	r2, #127	@ 0x7f
 801ec9e:	4013      	ands	r3, r2
 801eca0:	60bb      	str	r3, [r7, #8]

    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801eca2:	68bb      	ldr	r3, [r7, #8]
 801eca4:	2b05      	cmp	r3, #5
 801eca6:	d807      	bhi.n	801ecb8 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801eca8:	687b      	ldr	r3, [r7, #4]
 801ecaa:	2294      	movs	r2, #148	@ 0x94
 801ecac:	589b      	ldr	r3, [r3, r2]
 801ecae:	791b      	ldrb	r3, [r3, #4]
 801ecb0:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ecb2:	68bb      	ldr	r3, [r7, #8]
 801ecb4:	4293      	cmp	r3, r2
 801ecb6:	d301      	bcc.n	801ecbc <_stm32_ed_get+0x34>
        return(UX_NULL);
 801ecb8:	2300      	movs	r3, #0
 801ecba:	e014      	b.n	801ece6 <_stm32_ed_get+0x5e>

#if defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT)
    if (ep_dir)
 801ecbc:	68fb      	ldr	r3, [r7, #12]
 801ecbe:	2b00      	cmp	r3, #0
 801ecc0:	d009      	beq.n	801ecd6 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801ecc2:	68ba      	ldr	r2, [r7, #8]
 801ecc4:	0013      	movs	r3, r2
 801ecc6:	005b      	lsls	r3, r3, #1
 801ecc8:	189b      	adds	r3, r3, r2
 801ecca:	009b      	lsls	r3, r3, #2
 801eccc:	3348      	adds	r3, #72	@ 0x48
 801ecce:	687a      	ldr	r2, [r7, #4]
 801ecd0:	18d3      	adds	r3, r2, r3
 801ecd2:	3304      	adds	r3, #4
 801ecd4:	e007      	b.n	801ece6 <_stm32_ed_get+0x5e>
#endif /* defined(UX_DEVICE_BIDIRECTIONAL_ENDPOINT_SUPPORT) */

    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801ecd6:	68ba      	ldr	r2, [r7, #8]
 801ecd8:	0013      	movs	r3, r2
 801ecda:	005b      	lsls	r3, r3, #1
 801ecdc:	189b      	adds	r3, r3, r2
 801ecde:	009b      	lsls	r3, r3, #2
 801ece0:	687a      	ldr	r2, [r7, #4]
 801ece2:	18d3      	adds	r3, r2, r3
 801ece4:	3304      	adds	r3, #4
}
 801ece6:	0018      	movs	r0, r3
 801ece8:	46bd      	mov	sp, r7
 801ecea:	b004      	add	sp, #16
 801ecec:	bd80      	pop	{r7, pc}

0801ecee <_ux_dcd_stm32_endpoint_create>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_create(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ecee:	b590      	push	{r4, r7, lr}
 801ecf0:	b085      	sub	sp, #20
 801ecf2:	af00      	add	r7, sp, #0
 801ecf4:	6078      	str	r0, [r7, #4]
 801ecf6:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED     *ed;
ULONG               stm32_endpoint_index;


    /* The endpoint index in the array of the STM32 must match the endpoint number.  */
    stm32_endpoint_index =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & ~UX_ENDPOINT_DIRECTION;
 801ecf8:	683b      	ldr	r3, [r7, #0]
 801ecfa:	7b9b      	ldrb	r3, [r3, #14]
 801ecfc:	001a      	movs	r2, r3
 801ecfe:	2380      	movs	r3, #128	@ 0x80
 801ed00:	439a      	bics	r2, r3
 801ed02:	0013      	movs	r3, r2
 801ed04:	60fb      	str	r3, [r7, #12]

    /* Get STM32 ED.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801ed06:	683b      	ldr	r3, [r7, #0]
 801ed08:	7b9b      	ldrb	r3, [r3, #14]
 801ed0a:	001a      	movs	r2, r3
 801ed0c:	687b      	ldr	r3, [r7, #4]
 801ed0e:	0011      	movs	r1, r2
 801ed10:	0018      	movs	r0, r3
 801ed12:	f7ff ffb9 	bl	801ec88 <_stm32_ed_get>
 801ed16:	0003      	movs	r3, r0
 801ed18:	60bb      	str	r3, [r7, #8]

    if (ed == UX_NULL)
 801ed1a:	68bb      	ldr	r3, [r7, #8]
 801ed1c:	2b00      	cmp	r3, #0
 801ed1e:	d101      	bne.n	801ed24 <_ux_dcd_stm32_endpoint_create+0x36>
        return(UX_NO_ED_AVAILABLE);
 801ed20:	2314      	movs	r3, #20
 801ed22:	e02f      	b.n	801ed84 <_ux_dcd_stm32_endpoint_create+0x96>

    /* Check the endpoint status, if it is free, reserve it. If not reject this endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801ed24:	68bb      	ldr	r3, [r7, #8]
 801ed26:	685b      	ldr	r3, [r3, #4]
 801ed28:	2201      	movs	r2, #1
 801ed2a:	4013      	ands	r3, r2
 801ed2c:	d129      	bne.n	801ed82 <_ux_dcd_stm32_endpoint_create+0x94>
    {

        /* We can use this endpoint.  */
        ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_USED;
 801ed2e:	68bb      	ldr	r3, [r7, #8]
 801ed30:	685b      	ldr	r3, [r3, #4]
 801ed32:	2201      	movs	r2, #1
 801ed34:	431a      	orrs	r2, r3
 801ed36:	68bb      	ldr	r3, [r7, #8]
 801ed38:	605a      	str	r2, [r3, #4]

        /* Keep the physical endpoint address in the endpoint container.  */
        endpoint -> ux_slave_endpoint_ed =  (VOID *) ed;
 801ed3a:	683b      	ldr	r3, [r7, #0]
 801ed3c:	68ba      	ldr	r2, [r7, #8]
 801ed3e:	609a      	str	r2, [r3, #8]

        /* Save the endpoint pointer.  */
        ed -> ux_dcd_stm32_ed_endpoint =  endpoint;
 801ed40:	68bb      	ldr	r3, [r7, #8]
 801ed42:	683a      	ldr	r2, [r7, #0]
 801ed44:	601a      	str	r2, [r3, #0]

        /* And its index.  */
        ed -> ux_dcd_stm32_ed_index =  stm32_endpoint_index;
 801ed46:	68fb      	ldr	r3, [r7, #12]
 801ed48:	b2da      	uxtb	r2, r3
 801ed4a:	68bb      	ldr	r3, [r7, #8]
 801ed4c:	725a      	strb	r2, [r3, #9]

        /* And its direction.  */
        ed -> ux_dcd_stm32_ed_direction =  endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress & UX_ENDPOINT_DIRECTION;
 801ed4e:	683b      	ldr	r3, [r7, #0]
 801ed50:	7b9b      	ldrb	r3, [r3, #14]
 801ed52:	227f      	movs	r2, #127	@ 0x7f
 801ed54:	4393      	bics	r3, r2
 801ed56:	b2da      	uxtb	r2, r3
 801ed58:	68bb      	ldr	r3, [r7, #8]
 801ed5a:	729a      	strb	r2, [r3, #10]

        /* Check if it is non-control endpoint.  */
        if (stm32_endpoint_index != 0)
 801ed5c:	68fb      	ldr	r3, [r7, #12]
 801ed5e:	2b00      	cmp	r3, #0
 801ed60:	d00d      	beq.n	801ed7e <_ux_dcd_stm32_endpoint_create+0x90>
        {

            /* Open the endpoint.  */
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801ed62:	687b      	ldr	r3, [r7, #4]
 801ed64:	2294      	movs	r2, #148	@ 0x94
 801ed66:	5898      	ldr	r0, [r3, r2]
 801ed68:	683b      	ldr	r3, [r7, #0]
 801ed6a:	7b99      	ldrb	r1, [r3, #14]
 801ed6c:	683b      	ldr	r3, [r7, #0]
 801ed6e:	8a1a      	ldrh	r2, [r3, #16]
                            endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize,
                            endpoint -> ux_slave_endpoint_descriptor.bmAttributes & UX_MASK_ENDPOINT_TYPE);
 801ed70:	683b      	ldr	r3, [r7, #0]
 801ed72:	7bdb      	ldrb	r3, [r3, #15]
            HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress,
 801ed74:	2403      	movs	r4, #3
 801ed76:	4023      	ands	r3, r4
 801ed78:	b2db      	uxtb	r3, r3
 801ed7a:	f7f4 fe19 	bl	80139b0 <HAL_PCD_EP_Open>
        }

        /* Return successful completion.  */
        return(UX_SUCCESS);
 801ed7e:	2300      	movs	r3, #0
 801ed80:	e000      	b.n	801ed84 <_ux_dcd_stm32_endpoint_create+0x96>
    }

    /* Return an error.  */
    return(UX_NO_ED_AVAILABLE);
 801ed82:	2314      	movs	r3, #20
}
 801ed84:	0018      	movs	r0, r3
 801ed86:	46bd      	mov	sp, r7
 801ed88:	b005      	add	sp, #20
 801ed8a:	bd90      	pop	{r4, r7, pc}

0801ed8c <_ux_dcd_stm32_endpoint_destroy>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_destroy(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ed8c:	b580      	push	{r7, lr}
 801ed8e:	b084      	sub	sp, #16
 801ed90:	af00      	add	r7, sp, #0
 801ed92:	6078      	str	r0, [r7, #4]
 801ed94:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Keep the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ed96:	683b      	ldr	r3, [r7, #0]
 801ed98:	689b      	ldr	r3, [r3, #8]
 801ed9a:	60fb      	str	r3, [r7, #12]

    /* We can free this endpoint.  */
    ed -> ux_dcd_stm32_ed_status =  UX_DCD_STM32_ED_STATUS_UNUSED;
 801ed9c:	68fb      	ldr	r3, [r7, #12]
 801ed9e:	2200      	movs	r2, #0
 801eda0:	605a      	str	r2, [r3, #4]

    /* Deactivate the endpoint.  */
    HAL_PCD_EP_Close(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801eda2:	687b      	ldr	r3, [r7, #4]
 801eda4:	2294      	movs	r2, #148	@ 0x94
 801eda6:	589a      	ldr	r2, [r3, r2]
 801eda8:	683b      	ldr	r3, [r7, #0]
 801edaa:	7b9b      	ldrb	r3, [r3, #14]
 801edac:	0019      	movs	r1, r3
 801edae:	0010      	movs	r0, r2
 801edb0:	f7f4 fe6f 	bl	8013a92 <HAL_PCD_EP_Close>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801edb4:	2300      	movs	r3, #0
}
 801edb6:	0018      	movs	r0, r3
 801edb8:	46bd      	mov	sp, r7
 801edba:	b004      	add	sp, #16
 801edbc:	bd80      	pop	{r7, pc}
	...

0801edc0 <_ux_dcd_stm32_endpoint_reset>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_reset(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801edc0:	b580      	push	{r7, lr}
 801edc2:	b084      	sub	sp, #16
 801edc4:	af00      	add	r7, sp, #0
 801edc6:	6078      	str	r0, [r7, #4]
 801edc8:	6039      	str	r1, [r7, #0]
UX_INTERRUPT_SAVE_AREA
UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801edca:	683b      	ldr	r3, [r7, #0]
 801edcc:	689b      	ldr	r3, [r3, #8]
 801edce:	60fb      	str	r3, [r7, #12]

    UX_DISABLE
 801edd0:	f000 fb6e 	bl	801f4b0 <_ux_utility_interrupt_disable>
 801edd4:	0003      	movs	r3, r0
 801edd6:	60bb      	str	r3, [r7, #8]

    /* Set the status of the endpoint to not stalled.  */
    ed -> ux_dcd_stm32_ed_status &= ~(UX_DCD_STM32_ED_STATUS_STALLED |
 801edd8:	68fb      	ldr	r3, [r7, #12]
 801edda:	685b      	ldr	r3, [r3, #4]
 801eddc:	4a10      	ldr	r2, [pc, #64]	@ (801ee20 <_ux_dcd_stm32_endpoint_reset+0x60>)
 801edde:	401a      	ands	r2, r3
 801ede0:	68fb      	ldr	r3, [r7, #12]
 801ede2:	605a      	str	r2, [r3, #4]
                                      UX_DCD_STM32_ED_STATUS_DONE |
                                      UX_DCD_STM32_ED_STATUS_SETUP);

    /* Set the state of the endpoint to IDLE.  */
    ed -> ux_dcd_stm32_ed_state =  UX_DCD_STM32_ED_STATE_IDLE;
 801ede4:	68fb      	ldr	r3, [r7, #12]
 801ede6:	2200      	movs	r2, #0
 801ede8:	721a      	strb	r2, [r3, #8]

    /* Clear STALL condition.  */
    HAL_PCD_EP_ClrStall(dcd_stm32 -> pcd_handle, endpoint -> ux_slave_endpoint_descriptor.bEndpointAddress);
 801edea:	687b      	ldr	r3, [r7, #4]
 801edec:	2294      	movs	r2, #148	@ 0x94
 801edee:	589a      	ldr	r2, [r3, r2]
 801edf0:	683b      	ldr	r3, [r7, #0]
 801edf2:	7b9b      	ldrb	r3, [r3, #14]
 801edf4:	0019      	movs	r1, r3
 801edf6:	0010      	movs	r0, r2
 801edf8:	f7f4 ff84 	bl	8013d04 <HAL_PCD_EP_ClrStall>

    /* Flush buffer.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801edfc:	687b      	ldr	r3, [r7, #4]
 801edfe:	2294      	movs	r2, #148	@ 0x94
 801ee00:	589a      	ldr	r2, [r3, r2]
 801ee02:	683b      	ldr	r3, [r7, #0]
 801ee04:	7b9b      	ldrb	r3, [r3, #14]
 801ee06:	0019      	movs	r1, r3
 801ee08:	0010      	movs	r0, r2
 801ee0a:	f7f5 f810 	bl	8013e2e <HAL_PCD_EP_Flush>
    /* Wakeup pending thread.  */
    if (endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore.tx_semaphore_suspended_count)
        _ux_utility_semaphore_put(&endpoint -> ux_slave_endpoint_transfer_request.ux_slave_transfer_request_semaphore);
#endif

    UX_RESTORE
 801ee0e:	68bb      	ldr	r3, [r7, #8]
 801ee10:	0018      	movs	r0, r3
 801ee12:	f000 fb5c 	bl	801f4ce <_ux_utility_interrupt_restore>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801ee16:	2300      	movs	r3, #0
}
 801ee18:	0018      	movs	r0, r3
 801ee1a:	46bd      	mov	sp, r7
 801ee1c:	b004      	add	sp, #16
 801ee1e:	bd80      	pop	{r7, pc}
 801ee20:	fffffcf3 	.word	0xfffffcf3

0801ee24 <_ux_dcd_stm32_endpoint_stall>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_stall(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_ENDPOINT *endpoint)
{
 801ee24:	b580      	push	{r7, lr}
 801ee26:	b084      	sub	sp, #16
 801ee28:	af00      	add	r7, sp, #0
 801ee2a:	6078      	str	r0, [r7, #4]
 801ee2c:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED     *ed;


    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801ee2e:	683b      	ldr	r3, [r7, #0]
 801ee30:	689b      	ldr	r3, [r3, #8]
 801ee32:	60fb      	str	r3, [r7, #12]

    /* Set the endpoint to stall.  */
    ed -> ux_dcd_stm32_ed_status |=  UX_DCD_STM32_ED_STATUS_STALLED;
 801ee34:	68fb      	ldr	r3, [r7, #12]
 801ee36:	685b      	ldr	r3, [r3, #4]
 801ee38:	2204      	movs	r2, #4
 801ee3a:	431a      	orrs	r2, r3
 801ee3c:	68fb      	ldr	r3, [r7, #12]
 801ee3e:	605a      	str	r2, [r3, #4]

    /* Stall the endpoint.  */
    HAL_PCD_EP_SetStall(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress | ed -> ux_dcd_stm32_ed_direction);
 801ee40:	687b      	ldr	r3, [r7, #4]
 801ee42:	2294      	movs	r2, #148	@ 0x94
 801ee44:	5898      	ldr	r0, [r3, r2]
 801ee46:	683b      	ldr	r3, [r7, #0]
 801ee48:	7b9a      	ldrb	r2, [r3, #14]
 801ee4a:	68fb      	ldr	r3, [r7, #12]
 801ee4c:	7a9b      	ldrb	r3, [r3, #10]
 801ee4e:	4313      	orrs	r3, r2
 801ee50:	b2db      	uxtb	r3, r3
 801ee52:	0019      	movs	r1, r3
 801ee54:	f7f4 fefa 	bl	8013c4c <HAL_PCD_EP_SetStall>

    /* This function never fails.  */
    return(UX_SUCCESS);
 801ee58:	2300      	movs	r3, #0
}
 801ee5a:	0018      	movs	r0, r3
 801ee5c:	46bd      	mov	sp, r7
 801ee5e:	b004      	add	sp, #16
 801ee60:	bd80      	pop	{r7, pc}

0801ee62 <_stm32_ed_get>:
{
 801ee62:	b580      	push	{r7, lr}
 801ee64:	b084      	sub	sp, #16
 801ee66:	af00      	add	r7, sp, #0
 801ee68:	6078      	str	r0, [r7, #4]
 801ee6a:	6039      	str	r1, [r7, #0]
ULONG ep_dir = ep_addr & 0x80u;
 801ee6c:	683b      	ldr	r3, [r7, #0]
 801ee6e:	2280      	movs	r2, #128	@ 0x80
 801ee70:	4013      	ands	r3, r2
 801ee72:	60fb      	str	r3, [r7, #12]
ULONG ep_num = ep_addr & 0x7Fu;
 801ee74:	683b      	ldr	r3, [r7, #0]
 801ee76:	227f      	movs	r2, #127	@ 0x7f
 801ee78:	4013      	ands	r3, r2
 801ee7a:	60bb      	str	r3, [r7, #8]
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ee7c:	68bb      	ldr	r3, [r7, #8]
 801ee7e:	2b05      	cmp	r3, #5
 801ee80:	d807      	bhi.n	801ee92 <_stm32_ed_get+0x30>
        ep_num >= dcd_stm32->pcd_handle->Init.dev_endpoints)
 801ee82:	687b      	ldr	r3, [r7, #4]
 801ee84:	2294      	movs	r2, #148	@ 0x94
 801ee86:	589b      	ldr	r3, [r3, r2]
 801ee88:	791b      	ldrb	r3, [r3, #4]
 801ee8a:	001a      	movs	r2, r3
    if (ep_num >= UX_DCD_STM32_MAX_ED ||
 801ee8c:	68bb      	ldr	r3, [r7, #8]
 801ee8e:	4293      	cmp	r3, r2
 801ee90:	d301      	bcc.n	801ee96 <_stm32_ed_get+0x34>
        return(UX_NULL);
 801ee92:	2300      	movs	r3, #0
 801ee94:	e014      	b.n	801eec0 <_stm32_ed_get+0x5e>
    if (ep_dir)
 801ee96:	68fb      	ldr	r3, [r7, #12]
 801ee98:	2b00      	cmp	r3, #0
 801ee9a:	d009      	beq.n	801eeb0 <_stm32_ed_get+0x4e>
        return(&dcd_stm32->ux_dcd_stm32_ed_in[ep_num]);
 801ee9c:	68ba      	ldr	r2, [r7, #8]
 801ee9e:	0013      	movs	r3, r2
 801eea0:	005b      	lsls	r3, r3, #1
 801eea2:	189b      	adds	r3, r3, r2
 801eea4:	009b      	lsls	r3, r3, #2
 801eea6:	3348      	adds	r3, #72	@ 0x48
 801eea8:	687a      	ldr	r2, [r7, #4]
 801eeaa:	18d3      	adds	r3, r2, r3
 801eeac:	3304      	adds	r3, #4
 801eeae:	e007      	b.n	801eec0 <_stm32_ed_get+0x5e>
    return(&dcd_stm32->ux_dcd_stm32_ed[ep_num]);
 801eeb0:	68ba      	ldr	r2, [r7, #8]
 801eeb2:	0013      	movs	r3, r2
 801eeb4:	005b      	lsls	r3, r3, #1
 801eeb6:	189b      	adds	r3, r3, r2
 801eeb8:	009b      	lsls	r3, r3, #2
 801eeba:	687a      	ldr	r2, [r7, #4]
 801eebc:	18d3      	adds	r3, r2, r3
 801eebe:	3304      	adds	r3, #4
}
 801eec0:	0018      	movs	r0, r3
 801eec2:	46bd      	mov	sp, r7
 801eec4:	b004      	add	sp, #16
 801eec6:	bd80      	pop	{r7, pc}

0801eec8 <_ux_dcd_stm32_endpoint_status>:
/*                                            added bi-dir EP support,    */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_endpoint_status(UX_DCD_STM32 *dcd_stm32, ULONG endpoint_index)
{
 801eec8:	b580      	push	{r7, lr}
 801eeca:	b084      	sub	sp, #16
 801eecc:	af00      	add	r7, sp, #0
 801eece:	6078      	str	r0, [r7, #4]
 801eed0:	6039      	str	r1, [r7, #0]

UX_DCD_STM32_ED      *ed;


    /* Fetch the address of the physical endpoint.  */
    ed = _stm32_ed_get(dcd_stm32, endpoint_index);
 801eed2:	683a      	ldr	r2, [r7, #0]
 801eed4:	687b      	ldr	r3, [r7, #4]
 801eed6:	0011      	movs	r1, r2
 801eed8:	0018      	movs	r0, r3
 801eeda:	f7ff ffc2 	bl	801ee62 <_stm32_ed_get>
 801eede:	0003      	movs	r3, r0
 801eee0:	60fb      	str	r3, [r7, #12]

    /* Check the endpoint status, if it is free, we have a illegal endpoint.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_USED) == 0)
 801eee2:	68fb      	ldr	r3, [r7, #12]
 801eee4:	685b      	ldr	r3, [r3, #4]
 801eee6:	2201      	movs	r2, #1
 801eee8:	4013      	ands	r3, r2
 801eeea:	d101      	bne.n	801eef0 <_ux_dcd_stm32_endpoint_status+0x28>
        return(UX_ERROR);
 801eeec:	23ff      	movs	r3, #255	@ 0xff
 801eeee:	e007      	b.n	801ef00 <_ux_dcd_stm32_endpoint_status+0x38>

    /* Check if the endpoint is stalled.  */
    if ((ed -> ux_dcd_stm32_ed_status & UX_DCD_STM32_ED_STATUS_STALLED) == 0)
 801eef0:	68fb      	ldr	r3, [r7, #12]
 801eef2:	685b      	ldr	r3, [r3, #4]
 801eef4:	2204      	movs	r2, #4
 801eef6:	4013      	ands	r3, r2
 801eef8:	d101      	bne.n	801eefe <_ux_dcd_stm32_endpoint_status+0x36>
        return(UX_FALSE);
 801eefa:	2300      	movs	r3, #0
 801eefc:	e000      	b.n	801ef00 <_ux_dcd_stm32_endpoint_status+0x38>
    else
        return(UX_TRUE);
 801eefe:	2301      	movs	r3, #1
}
 801ef00:	0018      	movs	r0, r3
 801ef02:	46bd      	mov	sp, r7
 801ef04:	b004      	add	sp, #16
 801ef06:	bd80      	pop	{r7, pc}

0801ef08 <_ux_dcd_stm32_frame_number_get>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_frame_number_get(UX_DCD_STM32 *dcd_stm32, ULONG *frame_number)
{
 801ef08:	b580      	push	{r7, lr}
 801ef0a:	b082      	sub	sp, #8
 801ef0c:	af00      	add	r7, sp, #0
 801ef0e:	6078      	str	r0, [r7, #4]
 801ef10:	6039      	str	r1, [r7, #0]

    /* This function never fails. */
    return(UX_SUCCESS);
 801ef12:	2300      	movs	r3, #0
}
 801ef14:	0018      	movs	r0, r3
 801ef16:	46bd      	mov	sp, r7
 801ef18:	b002      	add	sp, #8
 801ef1a:	bd80      	pop	{r7, pc}

0801ef1c <_ux_dcd_stm32_function>:
/*                                            added standalone support,   */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_function(UX_SLAVE_DCD *dcd, UINT function, VOID *parameter)
{
 801ef1c:	b580      	push	{r7, lr}
 801ef1e:	b086      	sub	sp, #24
 801ef20:	af00      	add	r7, sp, #0
 801ef22:	60f8      	str	r0, [r7, #12]
 801ef24:	60b9      	str	r1, [r7, #8]
 801ef26:	607a      	str	r2, [r7, #4]
UINT             status;
UX_DCD_STM32     *dcd_stm32;


    /* Check the status of the controller.  */
    if (dcd -> ux_slave_dcd_status == UX_UNUSED)
 801ef28:	68fb      	ldr	r3, [r7, #12]
 801ef2a:	681b      	ldr	r3, [r3, #0]
 801ef2c:	2b00      	cmp	r3, #0
 801ef2e:	d106      	bne.n	801ef3e <_ux_dcd_stm32_function+0x22>
    {

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_CONTROLLER_UNKNOWN);
 801ef30:	2255      	movs	r2, #85	@ 0x55
 801ef32:	2102      	movs	r1, #2
 801ef34:	2002      	movs	r0, #2
 801ef36:	f7fe fb29 	bl	801d58c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_CONTROLLER_UNKNOWN, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        return(UX_CONTROLLER_UNKNOWN);
 801ef3a:	2355      	movs	r3, #85	@ 0x55
 801ef3c:	e07e      	b.n	801f03c <_ux_dcd_stm32_function+0x120>
    }

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 =  (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801ef3e:	68fb      	ldr	r3, [r7, #12]
 801ef40:	69db      	ldr	r3, [r3, #28]
 801ef42:	613b      	str	r3, [r7, #16]

    /* Look at the function and route it.  */
    switch(function)
 801ef44:	68bb      	ldr	r3, [r7, #8]
 801ef46:	3b0a      	subs	r3, #10
 801ef48:	2b0b      	cmp	r3, #11
 801ef4a:	d86e      	bhi.n	801f02a <_ux_dcd_stm32_function+0x10e>
 801ef4c:	009a      	lsls	r2, r3, #2
 801ef4e:	4b3d      	ldr	r3, [pc, #244]	@ (801f044 <_ux_dcd_stm32_function+0x128>)
 801ef50:	18d3      	adds	r3, r2, r3
 801ef52:	681b      	ldr	r3, [r3, #0]
 801ef54:	469f      	mov	pc, r3
    {

    case UX_DCD_GET_FRAME_NUMBER:

        status =  _ux_dcd_stm32_frame_number_get(dcd_stm32, (ULONG *) parameter);
 801ef56:	687a      	ldr	r2, [r7, #4]
 801ef58:	693b      	ldr	r3, [r7, #16]
 801ef5a:	0011      	movs	r1, r2
 801ef5c:	0018      	movs	r0, r3
 801ef5e:	f7ff ffd3 	bl	801ef08 <_ux_dcd_stm32_frame_number_get>
 801ef62:	0003      	movs	r3, r0
 801ef64:	617b      	str	r3, [r7, #20]
        break;
 801ef66:	e068      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_REQUEST:

#if defined(UX_DEVICE_STANDALONE)
        status =  _ux_dcd_stm32_transfer_run(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
 801ef68:	687a      	ldr	r2, [r7, #4]
 801ef6a:	693b      	ldr	r3, [r7, #16]
 801ef6c:	0011      	movs	r1, r2
 801ef6e:	0018      	movs	r0, r3
 801ef70:	f000 f98c 	bl	801f28c <_ux_dcd_stm32_transfer_run>
 801ef74:	0003      	movs	r3, r0
 801ef76:	617b      	str	r3, [r7, #20]
#else
        status =  _ux_dcd_stm32_transfer_request(dcd_stm32, (UX_SLAVE_TRANSFER *) parameter);
#endif /* defined(UX_DEVICE_STANDALONE) */
        break;
 801ef78:	e05f      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_TRANSFER_ABORT:
        status = _ux_dcd_stm32_transfer_abort(dcd_stm32, parameter);
 801ef7a:	687a      	ldr	r2, [r7, #4]
 801ef7c:	693b      	ldr	r3, [r7, #16]
 801ef7e:	0011      	movs	r1, r2
 801ef80:	0018      	movs	r0, r3
 801ef82:	f000 f963 	bl	801f24c <_ux_dcd_stm32_transfer_abort>
 801ef86:	0003      	movs	r3, r0
 801ef88:	617b      	str	r3, [r7, #20]
        break;
 801ef8a:	e056      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CREATE_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_create(dcd_stm32, parameter);
 801ef8c:	687a      	ldr	r2, [r7, #4]
 801ef8e:	693b      	ldr	r3, [r7, #16]
 801ef90:	0011      	movs	r1, r2
 801ef92:	0018      	movs	r0, r3
 801ef94:	f7ff feab 	bl	801ecee <_ux_dcd_stm32_endpoint_create>
 801ef98:	0003      	movs	r3, r0
 801ef9a:	617b      	str	r3, [r7, #20]
        break;
 801ef9c:	e04d      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_DESTROY_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_destroy(dcd_stm32, parameter);
 801ef9e:	687a      	ldr	r2, [r7, #4]
 801efa0:	693b      	ldr	r3, [r7, #16]
 801efa2:	0011      	movs	r1, r2
 801efa4:	0018      	movs	r0, r3
 801efa6:	f7ff fef1 	bl	801ed8c <_ux_dcd_stm32_endpoint_destroy>
 801efaa:	0003      	movs	r3, r0
 801efac:	617b      	str	r3, [r7, #20]
        break;
 801efae:	e044      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_RESET_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_reset(dcd_stm32, parameter);
 801efb0:	687a      	ldr	r2, [r7, #4]
 801efb2:	693b      	ldr	r3, [r7, #16]
 801efb4:	0011      	movs	r1, r2
 801efb6:	0018      	movs	r0, r3
 801efb8:	f7ff ff02 	bl	801edc0 <_ux_dcd_stm32_endpoint_reset>
 801efbc:	0003      	movs	r3, r0
 801efbe:	617b      	str	r3, [r7, #20]
        break;
 801efc0:	e03b      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_STALL_ENDPOINT:

        status =  _ux_dcd_stm32_endpoint_stall(dcd_stm32, parameter);
 801efc2:	687a      	ldr	r2, [r7, #4]
 801efc4:	693b      	ldr	r3, [r7, #16]
 801efc6:	0011      	movs	r1, r2
 801efc8:	0018      	movs	r0, r3
 801efca:	f7ff ff2b 	bl	801ee24 <_ux_dcd_stm32_endpoint_stall>
 801efce:	0003      	movs	r3, r0
 801efd0:	617b      	str	r3, [r7, #20]
        break;
 801efd2:	e032      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_SET_DEVICE_ADDRESS:

        status =  HAL_PCD_SetAddress(dcd_stm32 -> pcd_handle, (uint8_t)(ULONG) parameter);
 801efd4:	693b      	ldr	r3, [r7, #16]
 801efd6:	2294      	movs	r2, #148	@ 0x94
 801efd8:	589b      	ldr	r3, [r3, r2]
 801efda:	687a      	ldr	r2, [r7, #4]
 801efdc:	b2d2      	uxtb	r2, r2
 801efde:	0011      	movs	r1, r2
 801efe0:	0018      	movs	r0, r3
 801efe2:	f7f4 fcbb 	bl	801395c <HAL_PCD_SetAddress>
 801efe6:	0003      	movs	r3, r0
 801efe8:	617b      	str	r3, [r7, #20]
        break;
 801efea:	e026      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_CHANGE_STATE:

        if ((ULONG) parameter == UX_DEVICE_FORCE_DISCONNECT)
 801efec:	687b      	ldr	r3, [r7, #4]
 801efee:	2b0b      	cmp	r3, #11
 801eff0:	d108      	bne.n	801f004 <_ux_dcd_stm32_function+0xe8>
        {
          /* Disconnect the USB device */
          status =  HAL_PCD_Stop(dcd_stm32 -> pcd_handle);
 801eff2:	693b      	ldr	r3, [r7, #16]
 801eff4:	2294      	movs	r2, #148	@ 0x94
 801eff6:	589b      	ldr	r3, [r3, r2]
 801eff8:	0018      	movs	r0, r3
 801effa:	f7f4 fb7e 	bl	80136fa <HAL_PCD_Stop>
 801effe:	0003      	movs	r3, r0
 801f000:	617b      	str	r3, [r7, #20]
        else
        {
          status = UX_SUCCESS;
        }

        break;
 801f002:	e01a      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>
          status = UX_SUCCESS;
 801f004:	2300      	movs	r3, #0
 801f006:	617b      	str	r3, [r7, #20]
        break;
 801f008:	e017      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

    case UX_DCD_ENDPOINT_STATUS:

        status =  _ux_dcd_stm32_endpoint_status(dcd_stm32, (ULONG) parameter);
 801f00a:	687a      	ldr	r2, [r7, #4]
 801f00c:	693b      	ldr	r3, [r7, #16]
 801f00e:	0011      	movs	r1, r2
 801f010:	0018      	movs	r0, r3
 801f012:	f7ff ff59 	bl	801eec8 <_ux_dcd_stm32_endpoint_status>
 801f016:	0003      	movs	r3, r0
 801f018:	617b      	str	r3, [r7, #20]
        break;
 801f01a:	e00e      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>

#if defined(UX_DEVICE_STANDALONE)
    case UX_DCD_ISR_PENDING:

        _ux_dcd_stm32_setup_isr_pending(dcd_stm32);
 801f01c:	693b      	ldr	r3, [r7, #16]
 801f01e:	0018      	movs	r0, r3
 801f020:	f7ff fb70 	bl	801e704 <_ux_dcd_stm32_setup_isr_pending>
        status = UX_SUCCESS;
 801f024:	2300      	movs	r3, #0
 801f026:	617b      	str	r3, [r7, #20]
        break;
 801f028:	e007      	b.n	801f03a <_ux_dcd_stm32_function+0x11e>
#endif /* defined(UX_DEVICE_STANDALONE) */

    default:

        /* Error trap. */
        _ux_system_error_handler(UX_SYSTEM_LEVEL_THREAD, UX_SYSTEM_CONTEXT_DCD, UX_FUNCTION_NOT_SUPPORTED);
 801f02a:	2254      	movs	r2, #84	@ 0x54
 801f02c:	2102      	movs	r1, #2
 801f02e:	2002      	movs	r0, #2
 801f030:	f7fe faac 	bl	801d58c <_ux_system_error_handler>

        /* If trace is enabled, insert this event into the trace buffer.  */
        UX_TRACE_IN_LINE_INSERT(UX_TRACE_ERROR, UX_FUNCTION_NOT_SUPPORTED, 0, 0, 0, UX_TRACE_ERRORS, 0, 0)

        status =  UX_FUNCTION_NOT_SUPPORTED;
 801f034:	2354      	movs	r3, #84	@ 0x54
 801f036:	617b      	str	r3, [r7, #20]
        break;
 801f038:	46c0      	nop			@ (mov r8, r8)
    }

    /* Return completion status.  */
    return(status);
 801f03a:	697b      	ldr	r3, [r7, #20]
}
 801f03c:	0018      	movs	r0, r3
 801f03e:	46bd      	mov	sp, r7
 801f040:	b006      	add	sp, #24
 801f042:	bd80      	pop	{r7, pc}
 801f044:	08027cdc 	.word	0x08027cdc

0801f048 <_ux_dcd_stm32_initialize>:
/*                                            controller,                 */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize(ULONG dcd_io, ULONG parameter)
{
 801f048:	b580      	push	{r7, lr}
 801f04a:	b084      	sub	sp, #16
 801f04c:	af00      	add	r7, sp, #0
 801f04e:	6078      	str	r0, [r7, #4]
 801f050:	6039      	str	r1, [r7, #0]


    UX_PARAMETER_NOT_USED(dcd_io);

    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801f052:	4b13      	ldr	r3, [pc, #76]	@ (801f0a0 <_ux_dcd_stm32_initialize+0x58>)
 801f054:	681b      	ldr	r3, [r3, #0]
 801f056:	60fb      	str	r3, [r7, #12]

    /* The controller initialized here is of STM32 type.  */
    dcd -> ux_slave_dcd_controller_type =  UX_DCD_STM32_SLAVE_CONTROLLER;
 801f058:	68fb      	ldr	r3, [r7, #12]
 801f05a:	2280      	movs	r2, #128	@ 0x80
 801f05c:	605a      	str	r2, [r3, #4]

    /* Allocate memory for this STM32 DCD instance.  */
    dcd_stm32 =  _ux_utility_memory_allocate(UX_NO_ALIGN, UX_REGULAR_MEMORY, sizeof(UX_DCD_STM32));
 801f05e:	2298      	movs	r2, #152	@ 0x98
 801f060:	2100      	movs	r1, #0
 801f062:	2000      	movs	r0, #0
 801f064:	f7fe fc00 	bl	801d868 <_ux_utility_memory_allocate>
 801f068:	0003      	movs	r3, r0
 801f06a:	60bb      	str	r3, [r7, #8]

    /* Check if memory was properly allocated.  */
    if(dcd_stm32 == UX_NULL)
 801f06c:	68bb      	ldr	r3, [r7, #8]
 801f06e:	2b00      	cmp	r3, #0
 801f070:	d101      	bne.n	801f076 <_ux_dcd_stm32_initialize+0x2e>
        return(UX_MEMORY_INSUFFICIENT);
 801f072:	2312      	movs	r3, #18
 801f074:	e010      	b.n	801f098 <_ux_dcd_stm32_initialize+0x50>

    /* Set the pointer to the STM32 DCD.  */
    dcd -> ux_slave_dcd_controller_hardware =  (VOID *) dcd_stm32;
 801f076:	68fb      	ldr	r3, [r7, #12]
 801f078:	68ba      	ldr	r2, [r7, #8]
 801f07a:	61da      	str	r2, [r3, #28]

    /* Set the generic DCD owner for the STM32 DCD.  */
    dcd_stm32 -> ux_dcd_stm32_dcd_owner =  dcd;
 801f07c:	68bb      	ldr	r3, [r7, #8]
 801f07e:	68fa      	ldr	r2, [r7, #12]
 801f080:	601a      	str	r2, [r3, #0]

    /* Initialize the function collector for this DCD.  */
    dcd -> ux_slave_dcd_function =  _ux_dcd_stm32_function;
 801f082:	68fb      	ldr	r3, [r7, #12]
 801f084:	4a07      	ldr	r2, [pc, #28]	@ (801f0a4 <_ux_dcd_stm32_initialize+0x5c>)
 801f086:	619a      	str	r2, [r3, #24]

    dcd_stm32 -> pcd_handle = (PCD_HandleTypeDef *)parameter;
 801f088:	683a      	ldr	r2, [r7, #0]
 801f08a:	68bb      	ldr	r3, [r7, #8]
 801f08c:	2194      	movs	r1, #148	@ 0x94
 801f08e:	505a      	str	r2, [r3, r1]

    /* Set the state of the controller to OPERATIONAL now.  */
    dcd -> ux_slave_dcd_status =  UX_DCD_STATUS_OPERATIONAL;
 801f090:	68fb      	ldr	r3, [r7, #12]
 801f092:	2201      	movs	r2, #1
 801f094:	601a      	str	r2, [r3, #0]

    /* Return successful completion.  */
    return(UX_SUCCESS);
 801f096:	2300      	movs	r3, #0
}
 801f098:	0018      	movs	r0, r3
 801f09a:	46bd      	mov	sp, r7
 801f09c:	b004      	add	sp, #16
 801f09e:	bd80      	pop	{r7, pc}
 801f0a0:	20003b20 	.word	0x20003b20
 801f0a4:	0801ef1d 	.word	0x0801ef1d

0801f0a8 <_ux_dcd_stm32_initialize_complete>:
/*                                            drive the controller,       */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_initialize_complete(VOID)
{
 801f0a8:	b580      	push	{r7, lr}
 801f0aa:	b086      	sub	sp, #24
 801f0ac:	af00      	add	r7, sp, #0
UCHAR                     *device_framework;
UX_SLAVE_TRANSFER       *transfer_request;


    /* Get the pointer to the DCD.  */
    dcd =  &_ux_system_slave -> ux_system_slave_dcd;
 801f0ae:	4b64      	ldr	r3, [pc, #400]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0b0:	681b      	ldr	r3, [r3, #0]
 801f0b2:	617b      	str	r3, [r7, #20]

    /* Get the pointer to the STM32 DCD.  */
    dcd_stm32 = (UX_DCD_STM32 *) dcd -> ux_slave_dcd_controller_hardware;
 801f0b4:	697b      	ldr	r3, [r7, #20]
 801f0b6:	69db      	ldr	r3, [r3, #28]
 801f0b8:	613b      	str	r3, [r7, #16]

    /* Get the pointer to the device.  */
    device =  &_ux_system_slave -> ux_system_slave_device;
 801f0ba:	4b61      	ldr	r3, [pc, #388]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0bc:	681b      	ldr	r3, [r3, #0]
 801f0be:	3324      	adds	r3, #36	@ 0x24
 801f0c0:	60fb      	str	r3, [r7, #12]

    /* Are we in DFU mode ? If so, check if we are in a Reset mode.  */
    if (_ux_system_slave -> ux_system_slave_device_dfu_state_machine == UX_SYSTEM_DFU_STATE_APP_DETACH)
 801f0c2:	4b5f      	ldr	r3, [pc, #380]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0c4:	681a      	ldr	r2, [r3, #0]
 801f0c6:	23ae      	movs	r3, #174	@ 0xae
 801f0c8:	005b      	lsls	r3, r3, #1
 801f0ca:	58d3      	ldr	r3, [r2, r3]
 801f0cc:	2b01      	cmp	r3, #1
 801f0ce:	d110      	bne.n	801f0f2 <_ux_dcd_stm32_initialize_complete+0x4a>
    {

        /* The device is now in DFU reset mode. Switch to the DFU device framework.  */
        _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_dfu_framework;
 801f0d0:	4b5b      	ldr	r3, [pc, #364]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0d2:	681a      	ldr	r2, [r3, #0]
 801f0d4:	4b5a      	ldr	r3, [pc, #360]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0d6:	681b      	ldr	r3, [r3, #0]
 801f0d8:	21f4      	movs	r1, #244	@ 0xf4
 801f0da:	5852      	ldr	r2, [r2, r1]
 801f0dc:	21cc      	movs	r1, #204	@ 0xcc
 801f0de:	505a      	str	r2, [r3, r1]
        _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_dfu_framework_length;
 801f0e0:	4b57      	ldr	r3, [pc, #348]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0e2:	681a      	ldr	r2, [r3, #0]
 801f0e4:	4b56      	ldr	r3, [pc, #344]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0e6:	681b      	ldr	r3, [r3, #0]
 801f0e8:	21f8      	movs	r1, #248	@ 0xf8
 801f0ea:	5852      	ldr	r2, [r2, r1]
 801f0ec:	21d0      	movs	r1, #208	@ 0xd0
 801f0ee:	505a      	str	r2, [r3, r1]
 801f0f0:	e02d      	b.n	801f14e <_ux_dcd_stm32_initialize_complete+0xa6>
    }
    else
    {

        /* Set State to App Idle. */
        _ux_system_slave -> ux_system_slave_device_dfu_state_machine = UX_SYSTEM_DFU_STATE_APP_IDLE;
 801f0f2:	4b53      	ldr	r3, [pc, #332]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f0f4:	681a      	ldr	r2, [r3, #0]
 801f0f6:	23ae      	movs	r3, #174	@ 0xae
 801f0f8:	005b      	lsls	r3, r3, #1
 801f0fa:	2100      	movs	r1, #0
 801f0fc:	50d1      	str	r1, [r2, r3]

        /* Check the speed and set the correct descriptor.  */
        if (_ux_system_slave -> ux_system_slave_speed ==  UX_FULL_SPEED_DEVICE)
 801f0fe:	4b50      	ldr	r3, [pc, #320]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f100:	681a      	ldr	r2, [r3, #0]
 801f102:	23a0      	movs	r3, #160	@ 0xa0
 801f104:	005b      	lsls	r3, r3, #1
 801f106:	58d3      	ldr	r3, [r2, r3]
 801f108:	2b01      	cmp	r3, #1
 801f10a:	d110      	bne.n	801f12e <_ux_dcd_stm32_initialize_complete+0x86>
        {

            /* The device is operating at full speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_full_speed;
 801f10c:	4b4c      	ldr	r3, [pc, #304]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f10e:	681a      	ldr	r2, [r3, #0]
 801f110:	4b4b      	ldr	r3, [pc, #300]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f112:	681b      	ldr	r3, [r3, #0]
 801f114:	21d4      	movs	r1, #212	@ 0xd4
 801f116:	5852      	ldr	r2, [r2, r1]
 801f118:	21cc      	movs	r1, #204	@ 0xcc
 801f11a:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_full_speed;
 801f11c:	4b48      	ldr	r3, [pc, #288]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f11e:	681a      	ldr	r2, [r3, #0]
 801f120:	4b47      	ldr	r3, [pc, #284]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f122:	681b      	ldr	r3, [r3, #0]
 801f124:	21d8      	movs	r1, #216	@ 0xd8
 801f126:	5852      	ldr	r2, [r2, r1]
 801f128:	21d0      	movs	r1, #208	@ 0xd0
 801f12a:	505a      	str	r2, [r3, r1]
 801f12c:	e00f      	b.n	801f14e <_ux_dcd_stm32_initialize_complete+0xa6>
        }
        else
        {

            /* The device is operating at high speed.  */
            _ux_system_slave -> ux_system_slave_device_framework =  _ux_system_slave -> ux_system_slave_device_framework_high_speed;
 801f12e:	4b44      	ldr	r3, [pc, #272]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f130:	681a      	ldr	r2, [r3, #0]
 801f132:	4b43      	ldr	r3, [pc, #268]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f134:	681b      	ldr	r3, [r3, #0]
 801f136:	21dc      	movs	r1, #220	@ 0xdc
 801f138:	5852      	ldr	r2, [r2, r1]
 801f13a:	21cc      	movs	r1, #204	@ 0xcc
 801f13c:	505a      	str	r2, [r3, r1]
            _ux_system_slave -> ux_system_slave_device_framework_length =  _ux_system_slave -> ux_system_slave_device_framework_length_high_speed;
 801f13e:	4b40      	ldr	r3, [pc, #256]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f140:	681a      	ldr	r2, [r3, #0]
 801f142:	4b3f      	ldr	r3, [pc, #252]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f144:	681b      	ldr	r3, [r3, #0]
 801f146:	21e0      	movs	r1, #224	@ 0xe0
 801f148:	5852      	ldr	r2, [r2, r1]
 801f14a:	21d0      	movs	r1, #208	@ 0xd0
 801f14c:	505a      	str	r2, [r3, r1]
        }
    }

    /* Get the device framework pointer.  */
    device_framework =  _ux_system_slave -> ux_system_slave_device_framework;
 801f14e:	4b3c      	ldr	r3, [pc, #240]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f150:	681b      	ldr	r3, [r3, #0]
 801f152:	22cc      	movs	r2, #204	@ 0xcc
 801f154:	589b      	ldr	r3, [r3, r2]
 801f156:	60bb      	str	r3, [r7, #8]

    /* And create the decompressed device descriptor structure.  */
    _ux_utility_descriptor_parse(device_framework,
                                _ux_system_device_descriptor_structure,
                                UX_DEVICE_DESCRIPTOR_ENTRIES,
                                (UCHAR *) &device -> ux_slave_device_descriptor);
 801f158:	68fb      	ldr	r3, [r7, #12]
 801f15a:	3304      	adds	r3, #4
    _ux_utility_descriptor_parse(device_framework,
 801f15c:	4939      	ldr	r1, [pc, #228]	@ (801f244 <_ux_dcd_stm32_initialize_complete+0x19c>)
 801f15e:	68b8      	ldr	r0, [r7, #8]
 801f160:	220e      	movs	r2, #14
 801f162:	f7fe fae7 	bl	801d734 <_ux_utility_descriptor_parse>

    /* Now we create a transfer request to accept the first SETUP packet
       and get the ball running. First get the address of the endpoint
       transfer request container.  */
    transfer_request =  &device -> ux_slave_device_control_endpoint.ux_slave_endpoint_transfer_request;
 801f166:	68fb      	ldr	r3, [r7, #12]
 801f168:	3338      	adds	r3, #56	@ 0x38
 801f16a:	607b      	str	r3, [r7, #4]

    /* Set the timeout to be for Control Endpoint.  */
    transfer_request -> ux_slave_transfer_request_timeout =  UX_MS_TO_TICK(UX_CONTROL_TRANSFER_TIMEOUT);
 801f16c:	687b      	ldr	r3, [r7, #4]
 801f16e:	4a36      	ldr	r2, [pc, #216]	@ (801f248 <_ux_dcd_stm32_initialize_complete+0x1a0>)
 801f170:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Adjust the current data pointer as well.  */
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
                            transfer_request -> ux_slave_transfer_request_data_pointer;
 801f172:	687b      	ldr	r3, [r7, #4]
 801f174:	68da      	ldr	r2, [r3, #12]
    transfer_request -> ux_slave_transfer_request_current_data_pointer =
 801f176:	687b      	ldr	r3, [r7, #4]
 801f178:	611a      	str	r2, [r3, #16]

    /* Update the transfer request endpoint pointer with the default endpoint.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801f17a:	68fb      	ldr	r3, [r7, #12]
 801f17c:	3318      	adds	r3, #24
 801f17e:	001a      	movs	r2, r3
 801f180:	687b      	ldr	r3, [r7, #4]
 801f182:	609a      	str	r2, [r3, #8]

    /* The control endpoint max packet size needs to be filled manually in its descriptor.  */
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801f184:	68fb      	ldr	r3, [r7, #12]
 801f186:	7ada      	ldrb	r2, [r3, #11]
    transfer_request -> ux_slave_transfer_request_endpoint -> ux_slave_endpoint_descriptor.wMaxPacketSize =
 801f188:	687b      	ldr	r3, [r7, #4]
 801f18a:	689b      	ldr	r3, [r3, #8]
 801f18c:	821a      	strh	r2, [r3, #16]

    /* On the control endpoint, always expect the maximum.  */
    transfer_request -> ux_slave_transfer_request_requested_length =
                                device -> ux_slave_device_descriptor.bMaxPacketSize0;
 801f18e:	68fb      	ldr	r3, [r7, #12]
 801f190:	7adb      	ldrb	r3, [r3, #11]
 801f192:	001a      	movs	r2, r3
    transfer_request -> ux_slave_transfer_request_requested_length =
 801f194:	687b      	ldr	r3, [r7, #4]
 801f196:	615a      	str	r2, [r3, #20]

    /* Attach the control endpoint to the transfer request.  */
    transfer_request -> ux_slave_transfer_request_endpoint =  &device -> ux_slave_device_control_endpoint;
 801f198:	68fb      	ldr	r3, [r7, #12]
 801f19a:	3318      	adds	r3, #24
 801f19c:	001a      	movs	r2, r3
 801f19e:	687b      	ldr	r3, [r7, #4]
 801f1a0:	609a      	str	r2, [r3, #8]

    /* Create the default control endpoint attached to the device.
       Once this endpoint is enabled, the host can then send a setup packet
       The device controller will receive it and will call the setup function
       module.  */
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801f1a2:	697b      	ldr	r3, [r7, #20]
 801f1a4:	699b      	ldr	r3, [r3, #24]
                                    (VOID *) &device -> ux_slave_device_control_endpoint);
 801f1a6:	68fa      	ldr	r2, [r7, #12]
 801f1a8:	3218      	adds	r2, #24
    dcd -> ux_slave_dcd_function(dcd, UX_DCD_CREATE_ENDPOINT,
 801f1aa:	6978      	ldr	r0, [r7, #20]
 801f1ac:	210e      	movs	r1, #14
 801f1ae:	4798      	blx	r3

    /* Open Control OUT endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x00U);
 801f1b0:	693b      	ldr	r3, [r7, #16]
 801f1b2:	2294      	movs	r2, #148	@ 0x94
 801f1b4:	589b      	ldr	r3, [r3, r2]
 801f1b6:	2100      	movs	r1, #0
 801f1b8:	0018      	movs	r0, r3
 801f1ba:	f7f4 fe38 	bl	8013e2e <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x00U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801f1be:	693b      	ldr	r3, [r7, #16]
 801f1c0:	2294      	movs	r2, #148	@ 0x94
 801f1c2:	5898      	ldr	r0, [r3, r2]
 801f1c4:	68fb      	ldr	r3, [r7, #12]
 801f1c6:	7adb      	ldrb	r3, [r3, #11]
 801f1c8:	001a      	movs	r2, r3
 801f1ca:	2300      	movs	r3, #0
 801f1cc:	2100      	movs	r1, #0
 801f1ce:	f7f4 fbef 	bl	80139b0 <HAL_PCD_EP_Open>

    /* Open Control IN endpoint.  */
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, 0x80U);
 801f1d2:	693b      	ldr	r3, [r7, #16]
 801f1d4:	2294      	movs	r2, #148	@ 0x94
 801f1d6:	589b      	ldr	r3, [r3, r2]
 801f1d8:	2180      	movs	r1, #128	@ 0x80
 801f1da:	0018      	movs	r0, r3
 801f1dc:	f7f4 fe27 	bl	8013e2e <HAL_PCD_EP_Flush>
    HAL_PCD_EP_Open(dcd_stm32 -> pcd_handle, 0x80U, device -> ux_slave_device_descriptor.bMaxPacketSize0, UX_CONTROL_ENDPOINT);
 801f1e0:	693b      	ldr	r3, [r7, #16]
 801f1e2:	2294      	movs	r2, #148	@ 0x94
 801f1e4:	5898      	ldr	r0, [r3, r2]
 801f1e6:	68fb      	ldr	r3, [r7, #12]
 801f1e8:	7adb      	ldrb	r3, [r3, #11]
 801f1ea:	001a      	movs	r2, r3
 801f1ec:	2300      	movs	r3, #0
 801f1ee:	2180      	movs	r1, #128	@ 0x80
 801f1f0:	f7f4 fbde 	bl	80139b0 <HAL_PCD_EP_Open>

    /* Ensure the control endpoint is properly reset.  */
    device -> ux_slave_device_control_endpoint.ux_slave_endpoint_state = UX_ENDPOINT_RESET;
 801f1f4:	68fb      	ldr	r3, [r7, #12]
 801f1f6:	2200      	movs	r2, #0
 801f1f8:	61da      	str	r2, [r3, #28]

    /* Mark the phase as SETUP.  */
    transfer_request -> ux_slave_transfer_request_type =  UX_TRANSFER_PHASE_SETUP;
 801f1fa:	687b      	ldr	r3, [r7, #4]
 801f1fc:	2201      	movs	r2, #1
 801f1fe:	605a      	str	r2, [r3, #4]

    /* Mark this transfer request as pending.  */
    transfer_request -> ux_slave_transfer_request_status =  UX_TRANSFER_STATUS_PENDING;
 801f200:	687b      	ldr	r3, [r7, #4]
 801f202:	2201      	movs	r2, #1
 801f204:	601a      	str	r2, [r3, #0]

    /* Ask for 8 bytes of the SETUP packet.  */
    transfer_request -> ux_slave_transfer_request_requested_length =    UX_SETUP_SIZE;
 801f206:	687b      	ldr	r3, [r7, #4]
 801f208:	2208      	movs	r2, #8
 801f20a:	615a      	str	r2, [r3, #20]
    transfer_request -> ux_slave_transfer_request_in_transfer_length =  UX_SETUP_SIZE;
 801f20c:	687b      	ldr	r3, [r7, #4]
 801f20e:	2208      	movs	r2, #8
 801f210:	61da      	str	r2, [r3, #28]

    /* Reset the number of bytes sent/received.  */
    transfer_request -> ux_slave_transfer_request_actual_length =  0;
 801f212:	687b      	ldr	r3, [r7, #4]
 801f214:	2200      	movs	r2, #0
 801f216:	619a      	str	r2, [r3, #24]

    /* Check the status change callback.  */
    if(_ux_system_slave -> ux_system_slave_change_function != UX_NULL)
 801f218:	4b09      	ldr	r3, [pc, #36]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f21a:	681a      	ldr	r2, [r3, #0]
 801f21c:	23b2      	movs	r3, #178	@ 0xb2
 801f21e:	005b      	lsls	r3, r3, #1
 801f220:	58d3      	ldr	r3, [r2, r3]
 801f222:	2b00      	cmp	r3, #0
 801f224:	d006      	beq.n	801f234 <_ux_dcd_stm32_initialize_complete+0x18c>
    {

        /* Inform the application if a callback function was programmed.  */
        _ux_system_slave -> ux_system_slave_change_function(UX_DEVICE_ATTACHED);
 801f226:	4b06      	ldr	r3, [pc, #24]	@ (801f240 <_ux_dcd_stm32_initialize_complete+0x198>)
 801f228:	681a      	ldr	r2, [r3, #0]
 801f22a:	23b2      	movs	r3, #178	@ 0xb2
 801f22c:	005b      	lsls	r3, r3, #1
 801f22e:	58d3      	ldr	r3, [r2, r3]
 801f230:	2001      	movs	r0, #1
 801f232:	4798      	blx	r3

    /* If trace is enabled, register this object.  */
    UX_TRACE_OBJECT_REGISTER(UX_TRACE_DEVICE_OBJECT_TYPE_DEVICE, device, 0, 0, 0)

    /* We are now ready for the USB device to accept the first packet when connected.  */
    return(UX_SUCCESS);
 801f234:	2300      	movs	r3, #0
}
 801f236:	0018      	movs	r0, r3
 801f238:	46bd      	mov	sp, r7
 801f23a:	b006      	add	sp, #24
 801f23c:	bd80      	pop	{r7, pc}
 801f23e:	46c0      	nop			@ (mov r8, r8)
 801f240:	20003b20 	.word	0x20003b20
 801f244:	20000048 	.word	0x20000048
 801f248:	00002710 	.word	0x00002710

0801f24c <_ux_dcd_stm32_transfer_abort>:
/*                                                                        */
/*  01-31-2022     Chaoqiong Xiao           Initial Version 6.1.10        */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_abort(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801f24c:	b580      	push	{r7, lr}
 801f24e:	b084      	sub	sp, #16
 801f250:	af00      	add	r7, sp, #0
 801f252:	6078      	str	r0, [r7, #4]
 801f254:	6039      	str	r1, [r7, #0]

   UX_SLAVE_ENDPOINT       *endpoint;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801f256:	683b      	ldr	r3, [r7, #0]
 801f258:	689b      	ldr	r3, [r3, #8]
 801f25a:	60fb      	str	r3, [r7, #12]

    HAL_PCD_EP_Abort(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801f25c:	687b      	ldr	r3, [r7, #4]
 801f25e:	2294      	movs	r2, #148	@ 0x94
 801f260:	589a      	ldr	r2, [r3, r2]
 801f262:	68fb      	ldr	r3, [r7, #12]
 801f264:	7b9b      	ldrb	r3, [r3, #14]
 801f266:	0019      	movs	r1, r3
 801f268:	0010      	movs	r0, r2
 801f26a:	f7f4 fda9 	bl	8013dc0 <HAL_PCD_EP_Abort>
    HAL_PCD_EP_Flush(dcd_stm32 -> pcd_handle, endpoint->ux_slave_endpoint_descriptor.bEndpointAddress);
 801f26e:	687b      	ldr	r3, [r7, #4]
 801f270:	2294      	movs	r2, #148	@ 0x94
 801f272:	589a      	ldr	r2, [r3, r2]
 801f274:	68fb      	ldr	r3, [r7, #12]
 801f276:	7b9b      	ldrb	r3, [r3, #14]
 801f278:	0019      	movs	r1, r3
 801f27a:	0010      	movs	r0, r2
 801f27c:	f7f4 fdd7 	bl	8013e2e <HAL_PCD_EP_Flush>

    /* No semaphore put here since it's already done in stack.  */
#endif /* USBD_HAL_TRANSFER_ABORT_NOT_SUPPORTED */

    /* Return to caller with success.  */
    return(UX_SUCCESS);
 801f280:	2300      	movs	r3, #0
}
 801f282:	0018      	movs	r0, r3
 801f284:	46bd      	mov	sp, r7
 801f286:	b004      	add	sp, #16
 801f288:	bd80      	pop	{r7, pc}
	...

0801f28c <_ux_dcd_stm32_transfer_run>:
/*                                            controller,                 */
/*                                            resulting in version 6.1.10 */
/*                                                                        */
/**************************************************************************/
UINT  _ux_dcd_stm32_transfer_run(UX_DCD_STM32 *dcd_stm32, UX_SLAVE_TRANSFER *transfer_request)
{
 801f28c:	b580      	push	{r7, lr}
 801f28e:	b086      	sub	sp, #24
 801f290:	af00      	add	r7, sp, #0
 801f292:	6078      	str	r0, [r7, #4]
 801f294:	6039      	str	r1, [r7, #0]
UX_DCD_STM32_ED         *ed;
ULONG                   ed_status;


    /* Get the pointer to the logical endpoint from the transfer request.  */
    endpoint =  transfer_request -> ux_slave_transfer_request_endpoint;
 801f296:	683b      	ldr	r3, [r7, #0]
 801f298:	689b      	ldr	r3, [r3, #8]
 801f29a:	617b      	str	r3, [r7, #20]

    /* Get the physical endpoint address in the endpoint container.  */
    ed =  (UX_DCD_STM32_ED *) endpoint -> ux_slave_endpoint_ed;
 801f29c:	697b      	ldr	r3, [r7, #20]
 801f29e:	689b      	ldr	r3, [r3, #8]
 801f2a0:	613b      	str	r3, [r7, #16]

    UX_DISABLE
 801f2a2:	f000 f905 	bl	801f4b0 <_ux_utility_interrupt_disable>
 801f2a6:	0003      	movs	r3, r0
 801f2a8:	60fb      	str	r3, [r7, #12]

    /* Get current ED status.  */
    ed_status = ed -> ux_dcd_stm32_ed_status;
 801f2aa:	693b      	ldr	r3, [r7, #16]
 801f2ac:	685b      	ldr	r3, [r3, #4]
 801f2ae:	60bb      	str	r3, [r7, #8]

    /* Invalid state.  */
    if (_ux_system_slave -> ux_system_slave_device.ux_slave_device_state == UX_DEVICE_RESET)
 801f2b0:	4b2f      	ldr	r3, [pc, #188]	@ (801f370 <_ux_dcd_stm32_transfer_run+0xe4>)
 801f2b2:	681b      	ldr	r3, [r3, #0]
 801f2b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801f2b6:	2b00      	cmp	r3, #0
 801f2b8:	d108      	bne.n	801f2cc <_ux_dcd_stm32_transfer_run+0x40>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_BUS_RESET;
 801f2ba:	683b      	ldr	r3, [r7, #0]
 801f2bc:	2226      	movs	r2, #38	@ 0x26
 801f2be:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801f2c0:	68fb      	ldr	r3, [r7, #12]
 801f2c2:	0018      	movs	r0, r3
 801f2c4:	f000 f903 	bl	801f4ce <_ux_utility_interrupt_restore>
        return(UX_STATE_EXIT);
 801f2c8:	2301      	movs	r3, #1
 801f2ca:	e04c      	b.n	801f366 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED stalled.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_STALLED)
 801f2cc:	68bb      	ldr	r3, [r7, #8]
 801f2ce:	2204      	movs	r2, #4
 801f2d0:	4013      	ands	r3, r2
 801f2d2:	d008      	beq.n	801f2e6 <_ux_dcd_stm32_transfer_run+0x5a>
    {
        transfer_request -> ux_slave_transfer_request_completion_code = UX_TRANSFER_STALLED;
 801f2d4:	683b      	ldr	r3, [r7, #0]
 801f2d6:	2221      	movs	r2, #33	@ 0x21
 801f2d8:	625a      	str	r2, [r3, #36]	@ 0x24
        UX_RESTORE
 801f2da:	68fb      	ldr	r3, [r7, #12]
 801f2dc:	0018      	movs	r0, r3
 801f2de:	f000 f8f6 	bl	801f4ce <_ux_utility_interrupt_restore>
        return(UX_STATE_NEXT);
 801f2e2:	2304      	movs	r3, #4
 801f2e4:	e03f      	b.n	801f366 <_ux_dcd_stm32_transfer_run+0xda>
    }

    /* ED transfer in progress.  */
    if (ed_status & UX_DCD_STM32_ED_STATUS_TRANSFER)
 801f2e6:	68bb      	ldr	r3, [r7, #8]
 801f2e8:	2202      	movs	r2, #2
 801f2ea:	4013      	ands	r3, r2
 801f2ec:	d015      	beq.n	801f31a <_ux_dcd_stm32_transfer_run+0x8e>
    {
        if (ed_status & UX_DCD_STM32_ED_STATUS_DONE)
 801f2ee:	68bb      	ldr	r3, [r7, #8]
 801f2f0:	2208      	movs	r2, #8
 801f2f2:	4013      	ands	r3, r2
 801f2f4:	d00b      	beq.n	801f30e <_ux_dcd_stm32_transfer_run+0x82>
        {

            /* Keep used, stall and task pending bits.  */
            ed -> ux_dcd_stm32_ed_status &= (UX_DCD_STM32_ED_STATUS_USED |
 801f2f6:	693b      	ldr	r3, [r7, #16]
 801f2f8:	685b      	ldr	r3, [r3, #4]
 801f2fa:	4a1e      	ldr	r2, [pc, #120]	@ (801f374 <_ux_dcd_stm32_transfer_run+0xe8>)
 801f2fc:	401a      	ands	r2, r3
 801f2fe:	693b      	ldr	r3, [r7, #16]
 801f300:	605a      	str	r2, [r3, #4]
                                        UX_DCD_STM32_ED_STATUS_STALLED |
                                        UX_DCD_STM32_ED_STATUS_TASK_PENDING);
            UX_RESTORE
 801f302:	68fb      	ldr	r3, [r7, #12]
 801f304:	0018      	movs	r0, r3
 801f306:	f000 f8e2 	bl	801f4ce <_ux_utility_interrupt_restore>
            return(UX_STATE_NEXT);
 801f30a:	2304      	movs	r3, #4
 801f30c:	e02b      	b.n	801f366 <_ux_dcd_stm32_transfer_run+0xda>
        }
        UX_RESTORE
 801f30e:	68fb      	ldr	r3, [r7, #12]
 801f310:	0018      	movs	r0, r3
 801f312:	f000 f8dc 	bl	801f4ce <_ux_utility_interrupt_restore>
        return(UX_STATE_WAIT);
 801f316:	2305      	movs	r3, #5
 801f318:	e025      	b.n	801f366 <_ux_dcd_stm32_transfer_run+0xda>
    }


    /* Start transfer.  */
    ed -> ux_dcd_stm32_ed_status |= UX_DCD_STM32_ED_STATUS_TRANSFER;
 801f31a:	693b      	ldr	r3, [r7, #16]
 801f31c:	685b      	ldr	r3, [r3, #4]
 801f31e:	2202      	movs	r2, #2
 801f320:	431a      	orrs	r2, r3
 801f322:	693b      	ldr	r3, [r7, #16]
 801f324:	605a      	str	r2, [r3, #4]

    /* Check for transfer direction.  Is this a IN endpoint ? */
    if (transfer_request -> ux_slave_transfer_request_phase == UX_TRANSFER_PHASE_DATA_OUT)
 801f326:	683b      	ldr	r3, [r7, #0]
 801f328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801f32a:	2b03      	cmp	r3, #3
 801f32c:	d10b      	bne.n	801f346 <_ux_dcd_stm32_transfer_run+0xba>
    {

        /* Transmit data.  */
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801f32e:	687b      	ldr	r3, [r7, #4]
 801f330:	2294      	movs	r2, #148	@ 0x94
 801f332:	5898      	ldr	r0, [r3, r2]
 801f334:	697b      	ldr	r3, [r7, #20]
 801f336:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801f338:	683b      	ldr	r3, [r7, #0]
 801f33a:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Transmit(dcd_stm32 -> pcd_handle,
 801f33c:	683b      	ldr	r3, [r7, #0]
 801f33e:	695b      	ldr	r3, [r3, #20]
 801f340:	f7f4 fc48 	bl	8013bd4 <HAL_PCD_EP_Transmit>
 801f344:	e00a      	b.n	801f35c <_ux_dcd_stm32_transfer_run+0xd0>
    else
    {

        /* We have a request for a SETUP or OUT Endpoint.  */
        /* Receive data.  */
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801f346:	687b      	ldr	r3, [r7, #4]
 801f348:	2294      	movs	r2, #148	@ 0x94
 801f34a:	5898      	ldr	r0, [r3, r2]
 801f34c:	697b      	ldr	r3, [r7, #20]
 801f34e:	7b99      	ldrb	r1, [r3, #14]
                            endpoint->ux_slave_endpoint_descriptor.bEndpointAddress,
                            transfer_request->ux_slave_transfer_request_data_pointer,
 801f350:	683b      	ldr	r3, [r7, #0]
 801f352:	68da      	ldr	r2, [r3, #12]
        HAL_PCD_EP_Receive(dcd_stm32 -> pcd_handle,
 801f354:	683b      	ldr	r3, [r7, #0]
 801f356:	695b      	ldr	r3, [r3, #20]
 801f358:	f7f4 fbec 	bl	8013b34 <HAL_PCD_EP_Receive>
                            transfer_request->ux_slave_transfer_request_requested_length);
    }

    /* Return to caller with WAIT.  */
    UX_RESTORE
 801f35c:	68fb      	ldr	r3, [r7, #12]
 801f35e:	0018      	movs	r0, r3
 801f360:	f000 f8b5 	bl	801f4ce <_ux_utility_interrupt_restore>
    return(UX_STATE_WAIT);
 801f364:	2305      	movs	r3, #5
}
 801f366:	0018      	movs	r0, r3
 801f368:	46bd      	mov	sp, r7
 801f36a:	b006      	add	sp, #24
 801f36c:	bd80      	pop	{r7, pc}
 801f36e:	46c0      	nop			@ (mov r8, r8)
 801f370:	20003b20 	.word	0x20003b20
 801f374:	00000405 	.word	0x00000405

0801f378 <MX_USBX_Device_Init>:
  * @param  none
  * @retval status
  */

UINT MX_USBX_Device_Init(VOID)
{
 801f378:	b5f0      	push	{r4, r5, r6, r7, lr}
 801f37a:	b091      	sub	sp, #68	@ 0x44
 801f37c:	af06      	add	r7, sp, #24
   UINT ret = UX_SUCCESS;
 801f37e:	2300      	movs	r3, #0
 801f380:	627b      	str	r3, [r7, #36]	@ 0x24
  UCHAR *pointer;

  /* USER CODE BEGIN MX_USBX_Device_Init0 */

  /* USER CODE END MX_USBX_Device_Init0 */
  pointer = ux_device_byte_pool_buffer;
 801f382:	4b3f      	ldr	r3, [pc, #252]	@ (801f480 <MX_USBX_Device_Init+0x108>)
 801f384:	623b      	str	r3, [r7, #32]

  /* Initialize USBX Memory */
  if (ux_system_initialize(pointer, USBX_DEVICE_MEMORY_STACK_SIZE, UX_NULL, 0) != UX_SUCCESS)
 801f386:	23a0      	movs	r3, #160	@ 0xa0
 801f388:	0199      	lsls	r1, r3, #6
 801f38a:	6a38      	ldr	r0, [r7, #32]
 801f38c:	2300      	movs	r3, #0
 801f38e:	2200      	movs	r2, #0
 801f390:	f7fe f9b6 	bl	801d700 <_uxe_system_initialize>
 801f394:	1e03      	subs	r3, r0, #0
 801f396:	d001      	beq.n	801f39c <MX_USBX_Device_Init+0x24>
  {
    /* USER CODE BEGIN USBX_SYSTEM_INITIALIZE_ERROR */
    return UX_ERROR;
 801f398:	23ff      	movs	r3, #255	@ 0xff
 801f39a:	e06d      	b.n	801f478 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_SYSTEM_INITIALIZE_ERROR */
  }

  /* Get Device Framework High Speed and get the length */
  device_framework_high_speed = USBD_Get_Device_Framework_Speed(USBD_HIGH_SPEED,
 801f39c:	230c      	movs	r3, #12
 801f39e:	18fb      	adds	r3, r7, r3
 801f3a0:	0019      	movs	r1, r3
 801f3a2:	2001      	movs	r0, #1
 801f3a4:	f000 f958 	bl	801f658 <USBD_Get_Device_Framework_Speed>
 801f3a8:	0003      	movs	r3, r0
 801f3aa:	61fb      	str	r3, [r7, #28]
                                                                &device_framework_hs_length);

  /* Get Device Framework Full Speed and get the length */
  device_framework_full_speed = USBD_Get_Device_Framework_Speed(USBD_FULL_SPEED,
 801f3ac:	2308      	movs	r3, #8
 801f3ae:	18fb      	adds	r3, r7, r3
 801f3b0:	0019      	movs	r1, r3
 801f3b2:	2000      	movs	r0, #0
 801f3b4:	f000 f950 	bl	801f658 <USBD_Get_Device_Framework_Speed>
 801f3b8:	0003      	movs	r3, r0
 801f3ba:	61bb      	str	r3, [r7, #24]
                                                                &device_framework_fs_length);

  /* Get String Framework and get the length */
  string_framework = USBD_Get_String_Framework(&string_framework_length);
 801f3bc:	1d3b      	adds	r3, r7, #4
 801f3be:	0018      	movs	r0, r3
 801f3c0:	f000 f994 	bl	801f6ec <USBD_Get_String_Framework>
 801f3c4:	0003      	movs	r3, r0
 801f3c6:	617b      	str	r3, [r7, #20]

  /* Get Language Id Framework and get the length */
  language_id_framework = USBD_Get_Language_Id_Framework(&language_id_framework_length);
 801f3c8:	003b      	movs	r3, r7
 801f3ca:	0018      	movs	r0, r3
 801f3cc:	f000 fa30 	bl	801f830 <USBD_Get_Language_Id_Framework>
 801f3d0:	0003      	movs	r3, r0
 801f3d2:	613b      	str	r3, [r7, #16]

  /* Install the device portion of USBX */
  if (ux_device_stack_initialize(device_framework_high_speed,
 801f3d4:	68fc      	ldr	r4, [r7, #12]
 801f3d6:	68be      	ldr	r6, [r7, #8]
 801f3d8:	687b      	ldr	r3, [r7, #4]
 801f3da:	683a      	ldr	r2, [r7, #0]
 801f3dc:	69bd      	ldr	r5, [r7, #24]
 801f3de:	69f8      	ldr	r0, [r7, #28]
 801f3e0:	4928      	ldr	r1, [pc, #160]	@ (801f484 <MX_USBX_Device_Init+0x10c>)
 801f3e2:	9104      	str	r1, [sp, #16]
 801f3e4:	9203      	str	r2, [sp, #12]
 801f3e6:	693a      	ldr	r2, [r7, #16]
 801f3e8:	9202      	str	r2, [sp, #8]
 801f3ea:	9301      	str	r3, [sp, #4]
 801f3ec:	697b      	ldr	r3, [r7, #20]
 801f3ee:	9300      	str	r3, [sp, #0]
 801f3f0:	0033      	movs	r3, r6
 801f3f2:	002a      	movs	r2, r5
 801f3f4:	0021      	movs	r1, r4
 801f3f6:	f7fd fbc3 	bl	801cb80 <_ux_device_stack_initialize>
 801f3fa:	1e03      	subs	r3, r0, #0
 801f3fc:	d001      	beq.n	801f402 <MX_USBX_Device_Init+0x8a>
                                 language_id_framework,
                                 language_id_framework_length,
                                 USBD_ChangeFunction) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_INITIALIZE_ERROR */
    return UX_ERROR;
 801f3fe:	23ff      	movs	r3, #255	@ 0xff
 801f400:	e03a      	b.n	801f478 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_INITIALIZE_ERROR */
  }

  /* Initialize the cdc acm class parameters for the device */
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_activate   = USBD_CDC_ACM_Activate;
 801f402:	4b21      	ldr	r3, [pc, #132]	@ (801f488 <MX_USBX_Device_Init+0x110>)
 801f404:	4a21      	ldr	r2, [pc, #132]	@ (801f48c <MX_USBX_Device_Init+0x114>)
 801f406:	601a      	str	r2, [r3, #0]
  cdc_acm_parameter.ux_slave_class_cdc_acm_instance_deactivate = USBD_CDC_ACM_Deactivate;
 801f408:	4b1f      	ldr	r3, [pc, #124]	@ (801f488 <MX_USBX_Device_Init+0x110>)
 801f40a:	4a21      	ldr	r2, [pc, #132]	@ (801f490 <MX_USBX_Device_Init+0x118>)
 801f40c:	605a      	str	r2, [r3, #4]
  cdc_acm_parameter.ux_slave_class_cdc_acm_parameter_change    = USBD_CDC_ACM_ParameterChange;
 801f40e:	4b1e      	ldr	r3, [pc, #120]	@ (801f488 <MX_USBX_Device_Init+0x110>)
 801f410:	4a20      	ldr	r2, [pc, #128]	@ (801f494 <MX_USBX_Device_Init+0x11c>)
 801f412:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CDC_ACM_PARAMETER */

  /* USER CODE END CDC_ACM_PARAMETER */

  /* Get cdc acm configuration number */
  cdc_acm_configuration_number = USBD_Get_Configuration_Number(CLASS_TYPE_CDC_ACM, 0);
 801f414:	2100      	movs	r1, #0
 801f416:	2002      	movs	r0, #2
 801f418:	f000 fa82 	bl	801f920 <USBD_Get_Configuration_Number>
 801f41c:	0003      	movs	r3, r0
 801f41e:	001a      	movs	r2, r3
 801f420:	4b1d      	ldr	r3, [pc, #116]	@ (801f498 <MX_USBX_Device_Init+0x120>)
 801f422:	601a      	str	r2, [r3, #0]

  /* Find cdc acm interface number */
  cdc_acm_interface_number = USBD_Get_Interface_Number(CLASS_TYPE_CDC_ACM, 0);
 801f424:	2100      	movs	r1, #0
 801f426:	2002      	movs	r0, #2
 801f428:	f000 fa2a 	bl	801f880 <USBD_Get_Interface_Number>
 801f42c:	0003      	movs	r3, r0
 801f42e:	001a      	movs	r2, r3
 801f430:	4b1a      	ldr	r3, [pc, #104]	@ (801f49c <MX_USBX_Device_Init+0x124>)
 801f432:	601a      	str	r2, [r3, #0]

  /* Initialize the device cdc acm class */
  if (ux_device_stack_class_register(_ux_system_slave_class_cdc_acm_name,
 801f434:	4b18      	ldr	r3, [pc, #96]	@ (801f498 <MX_USBX_Device_Init+0x120>)
 801f436:	681a      	ldr	r2, [r3, #0]
 801f438:	4b18      	ldr	r3, [pc, #96]	@ (801f49c <MX_USBX_Device_Init+0x124>)
 801f43a:	681c      	ldr	r4, [r3, #0]
 801f43c:	4918      	ldr	r1, [pc, #96]	@ (801f4a0 <MX_USBX_Device_Init+0x128>)
 801f43e:	4819      	ldr	r0, [pc, #100]	@ (801f4a4 <MX_USBX_Device_Init+0x12c>)
 801f440:	4b11      	ldr	r3, [pc, #68]	@ (801f488 <MX_USBX_Device_Init+0x110>)
 801f442:	9300      	str	r3, [sp, #0]
 801f444:	0023      	movs	r3, r4
 801f446:	f7fc fcd5 	bl	801bdf4 <_ux_device_stack_class_register>
 801f44a:	1e03      	subs	r3, r0, #0
 801f44c:	d001      	beq.n	801f452 <MX_USBX_Device_Init+0xda>
                                     cdc_acm_configuration_number,
                                     cdc_acm_interface_number,
                                     &cdc_acm_parameter) != UX_SUCCESS)
  {
    /* USER CODE BEGIN USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
    return UX_ERROR;
 801f44e:	23ff      	movs	r3, #255	@ 0xff
 801f450:	e012      	b.n	801f478 <MX_USBX_Device_Init+0x100>
    /* USER CODE END USBX_DEVICE_CDC_ACM_REGISTER_ERROR */
  }

  /* USER CODE BEGIN MX_USBX_Device_Init1 */
  /* Connect USBX to STM32 PCD and start the USB peripheral only AFTER stack is ready */
  if (_ux_dcd_stm32_initialize((ULONG)USB_DRD_FS, (ULONG)&hpcd_USB_DRD_FS) != UX_SUCCESS)
 801f452:	4b15      	ldr	r3, [pc, #84]	@ (801f4a8 <MX_USBX_Device_Init+0x130>)
 801f454:	4a15      	ldr	r2, [pc, #84]	@ (801f4ac <MX_USBX_Device_Init+0x134>)
 801f456:	0019      	movs	r1, r3
 801f458:	0010      	movs	r0, r2
 801f45a:	f7ff fdf5 	bl	801f048 <_ux_dcd_stm32_initialize>
 801f45e:	1e03      	subs	r3, r0, #0
 801f460:	d001      	beq.n	801f466 <MX_USBX_Device_Init+0xee>
  {
    return UX_ERROR;
 801f462:	23ff      	movs	r3, #255	@ 0xff
 801f464:	e008      	b.n	801f478 <MX_USBX_Device_Init+0x100>
  }

  if (HAL_PCD_Start(&hpcd_USB_DRD_FS) != HAL_OK)
 801f466:	4b10      	ldr	r3, [pc, #64]	@ (801f4a8 <MX_USBX_Device_Init+0x130>)
 801f468:	0018      	movs	r0, r3
 801f46a:	f7f4 f921 	bl	80136b0 <HAL_PCD_Start>
 801f46e:	1e03      	subs	r3, r0, #0
 801f470:	d001      	beq.n	801f476 <MX_USBX_Device_Init+0xfe>
  {
    return UX_ERROR;
 801f472:	23ff      	movs	r3, #255	@ 0xff
 801f474:	e000      	b.n	801f478 <MX_USBX_Device_Init+0x100>
  }
  /* USER CODE END MX_USBX_Device_Init1 */

  return ret;
 801f476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801f478:	0018      	movs	r0, r3
 801f47a:	46bd      	mov	sp, r7
 801f47c:	b00b      	add	sp, #44	@ 0x2c
 801f47e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801f480:	20003b28 	.word	0x20003b28
 801f484:	0801f509 	.word	0x0801f509
 801f488:	20006330 	.word	0x20006330
 801f48c:	0801f55d 	.word	0x0801f55d
 801f490:	0801f579 	.word	0x0801f579
 801f494:	0801f595 	.word	0x0801f595
 801f498:	2000632c 	.word	0x2000632c
 801f49c:	20006328 	.word	0x20006328
 801f4a0:	0801e085 	.word	0x0801e085
 801f4a4:	20000028 	.word	0x20000028
 801f4a8:	200005b8 	.word	0x200005b8
 801f4ac:	40005c00 	.word	0x40005c00

0801f4b0 <_ux_utility_interrupt_disable>:
  *         USB utility interrupt disable.
  * @param  none
  * @retval none
  */
ALIGN_TYPE _ux_utility_interrupt_disable(VOID)
{
 801f4b0:	b580      	push	{r7, lr}
 801f4b2:	b082      	sub	sp, #8
 801f4b4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 801f4b6:	f3ef 8310 	mrs	r3, PRIMASK
 801f4ba:	603b      	str	r3, [r7, #0]
  return(result);
 801f4bc:	683b      	ldr	r3, [r7, #0]
  UINT interrupt_save;
  /* USER CODE BEGIN _ux_utility_interrupt_disable */
  interrupt_save = __get_PRIMASK();
 801f4be:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 801f4c0:	b672      	cpsid	i
}
 801f4c2:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  /* USER CODE END _ux_utility_interrupt_disable */

  return interrupt_save;
 801f4c4:	687b      	ldr	r3, [r7, #4]
}
 801f4c6:	0018      	movs	r0, r3
 801f4c8:	46bd      	mov	sp, r7
 801f4ca:	b002      	add	sp, #8
 801f4cc:	bd80      	pop	{r7, pc}

0801f4ce <_ux_utility_interrupt_restore>:
  *         USB utility interrupt restore.
  * @param  flags
  * @retval none
  */
VOID _ux_utility_interrupt_restore(ALIGN_TYPE flags)
{
 801f4ce:	b580      	push	{r7, lr}
 801f4d0:	b084      	sub	sp, #16
 801f4d2:	af00      	add	r7, sp, #0
 801f4d4:	6078      	str	r0, [r7, #4]
 801f4d6:	687b      	ldr	r3, [r7, #4]
 801f4d8:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f4da:	68fb      	ldr	r3, [r7, #12]
 801f4dc:	f383 8810 	msr	PRIMASK, r3
}
 801f4e0:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN _ux_utility_interrupt_restore */
  __set_PRIMASK(flags);
  /* USER CODE END _ux_utility_interrupt_restore */
}
 801f4e2:	46c0      	nop			@ (mov r8, r8)
 801f4e4:	46bd      	mov	sp, r7
 801f4e6:	b004      	add	sp, #16
 801f4e8:	bd80      	pop	{r7, pc}

0801f4ea <_ux_utility_time_get>:
  *         Get Time Tick for host timing.
  * @param  none
  * @retval time tick
  */
ULONG _ux_utility_time_get(VOID)
{
 801f4ea:	b580      	push	{r7, lr}
 801f4ec:	b082      	sub	sp, #8
 801f4ee:	af00      	add	r7, sp, #0
  ULONG time_tick = 0U;
 801f4f0:	2300      	movs	r3, #0
 801f4f2:	607b      	str	r3, [r7, #4]

  /* USER CODE BEGIN _ux_utility_time_get */
time_tick = HAL_GetTick();
 801f4f4:	f7ef f940 	bl	800e778 <HAL_GetTick>
 801f4f8:	0003      	movs	r3, r0
 801f4fa:	607b      	str	r3, [r7, #4]
  /* USER CODE END _ux_utility_time_get */

  return time_tick;
 801f4fc:	687b      	ldr	r3, [r7, #4]
}
 801f4fe:	0018      	movs	r0, r3
 801f500:	46bd      	mov	sp, r7
 801f502:	b002      	add	sp, #8
 801f504:	bd80      	pop	{r7, pc}
	...

0801f508 <USBD_ChangeFunction>:
  *         This function is called when the device state changes.
  * @param  Device_State: USB Device State
  * @retval status
  */
static UINT USBD_ChangeFunction(ULONG Device_State)
{
 801f508:	b580      	push	{r7, lr}
 801f50a:	b084      	sub	sp, #16
 801f50c:	af00      	add	r7, sp, #0
 801f50e:	6078      	str	r0, [r7, #4]
   UINT status = UX_SUCCESS;
 801f510:	2300      	movs	r3, #0
 801f512:	60fb      	str	r3, [r7, #12]

  /* USER CODE BEGIN USBD_ChangeFunction0 */

  /* USER CODE END USBD_ChangeFunction0 */

  switch (Device_State)
 801f514:	687b      	ldr	r3, [r7, #4]
 801f516:	2bf4      	cmp	r3, #244	@ 0xf4
 801f518:	d812      	bhi.n	801f540 <USBD_ChangeFunction+0x38>
 801f51a:	687b      	ldr	r3, [r7, #4]
 801f51c:	2bf0      	cmp	r3, #240	@ 0xf0
 801f51e:	d206      	bcs.n	801f52e <USBD_ChangeFunction+0x26>
 801f520:	687b      	ldr	r3, [r7, #4]
 801f522:	2b01      	cmp	r3, #1
 801f524:	d00e      	beq.n	801f544 <USBD_ChangeFunction+0x3c>
 801f526:	687b      	ldr	r3, [r7, #4]
 801f528:	2b0a      	cmp	r3, #10
 801f52a:	d00d      	beq.n	801f548 <USBD_ChangeFunction+0x40>

      /* USER CODE BEGIN DEFAULT */

      /* USER CODE END DEFAULT */

      break;
 801f52c:	e008      	b.n	801f540 <USBD_ChangeFunction+0x38>
  switch (Device_State)
 801f52e:	687b      	ldr	r3, [r7, #4]
 801f530:	3bf0      	subs	r3, #240	@ 0xf0
 801f532:	2b04      	cmp	r3, #4
 801f534:	d804      	bhi.n	801f540 <USBD_ChangeFunction+0x38>
 801f536:	009a      	lsls	r2, r3, #2
 801f538:	4b07      	ldr	r3, [pc, #28]	@ (801f558 <USBD_ChangeFunction+0x50>)
 801f53a:	18d3      	adds	r3, r2, r3
 801f53c:	681b      	ldr	r3, [r3, #0]
 801f53e:	469f      	mov	pc, r3
      break;
 801f540:	46c0      	nop			@ (mov r8, r8)
 801f542:	e004      	b.n	801f54e <USBD_ChangeFunction+0x46>
      break;
 801f544:	46c0      	nop			@ (mov r8, r8)
 801f546:	e002      	b.n	801f54e <USBD_ChangeFunction+0x46>
      break;
 801f548:	46c0      	nop			@ (mov r8, r8)
 801f54a:	e000      	b.n	801f54e <USBD_ChangeFunction+0x46>
      break;
 801f54c:	46c0      	nop			@ (mov r8, r8)

  /* USER CODE BEGIN USBD_ChangeFunction1 */

  /* USER CODE END USBD_ChangeFunction1 */

  return status;
 801f54e:	68fb      	ldr	r3, [r7, #12]
}
 801f550:	0018      	movs	r0, r3
 801f552:	46bd      	mov	sp, r7
 801f554:	b004      	add	sp, #16
 801f556:	bd80      	pop	{r7, pc}
 801f558:	08027d0c 	.word	0x08027d0c

0801f55c <USBD_CDC_ACM_Activate>:
  *         This function is called when insertion of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Activate(VOID *cdc_acm_instance)
{
 801f55c:	b580      	push	{r7, lr}
 801f55e:	b082      	sub	sp, #8
 801f560:	af00      	add	r7, sp, #0
 801f562:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Activate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = (UX_SLAVE_CLASS_CDC_ACM *)cdc_acm_instance;
 801f564:	4b03      	ldr	r3, [pc, #12]	@ (801f574 <USBD_CDC_ACM_Activate+0x18>)
 801f566:	687a      	ldr	r2, [r7, #4]
 801f568:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Activate */

  return;
 801f56a:	46c0      	nop			@ (mov r8, r8)
}
 801f56c:	46bd      	mov	sp, r7
 801f56e:	b002      	add	sp, #8
 801f570:	bd80      	pop	{r7, pc}
 801f572:	46c0      	nop			@ (mov r8, r8)
 801f574:	2000633c 	.word	0x2000633c

0801f578 <USBD_CDC_ACM_Deactivate>:
  *         This function is called when extraction of a CDC ACM device.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_Deactivate(VOID *cdc_acm_instance)
{
 801f578:	b580      	push	{r7, lr}
 801f57a:	b082      	sub	sp, #8
 801f57c:	af00      	add	r7, sp, #0
 801f57e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_Deactivate */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  cdc_acm = UX_NULL;
 801f580:	4b03      	ldr	r3, [pc, #12]	@ (801f590 <USBD_CDC_ACM_Deactivate+0x18>)
 801f582:	2200      	movs	r2, #0
 801f584:	601a      	str	r2, [r3, #0]
  /* USER CODE END USBD_CDC_ACM_Deactivate */

  return;
 801f586:	46c0      	nop			@ (mov r8, r8)
}
 801f588:	46bd      	mov	sp, r7
 801f58a:	b002      	add	sp, #8
 801f58c:	bd80      	pop	{r7, pc}
 801f58e:	46c0      	nop			@ (mov r8, r8)
 801f590:	2000633c 	.word	0x2000633c

0801f594 <USBD_CDC_ACM_ParameterChange>:
  *         This function is invoked to manage the CDC ACM class requests.
  * @param  cdc_acm_instance: Pointer to the cdc acm class instance.
  * @retval none
  */
VOID USBD_CDC_ACM_ParameterChange(VOID *cdc_acm_instance)
{
 801f594:	b580      	push	{r7, lr}
 801f596:	b082      	sub	sp, #8
 801f598:	af00      	add	r7, sp, #0
 801f59a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN USBD_CDC_ACM_ParameterChange */
  UX_PARAMETER_NOT_USED(cdc_acm_instance);
  /* USER CODE END USBD_CDC_ACM_ParameterChange */

  return;
 801f59c:	46c0      	nop			@ (mov r8, r8)
}
 801f59e:	46bd      	mov	sp, r7
 801f5a0:	b002      	add	sp, #8
 801f5a2:	bd80      	pop	{r7, pc}

0801f5a4 <USBD_CDC_ACM_Transmit>:

/* USER CODE BEGIN 1 */
uint32_t USBD_CDC_ACM_Transmit(uint8_t* buffer, uint32_t size, uint32_t* sent)
{
 801f5a4:	b580      	push	{r7, lr}
 801f5a6:	b086      	sub	sp, #24
 801f5a8:	af00      	add	r7, sp, #0
 801f5aa:	60f8      	str	r0, [r7, #12]
 801f5ac:	60b9      	str	r1, [r7, #8]
 801f5ae:	607a      	str	r2, [r7, #4]
    if (sent) *sent = 0;
 801f5b0:	687b      	ldr	r3, [r7, #4]
 801f5b2:	2b00      	cmp	r3, #0
 801f5b4:	d002      	beq.n	801f5bc <USBD_CDC_ACM_Transmit+0x18>
 801f5b6:	687b      	ldr	r3, [r7, #4]
 801f5b8:	2200      	movs	r2, #0
 801f5ba:	601a      	str	r2, [r3, #0]
    if (cdc_acm == NULL)
 801f5bc:	4b15      	ldr	r3, [pc, #84]	@ (801f614 <USBD_CDC_ACM_Transmit+0x70>)
 801f5be:	681b      	ldr	r3, [r3, #0]
 801f5c0:	2b00      	cmp	r3, #0
 801f5c2:	d101      	bne.n	801f5c8 <USBD_CDC_ACM_Transmit+0x24>
    {
        return 1; /* not connected */
 801f5c4:	2301      	movs	r3, #1
 801f5c6:	e021      	b.n	801f60c <USBD_CDC_ACM_Transmit+0x68>
    }

    /* Non-blocking with timeout: never hang the firmware if host isn't reading. */
    ULONG start = _ux_utility_time_get();
 801f5c8:	f7ff ff8f 	bl	801f4ea <_ux_utility_time_get>
 801f5cc:	0003      	movs	r3, r0
 801f5ce:	617b      	str	r3, [r7, #20]
    UINT retVal;

    do
    {
        retVal = ux_device_class_cdc_acm_write_run(cdc_acm, buffer, size, sent);
 801f5d0:	4b10      	ldr	r3, [pc, #64]	@ (801f614 <USBD_CDC_ACM_Transmit+0x70>)
 801f5d2:	6818      	ldr	r0, [r3, #0]
 801f5d4:	687b      	ldr	r3, [r7, #4]
 801f5d6:	68ba      	ldr	r2, [r7, #8]
 801f5d8:	68f9      	ldr	r1, [r7, #12]
 801f5da:	f7fe ff71 	bl	801e4c0 <_ux_device_class_cdc_acm_write_run>
 801f5de:	0003      	movs	r3, r0
 801f5e0:	613b      	str	r3, [r7, #16]

        if (retVal == UX_STATE_NEXT)
 801f5e2:	693b      	ldr	r3, [r7, #16]
 801f5e4:	2b04      	cmp	r3, #4
 801f5e6:	d101      	bne.n	801f5ec <USBD_CDC_ACM_Transmit+0x48>
        {
            return 0; /* sent OK */
 801f5e8:	2300      	movs	r3, #0
 801f5ea:	e00f      	b.n	801f60c <USBD_CDC_ACM_Transmit+0x68>
        }

        /* If class wants us to try again later, don't spin forever. */
        if ((_ux_utility_time_get() - start) > 20U)
 801f5ec:	f7ff ff7d 	bl	801f4ea <_ux_utility_time_get>
 801f5f0:	0002      	movs	r2, r0
 801f5f2:	697b      	ldr	r3, [r7, #20]
 801f5f4:	1ad3      	subs	r3, r2, r3
 801f5f6:	2b14      	cmp	r3, #20
 801f5f8:	d901      	bls.n	801f5fe <USBD_CDC_ACM_Transmit+0x5a>
        {
            return 2; /* busy/timeout */
 801f5fa:	2302      	movs	r3, #2
 801f5fc:	e006      	b.n	801f60c <USBD_CDC_ACM_Transmit+0x68>
        }

    } while (retVal == UX_STATE_WAIT || retVal == UX_STATE_LOCK);
 801f5fe:	693b      	ldr	r3, [r7, #16]
 801f600:	2b05      	cmp	r3, #5
 801f602:	d0e5      	beq.n	801f5d0 <USBD_CDC_ACM_Transmit+0x2c>
 801f604:	693b      	ldr	r3, [r7, #16]
 801f606:	2b06      	cmp	r3, #6
 801f608:	d0e2      	beq.n	801f5d0 <USBD_CDC_ACM_Transmit+0x2c>

    /* Any other code is treated as an error / not ready. */
    return 2;
 801f60a:	2302      	movs	r3, #2
}
 801f60c:	0018      	movs	r0, r3
 801f60e:	46bd      	mov	sp, r7
 801f610:	b006      	add	sp, #24
 801f612:	bd80      	pop	{r7, pc}
 801f614:	2000633c 	.word	0x2000633c

0801f618 <USBD_CDC_ACM_Receive>:

uint32_t USBD_CDC_ACM_Receive(uint8_t* buffer, uint32_t size, uint32_t* received)
{
 801f618:	b580      	push	{r7, lr}
 801f61a:	b084      	sub	sp, #16
 801f61c:	af00      	add	r7, sp, #0
 801f61e:	60f8      	str	r0, [r7, #12]
 801f620:	60b9      	str	r1, [r7, #8]
 801f622:	607a      	str	r2, [r7, #4]
  if (received) *received = 0;
 801f624:	687b      	ldr	r3, [r7, #4]
 801f626:	2b00      	cmp	r3, #0
 801f628:	d002      	beq.n	801f630 <USBD_CDC_ACM_Receive+0x18>
 801f62a:	687b      	ldr	r3, [r7, #4]
 801f62c:	2200      	movs	r2, #0
 801f62e:	601a      	str	r2, [r3, #0]
  if (cdc_acm!=NULL){
 801f630:	4b08      	ldr	r3, [pc, #32]	@ (801f654 <USBD_CDC_ACM_Receive+0x3c>)
 801f632:	681b      	ldr	r3, [r3, #0]
 801f634:	2b00      	cmp	r3, #0
 801f636:	d008      	beq.n	801f64a <USBD_CDC_ACM_Receive+0x32>
    ux_device_class_cdc_acm_read_run(cdc_acm,buffer,size,received);
 801f638:	4b06      	ldr	r3, [pc, #24]	@ (801f654 <USBD_CDC_ACM_Receive+0x3c>)
 801f63a:	6818      	ldr	r0, [r3, #0]
 801f63c:	687b      	ldr	r3, [r7, #4]
 801f63e:	68ba      	ldr	r2, [r7, #8]
 801f640:	68f9      	ldr	r1, [r7, #12]
 801f642:	f7fe fe5f 	bl	801e304 <_ux_device_class_cdc_acm_read_run>
    return 0;
 801f646:	2300      	movs	r3, #0
 801f648:	e000      	b.n	801f64c <USBD_CDC_ACM_Receive+0x34>
  }else{
   return 1;
 801f64a:	2301      	movs	r3, #1
  }

}
 801f64c:	0018      	movs	r0, r3
 801f64e:	46bd      	mov	sp, r7
 801f650:	b004      	add	sp, #16
 801f652:	bd80      	pop	{r7, pc}
 801f654:	2000633c 	.word	0x2000633c

0801f658 <USBD_Get_Device_Framework_Speed>:
  * @param  Speed : HIGH or FULL SPEED flag
  * @param  length : length of HIGH or FULL SPEED array
  * @retval Pointer to descriptor buffer
  */
uint8_t *USBD_Get_Device_Framework_Speed(uint8_t Speed, ULONG *Length)
{
 801f658:	b580      	push	{r7, lr}
 801f65a:	b084      	sub	sp, #16
 801f65c:	af00      	add	r7, sp, #0
 801f65e:	0002      	movs	r2, r0
 801f660:	6039      	str	r1, [r7, #0]
 801f662:	1dfb      	adds	r3, r7, #7
 801f664:	701a      	strb	r2, [r3, #0]
  uint8_t *pFrameWork = NULL;
 801f666:	2300      	movs	r3, #0
 801f668:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN Device_Framework0 */

  /* USER CODE END Device_Framework0 */

  if (USBD_FULL_SPEED == Speed)
 801f66a:	1dfb      	adds	r3, r7, #7
 801f66c:	781b      	ldrb	r3, [r3, #0]
 801f66e:	2b00      	cmp	r3, #0
 801f670:	d116      	bne.n	801f6a0 <USBD_Get_Device_Framework_Speed+0x48>
  {
    USBD_Device_Framework_Builder(&USBD_Device_FS, pDevFrameWorkDesc_FS,
 801f672:	4b19      	ldr	r3, [pc, #100]	@ (801f6d8 <USBD_Get_Device_Framework_Speed+0x80>)
 801f674:	6819      	ldr	r1, [r3, #0]
 801f676:	1dfb      	adds	r3, r7, #7
 801f678:	781b      	ldrb	r3, [r3, #0]
 801f67a:	4a18      	ldr	r2, [pc, #96]	@ (801f6dc <USBD_Get_Device_Framework_Speed+0x84>)
 801f67c:	4818      	ldr	r0, [pc, #96]	@ (801f6e0 <USBD_Get_Device_Framework_Speed+0x88>)
 801f67e:	f000 f9bd 	bl	801f9fc <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_full_speed */
    *Length = (ULONG)(USBD_Device_FS.CurrDevDescSz + USBD_Device_FS.CurrConfDescSz);
 801f682:	4a17      	ldr	r2, [pc, #92]	@ (801f6e0 <USBD_Get_Device_Framework_Speed+0x88>)
 801f684:	2390      	movs	r3, #144	@ 0x90
 801f686:	005b      	lsls	r3, r3, #1
 801f688:	58d2      	ldr	r2, [r2, r3]
 801f68a:	4915      	ldr	r1, [pc, #84]	@ (801f6e0 <USBD_Get_Device_Framework_Speed+0x88>)
 801f68c:	2392      	movs	r3, #146	@ 0x92
 801f68e:	005b      	lsls	r3, r3, #1
 801f690:	58cb      	ldr	r3, [r1, r3]
 801f692:	18d2      	adds	r2, r2, r3
 801f694:	683b      	ldr	r3, [r7, #0]
 801f696:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_FS;
 801f698:	4b0f      	ldr	r3, [pc, #60]	@ (801f6d8 <USBD_Get_Device_Framework_Speed+0x80>)
 801f69a:	681b      	ldr	r3, [r3, #0]
 801f69c:	60fb      	str	r3, [r7, #12]
 801f69e:	e015      	b.n	801f6cc <USBD_Get_Device_Framework_Speed+0x74>
  }
  else
  {
    USBD_Device_Framework_Builder(&USBD_Device_HS, pDevFrameWorkDesc_HS,
 801f6a0:	4b10      	ldr	r3, [pc, #64]	@ (801f6e4 <USBD_Get_Device_Framework_Speed+0x8c>)
 801f6a2:	6819      	ldr	r1, [r3, #0]
 801f6a4:	1dfb      	adds	r3, r7, #7
 801f6a6:	781b      	ldrb	r3, [r3, #0]
 801f6a8:	4a0c      	ldr	r2, [pc, #48]	@ (801f6dc <USBD_Get_Device_Framework_Speed+0x84>)
 801f6aa:	480f      	ldr	r0, [pc, #60]	@ (801f6e8 <USBD_Get_Device_Framework_Speed+0x90>)
 801f6ac:	f000 f9a6 	bl	801f9fc <USBD_Device_Framework_Builder>
                                  UserClassInstance, Speed);

    /* Get the length of USBD_device_framework_high_speed */
    *Length = (ULONG)(USBD_Device_HS.CurrDevDescSz + USBD_Device_HS.CurrConfDescSz);
 801f6b0:	4a0d      	ldr	r2, [pc, #52]	@ (801f6e8 <USBD_Get_Device_Framework_Speed+0x90>)
 801f6b2:	2390      	movs	r3, #144	@ 0x90
 801f6b4:	005b      	lsls	r3, r3, #1
 801f6b6:	58d2      	ldr	r2, [r2, r3]
 801f6b8:	490b      	ldr	r1, [pc, #44]	@ (801f6e8 <USBD_Get_Device_Framework_Speed+0x90>)
 801f6ba:	2392      	movs	r3, #146	@ 0x92
 801f6bc:	005b      	lsls	r3, r3, #1
 801f6be:	58cb      	ldr	r3, [r1, r3]
 801f6c0:	18d2      	adds	r2, r2, r3
 801f6c2:	683b      	ldr	r3, [r7, #0]
 801f6c4:	601a      	str	r2, [r3, #0]

    pFrameWork = pDevFrameWorkDesc_HS;
 801f6c6:	4b07      	ldr	r3, [pc, #28]	@ (801f6e4 <USBD_Get_Device_Framework_Speed+0x8c>)
 801f6c8:	681b      	ldr	r3, [r3, #0]
 801f6ca:	60fb      	str	r3, [r7, #12]
  }
  /* USER CODE BEGIN Device_Framework1 */

  /* USER CODE END Device_Framework1 */
  return pFrameWork;
 801f6cc:	68fb      	ldr	r3, [r7, #12]
}
 801f6ce:	0018      	movs	r0, r3
 801f6d0:	46bd      	mov	sp, r7
 801f6d2:	b004      	add	sp, #16
 801f6d4:	bd80      	pop	{r7, pc}
 801f6d6:	46c0      	nop			@ (mov r8, r8)
 801f6d8:	2000007c 	.word	0x2000007c
 801f6dc:	20000070 	.word	0x20000070
 801f6e0:	20006340 	.word	0x20006340
 801f6e4:	20000080 	.word	0x20000080
 801f6e8:	20006468 	.word	0x20006468

0801f6ec <USBD_Get_String_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of String_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_String_Framework(ULONG *Length)
{
 801f6ec:	b5b0      	push	{r4, r5, r7, lr}
 801f6ee:	b084      	sub	sp, #16
 801f6f0:	af00      	add	r7, sp, #0
 801f6f2:	6078      	str	r0, [r7, #4]
  uint16_t len = 0U;
 801f6f4:	250c      	movs	r5, #12
 801f6f6:	197b      	adds	r3, r7, r5
 801f6f8:	2200      	movs	r2, #0
 801f6fa:	801a      	strh	r2, [r3, #0]
  uint8_t count = 0U;
 801f6fc:	240f      	movs	r4, #15
 801f6fe:	193b      	adds	r3, r7, r4
 801f700:	2200      	movs	r2, #0
 801f702:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN String_Framework0 */

  /* USER CODE END String_Framework0 */

  /* Set the Manufacturer language Id and index in USBD_string_framework */
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f704:	193b      	adds	r3, r7, r4
 801f706:	781b      	ldrb	r3, [r3, #0]
 801f708:	193a      	adds	r2, r7, r4
 801f70a:	1c59      	adds	r1, r3, #1
 801f70c:	7011      	strb	r1, [r2, #0]
 801f70e:	001a      	movs	r2, r3
 801f710:	4b43      	ldr	r3, [pc, #268]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f712:	2109      	movs	r1, #9
 801f714:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f716:	193b      	adds	r3, r7, r4
 801f718:	781b      	ldrb	r3, [r3, #0]
 801f71a:	193a      	adds	r2, r7, r4
 801f71c:	1c59      	adds	r1, r3, #1
 801f71e:	7011      	strb	r1, [r2, #0]
 801f720:	001a      	movs	r2, r3
 801f722:	4b3f      	ldr	r3, [pc, #252]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f724:	2104      	movs	r1, #4
 801f726:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_MFC_STR;
 801f728:	193b      	adds	r3, r7, r4
 801f72a:	781b      	ldrb	r3, [r3, #0]
 801f72c:	193a      	adds	r2, r7, r4
 801f72e:	1c59      	adds	r1, r3, #1
 801f730:	7011      	strb	r1, [r2, #0]
 801f732:	001a      	movs	r2, r3
 801f734:	4b3a      	ldr	r3, [pc, #232]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f736:	2101      	movs	r1, #1
 801f738:	5499      	strb	r1, [r3, r2]

  /* Set the Manufacturer string in string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_string_framework + count, &len);
 801f73a:	193b      	adds	r3, r7, r4
 801f73c:	781a      	ldrb	r2, [r3, #0]
 801f73e:	4b38      	ldr	r3, [pc, #224]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f740:	18d1      	adds	r1, r2, r3
 801f742:	197a      	adds	r2, r7, r5
 801f744:	4b37      	ldr	r3, [pc, #220]	@ (801f824 <USBD_Get_String_Framework+0x138>)
 801f746:	0018      	movs	r0, r3
 801f748:	f000 f8fe 	bl	801f948 <USBD_Desc_GetString>

  /* Set the Product language Id and index in USBD_string_framework */
  count += len + 1;
 801f74c:	197b      	adds	r3, r7, r5
 801f74e:	881b      	ldrh	r3, [r3, #0]
 801f750:	b2da      	uxtb	r2, r3
 801f752:	193b      	adds	r3, r7, r4
 801f754:	781b      	ldrb	r3, [r3, #0]
 801f756:	18d3      	adds	r3, r2, r3
 801f758:	b2da      	uxtb	r2, r3
 801f75a:	193b      	adds	r3, r7, r4
 801f75c:	3201      	adds	r2, #1
 801f75e:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f760:	193b      	adds	r3, r7, r4
 801f762:	781b      	ldrb	r3, [r3, #0]
 801f764:	193a      	adds	r2, r7, r4
 801f766:	1c59      	adds	r1, r3, #1
 801f768:	7011      	strb	r1, [r2, #0]
 801f76a:	001a      	movs	r2, r3
 801f76c:	4b2c      	ldr	r3, [pc, #176]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f76e:	2109      	movs	r1, #9
 801f770:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f772:	193b      	adds	r3, r7, r4
 801f774:	781b      	ldrb	r3, [r3, #0]
 801f776:	193a      	adds	r2, r7, r4
 801f778:	1c59      	adds	r1, r3, #1
 801f77a:	7011      	strb	r1, [r2, #0]
 801f77c:	001a      	movs	r2, r3
 801f77e:	4b28      	ldr	r3, [pc, #160]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f780:	2104      	movs	r1, #4
 801f782:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_PRODUCT_STR;
 801f784:	193b      	adds	r3, r7, r4
 801f786:	781b      	ldrb	r3, [r3, #0]
 801f788:	193a      	adds	r2, r7, r4
 801f78a:	1c59      	adds	r1, r3, #1
 801f78c:	7011      	strb	r1, [r2, #0]
 801f78e:	001a      	movs	r2, r3
 801f790:	4b23      	ldr	r3, [pc, #140]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f792:	2102      	movs	r1, #2
 801f794:	5499      	strb	r1, [r3, r2]

  /* Set the Product string in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_string_framework + count, &len);
 801f796:	193b      	adds	r3, r7, r4
 801f798:	781a      	ldrb	r2, [r3, #0]
 801f79a:	4b21      	ldr	r3, [pc, #132]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f79c:	18d1      	adds	r1, r2, r3
 801f79e:	197a      	adds	r2, r7, r5
 801f7a0:	4b21      	ldr	r3, [pc, #132]	@ (801f828 <USBD_Get_String_Framework+0x13c>)
 801f7a2:	0018      	movs	r0, r3
 801f7a4:	f000 f8d0 	bl	801f948 <USBD_Desc_GetString>

  /* Set Serial language Id and index in string_framework */
  count += len + 1;
 801f7a8:	197b      	adds	r3, r7, r5
 801f7aa:	881b      	ldrh	r3, [r3, #0]
 801f7ac:	b2da      	uxtb	r2, r3
 801f7ae:	193b      	adds	r3, r7, r4
 801f7b0:	781b      	ldrb	r3, [r3, #0]
 801f7b2:	18d3      	adds	r3, r2, r3
 801f7b4:	b2da      	uxtb	r2, r3
 801f7b6:	193b      	adds	r3, r7, r4
 801f7b8:	3201      	adds	r2, #1
 801f7ba:	701a      	strb	r2, [r3, #0]
  USBD_string_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f7bc:	193b      	adds	r3, r7, r4
 801f7be:	781b      	ldrb	r3, [r3, #0]
 801f7c0:	0020      	movs	r0, r4
 801f7c2:	193a      	adds	r2, r7, r4
 801f7c4:	1c59      	adds	r1, r3, #1
 801f7c6:	7011      	strb	r1, [r2, #0]
 801f7c8:	001a      	movs	r2, r3
 801f7ca:	4b15      	ldr	r3, [pc, #84]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f7cc:	2109      	movs	r1, #9
 801f7ce:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_LANGID_STRING >> 8;
 801f7d0:	183b      	adds	r3, r7, r0
 801f7d2:	781b      	ldrb	r3, [r3, #0]
 801f7d4:	183a      	adds	r2, r7, r0
 801f7d6:	1c59      	adds	r1, r3, #1
 801f7d8:	7011      	strb	r1, [r2, #0]
 801f7da:	001a      	movs	r2, r3
 801f7dc:	4b10      	ldr	r3, [pc, #64]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f7de:	2104      	movs	r1, #4
 801f7e0:	5499      	strb	r1, [r3, r2]
  USBD_string_framework[count++] = USBD_IDX_SERIAL_STR;
 801f7e2:	183b      	adds	r3, r7, r0
 801f7e4:	781b      	ldrb	r3, [r3, #0]
 801f7e6:	183a      	adds	r2, r7, r0
 801f7e8:	1c59      	adds	r1, r3, #1
 801f7ea:	7011      	strb	r1, [r2, #0]
 801f7ec:	001a      	movs	r2, r3
 801f7ee:	4b0c      	ldr	r3, [pc, #48]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f7f0:	2103      	movs	r1, #3
 801f7f2:	5499      	strb	r1, [r3, r2]

  /* Set the Serial number in USBD_string_framework */
  USBD_Desc_GetString((uint8_t *)USBD_SERIAL_NUMBER, USBD_string_framework + count, &len);
 801f7f4:	183b      	adds	r3, r7, r0
 801f7f6:	781a      	ldrb	r2, [r3, #0]
 801f7f8:	4b09      	ldr	r3, [pc, #36]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f7fa:	18d1      	adds	r1, r2, r3
 801f7fc:	197a      	adds	r2, r7, r5
 801f7fe:	4b0b      	ldr	r3, [pc, #44]	@ (801f82c <USBD_Get_String_Framework+0x140>)
 801f800:	0018      	movs	r0, r3
 801f802:	f000 f8a1 	bl	801f948 <USBD_Desc_GetString>
  /* USER CODE BEGIN String_Framework1 */

  /* USER CODE END String_Framework1 */

  /* Get the length of USBD_string_framework */
  *Length = strlen((const char *)USBD_string_framework);
 801f806:	4b06      	ldr	r3, [pc, #24]	@ (801f820 <USBD_Get_String_Framework+0x134>)
 801f808:	0018      	movs	r0, r3
 801f80a:	f7e0 fc87 	bl	800011c <strlen>
 801f80e:	0002      	movs	r2, r0
 801f810:	687b      	ldr	r3, [r7, #4]
 801f812:	601a      	str	r2, [r3, #0]

  return USBD_string_framework;
 801f814:	4b02      	ldr	r3, [pc, #8]	@ (801f820 <USBD_Get_String_Framework+0x134>)
}
 801f816:	0018      	movs	r0, r3
 801f818:	46bd      	mov	sp, r7
 801f81a:	b004      	add	sp, #16
 801f81c:	bdb0      	pop	{r4, r5, r7, pc}
 801f81e:	46c0      	nop			@ (mov r8, r8)
 801f820:	20006720 	.word	0x20006720
 801f824:	08027888 	.word	0x08027888
 801f828:	0802789c 	.word	0x0802789c
 801f82c:	080278b0 	.word	0x080278b0

0801f830 <USBD_Get_Language_Id_Framework>:
  *         Return the language_id_framework
  * @param  Length : Length of Language_Id_Framework
  * @retval Pointer to language_id_framework buffer
  */
uint8_t *USBD_Get_Language_Id_Framework(ULONG *Length)
{
 801f830:	b580      	push	{r7, lr}
 801f832:	b084      	sub	sp, #16
 801f834:	af00      	add	r7, sp, #0
 801f836:	6078      	str	r0, [r7, #4]
  uint8_t count = 0U;
 801f838:	200f      	movs	r0, #15
 801f83a:	183b      	adds	r3, r7, r0
 801f83c:	2200      	movs	r2, #0
 801f83e:	701a      	strb	r2, [r3, #0]

  /* Set the language Id in USBD_language_id_framework */
  USBD_language_id_framework[count++] = USBD_LANGID_STRING & 0xFF;
 801f840:	183b      	adds	r3, r7, r0
 801f842:	781b      	ldrb	r3, [r3, #0]
 801f844:	183a      	adds	r2, r7, r0
 801f846:	1c59      	adds	r1, r3, #1
 801f848:	7011      	strb	r1, [r2, #0]
 801f84a:	001a      	movs	r2, r3
 801f84c:	4b0b      	ldr	r3, [pc, #44]	@ (801f87c <USBD_Get_Language_Id_Framework+0x4c>)
 801f84e:	2109      	movs	r1, #9
 801f850:	5499      	strb	r1, [r3, r2]
  USBD_language_id_framework[count++] = USBD_LANGID_STRING >> 8;
 801f852:	183b      	adds	r3, r7, r0
 801f854:	781b      	ldrb	r3, [r3, #0]
 801f856:	183a      	adds	r2, r7, r0
 801f858:	1c59      	adds	r1, r3, #1
 801f85a:	7011      	strb	r1, [r2, #0]
 801f85c:	001a      	movs	r2, r3
 801f85e:	4b07      	ldr	r3, [pc, #28]	@ (801f87c <USBD_Get_Language_Id_Framework+0x4c>)
 801f860:	2104      	movs	r1, #4
 801f862:	5499      	strb	r1, [r3, r2]

  /* Get the length of USBD_language_id_framework */
  *Length = strlen((const char *)USBD_language_id_framework);
 801f864:	4b05      	ldr	r3, [pc, #20]	@ (801f87c <USBD_Get_Language_Id_Framework+0x4c>)
 801f866:	0018      	movs	r0, r3
 801f868:	f7e0 fc58 	bl	800011c <strlen>
 801f86c:	0002      	movs	r2, r0
 801f86e:	687b      	ldr	r3, [r7, #4]
 801f870:	601a      	str	r2, [r3, #0]

  return USBD_language_id_framework;
 801f872:	4b02      	ldr	r3, [pc, #8]	@ (801f87c <USBD_Get_Language_Id_Framework+0x4c>)
}
 801f874:	0018      	movs	r0, r3
 801f876:	46bd      	mov	sp, r7
 801f878:	b004      	add	sp, #16
 801f87a:	bd80      	pop	{r7, pc}
 801f87c:	20006820 	.word	0x20006820

0801f880 <USBD_Get_Interface_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval interface number
  */
uint16_t USBD_Get_Interface_Number(uint8_t class_type, uint8_t interface_type)
{
 801f880:	b590      	push	{r4, r7, lr}
 801f882:	b085      	sub	sp, #20
 801f884:	af00      	add	r7, sp, #0
 801f886:	0002      	movs	r2, r0
 801f888:	1dfb      	adds	r3, r7, #7
 801f88a:	701a      	strb	r2, [r3, #0]
 801f88c:	1dbb      	adds	r3, r7, #6
 801f88e:	1c0a      	adds	r2, r1, #0
 801f890:	701a      	strb	r2, [r3, #0]
  uint8_t itf_num = 0U;
 801f892:	230f      	movs	r3, #15
 801f894:	18fb      	adds	r3, r7, r3
 801f896:	2200      	movs	r2, #0
 801f898:	701a      	strb	r2, [r3, #0]
  uint8_t idx = 0U;
 801f89a:	210e      	movs	r1, #14
 801f89c:	187b      	adds	r3, r7, r1
 801f89e:	2200      	movs	r2, #0
 801f8a0:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_Interface_Number0 */

  /* USER CODE END USBD_Get_Interface_Number0 */

  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f8a2:	187b      	adds	r3, r7, r1
 801f8a4:	2200      	movs	r2, #0
 801f8a6:	701a      	strb	r2, [r3, #0]
 801f8a8:	e02a      	b.n	801f900 <USBD_Get_Interface_Number+0x80>
  {
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f8aa:	200e      	movs	r0, #14
 801f8ac:	183b      	adds	r3, r7, r0
 801f8ae:	781b      	ldrb	r3, [r3, #0]
 801f8b0:	4a1a      	ldr	r2, [pc, #104]	@ (801f91c <USBD_Get_Interface_Number+0x9c>)
 801f8b2:	215c      	movs	r1, #92	@ 0x5c
 801f8b4:	434b      	muls	r3, r1
 801f8b6:	18d3      	adds	r3, r2, r3
 801f8b8:	330c      	adds	r3, #12
 801f8ba:	781b      	ldrb	r3, [r3, #0]
 801f8bc:	1dfa      	adds	r2, r7, #7
 801f8be:	7812      	ldrb	r2, [r2, #0]
 801f8c0:	429a      	cmp	r2, r3
 801f8c2:	d117      	bne.n	801f8f4 <USBD_Get_Interface_Number+0x74>
        (USBD_Device_FS.tclasslist[idx].InterfaceType == interface_type))
 801f8c4:	183b      	adds	r3, r7, r0
 801f8c6:	781b      	ldrb	r3, [r3, #0]
 801f8c8:	4a14      	ldr	r2, [pc, #80]	@ (801f91c <USBD_Get_Interface_Number+0x9c>)
 801f8ca:	215c      	movs	r1, #92	@ 0x5c
 801f8cc:	434b      	muls	r3, r1
 801f8ce:	18d3      	adds	r3, r2, r3
 801f8d0:	3314      	adds	r3, #20
 801f8d2:	781b      	ldrb	r3, [r3, #0]
    if ((USBD_Device_FS.tclasslist[idx].ClassType == class_type) &&
 801f8d4:	1dba      	adds	r2, r7, #6
 801f8d6:	7812      	ldrb	r2, [r2, #0]
 801f8d8:	429a      	cmp	r2, r3
 801f8da:	d10b      	bne.n	801f8f4 <USBD_Get_Interface_Number+0x74>
    {
      itf_num = USBD_Device_FS.tclasslist[idx].Ifs[0];
 801f8dc:	183b      	adds	r3, r7, r0
 801f8de:	781a      	ldrb	r2, [r3, #0]
 801f8e0:	230f      	movs	r3, #15
 801f8e2:	18fb      	adds	r3, r7, r3
 801f8e4:	490d      	ldr	r1, [pc, #52]	@ (801f91c <USBD_Get_Interface_Number+0x9c>)
 801f8e6:	205a      	movs	r0, #90	@ 0x5a
 801f8e8:	245c      	movs	r4, #92	@ 0x5c
 801f8ea:	4362      	muls	r2, r4
 801f8ec:	188a      	adds	r2, r1, r2
 801f8ee:	1812      	adds	r2, r2, r0
 801f8f0:	7812      	ldrb	r2, [r2, #0]
 801f8f2:	701a      	strb	r2, [r3, #0]
  for(idx = 0; idx < USBD_MAX_SUPPORTED_CLASS; idx++)
 801f8f4:	210e      	movs	r1, #14
 801f8f6:	187b      	adds	r3, r7, r1
 801f8f8:	781a      	ldrb	r2, [r3, #0]
 801f8fa:	187b      	adds	r3, r7, r1
 801f8fc:	3201      	adds	r2, #1
 801f8fe:	701a      	strb	r2, [r3, #0]
 801f900:	230e      	movs	r3, #14
 801f902:	18fb      	adds	r3, r7, r3
 801f904:	781b      	ldrb	r3, [r3, #0]
 801f906:	2b02      	cmp	r3, #2
 801f908:	d9cf      	bls.n	801f8aa <USBD_Get_Interface_Number+0x2a>

  /* USER CODE BEGIN USBD_Get_Interface_Number1 */

  /* USER CODE END USBD_Get_Interface_Number1 */

  return itf_num;
 801f90a:	230f      	movs	r3, #15
 801f90c:	18fb      	adds	r3, r7, r3
 801f90e:	781b      	ldrb	r3, [r3, #0]
 801f910:	b29b      	uxth	r3, r3
}
 801f912:	0018      	movs	r0, r3
 801f914:	46bd      	mov	sp, r7
 801f916:	b005      	add	sp, #20
 801f918:	bd90      	pop	{r4, r7, pc}
 801f91a:	46c0      	nop			@ (mov r8, r8)
 801f91c:	20006340 	.word	0x20006340

0801f920 <USBD_Get_Configuration_Number>:
  * @param  class_type : Device class type
  * @param  interface_type : Device interface type
  * @retval configuration number
  */
uint16_t USBD_Get_Configuration_Number(uint8_t class_type, uint8_t interface_type)
{
 801f920:	b580      	push	{r7, lr}
 801f922:	b084      	sub	sp, #16
 801f924:	af00      	add	r7, sp, #0
 801f926:	0002      	movs	r2, r0
 801f928:	1dfb      	adds	r3, r7, #7
 801f92a:	701a      	strb	r2, [r3, #0]
 801f92c:	1dbb      	adds	r3, r7, #6
 801f92e:	1c0a      	adds	r2, r1, #0
 801f930:	701a      	strb	r2, [r3, #0]
  uint8_t cfg_num = 1U;
 801f932:	210f      	movs	r1, #15
 801f934:	187b      	adds	r3, r7, r1
 801f936:	2201      	movs	r2, #1
 801f938:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN USBD_Get_CONFIGURATION_Number1 */

  /* USER CODE END USBD_Get_CONFIGURATION_Number1 */

  return cfg_num;
 801f93a:	187b      	adds	r3, r7, r1
 801f93c:	781b      	ldrb	r3, [r3, #0]
 801f93e:	b29b      	uxth	r3, r3
}
 801f940:	0018      	movs	r0, r3
 801f942:	46bd      	mov	sp, r7
 801f944:	b004      	add	sp, #16
 801f946:	bd80      	pop	{r7, pc}

0801f948 <USBD_Desc_GetString>:
  * @param  Unicode : Formatted string buffer (Unicode)
  * @param  len : descriptor length
  * @retval None
  */
static void USBD_Desc_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801f948:	b590      	push	{r4, r7, lr}
 801f94a:	b087      	sub	sp, #28
 801f94c:	af00      	add	r7, sp, #0
 801f94e:	60f8      	str	r0, [r7, #12]
 801f950:	60b9      	str	r1, [r7, #8]
 801f952:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801f954:	2417      	movs	r4, #23
 801f956:	193b      	adds	r3, r7, r4
 801f958:	2200      	movs	r2, #0
 801f95a:	701a      	strb	r2, [r3, #0]
  uint8_t *pdesc;

  if (desc == NULL)
 801f95c:	68fb      	ldr	r3, [r7, #12]
 801f95e:	2b00      	cmp	r3, #0
 801f960:	d029      	beq.n	801f9b6 <USBD_Desc_GetString+0x6e>
  {
    return;
  }

  pdesc = desc;
 801f962:	68fb      	ldr	r3, [r7, #12]
 801f964:	613b      	str	r3, [r7, #16]
  *len = (uint16_t)USBD_Desc_GetLen(pdesc);
 801f966:	693b      	ldr	r3, [r7, #16]
 801f968:	0018      	movs	r0, r3
 801f96a:	f000 f828 	bl	801f9be <USBD_Desc_GetLen>
 801f96e:	0003      	movs	r3, r0
 801f970:	001a      	movs	r2, r3
 801f972:	687b      	ldr	r3, [r7, #4]
 801f974:	801a      	strh	r2, [r3, #0]

  unicode[idx++] = *(uint8_t *)len;
 801f976:	193b      	adds	r3, r7, r4
 801f978:	781b      	ldrb	r3, [r3, #0]
 801f97a:	193a      	adds	r2, r7, r4
 801f97c:	1c59      	adds	r1, r3, #1
 801f97e:	7011      	strb	r1, [r2, #0]
 801f980:	001a      	movs	r2, r3
 801f982:	68bb      	ldr	r3, [r7, #8]
 801f984:	189b      	adds	r3, r3, r2
 801f986:	687a      	ldr	r2, [r7, #4]
 801f988:	7812      	ldrb	r2, [r2, #0]
 801f98a:	701a      	strb	r2, [r3, #0]

  while (*pdesc != (uint8_t)'\0')
 801f98c:	e00e      	b.n	801f9ac <USBD_Desc_GetString+0x64>
  {
    unicode[idx++] = *pdesc;
 801f98e:	2217      	movs	r2, #23
 801f990:	18bb      	adds	r3, r7, r2
 801f992:	781b      	ldrb	r3, [r3, #0]
 801f994:	18ba      	adds	r2, r7, r2
 801f996:	1c59      	adds	r1, r3, #1
 801f998:	7011      	strb	r1, [r2, #0]
 801f99a:	001a      	movs	r2, r3
 801f99c:	68bb      	ldr	r3, [r7, #8]
 801f99e:	189b      	adds	r3, r3, r2
 801f9a0:	693a      	ldr	r2, [r7, #16]
 801f9a2:	7812      	ldrb	r2, [r2, #0]
 801f9a4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801f9a6:	693b      	ldr	r3, [r7, #16]
 801f9a8:	3301      	adds	r3, #1
 801f9aa:	613b      	str	r3, [r7, #16]
  while (*pdesc != (uint8_t)'\0')
 801f9ac:	693b      	ldr	r3, [r7, #16]
 801f9ae:	781b      	ldrb	r3, [r3, #0]
 801f9b0:	2b00      	cmp	r3, #0
 801f9b2:	d1ec      	bne.n	801f98e <USBD_Desc_GetString+0x46>
 801f9b4:	e000      	b.n	801f9b8 <USBD_Desc_GetString+0x70>
    return;
 801f9b6:	46c0      	nop			@ (mov r8, r8)
  }
}
 801f9b8:	46bd      	mov	sp, r7
 801f9ba:	b007      	add	sp, #28
 801f9bc:	bd90      	pop	{r4, r7, pc}

0801f9be <USBD_Desc_GetLen>:
  *         return the string length
  * @param  buf : pointer to the ASCII string buffer
  * @retval string length
  */
static uint8_t USBD_Desc_GetLen(uint8_t *buf)
{
 801f9be:	b580      	push	{r7, lr}
 801f9c0:	b084      	sub	sp, #16
 801f9c2:	af00      	add	r7, sp, #0
 801f9c4:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801f9c6:	230f      	movs	r3, #15
 801f9c8:	18fb      	adds	r3, r7, r3
 801f9ca:	2200      	movs	r2, #0
 801f9cc:	701a      	strb	r2, [r3, #0]
  uint8_t *pbuff = buf;
 801f9ce:	687b      	ldr	r3, [r7, #4]
 801f9d0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801f9d2:	e008      	b.n	801f9e6 <USBD_Desc_GetLen+0x28>
  {
    len++;
 801f9d4:	210f      	movs	r1, #15
 801f9d6:	187b      	adds	r3, r7, r1
 801f9d8:	781a      	ldrb	r2, [r3, #0]
 801f9da:	187b      	adds	r3, r7, r1
 801f9dc:	3201      	adds	r2, #1
 801f9de:	701a      	strb	r2, [r3, #0]
    pbuff++;
 801f9e0:	68bb      	ldr	r3, [r7, #8]
 801f9e2:	3301      	adds	r3, #1
 801f9e4:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801f9e6:	68bb      	ldr	r3, [r7, #8]
 801f9e8:	781b      	ldrb	r3, [r3, #0]
 801f9ea:	2b00      	cmp	r3, #0
 801f9ec:	d1f2      	bne.n	801f9d4 <USBD_Desc_GetLen+0x16>
  }

  return len;
 801f9ee:	230f      	movs	r3, #15
 801f9f0:	18fb      	adds	r3, r7, r3
 801f9f2:	781b      	ldrb	r3, [r3, #0]
}
 801f9f4:	0018      	movs	r0, r3
 801f9f6:	46bd      	mov	sp, r7
 801f9f8:	b004      	add	sp, #16
 801f9fa:	bd80      	pop	{r7, pc}

0801f9fc <USBD_Device_Framework_Builder>:
  */
static uint8_t *USBD_Device_Framework_Builder(USBD_DevClassHandleTypeDef *pdev,
                                              uint8_t *pDevFrameWorkDesc,
                                              uint8_t *UserClassInstance,
                                              uint8_t Speed)
{
 801f9fc:	b580      	push	{r7, lr}
 801f9fe:	b088      	sub	sp, #32
 801fa00:	af02      	add	r7, sp, #8
 801fa02:	60f8      	str	r0, [r7, #12]
 801fa04:	60b9      	str	r1, [r7, #8]
 801fa06:	607a      	str	r2, [r7, #4]
 801fa08:	001a      	movs	r2, r3
 801fa0a:	1cfb      	adds	r3, r7, #3
 801fa0c:	701a      	strb	r2, [r3, #0]
  static USBD_DeviceDescTypedef   *pDevDesc;
  static USBD_DevQualiDescTypedef *pDevQualDesc;
  uint8_t Idx_Instance = 0U;
 801fa0e:	2317      	movs	r3, #23
 801fa10:	18fb      	adds	r3, r7, r3
 801fa12:	2200      	movs	r2, #0
 801fa14:	701a      	strb	r2, [r3, #0]

  /* Set Dev and conf descriptors size to 0 */
  pdev->CurrConfDescSz = 0U;
 801fa16:	68fa      	ldr	r2, [r7, #12]
 801fa18:	2392      	movs	r3, #146	@ 0x92
 801fa1a:	005b      	lsls	r3, r3, #1
 801fa1c:	2100      	movs	r1, #0
 801fa1e:	50d1      	str	r1, [r2, r3]
  pdev->CurrDevDescSz = 0U;
 801fa20:	68fa      	ldr	r2, [r7, #12]
 801fa22:	2390      	movs	r3, #144	@ 0x90
 801fa24:	005b      	lsls	r3, r3, #1
 801fa26:	2100      	movs	r1, #0
 801fa28:	50d1      	str	r1, [r2, r3]

  /* Set the pointer to the device descriptor area*/
  pDevDesc = (USBD_DeviceDescTypedef *)pDevFrameWorkDesc;
 801fa2a:	4b89      	ldr	r3, [pc, #548]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa2c:	68ba      	ldr	r2, [r7, #8]
 801fa2e:	601a      	str	r2, [r3, #0]

  /* Start building the generic device descriptor common part */
  pDevDesc->bLength = (uint8_t)sizeof(USBD_DeviceDescTypedef);
 801fa30:	4b87      	ldr	r3, [pc, #540]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa32:	681b      	ldr	r3, [r3, #0]
 801fa34:	2212      	movs	r2, #18
 801fa36:	701a      	strb	r2, [r3, #0]
  pDevDesc->bDescriptorType = UX_DEVICE_DESCRIPTOR_ITEM;
 801fa38:	4b85      	ldr	r3, [pc, #532]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa3a:	681b      	ldr	r3, [r3, #0]
 801fa3c:	2201      	movs	r2, #1
 801fa3e:	705a      	strb	r2, [r3, #1]
  pDevDesc->bcdUSB = USB_BCDUSB;
 801fa40:	4b83      	ldr	r3, [pc, #524]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa42:	681b      	ldr	r3, [r3, #0]
 801fa44:	789a      	ldrb	r2, [r3, #2]
 801fa46:	2100      	movs	r1, #0
 801fa48:	400a      	ands	r2, r1
 801fa4a:	709a      	strb	r2, [r3, #2]
 801fa4c:	78da      	ldrb	r2, [r3, #3]
 801fa4e:	2100      	movs	r1, #0
 801fa50:	400a      	ands	r2, r1
 801fa52:	1c11      	adds	r1, r2, #0
 801fa54:	2202      	movs	r2, #2
 801fa56:	430a      	orrs	r2, r1
 801fa58:	70da      	strb	r2, [r3, #3]
  pDevDesc->bDeviceClass = 0x00;
 801fa5a:	4b7d      	ldr	r3, [pc, #500]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa5c:	681b      	ldr	r3, [r3, #0]
 801fa5e:	2200      	movs	r2, #0
 801fa60:	711a      	strb	r2, [r3, #4]
  pDevDesc->bDeviceSubClass = 0x00;
 801fa62:	4b7b      	ldr	r3, [pc, #492]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa64:	681b      	ldr	r3, [r3, #0]
 801fa66:	2200      	movs	r2, #0
 801fa68:	715a      	strb	r2, [r3, #5]
  pDevDesc->bDeviceProtocol = 0x00;
 801fa6a:	4b79      	ldr	r3, [pc, #484]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa6c:	681b      	ldr	r3, [r3, #0]
 801fa6e:	2200      	movs	r2, #0
 801fa70:	719a      	strb	r2, [r3, #6]
  pDevDesc->bMaxPacketSize = USBD_MAX_EP0_SIZE;
 801fa72:	4b77      	ldr	r3, [pc, #476]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa74:	681b      	ldr	r3, [r3, #0]
 801fa76:	2240      	movs	r2, #64	@ 0x40
 801fa78:	71da      	strb	r2, [r3, #7]
  pDevDesc->idVendor = USBD_VID;
 801fa7a:	4b75      	ldr	r3, [pc, #468]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa7c:	681b      	ldr	r3, [r3, #0]
 801fa7e:	7a1a      	ldrb	r2, [r3, #8]
 801fa80:	2100      	movs	r1, #0
 801fa82:	400a      	ands	r2, r1
 801fa84:	1c11      	adds	r1, r2, #0
 801fa86:	227d      	movs	r2, #125	@ 0x7d
 801fa88:	4252      	negs	r2, r2
 801fa8a:	430a      	orrs	r2, r1
 801fa8c:	721a      	strb	r2, [r3, #8]
 801fa8e:	7a5a      	ldrb	r2, [r3, #9]
 801fa90:	2100      	movs	r1, #0
 801fa92:	400a      	ands	r2, r1
 801fa94:	1c11      	adds	r1, r2, #0
 801fa96:	2204      	movs	r2, #4
 801fa98:	430a      	orrs	r2, r1
 801fa9a:	725a      	strb	r2, [r3, #9]
  pDevDesc->idProduct = USBD_PID;
 801fa9c:	4b6c      	ldr	r3, [pc, #432]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fa9e:	681b      	ldr	r3, [r3, #0]
 801faa0:	7a9a      	ldrb	r2, [r3, #10]
 801faa2:	2100      	movs	r1, #0
 801faa4:	400a      	ands	r2, r1
 801faa6:	1c11      	adds	r1, r2, #0
 801faa8:	2210      	movs	r2, #16
 801faaa:	430a      	orrs	r2, r1
 801faac:	729a      	strb	r2, [r3, #10]
 801faae:	7ada      	ldrb	r2, [r3, #11]
 801fab0:	2100      	movs	r1, #0
 801fab2:	400a      	ands	r2, r1
 801fab4:	1c11      	adds	r1, r2, #0
 801fab6:	2257      	movs	r2, #87	@ 0x57
 801fab8:	430a      	orrs	r2, r1
 801faba:	72da      	strb	r2, [r3, #11]
  pDevDesc->bcdDevice = 0x0200;
 801fabc:	4b64      	ldr	r3, [pc, #400]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fabe:	681b      	ldr	r3, [r3, #0]
 801fac0:	7b1a      	ldrb	r2, [r3, #12]
 801fac2:	2100      	movs	r1, #0
 801fac4:	400a      	ands	r2, r1
 801fac6:	731a      	strb	r2, [r3, #12]
 801fac8:	7b5a      	ldrb	r2, [r3, #13]
 801faca:	2100      	movs	r1, #0
 801facc:	400a      	ands	r2, r1
 801face:	1c11      	adds	r1, r2, #0
 801fad0:	2202      	movs	r2, #2
 801fad2:	430a      	orrs	r2, r1
 801fad4:	735a      	strb	r2, [r3, #13]
  pDevDesc->iManufacturer = USBD_IDX_MFC_STR;
 801fad6:	4b5e      	ldr	r3, [pc, #376]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fad8:	681b      	ldr	r3, [r3, #0]
 801fada:	2201      	movs	r2, #1
 801fadc:	739a      	strb	r2, [r3, #14]
  pDevDesc->iProduct = USBD_IDX_PRODUCT_STR;
 801fade:	4b5c      	ldr	r3, [pc, #368]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fae0:	681b      	ldr	r3, [r3, #0]
 801fae2:	2202      	movs	r2, #2
 801fae4:	73da      	strb	r2, [r3, #15]
  pDevDesc->iSerialNumber = USBD_IDX_SERIAL_STR;
 801fae6:	4b5a      	ldr	r3, [pc, #360]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fae8:	681b      	ldr	r3, [r3, #0]
 801faea:	2203      	movs	r2, #3
 801faec:	741a      	strb	r2, [r3, #16]
  pDevDesc->bNumConfigurations = USBD_MAX_NUM_CONFIGURATION;
 801faee:	4b58      	ldr	r3, [pc, #352]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801faf0:	681b      	ldr	r3, [r3, #0]
 801faf2:	2201      	movs	r2, #1
 801faf4:	745a      	strb	r2, [r3, #17]
  pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DeviceDescTypedef);
 801faf6:	68fa      	ldr	r2, [r7, #12]
 801faf8:	2390      	movs	r3, #144	@ 0x90
 801fafa:	005b      	lsls	r3, r3, #1
 801fafc:	58d3      	ldr	r3, [r2, r3]
 801fafe:	3312      	adds	r3, #18
 801fb00:	0019      	movs	r1, r3
 801fb02:	68fa      	ldr	r2, [r7, #12]
 801fb04:	2390      	movs	r3, #144	@ 0x90
 801fb06:	005b      	lsls	r3, r3, #1
 801fb08:	50d1      	str	r1, [r2, r3]

  /* Check if USBx is in high speed mode to add qualifier descriptor */
  if (Speed == USBD_HIGH_SPEED)
 801fb0a:	1cfb      	adds	r3, r7, #3
 801fb0c:	781b      	ldrb	r3, [r3, #0]
 801fb0e:	2b01      	cmp	r3, #1
 801fb10:	d172      	bne.n	801fbf8 <USBD_Device_Framework_Builder+0x1fc>
  {
    pDevQualDesc = (USBD_DevQualiDescTypedef *)(pDevFrameWorkDesc + pdev->CurrDevDescSz);
 801fb12:	68fa      	ldr	r2, [r7, #12]
 801fb14:	2390      	movs	r3, #144	@ 0x90
 801fb16:	005b      	lsls	r3, r3, #1
 801fb18:	58d3      	ldr	r3, [r2, r3]
 801fb1a:	68ba      	ldr	r2, [r7, #8]
 801fb1c:	18d2      	adds	r2, r2, r3
 801fb1e:	4b4d      	ldr	r3, [pc, #308]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb20:	601a      	str	r2, [r3, #0]
    pDevQualDesc->bLength = (uint8_t)sizeof(USBD_DevQualiDescTypedef);
 801fb22:	4b4c      	ldr	r3, [pc, #304]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb24:	681b      	ldr	r3, [r3, #0]
 801fb26:	220a      	movs	r2, #10
 801fb28:	701a      	strb	r2, [r3, #0]
    pDevQualDesc->bDescriptorType = UX_DEVICE_QUALIFIER_DESCRIPTOR_ITEM;
 801fb2a:	4b4a      	ldr	r3, [pc, #296]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb2c:	681b      	ldr	r3, [r3, #0]
 801fb2e:	2206      	movs	r2, #6
 801fb30:	705a      	strb	r2, [r3, #1]
    pDevQualDesc->bcdDevice = 0x0200;
 801fb32:	4b48      	ldr	r3, [pc, #288]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb34:	681b      	ldr	r3, [r3, #0]
 801fb36:	789a      	ldrb	r2, [r3, #2]
 801fb38:	2100      	movs	r1, #0
 801fb3a:	400a      	ands	r2, r1
 801fb3c:	709a      	strb	r2, [r3, #2]
 801fb3e:	78da      	ldrb	r2, [r3, #3]
 801fb40:	2100      	movs	r1, #0
 801fb42:	400a      	ands	r2, r1
 801fb44:	1c11      	adds	r1, r2, #0
 801fb46:	2202      	movs	r2, #2
 801fb48:	430a      	orrs	r2, r1
 801fb4a:	70da      	strb	r2, [r3, #3]
    pDevQualDesc->Class = 0x00;
 801fb4c:	4b41      	ldr	r3, [pc, #260]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb4e:	681b      	ldr	r3, [r3, #0]
 801fb50:	2200      	movs	r2, #0
 801fb52:	711a      	strb	r2, [r3, #4]
    pDevQualDesc->SubClass = 0x00;
 801fb54:	4b3f      	ldr	r3, [pc, #252]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb56:	681b      	ldr	r3, [r3, #0]
 801fb58:	2200      	movs	r2, #0
 801fb5a:	715a      	strb	r2, [r3, #5]
    pDevQualDesc->Protocol = 0x00;
 801fb5c:	4b3d      	ldr	r3, [pc, #244]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb5e:	681b      	ldr	r3, [r3, #0]
 801fb60:	2200      	movs	r2, #0
 801fb62:	719a      	strb	r2, [r3, #6]
    pDevQualDesc->bMaxPacketSize = 0x40;
 801fb64:	4b3b      	ldr	r3, [pc, #236]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb66:	681b      	ldr	r3, [r3, #0]
 801fb68:	2240      	movs	r2, #64	@ 0x40
 801fb6a:	71da      	strb	r2, [r3, #7]
    pDevQualDesc->bNumConfigurations = 0x01;
 801fb6c:	4b39      	ldr	r3, [pc, #228]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb6e:	681b      	ldr	r3, [r3, #0]
 801fb70:	2201      	movs	r2, #1
 801fb72:	721a      	strb	r2, [r3, #8]
    pDevQualDesc->bReserved = 0x00;
 801fb74:	4b37      	ldr	r3, [pc, #220]	@ (801fc54 <USBD_Device_Framework_Builder+0x258>)
 801fb76:	681b      	ldr	r3, [r3, #0]
 801fb78:	2200      	movs	r2, #0
 801fb7a:	725a      	strb	r2, [r3, #9]
    pdev->CurrDevDescSz += (uint32_t)sizeof(USBD_DevQualiDescTypedef);
 801fb7c:	68fa      	ldr	r2, [r7, #12]
 801fb7e:	2390      	movs	r3, #144	@ 0x90
 801fb80:	005b      	lsls	r3, r3, #1
 801fb82:	58d3      	ldr	r3, [r2, r3]
 801fb84:	330a      	adds	r3, #10
 801fb86:	0019      	movs	r1, r3
 801fb88:	68fa      	ldr	r2, [r7, #12]
 801fb8a:	2390      	movs	r3, #144	@ 0x90
 801fb8c:	005b      	lsls	r3, r3, #1
 801fb8e:	50d1      	str	r1, [r2, r3]
  }

  /* Build the device framework */
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801fb90:	e032      	b.n	801fbf8 <USBD_Device_Framework_Builder+0x1fc>
  {
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801fb92:	68fb      	ldr	r3, [r7, #12]
 801fb94:	685b      	ldr	r3, [r3, #4]
 801fb96:	2b02      	cmp	r3, #2
 801fb98:	d828      	bhi.n	801fbec <USBD_Device_Framework_Builder+0x1f0>
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801fb9a:	68fb      	ldr	r3, [r7, #12]
 801fb9c:	689b      	ldr	r3, [r3, #8]
    if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801fb9e:	2b02      	cmp	r3, #2
 801fba0:	d824      	bhi.n	801fbec <USBD_Device_Framework_Builder+0x1f0>
        (UserClassInstance[Idx_Instance] != CLASS_TYPE_NONE))
 801fba2:	2117      	movs	r1, #23
 801fba4:	187b      	adds	r3, r7, r1
 801fba6:	781b      	ldrb	r3, [r3, #0]
 801fba8:	687a      	ldr	r2, [r7, #4]
 801fbaa:	18d3      	adds	r3, r2, r3
 801fbac:	781b      	ldrb	r3, [r3, #0]
        (pdev->NumClasses < USBD_MAX_SUPPORTED_CLASS) &&
 801fbae:	2b00      	cmp	r3, #0
 801fbb0:	d01c      	beq.n	801fbec <USBD_Device_Framework_Builder+0x1f0>
    {
      /* Call the composite class builder */
      (void)USBD_FrameWork_AddClass(pdev,
                                    (USBD_CompositeClassTypeDef)UserClassInstance[Idx_Instance],
 801fbb2:	187b      	adds	r3, r7, r1
 801fbb4:	781b      	ldrb	r3, [r3, #0]
 801fbb6:	687a      	ldr	r2, [r7, #4]
 801fbb8:	18d3      	adds	r3, r2, r3
      (void)USBD_FrameWork_AddClass(pdev,
 801fbba:	7819      	ldrb	r1, [r3, #0]
                                    0, Speed,
                                    (pDevFrameWorkDesc + pdev->CurrDevDescSz));
 801fbbc:	68fa      	ldr	r2, [r7, #12]
 801fbbe:	2390      	movs	r3, #144	@ 0x90
 801fbc0:	005b      	lsls	r3, r3, #1
 801fbc2:	58d3      	ldr	r3, [r2, r3]
      (void)USBD_FrameWork_AddClass(pdev,
 801fbc4:	68ba      	ldr	r2, [r7, #8]
 801fbc6:	18d3      	adds	r3, r2, r3
 801fbc8:	1cfa      	adds	r2, r7, #3
 801fbca:	7812      	ldrb	r2, [r2, #0]
 801fbcc:	68f8      	ldr	r0, [r7, #12]
 801fbce:	9300      	str	r3, [sp, #0]
 801fbd0:	0013      	movs	r3, r2
 801fbd2:	2200      	movs	r2, #0
 801fbd4:	f000 f840 	bl	801fc58 <USBD_FrameWork_AddClass>

      /* Increment the ClassId for the next occurrence */
      pdev->classId ++;
 801fbd8:	68fb      	ldr	r3, [r7, #12]
 801fbda:	685b      	ldr	r3, [r3, #4]
 801fbdc:	1c5a      	adds	r2, r3, #1
 801fbde:	68fb      	ldr	r3, [r7, #12]
 801fbe0:	605a      	str	r2, [r3, #4]
      pdev->NumClasses ++;
 801fbe2:	68fb      	ldr	r3, [r7, #12]
 801fbe4:	689b      	ldr	r3, [r3, #8]
 801fbe6:	1c5a      	adds	r2, r3, #1
 801fbe8:	68fb      	ldr	r3, [r7, #12]
 801fbea:	609a      	str	r2, [r3, #8]
    }

    Idx_Instance++;
 801fbec:	2117      	movs	r1, #23
 801fbee:	187b      	adds	r3, r7, r1
 801fbf0:	781a      	ldrb	r2, [r3, #0]
 801fbf2:	187b      	adds	r3, r7, r1
 801fbf4:	3201      	adds	r2, #1
 801fbf6:	701a      	strb	r2, [r3, #0]
  while (Idx_Instance < USBD_MAX_SUPPORTED_CLASS)
 801fbf8:	2317      	movs	r3, #23
 801fbfa:	18fb      	adds	r3, r7, r3
 801fbfc:	781b      	ldrb	r3, [r3, #0]
 801fbfe:	2b02      	cmp	r3, #2
 801fc00:	d9c7      	bls.n	801fb92 <USBD_Device_Framework_Builder+0x196>
  }

  /* Check if there is a composite class and update device class */
  if (pdev->NumClasses > 1)
 801fc02:	68fb      	ldr	r3, [r7, #12]
 801fc04:	689b      	ldr	r3, [r3, #8]
 801fc06:	2b01      	cmp	r3, #1
 801fc08:	d90c      	bls.n	801fc24 <USBD_Device_Framework_Builder+0x228>
  {
    pDevDesc->bDeviceClass = 0xEF;
 801fc0a:	4b11      	ldr	r3, [pc, #68]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc0c:	681b      	ldr	r3, [r3, #0]
 801fc0e:	22ef      	movs	r2, #239	@ 0xef
 801fc10:	711a      	strb	r2, [r3, #4]
    pDevDesc->bDeviceSubClass = 0x02;
 801fc12:	4b0f      	ldr	r3, [pc, #60]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc14:	681b      	ldr	r3, [r3, #0]
 801fc16:	2202      	movs	r2, #2
 801fc18:	715a      	strb	r2, [r3, #5]
    pDevDesc->bDeviceProtocol = 0x01;
 801fc1a:	4b0d      	ldr	r3, [pc, #52]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc1c:	681b      	ldr	r3, [r3, #0]
 801fc1e:	2201      	movs	r2, #1
 801fc20:	719a      	strb	r2, [r3, #6]
 801fc22:	e00f      	b.n	801fc44 <USBD_Device_Framework_Builder+0x248>
  }
  else
  {
    /* Check if the CDC ACM class is set and update device class */
    if (UserClassInstance[0] == CLASS_TYPE_CDC_ACM)
 801fc24:	687b      	ldr	r3, [r7, #4]
 801fc26:	781b      	ldrb	r3, [r3, #0]
 801fc28:	2b02      	cmp	r3, #2
 801fc2a:	d10b      	bne.n	801fc44 <USBD_Device_Framework_Builder+0x248>
    {
      pDevDesc->bDeviceClass = 0x02;
 801fc2c:	4b08      	ldr	r3, [pc, #32]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc2e:	681b      	ldr	r3, [r3, #0]
 801fc30:	2202      	movs	r2, #2
 801fc32:	711a      	strb	r2, [r3, #4]
      pDevDesc->bDeviceSubClass = 0x02;
 801fc34:	4b06      	ldr	r3, [pc, #24]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc36:	681b      	ldr	r3, [r3, #0]
 801fc38:	2202      	movs	r2, #2
 801fc3a:	715a      	strb	r2, [r3, #5]
      pDevDesc->bDeviceProtocol = 0x00;
 801fc3c:	4b04      	ldr	r3, [pc, #16]	@ (801fc50 <USBD_Device_Framework_Builder+0x254>)
 801fc3e:	681b      	ldr	r3, [r3, #0]
 801fc40:	2200      	movs	r2, #0
 801fc42:	719a      	strb	r2, [r3, #6]
    }
  }

  return pDevFrameWorkDesc;
 801fc44:	68bb      	ldr	r3, [r7, #8]
}
 801fc46:	0018      	movs	r0, r3
 801fc48:	46bd      	mov	sp, r7
 801fc4a:	b006      	add	sp, #24
 801fc4c:	bd80      	pop	{r7, pc}
 801fc4e:	46c0      	nop			@ (mov r8, r8)
 801fc50:	20006824 	.word	0x20006824
 801fc54:	20006828 	.word	0x20006828

0801fc58 <USBD_FrameWork_AddClass>:
  */
uint8_t  USBD_FrameWork_AddClass(USBD_DevClassHandleTypeDef *pdev,
                                 USBD_CompositeClassTypeDef class,
                                 uint8_t cfgidx, uint8_t Speed,
                                 uint8_t *pCmpstConfDesc)
{
 801fc58:	b590      	push	{r4, r7, lr}
 801fc5a:	b083      	sub	sp, #12
 801fc5c:	af00      	add	r7, sp, #0
 801fc5e:	6078      	str	r0, [r7, #4]
 801fc60:	000c      	movs	r4, r1
 801fc62:	0010      	movs	r0, r2
 801fc64:	0019      	movs	r1, r3
 801fc66:	1cfb      	adds	r3, r7, #3
 801fc68:	1c22      	adds	r2, r4, #0
 801fc6a:	701a      	strb	r2, [r3, #0]
 801fc6c:	1cbb      	adds	r3, r7, #2
 801fc6e:	1c02      	adds	r2, r0, #0
 801fc70:	701a      	strb	r2, [r3, #0]
 801fc72:	1c7b      	adds	r3, r7, #1
 801fc74:	1c0a      	adds	r2, r1, #0
 801fc76:	701a      	strb	r2, [r3, #0]

  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801fc78:	687b      	ldr	r3, [r7, #4]
 801fc7a:	685b      	ldr	r3, [r3, #4]
 801fc7c:	2b02      	cmp	r3, #2
 801fc7e:	d831      	bhi.n	801fce4 <USBD_FrameWork_AddClass+0x8c>
      (pdev->tclasslist[pdev->classId].Active == 0U))
 801fc80:	687b      	ldr	r3, [r7, #4]
 801fc82:	685b      	ldr	r3, [r3, #4]
 801fc84:	687a      	ldr	r2, [r7, #4]
 801fc86:	215c      	movs	r1, #92	@ 0x5c
 801fc88:	434b      	muls	r3, r1
 801fc8a:	18d3      	adds	r3, r2, r3
 801fc8c:	3318      	adds	r3, #24
 801fc8e:	681b      	ldr	r3, [r3, #0]
  if ((pdev->classId < USBD_MAX_SUPPORTED_CLASS) &&
 801fc90:	2b00      	cmp	r3, #0
 801fc92:	d127      	bne.n	801fce4 <USBD_FrameWork_AddClass+0x8c>
  {
    /* Store the class parameters in the global tab */
    pdev->tclasslist[pdev->classId].ClassId = pdev->classId;
 801fc94:	687b      	ldr	r3, [r7, #4]
 801fc96:	6858      	ldr	r0, [r3, #4]
 801fc98:	687b      	ldr	r3, [r7, #4]
 801fc9a:	685a      	ldr	r2, [r3, #4]
 801fc9c:	6879      	ldr	r1, [r7, #4]
 801fc9e:	235c      	movs	r3, #92	@ 0x5c
 801fca0:	4343      	muls	r3, r0
 801fca2:	18cb      	adds	r3, r1, r3
 801fca4:	3310      	adds	r3, #16
 801fca6:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].Active = 1U;
 801fca8:	687b      	ldr	r3, [r7, #4]
 801fcaa:	685b      	ldr	r3, [r3, #4]
 801fcac:	687a      	ldr	r2, [r7, #4]
 801fcae:	215c      	movs	r1, #92	@ 0x5c
 801fcb0:	434b      	muls	r3, r1
 801fcb2:	18d3      	adds	r3, r2, r3
 801fcb4:	3318      	adds	r3, #24
 801fcb6:	2201      	movs	r2, #1
 801fcb8:	601a      	str	r2, [r3, #0]
    pdev->tclasslist[pdev->classId].ClassType = class;
 801fcba:	687b      	ldr	r3, [r7, #4]
 801fcbc:	685b      	ldr	r3, [r3, #4]
 801fcbe:	687a      	ldr	r2, [r7, #4]
 801fcc0:	215c      	movs	r1, #92	@ 0x5c
 801fcc2:	434b      	muls	r3, r1
 801fcc4:	18d3      	adds	r3, r2, r3
 801fcc6:	330c      	adds	r3, #12
 801fcc8:	1cfa      	adds	r2, r7, #3
 801fcca:	7812      	ldrb	r2, [r2, #0]
 801fccc:	701a      	strb	r2, [r3, #0]

    /* Call configuration descriptor builder and endpoint configuration builder */
    if (USBD_FrameWork_AddToConfDesc(pdev, Speed, pCmpstConfDesc) != UX_SUCCESS)
 801fcce:	69ba      	ldr	r2, [r7, #24]
 801fcd0:	1c7b      	adds	r3, r7, #1
 801fcd2:	7819      	ldrb	r1, [r3, #0]
 801fcd4:	687b      	ldr	r3, [r7, #4]
 801fcd6:	0018      	movs	r0, r3
 801fcd8:	f000 f809 	bl	801fcee <USBD_FrameWork_AddToConfDesc>
 801fcdc:	1e03      	subs	r3, r0, #0
 801fcde:	d001      	beq.n	801fce4 <USBD_FrameWork_AddClass+0x8c>
    {
      return UX_ERROR;
 801fce0:	23ff      	movs	r3, #255	@ 0xff
 801fce2:	e000      	b.n	801fce6 <USBD_FrameWork_AddClass+0x8e>
    }
  }

  UNUSED(cfgidx);

  return UX_SUCCESS;
 801fce4:	2300      	movs	r3, #0
}
 801fce6:	0018      	movs	r0, r3
 801fce8:	46bd      	mov	sp, r7
 801fcea:	b003      	add	sp, #12
 801fcec:	bd90      	pop	{r4, r7, pc}

0801fcee <USBD_FrameWork_AddToConfDesc>:
  * @param  pCmpstConfDesc: to composite device configuration descriptor
  * @retval status
  */
uint8_t  USBD_FrameWork_AddToConfDesc(USBD_DevClassHandleTypeDef *pdev, uint8_t Speed,
                                      uint8_t *pCmpstConfDesc)
{
 801fcee:	b5b0      	push	{r4, r5, r7, lr}
 801fcf0:	b086      	sub	sp, #24
 801fcf2:	af00      	add	r7, sp, #0
 801fcf4:	60f8      	str	r0, [r7, #12]
 801fcf6:	607a      	str	r2, [r7, #4]
 801fcf8:	200b      	movs	r0, #11
 801fcfa:	183b      	adds	r3, r7, r0
 801fcfc:	1c0a      	adds	r2, r1, #0
 801fcfe:	701a      	strb	r2, [r3, #0]
  uint8_t interface = 0U;
 801fd00:	2317      	movs	r3, #23
 801fd02:	18fb      	adds	r3, r7, r3
 801fd04:	2200      	movs	r2, #0
 801fd06:	701a      	strb	r2, [r3, #0]
  /* USER CODE BEGIN FrameWork_AddToConfDesc_0 */

  /* USER CODE END FrameWork_AddToConfDesc_0 */

  /* The USB drivers do not set the speed value, so set it here before starting */
  pdev->Speed = Speed;
 801fd08:	68fb      	ldr	r3, [r7, #12]
 801fd0a:	183a      	adds	r2, r7, r0
 801fd0c:	7812      	ldrb	r2, [r2, #0]
 801fd0e:	701a      	strb	r2, [r3, #0]

  /* start building the config descriptor common part */
  if (pdev->classId == 0U)
 801fd10:	68fb      	ldr	r3, [r7, #12]
 801fd12:	685b      	ldr	r3, [r3, #4]
 801fd14:	2b00      	cmp	r3, #0
 801fd16:	d107      	bne.n	801fd28 <USBD_FrameWork_AddToConfDesc+0x3a>
  {
    /* Add configuration and IAD descriptors */
    USBD_FrameWork_AddConfDesc((uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801fd18:	687a      	ldr	r2, [r7, #4]
 801fd1a:	68fb      	ldr	r3, [r7, #12]
 801fd1c:	3325      	adds	r3, #37	@ 0x25
 801fd1e:	33ff      	adds	r3, #255	@ 0xff
 801fd20:	0019      	movs	r1, r3
 801fd22:	0010      	movs	r0, r2
 801fd24:	f000 f8a3 	bl	801fe6e <USBD_FrameWork_AddConfDesc>
  }

  switch (pdev->tclasslist[pdev->classId].ClassType)
 801fd28:	68fb      	ldr	r3, [r7, #12]
 801fd2a:	685b      	ldr	r3, [r3, #4]
 801fd2c:	68fa      	ldr	r2, [r7, #12]
 801fd2e:	215c      	movs	r1, #92	@ 0x5c
 801fd30:	434b      	muls	r3, r1
 801fd32:	18d3      	adds	r3, r2, r3
 801fd34:	330c      	adds	r3, #12
 801fd36:	781b      	ldrb	r3, [r3, #0]
 801fd38:	2b02      	cmp	r3, #2
 801fd3a:	d168      	bne.n	801fe0e <USBD_FrameWork_AddToConfDesc+0x120>
#if USBD_CDC_ACM_CLASS_ACTIVATED == 1

    case CLASS_TYPE_CDC_ACM:

      /* Find the first available interface slot and Assign number of interfaces */
      interface = USBD_FrameWork_FindFreeIFNbr(pdev);
 801fd3c:	2517      	movs	r5, #23
 801fd3e:	197c      	adds	r4, r7, r5
 801fd40:	68fb      	ldr	r3, [r7, #12]
 801fd42:	0018      	movs	r0, r3
 801fd44:	f000 f869 	bl	801fe1a <USBD_FrameWork_FindFreeIFNbr>
 801fd48:	0003      	movs	r3, r0
 801fd4a:	7023      	strb	r3, [r4, #0]
      pdev->tclasslist[pdev->classId].NumIf = 2U;
 801fd4c:	68fb      	ldr	r3, [r7, #12]
 801fd4e:	685b      	ldr	r3, [r3, #4]
 801fd50:	68fa      	ldr	r2, [r7, #12]
 801fd52:	215c      	movs	r1, #92	@ 0x5c
 801fd54:	434b      	muls	r3, r1
 801fd56:	18d3      	adds	r3, r2, r3
 801fd58:	3320      	adds	r3, #32
 801fd5a:	2202      	movs	r2, #2
 801fd5c:	601a      	str	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[0] = interface;
 801fd5e:	68fb      	ldr	r3, [r7, #12]
 801fd60:	685b      	ldr	r3, [r3, #4]
 801fd62:	68fa      	ldr	r2, [r7, #12]
 801fd64:	215a      	movs	r1, #90	@ 0x5a
 801fd66:	205c      	movs	r0, #92	@ 0x5c
 801fd68:	4343      	muls	r3, r0
 801fd6a:	18d3      	adds	r3, r2, r3
 801fd6c:	185b      	adds	r3, r3, r1
 801fd6e:	197a      	adds	r2, r7, r5
 801fd70:	7812      	ldrb	r2, [r2, #0]
 801fd72:	701a      	strb	r2, [r3, #0]
      pdev->tclasslist[pdev->classId].Ifs[1] = (uint8_t)(interface + 1U);
 801fd74:	68fb      	ldr	r3, [r7, #12]
 801fd76:	685b      	ldr	r3, [r3, #4]
 801fd78:	197a      	adds	r2, r7, r5
 801fd7a:	7812      	ldrb	r2, [r2, #0]
 801fd7c:	3201      	adds	r2, #1
 801fd7e:	b2d4      	uxtb	r4, r2
 801fd80:	68fa      	ldr	r2, [r7, #12]
 801fd82:	215b      	movs	r1, #91	@ 0x5b
 801fd84:	205c      	movs	r0, #92	@ 0x5c
 801fd86:	4343      	muls	r3, r0
 801fd88:	18d3      	adds	r3, r2, r3
 801fd8a:	185b      	adds	r3, r3, r1
 801fd8c:	1c22      	adds	r2, r4, #0
 801fd8e:	701a      	strb	r2, [r3, #0]

      /* Assign endpoint numbers */
      pdev->tclasslist[pdev->classId].NumEps = 3U;  /* EP_IN, EP_OUT, CMD_EP */
 801fd90:	68fb      	ldr	r3, [r7, #12]
 801fd92:	685b      	ldr	r3, [r3, #4]
 801fd94:	68fa      	ldr	r2, [r7, #12]
 801fd96:	215c      	movs	r1, #92	@ 0x5c
 801fd98:	434b      	muls	r3, r1
 801fd9a:	18d3      	adds	r3, r2, r3
 801fd9c:	331c      	adds	r3, #28
 801fd9e:	2203      	movs	r2, #3
 801fda0:	601a      	str	r2, [r3, #0]

      /* Check the current speed to assign endpoints */
      if (Speed == USBD_HIGH_SPEED)
 801fda2:	230b      	movs	r3, #11
 801fda4:	18fb      	adds	r3, r7, r3
 801fda6:	781b      	ldrb	r3, [r3, #0]
 801fda8:	2b01      	cmp	r3, #1
 801fdaa:	d114      	bne.n	801fdd6 <USBD_FrameWork_AddToConfDesc+0xe8>
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801fdac:	2380      	movs	r3, #128	@ 0x80
 801fdae:	009b      	lsls	r3, r3, #2
 801fdb0:	68f8      	ldr	r0, [r7, #12]
 801fdb2:	2202      	movs	r2, #2
 801fdb4:	2103      	movs	r1, #3
 801fdb6:	f000 f889 	bl	801fecc <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_HS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801fdba:	2380      	movs	r3, #128	@ 0x80
 801fdbc:	009b      	lsls	r3, r3, #2
 801fdbe:	68f8      	ldr	r0, [r7, #12]
 801fdc0:	2202      	movs	r2, #2
 801fdc2:	2182      	movs	r1, #130	@ 0x82
 801fdc4:	f000 f882 	bl	801fecc <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_HS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801fdc8:	68f8      	ldr	r0, [r7, #12]
 801fdca:	2308      	movs	r3, #8
 801fdcc:	2203      	movs	r2, #3
 801fdce:	2181      	movs	r1, #129	@ 0x81
 801fdd0:	f000 f87c 	bl	801fecc <USBD_FrameWork_AssignEp>
 801fdd4:	e011      	b.n	801fdfa <USBD_FrameWork_AddToConfDesc+0x10c>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_HS_MPS);
      }
      else
      {
        /* Assign OUT Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPOUT_ADDR,
 801fdd6:	68f8      	ldr	r0, [r7, #12]
 801fdd8:	2340      	movs	r3, #64	@ 0x40
 801fdda:	2202      	movs	r2, #2
 801fddc:	2103      	movs	r1, #3
 801fdde:	f000 f875 	bl	801fecc <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPOUT_FS_MPS);

        /* Assign IN Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPIN_ADDR,
 801fde2:	68f8      	ldr	r0, [r7, #12]
 801fde4:	2340      	movs	r3, #64	@ 0x40
 801fde6:	2202      	movs	r2, #2
 801fde8:	2182      	movs	r1, #130	@ 0x82
 801fdea:	f000 f86f 	bl	801fecc <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_BULK, USBD_CDCACM_EPIN_FS_MPS);

        /* Assign CMD Endpoint */
        USBD_FrameWork_AssignEp(pdev, USBD_CDCACM_EPINCMD_ADDR,
 801fdee:	68f8      	ldr	r0, [r7, #12]
 801fdf0:	2308      	movs	r3, #8
 801fdf2:	2203      	movs	r2, #3
 801fdf4:	2181      	movs	r1, #129	@ 0x81
 801fdf6:	f000 f869 	bl	801fecc <USBD_FrameWork_AssignEp>
                                USBD_EP_TYPE_INTR, USBD_CDCACM_EPINCMD_FS_MPS);
      }

      /* Configure and Append the Descriptor */
      USBD_FrameWork_CDCDesc(pdev, (uint32_t)pCmpstConfDesc, &pdev->CurrConfDescSz);
 801fdfa:	6879      	ldr	r1, [r7, #4]
 801fdfc:	68fb      	ldr	r3, [r7, #12]
 801fdfe:	3325      	adds	r3, #37	@ 0x25
 801fe00:	33ff      	adds	r3, #255	@ 0xff
 801fe02:	001a      	movs	r2, r3
 801fe04:	68fb      	ldr	r3, [r7, #12]
 801fe06:	0018      	movs	r0, r3
 801fe08:	f000 f8da 	bl	801ffc0 <USBD_FrameWork_CDCDesc>

      break;
 801fe0c:	e000      	b.n	801fe10 <USBD_FrameWork_AddToConfDesc+0x122>

    default:
      /* USER CODE BEGIN FrameWork_AddToConfDesc_2 */

      /* USER CODE END FrameWork_AddToConfDesc_2 */
      break;
 801fe0e:	46c0      	nop			@ (mov r8, r8)
  }

  return UX_SUCCESS;
 801fe10:	2300      	movs	r3, #0
}
 801fe12:	0018      	movs	r0, r3
 801fe14:	46bd      	mov	sp, r7
 801fe16:	b006      	add	sp, #24
 801fe18:	bdb0      	pop	{r4, r5, r7, pc}

0801fe1a <USBD_FrameWork_FindFreeIFNbr>:
  *         Find the first interface available slot
  * @param  pdev: device instance
  * @retval The interface number to be used
  */
static uint8_t USBD_FrameWork_FindFreeIFNbr(USBD_DevClassHandleTypeDef *pdev)
{
 801fe1a:	b580      	push	{r7, lr}
 801fe1c:	b086      	sub	sp, #24
 801fe1e:	af00      	add	r7, sp, #0
 801fe20:	6078      	str	r0, [r7, #4]
  uint32_t idx = 0U;
 801fe22:	2300      	movs	r3, #0
 801fe24:	617b      	str	r3, [r7, #20]

  /* Unroll all already activated classes */
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801fe26:	2300      	movs	r3, #0
 801fe28:	613b      	str	r3, [r7, #16]
 801fe2a:	e015      	b.n	801fe58 <USBD_FrameWork_FindFreeIFNbr+0x3e>
  {
    /* Unroll each class interfaces */
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801fe2c:	2300      	movs	r3, #0
 801fe2e:	60fb      	str	r3, [r7, #12]
 801fe30:	e005      	b.n	801fe3e <USBD_FrameWork_FindFreeIFNbr+0x24>
    {
      /* Increment the interface counter index */
      idx++;
 801fe32:	697b      	ldr	r3, [r7, #20]
 801fe34:	3301      	adds	r3, #1
 801fe36:	617b      	str	r3, [r7, #20]
    for (uint32_t j = 0U; j < pdev->tclasslist[i].NumIf; j++)
 801fe38:	68fb      	ldr	r3, [r7, #12]
 801fe3a:	3301      	adds	r3, #1
 801fe3c:	60fb      	str	r3, [r7, #12]
 801fe3e:	687a      	ldr	r2, [r7, #4]
 801fe40:	693b      	ldr	r3, [r7, #16]
 801fe42:	215c      	movs	r1, #92	@ 0x5c
 801fe44:	434b      	muls	r3, r1
 801fe46:	18d3      	adds	r3, r2, r3
 801fe48:	3320      	adds	r3, #32
 801fe4a:	681b      	ldr	r3, [r3, #0]
 801fe4c:	68fa      	ldr	r2, [r7, #12]
 801fe4e:	429a      	cmp	r2, r3
 801fe50:	d3ef      	bcc.n	801fe32 <USBD_FrameWork_FindFreeIFNbr+0x18>
  for (uint32_t i = 0U; i < pdev->NumClasses; i++)
 801fe52:	693b      	ldr	r3, [r7, #16]
 801fe54:	3301      	adds	r3, #1
 801fe56:	613b      	str	r3, [r7, #16]
 801fe58:	687b      	ldr	r3, [r7, #4]
 801fe5a:	689b      	ldr	r3, [r3, #8]
 801fe5c:	693a      	ldr	r2, [r7, #16]
 801fe5e:	429a      	cmp	r2, r3
 801fe60:	d3e4      	bcc.n	801fe2c <USBD_FrameWork_FindFreeIFNbr+0x12>
    }
  }

  /* Return the first available interface slot */
  return (uint8_t)idx;
 801fe62:	697b      	ldr	r3, [r7, #20]
 801fe64:	b2db      	uxtb	r3, r3
}
 801fe66:	0018      	movs	r0, r3
 801fe68:	46bd      	mov	sp, r7
 801fe6a:	b006      	add	sp, #24
 801fe6c:	bd80      	pop	{r7, pc}

0801fe6e <USBD_FrameWork_AddConfDesc>:
  * @param  Conf: configuration descriptor
  * @param  pSze: pointer to the configuration descriptor size
  * @retval none
  */
static void  USBD_FrameWork_AddConfDesc(uint32_t Conf, uint32_t *pSze)
{
 801fe6e:	b580      	push	{r7, lr}
 801fe70:	b084      	sub	sp, #16
 801fe72:	af00      	add	r7, sp, #0
 801fe74:	6078      	str	r0, [r7, #4]
 801fe76:	6039      	str	r1, [r7, #0]
  /* Intermediate variable to comply with MISRA-C Rule 11.3 */
  USBD_ConfigDescTypedef *ptr = (USBD_ConfigDescTypedef *)Conf;
 801fe78:	687b      	ldr	r3, [r7, #4]
 801fe7a:	60fb      	str	r3, [r7, #12]

  ptr->bLength = (uint8_t)sizeof(USBD_ConfigDescTypedef);
 801fe7c:	68fb      	ldr	r3, [r7, #12]
 801fe7e:	2209      	movs	r2, #9
 801fe80:	701a      	strb	r2, [r3, #0]
  ptr->bDescriptorType = USB_DESC_TYPE_CONFIGURATION;
 801fe82:	68fb      	ldr	r3, [r7, #12]
 801fe84:	2202      	movs	r2, #2
 801fe86:	705a      	strb	r2, [r3, #1]
  ptr->wDescriptorLength = 0U;
 801fe88:	68fb      	ldr	r3, [r7, #12]
 801fe8a:	789a      	ldrb	r2, [r3, #2]
 801fe8c:	2100      	movs	r1, #0
 801fe8e:	400a      	ands	r2, r1
 801fe90:	709a      	strb	r2, [r3, #2]
 801fe92:	78da      	ldrb	r2, [r3, #3]
 801fe94:	2100      	movs	r1, #0
 801fe96:	400a      	ands	r2, r1
 801fe98:	70da      	strb	r2, [r3, #3]
  ptr->bNumInterfaces = 0U;
 801fe9a:	68fb      	ldr	r3, [r7, #12]
 801fe9c:	2200      	movs	r2, #0
 801fe9e:	711a      	strb	r2, [r3, #4]
  ptr->bConfigurationValue = 1U;
 801fea0:	68fb      	ldr	r3, [r7, #12]
 801fea2:	2201      	movs	r2, #1
 801fea4:	715a      	strb	r2, [r3, #5]
  ptr->iConfiguration = USBD_CONFIG_STR_DESC_IDX;
 801fea6:	68fb      	ldr	r3, [r7, #12]
 801fea8:	2200      	movs	r2, #0
 801feaa:	719a      	strb	r2, [r3, #6]
  ptr->bmAttributes = USBD_CONFIG_BMATTRIBUTES;
 801feac:	68fb      	ldr	r3, [r7, #12]
 801feae:	22c0      	movs	r2, #192	@ 0xc0
 801feb0:	71da      	strb	r2, [r3, #7]
  ptr->bMaxPower = USBD_CONFIG_MAXPOWER;
 801feb2:	68fb      	ldr	r3, [r7, #12]
 801feb4:	2219      	movs	r2, #25
 801feb6:	721a      	strb	r2, [r3, #8]
  *pSze += sizeof(USBD_ConfigDescTypedef);
 801feb8:	683b      	ldr	r3, [r7, #0]
 801feba:	681b      	ldr	r3, [r3, #0]
 801febc:	3309      	adds	r3, #9
 801febe:	001a      	movs	r2, r3
 801fec0:	683b      	ldr	r3, [r7, #0]
 801fec2:	601a      	str	r2, [r3, #0]
}
 801fec4:	46c0      	nop			@ (mov r8, r8)
 801fec6:	46bd      	mov	sp, r7
 801fec8:	b004      	add	sp, #16
 801feca:	bd80      	pop	{r7, pc}

0801fecc <USBD_FrameWork_AssignEp>:
  * @param  Sze: Endpoint max packet size
  * @retval none
  */
static void  USBD_FrameWork_AssignEp(USBD_DevClassHandleTypeDef *pdev,
                                     uint8_t Add, uint8_t Type, uint32_t Sze)
{
 801fecc:	b590      	push	{r4, r7, lr}
 801fece:	b087      	sub	sp, #28
 801fed0:	af00      	add	r7, sp, #0
 801fed2:	60f8      	str	r0, [r7, #12]
 801fed4:	0008      	movs	r0, r1
 801fed6:	0011      	movs	r1, r2
 801fed8:	607b      	str	r3, [r7, #4]
 801feda:	230b      	movs	r3, #11
 801fedc:	18fb      	adds	r3, r7, r3
 801fede:	1c02      	adds	r2, r0, #0
 801fee0:	701a      	strb	r2, [r3, #0]
 801fee2:	230a      	movs	r3, #10
 801fee4:	18fb      	adds	r3, r7, r3
 801fee6:	1c0a      	adds	r2, r1, #0
 801fee8:	701a      	strb	r2, [r3, #0]
  uint32_t idx = 0U;
 801feea:	2300      	movs	r3, #0
 801feec:	617b      	str	r3, [r7, #20]

  /* Find the first available endpoint slot */
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801feee:	e002      	b.n	801fef6 <USBD_FrameWork_AssignEp+0x2a>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
  {
    /* Increment the index */
    idx++;
 801fef0:	697b      	ldr	r3, [r7, #20]
 801fef2:	3301      	adds	r3, #1
 801fef4:	617b      	str	r3, [r7, #20]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801fef6:	68fb      	ldr	r3, [r7, #12]
 801fef8:	685b      	ldr	r3, [r3, #4]
 801fefa:	68fa      	ldr	r2, [r7, #12]
 801fefc:	215c      	movs	r1, #92	@ 0x5c
 801fefe:	434b      	muls	r3, r1
 801ff00:	18d3      	adds	r3, r2, r3
 801ff02:	331c      	adds	r3, #28
 801ff04:	681b      	ldr	r3, [r3, #0]
 801ff06:	697a      	ldr	r2, [r7, #20]
 801ff08:	429a      	cmp	r2, r3
 801ff0a:	d210      	bcs.n	801ff2e <USBD_FrameWork_AssignEp+0x62>
          ((pdev->tclasslist[pdev->classId].Eps[idx].is_used) != 0U)))
 801ff0c:	68fb      	ldr	r3, [r7, #12]
 801ff0e:	6858      	ldr	r0, [r3, #4]
 801ff10:	68f9      	ldr	r1, [r7, #12]
 801ff12:	697a      	ldr	r2, [r7, #20]
 801ff14:	2428      	movs	r4, #40	@ 0x28
 801ff16:	0013      	movs	r3, r2
 801ff18:	005b      	lsls	r3, r3, #1
 801ff1a:	189b      	adds	r3, r3, r2
 801ff1c:	005b      	lsls	r3, r3, #1
 801ff1e:	225c      	movs	r2, #92	@ 0x5c
 801ff20:	4342      	muls	r2, r0
 801ff22:	189b      	adds	r3, r3, r2
 801ff24:	18cb      	adds	r3, r1, r3
 801ff26:	191b      	adds	r3, r3, r4
 801ff28:	781b      	ldrb	r3, [r3, #0]
  while (((idx < (pdev->tclasslist[pdev->classId]).NumEps) && \
 801ff2a:	2b00      	cmp	r3, #0
 801ff2c:	d1e0      	bne.n	801fef0 <USBD_FrameWork_AssignEp+0x24>
  }

  /* Configure the endpoint */
  pdev->tclasslist[pdev->classId].Eps[idx].add = Add;
 801ff2e:	68fb      	ldr	r3, [r7, #12]
 801ff30:	6858      	ldr	r0, [r3, #4]
 801ff32:	68f9      	ldr	r1, [r7, #12]
 801ff34:	697a      	ldr	r2, [r7, #20]
 801ff36:	2424      	movs	r4, #36	@ 0x24
 801ff38:	0013      	movs	r3, r2
 801ff3a:	005b      	lsls	r3, r3, #1
 801ff3c:	189b      	adds	r3, r3, r2
 801ff3e:	005b      	lsls	r3, r3, #1
 801ff40:	225c      	movs	r2, #92	@ 0x5c
 801ff42:	4342      	muls	r2, r0
 801ff44:	189b      	adds	r3, r3, r2
 801ff46:	18cb      	adds	r3, r1, r3
 801ff48:	191b      	adds	r3, r3, r4
 801ff4a:	220b      	movs	r2, #11
 801ff4c:	18ba      	adds	r2, r7, r2
 801ff4e:	7812      	ldrb	r2, [r2, #0]
 801ff50:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].type = Type;
 801ff52:	68fb      	ldr	r3, [r7, #12]
 801ff54:	6858      	ldr	r0, [r3, #4]
 801ff56:	68f9      	ldr	r1, [r7, #12]
 801ff58:	697a      	ldr	r2, [r7, #20]
 801ff5a:	2425      	movs	r4, #37	@ 0x25
 801ff5c:	0013      	movs	r3, r2
 801ff5e:	005b      	lsls	r3, r3, #1
 801ff60:	189b      	adds	r3, r3, r2
 801ff62:	005b      	lsls	r3, r3, #1
 801ff64:	225c      	movs	r2, #92	@ 0x5c
 801ff66:	4342      	muls	r2, r0
 801ff68:	189b      	adds	r3, r3, r2
 801ff6a:	18cb      	adds	r3, r1, r3
 801ff6c:	191b      	adds	r3, r3, r4
 801ff6e:	220a      	movs	r2, #10
 801ff70:	18ba      	adds	r2, r7, r2
 801ff72:	7812      	ldrb	r2, [r2, #0]
 801ff74:	701a      	strb	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].size = (uint16_t) Sze;
 801ff76:	68fb      	ldr	r3, [r7, #12]
 801ff78:	6858      	ldr	r0, [r3, #4]
 801ff7a:	687b      	ldr	r3, [r7, #4]
 801ff7c:	b29c      	uxth	r4, r3
 801ff7e:	68f9      	ldr	r1, [r7, #12]
 801ff80:	697a      	ldr	r2, [r7, #20]
 801ff82:	0013      	movs	r3, r2
 801ff84:	005b      	lsls	r3, r3, #1
 801ff86:	189b      	adds	r3, r3, r2
 801ff88:	005b      	lsls	r3, r3, #1
 801ff8a:	225c      	movs	r2, #92	@ 0x5c
 801ff8c:	4342      	muls	r2, r0
 801ff8e:	189b      	adds	r3, r3, r2
 801ff90:	18cb      	adds	r3, r1, r3
 801ff92:	3326      	adds	r3, #38	@ 0x26
 801ff94:	1c22      	adds	r2, r4, #0
 801ff96:	801a      	strh	r2, [r3, #0]
  pdev->tclasslist[pdev->classId].Eps[idx].is_used = 1U;
 801ff98:	68fb      	ldr	r3, [r7, #12]
 801ff9a:	6858      	ldr	r0, [r3, #4]
 801ff9c:	68f9      	ldr	r1, [r7, #12]
 801ff9e:	697a      	ldr	r2, [r7, #20]
 801ffa0:	2428      	movs	r4, #40	@ 0x28
 801ffa2:	0013      	movs	r3, r2
 801ffa4:	005b      	lsls	r3, r3, #1
 801ffa6:	189b      	adds	r3, r3, r2
 801ffa8:	005b      	lsls	r3, r3, #1
 801ffaa:	225c      	movs	r2, #92	@ 0x5c
 801ffac:	4342      	muls	r2, r0
 801ffae:	189b      	adds	r3, r3, r2
 801ffb0:	18cb      	adds	r3, r1, r3
 801ffb2:	191b      	adds	r3, r3, r4
 801ffb4:	2201      	movs	r2, #1
 801ffb6:	701a      	strb	r2, [r3, #0]
}
 801ffb8:	46c0      	nop			@ (mov r8, r8)
 801ffba:	46bd      	mov	sp, r7
 801ffbc:	b007      	add	sp, #28
 801ffbe:	bd90      	pop	{r4, r7, pc}

0801ffc0 <USBD_FrameWork_CDCDesc>:
  * @param  Sze: pointer to the current configuration descriptor size
  * @retval None
  */
static void USBD_FrameWork_CDCDesc(USBD_DevClassHandleTypeDef *pdev,
                                   uint32_t pConf, uint32_t *Sze)
{
 801ffc0:	b590      	push	{r4, r7, lr}
 801ffc2:	b085      	sub	sp, #20
 801ffc4:	af00      	add	r7, sp, #0
 801ffc6:	60f8      	str	r0, [r7, #12]
 801ffc8:	60b9      	str	r1, [r7, #8]
 801ffca:	607a      	str	r2, [r7, #4]
#if USBD_COMPOSITE_USE_IAD == 1
  static USBD_IadDescTypedef              *pIadDesc;
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

#if USBD_COMPOSITE_USE_IAD == 1
  pIadDesc = ((USBD_IadDescTypedef *)(pConf + *Sze));
 801ffcc:	687b      	ldr	r3, [r7, #4]
 801ffce:	681a      	ldr	r2, [r3, #0]
 801ffd0:	68bb      	ldr	r3, [r7, #8]
 801ffd2:	18d3      	adds	r3, r2, r3
 801ffd4:	001a      	movs	r2, r3
 801ffd6:	4be9      	ldr	r3, [pc, #932]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 801ffd8:	601a      	str	r2, [r3, #0]
  pIadDesc->bLength = (uint8_t)sizeof(USBD_IadDescTypedef);
 801ffda:	4be8      	ldr	r3, [pc, #928]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 801ffdc:	681b      	ldr	r3, [r3, #0]
 801ffde:	2208      	movs	r2, #8
 801ffe0:	701a      	strb	r2, [r3, #0]
  pIadDesc->bDescriptorType = USB_DESC_TYPE_IAD; /* IAD descriptor */
 801ffe2:	4be6      	ldr	r3, [pc, #920]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 801ffe4:	681b      	ldr	r3, [r3, #0]
 801ffe6:	220b      	movs	r2, #11
 801ffe8:	705a      	strb	r2, [r3, #1]
  pIadDesc->bFirstInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 801ffea:	68fb      	ldr	r3, [r7, #12]
 801ffec:	685a      	ldr	r2, [r3, #4]
 801ffee:	4be3      	ldr	r3, [pc, #908]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 801fff0:	681b      	ldr	r3, [r3, #0]
 801fff2:	68f9      	ldr	r1, [r7, #12]
 801fff4:	205a      	movs	r0, #90	@ 0x5a
 801fff6:	245c      	movs	r4, #92	@ 0x5c
 801fff8:	4362      	muls	r2, r4
 801fffa:	188a      	adds	r2, r1, r2
 801fffc:	1812      	adds	r2, r2, r0
 801fffe:	7812      	ldrb	r2, [r2, #0]
 8020000:	709a      	strb	r2, [r3, #2]
  pIadDesc->bInterfaceCount = 2U;    /* 2 interfaces */
 8020002:	4bde      	ldr	r3, [pc, #888]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 8020004:	681b      	ldr	r3, [r3, #0]
 8020006:	2202      	movs	r2, #2
 8020008:	70da      	strb	r2, [r3, #3]
  pIadDesc->bFunctionClass = 0x02U;
 802000a:	4bdc      	ldr	r3, [pc, #880]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 802000c:	681b      	ldr	r3, [r3, #0]
 802000e:	2202      	movs	r2, #2
 8020010:	711a      	strb	r2, [r3, #4]
  pIadDesc->bFunctionSubClass = 0x02U;
 8020012:	4bda      	ldr	r3, [pc, #872]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 8020014:	681b      	ldr	r3, [r3, #0]
 8020016:	2202      	movs	r2, #2
 8020018:	715a      	strb	r2, [r3, #5]
  pIadDesc->bFunctionProtocol = 0x01U;
 802001a:	4bd8      	ldr	r3, [pc, #864]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 802001c:	681b      	ldr	r3, [r3, #0]
 802001e:	2201      	movs	r2, #1
 8020020:	719a      	strb	r2, [r3, #6]
  pIadDesc->iFunction = 0; /* String Index */
 8020022:	4bd6      	ldr	r3, [pc, #856]	@ (802037c <USBD_FrameWork_CDCDesc+0x3bc>)
 8020024:	681b      	ldr	r3, [r3, #0]
 8020026:	2200      	movs	r2, #0
 8020028:	71da      	strb	r2, [r3, #7]
  *Sze += (uint32_t)sizeof(USBD_IadDescTypedef);
 802002a:	687b      	ldr	r3, [r7, #4]
 802002c:	681b      	ldr	r3, [r3, #0]
 802002e:	3308      	adds	r3, #8
 8020030:	001a      	movs	r2, r3
 8020032:	687b      	ldr	r3, [r7, #4]
 8020034:	601a      	str	r2, [r3, #0]
#endif /* USBD_COMPOSITE_USE_IAD == 1 */

  /* Control Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[0], 0U, 1U, 0x02,
 8020036:	687b      	ldr	r3, [r7, #4]
 8020038:	681a      	ldr	r2, [r3, #0]
 802003a:	68bb      	ldr	r3, [r7, #8]
 802003c:	18d3      	adds	r3, r2, r3
 802003e:	001a      	movs	r2, r3
 8020040:	4bcf      	ldr	r3, [pc, #828]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020042:	601a      	str	r2, [r3, #0]
 8020044:	4bce      	ldr	r3, [pc, #824]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020046:	681b      	ldr	r3, [r3, #0]
 8020048:	2209      	movs	r2, #9
 802004a:	701a      	strb	r2, [r3, #0]
 802004c:	4bcc      	ldr	r3, [pc, #816]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802004e:	681b      	ldr	r3, [r3, #0]
 8020050:	2204      	movs	r2, #4
 8020052:	705a      	strb	r2, [r3, #1]
 8020054:	68fb      	ldr	r3, [r7, #12]
 8020056:	685a      	ldr	r2, [r3, #4]
 8020058:	4bc9      	ldr	r3, [pc, #804]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802005a:	681b      	ldr	r3, [r3, #0]
 802005c:	68f9      	ldr	r1, [r7, #12]
 802005e:	205a      	movs	r0, #90	@ 0x5a
 8020060:	245c      	movs	r4, #92	@ 0x5c
 8020062:	4362      	muls	r2, r4
 8020064:	188a      	adds	r2, r1, r2
 8020066:	1812      	adds	r2, r2, r0
 8020068:	7812      	ldrb	r2, [r2, #0]
 802006a:	709a      	strb	r2, [r3, #2]
 802006c:	4bc4      	ldr	r3, [pc, #784]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802006e:	681b      	ldr	r3, [r3, #0]
 8020070:	2200      	movs	r2, #0
 8020072:	70da      	strb	r2, [r3, #3]
 8020074:	4bc2      	ldr	r3, [pc, #776]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020076:	681b      	ldr	r3, [r3, #0]
 8020078:	2201      	movs	r2, #1
 802007a:	711a      	strb	r2, [r3, #4]
 802007c:	4bc0      	ldr	r3, [pc, #768]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802007e:	681b      	ldr	r3, [r3, #0]
 8020080:	2202      	movs	r2, #2
 8020082:	715a      	strb	r2, [r3, #5]
 8020084:	4bbe      	ldr	r3, [pc, #760]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020086:	681b      	ldr	r3, [r3, #0]
 8020088:	2202      	movs	r2, #2
 802008a:	719a      	strb	r2, [r3, #6]
 802008c:	4bbc      	ldr	r3, [pc, #752]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802008e:	681b      	ldr	r3, [r3, #0]
 8020090:	2201      	movs	r2, #1
 8020092:	71da      	strb	r2, [r3, #7]
 8020094:	4bba      	ldr	r3, [pc, #744]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020096:	681b      	ldr	r3, [r3, #0]
 8020098:	2200      	movs	r2, #0
 802009a:	721a      	strb	r2, [r3, #8]
 802009c:	687b      	ldr	r3, [r7, #4]
 802009e:	681b      	ldr	r3, [r3, #0]
 80200a0:	3309      	adds	r3, #9
 80200a2:	001a      	movs	r2, r3
 80200a4:	687b      	ldr	r3, [r7, #4]
 80200a6:	601a      	str	r2, [r3, #0]
                          0x02U, 0x01U, 0U);

  /* Control interface headers */
  pHeadDesc = ((USBD_CDCHeaderFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80200a8:	687b      	ldr	r3, [r7, #4]
 80200aa:	681a      	ldr	r2, [r3, #0]
 80200ac:	68bb      	ldr	r3, [r7, #8]
 80200ae:	18d3      	adds	r3, r2, r3
 80200b0:	001a      	movs	r2, r3
 80200b2:	4bb4      	ldr	r3, [pc, #720]	@ (8020384 <USBD_FrameWork_CDCDesc+0x3c4>)
 80200b4:	601a      	str	r2, [r3, #0]
  /* Header Functional Descriptor*/
  pHeadDesc->bLength = 0x05U;
 80200b6:	4bb3      	ldr	r3, [pc, #716]	@ (8020384 <USBD_FrameWork_CDCDesc+0x3c4>)
 80200b8:	681b      	ldr	r3, [r3, #0]
 80200ba:	2205      	movs	r2, #5
 80200bc:	701a      	strb	r2, [r3, #0]
  pHeadDesc->bDescriptorType = 0x24U;
 80200be:	4bb1      	ldr	r3, [pc, #708]	@ (8020384 <USBD_FrameWork_CDCDesc+0x3c4>)
 80200c0:	681b      	ldr	r3, [r3, #0]
 80200c2:	2224      	movs	r2, #36	@ 0x24
 80200c4:	705a      	strb	r2, [r3, #1]
  pHeadDesc->bDescriptorSubtype = 0x00U;
 80200c6:	4baf      	ldr	r3, [pc, #700]	@ (8020384 <USBD_FrameWork_CDCDesc+0x3c4>)
 80200c8:	681b      	ldr	r3, [r3, #0]
 80200ca:	2200      	movs	r2, #0
 80200cc:	709a      	strb	r2, [r3, #2]
  pHeadDesc->bcdCDC = 0x0110;
 80200ce:	4bad      	ldr	r3, [pc, #692]	@ (8020384 <USBD_FrameWork_CDCDesc+0x3c4>)
 80200d0:	681b      	ldr	r3, [r3, #0]
 80200d2:	3303      	adds	r3, #3
 80200d4:	781a      	ldrb	r2, [r3, #0]
 80200d6:	2100      	movs	r1, #0
 80200d8:	400a      	ands	r2, r1
 80200da:	1c11      	adds	r1, r2, #0
 80200dc:	2210      	movs	r2, #16
 80200de:	430a      	orrs	r2, r1
 80200e0:	701a      	strb	r2, [r3, #0]
 80200e2:	785a      	ldrb	r2, [r3, #1]
 80200e4:	2100      	movs	r1, #0
 80200e6:	400a      	ands	r2, r1
 80200e8:	1c11      	adds	r1, r2, #0
 80200ea:	2201      	movs	r2, #1
 80200ec:	430a      	orrs	r2, r1
 80200ee:	705a      	strb	r2, [r3, #1]
  *Sze += (uint32_t)sizeof(USBD_CDCHeaderFuncDescTypedef);
 80200f0:	687b      	ldr	r3, [r7, #4]
 80200f2:	681b      	ldr	r3, [r3, #0]
 80200f4:	1d5a      	adds	r2, r3, #5
 80200f6:	687b      	ldr	r3, [r7, #4]
 80200f8:	601a      	str	r2, [r3, #0]

  /* Call Management Functional Descriptor*/
  pCallMgmDesc = ((USBD_CDCCallMgmFuncDescTypedef *)((uint32_t)pConf + *Sze));
 80200fa:	687b      	ldr	r3, [r7, #4]
 80200fc:	681a      	ldr	r2, [r3, #0]
 80200fe:	68bb      	ldr	r3, [r7, #8]
 8020100:	18d3      	adds	r3, r2, r3
 8020102:	001a      	movs	r2, r3
 8020104:	4ba0      	ldr	r3, [pc, #640]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 8020106:	601a      	str	r2, [r3, #0]
  pCallMgmDesc->bLength = 0x05U;
 8020108:	4b9f      	ldr	r3, [pc, #636]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 802010a:	681b      	ldr	r3, [r3, #0]
 802010c:	2205      	movs	r2, #5
 802010e:	701a      	strb	r2, [r3, #0]
  pCallMgmDesc->bDescriptorType = 0x24U;
 8020110:	4b9d      	ldr	r3, [pc, #628]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 8020112:	681b      	ldr	r3, [r3, #0]
 8020114:	2224      	movs	r2, #36	@ 0x24
 8020116:	705a      	strb	r2, [r3, #1]
  pCallMgmDesc->bDescriptorSubtype = 0x01U;
 8020118:	4b9b      	ldr	r3, [pc, #620]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 802011a:	681b      	ldr	r3, [r3, #0]
 802011c:	2201      	movs	r2, #1
 802011e:	709a      	strb	r2, [r3, #2]
  pCallMgmDesc->bmCapabilities = 0x00U;
 8020120:	4b99      	ldr	r3, [pc, #612]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 8020122:	681b      	ldr	r3, [r3, #0]
 8020124:	2200      	movs	r2, #0
 8020126:	70da      	strb	r2, [r3, #3]
  pCallMgmDesc->bDataInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 8020128:	68fb      	ldr	r3, [r7, #12]
 802012a:	685a      	ldr	r2, [r3, #4]
 802012c:	4b96      	ldr	r3, [pc, #600]	@ (8020388 <USBD_FrameWork_CDCDesc+0x3c8>)
 802012e:	681b      	ldr	r3, [r3, #0]
 8020130:	68f9      	ldr	r1, [r7, #12]
 8020132:	205b      	movs	r0, #91	@ 0x5b
 8020134:	245c      	movs	r4, #92	@ 0x5c
 8020136:	4362      	muls	r2, r4
 8020138:	188a      	adds	r2, r1, r2
 802013a:	1812      	adds	r2, r2, r0
 802013c:	7812      	ldrb	r2, [r2, #0]
 802013e:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCCallMgmFuncDescTypedef);
 8020140:	687b      	ldr	r3, [r7, #4]
 8020142:	681b      	ldr	r3, [r3, #0]
 8020144:	1d5a      	adds	r2, r3, #5
 8020146:	687b      	ldr	r3, [r7, #4]
 8020148:	601a      	str	r2, [r3, #0]

  /* ACM Functional Descriptor*/
  pACMDesc = ((USBD_CDCACMFuncDescTypedef *)((uint32_t)pConf + *Sze));
 802014a:	687b      	ldr	r3, [r7, #4]
 802014c:	681a      	ldr	r2, [r3, #0]
 802014e:	68bb      	ldr	r3, [r7, #8]
 8020150:	18d3      	adds	r3, r2, r3
 8020152:	001a      	movs	r2, r3
 8020154:	4b8d      	ldr	r3, [pc, #564]	@ (802038c <USBD_FrameWork_CDCDesc+0x3cc>)
 8020156:	601a      	str	r2, [r3, #0]
  pACMDesc->bLength = 0x04U;
 8020158:	4b8c      	ldr	r3, [pc, #560]	@ (802038c <USBD_FrameWork_CDCDesc+0x3cc>)
 802015a:	681b      	ldr	r3, [r3, #0]
 802015c:	2204      	movs	r2, #4
 802015e:	701a      	strb	r2, [r3, #0]
  pACMDesc->bDescriptorType = 0x24U;
 8020160:	4b8a      	ldr	r3, [pc, #552]	@ (802038c <USBD_FrameWork_CDCDesc+0x3cc>)
 8020162:	681b      	ldr	r3, [r3, #0]
 8020164:	2224      	movs	r2, #36	@ 0x24
 8020166:	705a      	strb	r2, [r3, #1]
  pACMDesc->bDescriptorSubtype = 0x02U;
 8020168:	4b88      	ldr	r3, [pc, #544]	@ (802038c <USBD_FrameWork_CDCDesc+0x3cc>)
 802016a:	681b      	ldr	r3, [r3, #0]
 802016c:	2202      	movs	r2, #2
 802016e:	709a      	strb	r2, [r3, #2]
  pACMDesc->bmCapabilities = 0x02;
 8020170:	4b86      	ldr	r3, [pc, #536]	@ (802038c <USBD_FrameWork_CDCDesc+0x3cc>)
 8020172:	681b      	ldr	r3, [r3, #0]
 8020174:	2202      	movs	r2, #2
 8020176:	70da      	strb	r2, [r3, #3]
  *Sze += (uint32_t)sizeof(USBD_CDCACMFuncDescTypedef);
 8020178:	687b      	ldr	r3, [r7, #4]
 802017a:	681b      	ldr	r3, [r3, #0]
 802017c:	1d1a      	adds	r2, r3, #4
 802017e:	687b      	ldr	r3, [r7, #4]
 8020180:	601a      	str	r2, [r3, #0]

  /* Union Functional Descriptor*/
  pUnionDesc = ((USBD_CDCUnionFuncDescTypedef *)((uint32_t)pConf + *Sze));
 8020182:	687b      	ldr	r3, [r7, #4]
 8020184:	681a      	ldr	r2, [r3, #0]
 8020186:	68bb      	ldr	r3, [r7, #8]
 8020188:	18d3      	adds	r3, r2, r3
 802018a:	001a      	movs	r2, r3
 802018c:	4b80      	ldr	r3, [pc, #512]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 802018e:	601a      	str	r2, [r3, #0]
  pUnionDesc->bLength = 0x05U;
 8020190:	4b7f      	ldr	r3, [pc, #508]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 8020192:	681b      	ldr	r3, [r3, #0]
 8020194:	2205      	movs	r2, #5
 8020196:	701a      	strb	r2, [r3, #0]
  pUnionDesc->bDescriptorType = 0x24U;
 8020198:	4b7d      	ldr	r3, [pc, #500]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 802019a:	681b      	ldr	r3, [r3, #0]
 802019c:	2224      	movs	r2, #36	@ 0x24
 802019e:	705a      	strb	r2, [r3, #1]
  pUnionDesc->bDescriptorSubtype = 0x06U;
 80201a0:	4b7b      	ldr	r3, [pc, #492]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 80201a2:	681b      	ldr	r3, [r3, #0]
 80201a4:	2206      	movs	r2, #6
 80201a6:	709a      	strb	r2, [r3, #2]
  pUnionDesc->bMasterInterface = pdev->tclasslist[pdev->classId].Ifs[0];
 80201a8:	68fb      	ldr	r3, [r7, #12]
 80201aa:	685a      	ldr	r2, [r3, #4]
 80201ac:	4b78      	ldr	r3, [pc, #480]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 80201ae:	681b      	ldr	r3, [r3, #0]
 80201b0:	68f9      	ldr	r1, [r7, #12]
 80201b2:	205a      	movs	r0, #90	@ 0x5a
 80201b4:	245c      	movs	r4, #92	@ 0x5c
 80201b6:	4362      	muls	r2, r4
 80201b8:	188a      	adds	r2, r1, r2
 80201ba:	1812      	adds	r2, r2, r0
 80201bc:	7812      	ldrb	r2, [r2, #0]
 80201be:	70da      	strb	r2, [r3, #3]
  pUnionDesc->bSlaveInterface = pdev->tclasslist[pdev->classId].Ifs[1];
 80201c0:	68fb      	ldr	r3, [r7, #12]
 80201c2:	685a      	ldr	r2, [r3, #4]
 80201c4:	4b72      	ldr	r3, [pc, #456]	@ (8020390 <USBD_FrameWork_CDCDesc+0x3d0>)
 80201c6:	681b      	ldr	r3, [r3, #0]
 80201c8:	68f9      	ldr	r1, [r7, #12]
 80201ca:	205b      	movs	r0, #91	@ 0x5b
 80201cc:	245c      	movs	r4, #92	@ 0x5c
 80201ce:	4362      	muls	r2, r4
 80201d0:	188a      	adds	r2, r1, r2
 80201d2:	1812      	adds	r2, r2, r0
 80201d4:	7812      	ldrb	r2, [r2, #0]
 80201d6:	711a      	strb	r2, [r3, #4]
  *Sze += (uint32_t)sizeof(USBD_CDCUnionFuncDescTypedef);
 80201d8:	687b      	ldr	r3, [r7, #4]
 80201da:	681b      	ldr	r3, [r3, #0]
 80201dc:	1d5a      	adds	r2, r3, #5
 80201de:	687b      	ldr	r3, [r7, #4]
 80201e0:	601a      	str	r2, [r3, #0]

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP(pdev->tclasslist[pdev->classId].Eps[2].add, \
 80201e2:	687b      	ldr	r3, [r7, #4]
 80201e4:	681a      	ldr	r2, [r3, #0]
 80201e6:	68bb      	ldr	r3, [r7, #8]
 80201e8:	18d3      	adds	r3, r2, r3
 80201ea:	001a      	movs	r2, r3
 80201ec:	4b69      	ldr	r3, [pc, #420]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 80201ee:	601a      	str	r2, [r3, #0]
 80201f0:	4b68      	ldr	r3, [pc, #416]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 80201f2:	681b      	ldr	r3, [r3, #0]
 80201f4:	2207      	movs	r2, #7
 80201f6:	701a      	strb	r2, [r3, #0]
 80201f8:	4b66      	ldr	r3, [pc, #408]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 80201fa:	681b      	ldr	r3, [r3, #0]
 80201fc:	2205      	movs	r2, #5
 80201fe:	705a      	strb	r2, [r3, #1]
 8020200:	68fb      	ldr	r3, [r7, #12]
 8020202:	685a      	ldr	r2, [r3, #4]
 8020204:	4b63      	ldr	r3, [pc, #396]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020206:	681b      	ldr	r3, [r3, #0]
 8020208:	68f9      	ldr	r1, [r7, #12]
 802020a:	2030      	movs	r0, #48	@ 0x30
 802020c:	245c      	movs	r4, #92	@ 0x5c
 802020e:	4362      	muls	r2, r4
 8020210:	188a      	adds	r2, r1, r2
 8020212:	1812      	adds	r2, r2, r0
 8020214:	7812      	ldrb	r2, [r2, #0]
 8020216:	709a      	strb	r2, [r3, #2]
 8020218:	4b5e      	ldr	r3, [pc, #376]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 802021a:	681b      	ldr	r3, [r3, #0]
 802021c:	2203      	movs	r2, #3
 802021e:	70da      	strb	r2, [r3, #3]
 8020220:	68fb      	ldr	r3, [r7, #12]
 8020222:	685a      	ldr	r2, [r3, #4]
 8020224:	4b5b      	ldr	r3, [pc, #364]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020226:	681b      	ldr	r3, [r3, #0]
 8020228:	68f9      	ldr	r1, [r7, #12]
 802022a:	205c      	movs	r0, #92	@ 0x5c
 802022c:	4342      	muls	r2, r0
 802022e:	188a      	adds	r2, r1, r2
 8020230:	3232      	adds	r2, #50	@ 0x32
 8020232:	8812      	ldrh	r2, [r2, #0]
 8020234:	21ff      	movs	r1, #255	@ 0xff
 8020236:	4011      	ands	r1, r2
 8020238:	000c      	movs	r4, r1
 802023a:	7919      	ldrb	r1, [r3, #4]
 802023c:	2000      	movs	r0, #0
 802023e:	4001      	ands	r1, r0
 8020240:	1c08      	adds	r0, r1, #0
 8020242:	1c21      	adds	r1, r4, #0
 8020244:	4301      	orrs	r1, r0
 8020246:	7119      	strb	r1, [r3, #4]
 8020248:	0a12      	lsrs	r2, r2, #8
 802024a:	b290      	uxth	r0, r2
 802024c:	795a      	ldrb	r2, [r3, #5]
 802024e:	2100      	movs	r1, #0
 8020250:	400a      	ands	r2, r1
 8020252:	1c11      	adds	r1, r2, #0
 8020254:	1c02      	adds	r2, r0, #0
 8020256:	430a      	orrs	r2, r1
 8020258:	715a      	strb	r2, [r3, #5]
 802025a:	68fb      	ldr	r3, [r7, #12]
 802025c:	781b      	ldrb	r3, [r3, #0]
 802025e:	2b01      	cmp	r3, #1
 8020260:	d104      	bne.n	802026c <USBD_FrameWork_CDCDesc+0x2ac>
 8020262:	4b4c      	ldr	r3, [pc, #304]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020264:	681b      	ldr	r3, [r3, #0]
 8020266:	2205      	movs	r2, #5
 8020268:	719a      	strb	r2, [r3, #6]
 802026a:	e003      	b.n	8020274 <USBD_FrameWork_CDCDesc+0x2b4>
 802026c:	4b49      	ldr	r3, [pc, #292]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 802026e:	681b      	ldr	r3, [r3, #0]
 8020270:	2205      	movs	r2, #5
 8020272:	719a      	strb	r2, [r3, #6]
 8020274:	687b      	ldr	r3, [r7, #4]
 8020276:	681b      	ldr	r3, [r3, #0]
 8020278:	1dda      	adds	r2, r3, #7
 802027a:	687b      	ldr	r3, [r7, #4]
 802027c:	601a      	str	r2, [r3, #0]
                          (uint16_t)pdev->tclasslist[pdev->classId].Eps[2].size,
                          USBD_CDCACM_EPINCMD_HS_BINTERVAL,
                          USBD_CDCACM_EPINCMD_FS_BINTERVAL);

  /* Data Interface Descriptor */
  __USBD_FRAMEWORK_SET_IF(pdev->tclasslist[pdev->classId].Ifs[1], 0U, 2U, 0x0A,
 802027e:	687b      	ldr	r3, [r7, #4]
 8020280:	681a      	ldr	r2, [r3, #0]
 8020282:	68bb      	ldr	r3, [r7, #8]
 8020284:	18d3      	adds	r3, r2, r3
 8020286:	001a      	movs	r2, r3
 8020288:	4b3d      	ldr	r3, [pc, #244]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802028a:	601a      	str	r2, [r3, #0]
 802028c:	4b3c      	ldr	r3, [pc, #240]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 802028e:	681b      	ldr	r3, [r3, #0]
 8020290:	2209      	movs	r2, #9
 8020292:	701a      	strb	r2, [r3, #0]
 8020294:	4b3a      	ldr	r3, [pc, #232]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 8020296:	681b      	ldr	r3, [r3, #0]
 8020298:	2204      	movs	r2, #4
 802029a:	705a      	strb	r2, [r3, #1]
 802029c:	68fb      	ldr	r3, [r7, #12]
 802029e:	685a      	ldr	r2, [r3, #4]
 80202a0:	4b37      	ldr	r3, [pc, #220]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202a2:	681b      	ldr	r3, [r3, #0]
 80202a4:	68f9      	ldr	r1, [r7, #12]
 80202a6:	205b      	movs	r0, #91	@ 0x5b
 80202a8:	245c      	movs	r4, #92	@ 0x5c
 80202aa:	4362      	muls	r2, r4
 80202ac:	188a      	adds	r2, r1, r2
 80202ae:	1812      	adds	r2, r2, r0
 80202b0:	7812      	ldrb	r2, [r2, #0]
 80202b2:	709a      	strb	r2, [r3, #2]
 80202b4:	4b32      	ldr	r3, [pc, #200]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202b6:	681b      	ldr	r3, [r3, #0]
 80202b8:	2200      	movs	r2, #0
 80202ba:	70da      	strb	r2, [r3, #3]
 80202bc:	4b30      	ldr	r3, [pc, #192]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202be:	681b      	ldr	r3, [r3, #0]
 80202c0:	2202      	movs	r2, #2
 80202c2:	711a      	strb	r2, [r3, #4]
 80202c4:	4b2e      	ldr	r3, [pc, #184]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202c6:	681b      	ldr	r3, [r3, #0]
 80202c8:	220a      	movs	r2, #10
 80202ca:	715a      	strb	r2, [r3, #5]
 80202cc:	4b2c      	ldr	r3, [pc, #176]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202ce:	681b      	ldr	r3, [r3, #0]
 80202d0:	2200      	movs	r2, #0
 80202d2:	719a      	strb	r2, [r3, #6]
 80202d4:	4b2a      	ldr	r3, [pc, #168]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202d6:	681b      	ldr	r3, [r3, #0]
 80202d8:	2200      	movs	r2, #0
 80202da:	71da      	strb	r2, [r3, #7]
 80202dc:	4b28      	ldr	r3, [pc, #160]	@ (8020380 <USBD_FrameWork_CDCDesc+0x3c0>)
 80202de:	681b      	ldr	r3, [r3, #0]
 80202e0:	2200      	movs	r2, #0
 80202e2:	721a      	strb	r2, [r3, #8]
 80202e4:	687b      	ldr	r3, [r7, #4]
 80202e6:	681b      	ldr	r3, [r3, #0]
 80202e8:	3309      	adds	r3, #9
 80202ea:	001a      	movs	r2, r3
 80202ec:	687b      	ldr	r3, [r7, #4]
 80202ee:	601a      	str	r2, [r3, #0]
                          0U, 0U, 0U);

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[0].add), \
 80202f0:	687b      	ldr	r3, [r7, #4]
 80202f2:	681a      	ldr	r2, [r3, #0]
 80202f4:	68bb      	ldr	r3, [r7, #8]
 80202f6:	18d3      	adds	r3, r2, r3
 80202f8:	001a      	movs	r2, r3
 80202fa:	4b26      	ldr	r3, [pc, #152]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 80202fc:	601a      	str	r2, [r3, #0]
 80202fe:	4b25      	ldr	r3, [pc, #148]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020300:	681b      	ldr	r3, [r3, #0]
 8020302:	2207      	movs	r2, #7
 8020304:	701a      	strb	r2, [r3, #0]
 8020306:	4b23      	ldr	r3, [pc, #140]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020308:	681b      	ldr	r3, [r3, #0]
 802030a:	2205      	movs	r2, #5
 802030c:	705a      	strb	r2, [r3, #1]
 802030e:	68fb      	ldr	r3, [r7, #12]
 8020310:	685a      	ldr	r2, [r3, #4]
 8020312:	4b20      	ldr	r3, [pc, #128]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020314:	681b      	ldr	r3, [r3, #0]
 8020316:	68f9      	ldr	r1, [r7, #12]
 8020318:	2024      	movs	r0, #36	@ 0x24
 802031a:	245c      	movs	r4, #92	@ 0x5c
 802031c:	4362      	muls	r2, r4
 802031e:	188a      	adds	r2, r1, r2
 8020320:	1812      	adds	r2, r2, r0
 8020322:	7812      	ldrb	r2, [r2, #0]
 8020324:	709a      	strb	r2, [r3, #2]
 8020326:	4b1b      	ldr	r3, [pc, #108]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020328:	681b      	ldr	r3, [r3, #0]
 802032a:	2202      	movs	r2, #2
 802032c:	70da      	strb	r2, [r3, #3]
 802032e:	68fb      	ldr	r3, [r7, #12]
 8020330:	685a      	ldr	r2, [r3, #4]
 8020332:	4b18      	ldr	r3, [pc, #96]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020334:	681b      	ldr	r3, [r3, #0]
 8020336:	68f9      	ldr	r1, [r7, #12]
 8020338:	205c      	movs	r0, #92	@ 0x5c
 802033a:	4342      	muls	r2, r0
 802033c:	188a      	adds	r2, r1, r2
 802033e:	3226      	adds	r2, #38	@ 0x26
 8020340:	8812      	ldrh	r2, [r2, #0]
 8020342:	21ff      	movs	r1, #255	@ 0xff
 8020344:	4011      	ands	r1, r2
 8020346:	000c      	movs	r4, r1
 8020348:	7919      	ldrb	r1, [r3, #4]
 802034a:	2000      	movs	r0, #0
 802034c:	4001      	ands	r1, r0
 802034e:	1c08      	adds	r0, r1, #0
 8020350:	1c21      	adds	r1, r4, #0
 8020352:	4301      	orrs	r1, r0
 8020354:	7119      	strb	r1, [r3, #4]
 8020356:	0a12      	lsrs	r2, r2, #8
 8020358:	b290      	uxth	r0, r2
 802035a:	795a      	ldrb	r2, [r3, #5]
 802035c:	2100      	movs	r1, #0
 802035e:	400a      	ands	r2, r1
 8020360:	1c11      	adds	r1, r2, #0
 8020362:	1c02      	adds	r2, r0, #0
 8020364:	430a      	orrs	r2, r1
 8020366:	715a      	strb	r2, [r3, #5]
 8020368:	68fb      	ldr	r3, [r7, #12]
 802036a:	781b      	ldrb	r3, [r3, #0]
 802036c:	2b01      	cmp	r3, #1
 802036e:	d113      	bne.n	8020398 <USBD_FrameWork_CDCDesc+0x3d8>
 8020370:	4b08      	ldr	r3, [pc, #32]	@ (8020394 <USBD_FrameWork_CDCDesc+0x3d4>)
 8020372:	681b      	ldr	r3, [r3, #0]
 8020374:	2200      	movs	r2, #0
 8020376:	719a      	strb	r2, [r3, #6]
 8020378:	e012      	b.n	80203a0 <USBD_FrameWork_CDCDesc+0x3e0>
 802037a:	46c0      	nop			@ (mov r8, r8)
 802037c:	2000682c 	.word	0x2000682c
 8020380:	20006830 	.word	0x20006830
 8020384:	20006834 	.word	0x20006834
 8020388:	20006838 	.word	0x20006838
 802038c:	2000683c 	.word	0x2000683c
 8020390:	20006840 	.word	0x20006840
 8020394:	20006844 	.word	0x20006844
 8020398:	4b3b      	ldr	r3, [pc, #236]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 802039a:	681b      	ldr	r3, [r3, #0]
 802039c:	2200      	movs	r2, #0
 802039e:	719a      	strb	r2, [r3, #6]
 80203a0:	687b      	ldr	r3, [r7, #4]
 80203a2:	681b      	ldr	r3, [r3, #0]
 80203a4:	1dda      	adds	r2, r3, #7
 80203a6:	687b      	ldr	r3, [r7, #4]
 80203a8:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[0].size),
                          (0x00U), (0x00U));

  /* Append Endpoint descriptor to Configuration descriptor */
  __USBD_FRAMEWORK_SET_EP((pdev->tclasslist[pdev->classId].Eps[1].add), \
 80203aa:	687b      	ldr	r3, [r7, #4]
 80203ac:	681a      	ldr	r2, [r3, #0]
 80203ae:	68bb      	ldr	r3, [r7, #8]
 80203b0:	18d3      	adds	r3, r2, r3
 80203b2:	001a      	movs	r2, r3
 80203b4:	4b34      	ldr	r3, [pc, #208]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203b6:	601a      	str	r2, [r3, #0]
 80203b8:	4b33      	ldr	r3, [pc, #204]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203ba:	681b      	ldr	r3, [r3, #0]
 80203bc:	2207      	movs	r2, #7
 80203be:	701a      	strb	r2, [r3, #0]
 80203c0:	4b31      	ldr	r3, [pc, #196]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203c2:	681b      	ldr	r3, [r3, #0]
 80203c4:	2205      	movs	r2, #5
 80203c6:	705a      	strb	r2, [r3, #1]
 80203c8:	68fb      	ldr	r3, [r7, #12]
 80203ca:	685a      	ldr	r2, [r3, #4]
 80203cc:	4b2e      	ldr	r3, [pc, #184]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203ce:	681b      	ldr	r3, [r3, #0]
 80203d0:	68f9      	ldr	r1, [r7, #12]
 80203d2:	202a      	movs	r0, #42	@ 0x2a
 80203d4:	245c      	movs	r4, #92	@ 0x5c
 80203d6:	4362      	muls	r2, r4
 80203d8:	188a      	adds	r2, r1, r2
 80203da:	1812      	adds	r2, r2, r0
 80203dc:	7812      	ldrb	r2, [r2, #0]
 80203de:	709a      	strb	r2, [r3, #2]
 80203e0:	4b29      	ldr	r3, [pc, #164]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203e2:	681b      	ldr	r3, [r3, #0]
 80203e4:	2202      	movs	r2, #2
 80203e6:	70da      	strb	r2, [r3, #3]
 80203e8:	68fb      	ldr	r3, [r7, #12]
 80203ea:	685a      	ldr	r2, [r3, #4]
 80203ec:	4b26      	ldr	r3, [pc, #152]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 80203ee:	681b      	ldr	r3, [r3, #0]
 80203f0:	68f9      	ldr	r1, [r7, #12]
 80203f2:	205c      	movs	r0, #92	@ 0x5c
 80203f4:	4342      	muls	r2, r0
 80203f6:	188a      	adds	r2, r1, r2
 80203f8:	322c      	adds	r2, #44	@ 0x2c
 80203fa:	8812      	ldrh	r2, [r2, #0]
 80203fc:	21ff      	movs	r1, #255	@ 0xff
 80203fe:	4011      	ands	r1, r2
 8020400:	000c      	movs	r4, r1
 8020402:	7919      	ldrb	r1, [r3, #4]
 8020404:	2000      	movs	r0, #0
 8020406:	4001      	ands	r1, r0
 8020408:	1c08      	adds	r0, r1, #0
 802040a:	1c21      	adds	r1, r4, #0
 802040c:	4301      	orrs	r1, r0
 802040e:	7119      	strb	r1, [r3, #4]
 8020410:	0a12      	lsrs	r2, r2, #8
 8020412:	b290      	uxth	r0, r2
 8020414:	795a      	ldrb	r2, [r3, #5]
 8020416:	2100      	movs	r1, #0
 8020418:	400a      	ands	r2, r1
 802041a:	1c11      	adds	r1, r2, #0
 802041c:	1c02      	adds	r2, r0, #0
 802041e:	430a      	orrs	r2, r1
 8020420:	715a      	strb	r2, [r3, #5]
 8020422:	68fb      	ldr	r3, [r7, #12]
 8020424:	781b      	ldrb	r3, [r3, #0]
 8020426:	2b01      	cmp	r3, #1
 8020428:	d104      	bne.n	8020434 <USBD_FrameWork_CDCDesc+0x474>
 802042a:	4b17      	ldr	r3, [pc, #92]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 802042c:	681b      	ldr	r3, [r3, #0]
 802042e:	2200      	movs	r2, #0
 8020430:	719a      	strb	r2, [r3, #6]
 8020432:	e003      	b.n	802043c <USBD_FrameWork_CDCDesc+0x47c>
 8020434:	4b14      	ldr	r3, [pc, #80]	@ (8020488 <USBD_FrameWork_CDCDesc+0x4c8>)
 8020436:	681b      	ldr	r3, [r3, #0]
 8020438:	2200      	movs	r2, #0
 802043a:	719a      	strb	r2, [r3, #6]
 802043c:	687b      	ldr	r3, [r7, #4]
 802043e:	681b      	ldr	r3, [r3, #0]
 8020440:	1dda      	adds	r2, r3, #7
 8020442:	687b      	ldr	r3, [r7, #4]
 8020444:	601a      	str	r2, [r3, #0]
                          (USBD_EP_TYPE_BULK),
                          (uint16_t)(pdev->tclasslist[pdev->classId].Eps[1].size),
                          (0x00U), (0x00U));

  /* Update Config Descriptor and IAD descriptor */
  ((USBD_ConfigDescTypedef *)pConf)->bNumInterfaces += 2U;
 8020446:	68bb      	ldr	r3, [r7, #8]
 8020448:	791a      	ldrb	r2, [r3, #4]
 802044a:	68bb      	ldr	r3, [r7, #8]
 802044c:	3202      	adds	r2, #2
 802044e:	b2d2      	uxtb	r2, r2
 8020450:	711a      	strb	r2, [r3, #4]
  ((USBD_ConfigDescTypedef *)pConf)->wDescriptorLength = *Sze;
 8020452:	687b      	ldr	r3, [r7, #4]
 8020454:	681a      	ldr	r2, [r3, #0]
 8020456:	68bb      	ldr	r3, [r7, #8]
 8020458:	b292      	uxth	r2, r2
 802045a:	21ff      	movs	r1, #255	@ 0xff
 802045c:	4011      	ands	r1, r2
 802045e:	000c      	movs	r4, r1
 8020460:	7899      	ldrb	r1, [r3, #2]
 8020462:	2000      	movs	r0, #0
 8020464:	4001      	ands	r1, r0
 8020466:	1c08      	adds	r0, r1, #0
 8020468:	1c21      	adds	r1, r4, #0
 802046a:	4301      	orrs	r1, r0
 802046c:	7099      	strb	r1, [r3, #2]
 802046e:	0a12      	lsrs	r2, r2, #8
 8020470:	b290      	uxth	r0, r2
 8020472:	78da      	ldrb	r2, [r3, #3]
 8020474:	2100      	movs	r1, #0
 8020476:	400a      	ands	r2, r1
 8020478:	1c11      	adds	r1, r2, #0
 802047a:	1c02      	adds	r2, r0, #0
 802047c:	430a      	orrs	r2, r1
 802047e:	70da      	strb	r2, [r3, #3]
}
 8020480:	46c0      	nop			@ (mov r8, r8)
 8020482:	46bd      	mov	sp, r7
 8020484:	b005      	add	sp, #20
 8020486:	bd90      	pop	{r4, r7, pc}
 8020488:	20006844 	.word	0x20006844

0802048c <sulp>:
 802048c:	b570      	push	{r4, r5, r6, lr}
 802048e:	0016      	movs	r6, r2
 8020490:	000d      	movs	r5, r1
 8020492:	f003 ffc9 	bl	8024428 <__ulp>
 8020496:	2e00      	cmp	r6, #0
 8020498:	d00d      	beq.n	80204b6 <sulp+0x2a>
 802049a:	236b      	movs	r3, #107	@ 0x6b
 802049c:	006a      	lsls	r2, r5, #1
 802049e:	0d52      	lsrs	r2, r2, #21
 80204a0:	1a9b      	subs	r3, r3, r2
 80204a2:	2b00      	cmp	r3, #0
 80204a4:	dd07      	ble.n	80204b6 <sulp+0x2a>
 80204a6:	2400      	movs	r4, #0
 80204a8:	4a03      	ldr	r2, [pc, #12]	@ (80204b8 <sulp+0x2c>)
 80204aa:	051b      	lsls	r3, r3, #20
 80204ac:	189d      	adds	r5, r3, r2
 80204ae:	002b      	movs	r3, r5
 80204b0:	0022      	movs	r2, r4
 80204b2:	f7e2 fabb 	bl	8002a2c <__aeabi_dmul>
 80204b6:	bd70      	pop	{r4, r5, r6, pc}
 80204b8:	3ff00000 	.word	0x3ff00000

080204bc <_strtod_l>:
 80204bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80204be:	b0a3      	sub	sp, #140	@ 0x8c
 80204c0:	921b      	str	r2, [sp, #108]	@ 0x6c
 80204c2:	2200      	movs	r2, #0
 80204c4:	2600      	movs	r6, #0
 80204c6:	2700      	movs	r7, #0
 80204c8:	9005      	str	r0, [sp, #20]
 80204ca:	9109      	str	r1, [sp, #36]	@ 0x24
 80204cc:	921e      	str	r2, [sp, #120]	@ 0x78
 80204ce:	911d      	str	r1, [sp, #116]	@ 0x74
 80204d0:	780a      	ldrb	r2, [r1, #0]
 80204d2:	2a2b      	cmp	r2, #43	@ 0x2b
 80204d4:	d053      	beq.n	802057e <_strtod_l+0xc2>
 80204d6:	d83f      	bhi.n	8020558 <_strtod_l+0x9c>
 80204d8:	2a0d      	cmp	r2, #13
 80204da:	d839      	bhi.n	8020550 <_strtod_l+0x94>
 80204dc:	2a08      	cmp	r2, #8
 80204de:	d839      	bhi.n	8020554 <_strtod_l+0x98>
 80204e0:	2a00      	cmp	r2, #0
 80204e2:	d042      	beq.n	802056a <_strtod_l+0xae>
 80204e4:	2200      	movs	r2, #0
 80204e6:	9212      	str	r2, [sp, #72]	@ 0x48
 80204e8:	2100      	movs	r1, #0
 80204ea:	9d1d      	ldr	r5, [sp, #116]	@ 0x74
 80204ec:	910c      	str	r1, [sp, #48]	@ 0x30
 80204ee:	782a      	ldrb	r2, [r5, #0]
 80204f0:	2a30      	cmp	r2, #48	@ 0x30
 80204f2:	d000      	beq.n	80204f6 <_strtod_l+0x3a>
 80204f4:	e083      	b.n	80205fe <_strtod_l+0x142>
 80204f6:	786a      	ldrb	r2, [r5, #1]
 80204f8:	3120      	adds	r1, #32
 80204fa:	438a      	bics	r2, r1
 80204fc:	2a58      	cmp	r2, #88	@ 0x58
 80204fe:	d000      	beq.n	8020502 <_strtod_l+0x46>
 8020500:	e073      	b.n	80205ea <_strtod_l+0x12e>
 8020502:	9302      	str	r3, [sp, #8]
 8020504:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8020506:	4a9b      	ldr	r2, [pc, #620]	@ (8020774 <_strtod_l+0x2b8>)
 8020508:	9301      	str	r3, [sp, #4]
 802050a:	ab1e      	add	r3, sp, #120	@ 0x78
 802050c:	9300      	str	r3, [sp, #0]
 802050e:	9805      	ldr	r0, [sp, #20]
 8020510:	ab1f      	add	r3, sp, #124	@ 0x7c
 8020512:	a91d      	add	r1, sp, #116	@ 0x74
 8020514:	f003 f840 	bl	8023598 <__gethex>
 8020518:	230f      	movs	r3, #15
 802051a:	0002      	movs	r2, r0
 802051c:	401a      	ands	r2, r3
 802051e:	0004      	movs	r4, r0
 8020520:	9206      	str	r2, [sp, #24]
 8020522:	4218      	tst	r0, r3
 8020524:	d005      	beq.n	8020532 <_strtod_l+0x76>
 8020526:	2a06      	cmp	r2, #6
 8020528:	d12b      	bne.n	8020582 <_strtod_l+0xc6>
 802052a:	2300      	movs	r3, #0
 802052c:	3501      	adds	r5, #1
 802052e:	951d      	str	r5, [sp, #116]	@ 0x74
 8020530:	9312      	str	r3, [sp, #72]	@ 0x48
 8020532:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8020534:	2b00      	cmp	r3, #0
 8020536:	d002      	beq.n	802053e <_strtod_l+0x82>
 8020538:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802053a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 802053c:	6013      	str	r3, [r2, #0]
 802053e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8020540:	2b00      	cmp	r3, #0
 8020542:	d019      	beq.n	8020578 <_strtod_l+0xbc>
 8020544:	2380      	movs	r3, #128	@ 0x80
 8020546:	0030      	movs	r0, r6
 8020548:	061b      	lsls	r3, r3, #24
 802054a:	18f9      	adds	r1, r7, r3
 802054c:	b023      	add	sp, #140	@ 0x8c
 802054e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8020550:	2a20      	cmp	r2, #32
 8020552:	d1c7      	bne.n	80204e4 <_strtod_l+0x28>
 8020554:	3101      	adds	r1, #1
 8020556:	e7ba      	b.n	80204ce <_strtod_l+0x12>
 8020558:	2a2d      	cmp	r2, #45	@ 0x2d
 802055a:	d1c3      	bne.n	80204e4 <_strtod_l+0x28>
 802055c:	3a2c      	subs	r2, #44	@ 0x2c
 802055e:	9212      	str	r2, [sp, #72]	@ 0x48
 8020560:	1c4a      	adds	r2, r1, #1
 8020562:	921d      	str	r2, [sp, #116]	@ 0x74
 8020564:	784a      	ldrb	r2, [r1, #1]
 8020566:	2a00      	cmp	r2, #0
 8020568:	d1be      	bne.n	80204e8 <_strtod_l+0x2c>
 802056a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802056c:	931d      	str	r3, [sp, #116]	@ 0x74
 802056e:	2300      	movs	r3, #0
 8020570:	9312      	str	r3, [sp, #72]	@ 0x48
 8020572:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8020574:	2b00      	cmp	r3, #0
 8020576:	d1df      	bne.n	8020538 <_strtod_l+0x7c>
 8020578:	0030      	movs	r0, r6
 802057a:	0039      	movs	r1, r7
 802057c:	e7e6      	b.n	802054c <_strtod_l+0x90>
 802057e:	2200      	movs	r2, #0
 8020580:	e7ed      	b.n	802055e <_strtod_l+0xa2>
 8020582:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8020584:	2a00      	cmp	r2, #0
 8020586:	d007      	beq.n	8020598 <_strtod_l+0xdc>
 8020588:	2135      	movs	r1, #53	@ 0x35
 802058a:	a820      	add	r0, sp, #128	@ 0x80
 802058c:	f004 f842 	bl	8024614 <__copybits>
 8020590:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020592:	9805      	ldr	r0, [sp, #20]
 8020594:	f003 fc04 	bl	8023da0 <_Bfree>
 8020598:	9806      	ldr	r0, [sp, #24]
 802059a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 802059c:	3801      	subs	r0, #1
 802059e:	2804      	cmp	r0, #4
 80205a0:	d806      	bhi.n	80205b0 <_strtod_l+0xf4>
 80205a2:	f7df fdc3 	bl	800012c <__gnu_thumb1_case_uqi>
 80205a6:	0312      	.short	0x0312
 80205a8:	1e1c      	.short	0x1e1c
 80205aa:	12          	.byte	0x12
 80205ab:	00          	.byte	0x00
 80205ac:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80205ae:	9f21      	ldr	r7, [sp, #132]	@ 0x84
 80205b0:	05e4      	lsls	r4, r4, #23
 80205b2:	d502      	bpl.n	80205ba <_strtod_l+0xfe>
 80205b4:	2380      	movs	r3, #128	@ 0x80
 80205b6:	061b      	lsls	r3, r3, #24
 80205b8:	431f      	orrs	r7, r3
 80205ba:	4b6f      	ldr	r3, [pc, #444]	@ (8020778 <_strtod_l+0x2bc>)
 80205bc:	423b      	tst	r3, r7
 80205be:	d1b8      	bne.n	8020532 <_strtod_l+0x76>
 80205c0:	f002 f858 	bl	8022674 <__errno>
 80205c4:	2322      	movs	r3, #34	@ 0x22
 80205c6:	6003      	str	r3, [r0, #0]
 80205c8:	e7b3      	b.n	8020532 <_strtod_l+0x76>
 80205ca:	496c      	ldr	r1, [pc, #432]	@ (802077c <_strtod_l+0x2c0>)
 80205cc:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80205ce:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80205d0:	400a      	ands	r2, r1
 80205d2:	496b      	ldr	r1, [pc, #428]	@ (8020780 <_strtod_l+0x2c4>)
 80205d4:	185b      	adds	r3, r3, r1
 80205d6:	051b      	lsls	r3, r3, #20
 80205d8:	431a      	orrs	r2, r3
 80205da:	0017      	movs	r7, r2
 80205dc:	e7e8      	b.n	80205b0 <_strtod_l+0xf4>
 80205de:	4f66      	ldr	r7, [pc, #408]	@ (8020778 <_strtod_l+0x2bc>)
 80205e0:	e7e6      	b.n	80205b0 <_strtod_l+0xf4>
 80205e2:	2601      	movs	r6, #1
 80205e4:	4f67      	ldr	r7, [pc, #412]	@ (8020784 <_strtod_l+0x2c8>)
 80205e6:	4276      	negs	r6, r6
 80205e8:	e7e2      	b.n	80205b0 <_strtod_l+0xf4>
 80205ea:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80205ec:	1c5a      	adds	r2, r3, #1
 80205ee:	921d      	str	r2, [sp, #116]	@ 0x74
 80205f0:	785b      	ldrb	r3, [r3, #1]
 80205f2:	2b30      	cmp	r3, #48	@ 0x30
 80205f4:	d0f9      	beq.n	80205ea <_strtod_l+0x12e>
 80205f6:	2b00      	cmp	r3, #0
 80205f8:	d09b      	beq.n	8020532 <_strtod_l+0x76>
 80205fa:	2301      	movs	r3, #1
 80205fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80205fe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020600:	220a      	movs	r2, #10
 8020602:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020604:	2300      	movs	r3, #0
 8020606:	9310      	str	r3, [sp, #64]	@ 0x40
 8020608:	930d      	str	r3, [sp, #52]	@ 0x34
 802060a:	9308      	str	r3, [sp, #32]
 802060c:	981d      	ldr	r0, [sp, #116]	@ 0x74
 802060e:	7804      	ldrb	r4, [r0, #0]
 8020610:	0023      	movs	r3, r4
 8020612:	3b30      	subs	r3, #48	@ 0x30
 8020614:	b2d9      	uxtb	r1, r3
 8020616:	2909      	cmp	r1, #9
 8020618:	d927      	bls.n	802066a <_strtod_l+0x1ae>
 802061a:	2201      	movs	r2, #1
 802061c:	495a      	ldr	r1, [pc, #360]	@ (8020788 <_strtod_l+0x2cc>)
 802061e:	f001 ff31 	bl	8022484 <strncmp>
 8020622:	2800      	cmp	r0, #0
 8020624:	d033      	beq.n	802068e <_strtod_l+0x1d2>
 8020626:	2000      	movs	r0, #0
 8020628:	0023      	movs	r3, r4
 802062a:	4684      	mov	ip, r0
 802062c:	9a08      	ldr	r2, [sp, #32]
 802062e:	900e      	str	r0, [sp, #56]	@ 0x38
 8020630:	9206      	str	r2, [sp, #24]
 8020632:	2220      	movs	r2, #32
 8020634:	0019      	movs	r1, r3
 8020636:	4391      	bics	r1, r2
 8020638:	000a      	movs	r2, r1
 802063a:	2100      	movs	r1, #0
 802063c:	9107      	str	r1, [sp, #28]
 802063e:	2a45      	cmp	r2, #69	@ 0x45
 8020640:	d000      	beq.n	8020644 <_strtod_l+0x188>
 8020642:	e0cb      	b.n	80207dc <_strtod_l+0x320>
 8020644:	9b06      	ldr	r3, [sp, #24]
 8020646:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020648:	4303      	orrs	r3, r0
 802064a:	4313      	orrs	r3, r2
 802064c:	428b      	cmp	r3, r1
 802064e:	d08c      	beq.n	802056a <_strtod_l+0xae>
 8020650:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020652:	9309      	str	r3, [sp, #36]	@ 0x24
 8020654:	3301      	adds	r3, #1
 8020656:	931d      	str	r3, [sp, #116]	@ 0x74
 8020658:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802065a:	785b      	ldrb	r3, [r3, #1]
 802065c:	2b2b      	cmp	r3, #43	@ 0x2b
 802065e:	d07b      	beq.n	8020758 <_strtod_l+0x29c>
 8020660:	000c      	movs	r4, r1
 8020662:	2b2d      	cmp	r3, #45	@ 0x2d
 8020664:	d17e      	bne.n	8020764 <_strtod_l+0x2a8>
 8020666:	2401      	movs	r4, #1
 8020668:	e077      	b.n	802075a <_strtod_l+0x29e>
 802066a:	9908      	ldr	r1, [sp, #32]
 802066c:	2908      	cmp	r1, #8
 802066e:	dc09      	bgt.n	8020684 <_strtod_l+0x1c8>
 8020670:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8020672:	4351      	muls	r1, r2
 8020674:	185b      	adds	r3, r3, r1
 8020676:	930d      	str	r3, [sp, #52]	@ 0x34
 8020678:	9b08      	ldr	r3, [sp, #32]
 802067a:	3001      	adds	r0, #1
 802067c:	3301      	adds	r3, #1
 802067e:	9308      	str	r3, [sp, #32]
 8020680:	901d      	str	r0, [sp, #116]	@ 0x74
 8020682:	e7c3      	b.n	802060c <_strtod_l+0x150>
 8020684:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8020686:	4355      	muls	r5, r2
 8020688:	195b      	adds	r3, r3, r5
 802068a:	9310      	str	r3, [sp, #64]	@ 0x40
 802068c:	e7f4      	b.n	8020678 <_strtod_l+0x1bc>
 802068e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020690:	1c5a      	adds	r2, r3, #1
 8020692:	921d      	str	r2, [sp, #116]	@ 0x74
 8020694:	9a08      	ldr	r2, [sp, #32]
 8020696:	785b      	ldrb	r3, [r3, #1]
 8020698:	2a00      	cmp	r2, #0
 802069a:	d03e      	beq.n	802071a <_strtod_l+0x25e>
 802069c:	900e      	str	r0, [sp, #56]	@ 0x38
 802069e:	9206      	str	r2, [sp, #24]
 80206a0:	001a      	movs	r2, r3
 80206a2:	3a30      	subs	r2, #48	@ 0x30
 80206a4:	2a09      	cmp	r2, #9
 80206a6:	d912      	bls.n	80206ce <_strtod_l+0x212>
 80206a8:	2201      	movs	r2, #1
 80206aa:	4694      	mov	ip, r2
 80206ac:	e7c1      	b.n	8020632 <_strtod_l+0x176>
 80206ae:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80206b0:	3001      	adds	r0, #1
 80206b2:	1c5a      	adds	r2, r3, #1
 80206b4:	921d      	str	r2, [sp, #116]	@ 0x74
 80206b6:	785b      	ldrb	r3, [r3, #1]
 80206b8:	2b30      	cmp	r3, #48	@ 0x30
 80206ba:	d0f8      	beq.n	80206ae <_strtod_l+0x1f2>
 80206bc:	001a      	movs	r2, r3
 80206be:	3a31      	subs	r2, #49	@ 0x31
 80206c0:	2a08      	cmp	r2, #8
 80206c2:	d844      	bhi.n	802074e <_strtod_l+0x292>
 80206c4:	900e      	str	r0, [sp, #56]	@ 0x38
 80206c6:	2000      	movs	r0, #0
 80206c8:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 80206ca:	9006      	str	r0, [sp, #24]
 80206cc:	9213      	str	r2, [sp, #76]	@ 0x4c
 80206ce:	001c      	movs	r4, r3
 80206d0:	1c42      	adds	r2, r0, #1
 80206d2:	3c30      	subs	r4, #48	@ 0x30
 80206d4:	2b30      	cmp	r3, #48	@ 0x30
 80206d6:	d01a      	beq.n	802070e <_strtod_l+0x252>
 80206d8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80206da:	9906      	ldr	r1, [sp, #24]
 80206dc:	189b      	adds	r3, r3, r2
 80206de:	930e      	str	r3, [sp, #56]	@ 0x38
 80206e0:	230a      	movs	r3, #10
 80206e2:	469c      	mov	ip, r3
 80206e4:	9d06      	ldr	r5, [sp, #24]
 80206e6:	1c4b      	adds	r3, r1, #1
 80206e8:	1b5d      	subs	r5, r3, r5
 80206ea:	42aa      	cmp	r2, r5
 80206ec:	dc17      	bgt.n	802071e <_strtod_l+0x262>
 80206ee:	43c3      	mvns	r3, r0
 80206f0:	9a06      	ldr	r2, [sp, #24]
 80206f2:	17db      	asrs	r3, r3, #31
 80206f4:	4003      	ands	r3, r0
 80206f6:	18d1      	adds	r1, r2, r3
 80206f8:	3201      	adds	r2, #1
 80206fa:	18d3      	adds	r3, r2, r3
 80206fc:	9306      	str	r3, [sp, #24]
 80206fe:	2908      	cmp	r1, #8
 8020700:	dc1c      	bgt.n	802073c <_strtod_l+0x280>
 8020702:	230a      	movs	r3, #10
 8020704:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8020706:	4353      	muls	r3, r2
 8020708:	2200      	movs	r2, #0
 802070a:	18e3      	adds	r3, r4, r3
 802070c:	930d      	str	r3, [sp, #52]	@ 0x34
 802070e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020710:	0010      	movs	r0, r2
 8020712:	1c59      	adds	r1, r3, #1
 8020714:	911d      	str	r1, [sp, #116]	@ 0x74
 8020716:	785b      	ldrb	r3, [r3, #1]
 8020718:	e7c2      	b.n	80206a0 <_strtod_l+0x1e4>
 802071a:	9808      	ldr	r0, [sp, #32]
 802071c:	e7cc      	b.n	80206b8 <_strtod_l+0x1fc>
 802071e:	2908      	cmp	r1, #8
 8020720:	dc05      	bgt.n	802072e <_strtod_l+0x272>
 8020722:	4665      	mov	r5, ip
 8020724:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8020726:	4369      	muls	r1, r5
 8020728:	910d      	str	r1, [sp, #52]	@ 0x34
 802072a:	0019      	movs	r1, r3
 802072c:	e7da      	b.n	80206e4 <_strtod_l+0x228>
 802072e:	2b10      	cmp	r3, #16
 8020730:	dcfb      	bgt.n	802072a <_strtod_l+0x26e>
 8020732:	4661      	mov	r1, ip
 8020734:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8020736:	434d      	muls	r5, r1
 8020738:	9510      	str	r5, [sp, #64]	@ 0x40
 802073a:	e7f6      	b.n	802072a <_strtod_l+0x26e>
 802073c:	2200      	movs	r2, #0
 802073e:	290f      	cmp	r1, #15
 8020740:	dce5      	bgt.n	802070e <_strtod_l+0x252>
 8020742:	230a      	movs	r3, #10
 8020744:	9d10      	ldr	r5, [sp, #64]	@ 0x40
 8020746:	435d      	muls	r5, r3
 8020748:	1963      	adds	r3, r4, r5
 802074a:	9310      	str	r3, [sp, #64]	@ 0x40
 802074c:	e7df      	b.n	802070e <_strtod_l+0x252>
 802074e:	2200      	movs	r2, #0
 8020750:	920e      	str	r2, [sp, #56]	@ 0x38
 8020752:	9206      	str	r2, [sp, #24]
 8020754:	3201      	adds	r2, #1
 8020756:	e7a8      	b.n	80206aa <_strtod_l+0x1ee>
 8020758:	2400      	movs	r4, #0
 802075a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802075c:	3302      	adds	r3, #2
 802075e:	931d      	str	r3, [sp, #116]	@ 0x74
 8020760:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020762:	789b      	ldrb	r3, [r3, #2]
 8020764:	001a      	movs	r2, r3
 8020766:	3a30      	subs	r2, #48	@ 0x30
 8020768:	2a09      	cmp	r2, #9
 802076a:	d913      	bls.n	8020794 <_strtod_l+0x2d8>
 802076c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802076e:	921d      	str	r2, [sp, #116]	@ 0x74
 8020770:	2200      	movs	r2, #0
 8020772:	e032      	b.n	80207da <_strtod_l+0x31e>
 8020774:	08027f80 	.word	0x08027f80
 8020778:	7ff00000 	.word	0x7ff00000
 802077c:	ffefffff 	.word	0xffefffff
 8020780:	00000433 	.word	0x00000433
 8020784:	7fffffff 	.word	0x7fffffff
 8020788:	08027d20 	.word	0x08027d20
 802078c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 802078e:	1c5a      	adds	r2, r3, #1
 8020790:	921d      	str	r2, [sp, #116]	@ 0x74
 8020792:	785b      	ldrb	r3, [r3, #1]
 8020794:	2b30      	cmp	r3, #48	@ 0x30
 8020796:	d0f9      	beq.n	802078c <_strtod_l+0x2d0>
 8020798:	2200      	movs	r2, #0
 802079a:	9207      	str	r2, [sp, #28]
 802079c:	001a      	movs	r2, r3
 802079e:	3a31      	subs	r2, #49	@ 0x31
 80207a0:	2a08      	cmp	r2, #8
 80207a2:	d81b      	bhi.n	80207dc <_strtod_l+0x320>
 80207a4:	3b30      	subs	r3, #48	@ 0x30
 80207a6:	001a      	movs	r2, r3
 80207a8:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80207aa:	9307      	str	r3, [sp, #28]
 80207ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80207ae:	1c59      	adds	r1, r3, #1
 80207b0:	911d      	str	r1, [sp, #116]	@ 0x74
 80207b2:	785b      	ldrb	r3, [r3, #1]
 80207b4:	001d      	movs	r5, r3
 80207b6:	3d30      	subs	r5, #48	@ 0x30
 80207b8:	2d09      	cmp	r5, #9
 80207ba:	d93a      	bls.n	8020832 <_strtod_l+0x376>
 80207bc:	9d07      	ldr	r5, [sp, #28]
 80207be:	1b49      	subs	r1, r1, r5
 80207c0:	000d      	movs	r5, r1
 80207c2:	49b3      	ldr	r1, [pc, #716]	@ (8020a90 <_strtod_l+0x5d4>)
 80207c4:	9107      	str	r1, [sp, #28]
 80207c6:	2d08      	cmp	r5, #8
 80207c8:	dc03      	bgt.n	80207d2 <_strtod_l+0x316>
 80207ca:	9207      	str	r2, [sp, #28]
 80207cc:	428a      	cmp	r2, r1
 80207ce:	dd00      	ble.n	80207d2 <_strtod_l+0x316>
 80207d0:	9107      	str	r1, [sp, #28]
 80207d2:	2c00      	cmp	r4, #0
 80207d4:	d002      	beq.n	80207dc <_strtod_l+0x320>
 80207d6:	9a07      	ldr	r2, [sp, #28]
 80207d8:	4252      	negs	r2, r2
 80207da:	9207      	str	r2, [sp, #28]
 80207dc:	9a06      	ldr	r2, [sp, #24]
 80207de:	2a00      	cmp	r2, #0
 80207e0:	d14b      	bne.n	802087a <_strtod_l+0x3be>
 80207e2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80207e4:	4310      	orrs	r0, r2
 80207e6:	d000      	beq.n	80207ea <_strtod_l+0x32e>
 80207e8:	e6a3      	b.n	8020532 <_strtod_l+0x76>
 80207ea:	4662      	mov	r2, ip
 80207ec:	2a00      	cmp	r2, #0
 80207ee:	d000      	beq.n	80207f2 <_strtod_l+0x336>
 80207f0:	e6bb      	b.n	802056a <_strtod_l+0xae>
 80207f2:	2b69      	cmp	r3, #105	@ 0x69
 80207f4:	d025      	beq.n	8020842 <_strtod_l+0x386>
 80207f6:	dc21      	bgt.n	802083c <_strtod_l+0x380>
 80207f8:	2b49      	cmp	r3, #73	@ 0x49
 80207fa:	d022      	beq.n	8020842 <_strtod_l+0x386>
 80207fc:	2b4e      	cmp	r3, #78	@ 0x4e
 80207fe:	d000      	beq.n	8020802 <_strtod_l+0x346>
 8020800:	e6b3      	b.n	802056a <_strtod_l+0xae>
 8020802:	49a4      	ldr	r1, [pc, #656]	@ (8020a94 <_strtod_l+0x5d8>)
 8020804:	a81d      	add	r0, sp, #116	@ 0x74
 8020806:	f003 f8fd 	bl	8023a04 <__match>
 802080a:	2800      	cmp	r0, #0
 802080c:	d100      	bne.n	8020810 <_strtod_l+0x354>
 802080e:	e6ac      	b.n	802056a <_strtod_l+0xae>
 8020810:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020812:	781b      	ldrb	r3, [r3, #0]
 8020814:	2b28      	cmp	r3, #40	@ 0x28
 8020816:	d12a      	bne.n	802086e <_strtod_l+0x3b2>
 8020818:	499f      	ldr	r1, [pc, #636]	@ (8020a98 <_strtod_l+0x5dc>)
 802081a:	aa20      	add	r2, sp, #128	@ 0x80
 802081c:	a81d      	add	r0, sp, #116	@ 0x74
 802081e:	f003 f905 	bl	8023a2c <__hexnan>
 8020822:	2805      	cmp	r0, #5
 8020824:	d123      	bne.n	802086e <_strtod_l+0x3b2>
 8020826:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8020828:	4a9c      	ldr	r2, [pc, #624]	@ (8020a9c <_strtod_l+0x5e0>)
 802082a:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 802082c:	431a      	orrs	r2, r3
 802082e:	0017      	movs	r7, r2
 8020830:	e67f      	b.n	8020532 <_strtod_l+0x76>
 8020832:	210a      	movs	r1, #10
 8020834:	434a      	muls	r2, r1
 8020836:	18d2      	adds	r2, r2, r3
 8020838:	3a30      	subs	r2, #48	@ 0x30
 802083a:	e7b7      	b.n	80207ac <_strtod_l+0x2f0>
 802083c:	2b6e      	cmp	r3, #110	@ 0x6e
 802083e:	d0e0      	beq.n	8020802 <_strtod_l+0x346>
 8020840:	e693      	b.n	802056a <_strtod_l+0xae>
 8020842:	4997      	ldr	r1, [pc, #604]	@ (8020aa0 <_strtod_l+0x5e4>)
 8020844:	a81d      	add	r0, sp, #116	@ 0x74
 8020846:	f003 f8dd 	bl	8023a04 <__match>
 802084a:	2800      	cmp	r0, #0
 802084c:	d100      	bne.n	8020850 <_strtod_l+0x394>
 802084e:	e68c      	b.n	802056a <_strtod_l+0xae>
 8020850:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020852:	4994      	ldr	r1, [pc, #592]	@ (8020aa4 <_strtod_l+0x5e8>)
 8020854:	3b01      	subs	r3, #1
 8020856:	a81d      	add	r0, sp, #116	@ 0x74
 8020858:	931d      	str	r3, [sp, #116]	@ 0x74
 802085a:	f003 f8d3 	bl	8023a04 <__match>
 802085e:	2800      	cmp	r0, #0
 8020860:	d102      	bne.n	8020868 <_strtod_l+0x3ac>
 8020862:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8020864:	3301      	adds	r3, #1
 8020866:	931d      	str	r3, [sp, #116]	@ 0x74
 8020868:	2600      	movs	r6, #0
 802086a:	4f8c      	ldr	r7, [pc, #560]	@ (8020a9c <_strtod_l+0x5e0>)
 802086c:	e661      	b.n	8020532 <_strtod_l+0x76>
 802086e:	488e      	ldr	r0, [pc, #568]	@ (8020aa8 <_strtod_l+0x5ec>)
 8020870:	f001 ff42 	bl	80226f8 <nan>
 8020874:	0006      	movs	r6, r0
 8020876:	000f      	movs	r7, r1
 8020878:	e65b      	b.n	8020532 <_strtod_l+0x76>
 802087a:	9b07      	ldr	r3, [sp, #28]
 802087c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802087e:	1a9b      	subs	r3, r3, r2
 8020880:	930c      	str	r3, [sp, #48]	@ 0x30
 8020882:	9b08      	ldr	r3, [sp, #32]
 8020884:	2b00      	cmp	r3, #0
 8020886:	d101      	bne.n	802088c <_strtod_l+0x3d0>
 8020888:	9b06      	ldr	r3, [sp, #24]
 802088a:	9308      	str	r3, [sp, #32]
 802088c:	9c06      	ldr	r4, [sp, #24]
 802088e:	2c10      	cmp	r4, #16
 8020890:	dd00      	ble.n	8020894 <_strtod_l+0x3d8>
 8020892:	2410      	movs	r4, #16
 8020894:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8020896:	f7e3 f845 	bl	8003924 <__aeabi_ui2d>
 802089a:	9b06      	ldr	r3, [sp, #24]
 802089c:	0006      	movs	r6, r0
 802089e:	000f      	movs	r7, r1
 80208a0:	2b09      	cmp	r3, #9
 80208a2:	dc13      	bgt.n	80208cc <_strtod_l+0x410>
 80208a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80208a6:	2b00      	cmp	r3, #0
 80208a8:	d100      	bne.n	80208ac <_strtod_l+0x3f0>
 80208aa:	e642      	b.n	8020532 <_strtod_l+0x76>
 80208ac:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80208ae:	2b00      	cmp	r3, #0
 80208b0:	dc00      	bgt.n	80208b4 <_strtod_l+0x3f8>
 80208b2:	e07e      	b.n	80209b2 <_strtod_l+0x4f6>
 80208b4:	2b16      	cmp	r3, #22
 80208b6:	dc63      	bgt.n	8020980 <_strtod_l+0x4c4>
 80208b8:	497c      	ldr	r1, [pc, #496]	@ (8020aac <_strtod_l+0x5f0>)
 80208ba:	00db      	lsls	r3, r3, #3
 80208bc:	18c9      	adds	r1, r1, r3
 80208be:	0032      	movs	r2, r6
 80208c0:	6808      	ldr	r0, [r1, #0]
 80208c2:	6849      	ldr	r1, [r1, #4]
 80208c4:	003b      	movs	r3, r7
 80208c6:	f7e2 f8b1 	bl	8002a2c <__aeabi_dmul>
 80208ca:	e7d3      	b.n	8020874 <_strtod_l+0x3b8>
 80208cc:	0022      	movs	r2, r4
 80208ce:	4b77      	ldr	r3, [pc, #476]	@ (8020aac <_strtod_l+0x5f0>)
 80208d0:	3a09      	subs	r2, #9
 80208d2:	00d2      	lsls	r2, r2, #3
 80208d4:	189b      	adds	r3, r3, r2
 80208d6:	681a      	ldr	r2, [r3, #0]
 80208d8:	685b      	ldr	r3, [r3, #4]
 80208da:	f7e2 f8a7 	bl	8002a2c <__aeabi_dmul>
 80208de:	0006      	movs	r6, r0
 80208e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80208e2:	000f      	movs	r7, r1
 80208e4:	f7e3 f81e 	bl	8003924 <__aeabi_ui2d>
 80208e8:	000b      	movs	r3, r1
 80208ea:	0002      	movs	r2, r0
 80208ec:	0039      	movs	r1, r7
 80208ee:	0030      	movs	r0, r6
 80208f0:	f7e1 f89c 	bl	8001a2c <__aeabi_dadd>
 80208f4:	9b06      	ldr	r3, [sp, #24]
 80208f6:	0006      	movs	r6, r0
 80208f8:	000f      	movs	r7, r1
 80208fa:	2b0f      	cmp	r3, #15
 80208fc:	ddd2      	ble.n	80208a4 <_strtod_l+0x3e8>
 80208fe:	9b06      	ldr	r3, [sp, #24]
 8020900:	1b1c      	subs	r4, r3, r4
 8020902:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020904:	18e4      	adds	r4, r4, r3
 8020906:	2c00      	cmp	r4, #0
 8020908:	dc00      	bgt.n	802090c <_strtod_l+0x450>
 802090a:	e09b      	b.n	8020a44 <_strtod_l+0x588>
 802090c:	220f      	movs	r2, #15
 802090e:	0023      	movs	r3, r4
 8020910:	4013      	ands	r3, r2
 8020912:	4214      	tst	r4, r2
 8020914:	d00a      	beq.n	802092c <_strtod_l+0x470>
 8020916:	4965      	ldr	r1, [pc, #404]	@ (8020aac <_strtod_l+0x5f0>)
 8020918:	00db      	lsls	r3, r3, #3
 802091a:	18c9      	adds	r1, r1, r3
 802091c:	0032      	movs	r2, r6
 802091e:	6808      	ldr	r0, [r1, #0]
 8020920:	6849      	ldr	r1, [r1, #4]
 8020922:	003b      	movs	r3, r7
 8020924:	f7e2 f882 	bl	8002a2c <__aeabi_dmul>
 8020928:	0006      	movs	r6, r0
 802092a:	000f      	movs	r7, r1
 802092c:	230f      	movs	r3, #15
 802092e:	439c      	bics	r4, r3
 8020930:	d073      	beq.n	8020a1a <_strtod_l+0x55e>
 8020932:	3326      	adds	r3, #38	@ 0x26
 8020934:	33ff      	adds	r3, #255	@ 0xff
 8020936:	429c      	cmp	r4, r3
 8020938:	dd4b      	ble.n	80209d2 <_strtod_l+0x516>
 802093a:	2300      	movs	r3, #0
 802093c:	9306      	str	r3, [sp, #24]
 802093e:	9307      	str	r3, [sp, #28]
 8020940:	930d      	str	r3, [sp, #52]	@ 0x34
 8020942:	9308      	str	r3, [sp, #32]
 8020944:	2322      	movs	r3, #34	@ 0x22
 8020946:	2600      	movs	r6, #0
 8020948:	9a05      	ldr	r2, [sp, #20]
 802094a:	4f54      	ldr	r7, [pc, #336]	@ (8020a9c <_strtod_l+0x5e0>)
 802094c:	6013      	str	r3, [r2, #0]
 802094e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8020950:	42b3      	cmp	r3, r6
 8020952:	d100      	bne.n	8020956 <_strtod_l+0x49a>
 8020954:	e5ed      	b.n	8020532 <_strtod_l+0x76>
 8020956:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020958:	9805      	ldr	r0, [sp, #20]
 802095a:	f003 fa21 	bl	8023da0 <_Bfree>
 802095e:	9908      	ldr	r1, [sp, #32]
 8020960:	9805      	ldr	r0, [sp, #20]
 8020962:	f003 fa1d 	bl	8023da0 <_Bfree>
 8020966:	9907      	ldr	r1, [sp, #28]
 8020968:	9805      	ldr	r0, [sp, #20]
 802096a:	f003 fa19 	bl	8023da0 <_Bfree>
 802096e:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8020970:	9805      	ldr	r0, [sp, #20]
 8020972:	f003 fa15 	bl	8023da0 <_Bfree>
 8020976:	9906      	ldr	r1, [sp, #24]
 8020978:	9805      	ldr	r0, [sp, #20]
 802097a:	f003 fa11 	bl	8023da0 <_Bfree>
 802097e:	e5d8      	b.n	8020532 <_strtod_l+0x76>
 8020980:	2325      	movs	r3, #37	@ 0x25
 8020982:	9a06      	ldr	r2, [sp, #24]
 8020984:	1a9b      	subs	r3, r3, r2
 8020986:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020988:	4293      	cmp	r3, r2
 802098a:	dbb8      	blt.n	80208fe <_strtod_l+0x442>
 802098c:	240f      	movs	r4, #15
 802098e:	9b06      	ldr	r3, [sp, #24]
 8020990:	4d46      	ldr	r5, [pc, #280]	@ (8020aac <_strtod_l+0x5f0>)
 8020992:	1ae4      	subs	r4, r4, r3
 8020994:	00e1      	lsls	r1, r4, #3
 8020996:	1869      	adds	r1, r5, r1
 8020998:	0032      	movs	r2, r6
 802099a:	6808      	ldr	r0, [r1, #0]
 802099c:	6849      	ldr	r1, [r1, #4]
 802099e:	003b      	movs	r3, r7
 80209a0:	f7e2 f844 	bl	8002a2c <__aeabi_dmul>
 80209a4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80209a6:	1b1c      	subs	r4, r3, r4
 80209a8:	00e4      	lsls	r4, r4, #3
 80209aa:	192d      	adds	r5, r5, r4
 80209ac:	682a      	ldr	r2, [r5, #0]
 80209ae:	686b      	ldr	r3, [r5, #4]
 80209b0:	e789      	b.n	80208c6 <_strtod_l+0x40a>
 80209b2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80209b4:	3316      	adds	r3, #22
 80209b6:	dba2      	blt.n	80208fe <_strtod_l+0x442>
 80209b8:	9907      	ldr	r1, [sp, #28]
 80209ba:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80209bc:	4b3b      	ldr	r3, [pc, #236]	@ (8020aac <_strtod_l+0x5f0>)
 80209be:	1a52      	subs	r2, r2, r1
 80209c0:	00d2      	lsls	r2, r2, #3
 80209c2:	189b      	adds	r3, r3, r2
 80209c4:	0030      	movs	r0, r6
 80209c6:	681a      	ldr	r2, [r3, #0]
 80209c8:	685b      	ldr	r3, [r3, #4]
 80209ca:	0039      	movs	r1, r7
 80209cc:	f7e1 fbf4 	bl	80021b8 <__aeabi_ddiv>
 80209d0:	e750      	b.n	8020874 <_strtod_l+0x3b8>
 80209d2:	2300      	movs	r3, #0
 80209d4:	0030      	movs	r0, r6
 80209d6:	0039      	movs	r1, r7
 80209d8:	4d35      	ldr	r5, [pc, #212]	@ (8020ab0 <_strtod_l+0x5f4>)
 80209da:	1124      	asrs	r4, r4, #4
 80209dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80209de:	2c01      	cmp	r4, #1
 80209e0:	dc1e      	bgt.n	8020a20 <_strtod_l+0x564>
 80209e2:	2b00      	cmp	r3, #0
 80209e4:	d001      	beq.n	80209ea <_strtod_l+0x52e>
 80209e6:	0006      	movs	r6, r0
 80209e8:	000f      	movs	r7, r1
 80209ea:	4b32      	ldr	r3, [pc, #200]	@ (8020ab4 <_strtod_l+0x5f8>)
 80209ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80209ee:	18ff      	adds	r7, r7, r3
 80209f0:	4b2f      	ldr	r3, [pc, #188]	@ (8020ab0 <_strtod_l+0x5f4>)
 80209f2:	00d5      	lsls	r5, r2, #3
 80209f4:	195d      	adds	r5, r3, r5
 80209f6:	0032      	movs	r2, r6
 80209f8:	6828      	ldr	r0, [r5, #0]
 80209fa:	6869      	ldr	r1, [r5, #4]
 80209fc:	003b      	movs	r3, r7
 80209fe:	f7e2 f815 	bl	8002a2c <__aeabi_dmul>
 8020a02:	4b26      	ldr	r3, [pc, #152]	@ (8020a9c <_strtod_l+0x5e0>)
 8020a04:	4a2c      	ldr	r2, [pc, #176]	@ (8020ab8 <_strtod_l+0x5fc>)
 8020a06:	0006      	movs	r6, r0
 8020a08:	400b      	ands	r3, r1
 8020a0a:	4293      	cmp	r3, r2
 8020a0c:	d895      	bhi.n	802093a <_strtod_l+0x47e>
 8020a0e:	4a2b      	ldr	r2, [pc, #172]	@ (8020abc <_strtod_l+0x600>)
 8020a10:	4293      	cmp	r3, r2
 8020a12:	d913      	bls.n	8020a3c <_strtod_l+0x580>
 8020a14:	2601      	movs	r6, #1
 8020a16:	4f2a      	ldr	r7, [pc, #168]	@ (8020ac0 <_strtod_l+0x604>)
 8020a18:	4276      	negs	r6, r6
 8020a1a:	2300      	movs	r3, #0
 8020a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8020a1e:	e086      	b.n	8020b2e <_strtod_l+0x672>
 8020a20:	2201      	movs	r2, #1
 8020a22:	4214      	tst	r4, r2
 8020a24:	d004      	beq.n	8020a30 <_strtod_l+0x574>
 8020a26:	682a      	ldr	r2, [r5, #0]
 8020a28:	686b      	ldr	r3, [r5, #4]
 8020a2a:	f7e1 ffff 	bl	8002a2c <__aeabi_dmul>
 8020a2e:	2301      	movs	r3, #1
 8020a30:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020a32:	1064      	asrs	r4, r4, #1
 8020a34:	3201      	adds	r2, #1
 8020a36:	9209      	str	r2, [sp, #36]	@ 0x24
 8020a38:	3508      	adds	r5, #8
 8020a3a:	e7d0      	b.n	80209de <_strtod_l+0x522>
 8020a3c:	23d4      	movs	r3, #212	@ 0xd4
 8020a3e:	049b      	lsls	r3, r3, #18
 8020a40:	18cf      	adds	r7, r1, r3
 8020a42:	e7ea      	b.n	8020a1a <_strtod_l+0x55e>
 8020a44:	2c00      	cmp	r4, #0
 8020a46:	d0e8      	beq.n	8020a1a <_strtod_l+0x55e>
 8020a48:	4264      	negs	r4, r4
 8020a4a:	230f      	movs	r3, #15
 8020a4c:	0022      	movs	r2, r4
 8020a4e:	401a      	ands	r2, r3
 8020a50:	421c      	tst	r4, r3
 8020a52:	d00a      	beq.n	8020a6a <_strtod_l+0x5ae>
 8020a54:	4b15      	ldr	r3, [pc, #84]	@ (8020aac <_strtod_l+0x5f0>)
 8020a56:	00d2      	lsls	r2, r2, #3
 8020a58:	189b      	adds	r3, r3, r2
 8020a5a:	0030      	movs	r0, r6
 8020a5c:	681a      	ldr	r2, [r3, #0]
 8020a5e:	685b      	ldr	r3, [r3, #4]
 8020a60:	0039      	movs	r1, r7
 8020a62:	f7e1 fba9 	bl	80021b8 <__aeabi_ddiv>
 8020a66:	0006      	movs	r6, r0
 8020a68:	000f      	movs	r7, r1
 8020a6a:	1124      	asrs	r4, r4, #4
 8020a6c:	d0d5      	beq.n	8020a1a <_strtod_l+0x55e>
 8020a6e:	2c1f      	cmp	r4, #31
 8020a70:	dd28      	ble.n	8020ac4 <_strtod_l+0x608>
 8020a72:	2300      	movs	r3, #0
 8020a74:	9306      	str	r3, [sp, #24]
 8020a76:	9307      	str	r3, [sp, #28]
 8020a78:	930d      	str	r3, [sp, #52]	@ 0x34
 8020a7a:	9308      	str	r3, [sp, #32]
 8020a7c:	2322      	movs	r3, #34	@ 0x22
 8020a7e:	9a05      	ldr	r2, [sp, #20]
 8020a80:	2600      	movs	r6, #0
 8020a82:	6013      	str	r3, [r2, #0]
 8020a84:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8020a86:	2700      	movs	r7, #0
 8020a88:	2b00      	cmp	r3, #0
 8020a8a:	d000      	beq.n	8020a8e <_strtod_l+0x5d2>
 8020a8c:	e763      	b.n	8020956 <_strtod_l+0x49a>
 8020a8e:	e550      	b.n	8020532 <_strtod_l+0x76>
 8020a90:	00004e1f 	.word	0x00004e1f
 8020a94:	08027d2f 	.word	0x08027d2f
 8020a98:	08027f6c 	.word	0x08027f6c
 8020a9c:	7ff00000 	.word	0x7ff00000
 8020aa0:	08027d27 	.word	0x08027d27
 8020aa4:	08027e11 	.word	0x08027e11
 8020aa8:	08027e0d 	.word	0x08027e0d
 8020aac:	080280f8 	.word	0x080280f8
 8020ab0:	080280d0 	.word	0x080280d0
 8020ab4:	fcb00000 	.word	0xfcb00000
 8020ab8:	7ca00000 	.word	0x7ca00000
 8020abc:	7c900000 	.word	0x7c900000
 8020ac0:	7fefffff 	.word	0x7fefffff
 8020ac4:	2310      	movs	r3, #16
 8020ac6:	0022      	movs	r2, r4
 8020ac8:	401a      	ands	r2, r3
 8020aca:	9209      	str	r2, [sp, #36]	@ 0x24
 8020acc:	421c      	tst	r4, r3
 8020ace:	d001      	beq.n	8020ad4 <_strtod_l+0x618>
 8020ad0:	335a      	adds	r3, #90	@ 0x5a
 8020ad2:	9309      	str	r3, [sp, #36]	@ 0x24
 8020ad4:	0030      	movs	r0, r6
 8020ad6:	0039      	movs	r1, r7
 8020ad8:	2300      	movs	r3, #0
 8020ada:	4dc0      	ldr	r5, [pc, #768]	@ (8020ddc <_strtod_l+0x920>)
 8020adc:	2201      	movs	r2, #1
 8020ade:	4214      	tst	r4, r2
 8020ae0:	d004      	beq.n	8020aec <_strtod_l+0x630>
 8020ae2:	682a      	ldr	r2, [r5, #0]
 8020ae4:	686b      	ldr	r3, [r5, #4]
 8020ae6:	f7e1 ffa1 	bl	8002a2c <__aeabi_dmul>
 8020aea:	2301      	movs	r3, #1
 8020aec:	1064      	asrs	r4, r4, #1
 8020aee:	3508      	adds	r5, #8
 8020af0:	2c00      	cmp	r4, #0
 8020af2:	d1f3      	bne.n	8020adc <_strtod_l+0x620>
 8020af4:	2b00      	cmp	r3, #0
 8020af6:	d001      	beq.n	8020afc <_strtod_l+0x640>
 8020af8:	0006      	movs	r6, r0
 8020afa:	000f      	movs	r7, r1
 8020afc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020afe:	2b00      	cmp	r3, #0
 8020b00:	d00d      	beq.n	8020b1e <_strtod_l+0x662>
 8020b02:	236b      	movs	r3, #107	@ 0x6b
 8020b04:	007a      	lsls	r2, r7, #1
 8020b06:	0d52      	lsrs	r2, r2, #21
 8020b08:	0039      	movs	r1, r7
 8020b0a:	1a9b      	subs	r3, r3, r2
 8020b0c:	2b00      	cmp	r3, #0
 8020b0e:	dd06      	ble.n	8020b1e <_strtod_l+0x662>
 8020b10:	2b1f      	cmp	r3, #31
 8020b12:	dd5c      	ble.n	8020bce <_strtod_l+0x712>
 8020b14:	2600      	movs	r6, #0
 8020b16:	2b34      	cmp	r3, #52	@ 0x34
 8020b18:	dd52      	ble.n	8020bc0 <_strtod_l+0x704>
 8020b1a:	27dc      	movs	r7, #220	@ 0xdc
 8020b1c:	04bf      	lsls	r7, r7, #18
 8020b1e:	2200      	movs	r2, #0
 8020b20:	2300      	movs	r3, #0
 8020b22:	0030      	movs	r0, r6
 8020b24:	0039      	movs	r1, r7
 8020b26:	f7df fc9b 	bl	8000460 <__aeabi_dcmpeq>
 8020b2a:	2800      	cmp	r0, #0
 8020b2c:	d1a1      	bne.n	8020a72 <_strtod_l+0x5b6>
 8020b2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8020b30:	9a08      	ldr	r2, [sp, #32]
 8020b32:	9300      	str	r3, [sp, #0]
 8020b34:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8020b36:	9b06      	ldr	r3, [sp, #24]
 8020b38:	9805      	ldr	r0, [sp, #20]
 8020b3a:	f003 f999 	bl	8023e70 <__s2b>
 8020b3e:	900d      	str	r0, [sp, #52]	@ 0x34
 8020b40:	2800      	cmp	r0, #0
 8020b42:	d100      	bne.n	8020b46 <_strtod_l+0x68a>
 8020b44:	e6f9      	b.n	802093a <_strtod_l+0x47e>
 8020b46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020b48:	9907      	ldr	r1, [sp, #28]
 8020b4a:	43db      	mvns	r3, r3
 8020b4c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020b4e:	17db      	asrs	r3, r3, #31
 8020b50:	1a52      	subs	r2, r2, r1
 8020b52:	9214      	str	r2, [sp, #80]	@ 0x50
 8020b54:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020b56:	9914      	ldr	r1, [sp, #80]	@ 0x50
 8020b58:	17d2      	asrs	r2, r2, #31
 8020b5a:	4011      	ands	r1, r2
 8020b5c:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8020b5e:	9114      	str	r1, [sp, #80]	@ 0x50
 8020b60:	401a      	ands	r2, r3
 8020b62:	2300      	movs	r3, #0
 8020b64:	921a      	str	r2, [sp, #104]	@ 0x68
 8020b66:	9306      	str	r3, [sp, #24]
 8020b68:	9307      	str	r3, [sp, #28]
 8020b6a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8020b6c:	9805      	ldr	r0, [sp, #20]
 8020b6e:	6859      	ldr	r1, [r3, #4]
 8020b70:	f003 f8d2 	bl	8023d18 <_Balloc>
 8020b74:	9008      	str	r0, [sp, #32]
 8020b76:	2800      	cmp	r0, #0
 8020b78:	d100      	bne.n	8020b7c <_strtod_l+0x6c0>
 8020b7a:	e6e3      	b.n	8020944 <_strtod_l+0x488>
 8020b7c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8020b7e:	300c      	adds	r0, #12
 8020b80:	0019      	movs	r1, r3
 8020b82:	691a      	ldr	r2, [r3, #16]
 8020b84:	310c      	adds	r1, #12
 8020b86:	3202      	adds	r2, #2
 8020b88:	0092      	lsls	r2, r2, #2
 8020b8a:	f001 fdab 	bl	80226e4 <memcpy>
 8020b8e:	ab20      	add	r3, sp, #128	@ 0x80
 8020b90:	9301      	str	r3, [sp, #4]
 8020b92:	ab1f      	add	r3, sp, #124	@ 0x7c
 8020b94:	9300      	str	r3, [sp, #0]
 8020b96:	0032      	movs	r2, r6
 8020b98:	003b      	movs	r3, r7
 8020b9a:	9805      	ldr	r0, [sp, #20]
 8020b9c:	9610      	str	r6, [sp, #64]	@ 0x40
 8020b9e:	9711      	str	r7, [sp, #68]	@ 0x44
 8020ba0:	f003 fcae 	bl	8024500 <__d2b>
 8020ba4:	901e      	str	r0, [sp, #120]	@ 0x78
 8020ba6:	2800      	cmp	r0, #0
 8020ba8:	d100      	bne.n	8020bac <_strtod_l+0x6f0>
 8020baa:	e6cb      	b.n	8020944 <_strtod_l+0x488>
 8020bac:	2101      	movs	r1, #1
 8020bae:	9805      	ldr	r0, [sp, #20]
 8020bb0:	f003 f9fa 	bl	8023fa8 <__i2b>
 8020bb4:	9007      	str	r0, [sp, #28]
 8020bb6:	2800      	cmp	r0, #0
 8020bb8:	d10e      	bne.n	8020bd8 <_strtod_l+0x71c>
 8020bba:	2300      	movs	r3, #0
 8020bbc:	9307      	str	r3, [sp, #28]
 8020bbe:	e6c1      	b.n	8020944 <_strtod_l+0x488>
 8020bc0:	234b      	movs	r3, #75	@ 0x4b
 8020bc2:	1a9a      	subs	r2, r3, r2
 8020bc4:	3b4c      	subs	r3, #76	@ 0x4c
 8020bc6:	4093      	lsls	r3, r2
 8020bc8:	4019      	ands	r1, r3
 8020bca:	000f      	movs	r7, r1
 8020bcc:	e7a7      	b.n	8020b1e <_strtod_l+0x662>
 8020bce:	2201      	movs	r2, #1
 8020bd0:	4252      	negs	r2, r2
 8020bd2:	409a      	lsls	r2, r3
 8020bd4:	4016      	ands	r6, r2
 8020bd6:	e7a2      	b.n	8020b1e <_strtod_l+0x662>
 8020bd8:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 8020bda:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020bdc:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8020bde:	1ad4      	subs	r4, r2, r3
 8020be0:	2b00      	cmp	r3, #0
 8020be2:	db01      	blt.n	8020be8 <_strtod_l+0x72c>
 8020be4:	9c1a      	ldr	r4, [sp, #104]	@ 0x68
 8020be6:	195d      	adds	r5, r3, r5
 8020be8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8020bea:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8020bec:	1a5b      	subs	r3, r3, r1
 8020bee:	2136      	movs	r1, #54	@ 0x36
 8020bf0:	189b      	adds	r3, r3, r2
 8020bf2:	1a8a      	subs	r2, r1, r2
 8020bf4:	497a      	ldr	r1, [pc, #488]	@ (8020de0 <_strtod_l+0x924>)
 8020bf6:	2001      	movs	r0, #1
 8020bf8:	468c      	mov	ip, r1
 8020bfa:	2100      	movs	r1, #0
 8020bfc:	3b01      	subs	r3, #1
 8020bfe:	9115      	str	r1, [sp, #84]	@ 0x54
 8020c00:	9016      	str	r0, [sp, #88]	@ 0x58
 8020c02:	4563      	cmp	r3, ip
 8020c04:	da06      	bge.n	8020c14 <_strtod_l+0x758>
 8020c06:	4661      	mov	r1, ip
 8020c08:	1ac9      	subs	r1, r1, r3
 8020c0a:	1a52      	subs	r2, r2, r1
 8020c0c:	291f      	cmp	r1, #31
 8020c0e:	dc3f      	bgt.n	8020c90 <_strtod_l+0x7d4>
 8020c10:	4088      	lsls	r0, r1
 8020c12:	9016      	str	r0, [sp, #88]	@ 0x58
 8020c14:	18ab      	adds	r3, r5, r2
 8020c16:	930e      	str	r3, [sp, #56]	@ 0x38
 8020c18:	18a4      	adds	r4, r4, r2
 8020c1a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020c1c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020c1e:	191c      	adds	r4, r3, r4
 8020c20:	002b      	movs	r3, r5
 8020c22:	4295      	cmp	r5, r2
 8020c24:	dd00      	ble.n	8020c28 <_strtod_l+0x76c>
 8020c26:	0013      	movs	r3, r2
 8020c28:	42a3      	cmp	r3, r4
 8020c2a:	dd00      	ble.n	8020c2e <_strtod_l+0x772>
 8020c2c:	0023      	movs	r3, r4
 8020c2e:	2b00      	cmp	r3, #0
 8020c30:	dd04      	ble.n	8020c3c <_strtod_l+0x780>
 8020c32:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020c34:	1ae4      	subs	r4, r4, r3
 8020c36:	1ad2      	subs	r2, r2, r3
 8020c38:	920e      	str	r2, [sp, #56]	@ 0x38
 8020c3a:	1aed      	subs	r5, r5, r3
 8020c3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8020c3e:	2b00      	cmp	r3, #0
 8020c40:	dd16      	ble.n	8020c70 <_strtod_l+0x7b4>
 8020c42:	001a      	movs	r2, r3
 8020c44:	9907      	ldr	r1, [sp, #28]
 8020c46:	9805      	ldr	r0, [sp, #20]
 8020c48:	f003 fa70 	bl	802412c <__pow5mult>
 8020c4c:	9007      	str	r0, [sp, #28]
 8020c4e:	2800      	cmp	r0, #0
 8020c50:	d0b3      	beq.n	8020bba <_strtod_l+0x6fe>
 8020c52:	0001      	movs	r1, r0
 8020c54:	9a1e      	ldr	r2, [sp, #120]	@ 0x78
 8020c56:	9805      	ldr	r0, [sp, #20]
 8020c58:	f003 f9be 	bl	8023fd8 <__multiply>
 8020c5c:	9013      	str	r0, [sp, #76]	@ 0x4c
 8020c5e:	2800      	cmp	r0, #0
 8020c60:	d100      	bne.n	8020c64 <_strtod_l+0x7a8>
 8020c62:	e66f      	b.n	8020944 <_strtod_l+0x488>
 8020c64:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020c66:	9805      	ldr	r0, [sp, #20]
 8020c68:	f003 f89a 	bl	8023da0 <_Bfree>
 8020c6c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020c6e:	931e      	str	r3, [sp, #120]	@ 0x78
 8020c70:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020c72:	2b00      	cmp	r3, #0
 8020c74:	dc12      	bgt.n	8020c9c <_strtod_l+0x7e0>
 8020c76:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8020c78:	2b00      	cmp	r3, #0
 8020c7a:	dd18      	ble.n	8020cae <_strtod_l+0x7f2>
 8020c7c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8020c7e:	9908      	ldr	r1, [sp, #32]
 8020c80:	9805      	ldr	r0, [sp, #20]
 8020c82:	f003 fa53 	bl	802412c <__pow5mult>
 8020c86:	9008      	str	r0, [sp, #32]
 8020c88:	2800      	cmp	r0, #0
 8020c8a:	d110      	bne.n	8020cae <_strtod_l+0x7f2>
 8020c8c:	2300      	movs	r3, #0
 8020c8e:	e658      	b.n	8020942 <_strtod_l+0x486>
 8020c90:	4954      	ldr	r1, [pc, #336]	@ (8020de4 <_strtod_l+0x928>)
 8020c92:	1acb      	subs	r3, r1, r3
 8020c94:	0001      	movs	r1, r0
 8020c96:	4099      	lsls	r1, r3
 8020c98:	9115      	str	r1, [sp, #84]	@ 0x54
 8020c9a:	e7ba      	b.n	8020c12 <_strtod_l+0x756>
 8020c9c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020c9e:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020ca0:	9805      	ldr	r0, [sp, #20]
 8020ca2:	f003 fa9f 	bl	80241e4 <__lshift>
 8020ca6:	901e      	str	r0, [sp, #120]	@ 0x78
 8020ca8:	2800      	cmp	r0, #0
 8020caa:	d1e4      	bne.n	8020c76 <_strtod_l+0x7ba>
 8020cac:	e64a      	b.n	8020944 <_strtod_l+0x488>
 8020cae:	2c00      	cmp	r4, #0
 8020cb0:	dd07      	ble.n	8020cc2 <_strtod_l+0x806>
 8020cb2:	0022      	movs	r2, r4
 8020cb4:	9908      	ldr	r1, [sp, #32]
 8020cb6:	9805      	ldr	r0, [sp, #20]
 8020cb8:	f003 fa94 	bl	80241e4 <__lshift>
 8020cbc:	9008      	str	r0, [sp, #32]
 8020cbe:	2800      	cmp	r0, #0
 8020cc0:	d0e4      	beq.n	8020c8c <_strtod_l+0x7d0>
 8020cc2:	2d00      	cmp	r5, #0
 8020cc4:	dd08      	ble.n	8020cd8 <_strtod_l+0x81c>
 8020cc6:	002a      	movs	r2, r5
 8020cc8:	9907      	ldr	r1, [sp, #28]
 8020cca:	9805      	ldr	r0, [sp, #20]
 8020ccc:	f003 fa8a 	bl	80241e4 <__lshift>
 8020cd0:	9007      	str	r0, [sp, #28]
 8020cd2:	2800      	cmp	r0, #0
 8020cd4:	d100      	bne.n	8020cd8 <_strtod_l+0x81c>
 8020cd6:	e635      	b.n	8020944 <_strtod_l+0x488>
 8020cd8:	9a08      	ldr	r2, [sp, #32]
 8020cda:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020cdc:	9805      	ldr	r0, [sp, #20]
 8020cde:	f003 fb09 	bl	80242f4 <__mdiff>
 8020ce2:	9006      	str	r0, [sp, #24]
 8020ce4:	2800      	cmp	r0, #0
 8020ce6:	d100      	bne.n	8020cea <_strtod_l+0x82e>
 8020ce8:	e62c      	b.n	8020944 <_strtod_l+0x488>
 8020cea:	68c3      	ldr	r3, [r0, #12]
 8020cec:	9907      	ldr	r1, [sp, #28]
 8020cee:	9313      	str	r3, [sp, #76]	@ 0x4c
 8020cf0:	2300      	movs	r3, #0
 8020cf2:	60c3      	str	r3, [r0, #12]
 8020cf4:	f003 fae2 	bl	80242bc <__mcmp>
 8020cf8:	2800      	cmp	r0, #0
 8020cfa:	da3b      	bge.n	8020d74 <_strtod_l+0x8b8>
 8020cfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020cfe:	4333      	orrs	r3, r6
 8020d00:	d167      	bne.n	8020dd2 <_strtod_l+0x916>
 8020d02:	033b      	lsls	r3, r7, #12
 8020d04:	d165      	bne.n	8020dd2 <_strtod_l+0x916>
 8020d06:	22d6      	movs	r2, #214	@ 0xd6
 8020d08:	4b37      	ldr	r3, [pc, #220]	@ (8020de8 <_strtod_l+0x92c>)
 8020d0a:	04d2      	lsls	r2, r2, #19
 8020d0c:	403b      	ands	r3, r7
 8020d0e:	4293      	cmp	r3, r2
 8020d10:	d95f      	bls.n	8020dd2 <_strtod_l+0x916>
 8020d12:	9b06      	ldr	r3, [sp, #24]
 8020d14:	695b      	ldr	r3, [r3, #20]
 8020d16:	2b00      	cmp	r3, #0
 8020d18:	d103      	bne.n	8020d22 <_strtod_l+0x866>
 8020d1a:	9b06      	ldr	r3, [sp, #24]
 8020d1c:	691b      	ldr	r3, [r3, #16]
 8020d1e:	2b01      	cmp	r3, #1
 8020d20:	dd57      	ble.n	8020dd2 <_strtod_l+0x916>
 8020d22:	9906      	ldr	r1, [sp, #24]
 8020d24:	2201      	movs	r2, #1
 8020d26:	9805      	ldr	r0, [sp, #20]
 8020d28:	f003 fa5c 	bl	80241e4 <__lshift>
 8020d2c:	9907      	ldr	r1, [sp, #28]
 8020d2e:	9006      	str	r0, [sp, #24]
 8020d30:	f003 fac4 	bl	80242bc <__mcmp>
 8020d34:	2800      	cmp	r0, #0
 8020d36:	dd4c      	ble.n	8020dd2 <_strtod_l+0x916>
 8020d38:	4b2b      	ldr	r3, [pc, #172]	@ (8020de8 <_strtod_l+0x92c>)
 8020d3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020d3c:	403b      	ands	r3, r7
 8020d3e:	2a00      	cmp	r2, #0
 8020d40:	d074      	beq.n	8020e2c <_strtod_l+0x970>
 8020d42:	22d6      	movs	r2, #214	@ 0xd6
 8020d44:	04d2      	lsls	r2, r2, #19
 8020d46:	4293      	cmp	r3, r2
 8020d48:	d870      	bhi.n	8020e2c <_strtod_l+0x970>
 8020d4a:	22dc      	movs	r2, #220	@ 0xdc
 8020d4c:	0492      	lsls	r2, r2, #18
 8020d4e:	4293      	cmp	r3, r2
 8020d50:	d800      	bhi.n	8020d54 <_strtod_l+0x898>
 8020d52:	e693      	b.n	8020a7c <_strtod_l+0x5c0>
 8020d54:	0030      	movs	r0, r6
 8020d56:	0039      	movs	r1, r7
 8020d58:	4b24      	ldr	r3, [pc, #144]	@ (8020dec <_strtod_l+0x930>)
 8020d5a:	2200      	movs	r2, #0
 8020d5c:	f7e1 fe66 	bl	8002a2c <__aeabi_dmul>
 8020d60:	4b21      	ldr	r3, [pc, #132]	@ (8020de8 <_strtod_l+0x92c>)
 8020d62:	0006      	movs	r6, r0
 8020d64:	000f      	movs	r7, r1
 8020d66:	420b      	tst	r3, r1
 8020d68:	d000      	beq.n	8020d6c <_strtod_l+0x8b0>
 8020d6a:	e5f4      	b.n	8020956 <_strtod_l+0x49a>
 8020d6c:	2322      	movs	r3, #34	@ 0x22
 8020d6e:	9a05      	ldr	r2, [sp, #20]
 8020d70:	6013      	str	r3, [r2, #0]
 8020d72:	e5f0      	b.n	8020956 <_strtod_l+0x49a>
 8020d74:	970e      	str	r7, [sp, #56]	@ 0x38
 8020d76:	2800      	cmp	r0, #0
 8020d78:	d175      	bne.n	8020e66 <_strtod_l+0x9aa>
 8020d7a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8020d7c:	033b      	lsls	r3, r7, #12
 8020d7e:	0b1b      	lsrs	r3, r3, #12
 8020d80:	2a00      	cmp	r2, #0
 8020d82:	d039      	beq.n	8020df8 <_strtod_l+0x93c>
 8020d84:	4a1a      	ldr	r2, [pc, #104]	@ (8020df0 <_strtod_l+0x934>)
 8020d86:	4293      	cmp	r3, r2
 8020d88:	d138      	bne.n	8020dfc <_strtod_l+0x940>
 8020d8a:	2101      	movs	r1, #1
 8020d8c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020d8e:	4249      	negs	r1, r1
 8020d90:	0032      	movs	r2, r6
 8020d92:	0008      	movs	r0, r1
 8020d94:	2b00      	cmp	r3, #0
 8020d96:	d00b      	beq.n	8020db0 <_strtod_l+0x8f4>
 8020d98:	24d4      	movs	r4, #212	@ 0xd4
 8020d9a:	4b13      	ldr	r3, [pc, #76]	@ (8020de8 <_strtod_l+0x92c>)
 8020d9c:	0008      	movs	r0, r1
 8020d9e:	403b      	ands	r3, r7
 8020da0:	04e4      	lsls	r4, r4, #19
 8020da2:	42a3      	cmp	r3, r4
 8020da4:	d804      	bhi.n	8020db0 <_strtod_l+0x8f4>
 8020da6:	306c      	adds	r0, #108	@ 0x6c
 8020da8:	0d1b      	lsrs	r3, r3, #20
 8020daa:	1ac3      	subs	r3, r0, r3
 8020dac:	4099      	lsls	r1, r3
 8020dae:	0008      	movs	r0, r1
 8020db0:	4282      	cmp	r2, r0
 8020db2:	d123      	bne.n	8020dfc <_strtod_l+0x940>
 8020db4:	4b0f      	ldr	r3, [pc, #60]	@ (8020df4 <_strtod_l+0x938>)
 8020db6:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8020db8:	4299      	cmp	r1, r3
 8020dba:	d102      	bne.n	8020dc2 <_strtod_l+0x906>
 8020dbc:	3201      	adds	r2, #1
 8020dbe:	d100      	bne.n	8020dc2 <_strtod_l+0x906>
 8020dc0:	e5c0      	b.n	8020944 <_strtod_l+0x488>
 8020dc2:	4b09      	ldr	r3, [pc, #36]	@ (8020de8 <_strtod_l+0x92c>)
 8020dc4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020dc6:	2600      	movs	r6, #0
 8020dc8:	401a      	ands	r2, r3
 8020dca:	0013      	movs	r3, r2
 8020dcc:	2280      	movs	r2, #128	@ 0x80
 8020dce:	0352      	lsls	r2, r2, #13
 8020dd0:	189f      	adds	r7, r3, r2
 8020dd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020dd4:	2b00      	cmp	r3, #0
 8020dd6:	d1bd      	bne.n	8020d54 <_strtod_l+0x898>
 8020dd8:	e5bd      	b.n	8020956 <_strtod_l+0x49a>
 8020dda:	46c0      	nop			@ (mov r8, r8)
 8020ddc:	08027f98 	.word	0x08027f98
 8020de0:	fffffc02 	.word	0xfffffc02
 8020de4:	fffffbe2 	.word	0xfffffbe2
 8020de8:	7ff00000 	.word	0x7ff00000
 8020dec:	39500000 	.word	0x39500000
 8020df0:	000fffff 	.word	0x000fffff
 8020df4:	7fefffff 	.word	0x7fefffff
 8020df8:	4333      	orrs	r3, r6
 8020dfa:	d09d      	beq.n	8020d38 <_strtod_l+0x87c>
 8020dfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8020dfe:	2b00      	cmp	r3, #0
 8020e00:	d01c      	beq.n	8020e3c <_strtod_l+0x980>
 8020e02:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020e04:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020e06:	4213      	tst	r3, r2
 8020e08:	d0e3      	beq.n	8020dd2 <_strtod_l+0x916>
 8020e0a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020e0c:	0030      	movs	r0, r6
 8020e0e:	0039      	movs	r1, r7
 8020e10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020e12:	2b00      	cmp	r3, #0
 8020e14:	d016      	beq.n	8020e44 <_strtod_l+0x988>
 8020e16:	f7ff fb39 	bl	802048c <sulp>
 8020e1a:	0002      	movs	r2, r0
 8020e1c:	000b      	movs	r3, r1
 8020e1e:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8020e20:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8020e22:	f7e0 fe03 	bl	8001a2c <__aeabi_dadd>
 8020e26:	0006      	movs	r6, r0
 8020e28:	000f      	movs	r7, r1
 8020e2a:	e7d2      	b.n	8020dd2 <_strtod_l+0x916>
 8020e2c:	2601      	movs	r6, #1
 8020e2e:	4a92      	ldr	r2, [pc, #584]	@ (8021078 <_strtod_l+0xbbc>)
 8020e30:	4276      	negs	r6, r6
 8020e32:	189b      	adds	r3, r3, r2
 8020e34:	4a91      	ldr	r2, [pc, #580]	@ (802107c <_strtod_l+0xbc0>)
 8020e36:	431a      	orrs	r2, r3
 8020e38:	0017      	movs	r7, r2
 8020e3a:	e7ca      	b.n	8020dd2 <_strtod_l+0x916>
 8020e3c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8020e3e:	4233      	tst	r3, r6
 8020e40:	d0c7      	beq.n	8020dd2 <_strtod_l+0x916>
 8020e42:	e7e2      	b.n	8020e0a <_strtod_l+0x94e>
 8020e44:	f7ff fb22 	bl	802048c <sulp>
 8020e48:	0002      	movs	r2, r0
 8020e4a:	000b      	movs	r3, r1
 8020e4c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8020e4e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8020e50:	f7e2 f8d2 	bl	8002ff8 <__aeabi_dsub>
 8020e54:	2200      	movs	r2, #0
 8020e56:	2300      	movs	r3, #0
 8020e58:	0006      	movs	r6, r0
 8020e5a:	000f      	movs	r7, r1
 8020e5c:	f7df fb00 	bl	8000460 <__aeabi_dcmpeq>
 8020e60:	2800      	cmp	r0, #0
 8020e62:	d0b6      	beq.n	8020dd2 <_strtod_l+0x916>
 8020e64:	e60a      	b.n	8020a7c <_strtod_l+0x5c0>
 8020e66:	9907      	ldr	r1, [sp, #28]
 8020e68:	9806      	ldr	r0, [sp, #24]
 8020e6a:	f003 fba9 	bl	80245c0 <__ratio>
 8020e6e:	2380      	movs	r3, #128	@ 0x80
 8020e70:	2200      	movs	r2, #0
 8020e72:	05db      	lsls	r3, r3, #23
 8020e74:	0004      	movs	r4, r0
 8020e76:	000d      	movs	r5, r1
 8020e78:	f7df fb02 	bl	8000480 <__aeabi_dcmple>
 8020e7c:	2800      	cmp	r0, #0
 8020e7e:	d06c      	beq.n	8020f5a <_strtod_l+0xa9e>
 8020e80:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020e82:	2b00      	cmp	r3, #0
 8020e84:	d177      	bne.n	8020f76 <_strtod_l+0xaba>
 8020e86:	2e00      	cmp	r6, #0
 8020e88:	d157      	bne.n	8020f3a <_strtod_l+0xa7e>
 8020e8a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020e8c:	031b      	lsls	r3, r3, #12
 8020e8e:	d15a      	bne.n	8020f46 <_strtod_l+0xa8a>
 8020e90:	2200      	movs	r2, #0
 8020e92:	0020      	movs	r0, r4
 8020e94:	0029      	movs	r1, r5
 8020e96:	4b7a      	ldr	r3, [pc, #488]	@ (8021080 <_strtod_l+0xbc4>)
 8020e98:	f7df fae8 	bl	800046c <__aeabi_dcmplt>
 8020e9c:	2800      	cmp	r0, #0
 8020e9e:	d159      	bne.n	8020f54 <_strtod_l+0xa98>
 8020ea0:	0020      	movs	r0, r4
 8020ea2:	0029      	movs	r1, r5
 8020ea4:	2200      	movs	r2, #0
 8020ea6:	4b77      	ldr	r3, [pc, #476]	@ (8021084 <_strtod_l+0xbc8>)
 8020ea8:	f7e1 fdc0 	bl	8002a2c <__aeabi_dmul>
 8020eac:	0004      	movs	r4, r0
 8020eae:	000d      	movs	r5, r1
 8020eb0:	2380      	movs	r3, #128	@ 0x80
 8020eb2:	061b      	lsls	r3, r3, #24
 8020eb4:	18eb      	adds	r3, r5, r3
 8020eb6:	940a      	str	r4, [sp, #40]	@ 0x28
 8020eb8:	930b      	str	r3, [sp, #44]	@ 0x2c
 8020eba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020ebc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020ebe:	9216      	str	r2, [sp, #88]	@ 0x58
 8020ec0:	9317      	str	r3, [sp, #92]	@ 0x5c
 8020ec2:	4a71      	ldr	r2, [pc, #452]	@ (8021088 <_strtod_l+0xbcc>)
 8020ec4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020ec6:	4013      	ands	r3, r2
 8020ec8:	9315      	str	r3, [sp, #84]	@ 0x54
 8020eca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020ecc:	4b6f      	ldr	r3, [pc, #444]	@ (802108c <_strtod_l+0xbd0>)
 8020ece:	429a      	cmp	r2, r3
 8020ed0:	d000      	beq.n	8020ed4 <_strtod_l+0xa18>
 8020ed2:	e087      	b.n	8020fe4 <_strtod_l+0xb28>
 8020ed4:	4a6e      	ldr	r2, [pc, #440]	@ (8021090 <_strtod_l+0xbd4>)
 8020ed6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020ed8:	4694      	mov	ip, r2
 8020eda:	4463      	add	r3, ip
 8020edc:	001f      	movs	r7, r3
 8020ede:	0030      	movs	r0, r6
 8020ee0:	0019      	movs	r1, r3
 8020ee2:	f003 faa1 	bl	8024428 <__ulp>
 8020ee6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8020ee8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8020eea:	f7e1 fd9f 	bl	8002a2c <__aeabi_dmul>
 8020eee:	0032      	movs	r2, r6
 8020ef0:	003b      	movs	r3, r7
 8020ef2:	f7e0 fd9b 	bl	8001a2c <__aeabi_dadd>
 8020ef6:	4a64      	ldr	r2, [pc, #400]	@ (8021088 <_strtod_l+0xbcc>)
 8020ef8:	4b66      	ldr	r3, [pc, #408]	@ (8021094 <_strtod_l+0xbd8>)
 8020efa:	0006      	movs	r6, r0
 8020efc:	400a      	ands	r2, r1
 8020efe:	429a      	cmp	r2, r3
 8020f00:	d940      	bls.n	8020f84 <_strtod_l+0xac8>
 8020f02:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8020f04:	4a64      	ldr	r2, [pc, #400]	@ (8021098 <_strtod_l+0xbdc>)
 8020f06:	4293      	cmp	r3, r2
 8020f08:	d103      	bne.n	8020f12 <_strtod_l+0xa56>
 8020f0a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8020f0c:	3301      	adds	r3, #1
 8020f0e:	d100      	bne.n	8020f12 <_strtod_l+0xa56>
 8020f10:	e518      	b.n	8020944 <_strtod_l+0x488>
 8020f12:	2601      	movs	r6, #1
 8020f14:	4f60      	ldr	r7, [pc, #384]	@ (8021098 <_strtod_l+0xbdc>)
 8020f16:	4276      	negs	r6, r6
 8020f18:	991e      	ldr	r1, [sp, #120]	@ 0x78
 8020f1a:	9805      	ldr	r0, [sp, #20]
 8020f1c:	f002 ff40 	bl	8023da0 <_Bfree>
 8020f20:	9908      	ldr	r1, [sp, #32]
 8020f22:	9805      	ldr	r0, [sp, #20]
 8020f24:	f002 ff3c 	bl	8023da0 <_Bfree>
 8020f28:	9907      	ldr	r1, [sp, #28]
 8020f2a:	9805      	ldr	r0, [sp, #20]
 8020f2c:	f002 ff38 	bl	8023da0 <_Bfree>
 8020f30:	9906      	ldr	r1, [sp, #24]
 8020f32:	9805      	ldr	r0, [sp, #20]
 8020f34:	f002 ff34 	bl	8023da0 <_Bfree>
 8020f38:	e617      	b.n	8020b6a <_strtod_l+0x6ae>
 8020f3a:	2e01      	cmp	r6, #1
 8020f3c:	d103      	bne.n	8020f46 <_strtod_l+0xa8a>
 8020f3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020f40:	2b00      	cmp	r3, #0
 8020f42:	d100      	bne.n	8020f46 <_strtod_l+0xa8a>
 8020f44:	e59a      	b.n	8020a7c <_strtod_l+0x5c0>
 8020f46:	2300      	movs	r3, #0
 8020f48:	4c54      	ldr	r4, [pc, #336]	@ (802109c <_strtod_l+0xbe0>)
 8020f4a:	4d4d      	ldr	r5, [pc, #308]	@ (8021080 <_strtod_l+0xbc4>)
 8020f4c:	930a      	str	r3, [sp, #40]	@ 0x28
 8020f4e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8020f50:	2400      	movs	r4, #0
 8020f52:	e7b2      	b.n	8020eba <_strtod_l+0x9fe>
 8020f54:	2400      	movs	r4, #0
 8020f56:	4d4b      	ldr	r5, [pc, #300]	@ (8021084 <_strtod_l+0xbc8>)
 8020f58:	e7aa      	b.n	8020eb0 <_strtod_l+0x9f4>
 8020f5a:	0020      	movs	r0, r4
 8020f5c:	0029      	movs	r1, r5
 8020f5e:	4b49      	ldr	r3, [pc, #292]	@ (8021084 <_strtod_l+0xbc8>)
 8020f60:	2200      	movs	r2, #0
 8020f62:	f7e1 fd63 	bl	8002a2c <__aeabi_dmul>
 8020f66:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020f68:	0004      	movs	r4, r0
 8020f6a:	000d      	movs	r5, r1
 8020f6c:	2b00      	cmp	r3, #0
 8020f6e:	d09f      	beq.n	8020eb0 <_strtod_l+0x9f4>
 8020f70:	940a      	str	r4, [sp, #40]	@ 0x28
 8020f72:	950b      	str	r5, [sp, #44]	@ 0x2c
 8020f74:	e7a1      	b.n	8020eba <_strtod_l+0x9fe>
 8020f76:	2300      	movs	r3, #0
 8020f78:	4c41      	ldr	r4, [pc, #260]	@ (8021080 <_strtod_l+0xbc4>)
 8020f7a:	0025      	movs	r5, r4
 8020f7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8020f7e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8020f80:	001c      	movs	r4, r3
 8020f82:	e79a      	b.n	8020eba <_strtod_l+0x9fe>
 8020f84:	23d4      	movs	r3, #212	@ 0xd4
 8020f86:	049b      	lsls	r3, r3, #18
 8020f88:	18cf      	adds	r7, r1, r3
 8020f8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020f8c:	9710      	str	r7, [sp, #64]	@ 0x40
 8020f8e:	2b00      	cmp	r3, #0
 8020f90:	d1c2      	bne.n	8020f18 <_strtod_l+0xa5c>
 8020f92:	4b3d      	ldr	r3, [pc, #244]	@ (8021088 <_strtod_l+0xbcc>)
 8020f94:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020f96:	403b      	ands	r3, r7
 8020f98:	429a      	cmp	r2, r3
 8020f9a:	d1bd      	bne.n	8020f18 <_strtod_l+0xa5c>
 8020f9c:	0020      	movs	r0, r4
 8020f9e:	0029      	movs	r1, r5
 8020fa0:	f7df fb8c 	bl	80006bc <__aeabi_d2lz>
 8020fa4:	f7df fbf8 	bl	8000798 <__aeabi_l2d>
 8020fa8:	0002      	movs	r2, r0
 8020faa:	000b      	movs	r3, r1
 8020fac:	0020      	movs	r0, r4
 8020fae:	0029      	movs	r1, r5
 8020fb0:	f7e2 f822 	bl	8002ff8 <__aeabi_dsub>
 8020fb4:	033c      	lsls	r4, r7, #12
 8020fb6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8020fb8:	0b24      	lsrs	r4, r4, #12
 8020fba:	4334      	orrs	r4, r6
 8020fbc:	900e      	str	r0, [sp, #56]	@ 0x38
 8020fbe:	910f      	str	r1, [sp, #60]	@ 0x3c
 8020fc0:	4a37      	ldr	r2, [pc, #220]	@ (80210a0 <_strtod_l+0xbe4>)
 8020fc2:	431c      	orrs	r4, r3
 8020fc4:	d052      	beq.n	802106c <_strtod_l+0xbb0>
 8020fc6:	4b37      	ldr	r3, [pc, #220]	@ (80210a4 <_strtod_l+0xbe8>)
 8020fc8:	f7df fa50 	bl	800046c <__aeabi_dcmplt>
 8020fcc:	2800      	cmp	r0, #0
 8020fce:	d000      	beq.n	8020fd2 <_strtod_l+0xb16>
 8020fd0:	e4c1      	b.n	8020956 <_strtod_l+0x49a>
 8020fd2:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8020fd4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8020fd6:	4a34      	ldr	r2, [pc, #208]	@ (80210a8 <_strtod_l+0xbec>)
 8020fd8:	4b2a      	ldr	r3, [pc, #168]	@ (8021084 <_strtod_l+0xbc8>)
 8020fda:	f7df fa5b 	bl	8000494 <__aeabi_dcmpgt>
 8020fde:	2800      	cmp	r0, #0
 8020fe0:	d09a      	beq.n	8020f18 <_strtod_l+0xa5c>
 8020fe2:	e4b8      	b.n	8020956 <_strtod_l+0x49a>
 8020fe4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020fe6:	2b00      	cmp	r3, #0
 8020fe8:	d02a      	beq.n	8021040 <_strtod_l+0xb84>
 8020fea:	23d4      	movs	r3, #212	@ 0xd4
 8020fec:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8020fee:	04db      	lsls	r3, r3, #19
 8020ff0:	429a      	cmp	r2, r3
 8020ff2:	d825      	bhi.n	8021040 <_strtod_l+0xb84>
 8020ff4:	0020      	movs	r0, r4
 8020ff6:	0029      	movs	r1, r5
 8020ff8:	4a2c      	ldr	r2, [pc, #176]	@ (80210ac <_strtod_l+0xbf0>)
 8020ffa:	4b2d      	ldr	r3, [pc, #180]	@ (80210b0 <_strtod_l+0xbf4>)
 8020ffc:	f7df fa40 	bl	8000480 <__aeabi_dcmple>
 8021000:	2800      	cmp	r0, #0
 8021002:	d016      	beq.n	8021032 <_strtod_l+0xb76>
 8021004:	0020      	movs	r0, r4
 8021006:	0029      	movs	r1, r5
 8021008:	f7df fb3a 	bl	8000680 <__aeabi_d2uiz>
 802100c:	2800      	cmp	r0, #0
 802100e:	d100      	bne.n	8021012 <_strtod_l+0xb56>
 8021010:	3001      	adds	r0, #1
 8021012:	f7e2 fc87 	bl	8003924 <__aeabi_ui2d>
 8021016:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021018:	0004      	movs	r4, r0
 802101a:	000d      	movs	r5, r1
 802101c:	2b00      	cmp	r3, #0
 802101e:	d122      	bne.n	8021066 <_strtod_l+0xbaa>
 8021020:	2380      	movs	r3, #128	@ 0x80
 8021022:	061b      	lsls	r3, r3, #24
 8021024:	18cb      	adds	r3, r1, r3
 8021026:	9018      	str	r0, [sp, #96]	@ 0x60
 8021028:	9319      	str	r3, [sp, #100]	@ 0x64
 802102a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 802102c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 802102e:	9216      	str	r2, [sp, #88]	@ 0x58
 8021030:	9317      	str	r3, [sp, #92]	@ 0x5c
 8021032:	22d6      	movs	r2, #214	@ 0xd6
 8021034:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8021036:	04d2      	lsls	r2, r2, #19
 8021038:	189b      	adds	r3, r3, r2
 802103a:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 802103c:	1a9b      	subs	r3, r3, r2
 802103e:	9317      	str	r3, [sp, #92]	@ 0x5c
 8021040:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8021042:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8021044:	9e16      	ldr	r6, [sp, #88]	@ 0x58
 8021046:	9f17      	ldr	r7, [sp, #92]	@ 0x5c
 8021048:	f003 f9ee 	bl	8024428 <__ulp>
 802104c:	0002      	movs	r2, r0
 802104e:	000b      	movs	r3, r1
 8021050:	0030      	movs	r0, r6
 8021052:	0039      	movs	r1, r7
 8021054:	f7e1 fcea 	bl	8002a2c <__aeabi_dmul>
 8021058:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 802105a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802105c:	f7e0 fce6 	bl	8001a2c <__aeabi_dadd>
 8021060:	0006      	movs	r6, r0
 8021062:	000f      	movs	r7, r1
 8021064:	e791      	b.n	8020f8a <_strtod_l+0xace>
 8021066:	9418      	str	r4, [sp, #96]	@ 0x60
 8021068:	9519      	str	r5, [sp, #100]	@ 0x64
 802106a:	e7de      	b.n	802102a <_strtod_l+0xb6e>
 802106c:	4b11      	ldr	r3, [pc, #68]	@ (80210b4 <_strtod_l+0xbf8>)
 802106e:	980e      	ldr	r0, [sp, #56]	@ 0x38
 8021070:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8021072:	f7df f9fb 	bl	800046c <__aeabi_dcmplt>
 8021076:	e7b2      	b.n	8020fde <_strtod_l+0xb22>
 8021078:	fff00000 	.word	0xfff00000
 802107c:	000fffff 	.word	0x000fffff
 8021080:	3ff00000 	.word	0x3ff00000
 8021084:	3fe00000 	.word	0x3fe00000
 8021088:	7ff00000 	.word	0x7ff00000
 802108c:	7fe00000 	.word	0x7fe00000
 8021090:	fcb00000 	.word	0xfcb00000
 8021094:	7c9fffff 	.word	0x7c9fffff
 8021098:	7fefffff 	.word	0x7fefffff
 802109c:	bff00000 	.word	0xbff00000
 80210a0:	94a03595 	.word	0x94a03595
 80210a4:	3fdfffff 	.word	0x3fdfffff
 80210a8:	35afe535 	.word	0x35afe535
 80210ac:	ffc00000 	.word	0xffc00000
 80210b0:	41dfffff 	.word	0x41dfffff
 80210b4:	3fcfffff 	.word	0x3fcfffff

080210b8 <_strtod_r>:
 80210b8:	b510      	push	{r4, lr}
 80210ba:	4b02      	ldr	r3, [pc, #8]	@ (80210c4 <_strtod_r+0xc>)
 80210bc:	f7ff f9fe 	bl	80204bc <_strtod_l>
 80210c0:	bd10      	pop	{r4, pc}
 80210c2:	46c0      	nop			@ (mov r8, r8)
 80210c4:	20000090 	.word	0x20000090

080210c8 <strtof>:
 80210c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80210ca:	4c29      	ldr	r4, [pc, #164]	@ (8021170 <strtof+0xa8>)
 80210cc:	000a      	movs	r2, r1
 80210ce:	4b29      	ldr	r3, [pc, #164]	@ (8021174 <strtof+0xac>)
 80210d0:	0001      	movs	r1, r0
 80210d2:	6820      	ldr	r0, [r4, #0]
 80210d4:	f7ff f9f2 	bl	80204bc <_strtod_l>
 80210d8:	0002      	movs	r2, r0
 80210da:	000b      	movs	r3, r1
 80210dc:	0006      	movs	r6, r0
 80210de:	000f      	movs	r7, r1
 80210e0:	f7e2 fb94 	bl	800380c <__aeabi_dcmpun>
 80210e4:	2800      	cmp	r0, #0
 80210e6:	d00e      	beq.n	8021106 <strtof+0x3e>
 80210e8:	4823      	ldr	r0, [pc, #140]	@ (8021178 <strtof+0xb0>)
 80210ea:	2f00      	cmp	r7, #0
 80210ec:	da07      	bge.n	80210fe <strtof+0x36>
 80210ee:	f001 fb09 	bl	8022704 <nanf>
 80210f2:	2380      	movs	r3, #128	@ 0x80
 80210f4:	061b      	lsls	r3, r3, #24
 80210f6:	18c3      	adds	r3, r0, r3
 80210f8:	9301      	str	r3, [sp, #4]
 80210fa:	9801      	ldr	r0, [sp, #4]
 80210fc:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80210fe:	f001 fb01 	bl	8022704 <nanf>
 8021102:	9001      	str	r0, [sp, #4]
 8021104:	e7f9      	b.n	80210fa <strtof+0x32>
 8021106:	0039      	movs	r1, r7
 8021108:	0030      	movs	r0, r6
 802110a:	f7e2 fc77 	bl	80039fc <__aeabi_d2f>
 802110e:	9001      	str	r0, [sp, #4]
 8021110:	9b01      	ldr	r3, [sp, #4]
 8021112:	491a      	ldr	r1, [pc, #104]	@ (802117c <strtof+0xb4>)
 8021114:	005d      	lsls	r5, r3, #1
 8021116:	086d      	lsrs	r5, r5, #1
 8021118:	1c28      	adds	r0, r5, #0
 802111a:	f7e0 fbbb 	bl	8001894 <__aeabi_fcmpun>
 802111e:	2800      	cmp	r0, #0
 8021120:	d119      	bne.n	8021156 <strtof+0x8e>
 8021122:	4916      	ldr	r1, [pc, #88]	@ (802117c <strtof+0xb4>)
 8021124:	1c28      	adds	r0, r5, #0
 8021126:	f7df f9e5 	bl	80004f4 <__aeabi_fcmple>
 802112a:	2800      	cmp	r0, #0
 802112c:	d113      	bne.n	8021156 <strtof+0x8e>
 802112e:	2201      	movs	r2, #1
 8021130:	007b      	lsls	r3, r7, #1
 8021132:	085d      	lsrs	r5, r3, #1
 8021134:	0030      	movs	r0, r6
 8021136:	0029      	movs	r1, r5
 8021138:	4b11      	ldr	r3, [pc, #68]	@ (8021180 <strtof+0xb8>)
 802113a:	4252      	negs	r2, r2
 802113c:	f7e2 fb66 	bl	800380c <__aeabi_dcmpun>
 8021140:	2800      	cmp	r0, #0
 8021142:	d110      	bne.n	8021166 <strtof+0x9e>
 8021144:	2201      	movs	r2, #1
 8021146:	0030      	movs	r0, r6
 8021148:	0029      	movs	r1, r5
 802114a:	4b0d      	ldr	r3, [pc, #52]	@ (8021180 <strtof+0xb8>)
 802114c:	4252      	negs	r2, r2
 802114e:	f7df f997 	bl	8000480 <__aeabi_dcmple>
 8021152:	2800      	cmp	r0, #0
 8021154:	d107      	bne.n	8021166 <strtof+0x9e>
 8021156:	23ff      	movs	r3, #255	@ 0xff
 8021158:	9a01      	ldr	r2, [sp, #4]
 802115a:	05db      	lsls	r3, r3, #23
 802115c:	4213      	tst	r3, r2
 802115e:	d1cc      	bne.n	80210fa <strtof+0x32>
 8021160:	4b08      	ldr	r3, [pc, #32]	@ (8021184 <strtof+0xbc>)
 8021162:	423b      	tst	r3, r7
 8021164:	d0c9      	beq.n	80210fa <strtof+0x32>
 8021166:	2222      	movs	r2, #34	@ 0x22
 8021168:	4b01      	ldr	r3, [pc, #4]	@ (8021170 <strtof+0xa8>)
 802116a:	681b      	ldr	r3, [r3, #0]
 802116c:	601a      	str	r2, [r3, #0]
 802116e:	e7c4      	b.n	80210fa <strtof+0x32>
 8021170:	200001fc 	.word	0x200001fc
 8021174:	20000090 	.word	0x20000090
 8021178:	08027e0d 	.word	0x08027e0d
 802117c:	7f7fffff 	.word	0x7f7fffff
 8021180:	7fefffff 	.word	0x7fefffff
 8021184:	7ff00000 	.word	0x7ff00000

08021188 <_strtol_l.isra.0>:
 8021188:	b5f0      	push	{r4, r5, r6, r7, lr}
 802118a:	b085      	sub	sp, #20
 802118c:	0017      	movs	r7, r2
 802118e:	001e      	movs	r6, r3
 8021190:	9003      	str	r0, [sp, #12]
 8021192:	9101      	str	r1, [sp, #4]
 8021194:	2b24      	cmp	r3, #36	@ 0x24
 8021196:	d823      	bhi.n	80211e0 <_strtol_l.isra.0+0x58>
 8021198:	000c      	movs	r4, r1
 802119a:	2b01      	cmp	r3, #1
 802119c:	d020      	beq.n	80211e0 <_strtol_l.isra.0+0x58>
 802119e:	4b3d      	ldr	r3, [pc, #244]	@ (8021294 <_strtol_l.isra.0+0x10c>)
 80211a0:	2208      	movs	r2, #8
 80211a2:	469c      	mov	ip, r3
 80211a4:	0023      	movs	r3, r4
 80211a6:	4661      	mov	r1, ip
 80211a8:	781d      	ldrb	r5, [r3, #0]
 80211aa:	3401      	adds	r4, #1
 80211ac:	5d48      	ldrb	r0, [r1, r5]
 80211ae:	0001      	movs	r1, r0
 80211b0:	4011      	ands	r1, r2
 80211b2:	4210      	tst	r0, r2
 80211b4:	d1f6      	bne.n	80211a4 <_strtol_l.isra.0+0x1c>
 80211b6:	2d2d      	cmp	r5, #45	@ 0x2d
 80211b8:	d119      	bne.n	80211ee <_strtol_l.isra.0+0x66>
 80211ba:	7825      	ldrb	r5, [r4, #0]
 80211bc:	1c9c      	adds	r4, r3, #2
 80211be:	2301      	movs	r3, #1
 80211c0:	9300      	str	r3, [sp, #0]
 80211c2:	2210      	movs	r2, #16
 80211c4:	0033      	movs	r3, r6
 80211c6:	4393      	bics	r3, r2
 80211c8:	d11d      	bne.n	8021206 <_strtol_l.isra.0+0x7e>
 80211ca:	2d30      	cmp	r5, #48	@ 0x30
 80211cc:	d115      	bne.n	80211fa <_strtol_l.isra.0+0x72>
 80211ce:	2120      	movs	r1, #32
 80211d0:	7823      	ldrb	r3, [r4, #0]
 80211d2:	438b      	bics	r3, r1
 80211d4:	2b58      	cmp	r3, #88	@ 0x58
 80211d6:	d110      	bne.n	80211fa <_strtol_l.isra.0+0x72>
 80211d8:	7865      	ldrb	r5, [r4, #1]
 80211da:	3402      	adds	r4, #2
 80211dc:	2610      	movs	r6, #16
 80211de:	e012      	b.n	8021206 <_strtol_l.isra.0+0x7e>
 80211e0:	f001 fa48 	bl	8022674 <__errno>
 80211e4:	2316      	movs	r3, #22
 80211e6:	6003      	str	r3, [r0, #0]
 80211e8:	2000      	movs	r0, #0
 80211ea:	b005      	add	sp, #20
 80211ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80211ee:	9100      	str	r1, [sp, #0]
 80211f0:	2d2b      	cmp	r5, #43	@ 0x2b
 80211f2:	d1e6      	bne.n	80211c2 <_strtol_l.isra.0+0x3a>
 80211f4:	7825      	ldrb	r5, [r4, #0]
 80211f6:	1c9c      	adds	r4, r3, #2
 80211f8:	e7e3      	b.n	80211c2 <_strtol_l.isra.0+0x3a>
 80211fa:	2e00      	cmp	r6, #0
 80211fc:	d1ee      	bne.n	80211dc <_strtol_l.isra.0+0x54>
 80211fe:	360a      	adds	r6, #10
 8021200:	2d30      	cmp	r5, #48	@ 0x30
 8021202:	d100      	bne.n	8021206 <_strtol_l.isra.0+0x7e>
 8021204:	3e02      	subs	r6, #2
 8021206:	4a24      	ldr	r2, [pc, #144]	@ (8021298 <_strtol_l.isra.0+0x110>)
 8021208:	9b00      	ldr	r3, [sp, #0]
 802120a:	4694      	mov	ip, r2
 802120c:	4463      	add	r3, ip
 802120e:	0031      	movs	r1, r6
 8021210:	0018      	movs	r0, r3
 8021212:	9302      	str	r3, [sp, #8]
 8021214:	f7df f824 	bl	8000260 <__aeabi_uidivmod>
 8021218:	2200      	movs	r2, #0
 802121a:	4684      	mov	ip, r0
 802121c:	0010      	movs	r0, r2
 802121e:	002b      	movs	r3, r5
 8021220:	3b30      	subs	r3, #48	@ 0x30
 8021222:	2b09      	cmp	r3, #9
 8021224:	d811      	bhi.n	802124a <_strtol_l.isra.0+0xc2>
 8021226:	001d      	movs	r5, r3
 8021228:	42ae      	cmp	r6, r5
 802122a:	dd1d      	ble.n	8021268 <_strtol_l.isra.0+0xe0>
 802122c:	1c53      	adds	r3, r2, #1
 802122e:	d009      	beq.n	8021244 <_strtol_l.isra.0+0xbc>
 8021230:	2201      	movs	r2, #1
 8021232:	4252      	negs	r2, r2
 8021234:	4584      	cmp	ip, r0
 8021236:	d305      	bcc.n	8021244 <_strtol_l.isra.0+0xbc>
 8021238:	d101      	bne.n	802123e <_strtol_l.isra.0+0xb6>
 802123a:	42a9      	cmp	r1, r5
 802123c:	db11      	blt.n	8021262 <_strtol_l.isra.0+0xda>
 802123e:	2201      	movs	r2, #1
 8021240:	4370      	muls	r0, r6
 8021242:	1828      	adds	r0, r5, r0
 8021244:	7825      	ldrb	r5, [r4, #0]
 8021246:	3401      	adds	r4, #1
 8021248:	e7e9      	b.n	802121e <_strtol_l.isra.0+0x96>
 802124a:	002b      	movs	r3, r5
 802124c:	3b41      	subs	r3, #65	@ 0x41
 802124e:	2b19      	cmp	r3, #25
 8021250:	d801      	bhi.n	8021256 <_strtol_l.isra.0+0xce>
 8021252:	3d37      	subs	r5, #55	@ 0x37
 8021254:	e7e8      	b.n	8021228 <_strtol_l.isra.0+0xa0>
 8021256:	002b      	movs	r3, r5
 8021258:	3b61      	subs	r3, #97	@ 0x61
 802125a:	2b19      	cmp	r3, #25
 802125c:	d804      	bhi.n	8021268 <_strtol_l.isra.0+0xe0>
 802125e:	3d57      	subs	r5, #87	@ 0x57
 8021260:	e7e2      	b.n	8021228 <_strtol_l.isra.0+0xa0>
 8021262:	2201      	movs	r2, #1
 8021264:	4252      	negs	r2, r2
 8021266:	e7ed      	b.n	8021244 <_strtol_l.isra.0+0xbc>
 8021268:	1c53      	adds	r3, r2, #1
 802126a:	d108      	bne.n	802127e <_strtol_l.isra.0+0xf6>
 802126c:	2322      	movs	r3, #34	@ 0x22
 802126e:	9a03      	ldr	r2, [sp, #12]
 8021270:	9802      	ldr	r0, [sp, #8]
 8021272:	6013      	str	r3, [r2, #0]
 8021274:	2f00      	cmp	r7, #0
 8021276:	d0b8      	beq.n	80211ea <_strtol_l.isra.0+0x62>
 8021278:	1e63      	subs	r3, r4, #1
 802127a:	9301      	str	r3, [sp, #4]
 802127c:	e007      	b.n	802128e <_strtol_l.isra.0+0x106>
 802127e:	9b00      	ldr	r3, [sp, #0]
 8021280:	2b00      	cmp	r3, #0
 8021282:	d000      	beq.n	8021286 <_strtol_l.isra.0+0xfe>
 8021284:	4240      	negs	r0, r0
 8021286:	2f00      	cmp	r7, #0
 8021288:	d0af      	beq.n	80211ea <_strtol_l.isra.0+0x62>
 802128a:	2a00      	cmp	r2, #0
 802128c:	d1f4      	bne.n	8021278 <_strtol_l.isra.0+0xf0>
 802128e:	9b01      	ldr	r3, [sp, #4]
 8021290:	603b      	str	r3, [r7, #0]
 8021292:	e7aa      	b.n	80211ea <_strtol_l.isra.0+0x62>
 8021294:	08027fc1 	.word	0x08027fc1
 8021298:	7fffffff 	.word	0x7fffffff

0802129c <_strtol_r>:
 802129c:	b510      	push	{r4, lr}
 802129e:	f7ff ff73 	bl	8021188 <_strtol_l.isra.0>
 80212a2:	bd10      	pop	{r4, pc}

080212a4 <strtol>:
 80212a4:	b510      	push	{r4, lr}
 80212a6:	4c04      	ldr	r4, [pc, #16]	@ (80212b8 <strtol+0x14>)
 80212a8:	0013      	movs	r3, r2
 80212aa:	000a      	movs	r2, r1
 80212ac:	0001      	movs	r1, r0
 80212ae:	6820      	ldr	r0, [r4, #0]
 80212b0:	f7ff ff6a 	bl	8021188 <_strtol_l.isra.0>
 80212b4:	bd10      	pop	{r4, pc}
 80212b6:	46c0      	nop			@ (mov r8, r8)
 80212b8:	200001fc 	.word	0x200001fc

080212bc <_strtoul_l.isra.0>:
 80212bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80212be:	001e      	movs	r6, r3
 80212c0:	4b3e      	ldr	r3, [pc, #248]	@ (80213bc <_strtoul_l.isra.0+0x100>)
 80212c2:	0017      	movs	r7, r2
 80212c4:	000c      	movs	r4, r1
 80212c6:	469c      	mov	ip, r3
 80212c8:	2208      	movs	r2, #8
 80212ca:	b085      	sub	sp, #20
 80212cc:	9003      	str	r0, [sp, #12]
 80212ce:	9100      	str	r1, [sp, #0]
 80212d0:	0023      	movs	r3, r4
 80212d2:	4661      	mov	r1, ip
 80212d4:	781d      	ldrb	r5, [r3, #0]
 80212d6:	3401      	adds	r4, #1
 80212d8:	5d48      	ldrb	r0, [r1, r5]
 80212da:	0001      	movs	r1, r0
 80212dc:	4011      	ands	r1, r2
 80212de:	4210      	tst	r0, r2
 80212e0:	d1f6      	bne.n	80212d0 <_strtoul_l.isra.0+0x14>
 80212e2:	2d2d      	cmp	r5, #45	@ 0x2d
 80212e4:	d112      	bne.n	802130c <_strtoul_l.isra.0+0x50>
 80212e6:	7825      	ldrb	r5, [r4, #0]
 80212e8:	1c9c      	adds	r4, r3, #2
 80212ea:	2301      	movs	r3, #1
 80212ec:	9302      	str	r3, [sp, #8]
 80212ee:	2210      	movs	r2, #16
 80212f0:	0033      	movs	r3, r6
 80212f2:	4393      	bics	r3, r2
 80212f4:	d116      	bne.n	8021324 <_strtoul_l.isra.0+0x68>
 80212f6:	2d30      	cmp	r5, #48	@ 0x30
 80212f8:	d10e      	bne.n	8021318 <_strtoul_l.isra.0+0x5c>
 80212fa:	2120      	movs	r1, #32
 80212fc:	7823      	ldrb	r3, [r4, #0]
 80212fe:	438b      	bics	r3, r1
 8021300:	2b58      	cmp	r3, #88	@ 0x58
 8021302:	d109      	bne.n	8021318 <_strtoul_l.isra.0+0x5c>
 8021304:	7865      	ldrb	r5, [r4, #1]
 8021306:	3402      	adds	r4, #2
 8021308:	2610      	movs	r6, #16
 802130a:	e00b      	b.n	8021324 <_strtoul_l.isra.0+0x68>
 802130c:	9102      	str	r1, [sp, #8]
 802130e:	2d2b      	cmp	r5, #43	@ 0x2b
 8021310:	d1ed      	bne.n	80212ee <_strtoul_l.isra.0+0x32>
 8021312:	7825      	ldrb	r5, [r4, #0]
 8021314:	1c9c      	adds	r4, r3, #2
 8021316:	e7ea      	b.n	80212ee <_strtoul_l.isra.0+0x32>
 8021318:	2e00      	cmp	r6, #0
 802131a:	d1f5      	bne.n	8021308 <_strtoul_l.isra.0+0x4c>
 802131c:	360a      	adds	r6, #10
 802131e:	2d30      	cmp	r5, #48	@ 0x30
 8021320:	d100      	bne.n	8021324 <_strtoul_l.isra.0+0x68>
 8021322:	3e02      	subs	r6, #2
 8021324:	2001      	movs	r0, #1
 8021326:	0031      	movs	r1, r6
 8021328:	4240      	negs	r0, r0
 802132a:	f7de ff13 	bl	8000154 <__udivsi3>
 802132e:	9001      	str	r0, [sp, #4]
 8021330:	2001      	movs	r0, #1
 8021332:	0031      	movs	r1, r6
 8021334:	4240      	negs	r0, r0
 8021336:	f7de ff93 	bl	8000260 <__aeabi_uidivmod>
 802133a:	2300      	movs	r3, #0
 802133c:	2201      	movs	r2, #1
 802133e:	0018      	movs	r0, r3
 8021340:	4694      	mov	ip, r2
 8021342:	002a      	movs	r2, r5
 8021344:	3a30      	subs	r2, #48	@ 0x30
 8021346:	2a09      	cmp	r2, #9
 8021348:	d812      	bhi.n	8021370 <_strtoul_l.isra.0+0xb4>
 802134a:	0015      	movs	r5, r2
 802134c:	42ae      	cmp	r6, r5
 802134e:	dd1e      	ble.n	802138e <_strtoul_l.isra.0+0xd2>
 8021350:	1c5a      	adds	r2, r3, #1
 8021352:	d00a      	beq.n	802136a <_strtoul_l.isra.0+0xae>
 8021354:	2301      	movs	r3, #1
 8021356:	9a01      	ldr	r2, [sp, #4]
 8021358:	425b      	negs	r3, r3
 802135a:	4282      	cmp	r2, r0
 802135c:	d305      	bcc.n	802136a <_strtoul_l.isra.0+0xae>
 802135e:	d101      	bne.n	8021364 <_strtoul_l.isra.0+0xa8>
 8021360:	42a9      	cmp	r1, r5
 8021362:	db11      	blt.n	8021388 <_strtoul_l.isra.0+0xcc>
 8021364:	4663      	mov	r3, ip
 8021366:	4370      	muls	r0, r6
 8021368:	1828      	adds	r0, r5, r0
 802136a:	7825      	ldrb	r5, [r4, #0]
 802136c:	3401      	adds	r4, #1
 802136e:	e7e8      	b.n	8021342 <_strtoul_l.isra.0+0x86>
 8021370:	002a      	movs	r2, r5
 8021372:	3a41      	subs	r2, #65	@ 0x41
 8021374:	2a19      	cmp	r2, #25
 8021376:	d801      	bhi.n	802137c <_strtoul_l.isra.0+0xc0>
 8021378:	3d37      	subs	r5, #55	@ 0x37
 802137a:	e7e7      	b.n	802134c <_strtoul_l.isra.0+0x90>
 802137c:	002a      	movs	r2, r5
 802137e:	3a61      	subs	r2, #97	@ 0x61
 8021380:	2a19      	cmp	r2, #25
 8021382:	d804      	bhi.n	802138e <_strtoul_l.isra.0+0xd2>
 8021384:	3d57      	subs	r5, #87	@ 0x57
 8021386:	e7e1      	b.n	802134c <_strtoul_l.isra.0+0x90>
 8021388:	2301      	movs	r3, #1
 802138a:	425b      	negs	r3, r3
 802138c:	e7ed      	b.n	802136a <_strtoul_l.isra.0+0xae>
 802138e:	1c5a      	adds	r2, r3, #1
 8021390:	d107      	bne.n	80213a2 <_strtoul_l.isra.0+0xe6>
 8021392:	2222      	movs	r2, #34	@ 0x22
 8021394:	9903      	ldr	r1, [sp, #12]
 8021396:	0018      	movs	r0, r3
 8021398:	600a      	str	r2, [r1, #0]
 802139a:	2f00      	cmp	r7, #0
 802139c:	d109      	bne.n	80213b2 <_strtoul_l.isra.0+0xf6>
 802139e:	b005      	add	sp, #20
 80213a0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80213a2:	9a02      	ldr	r2, [sp, #8]
 80213a4:	2a00      	cmp	r2, #0
 80213a6:	d000      	beq.n	80213aa <_strtoul_l.isra.0+0xee>
 80213a8:	4240      	negs	r0, r0
 80213aa:	2f00      	cmp	r7, #0
 80213ac:	d0f7      	beq.n	802139e <_strtoul_l.isra.0+0xe2>
 80213ae:	2b00      	cmp	r3, #0
 80213b0:	d001      	beq.n	80213b6 <_strtoul_l.isra.0+0xfa>
 80213b2:	1e63      	subs	r3, r4, #1
 80213b4:	9300      	str	r3, [sp, #0]
 80213b6:	9b00      	ldr	r3, [sp, #0]
 80213b8:	603b      	str	r3, [r7, #0]
 80213ba:	e7f0      	b.n	802139e <_strtoul_l.isra.0+0xe2>
 80213bc:	08027fc1 	.word	0x08027fc1

080213c0 <_strtoul_r>:
 80213c0:	b510      	push	{r4, lr}
 80213c2:	f7ff ff7b 	bl	80212bc <_strtoul_l.isra.0>
 80213c6:	bd10      	pop	{r4, pc}

080213c8 <strtoul>:
 80213c8:	b510      	push	{r4, lr}
 80213ca:	4c04      	ldr	r4, [pc, #16]	@ (80213dc <strtoul+0x14>)
 80213cc:	0013      	movs	r3, r2
 80213ce:	000a      	movs	r2, r1
 80213d0:	0001      	movs	r1, r0
 80213d2:	6820      	ldr	r0, [r4, #0]
 80213d4:	f7ff ff72 	bl	80212bc <_strtoul_l.isra.0>
 80213d8:	bd10      	pop	{r4, pc}
 80213da:	46c0      	nop			@ (mov r8, r8)
 80213dc:	200001fc 	.word	0x200001fc

080213e0 <__cvt>:
 80213e0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80213e2:	001f      	movs	r7, r3
 80213e4:	2300      	movs	r3, #0
 80213e6:	0016      	movs	r6, r2
 80213e8:	b08b      	sub	sp, #44	@ 0x2c
 80213ea:	429f      	cmp	r7, r3
 80213ec:	da04      	bge.n	80213f8 <__cvt+0x18>
 80213ee:	2180      	movs	r1, #128	@ 0x80
 80213f0:	0609      	lsls	r1, r1, #24
 80213f2:	187b      	adds	r3, r7, r1
 80213f4:	001f      	movs	r7, r3
 80213f6:	232d      	movs	r3, #45	@ 0x2d
 80213f8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80213fa:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80213fc:	7013      	strb	r3, [r2, #0]
 80213fe:	2320      	movs	r3, #32
 8021400:	2203      	movs	r2, #3
 8021402:	439d      	bics	r5, r3
 8021404:	2d46      	cmp	r5, #70	@ 0x46
 8021406:	d007      	beq.n	8021418 <__cvt+0x38>
 8021408:	002b      	movs	r3, r5
 802140a:	3b45      	subs	r3, #69	@ 0x45
 802140c:	4259      	negs	r1, r3
 802140e:	414b      	adcs	r3, r1
 8021410:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8021412:	3a01      	subs	r2, #1
 8021414:	18cb      	adds	r3, r1, r3
 8021416:	9310      	str	r3, [sp, #64]	@ 0x40
 8021418:	ab09      	add	r3, sp, #36	@ 0x24
 802141a:	9304      	str	r3, [sp, #16]
 802141c:	ab08      	add	r3, sp, #32
 802141e:	9303      	str	r3, [sp, #12]
 8021420:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021422:	9200      	str	r2, [sp, #0]
 8021424:	9302      	str	r3, [sp, #8]
 8021426:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021428:	0032      	movs	r2, r6
 802142a:	9301      	str	r3, [sp, #4]
 802142c:	003b      	movs	r3, r7
 802142e:	f001 fa11 	bl	8022854 <_dtoa_r>
 8021432:	0004      	movs	r4, r0
 8021434:	2d47      	cmp	r5, #71	@ 0x47
 8021436:	d11b      	bne.n	8021470 <__cvt+0x90>
 8021438:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 802143a:	07db      	lsls	r3, r3, #31
 802143c:	d511      	bpl.n	8021462 <__cvt+0x82>
 802143e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021440:	18c3      	adds	r3, r0, r3
 8021442:	9307      	str	r3, [sp, #28]
 8021444:	2200      	movs	r2, #0
 8021446:	2300      	movs	r3, #0
 8021448:	0030      	movs	r0, r6
 802144a:	0039      	movs	r1, r7
 802144c:	f7df f808 	bl	8000460 <__aeabi_dcmpeq>
 8021450:	2800      	cmp	r0, #0
 8021452:	d001      	beq.n	8021458 <__cvt+0x78>
 8021454:	9b07      	ldr	r3, [sp, #28]
 8021456:	9309      	str	r3, [sp, #36]	@ 0x24
 8021458:	2230      	movs	r2, #48	@ 0x30
 802145a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802145c:	9907      	ldr	r1, [sp, #28]
 802145e:	428b      	cmp	r3, r1
 8021460:	d320      	bcc.n	80214a4 <__cvt+0xc4>
 8021462:	0020      	movs	r0, r4
 8021464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021466:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8021468:	1b1b      	subs	r3, r3, r4
 802146a:	6013      	str	r3, [r2, #0]
 802146c:	b00b      	add	sp, #44	@ 0x2c
 802146e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021470:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021472:	18c3      	adds	r3, r0, r3
 8021474:	9307      	str	r3, [sp, #28]
 8021476:	2d46      	cmp	r5, #70	@ 0x46
 8021478:	d1e4      	bne.n	8021444 <__cvt+0x64>
 802147a:	7803      	ldrb	r3, [r0, #0]
 802147c:	2b30      	cmp	r3, #48	@ 0x30
 802147e:	d10c      	bne.n	802149a <__cvt+0xba>
 8021480:	2200      	movs	r2, #0
 8021482:	2300      	movs	r3, #0
 8021484:	0030      	movs	r0, r6
 8021486:	0039      	movs	r1, r7
 8021488:	f7de ffea 	bl	8000460 <__aeabi_dcmpeq>
 802148c:	2800      	cmp	r0, #0
 802148e:	d104      	bne.n	802149a <__cvt+0xba>
 8021490:	2301      	movs	r3, #1
 8021492:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 8021494:	1a9b      	subs	r3, r3, r2
 8021496:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8021498:	6013      	str	r3, [r2, #0]
 802149a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802149c:	9a07      	ldr	r2, [sp, #28]
 802149e:	681b      	ldr	r3, [r3, #0]
 80214a0:	18d3      	adds	r3, r2, r3
 80214a2:	e7ce      	b.n	8021442 <__cvt+0x62>
 80214a4:	1c59      	adds	r1, r3, #1
 80214a6:	9109      	str	r1, [sp, #36]	@ 0x24
 80214a8:	701a      	strb	r2, [r3, #0]
 80214aa:	e7d6      	b.n	802145a <__cvt+0x7a>

080214ac <__exponent>:
 80214ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80214ae:	232b      	movs	r3, #43	@ 0x2b
 80214b0:	b085      	sub	sp, #20
 80214b2:	0005      	movs	r5, r0
 80214b4:	1e0c      	subs	r4, r1, #0
 80214b6:	7002      	strb	r2, [r0, #0]
 80214b8:	da01      	bge.n	80214be <__exponent+0x12>
 80214ba:	424c      	negs	r4, r1
 80214bc:	3302      	adds	r3, #2
 80214be:	706b      	strb	r3, [r5, #1]
 80214c0:	2c09      	cmp	r4, #9
 80214c2:	dd2c      	ble.n	802151e <__exponent+0x72>
 80214c4:	ab02      	add	r3, sp, #8
 80214c6:	1dde      	adds	r6, r3, #7
 80214c8:	0020      	movs	r0, r4
 80214ca:	210a      	movs	r1, #10
 80214cc:	f7de ffb2 	bl	8000434 <__aeabi_idivmod>
 80214d0:	0037      	movs	r7, r6
 80214d2:	3130      	adds	r1, #48	@ 0x30
 80214d4:	3e01      	subs	r6, #1
 80214d6:	0020      	movs	r0, r4
 80214d8:	7031      	strb	r1, [r6, #0]
 80214da:	210a      	movs	r1, #10
 80214dc:	9401      	str	r4, [sp, #4]
 80214de:	f7de fec3 	bl	8000268 <__divsi3>
 80214e2:	9b01      	ldr	r3, [sp, #4]
 80214e4:	0004      	movs	r4, r0
 80214e6:	2b63      	cmp	r3, #99	@ 0x63
 80214e8:	dcee      	bgt.n	80214c8 <__exponent+0x1c>
 80214ea:	1eba      	subs	r2, r7, #2
 80214ec:	1ca8      	adds	r0, r5, #2
 80214ee:	0001      	movs	r1, r0
 80214f0:	0013      	movs	r3, r2
 80214f2:	3430      	adds	r4, #48	@ 0x30
 80214f4:	7014      	strb	r4, [r2, #0]
 80214f6:	ac02      	add	r4, sp, #8
 80214f8:	3407      	adds	r4, #7
 80214fa:	429c      	cmp	r4, r3
 80214fc:	d80a      	bhi.n	8021514 <__exponent+0x68>
 80214fe:	2300      	movs	r3, #0
 8021500:	4294      	cmp	r4, r2
 8021502:	d303      	bcc.n	802150c <__exponent+0x60>
 8021504:	3309      	adds	r3, #9
 8021506:	aa02      	add	r2, sp, #8
 8021508:	189b      	adds	r3, r3, r2
 802150a:	1bdb      	subs	r3, r3, r7
 802150c:	18c0      	adds	r0, r0, r3
 802150e:	1b40      	subs	r0, r0, r5
 8021510:	b005      	add	sp, #20
 8021512:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021514:	781c      	ldrb	r4, [r3, #0]
 8021516:	3301      	adds	r3, #1
 8021518:	700c      	strb	r4, [r1, #0]
 802151a:	3101      	adds	r1, #1
 802151c:	e7eb      	b.n	80214f6 <__exponent+0x4a>
 802151e:	2330      	movs	r3, #48	@ 0x30
 8021520:	18e4      	adds	r4, r4, r3
 8021522:	70ab      	strb	r3, [r5, #2]
 8021524:	1d28      	adds	r0, r5, #4
 8021526:	70ec      	strb	r4, [r5, #3]
 8021528:	e7f1      	b.n	802150e <__exponent+0x62>
	...

0802152c <_printf_float>:
 802152c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802152e:	b097      	sub	sp, #92	@ 0x5c
 8021530:	000d      	movs	r5, r1
 8021532:	920a      	str	r2, [sp, #40]	@ 0x28
 8021534:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 8021536:	930b      	str	r3, [sp, #44]	@ 0x2c
 8021538:	9009      	str	r0, [sp, #36]	@ 0x24
 802153a:	f001 f849 	bl	80225d0 <_localeconv_r>
 802153e:	6803      	ldr	r3, [r0, #0]
 8021540:	0018      	movs	r0, r3
 8021542:	930d      	str	r3, [sp, #52]	@ 0x34
 8021544:	f7de fdea 	bl	800011c <strlen>
 8021548:	2300      	movs	r3, #0
 802154a:	900f      	str	r0, [sp, #60]	@ 0x3c
 802154c:	9314      	str	r3, [sp, #80]	@ 0x50
 802154e:	7e2b      	ldrb	r3, [r5, #24]
 8021550:	2207      	movs	r2, #7
 8021552:	930c      	str	r3, [sp, #48]	@ 0x30
 8021554:	682b      	ldr	r3, [r5, #0]
 8021556:	930e      	str	r3, [sp, #56]	@ 0x38
 8021558:	990e      	ldr	r1, [sp, #56]	@ 0x38
 802155a:	6823      	ldr	r3, [r4, #0]
 802155c:	05c9      	lsls	r1, r1, #23
 802155e:	d545      	bpl.n	80215ec <_printf_float+0xc0>
 8021560:	189b      	adds	r3, r3, r2
 8021562:	4393      	bics	r3, r2
 8021564:	001a      	movs	r2, r3
 8021566:	3208      	adds	r2, #8
 8021568:	6022      	str	r2, [r4, #0]
 802156a:	2201      	movs	r2, #1
 802156c:	681e      	ldr	r6, [r3, #0]
 802156e:	685f      	ldr	r7, [r3, #4]
 8021570:	007b      	lsls	r3, r7, #1
 8021572:	085b      	lsrs	r3, r3, #1
 8021574:	9311      	str	r3, [sp, #68]	@ 0x44
 8021576:	9610      	str	r6, [sp, #64]	@ 0x40
 8021578:	64ae      	str	r6, [r5, #72]	@ 0x48
 802157a:	64ef      	str	r7, [r5, #76]	@ 0x4c
 802157c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802157e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8021580:	4ba7      	ldr	r3, [pc, #668]	@ (8021820 <_printf_float+0x2f4>)
 8021582:	4252      	negs	r2, r2
 8021584:	f7e2 f942 	bl	800380c <__aeabi_dcmpun>
 8021588:	2800      	cmp	r0, #0
 802158a:	d131      	bne.n	80215f0 <_printf_float+0xc4>
 802158c:	9810      	ldr	r0, [sp, #64]	@ 0x40
 802158e:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8021590:	2201      	movs	r2, #1
 8021592:	4ba3      	ldr	r3, [pc, #652]	@ (8021820 <_printf_float+0x2f4>)
 8021594:	4252      	negs	r2, r2
 8021596:	f7de ff73 	bl	8000480 <__aeabi_dcmple>
 802159a:	2800      	cmp	r0, #0
 802159c:	d128      	bne.n	80215f0 <_printf_float+0xc4>
 802159e:	2200      	movs	r2, #0
 80215a0:	2300      	movs	r3, #0
 80215a2:	0030      	movs	r0, r6
 80215a4:	0039      	movs	r1, r7
 80215a6:	f7de ff61 	bl	800046c <__aeabi_dcmplt>
 80215aa:	2800      	cmp	r0, #0
 80215ac:	d003      	beq.n	80215b6 <_printf_float+0x8a>
 80215ae:	002b      	movs	r3, r5
 80215b0:	222d      	movs	r2, #45	@ 0x2d
 80215b2:	3343      	adds	r3, #67	@ 0x43
 80215b4:	701a      	strb	r2, [r3, #0]
 80215b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80215b8:	4f9a      	ldr	r7, [pc, #616]	@ (8021824 <_printf_float+0x2f8>)
 80215ba:	2b47      	cmp	r3, #71	@ 0x47
 80215bc:	d800      	bhi.n	80215c0 <_printf_float+0x94>
 80215be:	4f9a      	ldr	r7, [pc, #616]	@ (8021828 <_printf_float+0x2fc>)
 80215c0:	2303      	movs	r3, #3
 80215c2:	2400      	movs	r4, #0
 80215c4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80215c6:	612b      	str	r3, [r5, #16]
 80215c8:	3301      	adds	r3, #1
 80215ca:	439a      	bics	r2, r3
 80215cc:	602a      	str	r2, [r5, #0]
 80215ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80215d0:	0029      	movs	r1, r5
 80215d2:	9300      	str	r3, [sp, #0]
 80215d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80215d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80215d8:	aa15      	add	r2, sp, #84	@ 0x54
 80215da:	f000 f9e5 	bl	80219a8 <_printf_common>
 80215de:	3001      	adds	r0, #1
 80215e0:	d000      	beq.n	80215e4 <_printf_float+0xb8>
 80215e2:	e09e      	b.n	8021722 <_printf_float+0x1f6>
 80215e4:	2001      	movs	r0, #1
 80215e6:	4240      	negs	r0, r0
 80215e8:	b017      	add	sp, #92	@ 0x5c
 80215ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80215ec:	3307      	adds	r3, #7
 80215ee:	e7b8      	b.n	8021562 <_printf_float+0x36>
 80215f0:	0032      	movs	r2, r6
 80215f2:	003b      	movs	r3, r7
 80215f4:	0030      	movs	r0, r6
 80215f6:	0039      	movs	r1, r7
 80215f8:	f7e2 f908 	bl	800380c <__aeabi_dcmpun>
 80215fc:	2800      	cmp	r0, #0
 80215fe:	d00b      	beq.n	8021618 <_printf_float+0xec>
 8021600:	2f00      	cmp	r7, #0
 8021602:	da03      	bge.n	802160c <_printf_float+0xe0>
 8021604:	002b      	movs	r3, r5
 8021606:	222d      	movs	r2, #45	@ 0x2d
 8021608:	3343      	adds	r3, #67	@ 0x43
 802160a:	701a      	strb	r2, [r3, #0]
 802160c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802160e:	4f87      	ldr	r7, [pc, #540]	@ (802182c <_printf_float+0x300>)
 8021610:	2b47      	cmp	r3, #71	@ 0x47
 8021612:	d8d5      	bhi.n	80215c0 <_printf_float+0x94>
 8021614:	4f86      	ldr	r7, [pc, #536]	@ (8021830 <_printf_float+0x304>)
 8021616:	e7d3      	b.n	80215c0 <_printf_float+0x94>
 8021618:	2220      	movs	r2, #32
 802161a:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 802161c:	686b      	ldr	r3, [r5, #4]
 802161e:	4394      	bics	r4, r2
 8021620:	1c5a      	adds	r2, r3, #1
 8021622:	d146      	bne.n	80216b2 <_printf_float+0x186>
 8021624:	3307      	adds	r3, #7
 8021626:	606b      	str	r3, [r5, #4]
 8021628:	2380      	movs	r3, #128	@ 0x80
 802162a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802162c:	00db      	lsls	r3, r3, #3
 802162e:	4313      	orrs	r3, r2
 8021630:	2200      	movs	r2, #0
 8021632:	602b      	str	r3, [r5, #0]
 8021634:	9206      	str	r2, [sp, #24]
 8021636:	aa14      	add	r2, sp, #80	@ 0x50
 8021638:	9205      	str	r2, [sp, #20]
 802163a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 802163c:	a90a      	add	r1, sp, #40	@ 0x28
 802163e:	9204      	str	r2, [sp, #16]
 8021640:	aa13      	add	r2, sp, #76	@ 0x4c
 8021642:	9203      	str	r2, [sp, #12]
 8021644:	2223      	movs	r2, #35	@ 0x23
 8021646:	1852      	adds	r2, r2, r1
 8021648:	9202      	str	r2, [sp, #8]
 802164a:	9301      	str	r3, [sp, #4]
 802164c:	686b      	ldr	r3, [r5, #4]
 802164e:	0032      	movs	r2, r6
 8021650:	9300      	str	r3, [sp, #0]
 8021652:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021654:	003b      	movs	r3, r7
 8021656:	f7ff fec3 	bl	80213e0 <__cvt>
 802165a:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 802165c:	0007      	movs	r7, r0
 802165e:	2c47      	cmp	r4, #71	@ 0x47
 8021660:	d12d      	bne.n	80216be <_printf_float+0x192>
 8021662:	1cd3      	adds	r3, r2, #3
 8021664:	db02      	blt.n	802166c <_printf_float+0x140>
 8021666:	686b      	ldr	r3, [r5, #4]
 8021668:	429a      	cmp	r2, r3
 802166a:	dd47      	ble.n	80216fc <_printf_float+0x1d0>
 802166c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802166e:	3b02      	subs	r3, #2
 8021670:	b2db      	uxtb	r3, r3
 8021672:	930c      	str	r3, [sp, #48]	@ 0x30
 8021674:	0028      	movs	r0, r5
 8021676:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021678:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 802167a:	3901      	subs	r1, #1
 802167c:	3050      	adds	r0, #80	@ 0x50
 802167e:	9113      	str	r1, [sp, #76]	@ 0x4c
 8021680:	f7ff ff14 	bl	80214ac <__exponent>
 8021684:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8021686:	0004      	movs	r4, r0
 8021688:	1813      	adds	r3, r2, r0
 802168a:	612b      	str	r3, [r5, #16]
 802168c:	2a01      	cmp	r2, #1
 802168e:	dc02      	bgt.n	8021696 <_printf_float+0x16a>
 8021690:	682a      	ldr	r2, [r5, #0]
 8021692:	07d2      	lsls	r2, r2, #31
 8021694:	d501      	bpl.n	802169a <_printf_float+0x16e>
 8021696:	3301      	adds	r3, #1
 8021698:	612b      	str	r3, [r5, #16]
 802169a:	2323      	movs	r3, #35	@ 0x23
 802169c:	aa0a      	add	r2, sp, #40	@ 0x28
 802169e:	189b      	adds	r3, r3, r2
 80216a0:	781b      	ldrb	r3, [r3, #0]
 80216a2:	2b00      	cmp	r3, #0
 80216a4:	d100      	bne.n	80216a8 <_printf_float+0x17c>
 80216a6:	e792      	b.n	80215ce <_printf_float+0xa2>
 80216a8:	002b      	movs	r3, r5
 80216aa:	222d      	movs	r2, #45	@ 0x2d
 80216ac:	3343      	adds	r3, #67	@ 0x43
 80216ae:	701a      	strb	r2, [r3, #0]
 80216b0:	e78d      	b.n	80215ce <_printf_float+0xa2>
 80216b2:	2c47      	cmp	r4, #71	@ 0x47
 80216b4:	d1b8      	bne.n	8021628 <_printf_float+0xfc>
 80216b6:	2b00      	cmp	r3, #0
 80216b8:	d1b6      	bne.n	8021628 <_printf_float+0xfc>
 80216ba:	3301      	adds	r3, #1
 80216bc:	e7b3      	b.n	8021626 <_printf_float+0xfa>
 80216be:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80216c0:	2b65      	cmp	r3, #101	@ 0x65
 80216c2:	d9d7      	bls.n	8021674 <_printf_float+0x148>
 80216c4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80216c6:	2b66      	cmp	r3, #102	@ 0x66
 80216c8:	d11a      	bne.n	8021700 <_printf_float+0x1d4>
 80216ca:	686b      	ldr	r3, [r5, #4]
 80216cc:	2a00      	cmp	r2, #0
 80216ce:	dd09      	ble.n	80216e4 <_printf_float+0x1b8>
 80216d0:	612a      	str	r2, [r5, #16]
 80216d2:	2b00      	cmp	r3, #0
 80216d4:	d102      	bne.n	80216dc <_printf_float+0x1b0>
 80216d6:	6829      	ldr	r1, [r5, #0]
 80216d8:	07c9      	lsls	r1, r1, #31
 80216da:	d50b      	bpl.n	80216f4 <_printf_float+0x1c8>
 80216dc:	3301      	adds	r3, #1
 80216de:	189b      	adds	r3, r3, r2
 80216e0:	612b      	str	r3, [r5, #16]
 80216e2:	e007      	b.n	80216f4 <_printf_float+0x1c8>
 80216e4:	2b00      	cmp	r3, #0
 80216e6:	d103      	bne.n	80216f0 <_printf_float+0x1c4>
 80216e8:	2201      	movs	r2, #1
 80216ea:	6829      	ldr	r1, [r5, #0]
 80216ec:	4211      	tst	r1, r2
 80216ee:	d000      	beq.n	80216f2 <_printf_float+0x1c6>
 80216f0:	1c9a      	adds	r2, r3, #2
 80216f2:	612a      	str	r2, [r5, #16]
 80216f4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80216f6:	2400      	movs	r4, #0
 80216f8:	65ab      	str	r3, [r5, #88]	@ 0x58
 80216fa:	e7ce      	b.n	802169a <_printf_float+0x16e>
 80216fc:	2367      	movs	r3, #103	@ 0x67
 80216fe:	930c      	str	r3, [sp, #48]	@ 0x30
 8021700:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8021702:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8021704:	4299      	cmp	r1, r3
 8021706:	db06      	blt.n	8021716 <_printf_float+0x1ea>
 8021708:	682b      	ldr	r3, [r5, #0]
 802170a:	6129      	str	r1, [r5, #16]
 802170c:	07db      	lsls	r3, r3, #31
 802170e:	d5f1      	bpl.n	80216f4 <_printf_float+0x1c8>
 8021710:	3101      	adds	r1, #1
 8021712:	6129      	str	r1, [r5, #16]
 8021714:	e7ee      	b.n	80216f4 <_printf_float+0x1c8>
 8021716:	2201      	movs	r2, #1
 8021718:	2900      	cmp	r1, #0
 802171a:	dce0      	bgt.n	80216de <_printf_float+0x1b2>
 802171c:	1892      	adds	r2, r2, r2
 802171e:	1a52      	subs	r2, r2, r1
 8021720:	e7dd      	b.n	80216de <_printf_float+0x1b2>
 8021722:	682a      	ldr	r2, [r5, #0]
 8021724:	0553      	lsls	r3, r2, #21
 8021726:	d408      	bmi.n	802173a <_printf_float+0x20e>
 8021728:	692b      	ldr	r3, [r5, #16]
 802172a:	003a      	movs	r2, r7
 802172c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802172e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021730:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8021732:	47a0      	blx	r4
 8021734:	3001      	adds	r0, #1
 8021736:	d129      	bne.n	802178c <_printf_float+0x260>
 8021738:	e754      	b.n	80215e4 <_printf_float+0xb8>
 802173a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802173c:	2b65      	cmp	r3, #101	@ 0x65
 802173e:	d800      	bhi.n	8021742 <_printf_float+0x216>
 8021740:	e0db      	b.n	80218fa <_printf_float+0x3ce>
 8021742:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8021744:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8021746:	2200      	movs	r2, #0
 8021748:	2300      	movs	r3, #0
 802174a:	f7de fe89 	bl	8000460 <__aeabi_dcmpeq>
 802174e:	2800      	cmp	r0, #0
 8021750:	d033      	beq.n	80217ba <_printf_float+0x28e>
 8021752:	2301      	movs	r3, #1
 8021754:	4a37      	ldr	r2, [pc, #220]	@ (8021834 <_printf_float+0x308>)
 8021756:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8021758:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802175a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802175c:	47a0      	blx	r4
 802175e:	3001      	adds	r0, #1
 8021760:	d100      	bne.n	8021764 <_printf_float+0x238>
 8021762:	e73f      	b.n	80215e4 <_printf_float+0xb8>
 8021764:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 8021766:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021768:	42b3      	cmp	r3, r6
 802176a:	db02      	blt.n	8021772 <_printf_float+0x246>
 802176c:	682b      	ldr	r3, [r5, #0]
 802176e:	07db      	lsls	r3, r3, #31
 8021770:	d50c      	bpl.n	802178c <_printf_float+0x260>
 8021772:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8021774:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8021776:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8021778:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802177a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802177c:	47a0      	blx	r4
 802177e:	2400      	movs	r4, #0
 8021780:	3001      	adds	r0, #1
 8021782:	d100      	bne.n	8021786 <_printf_float+0x25a>
 8021784:	e72e      	b.n	80215e4 <_printf_float+0xb8>
 8021786:	1e73      	subs	r3, r6, #1
 8021788:	42a3      	cmp	r3, r4
 802178a:	dc0a      	bgt.n	80217a2 <_printf_float+0x276>
 802178c:	682b      	ldr	r3, [r5, #0]
 802178e:	079b      	lsls	r3, r3, #30
 8021790:	d500      	bpl.n	8021794 <_printf_float+0x268>
 8021792:	e106      	b.n	80219a2 <_printf_float+0x476>
 8021794:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8021796:	68e8      	ldr	r0, [r5, #12]
 8021798:	4298      	cmp	r0, r3
 802179a:	db00      	blt.n	802179e <_printf_float+0x272>
 802179c:	e724      	b.n	80215e8 <_printf_float+0xbc>
 802179e:	0018      	movs	r0, r3
 80217a0:	e722      	b.n	80215e8 <_printf_float+0xbc>
 80217a2:	002a      	movs	r2, r5
 80217a4:	2301      	movs	r3, #1
 80217a6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80217a8:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80217aa:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80217ac:	321a      	adds	r2, #26
 80217ae:	47b8      	blx	r7
 80217b0:	3001      	adds	r0, #1
 80217b2:	d100      	bne.n	80217b6 <_printf_float+0x28a>
 80217b4:	e716      	b.n	80215e4 <_printf_float+0xb8>
 80217b6:	3401      	adds	r4, #1
 80217b8:	e7e5      	b.n	8021786 <_printf_float+0x25a>
 80217ba:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80217bc:	2b00      	cmp	r3, #0
 80217be:	dc3b      	bgt.n	8021838 <_printf_float+0x30c>
 80217c0:	2301      	movs	r3, #1
 80217c2:	4a1c      	ldr	r2, [pc, #112]	@ (8021834 <_printf_float+0x308>)
 80217c4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80217c6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80217c8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80217ca:	47a0      	blx	r4
 80217cc:	3001      	adds	r0, #1
 80217ce:	d100      	bne.n	80217d2 <_printf_float+0x2a6>
 80217d0:	e708      	b.n	80215e4 <_printf_float+0xb8>
 80217d2:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80217d4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80217d6:	4333      	orrs	r3, r6
 80217d8:	d102      	bne.n	80217e0 <_printf_float+0x2b4>
 80217da:	682b      	ldr	r3, [r5, #0]
 80217dc:	07db      	lsls	r3, r3, #31
 80217de:	d5d5      	bpl.n	802178c <_printf_float+0x260>
 80217e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80217e2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80217e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80217e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80217e8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80217ea:	47a0      	blx	r4
 80217ec:	2300      	movs	r3, #0
 80217ee:	3001      	adds	r0, #1
 80217f0:	d100      	bne.n	80217f4 <_printf_float+0x2c8>
 80217f2:	e6f7      	b.n	80215e4 <_printf_float+0xb8>
 80217f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80217f6:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80217f8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80217fa:	425b      	negs	r3, r3
 80217fc:	4293      	cmp	r3, r2
 80217fe:	dc01      	bgt.n	8021804 <_printf_float+0x2d8>
 8021800:	0033      	movs	r3, r6
 8021802:	e792      	b.n	802172a <_printf_float+0x1fe>
 8021804:	002a      	movs	r2, r5
 8021806:	2301      	movs	r3, #1
 8021808:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802180a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802180c:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 802180e:	321a      	adds	r2, #26
 8021810:	47a0      	blx	r4
 8021812:	3001      	adds	r0, #1
 8021814:	d100      	bne.n	8021818 <_printf_float+0x2ec>
 8021816:	e6e5      	b.n	80215e4 <_printf_float+0xb8>
 8021818:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802181a:	3301      	adds	r3, #1
 802181c:	e7ea      	b.n	80217f4 <_printf_float+0x2c8>
 802181e:	46c0      	nop			@ (mov r8, r8)
 8021820:	7fefffff 	.word	0x7fefffff
 8021824:	08027d26 	.word	0x08027d26
 8021828:	08027d22 	.word	0x08027d22
 802182c:	08027d2e 	.word	0x08027d2e
 8021830:	08027d2a 	.word	0x08027d2a
 8021834:	08027f64 	.word	0x08027f64
 8021838:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 802183a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 802183c:	930c      	str	r3, [sp, #48]	@ 0x30
 802183e:	429e      	cmp	r6, r3
 8021840:	dd00      	ble.n	8021844 <_printf_float+0x318>
 8021842:	001e      	movs	r6, r3
 8021844:	2e00      	cmp	r6, #0
 8021846:	dc31      	bgt.n	80218ac <_printf_float+0x380>
 8021848:	43f3      	mvns	r3, r6
 802184a:	2400      	movs	r4, #0
 802184c:	17db      	asrs	r3, r3, #31
 802184e:	4033      	ands	r3, r6
 8021850:	930e      	str	r3, [sp, #56]	@ 0x38
 8021852:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8021854:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8021856:	1af3      	subs	r3, r6, r3
 8021858:	42a3      	cmp	r3, r4
 802185a:	dc30      	bgt.n	80218be <_printf_float+0x392>
 802185c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 802185e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8021860:	429a      	cmp	r2, r3
 8021862:	dc38      	bgt.n	80218d6 <_printf_float+0x3aa>
 8021864:	682b      	ldr	r3, [r5, #0]
 8021866:	07db      	lsls	r3, r3, #31
 8021868:	d435      	bmi.n	80218d6 <_printf_float+0x3aa>
 802186a:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 802186c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802186e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8021870:	1b9b      	subs	r3, r3, r6
 8021872:	1b14      	subs	r4, r2, r4
 8021874:	429c      	cmp	r4, r3
 8021876:	dd00      	ble.n	802187a <_printf_float+0x34e>
 8021878:	001c      	movs	r4, r3
 802187a:	2c00      	cmp	r4, #0
 802187c:	dc34      	bgt.n	80218e8 <_printf_float+0x3bc>
 802187e:	43e3      	mvns	r3, r4
 8021880:	2600      	movs	r6, #0
 8021882:	17db      	asrs	r3, r3, #31
 8021884:	401c      	ands	r4, r3
 8021886:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8021888:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 802188a:	1ad3      	subs	r3, r2, r3
 802188c:	1b1b      	subs	r3, r3, r4
 802188e:	42b3      	cmp	r3, r6
 8021890:	dc00      	bgt.n	8021894 <_printf_float+0x368>
 8021892:	e77b      	b.n	802178c <_printf_float+0x260>
 8021894:	002a      	movs	r2, r5
 8021896:	2301      	movs	r3, #1
 8021898:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802189a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802189c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 802189e:	321a      	adds	r2, #26
 80218a0:	47b8      	blx	r7
 80218a2:	3001      	adds	r0, #1
 80218a4:	d100      	bne.n	80218a8 <_printf_float+0x37c>
 80218a6:	e69d      	b.n	80215e4 <_printf_float+0xb8>
 80218a8:	3601      	adds	r6, #1
 80218aa:	e7ec      	b.n	8021886 <_printf_float+0x35a>
 80218ac:	0033      	movs	r3, r6
 80218ae:	003a      	movs	r2, r7
 80218b0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80218b2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80218b4:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80218b6:	47a0      	blx	r4
 80218b8:	3001      	adds	r0, #1
 80218ba:	d1c5      	bne.n	8021848 <_printf_float+0x31c>
 80218bc:	e692      	b.n	80215e4 <_printf_float+0xb8>
 80218be:	002a      	movs	r2, r5
 80218c0:	2301      	movs	r3, #1
 80218c2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80218c4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80218c6:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80218c8:	321a      	adds	r2, #26
 80218ca:	47b0      	blx	r6
 80218cc:	3001      	adds	r0, #1
 80218ce:	d100      	bne.n	80218d2 <_printf_float+0x3a6>
 80218d0:	e688      	b.n	80215e4 <_printf_float+0xb8>
 80218d2:	3401      	adds	r4, #1
 80218d4:	e7bd      	b.n	8021852 <_printf_float+0x326>
 80218d6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80218d8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80218da:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80218dc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80218de:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80218e0:	47a0      	blx	r4
 80218e2:	3001      	adds	r0, #1
 80218e4:	d1c1      	bne.n	802186a <_printf_float+0x33e>
 80218e6:	e67d      	b.n	80215e4 <_printf_float+0xb8>
 80218e8:	19ba      	adds	r2, r7, r6
 80218ea:	0023      	movs	r3, r4
 80218ec:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80218ee:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80218f0:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80218f2:	47b0      	blx	r6
 80218f4:	3001      	adds	r0, #1
 80218f6:	d1c2      	bne.n	802187e <_printf_float+0x352>
 80218f8:	e674      	b.n	80215e4 <_printf_float+0xb8>
 80218fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80218fc:	930c      	str	r3, [sp, #48]	@ 0x30
 80218fe:	2b01      	cmp	r3, #1
 8021900:	dc02      	bgt.n	8021908 <_printf_float+0x3dc>
 8021902:	2301      	movs	r3, #1
 8021904:	421a      	tst	r2, r3
 8021906:	d039      	beq.n	802197c <_printf_float+0x450>
 8021908:	2301      	movs	r3, #1
 802190a:	003a      	movs	r2, r7
 802190c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802190e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021910:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8021912:	47b0      	blx	r6
 8021914:	3001      	adds	r0, #1
 8021916:	d100      	bne.n	802191a <_printf_float+0x3ee>
 8021918:	e664      	b.n	80215e4 <_printf_float+0xb8>
 802191a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802191c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 802191e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8021920:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021922:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8021924:	47b0      	blx	r6
 8021926:	3001      	adds	r0, #1
 8021928:	d100      	bne.n	802192c <_printf_float+0x400>
 802192a:	e65b      	b.n	80215e4 <_printf_float+0xb8>
 802192c:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 802192e:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8021930:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021932:	2200      	movs	r2, #0
 8021934:	3b01      	subs	r3, #1
 8021936:	930c      	str	r3, [sp, #48]	@ 0x30
 8021938:	2300      	movs	r3, #0
 802193a:	f7de fd91 	bl	8000460 <__aeabi_dcmpeq>
 802193e:	2800      	cmp	r0, #0
 8021940:	d11a      	bne.n	8021978 <_printf_float+0x44c>
 8021942:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8021944:	1c7a      	adds	r2, r7, #1
 8021946:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8021948:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802194a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 802194c:	47b0      	blx	r6
 802194e:	3001      	adds	r0, #1
 8021950:	d10e      	bne.n	8021970 <_printf_float+0x444>
 8021952:	e647      	b.n	80215e4 <_printf_float+0xb8>
 8021954:	002a      	movs	r2, r5
 8021956:	2301      	movs	r3, #1
 8021958:	990a      	ldr	r1, [sp, #40]	@ 0x28
 802195a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 802195c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 802195e:	321a      	adds	r2, #26
 8021960:	47b8      	blx	r7
 8021962:	3001      	adds	r0, #1
 8021964:	d100      	bne.n	8021968 <_printf_float+0x43c>
 8021966:	e63d      	b.n	80215e4 <_printf_float+0xb8>
 8021968:	3601      	adds	r6, #1
 802196a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802196c:	429e      	cmp	r6, r3
 802196e:	dbf1      	blt.n	8021954 <_printf_float+0x428>
 8021970:	002a      	movs	r2, r5
 8021972:	0023      	movs	r3, r4
 8021974:	3250      	adds	r2, #80	@ 0x50
 8021976:	e6d9      	b.n	802172c <_printf_float+0x200>
 8021978:	2600      	movs	r6, #0
 802197a:	e7f6      	b.n	802196a <_printf_float+0x43e>
 802197c:	003a      	movs	r2, r7
 802197e:	e7e2      	b.n	8021946 <_printf_float+0x41a>
 8021980:	002a      	movs	r2, r5
 8021982:	2301      	movs	r3, #1
 8021984:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8021986:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021988:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 802198a:	3219      	adds	r2, #25
 802198c:	47b0      	blx	r6
 802198e:	3001      	adds	r0, #1
 8021990:	d100      	bne.n	8021994 <_printf_float+0x468>
 8021992:	e627      	b.n	80215e4 <_printf_float+0xb8>
 8021994:	3401      	adds	r4, #1
 8021996:	68eb      	ldr	r3, [r5, #12]
 8021998:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 802199a:	1a9b      	subs	r3, r3, r2
 802199c:	42a3      	cmp	r3, r4
 802199e:	dcef      	bgt.n	8021980 <_printf_float+0x454>
 80219a0:	e6f8      	b.n	8021794 <_printf_float+0x268>
 80219a2:	2400      	movs	r4, #0
 80219a4:	e7f7      	b.n	8021996 <_printf_float+0x46a>
 80219a6:	46c0      	nop			@ (mov r8, r8)

080219a8 <_printf_common>:
 80219a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80219aa:	0016      	movs	r6, r2
 80219ac:	9301      	str	r3, [sp, #4]
 80219ae:	688a      	ldr	r2, [r1, #8]
 80219b0:	690b      	ldr	r3, [r1, #16]
 80219b2:	000c      	movs	r4, r1
 80219b4:	9000      	str	r0, [sp, #0]
 80219b6:	4293      	cmp	r3, r2
 80219b8:	da00      	bge.n	80219bc <_printf_common+0x14>
 80219ba:	0013      	movs	r3, r2
 80219bc:	0022      	movs	r2, r4
 80219be:	6033      	str	r3, [r6, #0]
 80219c0:	3243      	adds	r2, #67	@ 0x43
 80219c2:	7812      	ldrb	r2, [r2, #0]
 80219c4:	2a00      	cmp	r2, #0
 80219c6:	d001      	beq.n	80219cc <_printf_common+0x24>
 80219c8:	3301      	adds	r3, #1
 80219ca:	6033      	str	r3, [r6, #0]
 80219cc:	6823      	ldr	r3, [r4, #0]
 80219ce:	069b      	lsls	r3, r3, #26
 80219d0:	d502      	bpl.n	80219d8 <_printf_common+0x30>
 80219d2:	6833      	ldr	r3, [r6, #0]
 80219d4:	3302      	adds	r3, #2
 80219d6:	6033      	str	r3, [r6, #0]
 80219d8:	6822      	ldr	r2, [r4, #0]
 80219da:	2306      	movs	r3, #6
 80219dc:	0015      	movs	r5, r2
 80219de:	401d      	ands	r5, r3
 80219e0:	421a      	tst	r2, r3
 80219e2:	d027      	beq.n	8021a34 <_printf_common+0x8c>
 80219e4:	0023      	movs	r3, r4
 80219e6:	3343      	adds	r3, #67	@ 0x43
 80219e8:	781b      	ldrb	r3, [r3, #0]
 80219ea:	1e5a      	subs	r2, r3, #1
 80219ec:	4193      	sbcs	r3, r2
 80219ee:	6822      	ldr	r2, [r4, #0]
 80219f0:	0692      	lsls	r2, r2, #26
 80219f2:	d430      	bmi.n	8021a56 <_printf_common+0xae>
 80219f4:	0022      	movs	r2, r4
 80219f6:	9901      	ldr	r1, [sp, #4]
 80219f8:	9800      	ldr	r0, [sp, #0]
 80219fa:	9d08      	ldr	r5, [sp, #32]
 80219fc:	3243      	adds	r2, #67	@ 0x43
 80219fe:	47a8      	blx	r5
 8021a00:	3001      	adds	r0, #1
 8021a02:	d025      	beq.n	8021a50 <_printf_common+0xa8>
 8021a04:	2206      	movs	r2, #6
 8021a06:	6823      	ldr	r3, [r4, #0]
 8021a08:	2500      	movs	r5, #0
 8021a0a:	4013      	ands	r3, r2
 8021a0c:	2b04      	cmp	r3, #4
 8021a0e:	d105      	bne.n	8021a1c <_printf_common+0x74>
 8021a10:	6833      	ldr	r3, [r6, #0]
 8021a12:	68e5      	ldr	r5, [r4, #12]
 8021a14:	1aed      	subs	r5, r5, r3
 8021a16:	43eb      	mvns	r3, r5
 8021a18:	17db      	asrs	r3, r3, #31
 8021a1a:	401d      	ands	r5, r3
 8021a1c:	68a3      	ldr	r3, [r4, #8]
 8021a1e:	6922      	ldr	r2, [r4, #16]
 8021a20:	4293      	cmp	r3, r2
 8021a22:	dd01      	ble.n	8021a28 <_printf_common+0x80>
 8021a24:	1a9b      	subs	r3, r3, r2
 8021a26:	18ed      	adds	r5, r5, r3
 8021a28:	2600      	movs	r6, #0
 8021a2a:	42b5      	cmp	r5, r6
 8021a2c:	d120      	bne.n	8021a70 <_printf_common+0xc8>
 8021a2e:	2000      	movs	r0, #0
 8021a30:	e010      	b.n	8021a54 <_printf_common+0xac>
 8021a32:	3501      	adds	r5, #1
 8021a34:	68e3      	ldr	r3, [r4, #12]
 8021a36:	6832      	ldr	r2, [r6, #0]
 8021a38:	1a9b      	subs	r3, r3, r2
 8021a3a:	42ab      	cmp	r3, r5
 8021a3c:	ddd2      	ble.n	80219e4 <_printf_common+0x3c>
 8021a3e:	0022      	movs	r2, r4
 8021a40:	2301      	movs	r3, #1
 8021a42:	9901      	ldr	r1, [sp, #4]
 8021a44:	9800      	ldr	r0, [sp, #0]
 8021a46:	9f08      	ldr	r7, [sp, #32]
 8021a48:	3219      	adds	r2, #25
 8021a4a:	47b8      	blx	r7
 8021a4c:	3001      	adds	r0, #1
 8021a4e:	d1f0      	bne.n	8021a32 <_printf_common+0x8a>
 8021a50:	2001      	movs	r0, #1
 8021a52:	4240      	negs	r0, r0
 8021a54:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8021a56:	2030      	movs	r0, #48	@ 0x30
 8021a58:	18e1      	adds	r1, r4, r3
 8021a5a:	3143      	adds	r1, #67	@ 0x43
 8021a5c:	7008      	strb	r0, [r1, #0]
 8021a5e:	0021      	movs	r1, r4
 8021a60:	1c5a      	adds	r2, r3, #1
 8021a62:	3145      	adds	r1, #69	@ 0x45
 8021a64:	7809      	ldrb	r1, [r1, #0]
 8021a66:	18a2      	adds	r2, r4, r2
 8021a68:	3243      	adds	r2, #67	@ 0x43
 8021a6a:	3302      	adds	r3, #2
 8021a6c:	7011      	strb	r1, [r2, #0]
 8021a6e:	e7c1      	b.n	80219f4 <_printf_common+0x4c>
 8021a70:	0022      	movs	r2, r4
 8021a72:	2301      	movs	r3, #1
 8021a74:	9901      	ldr	r1, [sp, #4]
 8021a76:	9800      	ldr	r0, [sp, #0]
 8021a78:	9f08      	ldr	r7, [sp, #32]
 8021a7a:	321a      	adds	r2, #26
 8021a7c:	47b8      	blx	r7
 8021a7e:	3001      	adds	r0, #1
 8021a80:	d0e6      	beq.n	8021a50 <_printf_common+0xa8>
 8021a82:	3601      	adds	r6, #1
 8021a84:	e7d1      	b.n	8021a2a <_printf_common+0x82>
	...

08021a88 <_printf_i>:
 8021a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021a8a:	b08b      	sub	sp, #44	@ 0x2c
 8021a8c:	9206      	str	r2, [sp, #24]
 8021a8e:	000a      	movs	r2, r1
 8021a90:	3243      	adds	r2, #67	@ 0x43
 8021a92:	9307      	str	r3, [sp, #28]
 8021a94:	9005      	str	r0, [sp, #20]
 8021a96:	9203      	str	r2, [sp, #12]
 8021a98:	7e0a      	ldrb	r2, [r1, #24]
 8021a9a:	000c      	movs	r4, r1
 8021a9c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8021a9e:	2a78      	cmp	r2, #120	@ 0x78
 8021aa0:	d809      	bhi.n	8021ab6 <_printf_i+0x2e>
 8021aa2:	2a62      	cmp	r2, #98	@ 0x62
 8021aa4:	d80b      	bhi.n	8021abe <_printf_i+0x36>
 8021aa6:	2a00      	cmp	r2, #0
 8021aa8:	d100      	bne.n	8021aac <_printf_i+0x24>
 8021aaa:	e0ba      	b.n	8021c22 <_printf_i+0x19a>
 8021aac:	497a      	ldr	r1, [pc, #488]	@ (8021c98 <_printf_i+0x210>)
 8021aae:	9104      	str	r1, [sp, #16]
 8021ab0:	2a58      	cmp	r2, #88	@ 0x58
 8021ab2:	d100      	bne.n	8021ab6 <_printf_i+0x2e>
 8021ab4:	e08e      	b.n	8021bd4 <_printf_i+0x14c>
 8021ab6:	0025      	movs	r5, r4
 8021ab8:	3542      	adds	r5, #66	@ 0x42
 8021aba:	702a      	strb	r2, [r5, #0]
 8021abc:	e022      	b.n	8021b04 <_printf_i+0x7c>
 8021abe:	0010      	movs	r0, r2
 8021ac0:	3863      	subs	r0, #99	@ 0x63
 8021ac2:	2815      	cmp	r0, #21
 8021ac4:	d8f7      	bhi.n	8021ab6 <_printf_i+0x2e>
 8021ac6:	f7de fb3b 	bl	8000140 <__gnu_thumb1_case_shi>
 8021aca:	0016      	.short	0x0016
 8021acc:	fff6001f 	.word	0xfff6001f
 8021ad0:	fff6fff6 	.word	0xfff6fff6
 8021ad4:	001ffff6 	.word	0x001ffff6
 8021ad8:	fff6fff6 	.word	0xfff6fff6
 8021adc:	fff6fff6 	.word	0xfff6fff6
 8021ae0:	0036009f 	.word	0x0036009f
 8021ae4:	fff6007e 	.word	0xfff6007e
 8021ae8:	00b0fff6 	.word	0x00b0fff6
 8021aec:	0036fff6 	.word	0x0036fff6
 8021af0:	fff6fff6 	.word	0xfff6fff6
 8021af4:	0082      	.short	0x0082
 8021af6:	0025      	movs	r5, r4
 8021af8:	681a      	ldr	r2, [r3, #0]
 8021afa:	3542      	adds	r5, #66	@ 0x42
 8021afc:	1d11      	adds	r1, r2, #4
 8021afe:	6019      	str	r1, [r3, #0]
 8021b00:	6813      	ldr	r3, [r2, #0]
 8021b02:	702b      	strb	r3, [r5, #0]
 8021b04:	2301      	movs	r3, #1
 8021b06:	e09e      	b.n	8021c46 <_printf_i+0x1be>
 8021b08:	6818      	ldr	r0, [r3, #0]
 8021b0a:	6809      	ldr	r1, [r1, #0]
 8021b0c:	1d02      	adds	r2, r0, #4
 8021b0e:	060d      	lsls	r5, r1, #24
 8021b10:	d50b      	bpl.n	8021b2a <_printf_i+0xa2>
 8021b12:	6806      	ldr	r6, [r0, #0]
 8021b14:	601a      	str	r2, [r3, #0]
 8021b16:	2e00      	cmp	r6, #0
 8021b18:	da03      	bge.n	8021b22 <_printf_i+0x9a>
 8021b1a:	232d      	movs	r3, #45	@ 0x2d
 8021b1c:	9a03      	ldr	r2, [sp, #12]
 8021b1e:	4276      	negs	r6, r6
 8021b20:	7013      	strb	r3, [r2, #0]
 8021b22:	4b5d      	ldr	r3, [pc, #372]	@ (8021c98 <_printf_i+0x210>)
 8021b24:	270a      	movs	r7, #10
 8021b26:	9304      	str	r3, [sp, #16]
 8021b28:	e018      	b.n	8021b5c <_printf_i+0xd4>
 8021b2a:	6806      	ldr	r6, [r0, #0]
 8021b2c:	601a      	str	r2, [r3, #0]
 8021b2e:	0649      	lsls	r1, r1, #25
 8021b30:	d5f1      	bpl.n	8021b16 <_printf_i+0x8e>
 8021b32:	b236      	sxth	r6, r6
 8021b34:	e7ef      	b.n	8021b16 <_printf_i+0x8e>
 8021b36:	6808      	ldr	r0, [r1, #0]
 8021b38:	6819      	ldr	r1, [r3, #0]
 8021b3a:	c940      	ldmia	r1!, {r6}
 8021b3c:	0605      	lsls	r5, r0, #24
 8021b3e:	d402      	bmi.n	8021b46 <_printf_i+0xbe>
 8021b40:	0640      	lsls	r0, r0, #25
 8021b42:	d500      	bpl.n	8021b46 <_printf_i+0xbe>
 8021b44:	b2b6      	uxth	r6, r6
 8021b46:	6019      	str	r1, [r3, #0]
 8021b48:	4b53      	ldr	r3, [pc, #332]	@ (8021c98 <_printf_i+0x210>)
 8021b4a:	270a      	movs	r7, #10
 8021b4c:	9304      	str	r3, [sp, #16]
 8021b4e:	2a6f      	cmp	r2, #111	@ 0x6f
 8021b50:	d100      	bne.n	8021b54 <_printf_i+0xcc>
 8021b52:	3f02      	subs	r7, #2
 8021b54:	0023      	movs	r3, r4
 8021b56:	2200      	movs	r2, #0
 8021b58:	3343      	adds	r3, #67	@ 0x43
 8021b5a:	701a      	strb	r2, [r3, #0]
 8021b5c:	6863      	ldr	r3, [r4, #4]
 8021b5e:	60a3      	str	r3, [r4, #8]
 8021b60:	2b00      	cmp	r3, #0
 8021b62:	db06      	blt.n	8021b72 <_printf_i+0xea>
 8021b64:	2104      	movs	r1, #4
 8021b66:	6822      	ldr	r2, [r4, #0]
 8021b68:	9d03      	ldr	r5, [sp, #12]
 8021b6a:	438a      	bics	r2, r1
 8021b6c:	6022      	str	r2, [r4, #0]
 8021b6e:	4333      	orrs	r3, r6
 8021b70:	d00c      	beq.n	8021b8c <_printf_i+0x104>
 8021b72:	9d03      	ldr	r5, [sp, #12]
 8021b74:	0030      	movs	r0, r6
 8021b76:	0039      	movs	r1, r7
 8021b78:	f7de fb72 	bl	8000260 <__aeabi_uidivmod>
 8021b7c:	9b04      	ldr	r3, [sp, #16]
 8021b7e:	3d01      	subs	r5, #1
 8021b80:	5c5b      	ldrb	r3, [r3, r1]
 8021b82:	702b      	strb	r3, [r5, #0]
 8021b84:	0033      	movs	r3, r6
 8021b86:	0006      	movs	r6, r0
 8021b88:	429f      	cmp	r7, r3
 8021b8a:	d9f3      	bls.n	8021b74 <_printf_i+0xec>
 8021b8c:	2f08      	cmp	r7, #8
 8021b8e:	d109      	bne.n	8021ba4 <_printf_i+0x11c>
 8021b90:	6823      	ldr	r3, [r4, #0]
 8021b92:	07db      	lsls	r3, r3, #31
 8021b94:	d506      	bpl.n	8021ba4 <_printf_i+0x11c>
 8021b96:	6862      	ldr	r2, [r4, #4]
 8021b98:	6923      	ldr	r3, [r4, #16]
 8021b9a:	429a      	cmp	r2, r3
 8021b9c:	dc02      	bgt.n	8021ba4 <_printf_i+0x11c>
 8021b9e:	2330      	movs	r3, #48	@ 0x30
 8021ba0:	3d01      	subs	r5, #1
 8021ba2:	702b      	strb	r3, [r5, #0]
 8021ba4:	9b03      	ldr	r3, [sp, #12]
 8021ba6:	1b5b      	subs	r3, r3, r5
 8021ba8:	6123      	str	r3, [r4, #16]
 8021baa:	9b07      	ldr	r3, [sp, #28]
 8021bac:	0021      	movs	r1, r4
 8021bae:	9300      	str	r3, [sp, #0]
 8021bb0:	9805      	ldr	r0, [sp, #20]
 8021bb2:	9b06      	ldr	r3, [sp, #24]
 8021bb4:	aa09      	add	r2, sp, #36	@ 0x24
 8021bb6:	f7ff fef7 	bl	80219a8 <_printf_common>
 8021bba:	3001      	adds	r0, #1
 8021bbc:	d148      	bne.n	8021c50 <_printf_i+0x1c8>
 8021bbe:	2001      	movs	r0, #1
 8021bc0:	4240      	negs	r0, r0
 8021bc2:	b00b      	add	sp, #44	@ 0x2c
 8021bc4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021bc6:	2220      	movs	r2, #32
 8021bc8:	6809      	ldr	r1, [r1, #0]
 8021bca:	430a      	orrs	r2, r1
 8021bcc:	6022      	str	r2, [r4, #0]
 8021bce:	2278      	movs	r2, #120	@ 0x78
 8021bd0:	4932      	ldr	r1, [pc, #200]	@ (8021c9c <_printf_i+0x214>)
 8021bd2:	9104      	str	r1, [sp, #16]
 8021bd4:	0021      	movs	r1, r4
 8021bd6:	3145      	adds	r1, #69	@ 0x45
 8021bd8:	700a      	strb	r2, [r1, #0]
 8021bda:	6819      	ldr	r1, [r3, #0]
 8021bdc:	6822      	ldr	r2, [r4, #0]
 8021bde:	c940      	ldmia	r1!, {r6}
 8021be0:	0610      	lsls	r0, r2, #24
 8021be2:	d402      	bmi.n	8021bea <_printf_i+0x162>
 8021be4:	0650      	lsls	r0, r2, #25
 8021be6:	d500      	bpl.n	8021bea <_printf_i+0x162>
 8021be8:	b2b6      	uxth	r6, r6
 8021bea:	6019      	str	r1, [r3, #0]
 8021bec:	07d3      	lsls	r3, r2, #31
 8021bee:	d502      	bpl.n	8021bf6 <_printf_i+0x16e>
 8021bf0:	2320      	movs	r3, #32
 8021bf2:	4313      	orrs	r3, r2
 8021bf4:	6023      	str	r3, [r4, #0]
 8021bf6:	2e00      	cmp	r6, #0
 8021bf8:	d001      	beq.n	8021bfe <_printf_i+0x176>
 8021bfa:	2710      	movs	r7, #16
 8021bfc:	e7aa      	b.n	8021b54 <_printf_i+0xcc>
 8021bfe:	2220      	movs	r2, #32
 8021c00:	6823      	ldr	r3, [r4, #0]
 8021c02:	4393      	bics	r3, r2
 8021c04:	6023      	str	r3, [r4, #0]
 8021c06:	e7f8      	b.n	8021bfa <_printf_i+0x172>
 8021c08:	681a      	ldr	r2, [r3, #0]
 8021c0a:	680d      	ldr	r5, [r1, #0]
 8021c0c:	1d10      	adds	r0, r2, #4
 8021c0e:	6949      	ldr	r1, [r1, #20]
 8021c10:	6018      	str	r0, [r3, #0]
 8021c12:	6813      	ldr	r3, [r2, #0]
 8021c14:	062e      	lsls	r6, r5, #24
 8021c16:	d501      	bpl.n	8021c1c <_printf_i+0x194>
 8021c18:	6019      	str	r1, [r3, #0]
 8021c1a:	e002      	b.n	8021c22 <_printf_i+0x19a>
 8021c1c:	066d      	lsls	r5, r5, #25
 8021c1e:	d5fb      	bpl.n	8021c18 <_printf_i+0x190>
 8021c20:	8019      	strh	r1, [r3, #0]
 8021c22:	2300      	movs	r3, #0
 8021c24:	9d03      	ldr	r5, [sp, #12]
 8021c26:	6123      	str	r3, [r4, #16]
 8021c28:	e7bf      	b.n	8021baa <_printf_i+0x122>
 8021c2a:	681a      	ldr	r2, [r3, #0]
 8021c2c:	1d11      	adds	r1, r2, #4
 8021c2e:	6019      	str	r1, [r3, #0]
 8021c30:	6815      	ldr	r5, [r2, #0]
 8021c32:	2100      	movs	r1, #0
 8021c34:	0028      	movs	r0, r5
 8021c36:	6862      	ldr	r2, [r4, #4]
 8021c38:	f000 fd49 	bl	80226ce <memchr>
 8021c3c:	2800      	cmp	r0, #0
 8021c3e:	d001      	beq.n	8021c44 <_printf_i+0x1bc>
 8021c40:	1b40      	subs	r0, r0, r5
 8021c42:	6060      	str	r0, [r4, #4]
 8021c44:	6863      	ldr	r3, [r4, #4]
 8021c46:	6123      	str	r3, [r4, #16]
 8021c48:	2300      	movs	r3, #0
 8021c4a:	9a03      	ldr	r2, [sp, #12]
 8021c4c:	7013      	strb	r3, [r2, #0]
 8021c4e:	e7ac      	b.n	8021baa <_printf_i+0x122>
 8021c50:	002a      	movs	r2, r5
 8021c52:	6923      	ldr	r3, [r4, #16]
 8021c54:	9906      	ldr	r1, [sp, #24]
 8021c56:	9805      	ldr	r0, [sp, #20]
 8021c58:	9d07      	ldr	r5, [sp, #28]
 8021c5a:	47a8      	blx	r5
 8021c5c:	3001      	adds	r0, #1
 8021c5e:	d0ae      	beq.n	8021bbe <_printf_i+0x136>
 8021c60:	6823      	ldr	r3, [r4, #0]
 8021c62:	079b      	lsls	r3, r3, #30
 8021c64:	d415      	bmi.n	8021c92 <_printf_i+0x20a>
 8021c66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021c68:	68e0      	ldr	r0, [r4, #12]
 8021c6a:	4298      	cmp	r0, r3
 8021c6c:	daa9      	bge.n	8021bc2 <_printf_i+0x13a>
 8021c6e:	0018      	movs	r0, r3
 8021c70:	e7a7      	b.n	8021bc2 <_printf_i+0x13a>
 8021c72:	0022      	movs	r2, r4
 8021c74:	2301      	movs	r3, #1
 8021c76:	9906      	ldr	r1, [sp, #24]
 8021c78:	9805      	ldr	r0, [sp, #20]
 8021c7a:	9e07      	ldr	r6, [sp, #28]
 8021c7c:	3219      	adds	r2, #25
 8021c7e:	47b0      	blx	r6
 8021c80:	3001      	adds	r0, #1
 8021c82:	d09c      	beq.n	8021bbe <_printf_i+0x136>
 8021c84:	3501      	adds	r5, #1
 8021c86:	68e3      	ldr	r3, [r4, #12]
 8021c88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8021c8a:	1a9b      	subs	r3, r3, r2
 8021c8c:	42ab      	cmp	r3, r5
 8021c8e:	dcf0      	bgt.n	8021c72 <_printf_i+0x1ea>
 8021c90:	e7e9      	b.n	8021c66 <_printf_i+0x1de>
 8021c92:	2500      	movs	r5, #0
 8021c94:	e7f7      	b.n	8021c86 <_printf_i+0x1fe>
 8021c96:	46c0      	nop			@ (mov r8, r8)
 8021c98:	08027d32 	.word	0x08027d32
 8021c9c:	08027d43 	.word	0x08027d43

08021ca0 <_scanf_float>:
 8021ca0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8021ca2:	b08b      	sub	sp, #44	@ 0x2c
 8021ca4:	0016      	movs	r6, r2
 8021ca6:	9003      	str	r0, [sp, #12]
 8021ca8:	22ae      	movs	r2, #174	@ 0xae
 8021caa:	2000      	movs	r0, #0
 8021cac:	9307      	str	r3, [sp, #28]
 8021cae:	688b      	ldr	r3, [r1, #8]
 8021cb0:	000c      	movs	r4, r1
 8021cb2:	1e59      	subs	r1, r3, #1
 8021cb4:	0052      	lsls	r2, r2, #1
 8021cb6:	9006      	str	r0, [sp, #24]
 8021cb8:	4291      	cmp	r1, r2
 8021cba:	d905      	bls.n	8021cc8 <_scanf_float+0x28>
 8021cbc:	3b5e      	subs	r3, #94	@ 0x5e
 8021cbe:	3bff      	subs	r3, #255	@ 0xff
 8021cc0:	9306      	str	r3, [sp, #24]
 8021cc2:	235e      	movs	r3, #94	@ 0x5e
 8021cc4:	33ff      	adds	r3, #255	@ 0xff
 8021cc6:	60a3      	str	r3, [r4, #8]
 8021cc8:	23f0      	movs	r3, #240	@ 0xf0
 8021cca:	6822      	ldr	r2, [r4, #0]
 8021ccc:	00db      	lsls	r3, r3, #3
 8021cce:	4313      	orrs	r3, r2
 8021cd0:	6023      	str	r3, [r4, #0]
 8021cd2:	0023      	movs	r3, r4
 8021cd4:	2500      	movs	r5, #0
 8021cd6:	331c      	adds	r3, #28
 8021cd8:	001f      	movs	r7, r3
 8021cda:	9304      	str	r3, [sp, #16]
 8021cdc:	9502      	str	r5, [sp, #8]
 8021cde:	9509      	str	r5, [sp, #36]	@ 0x24
 8021ce0:	9508      	str	r5, [sp, #32]
 8021ce2:	9501      	str	r5, [sp, #4]
 8021ce4:	9505      	str	r5, [sp, #20]
 8021ce6:	68a2      	ldr	r2, [r4, #8]
 8021ce8:	2a00      	cmp	r2, #0
 8021cea:	d00a      	beq.n	8021d02 <_scanf_float+0x62>
 8021cec:	6833      	ldr	r3, [r6, #0]
 8021cee:	781b      	ldrb	r3, [r3, #0]
 8021cf0:	2b4e      	cmp	r3, #78	@ 0x4e
 8021cf2:	d844      	bhi.n	8021d7e <_scanf_float+0xde>
 8021cf4:	0018      	movs	r0, r3
 8021cf6:	2b40      	cmp	r3, #64	@ 0x40
 8021cf8:	d82c      	bhi.n	8021d54 <_scanf_float+0xb4>
 8021cfa:	382b      	subs	r0, #43	@ 0x2b
 8021cfc:	b2c1      	uxtb	r1, r0
 8021cfe:	290e      	cmp	r1, #14
 8021d00:	d92a      	bls.n	8021d58 <_scanf_float+0xb8>
 8021d02:	9b01      	ldr	r3, [sp, #4]
 8021d04:	2b00      	cmp	r3, #0
 8021d06:	d003      	beq.n	8021d10 <_scanf_float+0x70>
 8021d08:	6823      	ldr	r3, [r4, #0]
 8021d0a:	4aa6      	ldr	r2, [pc, #664]	@ (8021fa4 <_scanf_float+0x304>)
 8021d0c:	4013      	ands	r3, r2
 8021d0e:	6023      	str	r3, [r4, #0]
 8021d10:	9b02      	ldr	r3, [sp, #8]
 8021d12:	3b01      	subs	r3, #1
 8021d14:	2b01      	cmp	r3, #1
 8021d16:	d900      	bls.n	8021d1a <_scanf_float+0x7a>
 8021d18:	e0fe      	b.n	8021f18 <_scanf_float+0x278>
 8021d1a:	25be      	movs	r5, #190	@ 0xbe
 8021d1c:	006d      	lsls	r5, r5, #1
 8021d1e:	9b04      	ldr	r3, [sp, #16]
 8021d20:	429f      	cmp	r7, r3
 8021d22:	d900      	bls.n	8021d26 <_scanf_float+0x86>
 8021d24:	e0ee      	b.n	8021f04 <_scanf_float+0x264>
 8021d26:	2001      	movs	r0, #1
 8021d28:	b00b      	add	sp, #44	@ 0x2c
 8021d2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8021d2c:	0018      	movs	r0, r3
 8021d2e:	3861      	subs	r0, #97	@ 0x61
 8021d30:	280d      	cmp	r0, #13
 8021d32:	d8e6      	bhi.n	8021d02 <_scanf_float+0x62>
 8021d34:	f7de fa04 	bl	8000140 <__gnu_thumb1_case_shi>
 8021d38:	ffe50089 	.word	0xffe50089
 8021d3c:	ffe5ffe5 	.word	0xffe5ffe5
 8021d40:	00a700bb 	.word	0x00a700bb
 8021d44:	ffe5ffe5 	.word	0xffe5ffe5
 8021d48:	ffe5008f 	.word	0xffe5008f
 8021d4c:	ffe5ffe5 	.word	0xffe5ffe5
 8021d50:	006bffe5 	.word	0x006bffe5
 8021d54:	3841      	subs	r0, #65	@ 0x41
 8021d56:	e7eb      	b.n	8021d30 <_scanf_float+0x90>
 8021d58:	280e      	cmp	r0, #14
 8021d5a:	d8d2      	bhi.n	8021d02 <_scanf_float+0x62>
 8021d5c:	f7de f9f0 	bl	8000140 <__gnu_thumb1_case_shi>
 8021d60:	ffd1004f 	.word	0xffd1004f
 8021d64:	009d004f 	.word	0x009d004f
 8021d68:	0021ffd1 	.word	0x0021ffd1
 8021d6c:	00410041 	.word	0x00410041
 8021d70:	00410041 	.word	0x00410041
 8021d74:	00410041 	.word	0x00410041
 8021d78:	00410041 	.word	0x00410041
 8021d7c:	0041      	.short	0x0041
 8021d7e:	2b6e      	cmp	r3, #110	@ 0x6e
 8021d80:	d80a      	bhi.n	8021d98 <_scanf_float+0xf8>
 8021d82:	2b60      	cmp	r3, #96	@ 0x60
 8021d84:	d8d2      	bhi.n	8021d2c <_scanf_float+0x8c>
 8021d86:	2b54      	cmp	r3, #84	@ 0x54
 8021d88:	d100      	bne.n	8021d8c <_scanf_float+0xec>
 8021d8a:	e081      	b.n	8021e90 <_scanf_float+0x1f0>
 8021d8c:	2b59      	cmp	r3, #89	@ 0x59
 8021d8e:	d1b8      	bne.n	8021d02 <_scanf_float+0x62>
 8021d90:	2d07      	cmp	r5, #7
 8021d92:	d1b6      	bne.n	8021d02 <_scanf_float+0x62>
 8021d94:	2508      	movs	r5, #8
 8021d96:	e02f      	b.n	8021df8 <_scanf_float+0x158>
 8021d98:	2b74      	cmp	r3, #116	@ 0x74
 8021d9a:	d079      	beq.n	8021e90 <_scanf_float+0x1f0>
 8021d9c:	2b79      	cmp	r3, #121	@ 0x79
 8021d9e:	d0f7      	beq.n	8021d90 <_scanf_float+0xf0>
 8021da0:	e7af      	b.n	8021d02 <_scanf_float+0x62>
 8021da2:	6821      	ldr	r1, [r4, #0]
 8021da4:	05c8      	lsls	r0, r1, #23
 8021da6:	d51c      	bpl.n	8021de2 <_scanf_float+0x142>
 8021da8:	2380      	movs	r3, #128	@ 0x80
 8021daa:	4399      	bics	r1, r3
 8021dac:	9b01      	ldr	r3, [sp, #4]
 8021dae:	6021      	str	r1, [r4, #0]
 8021db0:	3301      	adds	r3, #1
 8021db2:	9301      	str	r3, [sp, #4]
 8021db4:	9b06      	ldr	r3, [sp, #24]
 8021db6:	2b00      	cmp	r3, #0
 8021db8:	d003      	beq.n	8021dc2 <_scanf_float+0x122>
 8021dba:	3b01      	subs	r3, #1
 8021dbc:	3201      	adds	r2, #1
 8021dbe:	9306      	str	r3, [sp, #24]
 8021dc0:	60a2      	str	r2, [r4, #8]
 8021dc2:	68a3      	ldr	r3, [r4, #8]
 8021dc4:	3b01      	subs	r3, #1
 8021dc6:	60a3      	str	r3, [r4, #8]
 8021dc8:	6923      	ldr	r3, [r4, #16]
 8021dca:	3301      	adds	r3, #1
 8021dcc:	6123      	str	r3, [r4, #16]
 8021dce:	6873      	ldr	r3, [r6, #4]
 8021dd0:	3b01      	subs	r3, #1
 8021dd2:	6073      	str	r3, [r6, #4]
 8021dd4:	2b00      	cmp	r3, #0
 8021dd6:	dc00      	bgt.n	8021dda <_scanf_float+0x13a>
 8021dd8:	e08a      	b.n	8021ef0 <_scanf_float+0x250>
 8021dda:	6833      	ldr	r3, [r6, #0]
 8021ddc:	3301      	adds	r3, #1
 8021dde:	6033      	str	r3, [r6, #0]
 8021de0:	e781      	b.n	8021ce6 <_scanf_float+0x46>
 8021de2:	9a02      	ldr	r2, [sp, #8]
 8021de4:	1951      	adds	r1, r2, r5
 8021de6:	2900      	cmp	r1, #0
 8021de8:	d000      	beq.n	8021dec <_scanf_float+0x14c>
 8021dea:	e78a      	b.n	8021d02 <_scanf_float+0x62>
 8021dec:	000d      	movs	r5, r1
 8021dee:	6822      	ldr	r2, [r4, #0]
 8021df0:	486d      	ldr	r0, [pc, #436]	@ (8021fa8 <_scanf_float+0x308>)
 8021df2:	9102      	str	r1, [sp, #8]
 8021df4:	4002      	ands	r2, r0
 8021df6:	6022      	str	r2, [r4, #0]
 8021df8:	703b      	strb	r3, [r7, #0]
 8021dfa:	3701      	adds	r7, #1
 8021dfc:	e7e1      	b.n	8021dc2 <_scanf_float+0x122>
 8021dfe:	2180      	movs	r1, #128	@ 0x80
 8021e00:	6822      	ldr	r2, [r4, #0]
 8021e02:	420a      	tst	r2, r1
 8021e04:	d100      	bne.n	8021e08 <_scanf_float+0x168>
 8021e06:	e77c      	b.n	8021d02 <_scanf_float+0x62>
 8021e08:	438a      	bics	r2, r1
 8021e0a:	6022      	str	r2, [r4, #0]
 8021e0c:	e7f4      	b.n	8021df8 <_scanf_float+0x158>
 8021e0e:	9a02      	ldr	r2, [sp, #8]
 8021e10:	2a00      	cmp	r2, #0
 8021e12:	d10f      	bne.n	8021e34 <_scanf_float+0x194>
 8021e14:	9a01      	ldr	r2, [sp, #4]
 8021e16:	2a00      	cmp	r2, #0
 8021e18:	d10f      	bne.n	8021e3a <_scanf_float+0x19a>
 8021e1a:	6822      	ldr	r2, [r4, #0]
 8021e1c:	21e0      	movs	r1, #224	@ 0xe0
 8021e1e:	0010      	movs	r0, r2
 8021e20:	00c9      	lsls	r1, r1, #3
 8021e22:	4008      	ands	r0, r1
 8021e24:	4288      	cmp	r0, r1
 8021e26:	d108      	bne.n	8021e3a <_scanf_float+0x19a>
 8021e28:	4960      	ldr	r1, [pc, #384]	@ (8021fac <_scanf_float+0x30c>)
 8021e2a:	400a      	ands	r2, r1
 8021e2c:	6022      	str	r2, [r4, #0]
 8021e2e:	2201      	movs	r2, #1
 8021e30:	9202      	str	r2, [sp, #8]
 8021e32:	e7e1      	b.n	8021df8 <_scanf_float+0x158>
 8021e34:	9a02      	ldr	r2, [sp, #8]
 8021e36:	2a02      	cmp	r2, #2
 8021e38:	d058      	beq.n	8021eec <_scanf_float+0x24c>
 8021e3a:	2d01      	cmp	r5, #1
 8021e3c:	d002      	beq.n	8021e44 <_scanf_float+0x1a4>
 8021e3e:	2d04      	cmp	r5, #4
 8021e40:	d000      	beq.n	8021e44 <_scanf_float+0x1a4>
 8021e42:	e75e      	b.n	8021d02 <_scanf_float+0x62>
 8021e44:	3501      	adds	r5, #1
 8021e46:	b2ed      	uxtb	r5, r5
 8021e48:	e7d6      	b.n	8021df8 <_scanf_float+0x158>
 8021e4a:	9a02      	ldr	r2, [sp, #8]
 8021e4c:	2a01      	cmp	r2, #1
 8021e4e:	d000      	beq.n	8021e52 <_scanf_float+0x1b2>
 8021e50:	e757      	b.n	8021d02 <_scanf_float+0x62>
 8021e52:	2202      	movs	r2, #2
 8021e54:	e7ec      	b.n	8021e30 <_scanf_float+0x190>
 8021e56:	2d00      	cmp	r5, #0
 8021e58:	d110      	bne.n	8021e7c <_scanf_float+0x1dc>
 8021e5a:	9a01      	ldr	r2, [sp, #4]
 8021e5c:	2a00      	cmp	r2, #0
 8021e5e:	d000      	beq.n	8021e62 <_scanf_float+0x1c2>
 8021e60:	e752      	b.n	8021d08 <_scanf_float+0x68>
 8021e62:	6822      	ldr	r2, [r4, #0]
 8021e64:	21e0      	movs	r1, #224	@ 0xe0
 8021e66:	0010      	movs	r0, r2
 8021e68:	00c9      	lsls	r1, r1, #3
 8021e6a:	4008      	ands	r0, r1
 8021e6c:	4288      	cmp	r0, r1
 8021e6e:	d000      	beq.n	8021e72 <_scanf_float+0x1d2>
 8021e70:	e11b      	b.n	80220aa <_scanf_float+0x40a>
 8021e72:	494e      	ldr	r1, [pc, #312]	@ (8021fac <_scanf_float+0x30c>)
 8021e74:	3501      	adds	r5, #1
 8021e76:	400a      	ands	r2, r1
 8021e78:	6022      	str	r2, [r4, #0]
 8021e7a:	e7bd      	b.n	8021df8 <_scanf_float+0x158>
 8021e7c:	21fd      	movs	r1, #253	@ 0xfd
 8021e7e:	1eea      	subs	r2, r5, #3
 8021e80:	420a      	tst	r2, r1
 8021e82:	d0df      	beq.n	8021e44 <_scanf_float+0x1a4>
 8021e84:	e73d      	b.n	8021d02 <_scanf_float+0x62>
 8021e86:	2d02      	cmp	r5, #2
 8021e88:	d000      	beq.n	8021e8c <_scanf_float+0x1ec>
 8021e8a:	e73a      	b.n	8021d02 <_scanf_float+0x62>
 8021e8c:	2503      	movs	r5, #3
 8021e8e:	e7b3      	b.n	8021df8 <_scanf_float+0x158>
 8021e90:	2d06      	cmp	r5, #6
 8021e92:	d000      	beq.n	8021e96 <_scanf_float+0x1f6>
 8021e94:	e735      	b.n	8021d02 <_scanf_float+0x62>
 8021e96:	2507      	movs	r5, #7
 8021e98:	e7ae      	b.n	8021df8 <_scanf_float+0x158>
 8021e9a:	6822      	ldr	r2, [r4, #0]
 8021e9c:	0591      	lsls	r1, r2, #22
 8021e9e:	d400      	bmi.n	8021ea2 <_scanf_float+0x202>
 8021ea0:	e72f      	b.n	8021d02 <_scanf_float+0x62>
 8021ea2:	4943      	ldr	r1, [pc, #268]	@ (8021fb0 <_scanf_float+0x310>)
 8021ea4:	400a      	ands	r2, r1
 8021ea6:	6022      	str	r2, [r4, #0]
 8021ea8:	9a01      	ldr	r2, [sp, #4]
 8021eaa:	9205      	str	r2, [sp, #20]
 8021eac:	e7a4      	b.n	8021df8 <_scanf_float+0x158>
 8021eae:	21a0      	movs	r1, #160	@ 0xa0
 8021eb0:	2080      	movs	r0, #128	@ 0x80
 8021eb2:	6822      	ldr	r2, [r4, #0]
 8021eb4:	00c9      	lsls	r1, r1, #3
 8021eb6:	4011      	ands	r1, r2
 8021eb8:	00c0      	lsls	r0, r0, #3
 8021eba:	4281      	cmp	r1, r0
 8021ebc:	d006      	beq.n	8021ecc <_scanf_float+0x22c>
 8021ebe:	4202      	tst	r2, r0
 8021ec0:	d100      	bne.n	8021ec4 <_scanf_float+0x224>
 8021ec2:	e71e      	b.n	8021d02 <_scanf_float+0x62>
 8021ec4:	9901      	ldr	r1, [sp, #4]
 8021ec6:	2900      	cmp	r1, #0
 8021ec8:	d100      	bne.n	8021ecc <_scanf_float+0x22c>
 8021eca:	e0ee      	b.n	80220aa <_scanf_float+0x40a>
 8021ecc:	0591      	lsls	r1, r2, #22
 8021ece:	d404      	bmi.n	8021eda <_scanf_float+0x23a>
 8021ed0:	9901      	ldr	r1, [sp, #4]
 8021ed2:	9805      	ldr	r0, [sp, #20]
 8021ed4:	9709      	str	r7, [sp, #36]	@ 0x24
 8021ed6:	1a09      	subs	r1, r1, r0
 8021ed8:	9108      	str	r1, [sp, #32]
 8021eda:	4934      	ldr	r1, [pc, #208]	@ (8021fac <_scanf_float+0x30c>)
 8021edc:	400a      	ands	r2, r1
 8021ede:	21c0      	movs	r1, #192	@ 0xc0
 8021ee0:	0049      	lsls	r1, r1, #1
 8021ee2:	430a      	orrs	r2, r1
 8021ee4:	6022      	str	r2, [r4, #0]
 8021ee6:	2200      	movs	r2, #0
 8021ee8:	9201      	str	r2, [sp, #4]
 8021eea:	e785      	b.n	8021df8 <_scanf_float+0x158>
 8021eec:	2203      	movs	r2, #3
 8021eee:	e79f      	b.n	8021e30 <_scanf_float+0x190>
 8021ef0:	23c0      	movs	r3, #192	@ 0xc0
 8021ef2:	005b      	lsls	r3, r3, #1
 8021ef4:	0031      	movs	r1, r6
 8021ef6:	58e3      	ldr	r3, [r4, r3]
 8021ef8:	9803      	ldr	r0, [sp, #12]
 8021efa:	4798      	blx	r3
 8021efc:	2800      	cmp	r0, #0
 8021efe:	d100      	bne.n	8021f02 <_scanf_float+0x262>
 8021f00:	e6f1      	b.n	8021ce6 <_scanf_float+0x46>
 8021f02:	e6fe      	b.n	8021d02 <_scanf_float+0x62>
 8021f04:	3f01      	subs	r7, #1
 8021f06:	5963      	ldr	r3, [r4, r5]
 8021f08:	0032      	movs	r2, r6
 8021f0a:	7839      	ldrb	r1, [r7, #0]
 8021f0c:	9803      	ldr	r0, [sp, #12]
 8021f0e:	4798      	blx	r3
 8021f10:	6923      	ldr	r3, [r4, #16]
 8021f12:	3b01      	subs	r3, #1
 8021f14:	6123      	str	r3, [r4, #16]
 8021f16:	e702      	b.n	8021d1e <_scanf_float+0x7e>
 8021f18:	1e6b      	subs	r3, r5, #1
 8021f1a:	2b06      	cmp	r3, #6
 8021f1c:	d80e      	bhi.n	8021f3c <_scanf_float+0x29c>
 8021f1e:	9702      	str	r7, [sp, #8]
 8021f20:	2d02      	cmp	r5, #2
 8021f22:	d920      	bls.n	8021f66 <_scanf_float+0x2c6>
 8021f24:	1beb      	subs	r3, r5, r7
 8021f26:	b2db      	uxtb	r3, r3
 8021f28:	9306      	str	r3, [sp, #24]
 8021f2a:	9b02      	ldr	r3, [sp, #8]
 8021f2c:	9a06      	ldr	r2, [sp, #24]
 8021f2e:	189b      	adds	r3, r3, r2
 8021f30:	b2db      	uxtb	r3, r3
 8021f32:	2b03      	cmp	r3, #3
 8021f34:	d127      	bne.n	8021f86 <_scanf_float+0x2e6>
 8021f36:	3d03      	subs	r5, #3
 8021f38:	b2ed      	uxtb	r5, r5
 8021f3a:	1b7f      	subs	r7, r7, r5
 8021f3c:	6823      	ldr	r3, [r4, #0]
 8021f3e:	05da      	lsls	r2, r3, #23
 8021f40:	d553      	bpl.n	8021fea <_scanf_float+0x34a>
 8021f42:	055b      	lsls	r3, r3, #21
 8021f44:	d536      	bpl.n	8021fb4 <_scanf_float+0x314>
 8021f46:	25be      	movs	r5, #190	@ 0xbe
 8021f48:	006d      	lsls	r5, r5, #1
 8021f4a:	9b04      	ldr	r3, [sp, #16]
 8021f4c:	429f      	cmp	r7, r3
 8021f4e:	d800      	bhi.n	8021f52 <_scanf_float+0x2b2>
 8021f50:	e6e9      	b.n	8021d26 <_scanf_float+0x86>
 8021f52:	3f01      	subs	r7, #1
 8021f54:	5963      	ldr	r3, [r4, r5]
 8021f56:	0032      	movs	r2, r6
 8021f58:	7839      	ldrb	r1, [r7, #0]
 8021f5a:	9803      	ldr	r0, [sp, #12]
 8021f5c:	4798      	blx	r3
 8021f5e:	6923      	ldr	r3, [r4, #16]
 8021f60:	3b01      	subs	r3, #1
 8021f62:	6123      	str	r3, [r4, #16]
 8021f64:	e7f1      	b.n	8021f4a <_scanf_float+0x2aa>
 8021f66:	25be      	movs	r5, #190	@ 0xbe
 8021f68:	006d      	lsls	r5, r5, #1
 8021f6a:	9b04      	ldr	r3, [sp, #16]
 8021f6c:	429f      	cmp	r7, r3
 8021f6e:	d800      	bhi.n	8021f72 <_scanf_float+0x2d2>
 8021f70:	e6d9      	b.n	8021d26 <_scanf_float+0x86>
 8021f72:	3f01      	subs	r7, #1
 8021f74:	5963      	ldr	r3, [r4, r5]
 8021f76:	0032      	movs	r2, r6
 8021f78:	7839      	ldrb	r1, [r7, #0]
 8021f7a:	9803      	ldr	r0, [sp, #12]
 8021f7c:	4798      	blx	r3
 8021f7e:	6923      	ldr	r3, [r4, #16]
 8021f80:	3b01      	subs	r3, #1
 8021f82:	6123      	str	r3, [r4, #16]
 8021f84:	e7f1      	b.n	8021f6a <_scanf_float+0x2ca>
 8021f86:	9b02      	ldr	r3, [sp, #8]
 8021f88:	0032      	movs	r2, r6
 8021f8a:	3b01      	subs	r3, #1
 8021f8c:	7819      	ldrb	r1, [r3, #0]
 8021f8e:	9302      	str	r3, [sp, #8]
 8021f90:	23be      	movs	r3, #190	@ 0xbe
 8021f92:	005b      	lsls	r3, r3, #1
 8021f94:	58e3      	ldr	r3, [r4, r3]
 8021f96:	9803      	ldr	r0, [sp, #12]
 8021f98:	4798      	blx	r3
 8021f9a:	6923      	ldr	r3, [r4, #16]
 8021f9c:	3b01      	subs	r3, #1
 8021f9e:	6123      	str	r3, [r4, #16]
 8021fa0:	e7c3      	b.n	8021f2a <_scanf_float+0x28a>
 8021fa2:	46c0      	nop			@ (mov r8, r8)
 8021fa4:	fffffeff 	.word	0xfffffeff
 8021fa8:	fffffe7f 	.word	0xfffffe7f
 8021fac:	fffff87f 	.word	0xfffff87f
 8021fb0:	fffffd7f 	.word	0xfffffd7f
 8021fb4:	6923      	ldr	r3, [r4, #16]
 8021fb6:	1e7d      	subs	r5, r7, #1
 8021fb8:	7829      	ldrb	r1, [r5, #0]
 8021fba:	3b01      	subs	r3, #1
 8021fbc:	6123      	str	r3, [r4, #16]
 8021fbe:	2965      	cmp	r1, #101	@ 0x65
 8021fc0:	d00c      	beq.n	8021fdc <_scanf_float+0x33c>
 8021fc2:	2945      	cmp	r1, #69	@ 0x45
 8021fc4:	d00a      	beq.n	8021fdc <_scanf_float+0x33c>
 8021fc6:	23be      	movs	r3, #190	@ 0xbe
 8021fc8:	005b      	lsls	r3, r3, #1
 8021fca:	58e3      	ldr	r3, [r4, r3]
 8021fcc:	0032      	movs	r2, r6
 8021fce:	9803      	ldr	r0, [sp, #12]
 8021fd0:	4798      	blx	r3
 8021fd2:	6923      	ldr	r3, [r4, #16]
 8021fd4:	1ebd      	subs	r5, r7, #2
 8021fd6:	3b01      	subs	r3, #1
 8021fd8:	7829      	ldrb	r1, [r5, #0]
 8021fda:	6123      	str	r3, [r4, #16]
 8021fdc:	23be      	movs	r3, #190	@ 0xbe
 8021fde:	005b      	lsls	r3, r3, #1
 8021fe0:	0032      	movs	r2, r6
 8021fe2:	58e3      	ldr	r3, [r4, r3]
 8021fe4:	9803      	ldr	r0, [sp, #12]
 8021fe6:	4798      	blx	r3
 8021fe8:	002f      	movs	r7, r5
 8021fea:	6821      	ldr	r1, [r4, #0]
 8021fec:	2310      	movs	r3, #16
 8021fee:	000a      	movs	r2, r1
 8021ff0:	401a      	ands	r2, r3
 8021ff2:	4219      	tst	r1, r3
 8021ff4:	d001      	beq.n	8021ffa <_scanf_float+0x35a>
 8021ff6:	2000      	movs	r0, #0
 8021ff8:	e696      	b.n	8021d28 <_scanf_float+0x88>
 8021ffa:	21c0      	movs	r1, #192	@ 0xc0
 8021ffc:	703a      	strb	r2, [r7, #0]
 8021ffe:	6823      	ldr	r3, [r4, #0]
 8022000:	00c9      	lsls	r1, r1, #3
 8022002:	400b      	ands	r3, r1
 8022004:	2180      	movs	r1, #128	@ 0x80
 8022006:	00c9      	lsls	r1, r1, #3
 8022008:	428b      	cmp	r3, r1
 802200a:	d126      	bne.n	802205a <_scanf_float+0x3ba>
 802200c:	9b05      	ldr	r3, [sp, #20]
 802200e:	9a01      	ldr	r2, [sp, #4]
 8022010:	4293      	cmp	r3, r2
 8022012:	d00c      	beq.n	802202e <_scanf_float+0x38e>
 8022014:	1a9a      	subs	r2, r3, r2
 8022016:	0023      	movs	r3, r4
 8022018:	3370      	adds	r3, #112	@ 0x70
 802201a:	33ff      	adds	r3, #255	@ 0xff
 802201c:	429f      	cmp	r7, r3
 802201e:	d302      	bcc.n	8022026 <_scanf_float+0x386>
 8022020:	0027      	movs	r7, r4
 8022022:	376f      	adds	r7, #111	@ 0x6f
 8022024:	37ff      	adds	r7, #255	@ 0xff
 8022026:	0038      	movs	r0, r7
 8022028:	4921      	ldr	r1, [pc, #132]	@ (80220b0 <_scanf_float+0x410>)
 802202a:	f000 f94f 	bl	80222cc <siprintf>
 802202e:	2200      	movs	r2, #0
 8022030:	9904      	ldr	r1, [sp, #16]
 8022032:	9803      	ldr	r0, [sp, #12]
 8022034:	f7ff f840 	bl	80210b8 <_strtod_r>
 8022038:	9b07      	ldr	r3, [sp, #28]
 802203a:	6822      	ldr	r2, [r4, #0]
 802203c:	0006      	movs	r6, r0
 802203e:	000f      	movs	r7, r1
 8022040:	681b      	ldr	r3, [r3, #0]
 8022042:	0791      	lsls	r1, r2, #30
 8022044:	d516      	bpl.n	8022074 <_scanf_float+0x3d4>
 8022046:	9907      	ldr	r1, [sp, #28]
 8022048:	1d1a      	adds	r2, r3, #4
 802204a:	600a      	str	r2, [r1, #0]
 802204c:	681b      	ldr	r3, [r3, #0]
 802204e:	601e      	str	r6, [r3, #0]
 8022050:	605f      	str	r7, [r3, #4]
 8022052:	68e3      	ldr	r3, [r4, #12]
 8022054:	3301      	adds	r3, #1
 8022056:	60e3      	str	r3, [r4, #12]
 8022058:	e7cd      	b.n	8021ff6 <_scanf_float+0x356>
 802205a:	9b08      	ldr	r3, [sp, #32]
 802205c:	2b00      	cmp	r3, #0
 802205e:	d0e6      	beq.n	802202e <_scanf_float+0x38e>
 8022060:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022062:	9803      	ldr	r0, [sp, #12]
 8022064:	1c59      	adds	r1, r3, #1
 8022066:	230a      	movs	r3, #10
 8022068:	f7ff f918 	bl	802129c <_strtol_r>
 802206c:	9b08      	ldr	r3, [sp, #32]
 802206e:	9f09      	ldr	r7, [sp, #36]	@ 0x24
 8022070:	1ac2      	subs	r2, r0, r3
 8022072:	e7d0      	b.n	8022016 <_scanf_float+0x376>
 8022074:	1d19      	adds	r1, r3, #4
 8022076:	0752      	lsls	r2, r2, #29
 8022078:	d502      	bpl.n	8022080 <_scanf_float+0x3e0>
 802207a:	9a07      	ldr	r2, [sp, #28]
 802207c:	6011      	str	r1, [r2, #0]
 802207e:	e7e5      	b.n	802204c <_scanf_float+0x3ac>
 8022080:	9a07      	ldr	r2, [sp, #28]
 8022082:	0030      	movs	r0, r6
 8022084:	6011      	str	r1, [r2, #0]
 8022086:	681d      	ldr	r5, [r3, #0]
 8022088:	0032      	movs	r2, r6
 802208a:	003b      	movs	r3, r7
 802208c:	0039      	movs	r1, r7
 802208e:	f7e1 fbbd 	bl	800380c <__aeabi_dcmpun>
 8022092:	2800      	cmp	r0, #0
 8022094:	d004      	beq.n	80220a0 <_scanf_float+0x400>
 8022096:	4807      	ldr	r0, [pc, #28]	@ (80220b4 <_scanf_float+0x414>)
 8022098:	f000 fb34 	bl	8022704 <nanf>
 802209c:	6028      	str	r0, [r5, #0]
 802209e:	e7d8      	b.n	8022052 <_scanf_float+0x3b2>
 80220a0:	0030      	movs	r0, r6
 80220a2:	0039      	movs	r1, r7
 80220a4:	f7e1 fcaa 	bl	80039fc <__aeabi_d2f>
 80220a8:	e7f8      	b.n	802209c <_scanf_float+0x3fc>
 80220aa:	2300      	movs	r3, #0
 80220ac:	9301      	str	r3, [sp, #4]
 80220ae:	e62f      	b.n	8021d10 <_scanf_float+0x70>
 80220b0:	08027d54 	.word	0x08027d54
 80220b4:	08027e0d 	.word	0x08027e0d

080220b8 <std>:
 80220b8:	2300      	movs	r3, #0
 80220ba:	b510      	push	{r4, lr}
 80220bc:	0004      	movs	r4, r0
 80220be:	6003      	str	r3, [r0, #0]
 80220c0:	6043      	str	r3, [r0, #4]
 80220c2:	6083      	str	r3, [r0, #8]
 80220c4:	8181      	strh	r1, [r0, #12]
 80220c6:	6643      	str	r3, [r0, #100]	@ 0x64
 80220c8:	81c2      	strh	r2, [r0, #14]
 80220ca:	6103      	str	r3, [r0, #16]
 80220cc:	6143      	str	r3, [r0, #20]
 80220ce:	6183      	str	r3, [r0, #24]
 80220d0:	0019      	movs	r1, r3
 80220d2:	2208      	movs	r2, #8
 80220d4:	305c      	adds	r0, #92	@ 0x5c
 80220d6:	f000 f9cd 	bl	8022474 <memset>
 80220da:	4b0b      	ldr	r3, [pc, #44]	@ (8022108 <std+0x50>)
 80220dc:	6224      	str	r4, [r4, #32]
 80220de:	6263      	str	r3, [r4, #36]	@ 0x24
 80220e0:	4b0a      	ldr	r3, [pc, #40]	@ (802210c <std+0x54>)
 80220e2:	62a3      	str	r3, [r4, #40]	@ 0x28
 80220e4:	4b0a      	ldr	r3, [pc, #40]	@ (8022110 <std+0x58>)
 80220e6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80220e8:	4b0a      	ldr	r3, [pc, #40]	@ (8022114 <std+0x5c>)
 80220ea:	6323      	str	r3, [r4, #48]	@ 0x30
 80220ec:	4b0a      	ldr	r3, [pc, #40]	@ (8022118 <std+0x60>)
 80220ee:	429c      	cmp	r4, r3
 80220f0:	d005      	beq.n	80220fe <std+0x46>
 80220f2:	4b0a      	ldr	r3, [pc, #40]	@ (802211c <std+0x64>)
 80220f4:	429c      	cmp	r4, r3
 80220f6:	d002      	beq.n	80220fe <std+0x46>
 80220f8:	4b09      	ldr	r3, [pc, #36]	@ (8022120 <std+0x68>)
 80220fa:	429c      	cmp	r4, r3
 80220fc:	d103      	bne.n	8022106 <std+0x4e>
 80220fe:	0020      	movs	r0, r4
 8022100:	3058      	adds	r0, #88	@ 0x58
 8022102:	f000 fae1 	bl	80226c8 <__retarget_lock_init_recursive>
 8022106:	bd10      	pop	{r4, pc}
 8022108:	08022365 	.word	0x08022365
 802210c:	08022391 	.word	0x08022391
 8022110:	080223c9 	.word	0x080223c9
 8022114:	080223f5 	.word	0x080223f5
 8022118:	20006848 	.word	0x20006848
 802211c:	200068b0 	.word	0x200068b0
 8022120:	20006918 	.word	0x20006918

08022124 <stdio_exit_handler>:
 8022124:	b510      	push	{r4, lr}
 8022126:	4a03      	ldr	r2, [pc, #12]	@ (8022134 <stdio_exit_handler+0x10>)
 8022128:	4903      	ldr	r1, [pc, #12]	@ (8022138 <stdio_exit_handler+0x14>)
 802212a:	4804      	ldr	r0, [pc, #16]	@ (802213c <stdio_exit_handler+0x18>)
 802212c:	f000 f86c 	bl	8022208 <_fwalk_sglue>
 8022130:	bd10      	pop	{r4, pc}
 8022132:	46c0      	nop			@ (mov r8, r8)
 8022134:	20000084 	.word	0x20000084
 8022138:	08025349 	.word	0x08025349
 802213c:	20000200 	.word	0x20000200

08022140 <cleanup_stdio>:
 8022140:	6841      	ldr	r1, [r0, #4]
 8022142:	4b0b      	ldr	r3, [pc, #44]	@ (8022170 <cleanup_stdio+0x30>)
 8022144:	b510      	push	{r4, lr}
 8022146:	0004      	movs	r4, r0
 8022148:	4299      	cmp	r1, r3
 802214a:	d001      	beq.n	8022150 <cleanup_stdio+0x10>
 802214c:	f003 f8fc 	bl	8025348 <_fflush_r>
 8022150:	68a1      	ldr	r1, [r4, #8]
 8022152:	4b08      	ldr	r3, [pc, #32]	@ (8022174 <cleanup_stdio+0x34>)
 8022154:	4299      	cmp	r1, r3
 8022156:	d002      	beq.n	802215e <cleanup_stdio+0x1e>
 8022158:	0020      	movs	r0, r4
 802215a:	f003 f8f5 	bl	8025348 <_fflush_r>
 802215e:	68e1      	ldr	r1, [r4, #12]
 8022160:	4b05      	ldr	r3, [pc, #20]	@ (8022178 <cleanup_stdio+0x38>)
 8022162:	4299      	cmp	r1, r3
 8022164:	d002      	beq.n	802216c <cleanup_stdio+0x2c>
 8022166:	0020      	movs	r0, r4
 8022168:	f003 f8ee 	bl	8025348 <_fflush_r>
 802216c:	bd10      	pop	{r4, pc}
 802216e:	46c0      	nop			@ (mov r8, r8)
 8022170:	20006848 	.word	0x20006848
 8022174:	200068b0 	.word	0x200068b0
 8022178:	20006918 	.word	0x20006918

0802217c <global_stdio_init.part.0>:
 802217c:	b510      	push	{r4, lr}
 802217e:	4b09      	ldr	r3, [pc, #36]	@ (80221a4 <global_stdio_init.part.0+0x28>)
 8022180:	4a09      	ldr	r2, [pc, #36]	@ (80221a8 <global_stdio_init.part.0+0x2c>)
 8022182:	2104      	movs	r1, #4
 8022184:	601a      	str	r2, [r3, #0]
 8022186:	4809      	ldr	r0, [pc, #36]	@ (80221ac <global_stdio_init.part.0+0x30>)
 8022188:	2200      	movs	r2, #0
 802218a:	f7ff ff95 	bl	80220b8 <std>
 802218e:	2201      	movs	r2, #1
 8022190:	2109      	movs	r1, #9
 8022192:	4807      	ldr	r0, [pc, #28]	@ (80221b0 <global_stdio_init.part.0+0x34>)
 8022194:	f7ff ff90 	bl	80220b8 <std>
 8022198:	2202      	movs	r2, #2
 802219a:	2112      	movs	r1, #18
 802219c:	4805      	ldr	r0, [pc, #20]	@ (80221b4 <global_stdio_init.part.0+0x38>)
 802219e:	f7ff ff8b 	bl	80220b8 <std>
 80221a2:	bd10      	pop	{r4, pc}
 80221a4:	20006980 	.word	0x20006980
 80221a8:	08022125 	.word	0x08022125
 80221ac:	20006848 	.word	0x20006848
 80221b0:	200068b0 	.word	0x200068b0
 80221b4:	20006918 	.word	0x20006918

080221b8 <__sfp_lock_acquire>:
 80221b8:	b510      	push	{r4, lr}
 80221ba:	4802      	ldr	r0, [pc, #8]	@ (80221c4 <__sfp_lock_acquire+0xc>)
 80221bc:	f000 fa85 	bl	80226ca <__retarget_lock_acquire_recursive>
 80221c0:	bd10      	pop	{r4, pc}
 80221c2:	46c0      	nop			@ (mov r8, r8)
 80221c4:	20006989 	.word	0x20006989

080221c8 <__sfp_lock_release>:
 80221c8:	b510      	push	{r4, lr}
 80221ca:	4802      	ldr	r0, [pc, #8]	@ (80221d4 <__sfp_lock_release+0xc>)
 80221cc:	f000 fa7e 	bl	80226cc <__retarget_lock_release_recursive>
 80221d0:	bd10      	pop	{r4, pc}
 80221d2:	46c0      	nop			@ (mov r8, r8)
 80221d4:	20006989 	.word	0x20006989

080221d8 <__sinit>:
 80221d8:	b510      	push	{r4, lr}
 80221da:	0004      	movs	r4, r0
 80221dc:	f7ff ffec 	bl	80221b8 <__sfp_lock_acquire>
 80221e0:	6a23      	ldr	r3, [r4, #32]
 80221e2:	2b00      	cmp	r3, #0
 80221e4:	d002      	beq.n	80221ec <__sinit+0x14>
 80221e6:	f7ff ffef 	bl	80221c8 <__sfp_lock_release>
 80221ea:	bd10      	pop	{r4, pc}
 80221ec:	4b04      	ldr	r3, [pc, #16]	@ (8022200 <__sinit+0x28>)
 80221ee:	6223      	str	r3, [r4, #32]
 80221f0:	4b04      	ldr	r3, [pc, #16]	@ (8022204 <__sinit+0x2c>)
 80221f2:	681b      	ldr	r3, [r3, #0]
 80221f4:	2b00      	cmp	r3, #0
 80221f6:	d1f6      	bne.n	80221e6 <__sinit+0xe>
 80221f8:	f7ff ffc0 	bl	802217c <global_stdio_init.part.0>
 80221fc:	e7f3      	b.n	80221e6 <__sinit+0xe>
 80221fe:	46c0      	nop			@ (mov r8, r8)
 8022200:	08022141 	.word	0x08022141
 8022204:	20006980 	.word	0x20006980

08022208 <_fwalk_sglue>:
 8022208:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802220a:	0014      	movs	r4, r2
 802220c:	2600      	movs	r6, #0
 802220e:	9000      	str	r0, [sp, #0]
 8022210:	9101      	str	r1, [sp, #4]
 8022212:	68a5      	ldr	r5, [r4, #8]
 8022214:	6867      	ldr	r7, [r4, #4]
 8022216:	3f01      	subs	r7, #1
 8022218:	d504      	bpl.n	8022224 <_fwalk_sglue+0x1c>
 802221a:	6824      	ldr	r4, [r4, #0]
 802221c:	2c00      	cmp	r4, #0
 802221e:	d1f8      	bne.n	8022212 <_fwalk_sglue+0xa>
 8022220:	0030      	movs	r0, r6
 8022222:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8022224:	89ab      	ldrh	r3, [r5, #12]
 8022226:	2b01      	cmp	r3, #1
 8022228:	d908      	bls.n	802223c <_fwalk_sglue+0x34>
 802222a:	220e      	movs	r2, #14
 802222c:	5eab      	ldrsh	r3, [r5, r2]
 802222e:	3301      	adds	r3, #1
 8022230:	d004      	beq.n	802223c <_fwalk_sglue+0x34>
 8022232:	0029      	movs	r1, r5
 8022234:	9800      	ldr	r0, [sp, #0]
 8022236:	9b01      	ldr	r3, [sp, #4]
 8022238:	4798      	blx	r3
 802223a:	4306      	orrs	r6, r0
 802223c:	3568      	adds	r5, #104	@ 0x68
 802223e:	e7ea      	b.n	8022216 <_fwalk_sglue+0xe>

08022240 <iprintf>:
 8022240:	b40f      	push	{r0, r1, r2, r3}
 8022242:	b507      	push	{r0, r1, r2, lr}
 8022244:	4905      	ldr	r1, [pc, #20]	@ (802225c <iprintf+0x1c>)
 8022246:	ab04      	add	r3, sp, #16
 8022248:	6808      	ldr	r0, [r1, #0]
 802224a:	cb04      	ldmia	r3!, {r2}
 802224c:	6881      	ldr	r1, [r0, #8]
 802224e:	9301      	str	r3, [sp, #4]
 8022250:	f002 fd78 	bl	8024d44 <_vfiprintf_r>
 8022254:	b003      	add	sp, #12
 8022256:	bc08      	pop	{r3}
 8022258:	b004      	add	sp, #16
 802225a:	4718      	bx	r3
 802225c:	200001fc 	.word	0x200001fc

08022260 <sniprintf>:
 8022260:	b40c      	push	{r2, r3}
 8022262:	b530      	push	{r4, r5, lr}
 8022264:	4b18      	ldr	r3, [pc, #96]	@ (80222c8 <sniprintf+0x68>)
 8022266:	000c      	movs	r4, r1
 8022268:	681d      	ldr	r5, [r3, #0]
 802226a:	b09d      	sub	sp, #116	@ 0x74
 802226c:	2900      	cmp	r1, #0
 802226e:	da08      	bge.n	8022282 <sniprintf+0x22>
 8022270:	238b      	movs	r3, #139	@ 0x8b
 8022272:	2001      	movs	r0, #1
 8022274:	602b      	str	r3, [r5, #0]
 8022276:	4240      	negs	r0, r0
 8022278:	b01d      	add	sp, #116	@ 0x74
 802227a:	bc30      	pop	{r4, r5}
 802227c:	bc08      	pop	{r3}
 802227e:	b002      	add	sp, #8
 8022280:	4718      	bx	r3
 8022282:	2382      	movs	r3, #130	@ 0x82
 8022284:	466a      	mov	r2, sp
 8022286:	009b      	lsls	r3, r3, #2
 8022288:	8293      	strh	r3, [r2, #20]
 802228a:	2300      	movs	r3, #0
 802228c:	9002      	str	r0, [sp, #8]
 802228e:	931b      	str	r3, [sp, #108]	@ 0x6c
 8022290:	9006      	str	r0, [sp, #24]
 8022292:	4299      	cmp	r1, r3
 8022294:	d000      	beq.n	8022298 <sniprintf+0x38>
 8022296:	1e4b      	subs	r3, r1, #1
 8022298:	9304      	str	r3, [sp, #16]
 802229a:	9307      	str	r3, [sp, #28]
 802229c:	2301      	movs	r3, #1
 802229e:	466a      	mov	r2, sp
 80222a0:	425b      	negs	r3, r3
 80222a2:	82d3      	strh	r3, [r2, #22]
 80222a4:	0028      	movs	r0, r5
 80222a6:	ab21      	add	r3, sp, #132	@ 0x84
 80222a8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80222aa:	a902      	add	r1, sp, #8
 80222ac:	9301      	str	r3, [sp, #4]
 80222ae:	f002 fa63 	bl	8024778 <_svfiprintf_r>
 80222b2:	1c43      	adds	r3, r0, #1
 80222b4:	da01      	bge.n	80222ba <sniprintf+0x5a>
 80222b6:	238b      	movs	r3, #139	@ 0x8b
 80222b8:	602b      	str	r3, [r5, #0]
 80222ba:	2c00      	cmp	r4, #0
 80222bc:	d0dc      	beq.n	8022278 <sniprintf+0x18>
 80222be:	2200      	movs	r2, #0
 80222c0:	9b02      	ldr	r3, [sp, #8]
 80222c2:	701a      	strb	r2, [r3, #0]
 80222c4:	e7d8      	b.n	8022278 <sniprintf+0x18>
 80222c6:	46c0      	nop			@ (mov r8, r8)
 80222c8:	200001fc 	.word	0x200001fc

080222cc <siprintf>:
 80222cc:	b40e      	push	{r1, r2, r3}
 80222ce:	b510      	push	{r4, lr}
 80222d0:	2400      	movs	r4, #0
 80222d2:	490c      	ldr	r1, [pc, #48]	@ (8022304 <siprintf+0x38>)
 80222d4:	b09d      	sub	sp, #116	@ 0x74
 80222d6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80222d8:	9002      	str	r0, [sp, #8]
 80222da:	9006      	str	r0, [sp, #24]
 80222dc:	9107      	str	r1, [sp, #28]
 80222de:	9104      	str	r1, [sp, #16]
 80222e0:	4809      	ldr	r0, [pc, #36]	@ (8022308 <siprintf+0x3c>)
 80222e2:	490a      	ldr	r1, [pc, #40]	@ (802230c <siprintf+0x40>)
 80222e4:	cb04      	ldmia	r3!, {r2}
 80222e6:	9105      	str	r1, [sp, #20]
 80222e8:	6800      	ldr	r0, [r0, #0]
 80222ea:	a902      	add	r1, sp, #8
 80222ec:	9301      	str	r3, [sp, #4]
 80222ee:	941b      	str	r4, [sp, #108]	@ 0x6c
 80222f0:	f002 fa42 	bl	8024778 <_svfiprintf_r>
 80222f4:	9b02      	ldr	r3, [sp, #8]
 80222f6:	701c      	strb	r4, [r3, #0]
 80222f8:	b01d      	add	sp, #116	@ 0x74
 80222fa:	bc10      	pop	{r4}
 80222fc:	bc08      	pop	{r3}
 80222fe:	b003      	add	sp, #12
 8022300:	4718      	bx	r3
 8022302:	46c0      	nop			@ (mov r8, r8)
 8022304:	7fffffff 	.word	0x7fffffff
 8022308:	200001fc 	.word	0x200001fc
 802230c:	ffff0208 	.word	0xffff0208

08022310 <siscanf>:
 8022310:	b40e      	push	{r1, r2, r3}
 8022312:	b570      	push	{r4, r5, r6, lr}
 8022314:	2381      	movs	r3, #129	@ 0x81
 8022316:	b09d      	sub	sp, #116	@ 0x74
 8022318:	466a      	mov	r2, sp
 802231a:	2500      	movs	r5, #0
 802231c:	ac21      	add	r4, sp, #132	@ 0x84
 802231e:	009b      	lsls	r3, r3, #2
 8022320:	cc40      	ldmia	r4!, {r6}
 8022322:	8293      	strh	r3, [r2, #20]
 8022324:	951b      	str	r5, [sp, #108]	@ 0x6c
 8022326:	9002      	str	r0, [sp, #8]
 8022328:	9006      	str	r0, [sp, #24]
 802232a:	f7dd fef7 	bl	800011c <strlen>
 802232e:	4b0b      	ldr	r3, [pc, #44]	@ (802235c <siscanf+0x4c>)
 8022330:	466a      	mov	r2, sp
 8022332:	930b      	str	r3, [sp, #44]	@ 0x2c
 8022334:	2301      	movs	r3, #1
 8022336:	9003      	str	r0, [sp, #12]
 8022338:	9007      	str	r0, [sp, #28]
 802233a:	4809      	ldr	r0, [pc, #36]	@ (8022360 <siscanf+0x50>)
 802233c:	425b      	negs	r3, r3
 802233e:	82d3      	strh	r3, [r2, #22]
 8022340:	a902      	add	r1, sp, #8
 8022342:	0023      	movs	r3, r4
 8022344:	0032      	movs	r2, r6
 8022346:	6800      	ldr	r0, [r0, #0]
 8022348:	950f      	str	r5, [sp, #60]	@ 0x3c
 802234a:	9514      	str	r5, [sp, #80]	@ 0x50
 802234c:	9401      	str	r4, [sp, #4]
 802234e:	f002 fb6d 	bl	8024a2c <__ssvfiscanf_r>
 8022352:	b01d      	add	sp, #116	@ 0x74
 8022354:	bc70      	pop	{r4, r5, r6}
 8022356:	bc08      	pop	{r3}
 8022358:	b003      	add	sp, #12
 802235a:	4718      	bx	r3
 802235c:	0802238d 	.word	0x0802238d
 8022360:	200001fc 	.word	0x200001fc

08022364 <__sread>:
 8022364:	b570      	push	{r4, r5, r6, lr}
 8022366:	000c      	movs	r4, r1
 8022368:	250e      	movs	r5, #14
 802236a:	5f49      	ldrsh	r1, [r1, r5]
 802236c:	f000 f95a 	bl	8022624 <_read_r>
 8022370:	2800      	cmp	r0, #0
 8022372:	db03      	blt.n	802237c <__sread+0x18>
 8022374:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8022376:	181b      	adds	r3, r3, r0
 8022378:	6563      	str	r3, [r4, #84]	@ 0x54
 802237a:	bd70      	pop	{r4, r5, r6, pc}
 802237c:	89a3      	ldrh	r3, [r4, #12]
 802237e:	4a02      	ldr	r2, [pc, #8]	@ (8022388 <__sread+0x24>)
 8022380:	4013      	ands	r3, r2
 8022382:	81a3      	strh	r3, [r4, #12]
 8022384:	e7f9      	b.n	802237a <__sread+0x16>
 8022386:	46c0      	nop			@ (mov r8, r8)
 8022388:	ffffefff 	.word	0xffffefff

0802238c <__seofread>:
 802238c:	2000      	movs	r0, #0
 802238e:	4770      	bx	lr

08022390 <__swrite>:
 8022390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8022392:	001f      	movs	r7, r3
 8022394:	898b      	ldrh	r3, [r1, #12]
 8022396:	0005      	movs	r5, r0
 8022398:	000c      	movs	r4, r1
 802239a:	0016      	movs	r6, r2
 802239c:	05db      	lsls	r3, r3, #23
 802239e:	d505      	bpl.n	80223ac <__swrite+0x1c>
 80223a0:	230e      	movs	r3, #14
 80223a2:	5ec9      	ldrsh	r1, [r1, r3]
 80223a4:	2200      	movs	r2, #0
 80223a6:	2302      	movs	r3, #2
 80223a8:	f000 f928 	bl	80225fc <_lseek_r>
 80223ac:	89a3      	ldrh	r3, [r4, #12]
 80223ae:	4a05      	ldr	r2, [pc, #20]	@ (80223c4 <__swrite+0x34>)
 80223b0:	0028      	movs	r0, r5
 80223b2:	4013      	ands	r3, r2
 80223b4:	81a3      	strh	r3, [r4, #12]
 80223b6:	0032      	movs	r2, r6
 80223b8:	230e      	movs	r3, #14
 80223ba:	5ee1      	ldrsh	r1, [r4, r3]
 80223bc:	003b      	movs	r3, r7
 80223be:	f000 f945 	bl	802264c <_write_r>
 80223c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80223c4:	ffffefff 	.word	0xffffefff

080223c8 <__sseek>:
 80223c8:	b570      	push	{r4, r5, r6, lr}
 80223ca:	000c      	movs	r4, r1
 80223cc:	250e      	movs	r5, #14
 80223ce:	5f49      	ldrsh	r1, [r1, r5]
 80223d0:	f000 f914 	bl	80225fc <_lseek_r>
 80223d4:	89a3      	ldrh	r3, [r4, #12]
 80223d6:	1c42      	adds	r2, r0, #1
 80223d8:	d103      	bne.n	80223e2 <__sseek+0x1a>
 80223da:	4a05      	ldr	r2, [pc, #20]	@ (80223f0 <__sseek+0x28>)
 80223dc:	4013      	ands	r3, r2
 80223de:	81a3      	strh	r3, [r4, #12]
 80223e0:	bd70      	pop	{r4, r5, r6, pc}
 80223e2:	2280      	movs	r2, #128	@ 0x80
 80223e4:	0152      	lsls	r2, r2, #5
 80223e6:	4313      	orrs	r3, r2
 80223e8:	81a3      	strh	r3, [r4, #12]
 80223ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80223ec:	e7f8      	b.n	80223e0 <__sseek+0x18>
 80223ee:	46c0      	nop			@ (mov r8, r8)
 80223f0:	ffffefff 	.word	0xffffefff

080223f4 <__sclose>:
 80223f4:	b510      	push	{r4, lr}
 80223f6:	230e      	movs	r3, #14
 80223f8:	5ec9      	ldrsh	r1, [r1, r3]
 80223fa:	f000 f8ed 	bl	80225d8 <_close_r>
 80223fe:	bd10      	pop	{r4, pc}

08022400 <_vsniprintf_r>:
 8022400:	b530      	push	{r4, r5, lr}
 8022402:	0005      	movs	r5, r0
 8022404:	0014      	movs	r4, r2
 8022406:	0008      	movs	r0, r1
 8022408:	001a      	movs	r2, r3
 802240a:	b09b      	sub	sp, #108	@ 0x6c
 802240c:	2c00      	cmp	r4, #0
 802240e:	da05      	bge.n	802241c <_vsniprintf_r+0x1c>
 8022410:	238b      	movs	r3, #139	@ 0x8b
 8022412:	2001      	movs	r0, #1
 8022414:	602b      	str	r3, [r5, #0]
 8022416:	4240      	negs	r0, r0
 8022418:	b01b      	add	sp, #108	@ 0x6c
 802241a:	bd30      	pop	{r4, r5, pc}
 802241c:	2382      	movs	r3, #130	@ 0x82
 802241e:	4669      	mov	r1, sp
 8022420:	009b      	lsls	r3, r3, #2
 8022422:	818b      	strh	r3, [r1, #12]
 8022424:	2100      	movs	r1, #0
 8022426:	9000      	str	r0, [sp, #0]
 8022428:	9119      	str	r1, [sp, #100]	@ 0x64
 802242a:	9004      	str	r0, [sp, #16]
 802242c:	428c      	cmp	r4, r1
 802242e:	d000      	beq.n	8022432 <_vsniprintf_r+0x32>
 8022430:	1e61      	subs	r1, r4, #1
 8022432:	2301      	movs	r3, #1
 8022434:	9102      	str	r1, [sp, #8]
 8022436:	9105      	str	r1, [sp, #20]
 8022438:	4669      	mov	r1, sp
 802243a:	425b      	negs	r3, r3
 802243c:	81cb      	strh	r3, [r1, #14]
 802243e:	0028      	movs	r0, r5
 8022440:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8022442:	f002 f999 	bl	8024778 <_svfiprintf_r>
 8022446:	1c43      	adds	r3, r0, #1
 8022448:	da01      	bge.n	802244e <_vsniprintf_r+0x4e>
 802244a:	238b      	movs	r3, #139	@ 0x8b
 802244c:	602b      	str	r3, [r5, #0]
 802244e:	2c00      	cmp	r4, #0
 8022450:	d0e2      	beq.n	8022418 <_vsniprintf_r+0x18>
 8022452:	2200      	movs	r2, #0
 8022454:	9b00      	ldr	r3, [sp, #0]
 8022456:	701a      	strb	r2, [r3, #0]
 8022458:	e7de      	b.n	8022418 <_vsniprintf_r+0x18>
	...

0802245c <vsniprintf>:
 802245c:	b513      	push	{r0, r1, r4, lr}
 802245e:	4c04      	ldr	r4, [pc, #16]	@ (8022470 <vsniprintf+0x14>)
 8022460:	9300      	str	r3, [sp, #0]
 8022462:	0013      	movs	r3, r2
 8022464:	000a      	movs	r2, r1
 8022466:	0001      	movs	r1, r0
 8022468:	6820      	ldr	r0, [r4, #0]
 802246a:	f7ff ffc9 	bl	8022400 <_vsniprintf_r>
 802246e:	bd16      	pop	{r1, r2, r4, pc}
 8022470:	200001fc 	.word	0x200001fc

08022474 <memset>:
 8022474:	0003      	movs	r3, r0
 8022476:	1882      	adds	r2, r0, r2
 8022478:	4293      	cmp	r3, r2
 802247a:	d100      	bne.n	802247e <memset+0xa>
 802247c:	4770      	bx	lr
 802247e:	7019      	strb	r1, [r3, #0]
 8022480:	3301      	adds	r3, #1
 8022482:	e7f9      	b.n	8022478 <memset+0x4>

08022484 <strncmp>:
 8022484:	b530      	push	{r4, r5, lr}
 8022486:	0005      	movs	r5, r0
 8022488:	1e10      	subs	r0, r2, #0
 802248a:	d00b      	beq.n	80224a4 <strncmp+0x20>
 802248c:	2400      	movs	r4, #0
 802248e:	3a01      	subs	r2, #1
 8022490:	5d2b      	ldrb	r3, [r5, r4]
 8022492:	5d08      	ldrb	r0, [r1, r4]
 8022494:	4283      	cmp	r3, r0
 8022496:	d104      	bne.n	80224a2 <strncmp+0x1e>
 8022498:	4294      	cmp	r4, r2
 802249a:	d002      	beq.n	80224a2 <strncmp+0x1e>
 802249c:	3401      	adds	r4, #1
 802249e:	2b00      	cmp	r3, #0
 80224a0:	d1f6      	bne.n	8022490 <strncmp+0xc>
 80224a2:	1a18      	subs	r0, r3, r0
 80224a4:	bd30      	pop	{r4, r5, pc}

080224a6 <strncpy>:
 80224a6:	0003      	movs	r3, r0
 80224a8:	b530      	push	{r4, r5, lr}
 80224aa:	001d      	movs	r5, r3
 80224ac:	2a00      	cmp	r2, #0
 80224ae:	d006      	beq.n	80224be <strncpy+0x18>
 80224b0:	780c      	ldrb	r4, [r1, #0]
 80224b2:	3a01      	subs	r2, #1
 80224b4:	3301      	adds	r3, #1
 80224b6:	702c      	strb	r4, [r5, #0]
 80224b8:	3101      	adds	r1, #1
 80224ba:	2c00      	cmp	r4, #0
 80224bc:	d1f5      	bne.n	80224aa <strncpy+0x4>
 80224be:	2100      	movs	r1, #0
 80224c0:	189a      	adds	r2, r3, r2
 80224c2:	4293      	cmp	r3, r2
 80224c4:	d100      	bne.n	80224c8 <strncpy+0x22>
 80224c6:	bd30      	pop	{r4, r5, pc}
 80224c8:	7019      	strb	r1, [r3, #0]
 80224ca:	3301      	adds	r3, #1
 80224cc:	e7f9      	b.n	80224c2 <strncpy+0x1c>

080224ce <strnlen>:
 80224ce:	0003      	movs	r3, r0
 80224d0:	1841      	adds	r1, r0, r1
 80224d2:	428b      	cmp	r3, r1
 80224d4:	d002      	beq.n	80224dc <strnlen+0xe>
 80224d6:	781a      	ldrb	r2, [r3, #0]
 80224d8:	2a00      	cmp	r2, #0
 80224da:	d101      	bne.n	80224e0 <strnlen+0x12>
 80224dc:	1a18      	subs	r0, r3, r0
 80224de:	4770      	bx	lr
 80224e0:	3301      	adds	r3, #1
 80224e2:	e7f6      	b.n	80224d2 <strnlen+0x4>

080224e4 <strtok>:
 80224e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80224e6:	4b16      	ldr	r3, [pc, #88]	@ (8022540 <strtok+0x5c>)
 80224e8:	0005      	movs	r5, r0
 80224ea:	681f      	ldr	r7, [r3, #0]
 80224ec:	000e      	movs	r6, r1
 80224ee:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 80224f0:	2c00      	cmp	r4, #0
 80224f2:	d11d      	bne.n	8022530 <strtok+0x4c>
 80224f4:	2050      	movs	r0, #80	@ 0x50
 80224f6:	f001 fb41 	bl	8023b7c <malloc>
 80224fa:	1e02      	subs	r2, r0, #0
 80224fc:	6478      	str	r0, [r7, #68]	@ 0x44
 80224fe:	d104      	bne.n	802250a <strtok+0x26>
 8022500:	215b      	movs	r1, #91	@ 0x5b
 8022502:	4b10      	ldr	r3, [pc, #64]	@ (8022544 <strtok+0x60>)
 8022504:	4810      	ldr	r0, [pc, #64]	@ (8022548 <strtok+0x64>)
 8022506:	f000 f901 	bl	802270c <__assert_func>
 802250a:	6004      	str	r4, [r0, #0]
 802250c:	6044      	str	r4, [r0, #4]
 802250e:	6084      	str	r4, [r0, #8]
 8022510:	60c4      	str	r4, [r0, #12]
 8022512:	6104      	str	r4, [r0, #16]
 8022514:	6144      	str	r4, [r0, #20]
 8022516:	6184      	str	r4, [r0, #24]
 8022518:	6284      	str	r4, [r0, #40]	@ 0x28
 802251a:	62c4      	str	r4, [r0, #44]	@ 0x2c
 802251c:	6304      	str	r4, [r0, #48]	@ 0x30
 802251e:	6344      	str	r4, [r0, #52]	@ 0x34
 8022520:	6384      	str	r4, [r0, #56]	@ 0x38
 8022522:	63c4      	str	r4, [r0, #60]	@ 0x3c
 8022524:	6404      	str	r4, [r0, #64]	@ 0x40
 8022526:	6444      	str	r4, [r0, #68]	@ 0x44
 8022528:	6484      	str	r4, [r0, #72]	@ 0x48
 802252a:	64c4      	str	r4, [r0, #76]	@ 0x4c
 802252c:	7704      	strb	r4, [r0, #28]
 802252e:	6244      	str	r4, [r0, #36]	@ 0x24
 8022530:	0031      	movs	r1, r6
 8022532:	0028      	movs	r0, r5
 8022534:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8022536:	2301      	movs	r3, #1
 8022538:	f000 f808 	bl	802254c <__strtok_r>
 802253c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 802253e:	46c0      	nop			@ (mov r8, r8)
 8022540:	200001fc 	.word	0x200001fc
 8022544:	08027d59 	.word	0x08027d59
 8022548:	08027d70 	.word	0x08027d70

0802254c <__strtok_r>:
 802254c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802254e:	1e04      	subs	r4, r0, #0
 8022550:	d102      	bne.n	8022558 <__strtok_r+0xc>
 8022552:	6814      	ldr	r4, [r2, #0]
 8022554:	2c00      	cmp	r4, #0
 8022556:	d009      	beq.n	802256c <__strtok_r+0x20>
 8022558:	0020      	movs	r0, r4
 802255a:	000e      	movs	r6, r1
 802255c:	7805      	ldrb	r5, [r0, #0]
 802255e:	3401      	adds	r4, #1
 8022560:	7837      	ldrb	r7, [r6, #0]
 8022562:	2f00      	cmp	r7, #0
 8022564:	d104      	bne.n	8022570 <__strtok_r+0x24>
 8022566:	2d00      	cmp	r5, #0
 8022568:	d10d      	bne.n	8022586 <__strtok_r+0x3a>
 802256a:	6015      	str	r5, [r2, #0]
 802256c:	2000      	movs	r0, #0
 802256e:	e006      	b.n	802257e <__strtok_r+0x32>
 8022570:	3601      	adds	r6, #1
 8022572:	42bd      	cmp	r5, r7
 8022574:	d1f4      	bne.n	8022560 <__strtok_r+0x14>
 8022576:	2b00      	cmp	r3, #0
 8022578:	d1ee      	bne.n	8022558 <__strtok_r+0xc>
 802257a:	6014      	str	r4, [r2, #0]
 802257c:	7003      	strb	r3, [r0, #0]
 802257e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022580:	3301      	adds	r3, #1
 8022582:	2d00      	cmp	r5, #0
 8022584:	d103      	bne.n	802258e <__strtok_r+0x42>
 8022586:	0026      	movs	r6, r4
 8022588:	000b      	movs	r3, r1
 802258a:	7837      	ldrb	r7, [r6, #0]
 802258c:	3401      	adds	r4, #1
 802258e:	781d      	ldrb	r5, [r3, #0]
 8022590:	42af      	cmp	r7, r5
 8022592:	d1f5      	bne.n	8022580 <__strtok_r+0x34>
 8022594:	2300      	movs	r3, #0
 8022596:	0019      	movs	r1, r3
 8022598:	429f      	cmp	r7, r3
 802259a:	d001      	beq.n	80225a0 <__strtok_r+0x54>
 802259c:	0023      	movs	r3, r4
 802259e:	7031      	strb	r1, [r6, #0]
 80225a0:	6013      	str	r3, [r2, #0]
 80225a2:	e7ec      	b.n	802257e <__strtok_r+0x32>

080225a4 <strstr>:
 80225a4:	780a      	ldrb	r2, [r1, #0]
 80225a6:	b530      	push	{r4, r5, lr}
 80225a8:	2a00      	cmp	r2, #0
 80225aa:	d10c      	bne.n	80225c6 <strstr+0x22>
 80225ac:	bd30      	pop	{r4, r5, pc}
 80225ae:	429a      	cmp	r2, r3
 80225b0:	d108      	bne.n	80225c4 <strstr+0x20>
 80225b2:	2301      	movs	r3, #1
 80225b4:	5ccc      	ldrb	r4, [r1, r3]
 80225b6:	2c00      	cmp	r4, #0
 80225b8:	d0f8      	beq.n	80225ac <strstr+0x8>
 80225ba:	5cc5      	ldrb	r5, [r0, r3]
 80225bc:	42a5      	cmp	r5, r4
 80225be:	d101      	bne.n	80225c4 <strstr+0x20>
 80225c0:	3301      	adds	r3, #1
 80225c2:	e7f7      	b.n	80225b4 <strstr+0x10>
 80225c4:	3001      	adds	r0, #1
 80225c6:	7803      	ldrb	r3, [r0, #0]
 80225c8:	2b00      	cmp	r3, #0
 80225ca:	d1f0      	bne.n	80225ae <strstr+0xa>
 80225cc:	0018      	movs	r0, r3
 80225ce:	e7ed      	b.n	80225ac <strstr+0x8>

080225d0 <_localeconv_r>:
 80225d0:	4800      	ldr	r0, [pc, #0]	@ (80225d4 <_localeconv_r+0x4>)
 80225d2:	4770      	bx	lr
 80225d4:	20000180 	.word	0x20000180

080225d8 <_close_r>:
 80225d8:	2300      	movs	r3, #0
 80225da:	b570      	push	{r4, r5, r6, lr}
 80225dc:	4d06      	ldr	r5, [pc, #24]	@ (80225f8 <_close_r+0x20>)
 80225de:	0004      	movs	r4, r0
 80225e0:	0008      	movs	r0, r1
 80225e2:	602b      	str	r3, [r5, #0]
 80225e4:	f7e2 fd7a 	bl	80050dc <_close>
 80225e8:	1c43      	adds	r3, r0, #1
 80225ea:	d103      	bne.n	80225f4 <_close_r+0x1c>
 80225ec:	682b      	ldr	r3, [r5, #0]
 80225ee:	2b00      	cmp	r3, #0
 80225f0:	d000      	beq.n	80225f4 <_close_r+0x1c>
 80225f2:	6023      	str	r3, [r4, #0]
 80225f4:	bd70      	pop	{r4, r5, r6, pc}
 80225f6:	46c0      	nop			@ (mov r8, r8)
 80225f8:	20006984 	.word	0x20006984

080225fc <_lseek_r>:
 80225fc:	b570      	push	{r4, r5, r6, lr}
 80225fe:	0004      	movs	r4, r0
 8022600:	0008      	movs	r0, r1
 8022602:	0011      	movs	r1, r2
 8022604:	001a      	movs	r2, r3
 8022606:	2300      	movs	r3, #0
 8022608:	4d05      	ldr	r5, [pc, #20]	@ (8022620 <_lseek_r+0x24>)
 802260a:	602b      	str	r3, [r5, #0]
 802260c:	f7e2 fd87 	bl	800511e <_lseek>
 8022610:	1c43      	adds	r3, r0, #1
 8022612:	d103      	bne.n	802261c <_lseek_r+0x20>
 8022614:	682b      	ldr	r3, [r5, #0]
 8022616:	2b00      	cmp	r3, #0
 8022618:	d000      	beq.n	802261c <_lseek_r+0x20>
 802261a:	6023      	str	r3, [r4, #0]
 802261c:	bd70      	pop	{r4, r5, r6, pc}
 802261e:	46c0      	nop			@ (mov r8, r8)
 8022620:	20006984 	.word	0x20006984

08022624 <_read_r>:
 8022624:	b570      	push	{r4, r5, r6, lr}
 8022626:	0004      	movs	r4, r0
 8022628:	0008      	movs	r0, r1
 802262a:	0011      	movs	r1, r2
 802262c:	001a      	movs	r2, r3
 802262e:	2300      	movs	r3, #0
 8022630:	4d05      	ldr	r5, [pc, #20]	@ (8022648 <_read_r+0x24>)
 8022632:	602b      	str	r3, [r5, #0]
 8022634:	f7e2 fd19 	bl	800506a <_read>
 8022638:	1c43      	adds	r3, r0, #1
 802263a:	d103      	bne.n	8022644 <_read_r+0x20>
 802263c:	682b      	ldr	r3, [r5, #0]
 802263e:	2b00      	cmp	r3, #0
 8022640:	d000      	beq.n	8022644 <_read_r+0x20>
 8022642:	6023      	str	r3, [r4, #0]
 8022644:	bd70      	pop	{r4, r5, r6, pc}
 8022646:	46c0      	nop			@ (mov r8, r8)
 8022648:	20006984 	.word	0x20006984

0802264c <_write_r>:
 802264c:	b570      	push	{r4, r5, r6, lr}
 802264e:	0004      	movs	r4, r0
 8022650:	0008      	movs	r0, r1
 8022652:	0011      	movs	r1, r2
 8022654:	001a      	movs	r2, r3
 8022656:	2300      	movs	r3, #0
 8022658:	4d05      	ldr	r5, [pc, #20]	@ (8022670 <_write_r+0x24>)
 802265a:	602b      	str	r3, [r5, #0]
 802265c:	f7e2 fd22 	bl	80050a4 <_write>
 8022660:	1c43      	adds	r3, r0, #1
 8022662:	d103      	bne.n	802266c <_write_r+0x20>
 8022664:	682b      	ldr	r3, [r5, #0]
 8022666:	2b00      	cmp	r3, #0
 8022668:	d000      	beq.n	802266c <_write_r+0x20>
 802266a:	6023      	str	r3, [r4, #0]
 802266c:	bd70      	pop	{r4, r5, r6, pc}
 802266e:	46c0      	nop			@ (mov r8, r8)
 8022670:	20006984 	.word	0x20006984

08022674 <__errno>:
 8022674:	4b01      	ldr	r3, [pc, #4]	@ (802267c <__errno+0x8>)
 8022676:	6818      	ldr	r0, [r3, #0]
 8022678:	4770      	bx	lr
 802267a:	46c0      	nop			@ (mov r8, r8)
 802267c:	200001fc 	.word	0x200001fc

08022680 <__libc_init_array>:
 8022680:	b570      	push	{r4, r5, r6, lr}
 8022682:	2600      	movs	r6, #0
 8022684:	4c0c      	ldr	r4, [pc, #48]	@ (80226b8 <__libc_init_array+0x38>)
 8022686:	4d0d      	ldr	r5, [pc, #52]	@ (80226bc <__libc_init_array+0x3c>)
 8022688:	1b64      	subs	r4, r4, r5
 802268a:	10a4      	asrs	r4, r4, #2
 802268c:	42a6      	cmp	r6, r4
 802268e:	d109      	bne.n	80226a4 <__libc_init_array+0x24>
 8022690:	2600      	movs	r6, #0
 8022692:	f003 fbc9 	bl	8025e28 <_init>
 8022696:	4c0a      	ldr	r4, [pc, #40]	@ (80226c0 <__libc_init_array+0x40>)
 8022698:	4d0a      	ldr	r5, [pc, #40]	@ (80226c4 <__libc_init_array+0x44>)
 802269a:	1b64      	subs	r4, r4, r5
 802269c:	10a4      	asrs	r4, r4, #2
 802269e:	42a6      	cmp	r6, r4
 80226a0:	d105      	bne.n	80226ae <__libc_init_array+0x2e>
 80226a2:	bd70      	pop	{r4, r5, r6, pc}
 80226a4:	00b3      	lsls	r3, r6, #2
 80226a6:	58eb      	ldr	r3, [r5, r3]
 80226a8:	4798      	blx	r3
 80226aa:	3601      	adds	r6, #1
 80226ac:	e7ee      	b.n	802268c <__libc_init_array+0xc>
 80226ae:	00b3      	lsls	r3, r6, #2
 80226b0:	58eb      	ldr	r3, [r5, r3]
 80226b2:	4798      	blx	r3
 80226b4:	3601      	adds	r6, #1
 80226b6:	e7f2      	b.n	802269e <__libc_init_array+0x1e>
 80226b8:	080281d8 	.word	0x080281d8
 80226bc:	080281d8 	.word	0x080281d8
 80226c0:	080281dc 	.word	0x080281dc
 80226c4:	080281d8 	.word	0x080281d8

080226c8 <__retarget_lock_init_recursive>:
 80226c8:	4770      	bx	lr

080226ca <__retarget_lock_acquire_recursive>:
 80226ca:	4770      	bx	lr

080226cc <__retarget_lock_release_recursive>:
 80226cc:	4770      	bx	lr

080226ce <memchr>:
 80226ce:	b2c9      	uxtb	r1, r1
 80226d0:	1882      	adds	r2, r0, r2
 80226d2:	4290      	cmp	r0, r2
 80226d4:	d101      	bne.n	80226da <memchr+0xc>
 80226d6:	2000      	movs	r0, #0
 80226d8:	4770      	bx	lr
 80226da:	7803      	ldrb	r3, [r0, #0]
 80226dc:	428b      	cmp	r3, r1
 80226de:	d0fb      	beq.n	80226d8 <memchr+0xa>
 80226e0:	3001      	adds	r0, #1
 80226e2:	e7f6      	b.n	80226d2 <memchr+0x4>

080226e4 <memcpy>:
 80226e4:	2300      	movs	r3, #0
 80226e6:	b510      	push	{r4, lr}
 80226e8:	429a      	cmp	r2, r3
 80226ea:	d100      	bne.n	80226ee <memcpy+0xa>
 80226ec:	bd10      	pop	{r4, pc}
 80226ee:	5ccc      	ldrb	r4, [r1, r3]
 80226f0:	54c4      	strb	r4, [r0, r3]
 80226f2:	3301      	adds	r3, #1
 80226f4:	e7f8      	b.n	80226e8 <memcpy+0x4>
	...

080226f8 <nan>:
 80226f8:	2000      	movs	r0, #0
 80226fa:	4901      	ldr	r1, [pc, #4]	@ (8022700 <nan+0x8>)
 80226fc:	4770      	bx	lr
 80226fe:	46c0      	nop			@ (mov r8, r8)
 8022700:	7ff80000 	.word	0x7ff80000

08022704 <nanf>:
 8022704:	4800      	ldr	r0, [pc, #0]	@ (8022708 <nanf+0x4>)
 8022706:	4770      	bx	lr
 8022708:	7fc00000 	.word	0x7fc00000

0802270c <__assert_func>:
 802270c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 802270e:	0014      	movs	r4, r2
 8022710:	001a      	movs	r2, r3
 8022712:	4b09      	ldr	r3, [pc, #36]	@ (8022738 <__assert_func+0x2c>)
 8022714:	0005      	movs	r5, r0
 8022716:	681b      	ldr	r3, [r3, #0]
 8022718:	000e      	movs	r6, r1
 802271a:	68d8      	ldr	r0, [r3, #12]
 802271c:	4b07      	ldr	r3, [pc, #28]	@ (802273c <__assert_func+0x30>)
 802271e:	2c00      	cmp	r4, #0
 8022720:	d101      	bne.n	8022726 <__assert_func+0x1a>
 8022722:	4b07      	ldr	r3, [pc, #28]	@ (8022740 <__assert_func+0x34>)
 8022724:	001c      	movs	r4, r3
 8022726:	4907      	ldr	r1, [pc, #28]	@ (8022744 <__assert_func+0x38>)
 8022728:	9301      	str	r3, [sp, #4]
 802272a:	9402      	str	r4, [sp, #8]
 802272c:	002b      	movs	r3, r5
 802272e:	9600      	str	r6, [sp, #0]
 8022730:	f002 fe36 	bl	80253a0 <fiprintf>
 8022734:	f002 ff80 	bl	8025638 <abort>
 8022738:	200001fc 	.word	0x200001fc
 802273c:	08027dd2 	.word	0x08027dd2
 8022740:	08027e0d 	.word	0x08027e0d
 8022744:	08027ddf 	.word	0x08027ddf

08022748 <quorem>:
 8022748:	b5f0      	push	{r4, r5, r6, r7, lr}
 802274a:	6903      	ldr	r3, [r0, #16]
 802274c:	690c      	ldr	r4, [r1, #16]
 802274e:	b089      	sub	sp, #36	@ 0x24
 8022750:	9003      	str	r0, [sp, #12]
 8022752:	9106      	str	r1, [sp, #24]
 8022754:	2000      	movs	r0, #0
 8022756:	42a3      	cmp	r3, r4
 8022758:	db63      	blt.n	8022822 <quorem+0xda>
 802275a:	000b      	movs	r3, r1
 802275c:	3c01      	subs	r4, #1
 802275e:	3314      	adds	r3, #20
 8022760:	00a5      	lsls	r5, r4, #2
 8022762:	9304      	str	r3, [sp, #16]
 8022764:	195b      	adds	r3, r3, r5
 8022766:	9305      	str	r3, [sp, #20]
 8022768:	9b03      	ldr	r3, [sp, #12]
 802276a:	3314      	adds	r3, #20
 802276c:	9301      	str	r3, [sp, #4]
 802276e:	195d      	adds	r5, r3, r5
 8022770:	9b05      	ldr	r3, [sp, #20]
 8022772:	682f      	ldr	r7, [r5, #0]
 8022774:	681e      	ldr	r6, [r3, #0]
 8022776:	0038      	movs	r0, r7
 8022778:	3601      	adds	r6, #1
 802277a:	0031      	movs	r1, r6
 802277c:	f7dd fcea 	bl	8000154 <__udivsi3>
 8022780:	9002      	str	r0, [sp, #8]
 8022782:	42b7      	cmp	r7, r6
 8022784:	d327      	bcc.n	80227d6 <quorem+0x8e>
 8022786:	9b04      	ldr	r3, [sp, #16]
 8022788:	2700      	movs	r7, #0
 802278a:	469c      	mov	ip, r3
 802278c:	9e01      	ldr	r6, [sp, #4]
 802278e:	9707      	str	r7, [sp, #28]
 8022790:	4662      	mov	r2, ip
 8022792:	ca08      	ldmia	r2!, {r3}
 8022794:	6830      	ldr	r0, [r6, #0]
 8022796:	4694      	mov	ip, r2
 8022798:	9a02      	ldr	r2, [sp, #8]
 802279a:	b299      	uxth	r1, r3
 802279c:	4351      	muls	r1, r2
 802279e:	0c1b      	lsrs	r3, r3, #16
 80227a0:	4353      	muls	r3, r2
 80227a2:	19c9      	adds	r1, r1, r7
 80227a4:	0c0a      	lsrs	r2, r1, #16
 80227a6:	189b      	adds	r3, r3, r2
 80227a8:	b289      	uxth	r1, r1
 80227aa:	b282      	uxth	r2, r0
 80227ac:	1a52      	subs	r2, r2, r1
 80227ae:	9907      	ldr	r1, [sp, #28]
 80227b0:	0c1f      	lsrs	r7, r3, #16
 80227b2:	1852      	adds	r2, r2, r1
 80227b4:	0c00      	lsrs	r0, r0, #16
 80227b6:	b29b      	uxth	r3, r3
 80227b8:	1411      	asrs	r1, r2, #16
 80227ba:	1ac3      	subs	r3, r0, r3
 80227bc:	185b      	adds	r3, r3, r1
 80227be:	1419      	asrs	r1, r3, #16
 80227c0:	b292      	uxth	r2, r2
 80227c2:	041b      	lsls	r3, r3, #16
 80227c4:	431a      	orrs	r2, r3
 80227c6:	9b05      	ldr	r3, [sp, #20]
 80227c8:	9107      	str	r1, [sp, #28]
 80227ca:	c604      	stmia	r6!, {r2}
 80227cc:	4563      	cmp	r3, ip
 80227ce:	d2df      	bcs.n	8022790 <quorem+0x48>
 80227d0:	682b      	ldr	r3, [r5, #0]
 80227d2:	2b00      	cmp	r3, #0
 80227d4:	d02b      	beq.n	802282e <quorem+0xe6>
 80227d6:	9906      	ldr	r1, [sp, #24]
 80227d8:	9803      	ldr	r0, [sp, #12]
 80227da:	f001 fd6f 	bl	80242bc <__mcmp>
 80227de:	2800      	cmp	r0, #0
 80227e0:	db1e      	blt.n	8022820 <quorem+0xd8>
 80227e2:	2600      	movs	r6, #0
 80227e4:	9d01      	ldr	r5, [sp, #4]
 80227e6:	9904      	ldr	r1, [sp, #16]
 80227e8:	c901      	ldmia	r1!, {r0}
 80227ea:	682b      	ldr	r3, [r5, #0]
 80227ec:	b287      	uxth	r7, r0
 80227ee:	b29a      	uxth	r2, r3
 80227f0:	1bd2      	subs	r2, r2, r7
 80227f2:	1992      	adds	r2, r2, r6
 80227f4:	0c00      	lsrs	r0, r0, #16
 80227f6:	0c1b      	lsrs	r3, r3, #16
 80227f8:	1a1b      	subs	r3, r3, r0
 80227fa:	1410      	asrs	r0, r2, #16
 80227fc:	181b      	adds	r3, r3, r0
 80227fe:	141e      	asrs	r6, r3, #16
 8022800:	b292      	uxth	r2, r2
 8022802:	041b      	lsls	r3, r3, #16
 8022804:	431a      	orrs	r2, r3
 8022806:	9b05      	ldr	r3, [sp, #20]
 8022808:	c504      	stmia	r5!, {r2}
 802280a:	428b      	cmp	r3, r1
 802280c:	d2ec      	bcs.n	80227e8 <quorem+0xa0>
 802280e:	9a01      	ldr	r2, [sp, #4]
 8022810:	00a3      	lsls	r3, r4, #2
 8022812:	18d3      	adds	r3, r2, r3
 8022814:	681a      	ldr	r2, [r3, #0]
 8022816:	2a00      	cmp	r2, #0
 8022818:	d014      	beq.n	8022844 <quorem+0xfc>
 802281a:	9b02      	ldr	r3, [sp, #8]
 802281c:	3301      	adds	r3, #1
 802281e:	9302      	str	r3, [sp, #8]
 8022820:	9802      	ldr	r0, [sp, #8]
 8022822:	b009      	add	sp, #36	@ 0x24
 8022824:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8022826:	682b      	ldr	r3, [r5, #0]
 8022828:	2b00      	cmp	r3, #0
 802282a:	d104      	bne.n	8022836 <quorem+0xee>
 802282c:	3c01      	subs	r4, #1
 802282e:	9b01      	ldr	r3, [sp, #4]
 8022830:	3d04      	subs	r5, #4
 8022832:	42ab      	cmp	r3, r5
 8022834:	d3f7      	bcc.n	8022826 <quorem+0xde>
 8022836:	9b03      	ldr	r3, [sp, #12]
 8022838:	611c      	str	r4, [r3, #16]
 802283a:	e7cc      	b.n	80227d6 <quorem+0x8e>
 802283c:	681a      	ldr	r2, [r3, #0]
 802283e:	2a00      	cmp	r2, #0
 8022840:	d104      	bne.n	802284c <quorem+0x104>
 8022842:	3c01      	subs	r4, #1
 8022844:	9a01      	ldr	r2, [sp, #4]
 8022846:	3b04      	subs	r3, #4
 8022848:	429a      	cmp	r2, r3
 802284a:	d3f7      	bcc.n	802283c <quorem+0xf4>
 802284c:	9b03      	ldr	r3, [sp, #12]
 802284e:	611c      	str	r4, [r3, #16]
 8022850:	e7e3      	b.n	802281a <quorem+0xd2>
	...

08022854 <_dtoa_r>:
 8022854:	b5f0      	push	{r4, r5, r6, r7, lr}
 8022856:	0014      	movs	r4, r2
 8022858:	001d      	movs	r5, r3
 802285a:	69c6      	ldr	r6, [r0, #28]
 802285c:	b09d      	sub	sp, #116	@ 0x74
 802285e:	940a      	str	r4, [sp, #40]	@ 0x28
 8022860:	950b      	str	r5, [sp, #44]	@ 0x2c
 8022862:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8022864:	9003      	str	r0, [sp, #12]
 8022866:	2e00      	cmp	r6, #0
 8022868:	d10f      	bne.n	802288a <_dtoa_r+0x36>
 802286a:	2010      	movs	r0, #16
 802286c:	f001 f986 	bl	8023b7c <malloc>
 8022870:	9b03      	ldr	r3, [sp, #12]
 8022872:	1e02      	subs	r2, r0, #0
 8022874:	61d8      	str	r0, [r3, #28]
 8022876:	d104      	bne.n	8022882 <_dtoa_r+0x2e>
 8022878:	21ef      	movs	r1, #239	@ 0xef
 802287a:	4bc7      	ldr	r3, [pc, #796]	@ (8022b98 <_dtoa_r+0x344>)
 802287c:	48c7      	ldr	r0, [pc, #796]	@ (8022b9c <_dtoa_r+0x348>)
 802287e:	f7ff ff45 	bl	802270c <__assert_func>
 8022882:	6046      	str	r6, [r0, #4]
 8022884:	6086      	str	r6, [r0, #8]
 8022886:	6006      	str	r6, [r0, #0]
 8022888:	60c6      	str	r6, [r0, #12]
 802288a:	9b03      	ldr	r3, [sp, #12]
 802288c:	69db      	ldr	r3, [r3, #28]
 802288e:	6819      	ldr	r1, [r3, #0]
 8022890:	2900      	cmp	r1, #0
 8022892:	d00b      	beq.n	80228ac <_dtoa_r+0x58>
 8022894:	685a      	ldr	r2, [r3, #4]
 8022896:	2301      	movs	r3, #1
 8022898:	4093      	lsls	r3, r2
 802289a:	604a      	str	r2, [r1, #4]
 802289c:	608b      	str	r3, [r1, #8]
 802289e:	9803      	ldr	r0, [sp, #12]
 80228a0:	f001 fa7e 	bl	8023da0 <_Bfree>
 80228a4:	2200      	movs	r2, #0
 80228a6:	9b03      	ldr	r3, [sp, #12]
 80228a8:	69db      	ldr	r3, [r3, #28]
 80228aa:	601a      	str	r2, [r3, #0]
 80228ac:	2d00      	cmp	r5, #0
 80228ae:	da1e      	bge.n	80228ee <_dtoa_r+0x9a>
 80228b0:	2301      	movs	r3, #1
 80228b2:	603b      	str	r3, [r7, #0]
 80228b4:	006b      	lsls	r3, r5, #1
 80228b6:	085b      	lsrs	r3, r3, #1
 80228b8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80228ba:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80228bc:	4bb8      	ldr	r3, [pc, #736]	@ (8022ba0 <_dtoa_r+0x34c>)
 80228be:	4ab8      	ldr	r2, [pc, #736]	@ (8022ba0 <_dtoa_r+0x34c>)
 80228c0:	403b      	ands	r3, r7
 80228c2:	4293      	cmp	r3, r2
 80228c4:	d116      	bne.n	80228f4 <_dtoa_r+0xa0>
 80228c6:	4bb7      	ldr	r3, [pc, #732]	@ (8022ba4 <_dtoa_r+0x350>)
 80228c8:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80228ca:	6013      	str	r3, [r2, #0]
 80228cc:	033b      	lsls	r3, r7, #12
 80228ce:	0b1b      	lsrs	r3, r3, #12
 80228d0:	4323      	orrs	r3, r4
 80228d2:	d101      	bne.n	80228d8 <_dtoa_r+0x84>
 80228d4:	f000 fd80 	bl	80233d8 <_dtoa_r+0xb84>
 80228d8:	4bb3      	ldr	r3, [pc, #716]	@ (8022ba8 <_dtoa_r+0x354>)
 80228da:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80228dc:	9308      	str	r3, [sp, #32]
 80228de:	2a00      	cmp	r2, #0
 80228e0:	d002      	beq.n	80228e8 <_dtoa_r+0x94>
 80228e2:	4bb2      	ldr	r3, [pc, #712]	@ (8022bac <_dtoa_r+0x358>)
 80228e4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80228e6:	6013      	str	r3, [r2, #0]
 80228e8:	9808      	ldr	r0, [sp, #32]
 80228ea:	b01d      	add	sp, #116	@ 0x74
 80228ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80228ee:	2300      	movs	r3, #0
 80228f0:	603b      	str	r3, [r7, #0]
 80228f2:	e7e2      	b.n	80228ba <_dtoa_r+0x66>
 80228f4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80228f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80228f8:	9212      	str	r2, [sp, #72]	@ 0x48
 80228fa:	9313      	str	r3, [sp, #76]	@ 0x4c
 80228fc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80228fe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022900:	2200      	movs	r2, #0
 8022902:	2300      	movs	r3, #0
 8022904:	f7dd fdac 	bl	8000460 <__aeabi_dcmpeq>
 8022908:	1e06      	subs	r6, r0, #0
 802290a:	d00b      	beq.n	8022924 <_dtoa_r+0xd0>
 802290c:	2301      	movs	r3, #1
 802290e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8022910:	6013      	str	r3, [r2, #0]
 8022912:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8022914:	2b00      	cmp	r3, #0
 8022916:	d002      	beq.n	802291e <_dtoa_r+0xca>
 8022918:	4ba5      	ldr	r3, [pc, #660]	@ (8022bb0 <_dtoa_r+0x35c>)
 802291a:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 802291c:	6013      	str	r3, [r2, #0]
 802291e:	4ba5      	ldr	r3, [pc, #660]	@ (8022bb4 <_dtoa_r+0x360>)
 8022920:	9308      	str	r3, [sp, #32]
 8022922:	e7e1      	b.n	80228e8 <_dtoa_r+0x94>
 8022924:	ab1a      	add	r3, sp, #104	@ 0x68
 8022926:	9301      	str	r3, [sp, #4]
 8022928:	ab1b      	add	r3, sp, #108	@ 0x6c
 802292a:	9300      	str	r3, [sp, #0]
 802292c:	9803      	ldr	r0, [sp, #12]
 802292e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8022930:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8022932:	f001 fde5 	bl	8024500 <__d2b>
 8022936:	007a      	lsls	r2, r7, #1
 8022938:	9005      	str	r0, [sp, #20]
 802293a:	0d52      	lsrs	r2, r2, #21
 802293c:	d100      	bne.n	8022940 <_dtoa_r+0xec>
 802293e:	e07b      	b.n	8022a38 <_dtoa_r+0x1e4>
 8022940:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8022942:	9618      	str	r6, [sp, #96]	@ 0x60
 8022944:	0319      	lsls	r1, r3, #12
 8022946:	4b9c      	ldr	r3, [pc, #624]	@ (8022bb8 <_dtoa_r+0x364>)
 8022948:	0b09      	lsrs	r1, r1, #12
 802294a:	430b      	orrs	r3, r1
 802294c:	499b      	ldr	r1, [pc, #620]	@ (8022bbc <_dtoa_r+0x368>)
 802294e:	1857      	adds	r7, r2, r1
 8022950:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8022952:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022954:	0019      	movs	r1, r3
 8022956:	2200      	movs	r2, #0
 8022958:	4b99      	ldr	r3, [pc, #612]	@ (8022bc0 <_dtoa_r+0x36c>)
 802295a:	f7e0 fb4d 	bl	8002ff8 <__aeabi_dsub>
 802295e:	4a99      	ldr	r2, [pc, #612]	@ (8022bc4 <_dtoa_r+0x370>)
 8022960:	4b99      	ldr	r3, [pc, #612]	@ (8022bc8 <_dtoa_r+0x374>)
 8022962:	f7e0 f863 	bl	8002a2c <__aeabi_dmul>
 8022966:	4a99      	ldr	r2, [pc, #612]	@ (8022bcc <_dtoa_r+0x378>)
 8022968:	4b99      	ldr	r3, [pc, #612]	@ (8022bd0 <_dtoa_r+0x37c>)
 802296a:	f7df f85f 	bl	8001a2c <__aeabi_dadd>
 802296e:	0004      	movs	r4, r0
 8022970:	0038      	movs	r0, r7
 8022972:	000d      	movs	r5, r1
 8022974:	f7e0 ffa8 	bl	80038c8 <__aeabi_i2d>
 8022978:	4a96      	ldr	r2, [pc, #600]	@ (8022bd4 <_dtoa_r+0x380>)
 802297a:	4b97      	ldr	r3, [pc, #604]	@ (8022bd8 <_dtoa_r+0x384>)
 802297c:	f7e0 f856 	bl	8002a2c <__aeabi_dmul>
 8022980:	0002      	movs	r2, r0
 8022982:	000b      	movs	r3, r1
 8022984:	0020      	movs	r0, r4
 8022986:	0029      	movs	r1, r5
 8022988:	f7df f850 	bl	8001a2c <__aeabi_dadd>
 802298c:	0004      	movs	r4, r0
 802298e:	000d      	movs	r5, r1
 8022990:	f7e0 ff5e 	bl	8003850 <__aeabi_d2iz>
 8022994:	2200      	movs	r2, #0
 8022996:	9004      	str	r0, [sp, #16]
 8022998:	2300      	movs	r3, #0
 802299a:	0020      	movs	r0, r4
 802299c:	0029      	movs	r1, r5
 802299e:	f7dd fd65 	bl	800046c <__aeabi_dcmplt>
 80229a2:	2800      	cmp	r0, #0
 80229a4:	d00b      	beq.n	80229be <_dtoa_r+0x16a>
 80229a6:	9804      	ldr	r0, [sp, #16]
 80229a8:	f7e0 ff8e 	bl	80038c8 <__aeabi_i2d>
 80229ac:	002b      	movs	r3, r5
 80229ae:	0022      	movs	r2, r4
 80229b0:	f7dd fd56 	bl	8000460 <__aeabi_dcmpeq>
 80229b4:	4243      	negs	r3, r0
 80229b6:	4158      	adcs	r0, r3
 80229b8:	9b04      	ldr	r3, [sp, #16]
 80229ba:	1a1b      	subs	r3, r3, r0
 80229bc:	9304      	str	r3, [sp, #16]
 80229be:	2301      	movs	r3, #1
 80229c0:	9315      	str	r3, [sp, #84]	@ 0x54
 80229c2:	9b04      	ldr	r3, [sp, #16]
 80229c4:	2b16      	cmp	r3, #22
 80229c6:	d810      	bhi.n	80229ea <_dtoa_r+0x196>
 80229c8:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80229ca:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80229cc:	9a04      	ldr	r2, [sp, #16]
 80229ce:	4b83      	ldr	r3, [pc, #524]	@ (8022bdc <_dtoa_r+0x388>)
 80229d0:	00d2      	lsls	r2, r2, #3
 80229d2:	189b      	adds	r3, r3, r2
 80229d4:	681a      	ldr	r2, [r3, #0]
 80229d6:	685b      	ldr	r3, [r3, #4]
 80229d8:	f7dd fd48 	bl	800046c <__aeabi_dcmplt>
 80229dc:	2800      	cmp	r0, #0
 80229de:	d047      	beq.n	8022a70 <_dtoa_r+0x21c>
 80229e0:	9b04      	ldr	r3, [sp, #16]
 80229e2:	3b01      	subs	r3, #1
 80229e4:	9304      	str	r3, [sp, #16]
 80229e6:	2300      	movs	r3, #0
 80229e8:	9315      	str	r3, [sp, #84]	@ 0x54
 80229ea:	2200      	movs	r2, #0
 80229ec:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80229ee:	9206      	str	r2, [sp, #24]
 80229f0:	1bdb      	subs	r3, r3, r7
 80229f2:	1e5a      	subs	r2, r3, #1
 80229f4:	d53e      	bpl.n	8022a74 <_dtoa_r+0x220>
 80229f6:	2201      	movs	r2, #1
 80229f8:	1ad3      	subs	r3, r2, r3
 80229fa:	9306      	str	r3, [sp, #24]
 80229fc:	2300      	movs	r3, #0
 80229fe:	930d      	str	r3, [sp, #52]	@ 0x34
 8022a00:	9b04      	ldr	r3, [sp, #16]
 8022a02:	2b00      	cmp	r3, #0
 8022a04:	db38      	blt.n	8022a78 <_dtoa_r+0x224>
 8022a06:	9a04      	ldr	r2, [sp, #16]
 8022a08:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022a0a:	4694      	mov	ip, r2
 8022a0c:	4463      	add	r3, ip
 8022a0e:	930d      	str	r3, [sp, #52]	@ 0x34
 8022a10:	2300      	movs	r3, #0
 8022a12:	9214      	str	r2, [sp, #80]	@ 0x50
 8022a14:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022a16:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8022a18:	2401      	movs	r4, #1
 8022a1a:	2b09      	cmp	r3, #9
 8022a1c:	d862      	bhi.n	8022ae4 <_dtoa_r+0x290>
 8022a1e:	2b05      	cmp	r3, #5
 8022a20:	dd02      	ble.n	8022a28 <_dtoa_r+0x1d4>
 8022a22:	2400      	movs	r4, #0
 8022a24:	3b04      	subs	r3, #4
 8022a26:	9322      	str	r3, [sp, #136]	@ 0x88
 8022a28:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8022a2a:	1e98      	subs	r0, r3, #2
 8022a2c:	2803      	cmp	r0, #3
 8022a2e:	d863      	bhi.n	8022af8 <_dtoa_r+0x2a4>
 8022a30:	f7dd fb7c 	bl	800012c <__gnu_thumb1_case_uqi>
 8022a34:	2b385654 	.word	0x2b385654
 8022a38:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8022a3a:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8022a3c:	18f6      	adds	r6, r6, r3
 8022a3e:	4b68      	ldr	r3, [pc, #416]	@ (8022be0 <_dtoa_r+0x38c>)
 8022a40:	18f2      	adds	r2, r6, r3
 8022a42:	2a20      	cmp	r2, #32
 8022a44:	dd0f      	ble.n	8022a66 <_dtoa_r+0x212>
 8022a46:	2340      	movs	r3, #64	@ 0x40
 8022a48:	1a9b      	subs	r3, r3, r2
 8022a4a:	409f      	lsls	r7, r3
 8022a4c:	4b65      	ldr	r3, [pc, #404]	@ (8022be4 <_dtoa_r+0x390>)
 8022a4e:	0038      	movs	r0, r7
 8022a50:	18f3      	adds	r3, r6, r3
 8022a52:	40dc      	lsrs	r4, r3
 8022a54:	4320      	orrs	r0, r4
 8022a56:	f7e0 ff65 	bl	8003924 <__aeabi_ui2d>
 8022a5a:	2201      	movs	r2, #1
 8022a5c:	4b62      	ldr	r3, [pc, #392]	@ (8022be8 <_dtoa_r+0x394>)
 8022a5e:	1e77      	subs	r7, r6, #1
 8022a60:	18cb      	adds	r3, r1, r3
 8022a62:	9218      	str	r2, [sp, #96]	@ 0x60
 8022a64:	e776      	b.n	8022954 <_dtoa_r+0x100>
 8022a66:	2320      	movs	r3, #32
 8022a68:	0020      	movs	r0, r4
 8022a6a:	1a9b      	subs	r3, r3, r2
 8022a6c:	4098      	lsls	r0, r3
 8022a6e:	e7f2      	b.n	8022a56 <_dtoa_r+0x202>
 8022a70:	9015      	str	r0, [sp, #84]	@ 0x54
 8022a72:	e7ba      	b.n	80229ea <_dtoa_r+0x196>
 8022a74:	920d      	str	r2, [sp, #52]	@ 0x34
 8022a76:	e7c3      	b.n	8022a00 <_dtoa_r+0x1ac>
 8022a78:	9b06      	ldr	r3, [sp, #24]
 8022a7a:	9a04      	ldr	r2, [sp, #16]
 8022a7c:	1a9b      	subs	r3, r3, r2
 8022a7e:	9306      	str	r3, [sp, #24]
 8022a80:	4253      	negs	r3, r2
 8022a82:	930f      	str	r3, [sp, #60]	@ 0x3c
 8022a84:	2300      	movs	r3, #0
 8022a86:	9314      	str	r3, [sp, #80]	@ 0x50
 8022a88:	e7c5      	b.n	8022a16 <_dtoa_r+0x1c2>
 8022a8a:	2301      	movs	r3, #1
 8022a8c:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8022a8e:	9310      	str	r3, [sp, #64]	@ 0x40
 8022a90:	4694      	mov	ip, r2
 8022a92:	9b04      	ldr	r3, [sp, #16]
 8022a94:	4463      	add	r3, ip
 8022a96:	930e      	str	r3, [sp, #56]	@ 0x38
 8022a98:	3301      	adds	r3, #1
 8022a9a:	9309      	str	r3, [sp, #36]	@ 0x24
 8022a9c:	2b00      	cmp	r3, #0
 8022a9e:	dc08      	bgt.n	8022ab2 <_dtoa_r+0x25e>
 8022aa0:	2301      	movs	r3, #1
 8022aa2:	e006      	b.n	8022ab2 <_dtoa_r+0x25e>
 8022aa4:	2301      	movs	r3, #1
 8022aa6:	9310      	str	r3, [sp, #64]	@ 0x40
 8022aa8:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8022aaa:	2b00      	cmp	r3, #0
 8022aac:	dd28      	ble.n	8022b00 <_dtoa_r+0x2ac>
 8022aae:	930e      	str	r3, [sp, #56]	@ 0x38
 8022ab0:	9309      	str	r3, [sp, #36]	@ 0x24
 8022ab2:	9a03      	ldr	r2, [sp, #12]
 8022ab4:	2100      	movs	r1, #0
 8022ab6:	69d0      	ldr	r0, [r2, #28]
 8022ab8:	2204      	movs	r2, #4
 8022aba:	0015      	movs	r5, r2
 8022abc:	3514      	adds	r5, #20
 8022abe:	429d      	cmp	r5, r3
 8022ac0:	d923      	bls.n	8022b0a <_dtoa_r+0x2b6>
 8022ac2:	6041      	str	r1, [r0, #4]
 8022ac4:	9803      	ldr	r0, [sp, #12]
 8022ac6:	f001 f927 	bl	8023d18 <_Balloc>
 8022aca:	9008      	str	r0, [sp, #32]
 8022acc:	2800      	cmp	r0, #0
 8022ace:	d11f      	bne.n	8022b10 <_dtoa_r+0x2bc>
 8022ad0:	21b0      	movs	r1, #176	@ 0xb0
 8022ad2:	4b46      	ldr	r3, [pc, #280]	@ (8022bec <_dtoa_r+0x398>)
 8022ad4:	4831      	ldr	r0, [pc, #196]	@ (8022b9c <_dtoa_r+0x348>)
 8022ad6:	9a08      	ldr	r2, [sp, #32]
 8022ad8:	31ff      	adds	r1, #255	@ 0xff
 8022ada:	e6d0      	b.n	802287e <_dtoa_r+0x2a>
 8022adc:	2300      	movs	r3, #0
 8022ade:	e7e2      	b.n	8022aa6 <_dtoa_r+0x252>
 8022ae0:	2300      	movs	r3, #0
 8022ae2:	e7d3      	b.n	8022a8c <_dtoa_r+0x238>
 8022ae4:	2300      	movs	r3, #0
 8022ae6:	9410      	str	r4, [sp, #64]	@ 0x40
 8022ae8:	9322      	str	r3, [sp, #136]	@ 0x88
 8022aea:	3b01      	subs	r3, #1
 8022aec:	2200      	movs	r2, #0
 8022aee:	930e      	str	r3, [sp, #56]	@ 0x38
 8022af0:	9309      	str	r3, [sp, #36]	@ 0x24
 8022af2:	3313      	adds	r3, #19
 8022af4:	9223      	str	r2, [sp, #140]	@ 0x8c
 8022af6:	e7dc      	b.n	8022ab2 <_dtoa_r+0x25e>
 8022af8:	2301      	movs	r3, #1
 8022afa:	9310      	str	r3, [sp, #64]	@ 0x40
 8022afc:	3b02      	subs	r3, #2
 8022afe:	e7f5      	b.n	8022aec <_dtoa_r+0x298>
 8022b00:	2301      	movs	r3, #1
 8022b02:	001a      	movs	r2, r3
 8022b04:	930e      	str	r3, [sp, #56]	@ 0x38
 8022b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8022b08:	e7f4      	b.n	8022af4 <_dtoa_r+0x2a0>
 8022b0a:	3101      	adds	r1, #1
 8022b0c:	0052      	lsls	r2, r2, #1
 8022b0e:	e7d4      	b.n	8022aba <_dtoa_r+0x266>
 8022b10:	9b03      	ldr	r3, [sp, #12]
 8022b12:	9a08      	ldr	r2, [sp, #32]
 8022b14:	69db      	ldr	r3, [r3, #28]
 8022b16:	601a      	str	r2, [r3, #0]
 8022b18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022b1a:	2b0e      	cmp	r3, #14
 8022b1c:	d900      	bls.n	8022b20 <_dtoa_r+0x2cc>
 8022b1e:	e0d6      	b.n	8022cce <_dtoa_r+0x47a>
 8022b20:	2c00      	cmp	r4, #0
 8022b22:	d100      	bne.n	8022b26 <_dtoa_r+0x2d2>
 8022b24:	e0d3      	b.n	8022cce <_dtoa_r+0x47a>
 8022b26:	9b04      	ldr	r3, [sp, #16]
 8022b28:	2b00      	cmp	r3, #0
 8022b2a:	dd63      	ble.n	8022bf4 <_dtoa_r+0x3a0>
 8022b2c:	210f      	movs	r1, #15
 8022b2e:	9a04      	ldr	r2, [sp, #16]
 8022b30:	4b2a      	ldr	r3, [pc, #168]	@ (8022bdc <_dtoa_r+0x388>)
 8022b32:	400a      	ands	r2, r1
 8022b34:	00d2      	lsls	r2, r2, #3
 8022b36:	189b      	adds	r3, r3, r2
 8022b38:	681e      	ldr	r6, [r3, #0]
 8022b3a:	685f      	ldr	r7, [r3, #4]
 8022b3c:	9b04      	ldr	r3, [sp, #16]
 8022b3e:	2402      	movs	r4, #2
 8022b40:	111d      	asrs	r5, r3, #4
 8022b42:	05db      	lsls	r3, r3, #23
 8022b44:	d50a      	bpl.n	8022b5c <_dtoa_r+0x308>
 8022b46:	4b2a      	ldr	r3, [pc, #168]	@ (8022bf0 <_dtoa_r+0x39c>)
 8022b48:	400d      	ands	r5, r1
 8022b4a:	6a1a      	ldr	r2, [r3, #32]
 8022b4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8022b4e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8022b50:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022b52:	f7df fb31 	bl	80021b8 <__aeabi_ddiv>
 8022b56:	900a      	str	r0, [sp, #40]	@ 0x28
 8022b58:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022b5a:	3401      	adds	r4, #1
 8022b5c:	4b24      	ldr	r3, [pc, #144]	@ (8022bf0 <_dtoa_r+0x39c>)
 8022b5e:	930c      	str	r3, [sp, #48]	@ 0x30
 8022b60:	2d00      	cmp	r5, #0
 8022b62:	d108      	bne.n	8022b76 <_dtoa_r+0x322>
 8022b64:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022b66:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022b68:	0032      	movs	r2, r6
 8022b6a:	003b      	movs	r3, r7
 8022b6c:	f7df fb24 	bl	80021b8 <__aeabi_ddiv>
 8022b70:	900a      	str	r0, [sp, #40]	@ 0x28
 8022b72:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022b74:	e059      	b.n	8022c2a <_dtoa_r+0x3d6>
 8022b76:	2301      	movs	r3, #1
 8022b78:	421d      	tst	r5, r3
 8022b7a:	d009      	beq.n	8022b90 <_dtoa_r+0x33c>
 8022b7c:	18e4      	adds	r4, r4, r3
 8022b7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b80:	0030      	movs	r0, r6
 8022b82:	681a      	ldr	r2, [r3, #0]
 8022b84:	685b      	ldr	r3, [r3, #4]
 8022b86:	0039      	movs	r1, r7
 8022b88:	f7df ff50 	bl	8002a2c <__aeabi_dmul>
 8022b8c:	0006      	movs	r6, r0
 8022b8e:	000f      	movs	r7, r1
 8022b90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022b92:	106d      	asrs	r5, r5, #1
 8022b94:	3308      	adds	r3, #8
 8022b96:	e7e2      	b.n	8022b5e <_dtoa_r+0x30a>
 8022b98:	08027d59 	.word	0x08027d59
 8022b9c:	08027e1b 	.word	0x08027e1b
 8022ba0:	7ff00000 	.word	0x7ff00000
 8022ba4:	0000270f 	.word	0x0000270f
 8022ba8:	08027e17 	.word	0x08027e17
 8022bac:	08027e1a 	.word	0x08027e1a
 8022bb0:	08027f65 	.word	0x08027f65
 8022bb4:	08027f64 	.word	0x08027f64
 8022bb8:	3ff00000 	.word	0x3ff00000
 8022bbc:	fffffc01 	.word	0xfffffc01
 8022bc0:	3ff80000 	.word	0x3ff80000
 8022bc4:	636f4361 	.word	0x636f4361
 8022bc8:	3fd287a7 	.word	0x3fd287a7
 8022bcc:	8b60c8b3 	.word	0x8b60c8b3
 8022bd0:	3fc68a28 	.word	0x3fc68a28
 8022bd4:	509f79fb 	.word	0x509f79fb
 8022bd8:	3fd34413 	.word	0x3fd34413
 8022bdc:	080280f8 	.word	0x080280f8
 8022be0:	00000432 	.word	0x00000432
 8022be4:	00000412 	.word	0x00000412
 8022be8:	fe100000 	.word	0xfe100000
 8022bec:	08027e73 	.word	0x08027e73
 8022bf0:	080280d0 	.word	0x080280d0
 8022bf4:	9b04      	ldr	r3, [sp, #16]
 8022bf6:	2402      	movs	r4, #2
 8022bf8:	2b00      	cmp	r3, #0
 8022bfa:	d016      	beq.n	8022c2a <_dtoa_r+0x3d6>
 8022bfc:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8022bfe:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8022c00:	220f      	movs	r2, #15
 8022c02:	425d      	negs	r5, r3
 8022c04:	402a      	ands	r2, r5
 8022c06:	4bd5      	ldr	r3, [pc, #852]	@ (8022f5c <_dtoa_r+0x708>)
 8022c08:	00d2      	lsls	r2, r2, #3
 8022c0a:	189b      	adds	r3, r3, r2
 8022c0c:	681a      	ldr	r2, [r3, #0]
 8022c0e:	685b      	ldr	r3, [r3, #4]
 8022c10:	f7df ff0c 	bl	8002a2c <__aeabi_dmul>
 8022c14:	2701      	movs	r7, #1
 8022c16:	2300      	movs	r3, #0
 8022c18:	900a      	str	r0, [sp, #40]	@ 0x28
 8022c1a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022c1c:	4ed0      	ldr	r6, [pc, #832]	@ (8022f60 <_dtoa_r+0x70c>)
 8022c1e:	112d      	asrs	r5, r5, #4
 8022c20:	2d00      	cmp	r5, #0
 8022c22:	d000      	beq.n	8022c26 <_dtoa_r+0x3d2>
 8022c24:	e095      	b.n	8022d52 <_dtoa_r+0x4fe>
 8022c26:	2b00      	cmp	r3, #0
 8022c28:	d1a2      	bne.n	8022b70 <_dtoa_r+0x31c>
 8022c2a:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8022c2c:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8022c2e:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8022c30:	2b00      	cmp	r3, #0
 8022c32:	d100      	bne.n	8022c36 <_dtoa_r+0x3e2>
 8022c34:	e098      	b.n	8022d68 <_dtoa_r+0x514>
 8022c36:	2200      	movs	r2, #0
 8022c38:	0030      	movs	r0, r6
 8022c3a:	0039      	movs	r1, r7
 8022c3c:	4bc9      	ldr	r3, [pc, #804]	@ (8022f64 <_dtoa_r+0x710>)
 8022c3e:	f7dd fc15 	bl	800046c <__aeabi_dcmplt>
 8022c42:	2800      	cmp	r0, #0
 8022c44:	d100      	bne.n	8022c48 <_dtoa_r+0x3f4>
 8022c46:	e08f      	b.n	8022d68 <_dtoa_r+0x514>
 8022c48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022c4a:	2b00      	cmp	r3, #0
 8022c4c:	d100      	bne.n	8022c50 <_dtoa_r+0x3fc>
 8022c4e:	e08b      	b.n	8022d68 <_dtoa_r+0x514>
 8022c50:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022c52:	2b00      	cmp	r3, #0
 8022c54:	dd37      	ble.n	8022cc6 <_dtoa_r+0x472>
 8022c56:	9b04      	ldr	r3, [sp, #16]
 8022c58:	2200      	movs	r2, #0
 8022c5a:	3b01      	subs	r3, #1
 8022c5c:	930c      	str	r3, [sp, #48]	@ 0x30
 8022c5e:	0030      	movs	r0, r6
 8022c60:	4bc1      	ldr	r3, [pc, #772]	@ (8022f68 <_dtoa_r+0x714>)
 8022c62:	0039      	movs	r1, r7
 8022c64:	f7df fee2 	bl	8002a2c <__aeabi_dmul>
 8022c68:	900a      	str	r0, [sp, #40]	@ 0x28
 8022c6a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022c6c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8022c6e:	3401      	adds	r4, #1
 8022c70:	0020      	movs	r0, r4
 8022c72:	9311      	str	r3, [sp, #68]	@ 0x44
 8022c74:	f7e0 fe28 	bl	80038c8 <__aeabi_i2d>
 8022c78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022c7a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022c7c:	f7df fed6 	bl	8002a2c <__aeabi_dmul>
 8022c80:	4bba      	ldr	r3, [pc, #744]	@ (8022f6c <_dtoa_r+0x718>)
 8022c82:	2200      	movs	r2, #0
 8022c84:	f7de fed2 	bl	8001a2c <__aeabi_dadd>
 8022c88:	4bb9      	ldr	r3, [pc, #740]	@ (8022f70 <_dtoa_r+0x71c>)
 8022c8a:	0006      	movs	r6, r0
 8022c8c:	18cf      	adds	r7, r1, r3
 8022c8e:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022c90:	2b00      	cmp	r3, #0
 8022c92:	d16d      	bne.n	8022d70 <_dtoa_r+0x51c>
 8022c94:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022c96:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022c98:	2200      	movs	r2, #0
 8022c9a:	4bb6      	ldr	r3, [pc, #728]	@ (8022f74 <_dtoa_r+0x720>)
 8022c9c:	f7e0 f9ac 	bl	8002ff8 <__aeabi_dsub>
 8022ca0:	0032      	movs	r2, r6
 8022ca2:	003b      	movs	r3, r7
 8022ca4:	0004      	movs	r4, r0
 8022ca6:	000d      	movs	r5, r1
 8022ca8:	f7dd fbf4 	bl	8000494 <__aeabi_dcmpgt>
 8022cac:	2800      	cmp	r0, #0
 8022cae:	d000      	beq.n	8022cb2 <_dtoa_r+0x45e>
 8022cb0:	e2b6      	b.n	8023220 <_dtoa_r+0x9cc>
 8022cb2:	2180      	movs	r1, #128	@ 0x80
 8022cb4:	0609      	lsls	r1, r1, #24
 8022cb6:	187b      	adds	r3, r7, r1
 8022cb8:	0032      	movs	r2, r6
 8022cba:	0020      	movs	r0, r4
 8022cbc:	0029      	movs	r1, r5
 8022cbe:	f7dd fbd5 	bl	800046c <__aeabi_dcmplt>
 8022cc2:	2800      	cmp	r0, #0
 8022cc4:	d128      	bne.n	8022d18 <_dtoa_r+0x4c4>
 8022cc6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8022cc8:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8022cca:	930a      	str	r3, [sp, #40]	@ 0x28
 8022ccc:	940b      	str	r4, [sp, #44]	@ 0x2c
 8022cce:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8022cd0:	2b00      	cmp	r3, #0
 8022cd2:	da00      	bge.n	8022cd6 <_dtoa_r+0x482>
 8022cd4:	e174      	b.n	8022fc0 <_dtoa_r+0x76c>
 8022cd6:	9a04      	ldr	r2, [sp, #16]
 8022cd8:	2a0e      	cmp	r2, #14
 8022cda:	dd00      	ble.n	8022cde <_dtoa_r+0x48a>
 8022cdc:	e170      	b.n	8022fc0 <_dtoa_r+0x76c>
 8022cde:	4b9f      	ldr	r3, [pc, #636]	@ (8022f5c <_dtoa_r+0x708>)
 8022ce0:	00d2      	lsls	r2, r2, #3
 8022ce2:	189b      	adds	r3, r3, r2
 8022ce4:	685c      	ldr	r4, [r3, #4]
 8022ce6:	681b      	ldr	r3, [r3, #0]
 8022ce8:	9306      	str	r3, [sp, #24]
 8022cea:	9407      	str	r4, [sp, #28]
 8022cec:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8022cee:	2b00      	cmp	r3, #0
 8022cf0:	db00      	blt.n	8022cf4 <_dtoa_r+0x4a0>
 8022cf2:	e0e7      	b.n	8022ec4 <_dtoa_r+0x670>
 8022cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022cf6:	2b00      	cmp	r3, #0
 8022cf8:	dd00      	ble.n	8022cfc <_dtoa_r+0x4a8>
 8022cfa:	e0e3      	b.n	8022ec4 <_dtoa_r+0x670>
 8022cfc:	d10c      	bne.n	8022d18 <_dtoa_r+0x4c4>
 8022cfe:	9806      	ldr	r0, [sp, #24]
 8022d00:	9907      	ldr	r1, [sp, #28]
 8022d02:	2200      	movs	r2, #0
 8022d04:	4b9b      	ldr	r3, [pc, #620]	@ (8022f74 <_dtoa_r+0x720>)
 8022d06:	f7df fe91 	bl	8002a2c <__aeabi_dmul>
 8022d0a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022d0c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022d0e:	f7dd fbcb 	bl	80004a8 <__aeabi_dcmpge>
 8022d12:	2800      	cmp	r0, #0
 8022d14:	d100      	bne.n	8022d18 <_dtoa_r+0x4c4>
 8022d16:	e286      	b.n	8023226 <_dtoa_r+0x9d2>
 8022d18:	2600      	movs	r6, #0
 8022d1a:	0037      	movs	r7, r6
 8022d1c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8022d1e:	9c08      	ldr	r4, [sp, #32]
 8022d20:	43db      	mvns	r3, r3
 8022d22:	930c      	str	r3, [sp, #48]	@ 0x30
 8022d24:	9704      	str	r7, [sp, #16]
 8022d26:	2700      	movs	r7, #0
 8022d28:	0031      	movs	r1, r6
 8022d2a:	9803      	ldr	r0, [sp, #12]
 8022d2c:	f001 f838 	bl	8023da0 <_Bfree>
 8022d30:	9b04      	ldr	r3, [sp, #16]
 8022d32:	2b00      	cmp	r3, #0
 8022d34:	d100      	bne.n	8022d38 <_dtoa_r+0x4e4>
 8022d36:	e0bb      	b.n	8022eb0 <_dtoa_r+0x65c>
 8022d38:	2f00      	cmp	r7, #0
 8022d3a:	d005      	beq.n	8022d48 <_dtoa_r+0x4f4>
 8022d3c:	429f      	cmp	r7, r3
 8022d3e:	d003      	beq.n	8022d48 <_dtoa_r+0x4f4>
 8022d40:	0039      	movs	r1, r7
 8022d42:	9803      	ldr	r0, [sp, #12]
 8022d44:	f001 f82c 	bl	8023da0 <_Bfree>
 8022d48:	9904      	ldr	r1, [sp, #16]
 8022d4a:	9803      	ldr	r0, [sp, #12]
 8022d4c:	f001 f828 	bl	8023da0 <_Bfree>
 8022d50:	e0ae      	b.n	8022eb0 <_dtoa_r+0x65c>
 8022d52:	423d      	tst	r5, r7
 8022d54:	d005      	beq.n	8022d62 <_dtoa_r+0x50e>
 8022d56:	6832      	ldr	r2, [r6, #0]
 8022d58:	6873      	ldr	r3, [r6, #4]
 8022d5a:	f7df fe67 	bl	8002a2c <__aeabi_dmul>
 8022d5e:	003b      	movs	r3, r7
 8022d60:	3401      	adds	r4, #1
 8022d62:	106d      	asrs	r5, r5, #1
 8022d64:	3608      	adds	r6, #8
 8022d66:	e75b      	b.n	8022c20 <_dtoa_r+0x3cc>
 8022d68:	9b04      	ldr	r3, [sp, #16]
 8022d6a:	930c      	str	r3, [sp, #48]	@ 0x30
 8022d6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022d6e:	e77f      	b.n	8022c70 <_dtoa_r+0x41c>
 8022d70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022d72:	4b7a      	ldr	r3, [pc, #488]	@ (8022f5c <_dtoa_r+0x708>)
 8022d74:	3a01      	subs	r2, #1
 8022d76:	00d2      	lsls	r2, r2, #3
 8022d78:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8022d7a:	189b      	adds	r3, r3, r2
 8022d7c:	681a      	ldr	r2, [r3, #0]
 8022d7e:	685b      	ldr	r3, [r3, #4]
 8022d80:	2900      	cmp	r1, #0
 8022d82:	d04c      	beq.n	8022e1e <_dtoa_r+0x5ca>
 8022d84:	2000      	movs	r0, #0
 8022d86:	497c      	ldr	r1, [pc, #496]	@ (8022f78 <_dtoa_r+0x724>)
 8022d88:	f7df fa16 	bl	80021b8 <__aeabi_ddiv>
 8022d8c:	0032      	movs	r2, r6
 8022d8e:	003b      	movs	r3, r7
 8022d90:	f7e0 f932 	bl	8002ff8 <__aeabi_dsub>
 8022d94:	9a08      	ldr	r2, [sp, #32]
 8022d96:	0006      	movs	r6, r0
 8022d98:	4694      	mov	ip, r2
 8022d9a:	000f      	movs	r7, r1
 8022d9c:	9b08      	ldr	r3, [sp, #32]
 8022d9e:	9316      	str	r3, [sp, #88]	@ 0x58
 8022da0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022da2:	4463      	add	r3, ip
 8022da4:	9311      	str	r3, [sp, #68]	@ 0x44
 8022da6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022da8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022daa:	f7e0 fd51 	bl	8003850 <__aeabi_d2iz>
 8022dae:	0005      	movs	r5, r0
 8022db0:	f7e0 fd8a 	bl	80038c8 <__aeabi_i2d>
 8022db4:	0002      	movs	r2, r0
 8022db6:	000b      	movs	r3, r1
 8022db8:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022dba:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022dbc:	f7e0 f91c 	bl	8002ff8 <__aeabi_dsub>
 8022dc0:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8022dc2:	3530      	adds	r5, #48	@ 0x30
 8022dc4:	1c5c      	adds	r4, r3, #1
 8022dc6:	701d      	strb	r5, [r3, #0]
 8022dc8:	0032      	movs	r2, r6
 8022dca:	003b      	movs	r3, r7
 8022dcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8022dce:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022dd0:	f7dd fb4c 	bl	800046c <__aeabi_dcmplt>
 8022dd4:	2800      	cmp	r0, #0
 8022dd6:	d16b      	bne.n	8022eb0 <_dtoa_r+0x65c>
 8022dd8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022dda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8022ddc:	2000      	movs	r0, #0
 8022dde:	4961      	ldr	r1, [pc, #388]	@ (8022f64 <_dtoa_r+0x710>)
 8022de0:	f7e0 f90a 	bl	8002ff8 <__aeabi_dsub>
 8022de4:	0032      	movs	r2, r6
 8022de6:	003b      	movs	r3, r7
 8022de8:	f7dd fb40 	bl	800046c <__aeabi_dcmplt>
 8022dec:	2800      	cmp	r0, #0
 8022dee:	d000      	beq.n	8022df2 <_dtoa_r+0x59e>
 8022df0:	e0c6      	b.n	8022f80 <_dtoa_r+0x72c>
 8022df2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8022df4:	42a3      	cmp	r3, r4
 8022df6:	d100      	bne.n	8022dfa <_dtoa_r+0x5a6>
 8022df8:	e765      	b.n	8022cc6 <_dtoa_r+0x472>
 8022dfa:	2200      	movs	r2, #0
 8022dfc:	0030      	movs	r0, r6
 8022dfe:	0039      	movs	r1, r7
 8022e00:	4b59      	ldr	r3, [pc, #356]	@ (8022f68 <_dtoa_r+0x714>)
 8022e02:	f7df fe13 	bl	8002a2c <__aeabi_dmul>
 8022e06:	2200      	movs	r2, #0
 8022e08:	0006      	movs	r6, r0
 8022e0a:	000f      	movs	r7, r1
 8022e0c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022e0e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022e10:	4b55      	ldr	r3, [pc, #340]	@ (8022f68 <_dtoa_r+0x714>)
 8022e12:	f7df fe0b 	bl	8002a2c <__aeabi_dmul>
 8022e16:	9416      	str	r4, [sp, #88]	@ 0x58
 8022e18:	900a      	str	r0, [sp, #40]	@ 0x28
 8022e1a:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022e1c:	e7c3      	b.n	8022da6 <_dtoa_r+0x552>
 8022e1e:	0030      	movs	r0, r6
 8022e20:	0039      	movs	r1, r7
 8022e22:	f7df fe03 	bl	8002a2c <__aeabi_dmul>
 8022e26:	9d08      	ldr	r5, [sp, #32]
 8022e28:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8022e2a:	002b      	movs	r3, r5
 8022e2c:	4694      	mov	ip, r2
 8022e2e:	9016      	str	r0, [sp, #88]	@ 0x58
 8022e30:	9117      	str	r1, [sp, #92]	@ 0x5c
 8022e32:	4463      	add	r3, ip
 8022e34:	9319      	str	r3, [sp, #100]	@ 0x64
 8022e36:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022e38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022e3a:	f7e0 fd09 	bl	8003850 <__aeabi_d2iz>
 8022e3e:	0004      	movs	r4, r0
 8022e40:	f7e0 fd42 	bl	80038c8 <__aeabi_i2d>
 8022e44:	000b      	movs	r3, r1
 8022e46:	0002      	movs	r2, r0
 8022e48:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8022e4a:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8022e4c:	f7e0 f8d4 	bl	8002ff8 <__aeabi_dsub>
 8022e50:	3430      	adds	r4, #48	@ 0x30
 8022e52:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8022e54:	702c      	strb	r4, [r5, #0]
 8022e56:	3501      	adds	r5, #1
 8022e58:	0006      	movs	r6, r0
 8022e5a:	000f      	movs	r7, r1
 8022e5c:	42ab      	cmp	r3, r5
 8022e5e:	d12a      	bne.n	8022eb6 <_dtoa_r+0x662>
 8022e60:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8022e62:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8022e64:	9b08      	ldr	r3, [sp, #32]
 8022e66:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8022e68:	469c      	mov	ip, r3
 8022e6a:	2200      	movs	r2, #0
 8022e6c:	4b42      	ldr	r3, [pc, #264]	@ (8022f78 <_dtoa_r+0x724>)
 8022e6e:	4464      	add	r4, ip
 8022e70:	f7de fddc 	bl	8001a2c <__aeabi_dadd>
 8022e74:	0002      	movs	r2, r0
 8022e76:	000b      	movs	r3, r1
 8022e78:	0030      	movs	r0, r6
 8022e7a:	0039      	movs	r1, r7
 8022e7c:	f7dd fb0a 	bl	8000494 <__aeabi_dcmpgt>
 8022e80:	2800      	cmp	r0, #0
 8022e82:	d000      	beq.n	8022e86 <_dtoa_r+0x632>
 8022e84:	e07c      	b.n	8022f80 <_dtoa_r+0x72c>
 8022e86:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8022e88:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8022e8a:	2000      	movs	r0, #0
 8022e8c:	493a      	ldr	r1, [pc, #232]	@ (8022f78 <_dtoa_r+0x724>)
 8022e8e:	f7e0 f8b3 	bl	8002ff8 <__aeabi_dsub>
 8022e92:	0002      	movs	r2, r0
 8022e94:	000b      	movs	r3, r1
 8022e96:	0030      	movs	r0, r6
 8022e98:	0039      	movs	r1, r7
 8022e9a:	f7dd fae7 	bl	800046c <__aeabi_dcmplt>
 8022e9e:	2800      	cmp	r0, #0
 8022ea0:	d100      	bne.n	8022ea4 <_dtoa_r+0x650>
 8022ea2:	e710      	b.n	8022cc6 <_dtoa_r+0x472>
 8022ea4:	0023      	movs	r3, r4
 8022ea6:	3c01      	subs	r4, #1
 8022ea8:	7822      	ldrb	r2, [r4, #0]
 8022eaa:	2a30      	cmp	r2, #48	@ 0x30
 8022eac:	d0fa      	beq.n	8022ea4 <_dtoa_r+0x650>
 8022eae:	001c      	movs	r4, r3
 8022eb0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8022eb2:	9304      	str	r3, [sp, #16]
 8022eb4:	e042      	b.n	8022f3c <_dtoa_r+0x6e8>
 8022eb6:	2200      	movs	r2, #0
 8022eb8:	4b2b      	ldr	r3, [pc, #172]	@ (8022f68 <_dtoa_r+0x714>)
 8022eba:	f7df fdb7 	bl	8002a2c <__aeabi_dmul>
 8022ebe:	900a      	str	r0, [sp, #40]	@ 0x28
 8022ec0:	910b      	str	r1, [sp, #44]	@ 0x2c
 8022ec2:	e7b8      	b.n	8022e36 <_dtoa_r+0x5e2>
 8022ec4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022ec6:	9d08      	ldr	r5, [sp, #32]
 8022ec8:	3b01      	subs	r3, #1
 8022eca:	195b      	adds	r3, r3, r5
 8022ecc:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8022ece:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8022ed0:	930a      	str	r3, [sp, #40]	@ 0x28
 8022ed2:	9a06      	ldr	r2, [sp, #24]
 8022ed4:	9b07      	ldr	r3, [sp, #28]
 8022ed6:	0030      	movs	r0, r6
 8022ed8:	0039      	movs	r1, r7
 8022eda:	f7df f96d 	bl	80021b8 <__aeabi_ddiv>
 8022ede:	f7e0 fcb7 	bl	8003850 <__aeabi_d2iz>
 8022ee2:	9009      	str	r0, [sp, #36]	@ 0x24
 8022ee4:	f7e0 fcf0 	bl	80038c8 <__aeabi_i2d>
 8022ee8:	9a06      	ldr	r2, [sp, #24]
 8022eea:	9b07      	ldr	r3, [sp, #28]
 8022eec:	f7df fd9e 	bl	8002a2c <__aeabi_dmul>
 8022ef0:	0002      	movs	r2, r0
 8022ef2:	000b      	movs	r3, r1
 8022ef4:	0030      	movs	r0, r6
 8022ef6:	0039      	movs	r1, r7
 8022ef8:	f7e0 f87e 	bl	8002ff8 <__aeabi_dsub>
 8022efc:	002b      	movs	r3, r5
 8022efe:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8022f00:	3501      	adds	r5, #1
 8022f02:	3230      	adds	r2, #48	@ 0x30
 8022f04:	701a      	strb	r2, [r3, #0]
 8022f06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8022f08:	002c      	movs	r4, r5
 8022f0a:	429a      	cmp	r2, r3
 8022f0c:	d14b      	bne.n	8022fa6 <_dtoa_r+0x752>
 8022f0e:	0002      	movs	r2, r0
 8022f10:	000b      	movs	r3, r1
 8022f12:	f7de fd8b 	bl	8001a2c <__aeabi_dadd>
 8022f16:	9a06      	ldr	r2, [sp, #24]
 8022f18:	9b07      	ldr	r3, [sp, #28]
 8022f1a:	0006      	movs	r6, r0
 8022f1c:	000f      	movs	r7, r1
 8022f1e:	f7dd fab9 	bl	8000494 <__aeabi_dcmpgt>
 8022f22:	2800      	cmp	r0, #0
 8022f24:	d12a      	bne.n	8022f7c <_dtoa_r+0x728>
 8022f26:	9a06      	ldr	r2, [sp, #24]
 8022f28:	9b07      	ldr	r3, [sp, #28]
 8022f2a:	0030      	movs	r0, r6
 8022f2c:	0039      	movs	r1, r7
 8022f2e:	f7dd fa97 	bl	8000460 <__aeabi_dcmpeq>
 8022f32:	2800      	cmp	r0, #0
 8022f34:	d002      	beq.n	8022f3c <_dtoa_r+0x6e8>
 8022f36:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8022f38:	07dd      	lsls	r5, r3, #31
 8022f3a:	d41f      	bmi.n	8022f7c <_dtoa_r+0x728>
 8022f3c:	9905      	ldr	r1, [sp, #20]
 8022f3e:	9803      	ldr	r0, [sp, #12]
 8022f40:	f000 ff2e 	bl	8023da0 <_Bfree>
 8022f44:	2300      	movs	r3, #0
 8022f46:	7023      	strb	r3, [r4, #0]
 8022f48:	9b04      	ldr	r3, [sp, #16]
 8022f4a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8022f4c:	3301      	adds	r3, #1
 8022f4e:	6013      	str	r3, [r2, #0]
 8022f50:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8022f52:	2b00      	cmp	r3, #0
 8022f54:	d100      	bne.n	8022f58 <_dtoa_r+0x704>
 8022f56:	e4c7      	b.n	80228e8 <_dtoa_r+0x94>
 8022f58:	601c      	str	r4, [r3, #0]
 8022f5a:	e4c5      	b.n	80228e8 <_dtoa_r+0x94>
 8022f5c:	080280f8 	.word	0x080280f8
 8022f60:	080280d0 	.word	0x080280d0
 8022f64:	3ff00000 	.word	0x3ff00000
 8022f68:	40240000 	.word	0x40240000
 8022f6c:	401c0000 	.word	0x401c0000
 8022f70:	fcc00000 	.word	0xfcc00000
 8022f74:	40140000 	.word	0x40140000
 8022f78:	3fe00000 	.word	0x3fe00000
 8022f7c:	9b04      	ldr	r3, [sp, #16]
 8022f7e:	930c      	str	r3, [sp, #48]	@ 0x30
 8022f80:	0023      	movs	r3, r4
 8022f82:	001c      	movs	r4, r3
 8022f84:	3b01      	subs	r3, #1
 8022f86:	781a      	ldrb	r2, [r3, #0]
 8022f88:	2a39      	cmp	r2, #57	@ 0x39
 8022f8a:	d108      	bne.n	8022f9e <_dtoa_r+0x74a>
 8022f8c:	9a08      	ldr	r2, [sp, #32]
 8022f8e:	429a      	cmp	r2, r3
 8022f90:	d1f7      	bne.n	8022f82 <_dtoa_r+0x72e>
 8022f92:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8022f94:	9908      	ldr	r1, [sp, #32]
 8022f96:	3201      	adds	r2, #1
 8022f98:	920c      	str	r2, [sp, #48]	@ 0x30
 8022f9a:	2230      	movs	r2, #48	@ 0x30
 8022f9c:	700a      	strb	r2, [r1, #0]
 8022f9e:	781a      	ldrb	r2, [r3, #0]
 8022fa0:	3201      	adds	r2, #1
 8022fa2:	701a      	strb	r2, [r3, #0]
 8022fa4:	e784      	b.n	8022eb0 <_dtoa_r+0x65c>
 8022fa6:	2200      	movs	r2, #0
 8022fa8:	4bc6      	ldr	r3, [pc, #792]	@ (80232c4 <_dtoa_r+0xa70>)
 8022faa:	f7df fd3f 	bl	8002a2c <__aeabi_dmul>
 8022fae:	2200      	movs	r2, #0
 8022fb0:	2300      	movs	r3, #0
 8022fb2:	0006      	movs	r6, r0
 8022fb4:	000f      	movs	r7, r1
 8022fb6:	f7dd fa53 	bl	8000460 <__aeabi_dcmpeq>
 8022fba:	2800      	cmp	r0, #0
 8022fbc:	d089      	beq.n	8022ed2 <_dtoa_r+0x67e>
 8022fbe:	e7bd      	b.n	8022f3c <_dtoa_r+0x6e8>
 8022fc0:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8022fc2:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8022fc4:	9c06      	ldr	r4, [sp, #24]
 8022fc6:	2f00      	cmp	r7, #0
 8022fc8:	d014      	beq.n	8022ff4 <_dtoa_r+0x7a0>
 8022fca:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8022fcc:	2a01      	cmp	r2, #1
 8022fce:	dd00      	ble.n	8022fd2 <_dtoa_r+0x77e>
 8022fd0:	e0e4      	b.n	802319c <_dtoa_r+0x948>
 8022fd2:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8022fd4:	2a00      	cmp	r2, #0
 8022fd6:	d100      	bne.n	8022fda <_dtoa_r+0x786>
 8022fd8:	e0da      	b.n	8023190 <_dtoa_r+0x93c>
 8022fda:	4abb      	ldr	r2, [pc, #748]	@ (80232c8 <_dtoa_r+0xa74>)
 8022fdc:	189b      	adds	r3, r3, r2
 8022fde:	9a06      	ldr	r2, [sp, #24]
 8022fe0:	2101      	movs	r1, #1
 8022fe2:	18d2      	adds	r2, r2, r3
 8022fe4:	9206      	str	r2, [sp, #24]
 8022fe6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8022fe8:	9803      	ldr	r0, [sp, #12]
 8022fea:	18d3      	adds	r3, r2, r3
 8022fec:	930d      	str	r3, [sp, #52]	@ 0x34
 8022fee:	f000 ffdb 	bl	8023fa8 <__i2b>
 8022ff2:	0007      	movs	r7, r0
 8022ff4:	2c00      	cmp	r4, #0
 8022ff6:	d00e      	beq.n	8023016 <_dtoa_r+0x7c2>
 8022ff8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8022ffa:	2b00      	cmp	r3, #0
 8022ffc:	dd0b      	ble.n	8023016 <_dtoa_r+0x7c2>
 8022ffe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023000:	0023      	movs	r3, r4
 8023002:	4294      	cmp	r4, r2
 8023004:	dd00      	ble.n	8023008 <_dtoa_r+0x7b4>
 8023006:	0013      	movs	r3, r2
 8023008:	9a06      	ldr	r2, [sp, #24]
 802300a:	1ae4      	subs	r4, r4, r3
 802300c:	1ad2      	subs	r2, r2, r3
 802300e:	9206      	str	r2, [sp, #24]
 8023010:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8023012:	1ad3      	subs	r3, r2, r3
 8023014:	930d      	str	r3, [sp, #52]	@ 0x34
 8023016:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023018:	2b00      	cmp	r3, #0
 802301a:	d021      	beq.n	8023060 <_dtoa_r+0x80c>
 802301c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802301e:	2b00      	cmp	r3, #0
 8023020:	d100      	bne.n	8023024 <_dtoa_r+0x7d0>
 8023022:	e0d3      	b.n	80231cc <_dtoa_r+0x978>
 8023024:	9e05      	ldr	r6, [sp, #20]
 8023026:	2d00      	cmp	r5, #0
 8023028:	d014      	beq.n	8023054 <_dtoa_r+0x800>
 802302a:	0039      	movs	r1, r7
 802302c:	002a      	movs	r2, r5
 802302e:	9803      	ldr	r0, [sp, #12]
 8023030:	f001 f87c 	bl	802412c <__pow5mult>
 8023034:	9a05      	ldr	r2, [sp, #20]
 8023036:	0001      	movs	r1, r0
 8023038:	0007      	movs	r7, r0
 802303a:	9803      	ldr	r0, [sp, #12]
 802303c:	f000 ffcc 	bl	8023fd8 <__multiply>
 8023040:	0006      	movs	r6, r0
 8023042:	9905      	ldr	r1, [sp, #20]
 8023044:	9803      	ldr	r0, [sp, #12]
 8023046:	f000 feab 	bl	8023da0 <_Bfree>
 802304a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802304c:	9605      	str	r6, [sp, #20]
 802304e:	1b5b      	subs	r3, r3, r5
 8023050:	930f      	str	r3, [sp, #60]	@ 0x3c
 8023052:	d005      	beq.n	8023060 <_dtoa_r+0x80c>
 8023054:	0031      	movs	r1, r6
 8023056:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8023058:	9803      	ldr	r0, [sp, #12]
 802305a:	f001 f867 	bl	802412c <__pow5mult>
 802305e:	9005      	str	r0, [sp, #20]
 8023060:	2101      	movs	r1, #1
 8023062:	9803      	ldr	r0, [sp, #12]
 8023064:	f000 ffa0 	bl	8023fa8 <__i2b>
 8023068:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 802306a:	0006      	movs	r6, r0
 802306c:	2b00      	cmp	r3, #0
 802306e:	d100      	bne.n	8023072 <_dtoa_r+0x81e>
 8023070:	e1bc      	b.n	80233ec <_dtoa_r+0xb98>
 8023072:	001a      	movs	r2, r3
 8023074:	0001      	movs	r1, r0
 8023076:	9803      	ldr	r0, [sp, #12]
 8023078:	f001 f858 	bl	802412c <__pow5mult>
 802307c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 802307e:	0006      	movs	r6, r0
 8023080:	2500      	movs	r5, #0
 8023082:	2b01      	cmp	r3, #1
 8023084:	dc16      	bgt.n	80230b4 <_dtoa_r+0x860>
 8023086:	2500      	movs	r5, #0
 8023088:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802308a:	42ab      	cmp	r3, r5
 802308c:	d10e      	bne.n	80230ac <_dtoa_r+0x858>
 802308e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8023090:	031b      	lsls	r3, r3, #12
 8023092:	42ab      	cmp	r3, r5
 8023094:	d10a      	bne.n	80230ac <_dtoa_r+0x858>
 8023096:	4b8d      	ldr	r3, [pc, #564]	@ (80232cc <_dtoa_r+0xa78>)
 8023098:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 802309a:	4213      	tst	r3, r2
 802309c:	d006      	beq.n	80230ac <_dtoa_r+0x858>
 802309e:	9b06      	ldr	r3, [sp, #24]
 80230a0:	3501      	adds	r5, #1
 80230a2:	3301      	adds	r3, #1
 80230a4:	9306      	str	r3, [sp, #24]
 80230a6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80230a8:	3301      	adds	r3, #1
 80230aa:	930d      	str	r3, [sp, #52]	@ 0x34
 80230ac:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80230ae:	2001      	movs	r0, #1
 80230b0:	2b00      	cmp	r3, #0
 80230b2:	d008      	beq.n	80230c6 <_dtoa_r+0x872>
 80230b4:	6933      	ldr	r3, [r6, #16]
 80230b6:	3303      	adds	r3, #3
 80230b8:	009b      	lsls	r3, r3, #2
 80230ba:	18f3      	adds	r3, r6, r3
 80230bc:	6858      	ldr	r0, [r3, #4]
 80230be:	f000 ff23 	bl	8023f08 <__hi0bits>
 80230c2:	2320      	movs	r3, #32
 80230c4:	1a18      	subs	r0, r3, r0
 80230c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80230c8:	1818      	adds	r0, r3, r0
 80230ca:	0002      	movs	r2, r0
 80230cc:	231f      	movs	r3, #31
 80230ce:	401a      	ands	r2, r3
 80230d0:	4218      	tst	r0, r3
 80230d2:	d100      	bne.n	80230d6 <_dtoa_r+0x882>
 80230d4:	e081      	b.n	80231da <_dtoa_r+0x986>
 80230d6:	3301      	adds	r3, #1
 80230d8:	1a9b      	subs	r3, r3, r2
 80230da:	2b04      	cmp	r3, #4
 80230dc:	dd79      	ble.n	80231d2 <_dtoa_r+0x97e>
 80230de:	231c      	movs	r3, #28
 80230e0:	1a9b      	subs	r3, r3, r2
 80230e2:	9a06      	ldr	r2, [sp, #24]
 80230e4:	18e4      	adds	r4, r4, r3
 80230e6:	18d2      	adds	r2, r2, r3
 80230e8:	9206      	str	r2, [sp, #24]
 80230ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80230ec:	18d3      	adds	r3, r2, r3
 80230ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80230f0:	9b06      	ldr	r3, [sp, #24]
 80230f2:	2b00      	cmp	r3, #0
 80230f4:	dd05      	ble.n	8023102 <_dtoa_r+0x8ae>
 80230f6:	001a      	movs	r2, r3
 80230f8:	9905      	ldr	r1, [sp, #20]
 80230fa:	9803      	ldr	r0, [sp, #12]
 80230fc:	f001 f872 	bl	80241e4 <__lshift>
 8023100:	9005      	str	r0, [sp, #20]
 8023102:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8023104:	2b00      	cmp	r3, #0
 8023106:	dd05      	ble.n	8023114 <_dtoa_r+0x8c0>
 8023108:	0031      	movs	r1, r6
 802310a:	001a      	movs	r2, r3
 802310c:	9803      	ldr	r0, [sp, #12]
 802310e:	f001 f869 	bl	80241e4 <__lshift>
 8023112:	0006      	movs	r6, r0
 8023114:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8023116:	2b00      	cmp	r3, #0
 8023118:	d061      	beq.n	80231de <_dtoa_r+0x98a>
 802311a:	0031      	movs	r1, r6
 802311c:	9805      	ldr	r0, [sp, #20]
 802311e:	f001 f8cd 	bl	80242bc <__mcmp>
 8023122:	2800      	cmp	r0, #0
 8023124:	da5b      	bge.n	80231de <_dtoa_r+0x98a>
 8023126:	9b04      	ldr	r3, [sp, #16]
 8023128:	220a      	movs	r2, #10
 802312a:	3b01      	subs	r3, #1
 802312c:	930c      	str	r3, [sp, #48]	@ 0x30
 802312e:	9905      	ldr	r1, [sp, #20]
 8023130:	2300      	movs	r3, #0
 8023132:	9803      	ldr	r0, [sp, #12]
 8023134:	f000 fe58 	bl	8023de8 <__multadd>
 8023138:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 802313a:	9005      	str	r0, [sp, #20]
 802313c:	2b00      	cmp	r3, #0
 802313e:	d100      	bne.n	8023142 <_dtoa_r+0x8ee>
 8023140:	e15b      	b.n	80233fa <_dtoa_r+0xba6>
 8023142:	2300      	movs	r3, #0
 8023144:	0039      	movs	r1, r7
 8023146:	220a      	movs	r2, #10
 8023148:	9803      	ldr	r0, [sp, #12]
 802314a:	f000 fe4d 	bl	8023de8 <__multadd>
 802314e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023150:	0007      	movs	r7, r0
 8023152:	2b00      	cmp	r3, #0
 8023154:	dc4d      	bgt.n	80231f2 <_dtoa_r+0x99e>
 8023156:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8023158:	2b02      	cmp	r3, #2
 802315a:	dd46      	ble.n	80231ea <_dtoa_r+0x996>
 802315c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802315e:	2b00      	cmp	r3, #0
 8023160:	d000      	beq.n	8023164 <_dtoa_r+0x910>
 8023162:	e5db      	b.n	8022d1c <_dtoa_r+0x4c8>
 8023164:	0031      	movs	r1, r6
 8023166:	2205      	movs	r2, #5
 8023168:	9803      	ldr	r0, [sp, #12]
 802316a:	f000 fe3d 	bl	8023de8 <__multadd>
 802316e:	0006      	movs	r6, r0
 8023170:	0001      	movs	r1, r0
 8023172:	9805      	ldr	r0, [sp, #20]
 8023174:	f001 f8a2 	bl	80242bc <__mcmp>
 8023178:	2800      	cmp	r0, #0
 802317a:	dc00      	bgt.n	802317e <_dtoa_r+0x92a>
 802317c:	e5ce      	b.n	8022d1c <_dtoa_r+0x4c8>
 802317e:	9b08      	ldr	r3, [sp, #32]
 8023180:	9a08      	ldr	r2, [sp, #32]
 8023182:	1c5c      	adds	r4, r3, #1
 8023184:	2331      	movs	r3, #49	@ 0x31
 8023186:	7013      	strb	r3, [r2, #0]
 8023188:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 802318a:	3301      	adds	r3, #1
 802318c:	930c      	str	r3, [sp, #48]	@ 0x30
 802318e:	e5c9      	b.n	8022d24 <_dtoa_r+0x4d0>
 8023190:	2336      	movs	r3, #54	@ 0x36
 8023192:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8023194:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8023196:	1a9b      	subs	r3, r3, r2
 8023198:	9c06      	ldr	r4, [sp, #24]
 802319a:	e720      	b.n	8022fde <_dtoa_r+0x78a>
 802319c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802319e:	1e5d      	subs	r5, r3, #1
 80231a0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80231a2:	42ab      	cmp	r3, r5
 80231a4:	db08      	blt.n	80231b8 <_dtoa_r+0x964>
 80231a6:	1b5d      	subs	r5, r3, r5
 80231a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80231aa:	2b00      	cmp	r3, #0
 80231ac:	daf4      	bge.n	8023198 <_dtoa_r+0x944>
 80231ae:	9b06      	ldr	r3, [sp, #24]
 80231b0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80231b2:	1a9c      	subs	r4, r3, r2
 80231b4:	2300      	movs	r3, #0
 80231b6:	e712      	b.n	8022fde <_dtoa_r+0x78a>
 80231b8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80231ba:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80231bc:	1aeb      	subs	r3, r5, r3
 80231be:	18d3      	adds	r3, r2, r3
 80231c0:	9314      	str	r3, [sp, #80]	@ 0x50
 80231c2:	950f      	str	r5, [sp, #60]	@ 0x3c
 80231c4:	9c06      	ldr	r4, [sp, #24]
 80231c6:	2500      	movs	r5, #0
 80231c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80231ca:	e708      	b.n	8022fde <_dtoa_r+0x78a>
 80231cc:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80231ce:	9905      	ldr	r1, [sp, #20]
 80231d0:	e742      	b.n	8023058 <_dtoa_r+0x804>
 80231d2:	2b04      	cmp	r3, #4
 80231d4:	d08c      	beq.n	80230f0 <_dtoa_r+0x89c>
 80231d6:	331c      	adds	r3, #28
 80231d8:	e783      	b.n	80230e2 <_dtoa_r+0x88e>
 80231da:	0013      	movs	r3, r2
 80231dc:	e7fb      	b.n	80231d6 <_dtoa_r+0x982>
 80231de:	9b04      	ldr	r3, [sp, #16]
 80231e0:	930c      	str	r3, [sp, #48]	@ 0x30
 80231e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80231e4:	930e      	str	r3, [sp, #56]	@ 0x38
 80231e6:	2b00      	cmp	r3, #0
 80231e8:	ddb5      	ble.n	8023156 <_dtoa_r+0x902>
 80231ea:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80231ec:	2b00      	cmp	r3, #0
 80231ee:	d100      	bne.n	80231f2 <_dtoa_r+0x99e>
 80231f0:	e107      	b.n	8023402 <_dtoa_r+0xbae>
 80231f2:	2c00      	cmp	r4, #0
 80231f4:	dd05      	ble.n	8023202 <_dtoa_r+0x9ae>
 80231f6:	0039      	movs	r1, r7
 80231f8:	0022      	movs	r2, r4
 80231fa:	9803      	ldr	r0, [sp, #12]
 80231fc:	f000 fff2 	bl	80241e4 <__lshift>
 8023200:	0007      	movs	r7, r0
 8023202:	9704      	str	r7, [sp, #16]
 8023204:	2d00      	cmp	r5, #0
 8023206:	d020      	beq.n	802324a <_dtoa_r+0x9f6>
 8023208:	6879      	ldr	r1, [r7, #4]
 802320a:	9803      	ldr	r0, [sp, #12]
 802320c:	f000 fd84 	bl	8023d18 <_Balloc>
 8023210:	1e04      	subs	r4, r0, #0
 8023212:	d10c      	bne.n	802322e <_dtoa_r+0x9da>
 8023214:	0022      	movs	r2, r4
 8023216:	4b2e      	ldr	r3, [pc, #184]	@ (80232d0 <_dtoa_r+0xa7c>)
 8023218:	482e      	ldr	r0, [pc, #184]	@ (80232d4 <_dtoa_r+0xa80>)
 802321a:	492f      	ldr	r1, [pc, #188]	@ (80232d8 <_dtoa_r+0xa84>)
 802321c:	f7ff fb2f 	bl	802287e <_dtoa_r+0x2a>
 8023220:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8023222:	0037      	movs	r7, r6
 8023224:	e7ab      	b.n	802317e <_dtoa_r+0x92a>
 8023226:	9b04      	ldr	r3, [sp, #16]
 8023228:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 802322a:	930c      	str	r3, [sp, #48]	@ 0x30
 802322c:	e7f9      	b.n	8023222 <_dtoa_r+0x9ce>
 802322e:	0039      	movs	r1, r7
 8023230:	693a      	ldr	r2, [r7, #16]
 8023232:	310c      	adds	r1, #12
 8023234:	3202      	adds	r2, #2
 8023236:	0092      	lsls	r2, r2, #2
 8023238:	300c      	adds	r0, #12
 802323a:	f7ff fa53 	bl	80226e4 <memcpy>
 802323e:	2201      	movs	r2, #1
 8023240:	0021      	movs	r1, r4
 8023242:	9803      	ldr	r0, [sp, #12]
 8023244:	f000 ffce 	bl	80241e4 <__lshift>
 8023248:	9004      	str	r0, [sp, #16]
 802324a:	9b08      	ldr	r3, [sp, #32]
 802324c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802324e:	9306      	str	r3, [sp, #24]
 8023250:	3b01      	subs	r3, #1
 8023252:	189b      	adds	r3, r3, r2
 8023254:	2201      	movs	r2, #1
 8023256:	930f      	str	r3, [sp, #60]	@ 0x3c
 8023258:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 802325a:	4013      	ands	r3, r2
 802325c:	930e      	str	r3, [sp, #56]	@ 0x38
 802325e:	0031      	movs	r1, r6
 8023260:	9805      	ldr	r0, [sp, #20]
 8023262:	f7ff fa71 	bl	8022748 <quorem>
 8023266:	0039      	movs	r1, r7
 8023268:	0005      	movs	r5, r0
 802326a:	900a      	str	r0, [sp, #40]	@ 0x28
 802326c:	9805      	ldr	r0, [sp, #20]
 802326e:	f001 f825 	bl	80242bc <__mcmp>
 8023272:	9a04      	ldr	r2, [sp, #16]
 8023274:	900d      	str	r0, [sp, #52]	@ 0x34
 8023276:	0031      	movs	r1, r6
 8023278:	9803      	ldr	r0, [sp, #12]
 802327a:	f001 f83b 	bl	80242f4 <__mdiff>
 802327e:	2201      	movs	r2, #1
 8023280:	68c3      	ldr	r3, [r0, #12]
 8023282:	0004      	movs	r4, r0
 8023284:	3530      	adds	r5, #48	@ 0x30
 8023286:	9209      	str	r2, [sp, #36]	@ 0x24
 8023288:	2b00      	cmp	r3, #0
 802328a:	d104      	bne.n	8023296 <_dtoa_r+0xa42>
 802328c:	0001      	movs	r1, r0
 802328e:	9805      	ldr	r0, [sp, #20]
 8023290:	f001 f814 	bl	80242bc <__mcmp>
 8023294:	9009      	str	r0, [sp, #36]	@ 0x24
 8023296:	0021      	movs	r1, r4
 8023298:	9803      	ldr	r0, [sp, #12]
 802329a:	f000 fd81 	bl	8023da0 <_Bfree>
 802329e:	9b06      	ldr	r3, [sp, #24]
 80232a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80232a2:	1c5c      	adds	r4, r3, #1
 80232a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232a6:	4313      	orrs	r3, r2
 80232a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80232aa:	4313      	orrs	r3, r2
 80232ac:	d116      	bne.n	80232dc <_dtoa_r+0xa88>
 80232ae:	2d39      	cmp	r5, #57	@ 0x39
 80232b0:	d02f      	beq.n	8023312 <_dtoa_r+0xabe>
 80232b2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80232b4:	2b00      	cmp	r3, #0
 80232b6:	dd01      	ble.n	80232bc <_dtoa_r+0xa68>
 80232b8:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 80232ba:	3531      	adds	r5, #49	@ 0x31
 80232bc:	9b06      	ldr	r3, [sp, #24]
 80232be:	701d      	strb	r5, [r3, #0]
 80232c0:	e532      	b.n	8022d28 <_dtoa_r+0x4d4>
 80232c2:	46c0      	nop			@ (mov r8, r8)
 80232c4:	40240000 	.word	0x40240000
 80232c8:	00000433 	.word	0x00000433
 80232cc:	7ff00000 	.word	0x7ff00000
 80232d0:	08027e73 	.word	0x08027e73
 80232d4:	08027e1b 	.word	0x08027e1b
 80232d8:	000002ef 	.word	0x000002ef
 80232dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80232de:	2b00      	cmp	r3, #0
 80232e0:	db04      	blt.n	80232ec <_dtoa_r+0xa98>
 80232e2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80232e4:	4313      	orrs	r3, r2
 80232e6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80232e8:	4313      	orrs	r3, r2
 80232ea:	d11e      	bne.n	802332a <_dtoa_r+0xad6>
 80232ec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80232ee:	2b00      	cmp	r3, #0
 80232f0:	dde4      	ble.n	80232bc <_dtoa_r+0xa68>
 80232f2:	9905      	ldr	r1, [sp, #20]
 80232f4:	2201      	movs	r2, #1
 80232f6:	9803      	ldr	r0, [sp, #12]
 80232f8:	f000 ff74 	bl	80241e4 <__lshift>
 80232fc:	0031      	movs	r1, r6
 80232fe:	9005      	str	r0, [sp, #20]
 8023300:	f000 ffdc 	bl	80242bc <__mcmp>
 8023304:	2800      	cmp	r0, #0
 8023306:	dc02      	bgt.n	802330e <_dtoa_r+0xaba>
 8023308:	d1d8      	bne.n	80232bc <_dtoa_r+0xa68>
 802330a:	07eb      	lsls	r3, r5, #31
 802330c:	d5d6      	bpl.n	80232bc <_dtoa_r+0xa68>
 802330e:	2d39      	cmp	r5, #57	@ 0x39
 8023310:	d1d2      	bne.n	80232b8 <_dtoa_r+0xa64>
 8023312:	2339      	movs	r3, #57	@ 0x39
 8023314:	9a06      	ldr	r2, [sp, #24]
 8023316:	7013      	strb	r3, [r2, #0]
 8023318:	0023      	movs	r3, r4
 802331a:	001c      	movs	r4, r3
 802331c:	3b01      	subs	r3, #1
 802331e:	781a      	ldrb	r2, [r3, #0]
 8023320:	2a39      	cmp	r2, #57	@ 0x39
 8023322:	d050      	beq.n	80233c6 <_dtoa_r+0xb72>
 8023324:	3201      	adds	r2, #1
 8023326:	701a      	strb	r2, [r3, #0]
 8023328:	e4fe      	b.n	8022d28 <_dtoa_r+0x4d4>
 802332a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 802332c:	2b00      	cmp	r3, #0
 802332e:	dd03      	ble.n	8023338 <_dtoa_r+0xae4>
 8023330:	2d39      	cmp	r5, #57	@ 0x39
 8023332:	d0ee      	beq.n	8023312 <_dtoa_r+0xabe>
 8023334:	3501      	adds	r5, #1
 8023336:	e7c1      	b.n	80232bc <_dtoa_r+0xa68>
 8023338:	9b06      	ldr	r3, [sp, #24]
 802333a:	9a06      	ldr	r2, [sp, #24]
 802333c:	701d      	strb	r5, [r3, #0]
 802333e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023340:	4293      	cmp	r3, r2
 8023342:	d02b      	beq.n	802339c <_dtoa_r+0xb48>
 8023344:	2300      	movs	r3, #0
 8023346:	220a      	movs	r2, #10
 8023348:	9905      	ldr	r1, [sp, #20]
 802334a:	9803      	ldr	r0, [sp, #12]
 802334c:	f000 fd4c 	bl	8023de8 <__multadd>
 8023350:	9b04      	ldr	r3, [sp, #16]
 8023352:	9005      	str	r0, [sp, #20]
 8023354:	429f      	cmp	r7, r3
 8023356:	d109      	bne.n	802336c <_dtoa_r+0xb18>
 8023358:	0039      	movs	r1, r7
 802335a:	2300      	movs	r3, #0
 802335c:	220a      	movs	r2, #10
 802335e:	9803      	ldr	r0, [sp, #12]
 8023360:	f000 fd42 	bl	8023de8 <__multadd>
 8023364:	0007      	movs	r7, r0
 8023366:	9004      	str	r0, [sp, #16]
 8023368:	9406      	str	r4, [sp, #24]
 802336a:	e778      	b.n	802325e <_dtoa_r+0xa0a>
 802336c:	0039      	movs	r1, r7
 802336e:	2300      	movs	r3, #0
 8023370:	220a      	movs	r2, #10
 8023372:	9803      	ldr	r0, [sp, #12]
 8023374:	f000 fd38 	bl	8023de8 <__multadd>
 8023378:	2300      	movs	r3, #0
 802337a:	0007      	movs	r7, r0
 802337c:	220a      	movs	r2, #10
 802337e:	9904      	ldr	r1, [sp, #16]
 8023380:	9803      	ldr	r0, [sp, #12]
 8023382:	f000 fd31 	bl	8023de8 <__multadd>
 8023386:	9004      	str	r0, [sp, #16]
 8023388:	e7ee      	b.n	8023368 <_dtoa_r+0xb14>
 802338a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802338c:	2401      	movs	r4, #1
 802338e:	2b00      	cmp	r3, #0
 8023390:	dd00      	ble.n	8023394 <_dtoa_r+0xb40>
 8023392:	001c      	movs	r4, r3
 8023394:	9704      	str	r7, [sp, #16]
 8023396:	2700      	movs	r7, #0
 8023398:	9b08      	ldr	r3, [sp, #32]
 802339a:	191c      	adds	r4, r3, r4
 802339c:	9905      	ldr	r1, [sp, #20]
 802339e:	2201      	movs	r2, #1
 80233a0:	9803      	ldr	r0, [sp, #12]
 80233a2:	f000 ff1f 	bl	80241e4 <__lshift>
 80233a6:	0031      	movs	r1, r6
 80233a8:	9005      	str	r0, [sp, #20]
 80233aa:	f000 ff87 	bl	80242bc <__mcmp>
 80233ae:	2800      	cmp	r0, #0
 80233b0:	dcb2      	bgt.n	8023318 <_dtoa_r+0xac4>
 80233b2:	d101      	bne.n	80233b8 <_dtoa_r+0xb64>
 80233b4:	07ed      	lsls	r5, r5, #31
 80233b6:	d4af      	bmi.n	8023318 <_dtoa_r+0xac4>
 80233b8:	0023      	movs	r3, r4
 80233ba:	001c      	movs	r4, r3
 80233bc:	3b01      	subs	r3, #1
 80233be:	781a      	ldrb	r2, [r3, #0]
 80233c0:	2a30      	cmp	r2, #48	@ 0x30
 80233c2:	d0fa      	beq.n	80233ba <_dtoa_r+0xb66>
 80233c4:	e4b0      	b.n	8022d28 <_dtoa_r+0x4d4>
 80233c6:	9a08      	ldr	r2, [sp, #32]
 80233c8:	429a      	cmp	r2, r3
 80233ca:	d1a6      	bne.n	802331a <_dtoa_r+0xac6>
 80233cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80233ce:	3301      	adds	r3, #1
 80233d0:	930c      	str	r3, [sp, #48]	@ 0x30
 80233d2:	2331      	movs	r3, #49	@ 0x31
 80233d4:	7013      	strb	r3, [r2, #0]
 80233d6:	e4a7      	b.n	8022d28 <_dtoa_r+0x4d4>
 80233d8:	4b14      	ldr	r3, [pc, #80]	@ (802342c <_dtoa_r+0xbd8>)
 80233da:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80233dc:	9308      	str	r3, [sp, #32]
 80233de:	4b14      	ldr	r3, [pc, #80]	@ (8023430 <_dtoa_r+0xbdc>)
 80233e0:	2a00      	cmp	r2, #0
 80233e2:	d001      	beq.n	80233e8 <_dtoa_r+0xb94>
 80233e4:	f7ff fa7e 	bl	80228e4 <_dtoa_r+0x90>
 80233e8:	f7ff fa7e 	bl	80228e8 <_dtoa_r+0x94>
 80233ec:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80233ee:	2b01      	cmp	r3, #1
 80233f0:	dc00      	bgt.n	80233f4 <_dtoa_r+0xba0>
 80233f2:	e648      	b.n	8023086 <_dtoa_r+0x832>
 80233f4:	2001      	movs	r0, #1
 80233f6:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80233f8:	e665      	b.n	80230c6 <_dtoa_r+0x872>
 80233fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80233fc:	2b00      	cmp	r3, #0
 80233fe:	dc00      	bgt.n	8023402 <_dtoa_r+0xbae>
 8023400:	e6a9      	b.n	8023156 <_dtoa_r+0x902>
 8023402:	2400      	movs	r4, #0
 8023404:	0031      	movs	r1, r6
 8023406:	9805      	ldr	r0, [sp, #20]
 8023408:	f7ff f99e 	bl	8022748 <quorem>
 802340c:	9b08      	ldr	r3, [sp, #32]
 802340e:	3030      	adds	r0, #48	@ 0x30
 8023410:	5518      	strb	r0, [r3, r4]
 8023412:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023414:	3401      	adds	r4, #1
 8023416:	0005      	movs	r5, r0
 8023418:	42a3      	cmp	r3, r4
 802341a:	ddb6      	ble.n	802338a <_dtoa_r+0xb36>
 802341c:	2300      	movs	r3, #0
 802341e:	220a      	movs	r2, #10
 8023420:	9905      	ldr	r1, [sp, #20]
 8023422:	9803      	ldr	r0, [sp, #12]
 8023424:	f000 fce0 	bl	8023de8 <__multadd>
 8023428:	9005      	str	r0, [sp, #20]
 802342a:	e7eb      	b.n	8023404 <_dtoa_r+0xbb0>
 802342c:	08027e0e 	.word	0x08027e0e
 8023430:	08027e16 	.word	0x08027e16

08023434 <_free_r>:
 8023434:	b570      	push	{r4, r5, r6, lr}
 8023436:	0005      	movs	r5, r0
 8023438:	1e0c      	subs	r4, r1, #0
 802343a:	d010      	beq.n	802345e <_free_r+0x2a>
 802343c:	3c04      	subs	r4, #4
 802343e:	6823      	ldr	r3, [r4, #0]
 8023440:	2b00      	cmp	r3, #0
 8023442:	da00      	bge.n	8023446 <_free_r+0x12>
 8023444:	18e4      	adds	r4, r4, r3
 8023446:	0028      	movs	r0, r5
 8023448:	f000 fc56 	bl	8023cf8 <__malloc_lock>
 802344c:	4a1d      	ldr	r2, [pc, #116]	@ (80234c4 <_free_r+0x90>)
 802344e:	6813      	ldr	r3, [r2, #0]
 8023450:	2b00      	cmp	r3, #0
 8023452:	d105      	bne.n	8023460 <_free_r+0x2c>
 8023454:	6063      	str	r3, [r4, #4]
 8023456:	6014      	str	r4, [r2, #0]
 8023458:	0028      	movs	r0, r5
 802345a:	f000 fc55 	bl	8023d08 <__malloc_unlock>
 802345e:	bd70      	pop	{r4, r5, r6, pc}
 8023460:	42a3      	cmp	r3, r4
 8023462:	d908      	bls.n	8023476 <_free_r+0x42>
 8023464:	6820      	ldr	r0, [r4, #0]
 8023466:	1821      	adds	r1, r4, r0
 8023468:	428b      	cmp	r3, r1
 802346a:	d1f3      	bne.n	8023454 <_free_r+0x20>
 802346c:	6819      	ldr	r1, [r3, #0]
 802346e:	685b      	ldr	r3, [r3, #4]
 8023470:	1809      	adds	r1, r1, r0
 8023472:	6021      	str	r1, [r4, #0]
 8023474:	e7ee      	b.n	8023454 <_free_r+0x20>
 8023476:	001a      	movs	r2, r3
 8023478:	685b      	ldr	r3, [r3, #4]
 802347a:	2b00      	cmp	r3, #0
 802347c:	d001      	beq.n	8023482 <_free_r+0x4e>
 802347e:	42a3      	cmp	r3, r4
 8023480:	d9f9      	bls.n	8023476 <_free_r+0x42>
 8023482:	6811      	ldr	r1, [r2, #0]
 8023484:	1850      	adds	r0, r2, r1
 8023486:	42a0      	cmp	r0, r4
 8023488:	d10b      	bne.n	80234a2 <_free_r+0x6e>
 802348a:	6820      	ldr	r0, [r4, #0]
 802348c:	1809      	adds	r1, r1, r0
 802348e:	1850      	adds	r0, r2, r1
 8023490:	6011      	str	r1, [r2, #0]
 8023492:	4283      	cmp	r3, r0
 8023494:	d1e0      	bne.n	8023458 <_free_r+0x24>
 8023496:	6818      	ldr	r0, [r3, #0]
 8023498:	685b      	ldr	r3, [r3, #4]
 802349a:	1841      	adds	r1, r0, r1
 802349c:	6011      	str	r1, [r2, #0]
 802349e:	6053      	str	r3, [r2, #4]
 80234a0:	e7da      	b.n	8023458 <_free_r+0x24>
 80234a2:	42a0      	cmp	r0, r4
 80234a4:	d902      	bls.n	80234ac <_free_r+0x78>
 80234a6:	230c      	movs	r3, #12
 80234a8:	602b      	str	r3, [r5, #0]
 80234aa:	e7d5      	b.n	8023458 <_free_r+0x24>
 80234ac:	6820      	ldr	r0, [r4, #0]
 80234ae:	1821      	adds	r1, r4, r0
 80234b0:	428b      	cmp	r3, r1
 80234b2:	d103      	bne.n	80234bc <_free_r+0x88>
 80234b4:	6819      	ldr	r1, [r3, #0]
 80234b6:	685b      	ldr	r3, [r3, #4]
 80234b8:	1809      	adds	r1, r1, r0
 80234ba:	6021      	str	r1, [r4, #0]
 80234bc:	6063      	str	r3, [r4, #4]
 80234be:	6054      	str	r4, [r2, #4]
 80234c0:	e7ca      	b.n	8023458 <_free_r+0x24>
 80234c2:	46c0      	nop			@ (mov r8, r8)
 80234c4:	20006990 	.word	0x20006990

080234c8 <rshift>:
 80234c8:	0002      	movs	r2, r0
 80234ca:	b5f0      	push	{r4, r5, r6, r7, lr}
 80234cc:	6904      	ldr	r4, [r0, #16]
 80234ce:	b085      	sub	sp, #20
 80234d0:	3214      	adds	r2, #20
 80234d2:	114b      	asrs	r3, r1, #5
 80234d4:	0016      	movs	r6, r2
 80234d6:	9302      	str	r3, [sp, #8]
 80234d8:	429c      	cmp	r4, r3
 80234da:	dd31      	ble.n	8023540 <rshift+0x78>
 80234dc:	261f      	movs	r6, #31
 80234de:	000f      	movs	r7, r1
 80234e0:	009b      	lsls	r3, r3, #2
 80234e2:	00a5      	lsls	r5, r4, #2
 80234e4:	18d3      	adds	r3, r2, r3
 80234e6:	4037      	ands	r7, r6
 80234e8:	1955      	adds	r5, r2, r5
 80234ea:	9300      	str	r3, [sp, #0]
 80234ec:	9701      	str	r7, [sp, #4]
 80234ee:	4231      	tst	r1, r6
 80234f0:	d10d      	bne.n	802350e <rshift+0x46>
 80234f2:	0016      	movs	r6, r2
 80234f4:	0019      	movs	r1, r3
 80234f6:	428d      	cmp	r5, r1
 80234f8:	d836      	bhi.n	8023568 <rshift+0xa0>
 80234fa:	9b00      	ldr	r3, [sp, #0]
 80234fc:	2600      	movs	r6, #0
 80234fe:	3b03      	subs	r3, #3
 8023500:	429d      	cmp	r5, r3
 8023502:	d302      	bcc.n	802350a <rshift+0x42>
 8023504:	9b02      	ldr	r3, [sp, #8]
 8023506:	1ae4      	subs	r4, r4, r3
 8023508:	00a6      	lsls	r6, r4, #2
 802350a:	1996      	adds	r6, r2, r6
 802350c:	e018      	b.n	8023540 <rshift+0x78>
 802350e:	2120      	movs	r1, #32
 8023510:	9e01      	ldr	r6, [sp, #4]
 8023512:	9f01      	ldr	r7, [sp, #4]
 8023514:	1b89      	subs	r1, r1, r6
 8023516:	9e00      	ldr	r6, [sp, #0]
 8023518:	9103      	str	r1, [sp, #12]
 802351a:	ce02      	ldmia	r6!, {r1}
 802351c:	4694      	mov	ip, r2
 802351e:	40f9      	lsrs	r1, r7
 8023520:	42b5      	cmp	r5, r6
 8023522:	d816      	bhi.n	8023552 <rshift+0x8a>
 8023524:	9b00      	ldr	r3, [sp, #0]
 8023526:	2600      	movs	r6, #0
 8023528:	3301      	adds	r3, #1
 802352a:	429d      	cmp	r5, r3
 802352c:	d303      	bcc.n	8023536 <rshift+0x6e>
 802352e:	9b02      	ldr	r3, [sp, #8]
 8023530:	1ae4      	subs	r4, r4, r3
 8023532:	00a6      	lsls	r6, r4, #2
 8023534:	3e04      	subs	r6, #4
 8023536:	1996      	adds	r6, r2, r6
 8023538:	6031      	str	r1, [r6, #0]
 802353a:	2900      	cmp	r1, #0
 802353c:	d000      	beq.n	8023540 <rshift+0x78>
 802353e:	3604      	adds	r6, #4
 8023540:	1ab1      	subs	r1, r6, r2
 8023542:	1089      	asrs	r1, r1, #2
 8023544:	6101      	str	r1, [r0, #16]
 8023546:	4296      	cmp	r6, r2
 8023548:	d101      	bne.n	802354e <rshift+0x86>
 802354a:	2300      	movs	r3, #0
 802354c:	6143      	str	r3, [r0, #20]
 802354e:	b005      	add	sp, #20
 8023550:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023552:	6837      	ldr	r7, [r6, #0]
 8023554:	9b03      	ldr	r3, [sp, #12]
 8023556:	409f      	lsls	r7, r3
 8023558:	430f      	orrs	r7, r1
 802355a:	4661      	mov	r1, ip
 802355c:	c180      	stmia	r1!, {r7}
 802355e:	468c      	mov	ip, r1
 8023560:	9b01      	ldr	r3, [sp, #4]
 8023562:	ce02      	ldmia	r6!, {r1}
 8023564:	40d9      	lsrs	r1, r3
 8023566:	e7db      	b.n	8023520 <rshift+0x58>
 8023568:	c980      	ldmia	r1!, {r7}
 802356a:	c680      	stmia	r6!, {r7}
 802356c:	e7c3      	b.n	80234f6 <rshift+0x2e>

0802356e <__hexdig_fun>:
 802356e:	0002      	movs	r2, r0
 8023570:	3a30      	subs	r2, #48	@ 0x30
 8023572:	0003      	movs	r3, r0
 8023574:	2a09      	cmp	r2, #9
 8023576:	d802      	bhi.n	802357e <__hexdig_fun+0x10>
 8023578:	3b20      	subs	r3, #32
 802357a:	b2d8      	uxtb	r0, r3
 802357c:	4770      	bx	lr
 802357e:	0002      	movs	r2, r0
 8023580:	3a61      	subs	r2, #97	@ 0x61
 8023582:	2a05      	cmp	r2, #5
 8023584:	d801      	bhi.n	802358a <__hexdig_fun+0x1c>
 8023586:	3b47      	subs	r3, #71	@ 0x47
 8023588:	e7f7      	b.n	802357a <__hexdig_fun+0xc>
 802358a:	001a      	movs	r2, r3
 802358c:	3a41      	subs	r2, #65	@ 0x41
 802358e:	2000      	movs	r0, #0
 8023590:	2a05      	cmp	r2, #5
 8023592:	d8f3      	bhi.n	802357c <__hexdig_fun+0xe>
 8023594:	3b27      	subs	r3, #39	@ 0x27
 8023596:	e7f0      	b.n	802357a <__hexdig_fun+0xc>

08023598 <__gethex>:
 8023598:	b5f0      	push	{r4, r5, r6, r7, lr}
 802359a:	b089      	sub	sp, #36	@ 0x24
 802359c:	9307      	str	r3, [sp, #28]
 802359e:	680b      	ldr	r3, [r1, #0]
 80235a0:	9201      	str	r2, [sp, #4]
 80235a2:	9003      	str	r0, [sp, #12]
 80235a4:	9106      	str	r1, [sp, #24]
 80235a6:	1c9a      	adds	r2, r3, #2
 80235a8:	0011      	movs	r1, r2
 80235aa:	3201      	adds	r2, #1
 80235ac:	1e50      	subs	r0, r2, #1
 80235ae:	7800      	ldrb	r0, [r0, #0]
 80235b0:	2830      	cmp	r0, #48	@ 0x30
 80235b2:	d0f9      	beq.n	80235a8 <__gethex+0x10>
 80235b4:	1acb      	subs	r3, r1, r3
 80235b6:	3b02      	subs	r3, #2
 80235b8:	9305      	str	r3, [sp, #20]
 80235ba:	9100      	str	r1, [sp, #0]
 80235bc:	f7ff ffd7 	bl	802356e <__hexdig_fun>
 80235c0:	2300      	movs	r3, #0
 80235c2:	001d      	movs	r5, r3
 80235c4:	9302      	str	r3, [sp, #8]
 80235c6:	4298      	cmp	r0, r3
 80235c8:	d11e      	bne.n	8023608 <__gethex+0x70>
 80235ca:	2201      	movs	r2, #1
 80235cc:	49a6      	ldr	r1, [pc, #664]	@ (8023868 <__gethex+0x2d0>)
 80235ce:	9800      	ldr	r0, [sp, #0]
 80235d0:	f7fe ff58 	bl	8022484 <strncmp>
 80235d4:	0007      	movs	r7, r0
 80235d6:	42a8      	cmp	r0, r5
 80235d8:	d000      	beq.n	80235dc <__gethex+0x44>
 80235da:	e06a      	b.n	80236b2 <__gethex+0x11a>
 80235dc:	9b00      	ldr	r3, [sp, #0]
 80235de:	7858      	ldrb	r0, [r3, #1]
 80235e0:	1c5c      	adds	r4, r3, #1
 80235e2:	f7ff ffc4 	bl	802356e <__hexdig_fun>
 80235e6:	2301      	movs	r3, #1
 80235e8:	9302      	str	r3, [sp, #8]
 80235ea:	42a8      	cmp	r0, r5
 80235ec:	d02f      	beq.n	802364e <__gethex+0xb6>
 80235ee:	9400      	str	r4, [sp, #0]
 80235f0:	9b00      	ldr	r3, [sp, #0]
 80235f2:	7818      	ldrb	r0, [r3, #0]
 80235f4:	2830      	cmp	r0, #48	@ 0x30
 80235f6:	d009      	beq.n	802360c <__gethex+0x74>
 80235f8:	f7ff ffb9 	bl	802356e <__hexdig_fun>
 80235fc:	4242      	negs	r2, r0
 80235fe:	4142      	adcs	r2, r0
 8023600:	2301      	movs	r3, #1
 8023602:	0025      	movs	r5, r4
 8023604:	9202      	str	r2, [sp, #8]
 8023606:	9305      	str	r3, [sp, #20]
 8023608:	9c00      	ldr	r4, [sp, #0]
 802360a:	e004      	b.n	8023616 <__gethex+0x7e>
 802360c:	9b00      	ldr	r3, [sp, #0]
 802360e:	3301      	adds	r3, #1
 8023610:	9300      	str	r3, [sp, #0]
 8023612:	e7ed      	b.n	80235f0 <__gethex+0x58>
 8023614:	3401      	adds	r4, #1
 8023616:	7820      	ldrb	r0, [r4, #0]
 8023618:	f7ff ffa9 	bl	802356e <__hexdig_fun>
 802361c:	1e07      	subs	r7, r0, #0
 802361e:	d1f9      	bne.n	8023614 <__gethex+0x7c>
 8023620:	2201      	movs	r2, #1
 8023622:	0020      	movs	r0, r4
 8023624:	4990      	ldr	r1, [pc, #576]	@ (8023868 <__gethex+0x2d0>)
 8023626:	f7fe ff2d 	bl	8022484 <strncmp>
 802362a:	2800      	cmp	r0, #0
 802362c:	d10d      	bne.n	802364a <__gethex+0xb2>
 802362e:	2d00      	cmp	r5, #0
 8023630:	d106      	bne.n	8023640 <__gethex+0xa8>
 8023632:	3401      	adds	r4, #1
 8023634:	0025      	movs	r5, r4
 8023636:	7820      	ldrb	r0, [r4, #0]
 8023638:	f7ff ff99 	bl	802356e <__hexdig_fun>
 802363c:	2800      	cmp	r0, #0
 802363e:	d102      	bne.n	8023646 <__gethex+0xae>
 8023640:	1b2d      	subs	r5, r5, r4
 8023642:	00af      	lsls	r7, r5, #2
 8023644:	e003      	b.n	802364e <__gethex+0xb6>
 8023646:	3401      	adds	r4, #1
 8023648:	e7f5      	b.n	8023636 <__gethex+0x9e>
 802364a:	2d00      	cmp	r5, #0
 802364c:	d1f8      	bne.n	8023640 <__gethex+0xa8>
 802364e:	2220      	movs	r2, #32
 8023650:	7823      	ldrb	r3, [r4, #0]
 8023652:	0026      	movs	r6, r4
 8023654:	4393      	bics	r3, r2
 8023656:	2b50      	cmp	r3, #80	@ 0x50
 8023658:	d11d      	bne.n	8023696 <__gethex+0xfe>
 802365a:	7863      	ldrb	r3, [r4, #1]
 802365c:	2b2b      	cmp	r3, #43	@ 0x2b
 802365e:	d02d      	beq.n	80236bc <__gethex+0x124>
 8023660:	2b2d      	cmp	r3, #45	@ 0x2d
 8023662:	d02f      	beq.n	80236c4 <__gethex+0x12c>
 8023664:	2300      	movs	r3, #0
 8023666:	1c66      	adds	r6, r4, #1
 8023668:	9304      	str	r3, [sp, #16]
 802366a:	7830      	ldrb	r0, [r6, #0]
 802366c:	f7ff ff7f 	bl	802356e <__hexdig_fun>
 8023670:	1e43      	subs	r3, r0, #1
 8023672:	b2db      	uxtb	r3, r3
 8023674:	0005      	movs	r5, r0
 8023676:	2b18      	cmp	r3, #24
 8023678:	d82a      	bhi.n	80236d0 <__gethex+0x138>
 802367a:	7870      	ldrb	r0, [r6, #1]
 802367c:	f7ff ff77 	bl	802356e <__hexdig_fun>
 8023680:	1e43      	subs	r3, r0, #1
 8023682:	b2db      	uxtb	r3, r3
 8023684:	3601      	adds	r6, #1
 8023686:	3d10      	subs	r5, #16
 8023688:	2b18      	cmp	r3, #24
 802368a:	d91d      	bls.n	80236c8 <__gethex+0x130>
 802368c:	9b04      	ldr	r3, [sp, #16]
 802368e:	2b00      	cmp	r3, #0
 8023690:	d000      	beq.n	8023694 <__gethex+0xfc>
 8023692:	426d      	negs	r5, r5
 8023694:	197f      	adds	r7, r7, r5
 8023696:	9b06      	ldr	r3, [sp, #24]
 8023698:	601e      	str	r6, [r3, #0]
 802369a:	9b02      	ldr	r3, [sp, #8]
 802369c:	2b00      	cmp	r3, #0
 802369e:	d019      	beq.n	80236d4 <__gethex+0x13c>
 80236a0:	9b05      	ldr	r3, [sp, #20]
 80236a2:	2606      	movs	r6, #6
 80236a4:	425a      	negs	r2, r3
 80236a6:	4153      	adcs	r3, r2
 80236a8:	425b      	negs	r3, r3
 80236aa:	401e      	ands	r6, r3
 80236ac:	0030      	movs	r0, r6
 80236ae:	b009      	add	sp, #36	@ 0x24
 80236b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80236b2:	2301      	movs	r3, #1
 80236b4:	2700      	movs	r7, #0
 80236b6:	9c00      	ldr	r4, [sp, #0]
 80236b8:	9302      	str	r3, [sp, #8]
 80236ba:	e7c8      	b.n	802364e <__gethex+0xb6>
 80236bc:	2300      	movs	r3, #0
 80236be:	9304      	str	r3, [sp, #16]
 80236c0:	1ca6      	adds	r6, r4, #2
 80236c2:	e7d2      	b.n	802366a <__gethex+0xd2>
 80236c4:	2301      	movs	r3, #1
 80236c6:	e7fa      	b.n	80236be <__gethex+0x126>
 80236c8:	230a      	movs	r3, #10
 80236ca:	435d      	muls	r5, r3
 80236cc:	182d      	adds	r5, r5, r0
 80236ce:	e7d4      	b.n	802367a <__gethex+0xe2>
 80236d0:	0026      	movs	r6, r4
 80236d2:	e7e0      	b.n	8023696 <__gethex+0xfe>
 80236d4:	9b00      	ldr	r3, [sp, #0]
 80236d6:	9902      	ldr	r1, [sp, #8]
 80236d8:	1ae3      	subs	r3, r4, r3
 80236da:	3b01      	subs	r3, #1
 80236dc:	2b07      	cmp	r3, #7
 80236de:	dc0a      	bgt.n	80236f6 <__gethex+0x15e>
 80236e0:	9803      	ldr	r0, [sp, #12]
 80236e2:	f000 fb19 	bl	8023d18 <_Balloc>
 80236e6:	1e05      	subs	r5, r0, #0
 80236e8:	d108      	bne.n	80236fc <__gethex+0x164>
 80236ea:	002a      	movs	r2, r5
 80236ec:	21e4      	movs	r1, #228	@ 0xe4
 80236ee:	4b5f      	ldr	r3, [pc, #380]	@ (802386c <__gethex+0x2d4>)
 80236f0:	485f      	ldr	r0, [pc, #380]	@ (8023870 <__gethex+0x2d8>)
 80236f2:	f7ff f80b 	bl	802270c <__assert_func>
 80236f6:	3101      	adds	r1, #1
 80236f8:	105b      	asrs	r3, r3, #1
 80236fa:	e7ef      	b.n	80236dc <__gethex+0x144>
 80236fc:	0003      	movs	r3, r0
 80236fe:	3314      	adds	r3, #20
 8023700:	9302      	str	r3, [sp, #8]
 8023702:	9305      	str	r3, [sp, #20]
 8023704:	2300      	movs	r3, #0
 8023706:	001e      	movs	r6, r3
 8023708:	9304      	str	r3, [sp, #16]
 802370a:	9b00      	ldr	r3, [sp, #0]
 802370c:	42a3      	cmp	r3, r4
 802370e:	d338      	bcc.n	8023782 <__gethex+0x1ea>
 8023710:	9c05      	ldr	r4, [sp, #20]
 8023712:	9b02      	ldr	r3, [sp, #8]
 8023714:	c440      	stmia	r4!, {r6}
 8023716:	1ae4      	subs	r4, r4, r3
 8023718:	10a4      	asrs	r4, r4, #2
 802371a:	0030      	movs	r0, r6
 802371c:	612c      	str	r4, [r5, #16]
 802371e:	f000 fbf3 	bl	8023f08 <__hi0bits>
 8023722:	9b01      	ldr	r3, [sp, #4]
 8023724:	0164      	lsls	r4, r4, #5
 8023726:	681b      	ldr	r3, [r3, #0]
 8023728:	1a26      	subs	r6, r4, r0
 802372a:	9300      	str	r3, [sp, #0]
 802372c:	429e      	cmp	r6, r3
 802372e:	dd52      	ble.n	80237d6 <__gethex+0x23e>
 8023730:	1af6      	subs	r6, r6, r3
 8023732:	0031      	movs	r1, r6
 8023734:	0028      	movs	r0, r5
 8023736:	f000 ff8e 	bl	8024656 <__any_on>
 802373a:	1e04      	subs	r4, r0, #0
 802373c:	d00f      	beq.n	802375e <__gethex+0x1c6>
 802373e:	2401      	movs	r4, #1
 8023740:	211f      	movs	r1, #31
 8023742:	0020      	movs	r0, r4
 8023744:	1e73      	subs	r3, r6, #1
 8023746:	4019      	ands	r1, r3
 8023748:	4088      	lsls	r0, r1
 802374a:	0001      	movs	r1, r0
 802374c:	115a      	asrs	r2, r3, #5
 802374e:	9802      	ldr	r0, [sp, #8]
 8023750:	0092      	lsls	r2, r2, #2
 8023752:	5812      	ldr	r2, [r2, r0]
 8023754:	420a      	tst	r2, r1
 8023756:	d002      	beq.n	802375e <__gethex+0x1c6>
 8023758:	42a3      	cmp	r3, r4
 802375a:	dc34      	bgt.n	80237c6 <__gethex+0x22e>
 802375c:	2402      	movs	r4, #2
 802375e:	0031      	movs	r1, r6
 8023760:	0028      	movs	r0, r5
 8023762:	f7ff feb1 	bl	80234c8 <rshift>
 8023766:	19bf      	adds	r7, r7, r6
 8023768:	9b01      	ldr	r3, [sp, #4]
 802376a:	689b      	ldr	r3, [r3, #8]
 802376c:	42bb      	cmp	r3, r7
 802376e:	da42      	bge.n	80237f6 <__gethex+0x25e>
 8023770:	0029      	movs	r1, r5
 8023772:	9803      	ldr	r0, [sp, #12]
 8023774:	f000 fb14 	bl	8023da0 <_Bfree>
 8023778:	2300      	movs	r3, #0
 802377a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 802377c:	26a3      	movs	r6, #163	@ 0xa3
 802377e:	6013      	str	r3, [r2, #0]
 8023780:	e794      	b.n	80236ac <__gethex+0x114>
 8023782:	3c01      	subs	r4, #1
 8023784:	7823      	ldrb	r3, [r4, #0]
 8023786:	2b2e      	cmp	r3, #46	@ 0x2e
 8023788:	d012      	beq.n	80237b0 <__gethex+0x218>
 802378a:	9b04      	ldr	r3, [sp, #16]
 802378c:	2b20      	cmp	r3, #32
 802378e:	d104      	bne.n	802379a <__gethex+0x202>
 8023790:	9b05      	ldr	r3, [sp, #20]
 8023792:	c340      	stmia	r3!, {r6}
 8023794:	2600      	movs	r6, #0
 8023796:	9305      	str	r3, [sp, #20]
 8023798:	9604      	str	r6, [sp, #16]
 802379a:	7820      	ldrb	r0, [r4, #0]
 802379c:	f7ff fee7 	bl	802356e <__hexdig_fun>
 80237a0:	230f      	movs	r3, #15
 80237a2:	4018      	ands	r0, r3
 80237a4:	9b04      	ldr	r3, [sp, #16]
 80237a6:	4098      	lsls	r0, r3
 80237a8:	3304      	adds	r3, #4
 80237aa:	4306      	orrs	r6, r0
 80237ac:	9304      	str	r3, [sp, #16]
 80237ae:	e7ac      	b.n	802370a <__gethex+0x172>
 80237b0:	9b00      	ldr	r3, [sp, #0]
 80237b2:	42a3      	cmp	r3, r4
 80237b4:	d8e9      	bhi.n	802378a <__gethex+0x1f2>
 80237b6:	2201      	movs	r2, #1
 80237b8:	0020      	movs	r0, r4
 80237ba:	492b      	ldr	r1, [pc, #172]	@ (8023868 <__gethex+0x2d0>)
 80237bc:	f7fe fe62 	bl	8022484 <strncmp>
 80237c0:	2800      	cmp	r0, #0
 80237c2:	d1e2      	bne.n	802378a <__gethex+0x1f2>
 80237c4:	e7a1      	b.n	802370a <__gethex+0x172>
 80237c6:	0028      	movs	r0, r5
 80237c8:	1eb1      	subs	r1, r6, #2
 80237ca:	f000 ff44 	bl	8024656 <__any_on>
 80237ce:	2800      	cmp	r0, #0
 80237d0:	d0c4      	beq.n	802375c <__gethex+0x1c4>
 80237d2:	2403      	movs	r4, #3
 80237d4:	e7c3      	b.n	802375e <__gethex+0x1c6>
 80237d6:	9b00      	ldr	r3, [sp, #0]
 80237d8:	2400      	movs	r4, #0
 80237da:	429e      	cmp	r6, r3
 80237dc:	dac4      	bge.n	8023768 <__gethex+0x1d0>
 80237de:	1b9e      	subs	r6, r3, r6
 80237e0:	0029      	movs	r1, r5
 80237e2:	0032      	movs	r2, r6
 80237e4:	9803      	ldr	r0, [sp, #12]
 80237e6:	f000 fcfd 	bl	80241e4 <__lshift>
 80237ea:	0003      	movs	r3, r0
 80237ec:	3314      	adds	r3, #20
 80237ee:	0005      	movs	r5, r0
 80237f0:	1bbf      	subs	r7, r7, r6
 80237f2:	9302      	str	r3, [sp, #8]
 80237f4:	e7b8      	b.n	8023768 <__gethex+0x1d0>
 80237f6:	9b01      	ldr	r3, [sp, #4]
 80237f8:	685e      	ldr	r6, [r3, #4]
 80237fa:	42be      	cmp	r6, r7
 80237fc:	dd6f      	ble.n	80238de <__gethex+0x346>
 80237fe:	9b00      	ldr	r3, [sp, #0]
 8023800:	1bf6      	subs	r6, r6, r7
 8023802:	42b3      	cmp	r3, r6
 8023804:	dc36      	bgt.n	8023874 <__gethex+0x2dc>
 8023806:	9b01      	ldr	r3, [sp, #4]
 8023808:	68db      	ldr	r3, [r3, #12]
 802380a:	2b02      	cmp	r3, #2
 802380c:	d024      	beq.n	8023858 <__gethex+0x2c0>
 802380e:	2b03      	cmp	r3, #3
 8023810:	d026      	beq.n	8023860 <__gethex+0x2c8>
 8023812:	2b01      	cmp	r3, #1
 8023814:	d117      	bne.n	8023846 <__gethex+0x2ae>
 8023816:	9b00      	ldr	r3, [sp, #0]
 8023818:	42b3      	cmp	r3, r6
 802381a:	d114      	bne.n	8023846 <__gethex+0x2ae>
 802381c:	2b01      	cmp	r3, #1
 802381e:	d10b      	bne.n	8023838 <__gethex+0x2a0>
 8023820:	9b01      	ldr	r3, [sp, #4]
 8023822:	9a07      	ldr	r2, [sp, #28]
 8023824:	685b      	ldr	r3, [r3, #4]
 8023826:	2662      	movs	r6, #98	@ 0x62
 8023828:	6013      	str	r3, [r2, #0]
 802382a:	2301      	movs	r3, #1
 802382c:	9a02      	ldr	r2, [sp, #8]
 802382e:	612b      	str	r3, [r5, #16]
 8023830:	6013      	str	r3, [r2, #0]
 8023832:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8023834:	601d      	str	r5, [r3, #0]
 8023836:	e739      	b.n	80236ac <__gethex+0x114>
 8023838:	9900      	ldr	r1, [sp, #0]
 802383a:	0028      	movs	r0, r5
 802383c:	3901      	subs	r1, #1
 802383e:	f000 ff0a 	bl	8024656 <__any_on>
 8023842:	2800      	cmp	r0, #0
 8023844:	d1ec      	bne.n	8023820 <__gethex+0x288>
 8023846:	0029      	movs	r1, r5
 8023848:	9803      	ldr	r0, [sp, #12]
 802384a:	f000 faa9 	bl	8023da0 <_Bfree>
 802384e:	2300      	movs	r3, #0
 8023850:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8023852:	2650      	movs	r6, #80	@ 0x50
 8023854:	6013      	str	r3, [r2, #0]
 8023856:	e729      	b.n	80236ac <__gethex+0x114>
 8023858:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802385a:	2b00      	cmp	r3, #0
 802385c:	d1f3      	bne.n	8023846 <__gethex+0x2ae>
 802385e:	e7df      	b.n	8023820 <__gethex+0x288>
 8023860:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8023862:	2b00      	cmp	r3, #0
 8023864:	d1dc      	bne.n	8023820 <__gethex+0x288>
 8023866:	e7ee      	b.n	8023846 <__gethex+0x2ae>
 8023868:	08027d20 	.word	0x08027d20
 802386c:	08027e73 	.word	0x08027e73
 8023870:	08027e84 	.word	0x08027e84
 8023874:	1e77      	subs	r7, r6, #1
 8023876:	2c00      	cmp	r4, #0
 8023878:	d12f      	bne.n	80238da <__gethex+0x342>
 802387a:	2f00      	cmp	r7, #0
 802387c:	d004      	beq.n	8023888 <__gethex+0x2f0>
 802387e:	0039      	movs	r1, r7
 8023880:	0028      	movs	r0, r5
 8023882:	f000 fee8 	bl	8024656 <__any_on>
 8023886:	0004      	movs	r4, r0
 8023888:	231f      	movs	r3, #31
 802388a:	117a      	asrs	r2, r7, #5
 802388c:	401f      	ands	r7, r3
 802388e:	3b1e      	subs	r3, #30
 8023890:	40bb      	lsls	r3, r7
 8023892:	9902      	ldr	r1, [sp, #8]
 8023894:	0092      	lsls	r2, r2, #2
 8023896:	5852      	ldr	r2, [r2, r1]
 8023898:	421a      	tst	r2, r3
 802389a:	d001      	beq.n	80238a0 <__gethex+0x308>
 802389c:	2302      	movs	r3, #2
 802389e:	431c      	orrs	r4, r3
 80238a0:	9b00      	ldr	r3, [sp, #0]
 80238a2:	0031      	movs	r1, r6
 80238a4:	1b9b      	subs	r3, r3, r6
 80238a6:	2602      	movs	r6, #2
 80238a8:	0028      	movs	r0, r5
 80238aa:	9300      	str	r3, [sp, #0]
 80238ac:	f7ff fe0c 	bl	80234c8 <rshift>
 80238b0:	9b01      	ldr	r3, [sp, #4]
 80238b2:	685f      	ldr	r7, [r3, #4]
 80238b4:	2c00      	cmp	r4, #0
 80238b6:	d03f      	beq.n	8023938 <__gethex+0x3a0>
 80238b8:	9b01      	ldr	r3, [sp, #4]
 80238ba:	68db      	ldr	r3, [r3, #12]
 80238bc:	2b02      	cmp	r3, #2
 80238be:	d010      	beq.n	80238e2 <__gethex+0x34a>
 80238c0:	2b03      	cmp	r3, #3
 80238c2:	d012      	beq.n	80238ea <__gethex+0x352>
 80238c4:	2b01      	cmp	r3, #1
 80238c6:	d106      	bne.n	80238d6 <__gethex+0x33e>
 80238c8:	07a2      	lsls	r2, r4, #30
 80238ca:	d504      	bpl.n	80238d6 <__gethex+0x33e>
 80238cc:	9a02      	ldr	r2, [sp, #8]
 80238ce:	6812      	ldr	r2, [r2, #0]
 80238d0:	4314      	orrs	r4, r2
 80238d2:	421c      	tst	r4, r3
 80238d4:	d10c      	bne.n	80238f0 <__gethex+0x358>
 80238d6:	2310      	movs	r3, #16
 80238d8:	e02d      	b.n	8023936 <__gethex+0x39e>
 80238da:	2401      	movs	r4, #1
 80238dc:	e7d4      	b.n	8023888 <__gethex+0x2f0>
 80238de:	2601      	movs	r6, #1
 80238e0:	e7e8      	b.n	80238b4 <__gethex+0x31c>
 80238e2:	2301      	movs	r3, #1
 80238e4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80238e6:	1a9b      	subs	r3, r3, r2
 80238e8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80238ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80238ec:	2b00      	cmp	r3, #0
 80238ee:	d0f2      	beq.n	80238d6 <__gethex+0x33e>
 80238f0:	692b      	ldr	r3, [r5, #16]
 80238f2:	2000      	movs	r0, #0
 80238f4:	9302      	str	r3, [sp, #8]
 80238f6:	009b      	lsls	r3, r3, #2
 80238f8:	9304      	str	r3, [sp, #16]
 80238fa:	002b      	movs	r3, r5
 80238fc:	9a04      	ldr	r2, [sp, #16]
 80238fe:	3314      	adds	r3, #20
 8023900:	1899      	adds	r1, r3, r2
 8023902:	681a      	ldr	r2, [r3, #0]
 8023904:	1c54      	adds	r4, r2, #1
 8023906:	d01c      	beq.n	8023942 <__gethex+0x3aa>
 8023908:	3201      	adds	r2, #1
 802390a:	601a      	str	r2, [r3, #0]
 802390c:	002b      	movs	r3, r5
 802390e:	3314      	adds	r3, #20
 8023910:	2e02      	cmp	r6, #2
 8023912:	d13f      	bne.n	8023994 <__gethex+0x3fc>
 8023914:	9a01      	ldr	r2, [sp, #4]
 8023916:	9900      	ldr	r1, [sp, #0]
 8023918:	6812      	ldr	r2, [r2, #0]
 802391a:	3a01      	subs	r2, #1
 802391c:	428a      	cmp	r2, r1
 802391e:	d109      	bne.n	8023934 <__gethex+0x39c>
 8023920:	000a      	movs	r2, r1
 8023922:	201f      	movs	r0, #31
 8023924:	4010      	ands	r0, r2
 8023926:	2201      	movs	r2, #1
 8023928:	4082      	lsls	r2, r0
 802392a:	1149      	asrs	r1, r1, #5
 802392c:	0089      	lsls	r1, r1, #2
 802392e:	58cb      	ldr	r3, [r1, r3]
 8023930:	4213      	tst	r3, r2
 8023932:	d13d      	bne.n	80239b0 <__gethex+0x418>
 8023934:	2320      	movs	r3, #32
 8023936:	431e      	orrs	r6, r3
 8023938:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 802393a:	601d      	str	r5, [r3, #0]
 802393c:	9b07      	ldr	r3, [sp, #28]
 802393e:	601f      	str	r7, [r3, #0]
 8023940:	e6b4      	b.n	80236ac <__gethex+0x114>
 8023942:	c301      	stmia	r3!, {r0}
 8023944:	4299      	cmp	r1, r3
 8023946:	d8dc      	bhi.n	8023902 <__gethex+0x36a>
 8023948:	68ab      	ldr	r3, [r5, #8]
 802394a:	9a02      	ldr	r2, [sp, #8]
 802394c:	429a      	cmp	r2, r3
 802394e:	db18      	blt.n	8023982 <__gethex+0x3ea>
 8023950:	6869      	ldr	r1, [r5, #4]
 8023952:	9803      	ldr	r0, [sp, #12]
 8023954:	3101      	adds	r1, #1
 8023956:	f000 f9df 	bl	8023d18 <_Balloc>
 802395a:	1e04      	subs	r4, r0, #0
 802395c:	d104      	bne.n	8023968 <__gethex+0x3d0>
 802395e:	0022      	movs	r2, r4
 8023960:	2184      	movs	r1, #132	@ 0x84
 8023962:	4b1d      	ldr	r3, [pc, #116]	@ (80239d8 <__gethex+0x440>)
 8023964:	481d      	ldr	r0, [pc, #116]	@ (80239dc <__gethex+0x444>)
 8023966:	e6c4      	b.n	80236f2 <__gethex+0x15a>
 8023968:	0029      	movs	r1, r5
 802396a:	692a      	ldr	r2, [r5, #16]
 802396c:	310c      	adds	r1, #12
 802396e:	3202      	adds	r2, #2
 8023970:	0092      	lsls	r2, r2, #2
 8023972:	300c      	adds	r0, #12
 8023974:	f7fe feb6 	bl	80226e4 <memcpy>
 8023978:	0029      	movs	r1, r5
 802397a:	9803      	ldr	r0, [sp, #12]
 802397c:	f000 fa10 	bl	8023da0 <_Bfree>
 8023980:	0025      	movs	r5, r4
 8023982:	692b      	ldr	r3, [r5, #16]
 8023984:	1c5a      	adds	r2, r3, #1
 8023986:	612a      	str	r2, [r5, #16]
 8023988:	2201      	movs	r2, #1
 802398a:	3304      	adds	r3, #4
 802398c:	009b      	lsls	r3, r3, #2
 802398e:	18eb      	adds	r3, r5, r3
 8023990:	605a      	str	r2, [r3, #4]
 8023992:	e7bb      	b.n	802390c <__gethex+0x374>
 8023994:	692a      	ldr	r2, [r5, #16]
 8023996:	9902      	ldr	r1, [sp, #8]
 8023998:	428a      	cmp	r2, r1
 802399a:	dd0b      	ble.n	80239b4 <__gethex+0x41c>
 802399c:	2101      	movs	r1, #1
 802399e:	0028      	movs	r0, r5
 80239a0:	f7ff fd92 	bl	80234c8 <rshift>
 80239a4:	9b01      	ldr	r3, [sp, #4]
 80239a6:	3701      	adds	r7, #1
 80239a8:	689b      	ldr	r3, [r3, #8]
 80239aa:	42bb      	cmp	r3, r7
 80239ac:	da00      	bge.n	80239b0 <__gethex+0x418>
 80239ae:	e6df      	b.n	8023770 <__gethex+0x1d8>
 80239b0:	2601      	movs	r6, #1
 80239b2:	e7bf      	b.n	8023934 <__gethex+0x39c>
 80239b4:	221f      	movs	r2, #31
 80239b6:	9c00      	ldr	r4, [sp, #0]
 80239b8:	9900      	ldr	r1, [sp, #0]
 80239ba:	4014      	ands	r4, r2
 80239bc:	4211      	tst	r1, r2
 80239be:	d0f7      	beq.n	80239b0 <__gethex+0x418>
 80239c0:	9a04      	ldr	r2, [sp, #16]
 80239c2:	189b      	adds	r3, r3, r2
 80239c4:	3b04      	subs	r3, #4
 80239c6:	6818      	ldr	r0, [r3, #0]
 80239c8:	f000 fa9e 	bl	8023f08 <__hi0bits>
 80239cc:	2320      	movs	r3, #32
 80239ce:	1b1b      	subs	r3, r3, r4
 80239d0:	4298      	cmp	r0, r3
 80239d2:	dbe3      	blt.n	802399c <__gethex+0x404>
 80239d4:	e7ec      	b.n	80239b0 <__gethex+0x418>
 80239d6:	46c0      	nop			@ (mov r8, r8)
 80239d8:	08027e73 	.word	0x08027e73
 80239dc:	08027e84 	.word	0x08027e84

080239e0 <L_shift>:
 80239e0:	2308      	movs	r3, #8
 80239e2:	b570      	push	{r4, r5, r6, lr}
 80239e4:	2520      	movs	r5, #32
 80239e6:	1a9a      	subs	r2, r3, r2
 80239e8:	0092      	lsls	r2, r2, #2
 80239ea:	1aad      	subs	r5, r5, r2
 80239ec:	6843      	ldr	r3, [r0, #4]
 80239ee:	6804      	ldr	r4, [r0, #0]
 80239f0:	001e      	movs	r6, r3
 80239f2:	40ae      	lsls	r6, r5
 80239f4:	40d3      	lsrs	r3, r2
 80239f6:	4334      	orrs	r4, r6
 80239f8:	6004      	str	r4, [r0, #0]
 80239fa:	6043      	str	r3, [r0, #4]
 80239fc:	3004      	adds	r0, #4
 80239fe:	4288      	cmp	r0, r1
 8023a00:	d3f4      	bcc.n	80239ec <L_shift+0xc>
 8023a02:	bd70      	pop	{r4, r5, r6, pc}

08023a04 <__match>:
 8023a04:	b530      	push	{r4, r5, lr}
 8023a06:	6803      	ldr	r3, [r0, #0]
 8023a08:	780c      	ldrb	r4, [r1, #0]
 8023a0a:	3301      	adds	r3, #1
 8023a0c:	2c00      	cmp	r4, #0
 8023a0e:	d102      	bne.n	8023a16 <__match+0x12>
 8023a10:	6003      	str	r3, [r0, #0]
 8023a12:	2001      	movs	r0, #1
 8023a14:	bd30      	pop	{r4, r5, pc}
 8023a16:	781a      	ldrb	r2, [r3, #0]
 8023a18:	0015      	movs	r5, r2
 8023a1a:	3d41      	subs	r5, #65	@ 0x41
 8023a1c:	2d19      	cmp	r5, #25
 8023a1e:	d800      	bhi.n	8023a22 <__match+0x1e>
 8023a20:	3220      	adds	r2, #32
 8023a22:	3101      	adds	r1, #1
 8023a24:	42a2      	cmp	r2, r4
 8023a26:	d0ef      	beq.n	8023a08 <__match+0x4>
 8023a28:	2000      	movs	r0, #0
 8023a2a:	e7f3      	b.n	8023a14 <__match+0x10>

08023a2c <__hexnan>:
 8023a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023a2e:	680b      	ldr	r3, [r1, #0]
 8023a30:	b08b      	sub	sp, #44	@ 0x2c
 8023a32:	9201      	str	r2, [sp, #4]
 8023a34:	9901      	ldr	r1, [sp, #4]
 8023a36:	115a      	asrs	r2, r3, #5
 8023a38:	0092      	lsls	r2, r2, #2
 8023a3a:	188a      	adds	r2, r1, r2
 8023a3c:	9202      	str	r2, [sp, #8]
 8023a3e:	0019      	movs	r1, r3
 8023a40:	221f      	movs	r2, #31
 8023a42:	4011      	ands	r1, r2
 8023a44:	9008      	str	r0, [sp, #32]
 8023a46:	9106      	str	r1, [sp, #24]
 8023a48:	4213      	tst	r3, r2
 8023a4a:	d002      	beq.n	8023a52 <__hexnan+0x26>
 8023a4c:	9b02      	ldr	r3, [sp, #8]
 8023a4e:	3304      	adds	r3, #4
 8023a50:	9302      	str	r3, [sp, #8]
 8023a52:	9b02      	ldr	r3, [sp, #8]
 8023a54:	2500      	movs	r5, #0
 8023a56:	1f1f      	subs	r7, r3, #4
 8023a58:	003e      	movs	r6, r7
 8023a5a:	003c      	movs	r4, r7
 8023a5c:	9b08      	ldr	r3, [sp, #32]
 8023a5e:	603d      	str	r5, [r7, #0]
 8023a60:	681b      	ldr	r3, [r3, #0]
 8023a62:	9507      	str	r5, [sp, #28]
 8023a64:	9305      	str	r3, [sp, #20]
 8023a66:	9503      	str	r5, [sp, #12]
 8023a68:	9b05      	ldr	r3, [sp, #20]
 8023a6a:	3301      	adds	r3, #1
 8023a6c:	9309      	str	r3, [sp, #36]	@ 0x24
 8023a6e:	9b05      	ldr	r3, [sp, #20]
 8023a70:	785b      	ldrb	r3, [r3, #1]
 8023a72:	9304      	str	r3, [sp, #16]
 8023a74:	2b00      	cmp	r3, #0
 8023a76:	d028      	beq.n	8023aca <__hexnan+0x9e>
 8023a78:	9804      	ldr	r0, [sp, #16]
 8023a7a:	f7ff fd78 	bl	802356e <__hexdig_fun>
 8023a7e:	2800      	cmp	r0, #0
 8023a80:	d155      	bne.n	8023b2e <__hexnan+0x102>
 8023a82:	9b04      	ldr	r3, [sp, #16]
 8023a84:	2b20      	cmp	r3, #32
 8023a86:	d819      	bhi.n	8023abc <__hexnan+0x90>
 8023a88:	9b03      	ldr	r3, [sp, #12]
 8023a8a:	9a07      	ldr	r2, [sp, #28]
 8023a8c:	4293      	cmp	r3, r2
 8023a8e:	dd12      	ble.n	8023ab6 <__hexnan+0x8a>
 8023a90:	42b4      	cmp	r4, r6
 8023a92:	d206      	bcs.n	8023aa2 <__hexnan+0x76>
 8023a94:	2d07      	cmp	r5, #7
 8023a96:	dc04      	bgt.n	8023aa2 <__hexnan+0x76>
 8023a98:	002a      	movs	r2, r5
 8023a9a:	0031      	movs	r1, r6
 8023a9c:	0020      	movs	r0, r4
 8023a9e:	f7ff ff9f 	bl	80239e0 <L_shift>
 8023aa2:	9b01      	ldr	r3, [sp, #4]
 8023aa4:	2508      	movs	r5, #8
 8023aa6:	429c      	cmp	r4, r3
 8023aa8:	d905      	bls.n	8023ab6 <__hexnan+0x8a>
 8023aaa:	1f26      	subs	r6, r4, #4
 8023aac:	2500      	movs	r5, #0
 8023aae:	0034      	movs	r4, r6
 8023ab0:	9b03      	ldr	r3, [sp, #12]
 8023ab2:	6035      	str	r5, [r6, #0]
 8023ab4:	9307      	str	r3, [sp, #28]
 8023ab6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8023ab8:	9305      	str	r3, [sp, #20]
 8023aba:	e7d5      	b.n	8023a68 <__hexnan+0x3c>
 8023abc:	9b04      	ldr	r3, [sp, #16]
 8023abe:	2b29      	cmp	r3, #41	@ 0x29
 8023ac0:	d15a      	bne.n	8023b78 <__hexnan+0x14c>
 8023ac2:	9b05      	ldr	r3, [sp, #20]
 8023ac4:	9a08      	ldr	r2, [sp, #32]
 8023ac6:	3302      	adds	r3, #2
 8023ac8:	6013      	str	r3, [r2, #0]
 8023aca:	9b03      	ldr	r3, [sp, #12]
 8023acc:	2b00      	cmp	r3, #0
 8023ace:	d053      	beq.n	8023b78 <__hexnan+0x14c>
 8023ad0:	42b4      	cmp	r4, r6
 8023ad2:	d206      	bcs.n	8023ae2 <__hexnan+0xb6>
 8023ad4:	2d07      	cmp	r5, #7
 8023ad6:	dc04      	bgt.n	8023ae2 <__hexnan+0xb6>
 8023ad8:	002a      	movs	r2, r5
 8023ada:	0031      	movs	r1, r6
 8023adc:	0020      	movs	r0, r4
 8023ade:	f7ff ff7f 	bl	80239e0 <L_shift>
 8023ae2:	9b01      	ldr	r3, [sp, #4]
 8023ae4:	429c      	cmp	r4, r3
 8023ae6:	d936      	bls.n	8023b56 <__hexnan+0x12a>
 8023ae8:	001a      	movs	r2, r3
 8023aea:	0023      	movs	r3, r4
 8023aec:	cb02      	ldmia	r3!, {r1}
 8023aee:	c202      	stmia	r2!, {r1}
 8023af0:	429f      	cmp	r7, r3
 8023af2:	d2fb      	bcs.n	8023aec <__hexnan+0xc0>
 8023af4:	9b02      	ldr	r3, [sp, #8]
 8023af6:	1c62      	adds	r2, r4, #1
 8023af8:	1ed9      	subs	r1, r3, #3
 8023afa:	2304      	movs	r3, #4
 8023afc:	4291      	cmp	r1, r2
 8023afe:	d305      	bcc.n	8023b0c <__hexnan+0xe0>
 8023b00:	9b02      	ldr	r3, [sp, #8]
 8023b02:	3b04      	subs	r3, #4
 8023b04:	1b1b      	subs	r3, r3, r4
 8023b06:	089b      	lsrs	r3, r3, #2
 8023b08:	3301      	adds	r3, #1
 8023b0a:	009b      	lsls	r3, r3, #2
 8023b0c:	9a01      	ldr	r2, [sp, #4]
 8023b0e:	18d3      	adds	r3, r2, r3
 8023b10:	2200      	movs	r2, #0
 8023b12:	c304      	stmia	r3!, {r2}
 8023b14:	429f      	cmp	r7, r3
 8023b16:	d2fc      	bcs.n	8023b12 <__hexnan+0xe6>
 8023b18:	683b      	ldr	r3, [r7, #0]
 8023b1a:	2b00      	cmp	r3, #0
 8023b1c:	d104      	bne.n	8023b28 <__hexnan+0xfc>
 8023b1e:	9b01      	ldr	r3, [sp, #4]
 8023b20:	429f      	cmp	r7, r3
 8023b22:	d127      	bne.n	8023b74 <__hexnan+0x148>
 8023b24:	2301      	movs	r3, #1
 8023b26:	603b      	str	r3, [r7, #0]
 8023b28:	2005      	movs	r0, #5
 8023b2a:	b00b      	add	sp, #44	@ 0x2c
 8023b2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8023b2e:	9b03      	ldr	r3, [sp, #12]
 8023b30:	3501      	adds	r5, #1
 8023b32:	3301      	adds	r3, #1
 8023b34:	9303      	str	r3, [sp, #12]
 8023b36:	2d08      	cmp	r5, #8
 8023b38:	dd06      	ble.n	8023b48 <__hexnan+0x11c>
 8023b3a:	9b01      	ldr	r3, [sp, #4]
 8023b3c:	429c      	cmp	r4, r3
 8023b3e:	d9ba      	bls.n	8023ab6 <__hexnan+0x8a>
 8023b40:	2300      	movs	r3, #0
 8023b42:	2501      	movs	r5, #1
 8023b44:	3c04      	subs	r4, #4
 8023b46:	6023      	str	r3, [r4, #0]
 8023b48:	220f      	movs	r2, #15
 8023b4a:	6823      	ldr	r3, [r4, #0]
 8023b4c:	4010      	ands	r0, r2
 8023b4e:	011b      	lsls	r3, r3, #4
 8023b50:	4303      	orrs	r3, r0
 8023b52:	6023      	str	r3, [r4, #0]
 8023b54:	e7af      	b.n	8023ab6 <__hexnan+0x8a>
 8023b56:	9b06      	ldr	r3, [sp, #24]
 8023b58:	2b00      	cmp	r3, #0
 8023b5a:	d0dd      	beq.n	8023b18 <__hexnan+0xec>
 8023b5c:	2320      	movs	r3, #32
 8023b5e:	9a06      	ldr	r2, [sp, #24]
 8023b60:	9902      	ldr	r1, [sp, #8]
 8023b62:	1a9b      	subs	r3, r3, r2
 8023b64:	2201      	movs	r2, #1
 8023b66:	4252      	negs	r2, r2
 8023b68:	40da      	lsrs	r2, r3
 8023b6a:	3904      	subs	r1, #4
 8023b6c:	680b      	ldr	r3, [r1, #0]
 8023b6e:	4013      	ands	r3, r2
 8023b70:	600b      	str	r3, [r1, #0]
 8023b72:	e7d1      	b.n	8023b18 <__hexnan+0xec>
 8023b74:	3f04      	subs	r7, #4
 8023b76:	e7cf      	b.n	8023b18 <__hexnan+0xec>
 8023b78:	2004      	movs	r0, #4
 8023b7a:	e7d6      	b.n	8023b2a <__hexnan+0xfe>

08023b7c <malloc>:
 8023b7c:	b510      	push	{r4, lr}
 8023b7e:	4b03      	ldr	r3, [pc, #12]	@ (8023b8c <malloc+0x10>)
 8023b80:	0001      	movs	r1, r0
 8023b82:	6818      	ldr	r0, [r3, #0]
 8023b84:	f000 f826 	bl	8023bd4 <_malloc_r>
 8023b88:	bd10      	pop	{r4, pc}
 8023b8a:	46c0      	nop			@ (mov r8, r8)
 8023b8c:	200001fc 	.word	0x200001fc

08023b90 <sbrk_aligned>:
 8023b90:	b570      	push	{r4, r5, r6, lr}
 8023b92:	4e0f      	ldr	r6, [pc, #60]	@ (8023bd0 <sbrk_aligned+0x40>)
 8023b94:	000d      	movs	r5, r1
 8023b96:	6831      	ldr	r1, [r6, #0]
 8023b98:	0004      	movs	r4, r0
 8023b9a:	2900      	cmp	r1, #0
 8023b9c:	d102      	bne.n	8023ba4 <sbrk_aligned+0x14>
 8023b9e:	f001 fd39 	bl	8025614 <_sbrk_r>
 8023ba2:	6030      	str	r0, [r6, #0]
 8023ba4:	0029      	movs	r1, r5
 8023ba6:	0020      	movs	r0, r4
 8023ba8:	f001 fd34 	bl	8025614 <_sbrk_r>
 8023bac:	1c43      	adds	r3, r0, #1
 8023bae:	d103      	bne.n	8023bb8 <sbrk_aligned+0x28>
 8023bb0:	2501      	movs	r5, #1
 8023bb2:	426d      	negs	r5, r5
 8023bb4:	0028      	movs	r0, r5
 8023bb6:	bd70      	pop	{r4, r5, r6, pc}
 8023bb8:	2303      	movs	r3, #3
 8023bba:	1cc5      	adds	r5, r0, #3
 8023bbc:	439d      	bics	r5, r3
 8023bbe:	42a8      	cmp	r0, r5
 8023bc0:	d0f8      	beq.n	8023bb4 <sbrk_aligned+0x24>
 8023bc2:	1a29      	subs	r1, r5, r0
 8023bc4:	0020      	movs	r0, r4
 8023bc6:	f001 fd25 	bl	8025614 <_sbrk_r>
 8023bca:	3001      	adds	r0, #1
 8023bcc:	d1f2      	bne.n	8023bb4 <sbrk_aligned+0x24>
 8023bce:	e7ef      	b.n	8023bb0 <sbrk_aligned+0x20>
 8023bd0:	2000698c 	.word	0x2000698c

08023bd4 <_malloc_r>:
 8023bd4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023bd6:	2203      	movs	r2, #3
 8023bd8:	1ccb      	adds	r3, r1, #3
 8023bda:	4393      	bics	r3, r2
 8023bdc:	3308      	adds	r3, #8
 8023bde:	0005      	movs	r5, r0
 8023be0:	001f      	movs	r7, r3
 8023be2:	2b0c      	cmp	r3, #12
 8023be4:	d234      	bcs.n	8023c50 <_malloc_r+0x7c>
 8023be6:	270c      	movs	r7, #12
 8023be8:	42b9      	cmp	r1, r7
 8023bea:	d833      	bhi.n	8023c54 <_malloc_r+0x80>
 8023bec:	0028      	movs	r0, r5
 8023bee:	f000 f883 	bl	8023cf8 <__malloc_lock>
 8023bf2:	4e37      	ldr	r6, [pc, #220]	@ (8023cd0 <_malloc_r+0xfc>)
 8023bf4:	6833      	ldr	r3, [r6, #0]
 8023bf6:	001c      	movs	r4, r3
 8023bf8:	2c00      	cmp	r4, #0
 8023bfa:	d12f      	bne.n	8023c5c <_malloc_r+0x88>
 8023bfc:	0039      	movs	r1, r7
 8023bfe:	0028      	movs	r0, r5
 8023c00:	f7ff ffc6 	bl	8023b90 <sbrk_aligned>
 8023c04:	0004      	movs	r4, r0
 8023c06:	1c43      	adds	r3, r0, #1
 8023c08:	d15f      	bne.n	8023cca <_malloc_r+0xf6>
 8023c0a:	6834      	ldr	r4, [r6, #0]
 8023c0c:	9400      	str	r4, [sp, #0]
 8023c0e:	9b00      	ldr	r3, [sp, #0]
 8023c10:	2b00      	cmp	r3, #0
 8023c12:	d14a      	bne.n	8023caa <_malloc_r+0xd6>
 8023c14:	2c00      	cmp	r4, #0
 8023c16:	d052      	beq.n	8023cbe <_malloc_r+0xea>
 8023c18:	6823      	ldr	r3, [r4, #0]
 8023c1a:	0028      	movs	r0, r5
 8023c1c:	18e3      	adds	r3, r4, r3
 8023c1e:	9900      	ldr	r1, [sp, #0]
 8023c20:	9301      	str	r3, [sp, #4]
 8023c22:	f001 fcf7 	bl	8025614 <_sbrk_r>
 8023c26:	9b01      	ldr	r3, [sp, #4]
 8023c28:	4283      	cmp	r3, r0
 8023c2a:	d148      	bne.n	8023cbe <_malloc_r+0xea>
 8023c2c:	6823      	ldr	r3, [r4, #0]
 8023c2e:	0028      	movs	r0, r5
 8023c30:	1aff      	subs	r7, r7, r3
 8023c32:	0039      	movs	r1, r7
 8023c34:	f7ff ffac 	bl	8023b90 <sbrk_aligned>
 8023c38:	3001      	adds	r0, #1
 8023c3a:	d040      	beq.n	8023cbe <_malloc_r+0xea>
 8023c3c:	6823      	ldr	r3, [r4, #0]
 8023c3e:	19db      	adds	r3, r3, r7
 8023c40:	6023      	str	r3, [r4, #0]
 8023c42:	6833      	ldr	r3, [r6, #0]
 8023c44:	685a      	ldr	r2, [r3, #4]
 8023c46:	2a00      	cmp	r2, #0
 8023c48:	d133      	bne.n	8023cb2 <_malloc_r+0xde>
 8023c4a:	9b00      	ldr	r3, [sp, #0]
 8023c4c:	6033      	str	r3, [r6, #0]
 8023c4e:	e019      	b.n	8023c84 <_malloc_r+0xb0>
 8023c50:	2b00      	cmp	r3, #0
 8023c52:	dac9      	bge.n	8023be8 <_malloc_r+0x14>
 8023c54:	230c      	movs	r3, #12
 8023c56:	602b      	str	r3, [r5, #0]
 8023c58:	2000      	movs	r0, #0
 8023c5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8023c5c:	6821      	ldr	r1, [r4, #0]
 8023c5e:	1bc9      	subs	r1, r1, r7
 8023c60:	d420      	bmi.n	8023ca4 <_malloc_r+0xd0>
 8023c62:	290b      	cmp	r1, #11
 8023c64:	d90a      	bls.n	8023c7c <_malloc_r+0xa8>
 8023c66:	19e2      	adds	r2, r4, r7
 8023c68:	6027      	str	r7, [r4, #0]
 8023c6a:	42a3      	cmp	r3, r4
 8023c6c:	d104      	bne.n	8023c78 <_malloc_r+0xa4>
 8023c6e:	6032      	str	r2, [r6, #0]
 8023c70:	6863      	ldr	r3, [r4, #4]
 8023c72:	6011      	str	r1, [r2, #0]
 8023c74:	6053      	str	r3, [r2, #4]
 8023c76:	e005      	b.n	8023c84 <_malloc_r+0xb0>
 8023c78:	605a      	str	r2, [r3, #4]
 8023c7a:	e7f9      	b.n	8023c70 <_malloc_r+0x9c>
 8023c7c:	6862      	ldr	r2, [r4, #4]
 8023c7e:	42a3      	cmp	r3, r4
 8023c80:	d10e      	bne.n	8023ca0 <_malloc_r+0xcc>
 8023c82:	6032      	str	r2, [r6, #0]
 8023c84:	0028      	movs	r0, r5
 8023c86:	f000 f83f 	bl	8023d08 <__malloc_unlock>
 8023c8a:	0020      	movs	r0, r4
 8023c8c:	2207      	movs	r2, #7
 8023c8e:	300b      	adds	r0, #11
 8023c90:	1d23      	adds	r3, r4, #4
 8023c92:	4390      	bics	r0, r2
 8023c94:	1ac2      	subs	r2, r0, r3
 8023c96:	4298      	cmp	r0, r3
 8023c98:	d0df      	beq.n	8023c5a <_malloc_r+0x86>
 8023c9a:	1a1b      	subs	r3, r3, r0
 8023c9c:	50a3      	str	r3, [r4, r2]
 8023c9e:	e7dc      	b.n	8023c5a <_malloc_r+0x86>
 8023ca0:	605a      	str	r2, [r3, #4]
 8023ca2:	e7ef      	b.n	8023c84 <_malloc_r+0xb0>
 8023ca4:	0023      	movs	r3, r4
 8023ca6:	6864      	ldr	r4, [r4, #4]
 8023ca8:	e7a6      	b.n	8023bf8 <_malloc_r+0x24>
 8023caa:	9c00      	ldr	r4, [sp, #0]
 8023cac:	6863      	ldr	r3, [r4, #4]
 8023cae:	9300      	str	r3, [sp, #0]
 8023cb0:	e7ad      	b.n	8023c0e <_malloc_r+0x3a>
 8023cb2:	001a      	movs	r2, r3
 8023cb4:	685b      	ldr	r3, [r3, #4]
 8023cb6:	42a3      	cmp	r3, r4
 8023cb8:	d1fb      	bne.n	8023cb2 <_malloc_r+0xde>
 8023cba:	2300      	movs	r3, #0
 8023cbc:	e7da      	b.n	8023c74 <_malloc_r+0xa0>
 8023cbe:	230c      	movs	r3, #12
 8023cc0:	0028      	movs	r0, r5
 8023cc2:	602b      	str	r3, [r5, #0]
 8023cc4:	f000 f820 	bl	8023d08 <__malloc_unlock>
 8023cc8:	e7c6      	b.n	8023c58 <_malloc_r+0x84>
 8023cca:	6007      	str	r7, [r0, #0]
 8023ccc:	e7da      	b.n	8023c84 <_malloc_r+0xb0>
 8023cce:	46c0      	nop			@ (mov r8, r8)
 8023cd0:	20006990 	.word	0x20006990

08023cd4 <__ascii_mbtowc>:
 8023cd4:	b082      	sub	sp, #8
 8023cd6:	2900      	cmp	r1, #0
 8023cd8:	d100      	bne.n	8023cdc <__ascii_mbtowc+0x8>
 8023cda:	a901      	add	r1, sp, #4
 8023cdc:	1e10      	subs	r0, r2, #0
 8023cde:	d006      	beq.n	8023cee <__ascii_mbtowc+0x1a>
 8023ce0:	2b00      	cmp	r3, #0
 8023ce2:	d006      	beq.n	8023cf2 <__ascii_mbtowc+0x1e>
 8023ce4:	7813      	ldrb	r3, [r2, #0]
 8023ce6:	600b      	str	r3, [r1, #0]
 8023ce8:	7810      	ldrb	r0, [r2, #0]
 8023cea:	1e43      	subs	r3, r0, #1
 8023cec:	4198      	sbcs	r0, r3
 8023cee:	b002      	add	sp, #8
 8023cf0:	4770      	bx	lr
 8023cf2:	2002      	movs	r0, #2
 8023cf4:	4240      	negs	r0, r0
 8023cf6:	e7fa      	b.n	8023cee <__ascii_mbtowc+0x1a>

08023cf8 <__malloc_lock>:
 8023cf8:	b510      	push	{r4, lr}
 8023cfa:	4802      	ldr	r0, [pc, #8]	@ (8023d04 <__malloc_lock+0xc>)
 8023cfc:	f7fe fce5 	bl	80226ca <__retarget_lock_acquire_recursive>
 8023d00:	bd10      	pop	{r4, pc}
 8023d02:	46c0      	nop			@ (mov r8, r8)
 8023d04:	20006988 	.word	0x20006988

08023d08 <__malloc_unlock>:
 8023d08:	b510      	push	{r4, lr}
 8023d0a:	4802      	ldr	r0, [pc, #8]	@ (8023d14 <__malloc_unlock+0xc>)
 8023d0c:	f7fe fcde 	bl	80226cc <__retarget_lock_release_recursive>
 8023d10:	bd10      	pop	{r4, pc}
 8023d12:	46c0      	nop			@ (mov r8, r8)
 8023d14:	20006988 	.word	0x20006988

08023d18 <_Balloc>:
 8023d18:	b570      	push	{r4, r5, r6, lr}
 8023d1a:	69c5      	ldr	r5, [r0, #28]
 8023d1c:	0006      	movs	r6, r0
 8023d1e:	000c      	movs	r4, r1
 8023d20:	2d00      	cmp	r5, #0
 8023d22:	d10e      	bne.n	8023d42 <_Balloc+0x2a>
 8023d24:	2010      	movs	r0, #16
 8023d26:	f7ff ff29 	bl	8023b7c <malloc>
 8023d2a:	1e02      	subs	r2, r0, #0
 8023d2c:	61f0      	str	r0, [r6, #28]
 8023d2e:	d104      	bne.n	8023d3a <_Balloc+0x22>
 8023d30:	216b      	movs	r1, #107	@ 0x6b
 8023d32:	4b19      	ldr	r3, [pc, #100]	@ (8023d98 <_Balloc+0x80>)
 8023d34:	4819      	ldr	r0, [pc, #100]	@ (8023d9c <_Balloc+0x84>)
 8023d36:	f7fe fce9 	bl	802270c <__assert_func>
 8023d3a:	6045      	str	r5, [r0, #4]
 8023d3c:	6085      	str	r5, [r0, #8]
 8023d3e:	6005      	str	r5, [r0, #0]
 8023d40:	60c5      	str	r5, [r0, #12]
 8023d42:	69f5      	ldr	r5, [r6, #28]
 8023d44:	68eb      	ldr	r3, [r5, #12]
 8023d46:	2b00      	cmp	r3, #0
 8023d48:	d013      	beq.n	8023d72 <_Balloc+0x5a>
 8023d4a:	69f3      	ldr	r3, [r6, #28]
 8023d4c:	00a2      	lsls	r2, r4, #2
 8023d4e:	68db      	ldr	r3, [r3, #12]
 8023d50:	189b      	adds	r3, r3, r2
 8023d52:	6818      	ldr	r0, [r3, #0]
 8023d54:	2800      	cmp	r0, #0
 8023d56:	d118      	bne.n	8023d8a <_Balloc+0x72>
 8023d58:	2101      	movs	r1, #1
 8023d5a:	000d      	movs	r5, r1
 8023d5c:	40a5      	lsls	r5, r4
 8023d5e:	1d6a      	adds	r2, r5, #5
 8023d60:	0030      	movs	r0, r6
 8023d62:	0092      	lsls	r2, r2, #2
 8023d64:	f001 fc6f 	bl	8025646 <_calloc_r>
 8023d68:	2800      	cmp	r0, #0
 8023d6a:	d00c      	beq.n	8023d86 <_Balloc+0x6e>
 8023d6c:	6044      	str	r4, [r0, #4]
 8023d6e:	6085      	str	r5, [r0, #8]
 8023d70:	e00d      	b.n	8023d8e <_Balloc+0x76>
 8023d72:	2221      	movs	r2, #33	@ 0x21
 8023d74:	2104      	movs	r1, #4
 8023d76:	0030      	movs	r0, r6
 8023d78:	f001 fc65 	bl	8025646 <_calloc_r>
 8023d7c:	69f3      	ldr	r3, [r6, #28]
 8023d7e:	60e8      	str	r0, [r5, #12]
 8023d80:	68db      	ldr	r3, [r3, #12]
 8023d82:	2b00      	cmp	r3, #0
 8023d84:	d1e1      	bne.n	8023d4a <_Balloc+0x32>
 8023d86:	2000      	movs	r0, #0
 8023d88:	bd70      	pop	{r4, r5, r6, pc}
 8023d8a:	6802      	ldr	r2, [r0, #0]
 8023d8c:	601a      	str	r2, [r3, #0]
 8023d8e:	2300      	movs	r3, #0
 8023d90:	6103      	str	r3, [r0, #16]
 8023d92:	60c3      	str	r3, [r0, #12]
 8023d94:	e7f8      	b.n	8023d88 <_Balloc+0x70>
 8023d96:	46c0      	nop			@ (mov r8, r8)
 8023d98:	08027d59 	.word	0x08027d59
 8023d9c:	08027ee4 	.word	0x08027ee4

08023da0 <_Bfree>:
 8023da0:	b570      	push	{r4, r5, r6, lr}
 8023da2:	69c6      	ldr	r6, [r0, #28]
 8023da4:	0005      	movs	r5, r0
 8023da6:	000c      	movs	r4, r1
 8023da8:	2e00      	cmp	r6, #0
 8023daa:	d10e      	bne.n	8023dca <_Bfree+0x2a>
 8023dac:	2010      	movs	r0, #16
 8023dae:	f7ff fee5 	bl	8023b7c <malloc>
 8023db2:	1e02      	subs	r2, r0, #0
 8023db4:	61e8      	str	r0, [r5, #28]
 8023db6:	d104      	bne.n	8023dc2 <_Bfree+0x22>
 8023db8:	218f      	movs	r1, #143	@ 0x8f
 8023dba:	4b09      	ldr	r3, [pc, #36]	@ (8023de0 <_Bfree+0x40>)
 8023dbc:	4809      	ldr	r0, [pc, #36]	@ (8023de4 <_Bfree+0x44>)
 8023dbe:	f7fe fca5 	bl	802270c <__assert_func>
 8023dc2:	6046      	str	r6, [r0, #4]
 8023dc4:	6086      	str	r6, [r0, #8]
 8023dc6:	6006      	str	r6, [r0, #0]
 8023dc8:	60c6      	str	r6, [r0, #12]
 8023dca:	2c00      	cmp	r4, #0
 8023dcc:	d007      	beq.n	8023dde <_Bfree+0x3e>
 8023dce:	69eb      	ldr	r3, [r5, #28]
 8023dd0:	6862      	ldr	r2, [r4, #4]
 8023dd2:	68db      	ldr	r3, [r3, #12]
 8023dd4:	0092      	lsls	r2, r2, #2
 8023dd6:	189b      	adds	r3, r3, r2
 8023dd8:	681a      	ldr	r2, [r3, #0]
 8023dda:	6022      	str	r2, [r4, #0]
 8023ddc:	601c      	str	r4, [r3, #0]
 8023dde:	bd70      	pop	{r4, r5, r6, pc}
 8023de0:	08027d59 	.word	0x08027d59
 8023de4:	08027ee4 	.word	0x08027ee4

08023de8 <__multadd>:
 8023de8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023dea:	000f      	movs	r7, r1
 8023dec:	9001      	str	r0, [sp, #4]
 8023dee:	000c      	movs	r4, r1
 8023df0:	001e      	movs	r6, r3
 8023df2:	2000      	movs	r0, #0
 8023df4:	690d      	ldr	r5, [r1, #16]
 8023df6:	3714      	adds	r7, #20
 8023df8:	683b      	ldr	r3, [r7, #0]
 8023dfa:	3001      	adds	r0, #1
 8023dfc:	b299      	uxth	r1, r3
 8023dfe:	4351      	muls	r1, r2
 8023e00:	0c1b      	lsrs	r3, r3, #16
 8023e02:	4353      	muls	r3, r2
 8023e04:	1989      	adds	r1, r1, r6
 8023e06:	0c0e      	lsrs	r6, r1, #16
 8023e08:	199b      	adds	r3, r3, r6
 8023e0a:	0c1e      	lsrs	r6, r3, #16
 8023e0c:	b289      	uxth	r1, r1
 8023e0e:	041b      	lsls	r3, r3, #16
 8023e10:	185b      	adds	r3, r3, r1
 8023e12:	c708      	stmia	r7!, {r3}
 8023e14:	4285      	cmp	r5, r0
 8023e16:	dcef      	bgt.n	8023df8 <__multadd+0x10>
 8023e18:	2e00      	cmp	r6, #0
 8023e1a:	d022      	beq.n	8023e62 <__multadd+0x7a>
 8023e1c:	68a3      	ldr	r3, [r4, #8]
 8023e1e:	42ab      	cmp	r3, r5
 8023e20:	dc19      	bgt.n	8023e56 <__multadd+0x6e>
 8023e22:	6861      	ldr	r1, [r4, #4]
 8023e24:	9801      	ldr	r0, [sp, #4]
 8023e26:	3101      	adds	r1, #1
 8023e28:	f7ff ff76 	bl	8023d18 <_Balloc>
 8023e2c:	1e07      	subs	r7, r0, #0
 8023e2e:	d105      	bne.n	8023e3c <__multadd+0x54>
 8023e30:	003a      	movs	r2, r7
 8023e32:	21ba      	movs	r1, #186	@ 0xba
 8023e34:	4b0c      	ldr	r3, [pc, #48]	@ (8023e68 <__multadd+0x80>)
 8023e36:	480d      	ldr	r0, [pc, #52]	@ (8023e6c <__multadd+0x84>)
 8023e38:	f7fe fc68 	bl	802270c <__assert_func>
 8023e3c:	0021      	movs	r1, r4
 8023e3e:	6922      	ldr	r2, [r4, #16]
 8023e40:	310c      	adds	r1, #12
 8023e42:	3202      	adds	r2, #2
 8023e44:	0092      	lsls	r2, r2, #2
 8023e46:	300c      	adds	r0, #12
 8023e48:	f7fe fc4c 	bl	80226e4 <memcpy>
 8023e4c:	0021      	movs	r1, r4
 8023e4e:	9801      	ldr	r0, [sp, #4]
 8023e50:	f7ff ffa6 	bl	8023da0 <_Bfree>
 8023e54:	003c      	movs	r4, r7
 8023e56:	1d2b      	adds	r3, r5, #4
 8023e58:	009b      	lsls	r3, r3, #2
 8023e5a:	18e3      	adds	r3, r4, r3
 8023e5c:	3501      	adds	r5, #1
 8023e5e:	605e      	str	r6, [r3, #4]
 8023e60:	6125      	str	r5, [r4, #16]
 8023e62:	0020      	movs	r0, r4
 8023e64:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8023e66:	46c0      	nop			@ (mov r8, r8)
 8023e68:	08027e73 	.word	0x08027e73
 8023e6c:	08027ee4 	.word	0x08027ee4

08023e70 <__s2b>:
 8023e70:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8023e72:	0007      	movs	r7, r0
 8023e74:	0018      	movs	r0, r3
 8023e76:	000c      	movs	r4, r1
 8023e78:	3008      	adds	r0, #8
 8023e7a:	2109      	movs	r1, #9
 8023e7c:	9301      	str	r3, [sp, #4]
 8023e7e:	0015      	movs	r5, r2
 8023e80:	f7dc f9f2 	bl	8000268 <__divsi3>
 8023e84:	2301      	movs	r3, #1
 8023e86:	2100      	movs	r1, #0
 8023e88:	4283      	cmp	r3, r0
 8023e8a:	db0a      	blt.n	8023ea2 <__s2b+0x32>
 8023e8c:	0038      	movs	r0, r7
 8023e8e:	f7ff ff43 	bl	8023d18 <_Balloc>
 8023e92:	1e01      	subs	r1, r0, #0
 8023e94:	d108      	bne.n	8023ea8 <__s2b+0x38>
 8023e96:	000a      	movs	r2, r1
 8023e98:	4b19      	ldr	r3, [pc, #100]	@ (8023f00 <__s2b+0x90>)
 8023e9a:	481a      	ldr	r0, [pc, #104]	@ (8023f04 <__s2b+0x94>)
 8023e9c:	31d3      	adds	r1, #211	@ 0xd3
 8023e9e:	f7fe fc35 	bl	802270c <__assert_func>
 8023ea2:	005b      	lsls	r3, r3, #1
 8023ea4:	3101      	adds	r1, #1
 8023ea6:	e7ef      	b.n	8023e88 <__s2b+0x18>
 8023ea8:	9b08      	ldr	r3, [sp, #32]
 8023eaa:	6143      	str	r3, [r0, #20]
 8023eac:	2301      	movs	r3, #1
 8023eae:	6103      	str	r3, [r0, #16]
 8023eb0:	2d09      	cmp	r5, #9
 8023eb2:	dd18      	ble.n	8023ee6 <__s2b+0x76>
 8023eb4:	0023      	movs	r3, r4
 8023eb6:	3309      	adds	r3, #9
 8023eb8:	001e      	movs	r6, r3
 8023eba:	9300      	str	r3, [sp, #0]
 8023ebc:	1964      	adds	r4, r4, r5
 8023ebe:	7833      	ldrb	r3, [r6, #0]
 8023ec0:	220a      	movs	r2, #10
 8023ec2:	0038      	movs	r0, r7
 8023ec4:	3b30      	subs	r3, #48	@ 0x30
 8023ec6:	f7ff ff8f 	bl	8023de8 <__multadd>
 8023eca:	3601      	adds	r6, #1
 8023ecc:	0001      	movs	r1, r0
 8023ece:	42a6      	cmp	r6, r4
 8023ed0:	d1f5      	bne.n	8023ebe <__s2b+0x4e>
 8023ed2:	002c      	movs	r4, r5
 8023ed4:	9b00      	ldr	r3, [sp, #0]
 8023ed6:	3c08      	subs	r4, #8
 8023ed8:	191c      	adds	r4, r3, r4
 8023eda:	002e      	movs	r6, r5
 8023edc:	9b01      	ldr	r3, [sp, #4]
 8023ede:	429e      	cmp	r6, r3
 8023ee0:	db04      	blt.n	8023eec <__s2b+0x7c>
 8023ee2:	0008      	movs	r0, r1
 8023ee4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8023ee6:	2509      	movs	r5, #9
 8023ee8:	340a      	adds	r4, #10
 8023eea:	e7f6      	b.n	8023eda <__s2b+0x6a>
 8023eec:	1b63      	subs	r3, r4, r5
 8023eee:	5d9b      	ldrb	r3, [r3, r6]
 8023ef0:	220a      	movs	r2, #10
 8023ef2:	0038      	movs	r0, r7
 8023ef4:	3b30      	subs	r3, #48	@ 0x30
 8023ef6:	f7ff ff77 	bl	8023de8 <__multadd>
 8023efa:	3601      	adds	r6, #1
 8023efc:	0001      	movs	r1, r0
 8023efe:	e7ed      	b.n	8023edc <__s2b+0x6c>
 8023f00:	08027e73 	.word	0x08027e73
 8023f04:	08027ee4 	.word	0x08027ee4

08023f08 <__hi0bits>:
 8023f08:	2280      	movs	r2, #128	@ 0x80
 8023f0a:	0003      	movs	r3, r0
 8023f0c:	0252      	lsls	r2, r2, #9
 8023f0e:	2000      	movs	r0, #0
 8023f10:	4293      	cmp	r3, r2
 8023f12:	d201      	bcs.n	8023f18 <__hi0bits+0x10>
 8023f14:	041b      	lsls	r3, r3, #16
 8023f16:	3010      	adds	r0, #16
 8023f18:	2280      	movs	r2, #128	@ 0x80
 8023f1a:	0452      	lsls	r2, r2, #17
 8023f1c:	4293      	cmp	r3, r2
 8023f1e:	d201      	bcs.n	8023f24 <__hi0bits+0x1c>
 8023f20:	3008      	adds	r0, #8
 8023f22:	021b      	lsls	r3, r3, #8
 8023f24:	2280      	movs	r2, #128	@ 0x80
 8023f26:	0552      	lsls	r2, r2, #21
 8023f28:	4293      	cmp	r3, r2
 8023f2a:	d201      	bcs.n	8023f30 <__hi0bits+0x28>
 8023f2c:	3004      	adds	r0, #4
 8023f2e:	011b      	lsls	r3, r3, #4
 8023f30:	2280      	movs	r2, #128	@ 0x80
 8023f32:	05d2      	lsls	r2, r2, #23
 8023f34:	4293      	cmp	r3, r2
 8023f36:	d201      	bcs.n	8023f3c <__hi0bits+0x34>
 8023f38:	3002      	adds	r0, #2
 8023f3a:	009b      	lsls	r3, r3, #2
 8023f3c:	2b00      	cmp	r3, #0
 8023f3e:	db03      	blt.n	8023f48 <__hi0bits+0x40>
 8023f40:	3001      	adds	r0, #1
 8023f42:	4213      	tst	r3, r2
 8023f44:	d100      	bne.n	8023f48 <__hi0bits+0x40>
 8023f46:	2020      	movs	r0, #32
 8023f48:	4770      	bx	lr

08023f4a <__lo0bits>:
 8023f4a:	6803      	ldr	r3, [r0, #0]
 8023f4c:	0001      	movs	r1, r0
 8023f4e:	2207      	movs	r2, #7
 8023f50:	0018      	movs	r0, r3
 8023f52:	4010      	ands	r0, r2
 8023f54:	4213      	tst	r3, r2
 8023f56:	d00d      	beq.n	8023f74 <__lo0bits+0x2a>
 8023f58:	3a06      	subs	r2, #6
 8023f5a:	2000      	movs	r0, #0
 8023f5c:	4213      	tst	r3, r2
 8023f5e:	d105      	bne.n	8023f6c <__lo0bits+0x22>
 8023f60:	3002      	adds	r0, #2
 8023f62:	4203      	tst	r3, r0
 8023f64:	d003      	beq.n	8023f6e <__lo0bits+0x24>
 8023f66:	40d3      	lsrs	r3, r2
 8023f68:	0010      	movs	r0, r2
 8023f6a:	600b      	str	r3, [r1, #0]
 8023f6c:	4770      	bx	lr
 8023f6e:	089b      	lsrs	r3, r3, #2
 8023f70:	600b      	str	r3, [r1, #0]
 8023f72:	e7fb      	b.n	8023f6c <__lo0bits+0x22>
 8023f74:	b29a      	uxth	r2, r3
 8023f76:	2a00      	cmp	r2, #0
 8023f78:	d101      	bne.n	8023f7e <__lo0bits+0x34>
 8023f7a:	2010      	movs	r0, #16
 8023f7c:	0c1b      	lsrs	r3, r3, #16
 8023f7e:	b2da      	uxtb	r2, r3
 8023f80:	2a00      	cmp	r2, #0
 8023f82:	d101      	bne.n	8023f88 <__lo0bits+0x3e>
 8023f84:	3008      	adds	r0, #8
 8023f86:	0a1b      	lsrs	r3, r3, #8
 8023f88:	071a      	lsls	r2, r3, #28
 8023f8a:	d101      	bne.n	8023f90 <__lo0bits+0x46>
 8023f8c:	3004      	adds	r0, #4
 8023f8e:	091b      	lsrs	r3, r3, #4
 8023f90:	079a      	lsls	r2, r3, #30
 8023f92:	d101      	bne.n	8023f98 <__lo0bits+0x4e>
 8023f94:	3002      	adds	r0, #2
 8023f96:	089b      	lsrs	r3, r3, #2
 8023f98:	07da      	lsls	r2, r3, #31
 8023f9a:	d4e9      	bmi.n	8023f70 <__lo0bits+0x26>
 8023f9c:	3001      	adds	r0, #1
 8023f9e:	085b      	lsrs	r3, r3, #1
 8023fa0:	d1e6      	bne.n	8023f70 <__lo0bits+0x26>
 8023fa2:	2020      	movs	r0, #32
 8023fa4:	e7e2      	b.n	8023f6c <__lo0bits+0x22>
	...

08023fa8 <__i2b>:
 8023fa8:	b510      	push	{r4, lr}
 8023faa:	000c      	movs	r4, r1
 8023fac:	2101      	movs	r1, #1
 8023fae:	f7ff feb3 	bl	8023d18 <_Balloc>
 8023fb2:	2800      	cmp	r0, #0
 8023fb4:	d107      	bne.n	8023fc6 <__i2b+0x1e>
 8023fb6:	2146      	movs	r1, #70	@ 0x46
 8023fb8:	4c05      	ldr	r4, [pc, #20]	@ (8023fd0 <__i2b+0x28>)
 8023fba:	0002      	movs	r2, r0
 8023fbc:	4b05      	ldr	r3, [pc, #20]	@ (8023fd4 <__i2b+0x2c>)
 8023fbe:	0020      	movs	r0, r4
 8023fc0:	31ff      	adds	r1, #255	@ 0xff
 8023fc2:	f7fe fba3 	bl	802270c <__assert_func>
 8023fc6:	2301      	movs	r3, #1
 8023fc8:	6144      	str	r4, [r0, #20]
 8023fca:	6103      	str	r3, [r0, #16]
 8023fcc:	bd10      	pop	{r4, pc}
 8023fce:	46c0      	nop			@ (mov r8, r8)
 8023fd0:	08027ee4 	.word	0x08027ee4
 8023fd4:	08027e73 	.word	0x08027e73

08023fd8 <__multiply>:
 8023fd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8023fda:	0014      	movs	r4, r2
 8023fdc:	690a      	ldr	r2, [r1, #16]
 8023fde:	6923      	ldr	r3, [r4, #16]
 8023fe0:	000d      	movs	r5, r1
 8023fe2:	b089      	sub	sp, #36	@ 0x24
 8023fe4:	429a      	cmp	r2, r3
 8023fe6:	db02      	blt.n	8023fee <__multiply+0x16>
 8023fe8:	0023      	movs	r3, r4
 8023fea:	000c      	movs	r4, r1
 8023fec:	001d      	movs	r5, r3
 8023fee:	6927      	ldr	r7, [r4, #16]
 8023ff0:	692e      	ldr	r6, [r5, #16]
 8023ff2:	6861      	ldr	r1, [r4, #4]
 8023ff4:	19bb      	adds	r3, r7, r6
 8023ff6:	9300      	str	r3, [sp, #0]
 8023ff8:	68a3      	ldr	r3, [r4, #8]
 8023ffa:	19ba      	adds	r2, r7, r6
 8023ffc:	4293      	cmp	r3, r2
 8023ffe:	da00      	bge.n	8024002 <__multiply+0x2a>
 8024000:	3101      	adds	r1, #1
 8024002:	f7ff fe89 	bl	8023d18 <_Balloc>
 8024006:	4684      	mov	ip, r0
 8024008:	2800      	cmp	r0, #0
 802400a:	d106      	bne.n	802401a <__multiply+0x42>
 802400c:	21b1      	movs	r1, #177	@ 0xb1
 802400e:	4662      	mov	r2, ip
 8024010:	4b44      	ldr	r3, [pc, #272]	@ (8024124 <__multiply+0x14c>)
 8024012:	4845      	ldr	r0, [pc, #276]	@ (8024128 <__multiply+0x150>)
 8024014:	0049      	lsls	r1, r1, #1
 8024016:	f7fe fb79 	bl	802270c <__assert_func>
 802401a:	0002      	movs	r2, r0
 802401c:	19bb      	adds	r3, r7, r6
 802401e:	3214      	adds	r2, #20
 8024020:	009b      	lsls	r3, r3, #2
 8024022:	18d3      	adds	r3, r2, r3
 8024024:	9301      	str	r3, [sp, #4]
 8024026:	2100      	movs	r1, #0
 8024028:	0013      	movs	r3, r2
 802402a:	9801      	ldr	r0, [sp, #4]
 802402c:	4283      	cmp	r3, r0
 802402e:	d328      	bcc.n	8024082 <__multiply+0xaa>
 8024030:	0023      	movs	r3, r4
 8024032:	00bf      	lsls	r7, r7, #2
 8024034:	3314      	adds	r3, #20
 8024036:	9304      	str	r3, [sp, #16]
 8024038:	3514      	adds	r5, #20
 802403a:	19db      	adds	r3, r3, r7
 802403c:	00b6      	lsls	r6, r6, #2
 802403e:	9302      	str	r3, [sp, #8]
 8024040:	19ab      	adds	r3, r5, r6
 8024042:	9307      	str	r3, [sp, #28]
 8024044:	2304      	movs	r3, #4
 8024046:	9305      	str	r3, [sp, #20]
 8024048:	0023      	movs	r3, r4
 802404a:	9902      	ldr	r1, [sp, #8]
 802404c:	3315      	adds	r3, #21
 802404e:	4299      	cmp	r1, r3
 8024050:	d305      	bcc.n	802405e <__multiply+0x86>
 8024052:	1b0c      	subs	r4, r1, r4
 8024054:	3c15      	subs	r4, #21
 8024056:	08a4      	lsrs	r4, r4, #2
 8024058:	3401      	adds	r4, #1
 802405a:	00a3      	lsls	r3, r4, #2
 802405c:	9305      	str	r3, [sp, #20]
 802405e:	9b07      	ldr	r3, [sp, #28]
 8024060:	429d      	cmp	r5, r3
 8024062:	d310      	bcc.n	8024086 <__multiply+0xae>
 8024064:	9b00      	ldr	r3, [sp, #0]
 8024066:	2b00      	cmp	r3, #0
 8024068:	dd05      	ble.n	8024076 <__multiply+0x9e>
 802406a:	9b01      	ldr	r3, [sp, #4]
 802406c:	3b04      	subs	r3, #4
 802406e:	9301      	str	r3, [sp, #4]
 8024070:	681b      	ldr	r3, [r3, #0]
 8024072:	2b00      	cmp	r3, #0
 8024074:	d052      	beq.n	802411c <__multiply+0x144>
 8024076:	4663      	mov	r3, ip
 8024078:	4660      	mov	r0, ip
 802407a:	9a00      	ldr	r2, [sp, #0]
 802407c:	611a      	str	r2, [r3, #16]
 802407e:	b009      	add	sp, #36	@ 0x24
 8024080:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024082:	c302      	stmia	r3!, {r1}
 8024084:	e7d1      	b.n	802402a <__multiply+0x52>
 8024086:	682c      	ldr	r4, [r5, #0]
 8024088:	b2a4      	uxth	r4, r4
 802408a:	2c00      	cmp	r4, #0
 802408c:	d01f      	beq.n	80240ce <__multiply+0xf6>
 802408e:	2300      	movs	r3, #0
 8024090:	0017      	movs	r7, r2
 8024092:	9e04      	ldr	r6, [sp, #16]
 8024094:	9303      	str	r3, [sp, #12]
 8024096:	ce08      	ldmia	r6!, {r3}
 8024098:	6839      	ldr	r1, [r7, #0]
 802409a:	9306      	str	r3, [sp, #24]
 802409c:	466b      	mov	r3, sp
 802409e:	8b1b      	ldrh	r3, [r3, #24]
 80240a0:	b288      	uxth	r0, r1
 80240a2:	4363      	muls	r3, r4
 80240a4:	181b      	adds	r3, r3, r0
 80240a6:	9803      	ldr	r0, [sp, #12]
 80240a8:	0c09      	lsrs	r1, r1, #16
 80240aa:	181b      	adds	r3, r3, r0
 80240ac:	9806      	ldr	r0, [sp, #24]
 80240ae:	0c00      	lsrs	r0, r0, #16
 80240b0:	4360      	muls	r0, r4
 80240b2:	1840      	adds	r0, r0, r1
 80240b4:	0c19      	lsrs	r1, r3, #16
 80240b6:	1841      	adds	r1, r0, r1
 80240b8:	0c08      	lsrs	r0, r1, #16
 80240ba:	b29b      	uxth	r3, r3
 80240bc:	0409      	lsls	r1, r1, #16
 80240be:	4319      	orrs	r1, r3
 80240c0:	9b02      	ldr	r3, [sp, #8]
 80240c2:	9003      	str	r0, [sp, #12]
 80240c4:	c702      	stmia	r7!, {r1}
 80240c6:	42b3      	cmp	r3, r6
 80240c8:	d8e5      	bhi.n	8024096 <__multiply+0xbe>
 80240ca:	9b05      	ldr	r3, [sp, #20]
 80240cc:	50d0      	str	r0, [r2, r3]
 80240ce:	682c      	ldr	r4, [r5, #0]
 80240d0:	0c24      	lsrs	r4, r4, #16
 80240d2:	d020      	beq.n	8024116 <__multiply+0x13e>
 80240d4:	2100      	movs	r1, #0
 80240d6:	0010      	movs	r0, r2
 80240d8:	6813      	ldr	r3, [r2, #0]
 80240da:	9e04      	ldr	r6, [sp, #16]
 80240dc:	9103      	str	r1, [sp, #12]
 80240de:	6831      	ldr	r1, [r6, #0]
 80240e0:	6807      	ldr	r7, [r0, #0]
 80240e2:	b289      	uxth	r1, r1
 80240e4:	4361      	muls	r1, r4
 80240e6:	0c3f      	lsrs	r7, r7, #16
 80240e8:	19c9      	adds	r1, r1, r7
 80240ea:	9f03      	ldr	r7, [sp, #12]
 80240ec:	b29b      	uxth	r3, r3
 80240ee:	19c9      	adds	r1, r1, r7
 80240f0:	040f      	lsls	r7, r1, #16
 80240f2:	431f      	orrs	r7, r3
 80240f4:	6007      	str	r7, [r0, #0]
 80240f6:	ce80      	ldmia	r6!, {r7}
 80240f8:	6843      	ldr	r3, [r0, #4]
 80240fa:	0c3f      	lsrs	r7, r7, #16
 80240fc:	4367      	muls	r7, r4
 80240fe:	b29b      	uxth	r3, r3
 8024100:	0c09      	lsrs	r1, r1, #16
 8024102:	18fb      	adds	r3, r7, r3
 8024104:	185b      	adds	r3, r3, r1
 8024106:	0c19      	lsrs	r1, r3, #16
 8024108:	9103      	str	r1, [sp, #12]
 802410a:	9902      	ldr	r1, [sp, #8]
 802410c:	3004      	adds	r0, #4
 802410e:	42b1      	cmp	r1, r6
 8024110:	d8e5      	bhi.n	80240de <__multiply+0x106>
 8024112:	9905      	ldr	r1, [sp, #20]
 8024114:	5053      	str	r3, [r2, r1]
 8024116:	3504      	adds	r5, #4
 8024118:	3204      	adds	r2, #4
 802411a:	e7a0      	b.n	802405e <__multiply+0x86>
 802411c:	9b00      	ldr	r3, [sp, #0]
 802411e:	3b01      	subs	r3, #1
 8024120:	9300      	str	r3, [sp, #0]
 8024122:	e79f      	b.n	8024064 <__multiply+0x8c>
 8024124:	08027e73 	.word	0x08027e73
 8024128:	08027ee4 	.word	0x08027ee4

0802412c <__pow5mult>:
 802412c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802412e:	2303      	movs	r3, #3
 8024130:	0015      	movs	r5, r2
 8024132:	0007      	movs	r7, r0
 8024134:	000e      	movs	r6, r1
 8024136:	401a      	ands	r2, r3
 8024138:	421d      	tst	r5, r3
 802413a:	d008      	beq.n	802414e <__pow5mult+0x22>
 802413c:	4925      	ldr	r1, [pc, #148]	@ (80241d4 <__pow5mult+0xa8>)
 802413e:	3a01      	subs	r2, #1
 8024140:	0092      	lsls	r2, r2, #2
 8024142:	5852      	ldr	r2, [r2, r1]
 8024144:	2300      	movs	r3, #0
 8024146:	0031      	movs	r1, r6
 8024148:	f7ff fe4e 	bl	8023de8 <__multadd>
 802414c:	0006      	movs	r6, r0
 802414e:	10ad      	asrs	r5, r5, #2
 8024150:	d03d      	beq.n	80241ce <__pow5mult+0xa2>
 8024152:	69fc      	ldr	r4, [r7, #28]
 8024154:	2c00      	cmp	r4, #0
 8024156:	d10f      	bne.n	8024178 <__pow5mult+0x4c>
 8024158:	2010      	movs	r0, #16
 802415a:	f7ff fd0f 	bl	8023b7c <malloc>
 802415e:	1e02      	subs	r2, r0, #0
 8024160:	61f8      	str	r0, [r7, #28]
 8024162:	d105      	bne.n	8024170 <__pow5mult+0x44>
 8024164:	21b4      	movs	r1, #180	@ 0xb4
 8024166:	4b1c      	ldr	r3, [pc, #112]	@ (80241d8 <__pow5mult+0xac>)
 8024168:	481c      	ldr	r0, [pc, #112]	@ (80241dc <__pow5mult+0xb0>)
 802416a:	31ff      	adds	r1, #255	@ 0xff
 802416c:	f7fe face 	bl	802270c <__assert_func>
 8024170:	6044      	str	r4, [r0, #4]
 8024172:	6084      	str	r4, [r0, #8]
 8024174:	6004      	str	r4, [r0, #0]
 8024176:	60c4      	str	r4, [r0, #12]
 8024178:	69fb      	ldr	r3, [r7, #28]
 802417a:	689c      	ldr	r4, [r3, #8]
 802417c:	9301      	str	r3, [sp, #4]
 802417e:	2c00      	cmp	r4, #0
 8024180:	d108      	bne.n	8024194 <__pow5mult+0x68>
 8024182:	0038      	movs	r0, r7
 8024184:	4916      	ldr	r1, [pc, #88]	@ (80241e0 <__pow5mult+0xb4>)
 8024186:	f7ff ff0f 	bl	8023fa8 <__i2b>
 802418a:	9b01      	ldr	r3, [sp, #4]
 802418c:	0004      	movs	r4, r0
 802418e:	6098      	str	r0, [r3, #8]
 8024190:	2300      	movs	r3, #0
 8024192:	6003      	str	r3, [r0, #0]
 8024194:	2301      	movs	r3, #1
 8024196:	421d      	tst	r5, r3
 8024198:	d00a      	beq.n	80241b0 <__pow5mult+0x84>
 802419a:	0031      	movs	r1, r6
 802419c:	0022      	movs	r2, r4
 802419e:	0038      	movs	r0, r7
 80241a0:	f7ff ff1a 	bl	8023fd8 <__multiply>
 80241a4:	0031      	movs	r1, r6
 80241a6:	9001      	str	r0, [sp, #4]
 80241a8:	0038      	movs	r0, r7
 80241aa:	f7ff fdf9 	bl	8023da0 <_Bfree>
 80241ae:	9e01      	ldr	r6, [sp, #4]
 80241b0:	106d      	asrs	r5, r5, #1
 80241b2:	d00c      	beq.n	80241ce <__pow5mult+0xa2>
 80241b4:	6820      	ldr	r0, [r4, #0]
 80241b6:	2800      	cmp	r0, #0
 80241b8:	d107      	bne.n	80241ca <__pow5mult+0x9e>
 80241ba:	0022      	movs	r2, r4
 80241bc:	0021      	movs	r1, r4
 80241be:	0038      	movs	r0, r7
 80241c0:	f7ff ff0a 	bl	8023fd8 <__multiply>
 80241c4:	2300      	movs	r3, #0
 80241c6:	6020      	str	r0, [r4, #0]
 80241c8:	6003      	str	r3, [r0, #0]
 80241ca:	0004      	movs	r4, r0
 80241cc:	e7e2      	b.n	8024194 <__pow5mult+0x68>
 80241ce:	0030      	movs	r0, r6
 80241d0:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80241d2:	46c0      	nop			@ (mov r8, r8)
 80241d4:	080280c4 	.word	0x080280c4
 80241d8:	08027d59 	.word	0x08027d59
 80241dc:	08027ee4 	.word	0x08027ee4
 80241e0:	00000271 	.word	0x00000271

080241e4 <__lshift>:
 80241e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80241e6:	000c      	movs	r4, r1
 80241e8:	0016      	movs	r6, r2
 80241ea:	6923      	ldr	r3, [r4, #16]
 80241ec:	1157      	asrs	r7, r2, #5
 80241ee:	b085      	sub	sp, #20
 80241f0:	18fb      	adds	r3, r7, r3
 80241f2:	9301      	str	r3, [sp, #4]
 80241f4:	3301      	adds	r3, #1
 80241f6:	9300      	str	r3, [sp, #0]
 80241f8:	6849      	ldr	r1, [r1, #4]
 80241fa:	68a3      	ldr	r3, [r4, #8]
 80241fc:	9002      	str	r0, [sp, #8]
 80241fe:	9a00      	ldr	r2, [sp, #0]
 8024200:	4293      	cmp	r3, r2
 8024202:	db10      	blt.n	8024226 <__lshift+0x42>
 8024204:	9802      	ldr	r0, [sp, #8]
 8024206:	f7ff fd87 	bl	8023d18 <_Balloc>
 802420a:	2300      	movs	r3, #0
 802420c:	0001      	movs	r1, r0
 802420e:	0005      	movs	r5, r0
 8024210:	001a      	movs	r2, r3
 8024212:	3114      	adds	r1, #20
 8024214:	4298      	cmp	r0, r3
 8024216:	d10c      	bne.n	8024232 <__lshift+0x4e>
 8024218:	21ef      	movs	r1, #239	@ 0xef
 802421a:	002a      	movs	r2, r5
 802421c:	4b25      	ldr	r3, [pc, #148]	@ (80242b4 <__lshift+0xd0>)
 802421e:	4826      	ldr	r0, [pc, #152]	@ (80242b8 <__lshift+0xd4>)
 8024220:	0049      	lsls	r1, r1, #1
 8024222:	f7fe fa73 	bl	802270c <__assert_func>
 8024226:	3101      	adds	r1, #1
 8024228:	005b      	lsls	r3, r3, #1
 802422a:	e7e8      	b.n	80241fe <__lshift+0x1a>
 802422c:	0098      	lsls	r0, r3, #2
 802422e:	500a      	str	r2, [r1, r0]
 8024230:	3301      	adds	r3, #1
 8024232:	42bb      	cmp	r3, r7
 8024234:	dbfa      	blt.n	802422c <__lshift+0x48>
 8024236:	43fb      	mvns	r3, r7
 8024238:	17db      	asrs	r3, r3, #31
 802423a:	401f      	ands	r7, r3
 802423c:	00bf      	lsls	r7, r7, #2
 802423e:	0023      	movs	r3, r4
 8024240:	201f      	movs	r0, #31
 8024242:	19c9      	adds	r1, r1, r7
 8024244:	0037      	movs	r7, r6
 8024246:	6922      	ldr	r2, [r4, #16]
 8024248:	3314      	adds	r3, #20
 802424a:	0092      	lsls	r2, r2, #2
 802424c:	189a      	adds	r2, r3, r2
 802424e:	4007      	ands	r7, r0
 8024250:	4206      	tst	r6, r0
 8024252:	d029      	beq.n	80242a8 <__lshift+0xc4>
 8024254:	3001      	adds	r0, #1
 8024256:	1bc0      	subs	r0, r0, r7
 8024258:	9003      	str	r0, [sp, #12]
 802425a:	468c      	mov	ip, r1
 802425c:	2000      	movs	r0, #0
 802425e:	681e      	ldr	r6, [r3, #0]
 8024260:	40be      	lsls	r6, r7
 8024262:	4306      	orrs	r6, r0
 8024264:	4660      	mov	r0, ip
 8024266:	c040      	stmia	r0!, {r6}
 8024268:	4684      	mov	ip, r0
 802426a:	9e03      	ldr	r6, [sp, #12]
 802426c:	cb01      	ldmia	r3!, {r0}
 802426e:	40f0      	lsrs	r0, r6
 8024270:	429a      	cmp	r2, r3
 8024272:	d8f4      	bhi.n	802425e <__lshift+0x7a>
 8024274:	0026      	movs	r6, r4
 8024276:	3615      	adds	r6, #21
 8024278:	2304      	movs	r3, #4
 802427a:	42b2      	cmp	r2, r6
 802427c:	d304      	bcc.n	8024288 <__lshift+0xa4>
 802427e:	1b13      	subs	r3, r2, r4
 8024280:	3b15      	subs	r3, #21
 8024282:	089b      	lsrs	r3, r3, #2
 8024284:	3301      	adds	r3, #1
 8024286:	009b      	lsls	r3, r3, #2
 8024288:	50c8      	str	r0, [r1, r3]
 802428a:	2800      	cmp	r0, #0
 802428c:	d002      	beq.n	8024294 <__lshift+0xb0>
 802428e:	9b01      	ldr	r3, [sp, #4]
 8024290:	3302      	adds	r3, #2
 8024292:	9300      	str	r3, [sp, #0]
 8024294:	9b00      	ldr	r3, [sp, #0]
 8024296:	9802      	ldr	r0, [sp, #8]
 8024298:	3b01      	subs	r3, #1
 802429a:	0021      	movs	r1, r4
 802429c:	612b      	str	r3, [r5, #16]
 802429e:	f7ff fd7f 	bl	8023da0 <_Bfree>
 80242a2:	0028      	movs	r0, r5
 80242a4:	b005      	add	sp, #20
 80242a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80242a8:	cb01      	ldmia	r3!, {r0}
 80242aa:	c101      	stmia	r1!, {r0}
 80242ac:	429a      	cmp	r2, r3
 80242ae:	d8fb      	bhi.n	80242a8 <__lshift+0xc4>
 80242b0:	e7f0      	b.n	8024294 <__lshift+0xb0>
 80242b2:	46c0      	nop			@ (mov r8, r8)
 80242b4:	08027e73 	.word	0x08027e73
 80242b8:	08027ee4 	.word	0x08027ee4

080242bc <__mcmp>:
 80242bc:	b530      	push	{r4, r5, lr}
 80242be:	690b      	ldr	r3, [r1, #16]
 80242c0:	6904      	ldr	r4, [r0, #16]
 80242c2:	0002      	movs	r2, r0
 80242c4:	1ae0      	subs	r0, r4, r3
 80242c6:	429c      	cmp	r4, r3
 80242c8:	d10f      	bne.n	80242ea <__mcmp+0x2e>
 80242ca:	3214      	adds	r2, #20
 80242cc:	009b      	lsls	r3, r3, #2
 80242ce:	3114      	adds	r1, #20
 80242d0:	0014      	movs	r4, r2
 80242d2:	18c9      	adds	r1, r1, r3
 80242d4:	18d2      	adds	r2, r2, r3
 80242d6:	3a04      	subs	r2, #4
 80242d8:	3904      	subs	r1, #4
 80242da:	6815      	ldr	r5, [r2, #0]
 80242dc:	680b      	ldr	r3, [r1, #0]
 80242de:	429d      	cmp	r5, r3
 80242e0:	d004      	beq.n	80242ec <__mcmp+0x30>
 80242e2:	2001      	movs	r0, #1
 80242e4:	429d      	cmp	r5, r3
 80242e6:	d200      	bcs.n	80242ea <__mcmp+0x2e>
 80242e8:	3802      	subs	r0, #2
 80242ea:	bd30      	pop	{r4, r5, pc}
 80242ec:	4294      	cmp	r4, r2
 80242ee:	d3f2      	bcc.n	80242d6 <__mcmp+0x1a>
 80242f0:	e7fb      	b.n	80242ea <__mcmp+0x2e>
	...

080242f4 <__mdiff>:
 80242f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80242f6:	000c      	movs	r4, r1
 80242f8:	b087      	sub	sp, #28
 80242fa:	9000      	str	r0, [sp, #0]
 80242fc:	0011      	movs	r1, r2
 80242fe:	0020      	movs	r0, r4
 8024300:	0017      	movs	r7, r2
 8024302:	f7ff ffdb 	bl	80242bc <__mcmp>
 8024306:	1e05      	subs	r5, r0, #0
 8024308:	d110      	bne.n	802432c <__mdiff+0x38>
 802430a:	0001      	movs	r1, r0
 802430c:	9800      	ldr	r0, [sp, #0]
 802430e:	f7ff fd03 	bl	8023d18 <_Balloc>
 8024312:	1e02      	subs	r2, r0, #0
 8024314:	d104      	bne.n	8024320 <__mdiff+0x2c>
 8024316:	4b40      	ldr	r3, [pc, #256]	@ (8024418 <__mdiff+0x124>)
 8024318:	4840      	ldr	r0, [pc, #256]	@ (802441c <__mdiff+0x128>)
 802431a:	4941      	ldr	r1, [pc, #260]	@ (8024420 <__mdiff+0x12c>)
 802431c:	f7fe f9f6 	bl	802270c <__assert_func>
 8024320:	2301      	movs	r3, #1
 8024322:	6145      	str	r5, [r0, #20]
 8024324:	6103      	str	r3, [r0, #16]
 8024326:	0010      	movs	r0, r2
 8024328:	b007      	add	sp, #28
 802432a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802432c:	2600      	movs	r6, #0
 802432e:	42b0      	cmp	r0, r6
 8024330:	da03      	bge.n	802433a <__mdiff+0x46>
 8024332:	0023      	movs	r3, r4
 8024334:	003c      	movs	r4, r7
 8024336:	001f      	movs	r7, r3
 8024338:	3601      	adds	r6, #1
 802433a:	6861      	ldr	r1, [r4, #4]
 802433c:	9800      	ldr	r0, [sp, #0]
 802433e:	f7ff fceb 	bl	8023d18 <_Balloc>
 8024342:	1e02      	subs	r2, r0, #0
 8024344:	d103      	bne.n	802434e <__mdiff+0x5a>
 8024346:	4b34      	ldr	r3, [pc, #208]	@ (8024418 <__mdiff+0x124>)
 8024348:	4834      	ldr	r0, [pc, #208]	@ (802441c <__mdiff+0x128>)
 802434a:	4936      	ldr	r1, [pc, #216]	@ (8024424 <__mdiff+0x130>)
 802434c:	e7e6      	b.n	802431c <__mdiff+0x28>
 802434e:	6923      	ldr	r3, [r4, #16]
 8024350:	3414      	adds	r4, #20
 8024352:	9300      	str	r3, [sp, #0]
 8024354:	009b      	lsls	r3, r3, #2
 8024356:	18e3      	adds	r3, r4, r3
 8024358:	0021      	movs	r1, r4
 802435a:	9401      	str	r4, [sp, #4]
 802435c:	003c      	movs	r4, r7
 802435e:	9302      	str	r3, [sp, #8]
 8024360:	693b      	ldr	r3, [r7, #16]
 8024362:	3414      	adds	r4, #20
 8024364:	009b      	lsls	r3, r3, #2
 8024366:	18e3      	adds	r3, r4, r3
 8024368:	9303      	str	r3, [sp, #12]
 802436a:	0003      	movs	r3, r0
 802436c:	60c6      	str	r6, [r0, #12]
 802436e:	468c      	mov	ip, r1
 8024370:	2000      	movs	r0, #0
 8024372:	3314      	adds	r3, #20
 8024374:	9304      	str	r3, [sp, #16]
 8024376:	9305      	str	r3, [sp, #20]
 8024378:	4663      	mov	r3, ip
 802437a:	cb20      	ldmia	r3!, {r5}
 802437c:	b2a9      	uxth	r1, r5
 802437e:	000e      	movs	r6, r1
 8024380:	469c      	mov	ip, r3
 8024382:	cc08      	ldmia	r4!, {r3}
 8024384:	0c2d      	lsrs	r5, r5, #16
 8024386:	b299      	uxth	r1, r3
 8024388:	1a71      	subs	r1, r6, r1
 802438a:	1809      	adds	r1, r1, r0
 802438c:	0c1b      	lsrs	r3, r3, #16
 802438e:	1408      	asrs	r0, r1, #16
 8024390:	1aeb      	subs	r3, r5, r3
 8024392:	181b      	adds	r3, r3, r0
 8024394:	1418      	asrs	r0, r3, #16
 8024396:	b289      	uxth	r1, r1
 8024398:	041b      	lsls	r3, r3, #16
 802439a:	4319      	orrs	r1, r3
 802439c:	9b05      	ldr	r3, [sp, #20]
 802439e:	c302      	stmia	r3!, {r1}
 80243a0:	9305      	str	r3, [sp, #20]
 80243a2:	9b03      	ldr	r3, [sp, #12]
 80243a4:	42a3      	cmp	r3, r4
 80243a6:	d8e7      	bhi.n	8024378 <__mdiff+0x84>
 80243a8:	0039      	movs	r1, r7
 80243aa:	9c03      	ldr	r4, [sp, #12]
 80243ac:	3115      	adds	r1, #21
 80243ae:	2304      	movs	r3, #4
 80243b0:	428c      	cmp	r4, r1
 80243b2:	d304      	bcc.n	80243be <__mdiff+0xca>
 80243b4:	1be3      	subs	r3, r4, r7
 80243b6:	3b15      	subs	r3, #21
 80243b8:	089b      	lsrs	r3, r3, #2
 80243ba:	3301      	adds	r3, #1
 80243bc:	009b      	lsls	r3, r3, #2
 80243be:	9901      	ldr	r1, [sp, #4]
 80243c0:	18cd      	adds	r5, r1, r3
 80243c2:	9904      	ldr	r1, [sp, #16]
 80243c4:	002e      	movs	r6, r5
 80243c6:	18cb      	adds	r3, r1, r3
 80243c8:	001f      	movs	r7, r3
 80243ca:	9902      	ldr	r1, [sp, #8]
 80243cc:	428e      	cmp	r6, r1
 80243ce:	d311      	bcc.n	80243f4 <__mdiff+0x100>
 80243d0:	9c02      	ldr	r4, [sp, #8]
 80243d2:	1ee9      	subs	r1, r5, #3
 80243d4:	2000      	movs	r0, #0
 80243d6:	428c      	cmp	r4, r1
 80243d8:	d304      	bcc.n	80243e4 <__mdiff+0xf0>
 80243da:	0021      	movs	r1, r4
 80243dc:	3103      	adds	r1, #3
 80243de:	1b49      	subs	r1, r1, r5
 80243e0:	0889      	lsrs	r1, r1, #2
 80243e2:	0088      	lsls	r0, r1, #2
 80243e4:	181b      	adds	r3, r3, r0
 80243e6:	3b04      	subs	r3, #4
 80243e8:	6819      	ldr	r1, [r3, #0]
 80243ea:	2900      	cmp	r1, #0
 80243ec:	d010      	beq.n	8024410 <__mdiff+0x11c>
 80243ee:	9b00      	ldr	r3, [sp, #0]
 80243f0:	6113      	str	r3, [r2, #16]
 80243f2:	e798      	b.n	8024326 <__mdiff+0x32>
 80243f4:	4684      	mov	ip, r0
 80243f6:	ce02      	ldmia	r6!, {r1}
 80243f8:	b288      	uxth	r0, r1
 80243fa:	4460      	add	r0, ip
 80243fc:	1400      	asrs	r0, r0, #16
 80243fe:	0c0c      	lsrs	r4, r1, #16
 8024400:	1904      	adds	r4, r0, r4
 8024402:	4461      	add	r1, ip
 8024404:	1420      	asrs	r0, r4, #16
 8024406:	b289      	uxth	r1, r1
 8024408:	0424      	lsls	r4, r4, #16
 802440a:	4321      	orrs	r1, r4
 802440c:	c702      	stmia	r7!, {r1}
 802440e:	e7dc      	b.n	80243ca <__mdiff+0xd6>
 8024410:	9900      	ldr	r1, [sp, #0]
 8024412:	3901      	subs	r1, #1
 8024414:	9100      	str	r1, [sp, #0]
 8024416:	e7e6      	b.n	80243e6 <__mdiff+0xf2>
 8024418:	08027e73 	.word	0x08027e73
 802441c:	08027ee4 	.word	0x08027ee4
 8024420:	00000237 	.word	0x00000237
 8024424:	00000245 	.word	0x00000245

08024428 <__ulp>:
 8024428:	b510      	push	{r4, lr}
 802442a:	2400      	movs	r4, #0
 802442c:	4b0c      	ldr	r3, [pc, #48]	@ (8024460 <__ulp+0x38>)
 802442e:	4a0d      	ldr	r2, [pc, #52]	@ (8024464 <__ulp+0x3c>)
 8024430:	400b      	ands	r3, r1
 8024432:	189b      	adds	r3, r3, r2
 8024434:	42a3      	cmp	r3, r4
 8024436:	dc06      	bgt.n	8024446 <__ulp+0x1e>
 8024438:	425b      	negs	r3, r3
 802443a:	151a      	asrs	r2, r3, #20
 802443c:	2a13      	cmp	r2, #19
 802443e:	dc05      	bgt.n	802444c <__ulp+0x24>
 8024440:	2380      	movs	r3, #128	@ 0x80
 8024442:	031b      	lsls	r3, r3, #12
 8024444:	4113      	asrs	r3, r2
 8024446:	0019      	movs	r1, r3
 8024448:	0020      	movs	r0, r4
 802444a:	bd10      	pop	{r4, pc}
 802444c:	3a14      	subs	r2, #20
 802444e:	2401      	movs	r4, #1
 8024450:	2a1e      	cmp	r2, #30
 8024452:	dc02      	bgt.n	802445a <__ulp+0x32>
 8024454:	2480      	movs	r4, #128	@ 0x80
 8024456:	0624      	lsls	r4, r4, #24
 8024458:	40d4      	lsrs	r4, r2
 802445a:	2300      	movs	r3, #0
 802445c:	e7f3      	b.n	8024446 <__ulp+0x1e>
 802445e:	46c0      	nop			@ (mov r8, r8)
 8024460:	7ff00000 	.word	0x7ff00000
 8024464:	fcc00000 	.word	0xfcc00000

08024468 <__b2d>:
 8024468:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802446a:	0006      	movs	r6, r0
 802446c:	6903      	ldr	r3, [r0, #16]
 802446e:	3614      	adds	r6, #20
 8024470:	009b      	lsls	r3, r3, #2
 8024472:	18f3      	adds	r3, r6, r3
 8024474:	1f1d      	subs	r5, r3, #4
 8024476:	682c      	ldr	r4, [r5, #0]
 8024478:	000f      	movs	r7, r1
 802447a:	0020      	movs	r0, r4
 802447c:	9301      	str	r3, [sp, #4]
 802447e:	f7ff fd43 	bl	8023f08 <__hi0bits>
 8024482:	2220      	movs	r2, #32
 8024484:	1a12      	subs	r2, r2, r0
 8024486:	603a      	str	r2, [r7, #0]
 8024488:	0003      	movs	r3, r0
 802448a:	4a1c      	ldr	r2, [pc, #112]	@ (80244fc <__b2d+0x94>)
 802448c:	280a      	cmp	r0, #10
 802448e:	dc15      	bgt.n	80244bc <__b2d+0x54>
 8024490:	210b      	movs	r1, #11
 8024492:	0027      	movs	r7, r4
 8024494:	1a09      	subs	r1, r1, r0
 8024496:	40cf      	lsrs	r7, r1
 8024498:	433a      	orrs	r2, r7
 802449a:	468c      	mov	ip, r1
 802449c:	0011      	movs	r1, r2
 802449e:	2200      	movs	r2, #0
 80244a0:	42ae      	cmp	r6, r5
 80244a2:	d202      	bcs.n	80244aa <__b2d+0x42>
 80244a4:	9a01      	ldr	r2, [sp, #4]
 80244a6:	3a08      	subs	r2, #8
 80244a8:	6812      	ldr	r2, [r2, #0]
 80244aa:	3315      	adds	r3, #21
 80244ac:	409c      	lsls	r4, r3
 80244ae:	4663      	mov	r3, ip
 80244b0:	0027      	movs	r7, r4
 80244b2:	40da      	lsrs	r2, r3
 80244b4:	4317      	orrs	r7, r2
 80244b6:	0038      	movs	r0, r7
 80244b8:	b003      	add	sp, #12
 80244ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80244bc:	2700      	movs	r7, #0
 80244be:	42ae      	cmp	r6, r5
 80244c0:	d202      	bcs.n	80244c8 <__b2d+0x60>
 80244c2:	9d01      	ldr	r5, [sp, #4]
 80244c4:	3d08      	subs	r5, #8
 80244c6:	682f      	ldr	r7, [r5, #0]
 80244c8:	210b      	movs	r1, #11
 80244ca:	4249      	negs	r1, r1
 80244cc:	468c      	mov	ip, r1
 80244ce:	449c      	add	ip, r3
 80244d0:	2b0b      	cmp	r3, #11
 80244d2:	d010      	beq.n	80244f6 <__b2d+0x8e>
 80244d4:	4661      	mov	r1, ip
 80244d6:	2320      	movs	r3, #32
 80244d8:	408c      	lsls	r4, r1
 80244da:	1a5b      	subs	r3, r3, r1
 80244dc:	0039      	movs	r1, r7
 80244de:	40d9      	lsrs	r1, r3
 80244e0:	430c      	orrs	r4, r1
 80244e2:	4322      	orrs	r2, r4
 80244e4:	0011      	movs	r1, r2
 80244e6:	2200      	movs	r2, #0
 80244e8:	42b5      	cmp	r5, r6
 80244ea:	d901      	bls.n	80244f0 <__b2d+0x88>
 80244ec:	3d04      	subs	r5, #4
 80244ee:	682a      	ldr	r2, [r5, #0]
 80244f0:	4664      	mov	r4, ip
 80244f2:	40a7      	lsls	r7, r4
 80244f4:	e7dd      	b.n	80244b2 <__b2d+0x4a>
 80244f6:	4322      	orrs	r2, r4
 80244f8:	0011      	movs	r1, r2
 80244fa:	e7dc      	b.n	80244b6 <__b2d+0x4e>
 80244fc:	3ff00000 	.word	0x3ff00000

08024500 <__d2b>:
 8024500:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024502:	2101      	movs	r1, #1
 8024504:	0016      	movs	r6, r2
 8024506:	001f      	movs	r7, r3
 8024508:	f7ff fc06 	bl	8023d18 <_Balloc>
 802450c:	1e04      	subs	r4, r0, #0
 802450e:	d105      	bne.n	802451c <__d2b+0x1c>
 8024510:	0022      	movs	r2, r4
 8024512:	4b25      	ldr	r3, [pc, #148]	@ (80245a8 <__d2b+0xa8>)
 8024514:	4825      	ldr	r0, [pc, #148]	@ (80245ac <__d2b+0xac>)
 8024516:	4926      	ldr	r1, [pc, #152]	@ (80245b0 <__d2b+0xb0>)
 8024518:	f7fe f8f8 	bl	802270c <__assert_func>
 802451c:	033b      	lsls	r3, r7, #12
 802451e:	007d      	lsls	r5, r7, #1
 8024520:	0b1b      	lsrs	r3, r3, #12
 8024522:	0d6d      	lsrs	r5, r5, #21
 8024524:	d002      	beq.n	802452c <__d2b+0x2c>
 8024526:	2280      	movs	r2, #128	@ 0x80
 8024528:	0352      	lsls	r2, r2, #13
 802452a:	4313      	orrs	r3, r2
 802452c:	9301      	str	r3, [sp, #4]
 802452e:	2e00      	cmp	r6, #0
 8024530:	d025      	beq.n	802457e <__d2b+0x7e>
 8024532:	4668      	mov	r0, sp
 8024534:	9600      	str	r6, [sp, #0]
 8024536:	f7ff fd08 	bl	8023f4a <__lo0bits>
 802453a:	9b01      	ldr	r3, [sp, #4]
 802453c:	9900      	ldr	r1, [sp, #0]
 802453e:	2800      	cmp	r0, #0
 8024540:	d01b      	beq.n	802457a <__d2b+0x7a>
 8024542:	2220      	movs	r2, #32
 8024544:	001e      	movs	r6, r3
 8024546:	1a12      	subs	r2, r2, r0
 8024548:	4096      	lsls	r6, r2
 802454a:	0032      	movs	r2, r6
 802454c:	40c3      	lsrs	r3, r0
 802454e:	430a      	orrs	r2, r1
 8024550:	6162      	str	r2, [r4, #20]
 8024552:	9301      	str	r3, [sp, #4]
 8024554:	9e01      	ldr	r6, [sp, #4]
 8024556:	61a6      	str	r6, [r4, #24]
 8024558:	1e73      	subs	r3, r6, #1
 802455a:	419e      	sbcs	r6, r3
 802455c:	3601      	adds	r6, #1
 802455e:	6126      	str	r6, [r4, #16]
 8024560:	2d00      	cmp	r5, #0
 8024562:	d014      	beq.n	802458e <__d2b+0x8e>
 8024564:	2635      	movs	r6, #53	@ 0x35
 8024566:	4b13      	ldr	r3, [pc, #76]	@ (80245b4 <__d2b+0xb4>)
 8024568:	18ed      	adds	r5, r5, r3
 802456a:	9b08      	ldr	r3, [sp, #32]
 802456c:	182d      	adds	r5, r5, r0
 802456e:	601d      	str	r5, [r3, #0]
 8024570:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8024572:	1a36      	subs	r6, r6, r0
 8024574:	601e      	str	r6, [r3, #0]
 8024576:	0020      	movs	r0, r4
 8024578:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 802457a:	6161      	str	r1, [r4, #20]
 802457c:	e7ea      	b.n	8024554 <__d2b+0x54>
 802457e:	a801      	add	r0, sp, #4
 8024580:	f7ff fce3 	bl	8023f4a <__lo0bits>
 8024584:	9b01      	ldr	r3, [sp, #4]
 8024586:	2601      	movs	r6, #1
 8024588:	6163      	str	r3, [r4, #20]
 802458a:	3020      	adds	r0, #32
 802458c:	e7e7      	b.n	802455e <__d2b+0x5e>
 802458e:	4b0a      	ldr	r3, [pc, #40]	@ (80245b8 <__d2b+0xb8>)
 8024590:	18c0      	adds	r0, r0, r3
 8024592:	9b08      	ldr	r3, [sp, #32]
 8024594:	6018      	str	r0, [r3, #0]
 8024596:	4b09      	ldr	r3, [pc, #36]	@ (80245bc <__d2b+0xbc>)
 8024598:	18f3      	adds	r3, r6, r3
 802459a:	009b      	lsls	r3, r3, #2
 802459c:	18e3      	adds	r3, r4, r3
 802459e:	6958      	ldr	r0, [r3, #20]
 80245a0:	f7ff fcb2 	bl	8023f08 <__hi0bits>
 80245a4:	0176      	lsls	r6, r6, #5
 80245a6:	e7e3      	b.n	8024570 <__d2b+0x70>
 80245a8:	08027e73 	.word	0x08027e73
 80245ac:	08027ee4 	.word	0x08027ee4
 80245b0:	0000030f 	.word	0x0000030f
 80245b4:	fffffbcd 	.word	0xfffffbcd
 80245b8:	fffffbce 	.word	0xfffffbce
 80245bc:	3fffffff 	.word	0x3fffffff

080245c0 <__ratio>:
 80245c0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80245c2:	b087      	sub	sp, #28
 80245c4:	000f      	movs	r7, r1
 80245c6:	a904      	add	r1, sp, #16
 80245c8:	0006      	movs	r6, r0
 80245ca:	f7ff ff4d 	bl	8024468 <__b2d>
 80245ce:	9000      	str	r0, [sp, #0]
 80245d0:	9101      	str	r1, [sp, #4]
 80245d2:	9b00      	ldr	r3, [sp, #0]
 80245d4:	9c01      	ldr	r4, [sp, #4]
 80245d6:	0038      	movs	r0, r7
 80245d8:	a905      	add	r1, sp, #20
 80245da:	9302      	str	r3, [sp, #8]
 80245dc:	9403      	str	r4, [sp, #12]
 80245de:	f7ff ff43 	bl	8024468 <__b2d>
 80245e2:	000d      	movs	r5, r1
 80245e4:	0002      	movs	r2, r0
 80245e6:	000b      	movs	r3, r1
 80245e8:	6930      	ldr	r0, [r6, #16]
 80245ea:	6939      	ldr	r1, [r7, #16]
 80245ec:	9e04      	ldr	r6, [sp, #16]
 80245ee:	1a40      	subs	r0, r0, r1
 80245f0:	9905      	ldr	r1, [sp, #20]
 80245f2:	0140      	lsls	r0, r0, #5
 80245f4:	1a71      	subs	r1, r6, r1
 80245f6:	1841      	adds	r1, r0, r1
 80245f8:	0508      	lsls	r0, r1, #20
 80245fa:	2900      	cmp	r1, #0
 80245fc:	dd08      	ble.n	8024610 <__ratio+0x50>
 80245fe:	9901      	ldr	r1, [sp, #4]
 8024600:	1841      	adds	r1, r0, r1
 8024602:	9103      	str	r1, [sp, #12]
 8024604:	9802      	ldr	r0, [sp, #8]
 8024606:	9903      	ldr	r1, [sp, #12]
 8024608:	f7dd fdd6 	bl	80021b8 <__aeabi_ddiv>
 802460c:	b007      	add	sp, #28
 802460e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024610:	1a2b      	subs	r3, r5, r0
 8024612:	e7f7      	b.n	8024604 <__ratio+0x44>

08024614 <__copybits>:
 8024614:	b570      	push	{r4, r5, r6, lr}
 8024616:	0014      	movs	r4, r2
 8024618:	0005      	movs	r5, r0
 802461a:	3901      	subs	r1, #1
 802461c:	6913      	ldr	r3, [r2, #16]
 802461e:	1149      	asrs	r1, r1, #5
 8024620:	3101      	adds	r1, #1
 8024622:	0089      	lsls	r1, r1, #2
 8024624:	3414      	adds	r4, #20
 8024626:	009b      	lsls	r3, r3, #2
 8024628:	1841      	adds	r1, r0, r1
 802462a:	18e3      	adds	r3, r4, r3
 802462c:	42a3      	cmp	r3, r4
 802462e:	d80d      	bhi.n	802464c <__copybits+0x38>
 8024630:	0014      	movs	r4, r2
 8024632:	3411      	adds	r4, #17
 8024634:	2500      	movs	r5, #0
 8024636:	42a3      	cmp	r3, r4
 8024638:	d303      	bcc.n	8024642 <__copybits+0x2e>
 802463a:	1a9b      	subs	r3, r3, r2
 802463c:	3b11      	subs	r3, #17
 802463e:	089b      	lsrs	r3, r3, #2
 8024640:	009d      	lsls	r5, r3, #2
 8024642:	2300      	movs	r3, #0
 8024644:	1940      	adds	r0, r0, r5
 8024646:	4281      	cmp	r1, r0
 8024648:	d803      	bhi.n	8024652 <__copybits+0x3e>
 802464a:	bd70      	pop	{r4, r5, r6, pc}
 802464c:	cc40      	ldmia	r4!, {r6}
 802464e:	c540      	stmia	r5!, {r6}
 8024650:	e7ec      	b.n	802462c <__copybits+0x18>
 8024652:	c008      	stmia	r0!, {r3}
 8024654:	e7f7      	b.n	8024646 <__copybits+0x32>

08024656 <__any_on>:
 8024656:	0002      	movs	r2, r0
 8024658:	6900      	ldr	r0, [r0, #16]
 802465a:	b510      	push	{r4, lr}
 802465c:	3214      	adds	r2, #20
 802465e:	114b      	asrs	r3, r1, #5
 8024660:	4298      	cmp	r0, r3
 8024662:	db13      	blt.n	802468c <__any_on+0x36>
 8024664:	dd0c      	ble.n	8024680 <__any_on+0x2a>
 8024666:	241f      	movs	r4, #31
 8024668:	0008      	movs	r0, r1
 802466a:	4020      	ands	r0, r4
 802466c:	4221      	tst	r1, r4
 802466e:	d007      	beq.n	8024680 <__any_on+0x2a>
 8024670:	0099      	lsls	r1, r3, #2
 8024672:	588c      	ldr	r4, [r1, r2]
 8024674:	0021      	movs	r1, r4
 8024676:	40c1      	lsrs	r1, r0
 8024678:	4081      	lsls	r1, r0
 802467a:	2001      	movs	r0, #1
 802467c:	428c      	cmp	r4, r1
 802467e:	d104      	bne.n	802468a <__any_on+0x34>
 8024680:	009b      	lsls	r3, r3, #2
 8024682:	18d3      	adds	r3, r2, r3
 8024684:	4293      	cmp	r3, r2
 8024686:	d803      	bhi.n	8024690 <__any_on+0x3a>
 8024688:	2000      	movs	r0, #0
 802468a:	bd10      	pop	{r4, pc}
 802468c:	0003      	movs	r3, r0
 802468e:	e7f7      	b.n	8024680 <__any_on+0x2a>
 8024690:	3b04      	subs	r3, #4
 8024692:	6819      	ldr	r1, [r3, #0]
 8024694:	2900      	cmp	r1, #0
 8024696:	d0f5      	beq.n	8024684 <__any_on+0x2e>
 8024698:	2001      	movs	r0, #1
 802469a:	e7f6      	b.n	802468a <__any_on+0x34>

0802469c <__ascii_wctomb>:
 802469c:	0003      	movs	r3, r0
 802469e:	1e08      	subs	r0, r1, #0
 80246a0:	d005      	beq.n	80246ae <__ascii_wctomb+0x12>
 80246a2:	2aff      	cmp	r2, #255	@ 0xff
 80246a4:	d904      	bls.n	80246b0 <__ascii_wctomb+0x14>
 80246a6:	228a      	movs	r2, #138	@ 0x8a
 80246a8:	2001      	movs	r0, #1
 80246aa:	601a      	str	r2, [r3, #0]
 80246ac:	4240      	negs	r0, r0
 80246ae:	4770      	bx	lr
 80246b0:	2001      	movs	r0, #1
 80246b2:	700a      	strb	r2, [r1, #0]
 80246b4:	e7fb      	b.n	80246ae <__ascii_wctomb+0x12>
	...

080246b8 <__ssputs_r>:
 80246b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80246ba:	688e      	ldr	r6, [r1, #8]
 80246bc:	b085      	sub	sp, #20
 80246be:	001f      	movs	r7, r3
 80246c0:	000c      	movs	r4, r1
 80246c2:	680b      	ldr	r3, [r1, #0]
 80246c4:	9002      	str	r0, [sp, #8]
 80246c6:	9203      	str	r2, [sp, #12]
 80246c8:	42be      	cmp	r6, r7
 80246ca:	d830      	bhi.n	802472e <__ssputs_r+0x76>
 80246cc:	210c      	movs	r1, #12
 80246ce:	5e62      	ldrsh	r2, [r4, r1]
 80246d0:	2190      	movs	r1, #144	@ 0x90
 80246d2:	00c9      	lsls	r1, r1, #3
 80246d4:	420a      	tst	r2, r1
 80246d6:	d028      	beq.n	802472a <__ssputs_r+0x72>
 80246d8:	2003      	movs	r0, #3
 80246da:	6921      	ldr	r1, [r4, #16]
 80246dc:	1a5b      	subs	r3, r3, r1
 80246de:	9301      	str	r3, [sp, #4]
 80246e0:	6963      	ldr	r3, [r4, #20]
 80246e2:	4343      	muls	r3, r0
 80246e4:	9801      	ldr	r0, [sp, #4]
 80246e6:	0fdd      	lsrs	r5, r3, #31
 80246e8:	18ed      	adds	r5, r5, r3
 80246ea:	1c7b      	adds	r3, r7, #1
 80246ec:	181b      	adds	r3, r3, r0
 80246ee:	106d      	asrs	r5, r5, #1
 80246f0:	42ab      	cmp	r3, r5
 80246f2:	d900      	bls.n	80246f6 <__ssputs_r+0x3e>
 80246f4:	001d      	movs	r5, r3
 80246f6:	0552      	lsls	r2, r2, #21
 80246f8:	d528      	bpl.n	802474c <__ssputs_r+0x94>
 80246fa:	0029      	movs	r1, r5
 80246fc:	9802      	ldr	r0, [sp, #8]
 80246fe:	f7ff fa69 	bl	8023bd4 <_malloc_r>
 8024702:	1e06      	subs	r6, r0, #0
 8024704:	d02c      	beq.n	8024760 <__ssputs_r+0xa8>
 8024706:	9a01      	ldr	r2, [sp, #4]
 8024708:	6921      	ldr	r1, [r4, #16]
 802470a:	f7fd ffeb 	bl	80226e4 <memcpy>
 802470e:	89a2      	ldrh	r2, [r4, #12]
 8024710:	4b18      	ldr	r3, [pc, #96]	@ (8024774 <__ssputs_r+0xbc>)
 8024712:	401a      	ands	r2, r3
 8024714:	2380      	movs	r3, #128	@ 0x80
 8024716:	4313      	orrs	r3, r2
 8024718:	81a3      	strh	r3, [r4, #12]
 802471a:	9b01      	ldr	r3, [sp, #4]
 802471c:	6126      	str	r6, [r4, #16]
 802471e:	18f6      	adds	r6, r6, r3
 8024720:	6026      	str	r6, [r4, #0]
 8024722:	003e      	movs	r6, r7
 8024724:	6165      	str	r5, [r4, #20]
 8024726:	1aed      	subs	r5, r5, r3
 8024728:	60a5      	str	r5, [r4, #8]
 802472a:	42be      	cmp	r6, r7
 802472c:	d900      	bls.n	8024730 <__ssputs_r+0x78>
 802472e:	003e      	movs	r6, r7
 8024730:	0032      	movs	r2, r6
 8024732:	9903      	ldr	r1, [sp, #12]
 8024734:	6820      	ldr	r0, [r4, #0]
 8024736:	f000 ff5b 	bl	80255f0 <memmove>
 802473a:	2000      	movs	r0, #0
 802473c:	68a3      	ldr	r3, [r4, #8]
 802473e:	1b9b      	subs	r3, r3, r6
 8024740:	60a3      	str	r3, [r4, #8]
 8024742:	6823      	ldr	r3, [r4, #0]
 8024744:	199b      	adds	r3, r3, r6
 8024746:	6023      	str	r3, [r4, #0]
 8024748:	b005      	add	sp, #20
 802474a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802474c:	002a      	movs	r2, r5
 802474e:	9802      	ldr	r0, [sp, #8]
 8024750:	f000 ffa6 	bl	80256a0 <_realloc_r>
 8024754:	1e06      	subs	r6, r0, #0
 8024756:	d1e0      	bne.n	802471a <__ssputs_r+0x62>
 8024758:	6921      	ldr	r1, [r4, #16]
 802475a:	9802      	ldr	r0, [sp, #8]
 802475c:	f7fe fe6a 	bl	8023434 <_free_r>
 8024760:	230c      	movs	r3, #12
 8024762:	2001      	movs	r0, #1
 8024764:	9a02      	ldr	r2, [sp, #8]
 8024766:	4240      	negs	r0, r0
 8024768:	6013      	str	r3, [r2, #0]
 802476a:	89a2      	ldrh	r2, [r4, #12]
 802476c:	3334      	adds	r3, #52	@ 0x34
 802476e:	4313      	orrs	r3, r2
 8024770:	81a3      	strh	r3, [r4, #12]
 8024772:	e7e9      	b.n	8024748 <__ssputs_r+0x90>
 8024774:	fffffb7f 	.word	0xfffffb7f

08024778 <_svfiprintf_r>:
 8024778:	b5f0      	push	{r4, r5, r6, r7, lr}
 802477a:	b0a1      	sub	sp, #132	@ 0x84
 802477c:	9003      	str	r0, [sp, #12]
 802477e:	001d      	movs	r5, r3
 8024780:	898b      	ldrh	r3, [r1, #12]
 8024782:	000f      	movs	r7, r1
 8024784:	0016      	movs	r6, r2
 8024786:	061b      	lsls	r3, r3, #24
 8024788:	d511      	bpl.n	80247ae <_svfiprintf_r+0x36>
 802478a:	690b      	ldr	r3, [r1, #16]
 802478c:	2b00      	cmp	r3, #0
 802478e:	d10e      	bne.n	80247ae <_svfiprintf_r+0x36>
 8024790:	2140      	movs	r1, #64	@ 0x40
 8024792:	f7ff fa1f 	bl	8023bd4 <_malloc_r>
 8024796:	6038      	str	r0, [r7, #0]
 8024798:	6138      	str	r0, [r7, #16]
 802479a:	2800      	cmp	r0, #0
 802479c:	d105      	bne.n	80247aa <_svfiprintf_r+0x32>
 802479e:	230c      	movs	r3, #12
 80247a0:	9a03      	ldr	r2, [sp, #12]
 80247a2:	6013      	str	r3, [r2, #0]
 80247a4:	2001      	movs	r0, #1
 80247a6:	4240      	negs	r0, r0
 80247a8:	e0cf      	b.n	802494a <_svfiprintf_r+0x1d2>
 80247aa:	2340      	movs	r3, #64	@ 0x40
 80247ac:	617b      	str	r3, [r7, #20]
 80247ae:	2300      	movs	r3, #0
 80247b0:	ac08      	add	r4, sp, #32
 80247b2:	6163      	str	r3, [r4, #20]
 80247b4:	3320      	adds	r3, #32
 80247b6:	7663      	strb	r3, [r4, #25]
 80247b8:	3310      	adds	r3, #16
 80247ba:	76a3      	strb	r3, [r4, #26]
 80247bc:	9507      	str	r5, [sp, #28]
 80247be:	0035      	movs	r5, r6
 80247c0:	782b      	ldrb	r3, [r5, #0]
 80247c2:	2b00      	cmp	r3, #0
 80247c4:	d001      	beq.n	80247ca <_svfiprintf_r+0x52>
 80247c6:	2b25      	cmp	r3, #37	@ 0x25
 80247c8:	d148      	bne.n	802485c <_svfiprintf_r+0xe4>
 80247ca:	1bab      	subs	r3, r5, r6
 80247cc:	9305      	str	r3, [sp, #20]
 80247ce:	42b5      	cmp	r5, r6
 80247d0:	d00b      	beq.n	80247ea <_svfiprintf_r+0x72>
 80247d2:	0032      	movs	r2, r6
 80247d4:	0039      	movs	r1, r7
 80247d6:	9803      	ldr	r0, [sp, #12]
 80247d8:	f7ff ff6e 	bl	80246b8 <__ssputs_r>
 80247dc:	3001      	adds	r0, #1
 80247de:	d100      	bne.n	80247e2 <_svfiprintf_r+0x6a>
 80247e0:	e0ae      	b.n	8024940 <_svfiprintf_r+0x1c8>
 80247e2:	6963      	ldr	r3, [r4, #20]
 80247e4:	9a05      	ldr	r2, [sp, #20]
 80247e6:	189b      	adds	r3, r3, r2
 80247e8:	6163      	str	r3, [r4, #20]
 80247ea:	782b      	ldrb	r3, [r5, #0]
 80247ec:	2b00      	cmp	r3, #0
 80247ee:	d100      	bne.n	80247f2 <_svfiprintf_r+0x7a>
 80247f0:	e0a6      	b.n	8024940 <_svfiprintf_r+0x1c8>
 80247f2:	2201      	movs	r2, #1
 80247f4:	2300      	movs	r3, #0
 80247f6:	4252      	negs	r2, r2
 80247f8:	6062      	str	r2, [r4, #4]
 80247fa:	a904      	add	r1, sp, #16
 80247fc:	3254      	adds	r2, #84	@ 0x54
 80247fe:	1852      	adds	r2, r2, r1
 8024800:	1c6e      	adds	r6, r5, #1
 8024802:	6023      	str	r3, [r4, #0]
 8024804:	60e3      	str	r3, [r4, #12]
 8024806:	60a3      	str	r3, [r4, #8]
 8024808:	7013      	strb	r3, [r2, #0]
 802480a:	65a3      	str	r3, [r4, #88]	@ 0x58
 802480c:	4b54      	ldr	r3, [pc, #336]	@ (8024960 <_svfiprintf_r+0x1e8>)
 802480e:	2205      	movs	r2, #5
 8024810:	0018      	movs	r0, r3
 8024812:	7831      	ldrb	r1, [r6, #0]
 8024814:	9305      	str	r3, [sp, #20]
 8024816:	f7fd ff5a 	bl	80226ce <memchr>
 802481a:	1c75      	adds	r5, r6, #1
 802481c:	2800      	cmp	r0, #0
 802481e:	d11f      	bne.n	8024860 <_svfiprintf_r+0xe8>
 8024820:	6822      	ldr	r2, [r4, #0]
 8024822:	06d3      	lsls	r3, r2, #27
 8024824:	d504      	bpl.n	8024830 <_svfiprintf_r+0xb8>
 8024826:	2353      	movs	r3, #83	@ 0x53
 8024828:	a904      	add	r1, sp, #16
 802482a:	185b      	adds	r3, r3, r1
 802482c:	2120      	movs	r1, #32
 802482e:	7019      	strb	r1, [r3, #0]
 8024830:	0713      	lsls	r3, r2, #28
 8024832:	d504      	bpl.n	802483e <_svfiprintf_r+0xc6>
 8024834:	2353      	movs	r3, #83	@ 0x53
 8024836:	a904      	add	r1, sp, #16
 8024838:	185b      	adds	r3, r3, r1
 802483a:	212b      	movs	r1, #43	@ 0x2b
 802483c:	7019      	strb	r1, [r3, #0]
 802483e:	7833      	ldrb	r3, [r6, #0]
 8024840:	2b2a      	cmp	r3, #42	@ 0x2a
 8024842:	d016      	beq.n	8024872 <_svfiprintf_r+0xfa>
 8024844:	0035      	movs	r5, r6
 8024846:	2100      	movs	r1, #0
 8024848:	200a      	movs	r0, #10
 802484a:	68e3      	ldr	r3, [r4, #12]
 802484c:	782a      	ldrb	r2, [r5, #0]
 802484e:	1c6e      	adds	r6, r5, #1
 8024850:	3a30      	subs	r2, #48	@ 0x30
 8024852:	2a09      	cmp	r2, #9
 8024854:	d950      	bls.n	80248f8 <_svfiprintf_r+0x180>
 8024856:	2900      	cmp	r1, #0
 8024858:	d111      	bne.n	802487e <_svfiprintf_r+0x106>
 802485a:	e017      	b.n	802488c <_svfiprintf_r+0x114>
 802485c:	3501      	adds	r5, #1
 802485e:	e7af      	b.n	80247c0 <_svfiprintf_r+0x48>
 8024860:	9b05      	ldr	r3, [sp, #20]
 8024862:	6822      	ldr	r2, [r4, #0]
 8024864:	1ac0      	subs	r0, r0, r3
 8024866:	2301      	movs	r3, #1
 8024868:	4083      	lsls	r3, r0
 802486a:	4313      	orrs	r3, r2
 802486c:	002e      	movs	r6, r5
 802486e:	6023      	str	r3, [r4, #0]
 8024870:	e7cc      	b.n	802480c <_svfiprintf_r+0x94>
 8024872:	9b07      	ldr	r3, [sp, #28]
 8024874:	1d19      	adds	r1, r3, #4
 8024876:	681b      	ldr	r3, [r3, #0]
 8024878:	9107      	str	r1, [sp, #28]
 802487a:	2b00      	cmp	r3, #0
 802487c:	db01      	blt.n	8024882 <_svfiprintf_r+0x10a>
 802487e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024880:	e004      	b.n	802488c <_svfiprintf_r+0x114>
 8024882:	425b      	negs	r3, r3
 8024884:	60e3      	str	r3, [r4, #12]
 8024886:	2302      	movs	r3, #2
 8024888:	4313      	orrs	r3, r2
 802488a:	6023      	str	r3, [r4, #0]
 802488c:	782b      	ldrb	r3, [r5, #0]
 802488e:	2b2e      	cmp	r3, #46	@ 0x2e
 8024890:	d10c      	bne.n	80248ac <_svfiprintf_r+0x134>
 8024892:	786b      	ldrb	r3, [r5, #1]
 8024894:	2b2a      	cmp	r3, #42	@ 0x2a
 8024896:	d134      	bne.n	8024902 <_svfiprintf_r+0x18a>
 8024898:	9b07      	ldr	r3, [sp, #28]
 802489a:	3502      	adds	r5, #2
 802489c:	1d1a      	adds	r2, r3, #4
 802489e:	681b      	ldr	r3, [r3, #0]
 80248a0:	9207      	str	r2, [sp, #28]
 80248a2:	2b00      	cmp	r3, #0
 80248a4:	da01      	bge.n	80248aa <_svfiprintf_r+0x132>
 80248a6:	2301      	movs	r3, #1
 80248a8:	425b      	negs	r3, r3
 80248aa:	9309      	str	r3, [sp, #36]	@ 0x24
 80248ac:	4e2d      	ldr	r6, [pc, #180]	@ (8024964 <_svfiprintf_r+0x1ec>)
 80248ae:	2203      	movs	r2, #3
 80248b0:	0030      	movs	r0, r6
 80248b2:	7829      	ldrb	r1, [r5, #0]
 80248b4:	f7fd ff0b 	bl	80226ce <memchr>
 80248b8:	2800      	cmp	r0, #0
 80248ba:	d006      	beq.n	80248ca <_svfiprintf_r+0x152>
 80248bc:	2340      	movs	r3, #64	@ 0x40
 80248be:	1b80      	subs	r0, r0, r6
 80248c0:	4083      	lsls	r3, r0
 80248c2:	6822      	ldr	r2, [r4, #0]
 80248c4:	3501      	adds	r5, #1
 80248c6:	4313      	orrs	r3, r2
 80248c8:	6023      	str	r3, [r4, #0]
 80248ca:	7829      	ldrb	r1, [r5, #0]
 80248cc:	2206      	movs	r2, #6
 80248ce:	4826      	ldr	r0, [pc, #152]	@ (8024968 <_svfiprintf_r+0x1f0>)
 80248d0:	1c6e      	adds	r6, r5, #1
 80248d2:	7621      	strb	r1, [r4, #24]
 80248d4:	f7fd fefb 	bl	80226ce <memchr>
 80248d8:	2800      	cmp	r0, #0
 80248da:	d038      	beq.n	802494e <_svfiprintf_r+0x1d6>
 80248dc:	4b23      	ldr	r3, [pc, #140]	@ (802496c <_svfiprintf_r+0x1f4>)
 80248de:	2b00      	cmp	r3, #0
 80248e0:	d122      	bne.n	8024928 <_svfiprintf_r+0x1b0>
 80248e2:	2207      	movs	r2, #7
 80248e4:	9b07      	ldr	r3, [sp, #28]
 80248e6:	3307      	adds	r3, #7
 80248e8:	4393      	bics	r3, r2
 80248ea:	3308      	adds	r3, #8
 80248ec:	9307      	str	r3, [sp, #28]
 80248ee:	6963      	ldr	r3, [r4, #20]
 80248f0:	9a04      	ldr	r2, [sp, #16]
 80248f2:	189b      	adds	r3, r3, r2
 80248f4:	6163      	str	r3, [r4, #20]
 80248f6:	e762      	b.n	80247be <_svfiprintf_r+0x46>
 80248f8:	4343      	muls	r3, r0
 80248fa:	0035      	movs	r5, r6
 80248fc:	2101      	movs	r1, #1
 80248fe:	189b      	adds	r3, r3, r2
 8024900:	e7a4      	b.n	802484c <_svfiprintf_r+0xd4>
 8024902:	2300      	movs	r3, #0
 8024904:	200a      	movs	r0, #10
 8024906:	0019      	movs	r1, r3
 8024908:	3501      	adds	r5, #1
 802490a:	6063      	str	r3, [r4, #4]
 802490c:	782a      	ldrb	r2, [r5, #0]
 802490e:	1c6e      	adds	r6, r5, #1
 8024910:	3a30      	subs	r2, #48	@ 0x30
 8024912:	2a09      	cmp	r2, #9
 8024914:	d903      	bls.n	802491e <_svfiprintf_r+0x1a6>
 8024916:	2b00      	cmp	r3, #0
 8024918:	d0c8      	beq.n	80248ac <_svfiprintf_r+0x134>
 802491a:	9109      	str	r1, [sp, #36]	@ 0x24
 802491c:	e7c6      	b.n	80248ac <_svfiprintf_r+0x134>
 802491e:	4341      	muls	r1, r0
 8024920:	0035      	movs	r5, r6
 8024922:	2301      	movs	r3, #1
 8024924:	1889      	adds	r1, r1, r2
 8024926:	e7f1      	b.n	802490c <_svfiprintf_r+0x194>
 8024928:	aa07      	add	r2, sp, #28
 802492a:	9200      	str	r2, [sp, #0]
 802492c:	0021      	movs	r1, r4
 802492e:	003a      	movs	r2, r7
 8024930:	4b0f      	ldr	r3, [pc, #60]	@ (8024970 <_svfiprintf_r+0x1f8>)
 8024932:	9803      	ldr	r0, [sp, #12]
 8024934:	f7fc fdfa 	bl	802152c <_printf_float>
 8024938:	9004      	str	r0, [sp, #16]
 802493a:	9b04      	ldr	r3, [sp, #16]
 802493c:	3301      	adds	r3, #1
 802493e:	d1d6      	bne.n	80248ee <_svfiprintf_r+0x176>
 8024940:	89bb      	ldrh	r3, [r7, #12]
 8024942:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8024944:	065b      	lsls	r3, r3, #25
 8024946:	d500      	bpl.n	802494a <_svfiprintf_r+0x1d2>
 8024948:	e72c      	b.n	80247a4 <_svfiprintf_r+0x2c>
 802494a:	b021      	add	sp, #132	@ 0x84
 802494c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802494e:	aa07      	add	r2, sp, #28
 8024950:	9200      	str	r2, [sp, #0]
 8024952:	0021      	movs	r1, r4
 8024954:	003a      	movs	r2, r7
 8024956:	4b06      	ldr	r3, [pc, #24]	@ (8024970 <_svfiprintf_r+0x1f8>)
 8024958:	9803      	ldr	r0, [sp, #12]
 802495a:	f7fd f895 	bl	8021a88 <_printf_i>
 802495e:	e7eb      	b.n	8024938 <_svfiprintf_r+0x1c0>
 8024960:	08027f3d 	.word	0x08027f3d
 8024964:	08027f43 	.word	0x08027f43
 8024968:	08027f47 	.word	0x08027f47
 802496c:	0802152d 	.word	0x0802152d
 8024970:	080246b9 	.word	0x080246b9

08024974 <_sungetc_r>:
 8024974:	b570      	push	{r4, r5, r6, lr}
 8024976:	0014      	movs	r4, r2
 8024978:	1c4b      	adds	r3, r1, #1
 802497a:	d103      	bne.n	8024984 <_sungetc_r+0x10>
 802497c:	2501      	movs	r5, #1
 802497e:	426d      	negs	r5, r5
 8024980:	0028      	movs	r0, r5
 8024982:	bd70      	pop	{r4, r5, r6, pc}
 8024984:	8993      	ldrh	r3, [r2, #12]
 8024986:	2220      	movs	r2, #32
 8024988:	4393      	bics	r3, r2
 802498a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 802498c:	81a3      	strh	r3, [r4, #12]
 802498e:	b2ce      	uxtb	r6, r1
 8024990:	6863      	ldr	r3, [r4, #4]
 8024992:	b2cd      	uxtb	r5, r1
 8024994:	2a00      	cmp	r2, #0
 8024996:	d010      	beq.n	80249ba <_sungetc_r+0x46>
 8024998:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 802499a:	429a      	cmp	r2, r3
 802499c:	dd07      	ble.n	80249ae <_sungetc_r+0x3a>
 802499e:	6823      	ldr	r3, [r4, #0]
 80249a0:	3b01      	subs	r3, #1
 80249a2:	6023      	str	r3, [r4, #0]
 80249a4:	701e      	strb	r6, [r3, #0]
 80249a6:	6863      	ldr	r3, [r4, #4]
 80249a8:	3301      	adds	r3, #1
 80249aa:	6063      	str	r3, [r4, #4]
 80249ac:	e7e8      	b.n	8024980 <_sungetc_r+0xc>
 80249ae:	0021      	movs	r1, r4
 80249b0:	f000 fd40 	bl	8025434 <__submore>
 80249b4:	2800      	cmp	r0, #0
 80249b6:	d0f2      	beq.n	802499e <_sungetc_r+0x2a>
 80249b8:	e7e0      	b.n	802497c <_sungetc_r+0x8>
 80249ba:	6921      	ldr	r1, [r4, #16]
 80249bc:	6822      	ldr	r2, [r4, #0]
 80249be:	2900      	cmp	r1, #0
 80249c0:	d007      	beq.n	80249d2 <_sungetc_r+0x5e>
 80249c2:	4291      	cmp	r1, r2
 80249c4:	d205      	bcs.n	80249d2 <_sungetc_r+0x5e>
 80249c6:	1e51      	subs	r1, r2, #1
 80249c8:	7808      	ldrb	r0, [r1, #0]
 80249ca:	42a8      	cmp	r0, r5
 80249cc:	d101      	bne.n	80249d2 <_sungetc_r+0x5e>
 80249ce:	6021      	str	r1, [r4, #0]
 80249d0:	e7ea      	b.n	80249a8 <_sungetc_r+0x34>
 80249d2:	6423      	str	r3, [r4, #64]	@ 0x40
 80249d4:	0023      	movs	r3, r4
 80249d6:	3344      	adds	r3, #68	@ 0x44
 80249d8:	6363      	str	r3, [r4, #52]	@ 0x34
 80249da:	2303      	movs	r3, #3
 80249dc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80249de:	0023      	movs	r3, r4
 80249e0:	3346      	adds	r3, #70	@ 0x46
 80249e2:	63e2      	str	r2, [r4, #60]	@ 0x3c
 80249e4:	701e      	strb	r6, [r3, #0]
 80249e6:	6023      	str	r3, [r4, #0]
 80249e8:	2301      	movs	r3, #1
 80249ea:	e7de      	b.n	80249aa <_sungetc_r+0x36>

080249ec <__ssrefill_r>:
 80249ec:	b510      	push	{r4, lr}
 80249ee:	000c      	movs	r4, r1
 80249f0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80249f2:	2900      	cmp	r1, #0
 80249f4:	d00e      	beq.n	8024a14 <__ssrefill_r+0x28>
 80249f6:	0023      	movs	r3, r4
 80249f8:	3344      	adds	r3, #68	@ 0x44
 80249fa:	4299      	cmp	r1, r3
 80249fc:	d001      	beq.n	8024a02 <__ssrefill_r+0x16>
 80249fe:	f7fe fd19 	bl	8023434 <_free_r>
 8024a02:	2000      	movs	r0, #0
 8024a04:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8024a06:	6360      	str	r0, [r4, #52]	@ 0x34
 8024a08:	6063      	str	r3, [r4, #4]
 8024a0a:	4283      	cmp	r3, r0
 8024a0c:	d002      	beq.n	8024a14 <__ssrefill_r+0x28>
 8024a0e:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8024a10:	6023      	str	r3, [r4, #0]
 8024a12:	bd10      	pop	{r4, pc}
 8024a14:	6923      	ldr	r3, [r4, #16]
 8024a16:	2001      	movs	r0, #1
 8024a18:	6023      	str	r3, [r4, #0]
 8024a1a:	2300      	movs	r3, #0
 8024a1c:	89a2      	ldrh	r2, [r4, #12]
 8024a1e:	6063      	str	r3, [r4, #4]
 8024a20:	3320      	adds	r3, #32
 8024a22:	4313      	orrs	r3, r2
 8024a24:	81a3      	strh	r3, [r4, #12]
 8024a26:	4240      	negs	r0, r0
 8024a28:	e7f3      	b.n	8024a12 <__ssrefill_r+0x26>
	...

08024a2c <__ssvfiscanf_r>:
 8024a2c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024a2e:	4cab      	ldr	r4, [pc, #684]	@ (8024cdc <__ssvfiscanf_r+0x2b0>)
 8024a30:	44a5      	add	sp, r4
 8024a32:	000c      	movs	r4, r1
 8024a34:	2100      	movs	r1, #0
 8024a36:	9000      	str	r0, [sp, #0]
 8024a38:	20be      	movs	r0, #190	@ 0xbe
 8024a3a:	9146      	str	r1, [sp, #280]	@ 0x118
 8024a3c:	9147      	str	r1, [sp, #284]	@ 0x11c
 8024a3e:	a903      	add	r1, sp, #12
 8024a40:	9148      	str	r1, [sp, #288]	@ 0x120
 8024a42:	49a7      	ldr	r1, [pc, #668]	@ (8024ce0 <__ssvfiscanf_r+0x2b4>)
 8024a44:	0040      	lsls	r0, r0, #1
 8024a46:	ad43      	add	r5, sp, #268	@ 0x10c
 8024a48:	5029      	str	r1, [r5, r0]
 8024a4a:	49a6      	ldr	r1, [pc, #664]	@ (8024ce4 <__ssvfiscanf_r+0x2b8>)
 8024a4c:	3004      	adds	r0, #4
 8024a4e:	ad43      	add	r5, sp, #268	@ 0x10c
 8024a50:	5029      	str	r1, [r5, r0]
 8024a52:	9302      	str	r3, [sp, #8]
 8024a54:	7816      	ldrb	r6, [r2, #0]
 8024a56:	2e00      	cmp	r6, #0
 8024a58:	d100      	bne.n	8024a5c <__ssvfiscanf_r+0x30>
 8024a5a:	e13c      	b.n	8024cd6 <__ssvfiscanf_r+0x2aa>
 8024a5c:	2308      	movs	r3, #8
 8024a5e:	2008      	movs	r0, #8
 8024a60:	4da1      	ldr	r5, [pc, #644]	@ (8024ce8 <__ssvfiscanf_r+0x2bc>)
 8024a62:	1c57      	adds	r7, r2, #1
 8024a64:	5da9      	ldrb	r1, [r5, r6]
 8024a66:	400b      	ands	r3, r1
 8024a68:	4201      	tst	r1, r0
 8024a6a:	d01d      	beq.n	8024aa8 <__ssvfiscanf_r+0x7c>
 8024a6c:	0006      	movs	r6, r0
 8024a6e:	6863      	ldr	r3, [r4, #4]
 8024a70:	2b00      	cmp	r3, #0
 8024a72:	dd0f      	ble.n	8024a94 <__ssvfiscanf_r+0x68>
 8024a74:	6823      	ldr	r3, [r4, #0]
 8024a76:	781a      	ldrb	r2, [r3, #0]
 8024a78:	5caa      	ldrb	r2, [r5, r2]
 8024a7a:	4232      	tst	r2, r6
 8024a7c:	d101      	bne.n	8024a82 <__ssvfiscanf_r+0x56>
 8024a7e:	003a      	movs	r2, r7
 8024a80:	e7e8      	b.n	8024a54 <__ssvfiscanf_r+0x28>
 8024a82:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8024a84:	3301      	adds	r3, #1
 8024a86:	3201      	adds	r2, #1
 8024a88:	9247      	str	r2, [sp, #284]	@ 0x11c
 8024a8a:	6862      	ldr	r2, [r4, #4]
 8024a8c:	6023      	str	r3, [r4, #0]
 8024a8e:	3a01      	subs	r2, #1
 8024a90:	6062      	str	r2, [r4, #4]
 8024a92:	e7ec      	b.n	8024a6e <__ssvfiscanf_r+0x42>
 8024a94:	22c0      	movs	r2, #192	@ 0xc0
 8024a96:	ab43      	add	r3, sp, #268	@ 0x10c
 8024a98:	0052      	lsls	r2, r2, #1
 8024a9a:	0021      	movs	r1, r4
 8024a9c:	589b      	ldr	r3, [r3, r2]
 8024a9e:	9800      	ldr	r0, [sp, #0]
 8024aa0:	4798      	blx	r3
 8024aa2:	2800      	cmp	r0, #0
 8024aa4:	d0e6      	beq.n	8024a74 <__ssvfiscanf_r+0x48>
 8024aa6:	e7ea      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024aa8:	2e25      	cmp	r6, #37	@ 0x25
 8024aaa:	d162      	bne.n	8024b72 <__ssvfiscanf_r+0x146>
 8024aac:	9345      	str	r3, [sp, #276]	@ 0x114
 8024aae:	9343      	str	r3, [sp, #268]	@ 0x10c
 8024ab0:	7853      	ldrb	r3, [r2, #1]
 8024ab2:	2b2a      	cmp	r3, #42	@ 0x2a
 8024ab4:	d102      	bne.n	8024abc <__ssvfiscanf_r+0x90>
 8024ab6:	3b1a      	subs	r3, #26
 8024ab8:	9343      	str	r3, [sp, #268]	@ 0x10c
 8024aba:	1c97      	adds	r7, r2, #2
 8024abc:	003d      	movs	r5, r7
 8024abe:	220a      	movs	r2, #10
 8024ac0:	7829      	ldrb	r1, [r5, #0]
 8024ac2:	1c6f      	adds	r7, r5, #1
 8024ac4:	000b      	movs	r3, r1
 8024ac6:	3b30      	subs	r3, #48	@ 0x30
 8024ac8:	2b09      	cmp	r3, #9
 8024aca:	d91f      	bls.n	8024b0c <__ssvfiscanf_r+0xe0>
 8024acc:	4b87      	ldr	r3, [pc, #540]	@ (8024cec <__ssvfiscanf_r+0x2c0>)
 8024ace:	2203      	movs	r2, #3
 8024ad0:	0018      	movs	r0, r3
 8024ad2:	9301      	str	r3, [sp, #4]
 8024ad4:	f7fd fdfb 	bl	80226ce <memchr>
 8024ad8:	2800      	cmp	r0, #0
 8024ada:	d007      	beq.n	8024aec <__ssvfiscanf_r+0xc0>
 8024adc:	9b01      	ldr	r3, [sp, #4]
 8024ade:	003d      	movs	r5, r7
 8024ae0:	1ac0      	subs	r0, r0, r3
 8024ae2:	2301      	movs	r3, #1
 8024ae4:	4083      	lsls	r3, r0
 8024ae6:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8024ae8:	4313      	orrs	r3, r2
 8024aea:	9343      	str	r3, [sp, #268]	@ 0x10c
 8024aec:	782b      	ldrb	r3, [r5, #0]
 8024aee:	1c6f      	adds	r7, r5, #1
 8024af0:	2b78      	cmp	r3, #120	@ 0x78
 8024af2:	d806      	bhi.n	8024b02 <__ssvfiscanf_r+0xd6>
 8024af4:	2b57      	cmp	r3, #87	@ 0x57
 8024af6:	d810      	bhi.n	8024b1a <__ssvfiscanf_r+0xee>
 8024af8:	2b25      	cmp	r3, #37	@ 0x25
 8024afa:	d03a      	beq.n	8024b72 <__ssvfiscanf_r+0x146>
 8024afc:	d834      	bhi.n	8024b68 <__ssvfiscanf_r+0x13c>
 8024afe:	2b00      	cmp	r3, #0
 8024b00:	d055      	beq.n	8024bae <__ssvfiscanf_r+0x182>
 8024b02:	2303      	movs	r3, #3
 8024b04:	9349      	str	r3, [sp, #292]	@ 0x124
 8024b06:	3307      	adds	r3, #7
 8024b08:	9344      	str	r3, [sp, #272]	@ 0x110
 8024b0a:	e069      	b.n	8024be0 <__ssvfiscanf_r+0x1b4>
 8024b0c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 8024b0e:	003d      	movs	r5, r7
 8024b10:	4353      	muls	r3, r2
 8024b12:	3b30      	subs	r3, #48	@ 0x30
 8024b14:	185b      	adds	r3, r3, r1
 8024b16:	9345      	str	r3, [sp, #276]	@ 0x114
 8024b18:	e7d2      	b.n	8024ac0 <__ssvfiscanf_r+0x94>
 8024b1a:	0018      	movs	r0, r3
 8024b1c:	3858      	subs	r0, #88	@ 0x58
 8024b1e:	2820      	cmp	r0, #32
 8024b20:	d8ef      	bhi.n	8024b02 <__ssvfiscanf_r+0xd6>
 8024b22:	f7db fb0d 	bl	8000140 <__gnu_thumb1_case_shi>
 8024b26:	004b      	.short	0x004b
 8024b28:	ffeeffee 	.word	0xffeeffee
 8024b2c:	ffee007d 	.word	0xffee007d
 8024b30:	ffeeffee 	.word	0xffeeffee
 8024b34:	ffeeffee 	.word	0xffeeffee
 8024b38:	ffeeffee 	.word	0xffeeffee
 8024b3c:	007b0088 	.word	0x007b0088
 8024b40:	00240024 	.word	0x00240024
 8024b44:	ffee0024 	.word	0xffee0024
 8024b48:	ffee0055 	.word	0xffee0055
 8024b4c:	ffeeffee 	.word	0xffeeffee
 8024b50:	0090ffee 	.word	0x0090ffee
 8024b54:	00470059 	.word	0x00470059
 8024b58:	ffeeffee 	.word	0xffeeffee
 8024b5c:	ffee008e 	.word	0xffee008e
 8024b60:	ffee007b 	.word	0xffee007b
 8024b64:	004bffee 	.word	0x004bffee
 8024b68:	3b45      	subs	r3, #69	@ 0x45
 8024b6a:	2b02      	cmp	r3, #2
 8024b6c:	d8c9      	bhi.n	8024b02 <__ssvfiscanf_r+0xd6>
 8024b6e:	2305      	movs	r3, #5
 8024b70:	e035      	b.n	8024bde <__ssvfiscanf_r+0x1b2>
 8024b72:	6863      	ldr	r3, [r4, #4]
 8024b74:	2b00      	cmp	r3, #0
 8024b76:	dd0d      	ble.n	8024b94 <__ssvfiscanf_r+0x168>
 8024b78:	6823      	ldr	r3, [r4, #0]
 8024b7a:	781a      	ldrb	r2, [r3, #0]
 8024b7c:	42b2      	cmp	r2, r6
 8024b7e:	d000      	beq.n	8024b82 <__ssvfiscanf_r+0x156>
 8024b80:	e0a9      	b.n	8024cd6 <__ssvfiscanf_r+0x2aa>
 8024b82:	3301      	adds	r3, #1
 8024b84:	6862      	ldr	r2, [r4, #4]
 8024b86:	6023      	str	r3, [r4, #0]
 8024b88:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8024b8a:	3a01      	subs	r2, #1
 8024b8c:	3301      	adds	r3, #1
 8024b8e:	6062      	str	r2, [r4, #4]
 8024b90:	9347      	str	r3, [sp, #284]	@ 0x11c
 8024b92:	e774      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024b94:	23c0      	movs	r3, #192	@ 0xc0
 8024b96:	aa43      	add	r2, sp, #268	@ 0x10c
 8024b98:	005b      	lsls	r3, r3, #1
 8024b9a:	0021      	movs	r1, r4
 8024b9c:	58d3      	ldr	r3, [r2, r3]
 8024b9e:	9800      	ldr	r0, [sp, #0]
 8024ba0:	4798      	blx	r3
 8024ba2:	2800      	cmp	r0, #0
 8024ba4:	d0e8      	beq.n	8024b78 <__ssvfiscanf_r+0x14c>
 8024ba6:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8024ba8:	2800      	cmp	r0, #0
 8024baa:	d000      	beq.n	8024bae <__ssvfiscanf_r+0x182>
 8024bac:	e08b      	b.n	8024cc6 <__ssvfiscanf_r+0x29a>
 8024bae:	2001      	movs	r0, #1
 8024bb0:	4240      	negs	r0, r0
 8024bb2:	e08c      	b.n	8024cce <__ssvfiscanf_r+0x2a2>
 8024bb4:	2220      	movs	r2, #32
 8024bb6:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8024bb8:	430a      	orrs	r2, r1
 8024bba:	9243      	str	r2, [sp, #268]	@ 0x10c
 8024bbc:	2280      	movs	r2, #128	@ 0x80
 8024bbe:	9943      	ldr	r1, [sp, #268]	@ 0x10c
 8024bc0:	0092      	lsls	r2, r2, #2
 8024bc2:	430a      	orrs	r2, r1
 8024bc4:	9243      	str	r2, [sp, #268]	@ 0x10c
 8024bc6:	2210      	movs	r2, #16
 8024bc8:	9244      	str	r2, [sp, #272]	@ 0x110
 8024bca:	2b6e      	cmp	r3, #110	@ 0x6e
 8024bcc:	d902      	bls.n	8024bd4 <__ssvfiscanf_r+0x1a8>
 8024bce:	e005      	b.n	8024bdc <__ssvfiscanf_r+0x1b0>
 8024bd0:	2300      	movs	r3, #0
 8024bd2:	9344      	str	r3, [sp, #272]	@ 0x110
 8024bd4:	2303      	movs	r3, #3
 8024bd6:	e002      	b.n	8024bde <__ssvfiscanf_r+0x1b2>
 8024bd8:	2308      	movs	r3, #8
 8024bda:	9344      	str	r3, [sp, #272]	@ 0x110
 8024bdc:	2304      	movs	r3, #4
 8024bde:	9349      	str	r3, [sp, #292]	@ 0x124
 8024be0:	6863      	ldr	r3, [r4, #4]
 8024be2:	2b00      	cmp	r3, #0
 8024be4:	dd3e      	ble.n	8024c64 <__ssvfiscanf_r+0x238>
 8024be6:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 8024be8:	065b      	lsls	r3, r3, #25
 8024bea:	d408      	bmi.n	8024bfe <__ssvfiscanf_r+0x1d2>
 8024bec:	26c0      	movs	r6, #192	@ 0xc0
 8024bee:	2508      	movs	r5, #8
 8024bf0:	0076      	lsls	r6, r6, #1
 8024bf2:	6823      	ldr	r3, [r4, #0]
 8024bf4:	493c      	ldr	r1, [pc, #240]	@ (8024ce8 <__ssvfiscanf_r+0x2bc>)
 8024bf6:	781a      	ldrb	r2, [r3, #0]
 8024bf8:	5c8a      	ldrb	r2, [r1, r2]
 8024bfa:	422a      	tst	r2, r5
 8024bfc:	d13c      	bne.n	8024c78 <__ssvfiscanf_r+0x24c>
 8024bfe:	9b49      	ldr	r3, [sp, #292]	@ 0x124
 8024c00:	2b02      	cmp	r3, #2
 8024c02:	dc4c      	bgt.n	8024c9e <__ssvfiscanf_r+0x272>
 8024c04:	0022      	movs	r2, r4
 8024c06:	9800      	ldr	r0, [sp, #0]
 8024c08:	ab02      	add	r3, sp, #8
 8024c0a:	a943      	add	r1, sp, #268	@ 0x10c
 8024c0c:	f000 f9b6 	bl	8024f7c <_scanf_chars>
 8024c10:	2801      	cmp	r0, #1
 8024c12:	d060      	beq.n	8024cd6 <__ssvfiscanf_r+0x2aa>
 8024c14:	2802      	cmp	r0, #2
 8024c16:	d000      	beq.n	8024c1a <__ssvfiscanf_r+0x1ee>
 8024c18:	e731      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024c1a:	e7c4      	b.n	8024ba6 <__ssvfiscanf_r+0x17a>
 8024c1c:	220a      	movs	r2, #10
 8024c1e:	e7d3      	b.n	8024bc8 <__ssvfiscanf_r+0x19c>
 8024c20:	0039      	movs	r1, r7
 8024c22:	a803      	add	r0, sp, #12
 8024c24:	f000 fbcc 	bl	80253c0 <__sccl>
 8024c28:	2340      	movs	r3, #64	@ 0x40
 8024c2a:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8024c2c:	0007      	movs	r7, r0
 8024c2e:	4313      	orrs	r3, r2
 8024c30:	9343      	str	r3, [sp, #268]	@ 0x10c
 8024c32:	2301      	movs	r3, #1
 8024c34:	e7d3      	b.n	8024bde <__ssvfiscanf_r+0x1b2>
 8024c36:	2340      	movs	r3, #64	@ 0x40
 8024c38:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8024c3a:	4313      	orrs	r3, r2
 8024c3c:	9343      	str	r3, [sp, #268]	@ 0x10c
 8024c3e:	2300      	movs	r3, #0
 8024c40:	e7cd      	b.n	8024bde <__ssvfiscanf_r+0x1b2>
 8024c42:	2302      	movs	r3, #2
 8024c44:	e7cb      	b.n	8024bde <__ssvfiscanf_r+0x1b2>
 8024c46:	9a43      	ldr	r2, [sp, #268]	@ 0x10c
 8024c48:	06d3      	lsls	r3, r2, #27
 8024c4a:	d500      	bpl.n	8024c4e <__ssvfiscanf_r+0x222>
 8024c4c:	e717      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024c4e:	9b02      	ldr	r3, [sp, #8]
 8024c50:	9947      	ldr	r1, [sp, #284]	@ 0x11c
 8024c52:	1d18      	adds	r0, r3, #4
 8024c54:	9002      	str	r0, [sp, #8]
 8024c56:	681b      	ldr	r3, [r3, #0]
 8024c58:	07d5      	lsls	r5, r2, #31
 8024c5a:	d501      	bpl.n	8024c60 <__ssvfiscanf_r+0x234>
 8024c5c:	8019      	strh	r1, [r3, #0]
 8024c5e:	e70e      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024c60:	6019      	str	r1, [r3, #0]
 8024c62:	e70c      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024c64:	23c0      	movs	r3, #192	@ 0xc0
 8024c66:	aa43      	add	r2, sp, #268	@ 0x10c
 8024c68:	005b      	lsls	r3, r3, #1
 8024c6a:	0021      	movs	r1, r4
 8024c6c:	58d3      	ldr	r3, [r2, r3]
 8024c6e:	9800      	ldr	r0, [sp, #0]
 8024c70:	4798      	blx	r3
 8024c72:	2800      	cmp	r0, #0
 8024c74:	d0b7      	beq.n	8024be6 <__ssvfiscanf_r+0x1ba>
 8024c76:	e796      	b.n	8024ba6 <__ssvfiscanf_r+0x17a>
 8024c78:	9a47      	ldr	r2, [sp, #284]	@ 0x11c
 8024c7a:	3201      	adds	r2, #1
 8024c7c:	9247      	str	r2, [sp, #284]	@ 0x11c
 8024c7e:	6862      	ldr	r2, [r4, #4]
 8024c80:	3a01      	subs	r2, #1
 8024c82:	6062      	str	r2, [r4, #4]
 8024c84:	2a00      	cmp	r2, #0
 8024c86:	dd02      	ble.n	8024c8e <__ssvfiscanf_r+0x262>
 8024c88:	3301      	adds	r3, #1
 8024c8a:	6023      	str	r3, [r4, #0]
 8024c8c:	e7b1      	b.n	8024bf2 <__ssvfiscanf_r+0x1c6>
 8024c8e:	ab43      	add	r3, sp, #268	@ 0x10c
 8024c90:	0021      	movs	r1, r4
 8024c92:	599b      	ldr	r3, [r3, r6]
 8024c94:	9800      	ldr	r0, [sp, #0]
 8024c96:	4798      	blx	r3
 8024c98:	2800      	cmp	r0, #0
 8024c9a:	d0aa      	beq.n	8024bf2 <__ssvfiscanf_r+0x1c6>
 8024c9c:	e783      	b.n	8024ba6 <__ssvfiscanf_r+0x17a>
 8024c9e:	2b04      	cmp	r3, #4
 8024ca0:	dc06      	bgt.n	8024cb0 <__ssvfiscanf_r+0x284>
 8024ca2:	0022      	movs	r2, r4
 8024ca4:	9800      	ldr	r0, [sp, #0]
 8024ca6:	ab02      	add	r3, sp, #8
 8024ca8:	a943      	add	r1, sp, #268	@ 0x10c
 8024caa:	f000 f9c7 	bl	802503c <_scanf_i>
 8024cae:	e7af      	b.n	8024c10 <__ssvfiscanf_r+0x1e4>
 8024cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8024cf0 <__ssvfiscanf_r+0x2c4>)
 8024cb2:	2b00      	cmp	r3, #0
 8024cb4:	d100      	bne.n	8024cb8 <__ssvfiscanf_r+0x28c>
 8024cb6:	e6e2      	b.n	8024a7e <__ssvfiscanf_r+0x52>
 8024cb8:	0022      	movs	r2, r4
 8024cba:	9800      	ldr	r0, [sp, #0]
 8024cbc:	ab02      	add	r3, sp, #8
 8024cbe:	a943      	add	r1, sp, #268	@ 0x10c
 8024cc0:	f7fc ffee 	bl	8021ca0 <_scanf_float>
 8024cc4:	e7a4      	b.n	8024c10 <__ssvfiscanf_r+0x1e4>
 8024cc6:	89a3      	ldrh	r3, [r4, #12]
 8024cc8:	065b      	lsls	r3, r3, #25
 8024cca:	d500      	bpl.n	8024cce <__ssvfiscanf_r+0x2a2>
 8024ccc:	e76f      	b.n	8024bae <__ssvfiscanf_r+0x182>
 8024cce:	23a5      	movs	r3, #165	@ 0xa5
 8024cd0:	009b      	lsls	r3, r3, #2
 8024cd2:	449d      	add	sp, r3
 8024cd4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024cd6:	9846      	ldr	r0, [sp, #280]	@ 0x118
 8024cd8:	e7f9      	b.n	8024cce <__ssvfiscanf_r+0x2a2>
 8024cda:	46c0      	nop			@ (mov r8, r8)
 8024cdc:	fffffd6c 	.word	0xfffffd6c
 8024ce0:	08024975 	.word	0x08024975
 8024ce4:	080249ed 	.word	0x080249ed
 8024ce8:	08027fc1 	.word	0x08027fc1
 8024cec:	08027f43 	.word	0x08027f43
 8024cf0:	08021ca1 	.word	0x08021ca1

08024cf4 <__sfputc_r>:
 8024cf4:	6893      	ldr	r3, [r2, #8]
 8024cf6:	b510      	push	{r4, lr}
 8024cf8:	3b01      	subs	r3, #1
 8024cfa:	6093      	str	r3, [r2, #8]
 8024cfc:	2b00      	cmp	r3, #0
 8024cfe:	da04      	bge.n	8024d0a <__sfputc_r+0x16>
 8024d00:	6994      	ldr	r4, [r2, #24]
 8024d02:	42a3      	cmp	r3, r4
 8024d04:	db07      	blt.n	8024d16 <__sfputc_r+0x22>
 8024d06:	290a      	cmp	r1, #10
 8024d08:	d005      	beq.n	8024d16 <__sfputc_r+0x22>
 8024d0a:	6813      	ldr	r3, [r2, #0]
 8024d0c:	1c58      	adds	r0, r3, #1
 8024d0e:	6010      	str	r0, [r2, #0]
 8024d10:	7019      	strb	r1, [r3, #0]
 8024d12:	0008      	movs	r0, r1
 8024d14:	bd10      	pop	{r4, pc}
 8024d16:	f000 fbcb 	bl	80254b0 <__swbuf_r>
 8024d1a:	0001      	movs	r1, r0
 8024d1c:	e7f9      	b.n	8024d12 <__sfputc_r+0x1e>

08024d1e <__sfputs_r>:
 8024d1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8024d20:	0006      	movs	r6, r0
 8024d22:	000f      	movs	r7, r1
 8024d24:	0014      	movs	r4, r2
 8024d26:	18d5      	adds	r5, r2, r3
 8024d28:	42ac      	cmp	r4, r5
 8024d2a:	d101      	bne.n	8024d30 <__sfputs_r+0x12>
 8024d2c:	2000      	movs	r0, #0
 8024d2e:	e007      	b.n	8024d40 <__sfputs_r+0x22>
 8024d30:	7821      	ldrb	r1, [r4, #0]
 8024d32:	003a      	movs	r2, r7
 8024d34:	0030      	movs	r0, r6
 8024d36:	f7ff ffdd 	bl	8024cf4 <__sfputc_r>
 8024d3a:	3401      	adds	r4, #1
 8024d3c:	1c43      	adds	r3, r0, #1
 8024d3e:	d1f3      	bne.n	8024d28 <__sfputs_r+0xa>
 8024d40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08024d44 <_vfiprintf_r>:
 8024d44:	b5f0      	push	{r4, r5, r6, r7, lr}
 8024d46:	b0a1      	sub	sp, #132	@ 0x84
 8024d48:	000f      	movs	r7, r1
 8024d4a:	0015      	movs	r5, r2
 8024d4c:	001e      	movs	r6, r3
 8024d4e:	9003      	str	r0, [sp, #12]
 8024d50:	2800      	cmp	r0, #0
 8024d52:	d004      	beq.n	8024d5e <_vfiprintf_r+0x1a>
 8024d54:	6a03      	ldr	r3, [r0, #32]
 8024d56:	2b00      	cmp	r3, #0
 8024d58:	d101      	bne.n	8024d5e <_vfiprintf_r+0x1a>
 8024d5a:	f7fd fa3d 	bl	80221d8 <__sinit>
 8024d5e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8024d60:	07db      	lsls	r3, r3, #31
 8024d62:	d405      	bmi.n	8024d70 <_vfiprintf_r+0x2c>
 8024d64:	89bb      	ldrh	r3, [r7, #12]
 8024d66:	059b      	lsls	r3, r3, #22
 8024d68:	d402      	bmi.n	8024d70 <_vfiprintf_r+0x2c>
 8024d6a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8024d6c:	f7fd fcad 	bl	80226ca <__retarget_lock_acquire_recursive>
 8024d70:	89bb      	ldrh	r3, [r7, #12]
 8024d72:	071b      	lsls	r3, r3, #28
 8024d74:	d502      	bpl.n	8024d7c <_vfiprintf_r+0x38>
 8024d76:	693b      	ldr	r3, [r7, #16]
 8024d78:	2b00      	cmp	r3, #0
 8024d7a:	d113      	bne.n	8024da4 <_vfiprintf_r+0x60>
 8024d7c:	0039      	movs	r1, r7
 8024d7e:	9803      	ldr	r0, [sp, #12]
 8024d80:	f000 fbd8 	bl	8025534 <__swsetup_r>
 8024d84:	2800      	cmp	r0, #0
 8024d86:	d00d      	beq.n	8024da4 <_vfiprintf_r+0x60>
 8024d88:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8024d8a:	07db      	lsls	r3, r3, #31
 8024d8c:	d503      	bpl.n	8024d96 <_vfiprintf_r+0x52>
 8024d8e:	2001      	movs	r0, #1
 8024d90:	4240      	negs	r0, r0
 8024d92:	b021      	add	sp, #132	@ 0x84
 8024d94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8024d96:	89bb      	ldrh	r3, [r7, #12]
 8024d98:	059b      	lsls	r3, r3, #22
 8024d9a:	d4f8      	bmi.n	8024d8e <_vfiprintf_r+0x4a>
 8024d9c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8024d9e:	f7fd fc95 	bl	80226cc <__retarget_lock_release_recursive>
 8024da2:	e7f4      	b.n	8024d8e <_vfiprintf_r+0x4a>
 8024da4:	2300      	movs	r3, #0
 8024da6:	ac08      	add	r4, sp, #32
 8024da8:	6163      	str	r3, [r4, #20]
 8024daa:	3320      	adds	r3, #32
 8024dac:	7663      	strb	r3, [r4, #25]
 8024dae:	3310      	adds	r3, #16
 8024db0:	76a3      	strb	r3, [r4, #26]
 8024db2:	9607      	str	r6, [sp, #28]
 8024db4:	002e      	movs	r6, r5
 8024db6:	7833      	ldrb	r3, [r6, #0]
 8024db8:	2b00      	cmp	r3, #0
 8024dba:	d001      	beq.n	8024dc0 <_vfiprintf_r+0x7c>
 8024dbc:	2b25      	cmp	r3, #37	@ 0x25
 8024dbe:	d148      	bne.n	8024e52 <_vfiprintf_r+0x10e>
 8024dc0:	1b73      	subs	r3, r6, r5
 8024dc2:	9305      	str	r3, [sp, #20]
 8024dc4:	42ae      	cmp	r6, r5
 8024dc6:	d00b      	beq.n	8024de0 <_vfiprintf_r+0x9c>
 8024dc8:	002a      	movs	r2, r5
 8024dca:	0039      	movs	r1, r7
 8024dcc:	9803      	ldr	r0, [sp, #12]
 8024dce:	f7ff ffa6 	bl	8024d1e <__sfputs_r>
 8024dd2:	3001      	adds	r0, #1
 8024dd4:	d100      	bne.n	8024dd8 <_vfiprintf_r+0x94>
 8024dd6:	e0ae      	b.n	8024f36 <_vfiprintf_r+0x1f2>
 8024dd8:	6963      	ldr	r3, [r4, #20]
 8024dda:	9a05      	ldr	r2, [sp, #20]
 8024ddc:	189b      	adds	r3, r3, r2
 8024dde:	6163      	str	r3, [r4, #20]
 8024de0:	7833      	ldrb	r3, [r6, #0]
 8024de2:	2b00      	cmp	r3, #0
 8024de4:	d100      	bne.n	8024de8 <_vfiprintf_r+0xa4>
 8024de6:	e0a6      	b.n	8024f36 <_vfiprintf_r+0x1f2>
 8024de8:	2201      	movs	r2, #1
 8024dea:	2300      	movs	r3, #0
 8024dec:	4252      	negs	r2, r2
 8024dee:	6062      	str	r2, [r4, #4]
 8024df0:	a904      	add	r1, sp, #16
 8024df2:	3254      	adds	r2, #84	@ 0x54
 8024df4:	1852      	adds	r2, r2, r1
 8024df6:	1c75      	adds	r5, r6, #1
 8024df8:	6023      	str	r3, [r4, #0]
 8024dfa:	60e3      	str	r3, [r4, #12]
 8024dfc:	60a3      	str	r3, [r4, #8]
 8024dfe:	7013      	strb	r3, [r2, #0]
 8024e00:	65a3      	str	r3, [r4, #88]	@ 0x58
 8024e02:	4b59      	ldr	r3, [pc, #356]	@ (8024f68 <_vfiprintf_r+0x224>)
 8024e04:	2205      	movs	r2, #5
 8024e06:	0018      	movs	r0, r3
 8024e08:	7829      	ldrb	r1, [r5, #0]
 8024e0a:	9305      	str	r3, [sp, #20]
 8024e0c:	f7fd fc5f 	bl	80226ce <memchr>
 8024e10:	1c6e      	adds	r6, r5, #1
 8024e12:	2800      	cmp	r0, #0
 8024e14:	d11f      	bne.n	8024e56 <_vfiprintf_r+0x112>
 8024e16:	6822      	ldr	r2, [r4, #0]
 8024e18:	06d3      	lsls	r3, r2, #27
 8024e1a:	d504      	bpl.n	8024e26 <_vfiprintf_r+0xe2>
 8024e1c:	2353      	movs	r3, #83	@ 0x53
 8024e1e:	a904      	add	r1, sp, #16
 8024e20:	185b      	adds	r3, r3, r1
 8024e22:	2120      	movs	r1, #32
 8024e24:	7019      	strb	r1, [r3, #0]
 8024e26:	0713      	lsls	r3, r2, #28
 8024e28:	d504      	bpl.n	8024e34 <_vfiprintf_r+0xf0>
 8024e2a:	2353      	movs	r3, #83	@ 0x53
 8024e2c:	a904      	add	r1, sp, #16
 8024e2e:	185b      	adds	r3, r3, r1
 8024e30:	212b      	movs	r1, #43	@ 0x2b
 8024e32:	7019      	strb	r1, [r3, #0]
 8024e34:	782b      	ldrb	r3, [r5, #0]
 8024e36:	2b2a      	cmp	r3, #42	@ 0x2a
 8024e38:	d016      	beq.n	8024e68 <_vfiprintf_r+0x124>
 8024e3a:	002e      	movs	r6, r5
 8024e3c:	2100      	movs	r1, #0
 8024e3e:	200a      	movs	r0, #10
 8024e40:	68e3      	ldr	r3, [r4, #12]
 8024e42:	7832      	ldrb	r2, [r6, #0]
 8024e44:	1c75      	adds	r5, r6, #1
 8024e46:	3a30      	subs	r2, #48	@ 0x30
 8024e48:	2a09      	cmp	r2, #9
 8024e4a:	d950      	bls.n	8024eee <_vfiprintf_r+0x1aa>
 8024e4c:	2900      	cmp	r1, #0
 8024e4e:	d111      	bne.n	8024e74 <_vfiprintf_r+0x130>
 8024e50:	e017      	b.n	8024e82 <_vfiprintf_r+0x13e>
 8024e52:	3601      	adds	r6, #1
 8024e54:	e7af      	b.n	8024db6 <_vfiprintf_r+0x72>
 8024e56:	9b05      	ldr	r3, [sp, #20]
 8024e58:	6822      	ldr	r2, [r4, #0]
 8024e5a:	1ac0      	subs	r0, r0, r3
 8024e5c:	2301      	movs	r3, #1
 8024e5e:	4083      	lsls	r3, r0
 8024e60:	4313      	orrs	r3, r2
 8024e62:	0035      	movs	r5, r6
 8024e64:	6023      	str	r3, [r4, #0]
 8024e66:	e7cc      	b.n	8024e02 <_vfiprintf_r+0xbe>
 8024e68:	9b07      	ldr	r3, [sp, #28]
 8024e6a:	1d19      	adds	r1, r3, #4
 8024e6c:	681b      	ldr	r3, [r3, #0]
 8024e6e:	9107      	str	r1, [sp, #28]
 8024e70:	2b00      	cmp	r3, #0
 8024e72:	db01      	blt.n	8024e78 <_vfiprintf_r+0x134>
 8024e74:	930b      	str	r3, [sp, #44]	@ 0x2c
 8024e76:	e004      	b.n	8024e82 <_vfiprintf_r+0x13e>
 8024e78:	425b      	negs	r3, r3
 8024e7a:	60e3      	str	r3, [r4, #12]
 8024e7c:	2302      	movs	r3, #2
 8024e7e:	4313      	orrs	r3, r2
 8024e80:	6023      	str	r3, [r4, #0]
 8024e82:	7833      	ldrb	r3, [r6, #0]
 8024e84:	2b2e      	cmp	r3, #46	@ 0x2e
 8024e86:	d10c      	bne.n	8024ea2 <_vfiprintf_r+0x15e>
 8024e88:	7873      	ldrb	r3, [r6, #1]
 8024e8a:	2b2a      	cmp	r3, #42	@ 0x2a
 8024e8c:	d134      	bne.n	8024ef8 <_vfiprintf_r+0x1b4>
 8024e8e:	9b07      	ldr	r3, [sp, #28]
 8024e90:	3602      	adds	r6, #2
 8024e92:	1d1a      	adds	r2, r3, #4
 8024e94:	681b      	ldr	r3, [r3, #0]
 8024e96:	9207      	str	r2, [sp, #28]
 8024e98:	2b00      	cmp	r3, #0
 8024e9a:	da01      	bge.n	8024ea0 <_vfiprintf_r+0x15c>
 8024e9c:	2301      	movs	r3, #1
 8024e9e:	425b      	negs	r3, r3
 8024ea0:	9309      	str	r3, [sp, #36]	@ 0x24
 8024ea2:	4d32      	ldr	r5, [pc, #200]	@ (8024f6c <_vfiprintf_r+0x228>)
 8024ea4:	2203      	movs	r2, #3
 8024ea6:	0028      	movs	r0, r5
 8024ea8:	7831      	ldrb	r1, [r6, #0]
 8024eaa:	f7fd fc10 	bl	80226ce <memchr>
 8024eae:	2800      	cmp	r0, #0
 8024eb0:	d006      	beq.n	8024ec0 <_vfiprintf_r+0x17c>
 8024eb2:	2340      	movs	r3, #64	@ 0x40
 8024eb4:	1b40      	subs	r0, r0, r5
 8024eb6:	4083      	lsls	r3, r0
 8024eb8:	6822      	ldr	r2, [r4, #0]
 8024eba:	3601      	adds	r6, #1
 8024ebc:	4313      	orrs	r3, r2
 8024ebe:	6023      	str	r3, [r4, #0]
 8024ec0:	7831      	ldrb	r1, [r6, #0]
 8024ec2:	2206      	movs	r2, #6
 8024ec4:	482a      	ldr	r0, [pc, #168]	@ (8024f70 <_vfiprintf_r+0x22c>)
 8024ec6:	1c75      	adds	r5, r6, #1
 8024ec8:	7621      	strb	r1, [r4, #24]
 8024eca:	f7fd fc00 	bl	80226ce <memchr>
 8024ece:	2800      	cmp	r0, #0
 8024ed0:	d040      	beq.n	8024f54 <_vfiprintf_r+0x210>
 8024ed2:	4b28      	ldr	r3, [pc, #160]	@ (8024f74 <_vfiprintf_r+0x230>)
 8024ed4:	2b00      	cmp	r3, #0
 8024ed6:	d122      	bne.n	8024f1e <_vfiprintf_r+0x1da>
 8024ed8:	2207      	movs	r2, #7
 8024eda:	9b07      	ldr	r3, [sp, #28]
 8024edc:	3307      	adds	r3, #7
 8024ede:	4393      	bics	r3, r2
 8024ee0:	3308      	adds	r3, #8
 8024ee2:	9307      	str	r3, [sp, #28]
 8024ee4:	6963      	ldr	r3, [r4, #20]
 8024ee6:	9a04      	ldr	r2, [sp, #16]
 8024ee8:	189b      	adds	r3, r3, r2
 8024eea:	6163      	str	r3, [r4, #20]
 8024eec:	e762      	b.n	8024db4 <_vfiprintf_r+0x70>
 8024eee:	4343      	muls	r3, r0
 8024ef0:	002e      	movs	r6, r5
 8024ef2:	2101      	movs	r1, #1
 8024ef4:	189b      	adds	r3, r3, r2
 8024ef6:	e7a4      	b.n	8024e42 <_vfiprintf_r+0xfe>
 8024ef8:	2300      	movs	r3, #0
 8024efa:	200a      	movs	r0, #10
 8024efc:	0019      	movs	r1, r3
 8024efe:	3601      	adds	r6, #1
 8024f00:	6063      	str	r3, [r4, #4]
 8024f02:	7832      	ldrb	r2, [r6, #0]
 8024f04:	1c75      	adds	r5, r6, #1
 8024f06:	3a30      	subs	r2, #48	@ 0x30
 8024f08:	2a09      	cmp	r2, #9
 8024f0a:	d903      	bls.n	8024f14 <_vfiprintf_r+0x1d0>
 8024f0c:	2b00      	cmp	r3, #0
 8024f0e:	d0c8      	beq.n	8024ea2 <_vfiprintf_r+0x15e>
 8024f10:	9109      	str	r1, [sp, #36]	@ 0x24
 8024f12:	e7c6      	b.n	8024ea2 <_vfiprintf_r+0x15e>
 8024f14:	4341      	muls	r1, r0
 8024f16:	002e      	movs	r6, r5
 8024f18:	2301      	movs	r3, #1
 8024f1a:	1889      	adds	r1, r1, r2
 8024f1c:	e7f1      	b.n	8024f02 <_vfiprintf_r+0x1be>
 8024f1e:	aa07      	add	r2, sp, #28
 8024f20:	9200      	str	r2, [sp, #0]
 8024f22:	0021      	movs	r1, r4
 8024f24:	003a      	movs	r2, r7
 8024f26:	4b14      	ldr	r3, [pc, #80]	@ (8024f78 <_vfiprintf_r+0x234>)
 8024f28:	9803      	ldr	r0, [sp, #12]
 8024f2a:	f7fc faff 	bl	802152c <_printf_float>
 8024f2e:	9004      	str	r0, [sp, #16]
 8024f30:	9b04      	ldr	r3, [sp, #16]
 8024f32:	3301      	adds	r3, #1
 8024f34:	d1d6      	bne.n	8024ee4 <_vfiprintf_r+0x1a0>
 8024f36:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8024f38:	07db      	lsls	r3, r3, #31
 8024f3a:	d405      	bmi.n	8024f48 <_vfiprintf_r+0x204>
 8024f3c:	89bb      	ldrh	r3, [r7, #12]
 8024f3e:	059b      	lsls	r3, r3, #22
 8024f40:	d402      	bmi.n	8024f48 <_vfiprintf_r+0x204>
 8024f42:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8024f44:	f7fd fbc2 	bl	80226cc <__retarget_lock_release_recursive>
 8024f48:	89bb      	ldrh	r3, [r7, #12]
 8024f4a:	065b      	lsls	r3, r3, #25
 8024f4c:	d500      	bpl.n	8024f50 <_vfiprintf_r+0x20c>
 8024f4e:	e71e      	b.n	8024d8e <_vfiprintf_r+0x4a>
 8024f50:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8024f52:	e71e      	b.n	8024d92 <_vfiprintf_r+0x4e>
 8024f54:	aa07      	add	r2, sp, #28
 8024f56:	9200      	str	r2, [sp, #0]
 8024f58:	0021      	movs	r1, r4
 8024f5a:	003a      	movs	r2, r7
 8024f5c:	4b06      	ldr	r3, [pc, #24]	@ (8024f78 <_vfiprintf_r+0x234>)
 8024f5e:	9803      	ldr	r0, [sp, #12]
 8024f60:	f7fc fd92 	bl	8021a88 <_printf_i>
 8024f64:	e7e3      	b.n	8024f2e <_vfiprintf_r+0x1ea>
 8024f66:	46c0      	nop			@ (mov r8, r8)
 8024f68:	08027f3d 	.word	0x08027f3d
 8024f6c:	08027f43 	.word	0x08027f43
 8024f70:	08027f47 	.word	0x08027f47
 8024f74:	0802152d 	.word	0x0802152d
 8024f78:	08024d1f 	.word	0x08024d1f

08024f7c <_scanf_chars>:
 8024f7c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8024f7e:	0015      	movs	r5, r2
 8024f80:	688a      	ldr	r2, [r1, #8]
 8024f82:	000c      	movs	r4, r1
 8024f84:	9001      	str	r0, [sp, #4]
 8024f86:	2a00      	cmp	r2, #0
 8024f88:	d104      	bne.n	8024f94 <_scanf_chars+0x18>
 8024f8a:	698a      	ldr	r2, [r1, #24]
 8024f8c:	2a00      	cmp	r2, #0
 8024f8e:	d117      	bne.n	8024fc0 <_scanf_chars+0x44>
 8024f90:	3201      	adds	r2, #1
 8024f92:	60a2      	str	r2, [r4, #8]
 8024f94:	6822      	ldr	r2, [r4, #0]
 8024f96:	06d2      	lsls	r2, r2, #27
 8024f98:	d403      	bmi.n	8024fa2 <_scanf_chars+0x26>
 8024f9a:	681a      	ldr	r2, [r3, #0]
 8024f9c:	1d11      	adds	r1, r2, #4
 8024f9e:	6019      	str	r1, [r3, #0]
 8024fa0:	6817      	ldr	r7, [r2, #0]
 8024fa2:	2600      	movs	r6, #0
 8024fa4:	69a0      	ldr	r0, [r4, #24]
 8024fa6:	2800      	cmp	r0, #0
 8024fa8:	d016      	beq.n	8024fd8 <_scanf_chars+0x5c>
 8024faa:	2801      	cmp	r0, #1
 8024fac:	d10b      	bne.n	8024fc6 <_scanf_chars+0x4a>
 8024fae:	682b      	ldr	r3, [r5, #0]
 8024fb0:	6962      	ldr	r2, [r4, #20]
 8024fb2:	781b      	ldrb	r3, [r3, #0]
 8024fb4:	5cd3      	ldrb	r3, [r2, r3]
 8024fb6:	2b00      	cmp	r3, #0
 8024fb8:	d10e      	bne.n	8024fd8 <_scanf_chars+0x5c>
 8024fba:	2e00      	cmp	r6, #0
 8024fbc:	d03b      	beq.n	8025036 <_scanf_chars+0xba>
 8024fbe:	e029      	b.n	8025014 <_scanf_chars+0x98>
 8024fc0:	2201      	movs	r2, #1
 8024fc2:	4252      	negs	r2, r2
 8024fc4:	e7e5      	b.n	8024f92 <_scanf_chars+0x16>
 8024fc6:	2802      	cmp	r0, #2
 8024fc8:	d124      	bne.n	8025014 <_scanf_chars+0x98>
 8024fca:	682b      	ldr	r3, [r5, #0]
 8024fcc:	4a1a      	ldr	r2, [pc, #104]	@ (8025038 <_scanf_chars+0xbc>)
 8024fce:	781b      	ldrb	r3, [r3, #0]
 8024fd0:	5cd3      	ldrb	r3, [r2, r3]
 8024fd2:	2208      	movs	r2, #8
 8024fd4:	4213      	tst	r3, r2
 8024fd6:	d11d      	bne.n	8025014 <_scanf_chars+0x98>
 8024fd8:	2210      	movs	r2, #16
 8024fda:	6823      	ldr	r3, [r4, #0]
 8024fdc:	3601      	adds	r6, #1
 8024fde:	4213      	tst	r3, r2
 8024fe0:	d103      	bne.n	8024fea <_scanf_chars+0x6e>
 8024fe2:	682b      	ldr	r3, [r5, #0]
 8024fe4:	781b      	ldrb	r3, [r3, #0]
 8024fe6:	703b      	strb	r3, [r7, #0]
 8024fe8:	3701      	adds	r7, #1
 8024fea:	682a      	ldr	r2, [r5, #0]
 8024fec:	686b      	ldr	r3, [r5, #4]
 8024fee:	3201      	adds	r2, #1
 8024ff0:	602a      	str	r2, [r5, #0]
 8024ff2:	68a2      	ldr	r2, [r4, #8]
 8024ff4:	3b01      	subs	r3, #1
 8024ff6:	3a01      	subs	r2, #1
 8024ff8:	606b      	str	r3, [r5, #4]
 8024ffa:	60a2      	str	r2, [r4, #8]
 8024ffc:	2a00      	cmp	r2, #0
 8024ffe:	d009      	beq.n	8025014 <_scanf_chars+0x98>
 8025000:	2b00      	cmp	r3, #0
 8025002:	dccf      	bgt.n	8024fa4 <_scanf_chars+0x28>
 8025004:	23c0      	movs	r3, #192	@ 0xc0
 8025006:	005b      	lsls	r3, r3, #1
 8025008:	0029      	movs	r1, r5
 802500a:	58e3      	ldr	r3, [r4, r3]
 802500c:	9801      	ldr	r0, [sp, #4]
 802500e:	4798      	blx	r3
 8025010:	2800      	cmp	r0, #0
 8025012:	d0c7      	beq.n	8024fa4 <_scanf_chars+0x28>
 8025014:	6822      	ldr	r2, [r4, #0]
 8025016:	2310      	movs	r3, #16
 8025018:	0011      	movs	r1, r2
 802501a:	4019      	ands	r1, r3
 802501c:	421a      	tst	r2, r3
 802501e:	d106      	bne.n	802502e <_scanf_chars+0xb2>
 8025020:	68e3      	ldr	r3, [r4, #12]
 8025022:	3301      	adds	r3, #1
 8025024:	60e3      	str	r3, [r4, #12]
 8025026:	69a3      	ldr	r3, [r4, #24]
 8025028:	2b00      	cmp	r3, #0
 802502a:	d000      	beq.n	802502e <_scanf_chars+0xb2>
 802502c:	7039      	strb	r1, [r7, #0]
 802502e:	2000      	movs	r0, #0
 8025030:	6923      	ldr	r3, [r4, #16]
 8025032:	199b      	adds	r3, r3, r6
 8025034:	6123      	str	r3, [r4, #16]
 8025036:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025038:	08027fc1 	.word	0x08027fc1

0802503c <_scanf_i>:
 802503c:	b5f0      	push	{r4, r5, r6, r7, lr}
 802503e:	b08b      	sub	sp, #44	@ 0x2c
 8025040:	9301      	str	r3, [sp, #4]
 8025042:	4b78      	ldr	r3, [pc, #480]	@ (8025224 <_scanf_i+0x1e8>)
 8025044:	0016      	movs	r6, r2
 8025046:	9004      	str	r0, [sp, #16]
 8025048:	aa07      	add	r2, sp, #28
 802504a:	cba1      	ldmia	r3!, {r0, r5, r7}
 802504c:	c2a1      	stmia	r2!, {r0, r5, r7}
 802504e:	4a76      	ldr	r2, [pc, #472]	@ (8025228 <_scanf_i+0x1ec>)
 8025050:	698b      	ldr	r3, [r1, #24]
 8025052:	000c      	movs	r4, r1
 8025054:	9205      	str	r2, [sp, #20]
 8025056:	2b03      	cmp	r3, #3
 8025058:	d101      	bne.n	802505e <_scanf_i+0x22>
 802505a:	4b74      	ldr	r3, [pc, #464]	@ (802522c <_scanf_i+0x1f0>)
 802505c:	9305      	str	r3, [sp, #20]
 802505e:	22ae      	movs	r2, #174	@ 0xae
 8025060:	2000      	movs	r0, #0
 8025062:	68a3      	ldr	r3, [r4, #8]
 8025064:	0052      	lsls	r2, r2, #1
 8025066:	1e59      	subs	r1, r3, #1
 8025068:	9003      	str	r0, [sp, #12]
 802506a:	4291      	cmp	r1, r2
 802506c:	d905      	bls.n	802507a <_scanf_i+0x3e>
 802506e:	3b5e      	subs	r3, #94	@ 0x5e
 8025070:	3bff      	subs	r3, #255	@ 0xff
 8025072:	9303      	str	r3, [sp, #12]
 8025074:	235e      	movs	r3, #94	@ 0x5e
 8025076:	33ff      	adds	r3, #255	@ 0xff
 8025078:	60a3      	str	r3, [r4, #8]
 802507a:	0023      	movs	r3, r4
 802507c:	331c      	adds	r3, #28
 802507e:	9300      	str	r3, [sp, #0]
 8025080:	23d0      	movs	r3, #208	@ 0xd0
 8025082:	2700      	movs	r7, #0
 8025084:	6822      	ldr	r2, [r4, #0]
 8025086:	011b      	lsls	r3, r3, #4
 8025088:	4313      	orrs	r3, r2
 802508a:	6023      	str	r3, [r4, #0]
 802508c:	9b00      	ldr	r3, [sp, #0]
 802508e:	9302      	str	r3, [sp, #8]
 8025090:	6833      	ldr	r3, [r6, #0]
 8025092:	a807      	add	r0, sp, #28
 8025094:	7819      	ldrb	r1, [r3, #0]
 8025096:	00bb      	lsls	r3, r7, #2
 8025098:	2202      	movs	r2, #2
 802509a:	5818      	ldr	r0, [r3, r0]
 802509c:	f7fd fb17 	bl	80226ce <memchr>
 80250a0:	2800      	cmp	r0, #0
 80250a2:	d029      	beq.n	80250f8 <_scanf_i+0xbc>
 80250a4:	2f01      	cmp	r7, #1
 80250a6:	d15e      	bne.n	8025166 <_scanf_i+0x12a>
 80250a8:	6863      	ldr	r3, [r4, #4]
 80250aa:	2b00      	cmp	r3, #0
 80250ac:	d106      	bne.n	80250bc <_scanf_i+0x80>
 80250ae:	3308      	adds	r3, #8
 80250b0:	6822      	ldr	r2, [r4, #0]
 80250b2:	6063      	str	r3, [r4, #4]
 80250b4:	33f9      	adds	r3, #249	@ 0xf9
 80250b6:	33ff      	adds	r3, #255	@ 0xff
 80250b8:	4313      	orrs	r3, r2
 80250ba:	6023      	str	r3, [r4, #0]
 80250bc:	6823      	ldr	r3, [r4, #0]
 80250be:	4a5c      	ldr	r2, [pc, #368]	@ (8025230 <_scanf_i+0x1f4>)
 80250c0:	4013      	ands	r3, r2
 80250c2:	6023      	str	r3, [r4, #0]
 80250c4:	68a3      	ldr	r3, [r4, #8]
 80250c6:	1e5a      	subs	r2, r3, #1
 80250c8:	60a2      	str	r2, [r4, #8]
 80250ca:	2b00      	cmp	r3, #0
 80250cc:	d014      	beq.n	80250f8 <_scanf_i+0xbc>
 80250ce:	6833      	ldr	r3, [r6, #0]
 80250d0:	1c5a      	adds	r2, r3, #1
 80250d2:	6032      	str	r2, [r6, #0]
 80250d4:	781b      	ldrb	r3, [r3, #0]
 80250d6:	9a02      	ldr	r2, [sp, #8]
 80250d8:	7013      	strb	r3, [r2, #0]
 80250da:	6873      	ldr	r3, [r6, #4]
 80250dc:	1c55      	adds	r5, r2, #1
 80250de:	3b01      	subs	r3, #1
 80250e0:	6073      	str	r3, [r6, #4]
 80250e2:	2b00      	cmp	r3, #0
 80250e4:	dc07      	bgt.n	80250f6 <_scanf_i+0xba>
 80250e6:	23c0      	movs	r3, #192	@ 0xc0
 80250e8:	005b      	lsls	r3, r3, #1
 80250ea:	0031      	movs	r1, r6
 80250ec:	58e3      	ldr	r3, [r4, r3]
 80250ee:	9804      	ldr	r0, [sp, #16]
 80250f0:	4798      	blx	r3
 80250f2:	2800      	cmp	r0, #0
 80250f4:	d17e      	bne.n	80251f4 <_scanf_i+0x1b8>
 80250f6:	9502      	str	r5, [sp, #8]
 80250f8:	3701      	adds	r7, #1
 80250fa:	2f03      	cmp	r7, #3
 80250fc:	d1c8      	bne.n	8025090 <_scanf_i+0x54>
 80250fe:	6863      	ldr	r3, [r4, #4]
 8025100:	2b00      	cmp	r3, #0
 8025102:	d101      	bne.n	8025108 <_scanf_i+0xcc>
 8025104:	330a      	adds	r3, #10
 8025106:	6063      	str	r3, [r4, #4]
 8025108:	2700      	movs	r7, #0
 802510a:	6863      	ldr	r3, [r4, #4]
 802510c:	4949      	ldr	r1, [pc, #292]	@ (8025234 <_scanf_i+0x1f8>)
 802510e:	6960      	ldr	r0, [r4, #20]
 8025110:	1ac9      	subs	r1, r1, r3
 8025112:	f000 f955 	bl	80253c0 <__sccl>
 8025116:	9d02      	ldr	r5, [sp, #8]
 8025118:	68a3      	ldr	r3, [r4, #8]
 802511a:	6820      	ldr	r0, [r4, #0]
 802511c:	9302      	str	r3, [sp, #8]
 802511e:	2b00      	cmp	r3, #0
 8025120:	d03f      	beq.n	80251a2 <_scanf_i+0x166>
 8025122:	6831      	ldr	r1, [r6, #0]
 8025124:	6963      	ldr	r3, [r4, #20]
 8025126:	780a      	ldrb	r2, [r1, #0]
 8025128:	5c9b      	ldrb	r3, [r3, r2]
 802512a:	2b00      	cmp	r3, #0
 802512c:	d039      	beq.n	80251a2 <_scanf_i+0x166>
 802512e:	2a30      	cmp	r2, #48	@ 0x30
 8025130:	d128      	bne.n	8025184 <_scanf_i+0x148>
 8025132:	2380      	movs	r3, #128	@ 0x80
 8025134:	011b      	lsls	r3, r3, #4
 8025136:	4218      	tst	r0, r3
 8025138:	d024      	beq.n	8025184 <_scanf_i+0x148>
 802513a:	9b03      	ldr	r3, [sp, #12]
 802513c:	3701      	adds	r7, #1
 802513e:	2b00      	cmp	r3, #0
 8025140:	d005      	beq.n	802514e <_scanf_i+0x112>
 8025142:	001a      	movs	r2, r3
 8025144:	9b02      	ldr	r3, [sp, #8]
 8025146:	3a01      	subs	r2, #1
 8025148:	3301      	adds	r3, #1
 802514a:	9203      	str	r2, [sp, #12]
 802514c:	60a3      	str	r3, [r4, #8]
 802514e:	6873      	ldr	r3, [r6, #4]
 8025150:	3b01      	subs	r3, #1
 8025152:	6073      	str	r3, [r6, #4]
 8025154:	2b00      	cmp	r3, #0
 8025156:	dd1c      	ble.n	8025192 <_scanf_i+0x156>
 8025158:	6833      	ldr	r3, [r6, #0]
 802515a:	3301      	adds	r3, #1
 802515c:	6033      	str	r3, [r6, #0]
 802515e:	68a3      	ldr	r3, [r4, #8]
 8025160:	3b01      	subs	r3, #1
 8025162:	60a3      	str	r3, [r4, #8]
 8025164:	e7d8      	b.n	8025118 <_scanf_i+0xdc>
 8025166:	2f02      	cmp	r7, #2
 8025168:	d1ac      	bne.n	80250c4 <_scanf_i+0x88>
 802516a:	23c0      	movs	r3, #192	@ 0xc0
 802516c:	2180      	movs	r1, #128	@ 0x80
 802516e:	6822      	ldr	r2, [r4, #0]
 8025170:	00db      	lsls	r3, r3, #3
 8025172:	4013      	ands	r3, r2
 8025174:	0089      	lsls	r1, r1, #2
 8025176:	428b      	cmp	r3, r1
 8025178:	d1c1      	bne.n	80250fe <_scanf_i+0xc2>
 802517a:	2310      	movs	r3, #16
 802517c:	6063      	str	r3, [r4, #4]
 802517e:	33f0      	adds	r3, #240	@ 0xf0
 8025180:	4313      	orrs	r3, r2
 8025182:	e79e      	b.n	80250c2 <_scanf_i+0x86>
 8025184:	4b2c      	ldr	r3, [pc, #176]	@ (8025238 <_scanf_i+0x1fc>)
 8025186:	4003      	ands	r3, r0
 8025188:	6023      	str	r3, [r4, #0]
 802518a:	780b      	ldrb	r3, [r1, #0]
 802518c:	702b      	strb	r3, [r5, #0]
 802518e:	3501      	adds	r5, #1
 8025190:	e7dd      	b.n	802514e <_scanf_i+0x112>
 8025192:	23c0      	movs	r3, #192	@ 0xc0
 8025194:	005b      	lsls	r3, r3, #1
 8025196:	0031      	movs	r1, r6
 8025198:	58e3      	ldr	r3, [r4, r3]
 802519a:	9804      	ldr	r0, [sp, #16]
 802519c:	4798      	blx	r3
 802519e:	2800      	cmp	r0, #0
 80251a0:	d0dd      	beq.n	802515e <_scanf_i+0x122>
 80251a2:	6823      	ldr	r3, [r4, #0]
 80251a4:	05db      	lsls	r3, r3, #23
 80251a6:	d50e      	bpl.n	80251c6 <_scanf_i+0x18a>
 80251a8:	9b00      	ldr	r3, [sp, #0]
 80251aa:	429d      	cmp	r5, r3
 80251ac:	d907      	bls.n	80251be <_scanf_i+0x182>
 80251ae:	23be      	movs	r3, #190	@ 0xbe
 80251b0:	3d01      	subs	r5, #1
 80251b2:	005b      	lsls	r3, r3, #1
 80251b4:	0032      	movs	r2, r6
 80251b6:	7829      	ldrb	r1, [r5, #0]
 80251b8:	58e3      	ldr	r3, [r4, r3]
 80251ba:	9804      	ldr	r0, [sp, #16]
 80251bc:	4798      	blx	r3
 80251be:	9b00      	ldr	r3, [sp, #0]
 80251c0:	2001      	movs	r0, #1
 80251c2:	429d      	cmp	r5, r3
 80251c4:	d029      	beq.n	802521a <_scanf_i+0x1de>
 80251c6:	6821      	ldr	r1, [r4, #0]
 80251c8:	2310      	movs	r3, #16
 80251ca:	000a      	movs	r2, r1
 80251cc:	401a      	ands	r2, r3
 80251ce:	4219      	tst	r1, r3
 80251d0:	d11c      	bne.n	802520c <_scanf_i+0x1d0>
 80251d2:	702a      	strb	r2, [r5, #0]
 80251d4:	6863      	ldr	r3, [r4, #4]
 80251d6:	9900      	ldr	r1, [sp, #0]
 80251d8:	9804      	ldr	r0, [sp, #16]
 80251da:	9e05      	ldr	r6, [sp, #20]
 80251dc:	47b0      	blx	r6
 80251de:	9b01      	ldr	r3, [sp, #4]
 80251e0:	6822      	ldr	r2, [r4, #0]
 80251e2:	681b      	ldr	r3, [r3, #0]
 80251e4:	0691      	lsls	r1, r2, #26
 80251e6:	d507      	bpl.n	80251f8 <_scanf_i+0x1bc>
 80251e8:	9901      	ldr	r1, [sp, #4]
 80251ea:	1d1a      	adds	r2, r3, #4
 80251ec:	600a      	str	r2, [r1, #0]
 80251ee:	681b      	ldr	r3, [r3, #0]
 80251f0:	6018      	str	r0, [r3, #0]
 80251f2:	e008      	b.n	8025206 <_scanf_i+0x1ca>
 80251f4:	2700      	movs	r7, #0
 80251f6:	e7d4      	b.n	80251a2 <_scanf_i+0x166>
 80251f8:	1d19      	adds	r1, r3, #4
 80251fa:	07d6      	lsls	r6, r2, #31
 80251fc:	d50f      	bpl.n	802521e <_scanf_i+0x1e2>
 80251fe:	9a01      	ldr	r2, [sp, #4]
 8025200:	6011      	str	r1, [r2, #0]
 8025202:	681b      	ldr	r3, [r3, #0]
 8025204:	8018      	strh	r0, [r3, #0]
 8025206:	68e3      	ldr	r3, [r4, #12]
 8025208:	3301      	adds	r3, #1
 802520a:	60e3      	str	r3, [r4, #12]
 802520c:	2000      	movs	r0, #0
 802520e:	9b00      	ldr	r3, [sp, #0]
 8025210:	1aed      	subs	r5, r5, r3
 8025212:	6923      	ldr	r3, [r4, #16]
 8025214:	19ed      	adds	r5, r5, r7
 8025216:	195b      	adds	r3, r3, r5
 8025218:	6123      	str	r3, [r4, #16]
 802521a:	b00b      	add	sp, #44	@ 0x2c
 802521c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802521e:	9a01      	ldr	r2, [sp, #4]
 8025220:	6011      	str	r1, [r2, #0]
 8025222:	e7e4      	b.n	80251ee <_scanf_i+0x1b2>
 8025224:	080278c0 	.word	0x080278c0
 8025228:	080213c1 	.word	0x080213c1
 802522c:	0802129d 	.word	0x0802129d
 8025230:	fffffaff 	.word	0xfffffaff
 8025234:	08027f5e 	.word	0x08027f5e
 8025238:	fffff6ff 	.word	0xfffff6ff

0802523c <__sflush_r>:
 802523c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 802523e:	220c      	movs	r2, #12
 8025240:	5e8b      	ldrsh	r3, [r1, r2]
 8025242:	0005      	movs	r5, r0
 8025244:	000c      	movs	r4, r1
 8025246:	071a      	lsls	r2, r3, #28
 8025248:	d456      	bmi.n	80252f8 <__sflush_r+0xbc>
 802524a:	684a      	ldr	r2, [r1, #4]
 802524c:	2a00      	cmp	r2, #0
 802524e:	dc02      	bgt.n	8025256 <__sflush_r+0x1a>
 8025250:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8025252:	2a00      	cmp	r2, #0
 8025254:	dd4e      	ble.n	80252f4 <__sflush_r+0xb8>
 8025256:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8025258:	2f00      	cmp	r7, #0
 802525a:	d04b      	beq.n	80252f4 <__sflush_r+0xb8>
 802525c:	2200      	movs	r2, #0
 802525e:	2080      	movs	r0, #128	@ 0x80
 8025260:	682e      	ldr	r6, [r5, #0]
 8025262:	602a      	str	r2, [r5, #0]
 8025264:	001a      	movs	r2, r3
 8025266:	0140      	lsls	r0, r0, #5
 8025268:	6a21      	ldr	r1, [r4, #32]
 802526a:	4002      	ands	r2, r0
 802526c:	4203      	tst	r3, r0
 802526e:	d033      	beq.n	80252d8 <__sflush_r+0x9c>
 8025270:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8025272:	89a3      	ldrh	r3, [r4, #12]
 8025274:	075b      	lsls	r3, r3, #29
 8025276:	d506      	bpl.n	8025286 <__sflush_r+0x4a>
 8025278:	6863      	ldr	r3, [r4, #4]
 802527a:	1ad2      	subs	r2, r2, r3
 802527c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802527e:	2b00      	cmp	r3, #0
 8025280:	d001      	beq.n	8025286 <__sflush_r+0x4a>
 8025282:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8025284:	1ad2      	subs	r2, r2, r3
 8025286:	2300      	movs	r3, #0
 8025288:	0028      	movs	r0, r5
 802528a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 802528c:	6a21      	ldr	r1, [r4, #32]
 802528e:	47b8      	blx	r7
 8025290:	89a2      	ldrh	r2, [r4, #12]
 8025292:	1c43      	adds	r3, r0, #1
 8025294:	d106      	bne.n	80252a4 <__sflush_r+0x68>
 8025296:	6829      	ldr	r1, [r5, #0]
 8025298:	291d      	cmp	r1, #29
 802529a:	d846      	bhi.n	802532a <__sflush_r+0xee>
 802529c:	4b29      	ldr	r3, [pc, #164]	@ (8025344 <__sflush_r+0x108>)
 802529e:	40cb      	lsrs	r3, r1
 80252a0:	07db      	lsls	r3, r3, #31
 80252a2:	d542      	bpl.n	802532a <__sflush_r+0xee>
 80252a4:	2300      	movs	r3, #0
 80252a6:	6063      	str	r3, [r4, #4]
 80252a8:	6923      	ldr	r3, [r4, #16]
 80252aa:	6023      	str	r3, [r4, #0]
 80252ac:	04d2      	lsls	r2, r2, #19
 80252ae:	d505      	bpl.n	80252bc <__sflush_r+0x80>
 80252b0:	1c43      	adds	r3, r0, #1
 80252b2:	d102      	bne.n	80252ba <__sflush_r+0x7e>
 80252b4:	682b      	ldr	r3, [r5, #0]
 80252b6:	2b00      	cmp	r3, #0
 80252b8:	d100      	bne.n	80252bc <__sflush_r+0x80>
 80252ba:	6560      	str	r0, [r4, #84]	@ 0x54
 80252bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80252be:	602e      	str	r6, [r5, #0]
 80252c0:	2900      	cmp	r1, #0
 80252c2:	d017      	beq.n	80252f4 <__sflush_r+0xb8>
 80252c4:	0023      	movs	r3, r4
 80252c6:	3344      	adds	r3, #68	@ 0x44
 80252c8:	4299      	cmp	r1, r3
 80252ca:	d002      	beq.n	80252d2 <__sflush_r+0x96>
 80252cc:	0028      	movs	r0, r5
 80252ce:	f7fe f8b1 	bl	8023434 <_free_r>
 80252d2:	2300      	movs	r3, #0
 80252d4:	6363      	str	r3, [r4, #52]	@ 0x34
 80252d6:	e00d      	b.n	80252f4 <__sflush_r+0xb8>
 80252d8:	2301      	movs	r3, #1
 80252da:	0028      	movs	r0, r5
 80252dc:	47b8      	blx	r7
 80252de:	0002      	movs	r2, r0
 80252e0:	1c43      	adds	r3, r0, #1
 80252e2:	d1c6      	bne.n	8025272 <__sflush_r+0x36>
 80252e4:	682b      	ldr	r3, [r5, #0]
 80252e6:	2b00      	cmp	r3, #0
 80252e8:	d0c3      	beq.n	8025272 <__sflush_r+0x36>
 80252ea:	2b1d      	cmp	r3, #29
 80252ec:	d001      	beq.n	80252f2 <__sflush_r+0xb6>
 80252ee:	2b16      	cmp	r3, #22
 80252f0:	d11a      	bne.n	8025328 <__sflush_r+0xec>
 80252f2:	602e      	str	r6, [r5, #0]
 80252f4:	2000      	movs	r0, #0
 80252f6:	e01e      	b.n	8025336 <__sflush_r+0xfa>
 80252f8:	690e      	ldr	r6, [r1, #16]
 80252fa:	2e00      	cmp	r6, #0
 80252fc:	d0fa      	beq.n	80252f4 <__sflush_r+0xb8>
 80252fe:	680f      	ldr	r7, [r1, #0]
 8025300:	600e      	str	r6, [r1, #0]
 8025302:	1bba      	subs	r2, r7, r6
 8025304:	9201      	str	r2, [sp, #4]
 8025306:	2200      	movs	r2, #0
 8025308:	079b      	lsls	r3, r3, #30
 802530a:	d100      	bne.n	802530e <__sflush_r+0xd2>
 802530c:	694a      	ldr	r2, [r1, #20]
 802530e:	60a2      	str	r2, [r4, #8]
 8025310:	9b01      	ldr	r3, [sp, #4]
 8025312:	2b00      	cmp	r3, #0
 8025314:	ddee      	ble.n	80252f4 <__sflush_r+0xb8>
 8025316:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8025318:	0032      	movs	r2, r6
 802531a:	001f      	movs	r7, r3
 802531c:	0028      	movs	r0, r5
 802531e:	9b01      	ldr	r3, [sp, #4]
 8025320:	6a21      	ldr	r1, [r4, #32]
 8025322:	47b8      	blx	r7
 8025324:	2800      	cmp	r0, #0
 8025326:	dc07      	bgt.n	8025338 <__sflush_r+0xfc>
 8025328:	89a2      	ldrh	r2, [r4, #12]
 802532a:	2340      	movs	r3, #64	@ 0x40
 802532c:	2001      	movs	r0, #1
 802532e:	4313      	orrs	r3, r2
 8025330:	b21b      	sxth	r3, r3
 8025332:	81a3      	strh	r3, [r4, #12]
 8025334:	4240      	negs	r0, r0
 8025336:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025338:	9b01      	ldr	r3, [sp, #4]
 802533a:	1836      	adds	r6, r6, r0
 802533c:	1a1b      	subs	r3, r3, r0
 802533e:	9301      	str	r3, [sp, #4]
 8025340:	e7e6      	b.n	8025310 <__sflush_r+0xd4>
 8025342:	46c0      	nop			@ (mov r8, r8)
 8025344:	20400001 	.word	0x20400001

08025348 <_fflush_r>:
 8025348:	690b      	ldr	r3, [r1, #16]
 802534a:	b570      	push	{r4, r5, r6, lr}
 802534c:	0005      	movs	r5, r0
 802534e:	000c      	movs	r4, r1
 8025350:	2b00      	cmp	r3, #0
 8025352:	d102      	bne.n	802535a <_fflush_r+0x12>
 8025354:	2500      	movs	r5, #0
 8025356:	0028      	movs	r0, r5
 8025358:	bd70      	pop	{r4, r5, r6, pc}
 802535a:	2800      	cmp	r0, #0
 802535c:	d004      	beq.n	8025368 <_fflush_r+0x20>
 802535e:	6a03      	ldr	r3, [r0, #32]
 8025360:	2b00      	cmp	r3, #0
 8025362:	d101      	bne.n	8025368 <_fflush_r+0x20>
 8025364:	f7fc ff38 	bl	80221d8 <__sinit>
 8025368:	220c      	movs	r2, #12
 802536a:	5ea3      	ldrsh	r3, [r4, r2]
 802536c:	2b00      	cmp	r3, #0
 802536e:	d0f1      	beq.n	8025354 <_fflush_r+0xc>
 8025370:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8025372:	07d2      	lsls	r2, r2, #31
 8025374:	d404      	bmi.n	8025380 <_fflush_r+0x38>
 8025376:	059b      	lsls	r3, r3, #22
 8025378:	d402      	bmi.n	8025380 <_fflush_r+0x38>
 802537a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802537c:	f7fd f9a5 	bl	80226ca <__retarget_lock_acquire_recursive>
 8025380:	0028      	movs	r0, r5
 8025382:	0021      	movs	r1, r4
 8025384:	f7ff ff5a 	bl	802523c <__sflush_r>
 8025388:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 802538a:	0005      	movs	r5, r0
 802538c:	07db      	lsls	r3, r3, #31
 802538e:	d4e2      	bmi.n	8025356 <_fflush_r+0xe>
 8025390:	89a3      	ldrh	r3, [r4, #12]
 8025392:	059b      	lsls	r3, r3, #22
 8025394:	d4df      	bmi.n	8025356 <_fflush_r+0xe>
 8025396:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8025398:	f7fd f998 	bl	80226cc <__retarget_lock_release_recursive>
 802539c:	e7db      	b.n	8025356 <_fflush_r+0xe>
	...

080253a0 <fiprintf>:
 80253a0:	b40e      	push	{r1, r2, r3}
 80253a2:	b517      	push	{r0, r1, r2, r4, lr}
 80253a4:	4c05      	ldr	r4, [pc, #20]	@ (80253bc <fiprintf+0x1c>)
 80253a6:	ab05      	add	r3, sp, #20
 80253a8:	cb04      	ldmia	r3!, {r2}
 80253aa:	0001      	movs	r1, r0
 80253ac:	6820      	ldr	r0, [r4, #0]
 80253ae:	9301      	str	r3, [sp, #4]
 80253b0:	f7ff fcc8 	bl	8024d44 <_vfiprintf_r>
 80253b4:	bc1e      	pop	{r1, r2, r3, r4}
 80253b6:	bc08      	pop	{r3}
 80253b8:	b003      	add	sp, #12
 80253ba:	4718      	bx	r3
 80253bc:	200001fc 	.word	0x200001fc

080253c0 <__sccl>:
 80253c0:	b570      	push	{r4, r5, r6, lr}
 80253c2:	780b      	ldrb	r3, [r1, #0]
 80253c4:	0004      	movs	r4, r0
 80253c6:	2b5e      	cmp	r3, #94	@ 0x5e
 80253c8:	d019      	beq.n	80253fe <__sccl+0x3e>
 80253ca:	1c4d      	adds	r5, r1, #1
 80253cc:	2100      	movs	r1, #0
 80253ce:	0022      	movs	r2, r4
 80253d0:	1c60      	adds	r0, r4, #1
 80253d2:	30ff      	adds	r0, #255	@ 0xff
 80253d4:	7011      	strb	r1, [r2, #0]
 80253d6:	3201      	adds	r2, #1
 80253d8:	4282      	cmp	r2, r0
 80253da:	d1fb      	bne.n	80253d4 <__sccl+0x14>
 80253dc:	1e68      	subs	r0, r5, #1
 80253de:	2b00      	cmp	r3, #0
 80253e0:	d026      	beq.n	8025430 <__sccl+0x70>
 80253e2:	2601      	movs	r6, #1
 80253e4:	404e      	eors	r6, r1
 80253e6:	0028      	movs	r0, r5
 80253e8:	54e6      	strb	r6, [r4, r3]
 80253ea:	7801      	ldrb	r1, [r0, #0]
 80253ec:	1c45      	adds	r5, r0, #1
 80253ee:	292d      	cmp	r1, #45	@ 0x2d
 80253f0:	d009      	beq.n	8025406 <__sccl+0x46>
 80253f2:	295d      	cmp	r1, #93	@ 0x5d
 80253f4:	d01b      	beq.n	802542e <__sccl+0x6e>
 80253f6:	2900      	cmp	r1, #0
 80253f8:	d01a      	beq.n	8025430 <__sccl+0x70>
 80253fa:	000b      	movs	r3, r1
 80253fc:	e7f3      	b.n	80253e6 <__sccl+0x26>
 80253fe:	784b      	ldrb	r3, [r1, #1]
 8025400:	1c8d      	adds	r5, r1, #2
 8025402:	2101      	movs	r1, #1
 8025404:	e7e3      	b.n	80253ce <__sccl+0xe>
 8025406:	7842      	ldrb	r2, [r0, #1]
 8025408:	2a5d      	cmp	r2, #93	@ 0x5d
 802540a:	d0f6      	beq.n	80253fa <__sccl+0x3a>
 802540c:	4293      	cmp	r3, r2
 802540e:	dcf4      	bgt.n	80253fa <__sccl+0x3a>
 8025410:	0019      	movs	r1, r3
 8025412:	3002      	adds	r0, #2
 8025414:	3101      	adds	r1, #1
 8025416:	5466      	strb	r6, [r4, r1]
 8025418:	428a      	cmp	r2, r1
 802541a:	dcfb      	bgt.n	8025414 <__sccl+0x54>
 802541c:	1c59      	adds	r1, r3, #1
 802541e:	4293      	cmp	r3, r2
 8025420:	db02      	blt.n	8025428 <__sccl+0x68>
 8025422:	2200      	movs	r2, #0
 8025424:	188b      	adds	r3, r1, r2
 8025426:	e7e0      	b.n	80253ea <__sccl+0x2a>
 8025428:	1ad2      	subs	r2, r2, r3
 802542a:	3a01      	subs	r2, #1
 802542c:	e7fa      	b.n	8025424 <__sccl+0x64>
 802542e:	0028      	movs	r0, r5
 8025430:	bd70      	pop	{r4, r5, r6, pc}
	...

08025434 <__submore>:
 8025434:	000b      	movs	r3, r1
 8025436:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8025438:	6b4d      	ldr	r5, [r1, #52]	@ 0x34
 802543a:	3344      	adds	r3, #68	@ 0x44
 802543c:	000c      	movs	r4, r1
 802543e:	429d      	cmp	r5, r3
 8025440:	d11c      	bne.n	802547c <__submore+0x48>
 8025442:	2680      	movs	r6, #128	@ 0x80
 8025444:	00f6      	lsls	r6, r6, #3
 8025446:	0031      	movs	r1, r6
 8025448:	f7fe fbc4 	bl	8023bd4 <_malloc_r>
 802544c:	2800      	cmp	r0, #0
 802544e:	d102      	bne.n	8025456 <__submore+0x22>
 8025450:	2001      	movs	r0, #1
 8025452:	4240      	negs	r0, r0
 8025454:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8025456:	0023      	movs	r3, r4
 8025458:	6360      	str	r0, [r4, #52]	@ 0x34
 802545a:	63a6      	str	r6, [r4, #56]	@ 0x38
 802545c:	3346      	adds	r3, #70	@ 0x46
 802545e:	781a      	ldrb	r2, [r3, #0]
 8025460:	4b10      	ldr	r3, [pc, #64]	@ (80254a4 <__submore+0x70>)
 8025462:	54c2      	strb	r2, [r0, r3]
 8025464:	0023      	movs	r3, r4
 8025466:	3345      	adds	r3, #69	@ 0x45
 8025468:	781a      	ldrb	r2, [r3, #0]
 802546a:	4b0f      	ldr	r3, [pc, #60]	@ (80254a8 <__submore+0x74>)
 802546c:	54c2      	strb	r2, [r0, r3]
 802546e:	782a      	ldrb	r2, [r5, #0]
 8025470:	4b0e      	ldr	r3, [pc, #56]	@ (80254ac <__submore+0x78>)
 8025472:	54c2      	strb	r2, [r0, r3]
 8025474:	18c0      	adds	r0, r0, r3
 8025476:	6020      	str	r0, [r4, #0]
 8025478:	2000      	movs	r0, #0
 802547a:	e7eb      	b.n	8025454 <__submore+0x20>
 802547c:	6b8e      	ldr	r6, [r1, #56]	@ 0x38
 802547e:	0029      	movs	r1, r5
 8025480:	0073      	lsls	r3, r6, #1
 8025482:	001a      	movs	r2, r3
 8025484:	9301      	str	r3, [sp, #4]
 8025486:	f000 f90b 	bl	80256a0 <_realloc_r>
 802548a:	1e05      	subs	r5, r0, #0
 802548c:	d0e0      	beq.n	8025450 <__submore+0x1c>
 802548e:	1987      	adds	r7, r0, r6
 8025490:	0001      	movs	r1, r0
 8025492:	0032      	movs	r2, r6
 8025494:	0038      	movs	r0, r7
 8025496:	f7fd f925 	bl	80226e4 <memcpy>
 802549a:	9b01      	ldr	r3, [sp, #4]
 802549c:	6027      	str	r7, [r4, #0]
 802549e:	6365      	str	r5, [r4, #52]	@ 0x34
 80254a0:	63a3      	str	r3, [r4, #56]	@ 0x38
 80254a2:	e7e9      	b.n	8025478 <__submore+0x44>
 80254a4:	000003ff 	.word	0x000003ff
 80254a8:	000003fe 	.word	0x000003fe
 80254ac:	000003fd 	.word	0x000003fd

080254b0 <__swbuf_r>:
 80254b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80254b2:	0006      	movs	r6, r0
 80254b4:	000d      	movs	r5, r1
 80254b6:	0014      	movs	r4, r2
 80254b8:	2800      	cmp	r0, #0
 80254ba:	d004      	beq.n	80254c6 <__swbuf_r+0x16>
 80254bc:	6a03      	ldr	r3, [r0, #32]
 80254be:	2b00      	cmp	r3, #0
 80254c0:	d101      	bne.n	80254c6 <__swbuf_r+0x16>
 80254c2:	f7fc fe89 	bl	80221d8 <__sinit>
 80254c6:	69a3      	ldr	r3, [r4, #24]
 80254c8:	60a3      	str	r3, [r4, #8]
 80254ca:	89a3      	ldrh	r3, [r4, #12]
 80254cc:	071b      	lsls	r3, r3, #28
 80254ce:	d502      	bpl.n	80254d6 <__swbuf_r+0x26>
 80254d0:	6923      	ldr	r3, [r4, #16]
 80254d2:	2b00      	cmp	r3, #0
 80254d4:	d109      	bne.n	80254ea <__swbuf_r+0x3a>
 80254d6:	0021      	movs	r1, r4
 80254d8:	0030      	movs	r0, r6
 80254da:	f000 f82b 	bl	8025534 <__swsetup_r>
 80254de:	2800      	cmp	r0, #0
 80254e0:	d003      	beq.n	80254ea <__swbuf_r+0x3a>
 80254e2:	2501      	movs	r5, #1
 80254e4:	426d      	negs	r5, r5
 80254e6:	0028      	movs	r0, r5
 80254e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80254ea:	6923      	ldr	r3, [r4, #16]
 80254ec:	6820      	ldr	r0, [r4, #0]
 80254ee:	b2ef      	uxtb	r7, r5
 80254f0:	1ac0      	subs	r0, r0, r3
 80254f2:	6963      	ldr	r3, [r4, #20]
 80254f4:	b2ed      	uxtb	r5, r5
 80254f6:	4283      	cmp	r3, r0
 80254f8:	dc05      	bgt.n	8025506 <__swbuf_r+0x56>
 80254fa:	0021      	movs	r1, r4
 80254fc:	0030      	movs	r0, r6
 80254fe:	f7ff ff23 	bl	8025348 <_fflush_r>
 8025502:	2800      	cmp	r0, #0
 8025504:	d1ed      	bne.n	80254e2 <__swbuf_r+0x32>
 8025506:	68a3      	ldr	r3, [r4, #8]
 8025508:	3001      	adds	r0, #1
 802550a:	3b01      	subs	r3, #1
 802550c:	60a3      	str	r3, [r4, #8]
 802550e:	6823      	ldr	r3, [r4, #0]
 8025510:	1c5a      	adds	r2, r3, #1
 8025512:	6022      	str	r2, [r4, #0]
 8025514:	701f      	strb	r7, [r3, #0]
 8025516:	6963      	ldr	r3, [r4, #20]
 8025518:	4283      	cmp	r3, r0
 802551a:	d004      	beq.n	8025526 <__swbuf_r+0x76>
 802551c:	89a3      	ldrh	r3, [r4, #12]
 802551e:	07db      	lsls	r3, r3, #31
 8025520:	d5e1      	bpl.n	80254e6 <__swbuf_r+0x36>
 8025522:	2d0a      	cmp	r5, #10
 8025524:	d1df      	bne.n	80254e6 <__swbuf_r+0x36>
 8025526:	0021      	movs	r1, r4
 8025528:	0030      	movs	r0, r6
 802552a:	f7ff ff0d 	bl	8025348 <_fflush_r>
 802552e:	2800      	cmp	r0, #0
 8025530:	d0d9      	beq.n	80254e6 <__swbuf_r+0x36>
 8025532:	e7d6      	b.n	80254e2 <__swbuf_r+0x32>

08025534 <__swsetup_r>:
 8025534:	4b2d      	ldr	r3, [pc, #180]	@ (80255ec <__swsetup_r+0xb8>)
 8025536:	b570      	push	{r4, r5, r6, lr}
 8025538:	0005      	movs	r5, r0
 802553a:	6818      	ldr	r0, [r3, #0]
 802553c:	000c      	movs	r4, r1
 802553e:	2800      	cmp	r0, #0
 8025540:	d004      	beq.n	802554c <__swsetup_r+0x18>
 8025542:	6a03      	ldr	r3, [r0, #32]
 8025544:	2b00      	cmp	r3, #0
 8025546:	d101      	bne.n	802554c <__swsetup_r+0x18>
 8025548:	f7fc fe46 	bl	80221d8 <__sinit>
 802554c:	220c      	movs	r2, #12
 802554e:	5ea3      	ldrsh	r3, [r4, r2]
 8025550:	071a      	lsls	r2, r3, #28
 8025552:	d423      	bmi.n	802559c <__swsetup_r+0x68>
 8025554:	06da      	lsls	r2, r3, #27
 8025556:	d407      	bmi.n	8025568 <__swsetup_r+0x34>
 8025558:	2209      	movs	r2, #9
 802555a:	602a      	str	r2, [r5, #0]
 802555c:	2240      	movs	r2, #64	@ 0x40
 802555e:	2001      	movs	r0, #1
 8025560:	4313      	orrs	r3, r2
 8025562:	81a3      	strh	r3, [r4, #12]
 8025564:	4240      	negs	r0, r0
 8025566:	e03a      	b.n	80255de <__swsetup_r+0xaa>
 8025568:	075b      	lsls	r3, r3, #29
 802556a:	d513      	bpl.n	8025594 <__swsetup_r+0x60>
 802556c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 802556e:	2900      	cmp	r1, #0
 8025570:	d008      	beq.n	8025584 <__swsetup_r+0x50>
 8025572:	0023      	movs	r3, r4
 8025574:	3344      	adds	r3, #68	@ 0x44
 8025576:	4299      	cmp	r1, r3
 8025578:	d002      	beq.n	8025580 <__swsetup_r+0x4c>
 802557a:	0028      	movs	r0, r5
 802557c:	f7fd ff5a 	bl	8023434 <_free_r>
 8025580:	2300      	movs	r3, #0
 8025582:	6363      	str	r3, [r4, #52]	@ 0x34
 8025584:	2224      	movs	r2, #36	@ 0x24
 8025586:	89a3      	ldrh	r3, [r4, #12]
 8025588:	4393      	bics	r3, r2
 802558a:	81a3      	strh	r3, [r4, #12]
 802558c:	2300      	movs	r3, #0
 802558e:	6063      	str	r3, [r4, #4]
 8025590:	6923      	ldr	r3, [r4, #16]
 8025592:	6023      	str	r3, [r4, #0]
 8025594:	2308      	movs	r3, #8
 8025596:	89a2      	ldrh	r2, [r4, #12]
 8025598:	4313      	orrs	r3, r2
 802559a:	81a3      	strh	r3, [r4, #12]
 802559c:	6923      	ldr	r3, [r4, #16]
 802559e:	2b00      	cmp	r3, #0
 80255a0:	d10b      	bne.n	80255ba <__swsetup_r+0x86>
 80255a2:	21a0      	movs	r1, #160	@ 0xa0
 80255a4:	2280      	movs	r2, #128	@ 0x80
 80255a6:	89a3      	ldrh	r3, [r4, #12]
 80255a8:	0089      	lsls	r1, r1, #2
 80255aa:	0092      	lsls	r2, r2, #2
 80255ac:	400b      	ands	r3, r1
 80255ae:	4293      	cmp	r3, r2
 80255b0:	d003      	beq.n	80255ba <__swsetup_r+0x86>
 80255b2:	0021      	movs	r1, r4
 80255b4:	0028      	movs	r0, r5
 80255b6:	f000 f8cd 	bl	8025754 <__smakebuf_r>
 80255ba:	220c      	movs	r2, #12
 80255bc:	5ea3      	ldrsh	r3, [r4, r2]
 80255be:	2101      	movs	r1, #1
 80255c0:	001a      	movs	r2, r3
 80255c2:	400a      	ands	r2, r1
 80255c4:	420b      	tst	r3, r1
 80255c6:	d00b      	beq.n	80255e0 <__swsetup_r+0xac>
 80255c8:	2200      	movs	r2, #0
 80255ca:	60a2      	str	r2, [r4, #8]
 80255cc:	6962      	ldr	r2, [r4, #20]
 80255ce:	4252      	negs	r2, r2
 80255d0:	61a2      	str	r2, [r4, #24]
 80255d2:	2000      	movs	r0, #0
 80255d4:	6922      	ldr	r2, [r4, #16]
 80255d6:	4282      	cmp	r2, r0
 80255d8:	d101      	bne.n	80255de <__swsetup_r+0xaa>
 80255da:	061a      	lsls	r2, r3, #24
 80255dc:	d4be      	bmi.n	802555c <__swsetup_r+0x28>
 80255de:	bd70      	pop	{r4, r5, r6, pc}
 80255e0:	0799      	lsls	r1, r3, #30
 80255e2:	d400      	bmi.n	80255e6 <__swsetup_r+0xb2>
 80255e4:	6962      	ldr	r2, [r4, #20]
 80255e6:	60a2      	str	r2, [r4, #8]
 80255e8:	e7f3      	b.n	80255d2 <__swsetup_r+0x9e>
 80255ea:	46c0      	nop			@ (mov r8, r8)
 80255ec:	200001fc 	.word	0x200001fc

080255f0 <memmove>:
 80255f0:	b510      	push	{r4, lr}
 80255f2:	4288      	cmp	r0, r1
 80255f4:	d902      	bls.n	80255fc <memmove+0xc>
 80255f6:	188b      	adds	r3, r1, r2
 80255f8:	4298      	cmp	r0, r3
 80255fa:	d308      	bcc.n	802560e <memmove+0x1e>
 80255fc:	2300      	movs	r3, #0
 80255fe:	429a      	cmp	r2, r3
 8025600:	d007      	beq.n	8025612 <memmove+0x22>
 8025602:	5ccc      	ldrb	r4, [r1, r3]
 8025604:	54c4      	strb	r4, [r0, r3]
 8025606:	3301      	adds	r3, #1
 8025608:	e7f9      	b.n	80255fe <memmove+0xe>
 802560a:	5c8b      	ldrb	r3, [r1, r2]
 802560c:	5483      	strb	r3, [r0, r2]
 802560e:	3a01      	subs	r2, #1
 8025610:	d2fb      	bcs.n	802560a <memmove+0x1a>
 8025612:	bd10      	pop	{r4, pc}

08025614 <_sbrk_r>:
 8025614:	2300      	movs	r3, #0
 8025616:	b570      	push	{r4, r5, r6, lr}
 8025618:	4d06      	ldr	r5, [pc, #24]	@ (8025634 <_sbrk_r+0x20>)
 802561a:	0004      	movs	r4, r0
 802561c:	0008      	movs	r0, r1
 802561e:	602b      	str	r3, [r5, #0]
 8025620:	f7df fd88 	bl	8005134 <_sbrk>
 8025624:	1c43      	adds	r3, r0, #1
 8025626:	d103      	bne.n	8025630 <_sbrk_r+0x1c>
 8025628:	682b      	ldr	r3, [r5, #0]
 802562a:	2b00      	cmp	r3, #0
 802562c:	d000      	beq.n	8025630 <_sbrk_r+0x1c>
 802562e:	6023      	str	r3, [r4, #0]
 8025630:	bd70      	pop	{r4, r5, r6, pc}
 8025632:	46c0      	nop			@ (mov r8, r8)
 8025634:	20006984 	.word	0x20006984

08025638 <abort>:
 8025638:	2006      	movs	r0, #6
 802563a:	b510      	push	{r4, lr}
 802563c:	f000 f8f4 	bl	8025828 <raise>
 8025640:	2001      	movs	r0, #1
 8025642:	f7df fd05 	bl	8005050 <_exit>

08025646 <_calloc_r>:
 8025646:	b570      	push	{r4, r5, r6, lr}
 8025648:	0c0b      	lsrs	r3, r1, #16
 802564a:	0c15      	lsrs	r5, r2, #16
 802564c:	2b00      	cmp	r3, #0
 802564e:	d11e      	bne.n	802568e <_calloc_r+0x48>
 8025650:	2d00      	cmp	r5, #0
 8025652:	d10c      	bne.n	802566e <_calloc_r+0x28>
 8025654:	b289      	uxth	r1, r1
 8025656:	b294      	uxth	r4, r2
 8025658:	434c      	muls	r4, r1
 802565a:	0021      	movs	r1, r4
 802565c:	f7fe faba 	bl	8023bd4 <_malloc_r>
 8025660:	1e05      	subs	r5, r0, #0
 8025662:	d01b      	beq.n	802569c <_calloc_r+0x56>
 8025664:	0022      	movs	r2, r4
 8025666:	2100      	movs	r1, #0
 8025668:	f7fc ff04 	bl	8022474 <memset>
 802566c:	e016      	b.n	802569c <_calloc_r+0x56>
 802566e:	1c2b      	adds	r3, r5, #0
 8025670:	1c0c      	adds	r4, r1, #0
 8025672:	b289      	uxth	r1, r1
 8025674:	b292      	uxth	r2, r2
 8025676:	434a      	muls	r2, r1
 8025678:	b29b      	uxth	r3, r3
 802567a:	b2a1      	uxth	r1, r4
 802567c:	4359      	muls	r1, r3
 802567e:	0c14      	lsrs	r4, r2, #16
 8025680:	190c      	adds	r4, r1, r4
 8025682:	0c23      	lsrs	r3, r4, #16
 8025684:	d107      	bne.n	8025696 <_calloc_r+0x50>
 8025686:	0424      	lsls	r4, r4, #16
 8025688:	b292      	uxth	r2, r2
 802568a:	4314      	orrs	r4, r2
 802568c:	e7e5      	b.n	802565a <_calloc_r+0x14>
 802568e:	2d00      	cmp	r5, #0
 8025690:	d101      	bne.n	8025696 <_calloc_r+0x50>
 8025692:	1c14      	adds	r4, r2, #0
 8025694:	e7ed      	b.n	8025672 <_calloc_r+0x2c>
 8025696:	230c      	movs	r3, #12
 8025698:	2500      	movs	r5, #0
 802569a:	6003      	str	r3, [r0, #0]
 802569c:	0028      	movs	r0, r5
 802569e:	bd70      	pop	{r4, r5, r6, pc}

080256a0 <_realloc_r>:
 80256a0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80256a2:	0006      	movs	r6, r0
 80256a4:	000c      	movs	r4, r1
 80256a6:	0015      	movs	r5, r2
 80256a8:	2900      	cmp	r1, #0
 80256aa:	d105      	bne.n	80256b8 <_realloc_r+0x18>
 80256ac:	0011      	movs	r1, r2
 80256ae:	f7fe fa91 	bl	8023bd4 <_malloc_r>
 80256b2:	0004      	movs	r4, r0
 80256b4:	0020      	movs	r0, r4
 80256b6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80256b8:	2a00      	cmp	r2, #0
 80256ba:	d103      	bne.n	80256c4 <_realloc_r+0x24>
 80256bc:	f7fd feba 	bl	8023434 <_free_r>
 80256c0:	002c      	movs	r4, r5
 80256c2:	e7f7      	b.n	80256b4 <_realloc_r+0x14>
 80256c4:	f000 f8f4 	bl	80258b0 <_malloc_usable_size_r>
 80256c8:	0007      	movs	r7, r0
 80256ca:	4285      	cmp	r5, r0
 80256cc:	d802      	bhi.n	80256d4 <_realloc_r+0x34>
 80256ce:	0843      	lsrs	r3, r0, #1
 80256d0:	42ab      	cmp	r3, r5
 80256d2:	d3ef      	bcc.n	80256b4 <_realloc_r+0x14>
 80256d4:	0029      	movs	r1, r5
 80256d6:	0030      	movs	r0, r6
 80256d8:	f7fe fa7c 	bl	8023bd4 <_malloc_r>
 80256dc:	9001      	str	r0, [sp, #4]
 80256de:	2800      	cmp	r0, #0
 80256e0:	d101      	bne.n	80256e6 <_realloc_r+0x46>
 80256e2:	9c01      	ldr	r4, [sp, #4]
 80256e4:	e7e6      	b.n	80256b4 <_realloc_r+0x14>
 80256e6:	002a      	movs	r2, r5
 80256e8:	42bd      	cmp	r5, r7
 80256ea:	d900      	bls.n	80256ee <_realloc_r+0x4e>
 80256ec:	003a      	movs	r2, r7
 80256ee:	0021      	movs	r1, r4
 80256f0:	9801      	ldr	r0, [sp, #4]
 80256f2:	f7fc fff7 	bl	80226e4 <memcpy>
 80256f6:	0021      	movs	r1, r4
 80256f8:	0030      	movs	r0, r6
 80256fa:	f7fd fe9b 	bl	8023434 <_free_r>
 80256fe:	e7f0      	b.n	80256e2 <_realloc_r+0x42>

08025700 <__swhatbuf_r>:
 8025700:	b570      	push	{r4, r5, r6, lr}
 8025702:	000e      	movs	r6, r1
 8025704:	001d      	movs	r5, r3
 8025706:	230e      	movs	r3, #14
 8025708:	5ec9      	ldrsh	r1, [r1, r3]
 802570a:	0014      	movs	r4, r2
 802570c:	b096      	sub	sp, #88	@ 0x58
 802570e:	2900      	cmp	r1, #0
 8025710:	da0c      	bge.n	802572c <__swhatbuf_r+0x2c>
 8025712:	89b2      	ldrh	r2, [r6, #12]
 8025714:	2380      	movs	r3, #128	@ 0x80
 8025716:	0011      	movs	r1, r2
 8025718:	4019      	ands	r1, r3
 802571a:	421a      	tst	r2, r3
 802571c:	d114      	bne.n	8025748 <__swhatbuf_r+0x48>
 802571e:	2380      	movs	r3, #128	@ 0x80
 8025720:	00db      	lsls	r3, r3, #3
 8025722:	2000      	movs	r0, #0
 8025724:	6029      	str	r1, [r5, #0]
 8025726:	6023      	str	r3, [r4, #0]
 8025728:	b016      	add	sp, #88	@ 0x58
 802572a:	bd70      	pop	{r4, r5, r6, pc}
 802572c:	466a      	mov	r2, sp
 802572e:	f000 f885 	bl	802583c <_fstat_r>
 8025732:	2800      	cmp	r0, #0
 8025734:	dbed      	blt.n	8025712 <__swhatbuf_r+0x12>
 8025736:	23f0      	movs	r3, #240	@ 0xf0
 8025738:	9901      	ldr	r1, [sp, #4]
 802573a:	021b      	lsls	r3, r3, #8
 802573c:	4019      	ands	r1, r3
 802573e:	4b04      	ldr	r3, [pc, #16]	@ (8025750 <__swhatbuf_r+0x50>)
 8025740:	18c9      	adds	r1, r1, r3
 8025742:	424b      	negs	r3, r1
 8025744:	4159      	adcs	r1, r3
 8025746:	e7ea      	b.n	802571e <__swhatbuf_r+0x1e>
 8025748:	2100      	movs	r1, #0
 802574a:	2340      	movs	r3, #64	@ 0x40
 802574c:	e7e9      	b.n	8025722 <__swhatbuf_r+0x22>
 802574e:	46c0      	nop			@ (mov r8, r8)
 8025750:	ffffe000 	.word	0xffffe000

08025754 <__smakebuf_r>:
 8025754:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025756:	2602      	movs	r6, #2
 8025758:	898b      	ldrh	r3, [r1, #12]
 802575a:	0005      	movs	r5, r0
 802575c:	000c      	movs	r4, r1
 802575e:	b085      	sub	sp, #20
 8025760:	4233      	tst	r3, r6
 8025762:	d007      	beq.n	8025774 <__smakebuf_r+0x20>
 8025764:	0023      	movs	r3, r4
 8025766:	3347      	adds	r3, #71	@ 0x47
 8025768:	6023      	str	r3, [r4, #0]
 802576a:	6123      	str	r3, [r4, #16]
 802576c:	2301      	movs	r3, #1
 802576e:	6163      	str	r3, [r4, #20]
 8025770:	b005      	add	sp, #20
 8025772:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025774:	ab03      	add	r3, sp, #12
 8025776:	aa02      	add	r2, sp, #8
 8025778:	f7ff ffc2 	bl	8025700 <__swhatbuf_r>
 802577c:	9f02      	ldr	r7, [sp, #8]
 802577e:	9001      	str	r0, [sp, #4]
 8025780:	0039      	movs	r1, r7
 8025782:	0028      	movs	r0, r5
 8025784:	f7fe fa26 	bl	8023bd4 <_malloc_r>
 8025788:	2800      	cmp	r0, #0
 802578a:	d108      	bne.n	802579e <__smakebuf_r+0x4a>
 802578c:	220c      	movs	r2, #12
 802578e:	5ea3      	ldrsh	r3, [r4, r2]
 8025790:	059a      	lsls	r2, r3, #22
 8025792:	d4ed      	bmi.n	8025770 <__smakebuf_r+0x1c>
 8025794:	2203      	movs	r2, #3
 8025796:	4393      	bics	r3, r2
 8025798:	431e      	orrs	r6, r3
 802579a:	81a6      	strh	r6, [r4, #12]
 802579c:	e7e2      	b.n	8025764 <__smakebuf_r+0x10>
 802579e:	2380      	movs	r3, #128	@ 0x80
 80257a0:	89a2      	ldrh	r2, [r4, #12]
 80257a2:	6020      	str	r0, [r4, #0]
 80257a4:	4313      	orrs	r3, r2
 80257a6:	81a3      	strh	r3, [r4, #12]
 80257a8:	9b03      	ldr	r3, [sp, #12]
 80257aa:	6120      	str	r0, [r4, #16]
 80257ac:	6167      	str	r7, [r4, #20]
 80257ae:	2b00      	cmp	r3, #0
 80257b0:	d00c      	beq.n	80257cc <__smakebuf_r+0x78>
 80257b2:	0028      	movs	r0, r5
 80257b4:	230e      	movs	r3, #14
 80257b6:	5ee1      	ldrsh	r1, [r4, r3]
 80257b8:	f000 f852 	bl	8025860 <_isatty_r>
 80257bc:	2800      	cmp	r0, #0
 80257be:	d005      	beq.n	80257cc <__smakebuf_r+0x78>
 80257c0:	2303      	movs	r3, #3
 80257c2:	89a2      	ldrh	r2, [r4, #12]
 80257c4:	439a      	bics	r2, r3
 80257c6:	3b02      	subs	r3, #2
 80257c8:	4313      	orrs	r3, r2
 80257ca:	81a3      	strh	r3, [r4, #12]
 80257cc:	89a3      	ldrh	r3, [r4, #12]
 80257ce:	9a01      	ldr	r2, [sp, #4]
 80257d0:	4313      	orrs	r3, r2
 80257d2:	81a3      	strh	r3, [r4, #12]
 80257d4:	e7cc      	b.n	8025770 <__smakebuf_r+0x1c>

080257d6 <_raise_r>:
 80257d6:	b570      	push	{r4, r5, r6, lr}
 80257d8:	0004      	movs	r4, r0
 80257da:	000d      	movs	r5, r1
 80257dc:	291f      	cmp	r1, #31
 80257de:	d904      	bls.n	80257ea <_raise_r+0x14>
 80257e0:	2316      	movs	r3, #22
 80257e2:	6003      	str	r3, [r0, #0]
 80257e4:	2001      	movs	r0, #1
 80257e6:	4240      	negs	r0, r0
 80257e8:	bd70      	pop	{r4, r5, r6, pc}
 80257ea:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 80257ec:	2b00      	cmp	r3, #0
 80257ee:	d004      	beq.n	80257fa <_raise_r+0x24>
 80257f0:	008a      	lsls	r2, r1, #2
 80257f2:	189b      	adds	r3, r3, r2
 80257f4:	681a      	ldr	r2, [r3, #0]
 80257f6:	2a00      	cmp	r2, #0
 80257f8:	d108      	bne.n	802580c <_raise_r+0x36>
 80257fa:	0020      	movs	r0, r4
 80257fc:	f000 f854 	bl	80258a8 <_getpid_r>
 8025800:	002a      	movs	r2, r5
 8025802:	0001      	movs	r1, r0
 8025804:	0020      	movs	r0, r4
 8025806:	f000 f83d 	bl	8025884 <_kill_r>
 802580a:	e7ed      	b.n	80257e8 <_raise_r+0x12>
 802580c:	2a01      	cmp	r2, #1
 802580e:	d009      	beq.n	8025824 <_raise_r+0x4e>
 8025810:	1c51      	adds	r1, r2, #1
 8025812:	d103      	bne.n	802581c <_raise_r+0x46>
 8025814:	2316      	movs	r3, #22
 8025816:	6003      	str	r3, [r0, #0]
 8025818:	2001      	movs	r0, #1
 802581a:	e7e5      	b.n	80257e8 <_raise_r+0x12>
 802581c:	2100      	movs	r1, #0
 802581e:	0028      	movs	r0, r5
 8025820:	6019      	str	r1, [r3, #0]
 8025822:	4790      	blx	r2
 8025824:	2000      	movs	r0, #0
 8025826:	e7df      	b.n	80257e8 <_raise_r+0x12>

08025828 <raise>:
 8025828:	b510      	push	{r4, lr}
 802582a:	4b03      	ldr	r3, [pc, #12]	@ (8025838 <raise+0x10>)
 802582c:	0001      	movs	r1, r0
 802582e:	6818      	ldr	r0, [r3, #0]
 8025830:	f7ff ffd1 	bl	80257d6 <_raise_r>
 8025834:	bd10      	pop	{r4, pc}
 8025836:	46c0      	nop			@ (mov r8, r8)
 8025838:	200001fc 	.word	0x200001fc

0802583c <_fstat_r>:
 802583c:	2300      	movs	r3, #0
 802583e:	b570      	push	{r4, r5, r6, lr}
 8025840:	4d06      	ldr	r5, [pc, #24]	@ (802585c <_fstat_r+0x20>)
 8025842:	0004      	movs	r4, r0
 8025844:	0008      	movs	r0, r1
 8025846:	0011      	movs	r1, r2
 8025848:	602b      	str	r3, [r5, #0]
 802584a:	f7df fc51 	bl	80050f0 <_fstat>
 802584e:	1c43      	adds	r3, r0, #1
 8025850:	d103      	bne.n	802585a <_fstat_r+0x1e>
 8025852:	682b      	ldr	r3, [r5, #0]
 8025854:	2b00      	cmp	r3, #0
 8025856:	d000      	beq.n	802585a <_fstat_r+0x1e>
 8025858:	6023      	str	r3, [r4, #0]
 802585a:	bd70      	pop	{r4, r5, r6, pc}
 802585c:	20006984 	.word	0x20006984

08025860 <_isatty_r>:
 8025860:	2300      	movs	r3, #0
 8025862:	b570      	push	{r4, r5, r6, lr}
 8025864:	4d06      	ldr	r5, [pc, #24]	@ (8025880 <_isatty_r+0x20>)
 8025866:	0004      	movs	r4, r0
 8025868:	0008      	movs	r0, r1
 802586a:	602b      	str	r3, [r5, #0]
 802586c:	f7df fc4e 	bl	800510c <_isatty>
 8025870:	1c43      	adds	r3, r0, #1
 8025872:	d103      	bne.n	802587c <_isatty_r+0x1c>
 8025874:	682b      	ldr	r3, [r5, #0]
 8025876:	2b00      	cmp	r3, #0
 8025878:	d000      	beq.n	802587c <_isatty_r+0x1c>
 802587a:	6023      	str	r3, [r4, #0]
 802587c:	bd70      	pop	{r4, r5, r6, pc}
 802587e:	46c0      	nop			@ (mov r8, r8)
 8025880:	20006984 	.word	0x20006984

08025884 <_kill_r>:
 8025884:	2300      	movs	r3, #0
 8025886:	b570      	push	{r4, r5, r6, lr}
 8025888:	4d06      	ldr	r5, [pc, #24]	@ (80258a4 <_kill_r+0x20>)
 802588a:	0004      	movs	r4, r0
 802588c:	0008      	movs	r0, r1
 802588e:	0011      	movs	r1, r2
 8025890:	602b      	str	r3, [r5, #0]
 8025892:	f7df fbcd 	bl	8005030 <_kill>
 8025896:	1c43      	adds	r3, r0, #1
 8025898:	d103      	bne.n	80258a2 <_kill_r+0x1e>
 802589a:	682b      	ldr	r3, [r5, #0]
 802589c:	2b00      	cmp	r3, #0
 802589e:	d000      	beq.n	80258a2 <_kill_r+0x1e>
 80258a0:	6023      	str	r3, [r4, #0]
 80258a2:	bd70      	pop	{r4, r5, r6, pc}
 80258a4:	20006984 	.word	0x20006984

080258a8 <_getpid_r>:
 80258a8:	b510      	push	{r4, lr}
 80258aa:	f7df fbbb 	bl	8005024 <_getpid>
 80258ae:	bd10      	pop	{r4, pc}

080258b0 <_malloc_usable_size_r>:
 80258b0:	1f0b      	subs	r3, r1, #4
 80258b2:	681b      	ldr	r3, [r3, #0]
 80258b4:	1f18      	subs	r0, r3, #4
 80258b6:	2b00      	cmp	r3, #0
 80258b8:	da01      	bge.n	80258be <_malloc_usable_size_r+0xe>
 80258ba:	580b      	ldr	r3, [r1, r0]
 80258bc:	18c0      	adds	r0, r0, r3
 80258be:	4770      	bx	lr

080258c0 <sqrt>:
 80258c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80258c2:	0004      	movs	r4, r0
 80258c4:	000d      	movs	r5, r1
 80258c6:	f000 f84d 	bl	8025964 <__ieee754_sqrt>
 80258ca:	0022      	movs	r2, r4
 80258cc:	0006      	movs	r6, r0
 80258ce:	000f      	movs	r7, r1
 80258d0:	002b      	movs	r3, r5
 80258d2:	0020      	movs	r0, r4
 80258d4:	0029      	movs	r1, r5
 80258d6:	f7dd ff99 	bl	800380c <__aeabi_dcmpun>
 80258da:	2800      	cmp	r0, #0
 80258dc:	d113      	bne.n	8025906 <sqrt+0x46>
 80258de:	2200      	movs	r2, #0
 80258e0:	2300      	movs	r3, #0
 80258e2:	0020      	movs	r0, r4
 80258e4:	0029      	movs	r1, r5
 80258e6:	f7da fdc1 	bl	800046c <__aeabi_dcmplt>
 80258ea:	2800      	cmp	r0, #0
 80258ec:	d00b      	beq.n	8025906 <sqrt+0x46>
 80258ee:	f7fc fec1 	bl	8022674 <__errno>
 80258f2:	2321      	movs	r3, #33	@ 0x21
 80258f4:	2200      	movs	r2, #0
 80258f6:	6003      	str	r3, [r0, #0]
 80258f8:	2300      	movs	r3, #0
 80258fa:	0010      	movs	r0, r2
 80258fc:	0019      	movs	r1, r3
 80258fe:	f7dc fc5b 	bl	80021b8 <__aeabi_ddiv>
 8025902:	0006      	movs	r6, r0
 8025904:	000f      	movs	r7, r1
 8025906:	0030      	movs	r0, r6
 8025908:	0039      	movs	r1, r7
 802590a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0802590c <log10f>:
 802590c:	b570      	push	{r4, r5, r6, lr}
 802590e:	1c05      	adds	r5, r0, #0
 8025910:	f000 f90c 	bl	8025b2c <__ieee754_log10f>
 8025914:	1c29      	adds	r1, r5, #0
 8025916:	1c04      	adds	r4, r0, #0
 8025918:	1c28      	adds	r0, r5, #0
 802591a:	f7db ffbb 	bl	8001894 <__aeabi_fcmpun>
 802591e:	2800      	cmp	r0, #0
 8025920:	d110      	bne.n	8025944 <log10f+0x38>
 8025922:	2100      	movs	r1, #0
 8025924:	1c28      	adds	r0, r5, #0
 8025926:	f7da fde5 	bl	80004f4 <__aeabi_fcmple>
 802592a:	2800      	cmp	r0, #0
 802592c:	d00a      	beq.n	8025944 <log10f+0x38>
 802592e:	2100      	movs	r1, #0
 8025930:	1c28      	adds	r0, r5, #0
 8025932:	f7da fdcf 	bl	80004d4 <__aeabi_fcmpeq>
 8025936:	2800      	cmp	r0, #0
 8025938:	d006      	beq.n	8025948 <log10f+0x3c>
 802593a:	f7fc fe9b 	bl	8022674 <__errno>
 802593e:	2322      	movs	r3, #34	@ 0x22
 8025940:	4c06      	ldr	r4, [pc, #24]	@ (802595c <log10f+0x50>)
 8025942:	6003      	str	r3, [r0, #0]
 8025944:	1c20      	adds	r0, r4, #0
 8025946:	bd70      	pop	{r4, r5, r6, pc}
 8025948:	f7fc fe94 	bl	8022674 <__errno>
 802594c:	2321      	movs	r3, #33	@ 0x21
 802594e:	6003      	str	r3, [r0, #0]
 8025950:	4803      	ldr	r0, [pc, #12]	@ (8025960 <log10f+0x54>)
 8025952:	f7fc fed7 	bl	8022704 <nanf>
 8025956:	1c04      	adds	r4, r0, #0
 8025958:	e7f4      	b.n	8025944 <log10f+0x38>
 802595a:	46c0      	nop			@ (mov r8, r8)
 802595c:	ff800000 	.word	0xff800000
 8025960:	08027e0d 	.word	0x08027e0d

08025964 <__ieee754_sqrt>:
 8025964:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025966:	000a      	movs	r2, r1
 8025968:	000d      	movs	r5, r1
 802596a:	496b      	ldr	r1, [pc, #428]	@ (8025b18 <__ieee754_sqrt+0x1b4>)
 802596c:	0004      	movs	r4, r0
 802596e:	0003      	movs	r3, r0
 8025970:	0008      	movs	r0, r1
 8025972:	b087      	sub	sp, #28
 8025974:	4028      	ands	r0, r5
 8025976:	4288      	cmp	r0, r1
 8025978:	d111      	bne.n	802599e <__ieee754_sqrt+0x3a>
 802597a:	0022      	movs	r2, r4
 802597c:	002b      	movs	r3, r5
 802597e:	0020      	movs	r0, r4
 8025980:	0029      	movs	r1, r5
 8025982:	f7dd f853 	bl	8002a2c <__aeabi_dmul>
 8025986:	0002      	movs	r2, r0
 8025988:	000b      	movs	r3, r1
 802598a:	0020      	movs	r0, r4
 802598c:	0029      	movs	r1, r5
 802598e:	f7dc f84d 	bl	8001a2c <__aeabi_dadd>
 8025992:	0004      	movs	r4, r0
 8025994:	000d      	movs	r5, r1
 8025996:	0020      	movs	r0, r4
 8025998:	0029      	movs	r1, r5
 802599a:	b007      	add	sp, #28
 802599c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 802599e:	2d00      	cmp	r5, #0
 80259a0:	dc11      	bgt.n	80259c6 <__ieee754_sqrt+0x62>
 80259a2:	0069      	lsls	r1, r5, #1
 80259a4:	0849      	lsrs	r1, r1, #1
 80259a6:	4321      	orrs	r1, r4
 80259a8:	d0f5      	beq.n	8025996 <__ieee754_sqrt+0x32>
 80259aa:	2000      	movs	r0, #0
 80259ac:	4285      	cmp	r5, r0
 80259ae:	d010      	beq.n	80259d2 <__ieee754_sqrt+0x6e>
 80259b0:	0022      	movs	r2, r4
 80259b2:	002b      	movs	r3, r5
 80259b4:	0020      	movs	r0, r4
 80259b6:	0029      	movs	r1, r5
 80259b8:	f7dd fb1e 	bl	8002ff8 <__aeabi_dsub>
 80259bc:	0002      	movs	r2, r0
 80259be:	000b      	movs	r3, r1
 80259c0:	f7dc fbfa 	bl	80021b8 <__aeabi_ddiv>
 80259c4:	e7e5      	b.n	8025992 <__ieee754_sqrt+0x2e>
 80259c6:	1528      	asrs	r0, r5, #20
 80259c8:	d115      	bne.n	80259f6 <__ieee754_sqrt+0x92>
 80259ca:	2480      	movs	r4, #128	@ 0x80
 80259cc:	2100      	movs	r1, #0
 80259ce:	0364      	lsls	r4, r4, #13
 80259d0:	e007      	b.n	80259e2 <__ieee754_sqrt+0x7e>
 80259d2:	0ada      	lsrs	r2, r3, #11
 80259d4:	3815      	subs	r0, #21
 80259d6:	055b      	lsls	r3, r3, #21
 80259d8:	2a00      	cmp	r2, #0
 80259da:	d0fa      	beq.n	80259d2 <__ieee754_sqrt+0x6e>
 80259dc:	e7f5      	b.n	80259ca <__ieee754_sqrt+0x66>
 80259de:	0052      	lsls	r2, r2, #1
 80259e0:	3101      	adds	r1, #1
 80259e2:	4222      	tst	r2, r4
 80259e4:	d0fb      	beq.n	80259de <__ieee754_sqrt+0x7a>
 80259e6:	1e4c      	subs	r4, r1, #1
 80259e8:	1b00      	subs	r0, r0, r4
 80259ea:	2420      	movs	r4, #32
 80259ec:	001d      	movs	r5, r3
 80259ee:	1a64      	subs	r4, r4, r1
 80259f0:	40e5      	lsrs	r5, r4
 80259f2:	408b      	lsls	r3, r1
 80259f4:	432a      	orrs	r2, r5
 80259f6:	4949      	ldr	r1, [pc, #292]	@ (8025b1c <__ieee754_sqrt+0x1b8>)
 80259f8:	0312      	lsls	r2, r2, #12
 80259fa:	1844      	adds	r4, r0, r1
 80259fc:	2180      	movs	r1, #128	@ 0x80
 80259fe:	0b12      	lsrs	r2, r2, #12
 8025a00:	0349      	lsls	r1, r1, #13
 8025a02:	4311      	orrs	r1, r2
 8025a04:	07c0      	lsls	r0, r0, #31
 8025a06:	d403      	bmi.n	8025a10 <__ieee754_sqrt+0xac>
 8025a08:	0fda      	lsrs	r2, r3, #31
 8025a0a:	0049      	lsls	r1, r1, #1
 8025a0c:	1851      	adds	r1, r2, r1
 8025a0e:	005b      	lsls	r3, r3, #1
 8025a10:	2500      	movs	r5, #0
 8025a12:	1062      	asrs	r2, r4, #1
 8025a14:	0049      	lsls	r1, r1, #1
 8025a16:	2480      	movs	r4, #128	@ 0x80
 8025a18:	9205      	str	r2, [sp, #20]
 8025a1a:	0fda      	lsrs	r2, r3, #31
 8025a1c:	1852      	adds	r2, r2, r1
 8025a1e:	2016      	movs	r0, #22
 8025a20:	0029      	movs	r1, r5
 8025a22:	005b      	lsls	r3, r3, #1
 8025a24:	03a4      	lsls	r4, r4, #14
 8025a26:	190e      	adds	r6, r1, r4
 8025a28:	4296      	cmp	r6, r2
 8025a2a:	dc02      	bgt.n	8025a32 <__ieee754_sqrt+0xce>
 8025a2c:	1931      	adds	r1, r6, r4
 8025a2e:	1b92      	subs	r2, r2, r6
 8025a30:	192d      	adds	r5, r5, r4
 8025a32:	0fde      	lsrs	r6, r3, #31
 8025a34:	0052      	lsls	r2, r2, #1
 8025a36:	3801      	subs	r0, #1
 8025a38:	1992      	adds	r2, r2, r6
 8025a3a:	005b      	lsls	r3, r3, #1
 8025a3c:	0864      	lsrs	r4, r4, #1
 8025a3e:	2800      	cmp	r0, #0
 8025a40:	d1f1      	bne.n	8025a26 <__ieee754_sqrt+0xc2>
 8025a42:	2620      	movs	r6, #32
 8025a44:	2780      	movs	r7, #128	@ 0x80
 8025a46:	0004      	movs	r4, r0
 8025a48:	9604      	str	r6, [sp, #16]
 8025a4a:	063f      	lsls	r7, r7, #24
 8025a4c:	183e      	adds	r6, r7, r0
 8025a4e:	46b4      	mov	ip, r6
 8025a50:	428a      	cmp	r2, r1
 8025a52:	dc02      	bgt.n	8025a5a <__ieee754_sqrt+0xf6>
 8025a54:	d114      	bne.n	8025a80 <__ieee754_sqrt+0x11c>
 8025a56:	429e      	cmp	r6, r3
 8025a58:	d812      	bhi.n	8025a80 <__ieee754_sqrt+0x11c>
 8025a5a:	4660      	mov	r0, ip
 8025a5c:	4666      	mov	r6, ip
 8025a5e:	19c0      	adds	r0, r0, r7
 8025a60:	9100      	str	r1, [sp, #0]
 8025a62:	2e00      	cmp	r6, #0
 8025a64:	da03      	bge.n	8025a6e <__ieee754_sqrt+0x10a>
 8025a66:	43c6      	mvns	r6, r0
 8025a68:	0ff6      	lsrs	r6, r6, #31
 8025a6a:	198e      	adds	r6, r1, r6
 8025a6c:	9600      	str	r6, [sp, #0]
 8025a6e:	1a52      	subs	r2, r2, r1
 8025a70:	4563      	cmp	r3, ip
 8025a72:	4189      	sbcs	r1, r1
 8025a74:	4249      	negs	r1, r1
 8025a76:	1a52      	subs	r2, r2, r1
 8025a78:	4661      	mov	r1, ip
 8025a7a:	1a5b      	subs	r3, r3, r1
 8025a7c:	9900      	ldr	r1, [sp, #0]
 8025a7e:	19e4      	adds	r4, r4, r7
 8025a80:	0fde      	lsrs	r6, r3, #31
 8025a82:	0052      	lsls	r2, r2, #1
 8025a84:	1992      	adds	r2, r2, r6
 8025a86:	9e04      	ldr	r6, [sp, #16]
 8025a88:	005b      	lsls	r3, r3, #1
 8025a8a:	3e01      	subs	r6, #1
 8025a8c:	087f      	lsrs	r7, r7, #1
 8025a8e:	9604      	str	r6, [sp, #16]
 8025a90:	2e00      	cmp	r6, #0
 8025a92:	d1db      	bne.n	8025a4c <__ieee754_sqrt+0xe8>
 8025a94:	431a      	orrs	r2, r3
 8025a96:	d01f      	beq.n	8025ad8 <__ieee754_sqrt+0x174>
 8025a98:	4e21      	ldr	r6, [pc, #132]	@ (8025b20 <__ieee754_sqrt+0x1bc>)
 8025a9a:	4f22      	ldr	r7, [pc, #136]	@ (8025b24 <__ieee754_sqrt+0x1c0>)
 8025a9c:	6830      	ldr	r0, [r6, #0]
 8025a9e:	6871      	ldr	r1, [r6, #4]
 8025aa0:	683a      	ldr	r2, [r7, #0]
 8025aa2:	687b      	ldr	r3, [r7, #4]
 8025aa4:	9200      	str	r2, [sp, #0]
 8025aa6:	9301      	str	r3, [sp, #4]
 8025aa8:	6832      	ldr	r2, [r6, #0]
 8025aaa:	6873      	ldr	r3, [r6, #4]
 8025aac:	9202      	str	r2, [sp, #8]
 8025aae:	9303      	str	r3, [sp, #12]
 8025ab0:	9a00      	ldr	r2, [sp, #0]
 8025ab2:	9b01      	ldr	r3, [sp, #4]
 8025ab4:	f7dd faa0 	bl	8002ff8 <__aeabi_dsub>
 8025ab8:	0002      	movs	r2, r0
 8025aba:	000b      	movs	r3, r1
 8025abc:	9802      	ldr	r0, [sp, #8]
 8025abe:	9903      	ldr	r1, [sp, #12]
 8025ac0:	f7da fcde 	bl	8000480 <__aeabi_dcmple>
 8025ac4:	2800      	cmp	r0, #0
 8025ac6:	d007      	beq.n	8025ad8 <__ieee754_sqrt+0x174>
 8025ac8:	6830      	ldr	r0, [r6, #0]
 8025aca:	6871      	ldr	r1, [r6, #4]
 8025acc:	683a      	ldr	r2, [r7, #0]
 8025ace:	687b      	ldr	r3, [r7, #4]
 8025ad0:	1c67      	adds	r7, r4, #1
 8025ad2:	d10c      	bne.n	8025aee <__ieee754_sqrt+0x18a>
 8025ad4:	9c04      	ldr	r4, [sp, #16]
 8025ad6:	3501      	adds	r5, #1
 8025ad8:	4a13      	ldr	r2, [pc, #76]	@ (8025b28 <__ieee754_sqrt+0x1c4>)
 8025ada:	106b      	asrs	r3, r5, #1
 8025adc:	189b      	adds	r3, r3, r2
 8025ade:	9a05      	ldr	r2, [sp, #20]
 8025ae0:	07ed      	lsls	r5, r5, #31
 8025ae2:	0864      	lsrs	r4, r4, #1
 8025ae4:	0512      	lsls	r2, r2, #20
 8025ae6:	4325      	orrs	r5, r4
 8025ae8:	0028      	movs	r0, r5
 8025aea:	18d1      	adds	r1, r2, r3
 8025aec:	e751      	b.n	8025992 <__ieee754_sqrt+0x2e>
 8025aee:	f7db ff9d 	bl	8001a2c <__aeabi_dadd>
 8025af2:	6877      	ldr	r7, [r6, #4]
 8025af4:	6836      	ldr	r6, [r6, #0]
 8025af6:	0002      	movs	r2, r0
 8025af8:	000b      	movs	r3, r1
 8025afa:	0030      	movs	r0, r6
 8025afc:	0039      	movs	r1, r7
 8025afe:	f7da fcb5 	bl	800046c <__aeabi_dcmplt>
 8025b02:	2800      	cmp	r0, #0
 8025b04:	d004      	beq.n	8025b10 <__ieee754_sqrt+0x1ac>
 8025b06:	3402      	adds	r4, #2
 8025b08:	4263      	negs	r3, r4
 8025b0a:	4163      	adcs	r3, r4
 8025b0c:	18ed      	adds	r5, r5, r3
 8025b0e:	e7e3      	b.n	8025ad8 <__ieee754_sqrt+0x174>
 8025b10:	2301      	movs	r3, #1
 8025b12:	3401      	adds	r4, #1
 8025b14:	439c      	bics	r4, r3
 8025b16:	e7df      	b.n	8025ad8 <__ieee754_sqrt+0x174>
 8025b18:	7ff00000 	.word	0x7ff00000
 8025b1c:	fffffc01 	.word	0xfffffc01
 8025b20:	080281c8 	.word	0x080281c8
 8025b24:	080281c0 	.word	0x080281c0
 8025b28:	3fe00000 	.word	0x3fe00000

08025b2c <__ieee754_log10f>:
 8025b2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025b2e:	0042      	lsls	r2, r0, #1
 8025b30:	d105      	bne.n	8025b3e <__ieee754_log10f+0x12>
 8025b32:	20cc      	movs	r0, #204	@ 0xcc
 8025b34:	2100      	movs	r1, #0
 8025b36:	0600      	lsls	r0, r0, #24
 8025b38:	f7db f920 	bl	8000d7c <__aeabi_fdiv>
 8025b3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8025b3e:	1e02      	subs	r2, r0, #0
 8025b40:	da04      	bge.n	8025b4c <__ieee754_log10f+0x20>
 8025b42:	1c01      	adds	r1, r0, #0
 8025b44:	f7db fc42 	bl	80013cc <__aeabi_fsub>
 8025b48:	2100      	movs	r1, #0
 8025b4a:	e7f5      	b.n	8025b38 <__ieee754_log10f+0xc>
 8025b4c:	21ff      	movs	r1, #255	@ 0xff
 8025b4e:	05c9      	lsls	r1, r1, #23
 8025b50:	4288      	cmp	r0, r1
 8025b52:	db03      	blt.n	8025b5c <__ieee754_log10f+0x30>
 8025b54:	1c01      	adds	r1, r0, #0
 8025b56:	f7da ff1f 	bl	8000998 <__aeabi_fadd>
 8025b5a:	e7ef      	b.n	8025b3c <__ieee754_log10f+0x10>
 8025b5c:	2380      	movs	r3, #128	@ 0x80
 8025b5e:	2100      	movs	r1, #0
 8025b60:	041b      	lsls	r3, r3, #16
 8025b62:	4298      	cmp	r0, r3
 8025b64:	da06      	bge.n	8025b74 <__ieee754_log10f+0x48>
 8025b66:	2198      	movs	r1, #152	@ 0x98
 8025b68:	05c9      	lsls	r1, r1, #23
 8025b6a:	f7db fad5 	bl	8001118 <__aeabi_fmul>
 8025b6e:	2119      	movs	r1, #25
 8025b70:	0002      	movs	r2, r0
 8025b72:	4249      	negs	r1, r1
 8025b74:	15d3      	asrs	r3, r2, #23
 8025b76:	3b7f      	subs	r3, #127	@ 0x7f
 8025b78:	185b      	adds	r3, r3, r1
 8025b7a:	0fdc      	lsrs	r4, r3, #31
 8025b7c:	0252      	lsls	r2, r2, #9
 8025b7e:	1918      	adds	r0, r3, r4
 8025b80:	0a55      	lsrs	r5, r2, #9
 8025b82:	f7db febd 	bl	8001900 <__aeabi_i2f>
 8025b86:	490c      	ldr	r1, [pc, #48]	@ (8025bb8 <__ieee754_log10f+0x8c>)
 8025b88:	1c06      	adds	r6, r0, #0
 8025b8a:	f7db fac5 	bl	8001118 <__aeabi_fmul>
 8025b8e:	1c07      	adds	r7, r0, #0
 8025b90:	207f      	movs	r0, #127	@ 0x7f
 8025b92:	1b00      	subs	r0, r0, r4
 8025b94:	05c0      	lsls	r0, r0, #23
 8025b96:	4328      	orrs	r0, r5
 8025b98:	f000 f814 	bl	8025bc4 <__ieee754_logf>
 8025b9c:	4907      	ldr	r1, [pc, #28]	@ (8025bbc <__ieee754_log10f+0x90>)
 8025b9e:	f7db fabb 	bl	8001118 <__aeabi_fmul>
 8025ba2:	1c39      	adds	r1, r7, #0
 8025ba4:	f7da fef8 	bl	8000998 <__aeabi_fadd>
 8025ba8:	4905      	ldr	r1, [pc, #20]	@ (8025bc0 <__ieee754_log10f+0x94>)
 8025baa:	1c04      	adds	r4, r0, #0
 8025bac:	1c30      	adds	r0, r6, #0
 8025bae:	f7db fab3 	bl	8001118 <__aeabi_fmul>
 8025bb2:	1c01      	adds	r1, r0, #0
 8025bb4:	1c20      	adds	r0, r4, #0
 8025bb6:	e7ce      	b.n	8025b56 <__ieee754_log10f+0x2a>
 8025bb8:	355427db 	.word	0x355427db
 8025bbc:	3ede5bd9 	.word	0x3ede5bd9
 8025bc0:	3e9a2080 	.word	0x3e9a2080

08025bc4 <__ieee754_logf>:
 8025bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8025bc6:	0043      	lsls	r3, r0, #1
 8025bc8:	b085      	sub	sp, #20
 8025bca:	2b00      	cmp	r3, #0
 8025bcc:	d106      	bne.n	8025bdc <__ieee754_logf+0x18>
 8025bce:	20cc      	movs	r0, #204	@ 0xcc
 8025bd0:	2100      	movs	r1, #0
 8025bd2:	0600      	lsls	r0, r0, #24
 8025bd4:	f7db f8d2 	bl	8000d7c <__aeabi_fdiv>
 8025bd8:	b005      	add	sp, #20
 8025bda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8025bdc:	1e03      	subs	r3, r0, #0
 8025bde:	da04      	bge.n	8025bea <__ieee754_logf+0x26>
 8025be0:	1c01      	adds	r1, r0, #0
 8025be2:	f7db fbf3 	bl	80013cc <__aeabi_fsub>
 8025be6:	2100      	movs	r1, #0
 8025be8:	e7f4      	b.n	8025bd4 <__ieee754_logf+0x10>
 8025bea:	21ff      	movs	r1, #255	@ 0xff
 8025bec:	05c9      	lsls	r1, r1, #23
 8025bee:	4288      	cmp	r0, r1
 8025bf0:	db03      	blt.n	8025bfa <__ieee754_logf+0x36>
 8025bf2:	1c01      	adds	r1, r0, #0
 8025bf4:	f7da fed0 	bl	8000998 <__aeabi_fadd>
 8025bf8:	e7ee      	b.n	8025bd8 <__ieee754_logf+0x14>
 8025bfa:	2280      	movs	r2, #128	@ 0x80
 8025bfc:	2100      	movs	r1, #0
 8025bfe:	0412      	lsls	r2, r2, #16
 8025c00:	4290      	cmp	r0, r2
 8025c02:	da06      	bge.n	8025c12 <__ieee754_logf+0x4e>
 8025c04:	2198      	movs	r1, #152	@ 0x98
 8025c06:	05c9      	lsls	r1, r1, #23
 8025c08:	f7db fa86 	bl	8001118 <__aeabi_fmul>
 8025c0c:	2119      	movs	r1, #25
 8025c0e:	0003      	movs	r3, r0
 8025c10:	4249      	negs	r1, r1
 8025c12:	15da      	asrs	r2, r3, #23
 8025c14:	3a7f      	subs	r2, #127	@ 0x7f
 8025c16:	1852      	adds	r2, r2, r1
 8025c18:	2180      	movs	r1, #128	@ 0x80
 8025c1a:	025b      	lsls	r3, r3, #9
 8025c1c:	0a5e      	lsrs	r6, r3, #9
 8025c1e:	4b74      	ldr	r3, [pc, #464]	@ (8025df0 <__ieee754_logf+0x22c>)
 8025c20:	20fe      	movs	r0, #254	@ 0xfe
 8025c22:	0409      	lsls	r1, r1, #16
 8025c24:	18f3      	adds	r3, r6, r3
 8025c26:	400b      	ands	r3, r1
 8025c28:	21fe      	movs	r1, #254	@ 0xfe
 8025c2a:	0580      	lsls	r0, r0, #22
 8025c2c:	4058      	eors	r0, r3
 8025c2e:	15dd      	asrs	r5, r3, #23
 8025c30:	4330      	orrs	r0, r6
 8025c32:	0589      	lsls	r1, r1, #22
 8025c34:	18ad      	adds	r5, r5, r2
 8025c36:	f7db fbc9 	bl	80013cc <__aeabi_fsub>
 8025c3a:	0032      	movs	r2, r6
 8025c3c:	4b6d      	ldr	r3, [pc, #436]	@ (8025df4 <__ieee754_logf+0x230>)
 8025c3e:	320f      	adds	r2, #15
 8025c40:	1c04      	adds	r4, r0, #0
 8025c42:	421a      	tst	r2, r3
 8025c44:	d145      	bne.n	8025cd2 <__ieee754_logf+0x10e>
 8025c46:	2100      	movs	r1, #0
 8025c48:	f7da fc44 	bl	80004d4 <__aeabi_fcmpeq>
 8025c4c:	2800      	cmp	r0, #0
 8025c4e:	d011      	beq.n	8025c74 <__ieee754_logf+0xb0>
 8025c50:	2000      	movs	r0, #0
 8025c52:	2d00      	cmp	r5, #0
 8025c54:	d0c0      	beq.n	8025bd8 <__ieee754_logf+0x14>
 8025c56:	0028      	movs	r0, r5
 8025c58:	f7db fe52 	bl	8001900 <__aeabi_i2f>
 8025c5c:	4966      	ldr	r1, [pc, #408]	@ (8025df8 <__ieee754_logf+0x234>)
 8025c5e:	1c04      	adds	r4, r0, #0
 8025c60:	f7db fa5a 	bl	8001118 <__aeabi_fmul>
 8025c64:	4965      	ldr	r1, [pc, #404]	@ (8025dfc <__ieee754_logf+0x238>)
 8025c66:	1c05      	adds	r5, r0, #0
 8025c68:	1c20      	adds	r0, r4, #0
 8025c6a:	f7db fa55 	bl	8001118 <__aeabi_fmul>
 8025c6e:	1c01      	adds	r1, r0, #0
 8025c70:	1c28      	adds	r0, r5, #0
 8025c72:	e7bf      	b.n	8025bf4 <__ieee754_logf+0x30>
 8025c74:	4962      	ldr	r1, [pc, #392]	@ (8025e00 <__ieee754_logf+0x23c>)
 8025c76:	1c20      	adds	r0, r4, #0
 8025c78:	f7db fa4e 	bl	8001118 <__aeabi_fmul>
 8025c7c:	1c01      	adds	r1, r0, #0
 8025c7e:	20fc      	movs	r0, #252	@ 0xfc
 8025c80:	0580      	lsls	r0, r0, #22
 8025c82:	f7db fba3 	bl	80013cc <__aeabi_fsub>
 8025c86:	1c21      	adds	r1, r4, #0
 8025c88:	1c06      	adds	r6, r0, #0
 8025c8a:	1c20      	adds	r0, r4, #0
 8025c8c:	f7db fa44 	bl	8001118 <__aeabi_fmul>
 8025c90:	1c01      	adds	r1, r0, #0
 8025c92:	1c30      	adds	r0, r6, #0
 8025c94:	f7db fa40 	bl	8001118 <__aeabi_fmul>
 8025c98:	1c06      	adds	r6, r0, #0
 8025c9a:	2d00      	cmp	r5, #0
 8025c9c:	d101      	bne.n	8025ca2 <__ieee754_logf+0xde>
 8025c9e:	1c31      	adds	r1, r6, #0
 8025ca0:	e079      	b.n	8025d96 <__ieee754_logf+0x1d2>
 8025ca2:	0028      	movs	r0, r5
 8025ca4:	f7db fe2c 	bl	8001900 <__aeabi_i2f>
 8025ca8:	4953      	ldr	r1, [pc, #332]	@ (8025df8 <__ieee754_logf+0x234>)
 8025caa:	1c05      	adds	r5, r0, #0
 8025cac:	f7db fa34 	bl	8001118 <__aeabi_fmul>
 8025cb0:	4952      	ldr	r1, [pc, #328]	@ (8025dfc <__ieee754_logf+0x238>)
 8025cb2:	1c07      	adds	r7, r0, #0
 8025cb4:	1c28      	adds	r0, r5, #0
 8025cb6:	f7db fa2f 	bl	8001118 <__aeabi_fmul>
 8025cba:	1c01      	adds	r1, r0, #0
 8025cbc:	1c30      	adds	r0, r6, #0
 8025cbe:	f7db fb85 	bl	80013cc <__aeabi_fsub>
 8025cc2:	1c21      	adds	r1, r4, #0
 8025cc4:	f7db fb82 	bl	80013cc <__aeabi_fsub>
 8025cc8:	1c01      	adds	r1, r0, #0
 8025cca:	1c38      	adds	r0, r7, #0
 8025ccc:	f7db fb7e 	bl	80013cc <__aeabi_fsub>
 8025cd0:	e782      	b.n	8025bd8 <__ieee754_logf+0x14>
 8025cd2:	2180      	movs	r1, #128	@ 0x80
 8025cd4:	05c9      	lsls	r1, r1, #23
 8025cd6:	f7da fe5f 	bl	8000998 <__aeabi_fadd>
 8025cda:	1c01      	adds	r1, r0, #0
 8025cdc:	1c20      	adds	r0, r4, #0
 8025cde:	f7db f84d 	bl	8000d7c <__aeabi_fdiv>
 8025ce2:	9000      	str	r0, [sp, #0]
 8025ce4:	0028      	movs	r0, r5
 8025ce6:	f7db fe0b 	bl	8001900 <__aeabi_i2f>
 8025cea:	9900      	ldr	r1, [sp, #0]
 8025cec:	9001      	str	r0, [sp, #4]
 8025cee:	1c08      	adds	r0, r1, #0
 8025cf0:	f7db fa12 	bl	8001118 <__aeabi_fmul>
 8025cf4:	4b43      	ldr	r3, [pc, #268]	@ (8025e04 <__ieee754_logf+0x240>)
 8025cf6:	1c01      	adds	r1, r0, #0
 8025cf8:	18f3      	adds	r3, r6, r3
 8025cfa:	9303      	str	r3, [sp, #12]
 8025cfc:	9002      	str	r0, [sp, #8]
 8025cfe:	f7db fa0b 	bl	8001118 <__aeabi_fmul>
 8025d02:	4941      	ldr	r1, [pc, #260]	@ (8025e08 <__ieee754_logf+0x244>)
 8025d04:	1c07      	adds	r7, r0, #0
 8025d06:	f7db fa07 	bl	8001118 <__aeabi_fmul>
 8025d0a:	4940      	ldr	r1, [pc, #256]	@ (8025e0c <__ieee754_logf+0x248>)
 8025d0c:	f7da fe44 	bl	8000998 <__aeabi_fadd>
 8025d10:	1c39      	adds	r1, r7, #0
 8025d12:	f7db fa01 	bl	8001118 <__aeabi_fmul>
 8025d16:	493e      	ldr	r1, [pc, #248]	@ (8025e10 <__ieee754_logf+0x24c>)
 8025d18:	f7da fe3e 	bl	8000998 <__aeabi_fadd>
 8025d1c:	1c39      	adds	r1, r7, #0
 8025d1e:	f7db f9fb 	bl	8001118 <__aeabi_fmul>
 8025d22:	493c      	ldr	r1, [pc, #240]	@ (8025e14 <__ieee754_logf+0x250>)
 8025d24:	f7da fe38 	bl	8000998 <__aeabi_fadd>
 8025d28:	9902      	ldr	r1, [sp, #8]
 8025d2a:	f7db f9f5 	bl	8001118 <__aeabi_fmul>
 8025d2e:	493a      	ldr	r1, [pc, #232]	@ (8025e18 <__ieee754_logf+0x254>)
 8025d30:	9002      	str	r0, [sp, #8]
 8025d32:	1c38      	adds	r0, r7, #0
 8025d34:	f7db f9f0 	bl	8001118 <__aeabi_fmul>
 8025d38:	4938      	ldr	r1, [pc, #224]	@ (8025e1c <__ieee754_logf+0x258>)
 8025d3a:	f7da fe2d 	bl	8000998 <__aeabi_fadd>
 8025d3e:	1c39      	adds	r1, r7, #0
 8025d40:	f7db f9ea 	bl	8001118 <__aeabi_fmul>
 8025d44:	4936      	ldr	r1, [pc, #216]	@ (8025e20 <__ieee754_logf+0x25c>)
 8025d46:	f7da fe27 	bl	8000998 <__aeabi_fadd>
 8025d4a:	1c39      	adds	r1, r7, #0
 8025d4c:	f7db f9e4 	bl	8001118 <__aeabi_fmul>
 8025d50:	1c01      	adds	r1, r0, #0
 8025d52:	9802      	ldr	r0, [sp, #8]
 8025d54:	f7da fe20 	bl	8000998 <__aeabi_fadd>
 8025d58:	4b32      	ldr	r3, [pc, #200]	@ (8025e24 <__ieee754_logf+0x260>)
 8025d5a:	9a03      	ldr	r2, [sp, #12]
 8025d5c:	1b9b      	subs	r3, r3, r6
 8025d5e:	1c07      	adds	r7, r0, #0
 8025d60:	4313      	orrs	r3, r2
 8025d62:	2b00      	cmp	r3, #0
 8025d64:	dd2f      	ble.n	8025dc6 <__ieee754_logf+0x202>
 8025d66:	21fc      	movs	r1, #252	@ 0xfc
 8025d68:	1c20      	adds	r0, r4, #0
 8025d6a:	0589      	lsls	r1, r1, #22
 8025d6c:	f7db f9d4 	bl	8001118 <__aeabi_fmul>
 8025d70:	1c21      	adds	r1, r4, #0
 8025d72:	f7db f9d1 	bl	8001118 <__aeabi_fmul>
 8025d76:	1c01      	adds	r1, r0, #0
 8025d78:	1c06      	adds	r6, r0, #0
 8025d7a:	1c38      	adds	r0, r7, #0
 8025d7c:	f7da fe0c 	bl	8000998 <__aeabi_fadd>
 8025d80:	9900      	ldr	r1, [sp, #0]
 8025d82:	f7db f9c9 	bl	8001118 <__aeabi_fmul>
 8025d86:	1c07      	adds	r7, r0, #0
 8025d88:	2d00      	cmp	r5, #0
 8025d8a:	d106      	bne.n	8025d9a <__ieee754_logf+0x1d6>
 8025d8c:	1c01      	adds	r1, r0, #0
 8025d8e:	1c30      	adds	r0, r6, #0
 8025d90:	f7db fb1c 	bl	80013cc <__aeabi_fsub>
 8025d94:	1c01      	adds	r1, r0, #0
 8025d96:	1c20      	adds	r0, r4, #0
 8025d98:	e798      	b.n	8025ccc <__ieee754_logf+0x108>
 8025d9a:	4917      	ldr	r1, [pc, #92]	@ (8025df8 <__ieee754_logf+0x234>)
 8025d9c:	9801      	ldr	r0, [sp, #4]
 8025d9e:	f7db f9bb 	bl	8001118 <__aeabi_fmul>
 8025da2:	4916      	ldr	r1, [pc, #88]	@ (8025dfc <__ieee754_logf+0x238>)
 8025da4:	1c05      	adds	r5, r0, #0
 8025da6:	9801      	ldr	r0, [sp, #4]
 8025da8:	f7db f9b6 	bl	8001118 <__aeabi_fmul>
 8025dac:	1c39      	adds	r1, r7, #0
 8025dae:	f7da fdf3 	bl	8000998 <__aeabi_fadd>
 8025db2:	1c01      	adds	r1, r0, #0
 8025db4:	1c30      	adds	r0, r6, #0
 8025db6:	f7db fb09 	bl	80013cc <__aeabi_fsub>
 8025dba:	1c21      	adds	r1, r4, #0
 8025dbc:	f7db fb06 	bl	80013cc <__aeabi_fsub>
 8025dc0:	1c01      	adds	r1, r0, #0
 8025dc2:	1c28      	adds	r0, r5, #0
 8025dc4:	e782      	b.n	8025ccc <__ieee754_logf+0x108>
 8025dc6:	1c01      	adds	r1, r0, #0
 8025dc8:	1c20      	adds	r0, r4, #0
 8025dca:	f7db faff 	bl	80013cc <__aeabi_fsub>
 8025dce:	9900      	ldr	r1, [sp, #0]
 8025dd0:	f7db f9a2 	bl	8001118 <__aeabi_fmul>
 8025dd4:	1c06      	adds	r6, r0, #0
 8025dd6:	2d00      	cmp	r5, #0
 8025dd8:	d100      	bne.n	8025ddc <__ieee754_logf+0x218>
 8025dda:	e760      	b.n	8025c9e <__ieee754_logf+0xda>
 8025ddc:	4906      	ldr	r1, [pc, #24]	@ (8025df8 <__ieee754_logf+0x234>)
 8025dde:	9801      	ldr	r0, [sp, #4]
 8025de0:	f7db f99a 	bl	8001118 <__aeabi_fmul>
 8025de4:	4905      	ldr	r1, [pc, #20]	@ (8025dfc <__ieee754_logf+0x238>)
 8025de6:	1c05      	adds	r5, r0, #0
 8025de8:	9801      	ldr	r0, [sp, #4]
 8025dea:	f7db f995 	bl	8001118 <__aeabi_fmul>
 8025dee:	e7e0      	b.n	8025db2 <__ieee754_logf+0x1ee>
 8025df0:	004afb20 	.word	0x004afb20
 8025df4:	007ffff0 	.word	0x007ffff0
 8025df8:	3f317180 	.word	0x3f317180
 8025dfc:	3717f7d1 	.word	0x3717f7d1
 8025e00:	3eaaaaab 	.word	0x3eaaaaab
 8025e04:	ffcf5c30 	.word	0xffcf5c30
 8025e08:	3e178897 	.word	0x3e178897
 8025e0c:	3e3a3325 	.word	0x3e3a3325
 8025e10:	3e924925 	.word	0x3e924925
 8025e14:	3f2aaaab 	.word	0x3f2aaaab
 8025e18:	3e1cd04f 	.word	0x3e1cd04f
 8025e1c:	3e638e29 	.word	0x3e638e29
 8025e20:	3ecccccd 	.word	0x3ecccccd
 8025e24:	0035c288 	.word	0x0035c288

08025e28 <_init>:
 8025e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025e2a:	46c0      	nop			@ (mov r8, r8)
 8025e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025e2e:	bc08      	pop	{r3}
 8025e30:	469e      	mov	lr, r3
 8025e32:	4770      	bx	lr

08025e34 <_fini>:
 8025e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8025e36:	46c0      	nop			@ (mov r8, r8)
 8025e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8025e3a:	bc08      	pop	{r3}
 8025e3c:	469e      	mov	lr, r3
 8025e3e:	4770      	bx	lr

08025e40 <__FLASH_Program_Fast_veneer>:
 8025e40:	b401      	push	{r0}
 8025e42:	4802      	ldr	r0, [pc, #8]	@ (8025e4c <__FLASH_Program_Fast_veneer+0xc>)
 8025e44:	4684      	mov	ip, r0
 8025e46:	bc01      	pop	{r0}
 8025e48:	4760      	bx	ip
 8025e4a:	bf00      	nop
 8025e4c:	2000024d 	.word	0x2000024d

Disassembly of section .data:

20000000 <SystemCoreClock>:
20000000:	003d0900                                ..=.

20000004 <g_err_line>:
20000004:	ffffffff                                ....

20000008 <g_slot>:
20000008:	00000001                                ....

2000000c <g_next_line>:
2000000c:	0000000a                                ....

20000010 <g_step>:
20000010:	0000000a                                ....

20000014 <s_vdda_actual>:
20000014:	40533333                                33S@

20000018 <bme280_addr>:
20000018:	000000ec                                ....

2000001c <s_last_dbfs>:
2000001c:	bf800000                                ....

20000020 <uwTickPrio>:
20000020:	00000004                                ....

20000024 <uwTickFreq>:
20000024:	00000001                                ....

20000028 <_ux_system_slave_class_cdc_acm_name>:
20000028:	735f7875 6576616c 616c635f 635f7373     ux_slave_class_c
20000038:	615f6364 00006d63                       dc_acm..

20000040 <_ux_system_endpoint_descriptor_structure>:
20000040:	01010101 00000102                       ........

20000048 <_ux_system_device_descriptor_structure>:
20000048:	01020101 02010101 01010202 00000101     ................

20000058 <_ux_system_configuration_descriptor_structure>:
20000058:	01020101 01010101                       ........

20000060 <_ux_system_interface_descriptor_structure>:
20000060:	01010101 01010101 00000001              ............

2000006c <_ux_system_bos_descriptor_structure>:
2000006c:	01020101                                ....

20000070 <UserClassInstance>:
20000070:	00000002 00000000 00000000              ............

2000007c <pDevFrameWorkDesc_FS>:
2000007c:	20006590                                .e. 

20000080 <pDevFrameWorkDesc_HS>:
20000080:	20006658                                Xf. 

20000084 <__sglue>:
20000084:	00000000 00000003 20006848              ........Hh. 

20000090 <__global_locale>:
20000090:	00000043 00000000 00000000 00000000     C...............
	...
200000b0:	00000043 00000000 00000000 00000000     C...............
	...
200000d0:	00000043 00000000 00000000 00000000     C...............
	...
200000f0:	00000043 00000000 00000000 00000000     C...............
	...
20000110:	00000043 00000000 00000000 00000000     C...............
	...
20000130:	00000043 00000000 00000000 00000000     C...............
	...
20000150:	00000043 00000000 00000000 00000000     C...............
	...
20000170:	0802469d 08023cd5 00000000 08027fc0     .F...<..........
20000180:	08027d20 08027e0d 08027e0d 08027e0d      }...~...~...~..
20000190:	08027e0d 08027e0d 08027e0d 08027e0d     .~...~...~...~..
200001a0:	08027e0d 08027e0d ffffffff ffffffff     .~...~..........
200001b0:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
200001d8:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200001fc <_impure_ptr>:
200001fc:	20000200                                ... 

20000200 <_impure_data>:
20000200:	00000000 20006848 200068b0 20006918     ....Hh. .h. .i. 
	...

2000024c <FLASH_Program_Fast>:
  * @param  Address Specifies the address to be programmed.
  * @param  DataAddress Specifies the address where the data are stored.
  * @retval None
  */
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
{
2000024c:	b580      	push	{r7, lr}
2000024e:	b088      	sub	sp, #32
20000250:	af00      	add	r7, sp, #0
20000252:	6078      	str	r0, [r7, #4]
20000254:	6039      	str	r1, [r7, #0]
  uint8_t index = 0;
20000256:	231f      	movs	r3, #31
20000258:	18fb      	adds	r3, r7, r3
2000025a:	2200      	movs	r2, #0
2000025c:	701a      	strb	r2, [r3, #0]
  uint32_t dest = Address;
2000025e:	687b      	ldr	r3, [r7, #4]
20000260:	61bb      	str	r3, [r7, #24]
  uint32_t src = DataAddress;
20000262:	683b      	ldr	r3, [r7, #0]
20000264:	617b      	str	r3, [r7, #20]
  uint32_t primask_bit;

  /* Set FSTPG bit */
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
20000266:	4b1a      	ldr	r3, [pc, #104]	@ (200002d0 <FLASH_Program_Fast+0x84>)
20000268:	695a      	ldr	r2, [r3, #20]
2000026a:	4b19      	ldr	r3, [pc, #100]	@ (200002d0 <FLASH_Program_Fast+0x84>)
2000026c:	2180      	movs	r1, #128	@ 0x80
2000026e:	02c9      	lsls	r1, r1, #11
20000270:	430a      	orrs	r2, r1
20000272:	615a      	str	r2, [r3, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
20000274:	f3ef 8310 	mrs	r3, PRIMASK
20000278:	60fb      	str	r3, [r7, #12]
  return(result);
2000027a:	68fb      	ldr	r3, [r7, #12]

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
2000027c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
2000027e:	b672      	cpsid	i
}
20000280:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();

  /* Fast Program : 64 words */
  while (index < 64U)
20000282:	e00f      	b.n	200002a4 <FLASH_Program_Fast+0x58>
  {
    *(uint32_t *)dest = *(uint32_t *)src;
20000284:	697a      	ldr	r2, [r7, #20]
20000286:	69bb      	ldr	r3, [r7, #24]
20000288:	6812      	ldr	r2, [r2, #0]
2000028a:	601a      	str	r2, [r3, #0]
    src += 4U;
2000028c:	697b      	ldr	r3, [r7, #20]
2000028e:	3304      	adds	r3, #4
20000290:	617b      	str	r3, [r7, #20]
    dest += 4U;
20000292:	69bb      	ldr	r3, [r7, #24]
20000294:	3304      	adds	r3, #4
20000296:	61bb      	str	r3, [r7, #24]
    index++;
20000298:	211f      	movs	r1, #31
2000029a:	187b      	adds	r3, r7, r1
2000029c:	781a      	ldrb	r2, [r3, #0]
2000029e:	187b      	adds	r3, r7, r1
200002a0:	3201      	adds	r2, #1
200002a2:	701a      	strb	r2, [r3, #0]
  while (index < 64U)
200002a4:	231f      	movs	r3, #31
200002a6:	18fb      	adds	r3, r7, r3
200002a8:	781b      	ldrb	r3, [r3, #0]
200002aa:	2b3f      	cmp	r3, #63	@ 0x3f
200002ac:	d9ea      	bls.n	20000284 <FLASH_Program_Fast+0x38>
  }

  /* wait for BSY1 in order to be sure that flash operation is ended befoire
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while ((FLASH->SR & FLASH_SR_BSY1) != 0x00U)
200002ae:	46c0      	nop			@ (mov r8, r8)
200002b0:	4b07      	ldr	r3, [pc, #28]	@ (200002d0 <FLASH_Program_Fast+0x84>)
200002b2:	691a      	ldr	r2, [r3, #16]
200002b4:	2380      	movs	r3, #128	@ 0x80
200002b6:	025b      	lsls	r3, r3, #9
200002b8:	4013      	ands	r3, r2
200002ba:	d1f9      	bne.n	200002b0 <FLASH_Program_Fast+0x64>
200002bc:	693b      	ldr	r3, [r7, #16]
200002be:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
200002c0:	68bb      	ldr	r3, [r7, #8]
200002c2:	f383 8810 	msr	PRIMASK, r3
}
200002c6:	46c0      	nop			@ (mov r8, r8)
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
200002c8:	46c0      	nop			@ (mov r8, r8)
200002ca:	46bd      	mov	sp, r7
200002cc:	b008      	add	sp, #32
200002ce:	bd80      	pop	{r7, pc}
200002d0:	40022000 	.word	0x40022000
