

================================================================
== Vivado HLS Report for 'popcount'
================================================================
* Date:           Sun Sep  6 16:09:43 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dg_reg
* Solution:       knn_cluster4
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.677 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        6|        6| 60.000 ns | 60.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.02>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_V_read = call i196 @_ssdm_op_Read.ap_auto.i196(i196 %x_V)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 8 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 0)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 9 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln791 = zext i1 %p_Result_s to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 10 'zext' 'zext_ln791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 1)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 11 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i1 %p_Result_1 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 12 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 2)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 13 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln22_1 = zext i1 %p_Result_2 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 14 'zext' 'zext_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22 = add i2 %zext_ln791, %zext_ln22_1" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 15 'add' 'add_ln22' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 16 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_1 = add i2 %add_ln22, %zext_ln22" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 16 'add' 'add_ln22_1' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln22_2 = zext i2 %add_ln22_1 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 17 'zext' 'zext_ln22_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_3 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 3)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 18 'bitselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln22_3 = zext i1 %p_Result_3 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 19 'zext' 'zext_ln22_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Result_4 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 4)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 20 'bitselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln791_1 = zext i1 %p_Result_4 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 21 'zext' 'zext_ln791_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_5 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 5)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 22 'bitselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln791_2 = zext i1 %p_Result_5 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 23 'zext' 'zext_ln791_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_6 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 6)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 24 'bitselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln22_4 = zext i1 %p_Result_6 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 25 'zext' 'zext_ln22_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_2 = add i3 %zext_ln22_2, %zext_ln22_3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 26 'add' 'add_ln22_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_3 = add i2 %zext_ln791_2, %zext_ln22_4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 27 'add' 'add_ln22_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_4 = add i2 %add_ln22_3, %zext_ln791_1" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 28 'add' 'add_ln22_4' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln22_5 = zext i2 %add_ln22_4 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 29 'zext' 'zext_ln22_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%add_ln22_5 = add i3 %zext_ln22_5, %add_ln22_2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 30 'add' 'add_ln22_5' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 7)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 31 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_8 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 8)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 32 'bitselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_Result_9 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 9)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 33 'bitselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_s_44 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 10)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 34 'bitselect' 'p_Result_s_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln791_5 = zext i1 %p_Result_s_44 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 35 'zext' 'zext_ln791_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 11)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 36 'bitselect' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln791_6 = zext i1 %p_Result_10 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 37 'zext' 'zext_ln791_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_11 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 12)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 38 'bitselect' 'p_Result_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln791_7 = zext i1 %p_Result_11 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 39 'zext' 'zext_ln791_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 13)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 40 'bitselect' 'p_Result_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln791_8 = zext i1 %p_Result_12 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 41 'zext' 'zext_ln791_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_13 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 14)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 42 'bitselect' 'p_Result_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln22_8 = zext i1 %p_Result_13 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 43 'zext' 'zext_ln22_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (1.56ns)   --->   "%add_ln22_9 = add i2 %zext_ln791_5, %zext_ln791_6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 44 'add' 'add_ln22_9' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln22_10 = zext i2 %add_ln22_9 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 45 'zext' 'zext_ln22_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_10 = add i2 %zext_ln791_8, %zext_ln22_8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 46 'add' 'add_ln22_10' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 47 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_11 = add i2 %add_ln22_10, %zext_ln791_7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 47 'add' 'add_ln22_11' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln22_11 = zext i2 %add_ln22_11 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 48 'zext' 'zext_ln22_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.56ns)   --->   "%add_ln22_12 = add i3 %zext_ln22_11, %zext_ln22_10" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 49 'add' 'add_ln22_12' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 15)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 50 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%p_Result_15 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 16)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 51 'bitselect' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Result_16 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 17)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 52 'bitselect' 'p_Result_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%p_Result_17 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 18)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 53 'bitselect' 'p_Result_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln791_11 = zext i1 %p_Result_17 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 54 'zext' 'zext_ln791_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_Result_18 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 19)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 55 'bitselect' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln791_12 = zext i1 %p_Result_18 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 56 'zext' 'zext_ln791_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_Result_19 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 20)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 57 'bitselect' 'p_Result_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln791_13 = zext i1 %p_Result_19 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 58 'zext' 'zext_ln791_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_20 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 21)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 59 'bitselect' 'p_Result_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln791_14 = zext i1 %p_Result_20 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 60 'zext' 'zext_ln791_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 22)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 61 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln791_15 = zext i1 %p_Result_21 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 62 'zext' 'zext_ln791_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 23)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 63 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln791_16 = zext i1 %p_Result_22 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 64 'zext' 'zext_ln791_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 24)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 65 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln791_17 = zext i1 %p_Result_23 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 66 'zext' 'zext_ln791_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 25)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 67 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln791_18 = zext i1 %p_Result_24 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 68 'zext' 'zext_ln791_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 26)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 69 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln791_19 = zext i1 %p_Result_25 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 70 'zext' 'zext_ln791_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 27)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 71 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln791_20 = zext i1 %p_Result_26 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 72 'zext' 'zext_ln791_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_27 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 28)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 73 'bitselect' 'p_Result_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln791_21 = zext i1 %p_Result_27 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 74 'zext' 'zext_ln791_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%p_Result_28 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 29)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 75 'bitselect' 'p_Result_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln791_22 = zext i1 %p_Result_28 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 76 'zext' 'zext_ln791_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_29 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 30)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 77 'bitselect' 'p_Result_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln22_15 = zext i1 %p_Result_29 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 78 'zext' 'zext_ln22_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.56ns)   --->   "%add_ln22_17 = add i2 %zext_ln791_11, %zext_ln791_12" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 79 'add' 'add_ln22_17' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln22_17 = zext i2 %add_ln22_17 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 80 'zext' 'zext_ln22_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.56ns)   --->   "%add_ln22_18 = add i2 %zext_ln791_13, %zext_ln791_14" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 81 'add' 'add_ln22_18' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln22_18 = zext i2 %add_ln22_18 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 82 'zext' 'zext_ln22_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.56ns)   --->   "%add_ln22_19 = add i3 %zext_ln22_18, %zext_ln22_17" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 83 'add' 'add_ln22_19' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (1.56ns)   --->   "%add_ln22_21 = add i2 %zext_ln791_15, %zext_ln791_16" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 84 'add' 'add_ln22_21' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln22_20 = zext i2 %add_ln22_21 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 85 'zext' 'zext_ln22_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (1.56ns)   --->   "%add_ln22_22 = add i2 %zext_ln791_17, %zext_ln791_18" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 86 'add' 'add_ln22_22' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln22_21 = zext i2 %add_ln22_22 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 87 'zext' 'zext_ln22_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (1.56ns)   --->   "%add_ln22_23 = add i3 %zext_ln22_21, %zext_ln22_20" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 88 'add' 'add_ln22_23' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln22_22 = zext i3 %add_ln22_23 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 89 'zext' 'zext_ln22_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.56ns)   --->   "%add_ln22_24 = add i2 %zext_ln791_19, %zext_ln791_20" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 90 'add' 'add_ln22_24' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln22_23 = zext i2 %add_ln22_24 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 91 'zext' 'zext_ln22_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_25 = add i2 %zext_ln791_22, %zext_ln22_15" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 92 'add' 'add_ln22_25' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 93 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_26 = add i2 %add_ln22_25, %zext_ln791_21" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 93 'add' 'add_ln22_26' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln22_24 = zext i2 %add_ln22_26 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 94 'zext' 'zext_ln22_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (1.56ns)   --->   "%add_ln22_27 = add i3 %zext_ln22_24, %zext_ln22_23" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 95 'add' 'add_ln22_27' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln22_25 = zext i3 %add_ln22_27 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 96 'zext' 'zext_ln22_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.65ns)   --->   "%add_ln22_28 = add i4 %zext_ln22_25, %zext_ln22_22" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 97 'add' 'add_ln22_28' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%p_Result_30 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 31)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 98 'bitselect' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%p_Result_31 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 32)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 99 'bitselect' 'p_Result_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%p_Result_32 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 33)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 100 'bitselect' 'p_Result_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%p_Result_33 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 34)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 101 'bitselect' 'p_Result_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln791_25 = zext i1 %p_Result_33 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 102 'zext' 'zext_ln791_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_34 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 35)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 103 'bitselect' 'p_Result_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln791_26 = zext i1 %p_Result_34 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 104 'zext' 'zext_ln791_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_Result_35 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 36)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 105 'bitselect' 'p_Result_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln791_27 = zext i1 %p_Result_35 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 106 'zext' 'zext_ln791_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_36 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 37)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 107 'bitselect' 'p_Result_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln791_28 = zext i1 %p_Result_36 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 108 'zext' 'zext_ln791_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%p_Result_37 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 38)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 109 'bitselect' 'p_Result_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln791_29 = zext i1 %p_Result_37 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 110 'zext' 'zext_ln791_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%p_Result_38 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 39)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 111 'bitselect' 'p_Result_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln791_30 = zext i1 %p_Result_38 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 112 'zext' 'zext_ln791_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%p_Result_39 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 40)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 113 'bitselect' 'p_Result_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln791_31 = zext i1 %p_Result_39 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 114 'zext' 'zext_ln791_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%p_Result_40 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 41)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 115 'bitselect' 'p_Result_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln791_32 = zext i1 %p_Result_40 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 116 'zext' 'zext_ln791_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%p_Result_41 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 42)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 117 'bitselect' 'p_Result_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln791_33 = zext i1 %p_Result_41 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 118 'zext' 'zext_ln791_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_Result_42 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 43)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 119 'bitselect' 'p_Result_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln791_34 = zext i1 %p_Result_42 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 120 'zext' 'zext_ln791_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_Result_43 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 44)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 121 'bitselect' 'p_Result_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln791_35 = zext i1 %p_Result_43 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 122 'zext' 'zext_ln791_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%p_Result_44 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 45)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 123 'bitselect' 'p_Result_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln791_36 = zext i1 %p_Result_44 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 124 'zext' 'zext_ln791_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%p_Result_45 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 46)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 125 'bitselect' 'p_Result_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln791_37 = zext i1 %p_Result_45 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 126 'zext' 'zext_ln791_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_46 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 47)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 127 'bitselect' 'p_Result_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln791_38 = zext i1 %p_Result_46 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 128 'zext' 'zext_ln791_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%p_Result_47 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 48)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 129 'bitselect' 'p_Result_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln791_39 = zext i1 %p_Result_47 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 130 'zext' 'zext_ln791_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%p_Result_48 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 49)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 131 'bitselect' 'p_Result_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln791_40 = zext i1 %p_Result_48 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 132 'zext' 'zext_ln791_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%p_Result_49 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 50)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 133 'bitselect' 'p_Result_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln791_41 = zext i1 %p_Result_49 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 134 'zext' 'zext_ln791_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_Result_50 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 51)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 135 'bitselect' 'p_Result_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln791_42 = zext i1 %p_Result_50 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 136 'zext' 'zext_ln791_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_Result_51 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 52)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 137 'bitselect' 'p_Result_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln791_43 = zext i1 %p_Result_51 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 138 'zext' 'zext_ln791_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_Result_52 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 53)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 139 'bitselect' 'p_Result_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln791_44 = zext i1 %p_Result_52 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 140 'zext' 'zext_ln791_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_Result_53 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 54)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 141 'bitselect' 'p_Result_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln791_45 = zext i1 %p_Result_53 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 142 'zext' 'zext_ln791_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_Result_54 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 55)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 143 'bitselect' 'p_Result_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln791_46 = zext i1 %p_Result_54 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 144 'zext' 'zext_ln791_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_Result_55 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 56)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 145 'bitselect' 'p_Result_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln791_47 = zext i1 %p_Result_55 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 146 'zext' 'zext_ln791_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_Result_56 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 57)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 147 'bitselect' 'p_Result_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln791_48 = zext i1 %p_Result_56 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 148 'zext' 'zext_ln791_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_Result_57 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 58)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 149 'bitselect' 'p_Result_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln791_49 = zext i1 %p_Result_57 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 150 'zext' 'zext_ln791_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%p_Result_58 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 59)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 151 'bitselect' 'p_Result_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln791_50 = zext i1 %p_Result_58 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 152 'zext' 'zext_ln791_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%p_Result_59 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 60)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 153 'bitselect' 'p_Result_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln791_51 = zext i1 %p_Result_59 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 154 'zext' 'zext_ln791_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%p_Result_60 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 61)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 155 'bitselect' 'p_Result_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln791_52 = zext i1 %p_Result_60 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 156 'zext' 'zext_ln791_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%p_Result_61 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 62)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 157 'bitselect' 'p_Result_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln22_29 = zext i1 %p_Result_61 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 158 'zext' 'zext_ln22_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (1.56ns)   --->   "%add_ln22_33 = add i2 %zext_ln791_25, %zext_ln791_26" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 159 'add' 'add_ln22_33' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln22_31 = zext i2 %add_ln22_33 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 160 'zext' 'zext_ln22_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (1.56ns)   --->   "%add_ln22_34 = add i2 %zext_ln791_27, %zext_ln791_28" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 161 'add' 'add_ln22_34' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln22_32 = zext i2 %add_ln22_34 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 162 'zext' 'zext_ln22_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.56ns)   --->   "%add_ln22_35 = add i3 %zext_ln22_32, %zext_ln22_31" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 163 'add' 'add_ln22_35' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (1.56ns)   --->   "%add_ln22_37 = add i2 %zext_ln791_29, %zext_ln791_30" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 164 'add' 'add_ln22_37' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln22_34 = zext i2 %add_ln22_37 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 165 'zext' 'zext_ln22_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.56ns)   --->   "%add_ln22_38 = add i2 %zext_ln791_31, %zext_ln791_32" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 166 'add' 'add_ln22_38' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln22_35 = zext i2 %add_ln22_38 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 167 'zext' 'zext_ln22_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (1.56ns)   --->   "%add_ln22_39 = add i3 %zext_ln22_35, %zext_ln22_34" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 168 'add' 'add_ln22_39' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln22_36 = zext i3 %add_ln22_39 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 169 'zext' 'zext_ln22_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (1.56ns)   --->   "%add_ln22_40 = add i2 %zext_ln791_33, %zext_ln791_34" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 170 'add' 'add_ln22_40' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln22_37 = zext i2 %add_ln22_40 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 171 'zext' 'zext_ln22_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (1.56ns)   --->   "%add_ln22_41 = add i2 %zext_ln791_35, %zext_ln791_36" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 172 'add' 'add_ln22_41' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln22_38 = zext i2 %add_ln22_41 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 173 'zext' 'zext_ln22_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (1.56ns)   --->   "%add_ln22_42 = add i3 %zext_ln22_38, %zext_ln22_37" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 174 'add' 'add_ln22_42' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln22_39 = zext i3 %add_ln22_42 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 175 'zext' 'zext_ln22_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (1.65ns)   --->   "%add_ln22_43 = add i4 %zext_ln22_39, %zext_ln22_36" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 176 'add' 'add_ln22_43' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (1.56ns)   --->   "%add_ln22_45 = add i2 %zext_ln791_37, %zext_ln791_38" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 177 'add' 'add_ln22_45' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln22_41 = zext i2 %add_ln22_45 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 178 'zext' 'zext_ln22_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.56ns)   --->   "%add_ln22_46 = add i2 %zext_ln791_39, %zext_ln791_40" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 179 'add' 'add_ln22_46' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln22_42 = zext i2 %add_ln22_46 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 180 'zext' 'zext_ln22_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (1.56ns)   --->   "%add_ln22_47 = add i3 %zext_ln22_42, %zext_ln22_41" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 181 'add' 'add_ln22_47' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln22_43 = zext i3 %add_ln22_47 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 182 'zext' 'zext_ln22_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.56ns)   --->   "%add_ln22_48 = add i2 %zext_ln791_41, %zext_ln791_42" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 183 'add' 'add_ln22_48' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln22_44 = zext i2 %add_ln22_48 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 184 'zext' 'zext_ln22_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (1.56ns)   --->   "%add_ln22_49 = add i2 %zext_ln791_43, %zext_ln791_44" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 185 'add' 'add_ln22_49' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln22_45 = zext i2 %add_ln22_49 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 186 'zext' 'zext_ln22_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (1.56ns)   --->   "%add_ln22_50 = add i3 %zext_ln22_45, %zext_ln22_44" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 187 'add' 'add_ln22_50' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln22_46 = zext i3 %add_ln22_50 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 188 'zext' 'zext_ln22_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (1.65ns)   --->   "%add_ln22_51 = add i4 %zext_ln22_46, %zext_ln22_43" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 189 'add' 'add_ln22_51' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln22_47 = zext i4 %add_ln22_51 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 190 'zext' 'zext_ln22_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (1.56ns)   --->   "%add_ln22_52 = add i2 %zext_ln791_45, %zext_ln791_46" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 191 'add' 'add_ln22_52' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln22_48 = zext i2 %add_ln22_52 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 192 'zext' 'zext_ln22_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.56ns)   --->   "%add_ln22_53 = add i2 %zext_ln791_47, %zext_ln791_48" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 193 'add' 'add_ln22_53' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln22_49 = zext i2 %add_ln22_53 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 194 'zext' 'zext_ln22_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (1.56ns)   --->   "%add_ln22_54 = add i3 %zext_ln22_49, %zext_ln22_48" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 195 'add' 'add_ln22_54' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln22_50 = zext i3 %add_ln22_54 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 196 'zext' 'zext_ln22_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.56ns)   --->   "%add_ln22_55 = add i2 %zext_ln791_49, %zext_ln791_50" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 197 'add' 'add_ln22_55' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln22_51 = zext i2 %add_ln22_55 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 198 'zext' 'zext_ln22_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_56 = add i2 %zext_ln791_52, %zext_ln22_29" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 199 'add' 'add_ln22_56' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 200 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_57 = add i2 %add_ln22_56, %zext_ln791_51" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 200 'add' 'add_ln22_57' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln22_52 = zext i2 %add_ln22_57 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 201 'zext' 'zext_ln22_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (1.56ns)   --->   "%add_ln22_58 = add i3 %zext_ln22_52, %zext_ln22_51" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 202 'add' 'add_ln22_58' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln22_53 = zext i3 %add_ln22_58 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 203 'zext' 'zext_ln22_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.65ns)   --->   "%add_ln22_59 = add i4 %zext_ln22_53, %zext_ln22_50" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 204 'add' 'add_ln22_59' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln22_54 = zext i4 %add_ln22_59 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 205 'zext' 'zext_ln22_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.73ns)   --->   "%add_ln22_60 = add i5 %zext_ln22_54, %zext_ln22_47" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 206 'add' 'add_ln22_60' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%p_Result_62 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 63)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 207 'bitselect' 'p_Result_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%p_Result_63 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 64)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 208 'bitselect' 'p_Result_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%p_Result_64 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 65)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 209 'bitselect' 'p_Result_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%p_Result_65 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 66)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 210 'bitselect' 'p_Result_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln791_55 = zext i1 %p_Result_65 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 211 'zext' 'zext_ln791_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%p_Result_66 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 67)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 212 'bitselect' 'p_Result_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln791_56 = zext i1 %p_Result_66 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 213 'zext' 'zext_ln791_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%p_Result_67 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 68)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 214 'bitselect' 'p_Result_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln791_57 = zext i1 %p_Result_67 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 215 'zext' 'zext_ln791_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%p_Result_68 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 69)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 216 'bitselect' 'p_Result_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln791_58 = zext i1 %p_Result_68 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 217 'zext' 'zext_ln791_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%p_Result_69 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 70)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 218 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln791_59 = zext i1 %p_Result_69 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 219 'zext' 'zext_ln791_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%p_Result_70 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 71)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 220 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln791_60 = zext i1 %p_Result_70 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 221 'zext' 'zext_ln791_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%p_Result_71 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 72)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 222 'bitselect' 'p_Result_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln791_61 = zext i1 %p_Result_71 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 223 'zext' 'zext_ln791_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%p_Result_72 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 73)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 224 'bitselect' 'p_Result_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln791_62 = zext i1 %p_Result_72 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 225 'zext' 'zext_ln791_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%p_Result_73 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 74)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 226 'bitselect' 'p_Result_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%zext_ln791_63 = zext i1 %p_Result_73 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 227 'zext' 'zext_ln791_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%p_Result_74 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 75)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 228 'bitselect' 'p_Result_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln791_64 = zext i1 %p_Result_74 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 229 'zext' 'zext_ln791_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%p_Result_75 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 76)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 230 'bitselect' 'p_Result_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln791_65 = zext i1 %p_Result_75 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 231 'zext' 'zext_ln791_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%p_Result_76 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 77)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 232 'bitselect' 'p_Result_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln791_66 = zext i1 %p_Result_76 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 233 'zext' 'zext_ln791_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%p_Result_77 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 78)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 234 'bitselect' 'p_Result_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln791_67 = zext i1 %p_Result_77 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 235 'zext' 'zext_ln791_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%p_Result_78 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 79)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 236 'bitselect' 'p_Result_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln791_68 = zext i1 %p_Result_78 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 237 'zext' 'zext_ln791_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_Result_79 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 80)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 238 'bitselect' 'p_Result_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln791_69 = zext i1 %p_Result_79 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 239 'zext' 'zext_ln791_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_Result_80 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 81)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 240 'bitselect' 'p_Result_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln791_70 = zext i1 %p_Result_80 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 241 'zext' 'zext_ln791_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%p_Result_81 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 82)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 242 'bitselect' 'p_Result_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln791_71 = zext i1 %p_Result_81 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 243 'zext' 'zext_ln791_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%p_Result_82 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 83)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 244 'bitselect' 'p_Result_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln791_72 = zext i1 %p_Result_82 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 245 'zext' 'zext_ln791_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_Result_83 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 84)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 246 'bitselect' 'p_Result_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln791_73 = zext i1 %p_Result_83 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 247 'zext' 'zext_ln791_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_Result_84 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 85)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 248 'bitselect' 'p_Result_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%zext_ln791_74 = zext i1 %p_Result_84 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 249 'zext' 'zext_ln791_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_Result_85 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 86)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 250 'bitselect' 'p_Result_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln791_75 = zext i1 %p_Result_85 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 251 'zext' 'zext_ln791_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%p_Result_86 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 87)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 252 'bitselect' 'p_Result_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln791_76 = zext i1 %p_Result_86 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 253 'zext' 'zext_ln791_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%p_Result_87 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 88)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 254 'bitselect' 'p_Result_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln791_77 = zext i1 %p_Result_87 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 255 'zext' 'zext_ln791_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%p_Result_88 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 89)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 256 'bitselect' 'p_Result_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln791_78 = zext i1 %p_Result_88 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 257 'zext' 'zext_ln791_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%p_Result_89 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 90)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 258 'bitselect' 'p_Result_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln791_79 = zext i1 %p_Result_89 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 259 'zext' 'zext_ln791_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%p_Result_90 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 91)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 260 'bitselect' 'p_Result_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln791_80 = zext i1 %p_Result_90 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 261 'zext' 'zext_ln791_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%p_Result_91 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 92)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 262 'bitselect' 'p_Result_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%zext_ln791_81 = zext i1 %p_Result_91 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 263 'zext' 'zext_ln791_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%p_Result_92 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 93)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 264 'bitselect' 'p_Result_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln791_82 = zext i1 %p_Result_92 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 265 'zext' 'zext_ln791_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%p_Result_93 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 94)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 266 'bitselect' 'p_Result_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%zext_ln791_83 = zext i1 %p_Result_93 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 267 'zext' 'zext_ln791_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%p_Result_94 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 95)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 268 'bitselect' 'p_Result_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln791_84 = zext i1 %p_Result_94 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 269 'zext' 'zext_ln791_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%p_Result_95 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 96)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 270 'bitselect' 'p_Result_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln791_85 = zext i1 %p_Result_95 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 271 'zext' 'zext_ln791_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%p_Result_96 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 97)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 272 'bitselect' 'p_Result_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln791_86 = zext i1 %p_Result_96 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 273 'zext' 'zext_ln791_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%p_Result_97 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 98)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 274 'bitselect' 'p_Result_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%zext_ln791_87 = zext i1 %p_Result_97 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 275 'zext' 'zext_ln791_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%p_Result_98 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 99)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 276 'bitselect' 'p_Result_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%zext_ln791_88 = zext i1 %p_Result_98 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 277 'zext' 'zext_ln791_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%p_Result_99 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 100)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 278 'bitselect' 'p_Result_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln791_89 = zext i1 %p_Result_99 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 279 'zext' 'zext_ln791_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%p_Result_100 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 101)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 280 'bitselect' 'p_Result_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln791_90 = zext i1 %p_Result_100 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 281 'zext' 'zext_ln791_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%p_Result_101 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 102)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 282 'bitselect' 'p_Result_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln791_91 = zext i1 %p_Result_101 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 283 'zext' 'zext_ln791_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%p_Result_102 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 103)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 284 'bitselect' 'p_Result_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%zext_ln791_92 = zext i1 %p_Result_102 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 285 'zext' 'zext_ln791_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%p_Result_103 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 104)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 286 'bitselect' 'p_Result_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln791_93 = zext i1 %p_Result_103 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 287 'zext' 'zext_ln791_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_Result_104 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 105)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 288 'bitselect' 'p_Result_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln791_94 = zext i1 %p_Result_104 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 289 'zext' 'zext_ln791_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_Result_105 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 106)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 290 'bitselect' 'p_Result_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln791_95 = zext i1 %p_Result_105 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 291 'zext' 'zext_ln791_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_Result_106 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 107)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 292 'bitselect' 'p_Result_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln791_96 = zext i1 %p_Result_106 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 293 'zext' 'zext_ln791_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_Result_107 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 108)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 294 'bitselect' 'p_Result_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln791_97 = zext i1 %p_Result_107 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 295 'zext' 'zext_ln791_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_Result_108 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 109)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 296 'bitselect' 'p_Result_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%zext_ln791_98 = zext i1 %p_Result_108 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 297 'zext' 'zext_ln791_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_Result_109 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 110)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 298 'bitselect' 'p_Result_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln791_99 = zext i1 %p_Result_109 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 299 'zext' 'zext_ln791_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_110 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 111)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 300 'bitselect' 'p_Result_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln791_100 = zext i1 %p_Result_110 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 301 'zext' 'zext_ln791_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_111 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 112)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 302 'bitselect' 'p_Result_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln791_101 = zext i1 %p_Result_111 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 303 'zext' 'zext_ln791_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_112 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 113)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 304 'bitselect' 'p_Result_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln791_102 = zext i1 %p_Result_112 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 305 'zext' 'zext_ln791_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_113 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 114)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 306 'bitselect' 'p_Result_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln791_103 = zext i1 %p_Result_113 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 307 'zext' 'zext_ln791_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_114 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 115)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 308 'bitselect' 'p_Result_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln791_104 = zext i1 %p_Result_114 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 309 'zext' 'zext_ln791_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_115 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 116)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 310 'bitselect' 'p_Result_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln791_105 = zext i1 %p_Result_115 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 311 'zext' 'zext_ln791_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_116 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 117)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 312 'bitselect' 'p_Result_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln791_106 = zext i1 %p_Result_116 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 313 'zext' 'zext_ln791_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_117 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 118)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 314 'bitselect' 'p_Result_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%zext_ln791_107 = zext i1 %p_Result_117 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 315 'zext' 'zext_ln791_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%p_Result_118 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 119)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 316 'bitselect' 'p_Result_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln791_108 = zext i1 %p_Result_118 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 317 'zext' 'zext_ln791_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%p_Result_119 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 120)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 318 'bitselect' 'p_Result_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln791_109 = zext i1 %p_Result_119 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 319 'zext' 'zext_ln791_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%p_Result_120 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 121)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 320 'bitselect' 'p_Result_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln791_110 = zext i1 %p_Result_120 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 321 'zext' 'zext_ln791_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%p_Result_121 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 122)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 322 'bitselect' 'p_Result_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln791_111 = zext i1 %p_Result_121 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 323 'zext' 'zext_ln791_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%p_Result_122 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 123)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 324 'bitselect' 'p_Result_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln791_112 = zext i1 %p_Result_122 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 325 'zext' 'zext_ln791_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%p_Result_123 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 124)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 326 'bitselect' 'p_Result_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln791_113 = zext i1 %p_Result_123 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 327 'zext' 'zext_ln791_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%p_Result_124 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 125)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 328 'bitselect' 'p_Result_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln791_114 = zext i1 %p_Result_124 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 329 'zext' 'zext_ln791_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%p_Result_125 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 126)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 330 'bitselect' 'p_Result_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln22_58 = zext i1 %p_Result_125 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 331 'zext' 'zext_ln22_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.56ns)   --->   "%add_ln22_65 = add i2 %zext_ln791_55, %zext_ln791_56" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 332 'add' 'add_ln22_65' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln22_60 = zext i2 %add_ln22_65 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 333 'zext' 'zext_ln22_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (1.56ns)   --->   "%add_ln22_66 = add i2 %zext_ln791_57, %zext_ln791_58" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 334 'add' 'add_ln22_66' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln22_61 = zext i2 %add_ln22_66 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 335 'zext' 'zext_ln22_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (1.56ns)   --->   "%add_ln22_67 = add i3 %zext_ln22_61, %zext_ln22_60" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 336 'add' 'add_ln22_67' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (1.56ns)   --->   "%add_ln22_69 = add i2 %zext_ln791_59, %zext_ln791_60" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 337 'add' 'add_ln22_69' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln22_63 = zext i2 %add_ln22_69 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 338 'zext' 'zext_ln22_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (1.56ns)   --->   "%add_ln22_70 = add i2 %zext_ln791_61, %zext_ln791_62" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 339 'add' 'add_ln22_70' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln22_64 = zext i2 %add_ln22_70 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 340 'zext' 'zext_ln22_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (1.56ns)   --->   "%add_ln22_71 = add i3 %zext_ln22_64, %zext_ln22_63" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 341 'add' 'add_ln22_71' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%zext_ln22_65 = zext i3 %add_ln22_71 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 342 'zext' 'zext_ln22_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (1.56ns)   --->   "%add_ln22_72 = add i2 %zext_ln791_63, %zext_ln791_64" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 343 'add' 'add_ln22_72' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln22_66 = zext i2 %add_ln22_72 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 344 'zext' 'zext_ln22_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (1.56ns)   --->   "%add_ln22_73 = add i2 %zext_ln791_65, %zext_ln791_66" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 345 'add' 'add_ln22_73' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln22_67 = zext i2 %add_ln22_73 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 346 'zext' 'zext_ln22_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (1.56ns)   --->   "%add_ln22_74 = add i3 %zext_ln22_67, %zext_ln22_66" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 347 'add' 'add_ln22_74' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln22_68 = zext i3 %add_ln22_74 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 348 'zext' 'zext_ln22_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (1.65ns)   --->   "%add_ln22_75 = add i4 %zext_ln22_68, %zext_ln22_65" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 349 'add' 'add_ln22_75' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (1.56ns)   --->   "%add_ln22_77 = add i2 %zext_ln791_67, %zext_ln791_68" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 350 'add' 'add_ln22_77' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln22_70 = zext i2 %add_ln22_77 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 351 'zext' 'zext_ln22_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.56ns)   --->   "%add_ln22_78 = add i2 %zext_ln791_69, %zext_ln791_70" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 352 'add' 'add_ln22_78' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln22_71 = zext i2 %add_ln22_78 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 353 'zext' 'zext_ln22_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.56ns)   --->   "%add_ln22_79 = add i3 %zext_ln22_71, %zext_ln22_70" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 354 'add' 'add_ln22_79' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%zext_ln22_72 = zext i3 %add_ln22_79 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 355 'zext' 'zext_ln22_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (1.56ns)   --->   "%add_ln22_80 = add i2 %zext_ln791_71, %zext_ln791_72" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 356 'add' 'add_ln22_80' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%zext_ln22_73 = zext i2 %add_ln22_80 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 357 'zext' 'zext_ln22_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.56ns)   --->   "%add_ln22_81 = add i2 %zext_ln791_73, %zext_ln791_74" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 358 'add' 'add_ln22_81' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%zext_ln22_74 = zext i2 %add_ln22_81 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 359 'zext' 'zext_ln22_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (1.56ns)   --->   "%add_ln22_82 = add i3 %zext_ln22_74, %zext_ln22_73" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 360 'add' 'add_ln22_82' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln22_75 = zext i3 %add_ln22_82 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 361 'zext' 'zext_ln22_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (1.65ns)   --->   "%add_ln22_83 = add i4 %zext_ln22_75, %zext_ln22_72" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 362 'add' 'add_ln22_83' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln22_76 = zext i4 %add_ln22_83 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 363 'zext' 'zext_ln22_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (1.56ns)   --->   "%add_ln22_84 = add i2 %zext_ln791_75, %zext_ln791_76" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 364 'add' 'add_ln22_84' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln22_77 = zext i2 %add_ln22_84 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 365 'zext' 'zext_ln22_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (1.56ns)   --->   "%add_ln22_85 = add i2 %zext_ln791_77, %zext_ln791_78" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 366 'add' 'add_ln22_85' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%zext_ln22_78 = zext i2 %add_ln22_85 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 367 'zext' 'zext_ln22_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (1.56ns)   --->   "%add_ln22_86 = add i3 %zext_ln22_78, %zext_ln22_77" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 368 'add' 'add_ln22_86' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln22_79 = zext i3 %add_ln22_86 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 369 'zext' 'zext_ln22_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (1.56ns)   --->   "%add_ln22_87 = add i2 %zext_ln791_79, %zext_ln791_80" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 370 'add' 'add_ln22_87' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln22_80 = zext i2 %add_ln22_87 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 371 'zext' 'zext_ln22_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (1.56ns)   --->   "%add_ln22_88 = add i2 %zext_ln791_81, %zext_ln791_82" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 372 'add' 'add_ln22_88' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln22_81 = zext i2 %add_ln22_88 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 373 'zext' 'zext_ln22_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.56ns)   --->   "%add_ln22_89 = add i3 %zext_ln22_81, %zext_ln22_80" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 374 'add' 'add_ln22_89' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln22_82 = zext i3 %add_ln22_89 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 375 'zext' 'zext_ln22_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (1.65ns)   --->   "%add_ln22_90 = add i4 %zext_ln22_82, %zext_ln22_79" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 376 'add' 'add_ln22_90' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%zext_ln22_83 = zext i4 %add_ln22_90 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 377 'zext' 'zext_ln22_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (1.73ns)   --->   "%add_ln22_91 = add i5 %zext_ln22_83, %zext_ln22_76" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 378 'add' 'add_ln22_91' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (1.56ns)   --->   "%add_ln22_93 = add i2 %zext_ln791_83, %zext_ln791_84" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 379 'add' 'add_ln22_93' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln22_85 = zext i2 %add_ln22_93 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 380 'zext' 'zext_ln22_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (1.56ns)   --->   "%add_ln22_94 = add i2 %zext_ln791_85, %zext_ln791_86" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 381 'add' 'add_ln22_94' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%zext_ln22_86 = zext i2 %add_ln22_94 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 382 'zext' 'zext_ln22_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (1.56ns)   --->   "%add_ln22_95 = add i3 %zext_ln22_86, %zext_ln22_85" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 383 'add' 'add_ln22_95' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln22_87 = zext i3 %add_ln22_95 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 384 'zext' 'zext_ln22_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.56ns)   --->   "%add_ln22_96 = add i2 %zext_ln791_87, %zext_ln791_88" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 385 'add' 'add_ln22_96' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln22_88 = zext i2 %add_ln22_96 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 386 'zext' 'zext_ln22_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (1.56ns)   --->   "%add_ln22_97 = add i2 %zext_ln791_89, %zext_ln791_90" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 387 'add' 'add_ln22_97' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln22_89 = zext i2 %add_ln22_97 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 388 'zext' 'zext_ln22_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (1.56ns)   --->   "%add_ln22_98 = add i3 %zext_ln22_89, %zext_ln22_88" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 389 'add' 'add_ln22_98' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln22_90 = zext i3 %add_ln22_98 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 390 'zext' 'zext_ln22_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (1.65ns)   --->   "%add_ln22_99 = add i4 %zext_ln22_90, %zext_ln22_87" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 391 'add' 'add_ln22_99' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln22_91 = zext i4 %add_ln22_99 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 392 'zext' 'zext_ln22_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (1.56ns)   --->   "%add_ln22_100 = add i2 %zext_ln791_91, %zext_ln791_92" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 393 'add' 'add_ln22_100' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln22_92 = zext i2 %add_ln22_100 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 394 'zext' 'zext_ln22_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.56ns)   --->   "%add_ln22_101 = add i2 %zext_ln791_93, %zext_ln791_94" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 395 'add' 'add_ln22_101' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln22_93 = zext i2 %add_ln22_101 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 396 'zext' 'zext_ln22_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (1.56ns)   --->   "%add_ln22_102 = add i3 %zext_ln22_93, %zext_ln22_92" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 397 'add' 'add_ln22_102' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%zext_ln22_94 = zext i3 %add_ln22_102 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 398 'zext' 'zext_ln22_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (1.56ns)   --->   "%add_ln22_103 = add i2 %zext_ln791_95, %zext_ln791_96" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 399 'add' 'add_ln22_103' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln22_95 = zext i2 %add_ln22_103 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 400 'zext' 'zext_ln22_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (1.56ns)   --->   "%add_ln22_104 = add i2 %zext_ln791_97, %zext_ln791_98" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 401 'add' 'add_ln22_104' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%zext_ln22_96 = zext i2 %add_ln22_104 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 402 'zext' 'zext_ln22_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (1.56ns)   --->   "%add_ln22_105 = add i3 %zext_ln22_96, %zext_ln22_95" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 403 'add' 'add_ln22_105' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln22_97 = zext i3 %add_ln22_105 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 404 'zext' 'zext_ln22_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (1.65ns)   --->   "%add_ln22_106 = add i4 %zext_ln22_97, %zext_ln22_94" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 405 'add' 'add_ln22_106' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln22_98 = zext i4 %add_ln22_106 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 406 'zext' 'zext_ln22_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (1.73ns)   --->   "%add_ln22_107 = add i5 %zext_ln22_98, %zext_ln22_91" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 407 'add' 'add_ln22_107' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (1.56ns)   --->   "%add_ln22_108 = add i2 %zext_ln791_99, %zext_ln791_100" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 408 'add' 'add_ln22_108' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln22_100 = zext i2 %add_ln22_108 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 409 'zext' 'zext_ln22_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (1.56ns)   --->   "%add_ln22_109 = add i2 %zext_ln791_101, %zext_ln791_102" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 410 'add' 'add_ln22_109' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%zext_ln22_101 = zext i2 %add_ln22_109 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 411 'zext' 'zext_ln22_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (1.56ns)   --->   "%add_ln22_110 = add i3 %zext_ln22_101, %zext_ln22_100" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 412 'add' 'add_ln22_110' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%zext_ln22_102 = zext i3 %add_ln22_110 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 413 'zext' 'zext_ln22_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (1.56ns)   --->   "%add_ln22_111 = add i2 %zext_ln791_103, %zext_ln791_104" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 414 'add' 'add_ln22_111' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln22_103 = zext i2 %add_ln22_111 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 415 'zext' 'zext_ln22_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (1.56ns)   --->   "%add_ln22_112 = add i2 %zext_ln791_105, %zext_ln791_106" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 416 'add' 'add_ln22_112' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln22_104 = zext i2 %add_ln22_112 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 417 'zext' 'zext_ln22_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.56ns)   --->   "%add_ln22_113 = add i3 %zext_ln22_104, %zext_ln22_103" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 418 'add' 'add_ln22_113' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%zext_ln22_105 = zext i3 %add_ln22_113 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 419 'zext' 'zext_ln22_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (1.65ns)   --->   "%add_ln22_114 = add i4 %zext_ln22_105, %zext_ln22_102" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 420 'add' 'add_ln22_114' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln22_106 = zext i4 %add_ln22_114 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 421 'zext' 'zext_ln22_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (1.56ns)   --->   "%add_ln22_115 = add i2 %zext_ln791_107, %zext_ln791_108" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 422 'add' 'add_ln22_115' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln22_107 = zext i2 %add_ln22_115 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 423 'zext' 'zext_ln22_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (1.56ns)   --->   "%add_ln22_116 = add i2 %zext_ln791_109, %zext_ln791_110" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 424 'add' 'add_ln22_116' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%zext_ln22_108 = zext i2 %add_ln22_116 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 425 'zext' 'zext_ln22_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (1.56ns)   --->   "%add_ln22_117 = add i3 %zext_ln22_108, %zext_ln22_107" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 426 'add' 'add_ln22_117' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln22_109 = zext i3 %add_ln22_117 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 427 'zext' 'zext_ln22_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (1.56ns)   --->   "%add_ln22_118 = add i2 %zext_ln791_111, %zext_ln791_112" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 428 'add' 'add_ln22_118' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln22_110 = zext i2 %add_ln22_118 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 429 'zext' 'zext_ln22_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_119 = add i2 %zext_ln791_114, %zext_ln22_58" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 430 'add' 'add_ln22_119' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 431 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_120 = add i2 %add_ln22_119, %zext_ln791_113" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 431 'add' 'add_ln22_120' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln22_111 = zext i2 %add_ln22_120 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 432 'zext' 'zext_ln22_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (1.56ns)   --->   "%add_ln22_121 = add i3 %zext_ln22_111, %zext_ln22_110" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 433 'add' 'add_ln22_121' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln22_112 = zext i3 %add_ln22_121 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 434 'zext' 'zext_ln22_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (1.65ns)   --->   "%add_ln22_122 = add i4 %zext_ln22_112, %zext_ln22_109" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 435 'add' 'add_ln22_122' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln22_113 = zext i4 %add_ln22_122 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 436 'zext' 'zext_ln22_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (1.73ns)   --->   "%add_ln22_123 = add i5 %zext_ln22_113, %zext_ln22_106" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 437 'add' 'add_ln22_123' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%p_Result_126 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 127)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 438 'bitselect' 'p_Result_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%p_Result_127 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 128)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 439 'bitselect' 'p_Result_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%p_Result_128 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 129)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 440 'bitselect' 'p_Result_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%p_Result_129 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 130)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 441 'bitselect' 'p_Result_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln791_117 = zext i1 %p_Result_129 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 442 'zext' 'zext_ln791_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%p_Result_130 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 131)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 443 'bitselect' 'p_Result_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln791_118 = zext i1 %p_Result_130 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 444 'zext' 'zext_ln791_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%p_Result_131 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 132)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 445 'bitselect' 'p_Result_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln791_119 = zext i1 %p_Result_131 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 446 'zext' 'zext_ln791_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%p_Result_132 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 133)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 447 'bitselect' 'p_Result_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%zext_ln791_120 = zext i1 %p_Result_132 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 448 'zext' 'zext_ln791_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%p_Result_133 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 134)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 449 'bitselect' 'p_Result_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln791_121 = zext i1 %p_Result_133 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 450 'zext' 'zext_ln791_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%p_Result_134 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 135)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 451 'bitselect' 'p_Result_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln791_122 = zext i1 %p_Result_134 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 452 'zext' 'zext_ln791_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%p_Result_135 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 136)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 453 'bitselect' 'p_Result_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%zext_ln791_123 = zext i1 %p_Result_135 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 454 'zext' 'zext_ln791_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%p_Result_136 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 137)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 455 'bitselect' 'p_Result_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%zext_ln791_124 = zext i1 %p_Result_136 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 456 'zext' 'zext_ln791_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%p_Result_137 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 138)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 457 'bitselect' 'p_Result_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln791_125 = zext i1 %p_Result_137 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 458 'zext' 'zext_ln791_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%p_Result_138 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 139)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 459 'bitselect' 'p_Result_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln791_126 = zext i1 %p_Result_138 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 460 'zext' 'zext_ln791_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%p_Result_139 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 140)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 461 'bitselect' 'p_Result_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln791_127 = zext i1 %p_Result_139 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 462 'zext' 'zext_ln791_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%p_Result_140 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 141)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 463 'bitselect' 'p_Result_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%zext_ln791_128 = zext i1 %p_Result_140 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 464 'zext' 'zext_ln791_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%p_Result_141 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 142)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 465 'bitselect' 'p_Result_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%zext_ln791_129 = zext i1 %p_Result_141 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 466 'zext' 'zext_ln791_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%p_Result_142 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 143)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 467 'bitselect' 'p_Result_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln791_130 = zext i1 %p_Result_142 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 468 'zext' 'zext_ln791_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%p_Result_143 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 144)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 469 'bitselect' 'p_Result_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%zext_ln791_131 = zext i1 %p_Result_143 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 470 'zext' 'zext_ln791_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%p_Result_144 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 145)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 471 'bitselect' 'p_Result_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%zext_ln791_132 = zext i1 %p_Result_144 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 472 'zext' 'zext_ln791_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_145 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 146)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 473 'bitselect' 'p_Result_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%zext_ln791_133 = zext i1 %p_Result_145 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 474 'zext' 'zext_ln791_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%p_Result_146 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 147)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 475 'bitselect' 'p_Result_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%zext_ln791_134 = zext i1 %p_Result_146 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 476 'zext' 'zext_ln791_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%p_Result_147 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 148)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 477 'bitselect' 'p_Result_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%zext_ln791_135 = zext i1 %p_Result_147 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 478 'zext' 'zext_ln791_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%p_Result_148 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 149)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 479 'bitselect' 'p_Result_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln791_136 = zext i1 %p_Result_148 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 480 'zext' 'zext_ln791_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%p_Result_149 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 150)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 481 'bitselect' 'p_Result_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%zext_ln791_137 = zext i1 %p_Result_149 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 482 'zext' 'zext_ln791_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%p_Result_150 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 151)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 483 'bitselect' 'p_Result_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%zext_ln791_138 = zext i1 %p_Result_150 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 484 'zext' 'zext_ln791_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%p_Result_151 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 152)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 485 'bitselect' 'p_Result_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln791_139 = zext i1 %p_Result_151 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 486 'zext' 'zext_ln791_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%p_Result_152 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 153)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 487 'bitselect' 'p_Result_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%zext_ln791_140 = zext i1 %p_Result_152 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 488 'zext' 'zext_ln791_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%p_Result_153 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 154)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 489 'bitselect' 'p_Result_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%zext_ln791_141 = zext i1 %p_Result_153 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 490 'zext' 'zext_ln791_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%p_Result_154 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 155)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 491 'bitselect' 'p_Result_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%zext_ln791_142 = zext i1 %p_Result_154 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 492 'zext' 'zext_ln791_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%p_Result_155 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 156)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 493 'bitselect' 'p_Result_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%zext_ln791_143 = zext i1 %p_Result_155 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 494 'zext' 'zext_ln791_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%p_Result_156 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 157)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 495 'bitselect' 'p_Result_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln791_144 = zext i1 %p_Result_156 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 496 'zext' 'zext_ln791_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%p_Result_157 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 158)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 497 'bitselect' 'p_Result_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln791_145 = zext i1 %p_Result_157 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 498 'zext' 'zext_ln791_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%p_Result_158 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 159)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 499 'bitselect' 'p_Result_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%zext_ln791_146 = zext i1 %p_Result_158 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 500 'zext' 'zext_ln791_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%p_Result_159 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 160)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 501 'bitselect' 'p_Result_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%zext_ln791_147 = zext i1 %p_Result_159 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 502 'zext' 'zext_ln791_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%p_Result_160 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 161)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 503 'bitselect' 'p_Result_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%zext_ln791_148 = zext i1 %p_Result_160 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 504 'zext' 'zext_ln791_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%p_Result_161 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 162)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 505 'bitselect' 'p_Result_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln791_149 = zext i1 %p_Result_161 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 506 'zext' 'zext_ln791_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%p_Result_162 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 163)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 507 'bitselect' 'p_Result_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%zext_ln791_150 = zext i1 %p_Result_162 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 508 'zext' 'zext_ln791_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%p_Result_163 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 164)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 509 'bitselect' 'p_Result_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%zext_ln791_151 = zext i1 %p_Result_163 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 510 'zext' 'zext_ln791_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%p_Result_164 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 165)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 511 'bitselect' 'p_Result_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln791_152 = zext i1 %p_Result_164 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 512 'zext' 'zext_ln791_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%p_Result_165 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 166)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 513 'bitselect' 'p_Result_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%zext_ln791_153 = zext i1 %p_Result_165 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 514 'zext' 'zext_ln791_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%p_Result_166 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 167)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 515 'bitselect' 'p_Result_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln791_154 = zext i1 %p_Result_166 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 516 'zext' 'zext_ln791_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%p_Result_167 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 168)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 517 'bitselect' 'p_Result_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%zext_ln791_155 = zext i1 %p_Result_167 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 518 'zext' 'zext_ln791_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%p_Result_168 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 169)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 519 'bitselect' 'p_Result_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%zext_ln791_156 = zext i1 %p_Result_168 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 520 'zext' 'zext_ln791_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%p_Result_169 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 170)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 521 'bitselect' 'p_Result_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%zext_ln791_157 = zext i1 %p_Result_169 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 522 'zext' 'zext_ln791_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%p_Result_170 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 171)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 523 'bitselect' 'p_Result_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln791_158 = zext i1 %p_Result_170 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 524 'zext' 'zext_ln791_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%p_Result_171 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 172)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 525 'bitselect' 'p_Result_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%zext_ln791_159 = zext i1 %p_Result_171 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 526 'zext' 'zext_ln791_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%p_Result_172 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 173)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 527 'bitselect' 'p_Result_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln791_160 = zext i1 %p_Result_172 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 528 'zext' 'zext_ln791_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%p_Result_173 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 174)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 529 'bitselect' 'p_Result_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%zext_ln791_161 = zext i1 %p_Result_173 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 530 'zext' 'zext_ln791_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%p_Result_174 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 175)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 531 'bitselect' 'p_Result_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%zext_ln791_162 = zext i1 %p_Result_174 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 532 'zext' 'zext_ln791_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%p_Result_175 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 176)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 533 'bitselect' 'p_Result_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln791_163 = zext i1 %p_Result_175 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 534 'zext' 'zext_ln791_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%p_Result_176 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 177)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 535 'bitselect' 'p_Result_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln791_164 = zext i1 %p_Result_176 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 536 'zext' 'zext_ln791_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_Result_177 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 178)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 537 'bitselect' 'p_Result_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln791_165 = zext i1 %p_Result_177 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 538 'zext' 'zext_ln791_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%p_Result_178 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 179)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 539 'bitselect' 'p_Result_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln791_166 = zext i1 %p_Result_178 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 540 'zext' 'zext_ln791_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%p_Result_179 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 180)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 541 'bitselect' 'p_Result_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%zext_ln791_167 = zext i1 %p_Result_179 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 542 'zext' 'zext_ln791_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%p_Result_180 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 181)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 543 'bitselect' 'p_Result_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%zext_ln791_168 = zext i1 %p_Result_180 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 544 'zext' 'zext_ln791_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%p_Result_181 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 182)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 545 'bitselect' 'p_Result_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%zext_ln791_169 = zext i1 %p_Result_181 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 546 'zext' 'zext_ln791_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%p_Result_182 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 183)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 547 'bitselect' 'p_Result_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%zext_ln791_170 = zext i1 %p_Result_182 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 548 'zext' 'zext_ln791_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%p_Result_183 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 184)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 549 'bitselect' 'p_Result_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln791_171 = zext i1 %p_Result_183 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 550 'zext' 'zext_ln791_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%p_Result_184 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 185)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 551 'bitselect' 'p_Result_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln791_172 = zext i1 %p_Result_184 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 552 'zext' 'zext_ln791_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%p_Result_185 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 186)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 553 'bitselect' 'p_Result_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln791_173 = zext i1 %p_Result_185 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 554 'zext' 'zext_ln791_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%p_Result_186 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 187)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 555 'bitselect' 'p_Result_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln791_174 = zext i1 %p_Result_186 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 556 'zext' 'zext_ln791_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%p_Result_187 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 188)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 557 'bitselect' 'p_Result_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%zext_ln791_175 = zext i1 %p_Result_187 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 558 'zext' 'zext_ln791_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%p_Result_188 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 189)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 559 'bitselect' 'p_Result_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%zext_ln791_176 = zext i1 %p_Result_188 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 560 'zext' 'zext_ln791_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%p_Result_189 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 190)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 561 'bitselect' 'p_Result_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%zext_ln791_177 = zext i1 %p_Result_189 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 562 'zext' 'zext_ln791_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%p_Result_190 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 191)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 563 'bitselect' 'p_Result_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%zext_ln791_178 = zext i1 %p_Result_190 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 564 'zext' 'zext_ln791_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%p_Result_191 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 192)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 565 'bitselect' 'p_Result_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%zext_ln791_179 = zext i1 %p_Result_191 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 566 'zext' 'zext_ln791_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%p_Result_192 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 193)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 567 'bitselect' 'p_Result_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%zext_ln791_180 = zext i1 %p_Result_192 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 568 'zext' 'zext_ln791_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%p_Result_193 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 194)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 569 'bitselect' 'p_Result_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln791_181 = zext i1 %p_Result_193 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 570 'zext' 'zext_ln791_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%p_Result_194 = call i1 @_ssdm_op_BitSelect.i1.i196.i32(i196 %x_V_read, i32 195)" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 571 'bitselect' 'p_Result_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%zext_ln22_118 = zext i1 %p_Result_194 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 572 'zext' 'zext_ln22_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (1.56ns)   --->   "%add_ln22_129 = add i2 %zext_ln791_117, %zext_ln791_118" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 573 'add' 'add_ln22_129' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%zext_ln22_120 = zext i2 %add_ln22_129 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 574 'zext' 'zext_ln22_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (1.56ns)   --->   "%add_ln22_130 = add i2 %zext_ln791_119, %zext_ln791_120" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 575 'add' 'add_ln22_130' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%zext_ln22_121 = zext i2 %add_ln22_130 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 576 'zext' 'zext_ln22_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (1.56ns)   --->   "%add_ln22_131 = add i3 %zext_ln22_121, %zext_ln22_120" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 577 'add' 'add_ln22_131' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (1.56ns)   --->   "%add_ln22_133 = add i2 %zext_ln791_121, %zext_ln791_122" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 578 'add' 'add_ln22_133' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln22_123 = zext i2 %add_ln22_133 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 579 'zext' 'zext_ln22_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (1.56ns)   --->   "%add_ln22_134 = add i2 %zext_ln791_123, %zext_ln791_124" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 580 'add' 'add_ln22_134' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%zext_ln22_124 = zext i2 %add_ln22_134 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 581 'zext' 'zext_ln22_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (1.56ns)   --->   "%add_ln22_135 = add i3 %zext_ln22_124, %zext_ln22_123" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 582 'add' 'add_ln22_135' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%zext_ln22_125 = zext i3 %add_ln22_135 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 583 'zext' 'zext_ln22_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (1.56ns)   --->   "%add_ln22_136 = add i2 %zext_ln791_125, %zext_ln791_126" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 584 'add' 'add_ln22_136' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln22_126 = zext i2 %add_ln22_136 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 585 'zext' 'zext_ln22_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_137 = add i2 %zext_ln791_128, %zext_ln791_129" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 586 'add' 'add_ln22_137' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_138 = add i2 %add_ln22_137, %zext_ln791_127" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 587 'add' 'add_ln22_138' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln22_127 = zext i2 %add_ln22_138 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 588 'zext' 'zext_ln22_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (1.56ns)   --->   "%add_ln22_139 = add i3 %zext_ln22_127, %zext_ln22_126" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 589 'add' 'add_ln22_139' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln22_128 = zext i3 %add_ln22_139 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 590 'zext' 'zext_ln22_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (1.65ns)   --->   "%add_ln22_140 = add i4 %zext_ln22_128, %zext_ln22_125" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 591 'add' 'add_ln22_140' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 592 [1/1] (1.56ns)   --->   "%add_ln22_142 = add i2 %zext_ln791_130, %zext_ln791_131" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 592 'add' 'add_ln22_142' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln22_130 = zext i2 %add_ln22_142 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 593 'zext' 'zext_ln22_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (1.56ns)   --->   "%add_ln22_143 = add i2 %zext_ln791_132, %zext_ln791_133" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 594 'add' 'add_ln22_143' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln22_131 = zext i2 %add_ln22_143 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 595 'zext' 'zext_ln22_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (1.56ns)   --->   "%add_ln22_144 = add i3 %zext_ln22_131, %zext_ln22_130" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 596 'add' 'add_ln22_144' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln22_132 = zext i3 %add_ln22_144 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 597 'zext' 'zext_ln22_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (1.56ns)   --->   "%add_ln22_145 = add i2 %zext_ln791_134, %zext_ln791_135" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 598 'add' 'add_ln22_145' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%zext_ln22_133 = zext i2 %add_ln22_145 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 599 'zext' 'zext_ln22_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_146 = add i2 %zext_ln791_137, %zext_ln791_138" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 600 'add' 'add_ln22_146' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 601 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_147 = add i2 %add_ln22_146, %zext_ln791_136" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 601 'add' 'add_ln22_147' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%zext_ln22_134 = zext i2 %add_ln22_147 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 602 'zext' 'zext_ln22_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.56ns)   --->   "%add_ln22_148 = add i3 %zext_ln22_134, %zext_ln22_133" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 603 'add' 'add_ln22_148' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln22_135 = zext i3 %add_ln22_148 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 604 'zext' 'zext_ln22_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (1.65ns)   --->   "%add_ln22_149 = add i4 %zext_ln22_135, %zext_ln22_132" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 605 'add' 'add_ln22_149' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln22_136 = zext i4 %add_ln22_149 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 606 'zext' 'zext_ln22_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (1.56ns)   --->   "%add_ln22_150 = add i2 %zext_ln791_139, %zext_ln791_140" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 607 'add' 'add_ln22_150' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%zext_ln22_137 = zext i2 %add_ln22_150 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 608 'zext' 'zext_ln22_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (1.56ns)   --->   "%add_ln22_151 = add i2 %zext_ln791_141, %zext_ln791_142" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 609 'add' 'add_ln22_151' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln22_138 = zext i2 %add_ln22_151 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 610 'zext' 'zext_ln22_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (1.56ns)   --->   "%add_ln22_152 = add i3 %zext_ln22_138, %zext_ln22_137" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 611 'add' 'add_ln22_152' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%zext_ln22_139 = zext i3 %add_ln22_152 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 612 'zext' 'zext_ln22_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (1.56ns)   --->   "%add_ln22_153 = add i2 %zext_ln791_143, %zext_ln791_144" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 613 'add' 'add_ln22_153' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%zext_ln22_140 = zext i2 %add_ln22_153 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 614 'zext' 'zext_ln22_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_154 = add i2 %zext_ln791_146, %zext_ln791_147" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 615 'add' 'add_ln22_154' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 616 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_155 = add i2 %add_ln22_154, %zext_ln791_145" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 616 'add' 'add_ln22_155' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%zext_ln22_141 = zext i2 %add_ln22_155 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 617 'zext' 'zext_ln22_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (1.56ns)   --->   "%add_ln22_156 = add i3 %zext_ln22_141, %zext_ln22_140" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 618 'add' 'add_ln22_156' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%zext_ln22_142 = zext i3 %add_ln22_156 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 619 'zext' 'zext_ln22_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (1.65ns)   --->   "%add_ln22_157 = add i4 %zext_ln22_142, %zext_ln22_139" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 620 'add' 'add_ln22_157' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%zext_ln22_143 = zext i4 %add_ln22_157 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 621 'zext' 'zext_ln22_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (1.73ns)   --->   "%add_ln22_158 = add i5 %zext_ln22_143, %zext_ln22_136" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 622 'add' 'add_ln22_158' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (1.56ns)   --->   "%add_ln22_160 = add i2 %zext_ln791_148, %zext_ln791_149" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 623 'add' 'add_ln22_160' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln22_145 = zext i2 %add_ln22_160 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 624 'zext' 'zext_ln22_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (1.56ns)   --->   "%add_ln22_161 = add i2 %zext_ln791_150, %zext_ln791_151" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 625 'add' 'add_ln22_161' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%zext_ln22_146 = zext i2 %add_ln22_161 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 626 'zext' 'zext_ln22_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (1.56ns)   --->   "%add_ln22_162 = add i3 %zext_ln22_146, %zext_ln22_145" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 627 'add' 'add_ln22_162' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%zext_ln22_147 = zext i3 %add_ln22_162 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 628 'zext' 'zext_ln22_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (1.56ns)   --->   "%add_ln22_163 = add i2 %zext_ln791_152, %zext_ln791_153" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 629 'add' 'add_ln22_163' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln22_148 = zext i2 %add_ln22_163 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 630 'zext' 'zext_ln22_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (1.56ns)   --->   "%add_ln22_164 = add i2 %zext_ln791_154, %zext_ln791_155" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 631 'add' 'add_ln22_164' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%zext_ln22_149 = zext i2 %add_ln22_164 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 632 'zext' 'zext_ln22_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (1.56ns)   --->   "%add_ln22_165 = add i3 %zext_ln22_149, %zext_ln22_148" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 633 'add' 'add_ln22_165' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%zext_ln22_150 = zext i3 %add_ln22_165 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 634 'zext' 'zext_ln22_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (1.65ns)   --->   "%add_ln22_166 = add i4 %zext_ln22_150, %zext_ln22_147" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 635 'add' 'add_ln22_166' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%zext_ln22_151 = zext i4 %add_ln22_166 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 636 'zext' 'zext_ln22_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (1.56ns)   --->   "%add_ln22_167 = add i2 %zext_ln791_156, %zext_ln791_157" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 637 'add' 'add_ln22_167' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%zext_ln22_152 = zext i2 %add_ln22_167 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 638 'zext' 'zext_ln22_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (1.56ns)   --->   "%add_ln22_168 = add i2 %zext_ln791_158, %zext_ln791_159" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 639 'add' 'add_ln22_168' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln22_153 = zext i2 %add_ln22_168 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 640 'zext' 'zext_ln22_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (1.56ns)   --->   "%add_ln22_169 = add i3 %zext_ln22_153, %zext_ln22_152" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 641 'add' 'add_ln22_169' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln22_154 = zext i3 %add_ln22_169 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 642 'zext' 'zext_ln22_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (1.56ns)   --->   "%add_ln22_170 = add i2 %zext_ln791_160, %zext_ln791_161" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 643 'add' 'add_ln22_170' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln22_155 = zext i2 %add_ln22_170 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 644 'zext' 'zext_ln22_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_171 = add i2 %zext_ln791_163, %zext_ln791_164" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 645 'add' 'add_ln22_171' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 646 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_172 = add i2 %add_ln22_171, %zext_ln791_162" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 646 'add' 'add_ln22_172' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln22_156 = zext i2 %add_ln22_172 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 647 'zext' 'zext_ln22_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (1.56ns)   --->   "%add_ln22_173 = add i3 %zext_ln22_156, %zext_ln22_155" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 648 'add' 'add_ln22_173' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%zext_ln22_157 = zext i3 %add_ln22_173 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 649 'zext' 'zext_ln22_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (1.65ns)   --->   "%add_ln22_174 = add i4 %zext_ln22_157, %zext_ln22_154" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 650 'add' 'add_ln22_174' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln22_158 = zext i4 %add_ln22_174 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 651 'zext' 'zext_ln22_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (1.73ns)   --->   "%add_ln22_175 = add i5 %zext_ln22_158, %zext_ln22_151" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 652 'add' 'add_ln22_175' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 653 [1/1] (1.56ns)   --->   "%add_ln22_176 = add i2 %zext_ln791_165, %zext_ln791_166" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 653 'add' 'add_ln22_176' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%zext_ln22_160 = zext i2 %add_ln22_176 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 654 'zext' 'zext_ln22_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (1.56ns)   --->   "%add_ln22_177 = add i2 %zext_ln791_167, %zext_ln791_168" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 655 'add' 'add_ln22_177' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%zext_ln22_161 = zext i2 %add_ln22_177 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 656 'zext' 'zext_ln22_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (1.56ns)   --->   "%add_ln22_178 = add i3 %zext_ln22_161, %zext_ln22_160" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 657 'add' 'add_ln22_178' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln22_162 = zext i3 %add_ln22_178 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 658 'zext' 'zext_ln22_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (1.56ns)   --->   "%add_ln22_179 = add i2 %zext_ln791_169, %zext_ln791_170" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 659 'add' 'add_ln22_179' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln22_163 = zext i2 %add_ln22_179 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 660 'zext' 'zext_ln22_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_180 = add i2 %zext_ln791_172, %zext_ln791_173" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 661 'add' 'add_ln22_180' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 662 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_181 = add i2 %add_ln22_180, %zext_ln791_171" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 662 'add' 'add_ln22_181' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln22_164 = zext i2 %add_ln22_181 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 663 'zext' 'zext_ln22_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (1.56ns)   --->   "%add_ln22_182 = add i3 %zext_ln22_164, %zext_ln22_163" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 664 'add' 'add_ln22_182' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%zext_ln22_165 = zext i3 %add_ln22_182 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 665 'zext' 'zext_ln22_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (1.65ns)   --->   "%add_ln22_183 = add i4 %zext_ln22_165, %zext_ln22_162" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 666 'add' 'add_ln22_183' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%zext_ln22_166 = zext i4 %add_ln22_183 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 667 'zext' 'zext_ln22_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (1.56ns)   --->   "%add_ln22_184 = add i2 %zext_ln791_174, %zext_ln791_175" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 668 'add' 'add_ln22_184' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln22_167 = zext i2 %add_ln22_184 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 669 'zext' 'zext_ln22_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (1.56ns)   --->   "%add_ln22_185 = add i2 %zext_ln791_176, %zext_ln791_177" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 670 'add' 'add_ln22_185' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 671 [1/1] (0.00ns)   --->   "%zext_ln22_168 = zext i2 %add_ln22_185 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 671 'zext' 'zext_ln22_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 672 [1/1] (1.56ns)   --->   "%add_ln22_186 = add i3 %zext_ln22_168, %zext_ln22_167" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 672 'add' 'add_ln22_186' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln22_169 = zext i3 %add_ln22_186 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 673 'zext' 'zext_ln22_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (1.56ns)   --->   "%add_ln22_187 = add i2 %zext_ln791_178, %zext_ln791_179" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 674 'add' 'add_ln22_187' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%zext_ln22_170 = zext i2 %add_ln22_187 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 675 'zext' 'zext_ln22_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_188 = add i2 %zext_ln791_181, %zext_ln22_118" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 676 'add' 'add_ln22_188' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 677 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%add_ln22_189 = add i2 %add_ln22_188, %zext_ln791_180" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 677 'add' 'add_ln22_189' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln22_171 = zext i2 %add_ln22_189 to i3" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 678 'zext' 'zext_ln22_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (1.56ns)   --->   "%add_ln22_190 = add i3 %zext_ln22_171, %zext_ln22_170" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 679 'add' 'add_ln22_190' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln22_172 = zext i3 %add_ln22_190 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 680 'zext' 'zext_ln22_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (1.65ns)   --->   "%add_ln22_191 = add i4 %zext_ln22_172, %zext_ln22_169" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 681 'add' 'add_ln22_191' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%zext_ln22_173 = zext i4 %add_ln22_191 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 682 'zext' 'zext_ln22_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (1.73ns)   --->   "%add_ln22_192 = add i5 %zext_ln22_173, %zext_ln22_166" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 683 'add' 'add_ln22_192' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 8.37>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln22_6 = zext i3 %add_ln22_5 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 684 'zext' 'zext_ln22_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln22_7 = zext i1 %p_Result_7 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 685 'zext' 'zext_ln22_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%zext_ln791_3 = zext i1 %p_Result_8 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 686 'zext' 'zext_ln791_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln791_4 = zext i1 %p_Result_9 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 687 'zext' 'zext_ln791_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 688 [1/1] (1.65ns)   --->   "%add_ln22_6 = add i4 %zext_ln22_6, %zext_ln22_7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 688 'add' 'add_ln22_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (1.56ns)   --->   "%add_ln22_7 = add i2 %zext_ln791_3, %zext_ln791_4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 689 'add' 'add_ln22_7' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln22_9 = zext i2 %add_ln22_7 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 690 'zext' 'zext_ln22_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_8 = add i4 %zext_ln22_9, %add_ln22_6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 691 'add' 'add_ln22_8' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 692 [1/1] (0.00ns)   --->   "%zext_ln22_12 = zext i3 %add_ln22_12 to i4" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 692 'zext' 'zext_ln22_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 693 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln22_13 = add i4 %zext_ln22_12, %add_ln22_8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 693 'add' 'add_ln22_13' <Predicate = true> <Delay = 3.31> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 694 [1/1] (0.00ns)   --->   "%zext_ln22_13 = zext i4 %add_ln22_13 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 694 'zext' 'zext_ln22_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln22_14 = zext i1 %p_Result_14 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 695 'zext' 'zext_ln22_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln791_9 = zext i1 %p_Result_15 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 696 'zext' 'zext_ln791_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 697 [1/1] (0.00ns)   --->   "%zext_ln791_10 = zext i1 %p_Result_16 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 697 'zext' 'zext_ln791_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_14 = add i5 %zext_ln22_13, %zext_ln22_14" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 698 'add' 'add_ln22_14' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 699 [1/1] (1.56ns)   --->   "%add_ln22_15 = add i2 %zext_ln791_9, %zext_ln791_10" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 699 'add' 'add_ln22_15' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln22_16 = zext i2 %add_ln22_15 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 700 'zext' 'zext_ln22_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 701 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln22_16 = add i5 %zext_ln22_16, %add_ln22_14" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 701 'add' 'add_ln22_16' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln22_99 = zext i5 %add_ln22_107 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 702 'zext' 'zext_ln22_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.00ns)   --->   "%zext_ln22_114 = zext i5 %add_ln22_123 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 703 'zext' 'zext_ln22_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 704 [1/1] (1.78ns)   --->   "%add_ln22_124 = add i6 %zext_ln22_114, %zext_ln22_99" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 704 'add' 'add_ln22_124' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln22_159 = zext i5 %add_ln22_175 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 705 'zext' 'zext_ln22_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%zext_ln22_174 = zext i5 %add_ln22_192 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 706 'zext' 'zext_ln22_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (1.78ns)   --->   "%add_ln22_193 = add i6 %zext_ln22_174, %zext_ln22_159" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 707 'add' 'add_ln22_193' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.67>
ST_3 : Operation 708 [1/1] (0.00ns)   --->   "%zext_ln22_19 = zext i3 %add_ln22_19 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 708 'zext' 'zext_ln22_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 709 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_20 = add i5 %zext_ln22_19, %add_ln22_16" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 709 'add' 'add_ln22_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln22_26 = zext i4 %add_ln22_28 to i5" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 710 'zext' 'zext_ln22_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 711 [1/1] (3.40ns) (root node of TernaryAdder)   --->   "%add_ln22_29 = add i5 %zext_ln22_26, %add_ln22_20" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 711 'add' 'add_ln22_29' <Predicate = true> <Delay = 3.40> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 712 [1/1] (0.00ns)   --->   "%zext_ln22_27 = zext i5 %add_ln22_29 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 712 'zext' 'zext_ln22_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln22_28 = zext i1 %p_Result_30 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 713 'zext' 'zext_ln22_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln791_23 = zext i1 %p_Result_31 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 714 'zext' 'zext_ln791_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 715 [1/1] (0.00ns)   --->   "%zext_ln791_24 = zext i1 %p_Result_32 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 715 'zext' 'zext_ln791_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 716 [1/1] (1.78ns)   --->   "%add_ln22_30 = add i6 %zext_ln22_27, %zext_ln22_28" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 716 'add' 'add_ln22_30' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 717 [1/1] (1.56ns)   --->   "%add_ln22_31 = add i2 %zext_ln791_23, %zext_ln791_24" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 717 'add' 'add_ln22_31' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 718 [1/1] (0.00ns)   --->   "%zext_ln22_30 = zext i2 %add_ln22_31 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 718 'zext' 'zext_ln22_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_32 = add i6 %zext_ln22_30, %add_ln22_30" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 719 'add' 'add_ln22_32' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 720 [1/1] (0.00ns)   --->   "%zext_ln22_33 = zext i3 %add_ln22_35 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 720 'zext' 'zext_ln22_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 721 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln22_36 = add i6 %zext_ln22_33, %add_ln22_32" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 721 'add' 'add_ln22_36' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 7.07>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%zext_ln22_40 = zext i4 %add_ln22_43 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 722 'zext' 'zext_ln22_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_44 = add i6 %zext_ln22_40, %add_ln22_36" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 723 'add' 'add_ln22_44' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln22_55 = zext i5 %add_ln22_60 to i6" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 724 'zext' 'zext_ln22_55' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln22_61 = add i6 %zext_ln22_55, %add_ln22_44" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 725 'add' 'add_ln22_61' <Predicate = true> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%zext_ln22_56 = zext i6 %add_ln22_61 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 726 'zext' 'zext_ln22_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%zext_ln22_57 = zext i1 %p_Result_62 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 727 'zext' 'zext_ln22_57' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%zext_ln791_53 = zext i1 %p_Result_63 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 728 'zext' 'zext_ln791_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln791_54 = zext i1 %p_Result_64 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 729 'zext' 'zext_ln791_54' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_62 = add i7 %zext_ln22_56, %zext_ln22_57" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 730 'add' 'add_ln22_62' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (1.56ns)   --->   "%add_ln22_63 = add i2 %zext_ln791_53, %zext_ln791_54" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 731 'add' 'add_ln22_63' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln22_59 = zext i2 %add_ln22_63 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 732 'zext' 'zext_ln22_59' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln22_64 = add i7 %zext_ln22_59, %add_ln22_62" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 733 'add' 'add_ln22_64' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.16>
ST_5 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln22_62 = zext i3 %add_ln22_67 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 734 'zext' 'zext_ln22_62' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_68 = add i7 %zext_ln22_62, %add_ln22_64" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 735 'add' 'add_ln22_68' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 736 [1/1] (0.00ns)   --->   "%zext_ln22_69 = zext i4 %add_ln22_75 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 736 'zext' 'zext_ln22_69' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 737 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln22_76 = add i7 %zext_ln22_69, %add_ln22_68" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 737 'add' 'add_ln22_76' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 738 [1/1] (0.00ns)   --->   "%zext_ln22_84 = zext i5 %add_ln22_91 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 738 'zext' 'zext_ln22_84' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_92 = add i7 %zext_ln22_84, %add_ln22_76" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 739 'add' 'add_ln22_92' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 740 [1/1] (0.00ns)   --->   "%zext_ln22_115 = zext i6 %add_ln22_124 to i7" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 740 'zext' 'zext_ln22_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 741 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln22_125 = add i7 %zext_ln22_115, %add_ln22_92" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 741 'add' 'add_ln22_125' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 742 [1/1] (0.00ns)   --->   "%zext_ln791_115 = zext i1 %p_Result_127 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 742 'zext' 'zext_ln791_115' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 743 [1/1] (0.00ns)   --->   "%zext_ln791_116 = zext i1 %p_Result_128 to i2" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 743 'zext' 'zext_ln791_116' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 744 [1/1] (1.56ns)   --->   "%add_ln22_127 = add i2 %zext_ln791_115, %zext_ln791_116" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 744 'add' 'add_ln22_127' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.33>
ST_6 : Operation 745 [1/1] (0.00ns)   --->   "%zext_ln22_116 = zext i7 %add_ln22_125 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 745 'zext' 'zext_ln22_116' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 746 [1/1] (0.00ns)   --->   "%zext_ln22_117 = zext i1 %p_Result_126 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 746 'zext' 'zext_ln22_117' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 747 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_126 = add i8 %zext_ln22_116, %zext_ln22_117" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 747 'add' 'add_ln22_126' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 748 [1/1] (0.00ns)   --->   "%zext_ln22_119 = zext i2 %add_ln22_127 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 748 'zext' 'zext_ln22_119' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 749 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln22_128 = add i8 %zext_ln22_119, %add_ln22_126" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 749 'add' 'add_ln22_128' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln22_122 = zext i3 %add_ln22_131 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 750 'zext' 'zext_ln22_122' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_132 = add i8 %zext_ln22_122, %add_ln22_128" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 751 'add' 'add_ln22_132' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 752 [1/1] (0.00ns)   --->   "%zext_ln22_129 = zext i4 %add_ln22_140 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 752 'zext' 'zext_ln22_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 753 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln22_141 = add i8 %zext_ln22_129, %add_ln22_132" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 753 'add' 'add_ln22_141' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.66>
ST_7 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln22_144 = zext i5 %add_ln22_158 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 754 'zext' 'zext_ln22_144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln22_159 = add i8 %zext_ln22_144, %add_ln22_141" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 755 'add' 'add_ln22_159' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln22_175 = zext i6 %add_ln22_193 to i8" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 756 'zext' 'zext_ln22_175' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 757 [1/1] (3.66ns) (root node of TernaryAdder)   --->   "%add_ln22_194 = add i8 %zext_ln22_175, %add_ln22_159" [dg_reg/src/sdsoc/digitrec.cpp:22]   --->   Operation 757 'add' 'add_ln22_194' <Predicate = true> <Delay = 3.66> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.83> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 758 [1/1] (0.00ns)   --->   "ret i8 %add_ln22_194" [dg_reg/src/sdsoc/digitrec.cpp:24]   --->   Operation 758 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.02ns
The critical path consists of the following:
	wire read on port 'x_V' (dg_reg/src/sdsoc/digitrec.cpp:22) [2]  (0 ns)
	'add' operation ('add_ln22_57', dg_reg/src/sdsoc/digitrec.cpp:22) [228]  (2.07 ns)
	'add' operation ('add_ln22_58', dg_reg/src/sdsoc/digitrec.cpp:22) [230]  (1.56 ns)
	'add' operation ('add_ln22_59', dg_reg/src/sdsoc/digitrec.cpp:22) [232]  (1.65 ns)
	'add' operation ('add_ln22_60', dg_reg/src/sdsoc/digitrec.cpp:22) [234]  (1.74 ns)

 <State 2>: 8.37ns
The critical path consists of the following:
	'add' operation ('add_ln22_6', dg_reg/src/sdsoc/digitrec.cpp:22) [42]  (1.65 ns)
	'add' operation ('add_ln22_8', dg_reg/src/sdsoc/digitrec.cpp:22) [45]  (0 ns)
	'add' operation ('add_ln22_13', dg_reg/src/sdsoc/digitrec.cpp:22) [53]  (3.32 ns)
	'add' operation ('add_ln22_14', dg_reg/src/sdsoc/digitrec.cpp:22) [87]  (0 ns)
	'add' operation ('add_ln22_16', dg_reg/src/sdsoc/digitrec.cpp:22) [90]  (3.4 ns)

 <State 3>: 8.68ns
The critical path consists of the following:
	'add' operation ('add_ln22_20', dg_reg/src/sdsoc/digitrec.cpp:22) [97]  (0 ns)
	'add' operation ('add_ln22_29', dg_reg/src/sdsoc/digitrec.cpp:22) [113]  (3.4 ns)
	'add' operation ('add_ln22_30', dg_reg/src/sdsoc/digitrec.cpp:22) [179]  (1.78 ns)
	'add' operation ('add_ln22_32', dg_reg/src/sdsoc/digitrec.cpp:22) [182]  (0 ns)
	'add' operation ('add_ln22_36', dg_reg/src/sdsoc/digitrec.cpp:22) [189]  (3.49 ns)

 <State 4>: 7.07ns
The critical path consists of the following:
	'add' operation ('add_ln22_44', dg_reg/src/sdsoc/digitrec.cpp:22) [204]  (0 ns)
	'add' operation ('add_ln22_61', dg_reg/src/sdsoc/digitrec.cpp:22) [236]  (3.49 ns)
	'add' operation ('add_ln22_62', dg_reg/src/sdsoc/digitrec.cpp:22) [366]  (0 ns)
	'add' operation ('add_ln22_64', dg_reg/src/sdsoc/digitrec.cpp:22) [369]  (3.58 ns)

 <State 5>: 7.16ns
The critical path consists of the following:
	'add' operation ('add_ln22_68', dg_reg/src/sdsoc/digitrec.cpp:22) [376]  (0 ns)
	'add' operation ('add_ln22_76', dg_reg/src/sdsoc/digitrec.cpp:22) [391]  (3.58 ns)
	'add' operation ('add_ln22_92', dg_reg/src/sdsoc/digitrec.cpp:22) [422]  (0 ns)
	'add' operation ('add_ln22_125', dg_reg/src/sdsoc/digitrec.cpp:22) [486]  (3.58 ns)

 <State 6>: 7.34ns
The critical path consists of the following:
	'add' operation ('add_ln22_126', dg_reg/src/sdsoc/digitrec.cpp:22) [626]  (0 ns)
	'add' operation ('add_ln22_128', dg_reg/src/sdsoc/digitrec.cpp:22) [629]  (3.67 ns)
	'add' operation ('add_ln22_132', dg_reg/src/sdsoc/digitrec.cpp:22) [636]  (0 ns)
	'add' operation ('add_ln22_141', dg_reg/src/sdsoc/digitrec.cpp:22) [652]  (3.67 ns)

 <State 7>: 3.67ns
The critical path consists of the following:
	'add' operation ('add_ln22_159', dg_reg/src/sdsoc/digitrec.cpp:22) [685]  (0 ns)
	'add' operation ('add_ln22_194', dg_reg/src/sdsoc/digitrec.cpp:22) [751]  (3.67 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
