Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Apr 10 18:43:34 2019
| Host         : HPLP-SM7ED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ZAES_wrapper_timing_summary_routed.rpt -pb ZAES_wrapper_timing_summary_routed.pb -rpx ZAES_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : ZAES_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.173        0.000                      0                15464        0.052        0.000                      0                15464        4.020        0.000                       0                  7293  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.173        0.000                      0                15464        0.052        0.000                      0                15464        4.020        0.000                       0                  7293  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.880ns  (logic 1.782ns (20.068%)  route 7.098ns (79.932%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X24Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/Q
                         net (fo=11, routed)          1.112     4.610    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_140_reg_6085_reg[0]_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.762 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_75_reg_6067[7]_i_3/O
                         net (fo=2, routed)           0.661     5.422    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_1_reg_4029_pp0_iter4_reg_reg[0]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.326     5.748 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1/O
                         net (fo=13, routed)          0.775     6.523    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.673 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1/O
                         net (fo=1, routed)           0.801     7.474    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.326     7.800 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=1, routed)           0.730     8.531    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.655 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.876     9.530    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=3, routed)           0.641    10.296    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.420 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_7/O
                         net (fo=16, routed)          1.502    11.922    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel_fu_1175_p3[9]
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.521    12.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKBWRCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.095    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.922    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.782ns  (logic 1.782ns (20.292%)  route 7.000ns (79.708%))
  Logic Levels:           7  (LUT3=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X24Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/Q
                         net (fo=11, routed)          1.112     4.610    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_140_reg_6085_reg[0]_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.762 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_75_reg_6067[7]_i_3/O
                         net (fo=2, routed)           0.661     5.422    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_1_reg_4029_pp0_iter4_reg_reg[0]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.326     5.748 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1/O
                         net (fo=13, routed)          0.775     6.523    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.673 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1/O
                         net (fo=1, routed)           0.801     7.474    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.326     7.800 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=1, routed)           0.730     8.531    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.655 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.876     9.530    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=3, routed)           0.641    10.296    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X23Y43         LUT5 (Prop_lut5_I2_O)        0.124    10.420 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_7/O
                         net (fo=16, routed)          1.404    11.824    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel_fu_1175_p3[9]
    RAMB18_X2Y21         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.522    12.701    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/CLKBWRCLK
                         clock pessimism              0.115    12.816    
                         clock uncertainty           -0.154    12.662    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    12.096    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -11.824    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.768ns  (logic 1.782ns (20.323%)  route 6.986ns (79.677%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X24Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/Q
                         net (fo=11, routed)          1.112     4.610    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_140_reg_6085_reg[0]_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.762 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_75_reg_6067[7]_i_3/O
                         net (fo=2, routed)           0.661     5.422    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_1_reg_4029_pp0_iter4_reg_reg[0]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.326     5.748 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1/O
                         net (fo=13, routed)          0.775     6.523    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.673 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1/O
                         net (fo=1, routed)           0.801     7.474    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.326     7.800 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=1, routed)           0.730     8.531    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.655 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.876     9.530    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=3, routed)           0.427    10.081    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.205 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.605    11.810    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel_fu_1175_p3[7]
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.521    12.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKBWRCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.095    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.810    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.487ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.567ns  (logic 1.782ns (20.801%)  route 6.785ns (79.199%))
  Logic Levels:           7  (LUT3=2 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X24Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/Q
                         net (fo=11, routed)          1.112     4.610    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_140_reg_6085_reg[0]_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.762 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_75_reg_6067[7]_i_3/O
                         net (fo=2, routed)           0.661     5.422    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_1_reg_4029_pp0_iter4_reg_reg[0]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.326     5.748 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1/O
                         net (fo=13, routed)          0.775     6.523    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.673 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1/O
                         net (fo=1, routed)           0.801     7.474    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.326     7.800 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=1, routed)           0.730     8.531    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.655 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.876     9.530    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=3, routed)           0.427    10.081    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X23Y43         LUT3 (Prop_lut3_I1_O)        0.124    10.205 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_9/O
                         net (fo=16, routed)          1.404    11.609    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel_fu_1175_p3[7]
    RAMB18_X2Y21         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.522    12.701    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y21         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg/CLKBWRCLK
                         clock pessimism              0.115    12.816    
                         clock uncertainty           -0.154    12.662    
    RAMB18_X2Y21         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    12.096    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q14_reg
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -11.609    
  -------------------------------------------------------------------
                         slack                                  0.487    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.776ns  (logic 1.560ns (17.776%)  route 7.216ns (82.224%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 12.801 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.747     3.041    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/Q
                         net (fo=20, routed)          1.100     4.597    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_15_95_reg_6061_reg[0]
    SLICE_X27Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.721 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_139/O
                         net (fo=4, routed)           0.824     5.545    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]
    SLICE_X25Y43         LUT5 (Prop_lut5_I2_O)        0.152     5.697 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23/O
                         net (fo=1, routed)           0.873     6.571    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.903 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19/O
                         net (fo=8, routed)           0.714     7.617    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.741 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18/O
                         net (fo=1, routed)           0.444     8.185    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.309 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_5/O
                         net (fo=3, routed)           0.909     9.218    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_3404_pp0_iter6_reg_reg[2]
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.342 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.836    10.178    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.302 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1/O
                         net (fo=16, routed)          1.515    11.817    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1_n_0
    RAMB18_X0Y16         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.622    12.801    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y16         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg/CLKBWRCLK
                         clock pessimism              0.230    13.030    
                         clock uncertainty           -0.154    12.876    
    RAMB18_X0Y16         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.310    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q10_reg
  -------------------------------------------------------------------
                         required time                         12.310    
                         arrival time                         -11.817    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.504ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.549ns  (logic 1.782ns (20.844%)  route 6.767ns (79.156%))
  Logic Levels:           7  (LUT3=1 LUT4=3 LUT6=3)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.042ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.748     3.042    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X24Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.456     3.498 r  ZAES_i/AES_Full_0/inst/tmp_153_4_reg_4644_pp0_iter5_reg_reg[0]/Q
                         net (fo=11, routed)          1.112     4.610    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_3_140_reg_6085_reg[0]_0
    SLICE_X23Y40         LUT4 (Prop_lut4_I2_O)        0.152     4.762 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_75_reg_6067[7]_i_3/O
                         net (fo=2, routed)           0.661     5.422    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/tmp_153_1_reg_4029_pp0_iter4_reg_reg[0]
    SLICE_X23Y40         LUT6 (Prop_lut6_I0_O)        0.326     5.748 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1/O
                         net (fo=13, routed)          0.775     6.523    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_53__1_n_0
    SLICE_X21Y42         LUT4 (Prop_lut4_I1_O)        0.150     6.673 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1/O
                         net (fo=1, routed)           0.801     7.474    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_78__1_n_0
    SLICE_X21Y43         LUT6 (Prop_lut6_I2_O)        0.326     7.800 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26/O
                         net (fo=1, routed)           0.730     8.531    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_26_n_0
    SLICE_X25Y44         LUT6 (Prop_lut6_I4_O)        0.124     8.655 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5/O
                         net (fo=19, routed)          0.876     9.530    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_5_n_0
    SLICE_X23Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.654 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33/O
                         net (fo=3, routed)           0.487    10.141    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_33_n_0
    SLICE_X23Y43         LUT4 (Prop_lut4_I2_O)        0.124    10.265 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_8/O
                         net (fo=16, routed)          1.326    11.591    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/newSel_fu_1175_p3[8]
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.521    12.700    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X2Y23         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg/CLKBWRCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y23         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    12.095    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q26_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.591    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_148_7_reg_4757_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.544ns  (logic 1.200ns (14.045%)  route 7.344ns (85.955%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.228ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.700ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.749     3.043    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X27Y43         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_148_7_reg_4757_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y43         FDRE (Prop_fdre_C_Q)         0.456     3.499 r  ZAES_i/AES_Full_0/inst/tmp_148_7_reg_4757_pp0_iter5_reg_reg[0]/Q
                         net (fo=1, routed)           0.945     4.444    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_15_95_reg_6061_reg[0]_3
    SLICE_X25Y42         LUT6 (Prop_lut6_I0_O)        0.124     4.568 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_0_72_reg_5971[7]_i_2/O
                         net (fo=11, routed)          0.687     5.255    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_19_1
    SLICE_X30Y40         LUT2 (Prop_lut2_I1_O)        0.124     5.379 r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_58__1/O
                         net (fo=1, routed)           0.680     6.059    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_58__1_n_0
    SLICE_X30Y40         LUT6 (Prop_lut6_I1_O)        0.124     6.183 f  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_19/O
                         net (fo=130, routed)         0.866     7.049    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_19_n_0
    SLICE_X40Y40         LUT4 (Prop_lut4_I3_O)        0.124     7.173 f  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_54__0/O
                         net (fo=128, routed)         1.958     9.132    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q0_reg_i_54__0_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.256 r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg_i_37/O
                         net (fo=1, routed)           0.723     9.978    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg_i_37_n_0
    SLICE_X15Y49         LUT6 (Prop_lut6_I0_O)        0.124    10.102 r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg_i_11__0/O
                         net (fo=1, routed)           1.485    11.587    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg_i_11__0_n_0
    RAMB18_X2Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.521    12.700    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/ap_clk
    RAMB18_X2Y22         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg/CLKBWRCLK
                         clock pessimism              0.115    12.815    
                         clock uncertainty           -0.154    12.661    
    RAMB18_X2Y22         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    12.095    ZAES_i/AES_Full_0/inst/grp_SubBytes_fu_1975/cipher_U/SubBytes_cipher_rom_U/q8_reg
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.552ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.719ns  (logic 1.560ns (17.893%)  route 7.159ns (82.107%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 12.802 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.747     3.041    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/Q
                         net (fo=20, routed)          1.100     4.597    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_15_95_reg_6061_reg[0]
    SLICE_X27Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.721 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_139/O
                         net (fo=4, routed)           0.824     5.545    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]
    SLICE_X25Y43         LUT5 (Prop_lut5_I2_O)        0.152     5.697 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23/O
                         net (fo=1, routed)           0.873     6.571    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.903 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19/O
                         net (fo=8, routed)           0.714     7.617    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.741 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18/O
                         net (fo=1, routed)           0.444     8.185    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.309 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_5/O
                         net (fo=3, routed)           0.909     9.218    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_3404_pp0_iter6_reg_reg[2]
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.342 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.836    10.178    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.302 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1/O
                         net (fo=16, routed)          1.458    11.760    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1_n_0
    RAMB18_X0Y18         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.623    12.802    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y18         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg/CLKBWRCLK
                         clock pessimism              0.230    13.031    
                         clock uncertainty           -0.154    12.877    
    RAMB18_X0Y18         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.311    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q18_reg
  -------------------------------------------------------------------
                         required time                         12.311    
                         arrival time                         -11.760    
  -------------------------------------------------------------------
                         slack                                  0.552    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.708ns  (logic 1.560ns (17.915%)  route 7.148ns (82.085%))
  Logic Levels:           7  (LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.797ns = ( 12.797 - 10.000 ) 
    Source Clock Delay      (SCD):    3.041ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.747     3.041    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X25Y39         FDRE                                         r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.456     3.497 r  ZAES_i/AES_Full_0/inst/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]/Q
                         net (fo=20, routed)          1.100     4.597    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/state_15_95_reg_6061_reg[0]
    SLICE_X27Y43         LUT4 (Prop_lut4_I0_O)        0.124     4.721 f  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_139/O
                         net (fo=4, routed)           0.824     5.545    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/cipher_or_i_cipher_r_reg_3424_pp0_iter5_reg_reg[0]
    SLICE_X25Y43         LUT5 (Prop_lut5_I2_O)        0.152     5.697 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23/O
                         net (fo=1, routed)           0.873     6.571    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_23_n_0
    SLICE_X23Y42         LUT6 (Prop_lut6_I2_O)        0.332     6.903 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19/O
                         net (fo=8, routed)           0.714     7.617    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_19_n_0
    SLICE_X22Y43         LUT4 (Prop_lut4_I1_O)        0.124     7.741 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18/O
                         net (fo=1, routed)           0.444     8.185    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_18_n_0
    SLICE_X22Y41         LUT6 (Prop_lut6_I5_O)        0.124     8.309 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/sel_tmp_reg_1889[0]_i_5/O
                         net (fo=3, routed)           0.909     9.218    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/Nr_read_reg_3404_pp0_iter6_reg_reg[2]
    SLICE_X22Y41         LUT5 (Prop_lut5_I0_O)        0.124     9.342 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32/O
                         net (fo=6, routed)           0.836    10.178    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_32_n_0
    SLICE_X26Y51         LUT2 (Prop_lut2_I1_O)        0.124    10.302 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1/O
                         net (fo=16, routed)          1.447    11.749    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q0_reg_i_12__1_n_0
    RAMB18_X0Y14         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.618    12.797    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_clk
    RAMB18_X0Y14         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg/CLKBWRCLK
                         clock pessimism              0.230    13.026    
                         clock uncertainty           -0.154    12.872    
    RAMB18_X0Y14         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    12.306    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q4_reg
  -------------------------------------------------------------------
                         required time                         12.306    
                         arrival time                         -11.749    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.566ns  (required time - arrival time)
  Source:                 ZAES_i/AES_Full_0/inst/tmp_153_6_reg_4877_pp0_iter4_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.387ns  (logic 1.903ns (22.690%)  route 6.484ns (77.310%))
  Logic Levels:           7  (LUT2=2 LUT4=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.765ns = ( 12.765 - 10.000 ) 
    Source Clock Delay      (SCD):    3.046ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.752     3.046    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X22Y41         FDRE                                         r  ZAES_i/AES_Full_0/inst/tmp_153_6_reg_4877_pp0_iter4_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.518     3.564 f  ZAES_i/AES_Full_0/inst/tmp_153_6_reg_4877_pp0_iter4_reg_reg[0]/Q
                         net (fo=9, routed)           0.862     4.426    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q0_reg_i_127__0_0
    SLICE_X22Y38         LUT2 (Prop_lut2_I1_O)        0.148     4.574 f  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/state_0_69_reg_5870[7]_i_4/O
                         net (fo=2, routed)           0.322     4.896    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/state_0_69_reg_5870[7]_i_4_n_0
    SLICE_X22Y39         LUT6 (Prop_lut6_I5_O)        0.328     5.224 f  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/state_0_69_reg_5870[7]_i_2/O
                         net (fo=2, routed)           0.495     5.719    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/tmp_4_reg_3824_pp0_iter4_reg_reg[0]
    SLICE_X23Y39         LUT6 (Prop_lut6_I0_O)        0.124     5.843 f  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg_i_96__0/O
                         net (fo=2, routed)           0.531     6.375    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/tmp_153_s_reg_4893_pp0_iter4_reg_reg[0]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.124     6.499 r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg_i_70__0/O
                         net (fo=136, routed)         1.610     8.108    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q2_reg_i_70__0_n_0
    SLICE_X36Y24         LUT4 (Prop_lut4_I1_O)        0.116     8.224 r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg_i_27__0/O
                         net (fo=5, routed)           1.225     9.450    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q14_reg_i_27__0_n_0
    SLICE_X23Y29         LUT6 (Prop_lut6_I5_O)        0.328     9.778 r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg_i_50__0/O
                         net (fo=1, routed)           0.000     9.778    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg_i_50__0_n_0
    SLICE_X23Y29         MUXF7 (Prop_muxf7_I1_O)      0.217     9.995 r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg_i_11/O
                         net (fo=1, routed)           1.438    11.433    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg_i_11_n_0
    RAMB18_X3Y13         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        1.586    12.765    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/ap_clk
    RAMB18_X3Y13         RAMB18E1                                     r  ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg/CLKBWRCLK
                         clock pessimism              0.129    12.894    
                         clock uncertainty           -0.154    12.740    
    RAMB18_X3Y13         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.741    11.999    ZAES_i/AES_Full_0/inst/grp_InvSubBytes_fu_2174/decipher_U/InvSubBytes_decipcud_rom_U/q4_reg
  -------------------------------------------------------------------
                         required time                         11.999    
                         arrival time                         -11.433    
  -------------------------------------------------------------------
                         slack                                  0.566    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_14_17_reg_818_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_14_17_reg_818_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.209ns (50.942%)  route 0.201ns (49.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.556     0.891    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X50Y38         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_14_17_reg_818_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_14_17_reg_818_reg[4]/Q
                         net (fo=1, routed)           0.201     1.257    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter3_state_14_17_reg_818_reg[7]_0[4]
    SLICE_X48Y38         LUT3 (Prop_lut3_I2_O)        0.045     1.302 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter3_state_14_17_reg_818[4]_i_1/O
                         net (fo=1, routed)           0.000     1.302    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810_n_571
    SLICE_X48Y38         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_14_17_reg_818_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.827     1.193    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y38         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_14_17_reg_818_reg[4]/C
                         clock pessimism             -0.035     1.158    
    SLICE_X48Y38         FDRE (Hold_fdre_C_D)         0.092     1.250    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter3_state_14_17_reg_818_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_14_17_reg_818_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_14_17_reg_818_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.309%)  route 0.254ns (57.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.555     0.891    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X53Y37         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_14_17_reg_818_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y37         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter4_state_14_17_reg_818_reg[0]/Q
                         net (fo=1, routed)           0.254     1.285    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter5_state_14_17_reg_818_reg[7]_0[0]
    SLICE_X48Y36         LUT3 (Prop_lut3_I2_O)        0.045     1.330 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter5_state_14_17_reg_818[0]_i_1/O
                         net (fo=1, routed)           0.000     1.330    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810_n_599
    SLICE_X48Y36         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_14_17_reg_818_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.824     1.190    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X48Y36         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_14_17_reg_818_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X48Y36         FDRE (Hold_fdre_C_D)         0.091     1.246    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter5_state_14_17_reg_818_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.993%)  route 0.218ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.218     1.259    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.931     1.297    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.169    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.993%)  route 0.218ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.218     1.259    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.931     1.297    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.169    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.993%)  route 0.218ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.218     1.259    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.931     1.297    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.169    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.128ns (36.993%)  route 0.218ns (63.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.577     0.913    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.128     1.041 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.218     1.259    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.931     1.297    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_CE)       -0.093     1.169    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.259    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.150%)  route 0.171ns (54.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.554     0.890    ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/ap_clk
    SLICE_X33Y86         FDRE                                         r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/rdata_reg[8]/Q
                         net (fo=1, routed)           0.171     1.202    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y88         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.823     1.189    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.202    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.574     0.910    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y97         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y97         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.844     1.210    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y97         SRL16E                                       r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.136%)  route 0.178ns (55.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.575     0.911    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y91         FDRE                                         r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y91         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.178     1.230    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y91         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.842     1.208    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y91         SRLC32E                                      r  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.944    
    SLICE_X26Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.127    ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.127    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_s_reg_1234_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_s_reg_1234_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.196ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.563     0.899    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X43Y47         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_s_reg_1234_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y47         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter1_state_1_s_reg_1234_reg[4]/Q
                         net (fo=1, routed)           0.054     1.094    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter2_state_1_s_reg_1234_reg[7]_0[4]
    SLICE_X42Y47         LUT6 (Prop_lut6_I4_O)        0.045     1.139 r  ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/ap_phi_reg_pp0_iter2_state_1_s_reg_1234[4]_i_1/O
                         net (fo=1, routed)           0.000     1.139    ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810_n_790
    SLICE_X42Y47         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_s_reg_1234_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    ZAES_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  ZAES_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=7293, routed)        0.830     1.196    ZAES_i/AES_Full_0/inst/ap_clk
    SLICE_X42Y47         FDRE                                         r  ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_s_reg_1234_reg[4]/C
                         clock pessimism             -0.284     0.912    
    SLICE_X42Y47         FDRE (Hold_fdre_C_D)         0.121     1.033    ZAES_i/AES_Full_0/inst/ap_phi_reg_pp0_iter2_state_1_s_reg_1234_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ZAES_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y16   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_in/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X2Y15   ZAES_i/AES_Full_0/inst/AES_Full_AES_s_axi_U/int_data_out/gen_write[1].mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13   ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y13   ZAES_i/AES_Full_0/inst/grp_AddRoundKey_fu_1810/expandedKey_U/AddRoundKey_expanbkb_rom_U/q22_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2291/decipher_U/InvMixColumns_decdEe_rom_U/q18_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y11   ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2291/decipher_U/InvMixColumns_decdEe_rom_U/q18_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2291/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y4    ZAES_i/AES_Full_0/inst/grp_InvMixColumns_fu_2291/decipher_U/InvMixColumns_decdEe_rom_U/q42_reg/CLKBWRCLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y88   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y90   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X32Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y96   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y91   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X26Y94   ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y100  ZAES_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK



