// Seed: 351513438
module module_0 (
    input tri0 id_0,
    input supply1 id_1
);
  assign id_3 = id_3;
  assign id_3 = id_0;
  assign module_1.type_41 = 0;
  id_4(
      .id_0(1'd0), .id_1(1), .id_2(1)
  );
  logic [7:0] id_5;
  assign id_5[1] = 1;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    input uwire id_6
    , id_34,
    output uwire id_7,
    output tri id_8,
    input tri id_9,
    input supply1 id_10,
    output wire id_11,
    output wire id_12,
    input tri1 id_13,
    input supply1 id_14,
    output tri1 id_15,
    input tri id_16,
    output tri id_17,
    input wand id_18,
    input wire id_19,
    input wor id_20,
    output supply0 id_21,
    input supply1 id_22,
    input wand id_23,
    output supply1 id_24,
    input supply0 id_25,
    output supply1 id_26,
    output tri id_27,
    input wor id_28,
    input tri1 id_29,
    input tri id_30,
    input wand id_31,
    input supply1 id_32
);
  wand id_35 = id_10;
  id_36 :
  assert property (@(negedge {!id_36{1}}) 1)
  else $display(id_14);
  module_0 modCall_1 (
      id_35,
      id_29
  );
  wire id_37, id_38;
endmodule
