

================================================================
== Vitis HLS Report for 'mmm_accum2'
================================================================
* Date:           Sun Jul 10 13:00:24 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mmm_example
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.454 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |    Latency (cycles)   |   Latency (absolute)  |        Interval       | Pipeline|
    |    min    |    max    |    min    |    max    |    min    |    max    |   Type  |
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+
    |  144769025|  144769025|  0.724 sec|  0.724 sec|  144769025|  144769025|       no|
    +-----------+-----------+-----------+-----------+-----------+-----------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_mmm_accum2_Pipeline_1_fu_103   |mmm_accum2_Pipeline_1   |        4|        4|  20.000 ns|  20.000 ns|     4|     4|       no|
        |grp_mmm_accum2_Pipeline_ak_fu_111  |mmm_accum2_Pipeline_ak  |     2184|     2184|  10.920 us|  10.920 us|  2184|  2184|       no|
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |          |    Latency (cycles)   | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|    min    |    max    |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+
        |- ai_aj   |  144769024|  144769024|      2209|          -|          -|  65536|        no|
        +----------+-----------+-----------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 23 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accum_0_1 = alloca i32 1"   --->   Operation 24 'alloca' 'accum_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accum_1_1 = alloca i32 1"   --->   Operation 25 'alloca' 'accum_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 26 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 27 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%accum_0_4_loc = alloca i64 1"   --->   Operation 28 'alloca' 'accum_0_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%accum_1_4_loc = alloca i64 1"   --->   Operation 29 'alloca' 'accum_1_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%accum_0_2_loc = alloca i64 1"   --->   Operation 30 'alloca' 'accum_0_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%accum_1_2_loc = alloca i64 1"   --->   Operation 31 'alloca' 'accum_1_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln68 = store i17 0, i17 %indvar_flatten" [mmm.cpp:68]   --->   Operation 35 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln68 = store i9 0, i9 %i" [mmm.cpp:68]   --->   Operation 36 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln68 = store i9 0, i9 %j" [mmm.cpp:68]   --->   Operation 37 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln68 = br void" [mmm.cpp:68]   --->   Operation 38 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.52>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i17 %indvar_flatten" [mmm.cpp:68]   --->   Operation 39 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.09ns)   --->   "%icmp_ln68 = icmp_eq  i17 %indvar_flatten_load, i17 65536" [mmm.cpp:68]   --->   Operation 40 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.86ns)   --->   "%add_ln68_1 = add i17 %indvar_flatten_load, i17 1" [mmm.cpp:68]   --->   Operation 41 'add' 'add_ln68_1' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split13, void" [mmm.cpp:68]   --->   Operation 42 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%accum_0_1_load = load i32 %accum_0_1"   --->   Operation 43 'load' 'accum_0_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%accum_1_1_load = load i32 %accum_1_1"   --->   Operation 44 'load' 'accum_1_1_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (0.42ns)   --->   "%call_ln0 = call void @mmm_accum2_Pipeline_1, i32 %accum_1_1_load, i32 %accum_0_1_load, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 45 'call' 'call_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln68 = store i17 %add_ln68_1, i17 %indvar_flatten" [mmm.cpp:68]   --->   Operation 46 'store' 'store_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [mmm.cpp:80]   --->   Operation 47 'ret' 'ret_ln80' <Predicate = (icmp_ln68)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.44>
ST_3 : Operation 48 [1/2] (0.44ns)   --->   "%call_ln0 = call void @mmm_accum2_Pipeline_1, i32 %accum_1_1_load, i32 %accum_0_1_load, i32 %accum_1_2_loc, i32 %accum_0_2_loc"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.44> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 3.35>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [mmm.cpp:69]   --->   Operation 49 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [mmm.cpp:68]   --->   Operation 50 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.77ns)   --->   "%add_ln68 = add i9 %i_load, i9 1" [mmm.cpp:68]   --->   Operation 51 'add' 'add_ln68' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.88ns)   --->   "%icmp_ln69 = icmp_eq  i9 %j_load, i9 256" [mmm.cpp:69]   --->   Operation 52 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.39ns)   --->   "%select_ln68 = select i1 %icmp_ln69, i9 0, i9 %j_load" [mmm.cpp:68]   --->   Operation 53 'select' 'select_ln68' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln68_1 = select i1 %icmp_ln69, i9 %add_ln68, i9 %i_load" [mmm.cpp:68]   --->   Operation 54 'select' 'select_ln68_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i9 %select_ln68_1" [mmm.cpp:72]   --->   Operation 55 'trunc' 'trunc_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_12_cast = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln72, i8 0" [mmm.cpp:75]   --->   Operation 56 'bitconcatenate' 'tmp_12_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i9 %select_ln68_1" [mmm.cpp:75]   --->   Operation 57 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i9 %select_ln68" [mmm.cpp:72]   --->   Operation 58 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.85ns)   --->   "%add_ln72 = add i16 %tmp_12_cast, i16 %zext_ln72" [mmm.cpp:72]   --->   Operation 59 'add' 'add_ln72' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%accum_1_2_loc_load = load i32 %accum_1_2_loc"   --->   Operation 60 'load' 'accum_1_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%accum_0_2_loc_load = load i32 %accum_0_2_loc"   --->   Operation 61 'load' 'accum_0_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (2.07ns)   --->   "%call_ln68 = call void @mmm_accum2_Pipeline_ak, i32 %accum_1_2_loc_load, i32 %accum_0_2_loc_load, i9 %select_ln68_1, i1 %trunc_ln75, i64 %A, i9 %select_ln68, i64 %B, i32 %accum_1_4_loc, i32 %accum_0_4_loc" [mmm.cpp:68]   --->   Operation 62 'call' 'call_ln68' <Predicate = true> <Delay = 2.07> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 63 [1/1] (0.77ns)   --->   "%add_ln69 = add i9 %select_ln68, i9 1" [mmm.cpp:69]   --->   Operation 63 'add' 'add_ln69' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln68 = store i9 %select_ln68_1, i9 %i" [mmm.cpp:68]   --->   Operation 64 'store' 'store_ln68' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln69 = store i9 %add_ln69, i9 %j" [mmm.cpp:69]   --->   Operation 65 'store' 'store_ln69' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 66 [1/2] (0.00ns)   --->   "%call_ln68 = call void @mmm_accum2_Pipeline_ak, i32 %accum_1_2_loc_load, i32 %accum_0_2_loc_load, i9 %select_ln68_1, i1 %trunc_ln75, i64 %A, i9 %select_ln68, i64 %B, i32 %accum_1_4_loc, i32 %accum_0_4_loc" [mmm.cpp:68]   --->   Operation 66 'call' 'call_ln68' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.45>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%accum_1_4_loc_load = load i32 %accum_1_4_loc"   --->   Operation 67 'load' 'accum_1_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%accum_0_4_loc_load = load i32 %accum_0_4_loc"   --->   Operation 68 'load' 'accum_0_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [8/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 69 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %accum_1_4_loc_load, i32 %accum_1_1"   --->   Operation 70 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln0 = store i32 %accum_0_4_loc_load, i32 %accum_0_1"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 3.45>
ST_7 : Operation 72 [7/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 72 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.45>
ST_8 : Operation 73 [6/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 73 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.45>
ST_9 : Operation 74 [5/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 74 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.45>
ST_10 : Operation 75 [4/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 75 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 3.45>
ST_11 : Operation 76 [3/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 76 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 3.45>
ST_12 : Operation 77 [2/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 77 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 3.45>
ST_13 : Operation 78 [1/8] (3.45ns)   --->   "%add3 = fadd i32 %accum_0_4_loc_load, i32 %accum_1_4_loc_load" [mmm.cpp:77]   --->   Operation 78 'fadd' 'add3' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.45>
ST_14 : Operation 79 [8/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 79 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.45>
ST_15 : Operation 80 [7/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 80 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.45>
ST_16 : Operation 81 [6/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 81 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 3.45>
ST_17 : Operation 82 [5/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 82 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.45>
ST_18 : Operation 83 [4/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 83 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.45>
ST_19 : Operation 84 [3/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 84 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.45>
ST_20 : Operation 85 [2/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 85 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 3.45>
ST_21 : Operation 86 [1/8] (3.45ns)   --->   "%add4 = fadd i32 %add3, i32 0" [mmm.cpp:77]   --->   Operation 86 'fadd' 'add4' <Predicate = true> <Delay = 3.45> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 7> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.23>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ai_aj_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65536, i64 65536, i64 65536"   --->   Operation 88 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln72_1 = zext i16 %add_ln72" [mmm.cpp:72]   --->   Operation 89 'zext' 'zext_ln72_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 90 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln72_1" [mmm.cpp:72]   --->   Operation 90 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln70 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [mmm.cpp:70]   --->   Operation 91 'specloopname' 'specloopname_ln70' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (0.00ns)   --->   "%bitcast_ln77 = bitcast i32 %add4" [mmm.cpp:77]   --->   Operation 92 'bitcast' 'bitcast_ln77' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 93 [1/1] (1.23ns)   --->   "%store_ln77 = store i32 %bitcast_ln77, i16 %C_addr" [mmm.cpp:77]   --->   Operation 93 'store' 'store_ln77' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65536> <RAM>
ST_22 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 01111111111111111111111]
accum_0_1           (alloca           ) [ 00111111111111111111111]
accum_1_1           (alloca           ) [ 00111111111111111111111]
i                   (alloca           ) [ 01111111111111111111111]
indvar_flatten      (alloca           ) [ 01111111111111111111111]
accum_0_4_loc       (alloca           ) [ 00111111111111111111111]
accum_1_4_loc       (alloca           ) [ 00111111111111111111111]
accum_0_2_loc       (alloca           ) [ 00111111111111111111111]
accum_1_2_loc       (alloca           ) [ 00111111111111111111111]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
specinterface_ln0   (specinterface    ) [ 00000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
br_ln68             (br               ) [ 00000000000000000000000]
indvar_flatten_load (load             ) [ 00000000000000000000000]
icmp_ln68           (icmp             ) [ 00111111111111111111111]
add_ln68_1          (add              ) [ 00000000000000000000000]
br_ln68             (br               ) [ 00000000000000000000000]
accum_0_1_load      (load             ) [ 00010000000000000000000]
accum_1_1_load      (load             ) [ 00010000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
ret_ln80            (ret              ) [ 00000000000000000000000]
call_ln0            (call             ) [ 00000000000000000000000]
j_load              (load             ) [ 00000000000000000000000]
i_load              (load             ) [ 00000000000000000000000]
add_ln68            (add              ) [ 00000000000000000000000]
icmp_ln69           (icmp             ) [ 00000000000000000000000]
select_ln68         (select           ) [ 00000100000000000000000]
select_ln68_1       (select           ) [ 00000100000000000000000]
trunc_ln72          (trunc            ) [ 00000000000000000000000]
tmp_12_cast         (bitconcatenate   ) [ 00000000000000000000000]
trunc_ln75          (trunc            ) [ 00000100000000000000000]
zext_ln72           (zext             ) [ 00000000000000000000000]
add_ln72            (add              ) [ 00000111111111111111111]
accum_1_2_loc_load  (load             ) [ 00000100000000000000000]
accum_0_2_loc_load  (load             ) [ 00000100000000000000000]
add_ln69            (add              ) [ 00000000000000000000000]
store_ln68          (store            ) [ 00000000000000000000000]
store_ln69          (store            ) [ 00000000000000000000000]
call_ln68           (call             ) [ 00000000000000000000000]
accum_1_4_loc_load  (load             ) [ 00000001111111000000000]
accum_0_4_loc_load  (load             ) [ 00000001111111000000000]
store_ln0           (store            ) [ 00000000000000000000000]
store_ln0           (store            ) [ 00000000000000000000000]
add3                (fadd             ) [ 00000000000000111111110]
add4                (fadd             ) [ 00000000000000000000001]
specloopname_ln0    (specloopname     ) [ 00000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000]
zext_ln72_1         (zext             ) [ 00000000000000000000000]
C_addr              (getelementptr    ) [ 00000000000000000000000]
specloopname_ln70   (specloopname     ) [ 00000000000000000000000]
bitcast_ln77        (bitcast          ) [ 00000000000000000000000]
store_ln77          (store            ) [ 00000000000000000000000]
br_ln0              (br               ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="B">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_accum2_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mmm_accum2_Pipeline_ak"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ai_aj_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="accum_0_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="accum_1_1_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="i_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="indvar_flatten_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="accum_0_4_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_4_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="accum_1_4_loc_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_4_loc/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="accum_0_2_loc_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_0_2_loc/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="accum_1_2_loc_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accum_1_2_loc/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="C_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="16" slack="0"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/22 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln77_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/22 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_mmm_accum2_Pipeline_1_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="32" slack="0"/>
<pin id="107" dir="0" index="3" bw="32" slack="1"/>
<pin id="108" dir="0" index="4" bw="32" slack="1"/>
<pin id="109" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_mmm_accum2_Pipeline_ak_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="0" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="0"/>
<pin id="114" dir="0" index="2" bw="32" slack="0"/>
<pin id="115" dir="0" index="3" bw="9" slack="0"/>
<pin id="116" dir="0" index="4" bw="1" slack="0"/>
<pin id="117" dir="0" index="5" bw="64" slack="0"/>
<pin id="118" dir="0" index="6" bw="9" slack="0"/>
<pin id="119" dir="0" index="7" bw="64" slack="0"/>
<pin id="120" dir="0" index="8" bw="32" slack="3"/>
<pin id="121" dir="0" index="9" bw="32" slack="3"/>
<pin id="122" dir="1" index="10" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln68/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/6 add4/14 "/>
</bind>
</comp>

<comp id="131" class="1005" name="reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="32" slack="1"/>
<pin id="133" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 add4 "/>
</bind>
</comp>

<comp id="136" class="1004" name="store_ln68_store_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="17" slack="0"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln68_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="9" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln68_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="9" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="indvar_flatten_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="17" slack="1"/>
<pin id="153" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln68_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="17" slack="0"/>
<pin id="156" dir="0" index="1" bw="17" slack="0"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="add_ln68_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="17" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68_1/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="accum_0_1_load_load_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="1"/>
<pin id="168" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_1_load/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="accum_1_1_load_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="1"/>
<pin id="172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_1_load/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="store_ln68_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="17" slack="0"/>
<pin id="176" dir="0" index="1" bw="17" slack="1"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="9" slack="3"/>
<pin id="181" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_load_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="9" slack="3"/>
<pin id="184" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="add_ln68_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln68/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="icmp_ln69_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="9" slack="0"/>
<pin id="193" dir="0" index="1" bw="9" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="select_ln68_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="9" slack="0"/>
<pin id="201" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68/4 "/>
</bind>
</comp>

<comp id="206" class="1004" name="select_ln68_1_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="9" slack="0"/>
<pin id="209" dir="0" index="2" bw="9" slack="0"/>
<pin id="210" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln68_1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="trunc_ln72_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="9" slack="0"/>
<pin id="217" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="tmp_12_cast_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="16" slack="0"/>
<pin id="221" dir="0" index="1" bw="8" slack="0"/>
<pin id="222" dir="0" index="2" bw="1" slack="0"/>
<pin id="223" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="trunc_ln75_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="9" slack="0"/>
<pin id="229" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="zext_ln72_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="add_ln72_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="16" slack="18"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="accum_1_2_loc_load_load_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="3"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_2_loc_load/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="accum_0_2_loc_load_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="3"/>
<pin id="248" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_2_loc_load/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln69_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln69/4 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln68_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="9" slack="0"/>
<pin id="258" dir="0" index="1" bw="9" slack="3"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln69_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="9" slack="0"/>
<pin id="263" dir="0" index="1" bw="9" slack="3"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln69/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="accum_1_4_loc_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="5"/>
<pin id="268" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_1_4_loc_load/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="accum_0_4_loc_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="5"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accum_0_4_loc_load/6 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln0_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="5"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="279" class="1004" name="store_ln0_store_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="5"/>
<pin id="282" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln72_1_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="18"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72_1/22 "/>
</bind>
</comp>

<comp id="288" class="1004" name="bitcast_ln77_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln77/22 "/>
</bind>
</comp>

<comp id="293" class="1005" name="j_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="9" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="300" class="1005" name="accum_0_1_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="1"/>
<pin id="302" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_0_1 "/>
</bind>
</comp>

<comp id="306" class="1005" name="accum_1_1_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_1_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="i_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="9" slack="0"/>
<pin id="314" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="319" class="1005" name="indvar_flatten_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="17" slack="0"/>
<pin id="321" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="326" class="1005" name="accum_0_4_loc_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="3"/>
<pin id="328" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="accum_0_4_loc "/>
</bind>
</comp>

<comp id="332" class="1005" name="accum_1_4_loc_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="3"/>
<pin id="334" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="accum_1_4_loc "/>
</bind>
</comp>

<comp id="338" class="1005" name="accum_0_2_loc_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_0_2_loc "/>
</bind>
</comp>

<comp id="344" class="1005" name="accum_1_2_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="1"/>
<pin id="346" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="accum_1_2_loc "/>
</bind>
</comp>

<comp id="359" class="1005" name="select_ln68_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="1"/>
<pin id="361" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln68 "/>
</bind>
</comp>

<comp id="364" class="1005" name="select_ln68_1_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="9" slack="1"/>
<pin id="366" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln68_1 "/>
</bind>
</comp>

<comp id="369" class="1005" name="trunc_ln75_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="1"/>
<pin id="371" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="374" class="1005" name="add_ln72_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="16" slack="18"/>
<pin id="376" dir="1" index="1" bw="16" slack="18"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="6" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="50" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="110"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="123"><net_src comp="38" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="124"><net_src comp="2" pin="0"/><net_sink comp="111" pin=5"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="111" pin=7"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="126" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="140"><net_src comp="20" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="22" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="24" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="164"><net_src comp="151" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="26" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="166" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="173"><net_src comp="170" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="178"><net_src comp="160" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="30" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="202"><net_src comp="191" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="22" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="179" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="205"><net_src comp="197" pin="3"/><net_sink comp="111" pin=6"/></net>

<net id="211"><net_src comp="191" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="185" pin="2"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="182" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="214"><net_src comp="206" pin="3"/><net_sink comp="111" pin=3"/></net>

<net id="218"><net_src comp="206" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="34" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="36" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="230"><net_src comp="206" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="235"><net_src comp="197" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="219" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="232" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="242" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="249"><net_src comp="246" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="254"><net_src comp="197" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="30" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="206" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="250" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="269"><net_src comp="266" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="270" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="287"><net_src comp="284" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="291"><net_src comp="131" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="296"><net_src comp="54" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="299"><net_src comp="293" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="303"><net_src comp="58" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="309"><net_src comp="62" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="311"><net_src comp="306" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="315"><net_src comp="66" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="322"><net_src comp="70" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="136" pin=1"/></net>

<net id="324"><net_src comp="319" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="325"><net_src comp="319" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="329"><net_src comp="74" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="111" pin=9"/></net>

<net id="331"><net_src comp="326" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="335"><net_src comp="78" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="336"><net_src comp="332" pin="1"/><net_sink comp="111" pin=8"/></net>

<net id="337"><net_src comp="332" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="341"><net_src comp="82" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="103" pin=4"/></net>

<net id="343"><net_src comp="338" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="347"><net_src comp="86" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="103" pin=3"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="362"><net_src comp="197" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="111" pin=6"/></net>

<net id="367"><net_src comp="206" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="111" pin=3"/></net>

<net id="372"><net_src comp="227" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="111" pin=4"/></net>

<net id="377"><net_src comp="236" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="284" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {22 }
 - Input state : 
	Port: mmm_accum2 : A | {4 5 }
	Port: mmm_accum2 : B | {4 5 }
  - Chain level:
	State 1
		store_ln68 : 1
		store_ln68 : 1
		store_ln68 : 1
	State 2
		icmp_ln68 : 1
		add_ln68_1 : 1
		br_ln68 : 2
		call_ln0 : 1
		store_ln68 : 2
	State 3
	State 4
		add_ln68 : 1
		icmp_ln69 : 1
		select_ln68 : 2
		select_ln68_1 : 2
		trunc_ln72 : 3
		tmp_12_cast : 4
		trunc_ln75 : 3
		zext_ln72 : 3
		add_ln72 : 5
		call_ln68 : 4
		add_ln69 : 3
		store_ln68 : 3
		store_ln69 : 4
	State 5
	State 6
		add3 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		C_addr : 1
		store_ln77 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   call   |  grp_mmm_accum2_Pipeline_1_fu_103 |    0    |    0    |    66   |    81   |
|          | grp_mmm_accum2_Pipeline_ak_fu_111 |    5    |  2.758  |   1000  |   594   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   fadd   |             grp_fu_126            |    2    |    0    |   296   |   239   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |         add_ln68_1_fu_160         |    0    |    0    |    0    |    24   |
|    add   |          add_ln68_fu_185          |    0    |    0    |    0    |    16   |
|          |          add_ln72_fu_236          |    0    |    0    |    0    |    23   |
|          |          add_ln69_fu_250          |    0    |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   icmp   |          icmp_ln68_fu_154         |    0    |    0    |    0    |    13   |
|          |          icmp_ln69_fu_191         |    0    |    0    |    0    |    11   |
|----------|-----------------------------------|---------|---------|---------|---------|
|  select  |         select_ln68_fu_197        |    0    |    0    |    0    |    9    |
|          |        select_ln68_1_fu_206       |    0    |    0    |    0    |    9    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln72_fu_215         |    0    |    0    |    0    |    0    |
|          |         trunc_ln75_fu_227         |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|bitconcatenate|         tmp_12_cast_fu_219        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   zext   |          zext_ln72_fu_232         |    0    |    0    |    0    |    0    |
|          |         zext_ln72_1_fu_284        |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |    7    |  2.758  |   1362  |   1035  |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   accum_0_1_reg_300  |   32   |
| accum_0_2_loc_reg_338|   32   |
| accum_0_4_loc_reg_326|   32   |
|   accum_1_1_reg_306  |   32   |
| accum_1_2_loc_reg_344|   32   |
| accum_1_4_loc_reg_332|   32   |
|   add_ln72_reg_374   |   16   |
|       i_reg_312      |    9   |
|indvar_flatten_reg_319|   17   |
|       j_reg_293      |    9   |
|        reg_131       |   32   |
| select_ln68_1_reg_364|    9   |
|  select_ln68_reg_359 |    9   |
|  trunc_ln75_reg_369  |    1   |
+----------------------+--------+
|         Total        |   294  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------|------|------|------|--------||---------||---------|
|                Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------|------|------|------|--------||---------||---------|
| grp_mmm_accum2_Pipeline_ak_fu_111 |  p3  |   2  |   9  |   18   ||    9    |
| grp_mmm_accum2_Pipeline_ak_fu_111 |  p4  |   2  |   1  |    2   ||    9    |
| grp_mmm_accum2_Pipeline_ak_fu_111 |  p6  |   2  |   9  |   18   ||    9    |
|             grp_fu_126            |  p0  |   2  |  32  |   64   ||    9    |
|             grp_fu_126            |  p1  |   2  |  32  |   64   ||    9    |
|-----------------------------------|------|------|------|--------||---------||---------|
|               Total               |      |      |      |   166  ||  2.135  ||    45   |
|-----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    7   |    2   |  1362  |  1035  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   294  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    7   |    4   |  1656  |  1080  |
+-----------+--------+--------+--------+--------+
