0.6
2016.4
Jan 23 2017
19:37:30
D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sim_1/new/full_adder_tb.v,1645601150,verilog,,,,full_adder_tb,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sources_1/new/full_adder.v,1645601145,verilog,,,,full_adder,,,,,,,,
D:/23221111/Data S2/Semester 2/System on Chip/Project/full_adder/full_adder.srcs/sources_1/new/half_adder.v,1645601147,verilog,,,,half_adder,,,,,,,,
