Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Thu Aug  3 16:52:37 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file deserializer_control_sets_placed.rpt
| Design       : deserializer
| Device       : xc7k160t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     9 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              46 |           13 |
| Yes          | No                    | No                     |              34 |            9 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------+----------------------------------+--------------------------------------+------------------+----------------+
|     Clock Signal    |           Enable Signal          |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+---------------------+----------------------------------+--------------------------------------+------------------+----------------+
|  clk100k_BUFG       |                                  |                                      |                1 |              2 |
|  clk_in             |                                  |                                      |                3 |              3 |
| ~trig_out_OBUF_BUFG |                                  |                                      |                2 |              4 |
| ~trig_out_OBUF_BUFG | num0[15]_i_1_n_0                 |                                      |                1 |              4 |
|  clk_in             |                                  | deser_clk_origin/counter[8]_i_1_n_0  |                2 |              6 |
|  clk100k_BUFG       |                                  | counter                              |                5 |             20 |
|  clk_in             |                                  | deser_clk_origin/counter[26]_i_1_n_0 |                6 |             20 |
|  clk_in             | startup_reset/counter[0]_i_1_n_0 |                                      |                8 |             30 |
|  clk100k_BUFG       | trig_out_OBUF_BUFG               | startup_reset/rst_in                 |               35 |             56 |
+---------------------+----------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 16+    |                     4 |
+--------+-----------------------+


