
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000538  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000538  000005cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004a  00800062  00800062  000005ce  2**0
                  ALLOC
  3 .debug_aranges 00000020  00000000  00000000  000005ce  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 00000208  00000000  00000000  000005ee  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000008aa  00000000  00000000  000007f6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000023d  00000000  00000000  000010a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000085d  00000000  00000000  000012dd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000180  00000000  00000000  00001b3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000029e  00000000  00000000  00001cbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000366  00000000  00000000  00001f5a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000048  00000000  00000000  000022c0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	a3 c1       	rjmp	.+838    	; 0x35e <__vector_11>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <str1>:
  26:	52 58 3a 00                                         RX:.

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf ed       	ldi	r28, 0xDF	; 223
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	e8 e3       	ldi	r30, 0x38	; 56
  3a:	f5 e0       	ldi	r31, 0x05	; 5
  3c:	02 c0       	rjmp	.+4      	; 0x42 <.do_copy_data_start>

0000003e <.do_copy_data_loop>:
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0

00000042 <.do_copy_data_start>:
  42:	a2 36       	cpi	r26, 0x62	; 98
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <.do_copy_data_loop>

00000048 <__do_clear_bss>:
  48:	10 e0       	ldi	r17, 0x00	; 0
  4a:	a2 e6       	ldi	r26, 0x62	; 98
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	ac 3a       	cpi	r26, 0xAC	; 172
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	c2 d1       	rcall	.+900    	; 0x3de <main>
  5a:	6c c2       	rjmp	.+1240   	; 0x534 <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <USART_Init>:

/* At Asynchronous Normal mode (U2X = 0) */

/* USART Initial */
void USART_Init( unsigned long baud )
{
  5e:	9b 01       	movw	r18, r22
  60:	ac 01       	movw	r20, r24
	/* Set baud rate */
	baud = F_CPU/16/baud-1;
  62:	60 e0       	ldi	r22, 0x00	; 0
  64:	78 e0       	ldi	r23, 0x08	; 8
  66:	87 e0       	ldi	r24, 0x07	; 7
  68:	90 e0       	ldi	r25, 0x00	; 0
  6a:	42 d2       	rcall	.+1156   	; 0x4f0 <__udivmodsi4>
  6c:	c9 01       	movw	r24, r18
  6e:	da 01       	movw	r26, r20
  70:	01 97       	sbiw	r24, 0x01	; 1
  72:	a1 09       	sbc	r26, r1
  74:	b1 09       	sbc	r27, r1
	UBRRH = (unsigned char)(baud>>8);
  76:	29 2f       	mov	r18, r25
  78:	3a 2f       	mov	r19, r26
  7a:	4b 2f       	mov	r20, r27
  7c:	55 27       	eor	r21, r21
  7e:	22 b9       	out	0x02, r18	; 2
	UBRRL = (unsigned char)baud;
  80:	89 b9       	out	0x09, r24	; 9
	/* Enable receiver and transmitter */
	UCSRB = (1<<RXCIE)|(1<<RXEN)|(1<<TXEN);
  82:	88 e9       	ldi	r24, 0x98	; 152
  84:	8a b9       	out	0x0a, r24	; 10
	/* Set frame format: 8data, 1stop bit */
	UCSRC = (1<<UCSZ1)|(1<<UCSZ0);
  86:	86 e0       	ldi	r24, 0x06	; 6
  88:	83 b9       	out	0x03, r24	; 3
}
  8a:	08 95       	ret

0000008c <USART_Transmit>:

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  8c:	5d 9b       	sbis	0x0b, 5	; 11
  8e:	fe cf       	rjmp	.-4      	; 0x8c <USART_Transmit>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
  90:	8c b9       	out	0x0c, r24	; 12
}
  92:	08 95       	ret

00000094 <USART_Transmit_char_to_ASCII>:

/* USART Transmit and turn char to ASCII */
void USART_Transmit_char_to_ASCII( unsigned char data )
{
  94:	28 2f       	mov	r18, r24

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  96:	5d 9b       	sbis	0x0b, 5	; 11
  98:	fe cf       	rjmp	.-4      	; 0x96 <USART_Transmit_char_to_ASCII+0x2>
}

/* USART Transmit and turn char to ASCII */
void USART_Transmit_char_to_ASCII( unsigned char data )
{
	USART_Transmit( data/100   | 0x30 );
  9a:	82 2f       	mov	r24, r18
  9c:	64 e6       	ldi	r22, 0x64	; 100
  9e:	1c d2       	rcall	.+1080   	; 0x4d8 <__udivmodqi4>
  a0:	80 63       	ori	r24, 0x30	; 48
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
	;
	/* Put data into buffer, sends the data */
	UDR = data;
  a2:	8c b9       	out	0x0c, r24	; 12

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  a4:	5d 9b       	sbis	0x0b, 5	; 11
  a6:	fe cf       	rjmp	.-4      	; 0xa4 <USART_Transmit_char_to_ASCII+0x10>

/* USART Transmit and turn char to ASCII */
void USART_Transmit_char_to_ASCII( unsigned char data )
{
	USART_Transmit( data/100   | 0x30 );
	USART_Transmit( data/10%10 | 0x30 );
  a8:	82 2f       	mov	r24, r18
  aa:	6a e0       	ldi	r22, 0x0A	; 10
  ac:	15 d2       	rcall	.+1066   	; 0x4d8 <__udivmodqi4>
  ae:	14 d2       	rcall	.+1064   	; 0x4d8 <__udivmodqi4>
  b0:	90 63       	ori	r25, 0x30	; 48
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
	;
	/* Put data into buffer, sends the data */
	UDR = data;
  b2:	9c b9       	out	0x0c, r25	; 12

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  b4:	5d 9b       	sbis	0x0b, 5	; 11
  b6:	fe cf       	rjmp	.-4      	; 0xb4 <USART_Transmit_char_to_ASCII+0x20>
/* USART Transmit and turn char to ASCII */
void USART_Transmit_char_to_ASCII( unsigned char data )
{
	USART_Transmit( data/100   | 0x30 );
	USART_Transmit( data/10%10 | 0x30 );
	USART_Transmit( data%10    | 0x30 );
  b8:	82 2f       	mov	r24, r18
  ba:	6a e0       	ldi	r22, 0x0A	; 10
  bc:	0d d2       	rcall	.+1050   	; 0x4d8 <__udivmodqi4>
  be:	90 63       	ori	r25, 0x30	; 48
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
	;
	/* Put data into buffer, sends the data */
	UDR = data;
  c0:	9c b9       	out	0x0c, r25	; 12

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  c2:	5d 9b       	sbis	0x0b, 5	; 11
  c4:	fe cf       	rjmp	.-4      	; 0xc2 <USART_Transmit_char_to_ASCII+0x2e>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
  c6:	8c e2       	ldi	r24, 0x2C	; 44
  c8:	8c b9       	out	0x0c, r24	; 12
{
	USART_Transmit( data/100   | 0x30 );
	USART_Transmit( data/10%10 | 0x30 );
	USART_Transmit( data%10    | 0x30 );
	USART_Transmit(',');
}
  ca:	08 95       	ret

000000cc <USART_Receive>:

/* USART Receive */
unsigned char USART_Receive( void )
{
	/* Wait for data to be received */
	while ( !(UCSRA & (1<<RXC)) )
  cc:	5f 9b       	sbis	0x0b, 7	; 11
  ce:	fe cf       	rjmp	.-4      	; 0xcc <USART_Receive>
	;
	/* Get and return received data from buffer */
	return UDR;
  d0:	8c b1       	in	r24, 0x0c	; 12
}
  d2:	08 95       	ret

000000d4 <USART_Flush>:

/* USART Flush */
void USART_Flush( void )
{
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <USART_Flush+0x4>
	unsigned char dummy;
	while ( UCSRA & (1<<RXC) ) dummy = UDR;
  d6:	8c b1       	in	r24, 0x0c	; 12
  d8:	5f 99       	sbic	0x0b, 7	; 11
  da:	fd cf       	rjmp	.-6      	; 0xd6 <USART_Flush+0x2>
}
  dc:	08 95       	ret

000000de <Next_line>:

/* USART Next (Change) line */
void Next_line( void )
{
  de:	df 93       	push	r29
  e0:	cf 93       	push	r28
  e2:	00 d0       	rcall	.+0      	; 0xe4 <__stack+0x5>
  e4:	cd b7       	in	r28, 0x3d	; 61
  e6:	de b7       	in	r29, 0x3e	; 62
	char str[]={10,13};
  e8:	8a e0       	ldi	r24, 0x0A	; 10
  ea:	89 83       	std	Y+1, r24	; 0x01
  ec:	8d e0       	ldi	r24, 0x0D	; 13
  ee:	8a 83       	std	Y+2, r24	; 0x02
  f0:	fe 01       	movw	r30, r28
  f2:	31 96       	adiw	r30, 0x01	; 1
	int i;
	for(i=0;i<2;i++)
  f4:	9e 01       	movw	r18, r28
  f6:	2d 5f       	subi	r18, 0xFD	; 253
  f8:	3f 4f       	sbci	r19, 0xFF	; 255
		USART_Transmit(str[i]);
  fa:	80 81       	ld	r24, Z

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
  fc:	5d 9b       	sbis	0x0b, 5	; 11
  fe:	fe cf       	rjmp	.-4      	; 0xfc <__stack+0x1d>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
 100:	8c b9       	out	0x0c, r24	; 12
 102:	31 96       	adiw	r30, 0x01	; 1
/* USART Next (Change) line */
void Next_line( void )
{
	char str[]={10,13};
	int i;
	for(i=0;i<2;i++)
 104:	e2 17       	cp	r30, r18
 106:	f3 07       	cpc	r31, r19
 108:	c1 f7       	brne	.-16     	; 0xfa <__stack+0x1b>
		USART_Transmit(str[i]);
}
 10a:	0f 90       	pop	r0
 10c:	0f 90       	pop	r0
 10e:	cf 91       	pop	r28
 110:	df 91       	pop	r29
 112:	08 95       	ret

00000114 <TIMER1_1sec_Init>:

/* TIMER1 Initial */
void TIMER1_1sec_Init( void )
{
	/* Set Divide F_CPU By 1024 */
	TCCR1B = (1<<CS12)|(1<<CS10);
 114:	85 e0       	ldi	r24, 0x05	; 5
 116:	8e bd       	out	0x2e, r24	; 46
	/* Set TIMER1 Register Initial Value */
	TCNT1 = 65535-F_CPU/1024;
 118:	8f ed       	ldi	r24, 0xDF	; 223
 11a:	93 ee       	ldi	r25, 0xE3	; 227
 11c:	9d bd       	out	0x2d, r25	; 45
 11e:	8c bd       	out	0x2c, r24	; 44
	/* TIMER1 Enable */
	TIMSK = (1<<TOIE1);
 120:	80 e8       	ldi	r24, 0x80	; 128
 122:	89 bf       	out	0x39, r24	; 57
}
 124:	08 95       	ret

00000126 <USI_Init>:
// void USI_SCLK( void );								USI clock
// unsigned char USI_Transfer( unsigned char data );	USI transfer data and get state

void USI_Init( void )
{
	DDRB |= (1<<USI_DO)|(1<<USI_SCK);
 126:	87 b3       	in	r24, 0x17	; 23
 128:	80 6c       	ori	r24, 0xC0	; 192
 12a:	87 bb       	out	0x17, r24	; 23
	DDRD |= (1<<USI_SS);
 12c:	8a 9a       	sbi	0x11, 2	; 17
	
	PORTB |= (1<<USI_DI)|(0<<USI_SCK);
 12e:	c5 9a       	sbi	0x18, 5	; 24
	PORTD |= (1<<USI_SS);
 130:	92 9a       	sbi	0x12, 2	; 18
	
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
 132:	8d b1       	in	r24, 0x0d	; 13
 134:	88 61       	ori	r24, 0x18	; 24
 136:	8d b9       	out	0x0d, r24	; 13
}
 138:	08 95       	ret

0000013a <USI_Select>:

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 13a:	82 b3       	in	r24, 0x12	; 18
 13c:	12 ba       	out	0x12, r1	; 18
}
 13e:	08 95       	ret

00000140 <USI_Deselect>:

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 140:	92 9a       	sbi	0x12, 2	; 18
}
 142:	08 95       	ret

00000144 <USI_SCLK>:

void USI_SCLK( void )
{
	char i;
	
	USISR = (1<<USIOIF);
 144:	80 e4       	ldi	r24, 0x40	; 64
 146:	8e b9       	out	0x0e, r24	; 14
 148:	80 e0       	ldi	r24, 0x00	; 0
	for(i=0;i<8;i++)
	{
		USICR |= (1<<USITC);	// Write 1 to USITC,       SCK from 0 to 1
 14a:	68 9a       	sbi	0x0d, 0	; 13
		USICR |= (1<<USITC);	// Write 1 to USITC again, SCK from 1 to 0
 14c:	68 9a       	sbi	0x0d, 0	; 13
void USI_SCLK( void )
{
	char i;
	
	USISR = (1<<USIOIF);
	for(i=0;i<8;i++)
 14e:	8f 5f       	subi	r24, 0xFF	; 255
 150:	88 30       	cpi	r24, 0x08	; 8
 152:	d9 f7       	brne	.-10     	; 0x14a <USI_SCLK+0x6>
	{
		USICR |= (1<<USITC);	// Write 1 to USITC,       SCK from 0 to 1
		USICR |= (1<<USITC);	// Write 1 to USITC again, SCK from 1 to 0
	}
}
 154:	08 95       	ret

00000156 <USI_Transfer>:

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 156:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 158:	f5 df       	rcall	.-22     	; 0x144 <USI_SCLK>
	state = USIDR;
 15a:	8f b1       	in	r24, 0x0f	; 15
	
	return state;
 15c:	08 95       	ret

0000015e <CC1100WriteStrobe>:
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
}

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 15e:	92 b3       	in	r25, 0x12	; 18
 160:	12 ba       	out	0x12, r1	; 18

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 162:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 164:	ef df       	rcall	.-34     	; 0x144 <USI_SCLK>
	state = USIDR;
 166:	8f b1       	in	r24, 0x0f	; 15
	PORTD &= (0<<USI_SS);		// Chip Select
}

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 168:	92 9a       	sbi	0x12, 2	; 18
void CC1100WriteStrobe( unsigned char addr )
{
	USI_Select();
	USI_Transfer( addr );
	USI_Deselect();
}
 16a:	08 95       	ret

0000016c <CC1100WriteRegister>:

void CC1100WriteRegister( unsigned char addr , unsigned char data )
{
 16c:	1f 93       	push	r17
 16e:	16 2f       	mov	r17, r22
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
}

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 170:	92 b3       	in	r25, 0x12	; 18
 172:	12 ba       	out	0x12, r1	; 18

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 174:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 176:	e6 df       	rcall	.-52     	; 0x144 <USI_SCLK>
	state = USIDR;
 178:	8f b1       	in	r24, 0x0f	; 15

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 17a:	1f b9       	out	0x0f, r17	; 15
	USI_SCLK();
 17c:	e3 df       	rcall	.-58     	; 0x144 <USI_SCLK>
	state = USIDR;
 17e:	8f b1       	in	r24, 0x0f	; 15
	PORTD &= (0<<USI_SS);		// Chip Select
}

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 180:	92 9a       	sbi	0x12, 2	; 18
	USI_Select();
	USI_Transfer( addr );
	USI_Transfer( data );
	USI_Deselect();
}
 182:	1f 91       	pop	r17
 184:	08 95       	ret

00000186 <CC1100ReadStatus>:
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
}

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 186:	92 b3       	in	r25, 0x12	; 18
 188:	12 ba       	out	0x12, r1	; 18

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 18a:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 18c:	db df       	rcall	.-74     	; 0x144 <USI_SCLK>
	state = USIDR;
 18e:	8f b1       	in	r24, 0x0f	; 15

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 190:	1f b8       	out	0x0f, r1	; 15
	USI_SCLK();
 192:	d8 df       	rcall	.-80     	; 0x144 <USI_SCLK>
	state = USIDR;
 194:	8f b1       	in	r24, 0x0f	; 15
	PORTD &= (0<<USI_SS);		// Chip Select
}

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 196:	92 9a       	sbi	0x12, 2	; 18
	USI_Transfer( addr );
	state = USI_Transfer( 0x00 );
	USI_Deselect();
	
	return state;
}
 198:	08 95       	ret

0000019a <CC1100WriteToTXFIFO>:

void CC1100WriteToTXFIFO( unsigned char *data , unsigned char bytes )
{
 19a:	ff 92       	push	r15
 19c:	0f 93       	push	r16
 19e:	1f 93       	push	r17
 1a0:	cf 93       	push	r28
 1a2:	df 93       	push	r29
 1a4:	18 2f       	mov	r17, r24
 1a6:	09 2f       	mov	r16, r25
 1a8:	f6 2e       	mov	r15, r22
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
}

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 1aa:	82 b3       	in	r24, 0x12	; 18
 1ac:	12 ba       	out	0x12, r1	; 18

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 1ae:	8f e7       	ldi	r24, 0x7F	; 127
 1b0:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 1b2:	c8 df       	rcall	.-112    	; 0x144 <USI_SCLK>
	state = USIDR;
 1b4:	8f b1       	in	r24, 0x0f	; 15
 1b6:	21 2f       	mov	r18, r17
 1b8:	30 2f       	mov	r19, r16
 1ba:	c9 01       	movw	r24, r18
 1bc:	ec 01       	movw	r28, r24
 1be:	10 e0       	ldi	r17, 0x00	; 0
 1c0:	05 c0       	rjmp	.+10     	; 0x1cc <CC1100WriteToTXFIFO+0x32>
	unsigned char i;

	USI_Select();
	USI_Transfer( TX_FIFO );
	for( i=0 ; i<bytes ; i++ )
		USI_Transfer( data[i] );
 1c2:	89 91       	ld	r24, Y+

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 1c4:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 1c6:	be df       	rcall	.-132    	; 0x144 <USI_SCLK>
	state = USIDR;
 1c8:	8f b1       	in	r24, 0x0f	; 15
{
	unsigned char i;

	USI_Select();
	USI_Transfer( TX_FIFO );
	for( i=0 ; i<bytes ; i++ )
 1ca:	1f 5f       	subi	r17, 0xFF	; 255
 1cc:	1f 15       	cp	r17, r15
 1ce:	c8 f3       	brcs	.-14     	; 0x1c2 <CC1100WriteToTXFIFO+0x28>
	PORTD &= (0<<USI_SS);		// Chip Select
}

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 1d0:	92 9a       	sbi	0x12, 2	; 18
		USI_Transfer( data[i] );
	USI_Deselect();
}
 1d2:	df 91       	pop	r29
 1d4:	cf 91       	pop	r28
 1d6:	1f 91       	pop	r17
 1d8:	0f 91       	pop	r16
 1da:	ff 90       	pop	r15
 1dc:	08 95       	ret

000001de <CC1100ReadFromRXFIFO>:

void CC1100ReadFromRXFIFO( unsigned char *data , unsigned char bytes )
{
 1de:	ff 92       	push	r15
 1e0:	0f 93       	push	r16
 1e2:	1f 93       	push	r17
 1e4:	cf 93       	push	r28
 1e6:	df 93       	push	r29
 1e8:	18 2f       	mov	r17, r24
 1ea:	09 2f       	mov	r16, r25
 1ec:	f6 2e       	mov	r15, r22
	USICR |= (1<<USICS1)|(1<<USIWM0)|(0<<USICLK)|(0<<USITC);
}

void USI_Select( void )
{
	PORTD &= (0<<USI_SS);		// Chip Select
 1ee:	82 b3       	in	r24, 0x12	; 18
 1f0:	12 ba       	out	0x12, r1	; 18

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 1f2:	8f ef       	ldi	r24, 0xFF	; 255
 1f4:	8f b9       	out	0x0f, r24	; 15
	USI_SCLK();
 1f6:	a6 df       	rcall	.-180    	; 0x144 <USI_SCLK>
	state = USIDR;
 1f8:	8f b1       	in	r24, 0x0f	; 15
 1fa:	21 2f       	mov	r18, r17
 1fc:	30 2f       	mov	r19, r16
 1fe:	c9 01       	movw	r24, r18
 200:	ec 01       	movw	r28, r24
 202:	10 e0       	ldi	r17, 0x00	; 0
 204:	05 c0       	rjmp	.+10     	; 0x210 <CC1100ReadFromRXFIFO+0x32>

unsigned char USI_Transfer( unsigned char data )
{	
	unsigned char state;
	
	USIDR = data;				// Write data to CC1100
 206:	1f b8       	out	0x0f, r1	; 15
	USI_SCLK();
 208:	9d df       	rcall	.-198    	; 0x144 <USI_SCLK>
	state = USIDR;
 20a:	8f b1       	in	r24, 0x0f	; 15
	unsigned char i;

	USI_Select();
	USI_Transfer( RX_FIFO );
	for( i=0 ; i<bytes ; i++ )
		data[i] = USI_Transfer( 0x00 );
 20c:	89 93       	st	Y+, r24
{
	unsigned char i;

	USI_Select();
	USI_Transfer( RX_FIFO );
	for( i=0 ; i<bytes ; i++ )
 20e:	1f 5f       	subi	r17, 0xFF	; 255
 210:	1f 15       	cp	r17, r15
 212:	c8 f3       	brcs	.-14     	; 0x206 <CC1100ReadFromRXFIFO+0x28>
	PORTD &= (0<<USI_SS);		// Chip Select
}

void USI_Deselect( void )
{
	PORTD |= (1<<USI_SS);		// Chip deSelect
 214:	92 9a       	sbi	0x12, 2	; 18
		data[i] = USI_Transfer( 0x00 );
	USI_Deselect();
}
 216:	df 91       	pop	r29
 218:	cf 91       	pop	r28
 21a:	1f 91       	pop	r17
 21c:	0f 91       	pop	r16
 21e:	ff 90       	pop	r15
 220:	08 95       	ret

00000222 <CC1100Initial>:
	CC1100WriteRegister( PKTCTRL1 , 0x00 );		// no append_status
*/

// 76k8Baud
// 以下全改成給2.4GHz用
	CC1100WriteRegister( FIFOTHR , 0x08 );		// FIFO_THR = 7, 33 bytes in TX FIFO
 222:	83 e0       	ldi	r24, 0x03	; 3
 224:	68 e0       	ldi	r22, 0x08	; 8
 226:	a2 df       	rcall	.-188    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( PATABLE , paTable );		// PATABLE
 228:	8e e3       	ldi	r24, 0x3E	; 62
 22a:	6e ef       	ldi	r22, 0xFE	; 254
 22c:	9f df       	rcall	.-194    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( PKTCTRL1 , 0x08 );		// no append_status
 22e:	87 e0       	ldi	r24, 0x07	; 7
 230:	68 e0       	ldi	r22, 0x08	; 8
 232:	9c df       	rcall	.-200    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( PKTCTRL0 , 0x04 );
 234:	88 e0       	ldi	r24, 0x08	; 8
 236:	64 e0       	ldi	r22, 0x04	; 4
 238:	99 df       	rcall	.-206    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( PKTLEN , 0x22 );
 23a:	86 e0       	ldi	r24, 0x06	; 6
 23c:	62 e2       	ldi	r22, 0x22	; 34
 23e:	96 df       	rcall	.-212    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( IOCFG0 , 0x06 );
 240:	82 e0       	ldi	r24, 0x02	; 2
 242:	66 e0       	ldi	r22, 0x06	; 6
 244:	93 df       	rcall	.-218    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( IOCFG2 , 0x02 );
 246:	80 e0       	ldi	r24, 0x00	; 0
 248:	62 e0       	ldi	r22, 0x02	; 2
 24a:	90 df       	rcall	.-224    	; 0x16c <CC1100WriteRegister>
	
	CC1100WriteRegister( FSCTRL1 , 0x0B );		// Frequency synthesizer control.
 24c:	8b e0       	ldi	r24, 0x0B	; 11
 24e:	6b e0       	ldi	r22, 0x0B	; 11
 250:	8d df       	rcall	.-230    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCTRL0 , 0x00 );		// Frequency synthesizer control.
 252:	8c e0       	ldi	r24, 0x0C	; 12
 254:	60 e0       	ldi	r22, 0x00	; 0
 256:	8a df       	rcall	.-236    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FREQ2 , 0x5D );		// Frequency control word, high byte.
 258:	8d e0       	ldi	r24, 0x0D	; 13
 25a:	6d e5       	ldi	r22, 0x5D	; 93
 25c:	87 df       	rcall	.-242    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FREQ1 , 0x93 );		// Frequency control word, middle byte.
 25e:	8e e0       	ldi	r24, 0x0E	; 14
 260:	63 e9       	ldi	r22, 0x93	; 147
 262:	84 df       	rcall	.-248    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FREQ0 , 0xB1 );		// Frequency control word, low byte.
 264:	8f e0       	ldi	r24, 0x0F	; 15
 266:	61 eb       	ldi	r22, 0xB1	; 177
 268:	81 df       	rcall	.-254    	; 0x16c <CC1100WriteRegister>
	
	CC1100WriteRegister( MDMCFG4 , 0x7B );		// Modem configuration.
 26a:	80 e1       	ldi	r24, 0x10	; 16
 26c:	6b e7       	ldi	r22, 0x7B	; 123
 26e:	7e df       	rcall	.-260    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MDMCFG3 , 0x83 );		// Modem configuration.
 270:	81 e1       	ldi	r24, 0x11	; 17
 272:	63 e8       	ldi	r22, 0x83	; 131
 274:	7b df       	rcall	.-266    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MDMCFG2 , 0x83 );		// Modem configuration.
 276:	82 e1       	ldi	r24, 0x12	; 18
 278:	63 e8       	ldi	r22, 0x83	; 131
 27a:	78 df       	rcall	.-272    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MDMCFG1 , 0x22 );		// Modem configuration.
 27c:	83 e1       	ldi	r24, 0x13	; 19
 27e:	62 e2       	ldi	r22, 0x22	; 34
 280:	75 df       	rcall	.-278    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MDMCFG0 , 0xF8 );		// Modem configuration.
 282:	84 e1       	ldi	r24, 0x14	; 20
 284:	68 ef       	ldi	r22, 0xF8	; 248
 286:	72 df       	rcall	.-284    	; 0x16c <CC1100WriteRegister>
//	CC1100WriteRegister( CHANNR , 0x00 );		// Channel number.
	CC1100WriteRegister( CHANNR , 108 );		// Channel number.
 288:	8a e0       	ldi	r24, 0x0A	; 10
 28a:	6c e6       	ldi	r22, 0x6C	; 108
 28c:	6f df       	rcall	.-290    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( DEVIATN , 0x44 );		// Modem deviation setting (when FSK modulation is enabled).
 28e:	85 e1       	ldi	r24, 0x15	; 21
 290:	64 e4       	ldi	r22, 0x44	; 68
 292:	6c df       	rcall	.-296    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FREND1 , 0x56 );		// Front end RX configuration.
 294:	81 e2       	ldi	r24, 0x21	; 33
 296:	66 e5       	ldi	r22, 0x56	; 86
 298:	69 df       	rcall	.-302    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FREND0 , 0x10 );		// Front end RX configuration.
 29a:	82 e2       	ldi	r24, 0x22	; 34
 29c:	60 e1       	ldi	r22, 0x10	; 16
 29e:	66 df       	rcall	.-308    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MCSM1 , 0x33 );		// Main Radio Control State Machine configuration.
 2a0:	87 e1       	ldi	r24, 0x17	; 23
 2a2:	63 e3       	ldi	r22, 0x33	; 51
 2a4:	63 df       	rcall	.-314    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( MCSM0 , 0x18 );		// Main Radio Control State Machine configuration.
 2a6:	88 e1       	ldi	r24, 0x18	; 24
 2a8:	68 e1       	ldi	r22, 0x18	; 24
 2aa:	60 df       	rcall	.-320    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FOCCFG , 0x16 );		// Frequency Offset Compensation Configuration.
 2ac:	89 e1       	ldi	r24, 0x19	; 25
 2ae:	66 e1       	ldi	r22, 0x16	; 22
 2b0:	5d df       	rcall	.-326    	; 0x16c <CC1100WriteRegister>
//	CC1100WriteRegister( BSCFG , 0x6C );
	CC1100WriteRegister( AGCTRL2 , 0x43 );
 2b2:	8b e1       	ldi	r24, 0x1B	; 27
 2b4:	63 e4       	ldi	r22, 0x43	; 67
 2b6:	5a df       	rcall	.-332    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( AGCTRL1 , 0x40 );
 2b8:	8c e1       	ldi	r24, 0x1C	; 28
 2ba:	60 e4       	ldi	r22, 0x40	; 64
 2bc:	57 df       	rcall	.-338    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( AGCTRL0 , 0x91 );
 2be:	8d e1       	ldi	r24, 0x1D	; 29
 2c0:	61 e9       	ldi	r22, 0x91	; 145
 2c2:	54 df       	rcall	.-344    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCAL3 , 0xA9 );		// Frequency synthesizer calibration.
 2c4:	83 e2       	ldi	r24, 0x23	; 35
 2c6:	69 ea       	ldi	r22, 0xA9	; 169
 2c8:	51 df       	rcall	.-350    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCAL2 , 0x0A );		// Frequency synthesizer calibration.
 2ca:	84 e2       	ldi	r24, 0x24	; 36
 2cc:	6a e0       	ldi	r22, 0x0A	; 10
 2ce:	4e df       	rcall	.-356    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCAL1 , 0x00 );		// Frequency synthesizer calibration.
 2d0:	85 e2       	ldi	r24, 0x25	; 37
 2d2:	60 e0       	ldi	r22, 0x00	; 0
 2d4:	4b df       	rcall	.-362    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCAL0 , 0x11 );		// Frequency synthesizer calibration.
 2d6:	86 e2       	ldi	r24, 0x26	; 38
 2d8:	61 e1       	ldi	r22, 0x11	; 17
 2da:	48 df       	rcall	.-368    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSTEST , 0x59 );
 2dc:	89 e2       	ldi	r24, 0x29	; 41
 2de:	69 e5       	ldi	r22, 0x59	; 89
 2e0:	45 df       	rcall	.-374    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( TEST2 , 0x88 );
 2e2:	8c e2       	ldi	r24, 0x2C	; 44
 2e4:	68 e8       	ldi	r22, 0x88	; 136
 2e6:	42 df       	rcall	.-380    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( TEST1 , 0x31 );
 2e8:	8d e2       	ldi	r24, 0x2D	; 45
 2ea:	61 e3       	ldi	r22, 0x31	; 49
 2ec:	3f df       	rcall	.-386    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( TEST0 , 0x0B );
 2ee:	8e e2       	ldi	r24, 0x2E	; 46
 2f0:	6b e0       	ldi	r22, 0x0B	; 11
 2f2:	3c df       	rcall	.-392    	; 0x16c <CC1100WriteRegister>
	CC1100WriteRegister( FSCAL2 , 0x0A );		// Frequency synthesizer calibration.
	CC1100WriteRegister( FSCAL1 , 0x00 );		// Frequency synthesizer calibration.
	CC1100WriteRegister( FSCAL0 , 0x11 );		// Frequency synthesizer calibration.
	CC1100WriteRegister( FSTEST , 0x59 );
*/	
 2f4:	08 95       	ret

000002f6 <RX_Module>:
/********** RF CC1100 RX & TX Module Function **********/

/********** RX Module Function **********/
unsigned char RX_Module( unsigned char *rxBuffer , unsigned char length )
{
 2f6:	1f 93       	push	r17
 2f8:	cf 93       	push	r28
 2fa:	df 93       	push	r29
 2fc:	ec 01       	movw	r28, r24
 2fe:	16 2f       	mov	r17, r22
	CC1100WriteStrobe( SIDLE );
 300:	86 e3       	ldi	r24, 0x36	; 54
 302:	2d df       	rcall	.-422    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SFRX );
 304:	8a e3       	ldi	r24, 0x3A	; 58
 306:	2b df       	rcall	.-426    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SRX );
 308:	84 e3       	ldi	r24, 0x34	; 52
 30a:	29 df       	rcall	.-430    	; 0x15e <CC1100WriteStrobe>
	
	while( !CHKBIT(PINB, GDO0) ); 				// wait until RX start
 30c:	b3 9b       	sbis	0x16, 3	; 22
 30e:	fe cf       	rjmp	.-4      	; 0x30c <RX_Module+0x16>
	while(  CHKBIT(PINB, GDO0) ); 				// wati until RX finish
 310:	b3 99       	sbic	0x16, 3	; 22
 312:	fe cf       	rjmp	.-4      	; 0x310 <RX_Module+0x1a>
	CC1100WriteStrobe( SRX );					// RX start again
 314:	84 e3       	ldi	r24, 0x34	; 52
 316:	23 df       	rcall	.-442    	; 0x15e <CC1100WriteStrobe>
	CC1100ReadFromRXFIFO( rxBuffer , length );	// Read from the RX FIFO
 318:	ce 01       	movw	r24, r28
 31a:	61 2f       	mov	r22, r17
 31c:	60 df       	rcall	.-320    	; 0x1de <CC1100ReadFromRXFIFO>
	
	return 1;
}
 31e:	81 e0       	ldi	r24, 0x01	; 1
 320:	df 91       	pop	r29
 322:	cf 91       	pop	r28
 324:	1f 91       	pop	r17
 326:	08 95       	ret

00000328 <TX_Module>:

/********** TX Module Function **********/
unsigned char TX_Module( unsigned char *txBuffer , unsigned char length )
{
 328:	1f 93       	push	r17
 32a:	cf 93       	push	r28
 32c:	df 93       	push	r29
 32e:	ec 01       	movw	r28, r24
 330:	16 2f       	mov	r17, r22
	CC1100WriteStrobe( SIDLE );
 332:	86 e3       	ldi	r24, 0x36	; 54
 334:	14 df       	rcall	.-472    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SFTX );
 336:	8b e3       	ldi	r24, 0x3B	; 59
 338:	12 df       	rcall	.-476    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SFSTXON );
 33a:	81 e3       	ldi	r24, 0x31	; 49
 33c:	10 df       	rcall	.-480    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( STX );
 33e:	85 e3       	ldi	r24, 0x35	; 53
 340:	0e df       	rcall	.-484    	; 0x15e <CC1100WriteStrobe>
	
	while( CHKBIT(PINB, GDO0) ); 				// fill TX FIFO and start TX
 342:	b3 99       	sbic	0x16, 3	; 22
 344:	fe cf       	rjmp	.-4      	; 0x342 <TX_Module+0x1a>
	CC1100WriteToTXFIFO( txBuffer , length );	// Fill up the TX FIFO
 346:	ce 01       	movw	r24, r28
 348:	61 2f       	mov	r22, r17
 34a:	27 df       	rcall	.-434    	; 0x19a <CC1100WriteToTXFIFO>
	CC1100WriteStrobe( STX );					// TX start again
 34c:	85 e3       	ldi	r24, 0x35	; 53
 34e:	07 df       	rcall	.-498    	; 0x15e <CC1100WriteStrobe>
	while( !CHKBIT(PINB, GDO0) );				// wait until TX start to continue
 350:	b3 9b       	sbis	0x16, 3	; 22
 352:	fe cf       	rjmp	.-4      	; 0x350 <TX_Module+0x28>

	return 1;
 354:	81 e0       	ldi	r24, 0x01	; 1
 356:	df 91       	pop	r29
 358:	cf 91       	pop	r28
 35a:	1f 91       	pop	r17
 35c:	08 95       	ret

0000035e <__vector_11>:
volatile unsigned char flag = 1;	// RX Mode
	//						  0		   TX Mode
unsigned char i=0,j=0,outtx=1,garbage;
int y=0;
ISR( PCINT_vect )
{
 35e:	1f 92       	push	r1
 360:	0f 92       	push	r0
 362:	0f b6       	in	r0, 0x3f	; 63
 364:	0f 92       	push	r0
 366:	11 24       	eor	r1, r1
 368:	2f 93       	push	r18
 36a:	3f 93       	push	r19
 36c:	4f 93       	push	r20
 36e:	5f 93       	push	r21
 370:	6f 93       	push	r22
 372:	7f 93       	push	r23
 374:	8f 93       	push	r24
 376:	9f 93       	push	r25
 378:	af 93       	push	r26
 37a:	bf 93       	push	r27
 37c:	ef 93       	push	r30
 37e:	ff 93       	push	r31
	CC1100WriteStrobe( SRX );
 380:	84 e3       	ldi	r24, 0x34	; 52
 382:	ed de       	rcall	.-550    	; 0x15e <CC1100WriteStrobe>

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
 384:	5d 9b       	sbis	0x0b, 5	; 11
 386:	fe cf       	rjmp	.-4      	; 0x384 <__vector_11+0x26>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
 388:	8a ea       	ldi	r24, 0xAA	; 170
 38a:	8c b9       	out	0x0c, r24	; 12
	USART_Transmit( 0xAA );
	USART_Transmit( y );
 38c:	20 91 65 00 	lds	r18, 0x0065
 390:	30 91 66 00 	lds	r19, 0x0066

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
 394:	5d 9b       	sbis	0x0b, 5	; 11
 396:	fe cf       	rjmp	.-4      	; 0x394 <__vector_11+0x36>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
 398:	2c b9       	out	0x0c, r18	; 12

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
 39a:	5d 9b       	sbis	0x0b, 5	; 11
 39c:	fe cf       	rjmp	.-4      	; 0x39a <__vector_11+0x3c>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
 39e:	8a ea       	ldi	r24, 0xAA	; 170
 3a0:	8c b9       	out	0x0c, r24	; 12
	USART_Transmit( 0xAA );
	y++;
 3a2:	2f 5f       	subi	r18, 0xFF	; 255
 3a4:	3f 4f       	sbci	r19, 0xFF	; 255
 3a6:	30 93 66 00 	sts	0x0066, r19
 3aa:	20 93 65 00 	sts	0x0065, r18
}
 3ae:	ff 91       	pop	r31
 3b0:	ef 91       	pop	r30
 3b2:	bf 91       	pop	r27
 3b4:	af 91       	pop	r26
 3b6:	9f 91       	pop	r25
 3b8:	8f 91       	pop	r24
 3ba:	7f 91       	pop	r23
 3bc:	6f 91       	pop	r22
 3be:	5f 91       	pop	r21
 3c0:	4f 91       	pop	r20
 3c2:	3f 91       	pop	r19
 3c4:	2f 91       	pop	r18
 3c6:	0f 90       	pop	r0
 3c8:	0f be       	out	0x3f, r0	; 63
 3ca:	0f 90       	pop	r0
 3cc:	1f 90       	pop	r1
 3ce:	18 95       	reti

000003d0 <pinchange_init>:
void pinchange_init(void)
{
	GIMSK |= (1<<PCIE);
 3d0:	8b b7       	in	r24, 0x3b	; 59
 3d2:	80 62       	ori	r24, 0x20	; 32
 3d4:	8b bf       	out	0x3b, r24	; 59
	PCMSK |= (1<<PCINT3);
 3d6:	80 b5       	in	r24, 0x20	; 32
 3d8:	88 60       	ori	r24, 0x08	; 8
 3da:	80 bd       	out	0x20, r24	; 32
}
 3dc:	08 95       	ret

000003de <main>:
int main(void)
{
	int ii;
	USI_Init();
 3de:	a3 de       	rcall	.-698    	; 0x126 <USI_Init>
	USART_Init(230400);
 3e0:	60 e0       	ldi	r22, 0x00	; 0
 3e2:	74 e8       	ldi	r23, 0x84	; 132
 3e4:	83 e0       	ldi	r24, 0x03	; 3
 3e6:	90 e0       	ldi	r25, 0x00	; 0
 3e8:	3a de       	rcall	.-908    	; 0x5e <USART_Init>
	CC1100Initial();
 3ea:	1b df       	rcall	.-458    	; 0x222 <CC1100Initial>
//	USART_Transmit_char_to_ASCII( 0x6f );		// boot finished.(show 111)
	
	CC1100WriteStrobe( SIDLE );
 3ec:	86 e3       	ldi	r24, 0x36	; 54
 3ee:	b7 de       	rcall	.-658    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SFRX );
 3f0:	8a e3       	ldi	r24, 0x3A	; 58
 3f2:	b5 de       	rcall	.-662    	; 0x15e <CC1100WriteStrobe>
	CC1100WriteStrobe( SRX );
 3f4:	84 e3       	ldi	r24, 0x34	; 52
 3f6:	b3 de       	rcall	.-666    	; 0x15e <CC1100WriteStrobe>
 3f8:	20 e0       	ldi	r18, 0x00	; 0
 3fa:	30 e0       	ldi	r19, 0x00	; 0
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
 3fc:	48 eb       	ldi	r20, 0xB8	; 184
 3fe:	50 e0       	ldi	r21, 0x00	; 0
 400:	0a c0       	rjmp	.+20     	; 0x416 <main+0x38>
 402:	fa 01       	movw	r30, r20
 404:	31 97       	sbiw	r30, 0x01	; 1
 406:	f1 f7       	brne	.-4      	; 0x404 <main+0x26>
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
 408:	01 97       	sbiw	r24, 0x01	; 1
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
 40a:	d9 f7       	brne	.-10     	; 0x402 <main+0x24>
	
	for(ii=0;ii<5;ii++)
 40c:	2f 5f       	subi	r18, 0xFF	; 255
 40e:	3f 4f       	sbci	r19, 0xFF	; 255
 410:	25 30       	cpi	r18, 0x05	; 5
 412:	31 05       	cpc	r19, r1
 414:	19 f0       	breq	.+6      	; 0x41c <main+0x3e>
 416:	80 e1       	ldi	r24, 0x10	; 16
 418:	97 e2       	ldi	r25, 0x27	; 39
 41a:	f3 cf       	rjmp	.-26     	; 0x402 <main+0x24>
		_delay_ms(1000);
		
	sei();
 41c:	78 94       	sei
// *** RX 32 bytes *** //

	while(1)
	{
		if(flag)
 41e:	80 91 60 00 	lds	r24, 0x0060
 422:	88 23       	and	r24, r24
 424:	e1 f3       	breq	.-8      	; 0x41e <main+0x40>
 426:	08 c0       	rjmp	.+16     	; 0x438 <main+0x5a>
		{
			while( !CHKBIT(PINB, GDO0) )					// wait until RX start
				if(flag!=1)
 428:	80 91 60 00 	lds	r24, 0x0060
 42c:	81 30       	cpi	r24, 0x01	; 1
 42e:	21 f0       	breq	.+8      	; 0x438 <main+0x5a>
					if( 0 == CC1100ReadStatus( RXBYTES ) )	// if at RX, copmlete RX before TX
 430:	8b ef       	ldi	r24, 0xFB	; 251
 432:	a9 de       	rcall	.-686    	; 0x186 <CC1100ReadStatus>
 434:	88 23       	and	r24, r24
 436:	59 f0       	breq	.+22     	; 0x44e <main+0x70>

	while(1)
	{
		if(flag)
		{
			while( !CHKBIT(PINB, GDO0) )					// wait until RX start
 438:	b3 9b       	sbis	0x16, 3	; 22
 43a:	f6 cf       	rjmp	.-20     	; 0x428 <main+0x4a>
 43c:	08 c0       	rjmp	.+16     	; 0x44e <main+0x70>
				if(flag!=1)
					if( 0 == CC1100ReadStatus( RXBYTES ) )	// if at RX, copmlete RX before TX
						break;
			while(  CHKBIT(PINB, GDO0) )					// wati until RX finish
				if(flag!=1)
 43e:	80 91 60 00 	lds	r24, 0x0060
 442:	81 30       	cpi	r24, 0x01	; 1
 444:	21 f0       	breq	.+8      	; 0x44e <main+0x70>
					if( 0 == CC1100ReadStatus( RXBYTES ) )	// if at RX, copmlete RX before TX
 446:	8b ef       	ldi	r24, 0xFB	; 251
 448:	9e de       	rcall	.-708    	; 0x186 <CC1100ReadStatus>
 44a:	88 23       	and	r24, r24
 44c:	11 f0       	breq	.+4      	; 0x452 <main+0x74>
		{
			while( !CHKBIT(PINB, GDO0) )					// wait until RX start
				if(flag!=1)
					if( 0 == CC1100ReadStatus( RXBYTES ) )	// if at RX, copmlete RX before TX
						break;
			while(  CHKBIT(PINB, GDO0) )					// wati until RX finish
 44e:	b3 99       	sbic	0x16, 3	; 22
 450:	f6 cf       	rjmp	.-20     	; 0x43e <main+0x60>
				if(flag!=1)
					if( 0 == CC1100ReadStatus( RXBYTES ) )	// if at RX, copmlete RX before TX
						break;
			if(flag)
 452:	80 91 60 00 	lds	r24, 0x0060
 456:	88 23       	and	r24, r24
 458:	11 f3       	breq	.-60     	; 0x41e <main+0x40>
			{
				//CC1100WriteStrobe( SRX );					// RX start again
				CC1100ReadFromRXFIFO( rxBuffer[Swapcount%2] , length );	// Read from the RX FIFO
 45a:	80 91 62 00 	lds	r24, 0x0062
 45e:	90 e0       	ldi	r25, 0x00	; 0
 460:	81 70       	andi	r24, 0x01	; 1
 462:	90 70       	andi	r25, 0x00	; 0
 464:	62 e2       	ldi	r22, 0x22	; 34
 466:	70 e0       	ldi	r23, 0x00	; 0
 468:	25 d0       	rcall	.+74     	; 0x4b4 <__mulhi3>
 46a:	88 59       	subi	r24, 0x98	; 152
 46c:	9f 4f       	sbci	r25, 0xFF	; 255
 46e:	62 e2       	ldi	r22, 0x22	; 34
 470:	b6 de       	rcall	.-660    	; 0x1de <CC1100ReadFromRXFIFO>
				
//				for(i=0;i<3;i++)
//					USART_Transmit(pgm_read_byte(&str1[i]));
				
				for( i=0 ; i<length ; i++ )
					USART_Transmit( rxBuffer[Swapcount%2][i] );			// serial port output rxBuffer
 472:	80 91 62 00 	lds	r24, 0x0062
 476:	28 2f       	mov	r18, r24
 478:	30 e0       	ldi	r19, 0x00	; 0
 47a:	21 70       	andi	r18, 0x01	; 1
 47c:	30 70       	andi	r19, 0x00	; 0
 47e:	40 e0       	ldi	r20, 0x00	; 0
 480:	0e c0       	rjmp	.+28     	; 0x49e <main+0xc0>
				CC1100ReadFromRXFIFO( rxBuffer[Swapcount%2] , length );	// Read from the RX FIFO
				
//				for(i=0;i<3;i++)
//					USART_Transmit(pgm_read_byte(&str1[i]));
				
				for( i=0 ; i<length ; i++ )
 482:	c9 01       	movw	r24, r18
 484:	62 e2       	ldi	r22, 0x22	; 34
 486:	70 e0       	ldi	r23, 0x00	; 0
 488:	15 d0       	rcall	.+42     	; 0x4b4 <__mulhi3>
 48a:	fc 01       	movw	r30, r24
 48c:	e4 0f       	add	r30, r20
 48e:	f1 1d       	adc	r31, r1
 490:	e8 59       	subi	r30, 0x98	; 152
 492:	ff 4f       	sbci	r31, 0xFF	; 255
 494:	e0 81       	ld	r30, Z

/* USART Transmit */
void USART_Transmit( unsigned char data )
{
	/* Wait for empty transmit buffer */
	while ( !( UCSRA & (1<<UDRE)) )
 496:	5d 9b       	sbis	0x0b, 5	; 11
 498:	fe cf       	rjmp	.-4      	; 0x496 <main+0xb8>
	;
	/* Put data into buffer, sends the data */
	UDR = data;
 49a:	ec b9       	out	0x0c, r30	; 12
 49c:	4f 5f       	subi	r20, 0xFF	; 255
 49e:	42 32       	cpi	r20, 0x22	; 34
 4a0:	80 f3       	brcs	.-32     	; 0x482 <main+0xa4>
 4a2:	40 93 63 00 	sts	0x0063, r20
					USART_Transmit( rxBuffer[Swapcount%2][i] );			// serial port output rxBuffer
			
				CC1100WriteStrobe( SIDLE );
 4a6:	86 e3       	ldi	r24, 0x36	; 54
 4a8:	5a de       	rcall	.-844    	; 0x15e <CC1100WriteStrobe>
				CC1100WriteStrobe( SFRX );
 4aa:	8a e3       	ldi	r24, 0x3A	; 58
 4ac:	58 de       	rcall	.-848    	; 0x15e <CC1100WriteStrobe>
				CC1100WriteStrobe( SRX );
 4ae:	84 e3       	ldi	r24, 0x34	; 52
 4b0:	56 de       	rcall	.-852    	; 0x15e <CC1100WriteStrobe>
 4b2:	b5 cf       	rjmp	.-150    	; 0x41e <main+0x40>

000004b4 <__mulhi3>:
 4b4:	55 27       	eor	r21, r21
 4b6:	00 24       	eor	r0, r0

000004b8 <__mulhi3_loop>:
 4b8:	80 ff       	sbrs	r24, 0
 4ba:	02 c0       	rjmp	.+4      	; 0x4c0 <__mulhi3_skip1>
 4bc:	06 0e       	add	r0, r22
 4be:	57 1f       	adc	r21, r23

000004c0 <__mulhi3_skip1>:
 4c0:	66 0f       	add	r22, r22
 4c2:	77 1f       	adc	r23, r23
 4c4:	61 15       	cp	r22, r1
 4c6:	71 05       	cpc	r23, r1
 4c8:	21 f0       	breq	.+8      	; 0x4d2 <__mulhi3_exit>
 4ca:	96 95       	lsr	r25
 4cc:	87 95       	ror	r24
 4ce:	00 97       	sbiw	r24, 0x00	; 0
 4d0:	99 f7       	brne	.-26     	; 0x4b8 <__mulhi3_loop>

000004d2 <__mulhi3_exit>:
 4d2:	95 2f       	mov	r25, r21
 4d4:	80 2d       	mov	r24, r0
 4d6:	08 95       	ret

000004d8 <__udivmodqi4>:
 4d8:	99 1b       	sub	r25, r25
 4da:	79 e0       	ldi	r23, 0x09	; 9
 4dc:	04 c0       	rjmp	.+8      	; 0x4e6 <__udivmodqi4_ep>

000004de <__udivmodqi4_loop>:
 4de:	99 1f       	adc	r25, r25
 4e0:	96 17       	cp	r25, r22
 4e2:	08 f0       	brcs	.+2      	; 0x4e6 <__udivmodqi4_ep>
 4e4:	96 1b       	sub	r25, r22

000004e6 <__udivmodqi4_ep>:
 4e6:	88 1f       	adc	r24, r24
 4e8:	7a 95       	dec	r23
 4ea:	c9 f7       	brne	.-14     	; 0x4de <__udivmodqi4_loop>
 4ec:	80 95       	com	r24
 4ee:	08 95       	ret

000004f0 <__udivmodsi4>:
 4f0:	a1 e2       	ldi	r26, 0x21	; 33
 4f2:	1a 2e       	mov	r1, r26
 4f4:	aa 1b       	sub	r26, r26
 4f6:	bb 1b       	sub	r27, r27
 4f8:	fd 01       	movw	r30, r26
 4fa:	0d c0       	rjmp	.+26     	; 0x516 <__udivmodsi4_ep>

000004fc <__udivmodsi4_loop>:
 4fc:	aa 1f       	adc	r26, r26
 4fe:	bb 1f       	adc	r27, r27
 500:	ee 1f       	adc	r30, r30
 502:	ff 1f       	adc	r31, r31
 504:	a2 17       	cp	r26, r18
 506:	b3 07       	cpc	r27, r19
 508:	e4 07       	cpc	r30, r20
 50a:	f5 07       	cpc	r31, r21
 50c:	20 f0       	brcs	.+8      	; 0x516 <__udivmodsi4_ep>
 50e:	a2 1b       	sub	r26, r18
 510:	b3 0b       	sbc	r27, r19
 512:	e4 0b       	sbc	r30, r20
 514:	f5 0b       	sbc	r31, r21

00000516 <__udivmodsi4_ep>:
 516:	66 1f       	adc	r22, r22
 518:	77 1f       	adc	r23, r23
 51a:	88 1f       	adc	r24, r24
 51c:	99 1f       	adc	r25, r25
 51e:	1a 94       	dec	r1
 520:	69 f7       	brne	.-38     	; 0x4fc <__udivmodsi4_loop>
 522:	60 95       	com	r22
 524:	70 95       	com	r23
 526:	80 95       	com	r24
 528:	90 95       	com	r25
 52a:	9b 01       	movw	r18, r22
 52c:	ac 01       	movw	r20, r24
 52e:	bd 01       	movw	r22, r26
 530:	cf 01       	movw	r24, r30
 532:	08 95       	ret

00000534 <_exit>:
 534:	f8 94       	cli

00000536 <__stop_program>:
 536:	ff cf       	rjmp	.-2      	; 0x536 <__stop_program>
