// Seed: 4162474529
module module_0 (
    output supply1 id_0 id_4,
    output supply0 id_1,
    input tri id_2
);
  wor id_5 = 1'b0, id_6;
  assign id_0 = id_6;
  wire id_7, id_8;
  module_2 modCall_1 (
      id_1,
      id_6,
      id_6,
      id_6,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
module module_1 (
    output uwire void id_0
);
  uwire id_2 = 1;
  always id_0 = id_2;
  assign id_0 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input tri1 id_2,
    input supply1 id_3,
    id_6,
    input tri id_4
);
endmodule
