{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1594707660837 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "SINE EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"SINE\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1594707660887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594707660947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1594707660947 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 4 5 0 0 " "Implementing clock multiplication of 4, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "E:/altera/15.0/Project/sine/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1594707660997 ""}  } { { "db/pll_altpll.v" "" { Text "E:/altera/15.0/Project/sine/db/pll_altpll.v" 51 -1 0 } } { "" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1594707660997 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a7 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661067 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a6 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661067 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a5 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661067 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a4 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661067 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a3 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661077 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a2 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661077 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a1 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661077 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a0 clk0 VCC " "WYSIWYG primitive \"ROM:inst3\|altsyncram:altsyncram_component\|altsyncram_v6r3:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at VCC" {  } { { "db/altsyncram_v6r3.tdf" "" { Text "E:/altera/15.0/Project/sine/db/altsyncram_v6r3.tdf" 32 2 0 } } { "altsyncram.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 0 0 } } { "ROM.vhd" "" { Text "E:/altera/15.0/Project/sine/ROM.vhd" 60 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 776 952 216 "inst3" "" } } } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Fitter" 0 -1 1594707661077 "|SINE|ROM:inst3|altsyncram:altsyncram_component|altsyncram_v6r3:auto_generated|ram_block1a0"}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1594707661077 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1594707661157 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1594707661157 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 189 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 193 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 195 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594707661157 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "e:/altera/15.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/altera/15.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 197 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1594707661157 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1594707661157 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1594707661157 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1594707661157 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1594707661427 ""}  } { { "db/pll_altpll.v" "" { Text "E:/altera/15.0/Project/sine/db/pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 0 { 0 ""} 0 49 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1594707661427 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "SINE.sdc " "Synopsys Design Constraints File file not found: 'SINE.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1594707661537 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594707661537 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1594707661537 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1594707661547 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1594707661547 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1594707661547 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 clk\[0\] P~output " "PLL \"PLL:inst2\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "E:/altera/15.0/Project/sine/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL.vhd" "" { Text "E:/altera/15.0/Project/sine/PLL.vhd" 141 0 0 } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 136 312 464 216 "inst2" "" } } } } { "SINE.bdf" "" { Schematic "E:/altera/15.0/Project/sine/SINE.bdf" { { 312 992 1168 328 "P" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1594707661557 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594707661567 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1594707661577 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1594707662027 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594707662057 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1594707662067 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1594707662186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594707662186 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1594707662406 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "E:/altera/15.0/Project/sine/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1594707662756 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1594707662756 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594707662786 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1594707662786 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1594707662786 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1594707662786 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.05 " "Total time spent on timing analysis during the Fitter is 0.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1594707662796 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594707662866 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594707663006 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1594707663086 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1594707663246 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1594707663576 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/15.0/Project/sine/output_files/SINE.fit.smsg " "Generated suppressed messages file E:/altera/15.0/Project/sine/output_files/SINE.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1594707663866 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5610 " "Peak virtual memory: 5610 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1594707664365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 14 14:21:04 2020 " "Processing ended: Tue Jul 14 14:21:04 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1594707664365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1594707664365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1594707664365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1594707664365 ""}
