
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2020.1
* DO NOT EDIT.
*
* Copyright (C) 2010-2021 Xilinx, Inc. All Rights Reserved.
* SPDX-License-Identifier: MIT 

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xprc.h"

/*
* The configuration table for devices
*/

XPrc_Config XPrc_ConfigTable[] = {

	{
		XPAR_DFX_CONTROLLER_0_DEVICE_ID,
		XPAR_DFX_CONTROLLER_0_BASEADDR,
		XPAR_DFX_CONTROLLER_0_NUM_OF_VSMS,
		XPAR_DFX_CONTROLLER_0_CLEARING_BITSTREAM,
		XPAR_DFX_CONTROLLER_0_CP_ARBITRATION_PROTOCOL,
		XPAR_DFX_CONTROLLER_0_HAS_AXI_LITE_IF,
		XPAR_DFX_CONTROLLER_0_RESET_ACTIVE_LEVEL,
		XPAR_DFX_CONTROLLER_0_CP_FIFO_DEPTH,
		XPAR_DFX_CONTROLLER_0_CP_FIFO_TYPE,
		XPAR_DFX_CONTROLLER_0_CP_FAMILY,
		XPAR_DFX_CONTROLLER_0_CDC_STAGES,
		XPAR_DFX_CONTROLLER_0_CP_COMPRESSION,
		{XPAR_DFX_CONTROLLER_0_NUM_RMS_MA},
		{XPAR_DFX_CONTROLLER_0_NUM_RMS_ALLOC_MA},
		{XPAR_DFX_CONTROLLER_0_STRT_IN_SHTDOWN_MA},
		{XPAR_DFX_CONTROLLER_0_NUM_TRGRS_ALLOC_MA},
		{XPAR_DFX_CONTROLLER_0_SHUTDOWN_ON_ERR_MA},
		{XPAR_DFX_CONTROLLER_0_HAS_POR_RM_MA},
		{XPAR_DFX_CONTROLLER_0_POR_RM_MA},
		{XPAR_DFX_CONTROLLER_0_HAS_AXIS_STATUS_MA},
		{XPAR_DFX_CONTROLLER_0_HAS_AXIS_CONTROL_MA},
		{XPAR_DFX_CONTROLLER_0_SKIP_RM_STARTUP_AFTER_RESET_MA},
		{XPAR_DFX_CONTROLLER_0_NUM_HW_TRIGGERS_MA},
		XPAR_DFX_CONTROLLER_0_VSM_SELECT_MSB,
		XPAR_DFX_CONTROLLER_0_VSM_SELECT_LSB,
		XPAR_DFX_CONTROLLER_0_TABLE_SELECT_MSB,
		XPAR_DFX_CONTROLLER_0_TABLE_SELECT_LSB,
		XPAR_DFX_CONTROLLER_0_REG_SELECT_MSB,
		XPAR_DFX_CONTROLLER_0_REG_SELECT_LSB,
	}

};
