{"auto_keywords": [{"score": 0.0259654481376653, "phrase": "vcs"}, {"score": 0.00481495049065317, "phrase": "cycle-accurate_simulator"}, {"score": 0.004730458558634266, "phrase": "reconfigurable_multi-media_system"}, {"score": 0.004539005582217309, "phrase": "accurate_simulator"}, {"score": 0.004459334186889869, "phrase": "dynamically_reconfigurable_multi_media_system"}, {"score": 0.004228577663320847, "phrase": "transaction_level"}, {"score": 0.0040334640350288, "phrase": "higher_level_hardware"}, {"score": 0.003986103192038901, "phrase": "embedded_software"}, {"score": 0.003916098498242888, "phrase": "register_transfer_level"}, {"score": 0.00384731849108269, "phrase": "dynamic_system_behavior"}, {"score": 0.0036914757355166966, "phrase": "signal_level_trade_offs"}, {"score": 0.0033584796908285894, "phrase": "reconfigurable_computing_system"}, {"score": 0.003299460925313939, "phrase": "granularity_programmability_configurability"}, {"score": 0.0031845067058084583, "phrase": "processing_elements"}, {"score": 0.00314708280192844, "phrase": "route_modules"}, {"score": 0.0030017207229983385, "phrase": "complete_tool_chain"}, {"score": 0.0027146742941153443, "phrase": "million_gates"}, {"score": 0.0024118292918742967, "phrase": "platform_cpu"}, {"score": 0.002142696637011647, "phrase": "working_frequency"}, {"score": 0.0021049977753042253, "phrase": "vlsi_architecture"}], "paper_keywords": ["SimREMUS", " simulator", " reconfigurable multimedia system compiler debugger"], "paper_abstract": "This paper introduces a cycle accurate Simulator for a dynamically REconfigurable MUlti media System called SimREMUS SimREMUS can either be used at transaction level which allows the modeling and simulation of higher level hardware and embedded software or at register transfer level if the dynamic system behavior is desired to be observed at signal level Trade offs among a set of criteria that are frequently used to characterize the design of a reconfigurable computing system such as granularity programmability configurability as well as architecture of processing elements and route modules etc can be quickly evaluated Moreover a complete tool chain for SimREMUS including compiler and debugger is developed SimREMUS could simulate 270k cycles per second for million gates SoC (System on a Chip) and produced one H 264 1080p frame in 15 minutes which might cost days on VCS (platform CPU E5200@ 2 5 Ghz RAM 2 0 GB) Simulation showed that 1080p@30 fps of H 264 High Profile@ Level 4 can be achieved when exploiting a 200 MHz working frequency on the VLSI architecture of REMUS", "paper_title": "A Cycle-Accurate Simulator for a Reconfigurable Multi-Media System", "paper_id": "WOS:000285434100006"}