$comment
	File created using the following command:
		vcd file CPU.msim.vcd -direction
$end
$date
	Wed Jun 21 19:35:13 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module CPU_vlg_vec_tst $end
$var reg 1 ! button $end
$var reg 1 " clk50 $end
$var reg 1 # inSign $end
$var reg 16 $ keyIn [15:0] $end
$var reg 1 % reset $end
$var wire 1 & DspHundreds [6] $end
$var wire 1 ' DspHundreds [5] $end
$var wire 1 ( DspHundreds [4] $end
$var wire 1 ) DspHundreds [3] $end
$var wire 1 * DspHundreds [2] $end
$var wire 1 + DspHundreds [1] $end
$var wire 1 , DspHundreds [0] $end
$var wire 1 - DspOnes [6] $end
$var wire 1 . DspOnes [5] $end
$var wire 1 / DspOnes [4] $end
$var wire 1 0 DspOnes [3] $end
$var wire 1 1 DspOnes [2] $end
$var wire 1 2 DspOnes [1] $end
$var wire 1 3 DspOnes [0] $end
$var wire 1 4 DspTens [6] $end
$var wire 1 5 DspTens [5] $end
$var wire 1 6 DspTens [4] $end
$var wire 1 7 DspTens [3] $end
$var wire 1 8 DspTens [2] $end
$var wire 1 9 DspTens [1] $end
$var wire 1 : DspTens [0] $end
$var wire 1 ; signDsp [6] $end
$var wire 1 < signDsp [5] $end
$var wire 1 = signDsp [4] $end
$var wire 1 > signDsp [3] $end
$var wire 1 ? signDsp [2] $end
$var wire 1 @ signDsp [1] $end
$var wire 1 A signDsp [0] $end

$scope module i1 $end
$var wire 1 B gnd $end
$var wire 1 C vcc $end
$var wire 1 D unknown $end
$var tri1 1 E devclrn $end
$var tri1 1 F devpor $end
$var tri1 1 G devoe $end
$var wire 1 H clk50~input_o $end
$var wire 1 I inSign~input_o $end
$var wire 1 J button~input_o $end
$var wire 1 K keyIn[0]~input_o $end
$var wire 1 L keyIn[1]~input_o $end
$var wire 1 M keyIn[2]~input_o $end
$var wire 1 N keyIn[3]~input_o $end
$var wire 1 O keyIn[4]~input_o $end
$var wire 1 P keyIn[5]~input_o $end
$var wire 1 Q keyIn[6]~input_o $end
$var wire 1 R keyIn[7]~input_o $end
$var wire 1 S keyIn[8]~input_o $end
$var wire 1 T keyIn[9]~input_o $end
$var wire 1 U keyIn[10]~input_o $end
$var wire 1 V keyIn[11]~input_o $end
$var wire 1 W keyIn[12]~input_o $end
$var wire 1 X keyIn[13]~input_o $end
$var wire 1 Y keyIn[14]~input_o $end
$var wire 1 Z keyIn[15]~input_o $end
$var wire 1 [ reset~input_o $end
$var wire 1 \ signDsp[0]~output_o $end
$var wire 1 ] signDsp[1]~output_o $end
$var wire 1 ^ signDsp[2]~output_o $end
$var wire 1 _ signDsp[3]~output_o $end
$var wire 1 ` signDsp[4]~output_o $end
$var wire 1 a signDsp[5]~output_o $end
$var wire 1 b signDsp[6]~output_o $end
$var wire 1 c DspHundreds[0]~output_o $end
$var wire 1 d DspHundreds[1]~output_o $end
$var wire 1 e DspHundreds[2]~output_o $end
$var wire 1 f DspHundreds[3]~output_o $end
$var wire 1 g DspHundreds[4]~output_o $end
$var wire 1 h DspHundreds[5]~output_o $end
$var wire 1 i DspHundreds[6]~output_o $end
$var wire 1 j DspTens[0]~output_o $end
$var wire 1 k DspTens[1]~output_o $end
$var wire 1 l DspTens[2]~output_o $end
$var wire 1 m DspTens[3]~output_o $end
$var wire 1 n DspTens[4]~output_o $end
$var wire 1 o DspTens[5]~output_o $end
$var wire 1 p DspTens[6]~output_o $end
$var wire 1 q DspOnes[0]~output_o $end
$var wire 1 r DspOnes[1]~output_o $end
$var wire 1 s DspOnes[2]~output_o $end
$var wire 1 t DspOnes[3]~output_o $end
$var wire 1 u DspOnes[4]~output_o $end
$var wire 1 v DspOnes[5]~output_o $end
$var wire 1 w DspOnes[6]~output_o $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
x"
0#
b0 $
0%
0,
0+
0*
0)
0(
0'
0&
03
02
01
00
0/
0.
0-
0:
09
08
07
06
05
04
0A
0@
0?
0>
0=
0<
0;
0B
1C
xD
1E
1F
1G
xH
0I
xJ
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0t
0u
0v
0w
$end
#1000000
