name: I3C
description: I3C register block
groupName: I3C
registers:
  - name: CR
    displayName: CR
    description: I3C message control register
    addressOffset: 0
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCNT
        description: Count of data to transfer during a read or write message, in bytes (whatever I3C acts as controller/target)
        bitOffset: 0
        bitWidth: 16
        access: write-only
        enumeratedValues:
          - name: B_0x0000
            description: no data to transfer
            value: 0
          - name: B_0x0001
            description: 1 byte
            value: 1
          - name: B_0x0002
            description: 2 bytes
            value: 2
          - name: B_0xFFFF
            description: 64 Kbytes-1 byte
            value: 65535
      - name: RNW
        description: Read / non-write message (when I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: write message
            value: 0
          - name: B_0x1
            description: read message
            value: 1
      - name: ADD
        description: 7-bit I3C dynamic / Iless thansup>2less than/sup>C static target address (when I3C acts as controller)
        bitOffset: 17
        bitWidth: 7
        access: write-only
      - name: MTYPE
        description: Message type (whatever I3C acts as controller/target)
        bitOffset: 27
        bitWidth: 4
        access: write-only
        enumeratedValues:
          - name: B_0x0_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: SCL clock is forced to stop until a next control word is executed
            value: 0
          - name: B_0x1_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: header message
            value: 1
          - name: B_0x2_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: private message (refer to Figure585)
            value: 2
          - name: B_0x3_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: direct message (second part of an I3C SDR direct CCC command) (refer to Figure578)
            value: 3
          - name: B_0x4_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: legacy Iless thansup>2less than/sup>C message (refer to Figure587)
            value: 4
          - name: B_0x8_WHEN_I3C_ACTS_AS_I3C_TARGET
            description: hot-join request (W) (refer to Figure589)
            value: 8
          - name: B_0x9_WHEN_I3C_ACTS_AS_I3C_TARGET
            description: controller-role request (W) (refer to Figure590)
            value: 9
          - name: B_0xA_WHEN_I3C_ACTS_AS_I3C_TARGET
            description: IBI (in-band interrupt) request (R) (refer to Figure588)
            value: 10
      - name: MEND
        description: Message end type/last message of a frame (when the I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: this message from controller is followed by a repeated start (Sr), before another message must be emitted
            value: 0
          - name: B_0x1
            description: this message from controller ends with a stop (P), being the last message of a frame
            value: 1
  - name: CR_ALTERNATE1
    displayName: CR_ALTERNATE1
    description: I3C message control register
    alternateRegister: I3C_CR
    addressOffset: 0
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCNT
        description: Count of related data to the CCC command to transfer as CCC defining bytes, or CCC sub-command bytes, or CCC data bytes, in bytes
        bitOffset: 0
        bitWidth: 16
        access: write-only
        enumeratedValues:
          - name: B_0x0000
            description: no data to transfer.
            value: 0
          - name: B_0x0001
            description: 1 byte
            value: 1
          - name: B_0x0002
            description: 2 bytes
            value: 2
          - name: B_0xFFFF
            description: 64 Kbytes-1 byte
            value: 65535
      - name: CCC
        description: 8-bit CCC code (when I3C acts as controller)
        bitOffset: 16
        bitWidth: 8
        access: write-only
      - name: MTYPE
        description: Message type (when I3C acts as controller)
        bitOffset: 27
        bitWidth: 4
        access: write-only
        enumeratedValues:
          - name: B_0x6_WHEN_I3C_ACTS_AS_I3C_CONTROLLER
            description: broadcast/direct CCC command (refer to Table483, Figure578, Figure579, Figure580)
            value: 6
      - name: MEND
        description: Message end type/last message of a frame (when I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: this message from controller is followed by a repeated start (Sr), before another message must be emitted
            value: 0
          - name: B_0x1
            description: the message from the controller ends with a stop (P), being the last message of a frame
            value: 1
  - name: CFGR
    displayName: CFGR
    description: I3C configuration register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN
        description: I3C enable (whatever I3C acts as controller/target)
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C is disabled
            value: 0
          - name: B_0x1
            description: I3C is enabled
            value: 1
      - name: CRINIT
        description: Initial controller/target role
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: target role
            value: 0
          - name: B_0x1
            description: controller role
            value: 1
      - name: NOARBH
        description: No arbitrable header after a start (when I3C acts as a controller)
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: An arbitrable header (0b111_1110 + RnW = 0) is emitted after a start and before a legacy Iless thansup>2less than/sup>C message or an I3C SDR private read/write message (default).
            value: 0
          - name: B_0x1
            description: No arbitrable header
            value: 1
      - name: RSTPTRN
        description: HDR reset pattern enable (when I3C acts as a controller)
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: standard stop emitted at the end of a frame
            value: 0
          - name: B_0x1
            description: HDR reset pattern is inserted before the stop of any emitted frame that includes a RSTACT CCC command
            value: 1
      - name: ExITPTRN
        description: HDR exit pattern enable (when I3C acts as a controller)
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: HDR exit pattern is not sent after the issued message header (MTYPE[3:0]=0001 in the I3C_CR register).
            value: 0
          - name: B_0x1
            description: HDR exit pattern is sent after the issued message header (MTYPE[3:0]=0001).
            value: 1
      - name: HKSDAEN
        description: High-keeper enable on SDA line (when I3C acts as a controller)
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: High-keeper is disabled
            value: 0
          - name: B_0x1
            description: High-keeper is enabled, and the weak pull-up is effective on the T bit, instead of the open-drain class pull-up.
            value: 1
      - name: HJACK
        description: Hot-join request acknowledge (when I3C acts as a controller)
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hot-join request is not acknowledged
            value: 0
          - name: B_0x1
            description: hot-join request is acknowledged
            value: 1
      - name: RxDMAEN
        description: Rx-FIFO DMA request enable (whatever I3C acts as controller/target)
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode is disabled for Rx-FIFO
            value: 0
          - name: B_0x1
            description: DMA mode is enabled for Rx-FIFO
            value: 1
      - name: RxFLUSH
        description: Rx-FIFO flush (whatever I3C acts as controller/target)
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no action
            value: 0
          - name: B_0x1
            description: flush Rx-FIFO
            value: 1
      - name: RxTHRES
        description: Rx-FIFO threshold (whatever I3C acts as controller/target)
        bitOffset: 10
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1-byte threshold
            value: 0
          - name: B_0x1
            description: 1-word/4-bytes threshold
            value: 1
      - name: TxDMAEN
        description: Tx-FIFO DMA request enable (whatever I3C acts as controller/target)
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode is disabled for Tx-FIFO
            value: 0
          - name: B_0x1
            description: DMA mode is enabled for Tx-FIFO
            value: 1
      - name: TxFLUSH
        description: Tx-FIFO flush (whatever I3C acts as controller/target)
        bitOffset: 13
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no action
            value: 0
          - name: B_0x1
            description: flush Tx-FIFO
            value: 1
      - name: TxTHRES
        description: Tx-FIFO threshold (whatever I3C acts as controller/target)
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1-byte threshold
            value: 0
          - name: B_0x1
            description: 1-word / 4-byte threshold
            value: 1
      - name: SDMAEN
        description: S-FIFO DMA request enable (when I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode is disabled for reading status register I3C_SR
            value: 0
          - name: B_0x1
            description: DMA mode is enabled for reading status register I3C_SR
            value: 1
      - name: SFLUSH
        description: S-FIFO flush (when I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no action
            value: 0
          - name: B_0x1
            description: flush S-FIFO
            value: 1
      - name: SMODE
        description: S-FIFO enable / status receive mode (when I3C acts as controller)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: S-FIFO is disabled
            value: 0
          - name: B_0x1
            description: S-FIFO is enabled.
            value: 1
      - name: TMODE
        description: Transmit mode (when I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-FIFO and Tx-FIFO are not preloaded before starting to emit a frame transfer.
            value: 0
          - name: B_0x1
            description: C-FIFO and Tx-FIFO are first preloaded (also Tx-FIFO if needed, depending on the frame format) before starting to emit a frame transfer.
            value: 1
      - name: CDMAEN
        description: C-FIFO DMA request enable (when I3C acts as controller)
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA mode is disabled for C-FIFO
            value: 0
          - name: B_0x1
            description: DMA mode is enabled for C-FIFO
            value: 1
      - name: CFLUSH
        description: C-FIFO flush (when I3C acts as controller)
        bitOffset: 21
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no action
            value: 0
          - name: B_0x1
            description: flush C-FIFO
            value: 1
      - name: FCFDIS
        description: FCF generation disable (when I3C acts as controller)
        bitOffset: 23
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: enable the generation of the flag FCF in the I3C_EVR register
            value: 0
          - name: B_0x1
            description: disable the generation of the flag FCF in the I3C_EVR register
            value: 1
      - name: TRIGSEL
        description: Hardware trigger signal selection (when IP acts as controller)
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: TRIGPOL
        description: Hardware trigger signal polarity (when IP acts as controller)
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: rising edge
            value: 0
          - name: B_0x1
            description: falling edge
            value: 1
      - name: TRIGHWEN
        description: Hardware trigger enable (when IP acts as controller)
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hardware trigger mode is disabled
            value: 0
          - name: B_0x1
            description: hardware trigger mode is enabled
            value: 1
      - name: TSFSET
        description: Frame transfer set (software trigger) (when I3C acts as controller)
        bitOffset: 30
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no action
            value: 0
          - name: B_0x1
            description: setting this bit initiates a frame transfer by causing the hardware to assert the flag CFNFF in the I3C_EVR register (C-FIFO not full and a control word is needed)
            value: 1
  - name: RDR
    displayName: RDR
    description: I3C receive data byte register
    addressOffset: 16
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDB0
        description: 8-bit received data on I3C bus.
        bitOffset: 0
        bitWidth: 8
        access: read-only
  - name: RDWR
    displayName: RDWR
    description: I3C receive data word register
    addressOffset: 20
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDB0
        description: 8-bit received data (earliest byte on I3C bus).
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: RDB1
        description: 8-bit received data (next byte after RDB0 on I3C bus).
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: RDB2
        description: 8-bit received data (next byte after RDB1 on I3C bus).
        bitOffset: 16
        bitWidth: 8
        access: read-only
      - name: RDB3
        description: 8-bit received data (latest byte on I3C bus).
        bitOffset: 24
        bitWidth: 8
        access: read-only
  - name: TDR
    displayName: TDR
    description: I3C transmit data byte register
    addressOffset: 24
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDB0
        description: 8-bit data to transmit on I3C bus.
        bitOffset: 0
        bitWidth: 8
        access: write-only
  - name: TDWR
    displayName: TDWR
    description: I3C transmit data word register
    addressOffset: 28
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDB0
        description: 8-bit transmit data (earliest byte on I3C bus)
        bitOffset: 0
        bitWidth: 8
        access: write-only
      - name: TDB1
        description: 8-bit transmit data (next byte after TDB0[7:0] on I3C bus).
        bitOffset: 8
        bitWidth: 8
        access: write-only
      - name: TDB2
        description: 8-bit transmit data (next byte after TDB1[7:0] on I3C bus).
        bitOffset: 16
        bitWidth: 8
        access: write-only
      - name: TDB3
        description: 8-bit transmit data (latest byte on I3C bus).
        bitOffset: 24
        bitWidth: 8
        access: write-only
  - name: IBIDR
    displayName: IBIDR
    description: I3C IBI payload data register
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IBIDB0
        description: 8-bit IBI payload data (earliest byte on I3C bus, MDB[7:0] mandatory data byte).
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: IBIDB1
        description: 8-bit IBI payload data (next byte on I3C bus after IBIDB0[7:0]).
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: IBIDB2
        description: 8-bit IBI payload data (next byte on I3C bus after IBIDB1[7:0]).
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: IBIDB3
        description: 8-bit IBI payload data (latest byte on I3C bus).
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: TGTTDR
    displayName: TGTTDR
    description: I3C target transmit configuration register
    addressOffset: 36
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TGTTDCNT
        description: Transmit data counter, in bytes (when I3C is configured as target)
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: PRELOAD
        description: Preload of the Tx-FIFO (when I3C is configured as target)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no Tx-FIFO preload
            value: 0
          - name: B_0x1
            description: Tx-FIFO preload
            value: 1
  - name: SR
    displayName: SR
    description: I3C status register
    addressOffset: 48
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: xDCNT
        description: Data counter
        bitOffset: 0
        bitWidth: 16
        access: read-only
      - name: ABT
        description: A private read message is ended prematurely by the target (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no early completion from the target
            value: 0
          - name: B_0x1
            description: early completion from the target
            value: 1
      - name: DIR
        description: Message direction
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write
            value: 0
          - name: B_0x1
            description: read
            value: 1
      - name: MID
        description: Message identifier/counter of a given frame (when the I3C acts as controller)
        bitOffset: 24
        bitWidth: 8
        access: read-only
  - name: SER
    displayName: SER
    description: I3C status error register
    addressOffset: 52
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CODERR
        description: Protocol error code/type
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'CE0 error (transaction after sending CCC):'
            value: 0
          - name: B_0x1
            description: 'CE1 error (monitoring error):'
            value: 1
          - name: B_0x2
            description: 'CE2 error (no response to broadcast address):'
            value: 2
          - name: B_0x3
            description: 'CE3 error (failed controller-role hand-off):'
            value: 3
          - name: B_0x8
            description: 'TE0 error (invalid broadcast address 0b111_1110 + W):'
            value: 8
          - name: B_0x9
            description: 'TE1 error (CCC code):'
            value: 9
          - name: B_0xA
            description: 'TE2 error (write data):'
            value: 10
          - name: B_0xB
            description: 'TE3 error (assigned address during dynamic address arbitration):'
            value: 11
          - name: B_0xC
            description: 'TE4 error (0b111_1110 + R missing after Sr during dynamic address arbitration):'
            value: 12
          - name: B_0xD
            description: 'TE5 error (transaction after detecting CCC):'
            value: 13
          - name: B_0xE
            description: 'TE6 error (monitoring error):'
            value: 14
      - name: PERR
        description: Protocol error
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: whatever controller or target, hardware detected a protocol error, as detailed in CODERR[3:0]
            value: 1
      - name: STALL
        description: SCL stall error (when the I3C acts as target)
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: target detected that SCL was stable for more than 125 us during an I3C SDR data read (during a direct CCC read, a private read, or an IB)
            value: 1
      - name: DOVR
        description: Rx-FIFO overrun or Tx-FIFO underrun
        bitOffset: 6
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: 'whatever controller or target, hardware detected either:'
            value: 1
      - name: COVR
        description: C-FIFO underrun or S-FIFO overrun (when the I3C acts as controller)
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: 'controller detected either:'
            value: 1
      - name: ANACK
        description: Address not acknowledged (when the I3C is configured as controller)
        bitOffset: 8
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: 'controller detected that the static/dynamic address was not acknowledged by a target, either during:'
            value: 1
      - name: DNACK
        description: Data not acknowledged (when the I3C acts as controller)
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: 'controller detected that a data byte is not acknowledged by a target, either during:'
            value: 1
      - name: DERR
        description: Data error (when the I3C acts as controller)
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no detected error
            value: 0
          - name: B_0x1
            description: controller detected a data error during the controller-role hand-off procedure (GETACCCR CCC, formerly known as GETACCMST) when the received target address or/and the parity bit do no match.
            value: 1
  - name: RMR
    displayName: RMR
    description: I3C received message register
    addressOffset: 64
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IBIRDCNT
        description: IBI received payload data count (when the I3C is configured as controller)
        bitOffset: 0
        bitWidth: 3
        access: read-only
      - name: RCODE
        description: Received CCC code (when the I3C is configured as target)
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: RADD
        description: Received target address (when the I3C is configured as controller)
        bitOffset: 17
        bitWidth: 7
        access: read-only
  - name: EVR
    displayName: EVR
    description: I3C event register
    addressOffset: 80
    size: 32
    access: read-only
    resetValue: 3
    resetMask: 4294967295
    fields:
      - name: CFEF
        description: C-FIFO empty flag (whatever the I3C acts as controller)
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TxFEF
        description: Tx-FIFO empty flag (whatever the I3C acts as controller/target)
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: CFNFF
        description: C-FIFO not full flag (when the I3C acts as controller)
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: SFNEF
        description: S-FIFO not empty flag (when the I3C acts as controller)
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TxFNFF
        description: Tx-FIFO not full flag (whatever the I3C acts as controller/target)
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: RxFNEF
        description: Rx-FIFO not empty flag (whatever the I3C acts as controller/target)
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TxLASTF
        description: Last written data byte/word flag (whatever the I3C acts as controller/target)
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: RxLASTF
        description: Last read data byte/word flag (when the I3C acts as controller)
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: FCF
        description: Frame complete flag (whatever the I3C acts as controller/target)
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: RxTGTENDF
        description: Target-initiated read end flag (when the I3C acts as controller)
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: ERRF
        description: Flag (whatever the I3C acts as controller/target)
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: IBIF
        description: IBI flag (when the I3C acts as controller)
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: IBIENDF
        description: IBI end flag (when the I3C acts as target)
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: CRF
        description: Controller-role request flag (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: CRUPDF
        description: Controller-role update flag (when the I3C acts as target)
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: HJF
        description: Hot-join flag (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: WKPF
        description: Wake-up/missed start flag (when the I3C acts as target)
        bitOffset: 21
        bitWidth: 1
        access: read-only
      - name: GETF
        description: Get flag (when the I3C acts as target)
        bitOffset: 22
        bitWidth: 1
        access: read-only
      - name: STAF
        description: Get status flag (when the I3C acts as target)
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: DAUPDF
        description: Dynamic address update flag (when the I3C acts as target)
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: MWLUPDF
        description: Maximum write length update flag (when the I3C acts as target)
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: MRLUPDF
        description: Maximum read length update flag (when the I3C acts as target)
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: RSTF
        description: Reset pattern flag (when the I3C acts as target)
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: ASUPDF
        description: Activity state update flag (when the I3C acts as target)
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: INTUPDF
        description: Interrupt/controller-role/hot-join update flag (when the I3C acts as target)
        bitOffset: 29
        bitWidth: 1
        access: read-only
      - name: DEFF
        description: DEFTGTS flag (when the I3C acts as target)
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: GRPF
        description: Group addressing flag (when the I3C acts as target)
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: IER
    displayName: IER
    description: I3C interrupt enable register
    addressOffset: 84
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFNFIE
        description: C-FIFO not full interrupt enable when the I3C acts as controller
        bitOffset: 2
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: SFNEIE
        description: S-FIFO not empty interrupt enable when the I3C acts as controller
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: TxFNFIE
        description: Tx-FIFO not full interrupt enable (whatever the I3C acts as controller/target)
        bitOffset: 4
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: RxFNEIE
        description: Rx-FIFO not empty interrupt enable (whatever the I3C acts as controller/target)
        bitOffset: 5
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: FCIE
        description: frame complete interrupt enable (whatever the I3C acts as controller/target)
        bitOffset: 9
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: RxTGTENDIE
        description: target-initiated read end interrupt enable (when the I3C acts as controller)
        bitOffset: 10
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ERRIE
        description: error interrupt enable (whatever the I3C acts as controller/target)
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: IBIIE
        description: IBI request interrupt enable (when the I3C acts as controller)
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: IBIENDIE
        description: IBI end interrupt enable (when the I3C acts as target)
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: CRIE
        description: Controller-role request interrupt enable (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: CRUPDIE
        description: Controller-role update interrupt enable (when the I3C acts as target)
        bitOffset: 18
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: HJIE
        description: Hot-join interrupt enable (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: WKPIE
        description: Wake-up interrupt enable (when the I3C acts as target)
        bitOffset: 21
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: GETIE
        description: GETxxx CCC interrupt enable (except GETSTATUS of format 1) (when the I3C acts as target)
        bitOffset: 22
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: STAIE
        description: format 1 GETSTATUS CCC interrupt enable (when the I3C acts as target)
        bitOffset: 23
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DAUPDIE
        description: ENTDAA/RSTDAA/SETNEWDA CCC interrupt enable (when the I3C acts as target)
        bitOffset: 24
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: MWLUPDIE
        description: SETMWL CCC interrupt enable (when the I3C acts as target)
        bitOffset: 25
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: MRLUPDIE
        description: SETMRL CCC interrupt enable (when the I3C acts as target)
        bitOffset: 26
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: RSTIE
        description: reset pattern interrupt enable (when the I3C acts as target)
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: ASUPDIE
        description: ENTASx CCC interrupt enable (when the I3C acts as target)
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: INTUPDIE
        description: ENEC/DISEC CCC interrupt enable (when the I3C acts as target)
        bitOffset: 29
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: DEFIE
        description: DEFTGTS CCC interrupt enable (when the I3C acts as target)
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
      - name: GRPIE
        description: DEFGRPA CCC interrupt enable (when the I3C acts as target)
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: interrupt disabled
            value: 0
          - name: B_0x1
            description: interrupt enabled
            value: 1
  - name: CEVR
    displayName: CEVR
    description: I3C clear event register
    addressOffset: 88
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFCF
        description: Clear frame complete flag (whatever the I3C acts as controller/target)
        bitOffset: 9
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear FCF
            value: 1
      - name: CRxTGTENDF
        description: Clear target-initiated read end flag (when the I3C acts as controller)
        bitOffset: 10
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear RxTGTENDF
            value: 1
      - name: CERRF
        description: Clear error flag (whatever the I3C acts as controller/target)
        bitOffset: 11
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear ERRF
            value: 1
      - name: CIBIF
        description: Clear IBI request flag (when the I3C acts as controller)
        bitOffset: 15
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear IBIF
            value: 1
      - name: CIBIENDF
        description: Clear IBI end flag (when the I3C acts as target)
        bitOffset: 16
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear IBIENDF
            value: 1
      - name: CCRF
        description: Clear controller-role request flag (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear CRF
            value: 1
      - name: CCRUPDF
        description: Clear controller-role update flag (when the I3C acts as target)
        bitOffset: 18
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear CRUPDF
            value: 1
      - name: CHJF
        description: Clear hot-join flag (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear HJF
            value: 1
      - name: CWKPF
        description: Clear wake-up flag (when the I3C acts as target)
        bitOffset: 21
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear WKPF
            value: 1
      - name: CGETF
        description: Clear GETxxx CCC flag (except GETSTATUS of format 1) (when the I3C acts as target)
        bitOffset: 22
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear GETF
            value: 1
      - name: CSTAF
        description: Clear format 1 GETSTATUS CCC flag (when the I3C acts as target)
        bitOffset: 23
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear STAF
            value: 1
      - name: CDAUPDF
        description: Clear ENTDAA/RSTDAA/SETNEWDA CCC flag (when the I3C acts as target)
        bitOffset: 24
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear DAUPDF
            value: 1
      - name: CMWLUPDF
        description: Clear SETMWL CCC flag (when the I3C acts as target)
        bitOffset: 25
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear MWLUPDF
            value: 1
      - name: CMRLUPDF
        description: Clear SETMRL CCC flag (when the I3C acts as target)
        bitOffset: 26
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear MRLUPDF
            value: 1
      - name: CRSTF
        description: Clear reset pattern flag (when the I3C acts as target)
        bitOffset: 27
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear RSTF
            value: 1
      - name: CASUPDF
        description: Clear ENTASx CCC flag (when the I3C acts as target)
        bitOffset: 28
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear ASUPDF
            value: 1
      - name: CINTUPDF
        description: Clear ENEC/DISEC CCC flag (when the I3C acts as target)
        bitOffset: 29
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear CINTUPDF
            value: 1
      - name: CDEFF
        description: Clear DEFTGTS CCC flag (when the I3C acts as target)
        bitOffset: 30
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear DEFF
            value: 1
      - name: CGRPF
        description: Clear DEFGRPA CCC flag (when the I3C acts as target)
        bitOffset: 31
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: no effect
            value: 0
          - name: B_0x1
            description: clear GRPF
            value: 1
  - name: MISR
    displayName: MISR
    description: I3C masked interrupt status register
    addressOffset: 92
    size: 32
    access: read-only
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CFNFMIS
        description: C-FIFO not full masked interrupt status (when the I3C acts as controller)
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: SFNEMIS
        description: S-FIFO not empty masked interrupt status (when the I3C acts as controller)
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TxFNFMIS
        description: Tx-FIFO not full masked interrupt status (whatever the I3C acts as controller/target)
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: RxFNEMIS
        description: Rx-FIFO not empty masked interrupt status (whatever the I3C acts as controller/target)
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: FCMIS
        description: frame complete masked interrupt status (whatever the I3C acts as controller/target)
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: RxTGTENDMIS
        description: target-initiated read end masked interrupt status (when the I3C acts as controller)
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: ERRMIS
        description: error masked interrupt status (whatever the I3C acts as controller/target)
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: IBIMIS
        description: IBI request masked interrupt status (when the I3C acts as controller)
        bitOffset: 15
        bitWidth: 1
        access: read-only
      - name: IBIENDMIS
        description: IBI end masked interrupt status (when the I3C acts as target)
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: CRMIS
        description: Controller-role request masked interrupt status (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: CRUPDMIS
        description: Controller-role update masked interrupt status (when the I3C acts as target)
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: HJMIS
        description: Hot-join masked interrupt status (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: WKPMIS
        description: Wake-up/missed start masked interrupt status (when the I3C acts as target)
        bitOffset: 21
        bitWidth: 1
        access: read-only
      - name: GETMIS
        description: GETxxx CCC masked interrupt status, except GETSTATUS of format 1 (when the I3C acts as target)
        bitOffset: 22
        bitWidth: 1
        access: read-only
      - name: STAMIS
        description: format 1 GETSTATUS CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: DAUPDMIS
        description: ENTDAA/RSTDAA/SETNEWDA CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: MWLUPDMIS
        description: SETMWL CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 25
        bitWidth: 1
        access: read-only
      - name: MRLUPDMIS
        description: SETMRL CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: RSTMIS
        description: reset pattern masked interrupt status (when the I3C acts as target)
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: ASUPDMIS
        description: ENTASx CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 28
        bitWidth: 1
        access: read-only
      - name: INTUPDMIS
        description: ENEC/DISEC CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 29
        bitWidth: 1
        access: read-only
      - name: DEFMIS
        description: DEFTGTS CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 30
        bitWidth: 1
        access: read-only
      - name: GRPMIS
        description: DEFGRPA CCC masked interrupt status (when the I3C acts as target)
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: DEVR0
    displayName: DEVR0
    description: I3C own device characteristics register
    addressOffset: 96
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DAVAL
        description: Dynamic address is valid (when the I3C acts as target)
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: DA
        description: 7-bit dynamic address
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: IBIEN
        description: IBI request enable (when the I3C acts as target)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IBI request disabled
            value: 0
          - name: B_0x1
            description: IBI request enabled
            value: 1
      - name: CREN
        description: Controller-role request enable (when the I3C acts as target)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: controller-role request disabled
            value: 0
          - name: B_0x1
            description: controller-role request enabled
            value: 1
      - name: HJEN
        description: Hot-join request enable (when the I3C acts as target)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: hot-join request disabled
            value: 0
          - name: B_0x1
            description: hot-join request enabled
            value: 1
      - name: AS
        description: Activity state (when the I3C acts as target)
        bitOffset: 20
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: activity state 0
            value: 0
          - name: B_0x1
            description: activity state 1
            value: 1
          - name: B_0x2
            description: activity state 2
            value: 2
          - name: B_0x3
            description: activity state 3
            value: 3
      - name: RSTACT
        description: Reset action/level on received reset pattern (when the I3C acts as target)
        bitOffset: 22
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: no reset action
            value: 0
          - name: B_0x1
            description: 'first level of reset: the application software must either:'
            value: 1
          - name: B_0x2
            description: 'second level of reset: the application software must issue a warm reset, also known as a system reset.'
            value: 2
          - name: B_0x3
            description: no reset action
            value: 3
      - name: RSTVAL
        description: Reset action is valid (when the I3C acts as target)
        bitOffset: 24
        bitWidth: 1
        access: read-only
  - name: DEVR1
    displayName: DEVR1
    description: I3C device 1 characteristics register
    addressOffset: 100
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: Assigned I3C dynamic address to target x (when the I3C acts as controller)
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: IBIACK
        description: IBI request acknowledge (when the I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an IBI request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: an IBI request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: CRACK
        description: Controller-role request acknowledge (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: a controller-role request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: a controller-role request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: IBIDEN
        description: IBI data enable (when the I3C acts as controller)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no data byte follows the acknowledged IBI from target x
            value: 0
          - name: B_0x1
            description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x
            value: 1
      - name: SUSP
        description: Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-FIFO and Tx-FIFO are not flushed after an IBI request from target x is acknowledged and completed, and depending on the presence or absence of a next control word, a repeated start or a stop is emitted
            value: 0
          - name: B_0x1
            description: I3C transfer is stopped and both C-FIFO and Tx-FIFO are flushed after receiving an IBI request from target x
            value: 1
      - name: DIS
        description: Disables writes to DA[6:0] (when the I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write to DA[7:0] and to IBIDEN in the I3C_DEVRx register is allowed
            value: 0
          - name: B_0x1
            description: write to DA[7:0] and to IBIDEN is disabled/locked
            value: 1
  - name: DEVR2
    displayName: DEVR2
    description: I3C device 2 characteristics register
    addressOffset: 104
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: Assigned I3C dynamic address to target x (when the I3C acts as controller)
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: IBIACK
        description: IBI request acknowledge (when the I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an IBI request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: an IBI request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: CRACK
        description: Controller-role request acknowledge (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: a controller-role request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: a controller-role request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: IBIDEN
        description: IBI data enable (when the I3C acts as controller)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no data byte follows the acknowledged IBI from target x
            value: 0
          - name: B_0x1
            description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x
            value: 1
      - name: SUSP
        description: Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-FIFO and Tx-FIFO are not flushed after an IBI request from target x is acknowledged and completed, and depending on the presence or absence of a next control word, a repeated start or a stop is emitted
            value: 0
          - name: B_0x1
            description: I3C transfer is stopped and both C-FIFO and Tx-FIFO are flushed after receiving an IBI request from target x
            value: 1
      - name: DIS
        description: Disables writes to DA[6:0] (when the I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write to DA[7:0] and to IBIDEN in the I3C_DEVRx register is allowed
            value: 0
          - name: B_0x1
            description: write to DA[7:0] and to IBIDEN is disabled/locked
            value: 1
  - name: DEVR3
    displayName: DEVR3
    description: I3C device 3 characteristics register
    addressOffset: 108
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: Assigned I3C dynamic address to target x (when the I3C acts as controller)
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: IBIACK
        description: IBI request acknowledge (when the I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an IBI request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: an IBI request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: CRACK
        description: Controller-role request acknowledge (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: a controller-role request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: a controller-role request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: IBIDEN
        description: IBI data enable (when the I3C acts as controller)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no data byte follows the acknowledged IBI from target x
            value: 0
          - name: B_0x1
            description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x
            value: 1
      - name: SUSP
        description: Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-FIFO and Tx-FIFO are not flushed after an IBI request from target x is acknowledged and completed, and depending on the presence or absence of a next control word, a repeated start or a stop is emitted
            value: 0
          - name: B_0x1
            description: I3C transfer is stopped and both C-FIFO and Tx-FIFO are flushed after receiving an IBI request from target x
            value: 1
      - name: DIS
        description: Disables writes to DA[6:0] (when the I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write to DA[7:0] and to IBIDEN in the I3C_DEVRx register is allowed
            value: 0
          - name: B_0x1
            description: write to DA[7:0] and to IBIDEN is disabled/locked
            value: 1
  - name: DEVR4
    displayName: DEVR4
    description: I3C device 4 characteristics register
    addressOffset: 112
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DA
        description: Assigned I3C dynamic address to target x (when the I3C acts as controller)
        bitOffset: 1
        bitWidth: 7
        access: read-write
      - name: IBIACK
        description: IBI request acknowledge (when the I3C acts as controller)
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: an IBI request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: an IBI request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: CRACK
        description: Controller-role request acknowledge (when the I3C acts as controller)
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: a controller-role request from target x must be NACK-ed
            value: 0
          - name: B_0x1
            description: a controller-role request (with 7-bit dynamic address DA[6:0]) from target x must be ACKed
            value: 1
      - name: IBIDEN
        description: IBI data enable (when the I3C acts as controller)
        bitOffset: 18
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no data byte follows the acknowledged IBI from target x
            value: 0
          - name: B_0x1
            description: the mandatory data byte MDB[7:0] follows the acknowledged IBI from target x
            value: 1
      - name: SUSP
        description: Suspend/stop I3C transfer on received IBI (when the I3C acts as controller)
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-FIFO and Tx-FIFO are not flushed after an IBI request from target x is acknowledged and completed, and depending on the presence or absence of a next control word, a repeated start or a stop is emitted
            value: 0
          - name: B_0x1
            description: I3C transfer is stopped and both C-FIFO and Tx-FIFO are flushed after receiving an IBI request from target x
            value: 1
      - name: DIS
        description: Disables writes to DA[6:0] (when the I3C acts as controller)
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: write to DA[7:0] and to IBIDEN in the I3C_DEVRx register is allowed
            value: 0
          - name: B_0x1
            description: write to DA[7:0] and to IBIDEN is disabled/locked
            value: 1
  - name: MAxRLR
    displayName: MAxRLR
    description: I3C maximum read length register
    addressOffset: 144
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MRL
        description: Maximum data read length (when I3C acts as target)
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: IBIP
        description: IBI payload data maximum size, in bytes (when I3C acts as target)
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: null payload data size (only allowed when BCR2 = 0 in the I3C_BCR register)
            value: 0
          - name: B_0x1
            description: 1 byte (mandatory data byte MDB[7:0]
            value: 1
          - name: B_0x2
            description: 2 bytes (including first MDB[7:0])
            value: 2
          - name: B_0x3
            description: 3 bytes (including first MDB[7:0])
            value: 3
          - name: B_0x4
            description: 4 bytes (including first MDB[7:0])
            value: 4
  - name: MAxWLR
    displayName: MAxWLR
    description: I3C maximum write length register
    addressOffset: 148
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MWL
        description: Maximum data write length (when I3C acts as target)
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: TIMINGR0
    displayName: TIMINGR0
    description: I3C timing register 0
    addressOffset: 160
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SCLL_PP
        description: 'SCL low duration in I3C push-pull phases, in number of kernel clocks cycles:'
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: SCLH_I3C
        description: 'SCL high duration, used for I3C messages (both in push-pull and open-drain phases), in number of kernel clocks cycles:'
        bitOffset: 8
        bitWidth: 8
        access: read-write
      - name: SCLL_OD
        description: 'SCL low duration in open-drain phases, used for legacy Iless thansup>2less than/sup>C messages and for I3C open-drain phases (address phase following a start, ACK phase during controller-initiated messages, and T bit phase during direct/private/IBI payload), in number of kernel clocks cycles:'
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: SCLH_I2C
        description: 'SCL high duration, used for legacy Iless thansup>2less than/sup>C messages, in number of kernel clocks cycles:'
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: TIMINGR1
    displayName: TIMINGR1
    description: I3C timing register 1
    addressOffset: 164
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVAL
        description: Number of kernel clock cycles to set a time unit of 1 us, whatever I3C acts as controller or target.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: ASNCR
        description: Activity state of the new controller (when I3C acts as active controller)
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: FREE
        description: Number of kernel clocks cycles that is used to set some MIPI timings like bus free condition time (when the I3C acts as controller)
        bitOffset: 16
        bitWidth: 7
        access: read-write
      - name: SDA_HD
        description: 'SDA hold time (when the I3C acts as controller), in number of kernel clocks cycles (refer to MIPI timing SDA hold time in push-pull tless thansub>HD_PPless than/sub>):'
        bitOffset: 28
        bitWidth: 2
        access: read-write
  - name: TIMINGR2
    displayName: TIMINGR2
    description: I3C timing register 2
    addressOffset: 168
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: STALLT
        description: Controller clock stall enable on T-bit phase of data
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLD
        description: Controller clock stall enable on PAR phase of Data
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLC
        description: Controller clock stall enable on PAR phase of CCC
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLA
        description: Controller clock stall enable on ACK phase
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLR
        description: Controller clock stall enable in the data ACK/NACK phase of a legacy I2C read message.
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLS
        description: Controller clock stall enable in the data ACK/NACK phase of a legacy I2C write message.
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALLL
        description: Controller clock stall enable in the address ACK/NACK phase (before the ninth bit) of a legacy I2C read/write message.
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no stall
            value: 0
          - name: B_0x1
            description: stall enabled
            value: 1
      - name: STALL
        description: Controller clock stall time, in number of kernel clock cycles
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: BCR
    displayName: BCR
    description: I3C bus characteristics register
    addressOffset: 192
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: BCR0
        description: max data speed limitation
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no limitation
            value: 0
          - name: B_0x1
            description: limitation, as described by I3C_GETMxDSR.
            value: 1
      - name: BCR2
        description: in-band interrupt (IBI) payload
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: no data byte follows the accepted IBI
            value: 0
          - name: B_0x1
            description: at least one mandatory data byte follows the accepted IBI (and at most 4 data bytes)
            value: 1
      - name: BCR6
        description: Controller capable
        bitOffset: 6
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: I3C target (no controller capable)
            value: 0
          - name: B_0x1
            description: I3C controller capable
            value: 1
  - name: DCR
    displayName: DCR
    description: I3C device characteristics register
    addressOffset: 196
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DCR
        description: device characteristics ID
        bitOffset: 0
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x00
            description: generic device (for v1.
            value: 0
  - name: GETCAPR
    displayName: GETCAPR
    description: I3C get capability register
    addressOffset: 200
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CAPPEND
        description: IBI MDB support for pending read notification
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: this I3C when acting as target sends an IBI request without a mandatory data byte value indicating a pending read notification
            value: 0
          - name: B_0x1
            description: this I3C when acting as target sends an IBI request with a mandatory data byte value (MDB[7:5] = 101), indicating a pending read notification
            value: 1
  - name: CRCAPR
    displayName: CRCAPR
    description: I3C controller-role capability register
    addressOffset: 204
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CAPDHOFF
        description: delayed controller-role hand-off
        bitOffset: 3
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: this I3C does not needs additional time to process a controller-role hand-off
            value: 0
          - name: B_0x1
            description: this I3C needs additional time to process a controller-role hand-off
            value: 1
      - name: CAPGRP
        description: group management support (when acting as controller)
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: this I3C does not support group address capabilities
            value: 0
          - name: B_0x1
            description: this I3C supports group address capabilities (when becoming controller)
            value: 1
  - name: GETMxDSR
    displayName: GETMxDSR
    description: I3C get max data speed register
    addressOffset: 208
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HOFFAS
        description: Controller hand-off activity state
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: activity state 0 is the initial activity state of this I3C before and when becoming controller
            value: 0
          - name: B_0x1
            description: activity state 1 is the initial activity state of this I3C when becoming controller
            value: 1
          - name: B_0x2
            description: activity state 2 is the initial activity state of this I3C when becoming controller
            value: 2
          - name: B_0x3
            description: activity state 3 is the initial activity state of this I3C when becoming controller
            value: 3
      - name: FMT
        description: GETMxDS CCC format
        bitOffset: 8
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: format 1 (2 bytes with MaxWr with no defining byte, MaxRd)
            value: 0
          - name: B_0x1
            description: 'format 2: (5 bytes w.'
            value: 1
          - name: B_0x2
            description: format 2 (5 bytes with MaxWr with no defining byte, MaxRd, and middle byte of MaxRdTurn)
            value: 2
          - name: B_0x3
            description: format 2 (5 bytes with MaxWr with no defining byte, MaxRd, MSB of MaxRdTurn)
            value: 3
      - name: RDTURN
        description: programmed byte of the 3-byte MaxRdTurn (maximum read turnaround byte)
        bitOffset: 16
        bitWidth: 8
        access: read-write
      - name: TSCO
        description: clock-to-data turnaround time (tless thansub>SCOless than/sub>)
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: tless thansub>SCOless than/sub> less than or equal 12 ns
            value: 0
          - name: B_0x1
            description: tless thansub>SCOless than/sub> > 12 ns (refer to the datasheet for more details)
            value: 1
  - name: EPIDR
    displayName: EPIDR
    description: I3C extended provisioned ID register
    addressOffset: 212
    size: 32
    access: read-write
    resetValue: 34078720
    resetMask: 4294967295
    fields:
      - name: MIPIID
        description: 4-bit MIPI Instance ID
        bitOffset: 12
        bitWidth: 4
        access: read-write
      - name: IDTSEL
        description: provisioned ID type selector
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: MIPIMID
        description: 15-bit MIPI manufacturer ID
        bitOffset: 17
        bitWidth: 15
        access: read-only
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: ER
    description: I3C1 error interrupt
  - name: EV
    description: I3C1 event interrupt
