m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/16.1/modelsim_ase/win32aloem
Eavalon_buffer_l_stimuli
Z0 w1572968041
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
Z6 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd
l0
L5
VklNk1R:5K9M?_8m9YCQbZ1
!s100 lK6fGU8AioAhDc]jkOhOS3
Z7 OV;C;10.5b;63
32
Z8 !s110 1574113785
!i10b 1
Z9 !s108 1574113785.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_L_stimuli.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
Z14 DEx4 work 23 avalon_buffer_l_stimuli 0 22 klNk1R:5K9M?_8m9YCQbZ1
l60
L20
V@oS:i1N81?G6eRP3KQRme0
!s100 <;BeVKKFg6jH919B?hj>a0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Eavalon_buffer_r_stimuli
R0
R1
R2
R3
R4
Z15 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
Z16 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd
l0
L5
VA4[LaK1a0B?i5]mhD6VXz3
!s100 kB5A<0oHgINQ1oInTE36_2
R7
32
R8
!i10b 1
R9
Z17 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
Z18 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/avalon_buffer_R_stimuli.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z19 DEx4 work 23 avalon_buffer_r_stimuli 0 22 A4[LaK1a0B?i5]mhD6VXz3
l58
L20
VfScdjVX0B3eZbgz]J?P1n3
!s100 4=3bFa<^Z>HoXANF?FciF1
R7
32
R8
!i10b 1
R9
R17
R18
!i113 1
R12
R13
Pavalon_mm_spacewire_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd
l0
L5
V7Em=Zj2lR``kR[OmE_1gL3
!s100 1z`dm=3Ih_UgLdT`76_:O0
R7
32
Z20 !s110 1574113780
!i10b 1
Z21 !s108 1574113780.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_spacewire_read_ent
R0
Z22 DPx4 work 22 rmap_mem_area_nfee_pkg 0 22 KRWiQ0V2l4>P:3ZOC36S12
Z23 DPx4 work 33 avalon_mm_spacewire_registers_pkg 0 22 ;Afj=n[5;dZ3dBn0lzefN3
Z24 DPx4 work 23 avalon_mm_spacewire_pkg 0 22 7Em=Zj2lR``kR[OmE_1gL3
R1
R2
R3
R4
Z25 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
Z26 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd
l0
L9
V=U3koWIY6=XE4P;mLYc341
!s100 FeS7oSA_UmHPDb[FRB0fO2
R7
32
R20
!i10b 1
R21
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
Z28 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_read_ent.vhd|
!i113 1
R12
R13
Artl
R22
R23
R24
R1
R2
R3
Z29 DEx4 work 28 avalon_mm_spacewire_read_ent 0 22 =U3koWIY6=XE4P;mLYc341
l22
L20
V7lJDCKL@J:LdP_9dDz0D@1
!s100 RFSXPOk6e5C>IeEP7Na6L2
R7
32
R20
!i10b 1
R21
R27
R28
!i113 1
R12
R13
Pavalon_mm_spacewire_registers_pkg
R1
R2
R3
R0
R4
Z30 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
Z31 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd
l0
L5
V;Afj=n[5;dZ3dBn0lzefN3
!s100 MTGzi0IkiZWdgX?c[G;A=1
R7
32
R20
!i10b 1
R21
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
Z33 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/REGISTERS/avalon_mm_spacewire_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R23
R1
R2
R3
l0
L251
VzPG<DMKb6QVii1B0]6G551
!s100 4g4GFI6X=?H=^^j58el3>1
R7
32
R20
!i10b 1
R21
R32
R33
!i113 1
R12
R13
Eavalon_mm_spacewire_write_ent
R0
R22
R23
R24
R1
R2
R3
R4
Z34 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
Z35 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd
l0
L9
V^:;HcJYgHcFF653LTo9j=3
!s100 ekS7<Pn7o307k2JOHPA`81
R7
32
R20
!i10b 1
R21
Z36 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
Z37 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_SPACEWIRE_REGISTERS/avalon_mm_spacewire_write_ent.vhd|
!i113 1
R12
R13
Artl
R22
R23
R24
R1
R2
R3
Z38 DEx4 work 29 avalon_mm_spacewire_write_ent 0 22 ^:;HcJYgHcFF653LTo9j=3
l23
L19
Vfb5b[[N4aI1A:I=7Qo[h93
!s100 <@A0hKV:Ola[gnami3z1d0
R7
32
R20
!i10b 1
R21
R36
R37
!i113 1
R12
R13
Pavalon_mm_windowing_pkg
R1
R2
R3
R0
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd
l0
L5
VA4dEVkdFcGkiL8K:T=DKA2
!s100 ?0JVXjgN8`fff6UW==gJ^3
R7
32
R20
!i10b 1
R21
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_pkg.vhd|
!i113 1
R12
R13
Eavalon_mm_windowing_write_ent
R0
Z39 DPx4 work 21 windowing_dataset_pkg 0 22 3Bdjjea6eXF>1Yz>`?1W;1
Z40 DPx4 work 23 avalon_mm_windowing_pkg 0 22 A4dEVkdFcGkiL8K:T=DKA2
R1
R2
R3
R4
Z41 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
Z42 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd
l0
L8
VU@h1m14NP;dcYOl=mbQzN3
!s100 ;FT33_anikY1liWkc`n;I0
R7
32
R20
!i10b 1
R21
Z43 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
Z44 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/AVALON_WINDOWING_BUFFER/avalon_mm_windowing_write_ent.vhd|
!i113 1
R12
R13
Artl
R39
R40
R1
R2
R3
Z45 DEx4 work 29 avalon_mm_windowing_write_ent 0 22 U@h1m14NP;dcYOl=mbQzN3
l27
L22
V>TPHcmJk]CX>01W>Y=F0i1
!s100 oZg;UgJInkPeR4kfUUM1P3
R7
32
R20
!i10b 1
R21
R43
R44
!i113 1
R12
R13
Ecomm_v1_80_top
R0
R39
R22
Z46 DPx4 work 15 rmap_target_pkg 0 22 NQzJjmdG9M8h3<7YB:hUN3
Z47 DPx4 work 6 spwpkg 0 22 X0V^]0k6^b0BBTEk>VVP>0
Z48 DPx4 work 13 spw_codec_pkg 0 22 8cXa^iN6WLUHQT46aNPhO1
R23
R24
R40
R1
R2
R3
R4
Z49 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
Z50 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd
l0
L23
V=PXgZLF`@EDnM?C?V:mX^2
!s100 Ug0k:cVdI6T]jmNQ1DjRA2
R7
32
Z51 !s110 1574113784
!i10b 1
Z52 !s108 1574113784.000000
Z53 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
Z54 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/comm_v1_80_top.vhd|
!i113 1
R12
R13
Artl
Z55 DEx4 work 13 spw_codec_ent 0 22 ][UJS<NXF5KjFA[JI5<bd2
Z56 DEx4 work 27 spw_clk_synchronization_ent 0 22 ?BG_W1GmBIJ`9NQE2b3WL1
Z57 DEx4 work 11 spw_mux_ent 0 22 R2oo4i<@g4=8_NO`=VVOO1
Z58 DEx4 work 24 rmap_mem_area_nfee_write 0 22 Hh3]VCX7Z7gV9Z96DYJQg2
Z59 DEx4 work 23 rmap_mem_area_nfee_read 0 22 okbA]5`494g67N=:ibS?72
Z60 DEx4 work 15 rmap_target_top 0 22 SC8@Ne<jWICl5I5SiAE0d2
Z61 DEx4 work 30 fee_master_data_controller_top 0 22 km?`gU4:C`TR10?RD15Zc3
Z62 DPx4 work 18 windowing_fifo_pkg 0 22 ?kea1T2[W`L2efh1T3T943
Z63 DEx4 work 20 windowing_buffer_ent 0 22 Ika8AD4e0TYQ@jT^gCC_>1
R45
R38
R29
R39
R22
R46
R47
R48
R23
R24
R40
R1
R2
R3
Z64 DEx4 work 14 comm_v1_80_top 0 22 =PXgZLF`@EDnM?C?V:mX^2
l241
L54
V]acB13SnA0W@0A3=M7ZL60
!s100 GlSB2X[B?Qi]^j47^cL8k1
R7
32
R51
!i10b 1
R52
R53
R54
!i113 1
R12
R13
Econfig_avalon_stimuli
R0
R23
R1
R2
R3
R4
Z65 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
Z66 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd
l0
L7
VdCn3?1bHd2Ye59=ocKX7Z3
!s100 7?dhYc;2^@ll_WooJSGk[1
R7
32
R8
!i10b 1
R9
Z67 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
Z68 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/config_avalon_stimuli.vhd|
!i113 1
R12
R13
Artl
R23
R1
R2
R3
Z69 DEx4 work 21 config_avalon_stimuli 0 22 dCn3?1bHd2Ye59=ocKX7Z3
l55
L24
VV_2jQM4ibo>0SIAAdGWU:3
!s100 l53z^?Qa_hWa5A=nl7GgE1
R7
32
R8
!i10b 1
R9
R67
R68
!i113 1
R12
R13
Edata_controller_ent
Z70 w1566524700
R1
R2
R3
R4
Z71 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
Z72 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd
l0
L5
VZ@>e5eiIeoX3]4VN;XVC`3
!s100 GkFZlYc0A8X7[5PKz]Ga`0
R7
32
Z73 !s110 1574113781
!i10b 1
Z74 !s108 1574113781.000000
Z75 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
Z76 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/DATA_CONTROLLER/data_controller_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
DEx4 work 19 data_controller_ent 0 22 Z@>e5eiIeoX3]4VN;XVC`3
l60
L30
VWJS`bJ`ffe3m<LB7:]]1?0
!s100 C>LhTKZZzOAQM^DEJ;H]11
R7
32
R73
!i10b 1
R74
R75
R76
!i113 1
R12
R13
Edata_packet_data_writer_ent
R70
R1
R2
R3
R4
Z77 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
Z78 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd
l0
L5
VS7[eZne@Am^TLI<oO_DCo2
!s100 ?jc7kf;m?M4f26]c?=Ki70
R7
32
R51
!i10b 1
R52
Z79 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
Z80 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_data_writer_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z81 DEx4 work 27 data_packet_data_writer_ent 0 22 S7[eZne@Am^TLI<oO_DCo2
l46
L31
V]J9f:S;z0=@CkTE6aR;XW0
!s100 [fa>0;=OP3S7fCXW0G;fB0
R7
32
R51
!i10b 1
R52
R79
R80
!i113 1
R12
R13
Edata_packet_header_gen_ent
R0
R1
R2
R3
R4
Z82 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
Z83 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd
l0
L5
VZdJUGK]b@_BEOS`oG1HV00
!s100 Ad:2Y5nh`LDaH>kV9lRZC1
R7
32
R51
!i10b 1
Z84 !s108 1574113783.000000
Z85 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
Z86 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_header_gen_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z87 DEx4 work 26 data_packet_header_gen_ent 0 22 ZdJUGK]b@_BEOS`oG1HV00
l58
L37
VF9SM70Sd[635:k1j6=NBm3
!s100 dzaVd2`;Dh?e`AQVC[G1T3
R7
32
R51
!i10b 1
R84
R85
R86
!i113 1
R12
R13
Edata_packet_hk_writer_ent
R0
R1
R2
R3
R4
Z88 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
Z89 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd
l0
L5
V2Pbg=>9I[k1MG1XSlIT3]1
!s100 @aTV^H0m=i9[_0JPcK8JZ2
R7
32
R51
!i10b 1
R52
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
Z91 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_PACKET/data_packet_hk_writer_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z92 DEx4 work 25 data_packet_hk_writer_ent 0 22 2Pbg=>9I[k1MG1XSlIT3]1
l48
L30
VJPSz1>>Y4dzk41OmGfU?S2
!s100 A?UJmj[`KXC2MQmm[<>231
R7
32
R51
!i10b 1
R52
R90
R91
!i113 1
R12
R13
Edata_transmitter_ent
Z93 w1574114720
R1
R2
R3
R4
Z94 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
Z95 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd
l0
L5
V>_IEUXY@D6f`dMah8JO;X1
!s100 BE`A2i26Zz[oT?Czi>2Lh0
R7
32
Z96 !s110 1574114726
!i10b 1
Z97 !s108 1574114726.000000
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
Z99 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/DATA_TRANSMITTER/data_transmitter_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z100 DEx4 work 20 data_transmitter_ent 0 22 >_IEUXY@D6f`dMah8JO;X1
l46
L29
V`I]>AZ:o=[Yzg5J_llTiY1
!s100 >PO9^W1kgXL^cS@QMj6Rn0
R7
32
R96
!i10b 1
R97
R98
R99
!i113 1
R12
R13
Edelay_block_ent
R0
R1
R2
R3
R4
Z101 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
Z102 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R7
32
Z103 !s110 1574113783
!i10b 1
R84
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/delay_block_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z106 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R7
32
R103
!i10b 1
R84
R104
R105
!i113 1
R12
R13
Eerror_injection_ent
Z107 w1574122569
R1
R2
R3
R4
Z108 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
Z109 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd
l0
L5
VZI2f8<8ghJlfKVz[d7CLQ0
!s100 g`gnk6_W?i1Rl1TE5bUc52
R7
32
Z110 !s110 1574122585
!i10b 1
Z111 !s108 1574122585.000000
Z112 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd|
Z113 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/ERROR_INJECTION/error_injection_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z114 DEx4 work 19 error_injection_ent 0 22 ZI2f8<8ghJlfKVz[d7CLQ0
l70
L27
V4V6P=3G?X_5GH3dIen6;53
!s100 m;X1jljaDN40ZjLl7<4o60
R7
32
R110
!i10b 1
R111
R112
R113
!i113 1
R12
R13
Efee_master_data_controller_top
Z115 w1574123825
R1
R2
R3
R4
Z116 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
Z117 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd
l0
L5
Vkm?`gU4:C`TR10?RD15Zc3
!s100 mOl9akTU`3SY6^Wkek5Pg3
R7
32
Z118 !s110 1574123828
!i10b 1
Z119 !s108 1574123828.000000
Z120 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
Z121 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_master_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R114
R100
Z122 DEx4 work 15 send_buffer_ent 0 22 93J5BcFz93=kczE2ojnQg1
R81
R92
R87
Z123 DEx4 work 27 fee_master_data_manager_ent 0 22 cY5^=SYDCi=95al]H;`W_2
Z124 DEx4 work 19 masking_machine_ent 0 22 VZ_h`bO28Fem;G=4e:eb22
R1
R2
R3
R61
l174
L71
VKzYfU>=B886de<0nGEh]03
!s100 C9YBS<1DXc]Bk:3MDW]OB1
R7
32
R118
!i10b 1
R119
R120
R121
!i113 1
R12
R13
Efee_master_data_manager_ent
R0
R1
R2
R3
R4
Z125 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
Z126 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd
l0
L5
VcY5^=SYDCi=95al]H;`W_2
!s100 LjH>U1:IBn;lR0f]1@zEf0
R7
32
R51
!i10b 1
R52
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
Z128 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_master_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R123
l157
L84
VHzVAR1Tgh4Tab;DAZfT@m3
!s100 <8]_Q]KZl5i7lLJm6IF:91
R7
32
R51
!i10b 1
R52
R127
R128
!i113 1
R12
R13
Efee_slave_data_controller_top
R0
R1
R2
R3
R4
Z129 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
Z130 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd
l0
L5
V899f?ejndLAezdJ0fY<Jz2
!s100 Lh0=I6[jS@MV<i5IW^I;>2
R7
32
R51
!i10b 1
R52
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
Z132 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/fee_slave_data_controller_top.vhd|
!i113 1
R12
R13
Artl
R100
R122
R81
R87
Z133 DEx4 work 26 fee_slave_data_manager_ent 0 22 9^^bdC[Q@k1A>>1gIV?eF1
R124
R1
R2
R3
DEx4 work 29 fee_slave_data_controller_top 0 22 899f?ejndLAezdJ0fY<Jz2
l122
L54
VhV_foMGAN0l0`YdaPRcQY3
!s100 mWbLXUjiKJ;?]i0WFM4G@3
R7
32
R51
!i10b 1
R52
R131
R132
!i113 1
R12
R13
Efee_slave_data_manager_ent
R70
R1
R2
R3
R4
Z134 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
Z135 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd
l0
L5
V9^^bdC[Q@k1A>>1gIV?eF1
!s100 XIXYN9YjSUkI]C[lAz:<n1
R7
32
R51
!i10b 1
R52
Z136 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
Z137 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/FEE_DATA_MANAGER/fee_slave_data_manager_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
R133
l141
L74
VYLG5gMZUge99JO91kC_]H2
!s100 oIG2];jAd_P2QGT@16VNk1
R7
32
R51
!i10b 1
R52
R136
R137
!i113 1
R12
R13
Emasking_machine_ent
R0
R1
R2
R3
R4
Z138 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
Z139 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd
l0
L5
VVZ_h`bO28Fem;G=4e:eb22
!s100 KCJ]hWkl1ZAclzo?c`nnN2
R7
32
R103
!i10b 1
R84
Z140 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
Z141 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/masking_machine_ent.vhd|
!i113 1
R12
R13
Artl
Z142 DEx4 work 23 masking_machine_sc_fifo 0 22 JTf>nA8K9^Kcb[nf2JkJ@3
R106
R1
R2
R3
R124
l177
L48
VM>PVcKN7m:8ED^`TOg3An0
!s100 `B10]Ek][G3CWUETh[L992
R7
32
R103
!i10b 1
R84
R140
R141
!i113 1
R12
R13
Emasking_machine_sc_fifo
R0
R2
R3
R4
Z143 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
Z144 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd
l0
L42
VJTf>nA8K9^Kcb[nf2JkJ@3
!s100 m4`kb135jK?HzEfg1BOe=0
R7
32
R103
!i10b 1
R84
Z145 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd|
Z146 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/MASKING_MACHINE/altera_ip/scfifo/masking_machine_sc_fifo/masking_machine_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R142
l95
L59
Vb4bP_YKX4^Bn3iea^eHQ41
!s100 8`kN4@o8AlN[M6WhD_b`E3
R7
32
R103
!i10b 1
R84
R145
R146
!i113 1
R12
R13
Prmap_mem_area_nfee_pkg
R1
R2
R3
R0
R4
Z147 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
Z148 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd
l0
L5
VKRWiQ0V2l4>P:3ZOC36S12
!s100 GVIf_A4mW0E=@:YWOQ4GD3
R7
32
Z149 !s110 1574113782
!i10b 1
Z150 !s108 1574113782.000000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
Z152 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_pkg.vhd|
!i113 1
R12
R13
Bbody
R22
R1
R2
R3
l0
L493
V3S4K6QU=XYffA[7GQe;[M2
!s100 VhVNjdSSUA_eZ93l2AzaV3
R7
32
R149
!i10b 1
R150
R151
R152
!i113 1
R12
R13
Ermap_mem_area_nfee_read
R0
R24
R22
R1
R2
R3
R4
Z153 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
Z154 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd
l0
L8
VokbA]5`494g67N=:ibS?72
!s100 S8E:Ki0cONUmQW6[f2BRA2
R7
32
R149
!i10b 1
R150
Z155 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
Z156 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_read.vhd|
!i113 1
R12
R13
Artl
R24
R22
R1
R2
R3
R59
l32
L30
VGoYQ?e8BR>iJIL>F23R]D0
!s100 S4ODdVOAbCgKe>IceTWja3
R7
32
R149
!i10b 1
R150
R155
R156
!i113 1
R12
R13
Ermap_mem_area_nfee_write
R0
R24
R22
R1
R2
R3
R4
Z157 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
Z158 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd
l0
L8
VHh3]VCX7Z7gV9Z96DYJQg2
!s100 c_[gnk?7Xn<LZ:6g7@URW0
R7
32
R149
!i10b 1
R150
Z159 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
Z160 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_MEMORY/rmap_mem_area_nfee_write.vhd|
!i113 1
R12
R13
Artl
R24
R22
R1
R2
R3
R58
l30
L28
Vl?T3XJVIGdiWPE0QG=I0@3
!s100 Fe43A^=1`Dkjn2zX@iYd^1
R7
32
R103
!i10b 1
R150
R159
R160
!i113 1
R12
R13
Ermap_target_command_ent
R70
Z161 DPx4 work 19 rmap_target_crc_pkg 0 22 Hfehg<?WN0czF^5koE`ZM1
R46
R1
R2
R3
R4
Z162 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
Z163 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd
l0
L57
V]MnS]^h>?Vk[lOJQ[:aI_0
!s100 YL8df86V0E?R>>>h[N0zd1
R7
32
R103
!i10b 1
R84
Z164 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
Z165 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_command_ent.vhd|
!i113 1
R12
R13
Artl
R161
R46
R1
R2
R3
Z166 DEx4 work 23 rmap_target_command_ent 0 22 ]MnS]^h>?Vk[lOJQ[:aI_0
l124
L79
V]kE[Wdf7SOJG0aP69cP`82
!s100 ];YU5j>ZL<9[1S6P6FPe=1
R7
32
R103
!i10b 1
R84
R164
R165
!i113 1
R12
R13
Prmap_target_crc_pkg
R1
R2
R3
R70
R4
Z167 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
Z168 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd
l0
L5
VHfehg<?WN0czF^5koE`ZM1
!s100 `9Y[YfAQKH^TCPiXhl9zD2
R7
32
b1
R103
!i10b 1
R84
Z169 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
Z170 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_crc_pkg.vhd|
!i113 1
R12
R13
Bbody
R161
R1
R2
R3
l0
L14
VV]zmZnO`iTRI1cX?98>[32
!s100 ;k?BRa?jX0^AeK[1UHQaa2
R7
32
R103
!i10b 1
R84
R169
R170
!i113 1
R12
R13
Prmap_target_pkg
R1
R2
R3
R70
R4
Z171 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
Z172 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd
l0
L52
VNQzJjmdG9M8h3<7YB:hUN3
!s100 E?^5FUO^_fQ8_h[RBCiC[2
R7
32
R103
!i10b 1
R84
Z173 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
Z174 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_pkg.vhd|
!i113 1
R12
R13
Bbody
R46
R1
R2
R3
l0
L354
V=^b6ngIN`C@Vd98ARAH7O3
!s100 cgI6;W27bFDSIh:Xk3G4U3
R7
32
R103
!i10b 1
R84
R173
R174
!i113 1
R12
R13
Ermap_target_read_ent
R70
R161
R46
R1
R2
R3
R4
Z175 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
Z176 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd
l0
L59
VF9<kW9HInQ?5gEQ_@16h>0
!s100 M^:W7j<39[`3e[9XdRgNG3
R7
32
R103
!i10b 1
R84
Z177 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
Z178 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_read_ent.vhd|
!i113 1
R12
R13
Artl
R161
R46
R1
R2
R3
Z179 DEx4 work 20 rmap_target_read_ent 0 22 F9<kW9HInQ?5gEQ_@16h>0
l125
L89
V9Yd`j0z2EONXFj1UYUfjE3
!s100 BkPb2Ua98`I9PXad8>iX[1
R7
32
R103
!i10b 1
R84
R177
R178
!i113 1
R12
R13
Ermap_target_reply_ent
R70
R161
R46
R1
R2
R3
R4
Z180 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
Z181 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd
l0
L58
V7GgORU0WT1BnFdHge>^8[1
!s100 8A[M5HJB?A>j=;?Td5Hc;1
R7
32
R103
!i10b 1
R84
Z182 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
Z183 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_reply_ent.vhd|
!i113 1
R12
R13
Artl
R161
R46
R1
R2
R3
Z184 DEx4 work 21 rmap_target_reply_ent 0 22 7GgORU0WT1BnFdHge>^8[1
l112
L79
Va>cH]nWB5g^B8A[oY]OM`1
!s100 EC5S:X9lFK;CLCATF?Ab72
R7
32
R103
!i10b 1
R84
R182
R183
!i113 1
R12
R13
Ermap_target_top
R70
R46
R1
R2
R3
R4
Z185 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
Z186 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd
l0
L54
VSC8@Ne<jWICl5I5SiAE0d2
!s100 JE5ZX0o=_Lf>7nZVSM^SW3
R7
32
R103
!i10b 1
R84
Z187 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
Z188 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_top.vhd|
!i113 1
R12
R13
Artl
R184
R179
Z189 DEx4 work 21 rmap_target_write_ent 0 22 iPWF6>LKhebiDKkQ^G<:_0
R161
R166
Z190 DEx4 work 20 rmap_target_user_ent 0 22 Oh^J83586Wn:A64IN_CaI3
R46
R1
R2
R3
R60
l119
L100
V3mcGnX3A740Ja;LooE@oA1
!s100 PMd3U5lWoiKkNB;Fd@?>m0
R7
32
R103
!i10b 1
R84
R187
R188
!i113 1
R12
R13
Ermap_target_user_ent
R70
R46
R1
R2
R3
R4
Z191 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
Z192 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd
l0
L57
VOh^J83586Wn:A64IN_CaI3
!s100 `eZ=YiGo_zGmVQGhb>NTd2
R7
32
R103
!i10b 1
R84
Z193 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
Z194 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_user_ent.vhd|
!i113 1
R12
R13
Artl
R46
R1
R2
R3
R190
l116
L84
V?F`PJddBiQ`=]He7_5Qk03
!s100 Q1^o0WQ9zh48`EkjAzNJV0
R7
32
R103
!i10b 1
R84
R193
R194
!i113 1
R12
R13
Ermap_target_write_ent
R70
R161
R46
R1
R2
R3
R4
Z195 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
Z196 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd
l0
L60
ViPWF6>LKhebiDKkQ^G<:_0
!s100 RQfnj^`HLToof3=e[_6]b2
R7
32
R103
!i10b 1
R84
Z197 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
Z198 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/RMAP_TARGET/rmap_target_write_ent.vhd|
!i113 1
R12
R13
Artl
R161
R46
R1
R2
R3
R189
l133
L91
Vg;QV2ML7W;@GO=M=`L`dG3
!s100 SdmNRN?C[Yl<i;>M:2_@03
R7
32
R103
!i10b 1
R84
R197
R198
!i113 1
R12
R13
Escfifo_data_buffer
Z199 w1552411588
R2
R3
R4
Z200 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
Z201 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd
l0
L43
VWGD`OB7@9nLj:ZILPlQOO0
!s100 lK@[70N9[d1zadb;MUmRR1
R7
32
Z202 !s110 1553027569
!i10b 1
Z203 !s108 1553027569.000000
Z204 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
Z205 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/scfifo_data_buffer.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 18 scfifo_data_buffer 0 22 WGD`OB7@9nLj:ZILPlQOO0
l104
L62
VXhb3DcGE1hSjcWMK9_8;>0
!s100 =GmV_<dDz0UmYk:^LhzfN2
R7
32
R202
!i10b 1
R203
R204
R205
!i113 1
R12
R13
Esend_buffer_0_sc_fifo
R0
R2
R3
R4
Z206 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
Z207 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd
l0
L42
V4H1^PMP0U5=BcC[SS4;bd3
!s100 lIc?mo=_bMFQGo]lK2HEH1
R7
32
R51
!i10b 1
R52
Z208 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd|
Z209 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_0_sc_fifo/send_buffer_0_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z210 DEx4 work 21 send_buffer_0_sc_fifo 0 22 4H1^PMP0U5=BcC[SS4;bd3
l103
L61
V8gA:gZ>9U@4QXPWm0WC<b1
!s100 M53MGF0Gm3<PB^QV^BdIS1
R7
32
R51
!i10b 1
R52
R208
R209
!i113 1
R12
R13
Esend_buffer_1_sc_fifo
R0
R2
R3
R4
Z211 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
Z212 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd
l0
L42
VEl4fD4b;4F=EAIWAVm;]>3
!s100 90GgVU`7DHF8Ijn`0MNl41
R7
32
R51
!i10b 1
R52
Z213 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd|
Z214 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/altera_ip/scfifo/send_buffer_1_sc_fifo/send_buffer_1_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z215 DEx4 work 21 send_buffer_1_sc_fifo 0 22 El4fD4b;4F=EAIWAVm;]>3
l103
L61
V5iTh;RF]nz>8`CU4cCEJO2
!s100 GAQzY?T`cEWo6S?HSli<;2
R7
32
R51
!i10b 1
R52
R213
R214
!i113 1
R12
R13
Esend_buffer_ent
R70
R1
R2
R3
R4
Z216 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
Z217 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd
l0
L5
V93J5BcFz93=kczE2ojnQg1
!s100 K[Bz4YK@QIed7ALFLiFL]1
R7
32
R51
!i10b 1
R52
Z218 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
Z219 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/FEE_DATA_CONTROLLER/SEND_BUFFER/send_buffer_ent.vhd|
!i113 1
R12
R13
Artl
R215
R210
R1
R2
R3
R122
l88
L32
VYhdzVgG:i=kW>KJbQ4D?^2
!s100 VS1IV9_Jnf7Xl<>bALIHD2
R7
32
R51
!i10b 1
R52
R218
R219
!i113 1
R12
R13
Espw_clk_synchronization_ent
R70
R47
R48
R1
R2
R3
R4
Z220 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
Z221 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd
l0
L7
V?BG_W1GmBIJ`9NQE2b3WL1
!s100 I7aTln>4TM^FcL8HK>BX[1
R7
32
R149
!i10b 1
R150
Z222 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
Z223 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/spw_clk_synchronization_ent.vhd|
!i113 1
R12
R13
Artl
Z224 DEx4 work 20 spw_timecode_dc_fifo 0 22 G>XDQFiRglK[KUzK5SMGb0
Z225 DEx4 work 16 spw_data_dc_fifo 0 22 I<6zf3<^8n7:`Kbadk85z3
R47
R48
R1
R2
R3
R56
l91
L33
VKXkEN@ZOi6RmfC6?41K?O2
!s100 hR4m^E5[?=Sd`Rln6O`m61
R7
32
R149
!i10b 1
R150
R222
R223
!i113 1
R12
R13
Espw_codec_ent
R70
R48
R47
R1
R2
R3
R4
Z226 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
Z227 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd
l0
L8
V][UJS<NXF5KjFA[JI5<bd2
!s100 aD5^biCRN@?4_a0mScUOi2
R7
32
R149
!i10b 1
R150
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
Z229 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec.vhd|
!i113 1
R12
R13
Artl
Z230 DEx4 work 9 spwstream 0 22 QCaVQ_FYNZUeIUKT3GSc90
R48
R47
R1
R2
R3
R55
l28
L26
Vei>bCdd9EY>Z<NAP93a>O2
!s100 Bh?1i:AmId3dj0dK9fz=k2
R7
32
R149
!i10b 1
R150
R228
R229
!i113 1
R12
R13
Pspw_codec_pkg
R47
R1
R2
R3
R70
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd
l0
L7
V8cXa^iN6WLUHQT46aNPhO1
!s100 ]:kiVoGH?3nJ`9IaciU_Q1
R7
32
R149
!i10b 1
R150
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spw_codec_pkg.vhd|
!i113 1
R12
R13
Espw_data_dc_fifo
R0
R2
R3
R4
Z231 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
Z232 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd
l0
L42
VI<6zf3<^8n7:`Kbadk85z3
!s100 RP3OUQ^5Rgb[2g6[olbW`3
R7
32
R149
!i10b 1
R150
Z233 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
Z234 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_data_dc_fifo/spw_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R225
l101
L60
VAjGhRN_WQG>jDEa0YBUcK2
!s100 ^[GUkD9caOW]H`dCjbjLV2
R7
32
R149
!i10b 1
R150
R233
R234
!i113 1
R12
R13
Espw_data_sc_fifo
R199
R2
R3
R4
R231
R232
l0
L43
VPVAjK:^<@=h;aROE7eUJE0
!s100 Y`2S0PNoBDiX5C;ef[E831
R7
32
Z235 !s110 1553027566
!i10b 1
Z236 !s108 1553027566.000000
R233
R234
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 16 spw_data_sc_fifo 0 22 PVAjK:^<@=h;aROE7eUJE0
l102
L61
VN@m=eo93C<:Ljag<]I]0U1
!s100 >@1S9c7ABfz>T<fUGeaa22
R7
32
R235
!i10b 1
R236
R233
R234
!i113 1
R12
R13
Espw_mux_ent
R70
R47
R48
R1
R2
R3
R4
Z237 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
Z238 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd
l0
L7
VR2oo4i<@g4=8_NO`=VVOO1
!s100 8?@6CU`mYGXR:1YJ@1=de0
R7
32
R149
!i10b 1
R150
Z239 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
Z240 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_MUX/spw_mux_ent.vhd|
!i113 1
R12
R13
Artl
R47
R48
R1
R2
R3
R57
l80
L29
V58RJY;=][NW:n<5CQL5k11
!s100 8=4XfTXd3c`BcRncAS]O>0
R7
32
R149
!i10b 1
R150
R239
R240
!i113 1
R12
R13
Espw_timecode_dc_fifo
R0
R2
R3
R4
Z241 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
Z242 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd
l0
L42
VG>XDQFiRglK[KUzK5SMGb0
!s100 8FW;7V79ICVJ5W[PW77i>2
R7
32
R149
!i10b 1
R150
Z243 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
Z244 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CLK_SYNCHRONIZATION/altera_ipcore/dcfifo/spw_timecode_dc_fifo/spw_timecode_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R224
l101
L60
V_R8TJm::g06W6A2BhUlzJ0
!s100 L@l7SL8>jTVPRUlYXHK1U0
R7
32
R149
!i10b 1
R150
R243
R244
!i113 1
R12
R13
Espw_timecode_sc_fifo
R199
R2
R3
R4
R241
R242
l0
L43
VAAL]KSFFP9GjmFTe15RaV2
!s100 ]h]oCCDke]96g4QR15WT01
R7
32
R235
!i10b 1
R236
R243
R244
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 20 spw_timecode_sc_fifo 0 22 AAL]KSFFP9GjmFTe15RaV2
l102
L61
V5ZMOhbGKS=aOBGel6laN=0
!s100 kBIf<YfW70DnZPfnKK<=S1
R7
32
R235
!i10b 1
R236
R243
R244
!i113 1
R12
R13
Espwlink
R70
R47
R1
R2
R3
R4
Z245 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
Z246 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd
l0
L13
VDVV9f:bl>X1SaBYD^hBg01
!s100 AbCKSf6NUYHaeJ^N`>De13
R7
32
R149
!i10b 1
R150
Z247 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
Z248 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwlink.vhd|
!i113 1
R12
R13
Aspwlink_arch
R47
R1
R2
R3
DEx4 work 7 spwlink 0 22 DVV9f:bl>X1SaBYD^hBg01
l89
L51
VRDMUL1C;MaQif@oGQg5E<1
!s100 I2Rm4`I9^2o`hJ6T[blUR3
R7
32
R149
!i10b 1
R150
R247
R248
!i113 1
R12
R13
Pspwpkg
R2
R3
R70
R4
8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd
l0
L8
VX0V^]0k6^b0BBTEk>VVP>0
!s100 _:]e>`=coA7N4KIDH^?jo1
R7
32
R73
!i10b 1
R74
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwpkg.vhd|
!i113 1
R12
R13
Espwram
R70
R1
R2
R3
R4
Z249 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
Z250 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd
l0
L10
Vio9em64ZTWROlDce^iN>C2
!s100 EUQJ1>]QNWjIj6Zn>4WQh1
R7
32
R73
!i10b 1
R74
Z251 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
Z252 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwram.vhd|
!i113 1
R12
R13
Aspwram_arch
R1
R2
R3
DEx4 work 6 spwram 0 22 io9em64ZTWROlDce^iN>C2
l35
L28
V]Ea3=B_9;5YVZ>JM20JKS2
!s100 okl6iPF>3QaCh2Ldczd@T2
R7
32
R73
!i10b 1
R74
R251
R252
!i113 1
R12
R13
Espwrecv
R70
R47
R1
R2
R3
R4
Z253 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
Z254 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd
l0
L16
VnElH@Q?YVh1CAIm5BaGHT1
!s100 MI=YX3oiWafcI@TofD^@]1
R7
32
R73
!i10b 1
R74
Z255 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
Z256 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecv.vhd|
!i113 1
R12
R13
Aspwrecv_arch
R47
R1
R2
R3
DEx4 work 7 spwrecv 0 22 nElH@Q?YVh1CAIm5BaGHT1
l101
L49
Vnl_6EJj_Mfe`jb1=8h]bU3
!s100 ^c3WTJ4Ao3z@Jg7kh6P:=2
R7
32
R73
!i10b 1
R74
R255
R256
!i113 1
R12
R13
Espwrecvfront_fast
R70
R47
R1
R2
R3
R4
Z257 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
Z258 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd
l0
L70
V_fDO<4<WND<?kUVcC0:ZY3
!s100 HVf=b37B5G;[TGUR<nXmQ2
R7
32
R149
!i10b 1
R74
Z259 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
Z260 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_fast.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R47
R1
R2
R3
DEx4 work 17 spwrecvfront_fast 0 22 _fDO<4<WND<?kUVcC0:ZY3
l199
L110
V_^9R1b`C]Qm;l^c6fR=7S0
!s100 edW5LU7X:j>mGgNM1jo>Q1
R7
32
R149
!i10b 1
R74
R259
R260
!i113 1
R12
R13
Espwrecvfront_generic
R70
R1
R2
R3
R4
Z261 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
Z262 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd
l0
L16
VEl06nCMSZ=?6GcFiGIA;D3
!s100 cQd9MjILFQD4L=2ST@9`j1
R7
32
R73
!i10b 1
R74
Z263 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
Z264 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwrecvfront_generic.vhd|
!i113 1
R12
R13
Aspwrecvfront_arch
R1
R2
R3
DEx4 work 20 spwrecvfront_generic 0 22 El06nCMSZ=?6GcFiGIA;D3
l59
L44
VY?X;jNeQ`i00595];L?CD1
!s100 @Qjz2IQjaJ]eejN]K`WIM3
R7
32
R73
!i10b 1
R74
R263
R264
!i113 1
R12
R13
Espwstream
R70
R47
R1
R2
R3
R4
Z265 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
Z266 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd
l0
L23
VQCaVQ_FYNZUeIUKT3GSc90
!s100 ZNia^zR_8XcEL]8RUbP3P1
R7
32
R73
!i10b 1
R74
Z267 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
Z268 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwstream.vhd|
!i113 1
R12
R13
Aspwstream_arch
R47
R1
R2
R3
R230
l275
L189
V:kZzohgV4>@<RW34`LdXf0
!s100 C5UHXeODgY=lfP]3QzVCJ3
R7
32
R73
!i10b 1
R74
R267
R268
!i113 1
R12
R13
Espwxmit
R70
R47
R1
R2
R3
R4
Z269 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
Z270 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd
l0
L13
V0[CGLQJbUNZ37OLkdh=Ea3
!s100 kd;DUhQR]86fMJ0WDD`c?2
R7
32
R73
!i10b 1
R74
Z271 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
Z272 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit.vhd|
!i113 1
R12
R13
Aspwxmit_arch
R47
R1
R2
R3
DEx4 work 7 spwxmit 0 22 0[CGLQJbUNZ37OLkdh=Ea3
l88
L43
V3lS20dBH09XK4;hj[Y0?;3
!s100 1KG5JXQKLP61KfiiYLWD61
R7
32
R73
!i10b 1
R74
R271
R272
!i113 1
R12
R13
Espwxmit_fast
R70
R47
R1
R2
R3
R4
Z273 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
Z274 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd
l0
L150
Vb02QZKFLXHS9b<dCnj];61
!s100 fJ>eURSKh1MkMPIPNFLfC1
R7
32
R149
!i10b 1
R150
Z275 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
Z276 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/spwxmit_fast.vhd|
!i113 1
R12
R13
Aspwxmit_fast_arch
R47
R1
R2
R3
DEx4 work 12 spwxmit_fast 0 22 b02QZKFLXHS9b<dCnj];61
l328
L188
VPo^4@PUXb_k0eKb:o=aD12
!s100 UhR1WOiM6e@gLz;aKC0A:0
R7
32
R149
!i10b 1
R150
R275
R276
!i113 1
R12
R13
Estreamtest
R70
R47
R1
R2
R3
R4
Z277 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
Z278 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd
l0
L28
VKH2f^M0C?OfK6;?^fjkba2
!s100 oBz1R7fU=hnfCg^ak7HKm1
R7
32
R73
!i10b 1
R74
Z279 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
Z280 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/streamtest.vhd|
!i113 1
R12
R13
Astreamtest_arch
R47
R1
R2
R3
DEx4 work 10 streamtest 0 22 KH2f^M0C?OfK6;?^fjkba2
l209
L115
V=6_B@Moi;`V3[AGMhKYjb1
!s100 Pl=_Z[F6CNa?@_oz?^YI71
R7
32
R73
!i10b 1
R74
R279
R280
!i113 1
R12
R13
Esyncdff
R70
R2
R3
R4
Z281 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
Z282 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd
l0
L16
VI]G>AQfHR4^`PCB7]6X^;3
!s100 jmnDgZK4I8fKM9T6giQB?2
R7
32
R73
!i10b 1
R74
Z283 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
Z284 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/SPW_CODEC/spacewire_light_codec/syncdff.vhd|
!i113 1
R12
R13
Asyncdff_arch
R2
R3
DEx4 work 7 syncdff 0 22 I]G>AQfHR4^`PCB7]6X^;3
l52
L31
VEVT_@k:Czz>^_@VAm4c5z1
!s100 ;P9@79nVHoRZ2GXS^7Ulh1
R7
32
R73
!i10b 1
R74
R283
R284
!i113 1
R12
R13
Etestbench_top
R0
R47
R22
R46
R1
R2
R3
R4
Z285 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
Z286 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd
l0
L9
V^_]IBe[^?dYM3<zzkeOK<3
!s100 ]@e7aO15WgTDV17oTS2E<1
R7
32
R8
!i10b 1
R9
Z287 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
Z288 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R106
R230
R39
R48
R24
R40
R64
R14
R19
R23
R69
R47
R22
R46
R1
R2
R3
DEx4 work 13 testbench_top 0 22 ^_]IBe[^?dYM3<zzkeOK<3
l78
L12
Vnhn[9_R878fVe;n2W[LG01
!s100 aOc^0_Sl;1o^R>C37CiDC1
R7
32
R8
!i10b 1
R9
R287
R288
!i113 1
R12
R13
Ewindowing_buffer_ent
R0
R39
R62
R1
R2
R3
R4
Z289 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
Z290 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd
l0
L8
VIka8AD4e0TYQ@jT^gCC_>1
!s100 bolgJ`P>kD3cMgJhYJ1o=2
R7
32
R73
!i10b 1
R74
Z291 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
Z292 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_buffer_ent.vhd|
!i113 1
R12
R13
Artl
Z293 DEx4 work 23 windowing_mask_fifo_ent 0 22 D;3W4jJ_F8S`LSYW9>@hL3
Z294 DEx4 work 23 windowing_data_fifo_ent 0 22 aU2B`Z55COCGN2hGE=enM1
Z295 DEx4 work 31 windowing_small_avsbuff_sc_fifo 0 22 >Cb?3Yi2aQ`16`cn0[MHD0
Z296 DEx4 work 31 windowing_large_avsbuff_sc_fifo 0 22 Rjozld:QR5a45I;KbXO;<0
R39
R62
R1
R2
R3
R63
l88
L30
VEfV6[]72V?MfR1U3EC6l@1
!s100 Bl_Ua`GK1eP>d5UcjmPaz0
R7
32
R73
!i10b 1
R74
R291
R292
!i113 1
R12
R13
Ewindowing_data_fifo_ent
R70
R62
R1
R2
R3
R4
Z297 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
Z298 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd
l0
L7
VaU2B`Z55COCGN2hGE=enM1
!s100 c5;m@K;b]1aHF5L3TCXo70
R7
32
R73
!i10b 1
R74
Z299 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
Z300 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_data_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z301 DEx4 work 22 windowing_data_sc_fifo 0 22 IT@lfi`3oEVnDjXV48?1H2
R62
R1
R2
R3
R294
l24
L18
VoR199b?ZO1AickZbCI@WO1
!s100 UeoAU?kWk5Sd6d6]jNBeJ2
R7
32
R73
!i10b 1
R74
R299
R300
!i113 1
R12
R13
Ewindowing_data_sc_fifo
R0
R2
R3
R4
Z302 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
Z303 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd
l0
L42
VIT@lfi`3oEVnDjXV48?1H2
!s100 <T@]zQLcK8ALk1Qb5lL840
R7
32
R20
!i10b 1
R21
Z304 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
Z305 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_data_sc_fifo/windowing_data_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R301
l95
L59
V:mFXQKh0e83Mdlgi_P;GH3
!s100 ];_`Uh58nk<QUVK9Lj4ZO2
R7
32
R20
!i10b 1
R21
R304
R305
!i113 1
R12
R13
Pwindowing_dataset_pkg
R1
R2
R3
R0
R4
Z306 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
Z307 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd
l0
L5
V3Bdjjea6eXF>1Yz>`?1W;1
!s100 kA[0Z1?8?SeJ9X6h4Pm9Q2
R7
32
b1
R20
!i10b 1
R21
Z308 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd|
Z309 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_dataset_pkg.vhd|
!i113 1
R12
R13
Bbody
R39
R1
R2
R3
l0
L96
Vj@bhoM6ScF[h8CDQgNNcg0
!s100 AO]>n]dZkoa=@CPe[ad3:0
R7
32
R20
!i10b 1
R21
R308
R309
!i113 1
R12
R13
Pwindowing_fifo_pkg
R1
R2
R3
R70
R4
Z310 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
Z311 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd
l0
L5
V?kea1T2[W`L2efh1T3T943
!s100 AW`PTQW;[m>mXjZ:?DN7M1
R7
32
R73
!i10b 1
R21
Z312 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
Z313 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_fifo_pkg.vhd|
!i113 1
R12
R13
Bbody
R62
R1
R2
R3
l0
L73
VL<CXnKeFJi]BR1oQ59UI;1
!s100 of_SO5Qk6A91_Qc=mKJ5Y0
R7
32
R73
!i10b 1
R21
R312
R313
!i113 1
R12
R13
Ewindowing_large_avsbuff_sc_fifo
R0
R2
R3
R4
Z314 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd
Z315 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd
l0
L42
VRjozld:QR5a45I;KbXO;<0
!s100 0?O0HF>oX@`=[`@Ij3PG33
R7
32
R20
!i10b 1
R21
Z316 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd|
Z317 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_large_avsbuff_sc_fifo/windowing_large_avsbuff_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R296
l95
L59
V_CS2e26OS:lGZjHPkf[0b2
!s100 aloRA2Y81Y:4laR]Fm7nn2
R7
32
R20
!i10b 1
R21
R316
R317
!i113 1
R12
R13
Ewindowing_mask_fifo_ent
R70
R62
R1
R2
R3
R4
Z318 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
Z319 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd
l0
L7
VD;3W4jJ_F8S`LSYW9>@hL3
!s100 Eg9HMNDl4ch4WmCM?;zgQ1
R7
32
R73
!i10b 1
R74
Z320 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
Z321 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/windowing_mask_fifo_ent.vhd|
!i113 1
R12
R13
Artl
Z322 DEx4 work 22 windowing_mask_sc_fifo 0 22 ^IENKNTa[c>[f=DL3DTH93
R62
R1
R2
R3
R293
l24
L18
V>6L^[Mf[0@GJzMMm]zb>T1
!s100 `@=fdhR3KUB_5m:zL:[o42
R7
32
R73
!i10b 1
R74
R320
R321
!i113 1
R12
R13
Ewindowing_mask_sc_fifo
R0
R2
R3
R4
Z323 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
Z324 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd
l0
L42
V^IENKNTa[c>[f=DL3DTH93
!s100 AjHOm?fT8fRUKD3e7?_6n1
R7
32
R20
!i10b 1
R21
Z325 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
Z326 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_mask_sc_fifo/windowing_mask_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R322
l95
L59
V^XEma=nN]`b5JJ1n`BDiz2
!s100 l^KDBIfC:7^A1H;=gJRIH1
R7
32
R20
!i10b 1
R21
R325
R326
!i113 1
R12
R13
Ewindowing_small_avsbuff_sc_fifo
R0
R2
R3
R4
Z327 8C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd
Z328 FC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd
l0
L42
V>Cb?3Yi2aQ`16`cn0[MHD0
!s100 bl[L6GVW^]9;>3lnEA`6=2
R7
32
R20
!i10b 1
R21
Z329 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd|
Z330 !s107 C:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Communications_Module_v1_8/WINDOWING_BUFFER/altera_ipcore/scfifo/windowing_small_avsbuff_sc_fifo/windowing_small_avsbuff_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R295
l95
L59
VEXdGCL_QBaRS?dN@iL6`D2
!s100 e[ob9a69>OhS60gY2zYSZ0
R7
32
R20
!i10b 1
R21
R329
R330
!i113 1
R12
R13
