{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1667267641320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1667267641320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 01 08:54:01 2022 " "Processing started: Tue Nov 01 08:54:01 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1667267641320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1667267641320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Bai_3 -c Bai_3 --generate_functional_sim_netlist " "Command: quartus_map Bai_3 -c Bai_3 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1667267641320 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1667267641677 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Bai_3.v(36) " "Verilog HDL information at Bai_3.v(36): always construct contains both blocking and non-blocking assignments" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 36 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1667267641787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bai_3.v 1 1 " "Found 1 design units, including 1 entities, in source file bai_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Bai_3 " "Found entity 1: Bai_3" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667267641787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667267641787 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Bai_3 " "Elaborating entity \"Bai_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1667267641834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Bai_3.v(17) " "Verilog HDL assignment warning at Bai_3.v(17): truncated value with size 32 to match size of target (8)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Bai_3.v(28) " "Verilog HDL assignment warning at Bai_3.v(28): truncated value with size 32 to match size of target (4)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Bai_3.v(48) " "Verilog HDL assignment warning at Bai_3.v(48): truncated value with size 32 to match size of target (3)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Bai_3.v(54) " "Verilog HDL assignment warning at Bai_3.v(54): truncated value with size 32 to match size of target (3)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Bai_3.v(60) " "Verilog HDL assignment warning at Bai_3.v(60): truncated value with size 32 to match size of target (3)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Bai_3.v(66) " "Verilog HDL assignment warning at Bai_3.v(66): truncated value with size 32 to match size of target (3)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Bai_3.v(89) " "Verilog HDL assignment warning at Bai_3.v(89): truncated value with size 32 to match size of target (3)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Bai_3.v(107) " "Verilog HDL assignment warning at Bai_3.v(107): truncated value with size 32 to match size of target (8)" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1667267641834 "|Bai_3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "Mux0 lpm_mux " "Inferred mux megafunction (\"lpm_mux\") from the following logic: \"Mux0\"" {  } { { "Bai_3.v" "Mux0" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 44 -1 0 } }  } 0 278007 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667267641941 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1667267641941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:Mux0 " "Elaborated megafunction instantiation \"lpm_mux:Mux0\"" {  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1667267642090 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:Mux0 " "Instantiated megafunction \"lpm_mux:Mux0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667267642090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 8 " "Parameter \"LPM_SIZE\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667267642090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 3 " "Parameter \"LPM_WIDTHS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667267642090 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1667267642090 ""}  } { { "Bai_3.v" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/Bai_3.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1667267642090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3nc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3nc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3nc " "Found entity 1: mux_3nc" {  } { { "db/mux_3nc.tdf" "" { Text "D:/Project_HTDK_Nhung/Bai_3_Chuong_3/db/mux_3nc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1667267642184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1667267642184 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4568 " "Peak virtual memory: 4568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1667267642231 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 01 08:54:02 2022 " "Processing ended: Tue Nov 01 08:54:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1667267642231 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1667267642231 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1667267642231 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1667267642231 ""}
