{"vcs1":{"timestamp_begin":1732502282.822176277, "rt":1.70, "ut":0.57, "st":0.25}}
{"vcselab":{"timestamp_begin":1732502284.611580554, "rt":1.32, "ut":0.25, "st":0.17}}
{"link":{"timestamp_begin":1732502286.008076264, "rt":0.41, "ut":0.13, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732502282.193803632}
{"VCS_COMP_START_TIME": 1732502282.193803632}
{"VCS_COMP_END_TIME": 1732502288.151199950}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334260}}
{"stitch_vcselab": {"peak_mem": 223352}}
