<dec f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='379' type='124'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ISDOpcodes.h' l='373'>/// INSERT_SUBVECTOR(VECTOR1, VECTOR2, IDX) - Returns a vector
    /// with VECTOR2 inserted into VECTOR1 at the (potentially
    /// variable) element number IDX, which must be a multiple of the
    /// VECTOR2 vector length.  The elements of VECTOR1 starting at
    /// IDX are overwritten with VECTOR2.  Elements IDX through
    /// vector_length(VECTOR2) must be valid VECTOR1 indices.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='1705' c='_ZN12_GLOBAL__N_111DAGCombiner5visitEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17101' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21createBuildVecShuffleERKN4llvm5SDLocEPNS1_6SDNodeENS1_8ArrayRefIiEENS1_7SDValueES9_jb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17890' u='r' c='_ZL30narrowInsertExtractVectorBinOpPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='17893' u='r' c='_ZL30narrowInsertExtractVectorBinOpPN4llvm6SDNodeERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='18164' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner22visitEXTRACT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19131' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19140' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19143' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19149' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19151' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19188' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19190' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19200' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19206' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19209' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner21visitINSERT_SUBVECTOREPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19469' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner14SimplifyVBinOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19470' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner14SimplifyVBinOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp' l='19484' u='r' c='_ZN12_GLOBAL__N_111DAGCombiner14SimplifyVBinOpEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp' l='2984' c='_ZN12_GLOBAL__N_120SelectionDAGLegalize10ExpandNodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='830' c='_ZN4llvm16DAGTypeLegalizer17SplitVectorResultEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='1159' u='r' c='_ZN4llvm16DAGTypeLegalizer28SplitVecRes_INSERT_SUBVECTOREPNS_6SDNodeERNS_7SDValueES4_'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3149' u='r' c='_ZN4llvm16DAGTypeLegalizer22WidenVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='3152' u='r' c='_ZN4llvm16DAGTypeLegalizer22WidenVecRes_OverflowOpEPNS_6SDNodeEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeVectorTypes.cpp' l='4158' u='r' c='_ZN4llvm16DAGTypeLegalizer17WidenVecOp_EXTENDEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='2584' c='_ZNK4llvm12SelectionDAG16computeKnownBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='3885' c='_ZNK4llvm12SelectionDAG18ComputeNumSignBitsENS_7SDValueERKNS_5APIntEj'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5412' u='r' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='5572' c='_ZN4llvm12SelectionDAG7getNodeEjRKNS_5SDLocENS_3EVTENS_7SDValueES5_S5_NS_11SDNodeFlagsE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp' l='9459' u='r' c='_ZN4llvm12SelectionDAG11WidenVectorERKNS_7SDValueERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp' l='282' c='_ZNK4llvm6SDNode16getOperationNameEPKNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='739' c='_ZNK4llvm14TargetLowering20SimplifyDemandedBitsENS_7SDValueERKNS_5APIntES4_RNS_9KnownBitsERNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/TargetLowering.cpp' l='2010' c='_ZNK4llvm14TargetLowering26SimplifyDemandedVectorEltsENS_7SDValueERKNS_5APIntERS2_S5_RNS0_17TargetLoweringOptEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp' l='485' u='r' c='_ZL18checkHighLaneIndexPN4llvm6SDNodeERNS_7SDValueERi'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5942' u='r' c='_ZL11WidenVectorN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1483' u='r' c='_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUISelLowering.cpp' l='1485' u='r' c='_ZNK4llvm20AMDGPUTargetLowering15SplitVectorLoadENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='272' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='338' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='339' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='340' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='341' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='344' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='345' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='346' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='347' u='r' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='530' c='_ZN4llvm16SITargetLoweringC1ERKNS_13TargetMachineERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1434' u='r' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1434' u='r' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='1479' u='r' c='_ZN4llvm21HexagonTargetLoweringC1ERKNS_13TargetMachineERKNS_16HexagonSubtargetE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='2763' c='_ZNK4llvm21HexagonTargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLoweringHVX.cpp' l='1556' c='_ZNK4llvm21HexagonTargetLowering17LowerHvxOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='693' u='r' c='_ZNK12_GLOBAL__N_115X86DAGToDAGISel18IsProfitableToFoldEN4llvm7SDValueEPNS1_6SDNodeES4_'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='727' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1290' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1365' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1530' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1636' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1637' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1667' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1668' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='1857' u='r' c='_ZN4llvm17X86TargetLoweringC1ERKNS_16X86TargetMachineERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5390' u='r' c='_ZL15insertSubVectorN4llvm7SDValueES0_jRNS_12SelectionDAGERKNS_5SDLocEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5415' u='r' c='_ZL14widenSubVectorN4llvm3MVTENS_7SDValueEbRKNS_12X86SubtargetERNS_12SelectionDAGERKNS_5SDLocE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5430' u='r' c='_ZL16collectConcatOpsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5441' u='r' c='_ZL16collectConcatOpsPN4llvm6SDNodeERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5547' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5565' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5570' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5577' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5608' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5613' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='5629' u='r' c='_ZL16insert1BitVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6642' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERNS_15SmallVectorImplIiEERNS1_IS0_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6677' u='r' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERNS_15SmallVectorImplIiEERNS1_IS0_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6837' u='r' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERNS_15SmallVectorImplIiEERNS1_IS0_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6867' u='r' c='_ZL18getFauxShuffleMaskN4llvm7SDValueERNS_15SmallVectorImplIiEERNS1_IS0_EERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='6974' u='r' c='_ZL19getShuffleScalarEltPN4llvm6SDNodeEjRNS_12SelectionDAGEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='7500' u='r' c='_ZL24EltsFromConsecutiveLoadsN4llvm3EVTENS_8ArrayRefINS_7SDValueEEERKNS_5SDLocERNS_12SelectionDAGERKNS_12X86SubtargetEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9566' u='r' c='_ZL22LowerAVXCONCAT_VECTORSN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9600' u='r' c='_ZL29isTypePromotionOfi1ZeroUpBitsN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9601' u='r' c='_ZL29isTypePromotionOfi1ZeroUpBitsN4llvm7SDValueE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9672' u='r' c='_ZL23LowerCONCAT_VECTORSvXi1N4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9692' u='r' c='_ZL23LowerCONCAT_VECTORSvXi1N4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='9696' u='r' c='_ZL23LowerCONCAT_VECTORSvXi1N4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='12143' c='_ZL23lowerShuffleAsBroadcastRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14426' u='r' c='_ZL18lowerV2X128ShuffleRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_5APIntERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14455' u='r' c='_ZL18lowerV2X128ShuffleRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_5APIntERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14754' u='r' c='_ZL21getShuffleHalfVectorsRKN4llvm5SDLocENS_7SDValueES3_NS_8ArrayRefIiEEiibRNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14784' u='r' c='_ZL25lowerShuffleWithUndefHalfRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='14794' u='r' c='_ZL25lowerShuffleWithUndefHalfRKN4llvm5SDLocENS_3MVTENS_7SDValueES4_NS_8ArrayRefIiEERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='15801' u='r' c='_ZL18lowerV4X128ShuffleRKN4llvm5SDLocENS_3MVTENS_8ArrayRefIiEERKNS_5APIntENS_7SDValueES9_RKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='15816' u='r' c='_ZL18lowerV4X128ShuffleRKN4llvm5SDLocENS_3MVTENS_8ArrayRefIiEERKNS_5APIntENS_7SDValueES9_RKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='16355' u='r' c='_ZL16lower1BitShuffleRKN4llvm5SDLocENS_8ArrayRefIiEENS_3MVTENS_7SDValueES6_RKNS_5APIntERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='16803' u='r' c='_ZL24ExtractBitFromMaskVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='16986' u='r' c='_ZL21InsertBitToMaskVectorN4llvm7SDValueERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='17191' u='r' c='_ZL22LowerEXTRACT_SUBVECTORN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18566' u='r' c='_ZL21LowerZERO_EXTEND_MaskN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='18944' u='r' c='_ZNK4llvm17X86TargetLowering14LowerFP_TO_INTENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='20830' u='r' c='_ZL21LowerSIGN_EXTEND_MaskN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='21097' u='r' c='_ZL10LowerStoreN4llvm7SDValueERKNS_12X86SubtargetERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22507' u='r' c='_ZNK4llvm17X86TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22554' u='r' c='_ZNK4llvm17X86TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='22614' u='r' c='_ZNK4llvm17X86TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='26708' u='r' c='_ZL12ExtendToTypeN4llvm7SDValueENS_3MVTERNS_12SelectionDAGEb'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='27004' c='_ZNK4llvm17X86TargetLowering14LowerOperationENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='31702' u='r' c='_ZL22combineX86ShuffleChainN4llvm8ArrayRefINS_7SDValueEEES1_NS0_IiEEibbRNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='35850' u='r' c='_ZL13combineSelectPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37555' u='r' c='_ZL19combineCompareEqualPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='42504' u='r' c='_ZL21combineLoopSADPatternPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43084' u='r' c='_ZL22combineConcatVectorOpsRKN4llvm5SDLocENS_3MVTENS_8ArrayRefINS_7SDValueEEERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43136' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43139' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43151' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43156' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43200' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43204' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43206' u='r' c='_ZL22combineInsertSubvectorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43487' c='_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
