{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751068770744 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751068770744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 27 16:59:30 2025 " "Processing started: Fri Jun 27 16:59:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751068770744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068770744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ltr_sensor_ip -c DataAcquisitionIP " "Command: quartus_map --read_settings_files=on --write_settings_files=off ltr_sensor_ip -c DataAcquisitionIP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068770744 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1751068770960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751068770961 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NumDescendingSlopes numdescendingslopes SILC.sv(28) " "Verilog HDL Declaration information at SILC.sv(28): object \"NumDescendingSlopes\" differs only in case from object \"numdescendingslopes\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 28 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TimeoutThreshold timeoutthreshold SILC.sv(29) " "Verilog HDL Declaration information at SILC.sv(29): object \"TimeoutThreshold\" differs only in case from object \"timeoutthreshold\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 29 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777465 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "timeout Timeout SILC.sv(103) " "Verilog HDL Declaration information at SILC.sv(103): object \"timeout\" differs only in case from object \"Timeout\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 103 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ADCVal adcval SILC.sv(376) " "Verilog HDL Declaration information at SILC.sv(376): object \"ADCVal\" differs only in case from object \"adcval\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 376 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ClkCycleCount clkcyclecount SILC.sv(379) " "Verilog HDL Declaration information at SILC.sv(379): object \"ClkCycleCount\" differs only in case from object \"clkcyclecount\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 379 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "SlopeCount slopecount SILC.sv(380) " "Verilog HDL Declaration information at SILC.sv(380): object \"SlopeCount\" differs only in case from object \"slopecount\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 380 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ElapsedTime elapsedtime SILC.sv(382) " "Verilog HDL Declaration information at SILC.sv(382): object \"ElapsedTime\" differs only in case from object \"elapsedtime\" in the same scope" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 382 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/SILC.sv 4 4 " "Found 4 design units, including 4 entities, in source file rtl/SILC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SILC " "Found entity 1: SILC" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777468 ""} { "Info" "ISGN_ENTITY_NAME" "2 SILCgetdataFSM " "Found entity 2: SILCgetdataFSM" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777468 ""} { "Info" "ISGN_ENTITY_NAME" "3 GetSlopeFSM " "Found entity 3: GetSlopeFSM" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 246 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777468 ""} { "Info" "ISGN_ENTITY_NAME" "4 SlopeCounter " "Found entity 4: SlopeCounter" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 374 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777468 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "NumClkCycles numclkcycles ROSC.sv(20) " "Verilog HDL Declaration information at ROSC.sv(20): object \"NumClkCycles\" differs only in case from object \"numclkcycles\" in the same scope" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CounterValue countervalue ROSC.sv(194) " "Verilog HDL Declaration information at ROSC.sv(194): object \"CounterValue\" differs only in case from object \"countervalue\" in the same scope" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/ROSC.sv 3 3 " "Found 3 design units, including 3 entities, in source file rtl/ROSC.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ROSC " "Found entity 1: ROSC" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777469 ""} { "Info" "ISGN_ENTITY_NAME" "2 ROSCgetdataFSM " "Found entity 2: ROSCgetdataFSM" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777469 ""} { "Info" "ISGN_ENTITY_NAME" "3 counter " "Found entity 3: counter" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 190 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/EM.sv 3 3 " "Found 3 design units, including 3 entities, in source file rtl/EM.sv" { { "Info" "ISGN_ENTITY_NAME" "1 EM " "Found entity 1: EM" {  } { { "rtl/EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777470 ""} { "Info" "ISGN_ENTITY_NAME" "2 GetEMReadingFSM " "Found entity 2: GetEMReadingFSM" {  } { { "rtl/EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777470 ""} { "Info" "ISGN_ENTITY_NAME" "3 AcquireEMData " "Found entity 3: AcquireEMData" {  } { { "rtl/EM.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ResultForCPU resultforCPU DataAcquisitionIP.sv(41) " "Verilog HDL Declaration information at DataAcquisitionIP.sv(41): object \"ResultForCPU\" differs only in case from object \"resultforCPU\" in the same scope" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1751068777470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/DataAcquisitionIP.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/DataAcquisitionIP.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DataAcquisitionIP " "Found entity 1: DataAcquisitionIP" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AnalogSensor.sv 3 3 " "Found 3 design units, including 3 entities, in source file rtl/AnalogSensor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AnalogSensor " "Found entity 1: AnalogSensor" {  } { { "rtl/AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777471 ""} { "Info" "ISGN_ENTITY_NAME" "2 AnalogGetDataFSM " "Found entity 2: AnalogGetDataFSM" {  } { { "rtl/AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777471 ""} { "Info" "ISGN_ENTITY_NAME" "3 AcquireAnalogData " "Found entity 3: AcquireAnalogData" {  } { { "rtl/AnalogSensor.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AMBA_write.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AMBA_write.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AMBA_write " "Found entity 1: AMBA_write" {  } { { "rtl/AMBA_write.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_write.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/AMBA_read.sv 1 1 " "Found 1 design units, including 1 entities, in source file rtl/AMBA_read.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AMBA_read " "Found entity 1: AMBA_read" {  } { { "rtl/AMBA_read.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_read.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751068777472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068777472 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "APBwriteready DataAcquisitionIP.sv(127) " "Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(127): created implicit net for \"APBwriteready\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "APBwriteerr DataAcquisitionIP.sv(127) " "Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(127): created implicit net for \"APBwriteerr\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "APBreadready DataAcquisitionIP.sv(131) " "Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(131): created implicit net for \"APBreadready\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777473 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "APBreaderr DataAcquisitionIP.sv(131) " "Verilog HDL Implicit Net warning at DataAcquisitionIP.sv(131): created implicit net for \"APBreaderr\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 131 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777473 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DataAcquisitionIP " "Elaborating entity \"DataAcquisitionIP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751068777510 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "result\[0\] 0 DataAcquisitionIP.sv(90) " "Net \"result\[0\]\" at DataAcquisitionIP.sv(90) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 90 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751068777517 "|DataAcquisitionIP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "errorcode\[0\] 0 DataAcquisitionIP.sv(91) " "Net \"errorcode\[0\]\" at DataAcquisitionIP.sv(91) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 91 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751068777517 "|DataAcquisitionIP"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sensorvalready\[0\] 0 DataAcquisitionIP.sv(92) " "Net \"sensorvalready\[0\]\" at DataAcquisitionIP.sv(92) has no driver or initial value, using a default initial value '0'" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 92 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751068777517 "|DataAcquisitionIP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMBA_write AMBA_write:APBWrite " "Elaborating entity \"AMBA_write\" for hierarchy \"AMBA_write:APBWrite\"" {  } { { "rtl/DataAcquisitionIP.sv" "APBWrite" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AMBA_write.sv(125) " "Verilog HDL assignment warning at AMBA_write.sv(125): truncated value with size 32 to match size of target (5)" {  } { { "rtl/AMBA_write.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_write.sv" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777553 "|DataAcquisitionIP|AMBA_write:APBWrite"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMBA_read AMBA_read:APBRead " "Elaborating entity \"AMBA_read\" for hierarchy \"AMBA_read:APBRead\"" {  } { { "rtl/DataAcquisitionIP.sv" "APBRead" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777560 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 AMBA_read.sv(119) " "Verilog HDL assignment warning at AMBA_read.sv(119): truncated value with size 32 to match size of target (5)" {  } { { "rtl/AMBA_read.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AMBA_read.sv" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777562 "|DataAcquisitionIP|AMBA_read:APBRead"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROSC ROSC:ROSC_S1 " "Elaborating entity \"ROSC\" for hierarchy \"ROSC:ROSC_S1\"" {  } { { "rtl/DataAcquisitionIP.sv" "ROSC_S1" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROSCgetdataFSM ROSC:ROSC_S1\|ROSCgetdataFSM:ROSCGetData " "Elaborating entity \"ROSCgetdataFSM\" for hierarchy \"ROSC:ROSC_S1\|ROSCgetdataFSM:ROSCGetData\"" {  } { { "rtl/ROSC.sv" "ROSCGetData" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter ROSC:ROSC_S1\|counter:freqcounter " "Elaborating entity \"counter\" for hierarchy \"ROSC:ROSC_S1\|counter:freqcounter\"" {  } { { "rtl/ROSC.sv" "freqcounter" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777575 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 ROSC.sv(205) " "Verilog HDL assignment warning at ROSC.sv(205): truncated value with size 32 to match size of target (9)" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777576 "|DataAcquisitionIP|ROSC:ROSC_S1|counter:freqcounter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 ROSC.sv(215) " "Verilog HDL assignment warning at ROSC.sv(215): truncated value with size 32 to match size of target (16)" {  } { { "rtl/ROSC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/ROSC.sv" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777576 "|DataAcquisitionIP|ROSC:ROSC_S1|counter:freqcounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AnalogSensor AnalogSensor:DCAnalog_S1 " "Elaborating entity \"AnalogSensor\" for hierarchy \"AnalogSensor:DCAnalog_S1\"" {  } { { "rtl/DataAcquisitionIP.sv" "DCAnalog_S1" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AnalogGetDataFSM AnalogSensor:DCAnalog_S1\|AnalogGetDataFSM:AnalogGetData " "Elaborating entity \"AnalogGetDataFSM\" for hierarchy \"AnalogSensor:DCAnalog_S1\|AnalogGetDataFSM:AnalogGetData\"" {  } { { "rtl/AnalogSensor.sv" "AnalogGetData" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AcquireAnalogData AnalogSensor:DCAnalog_S1\|AcquireAnalogData:AnalogSampling " "Elaborating entity \"AcquireAnalogData\" for hierarchy \"AnalogSensor:DCAnalog_S1\|AcquireAnalogData:AnalogSampling\"" {  } { { "rtl/AnalogSensor.sv" "AnalogSampling" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/AnalogSensor.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EM EM:EMSensor_S1 " "Elaborating entity \"EM\" for hierarchy \"EM:EMSensor_S1\"" {  } { { "rtl/DataAcquisitionIP.sv" "EMSensor_S1" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetEMReadingFSM EM:EMSensor_S1\|GetEMReadingFSM:GetEMReading " "Elaborating entity \"GetEMReadingFSM\" for hierarchy \"EM:EMSensor_S1\|GetEMReadingFSM:GetEMReading\"" {  } { { "rtl/EM.sv" "GetEMReading" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AcquireEMData EM:EMSensor_S1\|AcquireEMData:EMSampling " "Elaborating entity \"AcquireEMData\" for hierarchy \"EM:EMSensor_S1\|AcquireEMData:EMSampling\"" {  } { { "rtl/EM.sv" "EMSampling" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/EM.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SILC SILC:SILC_S1 " "Elaborating entity \"SILC\" for hierarchy \"SILC:SILC_S1\"" {  } { { "rtl/DataAcquisitionIP.sv" "SILC_S1" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SILCgetdataFSM SILC:SILC_S1\|SILCgetdataFSM:SILCGetData " "Elaborating entity \"SILCgetdataFSM\" for hierarchy \"SILC:SILC_S1\|SILCgetdataFSM:SILCGetData\"" {  } { { "rtl/SILC.sv" "SILCGetData" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GetSlopeFSM SILC:SILC_S1\|GetSlopeFSM:SILCMeasureSlope " "Elaborating entity \"GetSlopeFSM\" for hierarchy \"SILC:SILC_S1\|GetSlopeFSM:SILCMeasureSlope\"" {  } { { "rtl/SILC.sv" "SILCMeasureSlope" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SlopeCounter SILC:SILC_S1\|GetSlopeFSM:SILCMeasureSlope\|SlopeCounter:MeasureSlope " "Elaborating entity \"SlopeCounter\" for hierarchy \"SILC:SILC_S1\|GetSlopeFSM:SILCMeasureSlope\|SlopeCounter:MeasureSlope\"" {  } { { "rtl/SILC.sv" "MeasureSlope" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068777610 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 SILC.sv(413) " "Verilog HDL assignment warning at SILC.sv(413): truncated value with size 32 to match size of target (12)" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777611 "|DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 SILC.sv(429) " "Verilog HDL assignment warning at SILC.sv(429): truncated value with size 32 to match size of target (6)" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777611 "|DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 SILC.sv(434) " "Verilog HDL assignment warning at SILC.sv(434): truncated value with size 32 to match size of target (16)" {  } { { "rtl/SILC.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/SILC.sv" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751068777611 "|DataAcquisitionIP|SILC:SILC_S1|GetSlopeFSM:SILCMeasureSlope|SlopeCounter:MeasureSlope"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751068778748 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751068779385 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/output_files/DataAcquisitionIP.map.smsg " "Generated suppressed messages file /home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/output_files/DataAcquisitionIP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068779431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751068779535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751068779535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "70 " "Design contains 70 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[0\] " "No output dependent on input pin \"SensorReadings\[0\]\[0\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[1\] " "No output dependent on input pin \"SensorReadings\[0\]\[1\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[2\] " "No output dependent on input pin \"SensorReadings\[0\]\[2\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[3\] " "No output dependent on input pin \"SensorReadings\[0\]\[3\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[4\] " "No output dependent on input pin \"SensorReadings\[0\]\[4\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[5\] " "No output dependent on input pin \"SensorReadings\[0\]\[5\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[6\] " "No output dependent on input pin \"SensorReadings\[0\]\[6\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[7\] " "No output dependent on input pin \"SensorReadings\[0\]\[7\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[8\] " "No output dependent on input pin \"SensorReadings\[0\]\[8\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[9\] " "No output dependent on input pin \"SensorReadings\[0\]\[9\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[10\] " "No output dependent on input pin \"SensorReadings\[0\]\[10\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[11\] " "No output dependent on input pin \"SensorReadings\[0\]\[11\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[12\] " "No output dependent on input pin \"SensorReadings\[0\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[13\] " "No output dependent on input pin \"SensorReadings\[0\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[14\] " "No output dependent on input pin \"SensorReadings\[0\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[0\]\[15\] " "No output dependent on input pin \"SensorReadings\[0\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[0][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[1\] " "No output dependent on input pin \"SensorReadings\[1\]\[1\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[2\] " "No output dependent on input pin \"SensorReadings\[1\]\[2\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[3\] " "No output dependent on input pin \"SensorReadings\[1\]\[3\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[4\] " "No output dependent on input pin \"SensorReadings\[1\]\[4\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[5\] " "No output dependent on input pin \"SensorReadings\[1\]\[5\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[6\] " "No output dependent on input pin \"SensorReadings\[1\]\[6\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[7\] " "No output dependent on input pin \"SensorReadings\[1\]\[7\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[8\] " "No output dependent on input pin \"SensorReadings\[1\]\[8\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[9\] " "No output dependent on input pin \"SensorReadings\[1\]\[9\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[10\] " "No output dependent on input pin \"SensorReadings\[1\]\[10\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[11\] " "No output dependent on input pin \"SensorReadings\[1\]\[11\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[12\] " "No output dependent on input pin \"SensorReadings\[1\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[13\] " "No output dependent on input pin \"SensorReadings\[1\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[14\] " "No output dependent on input pin \"SensorReadings\[1\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[1\]\[15\] " "No output dependent on input pin \"SensorReadings\[1\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[1][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[2\]\[12\] " "No output dependent on input pin \"SensorReadings\[2\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[2][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[2\]\[13\] " "No output dependent on input pin \"SensorReadings\[2\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[2][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[2\]\[14\] " "No output dependent on input pin \"SensorReadings\[2\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[2][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[2\]\[15\] " "No output dependent on input pin \"SensorReadings\[2\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[2][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[8\] " "No output dependent on input pin \"SensorReadings\[3\]\[8\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[9\] " "No output dependent on input pin \"SensorReadings\[3\]\[9\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[10\] " "No output dependent on input pin \"SensorReadings\[3\]\[10\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[11\] " "No output dependent on input pin \"SensorReadings\[3\]\[11\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[12\] " "No output dependent on input pin \"SensorReadings\[3\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[13\] " "No output dependent on input pin \"SensorReadings\[3\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[14\] " "No output dependent on input pin \"SensorReadings\[3\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[3\]\[15\] " "No output dependent on input pin \"SensorReadings\[3\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[3][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[1\] " "No output dependent on input pin \"SensorReadings\[4\]\[1\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[2\] " "No output dependent on input pin \"SensorReadings\[4\]\[2\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[3\] " "No output dependent on input pin \"SensorReadings\[4\]\[3\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[4\] " "No output dependent on input pin \"SensorReadings\[4\]\[4\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[5\] " "No output dependent on input pin \"SensorReadings\[4\]\[5\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[6\] " "No output dependent on input pin \"SensorReadings\[4\]\[6\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[7\] " "No output dependent on input pin \"SensorReadings\[4\]\[7\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[8\] " "No output dependent on input pin \"SensorReadings\[4\]\[8\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[9\] " "No output dependent on input pin \"SensorReadings\[4\]\[9\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[10\] " "No output dependent on input pin \"SensorReadings\[4\]\[10\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[11\] " "No output dependent on input pin \"SensorReadings\[4\]\[11\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[12\] " "No output dependent on input pin \"SensorReadings\[4\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[13\] " "No output dependent on input pin \"SensorReadings\[4\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[14\] " "No output dependent on input pin \"SensorReadings\[4\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[4\]\[15\] " "No output dependent on input pin \"SensorReadings\[4\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[4][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[5\]\[12\] " "No output dependent on input pin \"SensorReadings\[5\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[5][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[5\]\[13\] " "No output dependent on input pin \"SensorReadings\[5\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[5][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[5\]\[14\] " "No output dependent on input pin \"SensorReadings\[5\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[5][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[5\]\[15\] " "No output dependent on input pin \"SensorReadings\[5\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[5][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[6\]\[12\] " "No output dependent on input pin \"SensorReadings\[6\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[6][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[6\]\[13\] " "No output dependent on input pin \"SensorReadings\[6\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[6][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[6\]\[14\] " "No output dependent on input pin \"SensorReadings\[6\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[6][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[6\]\[15\] " "No output dependent on input pin \"SensorReadings\[6\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[6][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[7\]\[12\] " "No output dependent on input pin \"SensorReadings\[7\]\[12\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[7][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[7\]\[13\] " "No output dependent on input pin \"SensorReadings\[7\]\[13\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[7][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[7\]\[14\] " "No output dependent on input pin \"SensorReadings\[7\]\[14\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[7][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SensorReadings\[7\]\[15\] " "No output dependent on input pin \"SensorReadings\[7\]\[15\]\"" {  } { { "rtl/DataAcquisitionIP.sv" "" { Text "/home/raul/Documents/UBC/Co-op work/2025 Co-op/Research - Prof Andre Ivanov 2025/VERILOG/ltr-sensor-fusion-soc-peripheral/rtl/DataAcquisitionIP.sv" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1751068779638 "|DataAcquisitionIP|SensorReadings[7][15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1751068779638 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "998 " "Implemented 998 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "162 " "Implemented 162 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751068779641 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751068779641 ""} { "Info" "ICUT_CUT_TM_LCELLS" "804 " "Implemented 804 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751068779641 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751068779641 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 86 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 86 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1010 " "Peak virtual memory: 1010 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751068779651 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 27 16:59:39 2025 " "Processing ended: Fri Jun 27 16:59:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751068779651 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751068779651 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751068779651 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751068779651 ""}
