$date
	Sat Oct 22 23:30:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#286595
b1001 !
1"
#286598
b1001 &
b1001 %
1$
#286599
0"
#286602
b11100 &
b11100 %
#286606
b1110 &
b1110 %
#286610
b111 &
b111 %
#286614
b10110 &
b10110 %
#286618
b1011 &
b1011 %
#286622
b100010 &
b100010 %
#286626
b10001 &
b10001 %
#286630
b110100 &
b110100 %
#286634
b11010 &
b11010 %
#286638
b1101 &
b1101 %
#286642
b101000 &
b101000 %
#286646
b10100 &
b10100 %
#286650
b1010 &
b1010 %
#286654
b101 &
b101 %
#286658
b10000 &
b10000 %
#286662
b1000 &
b1000 %
#286666
b100 &
b100 %
#286670
b10 &
b10 %
#286674
b1 &
b1 %
1#
#286678
b0 &
0#
b0 %
0$
#1297422
b10100 &
b10100 %
1$
b10100 !
1"
#1297423
0"
#1297426
b1010 &
b1010 %
#1297430
b101 &
b101 %
#1297434
b10000 &
b10000 %
#1297438
b1000 &
b1000 %
#1297442
b100 &
b100 %
#1297446
b10 &
b10 %
#1297450
b1 &
b1 %
1#
#1297454
b0 &
0#
b0 %
0$
#2330967
b1000 !
1"
#2330970
b1000 &
b1000 %
1$
#2330971
0"
#2330974
b100 &
b100 %
#2330978
b10 &
b10 %
#2330982
b1 &
1#
b1 %
#2330986
b0 &
b0 %
0#
0$
#4500012
