{
  "name": "ostd::arch::irq::chip::ioapic::IoApic::interrupt_base",
  "span": "ostd/src/arch/x86/irq/chip/ioapic.rs:141:5: 141:47",
  "mir": "fn ostd::arch::irq::chip::ioapic::IoApic::interrupt_base(_1: &arch::irq::chip::ioapic::IoApic) -> u32 {\n    let mut _0: u32;\n    debug self => _1;\n    bb0: {\n        _0 = ((*_1).1: u32);\n        return;\n    }\n}\n"
}