Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Estudio/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot ContadorPorBoton_TB_behav xil_defaultlib.ContadorPorBoton_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'Count' [D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP4-Debouncer/TP4-Debouncer.srcs/sim_1/new/ContadorPorBoton_TB.v:34]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 4 for port 'Count' [D:/Estudio/Lenguajes-descriptivos-de-hardware/repo/verilog/TP4-Debouncer/TP4-Debouncer.srcs/sources_1/new/ContadorPorBoton.v:44]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FlipFlopD
Compiling module xil_defaultlib.Debouncer
Compiling module xil_defaultlib.Count4Bits
Compiling module xil_defaultlib.ContadorPorBoton
Compiling module xil_defaultlib.ContadorPorBoton_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot ContadorPorBoton_TB_behav
