0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/bertr/digel/tutorial/tutorial.sim/sim_1/impl/timing/xsim/tb_blinky_time_impl.v,1633612166,verilog,C:/Users/bertr/digel/tutorial/tutorial.srcs/sim_1/imports/Tutorial_VHDL_files/tb_blinky.vhd,,,blinky,,,,,,,,
C:/Users/bertr/digel/tutorial/tutorial.srcs/sim_1/imports/Tutorial_VHDL_files/tb_blinky.vhd,1633611404,vhdl,,,,tb_blinky,,,,,,,,
