library ieee;
use ieee.std_logic_1164.all;

entity div_freq is
	port (
			c2       : in std_logic_vector(3 downto 0);
			c3	  	   : in std_logic_vector(3 downto 0);
			c8   	   : in std_logic_vector(3 downto 0);
			c9			: in std_logic_vector(3 downto 0);
			cooking	: out BIT
	);
end div_freq;

architecture arch of div_freq is
begin
	
end arch;