/**
 * \file IfxLeth_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_LETH/V13.1.1.1.14
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Leth_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Leth_Registers
 * 
 */
#ifndef IFXLETH_BF_H
#define IFXLETH_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Leth_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_LETH_CLC_Bits.DISR */
#define IFX_LETH_CLC_DISR_LEN (1u)

/** \brief Mask for Ifx_LETH_CLC_Bits.DISR */
#define IFX_LETH_CLC_DISR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_CLC_Bits.DISR */
#define IFX_LETH_CLC_DISR_OFF (0u)

/** \brief Length for Ifx_LETH_CLC_Bits.DISS */
#define IFX_LETH_CLC_DISS_LEN (1u)

/** \brief Mask for Ifx_LETH_CLC_Bits.DISS */
#define IFX_LETH_CLC_DISS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_CLC_Bits.DISS */
#define IFX_LETH_CLC_DISS_OFF (1u)

/** \brief Length for Ifx_LETH_CLC_Bits.EDIS */
#define IFX_LETH_CLC_EDIS_LEN (1u)

/** \brief Mask for Ifx_LETH_CLC_Bits.EDIS */
#define IFX_LETH_CLC_EDIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_CLC_Bits.EDIS */
#define IFX_LETH_CLC_EDIS_OFF (3u)

/** \brief Length for Ifx_LETH_ID_Bits.MOD_REV */
#define IFX_LETH_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_LETH_ID_Bits.MOD_REV */
#define IFX_LETH_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_LETH_ID_Bits.MOD_REV */
#define IFX_LETH_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_LETH_ID_Bits.MOD_TYPE */
#define IFX_LETH_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_LETH_ID_Bits.MOD_TYPE */
#define IFX_LETH_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_LETH_ID_Bits.MOD_TYPE */
#define IFX_LETH_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_LETH_ID_Bits.MOD_NUM */
#define IFX_LETH_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_LETH_ID_Bits.MOD_NUM */
#define IFX_LETH_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_ID_Bits.MOD_NUM */
#define IFX_LETH_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_LETH_RST_CTRLA_Bits.KRST */
#define IFX_LETH_RST_CTRLA_KRST_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLA_Bits.KRST */
#define IFX_LETH_RST_CTRLA_KRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLA_Bits.KRST */
#define IFX_LETH_RST_CTRLA_KRST_OFF (0u)

/** \brief Length for Ifx_LETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_LETH_RST_CTRLA_GRSTEN0_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_LETH_RST_CTRLA_GRSTEN0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLA_Bits.GRSTEN0 */
#define IFX_LETH_RST_CTRLA_GRSTEN0_OFF (8u)

/** \brief Length for Ifx_LETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_LETH_RST_CTRLA_GRSTEN1_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_LETH_RST_CTRLA_GRSTEN1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLA_Bits.GRSTEN1 */
#define IFX_LETH_RST_CTRLA_GRSTEN1_OFF (9u)

/** \brief Length for Ifx_LETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_LETH_RST_CTRLA_GRSTEN2_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_LETH_RST_CTRLA_GRSTEN2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLA_Bits.GRSTEN2 */
#define IFX_LETH_RST_CTRLA_GRSTEN2_OFF (10u)

/** \brief Length for Ifx_LETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_LETH_RST_CTRLA_GRSTEN3_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_LETH_RST_CTRLA_GRSTEN3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLA_Bits.GRSTEN3 */
#define IFX_LETH_RST_CTRLA_GRSTEN3_OFF (11u)

/** \brief Length for Ifx_LETH_RST_CTRLB_Bits.KRST */
#define IFX_LETH_RST_CTRLB_KRST_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLB_Bits.KRST */
#define IFX_LETH_RST_CTRLB_KRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLB_Bits.KRST */
#define IFX_LETH_RST_CTRLB_KRST_OFF (0u)

/** \brief Length for Ifx_LETH_RST_CTRLB_Bits.STATCLR */
#define IFX_LETH_RST_CTRLB_STATCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_CTRLB_Bits.STATCLR */
#define IFX_LETH_RST_CTRLB_STATCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_CTRLB_Bits.STATCLR */
#define IFX_LETH_RST_CTRLB_STATCLR_OFF (31u)

/** \brief Length for Ifx_LETH_RST_STAT_Bits.KRST */
#define IFX_LETH_RST_STAT_KRST_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_STAT_Bits.KRST */
#define IFX_LETH_RST_STAT_KRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_STAT_Bits.KRST */
#define IFX_LETH_RST_STAT_KRST_OFF (0u)

/** \brief Length for Ifx_LETH_RST_STAT_Bits.GRST0 */
#define IFX_LETH_RST_STAT_GRST0_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_STAT_Bits.GRST0 */
#define IFX_LETH_RST_STAT_GRST0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_STAT_Bits.GRST0 */
#define IFX_LETH_RST_STAT_GRST0_OFF (8u)

/** \brief Length for Ifx_LETH_RST_STAT_Bits.GRST1 */
#define IFX_LETH_RST_STAT_GRST1_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_STAT_Bits.GRST1 */
#define IFX_LETH_RST_STAT_GRST1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_STAT_Bits.GRST1 */
#define IFX_LETH_RST_STAT_GRST1_OFF (9u)

/** \brief Length for Ifx_LETH_RST_STAT_Bits.GRST2 */
#define IFX_LETH_RST_STAT_GRST2_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_STAT_Bits.GRST2 */
#define IFX_LETH_RST_STAT_GRST2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_STAT_Bits.GRST2 */
#define IFX_LETH_RST_STAT_GRST2_OFF (10u)

/** \brief Length for Ifx_LETH_RST_STAT_Bits.GRST3 */
#define IFX_LETH_RST_STAT_GRST3_LEN (1u)

/** \brief Mask for Ifx_LETH_RST_STAT_Bits.GRST3 */
#define IFX_LETH_RST_STAT_GRST3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_RST_STAT_Bits.GRST3 */
#define IFX_LETH_RST_STAT_GRST3_OFF (11u)

/** \brief Length for Ifx_LETH_PEN_Bits.P0CLK */
#define IFX_LETH_PEN_P0CLK_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P0CLK */
#define IFX_LETH_PEN_P0CLK_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P0CLK */
#define IFX_LETH_PEN_P0CLK_OFF (0u)

/** \brief Length for Ifx_LETH_PEN_Bits.P1CLK */
#define IFX_LETH_PEN_P1CLK_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P1CLK */
#define IFX_LETH_PEN_P1CLK_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P1CLK */
#define IFX_LETH_PEN_P1CLK_OFF (1u)

/** \brief Length for Ifx_LETH_PEN_Bits.P2CLK */
#define IFX_LETH_PEN_P2CLK_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P2CLK */
#define IFX_LETH_PEN_P2CLK_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P2CLK */
#define IFX_LETH_PEN_P2CLK_OFF (2u)

/** \brief Length for Ifx_LETH_PEN_Bits.P3CLK */
#define IFX_LETH_PEN_P3CLK_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P3CLK */
#define IFX_LETH_PEN_P3CLK_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P3CLK */
#define IFX_LETH_PEN_P3CLK_OFF (3u)

/** \brief Length for Ifx_LETH_PEN_Bits.P0CLKS */
#define IFX_LETH_PEN_P0CLKS_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P0CLKS */
#define IFX_LETH_PEN_P0CLKS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P0CLKS */
#define IFX_LETH_PEN_P0CLKS_OFF (16u)

/** \brief Length for Ifx_LETH_PEN_Bits.P1CLKS */
#define IFX_LETH_PEN_P1CLKS_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P1CLKS */
#define IFX_LETH_PEN_P1CLKS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P1CLKS */
#define IFX_LETH_PEN_P1CLKS_OFF (17u)

/** \brief Length for Ifx_LETH_PEN_Bits.P2CLKS */
#define IFX_LETH_PEN_P2CLKS_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P2CLKS */
#define IFX_LETH_PEN_P2CLKS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P2CLKS */
#define IFX_LETH_PEN_P2CLKS_OFF (18u)

/** \brief Length for Ifx_LETH_PEN_Bits.P3CLKS */
#define IFX_LETH_PEN_P3CLKS_LEN (1u)

/** \brief Mask for Ifx_LETH_PEN_Bits.P3CLKS */
#define IFX_LETH_PEN_P3CLKS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PEN_Bits.P3CLKS */
#define IFX_LETH_PEN_P3CLKS_OFF (19u)

/** \brief Length for Ifx_LETH_PROT_Bits.STATE */
#define IFX_LETH_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_LETH_PROT_Bits.STATE */
#define IFX_LETH_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PROT_Bits.STATE */
#define IFX_LETH_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_LETH_PROT_Bits.SWEN */
#define IFX_LETH_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PROT_Bits.SWEN */
#define IFX_LETH_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PROT_Bits.SWEN */
#define IFX_LETH_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_LETH_PROT_Bits.VM */
#define IFX_LETH_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_LETH_PROT_Bits.VM */
#define IFX_LETH_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PROT_Bits.VM */
#define IFX_LETH_PROT_VM_OFF (16u)

/** \brief Length for Ifx_LETH_PROT_Bits.VMEN */
#define IFX_LETH_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PROT_Bits.VMEN */
#define IFX_LETH_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PROT_Bits.VMEN */
#define IFX_LETH_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_LETH_PROT_Bits.PRS */
#define IFX_LETH_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_LETH_PROT_Bits.PRS */
#define IFX_LETH_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PROT_Bits.PRS */
#define IFX_LETH_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_LETH_PROT_Bits.PRSEN */
#define IFX_LETH_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PROT_Bits.PRSEN */
#define IFX_LETH_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PROT_Bits.PRSEN */
#define IFX_LETH_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_LETH_PROT_Bits.TAGID */
#define IFX_LETH_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_LETH_PROT_Bits.TAGID */
#define IFX_LETH_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PROT_Bits.TAGID */
#define IFX_LETH_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_LETH_PROT_Bits.ODEF */
#define IFX_LETH_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_LETH_PROT_Bits.ODEF */
#define IFX_LETH_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PROT_Bits.ODEF */
#define IFX_LETH_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_LETH_PROT_Bits.OWEN */
#define IFX_LETH_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PROT_Bits.OWEN */
#define IFX_LETH_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PROT_Bits.OWEN */
#define IFX_LETH_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN00 */
#define IFX_LETH_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN00 */
#define IFX_LETH_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN00 */
#define IFX_LETH_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN01 */
#define IFX_LETH_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN01 */
#define IFX_LETH_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN01 */
#define IFX_LETH_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN02 */
#define IFX_LETH_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN02 */
#define IFX_LETH_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN02 */
#define IFX_LETH_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN03 */
#define IFX_LETH_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN03 */
#define IFX_LETH_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN03 */
#define IFX_LETH_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN04 */
#define IFX_LETH_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN04 */
#define IFX_LETH_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN04 */
#define IFX_LETH_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN05 */
#define IFX_LETH_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN05 */
#define IFX_LETH_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN05 */
#define IFX_LETH_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN06 */
#define IFX_LETH_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN06 */
#define IFX_LETH_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN06 */
#define IFX_LETH_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN07 */
#define IFX_LETH_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN07 */
#define IFX_LETH_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN07 */
#define IFX_LETH_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN08 */
#define IFX_LETH_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN08 */
#define IFX_LETH_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN08 */
#define IFX_LETH_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN09 */
#define IFX_LETH_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN09 */
#define IFX_LETH_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN09 */
#define IFX_LETH_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN10 */
#define IFX_LETH_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN10 */
#define IFX_LETH_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN10 */
#define IFX_LETH_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN11 */
#define IFX_LETH_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN11 */
#define IFX_LETH_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN11 */
#define IFX_LETH_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN12 */
#define IFX_LETH_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN12 */
#define IFX_LETH_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN12 */
#define IFX_LETH_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN13 */
#define IFX_LETH_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN13 */
#define IFX_LETH_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN13 */
#define IFX_LETH_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN14 */
#define IFX_LETH_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN14 */
#define IFX_LETH_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN14 */
#define IFX_LETH_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN15 */
#define IFX_LETH_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN15 */
#define IFX_LETH_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN15 */
#define IFX_LETH_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN16 */
#define IFX_LETH_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN16 */
#define IFX_LETH_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN16 */
#define IFX_LETH_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN17 */
#define IFX_LETH_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN17 */
#define IFX_LETH_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN17 */
#define IFX_LETH_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN18 */
#define IFX_LETH_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN18 */
#define IFX_LETH_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN18 */
#define IFX_LETH_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN19 */
#define IFX_LETH_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN19 */
#define IFX_LETH_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN19 */
#define IFX_LETH_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN20 */
#define IFX_LETH_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN20 */
#define IFX_LETH_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN20 */
#define IFX_LETH_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN21 */
#define IFX_LETH_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN21 */
#define IFX_LETH_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN21 */
#define IFX_LETH_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN22 */
#define IFX_LETH_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN22 */
#define IFX_LETH_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN22 */
#define IFX_LETH_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN23 */
#define IFX_LETH_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN23 */
#define IFX_LETH_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN23 */
#define IFX_LETH_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN24 */
#define IFX_LETH_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN24 */
#define IFX_LETH_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN24 */
#define IFX_LETH_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN25 */
#define IFX_LETH_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN25 */
#define IFX_LETH_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN25 */
#define IFX_LETH_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN26 */
#define IFX_LETH_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN26 */
#define IFX_LETH_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN26 */
#define IFX_LETH_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN27 */
#define IFX_LETH_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN27 */
#define IFX_LETH_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN27 */
#define IFX_LETH_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN28 */
#define IFX_LETH_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN28 */
#define IFX_LETH_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN28 */
#define IFX_LETH_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN29 */
#define IFX_LETH_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN29 */
#define IFX_LETH_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN29 */
#define IFX_LETH_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN30 */
#define IFX_LETH_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN30 */
#define IFX_LETH_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN30 */
#define IFX_LETH_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_LETH_ACCEN_WRA_Bits.EN31 */
#define IFX_LETH_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRA_Bits.EN31 */
#define IFX_LETH_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRA_Bits.EN31 */
#define IFX_LETH_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN00 */
#define IFX_LETH_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN00 */
#define IFX_LETH_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN00 */
#define IFX_LETH_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN01 */
#define IFX_LETH_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN01 */
#define IFX_LETH_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN01 */
#define IFX_LETH_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN02 */
#define IFX_LETH_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN02 */
#define IFX_LETH_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN02 */
#define IFX_LETH_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN03 */
#define IFX_LETH_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN03 */
#define IFX_LETH_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN03 */
#define IFX_LETH_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN04 */
#define IFX_LETH_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN04 */
#define IFX_LETH_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN04 */
#define IFX_LETH_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN05 */
#define IFX_LETH_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN05 */
#define IFX_LETH_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN05 */
#define IFX_LETH_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN06 */
#define IFX_LETH_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN06 */
#define IFX_LETH_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN06 */
#define IFX_LETH_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN07 */
#define IFX_LETH_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN07 */
#define IFX_LETH_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN07 */
#define IFX_LETH_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN08 */
#define IFX_LETH_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN08 */
#define IFX_LETH_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN08 */
#define IFX_LETH_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN09 */
#define IFX_LETH_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN09 */
#define IFX_LETH_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN09 */
#define IFX_LETH_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN10 */
#define IFX_LETH_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN10 */
#define IFX_LETH_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN10 */
#define IFX_LETH_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN11 */
#define IFX_LETH_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN11 */
#define IFX_LETH_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN11 */
#define IFX_LETH_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN12 */
#define IFX_LETH_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN12 */
#define IFX_LETH_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN12 */
#define IFX_LETH_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN13 */
#define IFX_LETH_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN13 */
#define IFX_LETH_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN13 */
#define IFX_LETH_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN14 */
#define IFX_LETH_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN14 */
#define IFX_LETH_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN14 */
#define IFX_LETH_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN15 */
#define IFX_LETH_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN15 */
#define IFX_LETH_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN15 */
#define IFX_LETH_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN16 */
#define IFX_LETH_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN16 */
#define IFX_LETH_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN16 */
#define IFX_LETH_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN17 */
#define IFX_LETH_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN17 */
#define IFX_LETH_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN17 */
#define IFX_LETH_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN18 */
#define IFX_LETH_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN18 */
#define IFX_LETH_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN18 */
#define IFX_LETH_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN19 */
#define IFX_LETH_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN19 */
#define IFX_LETH_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN19 */
#define IFX_LETH_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN20 */
#define IFX_LETH_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN20 */
#define IFX_LETH_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN20 */
#define IFX_LETH_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN21 */
#define IFX_LETH_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN21 */
#define IFX_LETH_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN21 */
#define IFX_LETH_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN22 */
#define IFX_LETH_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN22 */
#define IFX_LETH_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN22 */
#define IFX_LETH_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN23 */
#define IFX_LETH_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN23 */
#define IFX_LETH_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN23 */
#define IFX_LETH_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN24 */
#define IFX_LETH_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN24 */
#define IFX_LETH_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN24 */
#define IFX_LETH_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN25 */
#define IFX_LETH_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN25 */
#define IFX_LETH_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN25 */
#define IFX_LETH_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN26 */
#define IFX_LETH_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN26 */
#define IFX_LETH_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN26 */
#define IFX_LETH_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN27 */
#define IFX_LETH_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN27 */
#define IFX_LETH_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN27 */
#define IFX_LETH_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN28 */
#define IFX_LETH_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN28 */
#define IFX_LETH_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN28 */
#define IFX_LETH_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN29 */
#define IFX_LETH_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN29 */
#define IFX_LETH_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN29 */
#define IFX_LETH_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN30 */
#define IFX_LETH_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN30 */
#define IFX_LETH_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN30 */
#define IFX_LETH_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_LETH_ACCEN_RDA_Bits.EN31 */
#define IFX_LETH_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDA_Bits.EN31 */
#define IFX_LETH_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDA_Bits.EN31 */
#define IFX_LETH_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_LETH_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_LETH_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_LETH_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_LETH_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_LETH_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_LETH_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_LETH_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_LETH_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD00 */
#define IFX_LETH_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD00 */
#define IFX_LETH_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD00 */
#define IFX_LETH_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD01 */
#define IFX_LETH_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD01 */
#define IFX_LETH_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD01 */
#define IFX_LETH_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD02 */
#define IFX_LETH_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD02 */
#define IFX_LETH_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD02 */
#define IFX_LETH_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD03 */
#define IFX_LETH_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD03 */
#define IFX_LETH_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD03 */
#define IFX_LETH_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD04 */
#define IFX_LETH_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD04 */
#define IFX_LETH_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD04 */
#define IFX_LETH_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD05 */
#define IFX_LETH_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD05 */
#define IFX_LETH_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD05 */
#define IFX_LETH_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD06 */
#define IFX_LETH_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD06 */
#define IFX_LETH_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD06 */
#define IFX_LETH_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.RD07 */
#define IFX_LETH_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.RD07 */
#define IFX_LETH_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.RD07 */
#define IFX_LETH_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR00 */
#define IFX_LETH_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR00 */
#define IFX_LETH_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR00 */
#define IFX_LETH_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR01 */
#define IFX_LETH_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR01 */
#define IFX_LETH_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR01 */
#define IFX_LETH_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR02 */
#define IFX_LETH_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR02 */
#define IFX_LETH_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR02 */
#define IFX_LETH_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR03 */
#define IFX_LETH_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR03 */
#define IFX_LETH_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR03 */
#define IFX_LETH_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR04 */
#define IFX_LETH_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR04 */
#define IFX_LETH_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR04 */
#define IFX_LETH_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR05 */
#define IFX_LETH_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR05 */
#define IFX_LETH_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR05 */
#define IFX_LETH_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR06 */
#define IFX_LETH_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR06 */
#define IFX_LETH_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR06 */
#define IFX_LETH_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_LETH_ACCEN_VM_Bits.WR07 */
#define IFX_LETH_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_VM_Bits.WR07 */
#define IFX_LETH_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_VM_Bits.WR07 */
#define IFX_LETH_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD00 */
#define IFX_LETH_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD00 */
#define IFX_LETH_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD00 */
#define IFX_LETH_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD01 */
#define IFX_LETH_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD01 */
#define IFX_LETH_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD01 */
#define IFX_LETH_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD02 */
#define IFX_LETH_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD02 */
#define IFX_LETH_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD02 */
#define IFX_LETH_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD03 */
#define IFX_LETH_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD03 */
#define IFX_LETH_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD03 */
#define IFX_LETH_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD04 */
#define IFX_LETH_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD04 */
#define IFX_LETH_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD04 */
#define IFX_LETH_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD05 */
#define IFX_LETH_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD05 */
#define IFX_LETH_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD05 */
#define IFX_LETH_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD06 */
#define IFX_LETH_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD06 */
#define IFX_LETH_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD06 */
#define IFX_LETH_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.RD07 */
#define IFX_LETH_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.RD07 */
#define IFX_LETH_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.RD07 */
#define IFX_LETH_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR00 */
#define IFX_LETH_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR00 */
#define IFX_LETH_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR00 */
#define IFX_LETH_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR01 */
#define IFX_LETH_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR01 */
#define IFX_LETH_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR01 */
#define IFX_LETH_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR02 */
#define IFX_LETH_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR02 */
#define IFX_LETH_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR02 */
#define IFX_LETH_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR03 */
#define IFX_LETH_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR03 */
#define IFX_LETH_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR03 */
#define IFX_LETH_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR04 */
#define IFX_LETH_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR04 */
#define IFX_LETH_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR04 */
#define IFX_LETH_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR05 */
#define IFX_LETH_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR05 */
#define IFX_LETH_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR05 */
#define IFX_LETH_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR06 */
#define IFX_LETH_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR06 */
#define IFX_LETH_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR06 */
#define IFX_LETH_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_LETH_ACCEN_PRS_Bits.WR07 */
#define IFX_LETH_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_LETH_ACCEN_PRS_Bits.WR07 */
#define IFX_LETH_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ACCEN_PRS_Bits.WR07 */
#define IFX_LETH_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_LETH_DMACH_TAGVMPRS_Bits.VM */
#define IFX_LETH_DMACH_TAGVMPRS_VM_LEN (3u)

/** \brief Mask for Ifx_LETH_DMACH_TAGVMPRS_Bits.VM */
#define IFX_LETH_DMACH_TAGVMPRS_VM_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMACH_TAGVMPRS_Bits.VM */
#define IFX_LETH_DMACH_TAGVMPRS_VM_OFF (16u)

/** \brief Length for Ifx_LETH_DMACH_TAGVMPRS_Bits.VMEN */
#define IFX_LETH_DMACH_TAGVMPRS_VMEN_LEN (1u)

/** \brief Mask for Ifx_LETH_DMACH_TAGVMPRS_Bits.VMEN */
#define IFX_LETH_DMACH_TAGVMPRS_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMACH_TAGVMPRS_Bits.VMEN */
#define IFX_LETH_DMACH_TAGVMPRS_VMEN_OFF (19u)

/** \brief Length for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRS */
#define IFX_LETH_DMACH_TAGVMPRS_PRS_LEN (3u)

/** \brief Mask for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRS */
#define IFX_LETH_DMACH_TAGVMPRS_PRS_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRS */
#define IFX_LETH_DMACH_TAGVMPRS_PRS_OFF (20u)

/** \brief Length for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRSEN */
#define IFX_LETH_DMACH_TAGVMPRS_PRSEN_LEN (1u)

/** \brief Mask for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRSEN */
#define IFX_LETH_DMACH_TAGVMPRS_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMACH_TAGVMPRS_Bits.PRSEN */
#define IFX_LETH_DMACH_TAGVMPRS_PRSEN_OFF (23u)

/** \brief Length for Ifx_LETH_DMACH_TAGVMPRS_Bits.TAGOFF */
#define IFX_LETH_DMACH_TAGVMPRS_TAGOFF_LEN (1u)

/** \brief Mask for Ifx_LETH_DMACH_TAGVMPRS_Bits.TAGOFF */
#define IFX_LETH_DMACH_TAGVMPRS_TAGOFF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMACH_TAGVMPRS_Bits.TAGOFF */
#define IFX_LETH_DMACH_TAGVMPRS_TAGOFF_OFF (24u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXD */
#define IFX_LETH_P_PORTCTRL0_RXD_LEN (3u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXD */
#define IFX_LETH_P_PORTCTRL0_RXD_MSK (0x7u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXD */
#define IFX_LETH_P_PORTCTRL0_RXD_OFF (0u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXDEN */
#define IFX_LETH_P_PORTCTRL0_RXDEN_LEN (1u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXDEN */
#define IFX_LETH_P_PORTCTRL0_RXDEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXDEN */
#define IFX_LETH_P_PORTCTRL0_RXDEN_OFF (3u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.CRS */
#define IFX_LETH_P_PORTCTRL0_CRS_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.CRS */
#define IFX_LETH_P_PORTCTRL0_CRS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.CRS */
#define IFX_LETH_P_PORTCTRL0_CRS_OFF (4u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.COL */
#define IFX_LETH_P_PORTCTRL0_COL_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.COL */
#define IFX_LETH_P_PORTCTRL0_COL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.COL */
#define IFX_LETH_P_PORTCTRL0_COL_OFF (6u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXDV */
#define IFX_LETH_P_PORTCTRL0_RXDV_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXDV */
#define IFX_LETH_P_PORTCTRL0_RXDV_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXDV */
#define IFX_LETH_P_PORTCTRL0_RXDV_OFF (8u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXER */
#define IFX_LETH_P_PORTCTRL0_RXER_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXER */
#define IFX_LETH_P_PORTCTRL0_RXER_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXER */
#define IFX_LETH_P_PORTCTRL0_RXER_OFF (10u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.TXCLK */
#define IFX_LETH_P_PORTCTRL0_TXCLK_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.TXCLK */
#define IFX_LETH_P_PORTCTRL0_TXCLK_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.TXCLK */
#define IFX_LETH_P_PORTCTRL0_TXCLK_OFF (12u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXD0 */
#define IFX_LETH_P_PORTCTRL0_RXD0_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXD0 */
#define IFX_LETH_P_PORTCTRL0_RXD0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXD0 */
#define IFX_LETH_P_PORTCTRL0_RXD0_OFF (14u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXD1 */
#define IFX_LETH_P_PORTCTRL0_RXD1_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXD1 */
#define IFX_LETH_P_PORTCTRL0_RXD1_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXD1 */
#define IFX_LETH_P_PORTCTRL0_RXD1_OFF (16u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXD2 */
#define IFX_LETH_P_PORTCTRL0_RXD2_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXD2 */
#define IFX_LETH_P_PORTCTRL0_RXD2_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXD2 */
#define IFX_LETH_P_PORTCTRL0_RXD2_OFF (18u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXD3 */
#define IFX_LETH_P_PORTCTRL0_RXD3_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXD3 */
#define IFX_LETH_P_PORTCTRL0_RXD3_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXD3 */
#define IFX_LETH_P_PORTCTRL0_RXD3_OFF (20u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.RXCLK */
#define IFX_LETH_P_PORTCTRL0_RXCLK_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.RXCLK */
#define IFX_LETH_P_PORTCTRL0_RXCLK_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.RXCLK */
#define IFX_LETH_P_PORTCTRL0_RXCLK_OFF (22u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.REFCLK */
#define IFX_LETH_P_PORTCTRL0_REFCLK_LEN (2u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.REFCLK */
#define IFX_LETH_P_PORTCTRL0_REFCLK_MSK (0x3u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.REFCLK */
#define IFX_LETH_P_PORTCTRL0_REFCLK_OFF (24u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.TC14EN */
#define IFX_LETH_P_PORTCTRL0_TC14EN_LEN (1u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.TC14EN */
#define IFX_LETH_P_PORTCTRL0_TC14EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.TC14EN */
#define IFX_LETH_P_PORTCTRL0_TC14EN_OFF (28u)

/** \brief Length for Ifx_LETH_P_PORTCTRL0_Bits.EPR */
#define IFX_LETH_P_PORTCTRL0_EPR_LEN (3u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL0_Bits.EPR */
#define IFX_LETH_P_PORTCTRL0_EPR_MSK (0x7u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL0_Bits.EPR */
#define IFX_LETH_P_PORTCTRL0_EPR_OFF (29u)

/** \brief Length for Ifx_LETH_P_PORTCTRL1_Bits.MDIO */
#define IFX_LETH_P_PORTCTRL1_MDIO_LEN (3u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL1_Bits.MDIO */
#define IFX_LETH_P_PORTCTRL1_MDIO_MSK (0x7u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL1_Bits.MDIO */
#define IFX_LETH_P_PORTCTRL1_MDIO_OFF (0u)

/** \brief Length for Ifx_LETH_P_PORTCTRL1_Bits.MDIOEN */
#define IFX_LETH_P_PORTCTRL1_MDIOEN_LEN (1u)

/** \brief Mask for Ifx_LETH_P_PORTCTRL1_Bits.MDIOEN */
#define IFX_LETH_P_PORTCTRL1_MDIOEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_P_PORTCTRL1_Bits.MDIOEN */
#define IFX_LETH_P_PORTCTRL1_MDIOEN_OFF (3u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.S2FDAT */
#define IFX_LETH_ERR_CTRL_S2FDAT_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.S2FDAT */
#define IFX_LETH_ERR_CTRL_S2FDAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.S2FDAT */
#define IFX_LETH_ERR_CTRL_S2FDAT_OFF (0u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.S2FADDR */
#define IFX_LETH_ERR_CTRL_S2FADDR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.S2FADDR */
#define IFX_LETH_ERR_CTRL_S2FADDR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.S2FADDR */
#define IFX_LETH_ERR_CTRL_S2FADDR_OFF (1u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.A2SDAT */
#define IFX_LETH_ERR_CTRL_A2SDAT_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.A2SDAT */
#define IFX_LETH_ERR_CTRL_A2SDAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.A2SDAT */
#define IFX_LETH_ERR_CTRL_A2SDAT_OFF (2u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.FPIMST */
#define IFX_LETH_ERR_CTRL_FPIMST_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.FPIMST */
#define IFX_LETH_ERR_CTRL_FPIMST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.FPIMST */
#define IFX_LETH_ERR_CTRL_FPIMST_OFF (4u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.FPISLV */
#define IFX_LETH_ERR_CTRL_FPISLV_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.FPISLV */
#define IFX_LETH_ERR_CTRL_FPISLV_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.FPISLV */
#define IFX_LETH_ERR_CTRL_FPISLV_OFF (5u)

/** \brief Length for Ifx_LETH_ERR_CTRL_Bits.WRERR */
#define IFX_LETH_ERR_CTRL_WRERR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_CTRL_Bits.WRERR */
#define IFX_LETH_ERR_CTRL_WRERR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_CTRL_Bits.WRERR */
#define IFX_LETH_ERR_CTRL_WRERR_OFF (6u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.S2FDCLR */
#define IFX_LETH_ERR_INTCLR_S2FDCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.S2FDCLR */
#define IFX_LETH_ERR_INTCLR_S2FDCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.S2FDCLR */
#define IFX_LETH_ERR_INTCLR_S2FDCLR_OFF (0u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.S2FACLR */
#define IFX_LETH_ERR_INTCLR_S2FACLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.S2FACLR */
#define IFX_LETH_ERR_INTCLR_S2FACLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.S2FACLR */
#define IFX_LETH_ERR_INTCLR_S2FACLR_OFF (1u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.A2SDCLR */
#define IFX_LETH_ERR_INTCLR_A2SDCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.A2SDCLR */
#define IFX_LETH_ERR_INTCLR_A2SDCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.A2SDCLR */
#define IFX_LETH_ERR_INTCLR_A2SDCLR_OFF (2u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.FPIMCLR */
#define IFX_LETH_ERR_INTCLR_FPIMCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.FPIMCLR */
#define IFX_LETH_ERR_INTCLR_FPIMCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.FPIMCLR */
#define IFX_LETH_ERR_INTCLR_FPIMCLR_OFF (4u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.FPISCLR */
#define IFX_LETH_ERR_INTCLR_FPISCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.FPISCLR */
#define IFX_LETH_ERR_INTCLR_FPISCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.FPISCLR */
#define IFX_LETH_ERR_INTCLR_FPISCLR_OFF (5u)

/** \brief Length for Ifx_LETH_ERR_INTCLR_Bits.WRERRCLR */
#define IFX_LETH_ERR_INTCLR_WRERRCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTCLR_Bits.WRERRCLR */
#define IFX_LETH_ERR_INTCLR_WRERRCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTCLR_Bits.WRERRCLR */
#define IFX_LETH_ERR_INTCLR_WRERRCLR_OFF (6u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.S2FDEN */
#define IFX_LETH_ERR_INTEN_S2FDEN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.S2FDEN */
#define IFX_LETH_ERR_INTEN_S2FDEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.S2FDEN */
#define IFX_LETH_ERR_INTEN_S2FDEN_OFF (0u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.S2FAEN */
#define IFX_LETH_ERR_INTEN_S2FAEN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.S2FAEN */
#define IFX_LETH_ERR_INTEN_S2FAEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.S2FAEN */
#define IFX_LETH_ERR_INTEN_S2FAEN_OFF (1u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.A2SDEN */
#define IFX_LETH_ERR_INTEN_A2SDEN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.A2SDEN */
#define IFX_LETH_ERR_INTEN_A2SDEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.A2SDEN */
#define IFX_LETH_ERR_INTEN_A2SDEN_OFF (2u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.FPIMEN */
#define IFX_LETH_ERR_INTEN_FPIMEN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.FPIMEN */
#define IFX_LETH_ERR_INTEN_FPIMEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.FPIMEN */
#define IFX_LETH_ERR_INTEN_FPIMEN_OFF (4u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.FPISEN */
#define IFX_LETH_ERR_INTEN_FPISEN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.FPISEN */
#define IFX_LETH_ERR_INTEN_FPISEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.FPISEN */
#define IFX_LETH_ERR_INTEN_FPISEN_OFF (5u)

/** \brief Length for Ifx_LETH_ERR_INTEN_Bits.WRERREN */
#define IFX_LETH_ERR_INTEN_WRERREN_LEN (1u)

/** \brief Mask for Ifx_LETH_ERR_INTEN_Bits.WRERREN */
#define IFX_LETH_ERR_INTEN_WRERREN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_ERR_INTEN_Bits.WRERREN */
#define IFX_LETH_ERR_INTEN_WRERREN_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.RE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.RE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.RE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.TE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_TE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.TE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_TE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.TE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_TE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PRELEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PRELEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PRELEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PRELEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PRELEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PRELEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.BL */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_BL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.BL */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_BL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.BL */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_BL_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DR */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DR */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DR */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DR_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DCRS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DCRS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DCRS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DCRS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DCRS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DCRS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DO */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DO */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DO */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DO_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ECRSFD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ECRSFD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ECRSFD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ECRSFD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ECRSFD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ECRSFD_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.LM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_LM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.LM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_LM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.LM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_LM_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.DM */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_DM_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.FES */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_FES_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.FES */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_FES_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.FES */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_FES_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.PS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_PS_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.JD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_JD_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_BE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_BE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_BE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_BE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_BE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_BE_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.WD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_WD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.WD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_WD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.WD */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_WD_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ACS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ACS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ACS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ACS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.ACS */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_ACS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.CST */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_CST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.CST */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_CST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.CST */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_CST_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.S2KP */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_S2KP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.S2KP */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_S2KP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.S2KP */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_S2KP_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.GPSLCE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_GPSLCE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.GPSLCE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_GPSLCE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.GPSLCE */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_GPSLCE_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPG */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPG_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPG */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPG_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPG */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPG_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.IPC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_IPC_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.SARC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_SARC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.SARC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_SARC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.SARC */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_SARC_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_ARPEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_ARPEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_ARPEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_ARPEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CONFIGURATION_Bits.Reserved_ARPEN */
#define IFX_LETH_PORT_CORE_MAC_CONFIGURATION_RESERVED_ARPEN_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.GPSL */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_GPSL_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.GPSL */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_GPSL_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.GPSL */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_GPSL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.DCRCC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_DCRCC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.DCRCC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_DCRCC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.DCRCC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_DCRCC_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.SPEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_SPEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.SPEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_SPEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.SPEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_SPEN_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.USP */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_USP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.USP */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_USP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.USP */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_USP_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.PDC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_PDC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.PDC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_PDC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.PDC */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_PDC_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.HDSMS */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_HDSMS_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.HDSMS */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_HDSMS_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.HDSMS */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_HDSMS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_23_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPGEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPGEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPGEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPGEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPGEN */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPGEN_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPG */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPG_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPG */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPG_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.EIPG */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_EIPG_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_APDIM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_APDIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_APDIM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_APDIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_APDIM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_APDIM_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_FHE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_FHE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_FHE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_FHE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_Bits.Reserved_FHE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CONFIGURATION_RESERVED_FHE_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PR */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HUC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HUC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HUC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HUC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HUC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HUC_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HMC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HMC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HMC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HMC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HMC */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HMC_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DAIF_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PM */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PM_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DBF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DBF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.DBF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_DBF_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PCF_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PCF_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.PCF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_PCF_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAIF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAIF_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.SAF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_SAF_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HPF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HPF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HPF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HPF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_HPF */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_HPF_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_15_11 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_15_11_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_15_11 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_15_11_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_15_11 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_15_11_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.VTFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_VTFE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_19_17_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_19_17_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_19_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_IPFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_IPFE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_IPFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_IPFE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_IPFE */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_IPFE_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_DNTU */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_DNTU_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_DNTU */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_DNTU_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_DNTU */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_DNTU_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_30_22 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_30_22_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_30_22 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_30_22_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.Reserved_30_22 */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RESERVED_30_22_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PACKET_FILTER_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_PACKET_FILTER_RA_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.WTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_WTO_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_7_4 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_7_4_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_7_4 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_7_4_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_7_4 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_7_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PWE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PWE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_15_9 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_15_9_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_15_9 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_15_9_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_15_9 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_15_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.JTO */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_JTO_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_23_20_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_23_20_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_23_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.PJE */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_PJE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_WD_JB_TIMEOUT_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VL_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VL_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ETV */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ETV_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ETV */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ETV_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ETV */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ETV_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VTIM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VTIM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.VTIM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_VTIM_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ESVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ESVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ESVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ESVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ESVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ESVL_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERSVLM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERSVLM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERSVLM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERSVLM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERSVLM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERSVLM_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.DOVLTC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_DOVLTC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.DOVLTC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_DOVLTC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.DOVLTC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_DOVLTC_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLS_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_23_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLRXS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLRXS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EVLRXS_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_VTHM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_VTHM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_VTHM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_VTHM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_VTHM */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_VTHM_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EDVLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EDVLP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EDVLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EDVLP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EDVLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EDVLP_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERIVLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERIVLT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERIVLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERIVLT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.ERIVLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_ERIVLT_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLS_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_30 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_30_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_30 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_30_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.Reserved_30 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_RESERVED_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLRXS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLRXS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_TAG_Bits.EIVLRXS */
#define IFX_LETH_PORT_CORE_MAC_VLAN_TAG_EIVLRXS_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLC_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLC_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLC_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLP_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLTI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLTI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_VLTI_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CBTI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CBTI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.CBTI */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_CBTI_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_23_22 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_23_22_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_23_22 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_23_22_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_23_22 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_23_22_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_ADDR_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_ADDR_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.ADDR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_ADDR_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_29_y */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_29_Y_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_29_y */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_29_Y_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.Reserved_29_y */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RESERVED_29_Y_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RDWR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RDWR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.RDWR */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_RDWR_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_BUSY_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL_Bits.BUSY */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL_BUSY_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_18_16_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_18_16_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_18_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL0_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL0_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_18_16_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_18_16_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_18_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL1_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL1_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_18_16_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_18_16_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_18_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL2_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL2_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_18_16_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_18_16_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_18_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL3_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL3_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_18_16_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_18_16_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_18_16 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_18_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VLAN_INCL4_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_VLAN_INCL4_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLT */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLC */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLC_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLP */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLP_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.CSVL */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_CSVL_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.VLTI */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_VLTI_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_INNER_VLAN_INCL_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB_BPA */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_BPA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB_BPA */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_BPA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.FCB_BPA */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_FCB_BPA_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.TFE */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_TFE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_3_2 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_3_2_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_3_2 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_3_2_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_3_2 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_3_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PLT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PLT_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.DZPQ */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_DZPQ_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_Bits.PT */
#define IFX_LETH_PORT_CORE_MAC_Q0_TX_FLOW_CTRL_PT_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.RFE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RFE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.UP */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_UP_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_PFCE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_PFCE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_PFCE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_PFCE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_PFCE */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_PFCE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_31_9_LEN (23u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_31_9_MSK (0x7fffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_FLOW_CTRL_RESERVED_31_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UFFQ_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_7_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_7_Y_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_7_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_7_Y_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_7_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_7_Y_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.MFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_MFFQ_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_15_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_15_Y_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_15_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_15_Y_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_15_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_15_Y_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.VFFQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_VFFQ_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_30_Y_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_30_Y_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_RESERVED_30_Y_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL4_Bits.UDC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL4_UDC_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ0EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ0EN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.RXQ1EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RXQ1EN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ2EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ2EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ2EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ2EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ2EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ2EN_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ3EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ3EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ3EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ3EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ3EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ3EN_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ4EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ4EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ4EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ4EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ4EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ4EN_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ5EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ5EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ5EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ5EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ5EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ5EN_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ6EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ6EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ6EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ6EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ6EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ6EN_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ7EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ7EN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ7EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ7EN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_RXQ7EN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_RXQ7EN_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL0_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL0_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.AVCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_AVCPQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.PTPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_PTPQ_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_DCBCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_DCBCPQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_DCBCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_DCBCPQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_DCBCPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_DCBCPQ_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_11 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_11 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_11 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.UPQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_UPQ_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.MCBCQEN */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_MCBCQEN_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TACPQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TACPQE_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TPQC */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TPQC_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_FPRQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_FPRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_FPRQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_FPRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_FPRQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_FPRQ_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_27_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_27_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_27_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.OMCBCQ */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_OMCBCQ_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TBRQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TBRQE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TBRQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TBRQE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.TBRQE */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_TBRQE_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL1_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL1_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ0 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.PSRQ1 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_PSRQ1_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ2 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ2_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ2 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ2_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ2 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ2_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ3_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ3_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RXQ_CTRL2_Bits.Reserved_PSRQ3 */
#define IFX_LETH_PORT_CORE_MAC_RXQ_CTRL2_RESERVED_PSRQ3_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_RGSMIIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_RGSMIIIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_RGSMIIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_RGSMIIIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_RGSMIIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_RGSMIIIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSLCHGIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSLCHGIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSLCHGIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSLCHGIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSLCHGIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSLCHGIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSANCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSANCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSANCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSANCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PCSANCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PCSANCIS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PHYIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PHYIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PHYIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PHYIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PHYIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PHYIS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PMTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PMTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PMTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PMTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_PMTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_PMTIS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_LPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_LPIIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_LPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_LPIIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_LPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_LPIIS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCIS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCTXIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCTXIS_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MMCRXIPIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MMCRXIPIS_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TSIS_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXSTSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXSTSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.TXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_TXSTSIS_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXSTSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXSTSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.RXSTSIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RXSTSIS_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_GPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_GPIIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_GPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_GPIIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_GPIIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_GPIIS_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_16_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_16_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_FPEIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_FPEIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_FPEIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_FPEIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_FPEIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_FPEIS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MDIOIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MDIOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MDIOIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MDIOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.MDIOIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_MDIOIS_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFTIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFTIS_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFRIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFRIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFRIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFRIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_MFRIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_MFRIS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_22_21 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_22_21_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_22_21 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_22_21_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_22_21 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_22_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.PCIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_PCIS_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.B10T1SIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_B10T1SIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.B10T1SIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_B10T1SIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.B10T1SIS */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_B10T1SIS_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_RGSMIIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_RGSMIIIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_RGSMIIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_RGSMIIIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_RGSMIIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_RGSMIIIE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSLCHGIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSLCHGIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSLCHGIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSLCHGIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSLCHGIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSLCHGIE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSANCIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSANCIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSANCIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSANCIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PCSANCIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PCSANCIE_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PHYIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PHYIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PHYIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PHYIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.PHYIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_PHYIE_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PMTIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PMTIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PMTIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PMTIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_PMTIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_PMTIE_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_LPIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_LPIIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_LPIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_LPIIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_LPIIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_LPIIE_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_11_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_11_6_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_11_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_11_6_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_11_6 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_11_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TSIE_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXSTSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXSTSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.TXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_TXSTSIE_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXSTSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXSTSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.RXSTSIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RXSTSIE_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_16_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_16_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_16 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_FPEIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_FPEIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_FPEIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_FPEIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_FPEIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_FPEIE_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.MDIOIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_MDIOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.MDIOIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_MDIOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.MDIOIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_MDIOIE_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.B10T1SIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_B10T1SIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.B10T1SIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_B10T1SIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.B10T1SIE */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_B10T1SIE_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_CORE_MAC_INTERRUPT_ENABLE_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.TJT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_TJT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.NCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_NCARR_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCARR */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCARR_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXDEF */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXDEF_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.LCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_LCOL_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.EXCOL */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_EXCOL_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.RWT */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RWT_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_31_9_LEN (23u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_31_9_MSK (0x7fffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_TX_STATUS_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_RX_TX_STATUS_RESERVED_31_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_SNPSVER_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_SNPSVER_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.SNPSVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_SNPSVER_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_USERVER_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_USERVER_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.USERVER */
#define IFX_LETH_PORT_CORE_MAC_VERSION_USERVER_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_VERSION_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_VERSION_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VERSION_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_VERSION_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RPESTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RPESTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RPESTS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.RFCFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RFCFCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_15_3 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_15_3_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_15_3 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_15_3_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_15_3 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_15_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TPESTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TPESTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TPESTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TPESTS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TFCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TFCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.TFCSTS */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_TFCSTS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_31_19_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_31_19_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DEBUG_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_DEBUG_RESERVED_31_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MIISEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MIISEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MIISEL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.GMIISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_GMIISEL_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.HDSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_HDSEL_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PCSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_PCSSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PCSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_PCSSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.PCSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_PCSSEL_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.VLHASH */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_VLHASH_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SMASEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SMASEL_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RWKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RWKSEL_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MGKSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MGKSEL_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MMCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MMCSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ARPOFFSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ARPOFFSEL_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_11_10_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_11_10_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_11_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSEL_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.EEESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_EEESEL_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TXCOESEL_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.RXCOESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RXCOESEL_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_17 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_17_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_17 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_17_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.Reserved_17 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_RESERVED_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ADDMACADRSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ADDMACADRSEL_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR32SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR32SEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR32SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR32SEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR32SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR32SEL_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR64SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR64SEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR64SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR64SEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.MACADR64SEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_MACADR64SEL_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.TSSTSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_TSSTSSEL_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.SAVLANINS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_SAVLANINS_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ACTPHYSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ACTPHYSEL_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ACTPHYSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ACTPHYSEL_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE0_Bits.ACTPHYSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE0_ACTPHYSEL_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RXFIFOSIZE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPRAM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPRAM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPRAM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPRAM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPRAM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPRAM_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TXFIFOSIZE */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TXFIFOSIZE_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.OSTEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_OSTEN_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.PTOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_PTOEN_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADVTHWORD */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADVTHWORD_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.ADDR64 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_ADDR64_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DCBEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DCBEN_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.SPHEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_SPHEN_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.TSOEN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_TSOEN_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.DBGMEMA */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_DBGMEMA_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.AVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_AVSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.AVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_AVSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.AVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_AVSEL_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RAVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RAVSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RAVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RAVSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.RAVSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RAVSEL_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_22_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_22_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_22_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.POUOST */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_POUOST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.POUOST */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_POUOST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.POUOST */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_POUOST_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.HASHTBLSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_HASHTBLSZ_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_26 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_26_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_26 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_26_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_26 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_26_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.L3L4FNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_L3L4FNUM_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_31_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE1_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE1_RESERVED_31_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXQCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_5_4 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_5_4_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_5_4 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_5_4_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_5_4 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_5_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXQCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXQCNT_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_11_10_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_11_10_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_11_10 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_11_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RXCHCNT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RDCSZ_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RDCSZ_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.RDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RDCSZ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TXCHCNT */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TXCHCNT_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TDCSZ_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TDCSZ_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.TDCSZ */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_TDCSZ_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.PPSOUTNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_PPSOUTNUM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_27_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_27_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_27_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.AUXSNAPNUM */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_AUXSNAPNUM_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_31_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE2_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE2_RESERVED_31_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.NRVF */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_NRVF_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_3 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.CBTISEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_CBTISEL_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.DVLAN */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_DVLAN_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_7_6_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_7_6_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.PDUPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_PDUPSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.PDUPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_PDUPSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.PDUPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_PDUPSEL_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPSEL_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPBS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPBS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPBS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPBS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPBS */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPBS_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FRPES */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FRPES_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTSEL_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTDEP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTDEP_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTDEP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTDEP_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTDEP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTDEP_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTWID */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTWID_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTWID */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTWID_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ESTWID */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ESTWID_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_25_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_25_22_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_25_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_25_22_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_25_22 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_25_22_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.FPESEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_FPESEL_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.TBSSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_TBSSEL_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ASP_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ASP_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.ASP */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_ASP_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE3_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE3_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.PCSEL */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_PCSEL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_RESERVED_31_2_LEN (30u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_RESERVED_31_2_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_HW_FEATURE4_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_MAC_HW_FEATURE4_RESERVED_31_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.C45E */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_C45E_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.C45E */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_C45E_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.C45E */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_C45E_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_0 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_0 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_0 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_0_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_1 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_1_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_1 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.GOC_1 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_GOC_1_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.SKAP */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_SKAP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.SKAP */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_SKAP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.SKAP */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_SKAP_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.CR */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_CR_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.CR */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_CR_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.CR */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_CR_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.NTC */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_NTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.NTC */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_NTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.NTC */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_NTC_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.RDA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RDA_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.RDA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RDA_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.RDA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RDA_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PA_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PA_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PA_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.BTB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_BTB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.BTB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_BTB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.BTB */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_BTB_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PSE */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PSE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PSE */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PSE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.PSE */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_PSE_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_ADDRESS_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_MDIO_ADDRESS_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.GD */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_GD_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.GD */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_GD_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.GD */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_GD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_RA_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_RA_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_MDIO_DATA_Bits.RA */
#define IFX_LETH_PORT_CORE_MAC_MDIO_DATA_RA_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PSB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PSB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PSB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PSB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PSB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PSB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PDB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PDB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PDB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PDB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.PDB */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_PDB_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_RESERVED_31_2_LEN (30u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_RESERVED_31_2_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_DEBUG_MODE_Bits.Reserved_31_2 */
#define IFX_LETH_PORT_CORE_B10T1S_DEBUG_MODE_RESERVED_31_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.DM */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_DM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.DM */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_DM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.DM */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_DM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_13_9 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_13_9_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_13_9 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_13_9_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_13_9 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_13_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_LB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_LB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_LB_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.PCS_R */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_PCS_R_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.PCS_R */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_PCS_R_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.PCS_R */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_PCS_R_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.RJC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RJC_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.RJC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RJC_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.RJC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RJC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_1_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.CTC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_CTC_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.CTC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_CTC_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.CTC */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_CTC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_DIAG_2_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.PJT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_PJT_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.PJT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_PJT_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.PJT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_PJT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_JAB_TIMER_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_6_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_6_0_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_6_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_6_0_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_6_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_6_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.FAULT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_FAULT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.FAULT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_FAULT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.FAULT */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_FAULT_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PCS_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PCS_STS_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.MAX_BC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_MAX_BC_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.MAX_BC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_MAX_BC_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.MAX_BC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_MAX_BC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_12_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_12_8_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_12_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_12_8_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_12_8 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_12_8_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_PHY_INTF */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_PHY_INTF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_PHY_INTF */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_PHY_INTF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_PHY_INTF */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_PHY_INTF_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_EN */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_EN */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_EN */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_EN_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_R_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_R_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.PLCA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_PLCA_R_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.PNC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_PNC_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.PNC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_PNC_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.PNC */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_PNC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.LNI */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_LNI_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.LNI */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_LNI_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.LNI */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_LNI_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_NODE_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.PS */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_PS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.PS */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_PS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.PS */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_PS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.BCNBFTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_BCNBFTO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.BCNBFTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_BCNBFTO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.BCNBFTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_BCNBFTO_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.UNEXPB */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_UNEXPB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.UNEXPB */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_UNEXPB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.UNEXPB */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_UNEXPB_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.RXINTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RXINTO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.RXINTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RXINTO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.RXINTO */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RXINTO_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_STS_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.TOT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_TOT_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.TOT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_TOT_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.TOT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_TOT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.BT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_BT_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.BT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_BT_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.BT */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_BT_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PLCA_TIMER_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PLCA_TIMER_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LB */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.EBRTH */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_EBRTH_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.EBRTH */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_EBRTH_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.EBRTH */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_EBRTH_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_9_6 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_9_6_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_9_6 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_9_6_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_9_6 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_9_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.MM */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_MM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.MM */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_MM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.MM */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_MM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LP */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LP */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.LP */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_LP_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_13_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_13_12_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_13_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_13_12_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_13_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_13_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.TD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_TD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.TD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_TD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.TD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_TD_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.PMA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_PMA_R_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.PMA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_PMA_R_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.PMA_R */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_PMA_R_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_2_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_2_0_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_2_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_2_0_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_2_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_2_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.T1SA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_T1SA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.T1SA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_T1SA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.T1SA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_T1SA_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_EXTND_ABILITY_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.TS */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_TS_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.TS */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_TS_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.TS */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_TS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_13_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_13_4_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_13_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_13_4_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_13_4 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_13_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.MSCV */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_MSCV_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.MSCV */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_MSCV_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.MSCV */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_MSCV_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_15 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_PMD_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFD */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFD_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_8_2 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_8_2_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_8_2 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_8_2_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_8_2 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_8_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.RFA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RFA_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.MMA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_MMA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.MMA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_MMA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.MMA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_MMA_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LPA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LPA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LPA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LPA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LPA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LPA_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_12_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_12_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LBA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LBA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LBA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LBA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.LBA */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_LBA_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_STS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_STS_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_12_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_12_0_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_12_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_12_0_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_12_0 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_12_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.TMC */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_TMC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.TMC */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_TMC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.TMC */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_TMC_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_B10T1S_PMA_TST_MODE_CTRL_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RAT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RAT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RAT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RAT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LPRC */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LPRC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LPRC */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LPRC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LPRC */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LPRC_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.WKPT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_WKPT_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.WKPT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_WKPT_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.WKPT */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_WKPT_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_5 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_5_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_5 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_5_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_5 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RCF */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RCF_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RCF */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RCF_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RCF */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RCF_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RWS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RWS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.RWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RWS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LWS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LWS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.LWS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_LWS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.TS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_TS_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.TS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_TS_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.TS */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_TS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_31_19_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_31_19_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_CORE_MAC_10BT1S_CTRL_STS_RESERVED_31_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.RCWE */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RCWE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_7_1_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_7_1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_7_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.SEEN */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_SEEN_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_31_9_LEN (23u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_31_9_MSK (0x7fffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_CSR_SW_CTRL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MAC_CSR_SW_CTRL_RESERVED_31_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLOFST */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLOFST_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLM_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SPLM */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SPLM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVO_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVO_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVO */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVO_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_23_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_23 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.SAVE */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_SAVE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_EXT_CFG1_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_CORE_MAC_EXT_CFG1_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_NS_Bits.MPTN */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_NS_MPTN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_Bits.MPTU */
#define IFX_LETH_PORT_CORE_MAC_PRESN_TIME_UPDT_MPTU_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_DCS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_DCS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_RESERVED_30_Y_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_RESERVED_30_Y_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.Reserved_30_y */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_RESERVED_30_Y_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS0_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS0_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_ADDRHI_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_ADDRHI_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.ADDRHI */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_ADDRHI_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_DCS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_DCS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.DCS */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_DCS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.MBC */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_MBC_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.MBC */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_MBC_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.MBC */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_MBC_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.SA */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_SA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.SA */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_SA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.SA */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_SA_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_AE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_AE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_Bits.AE */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_HIGH_AE_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_LOW_ADDRLO_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_LOW_ADDRLO_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_ADDRESS1_LOW_Bits.ADDRLO */
#define IFX_LETH_PORT_CORE_MAC_ADDRESS1_LOW_ADDRLO_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTRST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTRST_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTSTOPRO */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTSTOPRO_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RSTONRD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RSTONRD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.RSTONRD */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RSTONRD_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTFREEZ */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTFREEZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTFREEZ */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTFREEZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTFREEZ */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTFREEZ_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRST */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRST_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRSTLVL */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRSTLVL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRSTLVL */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRSTLVL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.CNTPRSTLVL */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_CNTPRSTLVL_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.UCDBC */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_UCDBC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.UCDBC */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_UCDBC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.UCDBC */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_UCDBC_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_31_9_LEN (23u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_31_9_MSK (0x7fffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_CONTROL_Bits.Reserved_31_9 */
#define IFX_LETH_PORT_CORE_MMC_CONTROL_RESERVED_31_9_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBPKTIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGBOCTIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXGOCTIS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXBCGPIS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXMCGPIS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCRCERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCRCERPIS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALGNERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXALGNERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALGNERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXALGNERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXALGNERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXALGNERPIS_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRUNTPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRUNTPIS_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXJABERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXJABERPIS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUSIZEGPIS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXOSIZEGPIS_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX64OCTGBPIS_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX65T127OCTGBPIS_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX128T255OCTGBPIS_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX256T511OCTGBPIS_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX512T1023OCTGBPIS_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RX1024TMAXOCTGBPIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXUCGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXUCGPIS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXLENERPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXLENERPIS_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXORANGEPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXORANGEPIS_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXPAUSPIS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXFOVPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXFOVPIS_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXVLANGBPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXVLANGBPIS_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXWDOGPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXWDOGPIS_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRCVERRPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRCVERRPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRCVERRPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRCVERRPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXRCVERRPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXRCVERRPIS_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCTRLPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCTRLPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCTRLPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCTRLPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.RXCTRLPIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RXCTRLPIS_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPIUSCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPIUSCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPIUSCIS_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPITRCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPITRCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_RXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_RXLPITRCIS_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBOCTIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGBPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGBPKTIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGPIS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGPIS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX64OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX64OCTGBPIS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX65T127OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX65T127OCTGBPIS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX128T255OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX128T255OCTGBPIS_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX256T511OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX256T511OCTGBPIS_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX512T1023OCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX512T1023OCTGBPIS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TX1024TMAXOCTGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TX1024TMAXOCTGBPIS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUCGBPIS_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCGBPIS_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXBCGBPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXBCGBPIS_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXUFLOWERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXUFLOWERPIS_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXSCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXSCOLGPIS_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXMCOLGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXMCOLGPIS_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXDEFPIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXLATCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXLATCOLPIS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXCOLPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXCOLPIS_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXCARERPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXCARERPIS_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGOCTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGOCTIS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXGPKTIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXGPKTIS_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXEXDEFPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXEXDEFPIS_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXPAUSPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXPAUSPIS_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXVLANGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXVLANGPIS_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXOSIZEGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXOSIZEGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.TXOSIZEGPIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_TXOSIZEGPIS_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPIUSCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPIUSCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPIUSCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPIUSCIS_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPITRCIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPITRCIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_TXLPITRCIS */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_TXLPITRCIS_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBPKTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBPKTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBPKTIM_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBOCTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBOCTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGBOCTIM_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGOCTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGOCTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXGOCTIM_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXBCGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXBCGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXBCGPIM_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXMCGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXMCGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXMCGPIM_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCRCERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCRCERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCRCERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCRCERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCRCERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCRCERPIM_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXALGNERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXALGNERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXALGNERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXALGNERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXALGNERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXALGNERPIM_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRUNTPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRUNTPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRUNTPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRUNTPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRUNTPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRUNTPIM_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXJABERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXJABERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXJABERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXJABERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXJABERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXJABERPIM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUSIZEGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUSIZEGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUSIZEGPIM_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXOSIZEGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXOSIZEGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXOSIZEGPIM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX64OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX64OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX64OCTGBPIM_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX65T127OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX65T127OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX65T127OCTGBPIM_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX128T255OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX128T255OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX128T255OCTGBPIM_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX256T511OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX256T511OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX256T511OCTGBPIM_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX512T1023OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX512T1023OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX512T1023OCTGBPIM_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX1024TMAXOCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX1024TMAXOCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RX1024TMAXOCTGBPIM_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUCGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUCGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXUCGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXUCGPIM_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXLENERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXLENERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXLENERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXLENERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXLENERPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXLENERPIM_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXORANGEPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXORANGEPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXORANGEPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXORANGEPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXORANGEPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXORANGEPIM_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXPAUSPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXPAUSPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXPAUSPIM_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXFOVPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXFOVPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXFOVPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXFOVPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXFOVPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXFOVPIM_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXVLANGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXVLANGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXVLANGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXVLANGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXVLANGBPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXVLANGBPIM_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXWDOGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXWDOGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXWDOGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXWDOGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXWDOGPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXWDOGPIM_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRCVERRPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRCVERRPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRCVERRPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRCVERRPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXRCVERRPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXRCVERRPIM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCTRLPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCTRLPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCTRLPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCTRLPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.RXCTRLPIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RXCTRLPIM_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPIUSCIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPIUSCIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPIUSCIM_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPITRCIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPITRCIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_RXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_RXLPITRCIM_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_RX_INTERRUPT_MASK_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBOCTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBOCTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBOCTIM_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBPKTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBPKTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGBPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGBPKTIM_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGPIM_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGPIM_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX64OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX64OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX64OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX64OCTGBPIM_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX65T127OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX65T127OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX65T127OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX65T127OCTGBPIM_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX128T255OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX128T255OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX128T255OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX128T255OCTGBPIM_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX256T511OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX256T511OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX256T511OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX256T511OCTGBPIM_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX512T1023OCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX512T1023OCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX512T1023OCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX512T1023OCTGBPIM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX1024TMAXOCTGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX1024TMAXOCTGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TX1024TMAXOCTGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TX1024TMAXOCTGBPIM_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUCGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUCGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUCGBPIM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCGBPIM_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGBPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGBPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXBCGBPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXBCGBPIM_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUFLOWERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUFLOWERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUFLOWERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUFLOWERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXUFLOWERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXUFLOWERPIM_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXSCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXSCOLGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXSCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXSCOLGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXSCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXSCOLGPIM_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCOLGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCOLGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXMCOLGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXMCOLGPIM_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXDEFPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXDEFPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXDEFPIM_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXLATCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXLATCOLPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXLATCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXLATCOLPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXLATCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXLATCOLPIM_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXCOLPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXCOLPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXCOLPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXCOLPIM_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXCARERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXCARERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXCARERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXCARERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXCARERPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXCARERPIM_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGOCTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGOCTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGOCTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGOCTIM_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGPKTIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGPKTIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXGPKTIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXGPKTIM_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXDEFPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXDEFPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXEXDEFPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXEXDEFPIM_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXPAUSPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXPAUSPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXPAUSPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXPAUSPIM_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXVLANGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXVLANGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXVLANGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXVLANGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXVLANGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXVLANGPIM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXOSIZEGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXOSIZEGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.TXOSIZEGPIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_TXOSIZEGPIM_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPIUSCIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPIUSCIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPIUSCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPIUSCIM_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPITRCIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPITRCIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_TXLPITRCIM */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_TXLPITRCIM_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MMC_TX_INTERRUPT_MASK_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_Bits.TXOCTGB */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_TXOCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_Bits.TXOCTGB */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_TXOCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_Bits.TXOCTGB */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_BAD_TXOCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_Bits.TXPKTGB */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_TXPKTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_Bits.TXPKTGB */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_TXPKTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_Bits.TXPKTGB */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_BAD_TXPKTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_Bits.TXBCASTG */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_TXBCASTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_Bits.TXBCASTG */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_TXBCASTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_Bits.TXBCASTG */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_TXBCASTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_Bits.TXMCASTG */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_TXMCASTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_Bits.TXMCASTG */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_TXMCASTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_Bits.TXMCASTG */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_TXMCASTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_Bits.TX64OCTGB */
#define IFX_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_TX64OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_Bits.TX64OCTGB */
#define IFX_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_TX64OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_Bits.TX64OCTGB */
#define IFX_LETH_PORT_CORE_TX_64OCTETS_PACKETS_GOOD_BAD_TX64OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.TX65_127OCTGB */
#define IFX_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_TX65_127OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.TX65_127OCTGB */
#define IFX_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_TX65_127OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.TX65_127OCTGB */
#define IFX_LETH_PORT_CORE_TX_65TO127OCTETS_PACKETS_GOOD_BAD_TX65_127OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.TX128_255OCTGB */
#define IFX_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_TX128_255OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.TX128_255OCTGB */
#define IFX_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_TX128_255OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.TX128_255OCTGB */
#define IFX_LETH_PORT_CORE_TX_128TO255OCTETS_PACKETS_GOOD_BAD_TX128_255OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.TX256_511OCTGB */
#define IFX_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_TX256_511OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.TX256_511OCTGB */
#define IFX_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_TX256_511OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.TX256_511OCTGB */
#define IFX_LETH_PORT_CORE_TX_256TO511OCTETS_PACKETS_GOOD_BAD_TX256_511OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.TX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_TX512_1023OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.TX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_TX512_1023OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.TX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_TX_512TO1023OCTETS_PACKETS_GOOD_BAD_TX512_1023OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.TX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_TX1024_MAXOCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.TX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_TX1024_MAXOCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.TX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_TX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_TX1024_MAXOCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_Bits.TXUCASTGB */
#define IFX_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_TXUCASTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_Bits.TXUCASTGB */
#define IFX_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_TXUCASTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_Bits.TXUCASTGB */
#define IFX_LETH_PORT_CORE_TX_UNICAST_PACKETS_GOOD_BAD_TXUCASTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_Bits.TXMCASTGB */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_TXMCASTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_Bits.TXMCASTGB */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_TXMCASTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_Bits.TXMCASTGB */
#define IFX_LETH_PORT_CORE_TX_MULTICAST_PACKETS_GOOD_BAD_TXMCASTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_Bits.TXBCASTGB */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_TXBCASTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_Bits.TXBCASTGB */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_TXBCASTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_Bits.TXBCASTGB */
#define IFX_LETH_PORT_CORE_TX_BROADCAST_PACKETS_GOOD_BAD_TXBCASTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_Bits.TXUNDRFLW */
#define IFX_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_TXUNDRFLW_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_Bits.TXUNDRFLW */
#define IFX_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_TXUNDRFLW_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_Bits.TXUNDRFLW */
#define IFX_LETH_PORT_CORE_TX_UNDERFLOW_ERROR_PACKETS_TXUNDRFLW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_Bits.TXSNGLCOLG */
#define IFX_LETH_PORT_CORE_TX_SINGLE_COLLISION_GOOD_PACKETS_TXSNGLCOLG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_Bits.TXMULTCOLG */
#define IFX_LETH_PORT_CORE_TX_MULTIPLE_COLLISION_GOOD_PACKETS_TXMULTCOLG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_LETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_LETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_DEFERRED_PACKETS_Bits.TXDEFRD */
#define IFX_LETH_PORT_CORE_TX_DEFERRED_PACKETS_TXDEFRD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_Bits.TXLATECOL */
#define IFX_LETH_PORT_CORE_TX_LATE_COLLISION_PACKETS_TXLATECOL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_Bits.TXEXSCOL */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_COLLISION_PACKETS_TXEXSCOL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_Bits.TXCARR */
#define IFX_LETH_PORT_CORE_TX_CARRIER_ERROR_PACKETS_TXCARR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_Bits.TXOCTG */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_TXOCTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_Bits.TXOCTG */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_TXOCTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_Bits.TXOCTG */
#define IFX_LETH_PORT_CORE_TX_OCTET_COUNT_GOOD_TXOCTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_Bits.TXPKTG */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_TXPKTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_Bits.TXPKTG */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_TXPKTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_Bits.TXPKTG */
#define IFX_LETH_PORT_CORE_TX_PACKET_COUNT_GOOD_TXPKTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_Bits.TXEXSDEF */
#define IFX_LETH_PORT_CORE_TX_EXCESSIVE_DEFERRAL_ERROR_TXEXSDEF_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS_Bits.TXPAUSE */
#define IFX_LETH_PORT_CORE_TX_PAUSE_PACKETS_TXPAUSE_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS_Bits.TXPAUSE */
#define IFX_LETH_PORT_CORE_TX_PAUSE_PACKETS_TXPAUSE_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_PAUSE_PACKETS_Bits.TXPAUSE */
#define IFX_LETH_PORT_CORE_TX_PAUSE_PACKETS_TXPAUSE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_Bits.TXVLANG */
#define IFX_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_TXVLANG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_Bits.TXVLANG */
#define IFX_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_TXVLANG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_Bits.TXVLANG */
#define IFX_LETH_PORT_CORE_TX_VLAN_PACKETS_GOOD_TXVLANG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_Bits.TXOSIZG */
#define IFX_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_TXOSIZG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_Bits.TXOSIZG */
#define IFX_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_TXOSIZG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_Bits.TXOSIZG */
#define IFX_LETH_PORT_CORE_TX_OSIZE_PACKETS_GOOD_TXOSIZG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_Bits.RXPKTGB */
#define IFX_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_RXPKTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_Bits.RXPKTGB */
#define IFX_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_RXPKTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_Bits.RXPKTGB */
#define IFX_LETH_PORT_CORE_RX_PACKETS_COUNT_GOOD_BAD_RXPKTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_Bits.RXOCTGB */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_RXOCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_Bits.RXOCTGB */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_RXOCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_Bits.RXOCTGB */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_BAD_RXOCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_Bits.RXOCTG */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_RXOCTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_Bits.RXOCTG */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_RXOCTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_Bits.RXOCTG */
#define IFX_LETH_PORT_CORE_RX_OCTET_COUNT_GOOD_RXOCTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_Bits.RXBCASTG */
#define IFX_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_RXBCASTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_Bits.RXBCASTG */
#define IFX_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_RXBCASTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_Bits.RXBCASTG */
#define IFX_LETH_PORT_CORE_RX_BROADCAST_PACKETS_GOOD_RXBCASTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_Bits.RXMCASTG */
#define IFX_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_RXMCASTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_Bits.RXMCASTG */
#define IFX_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_RXMCASTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_Bits.RXMCASTG */
#define IFX_LETH_PORT_CORE_RX_MULTICAST_PACKETS_GOOD_RXMCASTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_Bits.RXCRCERR */
#define IFX_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_RXCRCERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_Bits.RXCRCERR */
#define IFX_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_RXCRCERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_Bits.RXCRCERR */
#define IFX_LETH_PORT_CORE_RX_CRC_ERROR_PACKETS_RXCRCERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALGNERR */
#define IFX_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALGNERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALGNERR */
#define IFX_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALGNERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_Bits.RXALGNERR */
#define IFX_LETH_PORT_CORE_RX_ALIGNMENT_ERROR_PACKETS_RXALGNERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTERR */
#define IFX_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTERR */
#define IFX_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_Bits.RXRUNTERR */
#define IFX_LETH_PORT_CORE_RX_RUNT_ERROR_PACKETS_RXRUNTERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERR */
#define IFX_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERR */
#define IFX_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_Bits.RXJABERR */
#define IFX_LETH_PORT_CORE_RX_JABBER_ERROR_PACKETS_RXJABERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUNDERSZG */
#define IFX_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUNDERSZG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUNDERSZG */
#define IFX_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUNDERSZG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_Bits.RXUNDERSZG */
#define IFX_LETH_PORT_CORE_RX_UNDERSIZE_PACKETS_GOOD_RXUNDERSZG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOVERSZG */
#define IFX_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOVERSZG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOVERSZG */
#define IFX_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOVERSZG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_Bits.RXOVERSZG */
#define IFX_LETH_PORT_CORE_RX_OVERSIZE_PACKETS_GOOD_RXOVERSZG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_Bits.RX64OCTGB */
#define IFX_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_RX64OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_Bits.RX64OCTGB */
#define IFX_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_RX64OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_Bits.RX64OCTGB */
#define IFX_LETH_PORT_CORE_RX_64OCTETS_PACKETS_GOOD_BAD_RX64OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.RX65_127OCTGB */
#define IFX_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_RX65_127OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.RX65_127OCTGB */
#define IFX_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_RX65_127OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_Bits.RX65_127OCTGB */
#define IFX_LETH_PORT_CORE_RX_65TO127OCTETS_PACKETS_GOOD_BAD_RX65_127OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.RX128_255OCTGB */
#define IFX_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_RX128_255OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.RX128_255OCTGB */
#define IFX_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_RX128_255OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_Bits.RX128_255OCTGB */
#define IFX_LETH_PORT_CORE_RX_128TO255OCTETS_PACKETS_GOOD_BAD_RX128_255OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.RX256_511OCTGB */
#define IFX_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_RX256_511OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.RX256_511OCTGB */
#define IFX_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_RX256_511OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_Bits.RX256_511OCTGB */
#define IFX_LETH_PORT_CORE_RX_256TO511OCTETS_PACKETS_GOOD_BAD_RX256_511OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.RX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_RX512_1023OCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.RX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_RX512_1023OCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_Bits.RX512_1023OCTGB */
#define IFX_LETH_PORT_CORE_RX_512TO1023OCTETS_PACKETS_GOOD_BAD_RX512_1023OCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.RX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_RX1024_MAXOCTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.RX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_RX1024_MAXOCTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_Bits.RX1024_MAXOCTGB */
#define IFX_LETH_PORT_CORE_RX_1024TOMAXOCTETS_PACKETS_GOOD_BAD_RX1024_MAXOCTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_Bits.RXUCASTG */
#define IFX_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_RXUCASTG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_Bits.RXUCASTG */
#define IFX_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_RXUCASTG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_Bits.RXUCASTG */
#define IFX_LETH_PORT_CORE_RX_UNICAST_PACKETS_GOOD_RXUCASTG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_Bits.RXLENERR */
#define IFX_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_RXLENERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_Bits.RXLENERR */
#define IFX_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_RXLENERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_Bits.RXLENERR */
#define IFX_LETH_PORT_CORE_RX_LENGTH_ERROR_PACKETS_RXLENERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits.RXOUTOFRNG */
#define IFX_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_RXOUTOFRNG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits.RXOUTOFRNG */
#define IFX_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_RXOUTOFRNG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_Bits.RXOUTOFRNG */
#define IFX_LETH_PORT_CORE_RX_OUT_OF_RANGE_TYPE_PACKETS_RXOUTOFRNG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS_Bits.RXPAUSEPKT */
#define IFX_LETH_PORT_CORE_RX_PAUSE_PACKETS_RXPAUSEPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS_Bits.RXPAUSEPKT */
#define IFX_LETH_PORT_CORE_RX_PAUSE_PACKETS_RXPAUSEPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_PAUSE_PACKETS_Bits.RXPAUSEPKT */
#define IFX_LETH_PORT_CORE_RX_PAUSE_PACKETS_RXPAUSEPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_Bits.RXFIFOOVFL */
#define IFX_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_RXFIFOOVFL_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_Bits.RXFIFOOVFL */
#define IFX_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_RXFIFOOVFL_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_Bits.RXFIFOOVFL */
#define IFX_LETH_PORT_CORE_RX_FIFO_OVERFLOW_PACKETS_RXFIFOOVFL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_Bits.RXVLANPKTGB */
#define IFX_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_RXVLANPKTGB_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_Bits.RXVLANPKTGB */
#define IFX_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_RXVLANPKTGB_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_Bits.RXVLANPKTGB */
#define IFX_LETH_PORT_CORE_RX_VLAN_PACKETS_GOOD_BAD_RXVLANPKTGB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDGERR */
#define IFX_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDGERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDGERR */
#define IFX_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDGERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_Bits.RXWDGERR */
#define IFX_LETH_PORT_CORE_RX_WATCHDOG_ERROR_PACKETS_RXWDGERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_Bits.RXRCVERR */
#define IFX_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_RXRCVERR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_Bits.RXRCVERR */
#define IFX_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_RXRCVERR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_Bits.RXRCVERR */
#define IFX_LETH_PORT_CORE_RX_RECEIVE_ERROR_PACKETS_RXRCVERR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_Bits.RXCTRLG */
#define IFX_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_RXCTRLG_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_Bits.RXCTRLG */
#define IFX_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_RXCTRLG_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_Bits.RXCTRLG */
#define IFX_LETH_PORT_CORE_RX_CONTROL_PACKETS_GOOD_RXCTRLG_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GPIM_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HERPIM_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYPIM_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGPIM_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLPIM_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GPIM_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HERPIM_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYPIM_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGPIM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPERPIM_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGPIM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPERPIM_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGPIM_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPERPIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPERPIM_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4GOIM_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4HEROIM_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4NOPAYOIM_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4FRAGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4FRAGOIM_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV4UDSBLOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV4UDSBLOIM_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6GOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6GOIM_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6HEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6HEROIM_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXIPV6NOPAYOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXIPV6NOPAYOIM_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPGOIM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXUDPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXUDPEROIM_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPGOIM_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXTCPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXTCPEROIM_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPGOIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPGOIM_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.RXICMPEROIM */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RXICMPEROIM_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_MASK_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GPIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HERPIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYPIS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGPIS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLPIS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GPIS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HERPIS_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYPIS_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGPIS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPERPIS_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGPIS_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPERPIS_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGPIS_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPERPIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPERPIS_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_15_14 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4GOIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4HEROIS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4NOPAYOIS_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4FRAGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4FRAGOIS_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV4UDSBLOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV4UDSBLOIS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6GOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6GOIS_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6HEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6HEROIS_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXIPV6NOPAYOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXIPV6NOPAYOIS_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPGOIS_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXUDPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXUDPEROIS_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPGOIS_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXTCPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXTCPEROIS_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPGOIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPGOIS_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.RXICMPEROIS */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RXICMPEROIS_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MMC_IPC_RX_INTERRUPT_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_Bits.RXIPV4GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_RXIPV4GDPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_Bits.RXIPV4GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_RXIPV4GDPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_Bits.RXIPV4GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_PACKETS_RXIPV4GDPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_Bits.RXIPV4HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_RXIPV4HDRERRPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_Bits.RXIPV4HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_RXIPV4HDRERRPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_Bits.RXIPV4HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_PACKETS_RXIPV4HDRERRPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_Bits.RXIPV4NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_RXIPV4NOPAYPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_Bits.RXIPV4NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_RXIPV4NOPAYPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_Bits.RXIPV4NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_PACKETS_RXIPV4NOPAYPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_Bits.RXIPV4FRAGPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_RXIPV4FRAGPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_Bits.RXIPV4FRAGPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_RXIPV4FRAGPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_Bits.RXIPV4FRAGPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_PACKETS_RXIPV4FRAGPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits.RXIPV4UDSBLPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_RXIPV4UDSBLPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits.RXIPV4UDSBLPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_RXIPV4UDSBLPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_Bits.RXIPV4UDSBLPKT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLED_PACKETS_RXIPV4UDSBLPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_Bits.RXIPV6GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_RXIPV6GDPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_Bits.RXIPV6GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_RXIPV6GDPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_Bits.RXIPV6GDPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_PACKETS_RXIPV6GDPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_Bits.RXIPV6HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_RXIPV6HDRERRPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_Bits.RXIPV6HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_RXIPV6HDRERRPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_Bits.RXIPV6HDRERRPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_PACKETS_RXIPV6HDRERRPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_Bits.RXIPV6NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_RXIPV6NOPAYPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_Bits.RXIPV6NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_RXIPV6NOPAYPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_Bits.RXIPV6NOPAYPKT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_PACKETS_RXIPV6NOPAYPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_Bits.RXUDPGDPKT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_RXUDPGDPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_Bits.RXUDPGDPKT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_RXUDPGDPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_Bits.RXUDPGDPKT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_PACKETS_RXUDPGDPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_Bits.RXUDPERRPKT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_RXUDPERRPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_Bits.RXUDPERRPKT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_RXUDPERRPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_Bits.RXUDPERRPKT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_PACKETS_RXUDPERRPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_Bits.RXTCPGDPKT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_RXTCPGDPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_Bits.RXTCPGDPKT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_RXTCPGDPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_Bits.RXTCPGDPKT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_PACKETS_RXTCPGDPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_Bits.RXTCPERRPKT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_RXTCPERRPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_Bits.RXTCPERRPKT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_RXTCPERRPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_Bits.RXTCPERRPKT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_PACKETS_RXTCPERRPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_Bits.RXICMPGDPKT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_RXICMPGDPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_Bits.RXICMPGDPKT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_RXICMPGDPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_Bits.RXICMPGDPKT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_PACKETS_RXICMPGDPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_Bits.RXICMPERRPKT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_RXICMPERRPKT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_Bits.RXICMPERRPKT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_RXICMPERRPKT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_Bits.RXICMPERRPKT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_PACKETS_RXICMPERRPKT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_Bits.RXIPV4GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_RXIPV4GDOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_Bits.RXIPV4GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_RXIPV4GDOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_Bits.RXIPV4GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_GOOD_OCTETS_RXIPV4GDOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_Bits.RXIPV4HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_RXIPV4HDRERROCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_Bits.RXIPV4HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_RXIPV4HDRERROCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_Bits.RXIPV4HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV4_HEADER_ERROR_OCTETS_RXIPV4HDRERROCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_Bits.RXIPV4NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_RXIPV4NOPAYOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_Bits.RXIPV4NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_RXIPV4NOPAYOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_Bits.RXIPV4NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_NO_PAYLOAD_OCTETS_RXIPV4NOPAYOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_Bits.RXIPV4FRAGOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_RXIPV4FRAGOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_Bits.RXIPV4FRAGOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_RXIPV4FRAGOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_Bits.RXIPV4FRAGOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_FRAGMENTED_OCTETS_RXIPV4FRAGOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits.RXIPV4UDSBLOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_RXIPV4UDSBLOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits.RXIPV4UDSBLOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_RXIPV4UDSBLOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_Bits.RXIPV4UDSBLOCT */
#define IFX_LETH_PORT_CORE_RXIPV4_UDP_CHECKSUM_DISABLE_OCTETS_RXIPV4UDSBLOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_Bits.RXIPV6GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_RXIPV6GDOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_Bits.RXIPV6GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_RXIPV6GDOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_Bits.RXIPV6GDOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_GOOD_OCTETS_RXIPV6GDOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_Bits.RXIPV6HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_RXIPV6HDRERROCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_Bits.RXIPV6HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_RXIPV6HDRERROCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_Bits.RXIPV6HDRERROCT */
#define IFX_LETH_PORT_CORE_RXIPV6_HEADER_ERROR_OCTETS_RXIPV6HDRERROCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_Bits.RXIPV6NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_RXIPV6NOPAYOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_Bits.RXIPV6NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_RXIPV6NOPAYOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_Bits.RXIPV6NOPAYOCT */
#define IFX_LETH_PORT_CORE_RXIPV6_NO_PAYLOAD_OCTETS_RXIPV6NOPAYOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_Bits.RXUDPGDOCT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_RXUDPGDOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_Bits.RXUDPGDOCT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_RXUDPGDOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_Bits.RXUDPGDOCT */
#define IFX_LETH_PORT_CORE_RXUDP_GOOD_OCTETS_RXUDPGDOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_Bits.RXUDPERROCT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_RXUDPERROCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_Bits.RXUDPERROCT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_RXUDPERROCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_Bits.RXUDPERROCT */
#define IFX_LETH_PORT_CORE_RXUDP_ERROR_OCTETS_RXUDPERROCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_Bits.RXTCPGDOCT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_RXTCPGDOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_Bits.RXTCPGDOCT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_RXTCPGDOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_Bits.RXTCPGDOCT */
#define IFX_LETH_PORT_CORE_RXTCP_GOOD_OCTETS_RXTCPGDOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_Bits.RXTCPERROCT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_RXTCPERROCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_Bits.RXTCPERROCT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_RXTCPERROCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_Bits.RXTCPERROCT */
#define IFX_LETH_PORT_CORE_RXTCP_ERROR_OCTETS_RXTCPERROCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_Bits.RXICMPGDOCT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_RXICMPGDOCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_Bits.RXICMPGDOCT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_RXICMPGDOCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_Bits.RXICMPGDOCT */
#define IFX_LETH_PORT_CORE_RXICMP_GOOD_OCTETS_RXICMPGDOCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_Bits.RXICMPERROCT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_RXICMPERROCT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_Bits.RXICMPERROCT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_RXICMPERROCT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_Bits.RXICMPERROCT */
#define IFX_LETH_PORT_CORE_RXICMP_ERROR_OCTETS_RXICMPERROCT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.OB */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_OB_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.COM */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_COM_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_4_2 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_4_2_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_4_2 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_4_2_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_4_2 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_4_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AUTO */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AUTO_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.AOFF */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_AOFF_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.MSEL */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_MSEL_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_30_20 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_30_20_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_30_20 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_30_20_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.Reserved_30_20 */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_RESERVED_30_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_Bits.SNPS_R */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_CTRL_SNPS_R_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_Bits.DATA */
#define IFX_LETH_PORT_CORE_MAC_INDIR_ACCESS_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_7_1_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_7_1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_7_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_31_Y_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_31_Y_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG0_RESERVED_31_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCEN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_7_1_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_7_1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_7_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_PCNUM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_31_Y_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_31_Y_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_DPCSEL_INDREG1_RESERVED_31_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_7_1_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_7_1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_7_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_31_Y_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_31_Y_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_FPCSEL_INDREG0_RESERVED_31_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.FFAIL */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_FFAIL_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.Reserved_31_1 */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_RESERVED_31_1_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.Reserved_31_1 */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_RESERVED_31_1_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_Bits.Reserved_31_1 */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_FILTER_EVENT_INDREG_RESERVED_31_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG0_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG1_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG10_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG11_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG12_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG13_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG14_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG15_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG2_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG3_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG4_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG5_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG6_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG7_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG8_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TRSLD */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TRSLD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.TWSEL */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_TWSEL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.PCM */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_PCM_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FRZ */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FRZ_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.FFAT */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_FFAT_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_31_13_LEN (19u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_31_13_MSK (0x7ffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_Bits.Reserved_31_13 */
#define IFX_LETH_PORT_CORE_MAC_PCCTRL_INDREG9_RESERVED_31_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_FEPS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_FEPS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_FEPS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_RESERVED_31_Y_LEN (30u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_RESERVED_31_Y_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_DA_INDREG0_RESERVED_31_Y_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.FEPS */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_FEPS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_RESERVED_31_Y_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_RESERVED_31_Y_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCSTATUS_VLAN_INDREG_RESERVED_31_Y_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG0_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG0_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG1_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG1_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG10_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG10_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG11_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG11_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG12_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG12_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG13_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG13_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG14_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG14_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG15_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG15_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG2_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG2_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG3_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG3_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG4_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG4_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG5_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG5_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG6_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG6_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG7_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG7_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG8_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG8_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCNTR_INDREG9_Bits.PCNT */
#define IFX_LETH_PORT_CORE_MAC_PCNTR_INDREG9_PCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS0_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS0_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS1_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS1_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS2_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS2_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS3_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS3_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS4_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS4_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS5_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS5_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS6_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS6_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TYP_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TYP_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TYP */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TYP_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TMRQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TMRQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.TMRQ */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_TMRQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_19 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_PFEX_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_PFEX_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_PFEX */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_PFEX_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TMRQ_REGS7_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_CORE_MAC_TMRQ_REGS7_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCEN */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCEN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_7_1_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_7_1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_7_1 */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_7_1_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.PCNUM */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_PCNUM_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_31_Y_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_31_Y_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_VPCSEL_INDREG0_RESERVED_31_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.PCTIE */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_PCTIE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_RESERVED_31_Y_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_RESERVED_31_Y_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_ENABLE_RESERVED_31_Y_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.PCTIS */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_PCTIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_RESERVED_31_Y_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_RESERVED_31_Y_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_Bits.Reserved_31_y */
#define IFX_LETH_PORT_CORE_MAC_PCTH_INTR_STATUS_RESERVED_31_Y_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.TWIE */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_TWIE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_RESERVED_31_4_LEN (28u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_RESERVED_31_4_MSK (0xfffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_ENABLE_RESERVED_31_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.TWIS */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_TWIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_RESERVED_31_4_LEN (28u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_RESERVED_31_4_MSK (0xfffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_CORE_MAC_PCTW_INTR_STATUS_RESERVED_31_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENA_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCFUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCFUPDT_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSINIT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSINIT_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSUPDT */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSUPDT_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TSTRIG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TSTRIG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TSTRIG_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSADDREG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSADDREG_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.PTGE */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_PTGE_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_7 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENALL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENALL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSCTRLSSR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSCTRLSSR_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSVER2ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSVER2ENA_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPENA_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV6ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV6ENA_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSIPV4ENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSIPV4ENA_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSEVNTENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSEVNTENA_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSMSTRENA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSMSTRENA_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.SNAPTYPSEL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_SNAPTYPSEL_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TSENMACADDR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TSENMACADDR_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_CSC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_CSC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_CSC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_CSC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_CSC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_CSC_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.ESTI */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_ESTI_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_23_21_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_23_21_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_23_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.TXTSSTSM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_TXTSSTSM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_EPCSL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_EPCSL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_EPCSL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_EPCSL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_EPCSL */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_EPCSL_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TITA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TITA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TITA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TITA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_TITA */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_TITA_OFF (26u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_27_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_27_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_27 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_27_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.AV8021ASMEN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_AV8021ASMEN_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_CONTROL_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SNSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SNSINC_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.SSINC */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_SSINC_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_CORE_MAC_SUB_SECOND_INCREMENT_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_TSS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_TSSS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_RESERVED_31_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_RESERVED_31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_Bits.Reserved_31 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_RESERVED_31_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_Bits.TSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_SECONDS_UPDATE_TSS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.TSSS */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_TSSS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_Bits.ADDSUB */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_NANOSECONDS_UPDATE_ADDSUB_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_Bits.TSAR */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_ADDEND_TSAR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.TSHWR */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_TSHWR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_SYSTEM_TIME_HIGHER_WORD_SECONDS_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSSOVF */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSSOVF_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTARGT0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTARGT0_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_AUXTSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_AUXTSTRIG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_AUXTSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_AUXTSTRIG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_AUXTSTRIG */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_AUXTSTRIG_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TSTRGTERR0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TSTRGTERR0_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT1_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT1_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR1_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR1 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR1_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT2_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR2 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR2_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTARGT3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTARGT3_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_TSTRGTERR3 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_TSTRGTERR3_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_14_10_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_14_10_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_14_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSSIS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSSIS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.TXTSSIS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_TXTSSIS_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTN_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTN_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTN */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTN_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_23_20_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_23_20_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_23_20 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_23_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSSTM */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSSTM_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSNS_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSNS_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_ATSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_ATSNS_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_STATUS_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXSNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_Bits.RXNS */
#define IFX_LETH_PORT_CORE_MAC_RX_DOMAIN_TIME_INCR_RXNS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXSNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_Bits.TXNS */
#define IFX_LETH_PORT_CORE_MAC_TX_DOMAIN_TIME_INCR_TXNS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSLO */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSLO_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_Bits.TXTSSMIS */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_NANOSECONDS_TXTSSMIS_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSHI */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSHI_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSHI */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSHI_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_Bits.TXTSSHI */
#define IFX_LETH_PORT_CORE_MAC_TX_TIMESTAMP_STATUS_SECONDS_TXTSSHI_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_Bits.OSTIAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_ASYM_CORR_OSTIAC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_Bits.OSTEAC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_ASYM_CORR_OSTEAC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_Bits.TSIC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_NANOSECOND_TSIC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_Bits.TSEC */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_NANOSECOND_TSEC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.TSICSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_TSICSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.TSICSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_TSICSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.TSICSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_TSICSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_CORR_SUBNANOSEC_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.TSECSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_TSECSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.TSECSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_TSECSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.TSECSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_TSECSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_CORR_SUBNANOSEC_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLNS_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLNS_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.ITLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_ITLNS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_INGRESS_LATENCY_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_7_0_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_7_0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_7_0 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_7_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLSNS_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLSNS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLSNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLSNS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLNS_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLNS_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.ETLNS */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_ETLNS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_CORE_MAC_TIMESTAMP_EGRESS_LATENCY_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL_PPSCMD */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL_PPSCMD_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL_PPSCMD */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL_PPSCMD_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSCTRL_PPSCMD */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSCTRL_PPSCMD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.PPSEN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_PPSEN0_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TRGTMODSEL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TRGTMODSEL0_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.MCGREN0 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_MCGREN0_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD1_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD1_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD1_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_12_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_12_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_12 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL1_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL1_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL1_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN1_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN1_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN1 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN1_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD2_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD2_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD2_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_20 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_20_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_20 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_20_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_20 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL2_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL2_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL2_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN2 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN2_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD3_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD3_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_PPSCMD3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_PPSCMD3_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TIMESEL */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TIMESEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TIMESEL */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TIMESEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.TIMESEL */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_TIMESEL_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL3_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL3_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_TRGTMODSEL3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_TRGTMODSEL3_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS_CONTROL_Bits.Reserved_MCGREN3 */
#define IFX_LETH_PORT_CORE_MAC_PPS_CONTROL_RESERVED_MCGREN3_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_Bits.TSTRH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_SECONDS_TSTRH0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TTSL0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TTSL0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_Bits.TRGTBUSY0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_TARGET_TIME_NANOSECONDS_TRGTBUSY0_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS0_INTERVAL_Bits.PPSINT0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_INTERVAL_PPSINT0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_CORE_MAC_PPS0_WIDTH_Bits.PPSWIDTH0 */
#define IFX_LETH_PORT_CORE_MAC_PPS0_WIDTH_PPSWIDTH0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_0 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_0 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_0 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.DTXSTS */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_DTXSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.DTXSTS */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_DTXSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.DTXSTS */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_DTXSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RAA_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RAA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RAA */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RAA_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_4_3 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_4_3_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_4_3 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_4_3_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_4_3 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_4_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.SCHALG */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_SCHALG_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.SCHALG */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_SCHALG_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.SCHALG */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_SCHALG_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTPRST */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTPRST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTPRST */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTPRST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTPRST */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTPRST_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTCLR */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTCLR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTCLR */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTCLR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.CNTCLR */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_CNTCLR_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_13_10 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_13_10_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_13_10 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_13_10_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_13_10 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_13_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RXPED */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RXPED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RXPED */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RXPED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.RXPED */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RXPED_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_FRPE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_FRPE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.FRPE */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_FRPE_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_OPERATION_MODE_Bits.Reserved_31_16 */
#define IFX_LETH_PORT_MTL_MTL_OPERATION_MODE_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FDBGEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FDBGEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FDBGEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FDBGEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FDBGEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FDBGEN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.DBGMOD */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_DBGMOD_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.DBGMOD */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_DBGMOD_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.DBGMOD */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_DBGMOD_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_BYTEEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_BYTEEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_BYTEEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_4 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_4_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_4 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_4_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_4 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTSTATE_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTSTATE_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTSTATE_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_7_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_7_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_7 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTALL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTALL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTALL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTALL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTALL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTALL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTSEL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTSEL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.RSTSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RSTSEL_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFORDEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFORDEN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFORDEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFORDEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFORDEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFORDEN_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOWREN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOWREN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOWREN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOWREN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOWREN */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOWREN_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.FIFOSEL */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_FIFOSEL_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.PKTIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_PKTIE_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.STSIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_STSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.STSIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_STSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.STSIE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_STSIE_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIAEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIAEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIAEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIAEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIAEE */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIAEE_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEC */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEC */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_EIEC */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_EIEC_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_31_19_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_31_19_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_CTL_Bits.Reserved_31_19 */
#define IFX_LETH_PORT_MTL_MTL_DBG_CTL_RESERVED_31_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.FIFOBUSY */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_FIFOBUSY_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.FIFOBUSY */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_FIFOBUSY_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.FIFOBUSY */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_FIFOBUSY_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTSTATE_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTSTATE_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTSTATE */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTSTATE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_BYTEEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_BYTEEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.BYTEEN */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_BYTEEN_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.PKTI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_PKTI_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.STSI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_STSI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.STSI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_STSI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.STSI */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_STSI_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_14_10_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_14_10_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.Reserved_14_10 */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_RESERVED_14_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.LOCR */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_LOCR_LEN (17u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.LOCR */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_LOCR_MSK (0x1ffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_DBG_STS_Bits.LOCR */
#define IFX_LETH_PORT_MTL_MTL_DBG_STS_LOCR_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_FDBGDATA_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_FDBGDATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_Bits.FDBGDATA */
#define IFX_LETH_PORT_MTL_MTL_FIFO_DEBUG_DATA_FDBGDATA_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q0IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q0IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q0IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q0IS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q1IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q1IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q1IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q1IS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q2IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q2IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q2IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q2IS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q3IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q3IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q3IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q3IS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q4IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q4IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Q4IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Q4IS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q5IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q5IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q5IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q5IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q5IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q5IS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q6IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q6IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q6IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q6IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q6IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q6IS_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q7IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q7IS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q7IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q7IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_Q7IS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_Q7IS_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_MACIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_DBGIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_DBGIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.DBGIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_DBGIS_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_ESTIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_ESTIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.ESTIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_ESTIS_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_22_19 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_22_19_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_22_19 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_22_19_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_22_19 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_22_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_MTLPIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_MTLPIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.MTLPIS */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_MTLPIS_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_INTERRUPT_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0MDMACH_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0MDMACH_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_3_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_3_Y_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_3_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_3_Y_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_3_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_3_Y_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0DDMACH_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q0DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q0DDMACH_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_7_5 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1MDMACH_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1MDMACH_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_11_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_11_Y_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_11_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_11_Y_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_11_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_11_Y_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1DDMACH_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Q1DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Q1DDMACH_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_15_13 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_15_13_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_15_13 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_15_13_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_15_13 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_15_13_OFF (13u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2MDMACH_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2MDMACH_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_19_Y_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_19_Y_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_19_Y_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2DDMACH_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q2DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q2DDMACH_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_23_21_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_23_21_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_23_21 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_23_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3MDMACH_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3MDMACH_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3MDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3MDMACH_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_27_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_27_Y_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_27_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_27_Y_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_27_y */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_27_Y_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3DDMACH_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3DDMACH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_Q3DDMACH */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_Q3DDMACH_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_MTL_RXQ_DMA_MAP0_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.EEST */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_EEST_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.EEST */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_EEST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.EEST */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_EEST_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_SSWL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_SSWL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.SSWL */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_SSWL_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_QHLBF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_QHLBF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.QHLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_QHLBF_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DDBF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DDBF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DDBF */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DDBF_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DFBS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DFBS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.DFBS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_DFBS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_LCSE_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_LCSE_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.LCSE */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_LCSE_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.TILS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_TILS_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.TILS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_TILS_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.TILS */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_TILS_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_11 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_11_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_11 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_11_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.Reserved_11 */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_RESERVED_11_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_CTOV_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_CTOV_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.CTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_CTOV_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_PTOV_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_PTOV_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_CONTROL_Bits.PTOV */
#define IFX_LETH_PORT_MTL_MTL_EST_CONTROL_PTOV_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.OVHD */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_OVHD_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.OVHD */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_OVHD_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.OVHD */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_OVHD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.Reserved_31_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_RESERVED_31_6_LEN (26u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.Reserved_31_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_RESERVED_31_6_MSK (0x3ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_Bits.Reserved_31_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_EXT_CONTROL_RESERVED_31_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWLC */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWLC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWLC */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWLC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWLC */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWLC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBF */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBF_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBS */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBS */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.HLBS */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_HLBS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_CGCE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_CGCE_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_6_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_6_5_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_6_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_6_5_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_6_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_6_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWOL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWOL_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWOL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWOL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.SWOL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_SWOL_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRL_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRL_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.BTRL */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_BTRL_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_CGSN */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_CGSN_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_CGSN */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_CGSN_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_CGSN */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_CGSN_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_EST_STATUS_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.SEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_SEQN_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.SEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_SEQN_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.SEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_SEQN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_RESERVED_31_X_LEN (27u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_RESERVED_31_X_MSK (0x7ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_SCH_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_SCH_ERROR_RESERVED_31_X_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.FEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_FEQN_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.FEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_FEQN_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.FEQN */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_FEQN_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_RESERVED_31_X_LEN (27u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_RESERVED_31_X_MSK (0x7ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_ERROR_RESERVED_31_X_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFS_LEN (15u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFS_MSK (0x7fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFS */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_15 */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_15 */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_15 */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.HBFQ */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_HBFQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_31_X_LEN (13u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_31_X_MSK (0x1fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_Bits.Reserved_31_x */
#define IFX_LETH_PORT_MTL_MTL_EST_FRM_SIZE_CAPTURE_RESERVED_31_X_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IECC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IECC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IECC */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IECC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEBE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEBE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEBE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEBE_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHF */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHF_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.IEHS */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_IEHS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_CGCE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_CGCE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.CGCE */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_CGCE_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.Reserved_31_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_RESERVED_31_5_LEN (27u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.Reserved_31_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_RESERVED_31_5_MSK (0x7ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_Bits.Reserved_31_5 */
#define IFX_LETH_PORT_MTL_MTL_EST_INTR_ENABLE_RESERVED_31_5_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.SRWO */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_SRWO_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.SRWO */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_SRWO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.SRWO */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_SRWO_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.R1W0 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_R1W0_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.R1W0 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_R1W0_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.R1W0 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_R1W0_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.GCRR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_GCRR_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.GCRR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_GCRR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.GCRR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_GCRR_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGM */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGM_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGM */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGM_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGM */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGM_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGB */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGB_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGB */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.DBGB */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_DBGB_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_ADDR_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_ADDR_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_ADDR_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_20_y */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_20_Y_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_20_y */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_20_Y_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_20_y */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_20_Y_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEE_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIAEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIAEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIAEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIAEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIAEE */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIAEE_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEC */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEC */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_ESTEIEC */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_ESTEIEC_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_CONTROL_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA_Bits.GCD */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_DATA_GCD_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA_Bits.GCD */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_DATA_GCD_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_EST_GCL_DATA_Bits.GCD */
#define IFX_LETH_PORT_MTL_MTL_EST_GCL_DATA_GCD_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NVE_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NVE_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NVE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NVE_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_10_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_10_X_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_10_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_10_X_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_10_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_10_X_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_OKI_DME_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_OKI_DME_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.OKI_DME */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_OKI_DME_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NPE_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NPE_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.NPE */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_NPE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_29_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_29_X_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_29_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_29_X_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.Reserved_29_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RESERVED_29_X_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.ELIRS */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_ELIRS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.ELIRS */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_ELIRS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.ELIRS */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_ELIRS_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RXPI_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RXPI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_Bits.RXPI */
#define IFX_LETH_PORT_MTL_MTL_RXP_CONTROL_STATUS_RXPI_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIS_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIS */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_15_4_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_15_4_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_4 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_15_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NVEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NVEOVIE_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.NPEOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_NPEOVIE_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.FOOVIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_FOOVIE_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.PDRFIE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_PDRFIE_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INTERRUPT_CONTROL_STATUS_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDC_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDC */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDCOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDCOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_DROP_CNT_Bits.RXPDCOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_DROP_CNT_RXPDCOVF_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPEC_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPEC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPEC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPECOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPECOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_Bits.RXPECOVF */
#define IFX_LETH_PORT_MTL_MTL_RXP_ERROR_CNT_RXPECOVF_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_ADDR_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_ADDR_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.ADDR */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_ADDR_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_15_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_15_X_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_15_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_15_X_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_15_x */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_15_X_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_WRRDN_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_WRRDN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.WRRDN */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_WRRDN_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_19_17_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_19_17_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_19_17 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_19_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEE_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIAEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIAEE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIAEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIAEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIAEE */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIAEE_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_RXPEIEC */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_RXPEIEC_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_30_23 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_30_23_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_30_23 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_30_23_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.Reserved_30_23 */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_RESERVED_30_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_Bits.STARTBUSY */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_CONTROL_STATUS_STARTBUSY_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_DATA_LEN (32u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_DATA_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_Bits.DATA */
#define IFX_LETH_PORT_MTL_MTL_RXP_INDIRECT_ACC_DATA_DATA_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBC_LEN (31u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBC */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBCOF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBCOF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_Bits.RXPBCOF */
#define IFX_LETH_PORT_MTL_MTL_RXP_BYPASS_CNT_RXPBCOF_OFF (31u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TQS_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TQS_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_31_Y_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_31_Y_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_OPERATION_MODE_RESERVED_31_Y_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFFRMCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFFRMCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFFRMCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_UFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_RESERVED_31_12_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_RESERVED_31_12_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_UNDERFLOW_RESERVED_31_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQPAUSED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQPAUSED_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXSTSFSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXSTSFSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_TXSTSFSTS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_PTXQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_PTXQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_PTXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_STXSTSF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_STXSTSF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_STXSTSF_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_DEBUG_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_ABS_LEN (24u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_ABS_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_ABS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_ETS_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_LEN (21u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_MSK (0x1fffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_ISCQW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q0_MTL_TXQ0_QUANTUM_WEIGHT_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_TXUIE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_ABPSIE_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RXOIE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q0_MTL_Q0_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FUP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FUP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FUP_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FEP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FEP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_FEP_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFA_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFA_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFA_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_13_Y_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_13_Y_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_13_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFD_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFD_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RFD_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_19_Y_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_19_Y_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_19_Y_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RQS_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RQS_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RQS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_31_Y_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_31_Y_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_OPERATION_MODE_RESERVED_31_Y_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_DEBUG_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RXQ_FRM_ARBIT_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RESERVED_31_4_LEN (28u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RESERVED_31_4_MSK (0xfffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q0_MTL_RXQ0_CONTROL_RESERVED_31_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TQS_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TQS_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_31_Y_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_31_Y_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_OPERATION_MODE_RESERVED_31_Y_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFFRMCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFFRMCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFFRMCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_UFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_RESERVED_31_12_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_RESERVED_31_12_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_UNDERFLOW_RESERVED_31_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQPAUSED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQPAUSED_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXSTSFSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXSTSFSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_TXSTSFSTS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_PTXQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_PTXQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_PTXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_STXSTSF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_STXSTSF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_STXSTSF_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_DEBUG_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_1_0_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_1_0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_1_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_AVALG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_AVALG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_AVALG_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_31_7_LEN (25u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_31_7_MSK (0x1ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_CONTROL_RESERVED_31_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_ABS_LEN (24u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_ABS_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_ABS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_ETS_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_LEN (21u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_MSK (0x1fffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_ISCQW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_QUANTUM_WEIGHT_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_SSC_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_SSC_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_RESERVED_31_14_LEN (18u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_RESERVED_31_14_MSK (0x3ffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_SENDSLOPECREDIT_RESERVED_31_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_HICREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q1_MTL_TXQ1_LOCREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_TXUIE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_ABPSIE_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOVFIS */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.RXOIE */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RXOIE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q1_MTL_Q1_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RTC_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RTC_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RTC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RTC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_2_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_2_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_2 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FUP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FUP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FUP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FUP_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FEP_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FEP_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.FEP */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_FEP_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RSF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RSF_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.DIS_TCP_EF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_DIS_TCP_EF_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_EHFC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_EHFC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.EHFC */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_EHFC_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFA_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFA_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFA */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFA_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_13_Y_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_13_Y_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_13_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_13_Y_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFD_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFD_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RFD */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RFD_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_19_Y_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_19_Y_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_19_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_19_Y_OFF (18u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RQS_LEN (5u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RQS_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.RQS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RQS_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_31_Y_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_31_Y_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_OPERATION_MODE_RESERVED_31_Y_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFPKTCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.OVFCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_OVFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_15_12 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_15_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISPKTCNT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISPKTCNT_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.MISCNTOVF */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_MISCNTOVF_OFF (27u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_LEN (4u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_MSK (0xfu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_Bits.Reserved_31_28 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_MISSED_PACKET_OVERFLOW_CNT_RESERVED_31_28_OFF (28u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RWCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RWCSTS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RRCSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_3_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_3_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_3 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_3_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RXQSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RXQSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.RXQSTS */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_PRXQ_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_PRXQ_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.PRXQ */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_PRXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_Bits.Reserved_31_30 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_DEBUG_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_WEGT_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_WEGT_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_WEGT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_WEGT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.RXQ_FRM_ARBIT */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RXQ_FRM_ARBIT_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RESERVED_31_4_LEN (28u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RESERVED_31_4_MSK (0xfffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_Bits.Reserved_31_4 */
#define IFX_LETH_PORT_MTL_Q1_MTL_RXQ1_CONTROL_RESERVED_31_4_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TQS_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TQS_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_31_Y_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_31_Y_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_OPERATION_MODE_RESERVED_31_Y_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFFRMCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFFRMCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFFRMCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_UFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_RESERVED_31_12_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_RESERVED_31_12_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_UNDERFLOW_RESERVED_31_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQPAUSED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQPAUSED_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXSTSFSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXSTSFSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_TXSTSFSTS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_PTXQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_PTXQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_PTXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_STXSTSF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_STXSTSF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_STXSTSF_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_DEBUG_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_1_0_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_1_0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_1_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_AVALG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_AVALG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_AVALG_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_31_7_LEN (25u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_31_7_MSK (0x1ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_CONTROL_RESERVED_31_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_ABS_LEN (24u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_ABS_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_ABS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_ETS_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_LEN (21u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_MSK (0x1fffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_ISCQW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_QUANTUM_WEIGHT_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_SSC_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_SSC_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_RESERVED_31_14_LEN (18u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_RESERVED_31_14_MSK (0x3ffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_SENDSLOPECREDIT_RESERVED_31_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_HICREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q2_MTL_TXQ2_LOCREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_TXUIE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_ABPSIE_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q2_MTL_Q2_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TQS_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TQS_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_31_Y_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_31_Y_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_OPERATION_MODE_RESERVED_31_Y_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFFRMCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFFRMCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFFRMCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_UFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_RESERVED_31_12_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_RESERVED_31_12_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_UNDERFLOW_RESERVED_31_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQPAUSED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQPAUSED_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXSTSFSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXSTSFSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_TXSTSFSTS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_PTXQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_PTXQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_PTXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_STXSTSF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_STXSTSF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_STXSTSF_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_DEBUG_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_1_0_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_1_0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_1_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_AVALG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_AVALG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_AVALG_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_31_7_LEN (25u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_31_7_MSK (0x1ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_CONTROL_RESERVED_31_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_ABS_LEN (24u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_ABS_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_ABS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_ETS_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_LEN (21u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_MSK (0x1fffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_ISCQW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_QUANTUM_WEIGHT_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_SSC_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_SSC_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_RESERVED_31_14_LEN (18u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_RESERVED_31_14_MSK (0x3ffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_SENDSLOPECREDIT_RESERVED_31_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_HICREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q3_MTL_TXQ3_LOCREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_TXUIE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_ABPSIE_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q3_MTL_Q3_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_FTQ_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_FTQ_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.FTQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_FTQ_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TSF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TSF_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TXQEN_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TXQEN_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TXQEN */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TXQEN_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TTC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TTC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TTC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TTC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_15_7_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_15_7_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_15_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_15_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TQS_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TQS_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.TQS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_TQS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_31_Y_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_31_Y_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_Bits.Reserved_31_y */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_OPERATION_MODE_RESERVED_31_Y_OFF (22u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFFRMCNT_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFFRMCNT_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFFRMCNT */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFFRMCNT_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFCNTOVF_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFCNTOVF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.UFCNTOVF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_UFCNTOVF_OFF (11u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_RESERVED_31_12_LEN (20u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_RESERVED_31_12_MSK (0xfffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_Bits.Reserved_31_12 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_UNDERFLOW_RESERVED_31_12_OFF (12u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQPAUSED_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQPAUSED_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQPAUSED */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQPAUSED_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TRCSTS_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TRCSTS_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TRCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TRCSTS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TWCSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TWCSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TWCSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TWCSTS_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXQSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXQSTS_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXSTSFSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXSTSFSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.TXSTSFSTS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_TXSTSFSTS_OFF (5u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_15_6_LEN (10u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_15_6_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_15_6 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_15_6_OFF (6u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_PTXQ_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_PTXQ_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.PTXQ */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_PTXQ_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_19 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_STXSTSF_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_STXSTSF_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.STXSTSF */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_STXSTSF_OFF (20u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_Bits.Reserved_31_23 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_DEBUG_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_1_0_LEN (2u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_1_0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_1_0 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_1_0_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_AVALG_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_AVALG_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.AVALG */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_AVALG_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_CC_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_CC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.CC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_CC_OFF (3u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_SLC_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_SLC_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.SLC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_SLC_OFF (4u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_31_7_LEN (25u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_31_7_MSK (0x1ffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_Bits.Reserved_31_7 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_CONTROL_RESERVED_31_7_OFF (7u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_ABS_LEN (24u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_ABS_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.ABS */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_ABS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_Bits.Reserved_31_24 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_ETS_STATUS_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_LEN (21u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_MSK (0x1fffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.ISCQW */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_ISCQW_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_RESERVED_31_21_LEN (11u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_RESERVED_31_21_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_Bits.Reserved_31_21 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_QUANTUM_WEIGHT_RESERVED_31_21_OFF (21u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_SSC_LEN (14u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_SSC_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.SSC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_SSC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_RESERVED_31_14_LEN (18u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_RESERVED_31_14_MSK (0x3ffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_Bits.Reserved_31_14 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_SENDSLOPECREDIT_RESERVED_31_14_OFF (14u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_HC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_HC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.HC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_HC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_HICREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_LC_LEN (29u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_LC_MSK (0x1fffffffu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.LC */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_LC_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_RESERVED_31_29_LEN (3u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_RESERVED_31_29_MSK (0x7u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_Bits.Reserved_31_29 */
#define IFX_LETH_PORT_MTL_Q4_MTL_TXQ4_LOCREDIT_RESERVED_31_29_OFF (29u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUNFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUNFIS_OFF (0u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIS_OFF (1u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_7_2 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.TXUIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_TXUIE_OFF (8u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.ABPSIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_ABPSIE_OFF (9u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_LEN (6u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_15_10 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_15_10_OFF (10u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOVFIS */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOVFIS_OFF (16u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_23_17 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_23_17_OFF (17u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_LEN (1u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_RXOIE */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_RXOIE_OFF (24u)

/** \brief Length for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_Bits.Reserved_31_25 */
#define IFX_LETH_PORT_MTL_Q4_MTL_Q4_INTERRUPT_CONTROL_STATUS_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.MAX_PKT_LENGTH */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_MAX_PKT_LENGTH_LEN (16u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.MAX_PKT_LENGTH */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_MAX_PKT_LENGTH_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.MAX_PKT_LENGTH */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_MAX_PKT_LENGTH_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.FW_DIS_EIN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_FW_DIS_EIN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.FW_DIS_EIN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_FW_DIS_EIN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.FW_DIS_EIN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_FW_DIS_EIN_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PYLD_CHKERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PYLD_CHKERR_FWEI_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PYLD_CHKERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PYLD_CHKERR_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PYLD_CHKERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PYLD_CHKERR_FWEI_OFF (17u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.IP_HDRERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_IP_HDRERR_FWEI_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.IP_HDRERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_IP_HDRERR_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.IP_HDRERR_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_IP_HDRERR_FWEI_OFF (18u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.GIANT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_GIANT_PKT_FWEI_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.GIANT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_GIANT_PKT_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.GIANT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_GIANT_PKT_FWEI_OFF (19u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_P2P_RUNT_PKT_FWEI_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_P2P_RUNT_PKT_FWEI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.P2P_RUNT_PKT_FWEI */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_P2P_RUNT_PKT_FWEI_OFF (20u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PBL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PBL_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PBL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PBL_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PBL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PBL_OFF (21u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PORT_SEL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PORT_SEL_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PORT_SEL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PORT_SEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.PORT_SEL */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_PORT_SEL_OFF (29u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.Q_CH_MAPPING_EN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Q_CH_MAPPING_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.Q_CH_MAPPING_EN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Q_CH_MAPPING_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Bits.Q_CH_MAPPING_EN */
#define IFX_LETH_BRIDGE_ETHBR_FWD_CTRL_REG_Q_CH_MAPPING_EN_OFF (31u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT0_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT0_LPBK_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT0_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT0_LPBK_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT0_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT0_LPBK_EN_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT1_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT1_LPBK_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT1_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT1_LPBK_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT1_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT1_LPBK_EN_OFF (1u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT2_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT2_LPBK_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT2_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT2_LPBK_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT2_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT2_LPBK_EN_OFF (2u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT3_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT3_LPBK_EN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT3_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT3_LPBK_EN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PORT3_LPBK_EN */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PORT3_LPBK_EN_OFF (3u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PTP_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PTP_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PTP_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PTP_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_LPBK_CTRL_REG_Bits.PTP_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_LPBK_CTRL_REG_PTP_PORT_NUM_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT0_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT0_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT0_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT1_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT1_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT1_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT2_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT2_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT2_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT3_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT3_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_Bits.RXC_FLUSH_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RXC_FLUSH_CTRL_REG_RXC_FLUSH_PORT3_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.FWD_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_FWD_EN_LEN (5u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.FWD_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_FWD_EN_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.FWD_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_FWD_EN_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.RXC_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_RXC_EN_LEN (8u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.RXC_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_RXC_EN_MSK (0xffu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.RXC_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_RXC_EN_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.TXQ_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_TXQ_EN_LEN (5u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.TXQ_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_TXQ_EN_MSK (0x1fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_Bits.TXQ_EN */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_CTRL_REG_TXQ_EN_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ0_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ0_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ0_MAP_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ1_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ1_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ1_MAP_OFF (4u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ2_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ2_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ2_MAP_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ3_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ3_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ3_MAP_OFF (12u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ4_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ4_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_Bits.TXQ4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_TXQ_MAP_TXQ4_MAP_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC0_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC0_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC0_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC0_MAP_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC1_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC1_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC1_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC1_MAP_OFF (4u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC2_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC2_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC2_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC2_MAP_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC3_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC3_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC3_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC3_MAP_OFF (12u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC4_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC4_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC4_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC4_MAP_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC5_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC5_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC5_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC5_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC5_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC5_MAP_OFF (20u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC6_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC6_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC6_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC6_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC6_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC6_MAP_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC7_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC7_MAP_LEN (4u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC7_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC7_MAP_MSK (0xfu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_Bits.RXC7_MAP */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_RXC_MAP_RXC7_MAP_OFF (28u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ0_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ0_FWD_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ0_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ0_FWD_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ0_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ0_FWD_PORT_NUM_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ1_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ1_FWD_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ1_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ1_FWD_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ1_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ1_FWD_PORT_NUM_OFF (4u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ2_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ2_FWD_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ2_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ2_FWD_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ2_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ2_FWD_PORT_NUM_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ3_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ3_FWD_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ3_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ3_FWD_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ3_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ3_FWD_PORT_NUM_OFF (12u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ4_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ4_FWD_PORT_NUM_LEN (2u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ4_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ4_FWD_PORT_NUM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_Bits.TXQ4_FWD_PORT_NUM */
#define IFX_LETH_BRIDGE_PORT_CTRL_MAP_FWD_PORT_MAP_TXQ4_FWD_PORT_NUM_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT0_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT0_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT0_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT1_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT1_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT2_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT2_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT2_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT3_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT3_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_Bits.TX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_TX_WRR_WEIGHTS_TX_WRR_PORT3_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT0_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT0_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT0 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT0_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT1_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT1_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT1 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT1_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT2_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT2_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT2 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT2_OFF (16u)

/** \brief Length for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT3_LEN (7u)

/** \brief Mask for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT3_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_Bits.RX_WRR_PORT3 */
#define IFX_LETH_BRIDGE_PORT_RX_WRR_WEIGHTS_RX_WRR_PORT3_OFF (24u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.Reserved_RCWE */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_RESERVED_RCWE_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.Reserved_RCWE */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_RESERVED_RCWE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.Reserved_RCWE */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_RESERVED_RCWE_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.SEEN */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_SEEN_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.SEEN */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_SEEN_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_Bits.SEEN */
#define IFX_LETH_BRIDGE_ETHBR_CSR_SW_CTRL_REG_SEEN_OFF (8u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MACIS_OFF (0u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MTLIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_0_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_0_MTLIS_OFF (1u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MACIS_OFF (2u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MTLIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_1_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_1_MTLIS_OFF (3u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MACIS_OFF (4u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MTLIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_2_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_2_MTLIS_OFF (5u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MACIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MACIS_OFF (6u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MTLIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.Port_3_MTLIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_PORT_3_MTLIS_OFF (7u)

/** \brief Length for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.DMAIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_DMAIS_LEN (1u)

/** \brief Mask for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.DMAIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_DMAIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_Bits.DMAIS */
#define IFX_LETH_BRIDGE_ETHBR_INTR_STATUS_REG_DMAIS_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.SWR */
#define IFX_LETH_DMA_MODE_SWR_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.SWR */
#define IFX_LETH_DMA_MODE_SWR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.SWR */
#define IFX_LETH_DMA_MODE_SWR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_DA */
#define IFX_LETH_DMA_MODE_RESERVED_DA_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_DA */
#define IFX_LETH_DMA_MODE_RESERVED_DA_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_DA */
#define IFX_LETH_DMA_MODE_RESERVED_DA_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.TAA */
#define IFX_LETH_DMA_MODE_TAA_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.TAA */
#define IFX_LETH_DMA_MODE_TAA_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.TAA */
#define IFX_LETH_DMA_MODE_TAA_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_7_5 */
#define IFX_LETH_DMA_MODE_RESERVED_7_5_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_7_5 */
#define IFX_LETH_DMA_MODE_RESERVED_7_5_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_7_5 */
#define IFX_LETH_DMA_MODE_RESERVED_7_5_OFF (5u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.DSPW */
#define IFX_LETH_DMA_MODE_DSPW_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.DSPW */
#define IFX_LETH_DMA_MODE_DSPW_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.DSPW */
#define IFX_LETH_DMA_MODE_DSPW_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_ARBC */
#define IFX_LETH_DMA_MODE_RESERVED_ARBC_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_ARBC */
#define IFX_LETH_DMA_MODE_RESERVED_ARBC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_ARBC */
#define IFX_LETH_DMA_MODE_RESERVED_ARBC_OFF (9u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_SCSW */
#define IFX_LETH_DMA_MODE_RESERVED_SCSW_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_SCSW */
#define IFX_LETH_DMA_MODE_RESERVED_SCSW_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_SCSW */
#define IFX_LETH_DMA_MODE_RESERVED_SCSW_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.TXPR */
#define IFX_LETH_DMA_MODE_TXPR_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.TXPR */
#define IFX_LETH_DMA_MODE_TXPR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.TXPR */
#define IFX_LETH_DMA_MODE_TXPR_OFF (11u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_PR */
#define IFX_LETH_DMA_MODE_RESERVED_PR_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_PR */
#define IFX_LETH_DMA_MODE_RESERVED_PR_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_PR */
#define IFX_LETH_DMA_MODE_RESERVED_PR_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_15 */
#define IFX_LETH_DMA_MODE_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_15 */
#define IFX_LETH_DMA_MODE_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_15 */
#define IFX_LETH_DMA_MODE_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.INTM */
#define IFX_LETH_DMA_MODE_INTM_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.INTM */
#define IFX_LETH_DMA_MODE_INTM_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.INTM */
#define IFX_LETH_DMA_MODE_INTM_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_18 */
#define IFX_LETH_DMA_MODE_RESERVED_18_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_18 */
#define IFX_LETH_DMA_MODE_RESERVED_18_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_18 */
#define IFX_LETH_DMA_MODE_RESERVED_18_OFF (18u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_DCHE */
#define IFX_LETH_DMA_MODE_RESERVED_DCHE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_DCHE */
#define IFX_LETH_DMA_MODE_RESERVED_DCHE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_DCHE */
#define IFX_LETH_DMA_MODE_RESERVED_DCHE_OFF (19u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_TNDF */
#define IFX_LETH_DMA_MODE_RESERVED_TNDF_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_TNDF */
#define IFX_LETH_DMA_MODE_RESERVED_TNDF_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_TNDF */
#define IFX_LETH_DMA_MODE_RESERVED_TNDF_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_RNDF */
#define IFX_LETH_DMA_MODE_RESERVED_RNDF_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_RNDF */
#define IFX_LETH_DMA_MODE_RESERVED_RNDF_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_RNDF */
#define IFX_LETH_DMA_MODE_RESERVED_RNDF_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_MODE_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_MODE_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_MODE_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_MODE_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_MODE_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_MODE_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.FB */
#define IFX_LETH_DMA_SYSBUS_MODE_FB_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.FB */
#define IFX_LETH_DMA_SYSBUS_MODE_FB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.FB */
#define IFX_LETH_DMA_SYSBUS_MODE_FB_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN4_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN4_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN4 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN4_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN8_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN8_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN8 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN8_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN16_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN16_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN16 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN16_OFF (3u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN32_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN32_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN32 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN32_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN64_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN64_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN64 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN64_OFF (5u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN128_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN128_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN128 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN128_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN256_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN256_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.BLEN256 */
#define IFX_LETH_DMA_SYSBUS_MODE_BLEN256_OFF (7u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_9_8 */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_9_8_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_9_8 */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_9_8_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_9_8 */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_9_8_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_LETH_DMA_SYSBUS_MODE_AALE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_LETH_DMA_SYSBUS_MODE_AALE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AALE */
#define IFX_LETH_DMA_SYSBUS_MODE_AALE_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_EAME */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_EAME_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_EAME */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_EAME_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_EAME */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_EAME_OFF (11u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_LETH_DMA_SYSBUS_MODE_AAL_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_LETH_DMA_SYSBUS_MODE_AAL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.AAL */
#define IFX_LETH_DMA_SYSBUS_MODE_AAL_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_LETH_DMA_SYSBUS_MODE_ONEKBBE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_LETH_DMA_SYSBUS_MODE_ONEKBBE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.ONEKBBE */
#define IFX_LETH_DMA_SYSBUS_MODE_ONEKBBE_OFF (13u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_MB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_MB_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_MB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_MB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_MB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_MB_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_RB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_RB_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_RB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_RB_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_RB */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_RB_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_RD_OSR_LMT_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_RD_OSR_LMT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.RD_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_RD_OSR_LMT_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_23_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_23_Y_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_23_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_23_Y_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_23_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_23_Y_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_WR_OSR_LMT_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_WR_OSR_LMT_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.WR_OSR_LMT */
#define IFX_LETH_DMA_SYSBUS_MODE_WR_OSR_LMT_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_29_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_29_Y_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_29_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_29_Y_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_29_y */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_29_Y_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_LPI_XIT_PKT */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_LPI_XIT_PKT_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_LPI_XIT_PKT */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_LPI_XIT_PKT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.Reserved_LPI_XIT_PKT */
#define IFX_LETH_DMA_SYSBUS_MODE_RESERVED_LPI_XIT_PKT_OFF (30u)

/** \brief Length for Ifx_LETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_LETH_DMA_SYSBUS_MODE_EN_LPI_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_LETH_DMA_SYSBUS_MODE_EN_LPI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_SYSBUS_MODE_Bits.EN_LPI */
#define IFX_LETH_DMA_SYSBUS_MODE_EN_LPI_OFF (31u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC0IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC0IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC0IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC0IS_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC1IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC1IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC1IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC1IS_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC2IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC2IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC2IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC2IS_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC3IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC3IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC3IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC3IS_OFF (3u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC4IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC4IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC4IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC4IS_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC5IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC5IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC5IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC5IS_OFF (5u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC6IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC6IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC6IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC6IS_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC7IS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC7IS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.DC7IS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_DC7IS_OFF (7u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MTLIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MTLIS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MTLIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MTLIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MTLIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MTLIS_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MACIS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MACIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_MACIS */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_MACIS_OFF (17u)

/** \brief Length for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_31_18_LEN (14u)

/** \brief Mask for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_31_18_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_DMA_INTERRUPT_STATUS_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_INTERRUPT_STATUS_RESERVED_31_18_OFF (18u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXWHSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXWHSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXWHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXWHSTS_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXRHSTS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXRHSTS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.AXRHSTS */
#define IFX_LETH_DMA_DEBUG_STATUS0_AXRHSTS_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.Reserved_7_2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RESERVED_7_2_LEN (6u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.Reserved_7_2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RESERVED_7_2_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.Reserved_7_2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RESERVED_7_2_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS0_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS0_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS0_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS0_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS0_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS0 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS0_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS1_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS1_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS1_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS1_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS1_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS1 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS1_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS2_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS2_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.RPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_RPS2_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS2_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS2_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS0_Bits.TPS2 */
#define IFX_LETH_DMA_DEBUG_STATUS0_TPS2_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS3_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS3_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS3_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS3_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS3_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS3 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS3_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS4_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS4_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS4_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS4_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS4_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS4 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS4_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS5_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS5_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS5_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS5_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS5_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS5 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS5_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS6_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS6_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.RPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_RPS6_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS6_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS6_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS1_Bits.TPS6 */
#define IFX_LETH_DMA_DEBUG_STATUS1_TPS6_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.RPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RPS7_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.RPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RPS7_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.RPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RPS7_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.TPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_TPS7_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.TPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_TPS7_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.TPS7 */
#define IFX_LETH_DMA_DEBUG_STATUS2_TPS7_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.Reserved_31_8 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RESERVED_31_8_LEN (24u)

/** \brief Mask for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.Reserved_31_8 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RESERVED_31_8_MSK (0xffffffu)

/** \brief Offset for Ifx_LETH_DMA_DEBUG_STATUS2_Bits.Reserved_31_8 */
#define IFX_LETH_DMA_DEBUG_STATUS2_RESERVED_31_8_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TDRD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TDRD_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TEC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TEC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TEC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TEC_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TED_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TED_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.TED */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_TED_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THC */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THC_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.THD */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_THD_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_31_22_LEN (10u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_31_22_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_AXI4_TX_AR_ACE_CONTROL_RESERVED_31_22_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDWD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDWD_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPC_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RPD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RPD_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHC_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RHD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RHD_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_23_22 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_23_22_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_23_22 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_23_22_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_23_22 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_23_22_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDC */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDC_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.RDD */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RDD_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_31_30 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_31_30_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_31_30 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_31_30_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_Bits.Reserved_31_30 */
#define IFX_LETH_DMA_AXI4_RX_AW_ACE_CONTROL_RESERVED_31_30_OFF (30u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.TDWD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_TDWD_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_7_6_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_7_6_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_7_6 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_7_6_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRC_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRC_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRC */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRC_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRD_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRD_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDRD */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDRD_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDP_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDP_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.RDP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RDP_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_19 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_19_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_19 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_19_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_19 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_19_OFF (19u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_WRP_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_WRP_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.WRP */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_WRP_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_31_23 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_31_23_LEN (9u)

/** \brief Mask for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_31_23 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_31_23_MSK (0x1ffu)

/** \brief Offset for Ifx_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_Bits.Reserved_31_23 */
#define IFX_LETH_DMA_AXI4_TXRX_AWAR_ACE_CONTROL_RESERVED_31_23_OFF (23u)

/** \brief Length for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.LPIEI */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_LPIEI_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.Reserved_31_4 */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_RESERVED_31_4_LEN (28u)

/** \brief Mask for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.Reserved_31_4 */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_RESERVED_31_4_MSK (0xfffffffu)

/** \brief Offset for Ifx_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_Bits.Reserved_31_4 */
#define IFX_LETH_DMA_AXI_LPI_ENTRY_INTERVAL_RESERVED_31_4_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_MSS */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_MSS_LEN (14u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_MSS */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_MSS_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_MSS */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_MSS_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_15_14_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_15_14_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_15_14 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_15_14_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_LETH_DMA_CH_CONTROL_PBLX8_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_LETH_DMA_CH_CONTROL_PBLX8_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.PBLx8 */
#define IFX_LETH_DMA_CH_CONTROL_PBLX8_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_17 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_17_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_17 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_17_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_17 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_17_OFF (17u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_LETH_DMA_CH_CONTROL_DSL_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_LETH_DMA_CH_CONTROL_DSL_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.DSL */
#define IFX_LETH_DMA_CH_CONTROL_DSL_OFF (18u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_23_21_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_23_21_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_23_21 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_23_21_OFF (21u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_LETH_DMA_CH_CONTROL_SPH_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_LETH_DMA_CH_CONTROL_SPH_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.SPH */
#define IFX_LETH_DMA_CH_CONTROL_SPH_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_31_25 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_31_25_LEN (7u)

/** \brief Mask for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_31_25 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_31_25_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_DMA_CH_CONTROL_Bits.Reserved_31_25 */
#define IFX_LETH_DMA_CH_CONTROL_RESERVED_31_25_OFF (25u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_LETH_DMA_CH_TX_CONTROL_ST_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_LETH_DMA_CH_TX_CONTROL_ST_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.ST */
#define IFX_LETH_DMA_CH_TX_CONTROL_ST_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TCW */
#define IFX_LETH_DMA_CH_TX_CONTROL_TCW_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TCW */
#define IFX_LETH_DMA_CH_TX_CONTROL_TCW_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TCW */
#define IFX_LETH_DMA_CH_TX_CONTROL_TCW_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.OSF */
#define IFX_LETH_DMA_CH_TX_CONTROL_OSF_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.OSF */
#define IFX_LETH_DMA_CH_TX_CONTROL_OSF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.OSF */
#define IFX_LETH_DMA_CH_TX_CONTROL_OSF_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_11_5 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_11_5_LEN (7u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_11_5 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_11_5_MSK (0x7fu)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_11_5 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_11_5_OFF (5u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE_MODE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_MODE_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE_MODE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_MODE_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TSE_MODE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TSE_MODE_OFF (13u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.IPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_IPBL_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.IPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_IPBL_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.IPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_IPBL_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_TXPBL_LEN (6u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_TXPBL_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TxPBL */
#define IFX_LETH_DMA_CH_TX_CONTROL_TXPBL_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_ETIC */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_ETIC_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_ETIC */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_ETIC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_ETIC */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_ETIC_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_23_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_23_OFF (23u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_LETH_DMA_CH_TX_CONTROL_TQOS_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_LETH_DMA_CH_TX_CONTROL_TQOS_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.TQOS */
#define IFX_LETH_DMA_CH_TX_CONTROL_TQOS_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_EDSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_EDSE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_EDSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_EDSE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_EDSE */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_EDSE_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TFSEL */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TFSEL_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TFSEL */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TFSEL_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_TFSEL */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_TFSEL_OFF (29u)

/** \brief Length for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_31 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_31_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_31 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_31_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_TX_CONTROL_Bits.Reserved_31 */
#define IFX_LETH_DMA_CH_TX_CONTROL_RESERVED_31_OFF (31u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_LETH_DMA_CH_RX_CONTROL_SR_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_LETH_DMA_CH_RX_CONTROL_SR_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.SR */
#define IFX_LETH_DMA_CH_RX_CONTROL_SR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_x_0 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_X_0_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_x_0 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_X_0_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_x_0 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_X_0_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_13_y */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_13_Y_LEN (12u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_13_y */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_13_Y_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RBSZ_13_y */
#define IFX_LETH_DMA_CH_RX_CONTROL_RBSZ_13_Y_OFF (3u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_15 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_15_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_15 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_15_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_15 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_15_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_LETH_DMA_CH_RX_CONTROL_RXPBL_LEN (6u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_LETH_DMA_CH_RX_CONTROL_RXPBL_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RxPBL */
#define IFX_LETH_DMA_CH_RX_CONTROL_RXPBL_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_ERIC */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_ERIC_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_ERIC */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_ERIC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_ERIC */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_ERIC_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_23_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_23_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_23 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_23_OFF (23u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_LETH_DMA_CH_RX_CONTROL_RQOS_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_LETH_DMA_CH_RX_CONTROL_RQOS_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RQOS */
#define IFX_LETH_DMA_CH_RX_CONTROL_RQOS_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_30_28 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_30_28_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_30_28 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_30_28_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.Reserved_30_28 */
#define IFX_LETH_DMA_CH_RX_CONTROL_RESERVED_30_28_OFF (28u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_LETH_DMA_CH_RX_CONTROL_RPF_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_LETH_DMA_CH_RX_CONTROL_RPF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL_Bits.RPF */
#define IFX_LETH_DMA_CH_RX_CONTROL_RPF_OFF (31u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_RESERVED_LSB_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_RESERVED_LSB_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_RESERVED_LSB_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.TDESLA */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_TDESLA_LEN (30u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.TDESLA */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_TDESLA_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_LIST_ADDRESS_Bits.TDESLA */
#define IFX_LETH_DMA_CH_TXDESC_LIST_ADDRESS_TDESLA_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RESERVED_LSB_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RESERVED_LSB_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RESERVED_LSB_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.RDESLA */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RDESLA_LEN (30u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.RDESLA */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RDESLA_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RXDESC_LIST_ADDRESS_Bits.RDESLA */
#define IFX_LETH_DMA_CH_RXDESC_LIST_ADDRESS_RDESLA_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_RESERVED_LSB_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_RESERVED_LSB_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_RESERVED_LSB_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.TDTP */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_TDTP_LEN (30u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.TDTP */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_TDTP_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_TAIL_POINTER_Bits.TDTP */
#define IFX_LETH_DMA_CH_TXDESC_TAIL_POINTER_TDTP_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RESERVED_LSB_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RESERVED_LSB_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.Reserved_LSb */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RESERVED_LSB_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.RDTP */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RDTP_LEN (30u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.RDTP */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RDTP_MSK (0x3fffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RXDESC_TAIL_POINTER_Bits.RDTP */
#define IFX_LETH_DMA_CH_RXDESC_TAIL_POINTER_RDTP_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.TDRL */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_TDRL_LEN (10u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.TDRL */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_TDRL_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.TDRL */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_TDRL_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.Reserved_31_10 */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_RESERVED_31_10_LEN (22u)

/** \brief Mask for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.Reserved_31_10 */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_RESERVED_31_10_MSK (0x3fffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_TXDESC_RING_LENGTH_Bits.Reserved_31_10 */
#define IFX_LETH_DMA_CH_TXDESC_RING_LENGTH_RESERVED_31_10_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RDRL_LEN (10u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RDRL_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.RDRL */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RDRL_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_x_10 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_X_10_LEN (6u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_x_10 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_X_10_MSK (0x3fu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_x_10 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_X_10_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_LETH_DMA_CH_RX_CONTROL2_ARBS_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_LETH_DMA_CH_RX_CONTROL2_ARBS_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.ARBS */
#define IFX_LETH_DMA_CH_RX_CONTROL2_ARBS_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_31_24_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_31_24_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_CONTROL2_Bits.Reserved_31_24 */
#define IFX_LETH_DMA_CH_RX_CONTROL2_RESERVED_31_24_OFF (24u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TIE_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TXSE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TXSE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TXSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TXSE_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TBUE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TBUE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.TBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_TBUE_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_5_3_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_5_3_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_5_3_OFF (3u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RIE_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RBUE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RBUE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RBUE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RBUE_OFF (7u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RSE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RSE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RSE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RSE_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RWTE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RWTE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RWTE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RWTE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.RWTE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RWTE_OFF (9u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ETIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ETIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ETIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ETIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ETIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ETIE_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ERIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ERIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ERIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ERIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.ERIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_ERIE_OFF (11u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_FBEE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_FBEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.FBEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_FBEE_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_CDEE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_CDEE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.CDEE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_CDEE_OFF (13u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_AIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_AIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.AIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_AIE_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_NIE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_NIE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.NIE */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_NIE_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_INTERRUPT_ENABLE_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_INTERRUPT_ENABLE_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWT */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWT_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_15_8_LEN (8u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_15_8_MSK (0xffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_15_8 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_15_8_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.RWTU */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RWTU_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_31_18_LEN (14u)

/** \brief Mask for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_31_18_MSK (0x3fffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_Bits.Reserved_31_18 */
#define IFX_LETH_DMA_CH_RX_INTERRUPT_WATCHDOG_TIMER_RESERVED_31_18_OFF (18u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ESC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ESC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.ASC */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_ASC_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_3_2 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_3_2_LEN (2u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_3_2 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_3_2_MSK (0x3u)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_3_2 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_3_2_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.SIV */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_SIV_LEN (12u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.SIV */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_SIV_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.SIV */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_SIV_OFF (4u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.RSN */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RSN_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_31_20_LEN (12u)

/** \brief Mask for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_31_20_MSK (0xfffu)

/** \brief Offset for Ifx_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_Bits.Reserved_31_20 */
#define IFX_LETH_DMA_CH_SLOT_FUNCTION_CONTROL_STATUS_RESERVED_31_20_OFF (20u)

/** \brief Length for Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC_Bits.CURTDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXDESC_CURTDESAPTR_LEN (32u)

/** \brief Mask for Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC_Bits.CURTDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXDESC_CURTDESAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_CURRENT_APP_TXDESC_Bits.CURTDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXDESC_CURTDESAPTR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC_Bits.CURRDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXDESC_CURRDESAPTR_LEN (32u)

/** \brief Mask for Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC_Bits.CURRDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXDESC_CURRDESAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_CURRENT_APP_RXDESC_Bits.CURRDESAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXDESC_CURRDESAPTR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits.CURTBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXBUFFER_CURTBUFAPTR_LEN (32u)

/** \brief Mask for Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits.CURTBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXBUFFER_CURTBUFAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_CURRENT_APP_TXBUFFER_Bits.CURTBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_TXBUFFER_CURTBUFAPTR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits.CURRBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXBUFFER_CURRBUFAPTR_LEN (32u)

/** \brief Mask for Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits.CURRBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXBUFFER_CURRBUFAPTR_MSK (0xffffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_CURRENT_APP_RXBUFFER_Bits.CURRBUFAPTR */
#define IFX_LETH_DMA_CH_CURRENT_APP_RXBUFFER_CURRBUFAPTR_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.TI */
#define IFX_LETH_DMA_CH_STATUS_TI_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.TI */
#define IFX_LETH_DMA_CH_STATUS_TI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.TI */
#define IFX_LETH_DMA_CH_STATUS_TI_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_LETH_DMA_CH_STATUS_TPS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_LETH_DMA_CH_STATUS_TPS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.TPS */
#define IFX_LETH_DMA_CH_STATUS_TPS_OFF (1u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_LETH_DMA_CH_STATUS_TBU_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_LETH_DMA_CH_STATUS_TBU_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.TBU */
#define IFX_LETH_DMA_CH_STATUS_TBU_OFF (2u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_5_3_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_5_3_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_5_3 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_5_3_OFF (3u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.RI */
#define IFX_LETH_DMA_CH_STATUS_RI_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.RI */
#define IFX_LETH_DMA_CH_STATUS_RI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.RI */
#define IFX_LETH_DMA_CH_STATUS_RI_OFF (6u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_LETH_DMA_CH_STATUS_RBU_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_LETH_DMA_CH_STATUS_RBU_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.RBU */
#define IFX_LETH_DMA_CH_STATUS_RBU_OFF (7u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_LETH_DMA_CH_STATUS_RPS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_LETH_DMA_CH_STATUS_RPS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.RPS */
#define IFX_LETH_DMA_CH_STATUS_RPS_OFF (8u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.RWT */
#define IFX_LETH_DMA_CH_STATUS_RWT_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.RWT */
#define IFX_LETH_DMA_CH_STATUS_RWT_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.RWT */
#define IFX_LETH_DMA_CH_STATUS_RWT_OFF (9u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.ETI */
#define IFX_LETH_DMA_CH_STATUS_ETI_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.ETI */
#define IFX_LETH_DMA_CH_STATUS_ETI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.ETI */
#define IFX_LETH_DMA_CH_STATUS_ETI_OFF (10u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.ERI */
#define IFX_LETH_DMA_CH_STATUS_ERI_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.ERI */
#define IFX_LETH_DMA_CH_STATUS_ERI_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.ERI */
#define IFX_LETH_DMA_CH_STATUS_ERI_OFF (11u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_LETH_DMA_CH_STATUS_FBE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_LETH_DMA_CH_STATUS_FBE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.FBE */
#define IFX_LETH_DMA_CH_STATUS_FBE_OFF (12u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_LETH_DMA_CH_STATUS_CDE_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_LETH_DMA_CH_STATUS_CDE_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.CDE */
#define IFX_LETH_DMA_CH_STATUS_CDE_OFF (13u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_LETH_DMA_CH_STATUS_AIS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_LETH_DMA_CH_STATUS_AIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.AIS */
#define IFX_LETH_DMA_CH_STATUS_AIS_OFF (14u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_LETH_DMA_CH_STATUS_NIS_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_LETH_DMA_CH_STATUS_NIS_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.NIS */
#define IFX_LETH_DMA_CH_STATUS_NIS_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_LETH_DMA_CH_STATUS_TEB_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_LETH_DMA_CH_STATUS_TEB_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.TEB */
#define IFX_LETH_DMA_CH_STATUS_TEB_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.REB */
#define IFX_LETH_DMA_CH_STATUS_REB_LEN (3u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.REB */
#define IFX_LETH_DMA_CH_STATUS_REB_MSK (0x7u)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.REB */
#define IFX_LETH_DMA_CH_STATUS_REB_OFF (19u)

/** \brief Length for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_31_22_LEN (10u)

/** \brief Mask for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_31_22_MSK (0x3ffu)

/** \brief Offset for Ifx_LETH_DMA_CH_STATUS_Bits.Reserved_31_22 */
#define IFX_LETH_DMA_CH_STATUS_RESERVED_31_22_OFF (22u)

/** \brief Length for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFC */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFC_LEN (11u)

/** \brief Mask for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFC */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFC_MSK (0x7ffu)

/** \brief Offset for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFC */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_14_11 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_14_11_LEN (4u)

/** \brief Mask for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_14_11 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_14_11_MSK (0xfu)

/** \brief Offset for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_14_11 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_14_11_OFF (11u)

/** \brief Length for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFCO */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFCO_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFCO */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFCO_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.MFCO */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_MFCO_OFF (15u)

/** \brief Length for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_31_16_LEN (16u)

/** \brief Mask for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_31_16_MSK (0xffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_MISS_FRAME_CNT_Bits.Reserved_31_16 */
#define IFX_LETH_DMA_CH_MISS_FRAME_CNT_RESERVED_31_16_OFF (16u)

/** \brief Length for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPAC */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPAC_LEN (31u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPAC */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPAC_MSK (0x7fffffffu)

/** \brief Offset for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPAC */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPAC_OFF (0u)

/** \brief Length for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPACOF */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPACOF_LEN (1u)

/** \brief Mask for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPACOF */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPACOF_MSK (0x1u)

/** \brief Offset for Ifx_LETH_DMA_CH_RXP_ACCEPT_CNT_Bits.RXPACOF */
#define IFX_LETH_DMA_CH_RXP_ACCEPT_CNT_RXPACOF_OFF (31u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXLETH_BF_H */
