# RISCV_3-stage_Pipelined_Processor_with_UART
Implemented a 3-stage pipeline RISCV Processor with integrated Control Status Registers for interrupt handling and UART for serial communication

Coded in Vivado using System Verilog
