0.6
2019.2
Nov  6 2019
21:42:20
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_A.v,1687511470,systemVerilog,,,,AESL_automem_A,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/AESL_automem_addr.v,1687511470,systemVerilog,,,,AESL_automem_addr,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/ip/xil_defaultlib/loop_imperfect_ap_fadd_8_full_dsp_32.vhd,1687511503,vhdl,,,,loop_imperfect_ap_fadd_8_full_dsp_32,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/ip/xil_defaultlib/loop_imperfect_ap_fmul_4_max_dsp_32.vhd,1687511508,vhdl,,,,loop_imperfect_ap_fmul_4_max_dsp_32,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.autotb.v,1687511470,systemVerilog,,,,apatb_loop_imperfect_top,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect.v,1687511318,systemVerilog,,,,loop_imperfect,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_fabkb.v,1687511319,systemVerilog,,,,loop_imperfect_fabkb,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/dynamatic/getTanhDouble/proj_loop_imperfect/solution1/sim/verilog/loop_imperfect_fmcud.v,1687511319,systemVerilog,,,,loop_imperfect_fmcud,/home/dynamatic/opt/xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
