module alu_4bit(
    input [3:0] a,
    input [3:0] b,
    input [1:0] sel,
    output reg [3:0] result
);

always @(*) begin
    case(sel)
        2'b00: result = a + b; // Addition
        2'b01: result = a - b; // Subtraction
        2'b10: result = a & b; // AND
        2'b11: result = a | b; // OR
    endcase
end

endmodule
