$comment
	File created using the following command:
		vcd file aula5.msim.vcd -direction
$end
$date
	Tue Mar 19 00:04:08 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula5_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [11] $end
$var wire 1 9 Palavra_Controle [10] $end
$var wire 1 : Palavra_Controle [9] $end
$var wire 1 ; Palavra_Controle [8] $end
$var wire 1 < Palavra_Controle [7] $end
$var wire 1 = Palavra_Controle [6] $end
$var wire 1 > Palavra_Controle [5] $end
$var wire 1 ? Palavra_Controle [4] $end
$var wire 1 @ Palavra_Controle [3] $end
$var wire 1 A Palavra_Controle [2] $end
$var wire 1 B Palavra_Controle [1] $end
$var wire 1 C Palavra_Controle [0] $end
$var wire 1 D PC_OUT [8] $end
$var wire 1 E PC_OUT [7] $end
$var wire 1 F PC_OUT [6] $end
$var wire 1 G PC_OUT [5] $end
$var wire 1 H PC_OUT [4] $end
$var wire 1 I PC_OUT [3] $end
$var wire 1 J PC_OUT [2] $end
$var wire 1 K PC_OUT [1] $end
$var wire 1 L PC_OUT [0] $end
$var wire 1 M SW [9] $end
$var wire 1 N SW [8] $end
$var wire 1 O SW [7] $end
$var wire 1 P SW [6] $end
$var wire 1 Q SW [5] $end
$var wire 1 R SW [4] $end
$var wire 1 S SW [3] $end
$var wire 1 T SW [2] $end
$var wire 1 U SW [1] $end
$var wire 1 V SW [0] $end

$scope module i1 $end
$var wire 1 W gnd $end
$var wire 1 X vcc $end
$var wire 1 Y unknown $end
$var wire 1 Z devoe $end
$var wire 1 [ devclrn $end
$var wire 1 \ devpor $end
$var wire 1 ] ww_devoe $end
$var wire 1 ^ ww_devclrn $end
$var wire 1 _ ww_devpor $end
$var wire 1 ` ww_CLOCK_50 $end
$var wire 1 a ww_KEY [3] $end
$var wire 1 b ww_KEY [2] $end
$var wire 1 c ww_KEY [1] $end
$var wire 1 d ww_KEY [0] $end
$var wire 1 e ww_SW [9] $end
$var wire 1 f ww_SW [8] $end
$var wire 1 g ww_SW [7] $end
$var wire 1 h ww_SW [6] $end
$var wire 1 i ww_SW [5] $end
$var wire 1 j ww_SW [4] $end
$var wire 1 k ww_SW [3] $end
$var wire 1 l ww_SW [2] $end
$var wire 1 m ww_SW [1] $end
$var wire 1 n ww_SW [0] $end
$var wire 1 o ww_PC_OUT [8] $end
$var wire 1 p ww_PC_OUT [7] $end
$var wire 1 q ww_PC_OUT [6] $end
$var wire 1 r ww_PC_OUT [5] $end
$var wire 1 s ww_PC_OUT [4] $end
$var wire 1 t ww_PC_OUT [3] $end
$var wire 1 u ww_PC_OUT [2] $end
$var wire 1 v ww_PC_OUT [1] $end
$var wire 1 w ww_PC_OUT [0] $end
$var wire 1 x ww_LEDR [9] $end
$var wire 1 y ww_LEDR [8] $end
$var wire 1 z ww_LEDR [7] $end
$var wire 1 { ww_LEDR [6] $end
$var wire 1 | ww_LEDR [5] $end
$var wire 1 } ww_LEDR [4] $end
$var wire 1 ~ ww_LEDR [3] $end
$var wire 1 !! ww_LEDR [2] $end
$var wire 1 "! ww_LEDR [1] $end
$var wire 1 #! ww_LEDR [0] $end
$var wire 1 $! ww_Palavra_Controle [11] $end
$var wire 1 %! ww_Palavra_Controle [10] $end
$var wire 1 &! ww_Palavra_Controle [9] $end
$var wire 1 '! ww_Palavra_Controle [8] $end
$var wire 1 (! ww_Palavra_Controle [7] $end
$var wire 1 )! ww_Palavra_Controle [6] $end
$var wire 1 *! ww_Palavra_Controle [5] $end
$var wire 1 +! ww_Palavra_Controle [4] $end
$var wire 1 ,! ww_Palavra_Controle [3] $end
$var wire 1 -! ww_Palavra_Controle [2] $end
$var wire 1 .! ww_Palavra_Controle [1] $end
$var wire 1 /! ww_Palavra_Controle [0] $end
$var wire 1 0! ww_EntradaB_ULA [7] $end
$var wire 1 1! ww_EntradaB_ULA [6] $end
$var wire 1 2! ww_EntradaB_ULA [5] $end
$var wire 1 3! ww_EntradaB_ULA [4] $end
$var wire 1 4! ww_EntradaB_ULA [3] $end
$var wire 1 5! ww_EntradaB_ULA [2] $end
$var wire 1 6! ww_EntradaB_ULA [1] $end
$var wire 1 7! ww_EntradaB_ULA [0] $end
$var wire 1 8! \CLOCK_50~input_o\ $end
$var wire 1 9! \KEY[1]~input_o\ $end
$var wire 1 :! \KEY[2]~input_o\ $end
$var wire 1 ;! \KEY[3]~input_o\ $end
$var wire 1 <! \SW[0]~input_o\ $end
$var wire 1 =! \SW[1]~input_o\ $end
$var wire 1 >! \SW[2]~input_o\ $end
$var wire 1 ?! \SW[3]~input_o\ $end
$var wire 1 @! \SW[4]~input_o\ $end
$var wire 1 A! \SW[5]~input_o\ $end
$var wire 1 B! \SW[6]~input_o\ $end
$var wire 1 C! \SW[7]~input_o\ $end
$var wire 1 D! \SW[8]~input_o\ $end
$var wire 1 E! \SW[9]~input_o\ $end
$var wire 1 F! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 G! \KEY[0]~input_o\ $end
$var wire 1 H! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 I! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 J! \PC|DOUT[0]~DUPLICATE_q\ $end
$var wire 1 K! \incrementaPC|Add0~2\ $end
$var wire 1 L! \incrementaPC|Add0~6\ $end
$var wire 1 M! \incrementaPC|Add0~10\ $end
$var wire 1 N! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 O! \Decodificador|Equal5~1_combout\ $end
$var wire 1 P! \ROM1|memROM~6_combout\ $end
$var wire 1 Q! \incrementaPC|Add0~14\ $end
$var wire 1 R! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 S! \ROM1|memROM~2_combout\ $end
$var wire 1 T! \ROM1|memROM~4_combout\ $end
$var wire 1 U! \Decodificador|saida~7_combout\ $end
$var wire 1 V! \MUX2|saida_MUX[4]~5_combout\ $end
$var wire 1 W! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 X! \incrementaPC|Add0~18\ $end
$var wire 1 Y! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 Z! \MUX2|saida_MUX[5]~6_combout\ $end
$var wire 1 [! \PC|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 \! \incrementaPC|Add0~22\ $end
$var wire 1 ]! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 ^! \MUX2|saida_MUX[6]~7_combout\ $end
$var wire 1 _! \ROM1|memROM~3_combout\ $end
$var wire 1 `! \ROM1|memROM~7_combout\ $end
$var wire 1 a! \ROM1|memROM~8_combout\ $end
$var wire 1 b! \ROM1|memROM~9_combout\ $end
$var wire 1 c! \Decodificador|saida[4]~1_combout\ $end
$var wire 1 d! \Decodificador|saida~8_combout\ $end
$var wire 1 e! \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 f! \ULA1|saida[5]~5_combout\ $end
$var wire 1 g! \Decodificador|saida[5]~3_combout\ $end
$var wire 1 h! \ROM1|memROM~12_combout\ $end
$var wire 1 i! \ROM1|memROM~10_combout\ $end
$var wire 1 j! \RAM1|ram~165_combout\ $end
$var wire 1 k! \Decodificador|Equal5~0_combout\ $end
$var wire 1 l! \RAM1|ram~167_combout\ $end
$var wire 1 m! \RAM1|ram~22_q\ $end
$var wire 1 n! \ROM1|memROM~11_combout\ $end
$var wire 1 o! \RAM1|ram~158_combout\ $end
$var wire 1 p! \RAM1|ram~166_combout\ $end
$var wire 1 q! \RAM1|ram~38_q\ $end
$var wire 1 r! \RAM1|ram~157_combout\ $end
$var wire 1 s! \RAM1|ram~159_combout\ $end
$var wire 1 t! \ROM1|memROM~17_combout\ $end
$var wire 1 u! \REGA|DOUT[5]~DUPLICATE_q\ $end
$var wire 1 v! \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 w! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 x! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 y! \ROM1|memROM~16_combout\ $end
$var wire 1 z! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 {! \ROM1|memROM~15_combout\ $end
$var wire 1 |! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 }! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 ~! \ROM1|memROM~14_combout\ $end
$var wire 1 !" \ULA1|Add1~34_cout\ $end
$var wire 1 "" \ULA1|Add1~1_sumout\ $end
$var wire 1 #" \ULA1|saida[0]~0_combout\ $end
$var wire 1 $" \RAM1|ram~33_q\ $end
$var wire 1 %" \RAM1|ram~17_q\ $end
$var wire 1 &" \RAM1|ram~145_combout\ $end
$var wire 1 '" \RAM1|ram~146_combout\ $end
$var wire 1 (" \ULA1|Add1~2\ $end
$var wire 1 )" \ULA1|Add1~5_sumout\ $end
$var wire 1 *" \ULA1|saida[1]~1_combout\ $end
$var wire 1 +" \RAM1|ram~18_q\ $end
$var wire 1 ," \RAM1|ram~148_combout\ $end
$var wire 1 -" \RAM1|ram~34_q\ $end
$var wire 1 ." \RAM1|ram~147_combout\ $end
$var wire 1 /" \RAM1|ram~149_combout\ $end
$var wire 1 0" \ULA1|Add1~6\ $end
$var wire 1 1" \ULA1|Add1~9_sumout\ $end
$var wire 1 2" \ULA1|saida[2]~2_combout\ $end
$var wire 1 3" \RAM1|ram~19_q\ $end
$var wire 1 4" \RAM1|ram~35_q\ $end
$var wire 1 5" \RAM1|ram~150_combout\ $end
$var wire 1 6" \RAM1|ram~151_combout\ $end
$var wire 1 7" \ULA1|Add1~10\ $end
$var wire 1 8" \ULA1|Add1~13_sumout\ $end
$var wire 1 9" \ULA1|saida[3]~3_combout\ $end
$var wire 1 :" \REGA|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 ;" \RAM1|ram~20_q\ $end
$var wire 1 <" \RAM1|ram~153_combout\ $end
$var wire 1 =" \RAM1|ram~36_q\ $end
$var wire 1 >" \RAM1|ram~152_combout\ $end
$var wire 1 ?" \RAM1|ram~154_combout\ $end
$var wire 1 @" \ULA1|Add1~14\ $end
$var wire 1 A" \ULA1|Add1~17_sumout\ $end
$var wire 1 B" \ULA1|saida[4]~4_combout\ $end
$var wire 1 C" \RAM1|ram~37_q\ $end
$var wire 1 D" \RAM1|ram~21_q\ $end
$var wire 1 E" \RAM1|ram~155_combout\ $end
$var wire 1 F" \RAM1|ram~156_combout\ $end
$var wire 1 G" \ULA1|Add1~18\ $end
$var wire 1 H" \ULA1|Add1~21_sumout\ $end
$var wire 1 I" \Decodificador|saida~2_combout\ $end
$var wire 1 J" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 K" \ULA1|saida[6]~6_combout\ $end
$var wire 1 L" \RAM1|ram~39_q\ $end
$var wire 1 M" \REGA|DOUT[6]~DUPLICATE_q\ $end
$var wire 1 N" \RAM1|ram~23_q\ $end
$var wire 1 O" \RAM1|ram~160_combout\ $end
$var wire 1 P" \RAM1|ram~161_combout\ $end
$var wire 1 Q" \ULA1|Add1~22\ $end
$var wire 1 R" \ULA1|Add1~25_sumout\ $end
$var wire 1 S" \HAB_FLAG|DOUT~1_combout\ $end
$var wire 1 T" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 U" \ULA1|saida[7]~7_combout\ $end
$var wire 1 V" \RAM1|ram~40_q\ $end
$var wire 1 W" \RAM1|ram~162_combout\ $end
$var wire 1 X" \RAM1|ram~24_q\ $end
$var wire 1 Y" \RAM1|ram~163_combout\ $end
$var wire 1 Z" \RAM1|ram~164_combout\ $end
$var wire 1 [" \ULA1|Add1~26\ $end
$var wire 1 \" \ULA1|Add1~29_sumout\ $end
$var wire 1 ]" \HAB_FLAG|DOUT~0_combout\ $end
$var wire 1 ^" \HAB_FLAG|DOUT~q\ $end
$var wire 1 _" \Decodificador|saida~5_combout\ $end
$var wire 1 `" \MUX2|saida_MUX[4]~4_combout\ $end
$var wire 1 a" \incrementaPC|Add0~26\ $end
$var wire 1 b" \incrementaPC|Add0~29_sumout\ $end
$var wire 1 c" \MUX2|saida_MUX[7]~8_combout\ $end
$var wire 1 d" \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 e" \Decodificador|saida[1]~0_combout\ $end
$var wire 1 f" \RAM1|process_0~0_combout\ $end
$var wire 1 g" \incrementaPC|Add0~30\ $end
$var wire 1 h" \incrementaPC|Add0~33_sumout\ $end
$var wire 1 i" \MUX2|saida_MUX[8]~9_combout\ $end
$var wire 1 j" \ROM1|memROM~13_combout\ $end
$var wire 1 k" \MUX2|saida_MUX[3]~3_combout\ $end
$var wire 1 l" \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 m" \ROM1|memROM~1_combout\ $end
$var wire 1 n" \Decodificador|Equal4~0_combout\ $end
$var wire 1 o" \PC|DOUT[8]~0_combout\ $end
$var wire 1 p" \incrementaPC|Add0~5_sumout\ $end
$var wire 1 q" \MUX2|saida_MUX[1]~1_combout\ $end
$var wire 1 r" \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 s" \ROM1|memROM~0_combout\ $end
$var wire 1 t" \PC|DOUT[8]~1_combout\ $end
$var wire 1 u" \incrementaPC|Add0~9_sumout\ $end
$var wire 1 v" \MUX2|saida_MUX[2]~2_combout\ $end
$var wire 1 w" \PC|DOUT[2]~DUPLICATE_q\ $end
$var wire 1 x" \ROM1|memROM~5_combout\ $end
$var wire 1 y" \Decodificador|saida~6_combout\ $end
$var wire 1 z" \MUX2|saida_MUX[0]~0_combout\ $end
$var wire 1 {" \Decodificador|saida[6]~4_combout\ $end
$var wire 1 |" \REGA|DOUT\ [7] $end
$var wire 1 }" \REGA|DOUT\ [6] $end
$var wire 1 ~" \REGA|DOUT\ [5] $end
$var wire 1 !# \REGA|DOUT\ [4] $end
$var wire 1 "# \REGA|DOUT\ [3] $end
$var wire 1 ## \REGA|DOUT\ [2] $end
$var wire 1 $# \REGA|DOUT\ [1] $end
$var wire 1 %# \REGA|DOUT\ [0] $end
$var wire 1 &# \PC|DOUT\ [8] $end
$var wire 1 '# \PC|DOUT\ [7] $end
$var wire 1 (# \PC|DOUT\ [6] $end
$var wire 1 )# \PC|DOUT\ [5] $end
$var wire 1 *# \PC|DOUT\ [4] $end
$var wire 1 +# \PC|DOUT\ [3] $end
$var wire 1 ,# \PC|DOUT\ [2] $end
$var wire 1 -# \PC|DOUT\ [1] $end
$var wire 1 .# \PC|DOUT\ [0] $end
$var wire 1 /# \REG_Retorno|DOUT\ [8] $end
$var wire 1 0# \REG_Retorno|DOUT\ [7] $end
$var wire 1 1# \REG_Retorno|DOUT\ [6] $end
$var wire 1 2# \REG_Retorno|DOUT\ [5] $end
$var wire 1 3# \REG_Retorno|DOUT\ [4] $end
$var wire 1 4# \REG_Retorno|DOUT\ [3] $end
$var wire 1 5# \REG_Retorno|DOUT\ [2] $end
$var wire 1 6# \REG_Retorno|DOUT\ [1] $end
$var wire 1 7# \REG_Retorno|DOUT\ [0] $end
$var wire 1 8# \PC|ALT_INV_DOUT[7]~DUPLICATE_q\ $end
$var wire 1 9# \PC|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 :# \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 ;# \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 <# \PC|ALT_INV_DOUT[2]~DUPLICATE_q\ $end
$var wire 1 =# \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 ># \PC|ALT_INV_DOUT[0]~DUPLICATE_q\ $end
$var wire 1 ?# \REGA|ALT_INV_DOUT[6]~DUPLICATE_q\ $end
$var wire 1 @# \REGA|ALT_INV_DOUT[5]~DUPLICATE_q\ $end
$var wire 1 A# \REGA|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 B# \HAB_FLAG|ALT_INV_DOUT~1_combout\ $end
$var wire 1 C# \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 D# \Decodificador|ALT_INV_Equal5~1_combout\ $end
$var wire 1 E# \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 F# \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 G# \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 H# \RAM1|ALT_INV_ram~165_combout\ $end
$var wire 1 I# \REG_Retorno|ALT_INV_DOUT\ [8] $end
$var wire 1 J# \REG_Retorno|ALT_INV_DOUT\ [7] $end
$var wire 1 K# \REG_Retorno|ALT_INV_DOUT\ [6] $end
$var wire 1 L# \REG_Retorno|ALT_INV_DOUT\ [5] $end
$var wire 1 M# \REG_Retorno|ALT_INV_DOUT\ [4] $end
$var wire 1 N# \REG_Retorno|ALT_INV_DOUT\ [3] $end
$var wire 1 O# \REG_Retorno|ALT_INV_DOUT\ [2] $end
$var wire 1 P# \REG_Retorno|ALT_INV_DOUT\ [1] $end
$var wire 1 Q# \REG_Retorno|ALT_INV_DOUT\ [0] $end
$var wire 1 R# \RAM1|ALT_INV_process_0~0_combout\ $end
$var wire 1 S# \MUX2|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 T# \PC|ALT_INV_DOUT[8]~1_combout\ $end
$var wire 1 U# \HAB_FLAG|ALT_INV_DOUT~q\ $end
$var wire 1 V# \PC|ALT_INV_DOUT[8]~0_combout\ $end
$var wire 1 W# \MUX1|ALT_INV_saida_MUX[7]~7_combout\ $end
$var wire 1 X# \RAM1|ALT_INV_ram~164_combout\ $end
$var wire 1 Y# \RAM1|ALT_INV_ram~163_combout\ $end
$var wire 1 Z# \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 [# \RAM1|ALT_INV_ram~162_combout\ $end
$var wire 1 \# \RAM1|ALT_INV_ram~40_q\ $end
$var wire 1 ]# \MUX1|ALT_INV_saida_MUX[6]~6_combout\ $end
$var wire 1 ^# \RAM1|ALT_INV_ram~161_combout\ $end
$var wire 1 _# \RAM1|ALT_INV_ram~160_combout\ $end
$var wire 1 `# \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 a# \RAM1|ALT_INV_ram~39_q\ $end
$var wire 1 b# \MUX1|ALT_INV_saida_MUX[5]~5_combout\ $end
$var wire 1 c# \RAM1|ALT_INV_ram~159_combout\ $end
$var wire 1 d# \RAM1|ALT_INV_ram~158_combout\ $end
$var wire 1 e# \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 f# \RAM1|ALT_INV_ram~157_combout\ $end
$var wire 1 g# \RAM1|ALT_INV_ram~38_q\ $end
$var wire 1 h# \MUX1|ALT_INV_saida_MUX[4]~4_combout\ $end
$var wire 1 i# \RAM1|ALT_INV_ram~156_combout\ $end
$var wire 1 j# \RAM1|ALT_INV_ram~155_combout\ $end
$var wire 1 k# \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 l# \RAM1|ALT_INV_ram~37_q\ $end
$var wire 1 m# \MUX1|ALT_INV_saida_MUX[3]~3_combout\ $end
$var wire 1 n# \RAM1|ALT_INV_ram~154_combout\ $end
$var wire 1 o# \RAM1|ALT_INV_ram~153_combout\ $end
$var wire 1 p# \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 q# \RAM1|ALT_INV_ram~152_combout\ $end
$var wire 1 r# \RAM1|ALT_INV_ram~36_q\ $end
$var wire 1 s# \MUX1|ALT_INV_saida_MUX[2]~2_combout\ $end
$var wire 1 t# \RAM1|ALT_INV_ram~151_combout\ $end
$var wire 1 u# \RAM1|ALT_INV_ram~150_combout\ $end
$var wire 1 v# \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 w# \RAM1|ALT_INV_ram~35_q\ $end
$var wire 1 x# \MUX1|ALT_INV_saida_MUX[1]~1_combout\ $end
$var wire 1 y# \RAM1|ALT_INV_ram~149_combout\ $end
$var wire 1 z# \RAM1|ALT_INV_ram~148_combout\ $end
$var wire 1 {# \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 |# \RAM1|ALT_INV_ram~147_combout\ $end
$var wire 1 }# \RAM1|ALT_INV_ram~34_q\ $end
$var wire 1 ~# \MUX1|ALT_INV_saida_MUX[0]~0_combout\ $end
$var wire 1 !$ \RAM1|ALT_INV_ram~146_combout\ $end
$var wire 1 "$ \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 #$ \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 $$ \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 %$ \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 &$ \RAM1|ALT_INV_ram~145_combout\ $end
$var wire 1 '$ \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 ($ \RAM1|ALT_INV_ram~33_q\ $end
$var wire 1 )$ \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 *$ \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 +$ \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 ,$ \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 -$ \Decodificador|ALT_INV_saida~8_combout\ $end
$var wire 1 .$ \Decodificador|ALT_INV_Equal4~0_combout\ $end
$var wire 1 /$ \Decodificador|ALT_INV_saida~7_combout\ $end
$var wire 1 0$ \Decodificador|ALT_INV_saida~6_combout\ $end
$var wire 1 1$ \Decodificador|ALT_INV_saida~5_combout\ $end
$var wire 1 2$ \Decodificador|ALT_INV_saida[6]~4_combout\ $end
$var wire 1 3$ \Decodificador|ALT_INV_saida~2_combout\ $end
$var wire 1 4$ \Decodificador|ALT_INV_Equal5~0_combout\ $end
$var wire 1 5$ \Decodificador|ALT_INV_saida[4]~1_combout\ $end
$var wire 1 6$ \Decodificador|ALT_INV_saida[1]~0_combout\ $end
$var wire 1 7$ \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 8$ \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 9$ \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 :$ \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 ;$ \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 <$ \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 =$ \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 >$ \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 ?$ \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 @$ \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 A$ \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 B$ \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 C$ \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 D$ \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 E$ \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 F$ \ULA1|ALT_INV_Add1~29_sumout\ $end
$var wire 1 G$ \ULA1|ALT_INV_Add1~25_sumout\ $end
$var wire 1 H$ \ULA1|ALT_INV_Add1~21_sumout\ $end
$var wire 1 I$ \ULA1|ALT_INV_Add1~17_sumout\ $end
$var wire 1 J$ \ULA1|ALT_INV_Add1~13_sumout\ $end
$var wire 1 K$ \ULA1|ALT_INV_Add1~9_sumout\ $end
$var wire 1 L$ \ULA1|ALT_INV_Add1~5_sumout\ $end
$var wire 1 M$ \ULA1|ALT_INV_Add1~1_sumout\ $end
$var wire 1 N$ \incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 O$ \incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 P$ \incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 Q$ \incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 R$ \incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 S$ \incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 T$ \incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 U$ \incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 V$ \incrementaPC|ALT_INV_Add0~1_sumout\ $end
$var wire 1 W$ \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 X$ \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 Y$ \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 Z$ \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 [$ \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 \$ \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 ]$ \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 ^$ \REGA|ALT_INV_DOUT\ [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0W
1X
xY
1Z
1[
1\
1]
1^
1_
x`
x8!
x9!
x:!
x;!
x<!
x=!
x>!
x?!
x@!
xA!
xB!
xC!
xD!
xE!
xF!
1G!
1H!
1I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
0Z!
0[!
0\!
0]!
0^!
1_!
0`!
1a!
1b!
0c!
1d!
0e!
0f!
0g!
1h!
1i!
1j!
0k!
0l!
0m!
1n!
0o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
1!"
0""
0#"
0$"
0%"
0&"
0'"
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
17"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
1@"
0A"
0B"
0C"
0D"
0E"
0F"
1G"
0H"
0I"
0J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
0X"
0Y"
0Z"
1["
0\"
0]"
0^"
0_"
0`"
0a"
0b"
0c"
0d"
1e"
0f"
0g"
0h"
0i"
0j"
1k"
0l"
1m"
0n"
0o"
0p"
1q"
0r"
0s"
1t"
0u"
1v"
0w"
0x"
1y"
0z"
1{"
18#
19#
1:#
1;#
1<#
1=#
1>#
1?#
1@#
1A#
1B#
1C#
1D#
1E#
1F#
1G#
0H#
1R#
1S#
0T#
1U#
1V#
1W#
1X#
1Y#
1Z#
1[#
1\#
1]#
1^#
1_#
1`#
1a#
1b#
1c#
1d#
1e#
1f#
1g#
1h#
1i#
1j#
1k#
1l#
1m#
1n#
1o#
1p#
1q#
1r#
1s#
1t#
1u#
1v#
1w#
1x#
1y#
1z#
1{#
1|#
1}#
1~#
1!$
1"$
0#$
0$$
0%$
1&$
1'$
1($
0)$
0*$
1+$
1,$
0-$
1.$
1/$
00$
11$
02$
13$
14$
15$
06$
17$
18$
09$
0:$
0;$
1<$
1F$
1G$
1H$
1I$
1J$
1K$
1L$
1M$
1N$
1O$
1P$
1Q$
1R$
1S$
1T$
1U$
0V$
x*
x+
x,
1-
xa
xb
xc
1d
xe
xf
xg
xh
xi
xj
xk
xl
xm
xn
0o
0p
0q
0r
0s
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0~
0!!
0"!
0#!
1$!
0%!
0&!
1'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
0|"
0}"
0~"
0!#
0"#
0##
0$#
0%#
0&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
00#
01#
02#
03#
04#
05#
06#
07#
1I#
1J#
1K#
1L#
1M#
1N#
1O#
1P#
1Q#
1=$
x>$
1?$
1@$
xA$
1B$
1C$
1D$
1E$
1W$
xX$
xY$
1Z$
1[$
1\$
x]$
1^$
0"
0#
0$
0%
0&
0'
0(
0)
0.
0/
00
01
02
03
04
05
06
07
18
09
0:
1;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
xM
xN
xO
xP
xQ
xR
xS
xT
xU
xV
$end
#20000
0-
0d
0G!
0H!
#40000
1-
1d
1G!
1H!
1+#
1-#
1,#
1l"
1r"
1w"
17#
0Q#
0<#
0=#
0;#
0C$
0D$
0B$
1N!
1p"
0a!
1u"
0S!
0h!
0i!
0m"
1;$
1%$
1#$
1:$
0T$
1*$
0U$
0S$
1u
1v
1t
0b!
1{!
1T!
1t!
1j"
0j!
0n!
1y!
1c!
1g!
0t"
0y"
1K
1J
1I
10$
1T#
05$
0E#
1$$
1H#
0"$
0C#
08$
0F#
1)$
0c!
0g!
1z"
1`"
0S#
15$
0'!
0$!
1*!
1x
1+!
1?
1>
0;
08
1.
0*!
0x
0+!
0?
0>
0.
#60000
0-
0d
0G!
0H!
#80000
1-
1d
1G!
1H!
1J!
1.#
0E$
0>#
1m"
1x"
0I!
1K!
1V$
07$
0;$
1w
0p"
1L!
1U!
0z"
1U$
1L
0u"
1M!
0/$
0q"
1T$
1o"
0N!
1Q!
0v"
1S$
0V#
1&!
1R!
1z"
0k"
0R$
1:
#100000
0-
0d
0G!
0H!
#120000
1-
1d
1G!
1H!
0+#
0-#
0,#
0l"
0r"
0w"
1<#
1=#
1;#
1C$
1D$
1B$
1N!
0Q!
1p"
0L!
1P!
1u"
0M!
1i!
0m"
1s"
0<$
1;$
0%$
0T$
0,$
0U$
0S$
0u
0v
0t
0N!
0u"
0R!
1`!
1~!
1j!
1n!
0y!
0U!
1n"
1t"
1R$
1T$
1S$
0K
0J
0I
0T#
0.$
1/$
1E#
0$$
0H#
0G#
0+$
0`"
0o"
0z"
1V#
1S#
1%!
0&!
1v"
1z"
0:
19
#140000
0-
0d
0G!
0H!
#160000
1-
1d
1G!
1H!
1,#
1w"
0<#
0C$
1u"
0x"
17$
0T$
1u
1O!
1c!
0d!
1g!
0n"
0t"
0{"
1J
12$
1T#
1.$
1-$
05$
0D#
1x!
1}!
1""
0("
11"
07"
1`"
1q"
0z"
0S#
0K$
0M$
0~#
0s#
0%!
1*!
1x
1+!
18"
0@"
1)"
00"
1)!
1#"
12"
0L$
0J$
1?
1>
09
1.
01"
1A"
0G"
1=
17!
15!
0I$
1K$
1H"
0Q"
1)
1'
0H$
1R"
0["
0G$
1\"
0F$
#180000
0-
0d
0G!
0H!
#200000
1-
1d
1G!
1H!
0J!
1-#
1%#
1##
1r"
0.#
1E$
0=#
0\$
0^$
0D$
1>#
0""
1("
11"
0p"
1L!
1S!
1I!
0K!
0P!
0i!
1f"
0R#
1%$
1,$
0V$
0:$
1U$
0K$
1M$
0w
1!!
1#!
1v
1p"
0L!
0u"
1M!
0)"
10"
0q"
0T!
1d!
1k!
0t!
1z"
0`!
0~!
0j!
0n!
1y!
1L$
1T$
0U$
0L
1K
17
15
01"
17"
1N!
1u"
0M!
0E#
1$$
1H#
1G#
1+$
1C#
04$
0-$
18$
1q"
0v"
0T$
0S$
1K$
0c!
0g!
1{"
0}!
1""
1l!
0x!
11"
0N!
08"
1@"
1k"
1v"
1J$
1S$
0K$
1s#
0M$
1~#
02$
15$
1/!
0A"
1G"
1f!
1B"
1K"
1U"
0k"
1I$
1C
0H"
1Q"
05!
07!
0*!
0x
0+!
0B"
1H$
0)!
0R"
1["
0)
0'
0?
0>
0.
0f!
1G$
0=
0\"
0K"
1F$
0U"
#220000
0-
0d
0G!
0H!
#240000
1-
1d
1G!
1H!
1J!
1%"
13"
1.#
0E$
0v#
0'$
0>#
0S!
1m"
0s"
1&"
15"
0I!
1K!
1V$
0u#
0&$
1<$
0;$
1:$
1w
0p"
1L!
1T!
1t!
0O!
0k!
1t"
1'"
16"
0z"
1U$
1L
0u"
1M!
0t#
0!$
0T#
14$
1D#
0C#
08$
0q"
1T$
1I"
0t"
0l!
1i"
0v"
1}!
0""
1x!
01"
1N!
0S$
1K$
0s#
1M$
0~#
1T#
03$
0/!
0i"
0#"
02"
1S"
1k"
0C
0B#
15!
17!
1-!
1]"
1)
1'
1A
#260000
0-
0d
0G!
0H!
#280000
1-
1d
1G!
1H!
0J!
1+#
0-#
0,#
1^"
1l"
0r"
0w"
0.#
1E$
1<#
1=#
0;#
0U#
1C$
1D$
0B$
1>#
0N!
1Q!
1p"
0L!
1u"
0M!
0m"
1s"
1x"
1I!
0K!
1a!
0f"
1R#
0*$
0V$
07$
0<$
1;$
0T$
0U$
1S$
0w
0u
0v
1t
0p"
1N!
0Q!
0u"
1R!
0k"
1q"
1v"
0I"
1n"
1t"
1z"
1b!
0{!
0R$
1T$
0S$
1U$
0L
0K
0J
1I
0R!
1F#
0)$
0T#
0.$
13$
0q"
1k"
0v"
1V!
1R$
0`"
0k"
0z"
0&"
05"
1q"
0V!
1u#
1&$
1S#
1%!
0-!
0'"
06"
0A
19
1t#
1!$
0}!
1""
0x!
11"
0K$
1s#
0M$
1~#
1#"
12"
05!
07!
0)
0'
#300000
0-
0d
0G!
0H!
#320000
1-
1d
1G!
1H!
0+#
1-#
0l"
1r"
0=#
1;#
0D$
1B$
0N!
1p"
1P!
1S!
0a!
1h!
0#$
1*$
0:$
0,$
0U$
1S$
1v
0t
1`!
1~!
0T!
0t!
0b!
1{!
1j!
0j"
1K
0I
1"$
0H#
0F#
1)$
1C#
18$
0G#
0+$
1z"
1_"
0n"
0q"
1k"
1.$
01$
0%!
1(!
1<
09
#340000
0-
0d
0G!
0H!
#360000
1-
1d
1G!
1H!
1J!
1+#
0-#
1l"
0r"
1.#
0E$
1=#
0;#
1D$
0B$
0>#
1N!
0p"
0S!
0s"
0x"
0I!
1K!
0P!
0h!
1#$
1,$
1V$
17$
1<$
1:$
1U$
0S$
1w
0v
1t
1p"
1T!
1t!
1c!
1g!
0_"
0t"
0`!
0~!
0j!
1j"
0U$
1L
0K
1I
0"$
1H#
1G#
1+$
1T#
11$
05$
0C#
08$
0c!
0g!
0#"
02"
1`"
1q"
1&"
15"
0z"
0u#
0&$
0S#
15$
0(!
1*!
1x
1+!
1#"
12"
1'"
16"
1?
1>
0<
1.
0t#
0!$
0*!
0x
0+!
1}!
0""
1x!
01"
0?
0>
0.
1K$
0s#
1M$
0~#
0#"
02"
15!
17!
1)
1'
#380000
0-
0d
0G!
0H!
#400000
1-
1d
1G!
1H!
0J!
1-#
1r"
0.#
1E$
0=#
0D$
1>#
0p"
1L!
1s"
1I!
0K!
1i!
0%$
0V$
0<$
1U$
0w
1v
1p"
0L!
1u"
0q"
1O!
1c!
0d!
1g!
0{"
1z"
1j!
1n!
0y!
0T$
0U$
0L
1K
0u"
1E#
0$$
0H#
12$
1-$
05$
0D#
1q"
1v"
1T$
1#"
12"
0}!
1""
0'"
06"
0v"
1t#
1!$
0M$
1~#
1*!
1x
1+!
1)!
0#"
1?
1>
1.
1=
07!
0)
#420000
0-
0d
0G!
0H!
#440000
1-
1d
1G!
1H!
1J!
0%#
1.#
0E$
1^$
0>#
1m"
0s"
0""
0I!
1K!
0i!
1f"
0R#
1%$
1V$
1M$
1<$
0;$
1w
0#!
0p"
1L!
0O!
0c!
1d!
0g!
1I"
1{"
0z"
0j!
0n!
1y!
1U$
1L
07
1u"
0E#
1$$
1H#
02$
03$
0-$
15$
1D#
0q"
0T$
02"
0x!
1'"
16"
11"
1v"
0K$
0t#
0!$
1s#
1-!
0*!
0x
0+!
0)!
1}!
1""
0("
1x!
01"
12"
0S"
1A
0?
0>
0.
1B#
1K$
0s#
0M$
0~#
0=
05!
1)"
00"
1#"
02"
0]"
0L$
0'
11"
07"
15!
17!
1*"
0K$
18"
0@"
1)
1'
12"
0J$
1A"
0G"
19"
0I$
1H"
0Q"
1B"
0H$
1R"
0["
1f!
0G$
1\"
1K"
0F$
1U"
#460000
0-
0d
0G!
0H!
#480000
1-
1d
1G!
1H!
0J!
0-#
1,#
0^"
0r"
1w"
0.#
1E$
0<#
1=#
1U#
0C$
1D$
1>#
1p"
0L!
0u"
1M!
1S!
0m"
1s"
1x"
1I!
0K!
1P!
1a!
0f"
1R#
0*$
0,$
0V$
07$
0<$
1;$
0:$
1T$
0U$
0w
1u
0v
0p"
0N!
1Q!
1u"
0M!
1q"
0v"
0T!
0t!
0I"
1n"
1t"
1z"
1`!
1j!
1~!
1b!
0{!
0T$
1S$
1U$
0L
0K
1J
1N!
0Q!
1R!
1F#
0)$
0G#
0H#
0+$
0T#
0.$
13$
1C#
18$
0q"
0k"
1v"
0R$
0S$
1_"
0n"
0t"
0`"
0v"
0&"
05"
1q"
0R!
1V!
1R$
1u#
1&$
1S#
1T#
1.$
01$
1%!
0-!
1`"
1k"
0q"
1v"
0'"
06"
0V!
0A
19
1t#
1!$
0S#
0%!
1(!
0}!
0""
1("
0x!
01"
17"
1<
09
1K$
1s#
1M$
1~#
08"
1@"
0)"
10"
0#"
02"
1L$
1J$
11"
0A"
1G"
05!
07!
09"
0*"
1I$
0K$
0H"
1Q"
0)
0'
12"
0B"
1H$
0R"
1["
0f!
1G$
0\"
0K"
1F$
0U"
#500000
0-
0d
0G!
0H!
#520000
