## 5 stage pipelined processor for SYSC4810
This is lab 6 of SYSC4810, based off of a 5 stage pipelined processor. Note no forwarding or branch prediction is present (todo later).
Alot of blood,sweat and (mostly) tears went into this. 
