<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="Default">
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="288" />
   <clocksource preferredWidth="288" />
   <frequency preferredWidth="268" />
  </columns>
 </clocktable>
 <library
   expandedCategories="Project,Library/Peripherals/Microcontroller Peripherals,Library/Peripherals,Project/coe4ds4_components,Library" />
 <window width="1160" height="1030" x="0" y="25" />
 <generation simulation="VERILOG" synthesis="0" block_symbol_file="0" />
</preferences>
