<stg><name>bubble_sort</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="33" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="35" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="36" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="37" from="5" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:2 %spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln3"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:5 %store_ln4 = store i5 0, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:6 %store_ln0 = store i5 1, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
entry:7 %br_ln4 = br void %VITIS_LOOP_6_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_6_2:0 %i_1 = load i5 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_6_2:1 %icmp_ln4 = icmp_eq  i5 %i_1, i5 19

]]></Node>
<StgValue><ssdm name="icmp_ln4"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_6_2:2 %add_ln6 = add i5 %i_1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln6"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_6_2:3 %br_ln4 = br i1 %icmp_ln4, void %VITIS_LOOP_6_2.split, void %for.end17

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="5">
<![CDATA[
VITIS_LOOP_6_2.split:1 %zext_ln4 = zext i5 %i_1

]]></Node>
<StgValue><ssdm name="zext_ln4"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_6_2.split:4 %M_addr = getelementptr i32 %M, i64 0, i64 %zext_ln4

]]></Node>
<StgValue><ssdm name="M_addr"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_6_2.split:5 %A = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:8 %store_ln4 = store i5 %add_ln6, i5 %i

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
for.end17:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="5">
<![CDATA[
VITIS_LOOP_6_2.split:5 %A = load i5 %M_addr

]]></Node>
<StgValue><ssdm name="A"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="24" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:0 %indvars_iv_load = load i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="indvars_iv_load"/></StgValue>
</operation>

<operation id="25" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:6 %call_ln4 = call void @bubble_sort_Pipeline_VITIS_LOOP_6_2, i5 %indvars_iv_load, i32 %A, i32 %M, i5 %i_1

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_6_2.split:7 %add_ln4 = add i5 %indvars_iv_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln4"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:9 %store_ln4 = store i5 %add_ln4, i5 %indvars_iv

]]></Node>
<StgValue><ssdm name="store_ln4"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_6_2.split:2 %speclooptripcount_ln4 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 19, i64 19, i64 19

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln4"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:3 %specloopname_ln4 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln4"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="32" op_3_bw="32" op_4_bw="5" op_5_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:6 %call_ln4 = call void @bubble_sort_Pipeline_VITIS_LOOP_6_2, i5 %indvars_iv_load, i32 %A, i32 %M, i5 %i_1

]]></Node>
<StgValue><ssdm name="call_ln4"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_6_2.split:10 %br_ln4 = br void %VITIS_LOOP_6_2

]]></Node>
<StgValue><ssdm name="br_ln4"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="38" name="M" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="M"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="indvars_iv" fromId="39" toId="6">
</dataflow>
<dataflow id="41" from="StgValue_39" to="i" fromId="39" toId="7">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln3" fromId="42" toId="8">
</dataflow>
<dataflow id="45" from="empty_1" to="spectopmodule_ln3" fromId="44" toId="8">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="48" from="M" to="specinterface_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="50" from="empty" to="specinterface_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="53" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="60" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="62" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="64" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="65" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="66" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="67" from="empty_0" to="specinterface_ln0" fromId="54" toId="9">
</dataflow>
<dataflow id="68" from="StgValue_56" to="specinterface_ln0" fromId="56" toId="9">
</dataflow>
<dataflow id="69" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="70" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="10">
</dataflow>
<dataflow id="73" from="M" to="specbitsmap_ln0" fromId="38" toId="10">
</dataflow>
<dataflow id="75" from="StgValue_74" to="store_ln4" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="i" to="store_ln4" fromId="7" toId="11">
</dataflow>
<dataflow id="78" from="StgValue_77" to="store_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="79" from="indvars_iv" to="store_ln0" fromId="6" toId="12">
</dataflow>
<dataflow id="80" from="i" to="i_1" fromId="7" toId="14">
</dataflow>
<dataflow id="81" from="i_1" to="icmp_ln4" fromId="14" toId="15">
</dataflow>
<dataflow id="83" from="StgValue_82" to="icmp_ln4" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="i_1" to="add_ln6" fromId="14" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_77" to="add_ln6" fromId="77" toId="16">
</dataflow>
<dataflow id="86" from="icmp_ln4" to="br_ln4" fromId="15" toId="17">
</dataflow>
<dataflow id="87" from="i_1" to="zext_ln4" fromId="14" toId="18">
</dataflow>
<dataflow id="88" from="M" to="M_addr" fromId="38" toId="19">
</dataflow>
<dataflow id="90" from="StgValue_89" to="M_addr" fromId="89" toId="19">
</dataflow>
<dataflow id="91" from="zext_ln4" to="M_addr" fromId="18" toId="19">
</dataflow>
<dataflow id="92" from="M_addr" to="A" fromId="19" toId="20">
</dataflow>
<dataflow id="93" from="add_ln6" to="store_ln4" fromId="16" toId="21">
</dataflow>
<dataflow id="94" from="i" to="store_ln4" fromId="7" toId="21">
</dataflow>
<dataflow id="95" from="M_addr" to="A" fromId="19" toId="23">
</dataflow>
<dataflow id="96" from="indvars_iv" to="indvars_iv_load" fromId="6" toId="24">
</dataflow>
<dataflow id="98" from="bubble_sort_Pipeline_VITIS_LOOP_6_2" to="call_ln4" fromId="97" toId="25">
</dataflow>
<dataflow id="99" from="indvars_iv_load" to="call_ln4" fromId="24" toId="25">
</dataflow>
<dataflow id="100" from="A" to="call_ln4" fromId="23" toId="25">
</dataflow>
<dataflow id="101" from="M" to="call_ln4" fromId="38" toId="25">
</dataflow>
<dataflow id="102" from="i_1" to="call_ln4" fromId="14" toId="25">
</dataflow>
<dataflow id="103" from="indvars_iv_load" to="add_ln4" fromId="24" toId="26">
</dataflow>
<dataflow id="104" from="StgValue_77" to="add_ln4" fromId="77" toId="26">
</dataflow>
<dataflow id="105" from="add_ln4" to="store_ln4" fromId="26" toId="27">
</dataflow>
<dataflow id="106" from="indvars_iv" to="store_ln4" fromId="6" toId="27">
</dataflow>
<dataflow id="108" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln4" fromId="107" toId="28">
</dataflow>
<dataflow id="110" from="StgValue_109" to="speclooptripcount_ln4" fromId="109" toId="28">
</dataflow>
<dataflow id="111" from="StgValue_109" to="speclooptripcount_ln4" fromId="109" toId="28">
</dataflow>
<dataflow id="112" from="StgValue_109" to="speclooptripcount_ln4" fromId="109" toId="28">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="specloopname_ln4" fromId="113" toId="29">
</dataflow>
<dataflow id="116" from="empty_3" to="specloopname_ln4" fromId="115" toId="29">
</dataflow>
<dataflow id="117" from="bubble_sort_Pipeline_VITIS_LOOP_6_2" to="call_ln4" fromId="97" toId="30">
</dataflow>
<dataflow id="118" from="indvars_iv_load" to="call_ln4" fromId="24" toId="30">
</dataflow>
<dataflow id="119" from="A" to="call_ln4" fromId="23" toId="30">
</dataflow>
<dataflow id="120" from="M" to="call_ln4" fromId="38" toId="30">
</dataflow>
<dataflow id="121" from="i_1" to="call_ln4" fromId="14" toId="30">
</dataflow>
<dataflow id="122" from="icmp_ln4" to="StgValue_2" fromId="15" toId="2">
</dataflow>
</dataflows>


</stg>
