SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Other
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim false
SET_PREFERENCE subworkingdirectory ./tmp/_cg/
SET_PREFERENCE workingdirectory .\tmp\
SET_PREFERENCE speedgrade -3
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc6slx16
SET_PREFERENCE projectname testIP
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package csg324
SET_PREFERENCE createndf false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE devicefamily spartan6
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER component_name testIP
SET_CORE_CLASS com.xilinx.ip.sid_v6_0.sid_v6_0
SET_CORE_PATH C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\sid_v6_0\
SET_CORE_GUIPATH C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\sid_v6_0\gui\sid_v6_0.tcl
SET_CORE_NAME Interleaver/De-interleaver
SET_CORE_VERSION 6.0
SET_CORE_VLNV xilinx.com:ip:sid:6.0
SET_CORE_DATASHEET C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\sid_v6_0\doc\sid_ds250.pdf
SET_CORE_LICENSE_KEY sid@2010.04
ADD_CORE_DOCUMENT <C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\sid_v6_0\doc\sid_ds250.pdf><Data Sheet>
ADD_CORE_DOCUMENT <C:\Xilinx\14.3\ISE_DS\ISE\coregen\ip\xilinx\dsp\com\xilinx\ip\sid_v6_0\doc\sid_v6_0_vinfo.html><Version Information>
