<profile>

<section name = "Vivado HLS Report for 'Array2Mat'" level="0">
<item name = "Date">Mon Mar 25 16:43:15 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">fpga_test</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">1, 2085481, 1, 2085481, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- loop_pixel">0, 2085480, 10 ~ 1931, -, -, 0 ~ 1080, no</column>
<column name=" + loop_pixel.1">0, 1921, 3, 1, 1, 0 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 193</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 125</column>
<column name="Register">-, -, 250, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="col_V_fu_221_p2">+, 0, 0, 39, 32, 1</column>
<column name="row_V_fu_161_p2">+, 0, 0, 39, 32, 1</column>
<column name="sum1_fu_201_p2">+, 0, 0, 40, 33, 33</column>
<column name="ret_V_fu_191_p2">-, 0, 0, 29, 22, 22</column>
<column name="ap_block_state11_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_156_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="exitcond_fu_216_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">53, 12, 1, 12</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_sig_ioackin_m_axi_fb_ARREADY">9, 2, 1, 2</column>
<column name="fb_blk_n_AR">9, 2, 1, 2</column>
<column name="fb_blk_n_R">9, 2, 1, 2</column>
<column name="img_data_stream_V_blk_n">9, 2, 1, 2</column>
<column name="t_V_3_reg_133">9, 2, 32, 64</column>
<column name="t_V_reg_122">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_reg_ioackin_m_axi_fb_ARREADY">1, 0, 1, 0</column>
<column name="exitcond_reg_257">1, 0, 1, 0</column>
<column name="exitcond_reg_257_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="fb_addr_reg_251">32, 0, 32, 0</column>
<column name="fb_pix_reg_266">8, 0, 8, 0</column>
<column name="img_cols_V_read_cast_reg_227">32, 0, 32, 0</column>
<column name="img_rows_V_read_cast_reg_233">32, 0, 32, 0</column>
<column name="row_V_reg_246">32, 0, 32, 0</column>
<column name="sext_cast_reg_238">33, 0, 33, 0</column>
<column name="t_V_3_reg_133">32, 0, 32, 0</column>
<column name="t_V_reg_122">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Array2Mat, return value</column>
<column name="m_axi_fb_AWVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWADDR">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWLEN">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWSIZE">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWBURST">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWLOCK">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWCACHE">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWPROT">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWQOS">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWREGION">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_AWUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WDATA">out, 8, m_axi, fb, pointer</column>
<column name="m_axi_fb_WSTRB">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WLAST">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_WUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARVALID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARREADY">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARADDR">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARID">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARLEN">out, 32, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARSIZE">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARBURST">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARLOCK">out, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARCACHE">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARPROT">out, 3, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARQOS">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARREGION">out, 4, m_axi, fb, pointer</column>
<column name="m_axi_fb_ARUSER">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RVALID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RREADY">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RDATA">in, 8, m_axi, fb, pointer</column>
<column name="m_axi_fb_RLAST">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RUSER">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_RRESP">in, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_BVALID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BREADY">out, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BRESP">in, 2, m_axi, fb, pointer</column>
<column name="m_axi_fb_BID">in, 1, m_axi, fb, pointer</column>
<column name="m_axi_fb_BUSER">in, 1, m_axi, fb, pointer</column>
<column name="fb_offset">in, 32, ap_none, fb_offset, scalar</column>
<column name="img_rows_V_read">in, 12, ap_none, img_rows_V_read, scalar</column>
<column name="img_cols_V_read">in, 12, ap_none, img_cols_V_read, scalar</column>
<column name="img_data_stream_V_din">out, 8, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_full_n">in, 1, ap_fifo, img_data_stream_V, pointer</column>
<column name="img_data_stream_V_write">out, 1, ap_fifo, img_data_stream_V, pointer</column>
</table>
</item>
</section>
</profile>
