Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sun May 24 23:47:24 2020
| Host         : tongplw running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file undertale_timing_summary_routed.rpt -pb undertale_timing_summary_routed.pb -rpx undertale_timing_summary_routed.rpx -warn_on_violation
| Design       : undertale
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: controller/page_num_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: faim_page/selection_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: faim_page/selection_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_x_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: game_page/pos_y_reg[9]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/h_val_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/line_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: vga/pix_stb_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga/v_val_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 133 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.971        0.000                      0                  193        0.249        0.000                      0                  193        4.500        0.000                       0                   104  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.971        0.000                      0                  193        0.249        0.000                      0                  193        4.500        0.000                       0                   104  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 controller/change_page_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/page_num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.985ns  (logic 2.968ns (42.492%)  route 4.017ns (57.508%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.555     5.076    controller/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  controller/change_page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  controller/change_page_reg/Q
                         net (fo=37, routed)          1.037     6.631    controller/change_page_reg_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.755 r  controller/faim_on1_carry_i_1/O
                         net (fo=1, routed)           0.544     7.299    controller/counter_0[0]
    SLICE_X8Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.894 r  controller/faim_on1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    controller/faim_on1_carry_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  controller/faim_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.011    controller/faim_on1_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  controller/faim_on1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.128    controller/faim_on1_carry__1_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.245 r  controller/faim_on1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.245    controller/faim_on1_carry__2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  controller/faim_on1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.362    controller/faim_on1_carry__3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.699 r  controller/faim_on1_carry__4/O[1]
                         net (fo=2, routed)           0.504     9.203    controller/faim_on1[22]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.306     9.509 r  controller/page_num[1]_i_9/O
                         net (fo=1, routed)           0.571    10.080    controller/page_num[1]_i_9_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    10.204 r  controller/page_num[1]_i_8/O
                         net (fo=1, routed)           0.501    10.705    controller/page_num[1]_i_8_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124    10.829 r  controller/page_num[1]_i_5/O
                         net (fo=1, routed)           0.263    11.092    controller/page_num[1]_i_5_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    11.216 r  controller/page_num[1]_i_3/O
                         net (fo=1, routed)           0.151    11.367    controller/page_num[1]_i_3_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    11.491 r  controller/page_num[1]_i_2/O
                         net (fo=2, routed)           0.446    11.937    controller/page_num[1]_i_2_n_0
    SLICE_X9Y57          LUT6 (Prop_lut6_I0_O)        0.124    12.061 r  controller/page_num[0]_i_1/O
                         net (fo=1, routed)           0.000    12.061    controller/page_num[0]_i_1_n_0
    SLICE_X9Y57          FDRE                                         r  controller/page_num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.439    14.780    controller/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  controller/page_num_reg[0]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X9Y57          FDRE (Setup_fdre_C_D)        0.029    15.032    controller/page_num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.061    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.973ns  (required time - arrival time)
  Source:                 controller/change_page_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/page_num_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.984ns  (logic 2.968ns (42.498%)  route 4.016ns (57.502%))
  Logic Levels:           13  (CARRY4=6 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.555     5.076    controller/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  controller/change_page_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.518     5.594 f  controller/change_page_reg/Q
                         net (fo=37, routed)          1.037     6.631    controller/change_page_reg_0
    SLICE_X9Y55          LUT6 (Prop_lut6_I4_O)        0.124     6.755 r  controller/faim_on1_carry_i_1/O
                         net (fo=1, routed)           0.544     7.299    controller/counter_0[0]
    SLICE_X8Y55          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     7.894 r  controller/faim_on1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.894    controller/faim_on1_carry_n_0
    SLICE_X8Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.011 r  controller/faim_on1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.011    controller/faim_on1_carry__0_n_0
    SLICE_X8Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.128 r  controller/faim_on1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.128    controller/faim_on1_carry__1_n_0
    SLICE_X8Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.245 r  controller/faim_on1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.245    controller/faim_on1_carry__2_n_0
    SLICE_X8Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.362 r  controller/faim_on1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.362    controller/faim_on1_carry__3_n_0
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     8.699 f  controller/faim_on1_carry__4/O[1]
                         net (fo=2, routed)           0.504     9.203    controller/faim_on1[22]
    SLICE_X9Y60          LUT4 (Prop_lut4_I1_O)        0.306     9.509 f  controller/page_num[1]_i_9/O
                         net (fo=1, routed)           0.571    10.080    controller/page_num[1]_i_9_n_0
    SLICE_X9Y61          LUT5 (Prop_lut5_I4_O)        0.124    10.204 f  controller/page_num[1]_i_8/O
                         net (fo=1, routed)           0.501    10.705    controller/page_num[1]_i_8_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124    10.829 f  controller/page_num[1]_i_5/O
                         net (fo=1, routed)           0.263    11.092    controller/page_num[1]_i_5_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    11.216 f  controller/page_num[1]_i_3/O
                         net (fo=1, routed)           0.151    11.367    controller/page_num[1]_i_3_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    11.491 f  controller/page_num[1]_i_2/O
                         net (fo=2, routed)           0.445    11.936    controller/page_num[1]_i_2_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I4_O)        0.124    12.060 r  controller/page_num[1]_i_1/O
                         net (fo=1, routed)           0.000    12.060    controller/page_num[1]_i_1_n_0
    SLICE_X9Y56          FDRE                                         r  controller/page_num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.440    14.781    controller/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  controller/page_num_reg[1]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.029    15.033    controller/page_num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  2.973    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 controller/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.442ns (39.628%)  route 3.720ns (60.372%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  controller/right_reg/Q
                         net (fo=6, routed)           1.284     6.835    controller/right
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.295     7.130 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.130    game_page/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.680 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.680    game_page/pos_x0_carry_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.794    game_page/pos_x0_carry__0_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.142 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.818     8.961    game_page/pos_x[9]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.331     9.292 r  game_page/pos_x[11]_i_2/O
                         net (fo=2, routed)           0.978    10.270    game_page/pos_x[11]_i_2_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    10.596 r  game_page/pos_x[11]_i_1/O
                         net (fo=12, routed)          0.640    11.236    game_page/pos_x[11]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  game_page/pos_x_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.503    14.844    game_page/CLK
    SLICE_X6Y62          FDSE                                         r  game_page/pos_x_reg[5]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524    14.543    game_page/pos_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.306ns  (required time - arrival time)
  Source:                 controller/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 2.442ns (39.628%)  route 3.720ns (60.372%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  controller/right_reg/Q
                         net (fo=6, routed)           1.284     6.835    controller/right
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.295     7.130 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.130    game_page/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.680 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.680    game_page/pos_x0_carry_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.794    game_page/pos_x0_carry__0_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.142 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.818     8.961    game_page/pos_x[9]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.331     9.292 r  game_page/pos_x[11]_i_2/O
                         net (fo=2, routed)           0.978    10.270    game_page/pos_x[11]_i_2_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    10.596 r  game_page/pos_x[11]_i_1/O
                         net (fo=12, routed)          0.640    11.236    game_page/pos_x[11]_i_1_n_0
    SLICE_X6Y62          FDSE                                         r  game_page/pos_x_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.503    14.844    game_page/CLK
    SLICE_X6Y62          FDSE                                         r  game_page/pos_x_reg[6]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X6Y62          FDSE (Setup_fdse_C_S)       -0.524    14.543    game_page/pos_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.543    
                         arrival time                         -11.236    
  -------------------------------------------------------------------
                         slack                                  3.306    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 2.188ns (35.723%)  route 3.937ns (64.277%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  controller/down_reg/Q
                         net (fo=4, routed)           0.990     6.582    controller/down
    SLICE_X11Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.706 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.706    game_page/pos_y_reg[3]_0[1]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.104 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    game_page/pos_y0__0_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    game_page/pos_y0__0_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.453 f  game_page/pos_y0__0_carry__1/O[0]
                         net (fo=4, routed)           0.840     8.292    game_page/pos_y[8]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.327     8.619 r  game_page/pos_y[11]_i_6/O
                         net (fo=2, routed)           0.700     9.319    game_page/pos_y[11]_i_6_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.348     9.667 r  game_page/pos_y[11]_i_2/O
                         net (fo=8, routed)           0.682    10.349    game_page/pos_y[11]_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.726    11.199    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y61          FDSE                                         r  game_page/pos_y_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    game_page/CLK
    SLICE_X9Y61          FDSE                                         r  game_page/pos_y_reg[3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y61          FDSE (Setup_fdse_C_S)       -0.429    14.572    game_page/pos_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.373ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.125ns  (logic 2.188ns (35.723%)  route 3.937ns (64.277%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  controller/down_reg/Q
                         net (fo=4, routed)           0.990     6.582    controller/down
    SLICE_X11Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.706 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.706    game_page/pos_y_reg[3]_0[1]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.104 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    game_page/pos_y0__0_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    game_page/pos_y0__0_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.453 f  game_page/pos_y0__0_carry__1/O[0]
                         net (fo=4, routed)           0.840     8.292    game_page/pos_y[8]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.327     8.619 r  game_page/pos_y[11]_i_6/O
                         net (fo=2, routed)           0.700     9.319    game_page/pos_y[11]_i_6_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.348     9.667 r  game_page/pos_y[11]_i_2/O
                         net (fo=8, routed)           0.682    10.349    game_page/pos_y[11]_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.726    11.199    game_page/pos_y[11]_i_1_n_0
    SLICE_X9Y61          FDSE                                         r  game_page/pos_y_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.437    14.778    game_page/CLK
    SLICE_X9Y61          FDSE                                         r  game_page/pos_y_reg[4]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X9Y61          FDSE (Setup_fdse_C_S)       -0.429    14.572    game_page/pos_y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                         -11.199    
  -------------------------------------------------------------------
                         slack                                  3.373    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.188ns (36.398%)  route 3.823ns (63.602%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  controller/down_reg/Q
                         net (fo=4, routed)           0.990     6.582    controller/down
    SLICE_X11Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.706 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.706    game_page/pos_y_reg[3]_0[1]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.104 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    game_page/pos_y0__0_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    game_page/pos_y0__0_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.453 f  game_page/pos_y0__0_carry__1/O[0]
                         net (fo=4, routed)           0.840     8.292    game_page/pos_y[8]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.327     8.619 r  game_page/pos_y[11]_i_6/O
                         net (fo=2, routed)           0.700     9.319    game_page/pos_y[11]_i_6_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.348     9.667 r  game_page/pos_y[11]_i_2/O
                         net (fo=8, routed)           0.682    10.349    game_page/pos_y[11]_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.612    11.085    game_page/pos_y[11]_i_1_n_0
    SLICE_X10Y63         FDRE                                         r  game_page/pos_y_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    14.777    game_page/CLK
    SLICE_X10Y63         FDRE                                         r  game_page/pos_y_reg[6]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    game_page/pos_y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.390ns  (required time - arrival time)
  Source:                 controller/down_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_y_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.011ns  (logic 2.188ns (36.398%)  route 3.823ns (63.602%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/down_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  controller/down_reg/Q
                         net (fo=4, routed)           0.990     6.582    controller/down
    SLICE_X11Y62         LUT3 (Prop_lut3_I1_O)        0.124     6.706 r  controller/pos_y0__0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.706    game_page/pos_y_reg[3]_0[1]
    SLICE_X11Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.104 r  game_page/pos_y0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.104    game_page/pos_y0__0_carry_n_0
    SLICE_X11Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.218 r  game_page/pos_y0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.218    game_page/pos_y0__0_carry__0_n_0
    SLICE_X11Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.235     7.453 f  game_page/pos_y0__0_carry__1/O[0]
                         net (fo=4, routed)           0.840     8.292    game_page/pos_y[8]
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.327     8.619 r  game_page/pos_y[11]_i_6/O
                         net (fo=2, routed)           0.700     9.319    game_page/pos_y[11]_i_6_n_0
    SLICE_X10Y63         LUT4 (Prop_lut4_I3_O)        0.348     9.667 r  game_page/pos_y[11]_i_2/O
                         net (fo=8, routed)           0.682    10.349    game_page/pos_y[11]_i_2_n_0
    SLICE_X10Y63         LUT6 (Prop_lut6_I1_O)        0.124    10.473 r  game_page/pos_y[11]_i_1/O
                         net (fo=12, routed)          0.612    11.085    game_page/pos_y[11]_i_1_n_0
    SLICE_X10Y63         FDRE                                         r  game_page/pos_y_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.436    14.777    game_page/CLK
    SLICE_X10Y63         FDRE                                         r  game_page/pos_y_reg[7]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X10Y63         FDRE (Setup_fdre_C_R)       -0.524    14.476    game_page/pos_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -11.085    
  -------------------------------------------------------------------
                         slack                                  3.390    

Slack (MET) :             3.471ns  (required time - arrival time)
  Source:                 controller/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.092ns  (logic 2.442ns (40.084%)  route 3.650ns (59.916%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  controller/right_reg/Q
                         net (fo=6, routed)           1.284     6.835    controller/right
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.295     7.130 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.130    game_page/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.680 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.680    game_page/pos_x0_carry_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.794    game_page/pos_x0_carry__0_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.142 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.818     8.961    game_page/pos_x[9]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.331     9.292 r  game_page/pos_x[11]_i_2/O
                         net (fo=2, routed)           0.978    10.270    game_page/pos_x[11]_i_2_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    10.596 r  game_page/pos_x[11]_i_1/O
                         net (fo=12, routed)          0.570    11.166    game_page/pos_x[11]_i_1_n_0
    SLICE_X4Y63          FDSE                                         r  game_page/pos_x_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.502    14.843    game_page/CLK
    SLICE_X4Y63          FDSE                                         r  game_page/pos_x_reg[8]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X4Y63          FDSE (Setup_fdse_C_S)       -0.429    14.637    game_page/pos_x_reg[8]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.166    
  -------------------------------------------------------------------
                         slack                                  3.471    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 controller/right_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.088ns  (logic 2.442ns (40.113%)  route 3.646ns (59.887%))
  Logic Levels:           6  (CARRY4=3 LUT3=2 LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.553     5.074    controller/clk_IBUF_BUFG
    SLICE_X14Y62         FDRE                                         r  controller/right_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y62         FDRE (Prop_fdre_C_Q)         0.478     5.552 r  controller/right_reg/Q
                         net (fo=6, routed)           1.284     6.835    controller/right
    SLICE_X5Y61          LUT3 (Prop_lut3_I1_O)        0.295     7.130 r  controller/pos_x0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.130    game_page/S[0]
    SLICE_X5Y61          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.680 r  game_page/pos_x0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.680    game_page/pos_x0_carry_n_0
    SLICE_X5Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  game_page/pos_x0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.794    game_page/pos_x0_carry__0_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     8.142 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.818     8.961    game_page/pos_x[9]
    SLICE_X3Y63          LUT3 (Prop_lut3_I2_O)        0.331     9.292 r  game_page/pos_x[11]_i_2/O
                         net (fo=2, routed)           0.978    10.270    game_page/pos_x[11]_i_2_n_0
    SLICE_X6Y62          LUT6 (Prop_lut6_I0_O)        0.326    10.596 r  game_page/pos_x[11]_i_1/O
                         net (fo=12, routed)          0.566    11.162    game_page/pos_x[11]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  game_page/pos_x_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         1.502    14.843    game_page/CLK
    SLICE_X5Y63          FDRE                                         r  game_page/pos_x_reg[10]/C
                         clock pessimism              0.258    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X5Y63          FDRE (Setup_fdre_C_R)       -0.429    14.637    game_page/pos_x_reg[10]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                         -11.162    
  -------------------------------------------------------------------
                         slack                                  3.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 vga/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.287ns (81.073%)  route 0.067ns (18.927%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    vga/pix_stb_reg_0
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga/cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.682    vga/cnt[14]
    SLICE_X1Y60          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     1.828 r  vga/cnt_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    vga/cnt_reg[15]_i_1_n_5
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.989    vga/pix_stb_reg_0
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[15]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.579    vga/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.591     1.474    vga/pix_stb_reg_0
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  vga/cnt_reg[13]/Q
                         net (fo=1, routed)           0.105     1.720    vga/cnt[13]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  vga/cnt_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    vga/cnt_reg[15]_i_1_n_7
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.861     1.989    vga/pix_stb_reg_0
    SLICE_X1Y60          FDRE                                         r  vga/cnt_reg[13]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105     1.579    vga/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 game_page/pos_x_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_page/pos_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.251ns (67.469%)  route 0.121ns (32.531%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.587     1.470    game_page/CLK
    SLICE_X4Y63          FDSE                                         r  game_page/pos_x_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDSE (Prop_fdse_C_Q)         0.141     1.611 r  game_page/pos_x_reg[8]/Q
                         net (fo=4, routed)           0.121     1.732    game_page/Q[8]
    SLICE_X5Y63          LUT2 (Prop_lut2_I0_O)        0.045     1.777 r  game_page/pos_x0_carry__1_i_3/O
                         net (fo=1, routed)           0.000     1.777    game_page/pos_x0_carry__1_i_3_n_0
    SLICE_X5Y63          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.842 r  game_page/pos_x0_carry__1/O[1]
                         net (fo=3, routed)           0.000     1.842    game_page/pos_x[9]
    SLICE_X5Y63          FDRE                                         r  game_page/pos_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.856     1.984    game_page/CLK
    SLICE_X5Y63          FDRE                                         r  game_page/pos_x_reg[9]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X5Y63          FDRE (Hold_fdre_C_D)         0.102     1.585    game_page/pos_x_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    controller/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  controller/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.609 r  controller/counter_reg[27]/Q
                         net (fo=1, routed)           0.114     1.724    controller/counter[27]
    SLICE_X8Y61          LUT6 (Prop_lut6_I5_O)        0.045     1.769 r  controller/faim_on1_carry__5_i_2/O
                         net (fo=1, routed)           0.000     1.769    controller/counter_0[27]
    SLICE_X8Y61          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.834 r  controller/faim_on1_carry__5/O[2]
                         net (fo=2, routed)           0.000     1.834    controller/faim_on1[27]
    SLICE_X8Y61          FDRE                                         r  controller/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.959    controller/clk_IBUF_BUFG
    SLICE_X8Y61          FDRE                                         r  controller/counter_reg[27]/C
                         clock pessimism             -0.514     1.445    
    SLICE_X8Y61          FDRE (Hold_fdre_C_D)         0.130     1.575    controller/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.447    controller/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  controller/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  controller/counter_reg[3]/Q
                         net (fo=1, routed)           0.114     1.726    controller/counter[3]
    SLICE_X8Y55          LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  controller/faim_on1_carry_i_3/O
                         net (fo=1, routed)           0.000     1.771    controller/counter_0[3]
    SLICE_X8Y55          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.836 r  controller/faim_on1_carry/O[2]
                         net (fo=2, routed)           0.000     1.836    controller/faim_on1[3]
    SLICE_X8Y55          FDRE                                         r  controller/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     1.961    controller/clk_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  controller/counter_reg[3]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y55          FDRE (Hold_fdre_C_D)         0.130     1.577    controller/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.564     1.447    controller/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  controller/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  controller/counter_reg[7]/Q
                         net (fo=1, routed)           0.114     1.726    controller/counter[7]
    SLICE_X8Y56          LUT6 (Prop_lut6_I5_O)        0.045     1.771 r  controller/faim_on1_carry__0_i_2/O
                         net (fo=1, routed)           0.000     1.771    controller/counter_0[7]
    SLICE_X8Y56          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.836 r  controller/faim_on1_carry__0/O[2]
                         net (fo=2, routed)           0.000     1.836    controller/faim_on1[7]
    SLICE_X8Y56          FDRE                                         r  controller/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.833     1.961    controller/clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  controller/counter_reg[7]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X8Y56          FDRE (Hold_fdre_C_D)         0.130     1.577    controller/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    controller/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  controller/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  controller/counter_reg[11]/Q
                         net (fo=1, routed)           0.114     1.725    controller/counter[11]
    SLICE_X8Y57          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  controller/faim_on1_carry__1_i_2/O
                         net (fo=1, routed)           0.000     1.770    controller/counter_0[11]
    SLICE_X8Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.835 r  controller/faim_on1_carry__1/O[2]
                         net (fo=2, routed)           0.000     1.835    controller/faim_on1[11]
    SLICE_X8Y57          FDRE                                         r  controller/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.960    controller/clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  controller/counter_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X8Y57          FDRE (Hold_fdre_C_D)         0.130     1.576    controller/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    controller/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  controller/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  controller/counter_reg[15]/Q
                         net (fo=1, routed)           0.114     1.725    controller/counter[15]
    SLICE_X8Y58          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  controller/faim_on1_carry__2_i_2/O
                         net (fo=1, routed)           0.000     1.770    controller/counter_0[15]
    SLICE_X8Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.835 r  controller/faim_on1_carry__2/O[2]
                         net (fo=2, routed)           0.000     1.835    controller/faim_on1[15]
    SLICE_X8Y58          FDRE                                         r  controller/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.960    controller/clk_IBUF_BUFG
    SLICE_X8Y58          FDRE                                         r  controller/counter_reg[15]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X8Y58          FDRE (Hold_fdre_C_D)         0.130     1.576    controller/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 controller/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.563     1.446    controller/clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  controller/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  controller/counter_reg[19]/Q
                         net (fo=1, routed)           0.114     1.725    controller/counter[19]
    SLICE_X8Y59          LUT6 (Prop_lut6_I5_O)        0.045     1.770 r  controller/faim_on1_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.770    controller/counter_0[19]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.835 r  controller/faim_on1_carry__3/O[2]
                         net (fo=2, routed)           0.000     1.835    controller/faim_on1[19]
    SLICE_X8Y59          FDRE                                         r  controller/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.832     1.960    controller/clk_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  controller/counter_reg[19]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X8Y59          FDRE (Hold_fdre_C_D)         0.130     1.576    controller/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 controller/push_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            controller/left_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.137%)  route 0.150ns (37.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.562     1.445    controller/clk_IBUF_BUFG
    SLICE_X14Y60         FDRE                                         r  controller/push_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y60         FDRE (Prop_fdre_C_Q)         0.148     1.593 f  controller/push_reg/Q
                         net (fo=6, routed)           0.150     1.743    uart/push
    SLICE_X12Y60         LUT5 (Prop_lut5_I1_O)        0.098     1.841 r  uart/left_i_2/O
                         net (fo=1, routed)           0.000     1.841    controller/left_reg_1
    SLICE_X12Y60         FDRE                                         r  controller/left_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=103, routed)         0.831     1.959    controller/clk_IBUF_BUFG
    SLICE_X12Y60         FDRE                                         r  controller/left_reg/C
                         clock pessimism             -0.498     1.461    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.121     1.582    controller/left_reg
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60    faim_page/selection_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y60    faim_page/selection_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y34   uart/baudrate_gen/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y60   controller/change_page_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y55    controller/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    controller/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    controller/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y57    controller/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    faim_page/selection_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y60    faim_page/selection_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y46   uart/baudrate_gen/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    game_page/pos_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    game_page/pos_x_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y63    game_page/pos_x_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    game_page/pos_x_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    game_page/pos_x_reg[2]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X6Y61    game_page/pos_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X35Y34   uart/baudrate_gen/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y60   controller/change_page_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y55    controller/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    controller/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    controller/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y57    controller/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    controller/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    controller/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    controller/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y58    controller/counter_reg[16]/C



