{
  "Top": "cnn",
  "RtlTop": "cnn",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "in": {
      "index": "0",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "arraySizes": ["4"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "out": {
      "index": "1",
      "type": {
        "kinds": [
          "struct",
          "array"
        ],
        "dataType": "ap_axiu<64, 0, 0, 0>",
        "arraySizes": ["2"],
        "structImpl": "flat-interface",
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "3",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "6904",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cnn",
    "Version": "1.0",
    "DisplayName": "Cnn",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/cnn.cpp"],
    "Vhdl": [
      "impl\/vhdl\/cnn_mac_muladd_8neOg.vhd",
      "impl\/vhdl\/cnn_srem_32ns_3nsbkb.vhd",
      "impl\/vhdl\/fifo_w8_d8_A.vhd",
      "impl\/vhdl\/fifo_w16_d4_A.vhd",
      "impl\/vhdl\/kernel.vhd",
      "impl\/vhdl\/kernel_kernels_0.vhd",
      "impl\/vhdl\/kernel_kernels_1.vhd",
      "impl\/vhdl\/kernel_kernels_2.vhd",
      "impl\/vhdl\/kernel_kernels_3.vhd",
      "impl\/vhdl\/kernel_kernels_4.vhd",
      "impl\/vhdl\/kernel_kernels_5.vhd",
      "impl\/vhdl\/kernel_kernels_6.vhd",
      "impl\/vhdl\/kernel_kernels_7.vhd",
      "impl\/vhdl\/kernel_kernels_8.vhd",
      "impl\/vhdl\/kernel_kernels_9.vhd",
      "impl\/vhdl\/kernel_kernels_10.vhd",
      "impl\/vhdl\/kernel_kernels_11.vhd",
      "impl\/vhdl\/kernel_local_row_cud.vhd",
      "impl\/vhdl\/kernel_maxes.vhd",
      "impl\/vhdl\/kernel_partial_sums.vhd",
      "impl\/vhdl\/kernel_stripes_0.vhd",
      "impl\/vhdl\/kernel_stripes_0_ram.vhd",
      "impl\/vhdl\/read_input.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/start_for_kernel_U0.vhd",
      "impl\/vhdl\/start_for_write_ofYi.vhd",
      "impl\/vhdl\/write_output.vhd",
      "impl\/vhdl\/cnn.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cnn_mac_muladd_8neOg.v",
      "impl\/verilog\/cnn_srem_32ns_3nsbkb.v",
      "impl\/verilog\/fifo_w8_d8_A.v",
      "impl\/verilog\/fifo_w16_d4_A.v",
      "impl\/verilog\/kernel.v",
      "impl\/verilog\/kernel_kernels_0.v",
      "impl\/verilog\/kernel_kernels_0_rom.dat",
      "impl\/verilog\/kernel_kernels_1.v",
      "impl\/verilog\/kernel_kernels_1_rom.dat",
      "impl\/verilog\/kernel_kernels_2.v",
      "impl\/verilog\/kernel_kernels_2_rom.dat",
      "impl\/verilog\/kernel_kernels_3.v",
      "impl\/verilog\/kernel_kernels_3_rom.dat",
      "impl\/verilog\/kernel_kernels_4.v",
      "impl\/verilog\/kernel_kernels_4_rom.dat",
      "impl\/verilog\/kernel_kernels_5.v",
      "impl\/verilog\/kernel_kernels_5_rom.dat",
      "impl\/verilog\/kernel_kernels_6.v",
      "impl\/verilog\/kernel_kernels_6_rom.dat",
      "impl\/verilog\/kernel_kernels_7.v",
      "impl\/verilog\/kernel_kernels_7_rom.dat",
      "impl\/verilog\/kernel_kernels_8.v",
      "impl\/verilog\/kernel_kernels_8_rom.dat",
      "impl\/verilog\/kernel_kernels_9.v",
      "impl\/verilog\/kernel_kernels_9_rom.dat",
      "impl\/verilog\/kernel_kernels_10.v",
      "impl\/verilog\/kernel_kernels_10_rom.dat",
      "impl\/verilog\/kernel_kernels_11.v",
      "impl\/verilog\/kernel_kernels_11_rom.dat",
      "impl\/verilog\/kernel_local_row_cud.v",
      "impl\/verilog\/kernel_maxes.v",
      "impl\/verilog\/kernel_partial_sums.v",
      "impl\/verilog\/kernel_stripes_0.v",
      "impl\/verilog\/kernel_stripes_0_ram.v",
      "impl\/verilog\/read_input.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/start_for_kernel_U0.v",
      "impl\/verilog\/start_for_write_ofYi.v",
      "impl\/verilog\/write_output.v",
      "impl\/verilog\/cnn.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.autopilot\/db\/cnn.design.xml",
    "DebugDir": "\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.debug",
    "ProtoInst": ["\/mnt\/sdc3\/david\/projs\/pynq_ml\/cnn\/hls\/solution1\/.debug\/cnn.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "in_0 in_1 in_2 in_3 out_0 out_1",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "in_0": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "in_1": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "in_2": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_2",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "in_3": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "in_3",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "out_0": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_0",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    },
    "out_1": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "out_1",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "64",
        "TKEEP": "8",
        "TLAST": "1",
        "TSTRB": "8"
      }
    }
  },
  "RtlPorts": {
    "in_0_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_1_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_2_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_3_TDATA": {
      "dir": "in",
      "width": "64"
    },
    "in_0_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_1_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_2_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_3_TKEEP": {
      "dir": "in",
      "width": "8"
    },
    "in_0_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_1_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_2_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_3_TSTRB": {
      "dir": "in",
      "width": "8"
    },
    "in_0_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_0_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_0_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_1_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_1_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_1_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_2_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_2_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_2_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "in_3_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "in_3_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "in_3_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "out_0_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_1_TDATA": {
      "dir": "out",
      "width": "64"
    },
    "out_0_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_1_TKEEP": {
      "dir": "out",
      "width": "8"
    },
    "out_0_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_1_TSTRB": {
      "dir": "out",
      "width": "8"
    },
    "out_0_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_0_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_0_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "out_1_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "out_1_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "out_1_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cnn",
      "Instances": [
        {
          "ModuleName": "read_input",
          "InstanceName": "read_input_U0"
        },
        {
          "ModuleName": "kernel",
          "InstanceName": "kernel_U0"
        },
        {
          "ModuleName": "write_output",
          "InstanceName": "write_output_U0"
        }
      ]
    },
    "Info": {
      "read_input": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "write_output": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cnn": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "read_input": {
        "Latency": {
          "LatencyBest": "3580",
          "LatencyAvg": "3580",
          "LatencyWorst": "3580",
          "PipelineII": "3580",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "6.687"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "3",
            "Latency": "894",
            "PipelineII": "",
            "PipelineDepth": "298",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "8",
                "Latency": "296",
                "PipelineII": "",
                "PipelineDepth": "37"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "3",
            "Latency": "894",
            "PipelineII": "",
            "PipelineDepth": "298",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "8",
                "Latency": "296",
                "PipelineII": "",
                "PipelineDepth": "37"
              }]
          },
          {
            "Name": "Loop 3",
            "TripCount": "3",
            "Latency": "894",
            "PipelineII": "",
            "PipelineDepth": "298",
            "Loops": [{
                "Name": "Loop 3.1",
                "TripCount": "8",
                "Latency": "296",
                "PipelineII": "",
                "PipelineDepth": "37"
              }]
          },
          {
            "Name": "Loop 4",
            "TripCount": "3",
            "Latency": "894",
            "PipelineII": "",
            "PipelineDepth": "298",
            "Loops": [{
                "Name": "Loop 4.1",
                "TripCount": "8",
                "Latency": "296",
                "PipelineII": "",
                "PipelineDepth": "37"
              }]
          }
        ],
        "Area": {
          "FF": "2559",
          "LUT": "4753",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "kernel": {
        "Latency": {
          "LatencyBest": "6649",
          "LatencyAvg": "6649",
          "LatencyWorst": "6649",
          "PipelineII": "6649",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Loops": [{
            "Name": "batch_width",
            "TripCount": "4",
            "Latency": "6648",
            "PipelineII": "",
            "PipelineDepth": "1662",
            "Loops": [
              {
                "Name": "read_channels_even",
                "TripCount": "3",
                "Latency": "36",
                "PipelineII": "",
                "PipelineDepth": "12",
                "Loops": [{
                    "Name": "read_values_even",
                    "TripCount": "2",
                    "Latency": "10",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              },
              {
                "Name": "read_channels_odd",
                "TripCount": "3",
                "Latency": "36",
                "PipelineII": "",
                "PipelineDepth": "12",
                "Loops": [{
                    "Name": "read_values_odd",
                    "TripCount": "2",
                    "Latency": "10",
                    "PipelineII": "",
                    "PipelineDepth": "5"
                  }]
              },
              {
                "Name": "memset_maxes",
                "TripCount": "2",
                "Latency": "9",
                "PipelineII": "",
                "PipelineDepth": "5",
                "Loops": [{
                    "Name": "memset_maxes",
                    "TripCount": "4",
                    "Latency": "3",
                    "PipelineII": "",
                    "PipelineDepth": "1"
                  }]
              },
              {
                "Name": "max_pool_kernel",
                "TripCount": "4",
                "Latency": "796",
                "PipelineII": "",
                "PipelineDepth": "199",
                "Loops": [
                  {
                    "Name": "memset_partial_sums",
                    "TripCount": "2",
                    "Latency": "31",
                    "PipelineII": "",
                    "PipelineDepth": "16",
                    "Loops": [{
                        "Name": "memset_partial_sums",
                        "TripCount": "3",
                        "Latency": "14",
                        "PipelineII": "",
                        "PipelineDepth": "5",
                        "Loops": [{
                            "Name": "memset_partial_sums",
                            "TripCount": "4",
                            "Latency": "3",
                            "PipelineII": "",
                            "PipelineDepth": "1"
                          }]
                      }]
                  },
                  {
                    "Name": "kernel_width",
                    "TripCount": "3",
                    "Latency": "117",
                    "PipelineII": "",
                    "PipelineDepth": "39",
                    "Loops": [{
                        "Name": "kernel_height",
                        "TripCount": "3",
                        "Latency": "36",
                        "PipelineII": "",
                        "PipelineDepth": "12"
                      }]
                  },
                  {
                    "Name": "memset_kernel_sums",
                    "TripCount": "2",
                    "Latency": "9",
                    "PipelineII": "",
                    "PipelineDepth": "5",
                    "Loops": [{
                        "Name": "memset_kernel_sums",
                        "TripCount": "4",
                        "Latency": "3",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "max_pool",
                    "TripCount": "4",
                    "Latency": "8",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              },
              {
                "Name": "write_output",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              },
              {
                "Name": "max_pool_kernel",
                "TripCount": "4",
                "Latency": "796",
                "PipelineII": "",
                "PipelineDepth": "199",
                "Loops": [
                  {
                    "Name": "memset_partial_sums",
                    "TripCount": "2",
                    "Latency": "31",
                    "PipelineII": "",
                    "PipelineDepth": "16",
                    "Loops": [{
                        "Name": "memset_partial_sums",
                        "TripCount": "3",
                        "Latency": "14",
                        "PipelineII": "",
                        "PipelineDepth": "5",
                        "Loops": [{
                            "Name": "memset_partial_sums",
                            "TripCount": "4",
                            "Latency": "3",
                            "PipelineII": "",
                            "PipelineDepth": "1"
                          }]
                      }]
                  },
                  {
                    "Name": "kernel_width",
                    "TripCount": "3",
                    "Latency": "117",
                    "PipelineII": "",
                    "PipelineDepth": "39",
                    "Loops": [{
                        "Name": "kernel_height",
                        "TripCount": "3",
                        "Latency": "36",
                        "PipelineII": "",
                        "PipelineDepth": "12"
                      }]
                  },
                  {
                    "Name": "memset_kernel_sums",
                    "TripCount": "2",
                    "Latency": "9",
                    "PipelineII": "",
                    "PipelineDepth": "5",
                    "Loops": [{
                        "Name": "memset_kernel_sums",
                        "TripCount": "4",
                        "Latency": "3",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "sum_channels",
                    "TripCount": "3",
                    "Latency": "6",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  },
                  {
                    "Name": "max_pool",
                    "TripCount": "4",
                    "Latency": "8",
                    "PipelineII": "",
                    "PipelineDepth": "2"
                  }
                ]
              },
              {
                "Name": "write_output",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }
            ]
          }],
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "24",
          "FF": "14436",
          "LUT": "19787",
          "URAM": "0"
        }
      },
      "write_output": {
        "Latency": {
          "LatencyBest": "90",
          "LatencyAvg": "90",
          "LatencyWorst": "90",
          "PipelineII": "90",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.165"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "4",
            "Latency": "44",
            "PipelineII": "",
            "PipelineDepth": "11",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          },
          {
            "Name": "Loop 2",
            "TripCount": "4",
            "Latency": "44",
            "PipelineII": "",
            "PipelineDepth": "11",
            "Loops": [{
                "Name": "Loop 2.1",
                "TripCount": "4",
                "Latency": "8",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }
        ],
        "Area": {
          "FF": "294",
          "LUT": "2597",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "cnn": {
        "Latency": {
          "LatencyBest": "6904",
          "LatencyAvg": "6904",
          "LatencyWorst": "6904",
          "PipelineII": "6650",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.702"
        },
        "Area": {
          "BRAM_18K": "16",
          "DSP48E": "24",
          "FF": "17401",
          "LUT": "27625",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "cnn",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-02-17 12:53:34 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2020.1"
  }
}
