///////////////////////
// Xilinx IPs
///////////////////////
// common
///////////////////////
// for Virtex6
-v $MODEL_DIR/fpga/xilinx_ip/bram_128x160.v

///////////////////////
// L2
///////////////////////
-v $DV_ROOT/design/proto/bram_sdp_4096x144_wrapper.v
-v $DV_ROOT/design/proto/bram_sdp_1024x64_wrapper.v
-v $DV_ROOT/design/proto/bram_sdp_256x66_wrapper.v
-v $DV_ROOT/design/proto/bram_sdp_128x108_wrapper.v

// for Virtex6
-v $MODEL_DIR/fpga/xilinx_ip/bram_256x128.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_4096x144.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_256x176.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_1024x64.v

///////////////////////
// SPARC
///////////////////////
//128X132 isn't listed in sparc Flist anymore - no bram equivalent
-v $DV_ROOT/design/proto/bram_sdp_128x80_wrapper.v
-v $DV_ROOT/design/proto/bram_sdp_256x272_wrapper.v
-v $DV_ROOT/design/proto/bram_sdp_128x288_wrapper.v

// for Virtex6
-v $MODEL_DIR/fpga/xilinx_ip/bram_128x80.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_256x272.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_128x288.v

///////////////////////
// L15
///////////////////////

// for Virtex6
-v $MODEL_DIR/fpga/xilinx_ip/bram_512x128.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_512x32.v

///////////////////////
// Other
///////////////////////
-v $DV_ROOT/design/proto/bram_sdp_256x512_wrapper.v

-v $MODEL_DIR/fpga/xilinx_ip/bram_sdp_128x108.v
-v $MODEL_DIR/fpga/xilinx_ip/bram_128x108.v