<stg><name>SlidingWindowMagSampleFetcher</name>


<trans_list>

<trans id="57" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:36 %n_periods_read = read i8 @_ssdm_op_Read.s_axilite.i8, i8 %n_periods

]]></Node>
<StgValue><ssdm name="n_periods_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:37 %n_samples_read = read i6 @_ssdm_op_Read.ap_vld.i6, i6 %n_samples

]]></Node>
<StgValue><ssdm name="n_samples_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="20" op_53_bw="20" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="20" op_77_bw="20" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="20" op_101_bw="20" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="12" op_113_bw="12" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="20" op_125_bw="20" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="12" op_137_bw="12" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="20" op_149_bw="20" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="20" op_158_bw="20" op_159_bw="20" op_160_bw="12" op_161_bw="12" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="20" op_173_bw="20" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="12" op_185_bw="12" op_186_bw="12" op_187_bw="12" op_188_bw="12" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="12" op_193_bw="12" op_194_bw="12" op_195_bw="12" op_196_bw="20" op_197_bw="20" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="12" op_209_bw="12" op_210_bw="12" op_211_bw="12" op_212_bw="12" op_213_bw="12" op_214_bw="12" op_215_bw="12" op_216_bw="12" op_217_bw="12" op_218_bw="12" op_219_bw="12" op_220_bw="20" op_221_bw="20" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="20" op_226_bw="20" op_227_bw="20" op_228_bw="20" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="12" op_233_bw="12" op_234_bw="12" op_235_bw="12" op_236_bw="12" op_237_bw="12" op_238_bw="12" op_239_bw="12" op_240_bw="12" op_241_bw="12" op_242_bw="12" op_243_bw="12" op_244_bw="20" op_245_bw="20" op_246_bw="20" op_247_bw="20" op_248_bw="20" op_249_bw="20" op_250_bw="20" op_251_bw="20" op_252_bw="20" op_253_bw="20" op_254_bw="20" op_255_bw="20" op_256_bw="6" op_257_bw="6">
<![CDATA[
:38 %call_ln60 = call void @loadSlidingWindow, i32 %buffer_in_0, i32 %buffer_in_1, i32 %buffer_in_2, i32 %buffer_in_3, i32 %buffer_in_4, i32 %buffer_in_5, i32 %buffer_in_6, i32 %buffer_in_7, i32 %buffer_in_8, i32 %buffer_in_9, i32 %buffer_in_10, i32 %buffer_in_11, i6 %n_samples_read, i32 %sliding_window_size_s, i6 %sliding_window_front_ptr_s, i12 %sliding_window_buffer_samples_sample_V_0_0, i12 %sliding_window_buffer_samples_sample_V_0_1, i12 %sliding_window_buffer_samples_sample_V_0_2, i12 %sliding_window_buffer_samples_sample_V_0_3, i12 %sliding_window_buffer_samples_sample_V_0_4, i12 %sliding_window_buffer_samples_sample_V_0_5, i12 %sliding_window_buffer_samples_sample_V_0_6, i12 %sliding_window_buffer_samples_sample_V_0_7, i12 %sliding_window_buffer_samples_sample_V_0_8, i12 %sliding_window_buffer_samples_sample_V_0_9, i12 %sliding_window_buffer_samples_sample_V_0_10, i12 %sliding_window_buffer_samples_sample_V_0_11, i20 %sliding_window_buffer_samples_timestamp_V_0_0, i20 %sliding_window_buffer_samples_timestamp_V_0_1, i20 %sliding_window_buffer_samples_timestamp_V_0_2, i20 %sliding_window_buffer_samples_timestamp_V_0_3, i20 %sliding_window_buffer_samples_timestamp_V_0_4, i20 %sliding_window_buffer_samples_timestamp_V_0_5, i20 %sliding_window_buffer_samples_timestamp_V_0_6, i20 %sliding_window_buffer_samples_timestamp_V_0_7, i20 %sliding_window_buffer_samples_timestamp_V_0_8, i20 %sliding_window_buffer_samples_timestamp_V_0_9, i20 %sliding_window_buffer_samples_timestamp_V_0_10, i20 %sliding_window_buffer_samples_timestamp_V_0_11, i12 %sliding_window_buffer_samples_sample_V_1_0, i12 %sliding_window_buffer_samples_sample_V_1_1, i12 %sliding_window_buffer_samples_sample_V_1_2, i12 %sliding_window_buffer_samples_sample_V_1_3, i12 %sliding_window_buffer_samples_sample_V_1_4, i12 %sliding_window_buffer_samples_sample_V_1_5, i12 %sliding_window_buffer_samples_sample_V_1_6, i12 %sliding_window_buffer_samples_sample_V_1_7, i12 %sliding_window_buffer_samples_sample_V_1_8, i12 %sliding_window_buffer_samples_sample_V_1_9, i12 %sliding_window_buffer_samples_sample_V_1_10, i12 %sliding_window_buffer_samples_sample_V_1_11, i20 %sliding_window_buffer_samples_timestamp_V_1_0, i20 %sliding_window_buffer_samples_timestamp_V_1_1, i20 %sliding_window_buffer_samples_timestamp_V_1_2, i20 %sliding_window_buffer_samples_timestamp_V_1_3, i20 %sliding_window_buffer_samples_timestamp_V_1_4, i20 %sliding_window_buffer_samples_timestamp_V_1_5, i20 %sliding_window_buffer_samples_timestamp_V_1_6, i20 %sliding_window_buffer_samples_timestamp_V_1_7, i20 %sliding_window_buffer_samples_timestamp_V_1_8, i20 %sliding_window_buffer_samples_timestamp_V_1_9, i20 %sliding_window_buffer_samples_timestamp_V_1_10, i20 %sliding_window_buffer_samples_timestamp_V_1_11, i12 %sliding_window_buffer_samples_sample_V_2_0, i12 %sliding_window_buffer_samples_sample_V_2_1, i12 %sliding_window_buffer_samples_sample_V_2_2, i12 %sliding_window_buffer_samples_sample_V_2_3, i12 %sliding_window_buffer_samples_sample_V_2_4, i12 %sliding_window_buffer_samples_sample_V_2_5, i12 %sliding_window_buffer_samples_sample_V_2_6, i12 %sliding_window_buffer_samples_sample_V_2_7, i12 %sliding_window_buffer_samples_sample_V_2_8, i12 %sliding_window_buffer_samples_sample_V_2_9, i12 %sliding_window_buffer_samples_sample_V_2_10, i12 %sliding_window_buffer_samples_sample_V_2_11, i20 %sliding_window_buffer_samples_timestamp_V_2_0, i20 %sliding_window_buffer_samples_timestamp_V_2_1, i20 %sliding_window_buffer_samples_timestamp_V_2_2, i20 %sliding_window_buffer_samples_timestamp_V_2_3, i20 %sliding_window_buffer_samples_timestamp_V_2_4, i20 %sliding_window_buffer_samples_timestamp_V_2_5, i20 %sliding_window_buffer_samples_timestamp_V_2_6, i20 %sliding_window_buffer_samples_timestamp_V_2_7, i20 %sliding_window_buffer_samples_timestamp_V_2_8, i20 %sliding_window_buffer_samples_timestamp_V_2_9, i20 %sliding_window_buffer_samples_timestamp_V_2_10, i20 %sliding_window_buffer_samples_timestamp_V_2_11, i12 %sliding_window_buffer_samples_sample_V_3_0, i12 %sliding_window_buffer_samples_sample_V_3_1, i12 %sliding_window_buffer_samples_sample_V_3_2, i12 %sliding_window_buffer_samples_sample_V_3_3, i12 %sliding_window_buffer_samples_sample_V_3_4, i12 %sliding_window_buffer_samples_sample_V_3_5, i12 %sliding_window_buffer_samples_sample_V_3_6, i12 %sliding_window_buffer_samples_sample_V_3_7, i12 %sliding_window_buffer_samples_sample_V_3_8, i12 %sliding_window_buffer_samples_sample_V_3_9, i12 %sliding_window_buffer_samples_sample_V_3_10, i12 %sliding_window_buffer_samples_sample_V_3_11, i20 %sliding_window_buffer_samples_timestamp_V_3_0, i20 %sliding_window_buffer_samples_timestamp_V_3_1, i20 %sliding_window_buffer_samples_timestamp_V_3_2, i20 %sliding_window_buffer_samples_timestamp_V_3_3, i20 %sliding_window_buffer_samples_timestamp_V_3_4, i20 %sliding_window_buffer_samples_timestamp_V_3_5, i20 %sliding_window_buffer_samples_timestamp_V_3_6, i20 %sliding_window_buffer_samples_timestamp_V_3_7, i20 %sliding_window_buffer_samples_timestamp_V_3_8, i20 %sliding_window_buffer_samples_timestamp_V_3_9, i20 %sliding_window_buffer_samples_timestamp_V_3_10, i20 %sliding_window_buffer_samples_timestamp_V_3_11, i12 %sliding_window_buffer_samples_sample_V_4_0, i12 %sliding_window_buffer_samples_sample_V_4_1, i12 %sliding_window_buffer_samples_sample_V_4_2, i12 %sliding_window_buffer_samples_sample_V_4_3, i12 %sliding_window_buffer_samples_sample_V_4_4, i12 %sliding_window_buffer_samples_sample_V_4_5, i12 %sliding_window_buffer_samples_sample_V_4_6, i12 %sliding_window_buffer_samples_sample_V_4_7, i12 %sliding_window_buffer_samples_sample_V_4_8, i12 %sliding_window_buffer_samples_sample_V_4_9, i12 %sliding_window_buffer_samples_sample_V_4_10, i12 %sliding_window_buffer_samples_sample_V_4_11, i20 %sliding_window_buffer_samples_timestamp_V_4_0, i20 %sliding_window_buffer_samples_timestamp_V_4_1, i20 %sliding_window_buffer_samples_timestamp_V_4_2, i20 %sliding_window_buffer_samples_timestamp_V_4_3, i20 %sliding_window_buffer_samples_timestamp_V_4_4, i20 %sliding_window_buffer_samples_timestamp_V_4_5, i20 %sliding_window_buffer_samples_timestamp_V_4_6, i20 %sliding_window_buffer_samples_timestamp_V_4_7, i20 %sliding_window_buffer_samples_timestamp_V_4_8, i20 %sliding_window_buffer_samples_timestamp_V_4_9, i20 %sliding_window_buffer_samples_timestamp_V_4_10, i20 %sliding_window_buffer_samples_timestamp_V_4_11, i12 %sliding_window_buffer_samples_sample_V_5_0, i12 %sliding_window_buffer_samples_sample_V_5_1, i12 %sliding_window_buffer_samples_sample_V_5_2, i12 %sliding_window_buffer_samples_sample_V_5_3, i12 %sliding_window_buffer_samples_sample_V_5_4, i12 %sliding_window_buffer_samples_sample_V_5_5, i12 %sliding_window_buffer_samples_sample_V_5_6, i12 %sliding_window_buffer_samples_sample_V_5_7, i12 %sliding_window_buffer_samples_sample_V_5_8, i12 %sliding_window_buffer_samples_sample_V_5_9, i12 %sliding_window_buffer_samples_sample_V_5_10, i12 %sliding_window_buffer_samples_sample_V_5_11, i20 %sliding_window_buffer_samples_timestamp_V_5_0, i20 %sliding_window_buffer_samples_timestamp_V_5_1, i20 %sliding_window_buffer_samples_timestamp_V_5_2, i20 %sliding_window_buffer_samples_timestamp_V_5_3, i20 %sliding_window_buffer_samples_timestamp_V_5_4, i20 %sliding_window_buffer_samples_timestamp_V_5_5, i20 %sliding_window_buffer_samples_timestamp_V_5_6, i20 %sliding_window_buffer_samples_timestamp_V_5_7, i20 %sliding_window_buffer_samples_timestamp_V_5_8, i20 %sliding_window_buffer_samples_timestamp_V_5_9, i20 %sliding_window_buffer_samples_timestamp_V_5_10, i20 %sliding_window_buffer_samples_timestamp_V_5_11, i12 %sliding_window_buffer_samples_sample_V_6_0, i12 %sliding_window_buffer_samples_sample_V_6_1, i12 %sliding_window_buffer_samples_sample_V_6_2, i12 %sliding_window_buffer_samples_sample_V_6_3, i12 %sliding_window_buffer_samples_sample_V_6_4, i12 %sliding_window_buffer_samples_sample_V_6_5, i12 %sliding_window_buffer_samples_sample_V_6_6, i12 %sliding_window_buffer_samples_sample_V_6_7, i12 %sliding_window_buffer_samples_sample_V_6_8, i12 %sliding_window_buffer_samples_sample_V_6_9, i12 %sliding_window_buffer_samples_sample_V_6_10, i12 %sliding_window_buffer_samples_sample_V_6_11, i20 %sliding_window_buffer_samples_timestamp_V_6_0, i20 %sliding_window_buffer_samples_timestamp_V_6_1, i20 %sliding_window_buffer_samples_timestamp_V_6_2, i20 %sliding_window_buffer_samples_timestamp_V_6_3, i20 %sliding_window_buffer_samples_timestamp_V_6_4, i20 %sliding_window_buffer_samples_timestamp_V_6_5, i20 %sliding_window_buffer_samples_timestamp_V_6_6, i20 %sliding_window_buffer_samples_timestamp_V_6_7, i20 %sliding_window_buffer_samples_timestamp_V_6_8, i20 %sliding_window_buffer_samples_timestamp_V_6_9, i20 %sliding_window_buffer_samples_timestamp_V_6_10, i20 %sliding_window_buffer_samples_timestamp_V_6_11, i12 %sliding_window_buffer_samples_sample_V_7_0, i12 %sliding_window_buffer_samples_sample_V_7_1, i12 %sliding_window_buffer_samples_sample_V_7_2, i12 %sliding_window_buffer_samples_sample_V_7_3, i12 %sliding_window_buffer_samples_sample_V_7_4, i12 %sliding_window_buffer_samples_sample_V_7_5, i12 %sliding_window_buffer_samples_sample_V_7_6, i12 %sliding_window_buffer_samples_sample_V_7_7, i12 %sliding_window_buffer_samples_sample_V_7_8, i12 %sliding_window_buffer_samples_sample_V_7_9, i12 %sliding_window_buffer_samples_sample_V_7_10, i12 %sliding_window_buffer_samples_sample_V_7_11, i20 %sliding_window_buffer_samples_timestamp_V_7_0, i20 %sliding_window_buffer_samples_timestamp_V_7_1, i20 %sliding_window_buffer_samples_timestamp_V_7_2, i20 %sliding_window_buffer_samples_timestamp_V_7_3, i20 %sliding_window_buffer_samples_timestamp_V_7_4, i20 %sliding_window_buffer_samples_timestamp_V_7_5, i20 %sliding_window_buffer_samples_timestamp_V_7_6, i20 %sliding_window_buffer_samples_timestamp_V_7_7, i20 %sliding_window_buffer_samples_timestamp_V_7_8, i20 %sliding_window_buffer_samples_timestamp_V_7_9, i20 %sliding_window_buffer_samples_timestamp_V_7_10, i20 %sliding_window_buffer_samples_timestamp_V_7_11, i12 %sliding_window_buffer_samples_sample_V_8_0, i12 %sliding_window_buffer_samples_sample_V_8_1, i12 %sliding_window_buffer_samples_sample_V_8_2, i12 %sliding_window_buffer_samples_sample_V_8_3, i12 %sliding_window_buffer_samples_sample_V_8_4, i12 %sliding_window_buffer_samples_sample_V_8_5, i12 %sliding_window_buffer_samples_sample_V_8_6, i12 %sliding_window_buffer_samples_sample_V_8_7, i12 %sliding_window_buffer_samples_sample_V_8_8, i12 %sliding_window_buffer_samples_sample_V_8_9, i12 %sliding_window_buffer_samples_sample_V_8_10, i12 %sliding_window_buffer_samples_sample_V_8_11, i20 %sliding_window_buffer_samples_timestamp_V_8_0, i20 %sliding_window_buffer_samples_timestamp_V_8_1, i20 %sliding_window_buffer_samples_timestamp_V_8_2, i20 %sliding_window_buffer_samples_timestamp_V_8_3, i20 %sliding_window_buffer_samples_timestamp_V_8_4, i20 %sliding_window_buffer_samples_timestamp_V_8_5, i20 %sliding_window_buffer_samples_timestamp_V_8_6, i20 %sliding_window_buffer_samples_timestamp_V_8_7, i20 %sliding_window_buffer_samples_timestamp_V_8_8, i20 %sliding_window_buffer_samples_timestamp_V_8_9, i20 %sliding_window_buffer_samples_timestamp_V_8_10, i20 %sliding_window_buffer_samples_timestamp_V_8_11, i12 %sliding_window_buffer_samples_sample_V_9_0, i12 %sliding_window_buffer_samples_sample_V_9_1, i12 %sliding_window_buffer_samples_sample_V_9_2, i12 %sliding_window_buffer_samples_sample_V_9_3, i12 %sliding_window_buffer_samples_sample_V_9_4, i12 %sliding_window_buffer_samples_sample_V_9_5, i12 %sliding_window_buffer_samples_sample_V_9_6, i12 %sliding_window_buffer_samples_sample_V_9_7, i12 %sliding_window_buffer_samples_sample_V_9_8, i12 %sliding_window_buffer_samples_sample_V_9_9, i12 %sliding_window_buffer_samples_sample_V_9_10, i12 %sliding_window_buffer_samples_sample_V_9_11, i20 %sliding_window_buffer_samples_timestamp_V_9_0, i20 %sliding_window_buffer_samples_timestamp_V_9_1, i20 %sliding_window_buffer_samples_timestamp_V_9_2, i20 %sliding_window_buffer_samples_timestamp_V_9_3, i20 %sliding_window_buffer_samples_timestamp_V_9_4, i20 %sliding_window_buffer_samples_timestamp_V_9_5, i20 %sliding_window_buffer_samples_timestamp_V_9_6, i20 %sliding_window_buffer_samples_timestamp_V_9_7, i20 %sliding_window_buffer_samples_timestamp_V_9_8, i20 %sliding_window_buffer_samples_timestamp_V_9_9, i20 %sliding_window_buffer_samples_timestamp_V_9_10, i20 %sliding_window_buffer_samples_timestamp_V_9_11, i6 %sliding_window_buffer_count_s, i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:39 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="12">
<![CDATA[
:40 %buffer_out_load = load i12 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="buffer_out_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_1, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_0, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_1, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_2, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_3, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_4, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_5, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_6, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_7, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_8, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_9, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_10, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_in_11, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_in_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:27 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:28 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %buffer_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="6">
<![CDATA[
:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %n_samples

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %n_samples, void @empty_5, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %n_periods

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_periods, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %n_periods, void @empty_2, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:34 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %n_samples_out

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %n_samples_out, void @empty_12, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_6, void @empty, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="6" op_14_bw="32" op_15_bw="6" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="20" op_29_bw="20" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="20" op_53_bw="20" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="20" op_77_bw="20" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="12" op_89_bw="12" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="20" op_101_bw="20" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="12" op_113_bw="12" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="20" op_125_bw="20" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="12" op_137_bw="12" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="20" op_149_bw="20" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="20" op_158_bw="20" op_159_bw="20" op_160_bw="12" op_161_bw="12" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="20" op_173_bw="20" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="12" op_185_bw="12" op_186_bw="12" op_187_bw="12" op_188_bw="12" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="12" op_193_bw="12" op_194_bw="12" op_195_bw="12" op_196_bw="20" op_197_bw="20" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="12" op_209_bw="12" op_210_bw="12" op_211_bw="12" op_212_bw="12" op_213_bw="12" op_214_bw="12" op_215_bw="12" op_216_bw="12" op_217_bw="12" op_218_bw="12" op_219_bw="12" op_220_bw="20" op_221_bw="20" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="20" op_226_bw="20" op_227_bw="20" op_228_bw="20" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="12" op_233_bw="12" op_234_bw="12" op_235_bw="12" op_236_bw="12" op_237_bw="12" op_238_bw="12" op_239_bw="12" op_240_bw="12" op_241_bw="12" op_242_bw="12" op_243_bw="12" op_244_bw="20" op_245_bw="20" op_246_bw="20" op_247_bw="20" op_248_bw="20" op_249_bw="20" op_250_bw="20" op_251_bw="20" op_252_bw="20" op_253_bw="20" op_254_bw="20" op_255_bw="20" op_256_bw="6" op_257_bw="6">
<![CDATA[
:38 %call_ln60 = call void @loadSlidingWindow, i32 %buffer_in_0, i32 %buffer_in_1, i32 %buffer_in_2, i32 %buffer_in_3, i32 %buffer_in_4, i32 %buffer_in_5, i32 %buffer_in_6, i32 %buffer_in_7, i32 %buffer_in_8, i32 %buffer_in_9, i32 %buffer_in_10, i32 %buffer_in_11, i6 %n_samples_read, i32 %sliding_window_size_s, i6 %sliding_window_front_ptr_s, i12 %sliding_window_buffer_samples_sample_V_0_0, i12 %sliding_window_buffer_samples_sample_V_0_1, i12 %sliding_window_buffer_samples_sample_V_0_2, i12 %sliding_window_buffer_samples_sample_V_0_3, i12 %sliding_window_buffer_samples_sample_V_0_4, i12 %sliding_window_buffer_samples_sample_V_0_5, i12 %sliding_window_buffer_samples_sample_V_0_6, i12 %sliding_window_buffer_samples_sample_V_0_7, i12 %sliding_window_buffer_samples_sample_V_0_8, i12 %sliding_window_buffer_samples_sample_V_0_9, i12 %sliding_window_buffer_samples_sample_V_0_10, i12 %sliding_window_buffer_samples_sample_V_0_11, i20 %sliding_window_buffer_samples_timestamp_V_0_0, i20 %sliding_window_buffer_samples_timestamp_V_0_1, i20 %sliding_window_buffer_samples_timestamp_V_0_2, i20 %sliding_window_buffer_samples_timestamp_V_0_3, i20 %sliding_window_buffer_samples_timestamp_V_0_4, i20 %sliding_window_buffer_samples_timestamp_V_0_5, i20 %sliding_window_buffer_samples_timestamp_V_0_6, i20 %sliding_window_buffer_samples_timestamp_V_0_7, i20 %sliding_window_buffer_samples_timestamp_V_0_8, i20 %sliding_window_buffer_samples_timestamp_V_0_9, i20 %sliding_window_buffer_samples_timestamp_V_0_10, i20 %sliding_window_buffer_samples_timestamp_V_0_11, i12 %sliding_window_buffer_samples_sample_V_1_0, i12 %sliding_window_buffer_samples_sample_V_1_1, i12 %sliding_window_buffer_samples_sample_V_1_2, i12 %sliding_window_buffer_samples_sample_V_1_3, i12 %sliding_window_buffer_samples_sample_V_1_4, i12 %sliding_window_buffer_samples_sample_V_1_5, i12 %sliding_window_buffer_samples_sample_V_1_6, i12 %sliding_window_buffer_samples_sample_V_1_7, i12 %sliding_window_buffer_samples_sample_V_1_8, i12 %sliding_window_buffer_samples_sample_V_1_9, i12 %sliding_window_buffer_samples_sample_V_1_10, i12 %sliding_window_buffer_samples_sample_V_1_11, i20 %sliding_window_buffer_samples_timestamp_V_1_0, i20 %sliding_window_buffer_samples_timestamp_V_1_1, i20 %sliding_window_buffer_samples_timestamp_V_1_2, i20 %sliding_window_buffer_samples_timestamp_V_1_3, i20 %sliding_window_buffer_samples_timestamp_V_1_4, i20 %sliding_window_buffer_samples_timestamp_V_1_5, i20 %sliding_window_buffer_samples_timestamp_V_1_6, i20 %sliding_window_buffer_samples_timestamp_V_1_7, i20 %sliding_window_buffer_samples_timestamp_V_1_8, i20 %sliding_window_buffer_samples_timestamp_V_1_9, i20 %sliding_window_buffer_samples_timestamp_V_1_10, i20 %sliding_window_buffer_samples_timestamp_V_1_11, i12 %sliding_window_buffer_samples_sample_V_2_0, i12 %sliding_window_buffer_samples_sample_V_2_1, i12 %sliding_window_buffer_samples_sample_V_2_2, i12 %sliding_window_buffer_samples_sample_V_2_3, i12 %sliding_window_buffer_samples_sample_V_2_4, i12 %sliding_window_buffer_samples_sample_V_2_5, i12 %sliding_window_buffer_samples_sample_V_2_6, i12 %sliding_window_buffer_samples_sample_V_2_7, i12 %sliding_window_buffer_samples_sample_V_2_8, i12 %sliding_window_buffer_samples_sample_V_2_9, i12 %sliding_window_buffer_samples_sample_V_2_10, i12 %sliding_window_buffer_samples_sample_V_2_11, i20 %sliding_window_buffer_samples_timestamp_V_2_0, i20 %sliding_window_buffer_samples_timestamp_V_2_1, i20 %sliding_window_buffer_samples_timestamp_V_2_2, i20 %sliding_window_buffer_samples_timestamp_V_2_3, i20 %sliding_window_buffer_samples_timestamp_V_2_4, i20 %sliding_window_buffer_samples_timestamp_V_2_5, i20 %sliding_window_buffer_samples_timestamp_V_2_6, i20 %sliding_window_buffer_samples_timestamp_V_2_7, i20 %sliding_window_buffer_samples_timestamp_V_2_8, i20 %sliding_window_buffer_samples_timestamp_V_2_9, i20 %sliding_window_buffer_samples_timestamp_V_2_10, i20 %sliding_window_buffer_samples_timestamp_V_2_11, i12 %sliding_window_buffer_samples_sample_V_3_0, i12 %sliding_window_buffer_samples_sample_V_3_1, i12 %sliding_window_buffer_samples_sample_V_3_2, i12 %sliding_window_buffer_samples_sample_V_3_3, i12 %sliding_window_buffer_samples_sample_V_3_4, i12 %sliding_window_buffer_samples_sample_V_3_5, i12 %sliding_window_buffer_samples_sample_V_3_6, i12 %sliding_window_buffer_samples_sample_V_3_7, i12 %sliding_window_buffer_samples_sample_V_3_8, i12 %sliding_window_buffer_samples_sample_V_3_9, i12 %sliding_window_buffer_samples_sample_V_3_10, i12 %sliding_window_buffer_samples_sample_V_3_11, i20 %sliding_window_buffer_samples_timestamp_V_3_0, i20 %sliding_window_buffer_samples_timestamp_V_3_1, i20 %sliding_window_buffer_samples_timestamp_V_3_2, i20 %sliding_window_buffer_samples_timestamp_V_3_3, i20 %sliding_window_buffer_samples_timestamp_V_3_4, i20 %sliding_window_buffer_samples_timestamp_V_3_5, i20 %sliding_window_buffer_samples_timestamp_V_3_6, i20 %sliding_window_buffer_samples_timestamp_V_3_7, i20 %sliding_window_buffer_samples_timestamp_V_3_8, i20 %sliding_window_buffer_samples_timestamp_V_3_9, i20 %sliding_window_buffer_samples_timestamp_V_3_10, i20 %sliding_window_buffer_samples_timestamp_V_3_11, i12 %sliding_window_buffer_samples_sample_V_4_0, i12 %sliding_window_buffer_samples_sample_V_4_1, i12 %sliding_window_buffer_samples_sample_V_4_2, i12 %sliding_window_buffer_samples_sample_V_4_3, i12 %sliding_window_buffer_samples_sample_V_4_4, i12 %sliding_window_buffer_samples_sample_V_4_5, i12 %sliding_window_buffer_samples_sample_V_4_6, i12 %sliding_window_buffer_samples_sample_V_4_7, i12 %sliding_window_buffer_samples_sample_V_4_8, i12 %sliding_window_buffer_samples_sample_V_4_9, i12 %sliding_window_buffer_samples_sample_V_4_10, i12 %sliding_window_buffer_samples_sample_V_4_11, i20 %sliding_window_buffer_samples_timestamp_V_4_0, i20 %sliding_window_buffer_samples_timestamp_V_4_1, i20 %sliding_window_buffer_samples_timestamp_V_4_2, i20 %sliding_window_buffer_samples_timestamp_V_4_3, i20 %sliding_window_buffer_samples_timestamp_V_4_4, i20 %sliding_window_buffer_samples_timestamp_V_4_5, i20 %sliding_window_buffer_samples_timestamp_V_4_6, i20 %sliding_window_buffer_samples_timestamp_V_4_7, i20 %sliding_window_buffer_samples_timestamp_V_4_8, i20 %sliding_window_buffer_samples_timestamp_V_4_9, i20 %sliding_window_buffer_samples_timestamp_V_4_10, i20 %sliding_window_buffer_samples_timestamp_V_4_11, i12 %sliding_window_buffer_samples_sample_V_5_0, i12 %sliding_window_buffer_samples_sample_V_5_1, i12 %sliding_window_buffer_samples_sample_V_5_2, i12 %sliding_window_buffer_samples_sample_V_5_3, i12 %sliding_window_buffer_samples_sample_V_5_4, i12 %sliding_window_buffer_samples_sample_V_5_5, i12 %sliding_window_buffer_samples_sample_V_5_6, i12 %sliding_window_buffer_samples_sample_V_5_7, i12 %sliding_window_buffer_samples_sample_V_5_8, i12 %sliding_window_buffer_samples_sample_V_5_9, i12 %sliding_window_buffer_samples_sample_V_5_10, i12 %sliding_window_buffer_samples_sample_V_5_11, i20 %sliding_window_buffer_samples_timestamp_V_5_0, i20 %sliding_window_buffer_samples_timestamp_V_5_1, i20 %sliding_window_buffer_samples_timestamp_V_5_2, i20 %sliding_window_buffer_samples_timestamp_V_5_3, i20 %sliding_window_buffer_samples_timestamp_V_5_4, i20 %sliding_window_buffer_samples_timestamp_V_5_5, i20 %sliding_window_buffer_samples_timestamp_V_5_6, i20 %sliding_window_buffer_samples_timestamp_V_5_7, i20 %sliding_window_buffer_samples_timestamp_V_5_8, i20 %sliding_window_buffer_samples_timestamp_V_5_9, i20 %sliding_window_buffer_samples_timestamp_V_5_10, i20 %sliding_window_buffer_samples_timestamp_V_5_11, i12 %sliding_window_buffer_samples_sample_V_6_0, i12 %sliding_window_buffer_samples_sample_V_6_1, i12 %sliding_window_buffer_samples_sample_V_6_2, i12 %sliding_window_buffer_samples_sample_V_6_3, i12 %sliding_window_buffer_samples_sample_V_6_4, i12 %sliding_window_buffer_samples_sample_V_6_5, i12 %sliding_window_buffer_samples_sample_V_6_6, i12 %sliding_window_buffer_samples_sample_V_6_7, i12 %sliding_window_buffer_samples_sample_V_6_8, i12 %sliding_window_buffer_samples_sample_V_6_9, i12 %sliding_window_buffer_samples_sample_V_6_10, i12 %sliding_window_buffer_samples_sample_V_6_11, i20 %sliding_window_buffer_samples_timestamp_V_6_0, i20 %sliding_window_buffer_samples_timestamp_V_6_1, i20 %sliding_window_buffer_samples_timestamp_V_6_2, i20 %sliding_window_buffer_samples_timestamp_V_6_3, i20 %sliding_window_buffer_samples_timestamp_V_6_4, i20 %sliding_window_buffer_samples_timestamp_V_6_5, i20 %sliding_window_buffer_samples_timestamp_V_6_6, i20 %sliding_window_buffer_samples_timestamp_V_6_7, i20 %sliding_window_buffer_samples_timestamp_V_6_8, i20 %sliding_window_buffer_samples_timestamp_V_6_9, i20 %sliding_window_buffer_samples_timestamp_V_6_10, i20 %sliding_window_buffer_samples_timestamp_V_6_11, i12 %sliding_window_buffer_samples_sample_V_7_0, i12 %sliding_window_buffer_samples_sample_V_7_1, i12 %sliding_window_buffer_samples_sample_V_7_2, i12 %sliding_window_buffer_samples_sample_V_7_3, i12 %sliding_window_buffer_samples_sample_V_7_4, i12 %sliding_window_buffer_samples_sample_V_7_5, i12 %sliding_window_buffer_samples_sample_V_7_6, i12 %sliding_window_buffer_samples_sample_V_7_7, i12 %sliding_window_buffer_samples_sample_V_7_8, i12 %sliding_window_buffer_samples_sample_V_7_9, i12 %sliding_window_buffer_samples_sample_V_7_10, i12 %sliding_window_buffer_samples_sample_V_7_11, i20 %sliding_window_buffer_samples_timestamp_V_7_0, i20 %sliding_window_buffer_samples_timestamp_V_7_1, i20 %sliding_window_buffer_samples_timestamp_V_7_2, i20 %sliding_window_buffer_samples_timestamp_V_7_3, i20 %sliding_window_buffer_samples_timestamp_V_7_4, i20 %sliding_window_buffer_samples_timestamp_V_7_5, i20 %sliding_window_buffer_samples_timestamp_V_7_6, i20 %sliding_window_buffer_samples_timestamp_V_7_7, i20 %sliding_window_buffer_samples_timestamp_V_7_8, i20 %sliding_window_buffer_samples_timestamp_V_7_9, i20 %sliding_window_buffer_samples_timestamp_V_7_10, i20 %sliding_window_buffer_samples_timestamp_V_7_11, i12 %sliding_window_buffer_samples_sample_V_8_0, i12 %sliding_window_buffer_samples_sample_V_8_1, i12 %sliding_window_buffer_samples_sample_V_8_2, i12 %sliding_window_buffer_samples_sample_V_8_3, i12 %sliding_window_buffer_samples_sample_V_8_4, i12 %sliding_window_buffer_samples_sample_V_8_5, i12 %sliding_window_buffer_samples_sample_V_8_6, i12 %sliding_window_buffer_samples_sample_V_8_7, i12 %sliding_window_buffer_samples_sample_V_8_8, i12 %sliding_window_buffer_samples_sample_V_8_9, i12 %sliding_window_buffer_samples_sample_V_8_10, i12 %sliding_window_buffer_samples_sample_V_8_11, i20 %sliding_window_buffer_samples_timestamp_V_8_0, i20 %sliding_window_buffer_samples_timestamp_V_8_1, i20 %sliding_window_buffer_samples_timestamp_V_8_2, i20 %sliding_window_buffer_samples_timestamp_V_8_3, i20 %sliding_window_buffer_samples_timestamp_V_8_4, i20 %sliding_window_buffer_samples_timestamp_V_8_5, i20 %sliding_window_buffer_samples_timestamp_V_8_6, i20 %sliding_window_buffer_samples_timestamp_V_8_7, i20 %sliding_window_buffer_samples_timestamp_V_8_8, i20 %sliding_window_buffer_samples_timestamp_V_8_9, i20 %sliding_window_buffer_samples_timestamp_V_8_10, i20 %sliding_window_buffer_samples_timestamp_V_8_11, i12 %sliding_window_buffer_samples_sample_V_9_0, i12 %sliding_window_buffer_samples_sample_V_9_1, i12 %sliding_window_buffer_samples_sample_V_9_2, i12 %sliding_window_buffer_samples_sample_V_9_3, i12 %sliding_window_buffer_samples_sample_V_9_4, i12 %sliding_window_buffer_samples_sample_V_9_5, i12 %sliding_window_buffer_samples_sample_V_9_6, i12 %sliding_window_buffer_samples_sample_V_9_7, i12 %sliding_window_buffer_samples_sample_V_9_8, i12 %sliding_window_buffer_samples_sample_V_9_9, i12 %sliding_window_buffer_samples_sample_V_9_10, i12 %sliding_window_buffer_samples_sample_V_9_11, i20 %sliding_window_buffer_samples_timestamp_V_9_0, i20 %sliding_window_buffer_samples_timestamp_V_9_1, i20 %sliding_window_buffer_samples_timestamp_V_9_2, i20 %sliding_window_buffer_samples_timestamp_V_9_3, i20 %sliding_window_buffer_samples_timestamp_V_9_4, i20 %sliding_window_buffer_samples_timestamp_V_9_5, i20 %sliding_window_buffer_samples_timestamp_V_9_6, i20 %sliding_window_buffer_samples_timestamp_V_9_7, i20 %sliding_window_buffer_samples_timestamp_V_9_8, i20 %sliding_window_buffer_samples_timestamp_V_9_9, i20 %sliding_window_buffer_samples_timestamp_V_9_10, i20 %sliding_window_buffer_samples_timestamp_V_9_11, i6 %sliding_window_buffer_count_s, i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="12">
<![CDATA[
:40 %buffer_out_load = load i12 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="buffer_out_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41 %icmp_ln67 = icmp_eq  i32 %buffer_out_load, i32 1

]]></Node>
<StgValue><ssdm name="icmp_ln67"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42 %br_ln67 = br i1 %icmp_ln67, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln67"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="51" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="20" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="20" op_89_bw="20" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="12" op_101_bw="12" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="20" op_113_bw="20" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="12" op_125_bw="12" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="20" op_137_bw="20" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="12" op_149_bw="12" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="20" op_158_bw="20" op_159_bw="20" op_160_bw="20" op_161_bw="20" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="12" op_173_bw="12" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="20" op_185_bw="20" op_186_bw="12" op_187_bw="12" op_188_bw="12" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="12" op_193_bw="12" op_194_bw="12" op_195_bw="12" op_196_bw="12" op_197_bw="12" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="20" op_209_bw="20" op_210_bw="12" op_211_bw="12" op_212_bw="12" op_213_bw="12" op_214_bw="12" op_215_bw="12" op_216_bw="12" op_217_bw="12" op_218_bw="12" op_219_bw="12" op_220_bw="12" op_221_bw="12" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="20" op_226_bw="20" op_227_bw="20" op_228_bw="20" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="20" op_233_bw="20" op_234_bw="12" op_235_bw="12" op_236_bw="12" op_237_bw="12" op_238_bw="12" op_239_bw="12" op_240_bw="12" op_241_bw="12" op_242_bw="12" op_243_bw="12" op_244_bw="12" op_245_bw="12" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0">
<![CDATA[
:0 %tmp = call i32 @writeToRAM, i32 %buffer_out, i8 %n_periods_read, i6 %sliding_window_front_ptr_s, i6 %sliding_window_back_ptr_s, i6 %sliding_window_buffer_count_s, i20 %sliding_window_buffer_samples_timestamp_V_9_11, i20 %sliding_window_buffer_samples_timestamp_V_9_10, i20 %sliding_window_buffer_samples_timestamp_V_9_9, i20 %sliding_window_buffer_samples_timestamp_V_9_8, i20 %sliding_window_buffer_samples_timestamp_V_9_7, i20 %sliding_window_buffer_samples_timestamp_V_9_6, i20 %sliding_window_buffer_samples_timestamp_V_9_5, i20 %sliding_window_buffer_samples_timestamp_V_9_4, i20 %sliding_window_buffer_samples_timestamp_V_9_3, i20 %sliding_window_buffer_samples_timestamp_V_9_2, i20 %sliding_window_buffer_samples_timestamp_V_9_1, i20 %sliding_window_buffer_samples_timestamp_V_9_0, i12 %sliding_window_buffer_samples_sample_V_9_11, i12 %sliding_window_buffer_samples_sample_V_9_10, i12 %sliding_window_buffer_samples_sample_V_9_9, i12 %sliding_window_buffer_samples_sample_V_9_8, i12 %sliding_window_buffer_samples_sample_V_9_7, i12 %sliding_window_buffer_samples_sample_V_9_6, i12 %sliding_window_buffer_samples_sample_V_9_5, i12 %sliding_window_buffer_samples_sample_V_9_4, i12 %sliding_window_buffer_samples_sample_V_9_3, i12 %sliding_window_buffer_samples_sample_V_9_2, i12 %sliding_window_buffer_samples_sample_V_9_1, i12 %sliding_window_buffer_samples_sample_V_9_0, i20 %sliding_window_buffer_samples_timestamp_V_8_11, i20 %sliding_window_buffer_samples_timestamp_V_8_10, i20 %sliding_window_buffer_samples_timestamp_V_8_9, i20 %sliding_window_buffer_samples_timestamp_V_8_8, i20 %sliding_window_buffer_samples_timestamp_V_8_7, i20 %sliding_window_buffer_samples_timestamp_V_8_6, i20 %sliding_window_buffer_samples_timestamp_V_8_5, i20 %sliding_window_buffer_samples_timestamp_V_8_4, i20 %sliding_window_buffer_samples_timestamp_V_8_3, i20 %sliding_window_buffer_samples_timestamp_V_8_2, i20 %sliding_window_buffer_samples_timestamp_V_8_1, i20 %sliding_window_buffer_samples_timestamp_V_8_0, i12 %sliding_window_buffer_samples_sample_V_8_11, i12 %sliding_window_buffer_samples_sample_V_8_10, i12 %sliding_window_buffer_samples_sample_V_8_9, i12 %sliding_window_buffer_samples_sample_V_8_8, i12 %sliding_window_buffer_samples_sample_V_8_7, i12 %sliding_window_buffer_samples_sample_V_8_6, i12 %sliding_window_buffer_samples_sample_V_8_5, i12 %sliding_window_buffer_samples_sample_V_8_4, i12 %sliding_window_buffer_samples_sample_V_8_3, i12 %sliding_window_buffer_samples_sample_V_8_2, i12 %sliding_window_buffer_samples_sample_V_8_1, i12 %sliding_window_buffer_samples_sample_V_8_0, i20 %sliding_window_buffer_samples_timestamp_V_7_11, i20 %sliding_window_buffer_samples_timestamp_V_7_10, i20 %sliding_window_buffer_samples_timestamp_V_7_9, i20 %sliding_window_buffer_samples_timestamp_V_7_8, i20 %sliding_window_buffer_samples_timestamp_V_7_7, i20 %sliding_window_buffer_samples_timestamp_V_7_6, i20 %sliding_window_buffer_samples_timestamp_V_7_5, i20 %sliding_window_buffer_samples_timestamp_V_7_4, i20 %sliding_window_buffer_samples_timestamp_V_7_3, i20 %sliding_window_buffer_samples_timestamp_V_7_2, i20 %sliding_window_buffer_samples_timestamp_V_7_1, i20 %sliding_window_buffer_samples_timestamp_V_7_0, i12 %sliding_window_buffer_samples_sample_V_7_11, i12 %sliding_window_buffer_samples_sample_V_7_10, i12 %sliding_window_buffer_samples_sample_V_7_9, i12 %sliding_window_buffer_samples_sample_V_7_8, i12 %sliding_window_buffer_samples_sample_V_7_7, i12 %sliding_window_buffer_samples_sample_V_7_6, i12 %sliding_window_buffer_samples_sample_V_7_5, i12 %sliding_window_buffer_samples_sample_V_7_4, i12 %sliding_window_buffer_samples_sample_V_7_3, i12 %sliding_window_buffer_samples_sample_V_7_2, i12 %sliding_window_buffer_samples_sample_V_7_1, i12 %sliding_window_buffer_samples_sample_V_7_0, i20 %sliding_window_buffer_samples_timestamp_V_6_11, i20 %sliding_window_buffer_samples_timestamp_V_6_10, i20 %sliding_window_buffer_samples_timestamp_V_6_9, i20 %sliding_window_buffer_samples_timestamp_V_6_8, i20 %sliding_window_buffer_samples_timestamp_V_6_7, i20 %sliding_window_buffer_samples_timestamp_V_6_6, i20 %sliding_window_buffer_samples_timestamp_V_6_5, i20 %sliding_window_buffer_samples_timestamp_V_6_4, i20 %sliding_window_buffer_samples_timestamp_V_6_3, i20 %sliding_window_buffer_samples_timestamp_V_6_2, i20 %sliding_window_buffer_samples_timestamp_V_6_1, i20 %sliding_window_buffer_samples_timestamp_V_6_0, i12 %sliding_window_buffer_samples_sample_V_6_11, i12 %sliding_window_buffer_samples_sample_V_6_10, i12 %sliding_window_buffer_samples_sample_V_6_9, i12 %sliding_window_buffer_samples_sample_V_6_8, i12 %sliding_window_buffer_samples_sample_V_6_7, i12 %sliding_window_buffer_samples_sample_V_6_6, i12 %sliding_window_buffer_samples_sample_V_6_5, i12 %sliding_window_buffer_samples_sample_V_6_4, i12 %sliding_window_buffer_samples_sample_V_6_3, i12 %sliding_window_buffer_samples_sample_V_6_2, i12 %sliding_window_buffer_samples_sample_V_6_1, i12 %sliding_window_buffer_samples_sample_V_6_0, i20 %sliding_window_buffer_samples_timestamp_V_5_11, i20 %sliding_window_buffer_samples_timestamp_V_5_10, i20 %sliding_window_buffer_samples_timestamp_V_5_9, i20 %sliding_window_buffer_samples_timestamp_V_5_8, i20 %sliding_window_buffer_samples_timestamp_V_5_7, i20 %sliding_window_buffer_samples_timestamp_V_5_6, i20 %sliding_window_buffer_samples_timestamp_V_5_5, i20 %sliding_window_buffer_samples_timestamp_V_5_4, i20 %sliding_window_buffer_samples_timestamp_V_5_3, i20 %sliding_window_buffer_samples_timestamp_V_5_2, i20 %sliding_window_buffer_samples_timestamp_V_5_1, i20 %sliding_window_buffer_samples_timestamp_V_5_0, i12 %sliding_window_buffer_samples_sample_V_5_11, i12 %sliding_window_buffer_samples_sample_V_5_10, i12 %sliding_window_buffer_samples_sample_V_5_9, i12 %sliding_window_buffer_samples_sample_V_5_8, i12 %sliding_window_buffer_samples_sample_V_5_7, i12 %sliding_window_buffer_samples_sample_V_5_6, i12 %sliding_window_buffer_samples_sample_V_5_5, i12 %sliding_window_buffer_samples_sample_V_5_4, i12 %sliding_window_buffer_samples_sample_V_5_3, i12 %sliding_window_buffer_samples_sample_V_5_2, i12 %sliding_window_buffer_samples_sample_V_5_1, i12 %sliding_window_buffer_samples_sample_V_5_0, i20 %sliding_window_buffer_samples_timestamp_V_4_11, i20 %sliding_window_buffer_samples_timestamp_V_4_10, i20 %sliding_window_buffer_samples_timestamp_V_4_9, i20 %sliding_window_buffer_samples_timestamp_V_4_8, i20 %sliding_window_buffer_samples_timestamp_V_4_7, i20 %sliding_window_buffer_samples_timestamp_V_4_6, i20 %sliding_window_buffer_samples_timestamp_V_4_5, i20 %sliding_window_buffer_samples_timestamp_V_4_4, i20 %sliding_window_buffer_samples_timestamp_V_4_3, i20 %sliding_window_buffer_samples_timestamp_V_4_2, i20 %sliding_window_buffer_samples_timestamp_V_4_1, i20 %sliding_window_buffer_samples_timestamp_V_4_0, i12 %sliding_window_buffer_samples_sample_V_4_11, i12 %sliding_window_buffer_samples_sample_V_4_10, i12 %sliding_window_buffer_samples_sample_V_4_9, i12 %sliding_window_buffer_samples_sample_V_4_8, i12 %sliding_window_buffer_samples_sample_V_4_7, i12 %sliding_window_buffer_samples_sample_V_4_6, i12 %sliding_window_buffer_samples_sample_V_4_5, i12 %sliding_window_buffer_samples_sample_V_4_4, i12 %sliding_window_buffer_samples_sample_V_4_3, i12 %sliding_window_buffer_samples_sample_V_4_2, i12 %sliding_window_buffer_samples_sample_V_4_1, i12 %sliding_window_buffer_samples_sample_V_4_0, i20 %sliding_window_buffer_samples_timestamp_V_3_11, i20 %sliding_window_buffer_samples_timestamp_V_3_10, i20 %sliding_window_buffer_samples_timestamp_V_3_9, i20 %sliding_window_buffer_samples_timestamp_V_3_8, i20 %sliding_window_buffer_samples_timestamp_V_3_7, i20 %sliding_window_buffer_samples_timestamp_V_3_6, i20 %sliding_window_buffer_samples_timestamp_V_3_5, i20 %sliding_window_buffer_samples_timestamp_V_3_4, i20 %sliding_window_buffer_samples_timestamp_V_3_3, i20 %sliding_window_buffer_samples_timestamp_V_3_2, i20 %sliding_window_buffer_samples_timestamp_V_3_1, i20 %sliding_window_buffer_samples_timestamp_V_3_0, i12 %sliding_window_buffer_samples_sample_V_3_11, i12 %sliding_window_buffer_samples_sample_V_3_10, i12 %sliding_window_buffer_samples_sample_V_3_9, i12 %sliding_window_buffer_samples_sample_V_3_8, i12 %sliding_window_buffer_samples_sample_V_3_7, i12 %sliding_window_buffer_samples_sample_V_3_6, i12 %sliding_window_buffer_samples_sample_V_3_5, i12 %sliding_window_buffer_samples_sample_V_3_4, i12 %sliding_window_buffer_samples_sample_V_3_3, i12 %sliding_window_buffer_samples_sample_V_3_2, i12 %sliding_window_buffer_samples_sample_V_3_1, i12 %sliding_window_buffer_samples_sample_V_3_0, i20 %sliding_window_buffer_samples_timestamp_V_2_11, i20 %sliding_window_buffer_samples_timestamp_V_2_10, i20 %sliding_window_buffer_samples_timestamp_V_2_9, i20 %sliding_window_buffer_samples_timestamp_V_2_8, i20 %sliding_window_buffer_samples_timestamp_V_2_7, i20 %sliding_window_buffer_samples_timestamp_V_2_6, i20 %sliding_window_buffer_samples_timestamp_V_2_5, i20 %sliding_window_buffer_samples_timestamp_V_2_4, i20 %sliding_window_buffer_samples_timestamp_V_2_3, i20 %sliding_window_buffer_samples_timestamp_V_2_2, i20 %sliding_window_buffer_samples_timestamp_V_2_1, i20 %sliding_window_buffer_samples_timestamp_V_2_0, i12 %sliding_window_buffer_samples_sample_V_2_11, i12 %sliding_window_buffer_samples_sample_V_2_10, i12 %sliding_window_buffer_samples_sample_V_2_9, i12 %sliding_window_buffer_samples_sample_V_2_8, i12 %sliding_window_buffer_samples_sample_V_2_7, i12 %sliding_window_buffer_samples_sample_V_2_6, i12 %sliding_window_buffer_samples_sample_V_2_5, i12 %sliding_window_buffer_samples_sample_V_2_4, i12 %sliding_window_buffer_samples_sample_V_2_3, i12 %sliding_window_buffer_samples_sample_V_2_2, i12 %sliding_window_buffer_samples_sample_V_2_1, i12 %sliding_window_buffer_samples_sample_V_2_0, i20 %sliding_window_buffer_samples_timestamp_V_1_11, i20 %sliding_window_buffer_samples_timestamp_V_1_10, i20 %sliding_window_buffer_samples_timestamp_V_1_9, i20 %sliding_window_buffer_samples_timestamp_V_1_8, i20 %sliding_window_buffer_samples_timestamp_V_1_7, i20 %sliding_window_buffer_samples_timestamp_V_1_6, i20 %sliding_window_buffer_samples_timestamp_V_1_5, i20 %sliding_window_buffer_samples_timestamp_V_1_4, i20 %sliding_window_buffer_samples_timestamp_V_1_3, i20 %sliding_window_buffer_samples_timestamp_V_1_2, i20 %sliding_window_buffer_samples_timestamp_V_1_1, i20 %sliding_window_buffer_samples_timestamp_V_1_0, i12 %sliding_window_buffer_samples_sample_V_1_11, i12 %sliding_window_buffer_samples_sample_V_1_10, i12 %sliding_window_buffer_samples_sample_V_1_9, i12 %sliding_window_buffer_samples_sample_V_1_8, i12 %sliding_window_buffer_samples_sample_V_1_7, i12 %sliding_window_buffer_samples_sample_V_1_6, i12 %sliding_window_buffer_samples_sample_V_1_5, i12 %sliding_window_buffer_samples_sample_V_1_4, i12 %sliding_window_buffer_samples_sample_V_1_3, i12 %sliding_window_buffer_samples_sample_V_1_2, i12 %sliding_window_buffer_samples_sample_V_1_1, i12 %sliding_window_buffer_samples_sample_V_1_0, i20 %sliding_window_buffer_samples_timestamp_V_0_11, i20 %sliding_window_buffer_samples_timestamp_V_0_10, i20 %sliding_window_buffer_samples_timestamp_V_0_9, i20 %sliding_window_buffer_samples_timestamp_V_0_8, i20 %sliding_window_buffer_samples_timestamp_V_0_7, i20 %sliding_window_buffer_samples_timestamp_V_0_6, i20 %sliding_window_buffer_samples_timestamp_V_0_5, i20 %sliding_window_buffer_samples_timestamp_V_0_4, i20 %sliding_window_buffer_samples_timestamp_V_0_3, i20 %sliding_window_buffer_samples_timestamp_V_0_2, i20 %sliding_window_buffer_samples_timestamp_V_0_1, i20 %sliding_window_buffer_samples_timestamp_V_0_0, i12 %sliding_window_buffer_samples_sample_V_0_11, i12 %sliding_window_buffer_samples_sample_V_0_10, i12 %sliding_window_buffer_samples_sample_V_0_9, i12 %sliding_window_buffer_samples_sample_V_0_8, i12 %sliding_window_buffer_samples_sample_V_0_7, i12 %sliding_window_buffer_samples_sample_V_0_6, i12 %sliding_window_buffer_samples_sample_V_0_5, i12 %sliding_window_buffer_samples_sample_V_0_4, i12 %sliding_window_buffer_samples_sample_V_0_3, i12 %sliding_window_buffer_samples_sample_V_0_2, i12 %sliding_window_buffer_samples_sample_V_0_1, i12 %sliding_window_buffer_samples_sample_V_0_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="52" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="6" op_4_bw="6" op_5_bw="6" op_6_bw="20" op_7_bw="20" op_8_bw="20" op_9_bw="20" op_10_bw="20" op_11_bw="20" op_12_bw="20" op_13_bw="20" op_14_bw="20" op_15_bw="20" op_16_bw="20" op_17_bw="20" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="20" op_31_bw="20" op_32_bw="20" op_33_bw="20" op_34_bw="20" op_35_bw="20" op_36_bw="20" op_37_bw="20" op_38_bw="20" op_39_bw="20" op_40_bw="20" op_41_bw="20" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="20" op_55_bw="20" op_56_bw="20" op_57_bw="20" op_58_bw="20" op_59_bw="20" op_60_bw="20" op_61_bw="20" op_62_bw="20" op_63_bw="20" op_64_bw="20" op_65_bw="20" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="20" op_79_bw="20" op_80_bw="20" op_81_bw="20" op_82_bw="20" op_83_bw="20" op_84_bw="20" op_85_bw="20" op_86_bw="20" op_87_bw="20" op_88_bw="20" op_89_bw="20" op_90_bw="12" op_91_bw="12" op_92_bw="12" op_93_bw="12" op_94_bw="12" op_95_bw="12" op_96_bw="12" op_97_bw="12" op_98_bw="12" op_99_bw="12" op_100_bw="12" op_101_bw="12" op_102_bw="20" op_103_bw="20" op_104_bw="20" op_105_bw="20" op_106_bw="20" op_107_bw="20" op_108_bw="20" op_109_bw="20" op_110_bw="20" op_111_bw="20" op_112_bw="20" op_113_bw="20" op_114_bw="12" op_115_bw="12" op_116_bw="12" op_117_bw="12" op_118_bw="12" op_119_bw="12" op_120_bw="12" op_121_bw="12" op_122_bw="12" op_123_bw="12" op_124_bw="12" op_125_bw="12" op_126_bw="20" op_127_bw="20" op_128_bw="20" op_129_bw="20" op_130_bw="20" op_131_bw="20" op_132_bw="20" op_133_bw="20" op_134_bw="20" op_135_bw="20" op_136_bw="20" op_137_bw="20" op_138_bw="12" op_139_bw="12" op_140_bw="12" op_141_bw="12" op_142_bw="12" op_143_bw="12" op_144_bw="12" op_145_bw="12" op_146_bw="12" op_147_bw="12" op_148_bw="12" op_149_bw="12" op_150_bw="20" op_151_bw="20" op_152_bw="20" op_153_bw="20" op_154_bw="20" op_155_bw="20" op_156_bw="20" op_157_bw="20" op_158_bw="20" op_159_bw="20" op_160_bw="20" op_161_bw="20" op_162_bw="12" op_163_bw="12" op_164_bw="12" op_165_bw="12" op_166_bw="12" op_167_bw="12" op_168_bw="12" op_169_bw="12" op_170_bw="12" op_171_bw="12" op_172_bw="12" op_173_bw="12" op_174_bw="20" op_175_bw="20" op_176_bw="20" op_177_bw="20" op_178_bw="20" op_179_bw="20" op_180_bw="20" op_181_bw="20" op_182_bw="20" op_183_bw="20" op_184_bw="20" op_185_bw="20" op_186_bw="12" op_187_bw="12" op_188_bw="12" op_189_bw="12" op_190_bw="12" op_191_bw="12" op_192_bw="12" op_193_bw="12" op_194_bw="12" op_195_bw="12" op_196_bw="12" op_197_bw="12" op_198_bw="20" op_199_bw="20" op_200_bw="20" op_201_bw="20" op_202_bw="20" op_203_bw="20" op_204_bw="20" op_205_bw="20" op_206_bw="20" op_207_bw="20" op_208_bw="20" op_209_bw="20" op_210_bw="12" op_211_bw="12" op_212_bw="12" op_213_bw="12" op_214_bw="12" op_215_bw="12" op_216_bw="12" op_217_bw="12" op_218_bw="12" op_219_bw="12" op_220_bw="12" op_221_bw="12" op_222_bw="20" op_223_bw="20" op_224_bw="20" op_225_bw="20" op_226_bw="20" op_227_bw="20" op_228_bw="20" op_229_bw="20" op_230_bw="20" op_231_bw="20" op_232_bw="20" op_233_bw="20" op_234_bw="12" op_235_bw="12" op_236_bw="12" op_237_bw="12" op_238_bw="12" op_239_bw="12" op_240_bw="12" op_241_bw="12" op_242_bw="12" op_243_bw="12" op_244_bw="12" op_245_bw="12" op_246_bw="0" op_247_bw="0" op_248_bw="0" op_249_bw="0">
<![CDATA[
:0 %tmp = call i32 @writeToRAM, i32 %buffer_out, i8 %n_periods_read, i6 %sliding_window_front_ptr_s, i6 %sliding_window_back_ptr_s, i6 %sliding_window_buffer_count_s, i20 %sliding_window_buffer_samples_timestamp_V_9_11, i20 %sliding_window_buffer_samples_timestamp_V_9_10, i20 %sliding_window_buffer_samples_timestamp_V_9_9, i20 %sliding_window_buffer_samples_timestamp_V_9_8, i20 %sliding_window_buffer_samples_timestamp_V_9_7, i20 %sliding_window_buffer_samples_timestamp_V_9_6, i20 %sliding_window_buffer_samples_timestamp_V_9_5, i20 %sliding_window_buffer_samples_timestamp_V_9_4, i20 %sliding_window_buffer_samples_timestamp_V_9_3, i20 %sliding_window_buffer_samples_timestamp_V_9_2, i20 %sliding_window_buffer_samples_timestamp_V_9_1, i20 %sliding_window_buffer_samples_timestamp_V_9_0, i12 %sliding_window_buffer_samples_sample_V_9_11, i12 %sliding_window_buffer_samples_sample_V_9_10, i12 %sliding_window_buffer_samples_sample_V_9_9, i12 %sliding_window_buffer_samples_sample_V_9_8, i12 %sliding_window_buffer_samples_sample_V_9_7, i12 %sliding_window_buffer_samples_sample_V_9_6, i12 %sliding_window_buffer_samples_sample_V_9_5, i12 %sliding_window_buffer_samples_sample_V_9_4, i12 %sliding_window_buffer_samples_sample_V_9_3, i12 %sliding_window_buffer_samples_sample_V_9_2, i12 %sliding_window_buffer_samples_sample_V_9_1, i12 %sliding_window_buffer_samples_sample_V_9_0, i20 %sliding_window_buffer_samples_timestamp_V_8_11, i20 %sliding_window_buffer_samples_timestamp_V_8_10, i20 %sliding_window_buffer_samples_timestamp_V_8_9, i20 %sliding_window_buffer_samples_timestamp_V_8_8, i20 %sliding_window_buffer_samples_timestamp_V_8_7, i20 %sliding_window_buffer_samples_timestamp_V_8_6, i20 %sliding_window_buffer_samples_timestamp_V_8_5, i20 %sliding_window_buffer_samples_timestamp_V_8_4, i20 %sliding_window_buffer_samples_timestamp_V_8_3, i20 %sliding_window_buffer_samples_timestamp_V_8_2, i20 %sliding_window_buffer_samples_timestamp_V_8_1, i20 %sliding_window_buffer_samples_timestamp_V_8_0, i12 %sliding_window_buffer_samples_sample_V_8_11, i12 %sliding_window_buffer_samples_sample_V_8_10, i12 %sliding_window_buffer_samples_sample_V_8_9, i12 %sliding_window_buffer_samples_sample_V_8_8, i12 %sliding_window_buffer_samples_sample_V_8_7, i12 %sliding_window_buffer_samples_sample_V_8_6, i12 %sliding_window_buffer_samples_sample_V_8_5, i12 %sliding_window_buffer_samples_sample_V_8_4, i12 %sliding_window_buffer_samples_sample_V_8_3, i12 %sliding_window_buffer_samples_sample_V_8_2, i12 %sliding_window_buffer_samples_sample_V_8_1, i12 %sliding_window_buffer_samples_sample_V_8_0, i20 %sliding_window_buffer_samples_timestamp_V_7_11, i20 %sliding_window_buffer_samples_timestamp_V_7_10, i20 %sliding_window_buffer_samples_timestamp_V_7_9, i20 %sliding_window_buffer_samples_timestamp_V_7_8, i20 %sliding_window_buffer_samples_timestamp_V_7_7, i20 %sliding_window_buffer_samples_timestamp_V_7_6, i20 %sliding_window_buffer_samples_timestamp_V_7_5, i20 %sliding_window_buffer_samples_timestamp_V_7_4, i20 %sliding_window_buffer_samples_timestamp_V_7_3, i20 %sliding_window_buffer_samples_timestamp_V_7_2, i20 %sliding_window_buffer_samples_timestamp_V_7_1, i20 %sliding_window_buffer_samples_timestamp_V_7_0, i12 %sliding_window_buffer_samples_sample_V_7_11, i12 %sliding_window_buffer_samples_sample_V_7_10, i12 %sliding_window_buffer_samples_sample_V_7_9, i12 %sliding_window_buffer_samples_sample_V_7_8, i12 %sliding_window_buffer_samples_sample_V_7_7, i12 %sliding_window_buffer_samples_sample_V_7_6, i12 %sliding_window_buffer_samples_sample_V_7_5, i12 %sliding_window_buffer_samples_sample_V_7_4, i12 %sliding_window_buffer_samples_sample_V_7_3, i12 %sliding_window_buffer_samples_sample_V_7_2, i12 %sliding_window_buffer_samples_sample_V_7_1, i12 %sliding_window_buffer_samples_sample_V_7_0, i20 %sliding_window_buffer_samples_timestamp_V_6_11, i20 %sliding_window_buffer_samples_timestamp_V_6_10, i20 %sliding_window_buffer_samples_timestamp_V_6_9, i20 %sliding_window_buffer_samples_timestamp_V_6_8, i20 %sliding_window_buffer_samples_timestamp_V_6_7, i20 %sliding_window_buffer_samples_timestamp_V_6_6, i20 %sliding_window_buffer_samples_timestamp_V_6_5, i20 %sliding_window_buffer_samples_timestamp_V_6_4, i20 %sliding_window_buffer_samples_timestamp_V_6_3, i20 %sliding_window_buffer_samples_timestamp_V_6_2, i20 %sliding_window_buffer_samples_timestamp_V_6_1, i20 %sliding_window_buffer_samples_timestamp_V_6_0, i12 %sliding_window_buffer_samples_sample_V_6_11, i12 %sliding_window_buffer_samples_sample_V_6_10, i12 %sliding_window_buffer_samples_sample_V_6_9, i12 %sliding_window_buffer_samples_sample_V_6_8, i12 %sliding_window_buffer_samples_sample_V_6_7, i12 %sliding_window_buffer_samples_sample_V_6_6, i12 %sliding_window_buffer_samples_sample_V_6_5, i12 %sliding_window_buffer_samples_sample_V_6_4, i12 %sliding_window_buffer_samples_sample_V_6_3, i12 %sliding_window_buffer_samples_sample_V_6_2, i12 %sliding_window_buffer_samples_sample_V_6_1, i12 %sliding_window_buffer_samples_sample_V_6_0, i20 %sliding_window_buffer_samples_timestamp_V_5_11, i20 %sliding_window_buffer_samples_timestamp_V_5_10, i20 %sliding_window_buffer_samples_timestamp_V_5_9, i20 %sliding_window_buffer_samples_timestamp_V_5_8, i20 %sliding_window_buffer_samples_timestamp_V_5_7, i20 %sliding_window_buffer_samples_timestamp_V_5_6, i20 %sliding_window_buffer_samples_timestamp_V_5_5, i20 %sliding_window_buffer_samples_timestamp_V_5_4, i20 %sliding_window_buffer_samples_timestamp_V_5_3, i20 %sliding_window_buffer_samples_timestamp_V_5_2, i20 %sliding_window_buffer_samples_timestamp_V_5_1, i20 %sliding_window_buffer_samples_timestamp_V_5_0, i12 %sliding_window_buffer_samples_sample_V_5_11, i12 %sliding_window_buffer_samples_sample_V_5_10, i12 %sliding_window_buffer_samples_sample_V_5_9, i12 %sliding_window_buffer_samples_sample_V_5_8, i12 %sliding_window_buffer_samples_sample_V_5_7, i12 %sliding_window_buffer_samples_sample_V_5_6, i12 %sliding_window_buffer_samples_sample_V_5_5, i12 %sliding_window_buffer_samples_sample_V_5_4, i12 %sliding_window_buffer_samples_sample_V_5_3, i12 %sliding_window_buffer_samples_sample_V_5_2, i12 %sliding_window_buffer_samples_sample_V_5_1, i12 %sliding_window_buffer_samples_sample_V_5_0, i20 %sliding_window_buffer_samples_timestamp_V_4_11, i20 %sliding_window_buffer_samples_timestamp_V_4_10, i20 %sliding_window_buffer_samples_timestamp_V_4_9, i20 %sliding_window_buffer_samples_timestamp_V_4_8, i20 %sliding_window_buffer_samples_timestamp_V_4_7, i20 %sliding_window_buffer_samples_timestamp_V_4_6, i20 %sliding_window_buffer_samples_timestamp_V_4_5, i20 %sliding_window_buffer_samples_timestamp_V_4_4, i20 %sliding_window_buffer_samples_timestamp_V_4_3, i20 %sliding_window_buffer_samples_timestamp_V_4_2, i20 %sliding_window_buffer_samples_timestamp_V_4_1, i20 %sliding_window_buffer_samples_timestamp_V_4_0, i12 %sliding_window_buffer_samples_sample_V_4_11, i12 %sliding_window_buffer_samples_sample_V_4_10, i12 %sliding_window_buffer_samples_sample_V_4_9, i12 %sliding_window_buffer_samples_sample_V_4_8, i12 %sliding_window_buffer_samples_sample_V_4_7, i12 %sliding_window_buffer_samples_sample_V_4_6, i12 %sliding_window_buffer_samples_sample_V_4_5, i12 %sliding_window_buffer_samples_sample_V_4_4, i12 %sliding_window_buffer_samples_sample_V_4_3, i12 %sliding_window_buffer_samples_sample_V_4_2, i12 %sliding_window_buffer_samples_sample_V_4_1, i12 %sliding_window_buffer_samples_sample_V_4_0, i20 %sliding_window_buffer_samples_timestamp_V_3_11, i20 %sliding_window_buffer_samples_timestamp_V_3_10, i20 %sliding_window_buffer_samples_timestamp_V_3_9, i20 %sliding_window_buffer_samples_timestamp_V_3_8, i20 %sliding_window_buffer_samples_timestamp_V_3_7, i20 %sliding_window_buffer_samples_timestamp_V_3_6, i20 %sliding_window_buffer_samples_timestamp_V_3_5, i20 %sliding_window_buffer_samples_timestamp_V_3_4, i20 %sliding_window_buffer_samples_timestamp_V_3_3, i20 %sliding_window_buffer_samples_timestamp_V_3_2, i20 %sliding_window_buffer_samples_timestamp_V_3_1, i20 %sliding_window_buffer_samples_timestamp_V_3_0, i12 %sliding_window_buffer_samples_sample_V_3_11, i12 %sliding_window_buffer_samples_sample_V_3_10, i12 %sliding_window_buffer_samples_sample_V_3_9, i12 %sliding_window_buffer_samples_sample_V_3_8, i12 %sliding_window_buffer_samples_sample_V_3_7, i12 %sliding_window_buffer_samples_sample_V_3_6, i12 %sliding_window_buffer_samples_sample_V_3_5, i12 %sliding_window_buffer_samples_sample_V_3_4, i12 %sliding_window_buffer_samples_sample_V_3_3, i12 %sliding_window_buffer_samples_sample_V_3_2, i12 %sliding_window_buffer_samples_sample_V_3_1, i12 %sliding_window_buffer_samples_sample_V_3_0, i20 %sliding_window_buffer_samples_timestamp_V_2_11, i20 %sliding_window_buffer_samples_timestamp_V_2_10, i20 %sliding_window_buffer_samples_timestamp_V_2_9, i20 %sliding_window_buffer_samples_timestamp_V_2_8, i20 %sliding_window_buffer_samples_timestamp_V_2_7, i20 %sliding_window_buffer_samples_timestamp_V_2_6, i20 %sliding_window_buffer_samples_timestamp_V_2_5, i20 %sliding_window_buffer_samples_timestamp_V_2_4, i20 %sliding_window_buffer_samples_timestamp_V_2_3, i20 %sliding_window_buffer_samples_timestamp_V_2_2, i20 %sliding_window_buffer_samples_timestamp_V_2_1, i20 %sliding_window_buffer_samples_timestamp_V_2_0, i12 %sliding_window_buffer_samples_sample_V_2_11, i12 %sliding_window_buffer_samples_sample_V_2_10, i12 %sliding_window_buffer_samples_sample_V_2_9, i12 %sliding_window_buffer_samples_sample_V_2_8, i12 %sliding_window_buffer_samples_sample_V_2_7, i12 %sliding_window_buffer_samples_sample_V_2_6, i12 %sliding_window_buffer_samples_sample_V_2_5, i12 %sliding_window_buffer_samples_sample_V_2_4, i12 %sliding_window_buffer_samples_sample_V_2_3, i12 %sliding_window_buffer_samples_sample_V_2_2, i12 %sliding_window_buffer_samples_sample_V_2_1, i12 %sliding_window_buffer_samples_sample_V_2_0, i20 %sliding_window_buffer_samples_timestamp_V_1_11, i20 %sliding_window_buffer_samples_timestamp_V_1_10, i20 %sliding_window_buffer_samples_timestamp_V_1_9, i20 %sliding_window_buffer_samples_timestamp_V_1_8, i20 %sliding_window_buffer_samples_timestamp_V_1_7, i20 %sliding_window_buffer_samples_timestamp_V_1_6, i20 %sliding_window_buffer_samples_timestamp_V_1_5, i20 %sliding_window_buffer_samples_timestamp_V_1_4, i20 %sliding_window_buffer_samples_timestamp_V_1_3, i20 %sliding_window_buffer_samples_timestamp_V_1_2, i20 %sliding_window_buffer_samples_timestamp_V_1_1, i20 %sliding_window_buffer_samples_timestamp_V_1_0, i12 %sliding_window_buffer_samples_sample_V_1_11, i12 %sliding_window_buffer_samples_sample_V_1_10, i12 %sliding_window_buffer_samples_sample_V_1_9, i12 %sliding_window_buffer_samples_sample_V_1_8, i12 %sliding_window_buffer_samples_sample_V_1_7, i12 %sliding_window_buffer_samples_sample_V_1_6, i12 %sliding_window_buffer_samples_sample_V_1_5, i12 %sliding_window_buffer_samples_sample_V_1_4, i12 %sliding_window_buffer_samples_sample_V_1_3, i12 %sliding_window_buffer_samples_sample_V_1_2, i12 %sliding_window_buffer_samples_sample_V_1_1, i12 %sliding_window_buffer_samples_sample_V_1_0, i20 %sliding_window_buffer_samples_timestamp_V_0_11, i20 %sliding_window_buffer_samples_timestamp_V_0_10, i20 %sliding_window_buffer_samples_timestamp_V_0_9, i20 %sliding_window_buffer_samples_timestamp_V_0_8, i20 %sliding_window_buffer_samples_timestamp_V_0_7, i20 %sliding_window_buffer_samples_timestamp_V_0_6, i20 %sliding_window_buffer_samples_timestamp_V_0_5, i20 %sliding_window_buffer_samples_timestamp_V_0_4, i20 %sliding_window_buffer_samples_timestamp_V_0_3, i20 %sliding_window_buffer_samples_timestamp_V_0_2, i20 %sliding_window_buffer_samples_timestamp_V_0_1, i20 %sliding_window_buffer_samples_timestamp_V_0_0, i12 %sliding_window_buffer_samples_sample_V_0_11, i12 %sliding_window_buffer_samples_sample_V_0_10, i12 %sliding_window_buffer_samples_sample_V_0_9, i12 %sliding_window_buffer_samples_sample_V_0_8, i12 %sliding_window_buffer_samples_sample_V_0_7, i12 %sliding_window_buffer_samples_sample_V_0_6, i12 %sliding_window_buffer_samples_sample_V_0_5, i12 %sliding_window_buffer_samples_sample_V_0_4, i12 %sliding_window_buffer_samples_sample_V_0_3, i12 %sliding_window_buffer_samples_sample_V_0_2, i12 %sliding_window_buffer_samples_sample_V_0_1, i12 %sliding_window_buffer_samples_sample_V_0_0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln75 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %n_samples_out, i32 %tmp

]]></Node>
<StgValue><ssdm name="write_ln75"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
:2 %store_ln79 = store i32 0, i12 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln67" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln81 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln81"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln82 = ret

]]></Node>
<StgValue><ssdm name="ret_ln82"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
