Source Block: hdl/library/spi_engine/spi_engine_offload/spi_engine_offload.v@137:147@HdlIdDef
      ctrl_sync_id_load <= 1'b0;
    end
  end
end

wire spi_sync_id_load_s;

sync_event # (
    .NUM_OF_EVENTS(1),
    .ASYNC_CLK(1)
) i_sync_sync_id_load (

Diff Content:
- 142 wire spi_sync_id_load_s;
+ 142   wire spi_sync_id_load_s;

Clone Blocks:
