// Seed: 1552175614
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_14,
      id_17,
      id_16,
      id_5,
      id_14
  );
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  output wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wand id_4;
  input wire id_3;
  xor primCall (id_14, id_1, id_16, id_17, id_6, id_9, id_7, id_3, id_2);
  input wire id_2;
  input wire id_1;
  assign id_4 = {(id_9), id_1 / 1};
endmodule
