///Register `RAM2WPR1` reader
pub type R = crate::R<RAM2WPR1rs>;
///Register `RAM2WPR1` writer
pub type W = crate::W<RAM2WPR1rs>;
///Field `P0WP` reader - P0WP
pub type P0WP_R = crate::BitReader;
///Field `P0WP` writer - P0WP
pub type P0WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P1WP` reader - P1WP
pub type P1WP_R = crate::BitReader;
///Field `P1WP` writer - P1WP
pub type P1WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P2WP` reader - P2WP
pub type P2WP_R = crate::BitReader;
///Field `P2WP` writer - P2WP
pub type P2WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P3WP` reader - P3WP
pub type P3WP_R = crate::BitReader;
///Field `P3WP` writer - P3WP
pub type P3WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P4WP` reader - P4WP
pub type P4WP_R = crate::BitReader;
///Field `P4WP` writer - P4WP
pub type P4WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P5WP` reader - P5WP
pub type P5WP_R = crate::BitReader;
///Field `P5WP` writer - P5WP
pub type P5WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P6WP` reader - P6WP
pub type P6WP_R = crate::BitReader;
///Field `P6WP` writer - P6WP
pub type P6WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P7WP` reader - P7WP
pub type P7WP_R = crate::BitReader;
///Field `P7WP` writer - P7WP
pub type P7WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P8WP` reader - P8WP
pub type P8WP_R = crate::BitReader;
///Field `P8WP` writer - P8WP
pub type P8WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P9WP` reader - P9WP
pub type P9WP_R = crate::BitReader;
///Field `P9WP` writer - P9WP
pub type P9WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P10WP` reader - P10WP
pub type P10WP_R = crate::BitReader;
///Field `P10WP` writer - P10WP
pub type P10WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P11WP` reader - P11WP
pub type P11WP_R = crate::BitReader;
///Field `P11WP` writer - P11WP
pub type P11WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P12WP` reader - P12WP
pub type P12WP_R = crate::BitReader;
///Field `P12WP` writer - P12WP
pub type P12WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P13WP` reader - P13WP
pub type P13WP_R = crate::BitReader;
///Field `P13WP` writer - P13WP
pub type P13WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P14WP` reader - P14WP
pub type P14WP_R = crate::BitReader;
///Field `P14WP` writer - P14WP
pub type P14WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P15WP` reader - P15WP
pub type P15WP_R = crate::BitReader;
///Field `P15WP` writer - P15WP
pub type P15WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P16WP` reader - P16WP
pub type P16WP_R = crate::BitReader;
///Field `P16WP` writer - P16WP
pub type P16WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P17WP` reader - P17WP
pub type P17WP_R = crate::BitReader;
///Field `P17WP` writer - P17WP
pub type P17WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P18WP` reader - P18WP
pub type P18WP_R = crate::BitReader;
///Field `P18WP` writer - P18WP
pub type P18WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P19WP` reader - P19WP
pub type P19WP_R = crate::BitReader;
///Field `P19WP` writer - P19WP
pub type P19WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P20WP` reader - P20WP
pub type P20WP_R = crate::BitReader;
///Field `P20WP` writer - P20WP
pub type P20WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P21WP` reader - P21WP
pub type P21WP_R = crate::BitReader;
///Field `P21WP` writer - P21WP
pub type P21WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P22WP` reader - P22WP
pub type P22WP_R = crate::BitReader;
///Field `P22WP` writer - P22WP
pub type P22WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P23WP` reader - P23WP
pub type P23WP_R = crate::BitReader;
///Field `P23WP` writer - P23WP
pub type P23WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P24WP` reader - P24WP
pub type P24WP_R = crate::BitReader;
///Field `P24WP` writer - P24WP
pub type P24WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P25WP` reader - P25WP
pub type P25WP_R = crate::BitReader;
///Field `P25WP` writer - P25WP
pub type P25WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P26WP` reader - P26WP
pub type P26WP_R = crate::BitReader;
///Field `P26WP` writer - P26WP
pub type P26WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P27WP` reader - P27WP
pub type P27WP_R = crate::BitReader;
///Field `P27WP` writer - P27WP
pub type P27WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P28WP` reader - P28WP
pub type P28WP_R = crate::BitReader;
///Field `P28WP` writer - P28WP
pub type P28WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P29WP` reader - P29WP
pub type P29WP_R = crate::BitReader;
///Field `P29WP` writer - P29WP
pub type P29WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P30WP` reader - P30WP
pub type P30WP_R = crate::BitReader;
///Field `P30WP` writer - P30WP
pub type P30WP_W<'a, REG> = crate::BitWriter<'a, REG>;
///Field `P31WP` reader - P31WP
pub type P31WP_R = crate::BitReader;
///Field `P31WP` writer - P31WP
pub type P31WP_W<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    ///Bit 0 - P0WP
    #[inline(always)]
    pub fn p0wp(&self) -> P0WP_R {
        P0WP_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - P1WP
    #[inline(always)]
    pub fn p1wp(&self) -> P1WP_R {
        P1WP_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - P2WP
    #[inline(always)]
    pub fn p2wp(&self) -> P2WP_R {
        P2WP_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - P3WP
    #[inline(always)]
    pub fn p3wp(&self) -> P3WP_R {
        P3WP_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - P4WP
    #[inline(always)]
    pub fn p4wp(&self) -> P4WP_R {
        P4WP_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - P5WP
    #[inline(always)]
    pub fn p5wp(&self) -> P5WP_R {
        P5WP_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - P6WP
    #[inline(always)]
    pub fn p6wp(&self) -> P6WP_R {
        P6WP_R::new(((self.bits >> 6) & 1) != 0)
    }
    ///Bit 7 - P7WP
    #[inline(always)]
    pub fn p7wp(&self) -> P7WP_R {
        P7WP_R::new(((self.bits >> 7) & 1) != 0)
    }
    ///Bit 8 - P8WP
    #[inline(always)]
    pub fn p8wp(&self) -> P8WP_R {
        P8WP_R::new(((self.bits >> 8) & 1) != 0)
    }
    ///Bit 9 - P9WP
    #[inline(always)]
    pub fn p9wp(&self) -> P9WP_R {
        P9WP_R::new(((self.bits >> 9) & 1) != 0)
    }
    ///Bit 10 - P10WP
    #[inline(always)]
    pub fn p10wp(&self) -> P10WP_R {
        P10WP_R::new(((self.bits >> 10) & 1) != 0)
    }
    ///Bit 11 - P11WP
    #[inline(always)]
    pub fn p11wp(&self) -> P11WP_R {
        P11WP_R::new(((self.bits >> 11) & 1) != 0)
    }
    ///Bit 12 - P12WP
    #[inline(always)]
    pub fn p12wp(&self) -> P12WP_R {
        P12WP_R::new(((self.bits >> 12) & 1) != 0)
    }
    ///Bit 13 - P13WP
    #[inline(always)]
    pub fn p13wp(&self) -> P13WP_R {
        P13WP_R::new(((self.bits >> 13) & 1) != 0)
    }
    ///Bit 14 - P14WP
    #[inline(always)]
    pub fn p14wp(&self) -> P14WP_R {
        P14WP_R::new(((self.bits >> 14) & 1) != 0)
    }
    ///Bit 15 - P15WP
    #[inline(always)]
    pub fn p15wp(&self) -> P15WP_R {
        P15WP_R::new(((self.bits >> 15) & 1) != 0)
    }
    ///Bit 16 - P16WP
    #[inline(always)]
    pub fn p16wp(&self) -> P16WP_R {
        P16WP_R::new(((self.bits >> 16) & 1) != 0)
    }
    ///Bit 17 - P17WP
    #[inline(always)]
    pub fn p17wp(&self) -> P17WP_R {
        P17WP_R::new(((self.bits >> 17) & 1) != 0)
    }
    ///Bit 18 - P18WP
    #[inline(always)]
    pub fn p18wp(&self) -> P18WP_R {
        P18WP_R::new(((self.bits >> 18) & 1) != 0)
    }
    ///Bit 19 - P19WP
    #[inline(always)]
    pub fn p19wp(&self) -> P19WP_R {
        P19WP_R::new(((self.bits >> 19) & 1) != 0)
    }
    ///Bit 20 - P20WP
    #[inline(always)]
    pub fn p20wp(&self) -> P20WP_R {
        P20WP_R::new(((self.bits >> 20) & 1) != 0)
    }
    ///Bit 21 - P21WP
    #[inline(always)]
    pub fn p21wp(&self) -> P21WP_R {
        P21WP_R::new(((self.bits >> 21) & 1) != 0)
    }
    ///Bit 22 - P22WP
    #[inline(always)]
    pub fn p22wp(&self) -> P22WP_R {
        P22WP_R::new(((self.bits >> 22) & 1) != 0)
    }
    ///Bit 23 - P23WP
    #[inline(always)]
    pub fn p23wp(&self) -> P23WP_R {
        P23WP_R::new(((self.bits >> 23) & 1) != 0)
    }
    ///Bit 24 - P24WP
    #[inline(always)]
    pub fn p24wp(&self) -> P24WP_R {
        P24WP_R::new(((self.bits >> 24) & 1) != 0)
    }
    ///Bit 25 - P25WP
    #[inline(always)]
    pub fn p25wp(&self) -> P25WP_R {
        P25WP_R::new(((self.bits >> 25) & 1) != 0)
    }
    ///Bit 26 - P26WP
    #[inline(always)]
    pub fn p26wp(&self) -> P26WP_R {
        P26WP_R::new(((self.bits >> 26) & 1) != 0)
    }
    ///Bit 27 - P27WP
    #[inline(always)]
    pub fn p27wp(&self) -> P27WP_R {
        P27WP_R::new(((self.bits >> 27) & 1) != 0)
    }
    ///Bit 28 - P28WP
    #[inline(always)]
    pub fn p28wp(&self) -> P28WP_R {
        P28WP_R::new(((self.bits >> 28) & 1) != 0)
    }
    ///Bit 29 - P29WP
    #[inline(always)]
    pub fn p29wp(&self) -> P29WP_R {
        P29WP_R::new(((self.bits >> 29) & 1) != 0)
    }
    ///Bit 30 - P30WP
    #[inline(always)]
    pub fn p30wp(&self) -> P30WP_R {
        P30WP_R::new(((self.bits >> 30) & 1) != 0)
    }
    ///Bit 31 - P31WP
    #[inline(always)]
    pub fn p31wp(&self) -> P31WP_R {
        P31WP_R::new(((self.bits >> 31) & 1) != 0)
    }
}
impl core::fmt::Debug for R {
    fn fmt(&self, f: &mut core::fmt::Formatter) -> core::fmt::Result {
        f.debug_struct("RAM2WPR1")
            .field("p0wp", &self.p0wp())
            .field("p1wp", &self.p1wp())
            .field("p2wp", &self.p2wp())
            .field("p3wp", &self.p3wp())
            .field("p4wp", &self.p4wp())
            .field("p5wp", &self.p5wp())
            .field("p6wp", &self.p6wp())
            .field("p7wp", &self.p7wp())
            .field("p8wp", &self.p8wp())
            .field("p9wp", &self.p9wp())
            .field("p10wp", &self.p10wp())
            .field("p11wp", &self.p11wp())
            .field("p12wp", &self.p12wp())
            .field("p13wp", &self.p13wp())
            .field("p14wp", &self.p14wp())
            .field("p15wp", &self.p15wp())
            .field("p16wp", &self.p16wp())
            .field("p17wp", &self.p17wp())
            .field("p18wp", &self.p18wp())
            .field("p19wp", &self.p19wp())
            .field("p20wp", &self.p20wp())
            .field("p21wp", &self.p21wp())
            .field("p22wp", &self.p22wp())
            .field("p23wp", &self.p23wp())
            .field("p24wp", &self.p24wp())
            .field("p25wp", &self.p25wp())
            .field("p26wp", &self.p26wp())
            .field("p27wp", &self.p27wp())
            .field("p28wp", &self.p28wp())
            .field("p29wp", &self.p29wp())
            .field("p30wp", &self.p30wp())
            .field("p31wp", &self.p31wp())
            .finish()
    }
}
impl W {
    ///Bit 0 - P0WP
    #[inline(always)]
    pub fn p0wp(&mut self) -> P0WP_W<RAM2WPR1rs> {
        P0WP_W::new(self, 0)
    }
    ///Bit 1 - P1WP
    #[inline(always)]
    pub fn p1wp(&mut self) -> P1WP_W<RAM2WPR1rs> {
        P1WP_W::new(self, 1)
    }
    ///Bit 2 - P2WP
    #[inline(always)]
    pub fn p2wp(&mut self) -> P2WP_W<RAM2WPR1rs> {
        P2WP_W::new(self, 2)
    }
    ///Bit 3 - P3WP
    #[inline(always)]
    pub fn p3wp(&mut self) -> P3WP_W<RAM2WPR1rs> {
        P3WP_W::new(self, 3)
    }
    ///Bit 4 - P4WP
    #[inline(always)]
    pub fn p4wp(&mut self) -> P4WP_W<RAM2WPR1rs> {
        P4WP_W::new(self, 4)
    }
    ///Bit 5 - P5WP
    #[inline(always)]
    pub fn p5wp(&mut self) -> P5WP_W<RAM2WPR1rs> {
        P5WP_W::new(self, 5)
    }
    ///Bit 6 - P6WP
    #[inline(always)]
    pub fn p6wp(&mut self) -> P6WP_W<RAM2WPR1rs> {
        P6WP_W::new(self, 6)
    }
    ///Bit 7 - P7WP
    #[inline(always)]
    pub fn p7wp(&mut self) -> P7WP_W<RAM2WPR1rs> {
        P7WP_W::new(self, 7)
    }
    ///Bit 8 - P8WP
    #[inline(always)]
    pub fn p8wp(&mut self) -> P8WP_W<RAM2WPR1rs> {
        P8WP_W::new(self, 8)
    }
    ///Bit 9 - P9WP
    #[inline(always)]
    pub fn p9wp(&mut self) -> P9WP_W<RAM2WPR1rs> {
        P9WP_W::new(self, 9)
    }
    ///Bit 10 - P10WP
    #[inline(always)]
    pub fn p10wp(&mut self) -> P10WP_W<RAM2WPR1rs> {
        P10WP_W::new(self, 10)
    }
    ///Bit 11 - P11WP
    #[inline(always)]
    pub fn p11wp(&mut self) -> P11WP_W<RAM2WPR1rs> {
        P11WP_W::new(self, 11)
    }
    ///Bit 12 - P12WP
    #[inline(always)]
    pub fn p12wp(&mut self) -> P12WP_W<RAM2WPR1rs> {
        P12WP_W::new(self, 12)
    }
    ///Bit 13 - P13WP
    #[inline(always)]
    pub fn p13wp(&mut self) -> P13WP_W<RAM2WPR1rs> {
        P13WP_W::new(self, 13)
    }
    ///Bit 14 - P14WP
    #[inline(always)]
    pub fn p14wp(&mut self) -> P14WP_W<RAM2WPR1rs> {
        P14WP_W::new(self, 14)
    }
    ///Bit 15 - P15WP
    #[inline(always)]
    pub fn p15wp(&mut self) -> P15WP_W<RAM2WPR1rs> {
        P15WP_W::new(self, 15)
    }
    ///Bit 16 - P16WP
    #[inline(always)]
    pub fn p16wp(&mut self) -> P16WP_W<RAM2WPR1rs> {
        P16WP_W::new(self, 16)
    }
    ///Bit 17 - P17WP
    #[inline(always)]
    pub fn p17wp(&mut self) -> P17WP_W<RAM2WPR1rs> {
        P17WP_W::new(self, 17)
    }
    ///Bit 18 - P18WP
    #[inline(always)]
    pub fn p18wp(&mut self) -> P18WP_W<RAM2WPR1rs> {
        P18WP_W::new(self, 18)
    }
    ///Bit 19 - P19WP
    #[inline(always)]
    pub fn p19wp(&mut self) -> P19WP_W<RAM2WPR1rs> {
        P19WP_W::new(self, 19)
    }
    ///Bit 20 - P20WP
    #[inline(always)]
    pub fn p20wp(&mut self) -> P20WP_W<RAM2WPR1rs> {
        P20WP_W::new(self, 20)
    }
    ///Bit 21 - P21WP
    #[inline(always)]
    pub fn p21wp(&mut self) -> P21WP_W<RAM2WPR1rs> {
        P21WP_W::new(self, 21)
    }
    ///Bit 22 - P22WP
    #[inline(always)]
    pub fn p22wp(&mut self) -> P22WP_W<RAM2WPR1rs> {
        P22WP_W::new(self, 22)
    }
    ///Bit 23 - P23WP
    #[inline(always)]
    pub fn p23wp(&mut self) -> P23WP_W<RAM2WPR1rs> {
        P23WP_W::new(self, 23)
    }
    ///Bit 24 - P24WP
    #[inline(always)]
    pub fn p24wp(&mut self) -> P24WP_W<RAM2WPR1rs> {
        P24WP_W::new(self, 24)
    }
    ///Bit 25 - P25WP
    #[inline(always)]
    pub fn p25wp(&mut self) -> P25WP_W<RAM2WPR1rs> {
        P25WP_W::new(self, 25)
    }
    ///Bit 26 - P26WP
    #[inline(always)]
    pub fn p26wp(&mut self) -> P26WP_W<RAM2WPR1rs> {
        P26WP_W::new(self, 26)
    }
    ///Bit 27 - P27WP
    #[inline(always)]
    pub fn p27wp(&mut self) -> P27WP_W<RAM2WPR1rs> {
        P27WP_W::new(self, 27)
    }
    ///Bit 28 - P28WP
    #[inline(always)]
    pub fn p28wp(&mut self) -> P28WP_W<RAM2WPR1rs> {
        P28WP_W::new(self, 28)
    }
    ///Bit 29 - P29WP
    #[inline(always)]
    pub fn p29wp(&mut self) -> P29WP_W<RAM2WPR1rs> {
        P29WP_W::new(self, 29)
    }
    ///Bit 30 - P30WP
    #[inline(always)]
    pub fn p30wp(&mut self) -> P30WP_W<RAM2WPR1rs> {
        P30WP_W::new(self, 30)
    }
    ///Bit 31 - P31WP
    #[inline(always)]
    pub fn p31wp(&mut self) -> P31WP_W<RAM2WPR1rs> {
        P31WP_W::new(self, 31)
    }
}
/**RAMCFG SRAM2 write protection register 1

You can [`read`](crate::Reg::read) this register and get [`ram2wpr1::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`ram2wpr1::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api).

See register [structure](https://stm32-rs.github.io/stm32-rs/STM32U575.html#RAMCFG:RAM2WPR1)*/
pub struct RAM2WPR1rs;
impl crate::RegisterSpec for RAM2WPR1rs {
    type Ux = u32;
}
///`read()` method returns [`ram2wpr1::R`](R) reader structure
impl crate::Readable for RAM2WPR1rs {}
///`write(|w| ..)` method takes [`ram2wpr1::W`](W) writer structure
impl crate::Writable for RAM2WPR1rs {
    type Safety = crate::Unsafe;
}
///`reset()` method sets RAM2WPR1 to value 0
impl crate::Resettable for RAM2WPR1rs {}
