/* Copyright (c) 2014-2016 Wind River Systems, Inc.
 *
 * The right to copy, distribute, modify or otherwise make use
 * of this software may be licensed only pursuant to the terms
 * of an applicable Wind River license agreement.
 */

/* This file has been autogenerated by cafe-type2h(1). */

#ifndef CAFE_TYPE2H_HPC_E500_TYPE_autogenerated_h
#define CAFE_TYPE2H_HPC_E500_TYPE_autogenerated_h

#include <cafe/autogenerated/cafe.type.h>

#ifdef __cplusplus
extern "C" {
#endif

#define hpc_e500_ADDRESS_COLLISION_CS_VT_DEF "S[hpc.e500_ADDRESS_COLLISION_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Address Collision\"]]"
#define hpc_e500_ADDRESS_COLLISION_CS_VT_REF "t[hpc.e500_ADDRESS_COLLISION_CS]"

#define hpc_e500_ADDRESS_COLLISION_TD_VT_DEF "S[hpc.e500_ADDRESS_COLLISION_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Address Collision\"]]"
#define hpc_e500_ADDRESS_COLLISION_TD_VT_REF "t[hpc.e500_ADDRESS_COLLISION_TD]"

#define hpc_e500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_DEF "S[hpc.e500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Data Side Castout Req\"]]"
#define hpc_e500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_REF "t[hpc.e500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS]"

#define hpc_e500_BIU_MASTER_DATA_SIDE_REQUESTS_VT_DEF "S[hpc.e500_BIU_MASTER_DATA_SIDE_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Data Side Req\"]]"
#define hpc_e500_BIU_MASTER_DATA_SIDE_REQUESTS_VT_REF "t[hpc.e500_BIU_MASTER_DATA_SIDE_REQUESTS]"

#define hpc_e500_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_DEF "S[hpc.e500_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master INST Side Req\"]]"
#define hpc_e500_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_REF "t[hpc.e500_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS]"

#define hpc_e500_BIU_MASTER_REQUESTS_VT_DEF "S[hpc.e500_BIU_MASTER_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Req\"]]"
#define hpc_e500_BIU_MASTER_REQUESTS_VT_REF "t[hpc.e500_BIU_MASTER_REQUESTS]"

#define hpc_e500_BIU_MASTER_RETRIES_VT_DEF "S[hpc.e500_BIU_MASTER_RETRIES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Master Retries\"]]"
#define hpc_e500_BIU_MASTER_RETRIES_VT_REF "t[hpc.e500_BIU_MASTER_RETRIES]"

#define hpc_e500_BRANCHES_FINISHED_VT_DEF "S[hpc.e500_BRANCHES_FINISHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR Finished\"]]"
#define hpc_e500_BRANCHES_FINISHED_VT_REF "t[hpc.e500_BRANCHES_FINISHED]"

#define hpc_e500_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_DEF "S[hpc.e500_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR in the BTB Mispredicted due to direction prediction\"]]"
#define hpc_e500_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_REF "t[hpc.e500_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION]"

#define hpc_e500_BRANCHES_MISPREDICTED_VT_DEF "S[hpc.e500_BRANCHES_MISPREDICTED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR Miss\"]]"
#define hpc_e500_BRANCHES_MISPREDICTED_VT_REF "t[hpc.e500_BRANCHES_MISPREDICTED]"

#define hpc_e500_BRANCH_INSTRUCTIONS_COMPLETED_VT_DEF "S[hpc.e500_BRANCH_INSTRUCTIONS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BR INST Completed\"]]"
#define hpc_e500_BRANCH_INSTRUCTIONS_COMPLETED_VT_REF "t[hpc.e500_BRANCH_INSTRUCTIONS_COMPLETED]"

#define hpc_e500_BTB_HITS_AND_PSEUDO_HITS_VT_DEF "S[hpc.e500_BTB_HITS_AND_PSEUDO_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"BTB hits and pseudo-hits\"]]"
#define hpc_e500_BTB_HITS_AND_PSEUDO_HITS_VT_REF "t[hpc.e500_BTB_HITS_AND_PSEUDO_HITS]"

#define hpc_e500_CACHEOPS_TRANSLATED_VT_DEF "S[hpc.e500_CACHEOPS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cache-Ops Translated\"]]"
#define hpc_e500_CACHEOPS_TRANSLATED_VT_REF "t[hpc.e500_CACHEOPS_TRANSLATED]"

#define hpc_e500_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_DEF "S[hpc.e500_CACHE_INHIBITED_ACCESSES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cache Inhibited Access Translated\"]]"
#define hpc_e500_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_REF "t[hpc.e500_CACHE_INHIBITED_ACCESSES_TRANSLATED]"

#define hpc_e500_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500_CRITICAL_INPUT_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Cri Ints Taken\"]]"
#define hpc_e500_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500_CRITICAL_INPUT_INTERRUPTS_TAKEN]"

#define hpc_e500_CYCLES_BRANCH_ISSUE_STALLED_VT_DEF "S[hpc.e500_CYCLES_BRANCH_ISSUE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC BR Issue Stalled\"]]"
#define hpc_e500_CYCLES_BRANCH_ISSUE_STALLED_VT_REF "t[hpc.e500_CYCLES_BRANCH_ISSUE_STALLED]"

#define hpc_e500_CYCLES_BU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500_CYCLES_BU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC BU SCHD Stalled\"]]"
#define hpc_e500_CYCLES_BU_SCHEDULE_STALLED_VT_REF "t[hpc.e500_CYCLES_BU_SCHEDULE_STALLED]"

#define hpc_e500_CYCLES_DECODE_STALLED_VT_DEF "S[hpc.e500_CYCLES_DECODE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC Decode Stalled\"]]"
#define hpc_e500_CYCLES_DECODE_STALLED_VT_REF "t[hpc.e500_CYCLES_DECODE_STALLED]"

#define hpc_e500_CYCLES_ISSUE_STALLED_VT_DEF "S[hpc.e500_CYCLES_ISSUE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC Issue Stalled\"]]"
#define hpc_e500_CYCLES_ISSUE_STALLED_VT_REF "t[hpc.e500_CYCLES_ISSUE_STALLED]"

#define hpc_e500_CYCLES_LRU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500_CYCLES_LRU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC LRU SCHD Stalled\"]]"
#define hpc_e500_CYCLES_LRU_SCHEDULE_STALLED_VT_REF "t[hpc.e500_CYCLES_LRU_SCHEDULE_STALLED]"

#define hpc_e500_CYCLES_MU_SCHEDULE_STALLED_VT_DEF "S[hpc.e500_CYCLES_MU_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC MU SCHD Stalled\"]]"
#define hpc_e500_CYCLES_MU_SCHEDULE_STALLED_VT_REF "t[hpc.e500_CYCLES_MU_SCHEDULE_STALLED]"

#define hpc_e500_CYCLES_SU1_SCHEDULE_STALLED_VT_DEF "S[hpc.e500_CYCLES_SU1_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC SU1 SCHD Stalled\"]]"
#define hpc_e500_CYCLES_SU1_SCHEDULE_STALLED_VT_REF "t[hpc.e500_CYCLES_SU1_SCHEDULE_STALLED]"

#define hpc_e500_CYCLES_SU2_SCHEDULE_STALLED_VT_DEF "S[hpc.e500_CYCLES_SU2_SCHEDULE_STALLED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"CYC SU2 SCHD Stalled\"]]"
#define hpc_e500_CYCLES_SU2_SCHEDULE_STALLED_VT_REF "t[hpc.e500_CYCLES_SU2_SCHEDULE_STALLED]"

#define hpc_e500_DATA_L1_CACHE_CASTOUTS_VT_DEF "S[hpc.e500_DATA_L1_CACHE_CASTOUTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Castouts\"]]"
#define hpc_e500_DATA_L1_CACHE_CASTOUTS_VT_REF "t[hpc.e500_DATA_L1_CACHE_CASTOUTS]"

#define hpc_e500_DATA_L1_CACHE_LOCKS_VT_DEF "S[hpc.e500_DATA_L1_CACHE_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Locks\"]]"
#define hpc_e500_DATA_L1_CACHE_LOCKS_VT_REF "t[hpc.e500_DATA_L1_CACHE_LOCKS]"

#define hpc_e500_DATA_L1_CACHE_RELOADS_VT_DEF "S[hpc.e500_DATA_L1_CACHE_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L1 D-C Reloads\"]]"
#define hpc_e500_DATA_L1_CACHE_RELOADS_VT_REF "t[hpc.e500_DATA_L1_CACHE_RELOADS]"

#define hpc_e500_DATA_MMU_BUSY_CS_VT_DEF "S[hpc.e500_DATA_MMU_BUSY_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Busy\"]]"
#define hpc_e500_DATA_MMU_BUSY_CS_VT_REF "t[hpc.e500_DATA_MMU_BUSY_CS]"

#define hpc_e500_DATA_MMU_BUSY_TD_VT_DEF "S[hpc.e500_DATA_MMU_BUSY_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Busy\"]]"
#define hpc_e500_DATA_MMU_BUSY_TD_VT_REF "t[hpc.e500_DATA_MMU_BUSY_TD]"

#define hpc_e500_DATA_MMU_MISS_CS_VT_DEF "S[hpc.e500_DATA_MMU_MISS_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Miss\"]]"
#define hpc_e500_DATA_MMU_MISS_CS_VT_REF "t[hpc.e500_DATA_MMU_MISS_CS]"

#define hpc_e500_DATA_MMU_MISS_TD_VT_DEF "S[hpc.e500_DATA_MMU_MISS_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU Miss\"]]"
#define hpc_e500_DATA_MMU_MISS_TD_VT_REF "t[hpc.e500_DATA_MMU_MISS_TD]"

#define hpc_e500_DATA_MMU_TLB4K_RELOADS_VT_DEF "S[hpc.e500_DATA_MMU_TLB4K_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU TLB4k Reloads\"]]"
#define hpc_e500_DATA_MMU_TLB4K_RELOADS_VT_REF "t[hpc.e500_DATA_MMU_TLB4K_RELOADS]"

#define hpc_e500_DATA_MMU_VSP_RELOADS_VT_DEF "S[hpc.e500_DATA_MMU_VSP_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Data MMU VSP Reloads\"]]"
#define hpc_e500_DATA_MMU_VSP_RELOADS_VT_REF "t[hpc.e500_DATA_MMU_VSP_RELOADS]"

#define hpc_e500_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500_EXTERNAL_INPUT_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Ext Ints Taken\"]]"
#define hpc_e500_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500_EXTERNAL_INPUT_INTERRUPTS_TAKEN]"

#define hpc_e500_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_DEF "S[hpc.e500_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Finished UN-COND BR That Miss the BTB\"]]"
#define hpc_e500_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_REF "t[hpc.e500_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB]"

#define hpc_e500_GUARDED_LOADS_TRANSLATED_VT_DEF "S[hpc.e500_GUARDED_LOADS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Guarded LDs translated\"]]"
#define hpc_e500_GUARDED_LOADS_TRANSLATED_VT_REF "t[hpc.e500_GUARDED_LOADS_TRANSLATED]"

#define hpc_e500_INSTRUCTIONS_COMPLETED_VT_DEF "S[hpc.e500_INSTRUCTIONS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST Completed\"]]"
#define hpc_e500_INSTRUCTIONS_COMPLETED_VT_REF "t[hpc.e500_INSTRUCTIONS_COMPLETED]"

#define hpc_e500_INSTRUCTIONS_FETCHED_VT_DEF "S[hpc.e500_INSTRUCTIONS_FETCHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Instructions Fetched\"]]"
#define hpc_e500_INSTRUCTIONS_FETCHED_VT_REF "t[hpc.e500_INSTRUCTIONS_FETCHED]"

#define hpc_e500_INSTRUCTION_L1_CACHE_LOCKS_VT_DEF "S[hpc.e500_INSTRUCTION_L1_CACHE_LOCKS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST L1 C Locks\"]]"
#define hpc_e500_INSTRUCTION_L1_CACHE_LOCKS_VT_REF "t[hpc.e500_INSTRUCTION_L1_CACHE_LOCKS]"

#define hpc_e500_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_DEF "S[hpc.e500_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST L1 C Reloads from Fetches\"]]"
#define hpc_e500_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_REF "t[hpc.e500_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH]"

#define hpc_e500_INSTRUCTION_MMU_TLB4K_RELOADS_VT_DEF "S[hpc.e500_INSTRUCTION_MMU_TLB4K_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST MMU TLB4k Reloads\"]]"
#define hpc_e500_INSTRUCTION_MMU_TLB4K_RELOADS_VT_REF "t[hpc.e500_INSTRUCTION_MMU_TLB4K_RELOADS]"

#define hpc_e500_INSTRUCTION_MMU_VSP_RELOADS_VT_DEF "S[hpc.e500_INSTRUCTION_MMU_VSP_RELOADS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"INST MMU VSP Reloads\"]]"
#define hpc_e500_INSTRUCTION_MMU_VSP_RELOADS_VT_REF "t[hpc.e500_INSTRUCTION_MMU_VSP_RELOADS]"

#define hpc_e500_INTERRUPTS_TAKEN_VT_DEF "S[hpc.e500_INTERRUPTS_TAKEN,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Ints Taken\"]]"
#define hpc_e500_INTERRUPTS_TAKEN_VT_REF "t[hpc.e500_INTERRUPTS_TAKEN]"

#define hpc_e500_L2_MMU_MISSES_VT_DEF "S[hpc.e500_L2_MMU_MISSES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"L2 MMU Miss\"]]"
#define hpc_e500_L2_MMU_MISSES_VT_REF "t[hpc.e500_L2_MMU_MISSES]"

#define hpc_e500_LOADS_TRANSLATED_VT_DEF "S[hpc.e500_LOADS_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LDs Thranslted\"]]"
#define hpc_e500_LOADS_TRANSLATED_VT_REF "t[hpc.e500_LOADS_TRANSLATED]"

#define hpc_e500_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LDs Translated and Alloc to DLFB\"]]"
#define hpc_e500_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_DEF "S[hpc.e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Guarded Miss When the LD in not yet at the bottom of the CQ\"]]"
#define hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_REF "t[hpc.e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS]"

#define hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_DEF "S[hpc.e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Guarded Miss When the LD in not yet at the bottom of the CQ\"]]"
#define hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_REF "t[hpc.e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD]"

#define hpc_e500_LOAD_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500_LOAD_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Micro-ops Completed\"]]"
#define hpc_e500_LOAD_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500_LOAD_MICRO_OPS_COMPLETED]"

#define hpc_e500_LOAD_MISS_WITH_DLFB_FULL_CS_VT_DEF "S[hpc.e500_LOAD_MISS_WITH_DLFB_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss DLFB Full\"]]"
#define hpc_e500_LOAD_MISS_WITH_DLFB_FULL_CS_VT_REF "t[hpc.e500_LOAD_MISS_WITH_DLFB_FULL_CS]"

#define hpc_e500_LOAD_MISS_WITH_DLFB_FULL_TD_VT_DEF "S[hpc.e500_LOAD_MISS_WITH_DLFB_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss DLFB Full\"]]"
#define hpc_e500_LOAD_MISS_WITH_DLFB_FULL_TD_VT_REF "t[hpc.e500_LOAD_MISS_WITH_DLFB_FULL_TD]"

#define hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_DEF "S[hpc.e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss with LD Queue Full\"]]"
#define hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_REF "t[hpc.e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS]"

#define hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_DEF "S[hpc.e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"LD Miss with LD Queue Full\"]]"
#define hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_REF "t[hpc.e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD]"

#define hpc_e500_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Micro-ops Completed\"]]"
#define hpc_e500_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500_MICRO_OPS_COMPLETED]"

#define hpc_e500_MICRO_OPS_DECODED_VT_DEF "S[hpc.e500_MICRO_OPS_DECODED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Micro-ops Decoded\"]]"
#define hpc_e500_MICRO_OPS_DECODED_VT_REF "t[hpc.e500_MICRO_OPS_DECODED]"

#define hpc_e500_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_DEF "S[hpc.e500_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Misaligned LD or ST Access Translated\"]]"
#define hpc_e500_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_REF "t[hpc.e500_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED]"

#define hpc_e500_NUMBER_OF_CQ_REDIRECTS_VT_DEF "S[hpc.e500_NUMBER_OF_CQ_REDIRECTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"NUM of CQ Redirects\"]]"
#define hpc_e500_NUMBER_OF_CQ_REDIRECTS_VT_REF "t[hpc.e500_NUMBER_OF_CQ_REDIRECTS]"

#define hpc_e500_NUMBER_OF_FETCHES_VT_DEF "S[hpc.e500_NUMBER_OF_FETCHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Num of Fetches\"]]"
#define hpc_e500_NUMBER_OF_FETCHES_VT_REF "t[hpc.e500_NUMBER_OF_FETCHES]"

#define hpc_e500_PM_EVENT_CYCLES_VT_DEF "S[hpc.e500_PM_EVENT_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PM_EVENT CYCs\"]]"
#define hpc_e500_PM_EVENT_CYCLES_VT_REF "t[hpc.e500_PM_EVENT_CYCLES]"

#define hpc_e500_PM_EVENT_TRANSITIONS_VT_DEF "S[hpc.e500_PM_EVENT_TRANSITIONS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"PM_EVENT Transitions\"]]"
#define hpc_e500_PM_EVENT_TRANSITIONS_VT_REF "t[hpc.e500_PM_EVENT_TRANSITIONS]"

#define hpc_e500_PROCESSOR_CYCLES_VT_DEF "S[hpc.e500_PROCESSOR_CYCLES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Processor CYCs\"]]"
#define hpc_e500_PROCESSOR_CYCLES_VT_REF "t[hpc.e500_PROCESSOR_CYCLES]"

#define hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_DEF "S[hpc.e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"2nd part of Misaligned Access When 1st Part Missed in Cache\"]]"
#define hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_REF "t[hpc.e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS]"

#define hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_DEF "S[hpc.e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"2nd part of Misaligned Access When 1st Part Missed in Cache\"]]"
#define hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_REF "t[hpc.e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD]"

#define hpc_e500_SNOOP_HITS_VT_DEF "S[hpc.e500_SNOOP_HITS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Hits\"]]"
#define hpc_e500_SNOOP_HITS_VT_REF "t[hpc.e500_SNOOP_HITS]"

#define hpc_e500_SNOOP_PUSHES_VT_DEF "S[hpc.e500_SNOOP_PUSHES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Pushes\"]]"
#define hpc_e500_SNOOP_PUSHES_VT_REF "t[hpc.e500_SNOOP_PUSHES]"

#define hpc_e500_SNOOP_REQUESTS_VT_DEF "S[hpc.e500_SNOOP_REQUESTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Req\"]]"
#define hpc_e500_SNOOP_REQUESTS_VT_REF "t[hpc.e500_SNOOP_REQUESTS]"

#define hpc_e500_SNOOP_RETRIES_VT_DEF "S[hpc.e500_SNOOP_RETRIES,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Snoop Retries\"]]"
#define hpc_e500_SNOOP_RETRIES_VT_REF "t[hpc.e500_SNOOP_RETRIES]"

#define hpc_e500_STORES_COMPLETED_VT_DEF "S[hpc.e500_STORES_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Completed\"]]"
#define hpc_e500_STORES_COMPLETED_VT_REF "t[hpc.e500_STORES_COMPLETED]"

#define hpc_e500_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Translated and Alloc to DLFB\"]]"
#define hpc_e500_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500_STORES_TRANSLATED_VT_DEF "S[hpc.e500_STORES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"STs Translated\"]]"
#define hpc_e500_STORES_TRANSLATED_VT_REF "t[hpc.e500_STORES_TRANSLATED]"

#define hpc_e500_STORE_MICRO_OPS_COMPLETED_VT_DEF "S[hpc.e500_STORE_MICRO_OPS_COMPLETED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"ST Micro-ops Completed\"]]"
#define hpc_e500_STORE_MICRO_OPS_COMPLETED_VT_REF "t[hpc.e500_STORE_MICRO_OPS_COMPLETED]"

#define hpc_e500_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_DEF "S[hpc.e500_SYSTEM_CALL_AND_TRAP_INTERRUPTS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Sys Call and Trap Ints\"]]"
#define hpc_e500_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_REF "t[hpc.e500_SYSTEM_CALL_AND_TRAP_INTERRUPTS]"

#define hpc_e500_TAKEN_BRANCHES_FINISHED_VT_DEF "S[hpc.e500_TAKEN_BRANCHES_FINISHED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Taken BR Finished\"]]"
#define hpc_e500_TAKEN_BRANCHES_FINISHED_VT_REF "t[hpc.e500_TAKEN_BRANCHES_FINISHED]"

#define hpc_e500_TOTAL_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500_TOTAL_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT Alloc to DLFB\"]]"
#define hpc_e500_TOTAL_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500_TOTAL_ALLOCATED_TO_DLFB]"

#define hpc_e500_TOTAL_TRANSLATED_SPEC_VT_DEF "S[hpc.e500_TOTAL_TRANSLATED_SPEC,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"TOT Translated\"]]"
#define hpc_e500_TOTAL_TRANSLATED_SPEC_VT_REF "t[hpc.e500_TOTAL_TRANSLATED_SPEC]"

#define hpc_e500_TOUCHES_TRANSLATED_VT_DEF "S[hpc.e500_TOUCHES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Touches Translated\"]]"
#define hpc_e500_TOUCHES_TRANSLATED_VT_REF "t[hpc.e500_TOUCHES_TRANSLATED]"

#define hpc_e500_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF "S[hpc.e500_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Touches Translated and Alloc to DLFB\"]]"
#define hpc_e500_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_REF "t[hpc.e500_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB]"

#define hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_DEF "S[hpc.e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Translate a ST when the ST Queue is Full\"]]"
#define hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_REF "t[hpc.e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS]"

#define hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_DEF "S[hpc.e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Translate a ST when the ST Queue is Full\"]]"
#define hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_REF "t[hpc.e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD]"

#define hpc_e500_V2_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_DEF "S[hpc.e500_V2_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"Transitions of TLB bit Selected by PMGC0 TBSEL\"]]"
#define hpc_e500_V2_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_REF "t[hpc.e500_V2_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL]"

#define hpc_e500_WRITE_THROUGH_STORES_TRANSLATED_VT_DEF "S[hpc.e500_WRITE_THROUGH_STORES_TRANSLATED,,n[cafe.COUNTER_METRIC_CLASS,1]n[cafe.LABEL,\"WR Thro STs Translated\"]]"
#define hpc_e500_WRITE_THROUGH_STORES_TRANSLATED_VT_REF "t[hpc.e500_WRITE_THROUGH_STORES_TRANSLATED]"

#define HPC_E500_TYPE_ALL_VT_DEFS \
	hpc_e500_ADDRESS_COLLISION_CS_VT_DEF \
	hpc_e500_ADDRESS_COLLISION_TD_VT_DEF \
	hpc_e500_BIU_MASTER_DATA_SIDE_CASTOUT_REQUESTS_VT_DEF \
	hpc_e500_BIU_MASTER_DATA_SIDE_REQUESTS_VT_DEF \
	hpc_e500_BIU_MASTER_INSTRUCTION_SIDE_REQUESTS_VT_DEF \
	hpc_e500_BIU_MASTER_REQUESTS_VT_DEF \
	hpc_e500_BIU_MASTER_RETRIES_VT_DEF \
	hpc_e500_BRANCHES_FINISHED_VT_DEF \
	hpc_e500_BRANCHES_IN_THE_BTB_MISPREDICTED_DUE_TO_DIRECTION_PREDICTION_VT_DEF \
	hpc_e500_BRANCHES_MISPREDICTED_VT_DEF \
	hpc_e500_BRANCH_INSTRUCTIONS_COMPLETED_VT_DEF \
	hpc_e500_BTB_HITS_AND_PSEUDO_HITS_VT_DEF \
	hpc_e500_CACHEOPS_TRANSLATED_VT_DEF \
	hpc_e500_CACHE_INHIBITED_ACCESSES_TRANSLATED_VT_DEF \
	hpc_e500_CRITICAL_INPUT_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500_CYCLES_BRANCH_ISSUE_STALLED_VT_DEF \
	hpc_e500_CYCLES_BU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500_CYCLES_DECODE_STALLED_VT_DEF \
	hpc_e500_CYCLES_ISSUE_STALLED_VT_DEF \
	hpc_e500_CYCLES_LRU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500_CYCLES_MU_SCHEDULE_STALLED_VT_DEF \
	hpc_e500_CYCLES_SU1_SCHEDULE_STALLED_VT_DEF \
	hpc_e500_CYCLES_SU2_SCHEDULE_STALLED_VT_DEF \
	hpc_e500_DATA_L1_CACHE_CASTOUTS_VT_DEF \
	hpc_e500_DATA_L1_CACHE_LOCKS_VT_DEF \
	hpc_e500_DATA_L1_CACHE_RELOADS_VT_DEF \
	hpc_e500_DATA_MMU_BUSY_CS_VT_DEF \
	hpc_e500_DATA_MMU_BUSY_TD_VT_DEF \
	hpc_e500_DATA_MMU_MISS_CS_VT_DEF \
	hpc_e500_DATA_MMU_MISS_TD_VT_DEF \
	hpc_e500_DATA_MMU_TLB4K_RELOADS_VT_DEF \
	hpc_e500_DATA_MMU_VSP_RELOADS_VT_DEF \
	hpc_e500_EXTERNAL_INPUT_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500_FINISHED_UNCONDITIONAL_BRANCHES_THAT_MISS_THE_BTB_VT_DEF \
	hpc_e500_GUARDED_LOADS_TRANSLATED_VT_DEF \
	hpc_e500_INSTRUCTIONS_COMPLETED_VT_DEF \
	hpc_e500_INSTRUCTIONS_FETCHED_VT_DEF \
	hpc_e500_INSTRUCTION_L1_CACHE_LOCKS_VT_DEF \
	hpc_e500_INSTRUCTION_L1_CACHE_RELOADS_FROM_FETCH_VT_DEF \
	hpc_e500_INSTRUCTION_MMU_TLB4K_RELOADS_VT_DEF \
	hpc_e500_INSTRUCTION_MMU_VSP_RELOADS_VT_DEF \
	hpc_e500_INTERRUPTS_TAKEN_VT_DEF \
	hpc_e500_L2_MMU_MISSES_VT_DEF \
	hpc_e500_LOADS_TRANSLATED_VT_DEF \
	hpc_e500_LOADS_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_CS_VT_DEF \
	hpc_e500_LOAD_GUARDED_MISS_WHEN_THE_LOAD_IS_NOT_YET_AT_THE_BOTTOM_OF_THE_CQ_TD_VT_DEF \
	hpc_e500_LOAD_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500_LOAD_MISS_WITH_DLFB_FULL_CS_VT_DEF \
	hpc_e500_LOAD_MISS_WITH_DLFB_FULL_TD_VT_DEF \
	hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_CS_VT_DEF \
	hpc_e500_LOAD_MISS_WITH_LOAD_QUEUE_FULL_TD_VT_DEF \
	hpc_e500_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500_MICRO_OPS_DECODED_VT_DEF \
	hpc_e500_MISALIGNED_LOAD_OR_STORE_ACCESSES_TRANSLATED_VT_DEF \
	hpc_e500_NUMBER_OF_CQ_REDIRECTS_VT_DEF \
	hpc_e500_NUMBER_OF_FETCHES_VT_DEF \
	hpc_e500_PM_EVENT_CYCLES_VT_DEF \
	hpc_e500_PM_EVENT_TRANSITIONS_VT_DEF \
	hpc_e500_PROCESSOR_CYCLES_VT_DEF \
	hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_CS_VT_DEF \
	hpc_e500_SECOND_PART_OF_MISALIGNED_ACCESS_WHEN_FIRST_PART_MISSED_IN_CACHE_TD_VT_DEF \
	hpc_e500_SNOOP_HITS_VT_DEF \
	hpc_e500_SNOOP_PUSHES_VT_DEF \
	hpc_e500_SNOOP_REQUESTS_VT_DEF \
	hpc_e500_SNOOP_RETRIES_VT_DEF \
	hpc_e500_STORES_COMPLETED_VT_DEF \
	hpc_e500_STORES_COMPLETED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500_STORES_TRANSLATED_VT_DEF \
	hpc_e500_STORE_MICRO_OPS_COMPLETED_VT_DEF \
	hpc_e500_SYSTEM_CALL_AND_TRAP_INTERRUPTS_VT_DEF \
	hpc_e500_TAKEN_BRANCHES_FINISHED_VT_DEF \
	hpc_e500_TOTAL_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500_TOTAL_TRANSLATED_SPEC_VT_DEF \
	hpc_e500_TOUCHES_TRANSLATED_VT_DEF \
	hpc_e500_TOUCHES_TRANSLATED_AND_ALLOCATED_TO_DLFB_VT_DEF \
	hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_CS_VT_DEF \
	hpc_e500_TRANSLATE_A_STORE_WHEN_THE_STORE_QUEUE_IS_FULL_TD_VT_DEF \
	hpc_e500_V2_TRANSITIONS_OF_TBL_BIT_SELECTED_BY_PMGC0_TBSEL_VT_DEF \
	hpc_e500_WRITE_THROUGH_STORES_TRANSLATED_VT_DEF \

#ifdef __cplusplus
}
#endif /* __cplusplus */

#endif
