digraph "" {
	RESPONSE_ADDRESS -> next_state_rx	 [weight=2.0];
	RESPONSE_ADDRESS -> next_state_tx	 [weight=2.0];
	RESPONSE_ADDRESS -> ENABLE_SCL	 [weight=1.0];
	RESPONSE_ADDRESS -> ENABLE_SDA	 [weight=1.0];
	RESPONSE_ADDRESS -> SDA	 [weight=1.0];
	SDA_OUT_RX -> SDA_OUT_RX	 [weight=1.0];
	SDA_OUT_RX -> next_state_rx	 [weight=1.0];
	SDA_OUT_RX -> SDA	 [weight=1.0];
	next_state_rx -> state_rx	 [weight=1.0];
	count_rx -> next_state_rx	 [weight=10.0];
	count_rx -> count_rx	 [weight=12.0];
	BR_CLK_O_RX -> next_state_rx	 [weight=1.0];
	BR_CLK_O_RX -> BR_CLK_O_RX	 [weight=1.0];
	BR_CLK_O_RX -> SCL	 [weight=1.0];
	count_receive_data -> next_state_rx	 [weight=86.0];
	count_receive_data -> count_rx	 [weight=4.0];
	count_receive_data -> count_receive_data	 [weight=122.0];
	count_receive_data -> fifo_rx_data_in	 [weight=68.0];
	count_receive_data -> SDA_OUT	 [weight=3.0];
	next_state_tx -> state_tx	 [weight=1.0];
	STOP -> next_state_rx	 [weight=2.0];
	STOP -> next_state_tx	 [weight=2.0];
	fifo_tx_data_out -> SDA_OUT	 [weight=130.0];
	ADDRESS_3 -> next_state_rx	 [weight=2.0];
	ADDRESS_3 -> next_state_tx	 [weight=2.0];
	fifo_tx_f_full -> next_state_tx	 [weight=7.0];
	fifo_tx_f_full -> count_send_data	 [weight=8.0];
	fifo_tx_f_full -> BR_CLK_O	 [weight=5.0];
	fifo_tx_f_full -> SDA_OUT	 [weight=8.0];
	fifo_rx_data_in -> next_state_rx	 [weight=4.0];
	PRESETn -> SDA_OUT_RX	 [weight=3.0];
	PRESETn -> count_rx	 [weight=5.0];
	PRESETn -> BR_CLK_O_RX	 [weight=3.0];
	PRESETn -> count_receive_data	 [weight=85.0];
	PRESETn -> fifo_rx_data_in	 [weight=34.0];
	PRESETn -> count_send_data	 [weight=169.0];
	PRESETn -> fifo_tx_rd_en	 [weight=21.0];
	PRESETn -> fifo_rx_wr_en	 [weight=4.0];
	PRESETn -> state_rx	 [weight=118.0];
	PRESETn -> count_tx	 [weight=10.0];
	PRESETn -> RESPONSE	 [weight=13.0];
	PRESETn -> BR_CLK_O	 [weight=119.0];
	PRESETn -> SDA_OUT	 [weight=146.0];
	PRESETn -> count_timeout	 [weight=3.0];
	PRESETn -> state_tx	 [weight=170.0];
	RESPONSE_DATA0_1 -> next_state_rx	 [weight=3.0];
	RESPONSE_DATA0_1 -> next_state_tx	 [weight=2.0];
	RESPONSE_DATA0_1 -> ENABLE_SCL	 [weight=1.0];
	RESPONSE_DATA0_1 -> ENABLE_SDA	 [weight=1.0];
	RESPONSE_DATA0_1 -> SDA	 [weight=1.0];
	RESPONSE_DATA1_1 -> next_state_rx	 [weight=1.0];
	RESPONSE_DATA1_1 -> next_state_tx	 [weight=2.0];
	RESPONSE_DATA1_1 -> ENABLE_SCL	 [weight=1.0];
	RESPONSE_DATA1_1 -> ENABLE_SDA	 [weight=1.0];
	RESPONSE_DATA1_1 -> SDA	 [weight=1.0];
	CONTROLIN_8 -> next_state_rx	 [weight=2.0];
	CONTROLIN_8 -> next_state_tx	 [weight=2.0];
	SCL -> BR_CLK_O_RX	 [weight=1.0];
	SCL -> fifo_rx_data_in	 [weight=33.0];
	SCL -> count_timeout	 [weight=1.0];
	TIMEOUT_TX -> next_state_tx	 [weight=1.0];
	TIMEOUT_TX -> count_timeout	 [weight=2.0];
	ADDRESS_8 -> next_state_rx	 [weight=2.0];
	ADDRESS_8 -> next_state_tx	 [weight=2.0];
	CONTROLIN_1 -> next_state_rx	 [weight=2.0];
	CONTROLIN_1 -> next_state_tx	 [weight=3.0];
	CONTROLIN_2 -> next_state_rx	 [weight=2.0];
	CONTROLIN_2 -> next_state_tx	 [weight=2.0];
	CONTROLIN_3 -> next_state_rx	 [weight=2.0];
	CONTROLIN_3 -> next_state_tx	 [weight=2.0];
	CONTROLIN_4 -> next_state_rx	 [weight=2.0];
	CONTROLIN_4 -> next_state_tx	 [weight=2.0];
	CONTROLIN_5 -> next_state_rx	 [weight=2.0];
	CONTROLIN_5 -> next_state_tx	 [weight=2.0];
	CONTROLIN_6 -> next_state_rx	 [weight=2.0];
	CONTROLIN_6 -> next_state_tx	 [weight=2.0];
	CONTROLIN_7 -> next_state_rx	 [weight=2.0];
	CONTROLIN_7 -> next_state_tx	 [weight=2.0];
	fifo_rx_f_empty -> SDA_OUT_RX	 [weight=4.0];
	fifo_rx_f_empty -> BR_CLK_O_RX	 [weight=4.0];
	fifo_rx_f_empty -> count_receive_data	 [weight=4.0];
	fifo_rx_f_empty -> RX_EMPTY	 [weight=1.0];
	IDLE -> next_state_rx	 [weight=5.0];
	IDLE -> next_state_tx	 [weight=4.0];
	IDLE -> state_rx	 [weight=1.0];
	IDLE -> count_timeout	 [weight=2.0];
	IDLE -> state_tx	 [weight=1.0];
	NACK -> next_state_rx	 [weight=4.0];
	NACK -> next_state_tx	 [weight=5.0];
	DELAY_BYTES -> next_state_rx	 [weight=5.0];
	DELAY_BYTES -> next_state_tx	 [weight=5.0];
	DATA_CONFIG_REG -> SDA_OUT_RX	 [weight=2.0];
	DATA_CONFIG_REG -> next_state_rx	 [weight=98.0];
	DATA_CONFIG_REG -> count_rx	 [weight=4.0];
	DATA_CONFIG_REG -> BR_CLK_O_RX	 [weight=2.0];
	DATA_CONFIG_REG -> count_receive_data	 [weight=83.0];
	DATA_CONFIG_REG -> next_state_tx	 [weight=102.0];
	DATA_CONFIG_REG -> ERROR	 [weight=1.0];
	DATA_CONFIG_REG -> fifo_rx_data_in	 [weight=102.0];
	DATA_CONFIG_REG -> SCL	 [weight=1.0];
	DATA_CONFIG_REG -> count_send_data	 [weight=176.0];
	DATA_CONFIG_REG -> fifo_tx_rd_en	 [weight=1.0];
	DATA_CONFIG_REG -> count_tx	 [weight=9.0];
	DATA_CONFIG_REG -> RESPONSE	 [weight=12.0];
	DATA_CONFIG_REG -> BR_CLK_O	 [weight=453.0];
	DATA_CONFIG_REG -> SDA_OUT	 [weight=166.0];
	DATA_CONFIG_REG -> SDA	 [weight=1.0];
	DATA0_3 -> next_state_rx	 [weight=2.0];
	DATA0_3 -> next_state_tx	 [weight=2.0];
	count_send_data -> next_state_tx	 [weight=90.0];
	count_send_data -> count_send_data	 [weight=281.0];
	count_send_data -> fifo_tx_rd_en	 [weight=1.0];
	count_send_data -> count_tx	 [weight=9.0];
	count_send_data -> RESPONSE	 [weight=12.0];
	count_send_data -> BR_CLK_O	 [weight=373.0];
	count_send_data -> SDA_OUT	 [weight=151.0];
	RESPONSE_CIN -> next_state_rx	 [weight=2.0];
	RESPONSE_CIN -> next_state_tx	 [weight=2.0];
	RESPONSE_CIN -> ENABLE_SCL	 [weight=1.0];
	RESPONSE_CIN -> ENABLE_SDA	 [weight=1.0];
	RESPONSE_CIN -> SDA	 [weight=1.0];
	ADDRESS_4 -> next_state_rx	 [weight=2.0];
	ADDRESS_4 -> next_state_tx	 [weight=2.0];
	START -> next_state_rx	 [weight=2.0];
	START -> next_state_tx	 [weight=2.0];
	ADDRESS_6 -> next_state_rx	 [weight=2.0];
	ADDRESS_6 -> next_state_tx	 [weight=2.0];
	ADDRESS_7 -> next_state_rx	 [weight=2.0];
	ADDRESS_7 -> next_state_tx	 [weight=2.0];
	DATA0_6 -> next_state_rx	 [weight=2.0];
	DATA0_6 -> next_state_tx	 [weight=2.0];
	DATA0_7 -> next_state_rx	 [weight=2.0];
	DATA0_7 -> next_state_tx	 [weight=2.0];
	DATA0_4 -> next_state_rx	 [weight=2.0];
	DATA0_4 -> next_state_tx	 [weight=2.0];
	DATA0_5 -> next_state_rx	 [weight=2.0];
	DATA0_5 -> next_state_tx	 [weight=2.0];
	state_rx -> SDA_OUT_RX	 [weight=2.0];
	state_rx -> next_state_rx	 [weight=91.0];
	state_rx -> count_rx	 [weight=4.0];
	state_rx -> BR_CLK_O_RX	 [weight=2.0];
	state_rx -> count_receive_data	 [weight=84.0];
	state_rx -> fifo_rx_data_in	 [weight=34.0];
	state_rx -> ENABLE_SCL	 [weight=1.0];
	state_rx -> ENABLE_SDA	 [weight=1.0];
	state_rx -> fifo_rx_wr_en	 [weight=3.0];
	DATA0_8 -> next_state_rx	 [weight=2.0];
	DATA0_8 -> next_state_tx	 [weight=2.0];
	fifo_tx_f_empty -> next_state_tx	 [weight=6.0];
	fifo_tx_f_empty -> TX_EMPTY	 [weight=1.0];
	fifo_tx_f_empty -> count_send_data	 [weight=6.0];
	fifo_tx_f_empty -> BR_CLK_O	 [weight=4.0];
	fifo_tx_f_empty -> SDA_OUT	 [weight=6.0];
	count_tx -> count_rx	 [weight=1.0];
	count_tx -> next_state_tx	 [weight=20.0];
	count_tx -> count_tx	 [weight=23.0];
	count_tx -> SDA_OUT	 [weight=16.0];
	RESPONSE -> next_state_rx	 [weight=12.0];
	RESPONSE -> next_state_tx	 [weight=12.0];
	BR_CLK_O -> SCL	 [weight=1.0];
	DATA0_2 -> next_state_rx	 [weight=2.0];
	DATA0_2 -> next_state_tx	 [weight=2.0];
	DATA1_8 -> next_state_rx	 [weight=2.0];
	DATA1_8 -> next_state_tx	 [weight=2.0];
	SDA_OUT -> SDA	 [weight=1.0];
	fifo_rx_f_full -> SDA_OUT_RX	 [weight=4.0];
	fifo_rx_f_full -> BR_CLK_O_RX	 [weight=4.0];
	fifo_rx_f_full -> count_receive_data	 [weight=4.0];
	ADDRESS_5 -> next_state_rx	 [weight=2.0];
	ADDRESS_5 -> next_state_tx	 [weight=2.0];
	DATA1_3 -> next_state_rx	 [weight=2.0];
	DATA1_3 -> next_state_tx	 [weight=2.0];
	DATA1_2 -> next_state_rx	 [weight=2.0];
	DATA1_2 -> next_state_tx	 [weight=2.0];
	DATA1_1 -> next_state_rx	 [weight=2.0];
	DATA1_1 -> next_state_tx	 [weight=3.0];
	count_timeout -> next_state_tx	 [weight=1.0];
	count_timeout -> count_timeout	 [weight=3.0];
	DATA1_6 -> next_state_rx	 [weight=2.0];
	DATA1_6 -> next_state_tx	 [weight=2.0];
	DATA1_5 -> next_state_rx	 [weight=2.0];
	DATA1_5 -> next_state_tx	 [weight=2.0];
	DATA1_4 -> next_state_rx	 [weight=2.0];
	DATA1_4 -> next_state_tx	 [weight=2.0];
	ADDRESS_2 -> next_state_rx	 [weight=2.0];
	ADDRESS_2 -> next_state_tx	 [weight=2.0];
	DATA0_1 -> next_state_rx	 [weight=2.0];
	DATA0_1 -> next_state_tx	 [weight=3.0];
	SDA -> SDA_OUT_RX	 [weight=1.0];
	SDA -> fifo_rx_data_in	 [weight=33.0];
	SDA -> RESPONSE	 [weight=10.0];
	SDA -> count_timeout	 [weight=1.0];
	DATA1_7 -> next_state_rx	 [weight=2.0];
	DATA1_7 -> next_state_tx	 [weight=2.0];
	state_tx -> next_state_tx	 [weight=95.0];
	state_tx -> ENABLE_SCL	 [weight=1.0];
	state_tx -> count_send_data	 [weight=168.0];
	state_tx -> fifo_tx_rd_en	 [weight=20.0];
	state_tx -> ENABLE_SDA	 [weight=1.0];
	state_tx -> count_tx	 [weight=9.0];
	state_tx -> RESPONSE	 [weight=12.0];
	state_tx -> BR_CLK_O	 [weight=118.0];
	state_tx -> SDA_OUT	 [weight=145.0];
	state_tx -> count_timeout	 [weight=2.0];
	state_tx -> SDA	 [weight=1.0];
	ADDRESS_1 -> next_state_rx	 [weight=2.0];
	ADDRESS_1 -> next_state_tx	 [weight=3.0];
}
