<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln16_fu_162_p2" SOURCE="stencil.c:16" VARIABLE="icmp_ln16" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln16_fu_168_p2" SOURCE="stencil.c:16" VARIABLE="add_ln16" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_178_p2" SOURCE="stencil.c:17" VARIABLE="add_ln17" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln18_fu_197_p2" SOURCE="stencil.c:18" VARIABLE="add_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln18_fu_267_p2" SOURCE="stencil.c:18" VARIABLE="lshr_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="addr_cmp_fu_223_p2" SOURCE="stencil.c:18" VARIABLE="addr_cmp" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="reuse_select_fu_280_p3" SOURCE="stencil.c:18" VARIABLE="reuse_select" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_fu_291_p2" SOURCE="stencil.c:18" VARIABLE="shl_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln18_fu_297_p2" SOURCE="stencil.c:18" VARIABLE="xor_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln18_fu_303_p2" SOURCE="stencil.c:18" VARIABLE="and_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln18_1_fu_313_p2" SOURCE="stencil.c:18" VARIABLE="shl_ln18_1" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln18_fu_319_p2" SOURCE="stencil.c:18" VARIABLE="or_ln18" MODULE="stencil3d_Pipeline_height_bound_row" LOOP="height_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln21_fu_200_p2" SOURCE="stencil.c:21" VARIABLE="icmp_ln21" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_206_p2" SOURCE="stencil.c:21" VARIABLE="add_ln21" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln22_fu_218_p2" SOURCE="stencil.c:22" VARIABLE="icmp_ln22" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_fu_224_p3" SOURCE="stencil.c:21" VARIABLE="select_ln21" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_1_fu_232_p2" SOURCE="stencil.c:21" VARIABLE="add_ln21_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln21_1_fu_238_p3" SOURCE="stencil.c:21" VARIABLE="select_ln21_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln23_fu_395_p2" SOURCE="stencil.c:23" VARIABLE="lshr_ln23" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln23_1_fu_409_p2" SOURCE="stencil.c:23" VARIABLE="lshr_ln23_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U7" SOURCE="stencil.c:23" VARIABLE="tmp_8" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln23_2_fu_452_p2" SOURCE="stencil.c:23" VARIABLE="shl_ln23_2" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_1_fu_458_p2" SOURCE="stencil.c:23" VARIABLE="xor_ln23_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_1_fu_464_p2" SOURCE="stencil.c:23" VARIABLE="and_ln23_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln23_3_fu_473_p2" SOURCE="stencil.c:23" VARIABLE="shl_ln23_3" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_1_fu_479_p2" SOURCE="stencil.c:23" VARIABLE="or_ln23_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln23_fu_489_p2" SOURCE="stencil.c:23" VARIABLE="shl_ln23" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln23_fu_495_p2" SOURCE="stencil.c:23" VARIABLE="xor_ln23" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln23_fu_501_p2" SOURCE="stencil.c:23" VARIABLE="and_ln23" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln23_1_fu_510_p2" SOURCE="stencil.c:23" VARIABLE="shl_ln23_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln23_fu_516_p2" SOURCE="stencil.c:23" VARIABLE="or_ln23" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_fu_322_p2" SOURCE="stencil.c:24" VARIABLE="add_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_1_fu_328_p2" SOURCE="stencil.c:24" VARIABLE="add_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln24_2_fu_334_p2" SOURCE="stencil.c:24" VARIABLE="add_ln24_2" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln24_fu_439_p2" SOURCE="stencil.c:24" VARIABLE="lshr_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln24_1_fu_526_p2" SOURCE="stencil.c:24" VARIABLE="lshr_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_22_32_1_1_U8" SOURCE="stencil.c:24" VARIABLE="tmp_15" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_2_fu_556_p2" SOURCE="stencil.c:24" VARIABLE="shl_ln24_2" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_1_fu_562_p2" SOURCE="stencil.c:24" VARIABLE="xor_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln24_1_fu_568_p2" SOURCE="stencil.c:24" VARIABLE="and_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_3_fu_577_p2" SOURCE="stencil.c:24" VARIABLE="shl_ln24_3" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln24_1_fu_583_p2" SOURCE="stencil.c:24" VARIABLE="or_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_fu_593_p2" SOURCE="stencil.c:24" VARIABLE="shl_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln24_fu_599_p2" SOURCE="stencil.c:24" VARIABLE="xor_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln24_fu_605_p2" SOURCE="stencil.c:24" VARIABLE="and_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln24_1_fu_614_p2" SOURCE="stencil.c:24" VARIABLE="shl_ln24_1" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln24_fu_620_p2" SOURCE="stencil.c:24" VARIABLE="or_ln24" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln22_fu_543_p2" SOURCE="stencil.c:22" VARIABLE="add_ln22" MODULE="stencil3d_Pipeline_col_bound_height_col_bound_row" LOOP="col_bound_height_col_bound_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln27_fu_192_p2" SOURCE="stencil.c:27" VARIABLE="icmp_ln27" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_fu_198_p2" SOURCE="stencil.c:27" VARIABLE="add_ln27" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln28_fu_210_p2" SOURCE="stencil.c:28" VARIABLE="icmp_ln28" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_fu_216_p3" SOURCE="stencil.c:27" VARIABLE="select_ln27" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln27_1_fu_224_p2" SOURCE="stencil.c:27" VARIABLE="add_ln27_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln27_1_fu_230_p3" SOURCE="stencil.c:27" VARIABLE="select_ln27_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln29_fu_311_p2" SOURCE="stencil.c:29" VARIABLE="lshr_ln29" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln29_1_fu_325_p2" SOURCE="stencil.c:29" VARIABLE="lshr_ln29_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U15" SOURCE="stencil.c:29" VARIABLE="tmp_s" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln29_2_fu_394_p2" SOURCE="stencil.c:29" VARIABLE="shl_ln29_2" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln29_1_fu_400_p2" SOURCE="stencil.c:29" VARIABLE="xor_ln29_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln29_1_fu_406_p2" SOURCE="stencil.c:29" VARIABLE="and_ln29_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln29_3_fu_415_p2" SOURCE="stencil.c:29" VARIABLE="shl_ln29_3" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_0_d1" SOURCE="stencil.c:29" VARIABLE="or_ln29_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln29_fu_431_p2" SOURCE="stencil.c:29" VARIABLE="shl_ln29" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln29_fu_437_p2" SOURCE="stencil.c:29" VARIABLE="xor_ln29" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln29_fu_443_p2" SOURCE="stencil.c:29" VARIABLE="and_ln29" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln29_1_fu_452_p2" SOURCE="stencil.c:29" VARIABLE="shl_ln29_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_1_d1" SOURCE="stencil.c:29" VARIABLE="or_ln29" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln30_fu_348_p2" SOURCE="stencil.c:30" VARIABLE="lshr_ln30" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln30_1_fu_362_p2" SOURCE="stencil.c:30" VARIABLE="lshr_ln30_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U16" SOURCE="stencil.c:30" VARIABLE="tmp_2" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_2_fu_468_p2" SOURCE="stencil.c:30" VARIABLE="shl_ln30_2" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_1_fu_474_p2" SOURCE="stencil.c:30" VARIABLE="xor_ln30_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_1_fu_480_p2" SOURCE="stencil.c:30" VARIABLE="and_ln30_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_3_fu_489_p2" SOURCE="stencil.c:30" VARIABLE="shl_ln30_3" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_0_d0" SOURCE="stencil.c:30" VARIABLE="or_ln30_2" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_fu_505_p2" SOURCE="stencil.c:30" VARIABLE="shl_ln30" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln30_fu_511_p2" SOURCE="stencil.c:30" VARIABLE="xor_ln30" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln30_fu_517_p2" SOURCE="stencil.c:30" VARIABLE="and_ln30" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln30_1_fu_526_p2" SOURCE="stencil.c:30" VARIABLE="shl_ln30_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_1_d0" SOURCE="stencil.c:30" VARIABLE="or_ln30_1" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln28_fu_381_p2" SOURCE="stencil.c:28" VARIABLE="add_ln28" MODULE="stencil3d_Pipeline_row_bound_height_row_bound_col" LOOP="row_bound_height_row_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_339_p2" SOURCE="stencil.c:36" VARIABLE="icmp_ln36" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_345_p2" SOURCE="stencil.c:36" VARIABLE="add_ln36" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_360_p2" SOURCE="stencil.c:37" VARIABLE="icmp_ln37" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln7_fu_366_p3" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7" VARIABLE="select_ln7" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln7_fu_374_p2" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7" VARIABLE="xor_ln7" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_380_p2" SOURCE="stencil.c:38" VARIABLE="icmp_ln38" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln7_fu_386_p2" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7" VARIABLE="and_ln7" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next3339_fu_392_p2" SOURCE="" VARIABLE="indvars_iv_next3339" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_398_p3" SOURCE="stencil.c:36" VARIABLE="select_ln36" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next19_dup_fu_406_p2" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:7" VARIABLE="indvars_iv_next19_dup" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln8_fu_412_p2" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8" VARIABLE="or_ln8" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_418_p3" SOURCE="/home/zqy/DSE/HGBO-DSE/benchmark/MachSuite/stencil/stencil3d/dir_test.tcl:8" VARIABLE="select_ln8" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_426_p3" SOURCE="stencil.c:37" VARIABLE="select_ln37" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_20_fu_470_p2" SOURCE="stencil.c:37" VARIABLE="empty_20" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_21_fu_480_p2" SOURCE="stencil.c:37" VARIABLE="empty_21" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_585_p2" SOURCE="stencil.c:36" VARIABLE="empty_22" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="tmp5_fu_591_p2" SOURCE="stencil.c:37" VARIABLE="tmp5" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln39_fu_983_p2" SOURCE="stencil.c:39" VARIABLE="lshr_ln39" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln39_1_fu_996_p2" SOURCE="stencil.c:39" VARIABLE="lshr_ln39_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U30" SOURCE="stencil.c:39" VARIABLE="sum0" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_fu_632_p2" SOURCE="stencil.c:40" VARIABLE="lshr_ln40" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln40_1_fu_646_p2" SOURCE="stencil.c:40" VARIABLE="lshr_ln40_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U21" SOURCE="stencil.c:40" VARIABLE="tmp_9" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln41_fu_669_p2" SOURCE="stencil.c:41" VARIABLE="lshr_ln41" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln41_1_fu_683_p2" SOURCE="stencil.c:41" VARIABLE="lshr_ln41_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U22" SOURCE="stencil.c:41" VARIABLE="tmp_10" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="0" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U23" SOURCE="stencil.c:40" VARIABLE="add_ln40" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln42_fu_755_p2" SOURCE="stencil.c:42" VARIABLE="lshr_ln42" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln42_1_fu_769_p2" SOURCE="stencil.c:42" VARIABLE="lshr_ln42_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_22_32_1_1_U24" SOURCE="stencil.c:42" VARIABLE="tmp_11" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="0" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U26" SOURCE="stencil.c:41" VARIABLE="add_ln41" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln43_fu_792_p2" SOURCE="stencil.c:43" VARIABLE="lshr_ln43" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln43_1_fu_806_p2" SOURCE="stencil.c:43" VARIABLE="lshr_ln43_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U25" SOURCE="stencil.c:43" VARIABLE="tmp_12" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="0" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U27" SOURCE="stencil.c:42" VARIABLE="add_ln42" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_825_p2" SOURCE="stencil.c:44" VARIABLE="add_ln44" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln44_fu_895_p2" SOURCE="stencil.c:44" VARIABLE="lshr_ln44" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln44_1_fu_908_p2" SOURCE="stencil.c:44" VARIABLE="lshr_ln44_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U28" SOURCE="stencil.c:44" VARIABLE="tmp_13" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="0" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U31" SOURCE="stencil.c:43" VARIABLE="add_ln43" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_844_p2" SOURCE="stencil.c:45" VARIABLE="add_ln45" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln45_fu_930_p2" SOURCE="stencil.c:45" VARIABLE="lshr_ln45" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op lshr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="lshr" PRAGMA="" RTLNAME="lshr_ln45_1_fu_943_p2" SOURCE="stencil.c:45" VARIABLE="lshr_ln45_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_21_32_1_1_U29" SOURCE="stencil.c:45" VARIABLE="tmp_14" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp" LATENCY="0" OPTYPE="add" PRAGMA="yes" RTLNAME="add_32ns_32ns_32_1_1_U32" SOURCE="stencil.c:44" VARIABLE="sum1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="0" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U33" SOURCE="stencil.c:46" VARIABLE="mul0" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp" LATENCY="0" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_1_1_U34" SOURCE="stencil.c:47" VARIABLE="mul1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="3" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln48_fu_1032_p2" SOURCE="stencil.c:48" VARIABLE="add_ln48" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln48_2_fu_1041_p2" SOURCE="stencil.c:48" VARIABLE="shl_ln48_2" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln48_1_fu_1047_p2" SOURCE="stencil.c:48" VARIABLE="xor_ln48_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln48_1_fu_1053_p2" SOURCE="stencil.c:48" VARIABLE="and_ln48_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln48_3_fu_1061_p2" SOURCE="stencil.c:48" VARIABLE="shl_ln48_3" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_0_d0" SOURCE="stencil.c:48" VARIABLE="or_ln48_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln48_fu_1077_p2" SOURCE="stencil.c:48" VARIABLE="shl_ln48" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln48_fu_1083_p2" SOURCE="stencil.c:48" VARIABLE="xor_ln48" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln48_fu_1089_p2" SOURCE="stencil.c:48" VARIABLE="and_ln48" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln48_1_fu_1097_p2" SOURCE="stencil.c:48" VARIABLE="shl_ln48_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="sol_1_d0" SOURCE="stencil.c:48" VARIABLE="or_ln48" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_962_p2" SOURCE="stencil.c:37" VARIABLE="add_ln37" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_968_p3" SOURCE="stencil.c:37" VARIABLE="select_ln37_1" MODULE="stencil3d_Pipeline_loop_height_loop_col_loop_row" LOOP="loop_height_loop_col_loop_row" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln15_fu_151_p2" SOURCE="stencil.c:15" VARIABLE="icmp_ln15" MODULE="stencil3d" LOOP="height_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln15_fu_157_p2" SOURCE="stencil.c:15" VARIABLE="add_ln15" MODULE="stencil3d" LOOP="height_bound_col" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
