
../compcert-repos/prog2/0.3:     file format elf32-littlearm


Disassembly of section .init:

000105c8 <.init>:
   105c8:	push	{r3, lr}
   105cc:	bl	107c0 <_start@@Base+0x3c>
   105d0:	pop	{r3, pc}

Disassembly of section .plt:

000105d4 <printf@plt-0x14>:
   105d4:	push	{lr}		; (str lr, [sp, #-4]!)
   105d8:	ldr	lr, [pc, #4]	; 105e4 <printf@plt-0x4>
   105dc:	add	lr, pc, lr
   105e0:	ldr	pc, [lr, #8]!
   105e4:	andeq	r0, r1, ip, lsl sl

000105e8 <printf@plt>:
   105e8:	add	ip, pc, #0, 12
   105ec:	add	ip, ip, #16, 20	; 0x10000
   105f0:	ldr	pc, [ip, #2588]!	; 0xa1c

000105f4 <__libc_start_main@plt>:
   105f4:	add	ip, pc, #0, 12
   105f8:	add	ip, ip, #16, 20	; 0x10000
   105fc:	ldr	pc, [ip, #2580]!	; 0xa14

00010600 <__gmon_start__@plt>:
   10600:	add	ip, pc, #0, 12
   10604:	add	ip, ip, #16, 20	; 0x10000
   10608:	ldr	pc, [ip, #2572]!	; 0xa0c

0001060c <putchar@plt>:
   1060c:	add	ip, pc, #0, 12
   10610:	add	ip, ip, #16, 20	; 0x10000
   10614:	ldr	pc, [ip, #2564]!	; 0xa04

00010618 <__isoc99_scanf@plt>:
   10618:	add	ip, pc, #0, 12
   1061c:	add	ip, ip, #16, 20	; 0x10000
   10620:	ldr	pc, [ip, #2556]!	; 0x9fc

00010624 <abort@plt>:
   10624:	add	ip, pc, #0, 12
   10628:	add	ip, ip, #16, 20	; 0x10000
   1062c:	ldr	pc, [ip, #2548]!	; 0x9f4

Disassembly of section .text:

00010630 <main@@Base>:
   10630:	strd	r4, [sp, #-24]!	; 0xffffffe8
   10634:	mov	r4, #0
   10638:	strd	r6, [sp, #8]
   1063c:	movw	r7, #2416	; 0x970
   10640:	movt	r7, #1
   10644:	str	r8, [sp, #16]
   10648:	movw	r8, #2392	; 0x958
   1064c:	movt	r8, #1
   10650:	str	lr, [sp, #20]
   10654:	sub	sp, sp, #40	; 0x28
   10658:	mov	r5, sp
   1065c:	mov	r6, r5
   10660:	add	r4, r4, #1
   10664:	mov	r0, r8
   10668:	mov	r1, r4
   1066c:	bl	105e8 <printf@plt>
   10670:	mov	r1, r6
   10674:	mov	r0, r7
   10678:	bl	10618 <__isoc99_scanf@plt>
   1067c:	cmp	r4, #10
   10680:	add	r6, r6, #4
   10684:	bne	10660 <main@@Base+0x30>
   10688:	vldr	s15, [pc, #236]	; 1077c <main@@Base+0x14c>
   1068c:	add	r4, r5, #40	; 0x28
   10690:	mov	r3, r5
   10694:	vldmia	r3!, {s14}
   10698:	cmp	r3, r4
   1069c:	vadd.f32	s15, s15, s14
   106a0:	bne	10694 <main@@Base+0x64>
   106a4:	vldr	s13, [pc, #212]	; 10780 <main@@Base+0x150>
   106a8:	movw	r0, #2420	; 0x974
   106ac:	movt	r0, #1
   106b0:	add	r6, sp, #4
   106b4:	vdiv.f32	s14, s15, s13
   106b8:	vcvt.f64.f32	d7, s14
   106bc:	vmov	r2, r3, d7
   106c0:	bl	105e8 <printf@plt>
   106c4:	vldr	s15, [sp]
   106c8:	mov	r3, r6
   106cc:	vldmia	r3!, {s14}
   106d0:	vcmp.f32	s14, s15
   106d4:	vmrs	APSR_nzcv, fpscr
   106d8:	vmovgt.f32	s15, s14
   106dc:	cmp	r3, r4
   106e0:	bne	106cc <main@@Base+0x9c>
   106e4:	vcvt.f64.f32	d7, s15
   106e8:	movw	r0, #2436	; 0x984
   106ec:	movt	r0, #1
   106f0:	vmov	r2, r3, d7
   106f4:	bl	105e8 <printf@plt>
   106f8:	vldr	s15, [sp]
   106fc:	vldmia	r6!, {s14}
   10700:	vcmp.f32	s14, s15
   10704:	vmrs	APSR_nzcv, fpscr
   10708:	vmovmi.f32	s15, s14
   1070c:	cmp	r6, r4
   10710:	bne	106fc <main@@Base+0xcc>
   10714:	vcvt.f64.f32	d7, s15
   10718:	movw	r0, #2452	; 0x994
   1071c:	movt	r0, #1
   10720:	movw	r6, #2476	; 0x9ac
   10724:	movt	r6, #1
   10728:	vmov	r2, r3, d7
   1072c:	bl	105e8 <printf@plt>
   10730:	movw	r0, #2468	; 0x9a4
   10734:	movt	r0, #1
   10738:	bl	105e8 <printf@plt>
   1073c:	vldmia	r5!, {s15}
   10740:	mov	r0, r6
   10744:	vcvt.f64.f32	d7, s15
   10748:	vmov	r2, r3, d7
   1074c:	bl	105e8 <printf@plt>
   10750:	cmp	r5, r4
   10754:	bne	1073c <main@@Base+0x10c>
   10758:	mov	r0, #10
   1075c:	bl	1060c <putchar@plt>
   10760:	mov	r0, #0
   10764:	add	sp, sp, #40	; 0x28
   10768:	ldrd	r4, [sp]
   1076c:	ldrd	r6, [sp, #8]
   10770:	ldr	r8, [sp, #16]
   10774:	add	sp, sp, #20
   10778:	pop	{pc}		; (ldr pc, [sp], #4)
   1077c:	andeq	r0, r0, r0
   10780:			; <UNDEFINED> instruction: 0x41200000

00010784 <_start@@Base>:
   10784:	mov	fp, #0
   10788:	mov	lr, #0
   1078c:	pop	{r1}		; (ldr r1, [sp], #4)
   10790:	mov	r2, sp
   10794:	push	{r2}		; (str r2, [sp, #-4]!)
   10798:	push	{r0}		; (str r0, [sp, #-4]!)
   1079c:	ldr	ip, [pc, #16]	; 107b4 <_start@@Base+0x30>
   107a0:	push	{ip}		; (str ip, [sp, #-4]!)
   107a4:	ldr	r0, [pc, #12]	; 107b8 <_start@@Base+0x34>
   107a8:	ldr	r3, [pc, #12]	; 107bc <_start@@Base+0x38>
   107ac:	bl	105f4 <__libc_start_main@plt>
   107b0:	bl	10624 <abort@plt>
   107b4:	andeq	r0, r1, r8, asr #18
   107b8:	andeq	r0, r1, r0, lsr r6
   107bc:	andeq	r0, r1, r8, ror #17
   107c0:	ldr	r3, [pc, #20]	; 107dc <_start@@Base+0x58>
   107c4:	ldr	r2, [pc, #20]	; 107e0 <_start@@Base+0x5c>
   107c8:	add	r3, pc, r3
   107cc:	ldr	r2, [r3, r2]
   107d0:	cmp	r2, #0
   107d4:	bxeq	lr
   107d8:	b	10600 <__gmon_start__@plt>
   107dc:	andeq	r0, r1, r0, lsr r8
   107e0:	andeq	r0, r0, r4, lsr #32
   107e4:	ldr	r0, [pc, #24]	; 10804 <_start@@Base+0x80>
   107e8:	ldr	r3, [pc, #24]	; 10808 <_start@@Base+0x84>
   107ec:	cmp	r3, r0
   107f0:	bxeq	lr
   107f4:	ldr	r3, [pc, #16]	; 1080c <_start@@Base+0x88>
   107f8:	cmp	r3, #0
   107fc:	bxeq	lr
   10800:	bx	r3
   10804:	andeq	r1, r2, r0, lsr r0
   10808:	andeq	r1, r2, r0, lsr r0
   1080c:	andeq	r0, r0, r0
   10810:	ldr	r0, [pc, #36]	; 1083c <_start@@Base+0xb8>
   10814:	ldr	r1, [pc, #36]	; 10840 <_start@@Base+0xbc>
   10818:	sub	r1, r1, r0
   1081c:	asr	r1, r1, #2
   10820:	add	r1, r1, r1, lsr #31
   10824:	asrs	r1, r1, #1
   10828:	bxeq	lr
   1082c:	ldr	r3, [pc, #16]	; 10844 <_start@@Base+0xc0>
   10830:	cmp	r3, #0
   10834:	bxeq	lr
   10838:	bx	r3
   1083c:	andeq	r1, r2, r0, lsr r0
   10840:	andeq	r1, r2, r0, lsr r0
   10844:	andeq	r0, r0, r0
   10848:	push	{r4, lr}
   1084c:	ldr	r4, [pc, #24]	; 1086c <_start@@Base+0xe8>
   10850:	ldrb	r3, [r4]
   10854:	cmp	r3, #0
   10858:	popne	{r4, pc}
   1085c:	bl	107e4 <_start@@Base+0x60>
   10860:	mov	r3, #1
   10864:	strb	r3, [r4]
   10868:	pop	{r4, pc}
   1086c:	andeq	r1, r2, r0, lsr r0
   10870:	b	10810 <_start@@Base+0x8c>

00010874 <avg@@Base>:
   10874:	vldr	s15, [pc, #28]	; 10898 <avg@@Base+0x24>
   10878:	add	r3, r0, #40	; 0x28
   1087c:	vldmia	r0!, {s14}
   10880:	cmp	r0, r3
   10884:	vadd.f32	s15, s15, s14
   10888:	bne	1087c <avg@@Base+0x8>
   1088c:	vldr	s0, [pc, #8]	; 1089c <avg@@Base+0x28>
   10890:	vdiv.f32	s0, s15, s0
   10894:	bx	lr
   10898:	andeq	r0, r0, r0
   1089c:			; <UNDEFINED> instruction: 0x41200000

000108a0 <max@@Base>:
   108a0:	add	r3, r0, #40	; 0x28
   108a4:	vldmia	r0!, {s0}
   108a8:	vldmia	r0!, {s15}
   108ac:	vcmp.f32	s15, s0
   108b0:	vmrs	APSR_nzcv, fpscr
   108b4:	vmovgt.f32	s0, s15
   108b8:	cmp	r0, r3
   108bc:	bne	108a8 <max@@Base+0x8>
   108c0:	bx	lr

000108c4 <min@@Base>:
   108c4:	add	r3, r0, #40	; 0x28
   108c8:	vldmia	r0!, {s0}
   108cc:	vldmia	r0!, {s15}
   108d0:	vcmp.f32	s15, s0
   108d4:	vmrs	APSR_nzcv, fpscr
   108d8:	vmovmi.f32	s0, s15
   108dc:	cmp	r0, r3
   108e0:	bne	108cc <min@@Base+0x8>
   108e4:	bx	lr

000108e8 <__libc_csu_init@@Base>:
   108e8:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   108ec:	mov	r7, r0
   108f0:	ldr	r6, [pc, #72]	; 10940 <__libc_csu_init@@Base+0x58>
   108f4:	ldr	r5, [pc, #72]	; 10944 <__libc_csu_init@@Base+0x5c>
   108f8:	add	r6, pc, r6
   108fc:	add	r5, pc, r5
   10900:	sub	r6, r6, r5
   10904:	mov	r8, r1
   10908:	mov	r9, r2
   1090c:	bl	105c8 <printf@plt-0x20>
   10910:	asrs	r6, r6, #2
   10914:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   10918:	mov	r4, #0
   1091c:	add	r4, r4, #1
   10920:	ldr	r3, [r5], #4
   10924:	mov	r2, r9
   10928:	mov	r1, r8
   1092c:	mov	r0, r7
   10930:	blx	r3
   10934:	cmp	r6, r4
   10938:	bne	1091c <__libc_csu_init@@Base+0x34>
   1093c:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   10940:	andeq	r0, r1, r4, lsl r6
   10944:	andeq	r0, r1, ip, lsl #12

00010948 <__libc_csu_fini@@Base>:
   10948:	bx	lr

Disassembly of section .fini:

0001094c <.fini>:
   1094c:	push	{r3, lr}
   10950:	pop	{r3, pc}
