1603241141 /home/mvalentin/ECE361_ALU_32/src/arithmetic_unit_32.v
1603282666 /home/mvalentin/ECE361_ALU_32/src/cad/NangateOpenCellLibrary.v
1538457421 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate_32.v
1538512114 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate_32.v
1538457849 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate.v
1603275780 /home/mvalentin/ECE361_ALU_32/Synthesis/ALU_32_syn.v
1603258831 /home/mvalentin/ECE361_ALU_32/src/comparison_unit_32.v
1603062102 /home/mvalentin/ECE361_ALU_32/src/mux4to1_32.v
1538517443 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate.v
1603275436 /home/mvalentin/ECE361_ALU_32/src/full_fast_adder.v
1538457890 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/nor_gate.v
1538457819 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/not_gate.v
1602966085 /home/mvalentin/ECE361_ALU_32/src/logic_unit_32.v
1603261231 /home/mvalentin/ECE361_ALU_32/src/shift_unit_32.v
1538526064 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux.v
1603059810 /home/mvalentin/ECE361_ALU_32/src/mux2to1_32.v
1603284175 /home/mvalentin/ECE361_ALU_32/src/ALU_tb.v
1538458233 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/xor_gate_32.v
1603207625 /home/mvalentin/ECE361_ALU_32/src/nor_gate_32to1.v
1603059894 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/mux_32.v
1538457920 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate.v
1538457261 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/or_gate_32.v
1538458097 /home/mvalentin/ECE361_ALU_32/src/eecs361lib_alu_Verilog/lib/and_gate_32.v
