--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2L -n 3
-fastpaths -xml top_cpu.twx top_cpu.ncd -o top_cpu.twr top_cpu.pcf -ucf
Org-Sword.ucf

Design file:              top_cpu.ncd
Physical constraint file: top_cpu.pcf
Device,package,speed:     xc7k160t,fbg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 11469 paths analyzed, 955 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.294ns.
--------------------------------------------------------------------------------

Paths for end point U6/M2/buffer_12 (SLICE_X64Y58.C5), 112 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.353ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.538ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO24 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X63Y57.B6      net (fanout=1)        0.585   douta<24>
    SLICE_X63Y57.B       Tilo                  0.043   Data_in<24>
                                                       U4/Mmux_Cpu_data4bus171
    SLICE_X63Y57.C6      net (fanout=2)        0.104   Data_in<24>
    SLICE_X63Y57.CMUX    Tilo                  0.244   Data_in<24>
                                                       U5/MUX1_DispData/Mmux_o_316
                                                       U5/MUX1_DispData/Mmux_o_2_f7_15
    SLICE_X63Y56.C5      net (fanout=13)       0.558   Disp_num<24>
    SLICE_X63Y56.C       Tilo                  0.043   U10/counter0_Lock<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X64Y57.B6      net (fanout=2)        0.388   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X64Y57.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X64Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X64Y57.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X64Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X64Y58.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X64Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X64Y58.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.538ns (2.236ns logic, 2.302ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.419ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.472ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y56.B6      net (fanout=1)        0.412   douta<27>
    SLICE_X60Y56.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y56.C6      net (fanout=2)        0.109   Data_in<27>
    SLICE_X60Y56.CMUX    Tilo                  0.244   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X65Y57.B3      net (fanout=13)       0.771   Disp_num<27>
    SLICE_X65Y57.B       Tilo                  0.043   U6/XLXN_390<14>
                                                       U6/SM1/HTS1/MSEG/XLXI_6
    SLICE_X64Y57.B5      net (fanout=2)        0.277   U6/SM1/HTS1/MSEG/XLXN_26
    SLICE_X64Y57.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X64Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X64Y57.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X64Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X64Y58.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X64Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X64Y58.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.472ns (2.236ns logic, 2.236ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.472ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Destination:          U6/M2/buffer_12 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.419ns (Levels of Logic = 7)
  Clock Path Skew:      -0.074ns (0.550 - 0.624)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram to U6/M2/buffer_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y10.DOADO27 Trcko_DOA             1.800   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                       U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    SLICE_X60Y56.B6      net (fanout=1)        0.412   douta<27>
    SLICE_X60Y56.B       Tilo                  0.043   Data_in<27>
                                                       U4/Mmux_Cpu_data4bus201
    SLICE_X60Y56.C6      net (fanout=2)        0.109   Data_in<27>
    SLICE_X60Y56.CMUX    Tilo                  0.244   Data_in<27>
                                                       U5/MUX1_DispData/Mmux_o_319
                                                       U5/MUX1_DispData/Mmux_o_2_f7_18
    SLICE_X63Y56.C3      net (fanout=13)       0.607   Disp_num<27>
    SLICE_X63Y56.C       Tilo                  0.043   U10/counter0_Lock<27>
                                                       U6/SM1/HTS1/MSEG/XLXI_5
    SLICE_X64Y57.B6      net (fanout=2)        0.388   U6/SM1/HTS1/MSEG/XLXN_119
    SLICE_X64Y57.B       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_29
    SLICE_X64Y57.A4      net (fanout=1)        0.244   U6/SM1/HTS1/MSEG/XLXN_211
    SLICE_X64Y57.A       Tilo                  0.043   U6/SM1/HTS1/MSEG/XLXN_211
                                                       U6/SM1/HTS1/MSEG/XLXI_50
    SLICE_X64Y58.D5      net (fanout=1)        0.259   U6/XLXN_390<12>
    SLICE_X64Y58.D       Tilo                  0.043   U6/M2/buffer<12>
                                                       U6/M2/mux6711
    SLICE_X64Y58.C5      net (fanout=1)        0.164   U6/M2/state[1]_GND_3_o_wide_mux_15_OUT<12>
    SLICE_X64Y58.CLK     Tas                  -0.023   U6/M2/buffer<12>
                                                       U6/M2/buffer_12_rstpot
                                                       U6/M2/buffer_12
    -------------------------------------------------  ---------------------------
    Total                                      4.419ns (2.236ns logic, 2.183ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_9 (SLICE_X56Y51.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U7/P2S_led/buffer_9 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.344ns (0.986 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U7/P2S_led/buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X31Y63.A5      net (fanout=328)      2.598   rst
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (0.463ns logic, 3.744ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/P2S_led/shift_count_2 (FF)
  Destination:          U7/P2S_led/buffer_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.986 - 1.114)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/P2S_led/shift_count_2 to U7/P2S_led/buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.DMUX    Tshcko                0.291   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/shift_count_2
    SLICE_X31Y63.B1      net (fanout=4)        0.489   U7/P2S_led/shift_count<2>
    SLICE_X31Y63.B       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A3      net (fanout=1)        0.371   U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (0.574ns logic, 2.006ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/P2S_led/shift_count_1 (FF)
  Destination:          U7/P2S_led/buffer_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.986 - 1.114)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/P2S_led/shift_count_1 to U7/P2S_led/buffer_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.CQ      Tcko                  0.228   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/shift_count_1
    SLICE_X31Y63.B3      net (fanout=5)        0.384   U7/P2S_led/shift_count<1>
    SLICE_X31Y63.B       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A3      net (fanout=1)        0.371   U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_9
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.511ns logic, 1.901ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_10 (SLICE_X56Y51.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U9/rst (FF)
  Destination:          U7/P2S_led/buffer_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.207ns (Levels of Logic = 1)
  Clock Path Skew:      -0.344ns (0.986 - 1.330)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U9/rst to U7/P2S_led/buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y33.DQ      Tcko                  0.223   rst
                                                       U9/rst
    SLICE_X31Y63.A5      net (fanout=328)      2.598   rst
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      4.207ns (0.463ns logic, 3.744ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/P2S_led/shift_count_2 (FF)
  Destination:          U7/P2S_led/buffer_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.580ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.986 - 1.114)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/P2S_led/shift_count_2 to U7/P2S_led/buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.DMUX    Tshcko                0.291   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/shift_count_2
    SLICE_X31Y63.B1      net (fanout=4)        0.489   U7/P2S_led/shift_count<2>
    SLICE_X31Y63.B       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A3      net (fanout=1)        0.371   U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      2.580ns (0.574ns logic, 2.006ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U7/P2S_led/shift_count_1 (FF)
  Destination:          U7/P2S_led/buffer_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.128ns (0.986 - 1.114)
  Source Clock:         clk_100mhz_BUFGP falling at 5.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U7/P2S_led/shift_count_1 to U7/P2S_led/buffer_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y63.CQ      Tcko                  0.228   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/shift_count_1
    SLICE_X31Y63.B3      net (fanout=5)        0.384   U7/P2S_led/shift_count<1>
    SLICE_X31Y63.B       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A3      net (fanout=1)        0.371   U7/P2S_led/_n0103_inv1
    SLICE_X31Y63.A       Tilo                  0.043   U7/P2S_led/shift_count<3>
                                                       U7/P2S_led/_n0103_inv2
    SLICE_X56Y51.CE      net (fanout=5)        1.146   U7/P2S_led/_n0103_inv
    SLICE_X56Y51.CLK     Tceck                 0.197   U7/P2S_led/buffer<12>
                                                       U7/P2S_led/buffer_10
    -------------------------------------------------  ---------------------------
    Total                                      2.412ns (0.511ns logic, 1.901ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U7/P2S_led/buffer_4 (SLICE_X49Y53.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.103ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U7/P2S_led/buffer_5 (FF)
  Destination:          U7/P2S_led/buffer_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.297ns (Levels of Logic = 1)
  Clock Path Skew:      0.194ns (0.676 - 0.482)
  Source Clock:         clk_100mhz_BUFGP falling at 15.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U7/P2S_led/buffer_5 to U7/P2S_led/buffer_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y52.AQ      Tcko                  0.107   U7/P2S_led/buffer<8>
                                                       U7/P2S_led/buffer_5
    SLICE_X49Y53.D5      net (fanout=1)        0.231   U7/P2S_led/buffer<5>
    SLICE_X49Y53.CLK     Tah         (-Th)     0.041   U7/P2S_led/buffer<4>
                                                       U7/P2S_led/mux2611
                                                       U7/P2S_led/buffer_4
    -------------------------------------------------  ---------------------------
    Total                                      0.297ns (0.066ns logic, 0.231ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_3 (SLICE_X38Y60.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.131ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y60.B6      net (fanout=74)       0.101   U6/M2/state_FSM_FFd2
    SLICE_X38Y60.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_3_rstpot
                                                       U6/M2/shift_count_3
    -------------------------------------------------  ---------------------------
    Total                                      0.142ns (0.041ns logic, 0.101ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point U6/M2/shift_count_2 (SLICE_X38Y60.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.132ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U6/M2/state_FSM_FFd2 (FF)
  Destination:          U6/M2/shift_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.143ns (Levels of Logic = 1)
  Clock Path Skew:      0.011ns (0.063 - 0.052)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U6/M2/state_FSM_FFd2 to U6/M2/shift_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y60.CQ      Tcko                  0.100   U6/M2/state_FSM_FFd2
                                                       U6/M2/state_FSM_FFd2
    SLICE_X38Y60.A6      net (fanout=74)       0.102   U6/M2/state_FSM_FFd2
    SLICE_X38Y60.CLK     Tah         (-Th)     0.059   U6/M2/shift_count<5>
                                                       U6/M2/shift_count_2_rstpot
                                                       U6/M2/shift_count_2
    -------------------------------------------------  ---------------------------
    Total                                      0.143ns (0.041ns logic, 0.102ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X3Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X3Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.161ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X3Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.578|    4.647|    4.586|    2.743|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 11469 paths, 0 nets, and 2436 connections

Design statistics:
   Minimum period:   9.294ns{1}   (Maximum frequency: 107.596MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Aug 26 19:26:37 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5122 MB



