- 👋 Hi, I’m Sean Perry
- 👀 I’m interested in compilers (c++, COBOL, llvm)
- 🌱 I’m currently learning ...
- 💞️ I’m looking to collaborate on ...
- 📫 How to reach me ...

<!---
s66perry/s66perry is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
### 📕 Latest LLVM Discourse Posts

<!-- DISCOURSE-LLVM:START -->
- [Bug in `OperationEquivalence` &lpar;breaks `-cse` on `linalg.index`&rpar;](https://discourse.llvm.org/t/bug-in-operationequivalence-breaks-cse-on-linalg-index/85773?page=2#post_36)
- [Bug in `OperationEquivalence` &lpar;breaks `-cse` on `linalg.index`&rpar;](https://discourse.llvm.org/t/bug-in-operationequivalence-breaks-cse-on-linalg-index/85773?page=2#post_35)
- [Bug in `OperationEquivalence` &lpar;breaks `-cse` on `linalg.index`&rpar;](https://discourse.llvm.org/t/bug-in-operationequivalence-breaks-cse-on-linalg-index/85773?page=2#post_34)
- [[TableGen]proc resource group overlaps with V3UnitSA but no supergroup contains both](https://discourse.llvm.org/t/tablegen-proc-resource-group-overlaps-with-v3unitsa-but-no-supergroup-contains-both/85830#post_1)
- [Confusion for Arm Neoverse V2 CPU scheduling model](https://discourse.llvm.org/t/confusion-for-arm-neoverse-v2-cpu-scheduling-model/85796#post_8)
<!-- DISCOURSE-LLVM:END -->
