<pre>name: asicworld_code_hdl_models_d_latch_gates
description: Tests imported from yosys
should_fail: 0
tags: yosys
incdirs: 
top_module: 
files: <a href="../../../../third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v.html" target="file-frame">third_party/tools/yosys/tests/asicworld/code_hdl_models_d_latch_gates.v</a>

module d_latch_gates (
	d,
	clk,
	q,
	q_bar
);
	input d;
	input clk;
	output q;
	output q_bar;
	wire n1;
	wire n2;
	wire n3;
	not (n1, d);
	nand (n2, d, clk);
	nand (n3, n1, clk);
	nand (q, q_bar, n2);
	nand (q_bar, q, n3);
endmodule
</pre>