============================================================
   Tang Dynasty, V5.6.69102
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = C:/Anlogic/TD5.6.6910.2/bin/td.exe
   Built at =   20:14:16 Feb 16 2023
   Run by =     shaka
   Run Date =   Fri Mar 10 17:02:28 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../al_ip/pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/pll.v(78)
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'clk', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(70)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(91)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(98)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(115)
HDL-1007 : undeclared symbol 'key', assumed default net type 'wire' in ../../../Src/top.v(125)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(129)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(177)
HDL-1007 : analyze verilog file ../../../Src/anjian.v
RUN-1001 : Project manager successfully analyzed 9 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.69102.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.69102 , DB_VERSION=46146
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 4 trigger nets, 4 data nets.
KIT-1004 : Chipwatcher code = 1001110100011100
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.6910.2/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.6910.2/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=34) in C:/Anlogic/TD5.6.6910.2/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.6910.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in C:/Anlogic/TD5.6.6910.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb0100) in C:/Anlogic/TD5.6.6910.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.6910.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=34)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=4,BUS_CTRL_NUM=12,BUS_WIDTH='{32'sb0100},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb0100)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1638/7 useful/useless nets, 962/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 1519/2 useful/useless nets, 843/2 useful/useless insts
SYN-1032 : 1499/20 useful/useless nets, 1175/16 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 166 better
SYN-1014 : Optimize round 2
SYN-1032 : 1397/15 useful/useless nets, 1073/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 18 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 4 instances.
SYN-2501 : Optimize round 1, 8 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 1681/2 useful/useless nets, 1360/1 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 109 (4.07), #lev = 5 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 132 (3.99), #lev = 4 (2.07)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 266 instances into 132 LUTs, name keeping = 75%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 163 DFF/LATCH to SEQ ...
SYN-4009 : Pack 6 carry chain into lslice
SYN-4007 : Packing 81 adder to BLE ...
SYN-4008 : Packed 81 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net data_in[7]_dup_3 is useless
SYN-4036 : The kept net data_in[6]_dup_3 is useless
SYN-4036 : The kept net data_in[5]_dup_3 is useless
SYN-4036 : The kept net data_in[4]_dup_3 is useless
SYN-4036 : The kept net data_in[3]_dup_3 is useless
SYN-4036 : The kept net data_in[2]_dup_3 is useless
SYN-4036 : The kept net data_in[1]_dup_3 is useless
SYN-4036 : The kept net data_in[0]_dup_3 is useless
SYN-5055 WARNING: The kept net type/reset_n will be merged to another kept net type_reset_n
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 WARNING: The kept net fifo_list/fifo_list/we will be merged to another kept net fifo_list/we
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[13] will be merged to another kept net fifo_list/wrusedw[13]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[12] will be merged to another kept net fifo_list/wrusedw[12]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[11] will be merged to another kept net fifo_list/wrusedw[11]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[10] will be merged to another kept net fifo_list/wrusedw[10]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[9] will be merged to another kept net fifo_list/wrusedw[9]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[8] will be merged to another kept net fifo_list/wrusedw[8]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/wr_addr_diff[7] will be merged to another kept net fifo_list/wrusedw[7]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net pll_list/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (87 clock/control pins, 0 other pins).
SYN-4027 : Net fifo_list/fifo_list/ram_inst/clkb is clkc2 of pll pll_list/pll_inst.
SYN-4019 : Net clk_in_dup_3 is refclk of pll pll_list/pll_inst.
SYN-4020 : Net clk_in_dup_3 is fbclk of pll pll_list/pll_inst.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_in_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net fifo_list/fifo_list/ram_inst/clkb as clock net
SYN-4025 : Tag rtl::Net pll_list/clk0_out as clock net
SYN-4026 : Tagged 5 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 9 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 981 instances
RUN-0007 : 406 luts, 393 seqs, 93 mslices, 56 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1313 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 812 nets have 2 pins
RUN-1001 : 384 nets have [3 - 5] pins
RUN-1001 : 65 nets have [6 - 10] pins
RUN-1001 : 28 nets have [11 - 20] pins
RUN-1001 : 13 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      7      
RUN-1001 :   No   |  No   |  Yes  |     250     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     136     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    4    |   7   |     7      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 15
PHY-3001 : Initial placement ...
PHY-3001 : design contains 979 instances, 406 luts, 393 seqs, 149 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 271159
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 979.
PHY-3001 : End clustering;  0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 172720, overlap = 27
PHY-3002 : Step(2): len = 119021, overlap = 27
PHY-3002 : Step(3): len = 82983.4, overlap = 22.5
PHY-3002 : Step(4): len = 66435.6, overlap = 22.5
PHY-3002 : Step(5): len = 63135.6, overlap = 22.5
PHY-3002 : Step(6): len = 52629, overlap = 24.75
PHY-3002 : Step(7): len = 51260.1, overlap = 22.5
PHY-3002 : Step(8): len = 45611, overlap = 22.5
PHY-3002 : Step(9): len = 44147.2, overlap = 22.5
PHY-3002 : Step(10): len = 41753.2, overlap = 22.5
PHY-3002 : Step(11): len = 40799, overlap = 22.5
PHY-3002 : Step(12): len = 39812.3, overlap = 22.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.03836e-05
PHY-3002 : Step(13): len = 41907.6, overlap = 22.5
PHY-3002 : Step(14): len = 42417.4, overlap = 22.5
PHY-3002 : Step(15): len = 41066, overlap = 22.5
PHY-3002 : Step(16): len = 40856.4, overlap = 22.5
PHY-3002 : Step(17): len = 40175.9, overlap = 22.5
PHY-3002 : Step(18): len = 40303.8, overlap = 22.5
PHY-3002 : Step(19): len = 38662.7, overlap = 22.5
PHY-3002 : Step(20): len = 38919.3, overlap = 22.5
PHY-3002 : Step(21): len = 39124.1, overlap = 22.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 2.07672e-05
PHY-3002 : Step(22): len = 40460.8, overlap = 18
PHY-3002 : Step(23): len = 40600.4, overlap = 18
PHY-3002 : Step(24): len = 38815.7, overlap = 18
PHY-3002 : Step(25): len = 38931.4, overlap = 18
PHY-3002 : Step(26): len = 38999.7, overlap = 22.5
PHY-3002 : Step(27): len = 38952.9, overlap = 22.75
PHY-3002 : Step(28): len = 38553.9, overlap = 18.5
PHY-3002 : Step(29): len = 37899.7, overlap = 18.25
PHY-3002 : Step(30): len = 37529.4, overlap = 18.25
PHY-3002 : Step(31): len = 36949.1, overlap = 22.75
PHY-3002 : Step(32): len = 35149.4, overlap = 18
PHY-3002 : Step(33): len = 34923.9, overlap = 22.5
PHY-3002 : Step(34): len = 34324.8, overlap = 11.25
PHY-3002 : Step(35): len = 34362.6, overlap = 11.25
PHY-3002 : Step(36): len = 33732.8, overlap = 13.5
PHY-3002 : Step(37): len = 33466.6, overlap = 13.5
PHY-3002 : Step(38): len = 33371.8, overlap = 13.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 4.15344e-05
PHY-3002 : Step(39): len = 34083, overlap = 13.5
PHY-3002 : Step(40): len = 34206.3, overlap = 13.5
PHY-3002 : Step(41): len = 34268.7, overlap = 13.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 8.30688e-05
PHY-3002 : Step(42): len = 34396.3, overlap = 13.5
PHY-3002 : Step(43): len = 34445.4, overlap = 13.5
PHY-3002 : Step(44): len = 34852.4, overlap = 13.5
PHY-3002 : Step(45): len = 35402.5, overlap = 13.5
PHY-3002 : Step(46): len = 35382.7, overlap = 13.5
PHY-3002 : Step(47): len = 35170.4, overlap = 13.5
PHY-3002 : Step(48): len = 35100.9, overlap = 13.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000166138
PHY-3002 : Step(49): len = 35173.8, overlap = 13.5
PHY-3002 : Step(50): len = 35171.9, overlap = 13.5
PHY-3002 : Step(51): len = 35349.4, overlap = 13.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000332275
PHY-3002 : Step(52): len = 35396.8, overlap = 13.5
PHY-3002 : Step(53): len = 35413.6, overlap = 13.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.018059s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(54): len = 35183.4, overlap = 3.21875
PHY-3002 : Step(55): len = 35126.6, overlap = 2.71875
PHY-3002 : Step(56): len = 33662.7, overlap = 3.96875
PHY-3002 : Step(57): len = 33446.7, overlap = 8.4375
PHY-3002 : Step(58): len = 31269.2, overlap = 14.5938
PHY-3002 : Step(59): len = 30184.6, overlap = 19.6875
PHY-3002 : Step(60): len = 30157.8, overlap = 20.1875
PHY-3002 : Step(61): len = 29635.8, overlap = 25.9062
PHY-3002 : Step(62): len = 29676.3, overlap = 25.2188
PHY-3002 : Step(63): len = 28925.5, overlap = 26.5312
PHY-3002 : Step(64): len = 29357.2, overlap = 27.5
PHY-3002 : Step(65): len = 29280.5, overlap = 26.25
PHY-3002 : Step(66): len = 28227.5, overlap = 23.3125
PHY-3002 : Step(67): len = 28373, overlap = 23.5625
PHY-3002 : Step(68): len = 27975.6, overlap = 24.125
PHY-3002 : Step(69): len = 27963.3, overlap = 24.5312
PHY-3002 : Step(70): len = 27905, overlap = 24.2812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000347318
PHY-3002 : Step(71): len = 28307.5, overlap = 18.5938
PHY-3002 : Step(72): len = 28307.5, overlap = 18.5938
PHY-3002 : Step(73): len = 27817.6, overlap = 17.1875
PHY-3002 : Step(74): len = 27817.6, overlap = 17.1875
PHY-3002 : Step(75): len = 27820.7, overlap = 15.6875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000694637
PHY-3002 : Step(76): len = 27810.4, overlap = 12.75
PHY-3002 : Step(77): len = 27810.4, overlap = 12.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.7661e-05
PHY-3002 : Step(78): len = 29797.5, overlap = 33.0625
PHY-3002 : Step(79): len = 30143.6, overlap = 32.3125
PHY-3002 : Step(80): len = 30959.1, overlap = 26.3125
PHY-3002 : Step(81): len = 30027.9, overlap = 25.9375
PHY-3002 : Step(82): len = 30029, overlap = 25.0312
PHY-3002 : Step(83): len = 29953.2, overlap = 23.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.53219e-05
PHY-3002 : Step(84): len = 29214.2, overlap = 24.1875
PHY-3002 : Step(85): len = 29214.2, overlap = 24.1875
PHY-3002 : Step(86): len = 28943.3, overlap = 25.0625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.06438e-05
PHY-3002 : Step(87): len = 29241, overlap = 24.0625
PHY-3002 : Step(88): len = 29350.8, overlap = 24.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000141288
PHY-3002 : Step(89): len = 29833.6, overlap = 23.9062
PHY-3002 : Step(90): len = 29833.6, overlap = 23.9062
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000282575
PHY-3002 : Step(91): len = 29974.9, overlap = 23.7812
PHY-3002 : Step(92): len = 29990.1, overlap = 23.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000565151
PHY-3002 : Step(93): len = 30187.6, overlap = 21.125
PHY-3002 : Step(94): len = 30187.6, overlap = 21.125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0011303
PHY-3002 : Step(95): len = 30455.9, overlap = 19.25
PHY-3002 : Step(96): len = 30627.3, overlap = 18.6562
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0022606
PHY-3002 : Step(97): len = 30579.3, overlap = 15.8438
PHY-3002 : Step(98): len = 30574.3, overlap = 15.5938
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 53.12 peak overflow 1.78
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1313.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 34400, over cnt = 135(0%), over = 566, worst = 19
PHY-1001 : End global iterations;  0.086234s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (18.1%)

PHY-1001 : Congestion index: top1 = 36.59, top5 = 16.57, top10 = 10.11, top15 = 7.28.
PHY-1001 : End incremental global routing;  0.154328s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (10.1%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4901, tnet num: 1311, tinst num: 979, tnode num: 6357, tedge num: 8189.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.165188s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (85.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.339258s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (50.7%)

OPT-1001 : Current memory(MB): used = 197, reserve = 161, peak = 197.
OPT-1001 : End physical optimization;  0.352814s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (48.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 406 LUT to BLE ...
SYN-4008 : Packed 406 LUT and 222 SEQ to BLE.
SYN-4003 : Packing 171 remaining SEQ's ...
SYN-4005 : Packed 109 SEQ with LUT/SLICE
SYN-4006 : 92 single LUT's are left
SYN-4006 : 62 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 468/792 primitive instances ...
PHY-3001 : End packing;  0.040591s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (115.5%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 593 nets have 2 pins
RUN-1001 : 384 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 452 instances, 421 slices, 23 macros(149 instances: 93 mslices 56 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 30641, Over = 25.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.72537e-05
PHY-3002 : Step(99): len = 29866.9, overlap = 27.75
PHY-3002 : Step(100): len = 29987.3, overlap = 30.25
PHY-3002 : Step(101): len = 30068.1, overlap = 28.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.45075e-05
PHY-3002 : Step(102): len = 30210.7, overlap = 27
PHY-3002 : Step(103): len = 30494.8, overlap = 27
PHY-3002 : Step(104): len = 30657.4, overlap = 26
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000149015
PHY-3002 : Step(105): len = 30779.1, overlap = 24.25
PHY-3002 : Step(106): len = 30926, overlap = 22.75
PHY-3002 : Step(107): len = 31063.1, overlap = 21
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.211084s wall, 0.000000s user + 0.062500s system = 0.062500s CPU (29.6%)

PHY-3001 : Trial Legalized: Len = 40051.1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.010408
PHY-3002 : Step(108): len = 38173.3, overlap = 2.25
PHY-3002 : Step(109): len = 36751.8, overlap = 3
PHY-3002 : Step(110): len = 35543.2, overlap = 6.25
PHY-3002 : Step(111): len = 33104.6, overlap = 9.75
PHY-3002 : Step(112): len = 32951.3, overlap = 10.5
PHY-3002 : Step(113): len = 32911.2, overlap = 11.25
PHY-3002 : Step(114): len = 32573.2, overlap = 12.25
PHY-3002 : Step(115): len = 32573.2, overlap = 12.25
PHY-3002 : Step(116): len = 32547.7, overlap = 12.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0208161
PHY-3002 : Step(117): len = 32415.7, overlap = 12
PHY-3002 : Step(118): len = 32415.7, overlap = 12
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0416322
PHY-3002 : Step(119): len = 32413, overlap = 12
PHY-3002 : Step(120): len = 32386, overlap = 12.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.005346s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 36139.3, Over = 0
PHY-3001 : End spreading;  0.004990s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 36139.3, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 45/1096.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41648, over cnt = 114(0%), over = 174, worst = 4
PHY-1002 : len = 42808, over cnt = 38(0%), over = 45, worst = 3
PHY-1002 : len = 43336, over cnt = 4(0%), over = 5, worst = 2
PHY-1002 : len = 43416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139402s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (22.4%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 17.27, top10 = 11.79, top15 = 8.67.
PHY-1001 : End incremental global routing;  0.205788s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (30.4%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4164, tnet num: 1094, tinst num: 452, tnode num: 5258, tedge num: 7319.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.185801s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (109.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.410517s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (68.5%)

OPT-1001 : Current memory(MB): used = 200, reserve = 164, peak = 200.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.001652s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 920/1096.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 43416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007619s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.1%)

PHY-1001 : Congestion index: top1 = 27.07, top5 = 17.27, top10 = 11.79, top15 = 8.67.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.002375s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.551724
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.492513s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (73.0%)

RUN-1003 : finish command "place" in  5.694631s wall, 0.953125s user + 0.531250s system = 1.484375s CPU (26.1%)

RUN-1004 : used memory is 182 MB, reserved memory is 147 MB, peak memory is 202 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.6910.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 454 instances
RUN-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
RUN-1001 : There are total 1096 nets
RUN-6004 WARNING: There are 8 nets with only 1 pin.
RUN-1001 : 593 nets have 2 pins
RUN-1001 : 384 nets have [3 - 5] pins
RUN-1001 : 67 nets have [6 - 10] pins
RUN-1001 : 29 nets have [11 - 20] pins
RUN-1001 : 12 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 4164, tnet num: 1094, tinst num: 452, tnode num: 5258, tedge num: 7319.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 210 mslices, 211 lslices, 18 pads, 8 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1094 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 556 clock pins, and constraint 1094 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 41312, over cnt = 113(0%), over = 172, worst = 4
PHY-1002 : len = 42200, over cnt = 56(0%), over = 71, worst = 3
PHY-1002 : len = 43112, over cnt = 3(0%), over = 4, worst = 2
PHY-1002 : len = 43176, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.148776s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (42.0%)

PHY-1001 : Congestion index: top1 = 27.46, top5 = 17.42, top10 = 11.77, top15 = 8.64.
PHY-1001 : End global routing;  0.212688s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (51.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 228, reserve = 193, peak = 242.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_in_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[5]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[4]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[3]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[2]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[1]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[0]_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : net fifo_list/fifo_list/ram_inst/clkb will be routed on clock mesh
PHY-1001 : clock net pll_list/clk0_out will be merged with clock pll_list/clk0_buf
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net data_in[7]_dup_3 is skipped due to 0 input or output
PHY-5010 WARNING: Net data_in[6]_dup_3 is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 494, reserve = 463, peak = 494.
PHY-1001 : End build detailed router design. 4.304490s wall, 3.515625s user + 0.234375s system = 3.750000s CPU (87.1%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 19120, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.589706s wall, 1.468750s user + 0.078125s system = 1.546875s CPU (97.3%)

PHY-1001 : Current memory(MB): used = 526, reserve = 496, peak = 526.
PHY-1001 : End phase 1; 1.601922s wall, 1.484375s user + 0.078125s system = 1.562500s CPU (97.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 63% nets.
PHY-1001 : Routed 85% nets.
PHY-1022 : len = 131808, over cnt = 24(0%), over = 24, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 527, reserve = 496, peak = 527.
PHY-1001 : End initial routed; 2.672730s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (70.7%)

PHY-1001 : Current memory(MB): used = 527, reserve = 496, peak = 527.
PHY-1001 : End phase 2; 2.672786s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (70.7%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 131768, over cnt = 6(0%), over = 6, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.032559s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (48.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 131760, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.030534s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Commit to database.....
PHY-1001 : 8 feed throughs used by 7 nets
PHY-1001 : End commit to database; 0.167620s wall, 0.093750s user + 0.046875s system = 0.140625s CPU (83.9%)

PHY-1001 : Current memory(MB): used = 539, reserve = 508, peak = 539.
PHY-1001 : End phase 3; 0.367803s wall, 0.250000s user + 0.046875s system = 0.296875s CPU (80.7%)

PHY-1003 : Routed, final wirelength = 131760
PHY-1001 : Current memory(MB): used = 539, reserve = 508, peak = 539.
PHY-1001 : End export database. 0.015084s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  9.250783s wall, 7.343750s user + 0.406250s system = 7.750000s CPU (83.8%)

RUN-1003 : finish command "route" in  9.760766s wall, 7.703125s user + 0.421875s system = 8.125000s CPU (83.2%)

RUN-1004 : used memory is 472 MB, reserved memory is 441 MB, peak memory is 539 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        18
  #input                   13
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      720   out of  19600    3.67%
#reg                      409   out of  19600    2.09%
#le                       782
  #lut only               373   out of    782   47.70%
  #reg only                62   out of    782    7.93%
  #lut&reg                347   out of    782   44.37%
#dsp                        0   out of     29    0.00%
#bram                       4   out of     64    6.25%
  #bram9k                   4
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       18   out of     66   27.27%
  #ireg                    10
  #oreg                     5
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet                             Type               DriverType         Driver                     Fanout
#1        fifo_list/fifo_list/ram_inst/clkb    GCLK               pll                pll_list/pll_inst.clkc2    199
#2        config_inst_syn_9                    GCLK               config             config_inst.jtck           55
#3        clk_in_dup_3                         GCLK               io                 clk_in_syn_4.di            17
#4        adc/clk_adc                          GCLK               lslice             type/sel3_syn_863.q0       8
#5        pll_list/clk0_buf                    GCLK               pll                pll_list/pll_inst.clkc0    0


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    clk_in        INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      IREG    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      IREG    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      IREG    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      IREG    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      IREG    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      IREG    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      IREG    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      IREG    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
    key_in        INPUT        P50        LVCMOS25          N/A          PULLUP      IREG    
   reset_n        INPUT        P19        LVCMOS25          N/A           N/A        NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      IREG    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       OREG    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        OREG    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       OREG    
    start        OUTPUT        P59        LVCMOS25           8            NONE       OREG    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |782    |571     |149     |424     |8       |0       |
|  adc                               |adc_ctrl       |34     |28      |6       |17      |0       |0       |
|  anjian_list                       |anjian         |42     |34      |6       |23      |0       |0       |
|  fifo_list                         |fifo_ctrl      |148    |94      |44      |68      |4       |0       |
|    fifo_list                       |fifo           |115    |69      |36      |55      |4       |0       |
|      ram_inst                      |ram_infer_fifo |12     |12      |0       |10      |4       |0       |
|  pll_list                          |pll            |0      |0       |0       |0       |0       |0       |
|  rx                                |uart_rx        |50     |43      |6       |35      |0       |0       |
|  tx                                |uart_tx        |63     |51      |8       |38      |0       |0       |
|  type                              |type_choice    |114    |106     |8       |64      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |327    |211     |71      |162     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |327    |211     |71      |162     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |91     |56      |0       |82      |0       |0       |
|        reg_inst                    |register       |89     |54      |0       |80      |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |236    |155     |71      |80      |0       |0       |
|        bus_inst                    |bus_top        |15     |9       |6       |3       |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det        |15     |9       |6       |3       |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |143    |110     |33      |53      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       574   
    #2         2       247   
    #3         3        80   
    #4         4        57   
    #5        5-10      73   
    #6       11-50      30   
    #7       51-100     2    
  Average     2.59           

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
PRG-1000 : <!-- HMAC is: 527f0c7729cdf9137214fba7d7e00c3d34d3af680039e63dc0d7d9aa6b5a949c -->
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 452
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1096, pip num: 9770
BIT-1002 : Init feedthrough completely, num: 8
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 1274 valid insts, and 27607 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000001001110100011100
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.437606s wall, 11.921875s user + 0.062500s system = 11.984375s CPU (491.6%)

RUN-1004 : used memory is 473 MB, reserved memory is 443 MB, peak memory is 673 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230310_170228.log"
