// Seed: 890824858
module module_0;
  logic id_1;
endmodule
module module_1 #(
    parameter id_5 = 32'd83,
    parameter id_8 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    _id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19#(.id_20(1)),
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_24;
  input wire id_23;
  and primCall (
      id_10,
      id_11,
      id_12,
      id_14,
      id_15,
      id_17,
      id_19,
      id_2,
      id_20,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_3,
      id_4,
      id_6,
      id_7,
      id_9
  );
  input wire id_22;
  output wire id_21;
  inout supply1 id_20;
  input wire id_19;
  output wire id_18;
  inout tri0 id_17;
  output wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire _id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input logic [7:0] id_1;
  assign (pull1, pull0) id_20 = 1;
  assign id_17 = -1'd0 ^ id_12 - 1;
  final $unsigned(63);
  ;
  wire [-1  ?  1 : -1 : 1] id_26;
  module_0 modCall_1 ();
  assign id_5 = id_10;
  wire id_27;
  ;
  wire id_28, id_29;
endmodule
