{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1707298484926 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_Standard_proyecto 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE10_Standard_proyecto\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1707298484936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707298484956 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1707298484956 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1707298485242 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1707298485251 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1707298485327 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1707298485385 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1707298491765 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 683 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 683 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1707298491822 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1707298491822 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298491822 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1707298491844 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707298491846 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1707298491849 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1707298491852 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1707298491852 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1707298491853 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1707298492477 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707298492479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707298492479 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1707298492479 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1707298492479 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1707298492479 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_Standard_proyecto.sdc " "Reading SDC File: 'DE10_Standard_proyecto.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1707298492489 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1707298492490 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE10_Standard_proyecto.sdc 117 SW* port " "Ignored filter at DE10_Standard_proyecto.sdc(117): SW* could not be matched with a port" {  } { { "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" 117 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1707298492490 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path DE10_Standard_proyecto.sdc 117 Argument <from> is an empty collection " "Ignored set_false_path at DE10_Standard_proyecto.sdc(117): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports \{SW*\} \] -to * " "set_false_path -from \[get_ports \{SW*\} \] -to *" {  } { { "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" 117 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1707298492490 ""}  } { { "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" "" { Text "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/DE10_Standard_proyecto.sdc" 117 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1707298492490 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "KEY\[0\] " "Node: KEY\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:UART_MAP\|UART_UC:UC\|ES.e0_203 KEY\[0\] " "Latch UART:UART_MAP\|UART_UC:UC\|ES.e0_203 is being clocked by KEY\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707298492494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707298492494 "|DE10_Standard_proyecto|KEY[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "UART_RX " "Node: UART_RX was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch UART:UART_MAP\|UART_UC:UC\|RESET_8 UART_RX " "Latch UART:UART_MAP\|UART_UC:UC\|RESET_8 is being clocked by UART_RX" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1707298492494 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1707298492494 "|DE10_Standard_proyecto|UART_RX"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1707298492507 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1707298492507 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707298492508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707298492508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707298492508 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1707298492508 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1707298492508 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1707298492620 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1707298492622 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1707298492622 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_CS_N " "Node \"LT24_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[0\] " "Node \"LT24_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[10\] " "Node \"LT24_D\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[11\] " "Node \"LT24_D\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[12\] " "Node \"LT24_D\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[13\] " "Node \"LT24_D\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[14\] " "Node \"LT24_D\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[15\] " "Node \"LT24_D\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[1\] " "Node \"LT24_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[2\] " "Node \"LT24_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[3\] " "Node \"LT24_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[4\] " "Node \"LT24_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[5\] " "Node \"LT24_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[6\] " "Node \"LT24_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[7\] " "Node \"LT24_D\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[8\] " "Node \"LT24_D\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_D\[9\] " "Node \"LT24_D\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_D\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_LCD_ON " "Node \"LT24_LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RD_N " "Node \"LT24_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RESET_N " "Node \"LT24_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_RS " "Node \"LT24_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LT24_WR_N " "Node \"LT24_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/21.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LT24_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1707298492743 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1707298492743 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:07 " "Fitter preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298492743 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1707298495943 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1707298496256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298499549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1707298504657 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1707298508368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298508368 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1707298509273 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X0_Y0 X10_Y10 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10" {  } { { "loc" "" { Generic "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X0_Y0 to location X10_Y10"} { { 12 { 0 ""} 0 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1707298515913 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1707298515913 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1707298520459 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1707298520459 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298520462 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 3.58 " "Total time spent on timing analysis during the Fitter is 3.58 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1707298521839 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707298521957 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707298523558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1707298523560 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1707298525050 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1707298528615 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1707298528746 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/output_files/DE10_Standard_proyecto.fit.smsg " "Generated suppressed messages file /home/guillermo/Documentos/Estudios/VHDL/proyecto_vhdl/output_files/DE10_Standard_proyecto.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1707298528869 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1998 " "Peak virtual memory: 1998 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707298529772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb  7 10:35:29 2024 " "Processing ended: Wed Feb  7 10:35:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707298529772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707298529772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:40 " "Total CPU time (on all processors): 00:01:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707298529772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1707298529772 ""}
