```verilog
assign Y1 = (y[4] & ~w) | (y[2] & w) | (y[5] & ~w);
assign Y3 = (~y[0] & y[1]) | (~y[0] & y[2] & ~w) | (y[4] & w) | (y[5] & w);
endmodule
```