Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Oct  4 14:27:55 2023
| Host         : DESKTOP-M3IS96G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-20  Warning   Non-clocked latch               33          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (65)
5. checking no_input_delay (4)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (100)
--------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: BTNC (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: SW4 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW5 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SW6 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: main_connections/counter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (65)
-------------------------------------------------
 There are 65 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   70          inf        0.000                      0                   70           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            70 Endpoints
Min Delay            70 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.626ns  (logic 7.121ns (42.830%)  route 9.505ns (57.170%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X112Y87        LDCE (SetClr_ldce_CLR_Q)     0.898     5.721 f  main_connections/counter_reg[0]/Q
                         net (fo=5, routed)           0.353     6.074    main_connections/counter_0[0]
    SLICE_X110Y87        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.556 f  main_connections/counter0_carry/O[0]
                         net (fo=3, routed)           0.641     7.197    main_connections/p_0_in[1]
    SLICE_X111Y87        LUT3 (Prop_lut3_I1_O)        0.299     7.496 r  main_connections/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.496    main_connections/i__carry_i_5_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     8.043 r  main_connections/counter0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.827     8.870    main_connections/counter0[3]
    SLICE_X112Y88        LUT6 (Prop_lut6_I0_O)        0.302     9.172 r  main_connections/LD3_OBUF_inst_i_2/O
                         net (fo=5, routed)           0.670     9.842    main_connections/LD3_OBUF_inst_i_2_n_0
    SLICE_X113Y88        LUT4 (Prop_lut4_I0_O)        0.124     9.966 r  main_connections/LD3_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.130    13.096    LD3_OBUF
    U21                  OBUF (Prop_obuf_I_O)         3.530    16.626 r  LD3_OBUF_inst/O
                         net (fo=0)                   0.000    16.626    LD3
    U21                                                               r  LD3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.481ns  (logic 7.000ns (42.476%)  route 9.480ns (57.524%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X112Y87        LDCE (SetClr_ldce_CLR_Q)     0.898     5.721 f  main_connections/counter_reg[0]/Q
                         net (fo=5, routed)           0.353     6.074    main_connections/counter_0[0]
    SLICE_X110Y87        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.556 f  main_connections/counter0_carry/O[0]
                         net (fo=3, routed)           0.641     7.197    main_connections/p_0_in[1]
    SLICE_X111Y87        LUT3 (Prop_lut3_I1_O)        0.299     7.496 r  main_connections/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.496    main_connections/i__carry_i_5_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     7.920 r  main_connections/counter0_inferred__0/i__carry/O[1]
                         net (fo=2, routed)           1.005     8.925    main_connections/counter0[2]
    SLICE_X113Y87        LUT6 (Prop_lut6_I0_O)        0.303     9.228 r  main_connections/LD2_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.320     9.548    main_connections/LD2_OBUF_inst_i_2_n_0
    SLICE_X113Y88        LUT4 (Prop_lut4_I0_O)        0.124     9.672 r  main_connections/LD2_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.278    12.950    LD2_OBUF
    U22                  OBUF (Prop_obuf_I_O)         3.531    16.481 r  LD2_OBUF_inst/O
                         net (fo=0)                   0.000    16.481    LD2
    U22                                                               r  LD2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.359ns  (logic 6.802ns (41.578%)  route 9.557ns (58.422%))
  Logic Levels:           8  (CARRY4=2 IBUF=1 LDCE=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X112Y87        LDCE (SetClr_ldce_CLR_Q)     0.898     5.721 f  main_connections/counter_reg[0]/Q
                         net (fo=5, routed)           0.353     6.074    main_connections/counter_0[0]
    SLICE_X110Y87        CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.482     6.556 f  main_connections/counter0_carry/O[0]
                         net (fo=3, routed)           0.641     7.197    main_connections/p_0_in[1]
    SLICE_X111Y87        LUT3 (Prop_lut3_I1_O)        0.299     7.496 r  main_connections/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.496    main_connections/i__carry_i_5_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     7.743 r  main_connections/counter0_inferred__0/i__carry/O[0]
                         net (fo=2, routed)           0.815     8.558    main_connections/counter0[1]
    SLICE_X112Y87        LUT6 (Prop_lut6_I0_O)        0.299     8.857 r  main_connections/LD1_OBUF_inst_i_2/O
                         net (fo=4, routed)           0.743     9.599    main_connections/LD1_OBUF_inst_i_2_n_0
    SLICE_X113Y87        LUT4 (Prop_lut4_I0_O)        0.124     9.723 r  main_connections/LD1_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.122    12.846    LD1_OBUF
    T21                  OBUF (Prop_obuf_I_O)         3.514    16.359 r  LD1_OBUF_inst/O
                         net (fo=0)                   0.000    16.359    LD1
    T21                                                               r  LD1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            LD0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.067ns  (logic 5.836ns (41.485%)  route 8.231ns (58.515%))
  Logic Levels:           5  (IBUF=1 LDCE=1 LUT3=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X112Y87        LDCE (SetClr_ldce_CLR_Q)     0.898     5.721 f  main_connections/counter_reg[0]/Q
                         net (fo=5, routed)           0.545     6.266    main_connections/counter_0[0]
    SLICE_X112Y87        LUT3 (Prop_lut3_I2_O)        0.148     6.414 r  main_connections/LD0_OBUF_inst_i_2/O
                         net (fo=3, routed)           0.675     7.089    main_connections/LD0_OBUF_inst_i_2_n_0
    SLICE_X113Y87        LUT4 (Prop_lut4_I0_O)        0.328     7.417 r  main_connections/LD0_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.128    10.544    LD0_OBUF
    T22                  OBUF (Prop_obuf_I_O)         3.522    14.067 r  LD0_OBUF_inst/O
                         net (fo=0)                   0.000    14.067    LD0
    T22                                                               r  LD0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/over_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.561ns  (logic 4.770ns (35.177%)  route 8.790ns (64.823%))
  Logic Levels:           14  (CARRY4=7 IBUF=1 LDCE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  main_connections/counter0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.185    main_connections/counter0_inferred__0/i__carry__3_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.519 f  main_connections/counter0_inferred__0/i__carry__4/O[1]
                         net (fo=2, routed)           0.842    10.361    main_connections/counter0[22]
    SLICE_X112Y91        LUT6 (Prop_lut6_I0_O)        0.303    10.664 f  main_connections/over_reg_i_40/O
                         net (fo=2, routed)           0.824    11.488    main_connections/counter[22]
    SLICE_X108Y91        LUT6 (Prop_lut6_I4_O)        0.124    11.612 f  main_connections/over_reg_i_17/O
                         net (fo=2, routed)           0.829    12.441    main_connections/over_reg_i_17_n_0
    SLICE_X112Y89        LUT3 (Prop_lut3_I1_O)        0.124    12.565 r  main_connections/over_reg_i_4/O
                         net (fo=1, routed)           0.872    13.437    main_connections/over_reg_i_4_n_0
    SLICE_X113Y89        LUT6 (Prop_lut6_I1_O)        0.124    13.561 r  main_connections/over_reg_i_1/O
                         net (fo=1, routed)           0.000    13.561    main_connections/over_reg_i_1_n_0
    SLICE_X113Y89        LDCE                                         r  main_connections/over_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/counter_reg[27]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.495ns  (logic 4.442ns (38.645%)  route 7.053ns (61.355%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  main_connections/counter0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.185    main_connections/counter0_inferred__0/i__carry__3_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  main_connections/counter0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.299    main_connections/counter0_inferred__0/i__carry__4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.538 r  main_connections/counter0_inferred__0/i__carry__5/O[2]
                         net (fo=2, routed)           0.667    10.205    main_connections/counter0[27]
    SLICE_X110Y95        LUT3 (Prop_lut3_I0_O)        0.328    10.533 r  main_connections/counter_reg[27]_i_1/O
                         net (fo=1, routed)           0.962    11.495    main_connections/counter_reg[27]_i_1_n_0
    SLICE_X110Y93        LDCE                                         r  main_connections/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/counter_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.422ns  (logic 4.196ns (36.738%)  route 7.226ns (63.262%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.293 r  main_connections/counter0_inferred__0/i__carry__3/O[0]
                         net (fo=2, routed)           1.016    10.309    main_connections/counter0[17]
    SLICE_X113Y90        LUT3 (Prop_lut3_I0_O)        0.327    10.636 r  main_connections/counter_reg[17]_i_1/O
                         net (fo=1, routed)           0.786    11.422    main_connections/counter_reg[17]_i_1_n_0
    SLICE_X113Y90        LDCE                                         r  main_connections/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/counter_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.393ns  (logic 4.652ns (40.835%)  route 6.740ns (59.165%))
  Logic Levels:           13  (CARRY4=9 IBUF=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  main_connections/counter0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.185    main_connections/counter0_inferred__0/i__carry__3_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  main_connections/counter0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.299    main_connections/counter0_inferred__0/i__carry__4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  main_connections/counter0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.413    main_connections/counter0_inferred__0/i__carry__5_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.747 r  main_connections/counter0_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.982    10.729    main_connections/counter0[30]
    SLICE_X112Y92        LUT3 (Prop_lut3_I0_O)        0.329    11.058 r  main_connections/counter_reg[30]_i_1/O
                         net (fo=1, routed)           0.334    11.393    main_connections/counter_reg[30]_i_1_n_0
    SLICE_X112Y93        LDCE                                         r  main_connections/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/counter_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.331ns  (logic 4.512ns (39.821%)  route 6.819ns (60.179%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  main_connections/counter0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.185    main_connections/counter0_inferred__0/i__carry__3_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  main_connections/counter0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.299    main_connections/counter0_inferred__0/i__carry__4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.633 r  main_connections/counter0_inferred__0/i__carry__5/O[1]
                         net (fo=2, routed)           0.746    10.379    main_connections/counter0[26]
    SLICE_X110Y95        LUT3 (Prop_lut3_I0_O)        0.303    10.682 r  main_connections/counter_reg[26]_i_1/O
                         net (fo=1, routed)           0.649    11.331    main_connections/counter_reg[26]_i_1_n_0
    SLICE_X110Y93        LDCE                                         r  main_connections/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW6
                            (input port)
  Destination:            main_connections/counter_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.308ns  (logic 4.536ns (40.115%)  route 6.772ns (59.885%))
  Logic Levels:           13  (CARRY4=9 IBUF=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  SW6 (IN)
                         net (fo=0)                   0.000     0.000    SW6
    H17                  IBUF (Prop_ibuf_I_O)         0.939     0.939 r  SW6_IBUF_inst/O
                         net (fo=37, routed)          3.883     4.823    main_connections/SW6_IBUF
    SLICE_X113Y87        LDCE (SetClr_ldce_CLR_Q)     0.885     5.708 f  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.430     6.138    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.794 r  main_connections/counter0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.794    main_connections/counter0_carry_n_0
    SLICE_X110Y88        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.908 r  main_connections/counter0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.908    main_connections/counter0_carry__0_n_0
    SLICE_X110Y89        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.022 r  main_connections/counter0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.022    main_connections/counter0_carry__1_n_0
    SLICE_X110Y90        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.261 f  main_connections/counter0_carry__2/O[2]
                         net (fo=3, routed)           1.110     8.371    main_connections/p_0_in[15]
    SLICE_X111Y90        LUT3 (Prop_lut3_I1_O)        0.302     8.673 r  main_connections/i__carry__2_i_2/O
                         net (fo=1, routed)           0.000     8.673    main_connections/i__carry__2_i_2_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     9.071 r  main_connections/counter0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.071    main_connections/counter0_inferred__0/i__carry__2_n_0
    SLICE_X111Y91        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.185 r  main_connections/counter0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.185    main_connections/counter0_inferred__0/i__carry__3_n_0
    SLICE_X111Y92        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.299 r  main_connections/counter0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.299    main_connections/counter0_inferred__0/i__carry__4_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.413 r  main_connections/counter0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.413    main_connections/counter0_inferred__0/i__carry__5_n_0
    SLICE_X111Y94        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.635 r  main_connections/counter0_inferred__0/i__carry__6/O[0]
                         net (fo=2, routed)           0.966    10.601    main_connections/counter0[29]
    SLICE_X112Y93        LUT3 (Prop_lut3_I0_O)        0.325    10.926 r  main_connections/counter_reg[29]_i_1/O
                         net (fo=1, routed)           0.382    11.308    main_connections/counter_reg[29]_i_1_n_0
    SLICE_X112Y93        LDCE                                         r  main_connections/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_connections/counter_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.224ns (36.669%)  route 0.387ns (63.331%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y87        LDCE                         0.000     0.000 r  main_connections/counter_reg[0]/G
    SLICE_X112Y87        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  main_connections/counter_reg[0]/Q
                         net (fo=5, routed)           0.267     0.445    main_connections/counter_0[0]
    SLICE_X112Y87        LUT1 (Prop_lut1_I0_O)        0.046     0.491 r  main_connections/counter_reg[0]_i_1/O
                         net (fo=1, routed)           0.119     0.611    main_connections/counter_reg[0]_i_1_n_0
    SLICE_X112Y87        LDCE                                         r  main_connections/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[16]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.737ns  (logic 0.376ns (51.021%)  route 0.361ns (48.979%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y90        LDCE                         0.000     0.000 r  main_connections/counter_reg[16]/G
    SLICE_X113Y90        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  main_connections/counter_reg[16]/Q
                         net (fo=3, routed)           0.221     0.379    main_connections/counter_0[16]
    SLICE_X111Y90        LUT3 (Prop_lut3_I0_O)        0.045     0.424 r  main_connections/i__carry__2_i_1/O
                         net (fo=1, routed)           0.000     0.424    main_connections/i__carry__2_i_1_n_0
    SLICE_X111Y90        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.487 r  main_connections/counter0_inferred__0/i__carry__2/O[3]
                         net (fo=2, routed)           0.140     0.627    main_connections/counter0[16]
    SLICE_X113Y90        LUT3 (Prop_lut3_I0_O)        0.110     0.737 r  main_connections/counter_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     0.737    main_connections/counter_reg[16]_i_1_n_0
    SLICE_X113Y90        LDCE                                         r  main_connections/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.738ns  (logic 0.396ns (53.677%)  route 0.342ns (46.323%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y93        LDCE                         0.000     0.000 r  main_connections/counter_reg[28]/G
    SLICE_X112Y93        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  main_connections/counter_reg[28]/Q
                         net (fo=3, routed)           0.197     0.375    main_connections/counter_0[28]
    SLICE_X111Y93        LUT3 (Prop_lut3_I0_O)        0.045     0.420 r  main_connections/i__carry__5_i_1/O
                         net (fo=1, routed)           0.000     0.420    main_connections/i__carry__5_i_1_n_0
    SLICE_X111Y93        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.483 r  main_connections/counter0_inferred__0/i__carry__5/O[3]
                         net (fo=2, routed)           0.145     0.628    main_connections/counter0[28]
    SLICE_X112Y93        LUT3 (Prop_lut3_I0_O)        0.110     0.738 r  main_connections/counter_reg[28]_i_1/O
                         net (fo=1, routed)           0.000     0.738    main_connections/counter_reg[28]_i_1_n_0
    SLICE_X112Y93        LDCE                                         r  main_connections/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.396ns (52.968%)  route 0.352ns (47.032%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        LDCE                         0.000     0.000 r  main_connections/counter_reg[4]/G
    SLICE_X112Y88        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_connections/counter_reg[4]/Q
                         net (fo=3, routed)           0.124     0.302    main_connections/counter_0[4]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.410 r  main_connections/counter0_carry/O[3]
                         net (fo=3, routed)           0.227     0.638    main_connections/p_0_in[4]
    SLICE_X112Y88        LUT3 (Prop_lut3_I1_O)        0.110     0.748 r  main_connections/counter_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.748    main_connections/counter_reg[4]_i_1_n_0
    SLICE_X112Y88        LDCE                                         r  main_connections/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.748ns  (logic 0.380ns (50.799%)  route 0.368ns (49.201%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        LDCE                         0.000     0.000 r  main_connections/counter_reg[1]/G
    SLICE_X113Y87        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  main_connections/counter_reg[1]/Q
                         net (fo=3, routed)           0.161     0.319    main_connections/counter_0[1]
    SLICE_X110Y87        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.434 r  main_connections/counter0_carry/O[0]
                         net (fo=3, routed)           0.207     0.641    main_connections/p_0_in[1]
    SLICE_X113Y87        LUT3 (Prop_lut3_I1_O)        0.107     0.748 r  main_connections/counter_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.748    main_connections/counter_reg[1]_i_1_n_0
    SLICE_X113Y87        LDCE                                         r  main_connections/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[27]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.749ns  (logic 0.293ns (39.144%)  route 0.456ns (60.856%))
  Logic Levels:           4  (LDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y93        LDCE                         0.000     0.000 r  main_connections/counter_reg[27]/G
    SLICE_X110Y93        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  main_connections/counter_reg[27]/Q
                         net (fo=3, routed)           0.157     0.315    main_connections/counter_0[27]
    SLICE_X109Y93        LUT6 (Prop_lut6_I5_O)        0.045     0.360 f  main_connections/over_reg_i_22/O
                         net (fo=2, routed)           0.060     0.419    main_connections/counter[27]
    SLICE_X109Y93        LUT6 (Prop_lut6_I3_O)        0.045     0.464 f  main_connections/over_reg_i_5/O
                         net (fo=2, routed)           0.239     0.704    main_connections/over_reg_i_5_n_0
    SLICE_X113Y89        LUT6 (Prop_lut6_I2_O)        0.045     0.749 r  main_connections/over_reg_i_1/O
                         net (fo=1, routed)           0.000     0.749    main_connections/over_reg_i_1_n_0
    SLICE_X113Y89        LDCE                                         r  main_connections/over_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.461ns (57.962%)  route 0.334ns (42.038%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y87        LDCE                         0.000     0.000 r  main_connections/counter_reg[2]/G
    SLICE_X113Y87        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  main_connections/counter_reg[2]/Q
                         net (fo=3, routed)           0.115     0.273    main_connections/counter_0[2]
    SLICE_X111Y87        LUT3 (Prop_lut3_I0_O)        0.045     0.318 r  main_connections/i__carry_i_4/O
                         net (fo=1, routed)           0.000     0.318    main_connections/i__carry_i_4_n_0
    SLICE_X111Y87        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.152     0.470 r  main_connections/counter0_inferred__0/i__carry/O[2]
                         net (fo=2, routed)           0.219     0.689    main_connections/counter0[3]
    SLICE_X112Y88        LUT3 (Prop_lut3_I0_O)        0.106     0.795 r  main_connections/counter_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.795    main_connections/counter_reg[3]_i_1_n_0
    SLICE_X112Y88        LDCE                                         r  main_connections/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.397ns (48.706%)  route 0.418ns (51.294%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  main_connections/counter_reg[23]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_connections/counter_reg[23]/Q
                         net (fo=3, routed)           0.206     0.384    main_connections/counter_0[23]
    SLICE_X110Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.495 r  main_connections/counter0_carry__4/O[2]
                         net (fo=3, routed)           0.213     0.707    main_connections/p_0_in[23]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.108     0.815 r  main_connections/counter_reg[23]_i_1/O
                         net (fo=1, routed)           0.000     0.815    main_connections/counter_reg[23]_i_1_n_0
    SLICE_X112Y92        LDCE                                         r  main_connections/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.815ns  (logic 0.413ns (50.665%)  route 0.402ns (49.335%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT3=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y88        LDCE                         0.000     0.000 r  main_connections/counter_reg[9]/G
    SLICE_X109Y88        LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  main_connections/counter_reg[9]/Q
                         net (fo=3, routed)           0.167     0.325    main_connections/counter_0[9]
    SLICE_X111Y89        LUT3 (Prop_lut3_I0_O)        0.045     0.370 r  main_connections/i__carry__1_i_4/O
                         net (fo=1, routed)           0.000     0.370    main_connections/i__carry__1_i_4_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.476 r  main_connections/counter0_inferred__0/i__carry__1/O[1]
                         net (fo=2, routed)           0.235     0.711    main_connections/counter0[10]
    SLICE_X109Y89        LUT3 (Prop_lut3_I0_O)        0.104     0.815 r  main_connections/counter_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.815    main_connections/counter_reg[10]_i_1_n_0
    SLICE_X109Y89        LDCE                                         r  main_connections/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_connections/counter_reg[24]/G
                            (positive level-sensitive latch)
  Destination:            main_connections/counter_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.821ns  (logic 0.396ns (48.263%)  route 0.425ns (51.737%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        LDCE                         0.000     0.000 r  main_connections/counter_reg[24]/G
    SLICE_X112Y92        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  main_connections/counter_reg[24]/Q
                         net (fo=3, routed)           0.124     0.302    main_connections/counter_0[24]
    SLICE_X110Y92        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.410 r  main_connections/counter0_carry__4/O[3]
                         net (fo=3, routed)           0.300     0.711    main_connections/p_0_in[24]
    SLICE_X112Y92        LUT3 (Prop_lut3_I1_O)        0.110     0.821 r  main_connections/counter_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     0.821    main_connections/counter_reg[24]_i_1_n_0
    SLICE_X112Y92        LDCE                                         r  main_connections/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------





