# Common Cells

This repository contains common cells(Verilog) for use in projects.

## Module List

### Computer Arithmetic


| Name | Description | Status |
| :-: | :-: | :-: |
| `float_adder` | (32 bit) float point adder | finish |
| `float_mul` | (32 bit) float point multiplier | finish |
| `binary2bcd` | 8-bit binary to bcd | finish |
| `alu` | basic alu | *todo* |

### Data Trans


| Name | Description | Status |
| :-: | :-: | :-: |
| `uart` | UART protocol(uart_rx & uart_tx) | finish |


### Special Module


| Name | Description | Status |
| :-: | :-: | :-: |
| `fsm` | Finite state machine generated by py | *todo* |