// Seed: 176985516
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = 1;
  wire id_8;
  always @(1 or posedge id_1) $display(id_8);
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output supply1 id_2,
    output uwire id_3,
    output wire id_4,
    output tri id_5,
    output tri id_6,
    output wire id_7,
    input wor id_8,
    output tri id_9,
    output tri id_10,
    input tri0 id_11,
    output wor id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    output tri0 id_16,
    input uwire id_17,
    input tri0 id_18,
    input tri0 id_19,
    input tri id_20
);
  tri0 id_22 = id_15;
  wire id_23;
  assign id_2 = 1;
  wor id_24 = id_17;
  module_0(
      id_23, id_23, id_23, id_23, id_23, id_23, id_23
  );
  assign id_6 = id_8 ==? (1) ? 1 : id_18;
endmodule
