
---------- Begin Simulation Statistics ----------
final_tick                                  830225000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 153649                       # Simulator instruction rate (inst/s)
host_mem_usage                                 898564                       # Number of bytes of host memory used
host_op_rate                                   187209                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     6.51                       # Real time elapsed on the host
host_tick_rate                              127558862                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000003                       # Number of instructions simulated
sim_ops                                       1218460                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000830                       # Number of seconds simulated
sim_ticks                                   830225000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.531300                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  117363                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               126836                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 90                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11086                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            201430                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               1764                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4767                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             3003                       # Number of indirect misses.
system.cpu.branchPred.lookups                  260775                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   20752                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          990                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    422769                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   419884                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7489                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     220013                       # Number of branches committed
system.cpu.commit.bw_lim_events                 50274                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             562                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          113814                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1001879                       # Number of instructions committed
system.cpu.commit.committedOps                1220336                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1337743                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.912235                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.937689                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       953211     71.26%     71.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       130751      9.77%     81.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        85241      6.37%     87.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        40017      2.99%     90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        27253      2.04%     92.43% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        25163      1.88%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18798      1.41%     95.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         7035      0.53%     96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        50274      3.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1337743                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                16807                       # Number of function calls committed.
system.cpu.commit.int_insts                   1116086                       # Number of committed integer instructions.
system.cpu.commit.loads                        172392                       # Number of loads committed
system.cpu.commit.membars                         554                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            6      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           845283     69.27%     69.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1323      0.11%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               95      0.01%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             2      0.00%     69.38% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              25      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              24      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             57      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     69.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          172392     14.13%     83.52% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         201103     16.48%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1220336                       # Class of committed instruction
system.cpu.commit.refs                         373495                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      1122                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000003                       # Number of Instructions Simulated
system.cpu.committedOps                       1218460                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.660451                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.660451                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                370444                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  3652                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               118131                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1372800                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   696169                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    267076                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7657                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 12362                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 15118                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      260775                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    208756                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        567433                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  7220                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           82                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1181898                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  146                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           121                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   22544                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.157050                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             777410                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             139879                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.711791                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            1356464                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.053076                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.371136                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1041117     76.75%     76.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    83047      6.12%     82.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    32404      2.39%     85.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    23774      1.75%     87.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    22584      1.66%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    21293      1.57%     90.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14445      1.06%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    16588      1.22%     92.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   101212      7.46%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1356464                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                          303992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 8791                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   232505                       # Number of branches executed
system.cpu.iew.exec_nop                          2073                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.785641                       # Inst execution rate
system.cpu.iew.exec_refs                       406911                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     209156                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   16175                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                193648                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                619                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2801                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               215248                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1335249                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                197755                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9780                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1304522                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     39                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 45042                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7657                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 45106                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           715                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3101                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads         9743                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        21246                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        14126                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             94                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         5933                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2858                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1150617                       # num instructions consuming a value
system.cpu.iew.wb_count                       1285839                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.539637                       # average fanout of values written-back
system.cpu.iew.wb_producers                    620915                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.774389                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1289711                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1603986                       # number of integer regfile reads
system.cpu.int_regfile_writes                  876497                       # number of integer regfile writes
system.cpu.ipc                               0.602246                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.602246                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                27      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                901987     68.63%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1334      0.10%     68.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   129      0.01%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   1      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   5      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  5      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  5      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  2      0.00%     68.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   31      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     68.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  69      0.01%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               199787     15.20%     83.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              210865     16.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1314303                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        9427                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.007173                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    2358     25.01%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     25.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      1      0.01%     25.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      2      0.02%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     25.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3848     40.82%     65.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3218     34.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1322015                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3991856                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1284483                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1445274                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1332557                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1314303                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 619                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          114620                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               771                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             57                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        67290                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       1356464                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.968918                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.749807                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              896254     66.07%     66.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              155721     11.48%     77.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               93068      6.86%     84.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               60680      4.47%     88.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               52203      3.85%     92.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               38752      2.86%     95.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               39525      2.91%     98.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               11404      0.84%     99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                8857      0.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1356464                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.791531                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   1688                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               3411                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         1356                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              2610                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              8617                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10789                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               193648                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              215248                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  920082                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   2172                       # number of misc regfile writes
system.cpu.numCycles                          1660456                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   64622                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1231019                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6344                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   706871                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3316                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   142                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2141051                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1358123                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1365149                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    270477                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 145294                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7657                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                163612                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   134011                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1671545                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         143225                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               5503                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     81062                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            631                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups             1935                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      2620332                       # The number of ROB reads
system.cpu.rob.rob_writes                     2687260                       # The number of ROB writes
system.cpu.timesIdled                           19520                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                     1365                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     183                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    19                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          7797                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           14                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        32432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65953                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               4076                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3550                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3550                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4076                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           171                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        15423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  15423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       488064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  488064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7797                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7797    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7797                       # Request fanout histogram
system.membus.reqLayer0.occupancy            10040500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           40353500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             29721                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         3261                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        28308                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3628                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         28372                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1349                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          171                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          171                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        85047                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        14421                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 99468                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      3627200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       527232                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4154432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               5                       # Total snoops (count)
system.tol2bus.snoopTraffic                       320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            33521                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000418                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020432                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  33507     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     14      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              33521                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           64545500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           7563974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          42558998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                25338                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  380                       # number of demand (read+write) hits
system.l2.demand_hits::total                    25718                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               25338                       # number of overall hits
system.l2.overall_hits::.cpu.data                 380                       # number of overall hits
system.l2.overall_hits::total                   25718                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3029                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4598                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7627                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3029                       # number of overall misses
system.l2.overall_misses::.cpu.data              4598                       # number of overall misses
system.l2.overall_misses::total                  7627                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    241650500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    358956500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        600607000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    241650500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    358956500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       600607000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            28367                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             4978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                33345                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           28367                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            4978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               33345                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.106779                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.923664                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.228730                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.106779                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.923664                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.228730                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79778.969957                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78067.964332                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78747.476072                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79778.969957                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78067.964332                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78747.476072                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          3029                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4598                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7627                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4598                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7627                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    211360500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    312985502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    524346002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    211360500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    312985502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    524346002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.106779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.923664                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.228730                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.106779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.923664                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.228730                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69778.969957                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68069.922140                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68748.656352                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69778.969957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68069.922140                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68748.656352                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         3261                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             3261                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         3261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         3261                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        28294                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            28294                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        28294                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        28294                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                78                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    78                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3551                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3551                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    274854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     274854000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          3629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3629                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.978506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.978506                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77401.858631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77401.858631                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3551                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    239353002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    239353002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.978506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.978506                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67404.393692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67404.393692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          25338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              25338                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3029                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    241650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    241650500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        28367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          28367                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.106779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.106779                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79778.969957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79778.969957                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3029                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    211360500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    211360500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.106779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.106779                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69778.969957                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69778.969957                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               302                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1047                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     84102500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     84102500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1349                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.776130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.776130                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80327.125119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80327.125119                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1047                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     73632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     73632500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.776130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.776130                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70327.125119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70327.125119                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data          171                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             171                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           171                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          171                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          171                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      3258000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3258000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19052.631579                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19052.631579                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  3522.473085                       # Cycle average of tags in use
system.l2.tags.total_refs                       65762                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      7797                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.434270                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      67.829929                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1798.386511                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1656.256645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.054882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.050545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.107497                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          140                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1147                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         6510                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.237946                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    535269                       # Number of tag accesses
system.l2.tags.data_accesses                   535269                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst         193856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         294208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             488064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       193856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        193856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            3029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                7626                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         233498148                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354371405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             587869553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    233498148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        233498148                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        233498148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354371405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            587869553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      3029.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000673500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               15317                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7626                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7626                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               386                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               348                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              393                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              484                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              544                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.27                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     67425500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   38130000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               210413000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8841.53                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27591.53                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     6115                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.19                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7626                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5397                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     153                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    322.928382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   195.193852                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.804433                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          481     31.90%     31.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          406     26.92%     58.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          182     12.07%     70.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           87      5.77%     76.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           47      3.12%     79.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           63      4.18%     83.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           27      1.79%     85.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      1.13%     86.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          198     13.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1508                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 488064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  488064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       587.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    587.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     830131500                       # Total gap between requests
system.mem_ctrls.avgGap                     108855.43                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst       193856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       294208                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 233498148.092384606600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 354371405.341925382614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         3029                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     86748000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    123665000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28639.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26901.24                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    80.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4062660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2155560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            25218480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     65151840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        216479730                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        136507680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          449575950                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        541.510976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    352588250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     27560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    450076750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              6725880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3567300                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            29231160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     65151840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        358918170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         16559520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          480153870                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        578.341859                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     38458250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     27560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    764206750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst       178091                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           178091                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       178091                       # number of overall hits
system.cpu.icache.overall_hits::total          178091                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        30663                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          30663                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        30663                       # number of overall misses
system.cpu.icache.overall_misses::total         30663                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    659882497                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    659882497                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    659882497                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    659882497                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       208754                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       208754                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       208754                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       208754                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.146886                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.146886                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.146886                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.146886                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 21520.480612                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 21520.480612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 21520.480612                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 21520.480612                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1562                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.190476                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        28308                       # number of writebacks
system.cpu.icache.writebacks::total             28308                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         2291                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2291                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2291                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2291                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        28372                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        28372                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        28372                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        28372                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    561224498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    561224498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    561224498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    561224498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135911                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135911                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135911                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135911                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 19780.928310                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19780.928310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 19780.928310                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19780.928310                       # average overall mshr miss latency
system.cpu.icache.replacements                  28308                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       178091                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          178091                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        30663                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         30663                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    659882497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    659882497                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       208754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       208754                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.146886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.146886                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 21520.480612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 21520.480612                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2291                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        28372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        28372                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    561224498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    561224498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135911                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 19780.928310                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19780.928310                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.783808                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              206463                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             28372                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.276998                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.783808                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            445880                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           445880                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       338715                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           338715                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       339251                       # number of overall hits
system.cpu.dcache.overall_hits::total          339251                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        45275                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          45275                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        45278                       # number of overall misses
system.cpu.dcache.overall_misses::total         45278                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2772432832                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2772432832                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2772432832                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2772432832                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       383990                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       383990                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       384529                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       384529                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.117907                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.117907                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.117749                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.117749                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 61235.402142                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 61235.402142                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 61231.344847                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 61231.344847                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        31974                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         2465                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               819                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.040293                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   112.045455                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3261                       # number of writebacks
system.cpu.dcache.writebacks::total              3261                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        40130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40130                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40130                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40130                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         5145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         5145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         5148                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         5148                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    375589906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    375589906                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    375873906                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    375873906                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013399                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013399                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013388                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013388                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 73000.953547                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 73000.953547                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 73013.579254                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 73013.579254                       # average overall mshr miss latency
system.cpu.dcache.replacements                   4124                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172791                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10547                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    610383500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    610383500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       183338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       183338                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057528                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57872.712620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57872.712620                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9202                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1345                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     88958500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     88958500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66140.148699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66140.148699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165921                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        34586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        34586                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2157473910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2157473910                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       200507                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.172493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.172493                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62379.977737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62379.977737                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        30928                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        30928                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3658                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    282197984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    282197984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.018244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.018244                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77145.430290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77145.430290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          536                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           536                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          539                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.005566                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.005566                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       284000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.005566                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 94666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 94666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            3                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          142                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data      4575422                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total      4575422                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          145                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.979310                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32221.281690                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32221.281690                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          142                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data      4433422                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total      4433422                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.979310                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31221.281690                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31221.281690                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          572                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          572                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       229500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       229500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005217                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        76500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        76500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       101500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.001739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.001739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total       101500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          542                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          542                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           839.587296                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              345513                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              5148                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             67.115967                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   839.587296                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.819909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.819909                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          138                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          750                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            776440                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           776440                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    830225000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON    830225000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
