Cadence Genus(TM) Synthesis Solution.
Copyright 2020 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 20.10-p001_1, built Fri Dec 11 02:59:55 PST 2020
Options: -legacy_ui -files /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/tcl/FADD_100MHtz_fast.tcl 
Date:    Wed Nov 27 17:31:31 2024
Host:    DIGITAL-SERVER (x86_64 w/Linux 3.10.0-1160.36.2.el7.x86_64) (8cores*64cpus*4physical cpus*Intel(R) Xeon(R) CPU E5-4650 0 @ 2.70GHz 20480KB) (131826584KB)
PID:     41321
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...

Finished loading tool scripts (31 seconds elapsed).

#@ Processing -files option
@genus 1> source /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/tcl/FADD_100MHtz_fast.tcl
  Setting attribute of root '/': 'init_lib_search_path' = /DIG_DESIGN/INTERNS/PDK_DIC
  Setting attribute of root '/': 'init_hdl_search_path' = /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl

Threads Configured:3

  Message Summary for Library fast_vdd1v0_basicCells.lib:
  *******************************************************
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  *******************************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.100000, 0.000000) in library 'fast_vdd1v0_basicCells.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
        : Add the missing output pin(s), then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the output function defined in the pin group (output pin) of the cell, to use it for mapping. The pg_pin will not have any function defined.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNA' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP10' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP2' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP3' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP4' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP5' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP6' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP7' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP8' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DECAP9' must have an output pin.
  Setting attribute of root '/': 'library' = fast_vdd1v0_basicCells.lib
    wire [29:0] o_to_add=i_mode?(e_op[1]?29'h00000001:29'd0):(e_op[0]?(e_op[1]?29'h8000001:29'h0000001):(e_op[1]?29'h80000000:0));
                                                                                                                            |
Warning : Truncation in sized number. [VLOGPT-16]
        : 29'h80000000 in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Operation.v' on line 32, column 125.
        : The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be pruned to 3'b001 which may not be the intent of the user.
    wire [8:0] o_temp=((e_op[0]==0)&&(i_mode&&o_res_frac54[53])|(~i_mode&&o_res_frac54[24]))?((~i_mode&&o_res_frac54[53])?9'b100000001:9'b000000001):(o_res_frac54[53]?9'd100000000:9'd0);
                                                                                                                                                                                  |
Warning : Truncation in sized number. [VLOGPT-16]
        : 9'd100000000 in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Operation.v' on line 36, column 179.
    assign r_res_frac[22:0]=r_fp[0]?n_res53[22:0]:(r_subnormal[0]?r_subres1[22:0]:(r_s_is_nan[0]?23'hfffffff:23'h000000));
                                                                                                           |
Warning : Truncation in sized number. [VLOGPT-16]
        : 23'hfffffff in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 89, column 108.
    assign r_res_frac[51:23]=r_fp[1]?n_res53[51:23]:(r_subnormal[1]?(i_mode?r_subres1[51:23]:r_subres2[51:23]):(r_s_is_nan[1]?29'hffffffff:29'h000000000));
                                                                                                                                         |
Warning : Truncation in sized number. [VLOGPT-16]
        : 29'hffffffff in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 90, column 138.
  Library has 324 usable logic and 128 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'FADD' from file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v'.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (56) does not match width of output port 'n_res53' (53) of instance 'n_module' of module 'Normalization' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v' on line 56.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (17) does not match width of input port 'b' (10) of instance 'inst1' of module 'r_sub' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/Result_and_exception.v' on line 84.
Warning : Connected signal is wider than module port. [CDFG-464]
        : Signal width (56) does not match width of input port 'n_res53' (53) of instance 'r_module' of module 'Result_and_exception' in file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/rtl/FADD.v' on line 59.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'FADD'.
Checking for analog nets...
Check completed for analog nets.
Starting remove undriven muxes [v2.0] (stage: post_elab, startdef: FADD, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven datapath [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: FADD, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.001s)
Starting constant mux bdd optimization [v1.0] (stage: post_elab, startdef: FADD, recur: true)
Completed constant mux bdd optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Checking for source RTL...
Check completed for source RTL.
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '2' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any ports named 'clk'
        : Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing with different naming style.
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin' named '' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '2' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': create_clock -name clk -period 10 -waveform {0 5} [get_ports 'clk'].
        : The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl variable $::dc::sdc_failed_commands.
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '3' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '3' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_clock_transition -rise 0.1 [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '4' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '4' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_clock_transition -fall 0.1 [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '5' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : Option missing for SDC command. [SDC-203] [set_clock_uncertainty]
        : The 'set_clock_uncertainty' command on line '5' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc' requires '-from', '-to', '-rise_from', '-fall_from', '-rise_to', '-fall_to', or list of objects option.
        : This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this option combination should be supported.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '5' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_clock_uncertainty 0.01 [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_ports]
        : The 'get_ports' command on line '6' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any ports named 'rst'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'port|pin|port_bus' named '' could not be found.
Warning : Suppressed remaining 'SDC-208' warnings. [SDC-236]
        : The line '6' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc' had total 2 failures.
        : Use the attribute 'collapse_sdc_msg' to control printing of warning 'SDC-208'.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '6' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_input_delay -max 1.0 [get_ports 'rst'] -clock [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '7' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '7' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_input_delay -max 1.0 [get_ports 'i_mode'] -clock [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '8' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '8' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_input_delay -max 1.0 [get_ports 'i_A[*]'] -clock [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '9' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '9' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_input_delay -max 1.0 [get_ports 'i_B[*]'] -clock [get_clocks 'clk'].
Warning : Could not find requested search value. [SDC-208] [get_clocks]
        : The 'get_clocks' command on line '10' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc'  cannot find any clocks named 'clk'
Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'clock' named '' could not be found.
Error   : Could not interpret SDC command. [SDC-202] [read_sdc]
        : The 'read_sdc' command encountered an error while processing this command on line '10' of the SDC file '/DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/constraint/FADD_100MHtz.sdc': set_output_delay -max 1.0 [get_ports 'o_res[*]'] -clock [get_clocks 'clk'].
Statistics for commands executed by read_sdc:
 "create_clock"             - successful      0 , failed      1 (runtime  0.00)
 "get_clocks"               - successful      0 , failed      8 (runtime  0.00)
 "get_ports"                - successful      4 , failed      2 (runtime  0.00)
 "set_clock_transition"     - successful      0 , failed      2 (runtime  0.00)
 "set_clock_uncertainty"    - successful      0 , failed      1 (runtime  0.00)
 "set_input_delay"          - successful      0 , failed      4 (runtime  0.00)
 "set_output_delay"         - successful      0 , failed      1 (runtime  0.00)
Warning : Total failed commands during read_sdc are 19
Warning : One or more commands failed when these constraints were applied. [SDC-209]
        : The 'read_sdc' command encountered a problem while processing commands.
        : You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.
read_sdc completed in 00:00:00 (hh:mm:ss)
  Setting attribute of root '/': 'syn_generic_effort' = medium
  Setting attribute of root '/': 'syn_map_effort' = medium
  Setting attribute of root '/': 'syn_opt_effort' = medium
##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'FADD' to generic gates using 'medium' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.005s)
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 18, runtime: 0.011s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.007s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.002s)
Starting priority mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed priority mux optimization (accepts: 0, rejects: 0, runtime: 0.268s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.015s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 3, runtime: 0.013s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed identity transform (accepts: 0, rejects: 2, runtime: 0.002s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.001s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven muxes [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed remove undriven muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting remove undriven datapath [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed remove undriven datapath (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: FADD, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)
Number of big hc bmuxes before = 0
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'FADD':
          live_trim(16) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'FADD'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:6 Speculation: 0
MAXCSA: Successfully built Maximal CSA Expression Expr0
MAXCSA: Successfully built Maximal CSA Expression Expr1
MAXCSA: Successfully built Maximal CSA Expression Expr2
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in FADD':
	  (csa_tree_ADD_TC_OP_89_pad, csa_tree_ADD_TC_OP_30_pad)

Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged the following sets of instances in 'CDN_DP_region_0_0_c7 in FADD':
	  (final_adder_ADD_TC_OP_90_pad, final_adder_ADD_TC_OP_31_pad_pad)

CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in FADD: area: 20699086850 ,dp = 38 mux = 93 sg = slow         worst_clk_period: -4592024818112685023518845586533375270224571366321465757620034084714021260319692194476935451026741968823160516805605978582598477116472823048441482364661226809476830173328443026583077344242818131912059168046576031811870535834601673795222482509708648316151805224392323161198166016.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 skipped
CDN_DP_region_0_0_c1 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = fast         worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c2 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_slow    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  2.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c3 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c4 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c5 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c6 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0
 is current best
CDN_DP_region_0_0_c7 in FADD: area: 31660567300 ,dp = 23 mux = 94 sg = very_fast    worst_clk_period: 0.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  0.0000   tns_sense_num: 0

Best config: CDN_DP_region_0_0_c6 in FADD: area: 20426818250 ,dp = 17 mux = 93 sg = very_fast    worst_clk_period: -4592024818112686007544091371623043813004152832110781083474987530434548819765321140516579626654680392906110065126800729164270879694187219469955113378228855615075034128434092163310164542077600748578610244716643515416258676369934689095608681774610783372403276652660868448931282944.0000 
    wns: 0  norm_wns:  0.0000 
    fail_endp: 0 
    tns:  0  tns_per_endp:  0.0000   norm_tns_per_endp:  0.0000 
    tns_sense_max:  0.0000  tns_sense_avg:  -4592024818112433113055924603578228318651716124256742338751951980258966042238682008328026490274505403588076146579749829674463417221587339140951942891348252576336617666282264024448754698538468265274983540509300229088506558789349756896355470694762073915775119587644729501520232448.0000   tns_sense_num: 0
  Smallest config area : 20426818250.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      20699086850        20426818250        20426818250        20426818250        20426818250        20426818250        20426818250        31660567300  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  5                  5                  5                  5                  5                  5                  7  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  2  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  5                  4                  4                  4                  5                  5                 38  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            20699086850 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START            20699086850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            20699086850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20691078950 ( -0.04)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            20691078950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20691078950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20691078950 ( -0.04)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            20691078950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20691078950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            20691078950 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20325384850 ( -1.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20325384850 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START            20325384850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20325384850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            20325384850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            20325384850 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) mux_with_identical_inputs_from --> mux_with_identical_inputs_to
##>                                  END            20293353250 ( -0.16)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20293353250 ( -0.16)    214748364.70 (   +0.00)             0 (       0)           1  
##>datapath_csa_factoring_one_gde  START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            20293353250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( -0.02)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20445503350 ( +0.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20445503350 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            21151533200 ( +3.45)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            21151533200 ( +4.25)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( -4.08)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_from --> minus_unsigned_add_csa_to
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_from --> minus_unsigned_add_csa_comp_to
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_smis_from --> minus_unsigned_add_csa_smis_to
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> rewrite                        START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (na,csaa) minus_unsigned_add_csa_comp_smis_from --> minus_unsigned_add_csa_comp_smis_to
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            20445503350 ( +0.77)    214748364.70 (   +0.00)             0 (       0)           0  
##>  rewrite                       START            20445503350 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) add_ci --> add_and_inc 
##>                                  END            21151533200 ( +3.45)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            21151533200 ( +4.25)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            21151533200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20289349300 ( -4.08)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            20289349300 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            19977041200 ( -1.54)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            19977041200 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20426818250 ( +2.25)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            20426818250 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(5), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'FADD'.
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: FADD, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: FADD, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.069s)
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: FADD, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.177s)
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                                                           Message Text                                                            |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-372  |Info    |   10 |Bitwidth mismatch in assignment.                                                                                                   |
|           |        |      |Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments    |
|           |        |      | present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value,  |
|           |        |      | the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in |
|           |        |      | this implicit assignment.                                                                                                         |
| CDFG-464  |Warning |    3 |Connected signal is wider than module port.                                                                                        |
|           |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                 |
| CDFG-738  |Info    |   25 |Common subexpression eliminated.                                                                                                   |
| CDFG-739  |Info    |   25 |Common subexpression kept.                                                                                                         |
| CDFG-773  |Info    |    4 |Skip related conditional write and read sequence.                                                                                  |
| CWD-19    |Info    |  476 |An implementation was inferred.                                                                                                    |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                                                                                                         |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                                                                                                    |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.                                                                                              |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.                                                                                         |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                                                                                                      |
| ELAB-1    |Info    |    1 |Elaborating Design.                                                                                                                |
| ELAB-2    |Info    |   10 |Elaborating Subdesign.                                                                                                             |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                                                                                                           |
| GB-6      |Info    |    1 |A datapath component has been ungrouped.                                                                                           |
| GLO-34    |Info    |    1 |Deleting instances not driving any primary outputs.                                                                                |
|           |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not  |
|           |        |      | drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2  |
|           |        |      | or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this     |
|           |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.     |
| GLO-51    |Info    |   13 |Hierarchical instance automatically ungrouped.                                                                                     |
|           |        |      |Hierarchical instances can be automatically ungrouped to allow for better area or timing optimization. To prevent this ungroup,    |
|           |        |      | set the root-level attribute 'auto_ungroup' to 'none'. You can also prevent individual ungroup with setting the attribute         |
|           |        |      | 'ungroup_ok' of instances or modules to 'false'.                                                                                  |
| LBR-9     |Warning |   20 |Library cell has no output pins defined.                                                                                           |
|           |        |      |Add the missing output pin(s)                                                                                                      |
|           |        |      | , then reload the library. Else the library cell will be marked as timing model i.e. unusable. Timing_model means that the cell   |
|           |        |      | does not have any defined function. If there is no output pin, Genus will mark library cell as unusable i.e. the attribute        |
|           |        |      | 'usable' will be marked to 'false' on the libcell. Therefore, the cell is not used for mapping and it will not be picked up from  |
|           |        |      | the library for synthesis. If you query the attribute 'unusable_reason' on the libcell; result will be: 'Library cell has no      |
|           |        |      | output pins.'Note: The message LBR-9 is only for the logical pins and not for the power_ground pins. Genus will depend upon the   |
|           |        |      | output function defined in the pin group (output pin)                                                                             |
|           |        |      | of the cell, to use it for mapping. The pg_pin will not have any function defined.                                                |
| LBR-41    |Info    |    1 |An output library pin lacks a function attribute.                                                                                  |
|           |        |      |If the remainder of this library cell's semantic checks are successful, it will be considered as a timing-model                    |
|           |        |      | (because one of its outputs does not have a valid function.                                                                       |
| LBR-155   |Info    |  264 |Mismatch in unateness between 'timing_sense' attribute and the function.                                                           |
|           |        |      |The 'timing_sense' attribute will be respected.                                                                                    |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                         |
| LBR-162   |Info    |  124 |Both 'pos_unate' and 'neg_unate' timing_sense arcs have been processed.                                                            |
|           |        |      |Setting the 'timing_sense' to non_unate.                                                                                           |
| LBR-412   |Info    |    1 |Created nominal operating condition.                                                                                               |
|           |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source                   |
|           |        |      | (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).                       |
| LBR-518   |Info    |    1 |Missing a function attribute in the output pin definition.                                                                         |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                       |
| RTLOPT-30 |Info    |    2 |Accepted resource sharing opportunity.                                                                                             |
| RTLOPT-40 |Info    |   19 |Transformed datapath macro.                                                                                                        |
| SDC-202   |Error   |    9 |Could not interpret SDC command.                                                                                                   |
|           |        |      |The 'read_sdc' command encountered a problem while trying to evaluate an SDC command. This SDC command will be added to the Tcl    |
|           |        |      | variable $::dc::sdc_failed_commands.                                                                                              |
| SDC-203   |Error   |    1 |Option missing for SDC command.                                                                                                    |
|           |        |      |This SDC command requires the indicated options.  Check the SDC command and contact Cadence customer support if you believe this   |
|           |        |      | option combination should be supported.                                                                                           |
| SDC-208   |Warning |   10 |Could not find requested search value.                                                                                             |
|           |        |      |Use get_* commands to find the objects along with a wild card entry in the name of the object to check if the object is existing   |
|           |        |      | with different naming style.                                                                                                      |
| SDC-209   |Warning |    1 |One or more commands failed when these constraints were applied.                                                                   |
|           |        |      |You can examine the failed commands or save them to a file by querying the Tcl variable $::dc::sdc_failed_commands.                |
| SDC-236   |Warning |    1 |Suppressed remaining 'SDC-208' warnings.                                                                                           |
|           |        |      |Use the attribute 'collapse_sdc_msg' to control printing of warning 'SDC-208'.                                                     |
| SYNTH-1   |Info    |    1 |Synthesizing.                                                                                                                      |
| TUI-61    |Error   |    8 |A required object parameter could not be found.                                                                                    |
|           |        |      |Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of  |
|           |        |      | an object.                                                                                                                        |
| VLOGPT-16 |Warning |    4 |Truncation in sized number.                                                                                                        |
|           |        |      |The number of bits specified is larger than the number of declared bits, e.g. 3'b1001.  In this case, the resulting number will be |
|           |        |      | pruned to 3'b001 which may not be the intent of the user.                                                                         |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Multi-threaded constant propagation [1|0] ...
new_area=49382050  new_slack=214748364.70  new_is_better=0
new_area=2981608100  new_slack=214748364.70  new_is_better=0
new_area=637962700  new_slack=214748364.70  new_is_better=0
new_area=19260334150  new_slack=214748364.70  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------
|  Id  |Sev  |Count |              Message Text               |
---------------------------------------------------------------
| GB-6 |Info |    9 |A datapath component has been ungrouped. |
---------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

PBS_Generic_Opt-Post - Elapsed_Time 100, CPU_Time 99.509282
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) | 100.0(100.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) | 100.0(100.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            0         -         -      6252     23088       194
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         0         -         -      6857     18294       677
##>G:Misc                             100
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      100
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'FADD' to generic gates.
##Generic Timing Info for library domain: _default_ typical gate delay: 31.7 ps std_slew: 5.4 ps std_load: 1.0 fF
Info    : Mapping. [SYNTH-4]
        : Mapping 'FADD' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) | 100.0( 99.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  1.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) | 100.0( 99.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  1.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Mapper: Libraries have:
	domain _default_: 324 combo usable cells and 128 sequential usable cells
new_area=6673250  new_slack=214748364.70  new_is_better=0
new_area=49382050  new_slack=214748364.70  new_is_better=0
new_area=1452099200  new_slack=214748364.70  new_is_better=0
new_area=559218350  new_slack=214748364.70  new_is_better=0
new_area=637962700  new_slack=214748364.70  new_is_better=0
new_area=28027650  new_slack=214748364.70  new_is_better=0
new_area=12388221300  new_slack=214748364.70  new_is_better=0
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 64 CPUs usable)
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
-----------------------------------------------------------------------
|    Id    |Sev  |Count |                Message Text                 |
-----------------------------------------------------------------------
| PHYS-752 |Info |    1 |Partition Based Synthesis execution skipped. |
| SYNTH-2  |Info |    1 |Done synthesizing.                           |
| SYNTH-4  |Info |    1 |Mapping.                                     |
-----------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'default' target slack: Unconstrained

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 64 CPUs usable)
 
Global mapping status
=====================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_map                 5274        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

 
Global incremental target info
==============================
Cost Group 'default' target slack: Unconstrained

==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   28 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                    Worst 
                           Total  Weighted
Operation                   Area  Neg Slk Worst Path
 global_incr                5208        0  N/A

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
       default          unconst. unconst.              N.A. 

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 32, CPU_Time 33.10227999999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  75.0( 75.2) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.8) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  25.0( 24.1) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/FADD/fv_map.fv.json' for netlist 'fv/FADD/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/FADD/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/FADD/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 2, CPU_Time 0.9779510000000187
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  74.5( 74.1) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.7) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  24.8( 23.7) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:02) |   0.7(  1.5) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.018390000000010787
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  74.5( 74.1) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.7) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  24.8( 23.7) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:02) |   0.7(  1.5) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on /designs/FADD ... 

PBS_TechMap-Postmap Clock Gating - Elapsed_Time 18, CPU_Time 19.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  65.2( 65.4) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.7) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  21.7( 20.9) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:02) |   0.6(  1.3) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:54) |  00:00:19(00:00:18) |  12.5( 11.8) |   17:34:38 (Nov27) |  673.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5187        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 5187        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_tns                   5187        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 1, CPU_Time -0.04022399999999493
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  65.2( 64.9) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  21.7( 20.8) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:02) |   0.6(  1.3) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:54) |  00:00:19(00:00:18) |  12.5( 11.7) |   17:34:38 (Nov27) |  673.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:55) |  00:00:00(00:00:01) |  -0.0(  0.6) |   17:34:39 (Nov27) |  673.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:00:14(00:00:21) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:32:05 (Nov27) |  194.7 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:01:39(00:01:40) |  65.2( 64.9) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:01) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:45 (Nov27) |  677.2 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:01) |   0.0(  0.6) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:53(00:02:02) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:33:46 (Nov27) |  677.2 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:26(00:02:34) |  00:00:33(00:00:32) |  21.7( 20.8) |   17:34:18 (Nov27) |  668.4 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:02) |   0.6(  1.3) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:27(00:02:36) |  00:00:00(00:00:00) |  -0.0(  0.0) |   17:34:20 (Nov27) |  668.4 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:54) |  00:00:19(00:00:18) |  12.5( 11.7) |   17:34:38 (Nov27) |  673.1 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:55) |  00:00:00(00:00:01) |  -0.0(  0.6) |   17:34:39 (Nov27) |  673.1 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:46(00:02:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   17:34:39 (Nov27) |  673.1 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            0         -         -      6857     18294       677
##>M:Pre Cleanup                        0         -         -      6857     18294       677
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      2         -         -      2781      5207       668
##>M:Const Prop                         0         -         0      2781      5207       668
##>M:Cleanup                            1         -         0      2771      5186       673
##>M:MBCI                               0         -         -      2771      5186       673
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                              50
##>----------------------------------------------------------------------------------------
##>Total Elapsed                       53
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'FADD'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'FADD' using 'medium' effort.
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_iopt                  5187        0         0         0        0
-------------------------------------------------------------------------------
 const_prop                 5186        0         0         0        0
 simp_cc_inputs             5184        0         0         0        0
 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 5184        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   5184        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                   5184        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 init_area                  5184        0         0         0        0
 undup                      5181        0         0         0        0
 rem_buf                    5166        0         0         0        0
 rem_inv                    5163        0         0         0        0
 merge_bi                   5147        0         0         0        0
 io_phase                   5141        0         0         0        0
 gate_comp                  5140        0         0         0        0
 glob_area                  5138        0         0         0        0
 area_down                  5130        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         2  (        2 /        2 )  0.04
         rem_buf         9  (        9 /        9 )  0.06
         rem_inv         2  (        2 /        2 )  0.01
        merge_bi        22  (       22 /       22 )  0.16
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        13  (       10 /       10 )  0.09
       gate_comp       138  (        3 /        3 )  0.65
       gcomp_mog         9  (        0 /        0 )  0.21
       glob_area       103  (       10 /      103 )  0.06
       area_down        17  (       17 /       17 )  0.45
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                    Worst     Total - - DRC Totals - -
                           Total  Weighted     Neg      Max       Max 
Operation                   Area  Neg Slk     Slack    Trans      Cap 
 init_delay                 5130        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
         buf2inv         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         0  (        0 /        0 )  0.00
       gcomp_tim         0  (        0 /        0 )  0.00
  inv_pair_2_buf         0  (        0 /        0 )  0.00

 init_drc                   5130        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                  5130        0         0         0        0
 area_down                  5130        0         0         0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         0  (        0 /        0 )  0.01
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         0  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.01
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase         3  (        0 /        0 )  0.00
       gate_comp       135  (        0 /        0 )  0.63
       gcomp_mog         9  (        0 /        0 )  0.19
       glob_area        50  (        0 /       50 )  0.02
       area_down         1  (        1 /        1 )  0.04
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------------------------
|   Id    |Sev  |Count |                                  Message Text                                   |
----------------------------------------------------------------------------------------------------------
| CFM-1   |Info |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info |    1 |Wrote formal verification information.                                           |
| CPI-506 |Info |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info |    4 |Resetting power analysis results.                                                |
|         |     |      |All computed switching activities are removed.                                   |
| SYNTH-5 |Info |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info |    1 |Incrementally optimizing.                                                        |
----------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'FADD'.
Finished SDC export (command execution time mm:ss (real) = 00:00).
Warning : Timing problems have been detected in this design. [TIM-11]
        : The design is 'FADD'.
        : Use 'check_timing_intent' or 'report timing -lint' to report more information.
Info    : Joules engine is used. [RPT-16]
        : Joules engine is being used for the command report_power.
Info   : ACTP-0001 [ACTPInfo] Activity propagation started for stim#0 netlist
       : FADD
Info   : ACTP-0009 [ACTPInfo] Activity Propagation Progress Report :   0%   1%   2%   3%   4%   5%   6%   7%   8%   9%  10%  11%  12%  13%  14%  15%  16%  17%  18%  19%  20%  21%  22%  23%  24%  25%  26%  27%  28%  29%  30%  31%  32%  33%  34%  35%  36%  37%  38%  39%  40%  41%  42%  43%  44%  45%  46%  47%  48%  49%  50%  51%  52%  53%  54%  55%  56%  57%  58%  59%  60%  61%  62%  63%  64%  65%  66%  67%  68%  69%  70%  71%  72%  73%  74%  75%  76%  77%  78%  79%  80%  81%  82%  83%  84%  85%  86%  87%  88%  89%  90%  91%  92%  93%  94%  95%  96%  97%  98%  99% 100%
Info   : ACTP-0001 Activity propagation ended for stim#0
Info   : PWRA-0001 [PwrInfo] compute_power effective options 
       : -mode : vectorless
       : -skip_propagation : 1
       : -frequency_scaling_factor : 1.0
       : -use_clock_freq : stim
       : -stim :/stim#0
       : -fromGenus : 1
Info   : ACTP-0001 Timing initialization started
Info   : ACTP-0001 Timing initialization ended
Info   : PWRA-0002 [PwrInfo] Skipping activity propagation due to -skip_ap
       : option....
Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
       : flow. Ignoring frequency scaling.
Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
       : of power analysis, ignored this option.
Info   : PWRA-0002 Started 'vectorless' power computation.
Info   : PWRA-0009 [PwrInfo] Power Computation Progress Report :  36% 100%
Info   : PWRA-0002 Finished power computation.
Info   : PWRA-0007 [PwrInfo] Completed successfully.
       : Info=6, Warn=2, Error=0, Fatal=0
Output file: /DIG_DESIGN/INTERNS/dic_lab_02/sriman/benchmark7/reports/FADD_100MHtz_fast_power.rpt
Normal exit.