#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat May 29 23:09:03 2021
# Process ID: 12940
# Current directory: D:/V20/Pipeline/SOC_P1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10224 D:\V20\Pipeline\SOC_P1\SOC_NEW.xpr
# Log file: D:/V20/Pipeline/SOC_P1/vivado.log
# Journal file: D:/V20/Pipeline/SOC_P1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/V20/Pipeline/SOC_P1/SOC_NEW.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/CSSTE/CSSTE.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -no_script -sync -force -quiet
generate_target Simulation [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd]
export_ip_user_files -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -directory D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/sim_scripts -ip_user_files_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files -ipstatic_source_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/modelsim} {questa=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/questa} {riviera=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/riviera} {activehdl=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
update_ip_catalog -rebuild -scan_changes
report_ip_status -name ip_status
upgrade_ip [get_ips  {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {CSSTE_Pipeline_CPU_0_0 SCPU_SIM_Pipeline_CPU_0_0}] -no_script -sync -force -quiet
generate_target Simulation [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd]
export_ip_user_files -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/V20/Pipeline/SOC_P1/SOC_NEW.srcs/sources_1/bd/SCPU_SIM/SCPU_SIM.bd] -directory D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/sim_scripts -ip_user_files_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files -ipstatic_source_dir D:/V20/Pipeline/SOC_P1/SOC_NEW.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/modelsim} {questa=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/questa} {riviera=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/riviera} {activehdl=D:/V20/Pipeline/SOC_P1/SOC_NEW.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source SCPU_tb.tcl
current_wave_config {Untitled 1}
add_wave {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/Data_in}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/clk}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/rst}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/inst_IF}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/PC_out_EX}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/PC_out_ID}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/inst_ID}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/PC_out_IF}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/Addr_out}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/Data_out}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/Data_out_WB}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/MemRW_Mem}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/MemRW_EX}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/x0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/ra}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/sp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/gp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/tp}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a0}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a1}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a6}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/a7}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s2}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s6}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s7}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s8}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s9}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s10}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/s11}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t3}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t4}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t5}} {{/SCPU_tb/u/SCPU_SIM_i/Pipeline_CPU_0/inst/t6}} 
relaunch_sim
close_sim
