module top_module();
    
    reg clk,in;
    reg [2:0]s;
    wire out;
    
    q7 U0(clk,in,s,out);
    
    initial begin
        clk=0;
        in=0;
        s='d2;
        #10 s='d6;
        #10 s='d2;
        in=1;
        #10 s='d7;
        in=0;
        #10 s='d0;
        in=1;
        #30 in=0;
    end
    
    always #5 clk=~clk;

endmodule
