
Concurrency training.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007760  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000fc70  08007900  08007900  00008900  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017570  08017570  00019080  2**0
                  CONTENTS
  4 .ARM          00000008  08017570  08017570  00018570  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017578  08017578  00019080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08017578  08017578  00018578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08017580  08017580  00018580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  08017588  00019000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c5b4  20000080  08017608  00019080  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2001c634  08017608  00019634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00019080  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3e2  00000000  00000000  000190b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003acd  00000000  00000000  00036492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001480  00000000  00000000  00039f60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ff0  00000000  00000000  0003b3e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c229  00000000  00000000  0003c3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019615  00000000  00000000  000585f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a28fb  00000000  00000000  00071c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00114509  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f10  00000000  00000000  0011454c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  0011b45c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000080 	.word	0x20000080
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080078e8 	.word	0x080078e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000084 	.word	0x20000084
 80001dc:	080078e8 	.word	0x080078e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <_ZN14QueueableClassC1Ev>:
//should have. It has to have methods for determining if its done executing.
//it should be done in a execute method.
 class QueueableClass{
 public:
	 //CONSTRUCTOR
	 QueueableClass(){
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	4a07      	ldr	r2, [pc, #28]	@ (8000598 <_ZN14QueueableClassC1Ev+0x28>)
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	601a      	str	r2, [r3, #0]
		 this -> state = QueueableReturnValue::DONE;
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	2200      	movs	r2, #0
 8000582:	721a      	strb	r2, [r3, #8]
		 this -> nextClass = nullptr;
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	2200      	movs	r2, #0
 8000588:	605a      	str	r2, [r3, #4]
	 }
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4618      	mov	r0, r3
 800058e:	370c      	adds	r7, #12
 8000590:	46bd      	mov	sp, r7
 8000592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000596:	4770      	bx	lr
 8000598:	08016c38 	.word	0x08016c38

0800059c <_ZN14QueueableClassD1Ev>:

	 ~QueueableClass(){/*NOTHING TO SEE HERE*/ }
 800059c:	b480      	push	{r7}
 800059e:	b083      	sub	sp, #12
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
 80005a4:	4a04      	ldr	r2, [pc, #16]	@ (80005b8 <_ZN14QueueableClassD1Ev+0x1c>)
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	601a      	str	r2, [r3, #0]
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4618      	mov	r0, r3
 80005ae:	370c      	adds	r7, #12
 80005b0:	46bd      	mov	sp, r7
 80005b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b6:	4770      	bx	lr
 80005b8:	08016c38 	.word	0x08016c38

080005bc <_ZN14QueueableClass8getStateEv>:

	 virtual QueueableReturnValue getState(void)final{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
		 return this -> state;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	7a1b      	ldrb	r3, [r3, #8]
	 }
 80005c8:	4618      	mov	r0, r3
 80005ca:	370c      	adds	r7, #12
 80005cc:	46bd      	mov	sp, r7
 80005ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d2:	4770      	bx	lr

080005d4 <_ZN14QueueableClass12setNextClassEPS_>:

	 virtual void setNextClass(QueueableClass* next)final{
 80005d4:	b480      	push	{r7}
 80005d6:	b083      	sub	sp, #12
 80005d8:	af00      	add	r7, sp, #0
 80005da:	6078      	str	r0, [r7, #4]
 80005dc:	6039      	str	r1, [r7, #0]
	 	 this -> nextClass = next;
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	683a      	ldr	r2, [r7, #0]
 80005e2:	605a      	str	r2, [r3, #4]
	 }
 80005e4:	bf00      	nop
 80005e6:	370c      	adds	r7, #12
 80005e8:	46bd      	mov	sp, r7
 80005ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005ee:	4770      	bx	lr

080005f0 <_ZN14QueueableClass12getNextClassEv>:

	 virtual QueueableClass* getNextClass(void) final{
 80005f0:	b480      	push	{r7}
 80005f2:	b083      	sub	sp, #12
 80005f4:	af00      	add	r7, sp, #0
 80005f6:	6078      	str	r0, [r7, #4]
		 return this -> nextClass;
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	685b      	ldr	r3, [r3, #4]
	 }
 80005fc:	4618      	mov	r0, r3
 80005fe:	370c      	adds	r7, #12
 8000600:	46bd      	mov	sp, r7
 8000602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000606:	4770      	bx	lr

08000608 <_ZN14QueueableClass7requeueEv>:
	 //this method gives the object the ability to decide what to
	 //when the process tells it to requeue.
	 //THIS IS AN EXAMPLE OF WHAT TO DO, BUT YOU SHOULD SO WHAT SOUITS
	 //YOUR CODE BETTER. KEEP IN MIND THE INTEGRITY OF THE LINKED LIST!
	 virtual void requeue(){
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
 800060e:	6078      	str	r0, [r7, #4]
		 setState(TODO);//in this case it restarts the buzzer timer.
 8000610:	2101      	movs	r1, #1
 8000612:	6878      	ldr	r0, [r7, #4]
 8000614:	f000 f86a 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
	 }
 8000618:	bf00      	nop
 800061a:	3708      	adds	r7, #8
 800061c:	46bd      	mov	sp, r7
 800061e:	bd80      	pop	{r7, pc}

08000620 <_ZN14QueueableClass7enqueueEv>:

	 //WHAT DOES THE OBJECT DO WHEN IT GETS IN QUEUE?
	 //IN THIS IMPLEMENTATION, IT JUST CHANGES THE STATE, BUT
	 //YOU COULD REWRITE THIS TO FIT YOUR NEEDS
	 virtual void enqueue(){
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0
 8000626:	6078      	str	r0, [r7, #4]
		 setState(TODO);
 8000628:	2101      	movs	r1, #1
 800062a:	6878      	ldr	r0, [r7, #4]
 800062c:	f000 f85e 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
	 }
 8000630:	bf00      	nop
 8000632:	3708      	adds	r7, #8
 8000634:	46bd      	mov	sp, r7
 8000636:	bd80      	pop	{r7, pc}

08000638 <_ZN14QueueableClass7EXECUTEEv>:

	 //this method has to be implemented, but here is an example:
	 virtual void EXECUTE(void){
 8000638:	b580      	push	{r7, lr}
 800063a:	b084      	sub	sp, #16
 800063c:	af00      	add	r7, sp, #0
 800063e:	6078      	str	r0, [r7, #4]
		 static uint32_t prevTime = 0;
		 static uint32_t currentTime = 0;
		 uint32_t elapsedTime;
		 static uint8_t state = 0;

		 if(getState() == TODO){
 8000640:	6878      	ldr	r0, [r7, #4]
 8000642:	f7ff ffbb 	bl	80005bc <_ZN14QueueableClass8getStateEv>
 8000646:	4603      	mov	r3, r0
 8000648:	2b01      	cmp	r3, #1
 800064a:	bf0c      	ite	eq
 800064c:	2301      	moveq	r3, #1
 800064e:	2300      	movne	r3, #0
 8000650:	b2db      	uxtb	r3, r3
 8000652:	2b00      	cmp	r3, #0
 8000654:	d00b      	beq.n	800066e <_ZN14QueueableClass7EXECUTEEv+0x36>
		 	state = 1;
 8000656:	4b21      	ldr	r3, [pc, #132]	@ (80006dc <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 8000658:	2201      	movs	r2, #1
 800065a:	701a      	strb	r2, [r3, #0]
		 	setState(DOING);
 800065c:	2102      	movs	r1, #2
 800065e:	6878      	ldr	r0, [r7, #4]
 8000660:	f000 f844 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
		   	prevTime = HAL_GetTick();//get the time when the change accurred
 8000664:	f001 fd80 	bl	8002168 <HAL_GetTick>
 8000668:	4603      	mov	r3, r0
 800066a:	4a1d      	ldr	r2, [pc, #116]	@ (80006e0 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 800066c:	6013      	str	r3, [r2, #0]
		 }

		 if(state){//if the function is in the on state, turns the toPerform on;
 800066e:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	2b00      	cmp	r3, #0
 8000674:	d02d      	beq.n	80006d2 <_ZN14QueueableClass7EXECUTEEv+0x9a>
		   	GPIOB -> ODR |= GPIO_PIN_2;//SET BUZZER PIN;
 8000676:	4b1b      	ldr	r3, [pc, #108]	@ (80006e4 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 8000678:	695b      	ldr	r3, [r3, #20]
 800067a:	4a1a      	ldr	r2, [pc, #104]	@ (80006e4 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 800067c:	f043 0304 	orr.w	r3, r3, #4
 8000680:	6153      	str	r3, [r2, #20]
		   	//now we check if the delay time has elapsed.
		   	//first we acquire the current time
		  	currentTime = HAL_GetTick();
 8000682:	f001 fd71 	bl	8002168 <HAL_GetTick>
 8000686:	4603      	mov	r3, r0
 8000688:	4a17      	ldr	r2, [pc, #92]	@ (80006e8 <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800068a:	6013      	str	r3, [r2, #0]
		   	if (currentTime >= prevTime) {//making sure to account for roll over
 800068c:	4b16      	ldr	r3, [pc, #88]	@ (80006e8 <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800068e:	681a      	ldr	r2, [r3, #0]
 8000690:	4b13      	ldr	r3, [pc, #76]	@ (80006e0 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	429a      	cmp	r2, r3
 8000696:	d306      	bcc.n	80006a6 <_ZN14QueueableClass7EXECUTEEv+0x6e>
		   		elapsedTime = currentTime - prevTime;
 8000698:	4b13      	ldr	r3, [pc, #76]	@ (80006e8 <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 800069a:	681a      	ldr	r2, [r3, #0]
 800069c:	4b10      	ldr	r3, [pc, #64]	@ (80006e0 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 800069e:	681b      	ldr	r3, [r3, #0]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	60fb      	str	r3, [r7, #12]
 80006a4:	e005      	b.n	80006b2 <_ZN14QueueableClass7EXECUTEEv+0x7a>
		   	} else {
		   		elapsedTime = (UINT32_MAX - prevTime) + currentTime + 1;
 80006a6:	4b10      	ldr	r3, [pc, #64]	@ (80006e8 <_ZN14QueueableClass7EXECUTEEv+0xb0>)
 80006a8:	681a      	ldr	r2, [r3, #0]
 80006aa:	4b0d      	ldr	r3, [pc, #52]	@ (80006e0 <_ZN14QueueableClass7EXECUTEEv+0xa8>)
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	1ad3      	subs	r3, r2, r3
 80006b0:	60fb      	str	r3, [r7, #12]
		   	}
		   	//if the time has run out, we turn the toPerform off
		   	if(elapsedTime >= delay){
 80006b2:	68fb      	ldr	r3, [r7, #12]
 80006b4:	2b0e      	cmp	r3, #14
 80006b6:	d90c      	bls.n	80006d2 <_ZN14QueueableClass7EXECUTEEv+0x9a>
		   		GPIOB -> ODR &= ~GPIO_PIN_2; //RESET BUZZER PIN;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	@ (80006e4 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 80006ba:	695b      	ldr	r3, [r3, #20]
 80006bc:	4a09      	ldr	r2, [pc, #36]	@ (80006e4 <_ZN14QueueableClass7EXECUTEEv+0xac>)
 80006be:	f023 0304 	bic.w	r3, r3, #4
 80006c2:	6153      	str	r3, [r2, #20]
		   		state = 0;//we clear the state.
 80006c4:	4b05      	ldr	r3, [pc, #20]	@ (80006dc <_ZN14QueueableClass7EXECUTEEv+0xa4>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	701a      	strb	r2, [r3, #0]
		   		setState(DONE);//WE SIGNAL IT ENDED EXECUTION;
 80006ca:	2100      	movs	r1, #0
 80006cc:	6878      	ldr	r0, [r7, #4]
 80006ce:	f000 f80d 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
		   	}
		   }
	 }
 80006d2:	bf00      	nop
 80006d4:	3710      	adds	r7, #16
 80006d6:	46bd      	mov	sp, r7
 80006d8:	bd80      	pop	{r7, pc}
 80006da:	bf00      	nop
 80006dc:	200000a4 	.word	0x200000a4
 80006e0:	2000009c 	.word	0x2000009c
 80006e4:	40020400 	.word	0x40020400
 80006e8:	200000a0 	.word	0x200000a0

080006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>:
 protected:
	 virtual void setState(QueueableReturnValue state)final{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	460b      	mov	r3, r1
 80006f6:	70fb      	strb	r3, [r7, #3]
	 	 		 this -> state = state;
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	78fa      	ldrb	r2, [r7, #3]
 80006fc:	721a      	strb	r2, [r3, #8]
	 	 	 }
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
	...

0800070c <_ZN9flashOnce7EXECUTEEv>:
Frame_Builder FB;

//Extension of QueueableClass for demonstration purposes only. Must me done in other file.
class flashOnce: public QueueableClass{
public:
	void EXECUTE(void){
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
			 static uint32_t prevTime = 0;
			 static uint32_t currentTime = 0;
			 uint32_t elapsedTime;
			 static uint8_t state = 0;

			 if(getState() == TODO){
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4618      	mov	r0, r3
 8000718:	f7ff ff50 	bl	80005bc <_ZN14QueueableClass8getStateEv>
 800071c:	4603      	mov	r3, r0
 800071e:	2b01      	cmp	r3, #1
 8000720:	bf0c      	ite	eq
 8000722:	2301      	moveq	r3, #1
 8000724:	2300      	movne	r3, #0
 8000726:	b2db      	uxtb	r3, r3
 8000728:	2b00      	cmp	r3, #0
 800072a:	d00c      	beq.n	8000746 <_ZN9flashOnce7EXECUTEEv+0x3a>
			 	state = 1;
 800072c:	4b22      	ldr	r3, [pc, #136]	@ (80007b8 <_ZN9flashOnce7EXECUTEEv+0xac>)
 800072e:	2201      	movs	r2, #1
 8000730:	701a      	strb	r2, [r3, #0]
			 	setState(DOING);
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	2102      	movs	r1, #2
 8000736:	4618      	mov	r0, r3
 8000738:	f7ff ffd8 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
			   	prevTime = HAL_GetTick();//get the time when the change accurred
 800073c:	f001 fd14 	bl	8002168 <HAL_GetTick>
 8000740:	4603      	mov	r3, r0
 8000742:	4a1e      	ldr	r2, [pc, #120]	@ (80007bc <_ZN9flashOnce7EXECUTEEv+0xb0>)
 8000744:	6013      	str	r3, [r2, #0]
			 }

			 if(state){//if the function is in the on state, turns the toPerform on;
 8000746:	4b1c      	ldr	r3, [pc, #112]	@ (80007b8 <_ZN9flashOnce7EXECUTEEv+0xac>)
 8000748:	781b      	ldrb	r3, [r3, #0]
 800074a:	2b00      	cmp	r3, #0
 800074c:	d02f      	beq.n	80007ae <_ZN9flashOnce7EXECUTEEv+0xa2>
			   	GPIOA -> ODR |= GPIO_PIN_4;//SET BUZZER PIN;
 800074e:	4b1c      	ldr	r3, [pc, #112]	@ (80007c0 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000750:	695b      	ldr	r3, [r3, #20]
 8000752:	4a1b      	ldr	r2, [pc, #108]	@ (80007c0 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000754:	f043 0310 	orr.w	r3, r3, #16
 8000758:	6153      	str	r3, [r2, #20]
			   	//now we check if the delay time has elapsed.
			   	//first we acquire the current time
			  	currentTime = HAL_GetTick();
 800075a:	f001 fd05 	bl	8002168 <HAL_GetTick>
 800075e:	4603      	mov	r3, r0
 8000760:	4a18      	ldr	r2, [pc, #96]	@ (80007c4 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000762:	6013      	str	r3, [r2, #0]
			   	if (currentTime >= prevTime) {//making sure to account for roll over
 8000764:	4b17      	ldr	r3, [pc, #92]	@ (80007c4 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000766:	681a      	ldr	r2, [r3, #0]
 8000768:	4b14      	ldr	r3, [pc, #80]	@ (80007bc <_ZN9flashOnce7EXECUTEEv+0xb0>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	429a      	cmp	r2, r3
 800076e:	d306      	bcc.n	800077e <_ZN9flashOnce7EXECUTEEv+0x72>
			   		elapsedTime = currentTime - prevTime;
 8000770:	4b14      	ldr	r3, [pc, #80]	@ (80007c4 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000772:	681a      	ldr	r2, [r3, #0]
 8000774:	4b11      	ldr	r3, [pc, #68]	@ (80007bc <_ZN9flashOnce7EXECUTEEv+0xb0>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	1ad3      	subs	r3, r2, r3
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	e005      	b.n	800078a <_ZN9flashOnce7EXECUTEEv+0x7e>
			   	} else {
			   		elapsedTime = (UINT32_MAX - prevTime) + currentTime + 1;
 800077e:	4b11      	ldr	r3, [pc, #68]	@ (80007c4 <_ZN9flashOnce7EXECUTEEv+0xb8>)
 8000780:	681a      	ldr	r2, [r3, #0]
 8000782:	4b0e      	ldr	r3, [pc, #56]	@ (80007bc <_ZN9flashOnce7EXECUTEEv+0xb0>)
 8000784:	681b      	ldr	r3, [r3, #0]
 8000786:	1ad3      	subs	r3, r2, r3
 8000788:	60fb      	str	r3, [r7, #12]
			   	}
			   	//if the time has run out, we turn the toPerform off
			   	if(elapsedTime >= 1000){
 800078a:	68fb      	ldr	r3, [r7, #12]
 800078c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000790:	d30d      	bcc.n	80007ae <_ZN9flashOnce7EXECUTEEv+0xa2>
			   		GPIOA -> ODR &= ~GPIO_PIN_4; //RESET BUZZER PIN;
 8000792:	4b0b      	ldr	r3, [pc, #44]	@ (80007c0 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000794:	695b      	ldr	r3, [r3, #20]
 8000796:	4a0a      	ldr	r2, [pc, #40]	@ (80007c0 <_ZN9flashOnce7EXECUTEEv+0xb4>)
 8000798:	f023 0310 	bic.w	r3, r3, #16
 800079c:	6153      	str	r3, [r2, #20]
			   		state = 0;//we clear the state.
 800079e:	4b06      	ldr	r3, [pc, #24]	@ (80007b8 <_ZN9flashOnce7EXECUTEEv+0xac>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	701a      	strb	r2, [r3, #0]
			   		setState(DONE);//WE SIGNAL IT ENDED EXECUTION;
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	2100      	movs	r1, #0
 80007a8:	4618      	mov	r0, r3
 80007aa:	f7ff ff9f 	bl	80006ec <_ZN14QueueableClass8setStateE20QueueableReturnValue>
			   	}
			   }
		 }
 80007ae:	bf00      	nop
 80007b0:	3710      	adds	r7, #16
 80007b2:	46bd      	mov	sp, r7
 80007b4:	bd80      	pop	{r7, pc}
 80007b6:	bf00      	nop
 80007b8:	200000c0 	.word	0x200000c0
 80007bc:	200000b8 	.word	0x200000b8
 80007c0:	40020000 	.word	0x40020000
 80007c4:	200000bc 	.word	0x200000bc

080007c8 <_ZN9flashOnceC1Ev>:
class flashOnce: public QueueableClass{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b082      	sub	sp, #8
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	4618      	mov	r0, r3
 80007d4:	f7ff fecc 	bl	8000570 <_ZN14QueueableClassC1Ev>
 80007d8:	4a03      	ldr	r2, [pc, #12]	@ (80007e8 <_ZN9flashOnceC1Ev+0x20>)
 80007da:	687b      	ldr	r3, [r7, #4]
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	4618      	mov	r0, r3
 80007e2:	3708      	adds	r7, #8
 80007e4:	46bd      	mov	sp, r7
 80007e6:	bd80      	pop	{r7, pc}
 80007e8:	08016c14 	.word	0x08016c14

080007ec <_Z17beepActionWrapperv>:

flashOnce flashOnce;
Async_Event_Loop AsyncEventLoop;
	//TODO FIND A WAY TO SIMPLIFY THIS
	//IT NEEDS THIS WRAPPER TO CONFORM TO THE EXPECTED FUNCTION SIGNATURE
	void beepActionWrapper(){
 80007ec:	b580      	push	{r7, lr}
 80007ee:	af00      	add	r7, sp, #0
		AsyncEventLoop.enqueue(&beep);
 80007f0:	4902      	ldr	r1, [pc, #8]	@ (80007fc <_Z17beepActionWrapperv+0x10>)
 80007f2:	4803      	ldr	r0, [pc, #12]	@ (8000800 <_Z17beepActionWrapperv+0x14>)
 80007f4:	f000 fe9c 	bl	8001530 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>
	}
 80007f8:	bf00      	nop
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	200000a8 	.word	0x200000a8
 8000800:	200000d0 	.word	0x200000d0

08000804 <ButtonEncoderWrapper>:
	void ButtonEncoderWrapper(){
 8000804:	b580      	push	{r7, lr}
 8000806:	af00      	add	r7, sp, #0
		AsyncEventLoop.enqueue(&flashOnce);
 8000808:	4902      	ldr	r1, [pc, #8]	@ (8000814 <ButtonEncoderWrapper+0x10>)
 800080a:	4803      	ldr	r0, [pc, #12]	@ (8000818 <ButtonEncoderWrapper+0x14>)
 800080c:	f000 fe90 	bl	8001530 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>
	}
 8000810:	bf00      	nop
 8000812:	bd80      	pop	{r7, pc}
 8000814:	200000c4 	.word	0x200000c4
 8000818:	200000d0 	.word	0x200000d0

0800081c <_Z13floatToStringfPcii>:
		0,
		11,
		beepActionWrapper
		);

void floatToString(float value, char* buffer, int bufferSize, int precision = 2) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	@ 0x28
 8000820:	af02      	add	r7, sp, #8
 8000822:	ed87 0a03 	vstr	s0, [r7, #12]
 8000826:	60b8      	str	r0, [r7, #8]
 8000828:	6079      	str	r1, [r7, #4]
 800082a:	603a      	str	r2, [r7, #0]
    int intPart = (int)value;  // Integer part
 800082c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000830:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000834:	ee17 3a90 	vmov	r3, s15
 8000838:	613b      	str	r3, [r7, #16]
    int decPart = 0;
 800083a:	2300      	movs	r3, #0
 800083c:	61fb      	str	r3, [r7, #28]

    // Compute decimal part manually
    float remainder = value - intPart;
 800083e:	693b      	ldr	r3, [r7, #16]
 8000840:	ee07 3a90 	vmov	s15, r3
 8000844:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000848:	ed97 7a03 	vldr	s14, [r7, #12]
 800084c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000850:	edc7 7a06 	vstr	s15, [r7, #24]
    for (int i = 0; i < precision; ++i) {
 8000854:	2300      	movs	r3, #0
 8000856:	617b      	str	r3, [r7, #20]
 8000858:	e02f      	b.n	80008ba <_Z13floatToStringfPcii+0x9e>
        remainder *= 10;
 800085a:	edd7 7a06 	vldr	s15, [r7, #24]
 800085e:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000862:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000866:	edc7 7a06 	vstr	s15, [r7, #24]
        decPart = decPart * 10 + int(remainder) % 10;
 800086a:	69fa      	ldr	r2, [r7, #28]
 800086c:	4613      	mov	r3, r2
 800086e:	009b      	lsls	r3, r3, #2
 8000870:	4413      	add	r3, r2
 8000872:	005b      	lsls	r3, r3, #1
 8000874:	4618      	mov	r0, r3
 8000876:	edd7 7a06 	vldr	s15, [r7, #24]
 800087a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800087e:	ee17 1a90 	vmov	r1, s15
 8000882:	4b17      	ldr	r3, [pc, #92]	@ (80008e0 <_Z13floatToStringfPcii+0xc4>)
 8000884:	fb83 2301 	smull	r2, r3, r3, r1
 8000888:	109a      	asrs	r2, r3, #2
 800088a:	17cb      	asrs	r3, r1, #31
 800088c:	1ad2      	subs	r2, r2, r3
 800088e:	4613      	mov	r3, r2
 8000890:	009b      	lsls	r3, r3, #2
 8000892:	4413      	add	r3, r2
 8000894:	005b      	lsls	r3, r3, #1
 8000896:	1aca      	subs	r2, r1, r3
 8000898:	1883      	adds	r3, r0, r2
 800089a:	61fb      	str	r3, [r7, #28]
        remainder -= int(remainder);
 800089c:	edd7 7a06 	vldr	s15, [r7, #24]
 80008a0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80008a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008a8:	ed97 7a06 	vldr	s14, [r7, #24]
 80008ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80008b0:	edc7 7a06 	vstr	s15, [r7, #24]
    for (int i = 0; i < precision; ++i) {
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	3301      	adds	r3, #1
 80008b8:	617b      	str	r3, [r7, #20]
 80008ba:	697a      	ldr	r2, [r7, #20]
 80008bc:	683b      	ldr	r3, [r7, #0]
 80008be:	429a      	cmp	r2, r3
 80008c0:	dbcb      	blt.n	800085a <_Z13floatToStringfPcii+0x3e>
    }

    snprintf(buffer, bufferSize, "%d.%0*d fps", intPart, precision, decPart);
 80008c2:	6879      	ldr	r1, [r7, #4]
 80008c4:	69fb      	ldr	r3, [r7, #28]
 80008c6:	9301      	str	r3, [sp, #4]
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	9300      	str	r3, [sp, #0]
 80008cc:	693b      	ldr	r3, [r7, #16]
 80008ce:	4a05      	ldr	r2, [pc, #20]	@ (80008e4 <_Z13floatToStringfPcii+0xc8>)
 80008d0:	68b8      	ldr	r0, [r7, #8]
 80008d2:	f006 fc03 	bl	80070dc <sniprintf>
}
 80008d6:	bf00      	nop
 80008d8:	3720      	adds	r7, #32
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	66666667 	.word	0x66666667
 80008e4:	08007900 	.word	0x08007900

080008e8 <_Z7MainCPPv>:
//CPP ENTRY POINT
void MainCPP(){
 80008e8:	b590      	push	{r4, r7, lr}
 80008ea:	b097      	sub	sp, #92	@ 0x5c
 80008ec:	af08      	add	r7, sp, #32

	//SETUP START
	LCD_init();
 80008ee:	f001 fb8d 	bl	800200c <LCD_init>
	GPIOC -> ODR |= GPIO_PIN_13;//onboard blue led OFF
 80008f2:	4b56      	ldr	r3, [pc, #344]	@ (8000a4c <_Z7MainCPPv+0x164>)
 80008f4:	695b      	ldr	r3, [r3, #20]
 80008f6:	4a55      	ldr	r2, [pc, #340]	@ (8000a4c <_Z7MainCPPv+0x164>)
 80008f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80008fc:	6153      	str	r3, [r2, #20]
	FB.FB_Draw8bitTile(0,0, 239, 239,main8bitsPalette, &LCD_DrawPixelFB, SKULL, 0x00, false);//DRAW BG
 80008fe:	2300      	movs	r3, #0
 8000900:	9305      	str	r3, [sp, #20]
 8000902:	2300      	movs	r3, #0
 8000904:	9304      	str	r3, [sp, #16]
 8000906:	4b52      	ldr	r3, [pc, #328]	@ (8000a50 <_Z7MainCPPv+0x168>)
 8000908:	9303      	str	r3, [sp, #12]
 800090a:	4b52      	ldr	r3, [pc, #328]	@ (8000a54 <_Z7MainCPPv+0x16c>)
 800090c:	9302      	str	r3, [sp, #8]
 800090e:	4b52      	ldr	r3, [pc, #328]	@ (8000a58 <_Z7MainCPPv+0x170>)
 8000910:	9301      	str	r3, [sp, #4]
 8000912:	23ef      	movs	r3, #239	@ 0xef
 8000914:	9300      	str	r3, [sp, #0]
 8000916:	23ef      	movs	r3, #239	@ 0xef
 8000918:	2200      	movs	r2, #0
 800091a:	2100      	movs	r1, #0
 800091c:	484f      	ldr	r0, [pc, #316]	@ (8000a5c <_Z7MainCPPv+0x174>)
 800091e:	f000 ff27 	bl	8001770 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb>
	uint8_t x = 120, y = 150;
 8000922:	2378      	movs	r3, #120	@ 0x78
 8000924:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8000928:	2396      	movs	r3, #150	@ 0x96
 800092a:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
	uint8_t prevX = x;
 800092e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000932:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	uint8_t prevY = y;
 8000936:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800093a:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
	//END SETUP

	//MAIN LOOP START
	while(1){
		uint32_t startTime = HAL_GetTick();
 800093e:	f001 fc13 	bl	8002168 <HAL_GetTick>
 8000942:	6338      	str	r0, [r7, #48]	@ 0x30
		GPIOB -> ODR ^= GPIO_PIN_10;
 8000944:	4b46      	ldr	r3, [pc, #280]	@ (8000a60 <_Z7MainCPPv+0x178>)
 8000946:	695b      	ldr	r3, [r3, #20]
 8000948:	4a45      	ldr	r2, [pc, #276]	@ (8000a60 <_Z7MainCPPv+0x178>)
 800094a:	f483 6380 	eor.w	r3, r3, #1024	@ 0x400
 800094e:	6153      	str	r3, [r2, #20]





		x = 120 + (uint8_t)encoder.getSteps() * 5;
 8000950:	4844      	ldr	r0, [pc, #272]	@ (8000a64 <_Z7MainCPPv+0x17c>)
 8000952:	f001 f893 	bl	8001a7c <_ZN6KY_0408getStepsEv>
 8000956:	4603      	mov	r3, r0
 8000958:	b2db      	uxtb	r3, r3
 800095a:	461a      	mov	r2, r3
 800095c:	0092      	lsls	r2, r2, #2
 800095e:	4413      	add	r3, r2
 8000960:	b2db      	uxtb	r3, r3
 8000962:	3378      	adds	r3, #120	@ 0x78
 8000964:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
		FB.FB_BGPartialRedraw(prevX, prevY, prevX+63, prevY+63, 240, 240, main8bitsPalette, &LCD_DrawPixelFB, SKULL, 0x00, false);
 8000968:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800096c:	333f      	adds	r3, #63	@ 0x3f
 800096e:	b2d8      	uxtb	r0, r3
 8000970:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000974:	333f      	adds	r3, #63	@ 0x3f
 8000976:	b2db      	uxtb	r3, r3
 8000978:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800097c:	f897 1037 	ldrb.w	r1, [r7, #55]	@ 0x37
 8000980:	2400      	movs	r4, #0
 8000982:	9407      	str	r4, [sp, #28]
 8000984:	2400      	movs	r4, #0
 8000986:	9406      	str	r4, [sp, #24]
 8000988:	4c31      	ldr	r4, [pc, #196]	@ (8000a50 <_Z7MainCPPv+0x168>)
 800098a:	9405      	str	r4, [sp, #20]
 800098c:	4c31      	ldr	r4, [pc, #196]	@ (8000a54 <_Z7MainCPPv+0x16c>)
 800098e:	9404      	str	r4, [sp, #16]
 8000990:	4c31      	ldr	r4, [pc, #196]	@ (8000a58 <_Z7MainCPPv+0x170>)
 8000992:	9403      	str	r4, [sp, #12]
 8000994:	24f0      	movs	r4, #240	@ 0xf0
 8000996:	9402      	str	r4, [sp, #8]
 8000998:	24f0      	movs	r4, #240	@ 0xf0
 800099a:	9401      	str	r4, [sp, #4]
 800099c:	9300      	str	r3, [sp, #0]
 800099e:	4603      	mov	r3, r0
 80009a0:	482e      	ldr	r0, [pc, #184]	@ (8000a5c <_Z7MainCPPv+0x174>)
 80009a2:	f000 ff68 	bl	8001876 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb>
		FB.FB_Draw8bitTile(x, y, x+63, y+63, main8bitsPalette, &LCD_DrawPixelFB, SHIP, 0xff, true);//sprite
 80009a6:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80009aa:	333f      	adds	r3, #63	@ 0x3f
 80009ac:	b2d8      	uxtb	r0, r3
 80009ae:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80009b2:	333f      	adds	r3, #63	@ 0x3f
 80009b4:	b2db      	uxtb	r3, r3
 80009b6:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 80009ba:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 80009be:	2401      	movs	r4, #1
 80009c0:	9405      	str	r4, [sp, #20]
 80009c2:	24ff      	movs	r4, #255	@ 0xff
 80009c4:	9404      	str	r4, [sp, #16]
 80009c6:	4c28      	ldr	r4, [pc, #160]	@ (8000a68 <_Z7MainCPPv+0x180>)
 80009c8:	9403      	str	r4, [sp, #12]
 80009ca:	4c22      	ldr	r4, [pc, #136]	@ (8000a54 <_Z7MainCPPv+0x16c>)
 80009cc:	9402      	str	r4, [sp, #8]
 80009ce:	4c22      	ldr	r4, [pc, #136]	@ (8000a58 <_Z7MainCPPv+0x170>)
 80009d0:	9401      	str	r4, [sp, #4]
 80009d2:	9300      	str	r3, [sp, #0]
 80009d4:	4603      	mov	r3, r0
 80009d6:	4821      	ldr	r0, [pc, #132]	@ (8000a5c <_Z7MainCPPv+0x174>)
 80009d8:	f000 feca 	bl	8001770 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb>
		prevX = x;
 80009dc:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80009e0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		prevY = y;
 80009e4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80009e8:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		std::string str;
 80009ec:	f107 0314 	add.w	r3, r7, #20
 80009f0:	4618      	mov	r0, r3
 80009f2:	f006 faae 	bl	8006f52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>


		// Assuming startTime is defined elsewhere and HAL_GetTick() returns time in milliseconds
		float FPS = 1000.0f / (HAL_GetTick() - startTime);
 80009f6:	f001 fbb7 	bl	8002168 <HAL_GetTick>
 80009fa:	4602      	mov	r2, r0
 80009fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80009fe:	1ad3      	subs	r3, r2, r3
 8000a00:	ee07 3a90 	vmov	s15, r3
 8000a04:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000a08:	eddf 6a18 	vldr	s13, [pc, #96]	@ 8000a6c <_Z7MainCPPv+0x184>
 8000a0c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000a10:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
		    char strBuffer[20]; // Adjust the size as per your requirement

		    floatToString(FPS, strBuffer, sizeof(strBuffer));
 8000a14:	463b      	mov	r3, r7
 8000a16:	2202      	movs	r2, #2
 8000a18:	2114      	movs	r1, #20
 8000a1a:	4618      	mov	r0, r3
 8000a1c:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 8000a20:	f7ff fefc 	bl	800081c <_Z13floatToStringfPcii>

		    // Assuming LCD_PutStr() function displays the string on LCD
		    LCD_PutStr(10, 15, strBuffer, DEFAULT_FONT, 0x0000, 0xffff);
 8000a24:	463a      	mov	r2, r7
 8000a26:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	4b0f      	ldr	r3, [pc, #60]	@ (8000a70 <_Z7MainCPPv+0x188>)
 8000a32:	210f      	movs	r1, #15
 8000a34:	200a      	movs	r0, #10
 8000a36:	f001 fa97 	bl	8001f68 <LCD_PutStr>
		LCD_Update();
 8000a3a:	f001 facb 	bl	8001fd4 <LCD_Update>
	}
 8000a3e:	f107 0314 	add.w	r3, r7, #20
 8000a42:	4618      	mov	r0, r3
 8000a44:	f006 fa8c 	bl	8006f60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
 8000a48:	bf00      	nop
 8000a4a:	e778      	b.n	800093e <_Z7MainCPPv+0x56>
 8000a4c:	40020800 	.word	0x40020800
 8000a50:	08007b0c 	.word	0x08007b0c
 8000a54:	08001f09 	.word	0x08001f09
 8000a58:	0800790c 	.word	0x0800790c
 8000a5c:	200000b4 	.word	0x200000b4
 8000a60:	40020400 	.word	0x40020400
 8000a64:	200000e0 	.word	0x200000e0
 8000a68:	08015c0c 	.word	0x08015c0c
 8000a6c:	447a0000 	.word	0x447a0000
 8000a70:	08016d14 	.word	0x08016d14

08000a74 <EVENT_LOOP_WRAPPER>:
/*********************************************************/
/*               AWAYS LEAVE IT FOR LAST                 */
/*********************************************************/
extern "C"//TODO FIND A WAY TO SIMPLIFY THIS
{
	void EVENT_LOOP_WRAPPER(void){
 8000a74:	b580      	push	{r7, lr}
 8000a76:	af00      	add	r7, sp, #0
		AsyncEventLoop.ASYNC_LOOP();
 8000a78:	4802      	ldr	r0, [pc, #8]	@ (8000a84 <EVENT_LOOP_WRAPPER+0x10>)
 8000a7a:	f000 fdf9 	bl	8001670 <_ZN16Async_Event_Loop10ASYNC_LOOPEv>
	}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	200000d0 	.word	0x200000d0

08000a88 <RotaryEncoderWrapper>:
	void RotaryEncoderWrapper(){//TODO This needs to be done here
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	af00      	add	r7, sp, #0
		encoder.handleInterrupt();
 8000a8c:	4802      	ldr	r0, [pc, #8]	@ (8000a98 <RotaryEncoderWrapper+0x10>)
 8000a8e:	f001 f801 	bl	8001a94 <_ZN6KY_04015handleInterruptEv>
	}
 8000a92:	bf00      	nop
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	bf00      	nop
 8000a98:	200000e0 	.word	0x200000e0

08000a9c <MainC>:
	void MainC(){
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	af00      	add	r7, sp, #0
		MainCPP();
 8000aa0:	f7ff ff22 	bl	80008e8 <_Z7MainCPPv>
	}
 8000aa4:	bf00      	nop
 8000aa6:	bd80      	pop	{r7, pc}

08000aa8 <_ZN9flashOnceD1Ev>:
class flashOnce: public QueueableClass{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b082      	sub	sp, #8
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
 8000ab0:	4a05      	ldr	r2, [pc, #20]	@ (8000ac8 <_ZN9flashOnceD1Ev+0x20>)
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	601a      	str	r2, [r3, #0]
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	4618      	mov	r0, r3
 8000aba:	f7ff fd6f 	bl	800059c <_ZN14QueueableClassD1Ev>
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	3708      	adds	r7, #8
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}
 8000ac8:	08016c14 	.word	0x08016c14

08000acc <_Z41__static_initialization_and_destruction_0ii>:
}
 8000acc:	b580      	push	{r7, lr}
 8000ace:	b088      	sub	sp, #32
 8000ad0:	af06      	add	r7, sp, #24
 8000ad2:	6078      	str	r0, [r7, #4]
 8000ad4:	6039      	str	r1, [r7, #0]
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	2b01      	cmp	r3, #1
 8000ada:	d120      	bne.n	8000b1e <_Z41__static_initialization_and_destruction_0ii+0x52>
 8000adc:	683b      	ldr	r3, [r7, #0]
 8000ade:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000ae2:	4293      	cmp	r3, r2
 8000ae4:	d11b      	bne.n	8000b1e <_Z41__static_initialization_and_destruction_0ii+0x52>
QueueableClass beep;
 8000ae6:	481b      	ldr	r0, [pc, #108]	@ (8000b54 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8000ae8:	f7ff fd42 	bl	8000570 <_ZN14QueueableClassC1Ev>
Frame_Builder FB;
 8000aec:	481a      	ldr	r0, [pc, #104]	@ (8000b58 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8000aee:	f000 fe0f 	bl	8001710 <_ZN13Frame_BuilderC1Ev>
flashOnce flashOnce;
 8000af2:	481a      	ldr	r0, [pc, #104]	@ (8000b5c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8000af4:	f7ff fe68 	bl	80007c8 <_ZN9flashOnceC1Ev>
Async_Event_Loop AsyncEventLoop;
 8000af8:	4819      	ldr	r0, [pc, #100]	@ (8000b60 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8000afa:	f000 fc91 	bl	8001420 <_ZN16Async_Event_LoopC1Ev>
		);
 8000afe:	2301      	movs	r3, #1
 8000b00:	9304      	str	r3, [sp, #16]
 8000b02:	4b18      	ldr	r3, [pc, #96]	@ (8000b64 <_Z41__static_initialization_and_destruction_0ii+0x98>)
 8000b04:	9303      	str	r3, [sp, #12]
 8000b06:	230b      	movs	r3, #11
 8000b08:	9302      	str	r3, [sp, #8]
 8000b0a:	2300      	movs	r3, #0
 8000b0c:	9301      	str	r3, [sp, #4]
 8000b0e:	2302      	movs	r3, #2
 8000b10:	9300      	str	r3, [sp, #0]
 8000b12:	4b15      	ldr	r3, [pc, #84]	@ (8000b68 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8000b14:	2204      	movs	r2, #4
 8000b16:	4914      	ldr	r1, [pc, #80]	@ (8000b68 <_Z41__static_initialization_and_destruction_0ii+0x9c>)
 8000b18:	4814      	ldr	r0, [pc, #80]	@ (8000b6c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8000b1a:	f000 ff51 	bl	80019c0 <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb>
KY_040 encoder(
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	2b00      	cmp	r3, #0
 8000b22:	d113      	bne.n	8000b4c <_Z41__static_initialization_and_destruction_0ii+0x80>
 8000b24:	683b      	ldr	r3, [r7, #0]
 8000b26:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000b2a:	4293      	cmp	r3, r2
 8000b2c:	d10e      	bne.n	8000b4c <_Z41__static_initialization_and_destruction_0ii+0x80>
 8000b2e:	480f      	ldr	r0, [pc, #60]	@ (8000b6c <_Z41__static_initialization_and_destruction_0ii+0xa0>)
 8000b30:	f000 ff84 	bl	8001a3c <_ZN6KY_040D1Ev>
Async_Event_Loop AsyncEventLoop;
 8000b34:	480a      	ldr	r0, [pc, #40]	@ (8000b60 <_Z41__static_initialization_and_destruction_0ii+0x94>)
 8000b36:	f000 fc8d 	bl	8001454 <_ZN16Async_Event_LoopD1Ev>
flashOnce flashOnce;
 8000b3a:	4808      	ldr	r0, [pc, #32]	@ (8000b5c <_Z41__static_initialization_and_destruction_0ii+0x90>)
 8000b3c:	f7ff ffb4 	bl	8000aa8 <_ZN9flashOnceD1Ev>
Frame_Builder FB;
 8000b40:	4805      	ldr	r0, [pc, #20]	@ (8000b58 <_Z41__static_initialization_and_destruction_0ii+0x8c>)
 8000b42:	f000 fdf5 	bl	8001730 <_ZN13Frame_BuilderD1Ev>
QueueableClass beep;
 8000b46:	4803      	ldr	r0, [pc, #12]	@ (8000b54 <_Z41__static_initialization_and_destruction_0ii+0x88>)
 8000b48:	f7ff fd28 	bl	800059c <_ZN14QueueableClassD1Ev>
}
 8000b4c:	bf00      	nop
 8000b4e:	3708      	adds	r7, #8
 8000b50:	46bd      	mov	sp, r7
 8000b52:	bd80      	pop	{r7, pc}
 8000b54:	200000a8 	.word	0x200000a8
 8000b58:	200000b4 	.word	0x200000b4
 8000b5c:	200000c4 	.word	0x200000c4
 8000b60:	200000d0 	.word	0x200000d0
 8000b64:	080007ed 	.word	0x080007ed
 8000b68:	40020000 	.word	0x40020000
 8000b6c:	200000e0 	.word	0x200000e0

08000b70 <_GLOBAL__sub_I_beep>:
 8000b70:	b580      	push	{r7, lr}
 8000b72:	af00      	add	r7, sp, #0
 8000b74:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b78:	2001      	movs	r0, #1
 8000b7a:	f7ff ffa7 	bl	8000acc <_Z41__static_initialization_and_destruction_0ii>
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <_GLOBAL__sub_D_beep>:
 8000b80:	b580      	push	{r7, lr}
 8000b82:	af00      	add	r7, sp, #0
 8000b84:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8000b88:	2000      	movs	r0, #0
 8000b8a:	f7ff ff9f 	bl	8000acc <_Z41__static_initialization_and_destruction_0ii>
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b94:	f001 fa82 	bl	800209c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b98:	f000 f814 	bl	8000bc4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b9c:	f000 f920 	bl	8000de0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000ba0:	f000 f8fe 	bl	8000da0 <MX_DMA_Init>
  MX_SPI1_Init();
 8000ba4:	f000 f876 	bl	8000c94 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000ba8:	f000 f8d0 	bl	8000d4c <MX_USART1_UART_Init>
  MX_TIM11_Init();
 8000bac:	f000 f8aa 	bl	8000d04 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */

  //Start Event Loop Timer (TIM11)

  HAL_TIM_Base_Start_IT(&htim11);
 8000bb0:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <main+0x30>)
 8000bb2:	f003 fab5 	bl	8004120 <HAL_TIM_Base_Start_IT>


  /*************  CPP Entry point  ****************/
  MainC();
 8000bb6:	f7ff ff71 	bl	8000a9c <MainC>
  /************************************************/
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000bba:	bf00      	nop
 8000bbc:	e7fd      	b.n	8000bba <main+0x2a>
 8000bbe:	bf00      	nop
 8000bc0:	200001c0 	.word	0x200001c0

08000bc4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b094      	sub	sp, #80	@ 0x50
 8000bc8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bca:	f107 0320 	add.w	r3, r7, #32
 8000bce:	2230      	movs	r2, #48	@ 0x30
 8000bd0:	2100      	movs	r1, #0
 8000bd2:	4618      	mov	r0, r3
 8000bd4:	f006 fad0 	bl	8007178 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000bd8:	f107 030c 	add.w	r3, r7, #12
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]
 8000be0:	605a      	str	r2, [r3, #4]
 8000be2:	609a      	str	r2, [r3, #8]
 8000be4:	60da      	str	r2, [r3, #12]
 8000be6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000be8:	2300      	movs	r3, #0
 8000bea:	60bb      	str	r3, [r7, #8]
 8000bec:	4b27      	ldr	r3, [pc, #156]	@ (8000c8c <SystemClock_Config+0xc8>)
 8000bee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bf0:	4a26      	ldr	r2, [pc, #152]	@ (8000c8c <SystemClock_Config+0xc8>)
 8000bf2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bf6:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bf8:	4b24      	ldr	r3, [pc, #144]	@ (8000c8c <SystemClock_Config+0xc8>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c00:	60bb      	str	r3, [r7, #8]
 8000c02:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c04:	2300      	movs	r3, #0
 8000c06:	607b      	str	r3, [r7, #4]
 8000c08:	4b21      	ldr	r3, [pc, #132]	@ (8000c90 <SystemClock_Config+0xcc>)
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	4a20      	ldr	r2, [pc, #128]	@ (8000c90 <SystemClock_Config+0xcc>)
 8000c0e:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c12:	6013      	str	r3, [r2, #0]
 8000c14:	4b1e      	ldr	r3, [pc, #120]	@ (8000c90 <SystemClock_Config+0xcc>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c1c:	607b      	str	r3, [r7, #4]
 8000c1e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c20:	2302      	movs	r3, #2
 8000c22:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c24:	2301      	movs	r3, #1
 8000c26:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c28:	2310      	movs	r3, #16
 8000c2a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000c30:	2300      	movs	r3, #0
 8000c32:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000c34:	2310      	movs	r3, #16
 8000c36:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 200;
 8000c38:	23c8      	movs	r3, #200	@ 0xc8
 8000c3a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c3c:	2302      	movs	r3, #2
 8000c3e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c40:	2304      	movs	r3, #4
 8000c42:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c44:	f107 0320 	add.w	r3, r7, #32
 8000c48:	4618      	mov	r0, r3
 8000c4a:	f002 f9c7 	bl	8002fdc <HAL_RCC_OscConfig>
 8000c4e:	4603      	mov	r3, r0
 8000c50:	2b00      	cmp	r3, #0
 8000c52:	d001      	beq.n	8000c58 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000c54:	f000 f9da 	bl	800100c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c58:	230f      	movs	r3, #15
 8000c5a:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c5c:	2302      	movs	r3, #2
 8000c5e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c64:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c68:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c6e:	f107 030c 	add.w	r3, r7, #12
 8000c72:	2103      	movs	r1, #3
 8000c74:	4618      	mov	r0, r3
 8000c76:	f002 fc29 	bl	80034cc <HAL_RCC_ClockConfig>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d001      	beq.n	8000c84 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000c80:	f000 f9c4 	bl	800100c <Error_Handler>
  }
}
 8000c84:	bf00      	nop
 8000c86:	3750      	adds	r7, #80	@ 0x50
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40023800 	.word	0x40023800
 8000c90:	40007000 	.word	0x40007000

08000c94 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000c98:	4b18      	ldr	r3, [pc, #96]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000c9a:	4a19      	ldr	r2, [pc, #100]	@ (8000d00 <MX_SPI1_Init+0x6c>)
 8000c9c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000c9e:	4b17      	ldr	r3, [pc, #92]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000ca0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ca4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ca6:	4b15      	ldr	r3, [pc, #84]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000ca8:	2200      	movs	r2, #0
 8000caa:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8000cac:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000cb2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000cb4:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cb6:	2202      	movs	r2, #2
 8000cb8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cba:	4b10      	ldr	r3, [pc, #64]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cbc:	2200      	movs	r2, #0
 8000cbe:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cc0:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cc6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000ce2:	220a      	movs	r2, #10
 8000ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_SPI1_Init+0x68>)
 8000ce8:	f002 fdd0 	bl	800388c <HAL_SPI_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8000cf2:	f000 f98b 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000108 	.word	0x20000108
 8000d00:	40013000 	.word	0x40013000

08000d04 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000d08:	4b0e      	ldr	r3, [pc, #56]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d0a:	4a0f      	ldr	r2, [pc, #60]	@ (8000d48 <MX_TIM11_Init+0x44>)
 8000d0c:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 100-1;
 8000d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d10:	2263      	movs	r2, #99	@ 0x63
 8000d12:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d14:	4b0b      	ldr	r3, [pc, #44]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1;
 8000d1a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d1c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000d20:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d22:	4b08      	ldr	r3, [pc, #32]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d28:	4b06      	ldr	r3, [pc, #24]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000d2e:	4805      	ldr	r0, [pc, #20]	@ (8000d44 <MX_TIM11_Init+0x40>)
 8000d30:	f003 f9a6 	bl	8004080 <HAL_TIM_Base_Init>
 8000d34:	4603      	mov	r3, r0
 8000d36:	2b00      	cmp	r3, #0
 8000d38:	d001      	beq.n	8000d3e <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8000d3a:	f000 f967 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8000d3e:	bf00      	nop
 8000d40:	bd80      	pop	{r7, pc}
 8000d42:	bf00      	nop
 8000d44:	200001c0 	.word	0x200001c0
 8000d48:	40014800 	.word	0x40014800

08000d4c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000d50:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d52:	4a12      	ldr	r2, [pc, #72]	@ (8000d9c <MX_USART1_UART_Init+0x50>)
 8000d54:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000d56:	4b10      	ldr	r3, [pc, #64]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d58:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000d5c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000d64:	4b0c      	ldr	r3, [pc, #48]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000d70:	4b09      	ldr	r3, [pc, #36]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d72:	220c      	movs	r2, #12
 8000d74:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d76:	4b08      	ldr	r3, [pc, #32]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d7c:	4b06      	ldr	r3, [pc, #24]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000d82:	4805      	ldr	r0, [pc, #20]	@ (8000d98 <MX_USART1_UART_Init+0x4c>)
 8000d84:	f003 fc16 	bl	80045b4 <HAL_UART_Init>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d001      	beq.n	8000d92 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000d8e:	f000 f93d 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000208 	.word	0x20000208
 8000d9c:	40011000 	.word	0x40011000

08000da0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b082      	sub	sp, #8
 8000da4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000da6:	2300      	movs	r3, #0
 8000da8:	607b      	str	r3, [r7, #4]
 8000daa:	4b0c      	ldr	r3, [pc, #48]	@ (8000ddc <MX_DMA_Init+0x3c>)
 8000dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dae:	4a0b      	ldr	r2, [pc, #44]	@ (8000ddc <MX_DMA_Init+0x3c>)
 8000db0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000db4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000db6:	4b09      	ldr	r3, [pc, #36]	@ (8000ddc <MX_DMA_Init+0x3c>)
 8000db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000dbe:	607b      	str	r3, [r7, #4]
 8000dc0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	2100      	movs	r1, #0
 8000dc6:	203a      	movs	r0, #58	@ 0x3a
 8000dc8:	f001 fafd 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000dcc:	203a      	movs	r0, #58	@ 0x3a
 8000dce:	f001 fb16 	bl	80023fe <HAL_NVIC_EnableIRQ>

}
 8000dd2:	bf00      	nop
 8000dd4:	3708      	adds	r7, #8
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	bd80      	pop	{r7, pc}
 8000dda:	bf00      	nop
 8000ddc:	40023800 	.word	0x40023800

08000de0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	b08a      	sub	sp, #40	@ 0x28
 8000de4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000de6:	f107 0314 	add.w	r3, r7, #20
 8000dea:	2200      	movs	r2, #0
 8000dec:	601a      	str	r2, [r3, #0]
 8000dee:	605a      	str	r2, [r3, #4]
 8000df0:	609a      	str	r2, [r3, #8]
 8000df2:	60da      	str	r2, [r3, #12]
 8000df4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
 8000dfa:	4b5c      	ldr	r3, [pc, #368]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfe:	4a5b      	ldr	r2, [pc, #364]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e00:	f043 0304 	orr.w	r3, r3, #4
 8000e04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e06:	4b59      	ldr	r3, [pc, #356]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e0a:	f003 0304 	and.w	r3, r3, #4
 8000e0e:	613b      	str	r3, [r7, #16]
 8000e10:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	60fb      	str	r3, [r7, #12]
 8000e16:	4b55      	ldr	r3, [pc, #340]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a54      	ldr	r2, [pc, #336]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b52      	ldr	r3, [pc, #328]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000e2a:	60fb      	str	r3, [r7, #12]
 8000e2c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e2e:	2300      	movs	r3, #0
 8000e30:	60bb      	str	r3, [r7, #8]
 8000e32:	4b4e      	ldr	r3, [pc, #312]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e36:	4a4d      	ldr	r2, [pc, #308]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e38:	f043 0301 	orr.w	r3, r3, #1
 8000e3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e3e:	4b4b      	ldr	r3, [pc, #300]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e42:	f003 0301 	and.w	r3, r3, #1
 8000e46:	60bb      	str	r3, [r7, #8]
 8000e48:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	607b      	str	r3, [r7, #4]
 8000e4e:	4b47      	ldr	r3, [pc, #284]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e52:	4a46      	ldr	r2, [pc, #280]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e54:	f043 0302 	orr.w	r3, r3, #2
 8000e58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e5a:	4b44      	ldr	r3, [pc, #272]	@ (8000f6c <MX_GPIO_Init+0x18c>)
 8000e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5e:	f003 0302 	and.w	r3, r3, #2
 8000e62:	607b      	str	r3, [r7, #4]
 8000e64:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_PIN_GPIO_Port, LED_PIN_Pin, GPIO_PIN_RESET);
 8000e66:	2200      	movs	r2, #0
 8000e68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000e6c:	4840      	ldr	r0, [pc, #256]	@ (8000f70 <MX_GPIO_Init+0x190>)
 8000e6e:	f002 f883 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_GREEN_Pin|LED_YELLOW_Pin, GPIO_PIN_RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	2118      	movs	r1, #24
 8000e76:	483f      	ldr	r0, [pc, #252]	@ (8000f74 <MX_GPIO_Init+0x194>)
 8000e78:	f002 f87e 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RES_Pin|LCD_DC_Pin|BUZZER_Pin|ERROR_LED_Pin, GPIO_PIN_RESET);
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	f240 4107 	movw	r1, #1031	@ 0x407
 8000e82:	483d      	ldr	r0, [pc, #244]	@ (8000f78 <MX_GPIO_Init+0x198>)
 8000e84:	f002 f878 	bl	8002f78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PIN_Pin */
  GPIO_InitStruct.Pin = LED_PIN_Pin;
 8000e88:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000e8c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e92:	2300      	movs	r3, #0
 8000e94:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e96:	2300      	movs	r3, #0
 8000e98:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_PIN_GPIO_Port, &GPIO_InitStruct);
 8000e9a:	f107 0314 	add.w	r3, r7, #20
 8000e9e:	4619      	mov	r1, r3
 8000ea0:	4833      	ldr	r0, [pc, #204]	@ (8000f70 <MX_GPIO_Init+0x190>)
 8000ea2:	f001 fee5 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000ea6:	2301      	movs	r3, #1
 8000ea8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000eaa:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000eae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eb4:	f107 0314 	add.w	r3, r7, #20
 8000eb8:	4619      	mov	r1, r3
 8000eba:	482e      	ldr	r0, [pc, #184]	@ (8000f74 <MX_GPIO_Init+0x194>)
 8000ebc:	f001 fed8 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : DT_ROTARY_Pin CLK_ROTARY_Pin */
  GPIO_InitStruct.Pin = DT_ROTARY_Pin|CLK_ROTARY_Pin;
 8000ec0:	2306      	movs	r3, #6
 8000ec2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000ec4:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8000ec8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ece:	f107 0314 	add.w	r3, r7, #20
 8000ed2:	4619      	mov	r1, r3
 8000ed4:	4827      	ldr	r0, [pc, #156]	@ (8000f74 <MX_GPIO_Init+0x194>)
 8000ed6:	f001 fecb 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_GREEN_Pin LED_YELLOW_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin|LED_YELLOW_Pin;
 8000eda:	2318      	movs	r3, #24
 8000edc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ede:	2301      	movs	r3, #1
 8000ee0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000eea:	f107 0314 	add.w	r3, r7, #20
 8000eee:	4619      	mov	r1, r3
 8000ef0:	4820      	ldr	r0, [pc, #128]	@ (8000f74 <MX_GPIO_Init+0x194>)
 8000ef2:	f001 febd 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RES_Pin LCD_DC_Pin BUZZER_Pin ERROR_LED_Pin */
  GPIO_InitStruct.Pin = LCD_RES_Pin|LCD_DC_Pin|BUZZER_Pin|ERROR_LED_Pin;
 8000ef6:	f240 4307 	movw	r3, #1031	@ 0x407
 8000efa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000efc:	2301      	movs	r3, #1
 8000efe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f00:	2300      	movs	r3, #0
 8000f02:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f04:	2300      	movs	r3, #0
 8000f06:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	481a      	ldr	r0, [pc, #104]	@ (8000f78 <MX_GPIO_Init+0x198>)
 8000f10:	f001 feae 	bl	8002c70 <HAL_GPIO_Init>

  /*Configure GPIO pins : B6_SCL_Pin B7_SDA_Pin */
  GPIO_InitStruct.Pin = B6_SCL_Pin|B7_SDA_Pin;
 8000f14:	23c0      	movs	r3, #192	@ 0xc0
 8000f16:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f18:	2312      	movs	r3, #18
 8000f1a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f1c:	2300      	movs	r3, #0
 8000f1e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f20:	2303      	movs	r3, #3
 8000f22:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f24:	2304      	movs	r3, #4
 8000f26:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f28:	f107 0314 	add.w	r3, r7, #20
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	4812      	ldr	r0, [pc, #72]	@ (8000f78 <MX_GPIO_Init+0x198>)
 8000f30:	f001 fe9e 	bl	8002c70 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2100      	movs	r1, #0
 8000f38:	2006      	movs	r0, #6
 8000f3a:	f001 fa44 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000f3e:	2006      	movs	r0, #6
 8000f40:	f001 fa5d 	bl	80023fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000f44:	2200      	movs	r2, #0
 8000f46:	2100      	movs	r1, #0
 8000f48:	2007      	movs	r0, #7
 8000f4a:	f001 fa3c 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8000f4e:	2007      	movs	r0, #7
 8000f50:	f001 fa55 	bl	80023fe <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f54:	2200      	movs	r2, #0
 8000f56:	2100      	movs	r1, #0
 8000f58:	2008      	movs	r0, #8
 8000f5a:	f001 fa34 	bl	80023c6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f5e:	2008      	movs	r0, #8
 8000f60:	f001 fa4d 	bl	80023fe <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f64:	bf00      	nop
 8000f66:	3728      	adds	r7, #40	@ 0x28
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	40023800 	.word	0x40023800
 8000f70:	40020800 	.word	0x40020800
 8000f74:	40020000 	.word	0x40020000
 8000f78:	40020400 	.word	0x40020400

08000f7c <HAL_GPIO_EXTI_Callback>:
/******         EXTI CALLBACK          ******/
/********************************************/
//    This wrapper needs to be placed in here
/********************************************/

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	b082      	sub	sp, #8
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	4603      	mov	r3, r0
 8000f84:	80fb      	strh	r3, [r7, #6]
	//DESABLE THE ASYNC LOOP WHILE HANDLING PIN INTERRUPTS
	HAL_TIM_Base_Stop_IT(&htim11);
 8000f86:	480b      	ldr	r0, [pc, #44]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000f88:	f003 f92c 	bl	80041e4 <HAL_TIM_Base_Stop_IT>
	if((GPIO_Pin == GPIO_PIN_1) || (GPIO_Pin == GPIO_PIN_2)){
 8000f8c:	88fb      	ldrh	r3, [r7, #6]
 8000f8e:	2b02      	cmp	r3, #2
 8000f90:	d002      	beq.n	8000f98 <HAL_GPIO_EXTI_Callback+0x1c>
 8000f92:	88fb      	ldrh	r3, [r7, #6]
 8000f94:	2b04      	cmp	r3, #4
 8000f96:	d101      	bne.n	8000f9c <HAL_GPIO_EXTI_Callback+0x20>
		RotaryEncoderWrapper();//performs the rotary decoding logic here
 8000f98:	f7ff fd76 	bl	8000a88 <RotaryEncoderWrapper>
	}
	if(GPIO_Pin == GPIO_PIN_0){
 8000f9c:	88fb      	ldrh	r3, [r7, #6]
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	d101      	bne.n	8000fa6 <HAL_GPIO_EXTI_Callback+0x2a>
		ButtonEncoderWrapper();
 8000fa2:	f7ff fc2f 	bl	8000804 <ButtonEncoderWrapper>
	}
	//ENABLE THE ASYNC LOOP AFTER PIN INTERRUPTS ARE DECODED
	HAL_TIM_Base_Start_IT(&htim11);
 8000fa6:	4803      	ldr	r0, [pc, #12]	@ (8000fb4 <HAL_GPIO_EXTI_Callback+0x38>)
 8000fa8:	f003 f8ba 	bl	8004120 <HAL_TIM_Base_Start_IT>

	}
 8000fac:	bf00      	nop
 8000fae:	3708      	adds	r7, #8
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	bd80      	pop	{r7, pc}
 8000fb4:	200001c0 	.word	0x200001c0

08000fb8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b082      	sub	sp, #8
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
	GPIOC->ODR &= ~GPIO_PIN_13; // SET BLUE led
 8000fc0:	4b11      	ldr	r3, [pc, #68]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fc2:	695b      	ldr	r3, [r3, #20]
 8000fc4:	4a10      	ldr	r2, [pc, #64]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000fc6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000fca:	6153      	str	r3, [r2, #20]
	//DISABLE PIN INTERRUPTS WHILE EXECUTING THE LOOP
	HAL_NVIC_DisableIRQ	(EXTI0_IRQn);
 8000fcc:	2006      	movs	r0, #6
 8000fce:	f001 fa24 	bl	800241a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ	(EXTI1_IRQn);
 8000fd2:	2007      	movs	r0, #7
 8000fd4:	f001 fa21 	bl	800241a <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ	(EXTI2_IRQn);
 8000fd8:	2008      	movs	r0, #8
 8000fda:	f001 fa1e 	bl	800241a <HAL_NVIC_DisableIRQ>
	//EXECUTE THE LOOP
	EVENT_LOOP_WRAPPER();
 8000fde:	f7ff fd49 	bl	8000a74 <EVENT_LOOP_WRAPPER>
	//ENABLE PIN INTERRUPTS AFTER THE LOOP EXECUTED
	HAL_NVIC_EnableIRQ	(EXTI0_IRQn);
 8000fe2:	2006      	movs	r0, #6
 8000fe4:	f001 fa0b 	bl	80023fe <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ	(EXTI1_IRQn);
 8000fe8:	2007      	movs	r0, #7
 8000fea:	f001 fa08 	bl	80023fe <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ	(EXTI2_IRQn);
 8000fee:	2008      	movs	r0, #8
 8000ff0:	f001 fa05 	bl	80023fe <HAL_NVIC_EnableIRQ>
	GPIOC->ODR |= GPIO_PIN_13; // RESET BLUE led
 8000ff4:	4b04      	ldr	r3, [pc, #16]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ff6:	695b      	ldr	r3, [r3, #20]
 8000ff8:	4a03      	ldr	r2, [pc, #12]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x50>)
 8000ffa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ffe:	6153      	str	r3, [r2, #20]
}
 8001000:	bf00      	nop
 8001002:	3708      	adds	r7, #8
 8001004:	46bd      	mov	sp, r7
 8001006:	bd80      	pop	{r7, pc}
 8001008:	40020800 	.word	0x40020800

0800100c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	b083      	sub	sp, #12
 8001010:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001012:	b672      	cpsid	i
}
 8001014:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  GPIOC -> ODR ^= GPIO_PIN_13;
 8001016:	4b09      	ldr	r3, [pc, #36]	@ (800103c <Error_Handler+0x30>)
 8001018:	695b      	ldr	r3, [r3, #20]
 800101a:	4a08      	ldr	r2, [pc, #32]	@ (800103c <Error_Handler+0x30>)
 800101c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001020:	6153      	str	r3, [r2, #20]
	  for(uint32_t _ = 0; _ < 50000000; _++){
 8001022:	2300      	movs	r3, #0
 8001024:	607b      	str	r3, [r7, #4]
 8001026:	e003      	b.n	8001030 <Error_Handler+0x24>
		  __NOP();
 8001028:	bf00      	nop
	  for(uint32_t _ = 0; _ < 50000000; _++){
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	3301      	adds	r3, #1
 800102e:	607b      	str	r3, [r7, #4]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	4a03      	ldr	r2, [pc, #12]	@ (8001040 <Error_Handler+0x34>)
 8001034:	4293      	cmp	r3, r2
 8001036:	d9f7      	bls.n	8001028 <Error_Handler+0x1c>
	  GPIOC -> ODR ^= GPIO_PIN_13;
 8001038:	e7ed      	b.n	8001016 <Error_Handler+0xa>
 800103a:	bf00      	nop
 800103c:	40020800 	.word	0x40020800
 8001040:	02faf07f 	.word	0x02faf07f

08001044 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001044:	b480      	push	{r7}
 8001046:	b083      	sub	sp, #12
 8001048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800104a:	2300      	movs	r3, #0
 800104c:	607b      	str	r3, [r7, #4]
 800104e:	4b10      	ldr	r3, [pc, #64]	@ (8001090 <HAL_MspInit+0x4c>)
 8001050:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001052:	4a0f      	ldr	r2, [pc, #60]	@ (8001090 <HAL_MspInit+0x4c>)
 8001054:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001058:	6453      	str	r3, [r2, #68]	@ 0x44
 800105a:	4b0d      	ldr	r3, [pc, #52]	@ (8001090 <HAL_MspInit+0x4c>)
 800105c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800105e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001062:	607b      	str	r3, [r7, #4]
 8001064:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	603b      	str	r3, [r7, #0]
 800106a:	4b09      	ldr	r3, [pc, #36]	@ (8001090 <HAL_MspInit+0x4c>)
 800106c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800106e:	4a08      	ldr	r2, [pc, #32]	@ (8001090 <HAL_MspInit+0x4c>)
 8001070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001074:	6413      	str	r3, [r2, #64]	@ 0x40
 8001076:	4b06      	ldr	r3, [pc, #24]	@ (8001090 <HAL_MspInit+0x4c>)
 8001078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800107e:	603b      	str	r3, [r7, #0]
 8001080:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001082:	bf00      	nop
 8001084:	370c      	adds	r7, #12
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	40023800 	.word	0x40023800

08001094 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b08a      	sub	sp, #40	@ 0x28
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800109c:	f107 0314 	add.w	r3, r7, #20
 80010a0:	2200      	movs	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	605a      	str	r2, [r3, #4]
 80010a6:	609a      	str	r2, [r3, #8]
 80010a8:	60da      	str	r2, [r3, #12]
 80010aa:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a30      	ldr	r2, [pc, #192]	@ (8001174 <HAL_SPI_MspInit+0xe0>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d159      	bne.n	800116a <HAL_SPI_MspInit+0xd6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	613b      	str	r3, [r7, #16]
 80010ba:	4b2f      	ldr	r3, [pc, #188]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010be:	4a2e      	ldr	r2, [pc, #184]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010c0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80010c4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ca:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80010ce:	613b      	str	r3, [r7, #16]
 80010d0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
 80010d6:	4b28      	ldr	r3, [pc, #160]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010da:	4a27      	ldr	r2, [pc, #156]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010dc:	f043 0301 	orr.w	r3, r3, #1
 80010e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010e2:	4b25      	ldr	r3, [pc, #148]	@ (8001178 <HAL_SPI_MspInit+0xe4>)
 80010e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010e6:	f003 0301 	and.w	r3, r3, #1
 80010ea:	60fb      	str	r3, [r7, #12]
 80010ec:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80010ee:	23a0      	movs	r3, #160	@ 0xa0
 80010f0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010f2:	2302      	movs	r3, #2
 80010f4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010f6:	2301      	movs	r3, #1
 80010f8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010fa:	2303      	movs	r3, #3
 80010fc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80010fe:	2305      	movs	r3, #5
 8001100:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001102:	f107 0314 	add.w	r3, r7, #20
 8001106:	4619      	mov	r1, r3
 8001108:	481c      	ldr	r0, [pc, #112]	@ (800117c <HAL_SPI_MspInit+0xe8>)
 800110a:	f001 fdb1 	bl	8002c70 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream2;
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001110:	4a1c      	ldr	r2, [pc, #112]	@ (8001184 <HAL_SPI_MspInit+0xf0>)
 8001112:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 8001114:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001116:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800111a:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800111c:	4b18      	ldr	r3, [pc, #96]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 800111e:	2240      	movs	r2, #64	@ 0x40
 8001120:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001122:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001124:	2200      	movs	r2, #0
 8001126:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001128:	4b15      	ldr	r3, [pc, #84]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 800112a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800112e:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001132:	2200      	movs	r2, #0
 8001134:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001138:	2200      	movs	r2, #0
 800113a:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 800113e:	2200      	movs	r2, #0
 8001140:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001144:	2200      	movs	r2, #0
 8001146:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001148:	4b0d      	ldr	r3, [pc, #52]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 800114a:	2200      	movs	r2, #0
 800114c:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 800114e:	480c      	ldr	r0, [pc, #48]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001150:	f001 f97e 	bl	8002450 <HAL_DMA_Init>
 8001154:	4603      	mov	r3, r0
 8001156:	2b00      	cmp	r3, #0
 8001158:	d001      	beq.n	800115e <HAL_SPI_MspInit+0xca>
    {
      Error_Handler();
 800115a:	f7ff ff57 	bl	800100c <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	4a07      	ldr	r2, [pc, #28]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001162:	649a      	str	r2, [r3, #72]	@ 0x48
 8001164:	4a06      	ldr	r2, [pc, #24]	@ (8001180 <HAL_SPI_MspInit+0xec>)
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800116a:	bf00      	nop
 800116c:	3728      	adds	r7, #40	@ 0x28
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40013000 	.word	0x40013000
 8001178:	40023800 	.word	0x40023800
 800117c:	40020000 	.word	0x40020000
 8001180:	20000160 	.word	0x20000160
 8001184:	40026440 	.word	0x40026440

08001188 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b084      	sub	sp, #16
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a0e      	ldr	r2, [pc, #56]	@ (80011d0 <HAL_TIM_Base_MspInit+0x48>)
 8001196:	4293      	cmp	r3, r2
 8001198:	d115      	bne.n	80011c6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 800119a:	2300      	movs	r3, #0
 800119c:	60fb      	str	r3, [r7, #12]
 800119e:	4b0d      	ldr	r3, [pc, #52]	@ (80011d4 <HAL_TIM_Base_MspInit+0x4c>)
 80011a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011a2:	4a0c      	ldr	r2, [pc, #48]	@ (80011d4 <HAL_TIM_Base_MspInit+0x4c>)
 80011a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80011a8:	6453      	str	r3, [r2, #68]	@ 0x44
 80011aa:	4b0a      	ldr	r3, [pc, #40]	@ (80011d4 <HAL_TIM_Base_MspInit+0x4c>)
 80011ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80011ae:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80011b2:	60fb      	str	r3, [r7, #12]
 80011b4:	68fb      	ldr	r3, [r7, #12]
    /* TIM11 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80011b6:	2200      	movs	r2, #0
 80011b8:	2100      	movs	r1, #0
 80011ba:	201a      	movs	r0, #26
 80011bc:	f001 f903 	bl	80023c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80011c0:	201a      	movs	r0, #26
 80011c2:	f001 f91c 	bl	80023fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80011c6:	bf00      	nop
 80011c8:	3710      	adds	r7, #16
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	40014800 	.word	0x40014800
 80011d4:	40023800 	.word	0x40023800

080011d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	@ 0x28
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011e0:	f107 0314 	add.w	r3, r7, #20
 80011e4:	2200      	movs	r2, #0
 80011e6:	601a      	str	r2, [r3, #0]
 80011e8:	605a      	str	r2, [r3, #4]
 80011ea:	609a      	str	r2, [r3, #8]
 80011ec:	60da      	str	r2, [r3, #12]
 80011ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a1d      	ldr	r2, [pc, #116]	@ (800126c <HAL_UART_MspInit+0x94>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d134      	bne.n	8001264 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	613b      	str	r3, [r7, #16]
 80011fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001270 <HAL_UART_MspInit+0x98>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001202:	4a1b      	ldr	r2, [pc, #108]	@ (8001270 <HAL_UART_MspInit+0x98>)
 8001204:	f043 0310 	orr.w	r3, r3, #16
 8001208:	6453      	str	r3, [r2, #68]	@ 0x44
 800120a:	4b19      	ldr	r3, [pc, #100]	@ (8001270 <HAL_UART_MspInit+0x98>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800120e:	f003 0310 	and.w	r3, r3, #16
 8001212:	613b      	str	r3, [r7, #16]
 8001214:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001216:	2300      	movs	r3, #0
 8001218:	60fb      	str	r3, [r7, #12]
 800121a:	4b15      	ldr	r3, [pc, #84]	@ (8001270 <HAL_UART_MspInit+0x98>)
 800121c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800121e:	4a14      	ldr	r2, [pc, #80]	@ (8001270 <HAL_UART_MspInit+0x98>)
 8001220:	f043 0301 	orr.w	r3, r3, #1
 8001224:	6313      	str	r3, [r2, #48]	@ 0x30
 8001226:	4b12      	ldr	r3, [pc, #72]	@ (8001270 <HAL_UART_MspInit+0x98>)
 8001228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800122a:	f003 0301 	and.w	r3, r3, #1
 800122e:	60fb      	str	r3, [r7, #12]
 8001230:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8001232:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8001236:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001244:	2307      	movs	r3, #7
 8001246:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	4809      	ldr	r0, [pc, #36]	@ (8001274 <HAL_UART_MspInit+0x9c>)
 8001250:	f001 fd0e 	bl	8002c70 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001254:	2200      	movs	r2, #0
 8001256:	2100      	movs	r1, #0
 8001258:	2025      	movs	r0, #37	@ 0x25
 800125a:	f001 f8b4 	bl	80023c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800125e:	2025      	movs	r0, #37	@ 0x25
 8001260:	f001 f8cd 	bl	80023fe <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001264:	bf00      	nop
 8001266:	3728      	adds	r7, #40	@ 0x28
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	40011000 	.word	0x40011000
 8001270:	40023800 	.word	0x40023800
 8001274:	40020000 	.word	0x40020000

08001278 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <NMI_Handler+0x4>

08001280 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <HardFault_Handler+0x4>

08001288 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <MemManage_Handler+0x4>

08001290 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <BusFault_Handler+0x4>

08001298 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800129c:	bf00      	nop
 800129e:	e7fd      	b.n	800129c <UsageFault_Handler+0x4>

080012a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a0:	b480      	push	{r7}
 80012a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012a4:	bf00      	nop
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr

080012ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012ae:	b480      	push	{r7}
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012b2:	bf00      	nop
 80012b4:	46bd      	mov	sp, r7
 80012b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ba:	4770      	bx	lr

080012bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012bc:	b480      	push	{r7}
 80012be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012c0:	bf00      	nop
 80012c2:	46bd      	mov	sp, r7
 80012c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c8:	4770      	bx	lr

080012ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012ce:	f000 ff37 	bl	8002140 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012d2:	bf00      	nop
 80012d4:	bd80      	pop	{r7, pc}

080012d6 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80012d6:	b580      	push	{r7, lr}
 80012d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80012da:	2001      	movs	r0, #1
 80012dc:	f001 fe66 	bl	8002fac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80012e0:	bf00      	nop
 80012e2:	bd80      	pop	{r7, pc}

080012e4 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 80012e4:	b580      	push	{r7, lr}
 80012e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(DT_ROTARY_Pin);
 80012e8:	2002      	movs	r0, #2
 80012ea:	f001 fe5f 	bl	8002fac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 80012ee:	bf00      	nop
 80012f0:	bd80      	pop	{r7, pc}

080012f2 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 80012f2:	b580      	push	{r7, lr}
 80012f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(CLK_ROTARY_Pin);
 80012f6:	2004      	movs	r0, #4
 80012f8:	f001 fe58 	bl	8002fac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 80012fc:	bf00      	nop
 80012fe:	bd80      	pop	{r7, pc}

08001300 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001304:	4802      	ldr	r0, [pc, #8]	@ (8001310 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001306:	f002 ff9c 	bl	8004242 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 800130a:	bf00      	nop
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	200001c0 	.word	0x200001c0

08001314 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001318:	4802      	ldr	r0, [pc, #8]	@ (8001324 <USART1_IRQHandler+0x10>)
 800131a:	f003 f99b 	bl	8004654 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800131e:	bf00      	nop
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	20000208 	.word	0x20000208

08001328 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 800132c:	4802      	ldr	r0, [pc, #8]	@ (8001338 <DMA2_Stream2_IRQHandler+0x10>)
 800132e:	f001 fa27 	bl	8002780 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001332:	bf00      	nop
 8001334:	bd80      	pop	{r7, pc}
 8001336:	bf00      	nop
 8001338:	20000160 	.word	0x20000160

0800133c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b086      	sub	sp, #24
 8001340:	af00      	add	r7, sp, #0
 8001342:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001344:	4a14      	ldr	r2, [pc, #80]	@ (8001398 <_sbrk+0x5c>)
 8001346:	4b15      	ldr	r3, [pc, #84]	@ (800139c <_sbrk+0x60>)
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001350:	4b13      	ldr	r3, [pc, #76]	@ (80013a0 <_sbrk+0x64>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001358:	4b11      	ldr	r3, [pc, #68]	@ (80013a0 <_sbrk+0x64>)
 800135a:	4a12      	ldr	r2, [pc, #72]	@ (80013a4 <_sbrk+0x68>)
 800135c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800135e:	4b10      	ldr	r3, [pc, #64]	@ (80013a0 <_sbrk+0x64>)
 8001360:	681a      	ldr	r2, [r3, #0]
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	4413      	add	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	429a      	cmp	r2, r3
 800136a:	d207      	bcs.n	800137c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800136c:	f005 ff1c 	bl	80071a8 <__errno>
 8001370:	4603      	mov	r3, r0
 8001372:	220c      	movs	r2, #12
 8001374:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001376:	f04f 33ff 	mov.w	r3, #4294967295
 800137a:	e009      	b.n	8001390 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800137c:	4b08      	ldr	r3, [pc, #32]	@ (80013a0 <_sbrk+0x64>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001382:	4b07      	ldr	r3, [pc, #28]	@ (80013a0 <_sbrk+0x64>)
 8001384:	681a      	ldr	r2, [r3, #0]
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	4413      	add	r3, r2
 800138a:	4a05      	ldr	r2, [pc, #20]	@ (80013a0 <_sbrk+0x64>)
 800138c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800138e:	68fb      	ldr	r3, [r7, #12]
}
 8001390:	4618      	mov	r0, r3
 8001392:	3718      	adds	r7, #24
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}
 8001398:	20020000 	.word	0x20020000
 800139c:	00000400 	.word	0x00000400
 80013a0:	20000250 	.word	0x20000250
 80013a4:	2001c638 	.word	0x2001c638

080013a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80013ac:	4b06      	ldr	r3, [pc, #24]	@ (80013c8 <SystemInit+0x20>)
 80013ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013b2:	4a05      	ldr	r2, [pc, #20]	@ (80013c8 <SystemInit+0x20>)
 80013b4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013b8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80013bc:	bf00      	nop
 80013be:	46bd      	mov	sp, r7
 80013c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	e000ed00 	.word	0xe000ed00

080013cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80013cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001404 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80013d0:	f7ff ffea 	bl	80013a8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013d4:	480c      	ldr	r0, [pc, #48]	@ (8001408 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80013d6:	490d      	ldr	r1, [pc, #52]	@ (800140c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80013d8:	4a0d      	ldr	r2, [pc, #52]	@ (8001410 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80013da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013dc:	e002      	b.n	80013e4 <LoopCopyDataInit>

080013de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013e2:	3304      	adds	r3, #4

080013e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80013e8:	d3f9      	bcc.n	80013de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80013ea:	4a0a      	ldr	r2, [pc, #40]	@ (8001414 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80013ec:	4c0a      	ldr	r4, [pc, #40]	@ (8001418 <LoopFillZerobss+0x22>)
  movs r3, #0
 80013ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80013f0:	e001      	b.n	80013f6 <LoopFillZerobss>

080013f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80013f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013f4:	3204      	adds	r2, #4

080013f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80013f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80013f8:	d3fb      	bcc.n	80013f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80013fa:	f005 fedb 	bl	80071b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80013fe:	f7ff fbc7 	bl	8000b90 <main>
  bx  lr    
 8001402:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001404:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001408:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800140c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8001410:	08017588 	.word	0x08017588
  ldr r2, =_sbss
 8001414:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8001418:	2001c634 	.word	0x2001c634

0800141c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800141c:	e7fe      	b.n	800141c <ADC_IRQHandler>
	...

08001420 <_ZN16Async_Event_LoopC1Ev>:
 */

#include "../Async_Event_Loop/AsyncEventLoop.hpp"
#include "Types.hpp"

Async_Event_Loop::Async_Event_Loop() :
 8001420:	b480      	push	{r7}
 8001422:	b083      	sub	sp, #12
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
    beginning(nullptr),
    previous(nullptr),
    end(nullptr) {
 8001428:	4a09      	ldr	r2, [pc, #36]	@ (8001450 <_ZN16Async_Event_LoopC1Ev+0x30>)
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	601a      	str	r2, [r3, #0]
    beginning(nullptr),
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	2200      	movs	r2, #0
 8001432:	605a      	str	r2, [r3, #4]
    previous(nullptr),
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
    end(nullptr) {
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	60da      	str	r2, [r3, #12]
}
 8001440:	687b      	ldr	r3, [r7, #4]
 8001442:	4618      	mov	r0, r3
 8001444:	370c      	adds	r7, #12
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr
 800144e:	bf00      	nop
 8001450:	08016c74 	.word	0x08016c74

08001454 <_ZN16Async_Event_LoopD1Ev>:

Async_Event_Loop::~Async_Event_Loop() {
 8001454:	b480      	push	{r7}
 8001456:	b083      	sub	sp, #12
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	4a04      	ldr	r2, [pc, #16]	@ (8001470 <_ZN16Async_Event_LoopD1Ev+0x1c>)
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	601a      	str	r2, [r3, #0]
    // Clean up any dynamically allocated resources if needed
}
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	4618      	mov	r0, r3
 8001466:	370c      	adds	r7, #12
 8001468:	46bd      	mov	sp, r7
 800146a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146e:	4770      	bx	lr
 8001470:	08016c74 	.word	0x08016c74

08001474 <_ZN16Async_Event_LoopD0Ev>:
Async_Event_Loop::~Async_Event_Loop() {
 8001474:	b580      	push	{r7, lr}
 8001476:	b082      	sub	sp, #8
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
}
 800147c:	6878      	ldr	r0, [r7, #4]
 800147e:	f7ff ffe9 	bl	8001454 <_ZN16Async_Event_LoopD1Ev>
 8001482:	2110      	movs	r1, #16
 8001484:	6878      	ldr	r0, [r7, #4]
 8001486:	f005 fd51 	bl	8006f2c <_ZdlPvj>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	4618      	mov	r0, r3
 800148e:	3708      	adds	r7, #8
 8001490:	46bd      	mov	sp, r7
 8001492:	bd80      	pop	{r7, pc}

08001494 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>:

void Async_Event_Loop::setBeginning(QueueableClass* beginning) {
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
 800149c:	6039      	str	r1, [r7, #0]
    this->beginning = beginning;
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	683a      	ldr	r2, [r7, #0]
 80014a2:	605a      	str	r2, [r3, #4]
}
 80014a4:	bf00      	nop
 80014a6:	370c      	adds	r7, #12
 80014a8:	46bd      	mov	sp, r7
 80014aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ae:	4770      	bx	lr

080014b0 <_ZN16Async_Event_Loop12getBeginningEv>:

QueueableClass* Async_Event_Loop::getBeginning() {
 80014b0:	b480      	push	{r7}
 80014b2:	b083      	sub	sp, #12
 80014b4:	af00      	add	r7, sp, #0
 80014b6:	6078      	str	r0, [r7, #4]
    return this->beginning;
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	685b      	ldr	r3, [r3, #4]
}
 80014bc:	4618      	mov	r0, r3
 80014be:	370c      	adds	r7, #12
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr

080014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>:

void Async_Event_Loop::setPrevious(QueueableClass* previous) {
 80014c8:	b480      	push	{r7}
 80014ca:	b083      	sub	sp, #12
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
    this->previous = previous;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	683a      	ldr	r2, [r7, #0]
 80014d6:	609a      	str	r2, [r3, #8]
}
 80014d8:	bf00      	nop
 80014da:	370c      	adds	r7, #12
 80014dc:	46bd      	mov	sp, r7
 80014de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e2:	4770      	bx	lr

080014e4 <_ZN16Async_Event_Loop11getPreviousEv>:

QueueableClass* Async_Event_Loop::getPrevious() {
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
    return this->previous;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	689b      	ldr	r3, [r3, #8]
}
 80014f0:	4618      	mov	r0, r3
 80014f2:	370c      	adds	r7, #12
 80014f4:	46bd      	mov	sp, r7
 80014f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fa:	4770      	bx	lr

080014fc <_ZN16Async_Event_Loop6setEndEP14QueueableClass>:

void Async_Event_Loop::setEnd(QueueableClass* end) {
 80014fc:	b480      	push	{r7}
 80014fe:	b083      	sub	sp, #12
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
 8001504:	6039      	str	r1, [r7, #0]
    this->end = end;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	683a      	ldr	r2, [r7, #0]
 800150a:	60da      	str	r2, [r3, #12]
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <_ZN16Async_Event_Loop6getEndEv>:

QueueableClass* Async_Event_Loop::getEnd() {
 8001518:	b480      	push	{r7}
 800151a:	b083      	sub	sp, #12
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
    return this->end;
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	68db      	ldr	r3, [r3, #12]
}
 8001524:	4618      	mov	r0, r3
 8001526:	370c      	adds	r7, #12
 8001528:	46bd      	mov	sp, r7
 800152a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152e:	4770      	bx	lr

08001530 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass>:

void Async_Event_Loop::enqueue(QueueableClass* next) {
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
 8001538:	6039      	str	r1, [r7, #0]
    if (next->getState() == DONE) {
 800153a:	6838      	ldr	r0, [r7, #0]
 800153c:	f7ff f83e 	bl	80005bc <_ZN14QueueableClass8getStateEv>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	bf0c      	ite	eq
 8001546:	2301      	moveq	r3, #1
 8001548:	2300      	movne	r3, #0
 800154a:	b2db      	uxtb	r3, r3
 800154c:	2b00      	cmp	r3, #0
 800154e:	d036      	beq.n	80015be <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x8e>
        if (getEnd() == nullptr) {
 8001550:	6878      	ldr	r0, [r7, #4]
 8001552:	f7ff ffe1 	bl	8001518 <_ZN16Async_Event_Loop6getEndEv>
 8001556:	4603      	mov	r3, r0
 8001558:	2b00      	cmp	r3, #0
 800155a:	bf0c      	ite	eq
 800155c:	2301      	moveq	r3, #1
 800155e:	2300      	movne	r3, #0
 8001560:	b2db      	uxtb	r3, r3
 8001562:	2b00      	cmp	r3, #0
 8001564:	d00c      	beq.n	8001580 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x50>
            // Queue is empty, add the first item
            setBeginning(next);
 8001566:	6839      	ldr	r1, [r7, #0]
 8001568:	6878      	ldr	r0, [r7, #4]
 800156a:	f7ff ff93 	bl	8001494 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
            setPrevious(next);
 800156e:	6839      	ldr	r1, [r7, #0]
 8001570:	6878      	ldr	r0, [r7, #4]
 8001572:	f7ff ffa9 	bl	80014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
            setEnd(next);
 8001576:	6839      	ldr	r1, [r7, #0]
 8001578:	6878      	ldr	r0, [r7, #4]
 800157a:	f7ff ffbf 	bl	80014fc <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
 800157e:	e013      	b.n	80015a8 <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x78>
        } else {
            // Queue is not empty, add to the end
            getEnd()->setNextClass(next);
 8001580:	6878      	ldr	r0, [r7, #4]
 8001582:	f7ff ffc9 	bl	8001518 <_ZN16Async_Event_Loop6getEndEv>
 8001586:	4603      	mov	r3, r0
 8001588:	6839      	ldr	r1, [r7, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f7ff f822 	bl	80005d4 <_ZN14QueueableClass12setNextClassEPS_>
            setPrevious(getEnd());
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f7ff ffc1 	bl	8001518 <_ZN16Async_Event_Loop6getEndEv>
 8001596:	4603      	mov	r3, r0
 8001598:	4619      	mov	r1, r3
 800159a:	6878      	ldr	r0, [r7, #4]
 800159c:	f7ff ff94 	bl	80014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
            setEnd(next);
 80015a0:	6839      	ldr	r1, [r7, #0]
 80015a2:	6878      	ldr	r0, [r7, #4]
 80015a4:	f7ff ffaa 	bl	80014fc <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
        }
        next->enqueue(); // Signal the object it's enqueued
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	3310      	adds	r3, #16
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	6838      	ldr	r0, [r7, #0]
 80015b2:	4798      	blx	r3
        next->setNextClass(nullptr); // Ensure new end points to null
 80015b4:	2100      	movs	r1, #0
 80015b6:	6838      	ldr	r0, [r7, #0]
 80015b8:	f7ff f80c 	bl	80005d4 <_ZN14QueueableClass12setNextClassEPS_>
    } else {
        next->requeue(); // Object is not done, requeue it
    }
}
 80015bc:	e005      	b.n	80015ca <_ZN16Async_Event_Loop7enqueueEP14QueueableClass+0x9a>
        next->requeue(); // Object is not done, requeue it
 80015be:	683b      	ldr	r3, [r7, #0]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	330c      	adds	r3, #12
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	6838      	ldr	r0, [r7, #0]
 80015c8:	4798      	blx	r3
}
 80015ca:	bf00      	nop
 80015cc:	3708      	adds	r7, #8
 80015ce:	46bd      	mov	sp, r7
 80015d0:	bd80      	pop	{r7, pc}

080015d2 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass>:

void Async_Event_Loop::dequeue(QueueableClass* current) {
 80015d2:	b590      	push	{r4, r7, lr}
 80015d4:	b083      	sub	sp, #12
 80015d6:	af00      	add	r7, sp, #0
 80015d8:	6078      	str	r0, [r7, #4]
 80015da:	6039      	str	r1, [r7, #0]
    if (getBeginning() == current && getEnd() == current) {
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f7ff ff67 	bl	80014b0 <_ZN16Async_Event_Loop12getBeginningEv>
 80015e2:	4602      	mov	r2, r0
 80015e4:	683b      	ldr	r3, [r7, #0]
 80015e6:	4293      	cmp	r3, r2
 80015e8:	d108      	bne.n	80015fc <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2a>
 80015ea:	6878      	ldr	r0, [r7, #4]
 80015ec:	f7ff ff94 	bl	8001518 <_ZN16Async_Event_Loop6getEndEv>
 80015f0:	4602      	mov	r2, r0
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d101      	bne.n	80015fc <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2a>
 80015f8:	2301      	movs	r3, #1
 80015fa:	e000      	b.n	80015fe <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x2c>
 80015fc:	2300      	movs	r3, #0
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00c      	beq.n	800161c <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x4a>
        // Only one item in the queue
        setBeginning(nullptr);
 8001602:	2100      	movs	r1, #0
 8001604:	6878      	ldr	r0, [r7, #4]
 8001606:	f7ff ff45 	bl	8001494 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
        setPrevious(nullptr);
 800160a:	2100      	movs	r1, #0
 800160c:	6878      	ldr	r0, [r7, #4]
 800160e:	f7ff ff5b 	bl	80014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
        setEnd(nullptr);
 8001612:	2100      	movs	r1, #0
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f7ff ff71 	bl	80014fc <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
 800161a:	e020      	b.n	800165e <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x8c>
    } else if (getBeginning() == current) {
 800161c:	6878      	ldr	r0, [r7, #4]
 800161e:	f7ff ff47 	bl	80014b0 <_ZN16Async_Event_Loop12getBeginningEv>
 8001622:	4602      	mov	r2, r0
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	4293      	cmp	r3, r2
 8001628:	bf0c      	ite	eq
 800162a:	2301      	moveq	r3, #1
 800162c:	2300      	movne	r3, #0
 800162e:	b2db      	uxtb	r3, r3
 8001630:	2b00      	cmp	r3, #0
 8001632:	d008      	beq.n	8001646 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x74>
        // Dequeuing the first item
        setBeginning(current->getNextClass());
 8001634:	6838      	ldr	r0, [r7, #0]
 8001636:	f7fe ffdb 	bl	80005f0 <_ZN14QueueableClass12getNextClassEv>
 800163a:	4603      	mov	r3, r0
 800163c:	4619      	mov	r1, r3
 800163e:	6878      	ldr	r0, [r7, #4]
 8001640:	f7ff ff28 	bl	8001494 <_ZN16Async_Event_Loop12setBeginningEP14QueueableClass>
 8001644:	e00b      	b.n	800165e <_ZN16Async_Event_Loop7dequeueEP14QueueableClass+0x8c>
    } else {
        // Dequeuing an item in the middle or end
        getPrevious()->setNextClass(current->getNextClass());
 8001646:	6878      	ldr	r0, [r7, #4]
 8001648:	f7ff ff4c 	bl	80014e4 <_ZN16Async_Event_Loop11getPreviousEv>
 800164c:	4604      	mov	r4, r0
 800164e:	6838      	ldr	r0, [r7, #0]
 8001650:	f7fe ffce 	bl	80005f0 <_ZN14QueueableClass12getNextClassEv>
 8001654:	4603      	mov	r3, r0
 8001656:	4619      	mov	r1, r3
 8001658:	4620      	mov	r0, r4
 800165a:	f7fe ffbb 	bl	80005d4 <_ZN14QueueableClass12setNextClassEPS_>
    }
    current->setNextClass(nullptr); // Ensure dequeued object points to nothing
 800165e:	2100      	movs	r1, #0
 8001660:	6838      	ldr	r0, [r7, #0]
 8001662:	f7fe ffb7 	bl	80005d4 <_ZN14QueueableClass12setNextClassEPS_>
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	bd90      	pop	{r4, r7, pc}
	...

08001670 <_ZN16Async_Event_Loop10ASYNC_LOOPEv>:

void Async_Event_Loop::ASYNC_LOOP() {
 8001670:	b580      	push	{r7, lr}
 8001672:	b086      	sub	sp, #24
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
    QueueableClass* current = getBeginning();
 8001678:	6878      	ldr	r0, [r7, #4]
 800167a:	f7ff ff19 	bl	80014b0 <_ZN16Async_Event_Loop12getBeginningEv>
 800167e:	6178      	str	r0, [r7, #20]
    QueueableClass* next = nullptr;
 8001680:	2300      	movs	r3, #0
 8001682:	613b      	str	r3, [r7, #16]

    if (current != nullptr) { // IF THERE IS A QUEUE AT ALL
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	2b00      	cmp	r3, #0
 8001688:	d036      	beq.n	80016f8 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x88>
        // Resetting for test purposes
        GPIOA->ODR &= ~GPIO_PIN_3; // Reset green led
 800168a:	4b20      	ldr	r3, [pc, #128]	@ (800170c <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 800168c:	695b      	ldr	r3, [r3, #20]
 800168e:	4a1f      	ldr	r2, [pc, #124]	@ (800170c <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 8001690:	f023 0308 	bic.w	r3, r3, #8
 8001694:	6153      	str	r3, [r2, #20]

        do {

            uint8_t currentClassState = current->getState();
 8001696:	6978      	ldr	r0, [r7, #20]
 8001698:	f7fe ff90 	bl	80005bc <_ZN14QueueableClass8getStateEv>
 800169c:	4603      	mov	r3, r0
 800169e:	73fb      	strb	r3, [r7, #15]
            next = current->getNextClass(); // Save next pointer before any potential dequeue
 80016a0:	6978      	ldr	r0, [r7, #20]
 80016a2:	f7fe ffa5 	bl	80005f0 <_ZN14QueueableClass12getNextClassEv>
 80016a6:	6138      	str	r0, [r7, #16]
            // Update pointers for next iteration
            if (currentClassState == DONE) {
 80016a8:	7bfb      	ldrb	r3, [r7, #15]
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d104      	bne.n	80016b8 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x48>
                dequeue(current); // Dequeue the object if it's done
 80016ae:	6979      	ldr	r1, [r7, #20]
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f7ff ff8e 	bl	80015d2 <_ZN16Async_Event_Loop7dequeueEP14QueueableClass>
 80016b6:	e009      	b.n	80016cc <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x5c>
            } else {
                current->EXECUTE(); // Execute the object if it's not done
 80016b8:	697b      	ldr	r3, [r7, #20]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	3314      	adds	r3, #20
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	6978      	ldr	r0, [r7, #20]
 80016c2:	4798      	blx	r3
                setPrevious(current);
 80016c4:	6979      	ldr	r1, [r7, #20]
 80016c6:	6878      	ldr	r0, [r7, #4]
 80016c8:	f7ff fefe 	bl	80014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>
}

            current = next; // Move to the next item in the queue
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	617b      	str	r3, [r7, #20]

        } while (current != nullptr);
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d1df      	bne.n	8001696 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x26>
        // After the loop, update end pointer
        setEnd(getPrevious());
 80016d6:	6878      	ldr	r0, [r7, #4]
 80016d8:	f7ff ff04 	bl	80014e4 <_ZN16Async_Event_Loop11getPreviousEv>
 80016dc:	4603      	mov	r3, r0
 80016de:	4619      	mov	r1, r3
 80016e0:	6878      	ldr	r0, [r7, #4]
 80016e2:	f7ff ff0b 	bl	80014fc <_ZN16Async_Event_Loop6setEndEP14QueueableClass>
        // Reset previous pointer to beginning (if needed)
        setPrevious(getBeginning());
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f7ff fee2 	bl	80014b0 <_ZN16Async_Event_Loop12getBeginningEv>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4619      	mov	r1, r3
 80016f0:	6878      	ldr	r0, [r7, #4]
 80016f2:	f7ff fee9 	bl	80014c8 <_ZN16Async_Event_Loop11setPreviousEP14QueueableClass>

    } else {
        GPIOA->ODR |= GPIO_PIN_3; // Set green led (no queue case)
    }
}
 80016f6:	e005      	b.n	8001704 <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x94>
        GPIOA->ODR |= GPIO_PIN_3; // Set green led (no queue case)
 80016f8:	4b04      	ldr	r3, [pc, #16]	@ (800170c <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 80016fa:	695b      	ldr	r3, [r3, #20]
 80016fc:	4a03      	ldr	r2, [pc, #12]	@ (800170c <_ZN16Async_Event_Loop10ASYNC_LOOPEv+0x9c>)
 80016fe:	f043 0308 	orr.w	r3, r3, #8
 8001702:	6153      	str	r3, [r2, #20]
}
 8001704:	bf00      	nop
 8001706:	3718      	adds	r7, #24
 8001708:	46bd      	mov	sp, r7
 800170a:	bd80      	pop	{r7, pc}
 800170c:	40020000 	.word	0x40020000

08001710 <_ZN13Frame_BuilderC1Ev>:
#include "Assets.hpp"
#include <cmath>
using namespace std;
//////////////////////////////////////////////////////

Frame_Builder::Frame_Builder() {
 8001710:	b480      	push	{r7}
 8001712:	b083      	sub	sp, #12
 8001714:	af00      	add	r7, sp, #0
 8001716:	6078      	str	r0, [r7, #4]
 8001718:	4a04      	ldr	r2, [pc, #16]	@ (800172c <_ZN13Frame_BuilderC1Ev+0x1c>)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub

}
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	4618      	mov	r0, r3
 8001722:	370c      	adds	r7, #12
 8001724:	46bd      	mov	sp, r7
 8001726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800172a:	4770      	bx	lr
 800172c:	08016ca8 	.word	0x08016ca8

08001730 <_ZN13Frame_BuilderD1Ev>:

Frame_Builder::~Frame_Builder() {
 8001730:	b480      	push	{r7}
 8001732:	b083      	sub	sp, #12
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	4a04      	ldr	r2, [pc, #16]	@ (800174c <_ZN13Frame_BuilderD1Ev+0x1c>)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4618      	mov	r0, r3
 8001742:	370c      	adds	r7, #12
 8001744:	46bd      	mov	sp, r7
 8001746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800174a:	4770      	bx	lr
 800174c:	08016ca8 	.word	0x08016ca8

08001750 <_ZN13Frame_BuilderD0Ev>:
Frame_Builder::~Frame_Builder() {
 8001750:	b580      	push	{r7, lr}
 8001752:	b082      	sub	sp, #8
 8001754:	af00      	add	r7, sp, #0
 8001756:	6078      	str	r0, [r7, #4]
}
 8001758:	6878      	ldr	r0, [r7, #4]
 800175a:	f7ff ffe9 	bl	8001730 <_ZN13Frame_BuilderD1Ev>
 800175e:	2104      	movs	r1, #4
 8001760:	6878      	ldr	r0, [r7, #4]
 8001762:	f005 fbe3 	bl	8006f2c <_ZdlPvj>
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	4618      	mov	r0, r3
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bd80      	pop	{r7, pc}

08001770 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb>:
								void (*func)(UG_S16, UG_S16, UG_COLOR),
								const uint8_t tile[],
								uint8_t transColor,
								bool setTrans
								)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b086      	sub	sp, #24
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
 8001778:	4608      	mov	r0, r1
 800177a:	4611      	mov	r1, r2
 800177c:	461a      	mov	r2, r3
 800177e:	4603      	mov	r3, r0
 8001780:	70fb      	strb	r3, [r7, #3]
 8001782:	460b      	mov	r3, r1
 8001784:	70bb      	strb	r3, [r7, #2]
 8001786:	4613      	mov	r3, r2
 8001788:	707b      	strb	r3, [r7, #1]
	// check if the tile is not empty
	uint8_t width = ye - yi + 1;
 800178a:	f897 2020 	ldrb.w	r2, [r7, #32]
 800178e:	78bb      	ldrb	r3, [r7, #2]
 8001790:	1ad3      	subs	r3, r2, r3
 8001792:	b2db      	uxtb	r3, r3
 8001794:	3301      	adds	r3, #1
 8001796:	74fb      	strb	r3, [r7, #19]
	uint8_t height = xe - xi + 1;
 8001798:	787a      	ldrb	r2, [r7, #1]
 800179a:	78fb      	ldrb	r3, [r7, #3]
 800179c:	1ad3      	subs	r3, r2, r3
 800179e:	b2db      	uxtb	r3, r3
 80017a0:	3301      	adds	r3, #1
 80017a2:	74bb      	strb	r3, [r7, #18]
	if (width < 1|| height < 1) return;
 80017a4:	7cfb      	ldrb	r3, [r7, #19]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d061      	beq.n	800186e <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xfe>
 80017aa:	7cbb      	ldrb	r3, [r7, #18]
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d05e      	beq.n	800186e <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xfe>


	 for(uint16_t Y = 0; Y < width; Y++){
 80017b0:	2300      	movs	r3, #0
 80017b2:	82fb      	strh	r3, [r7, #22]
 80017b4:	e055      	b.n	8001862 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xf2>
		 for(uint16_t X = 0; X < height; X++){
 80017b6:	2300      	movs	r3, #0
 80017b8:	82bb      	strh	r3, [r7, #20]
 80017ba:	e04a      	b.n	8001852 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xe2>
			 uint16_t position = X + Y * width;
 80017bc:	7cfb      	ldrb	r3, [r7, #19]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	8afa      	ldrh	r2, [r7, #22]
 80017c2:	fb12 f303 	smulbb	r3, r2, r3
 80017c6:	b29a      	uxth	r2, r3
 80017c8:	8abb      	ldrh	r3, [r7, #20]
 80017ca:	4413      	add	r3, r2
 80017cc:	823b      	strh	r3, [r7, #16]
			 uint8_t color = tile[position];
 80017ce:	8a3b      	ldrh	r3, [r7, #16]
 80017d0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017d2:	4413      	add	r3, r2
 80017d4:	781b      	ldrb	r3, [r3, #0]
 80017d6:	73fb      	strb	r3, [r7, #15]
			 if(setTrans){
 80017d8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d01d      	beq.n	800181c <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xac>
				 if(color != transColor){
 80017e0:	7bfa      	ldrb	r2, [r7, #15]
 80017e2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80017e6:	429a      	cmp	r2, r3
 80017e8:	d030      	beq.n	800184c <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xdc>
					 uint8_t pixel16bits = tile[position];
 80017ea:	8a3b      	ldrh	r3, [r7, #16]
 80017ec:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80017ee:	4413      	add	r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	737b      	strb	r3, [r7, #13]
				 	 func(X + xi, Y + yi, palette[pixel16bits]);
 80017f4:	78fb      	ldrb	r3, [r7, #3]
 80017f6:	b29a      	uxth	r2, r3
 80017f8:	8abb      	ldrh	r3, [r7, #20]
 80017fa:	4413      	add	r3, r2
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	b218      	sxth	r0, r3
 8001800:	78bb      	ldrb	r3, [r7, #2]
 8001802:	b29a      	uxth	r2, r3
 8001804:	8afb      	ldrh	r3, [r7, #22]
 8001806:	4413      	add	r3, r2
 8001808:	b29b      	uxth	r3, r3
 800180a:	b219      	sxth	r1, r3
 800180c:	7b7b      	ldrb	r3, [r7, #13]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001812:	4413      	add	r3, r2
 8001814:	881a      	ldrh	r2, [r3, #0]
 8001816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001818:	4798      	blx	r3
 800181a:	e017      	b.n	800184c <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0xdc>
			     }
			 }else{
				 uint8_t pixel16bits = tile[position];
 800181c:	8a3b      	ldrh	r3, [r7, #16]
 800181e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001820:	4413      	add	r3, r2
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	73bb      	strb	r3, [r7, #14]
				 func(X + xi, Y + yi, palette[pixel16bits]);
 8001826:	78fb      	ldrb	r3, [r7, #3]
 8001828:	b29a      	uxth	r2, r3
 800182a:	8abb      	ldrh	r3, [r7, #20]
 800182c:	4413      	add	r3, r2
 800182e:	b29b      	uxth	r3, r3
 8001830:	b218      	sxth	r0, r3
 8001832:	78bb      	ldrb	r3, [r7, #2]
 8001834:	b29a      	uxth	r2, r3
 8001836:	8afb      	ldrh	r3, [r7, #22]
 8001838:	4413      	add	r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	b219      	sxth	r1, r3
 800183e:	7bbb      	ldrb	r3, [r7, #14]
 8001840:	005b      	lsls	r3, r3, #1
 8001842:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001844:	4413      	add	r3, r2
 8001846:	881a      	ldrh	r2, [r3, #0]
 8001848:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800184a:	4798      	blx	r3
		 for(uint16_t X = 0; X < height; X++){
 800184c:	8abb      	ldrh	r3, [r7, #20]
 800184e:	3301      	adds	r3, #1
 8001850:	82bb      	strh	r3, [r7, #20]
 8001852:	7cbb      	ldrb	r3, [r7, #18]
 8001854:	b29b      	uxth	r3, r3
 8001856:	8aba      	ldrh	r2, [r7, #20]
 8001858:	429a      	cmp	r2, r3
 800185a:	d3af      	bcc.n	80017bc <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0x4c>
	 for(uint16_t Y = 0; Y < width; Y++){
 800185c:	8afb      	ldrh	r3, [r7, #22]
 800185e:	3301      	adds	r3, #1
 8001860:	82fb      	strh	r3, [r7, #22]
 8001862:	7cfb      	ldrb	r3, [r7, #19]
 8001864:	b29b      	uxth	r3, r3
 8001866:	8afa      	ldrh	r2, [r7, #22]
 8001868:	429a      	cmp	r2, r3
 800186a:	d3a4      	bcc.n	80017b6 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0x46>
 800186c:	e000      	b.n	8001870 <_ZN13Frame_Builder15FB_Draw8bitTileEhhhhPKtPFvsstEPKhhb+0x100>
	if (width < 1|| height < 1) return;
 800186e:	bf00      	nop
			 }
		 }
 	 }
 }
 8001870:	3718      	adds	r7, #24
 8001872:	46bd      	mov	sp, r7
 8001874:	bd80      	pop	{r7, pc}

08001876 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb>:
								void (*func)(UG_S16, UG_S16, UG_COLOR),
								const uint8_t tile[],
								uint8_t transColor,
								bool setTrans
								)
{
 8001876:	b580      	push	{r7, lr}
 8001878:	b088      	sub	sp, #32
 800187a:	af00      	add	r7, sp, #0
 800187c:	6078      	str	r0, [r7, #4]
 800187e:	4608      	mov	r0, r1
 8001880:	4611      	mov	r1, r2
 8001882:	461a      	mov	r2, r3
 8001884:	4603      	mov	r3, r0
 8001886:	70fb      	strb	r3, [r7, #3]
 8001888:	460b      	mov	r3, r1
 800188a:	70bb      	strb	r3, [r7, #2]
 800188c:	4613      	mov	r3, r2
 800188e:	707b      	strb	r3, [r7, #1]
	// check if the tile is not empty
	uint32_t tileArrSize = tileHeight*tileWidth;
 8001890:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8001892:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 8001894:	fb02 f303 	mul.w	r3, r2, r3
 8001898:	61bb      	str	r3, [r7, #24]
	uint16_t portionWidth = xe - xi + 1;
 800189a:	787b      	ldrb	r3, [r7, #1]
 800189c:	b29a      	uxth	r2, r3
 800189e:	78fb      	ldrb	r3, [r7, #3]
 80018a0:	b29b      	uxth	r3, r3
 80018a2:	1ad3      	subs	r3, r2, r3
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	3301      	adds	r3, #1
 80018a8:	82fb      	strh	r3, [r7, #22]
	uint16_t portionHeight = ye - yi + 1;
 80018aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	78bb      	ldrb	r3, [r7, #2]
 80018b2:	b29b      	uxth	r3, r3
 80018b4:	1ad3      	subs	r3, r2, r3
 80018b6:	b29b      	uxth	r3, r3
 80018b8:	3301      	adds	r3, #1
 80018ba:	82bb      	strh	r3, [r7, #20]
	uint32_t portionArrSize = portionWidth * portionHeight;
 80018bc:	8afb      	ldrh	r3, [r7, #22]
 80018be:	8aba      	ldrh	r2, [r7, #20]
 80018c0:	fb02 f303 	mul.w	r3, r2, r3
 80018c4:	613b      	str	r3, [r7, #16]

	//condom against dumb programmer AIDS
	if ((portionArrSize > tileArrSize)||
 80018c6:	693a      	ldr	r2, [r7, #16]
 80018c8:	69bb      	ldr	r3, [r7, #24]
 80018ca:	429a      	cmp	r2, r3
 80018cc:	d874      	bhi.n	80019b8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x142>
		 (xi + portionWidth > tileWidth)||
 80018ce:	78fa      	ldrb	r2, [r7, #3]
 80018d0:	8afb      	ldrh	r3, [r7, #22]
 80018d2:	441a      	add	r2, r3
 80018d4:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
	if ((portionArrSize > tileArrSize)||
 80018d6:	429a      	cmp	r2, r3
 80018d8:	dc6e      	bgt.n	80019b8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x142>
		 (yi + portionHeight > tileHeight)||
 80018da:	78ba      	ldrb	r2, [r7, #2]
 80018dc:	8abb      	ldrh	r3, [r7, #20]
 80018de:	441a      	add	r2, r3
 80018e0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
		 (xi + portionWidth > tileWidth)||
 80018e2:	429a      	cmp	r2, r3
 80018e4:	dc68      	bgt.n	80019b8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x142>
		 (yi + portionHeight > tileHeight)||
 80018e6:	69bb      	ldr	r3, [r7, #24]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d065      	beq.n	80019b8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x142>
		 (tileArrSize == 0)||
 80018ec:	693b      	ldr	r3, [r7, #16]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d062      	beq.n	80019b8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x142>
		 (portionArrSize ==0)) return;


	 for(uint16_t Y = 0; Y < portionHeight; Y++){
 80018f2:	2300      	movs	r3, #0
 80018f4:	83fb      	strh	r3, [r7, #30]
 80018f6:	e05a      	b.n	80019ae <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x138>
		 for(uint16_t X = 0; X < portionWidth; X++){
 80018f8:	2300      	movs	r3, #0
 80018fa:	83bb      	strh	r3, [r7, #28]
 80018fc:	e050      	b.n	80019a0 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x12a>
			 uint16_t position = X + xi + (Y + yi) * tileWidth;
 80018fe:	78fb      	ldrb	r3, [r7, #3]
 8001900:	b29a      	uxth	r2, r3
 8001902:	8bbb      	ldrh	r3, [r7, #28]
 8001904:	4413      	add	r3, r2
 8001906:	b29a      	uxth	r2, r3
 8001908:	8bf9      	ldrh	r1, [r7, #30]
 800190a:	78bb      	ldrb	r3, [r7, #2]
 800190c:	440b      	add	r3, r1
 800190e:	b29b      	uxth	r3, r3
 8001910:	8e39      	ldrh	r1, [r7, #48]	@ 0x30
 8001912:	fb11 f303 	smulbb	r3, r1, r3
 8001916:	b29b      	uxth	r3, r3
 8001918:	4413      	add	r3, r2
 800191a:	81fb      	strh	r3, [r7, #14]
			 uint8_t color = tile[position];
 800191c:	89fb      	ldrh	r3, [r7, #14]
 800191e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001920:	4413      	add	r3, r2
 8001922:	781b      	ldrb	r3, [r3, #0]
 8001924:	737b      	strb	r3, [r7, #13]
			 if(setTrans){
 8001926:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 800192a:	2b00      	cmp	r3, #0
 800192c:	d01d      	beq.n	800196a <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0xf4>
				 if(color != transColor){
 800192e:	7b7a      	ldrb	r2, [r7, #13]
 8001930:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8001934:	429a      	cmp	r2, r3
 8001936:	d030      	beq.n	800199a <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x124>
					 uint8_t pixel16bits = tile[position];
 8001938:	89fb      	ldrh	r3, [r7, #14]
 800193a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800193c:	4413      	add	r3, r2
 800193e:	781b      	ldrb	r3, [r3, #0]
 8001940:	72fb      	strb	r3, [r7, #11]
				 	 func(X + xi, Y + yi, palette[pixel16bits]);
 8001942:	78fb      	ldrb	r3, [r7, #3]
 8001944:	b29a      	uxth	r2, r3
 8001946:	8bbb      	ldrh	r3, [r7, #28]
 8001948:	4413      	add	r3, r2
 800194a:	b29b      	uxth	r3, r3
 800194c:	b218      	sxth	r0, r3
 800194e:	78bb      	ldrb	r3, [r7, #2]
 8001950:	b29a      	uxth	r2, r3
 8001952:	8bfb      	ldrh	r3, [r7, #30]
 8001954:	4413      	add	r3, r2
 8001956:	b29b      	uxth	r3, r3
 8001958:	b219      	sxth	r1, r3
 800195a:	7afb      	ldrb	r3, [r7, #11]
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001960:	4413      	add	r3, r2
 8001962:	881a      	ldrh	r2, [r3, #0]
 8001964:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001966:	4798      	blx	r3
 8001968:	e017      	b.n	800199a <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x124>
			     }
			 }else{
				 uint8_t pixel16bits = tile[position];
 800196a:	89fb      	ldrh	r3, [r7, #14]
 800196c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800196e:	4413      	add	r3, r2
 8001970:	781b      	ldrb	r3, [r3, #0]
 8001972:	733b      	strb	r3, [r7, #12]
				 func(X + xi, Y + yi, palette[pixel16bits]);
 8001974:	78fb      	ldrb	r3, [r7, #3]
 8001976:	b29a      	uxth	r2, r3
 8001978:	8bbb      	ldrh	r3, [r7, #28]
 800197a:	4413      	add	r3, r2
 800197c:	b29b      	uxth	r3, r3
 800197e:	b218      	sxth	r0, r3
 8001980:	78bb      	ldrb	r3, [r7, #2]
 8001982:	b29a      	uxth	r2, r3
 8001984:	8bfb      	ldrh	r3, [r7, #30]
 8001986:	4413      	add	r3, r2
 8001988:	b29b      	uxth	r3, r3
 800198a:	b219      	sxth	r1, r3
 800198c:	7b3b      	ldrb	r3, [r7, #12]
 800198e:	005b      	lsls	r3, r3, #1
 8001990:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001992:	4413      	add	r3, r2
 8001994:	881a      	ldrh	r2, [r3, #0]
 8001996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001998:	4798      	blx	r3
		 for(uint16_t X = 0; X < portionWidth; X++){
 800199a:	8bbb      	ldrh	r3, [r7, #28]
 800199c:	3301      	adds	r3, #1
 800199e:	83bb      	strh	r3, [r7, #28]
 80019a0:	8bba      	ldrh	r2, [r7, #28]
 80019a2:	8afb      	ldrh	r3, [r7, #22]
 80019a4:	429a      	cmp	r2, r3
 80019a6:	d3aa      	bcc.n	80018fe <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x88>
	 for(uint16_t Y = 0; Y < portionHeight; Y++){
 80019a8:	8bfb      	ldrh	r3, [r7, #30]
 80019aa:	3301      	adds	r3, #1
 80019ac:	83fb      	strh	r3, [r7, #30]
 80019ae:	8bfa      	ldrh	r2, [r7, #30]
 80019b0:	8abb      	ldrh	r3, [r7, #20]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d3a0      	bcc.n	80018f8 <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x82>
 80019b6:	e000      	b.n	80019ba <_ZN13Frame_Builder18FB_BGPartialRedrawEhhhhttPKtPFvsstEPKhhb+0x144>
		 (portionArrSize ==0)) return;
 80019b8:	bf00      	nop
			 }
		 }
 	 }
 }
 80019ba:	3720      	adds	r7, #32
 80019bc:	46bd      	mov	sp, r7
 80019be:	bd80      	pop	{r7, pc}

080019c0 <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb>:
 */
#include <cstdint>
#include "KY040.hpp"
#include "types.hpp"

KY_040::KY_040(
 80019c0:	b480      	push	{r7}
 80019c2:	b085      	sub	sp, #20
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	60f8      	str	r0, [r7, #12]
 80019c8:	60b9      	str	r1, [r7, #8]
 80019ca:	603b      	str	r3, [r7, #0]
 80019cc:	4613      	mov	r3, r2
 80019ce:	80fb      	strh	r3, [r7, #6]
		bool perform
		)
: CLKPort(CLKPort),
  CLKPin(CLKPin),
  DTPort(DTPort),
  DTPin(DTPin)
 80019d0:	4a19      	ldr	r2, [pc, #100]	@ (8001a38 <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x78>)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	601a      	str	r2, [r3, #0]
: CLKPort(CLKPort),
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	605a      	str	r2, [r3, #4]
  CLKPin(CLKPin),
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	88fa      	ldrh	r2, [r7, #6]
 80019e0:	811a      	strh	r2, [r3, #8]
  DTPort(DTPort),
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	683a      	ldr	r2, [r7, #0]
 80019e6:	60da      	str	r2, [r3, #12]
  DTPin(DTPin)
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	8b3a      	ldrh	r2, [r7, #24]
 80019ec:	821a      	strh	r2, [r3, #16]
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	625a      	str	r2, [r3, #36]	@ 0x24
   {

	if(maxValue > minValue){//ensure that the min and max values are setup right;
 80019f4:	6a3a      	ldr	r2, [r7, #32]
 80019f6:	69fb      	ldr	r3, [r7, #28]
 80019f8:	429a      	cmp	r2, r3
 80019fa:	dd06      	ble.n	8001a0a <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x4a>
	    if (minValue < INT32_MIN) {
	        this->minValue = INT32_MIN;  // Set minValue to INT32_MIN if it's too low
	    } else if (minValue > INT32_MAX) {
	        this->minValue = INT32_MAX;  // Set minValue to INT32_MAX if it's too high
	    } else {
	        this->minValue = minValue;   // Otherwise, use the provided minValue
 80019fc:	68fb      	ldr	r3, [r7, #12]
 80019fe:	69fa      	ldr	r2, [r7, #28]
 8001a00:	61da      	str	r2, [r3, #28]
	    if (maxValue < INT32_MIN) {
	        this->maxValue = INT32_MIN;  // Set maxValue to INT32_MIN if it's too low
	    } else if (maxValue > INT32_MAX) {
	        this->maxValue = INT32_MAX;  // Set maxValue to INT32_MAX if it's too high
	    } else {
	        this->maxValue = maxValue;   // Otherwise, use the provided maxValue
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	6a3a      	ldr	r2, [r7, #32]
 8001a06:	621a      	str	r2, [r3, #32]
 8001a08:	e007      	b.n	8001a1a <_ZN6KY_040C1EP12GPIO_TypeDeftS1_tllPFvvEb+0x5a>
	    }
	}else{//if min >= max, than defaults to int32 bounds.
		this -> minValue = INT32_MIN;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8001a10:	61da      	str	r2, [r3, #28]
		this -> maxValue = INT32_MAX;
 8001a12:	68fb      	ldr	r3, [r7, #12]
 8001a14:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001a18:	621a      	str	r2, [r3, #32]
	}

	this -> perform = perform;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a20:	761a      	strb	r2, [r3, #24]
	this -> toPerform = toPerform;
 8001a22:	68fb      	ldr	r3, [r7, #12]
 8001a24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001a26:	615a      	str	r2, [r3, #20]
}
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	3714      	adds	r7, #20
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a34:	4770      	bx	lr
 8001a36:	bf00      	nop
 8001a38:	08016cb8 	.word	0x08016cb8

08001a3c <_ZN6KY_040D1Ev>:

KY_040::~KY_040(void) {
 8001a3c:	b480      	push	{r7}
 8001a3e:	b083      	sub	sp, #12
 8001a40:	af00      	add	r7, sp, #0
 8001a42:	6078      	str	r0, [r7, #4]
 8001a44:	4a04      	ldr	r2, [pc, #16]	@ (8001a58 <_ZN6KY_040D1Ev+0x1c>)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	601a      	str	r2, [r3, #0]

}
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	4618      	mov	r0, r3
 8001a4e:	370c      	adds	r7, #12
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	08016cb8 	.word	0x08016cb8

08001a5c <_ZN6KY_040D0Ev>:
KY_040::~KY_040(void) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
}
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f7ff ffe9 	bl	8001a3c <_ZN6KY_040D1Ev>
 8001a6a:	2128      	movs	r1, #40	@ 0x28
 8001a6c:	6878      	ldr	r0, [r7, #4]
 8001a6e:	f005 fa5d 	bl	8006f2c <_ZdlPvj>
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	4618      	mov	r0, r3
 8001a76:	3708      	adds	r7, #8
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	bd80      	pop	{r7, pc}

08001a7c <_ZN6KY_0408getStepsEv>:

void KY_040::setSteps(int32_t loadToSteps){
	this -> Steps = loadToSteps;
}

int32_t KY_040::getSteps(void){
 8001a7c:	b480      	push	{r7}
 8001a7e:	b083      	sub	sp, #12
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	6078      	str	r0, [r7, #4]
	return this -> Steps;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	370c      	adds	r7, #12
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr

08001a94 <_ZN6KY_04015handleInterruptEv>:

void KY_040::resetSteps(void){
	this -> Steps = 0;
}

void KY_040::handleInterrupt(void){
 8001a94:	b580      	push	{r7, lr}
 8001a96:	b084      	sub	sp, #16
 8001a98:	af00      	add	r7, sp, #0
 8001a9a:	6078      	str	r0, [r7, #4]
	static uint8_t lrmem = 3;
	static int lrsum = 0;

	int8_t 	CLK, DT;

	CLK = (this-> CLKPort -> IDR & this -> CLKPin)? 1 : 0;//Reads the CLK pin from the encoder
 8001a9c:	687b      	ldr	r3, [r7, #4]
 8001a9e:	685b      	ldr	r3, [r3, #4]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	687a      	ldr	r2, [r7, #4]
 8001aa4:	8912      	ldrh	r2, [r2, #8]
 8001aa6:	4013      	ands	r3, r2
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d001      	beq.n	8001ab0 <_ZN6KY_04015handleInterruptEv+0x1c>
 8001aac:	2301      	movs	r3, #1
 8001aae:	e000      	b.n	8001ab2 <_ZN6KY_04015handleInterruptEv+0x1e>
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]
	DT = (this -> DTPort -> IDR & this -> DTPin)? 1 : 0;//Reads the DT pin from the encoder
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	68db      	ldr	r3, [r3, #12]
 8001ab8:	691b      	ldr	r3, [r3, #16]
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	8a12      	ldrh	r2, [r2, #16]
 8001abe:	4013      	ands	r3, r2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <_ZN6KY_04015handleInterruptEv+0x34>
 8001ac4:	2301      	movs	r3, #1
 8001ac6:	e000      	b.n	8001aca <_ZN6KY_04015handleInterruptEv+0x36>
 8001ac8:	2300      	movs	r3, #0
 8001aca:	73bb      	strb	r3, [r7, #14]


	lrmem = ((lrmem & 0x03) << 2) + 2*CLK + DT;
 8001acc:	4b33      	ldr	r3, [pc, #204]	@ (8001b9c <_ZN6KY_04015handleInterruptEv+0x108>)
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	009b      	lsls	r3, r3, #2
 8001ad2:	b2db      	uxtb	r3, r3
 8001ad4:	f003 030c 	and.w	r3, r3, #12
 8001ad8:	b2da      	uxtb	r2, r3
 8001ada:	7bfb      	ldrb	r3, [r7, #15]
 8001adc:	005b      	lsls	r3, r3, #1
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	4413      	add	r3, r2
 8001ae2:	b2da      	uxtb	r2, r3
 8001ae4:	7bbb      	ldrb	r3, [r7, #14]
 8001ae6:	4413      	add	r3, r2
 8001ae8:	b2da      	uxtb	r2, r3
 8001aea:	4b2c      	ldr	r3, [pc, #176]	@ (8001b9c <_ZN6KY_04015handleInterruptEv+0x108>)
 8001aec:	701a      	strb	r2, [r3, #0]
	lrsum = lrsum + TRANS[lrmem];
 8001aee:	4b2b      	ldr	r3, [pc, #172]	@ (8001b9c <_ZN6KY_04015handleInterruptEv+0x108>)
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba0 <_ZN6KY_04015handleInterruptEv+0x10c>)
 8001af6:	569b      	ldrsb	r3, [r3, r2]
 8001af8:	461a      	mov	r2, r3
 8001afa:	4b2a      	ldr	r3, [pc, #168]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	4413      	add	r3, r2
 8001b00:	4a28      	ldr	r2, [pc, #160]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b02:	6013      	str	r3, [r2, #0]

    /* encoder not in the neutral state */
	if(lrsum % 4 != 0){
 8001b04:	4b27      	ldr	r3, [pc, #156]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 0303 	and.w	r3, r3, #3
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d001      	beq.n	8001b14 <_ZN6KY_04015handleInterruptEv+0x80>
		__NOP();
 8001b10:	bf00      	nop
		return;
 8001b12:	e03f      	b.n	8001b94 <_ZN6KY_04015handleInterruptEv+0x100>
	}
	/* encoder in the neutral state */
	switch(lrsum){
 8001b14:	4b23      	ldr	r3, [pc, #140]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f113 0f04 	cmn.w	r3, #4
 8001b1c:	d01a      	beq.n	8001b54 <_ZN6KY_04015handleInterruptEv+0xc0>
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	d131      	bne.n	8001b86 <_ZN6KY_04015handleInterruptEv+0xf2>
	case 4:
		lrsum=0;
 8001b22:	4b20      	ldr	r3, [pc, #128]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	601a      	str	r2, [r3, #0]
		this -> Steps = this -> Steps + 1 > this -> maxValue? this -> maxValue : this -> Steps + 1;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	6a1b      	ldr	r3, [r3, #32]
 8001b30:	429a      	cmp	r2, r3
 8001b32:	db02      	blt.n	8001b3a <_ZN6KY_04015handleInterruptEv+0xa6>
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	6a1b      	ldr	r3, [r3, #32]
 8001b38:	e002      	b.n	8001b40 <_ZN6KY_04015handleInterruptEv+0xac>
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b3e:	3301      	adds	r3, #1
 8001b40:	687a      	ldr	r2, [r7, #4]
 8001b42:	6253      	str	r3, [r2, #36]	@ 0x24
		if(perform) this -> toPerform();
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	7e1b      	ldrb	r3, [r3, #24]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d020      	beq.n	8001b8e <_ZN6KY_04015handleInterruptEv+0xfa>
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	695b      	ldr	r3, [r3, #20]
 8001b50:	4798      	blx	r3
		break;
 8001b52:	e01c      	b.n	8001b8e <_ZN6KY_04015handleInterruptEv+0xfa>
	case -4:
		lrsum=0;
 8001b54:	4b13      	ldr	r3, [pc, #76]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
		this -> Steps = this -> Steps - 1 < this -> minValue? this -> minValue : this -> Steps - 1;
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	69db      	ldr	r3, [r3, #28]
 8001b62:	429a      	cmp	r2, r3
 8001b64:	dc02      	bgt.n	8001b6c <_ZN6KY_04015handleInterruptEv+0xd8>
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	e002      	b.n	8001b72 <_ZN6KY_04015handleInterruptEv+0xde>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b70:	3b01      	subs	r3, #1
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6253      	str	r3, [r2, #36]	@ 0x24
		if(perform) this -> toPerform();
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	7e1b      	ldrb	r3, [r3, #24]
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d009      	beq.n	8001b92 <_ZN6KY_04015handleInterruptEv+0xfe>
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	695b      	ldr	r3, [r3, #20]
 8001b82:	4798      	blx	r3
		break;
 8001b84:	e005      	b.n	8001b92 <_ZN6KY_04015handleInterruptEv+0xfe>
	default:
		lrsum=0;
 8001b86:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <_ZN6KY_04015handleInterruptEv+0x110>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	601a      	str	r2, [r3, #0]
		//showDirection(0);
		break;
 8001b8c:	e002      	b.n	8001b94 <_ZN6KY_04015handleInterruptEv+0x100>
		break;
 8001b8e:	bf00      	nop
 8001b90:	e000      	b.n	8001b94 <_ZN6KY_04015handleInterruptEv+0x100>
		break;
 8001b92:	bf00      	nop
	}
}
 8001b94:	3710      	adds	r7, #16
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd80      	pop	{r7, pc}
 8001b9a:	bf00      	nop
 8001b9c:	20000014 	.word	0x20000014
 8001ba0:	20000004 	.word	0x20000004
 8001ba4:	20000254 	.word	0x20000254

08001ba8 <setSPI_Size>:
 * @brief Sets SPI interface word size (0=8bit, 1=16 bit)
 * @param none
 * @return none
 */

static void setSPI_Size(int8_t size){
 8001ba8:	b480      	push	{r7}
 8001baa:	b083      	sub	sp, #12
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	4603      	mov	r3, r0
 8001bb0:	71fb      	strb	r3, [r7, #7]
  if(config.spi_sz!=size){
 8001bb2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c1c <setSPI_Size+0x74>)
 8001bb4:	f993 3000 	ldrsb.w	r3, [r3]
 8001bb8:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d026      	beq.n	8001c0e <setSPI_Size+0x66>
    __HAL_SPI_DISABLE(&LCD_HANDLE);
 8001bc0:	4b17      	ldr	r3, [pc, #92]	@ (8001c20 <setSPI_Size+0x78>)
 8001bc2:	681b      	ldr	r3, [r3, #0]
 8001bc4:	681a      	ldr	r2, [r3, #0]
 8001bc6:	4b16      	ldr	r3, [pc, #88]	@ (8001c20 <setSPI_Size+0x78>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001bce:	601a      	str	r2, [r3, #0]
    config.spi_sz=size;
 8001bd0:	4a12      	ldr	r2, [pc, #72]	@ (8001c1c <setSPI_Size+0x74>)
 8001bd2:	79fb      	ldrb	r3, [r7, #7]
 8001bd4:	7013      	strb	r3, [r2, #0]
    if(size==mode_16bit){
 8001bd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bda:	2b01      	cmp	r3, #1
 8001bdc:	d10c      	bne.n	8001bf8 <setSPI_Size+0x50>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_16BIT;
 8001bde:	4b10      	ldr	r3, [pc, #64]	@ (8001c20 <setSPI_Size+0x78>)
 8001be0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001be4:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 |= SPI_CR1_DFF;
 8001be6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <setSPI_Size+0x78>)
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	681a      	ldr	r2, [r3, #0]
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <setSPI_Size+0x78>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001bf4:	601a      	str	r2, [r3, #0]
    else{
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
    }
  }
}
 8001bf6:	e00a      	b.n	8001c0e <setSPI_Size+0x66>
      LCD_HANDLE.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <setSPI_Size+0x78>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	60da      	str	r2, [r3, #12]
      LCD_HANDLE.Instance->CR1 &= ~(SPI_CR1_DFF);
 8001bfe:	4b08      	ldr	r3, [pc, #32]	@ (8001c20 <setSPI_Size+0x78>)
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	681a      	ldr	r2, [r3, #0]
 8001c04:	4b06      	ldr	r3, [pc, #24]	@ (8001c20 <setSPI_Size+0x78>)
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001c0c:	601a      	str	r2, [r3, #0]
}
 8001c0e:	bf00      	nop
 8001c10:	370c      	adds	r7, #12
 8001c12:	46bd      	mov	sp, r7
 8001c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c18:	4770      	bx	lr
 8001c1a:	bf00      	nop
 8001c1c:	20000018 	.word	0x20000018
 8001c20:	20000108 	.word	0x20000108

08001c24 <setDMAMemMode>:
 * @param memInc Enable/disable memory address increase
 * @param mode16 Enable/disable 16 bit mode (disabled = 8 bit)
 * @return none
 */
static void setDMAMemMode(uint8_t memInc, uint8_t size)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b082      	sub	sp, #8
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	4603      	mov	r3, r0
 8001c2c:	460a      	mov	r2, r1
 8001c2e:	71fb      	strb	r3, [r7, #7]
 8001c30:	4613      	mov	r3, r2
 8001c32:	71bb      	strb	r3, [r7, #6]
  setSPI_Size(size);
 8001c34:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001c38:	4618      	mov	r0, r3
 8001c3a:	f7ff ffb5 	bl	8001ba8 <setSPI_Size>
  if(config.dma_sz!=size || config.dma_mem_inc!=memInc){
 8001c3e:	4b3d      	ldr	r3, [pc, #244]	@ (8001d34 <setDMAMemMode+0x110>)
 8001c40:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001c44:	461a      	mov	r2, r3
 8001c46:	79bb      	ldrb	r3, [r7, #6]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d106      	bne.n	8001c5a <setDMAMemMode+0x36>
 8001c4c:	4b39      	ldr	r3, [pc, #228]	@ (8001d34 <setDMAMemMode+0x110>)
 8001c4e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001c52:	461a      	mov	r2, r3
 8001c54:	79fb      	ldrb	r3, [r7, #7]
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d067      	beq.n	8001d2a <setDMAMemMode+0x106>
    config.dma_sz =size;
 8001c5a:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8001c5e:	4b35      	ldr	r3, [pc, #212]	@ (8001d34 <setDMAMemMode+0x110>)
 8001c60:	705a      	strb	r2, [r3, #1]
    config.dma_mem_inc = memInc;
 8001c62:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8001c66:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <setDMAMemMode+0x110>)
 8001c68:	709a      	strb	r2, [r3, #2]
    __HAL_DMA_DISABLE(LCD_HANDLE.hdmatx);;
 8001c6a:	4b33      	ldr	r3, [pc, #204]	@ (8001d38 <setDMAMemMode+0x114>)
 8001c6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	4b31      	ldr	r3, [pc, #196]	@ (8001d38 <setDMAMemMode+0x114>)
 8001c74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f022 0201 	bic.w	r2, r2, #1
 8001c7c:	601a      	str	r2, [r3, #0]
#ifdef DMA_SxCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CR & DMA_SxCR_EN) != RESET);
 8001c7e:	bf00      	nop
 8001c80:	4b2d      	ldr	r3, [pc, #180]	@ (8001d38 <setDMAMemMode+0x114>)
 8001c82:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f003 0301 	and.w	r3, r3, #1
 8001c8c:	2b00      	cmp	r3, #0
 8001c8e:	d1f7      	bne.n	8001c80 <setDMAMemMode+0x5c>
#elif defined DMA_CCR_EN
    while((LCD_HANDLE.hdmatx->Instance->CCR & DMA_CCR_EN) != RESET);
#endif
    if(memInc==mem_increase){
 8001c90:	79fb      	ldrb	r3, [r7, #7]
 8001c92:	2b01      	cmp	r3, #1
 8001c94:	d10f      	bne.n	8001cb6 <setDMAMemMode+0x92>
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_ENABLE;
 8001c96:	4b28      	ldr	r3, [pc, #160]	@ (8001d38 <setDMAMemMode+0x114>)
 8001c98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c9a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c9e:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR |= DMA_SxCR_MINC;
 8001ca0:	4b25      	ldr	r3, [pc, #148]	@ (8001d38 <setDMAMemMode+0x114>)
 8001ca2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	681a      	ldr	r2, [r3, #0]
 8001ca8:	4b23      	ldr	r3, [pc, #140]	@ (8001d38 <setDMAMemMode+0x114>)
 8001caa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001cb2:	601a      	str	r2, [r3, #0]
 8001cb4:	e00d      	b.n	8001cd2 <setDMAMemMode+0xae>
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR |= DMA_CCR_MINC;
#endif
    }
    else{
      LCD_HANDLE.hdmatx->Init.MemInc = DMA_MINC_DISABLE;
 8001cb6:	4b20      	ldr	r3, [pc, #128]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cba:	2200      	movs	r2, #0
 8001cbc:	611a      	str	r2, [r3, #16]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR &= ~(DMA_SxCR_MINC);
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cc2:	681b      	ldr	r3, [r3, #0]
 8001cc4:	681a      	ldr	r2, [r3, #0]
 8001cc6:	4b1c      	ldr	r3, [pc, #112]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001cd0:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR &= ~(DMA_CCR_MINC);
#endif
    }

    if(size==mode_16bit){
 8001cd2:	79bb      	ldrb	r3, [r7, #6]
 8001cd4:	2b01      	cmp	r3, #1
 8001cd6:	d116      	bne.n	8001d06 <setDMAMemMode+0xe2>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001cd8:	4b17      	ldr	r3, [pc, #92]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001ce0:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001ce2:	4b15      	ldr	r3, [pc, #84]	@ (8001d38 <setDMAMemMode+0x114>)
 8001ce4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ce6:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001cea:	619a      	str	r2, [r3, #24]
#ifdef DMA_SxCR_EN
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk)) |
 8001cec:	4b12      	ldr	r3, [pc, #72]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	f423 42f0 	bic.w	r2, r3, #30720	@ 0x7800
 8001cf8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d38 <setDMAMemMode+0x114>)
 8001cfa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f442 5220 	orr.w	r2, r2, #10240	@ 0x2800
 8001d02:	601a      	str	r2, [r3, #0]
#elif defined DMA_CCR_EN
      LCD_HANDLE.hdmatx->Instance->CCR = (LCD_HANDLE.hdmatx->Instance->CCR & ~(DMA_CCR_PSIZE_Msk | DMA_CCR_MSIZE_Msk));
#endif
    }
  }
}
 8001d04:	e011      	b.n	8001d2a <setDMAMemMode+0x106>
      LCD_HANDLE.hdmatx->Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001d06:	4b0c      	ldr	r3, [pc, #48]	@ (8001d38 <setDMAMemMode+0x114>)
 8001d08:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	615a      	str	r2, [r3, #20]
      LCD_HANDLE.hdmatx->Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001d0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d38 <setDMAMemMode+0x114>)
 8001d10:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d12:	2200      	movs	r2, #0
 8001d14:	619a      	str	r2, [r3, #24]
      LCD_HANDLE.hdmatx->Instance->CR = (LCD_HANDLE.hdmatx->Instance->CR & ~(DMA_SxCR_PSIZE_Msk | DMA_SxCR_MSIZE_Msk));
 8001d16:	4b08      	ldr	r3, [pc, #32]	@ (8001d38 <setDMAMemMode+0x114>)
 8001d18:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	681a      	ldr	r2, [r3, #0]
 8001d1e:	4b06      	ldr	r3, [pc, #24]	@ (8001d38 <setDMAMemMode+0x114>)
 8001d20:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f422 42f0 	bic.w	r2, r2, #30720	@ 0x7800
 8001d28:	601a      	str	r2, [r3, #0]
}
 8001d2a:	bf00      	nop
 8001d2c:	3708      	adds	r7, #8
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20000018 	.word	0x20000018
 8001d38:	20000108 	.word	0x20000108

08001d3c <LCD_WriteCommand>:
 * @brief Write command to ST7735 controller
 * @param cmd -> command to write
 * @return none
 */
static void LCD_WriteCommand(uint8_t *cmd, uint8_t argc)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	b082      	sub	sp, #8
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
 8001d44:	460b      	mov	r3, r1
 8001d46:	70fb      	strb	r3, [r7, #3]
  setSPI_Size(mode_8bit);
 8001d48:	2000      	movs	r0, #0
 8001d4a:	f7ff ff2d 	bl	8001ba8 <setSPI_Size>
  LCD_PIN(LCD_DC,RESET);
 8001d4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d8c <LCD_WriteCommand+0x50>)
 8001d50:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001d54:	619a      	str	r2, [r3, #24]
#ifdef LCD_CS
  LCD_PIN(LCD_CS,RESET);
#endif
  HAL_SPI_Transmit(&LCD_HANDLE, cmd, 1, HAL_MAX_DELAY);
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	6879      	ldr	r1, [r7, #4]
 8001d5e:	480c      	ldr	r0, [pc, #48]	@ (8001d90 <LCD_WriteCommand+0x54>)
 8001d60:	f001 fe1d 	bl	800399e <HAL_SPI_Transmit>
  if(argc){
 8001d64:	78fb      	ldrb	r3, [r7, #3]
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d00b      	beq.n	8001d82 <LCD_WriteCommand+0x46>
    LCD_PIN(LCD_DC,SET);
 8001d6a:	4b08      	ldr	r3, [pc, #32]	@ (8001d8c <LCD_WriteCommand+0x50>)
 8001d6c:	2202      	movs	r2, #2
 8001d6e:	619a      	str	r2, [r3, #24]
    HAL_SPI_Transmit(&LCD_HANDLE, (cmd+1), argc, HAL_MAX_DELAY);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	1c59      	adds	r1, r3, #1
 8001d74:	78fb      	ldrb	r3, [r7, #3]
 8001d76:	b29a      	uxth	r2, r3
 8001d78:	f04f 33ff 	mov.w	r3, #4294967295
 8001d7c:	4804      	ldr	r0, [pc, #16]	@ (8001d90 <LCD_WriteCommand+0x54>)
 8001d7e:	f001 fe0e 	bl	800399e <HAL_SPI_Transmit>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
}
 8001d82:	bf00      	nop
 8001d84:	3708      	adds	r7, #8
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}
 8001d8a:	bf00      	nop
 8001d8c:	40020400 	.word	0x40020400
 8001d90:	20000108 	.word	0x20000108

08001d94 <LCD_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void LCD_WriteData(uint8_t *buff, size_t buff_size)
{
 8001d94:	b580      	push	{r7, lr}
 8001d96:	b084      	sub	sp, #16
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	6039      	str	r1, [r7, #0]
  LCD_PIN(LCD_DC,SET);
 8001d9e:	4b2b      	ldr	r3, [pc, #172]	@ (8001e4c <LCD_WriteData+0xb8>)
 8001da0:	2202      	movs	r2, #2
 8001da2:	619a      	str	r2, [r3, #24]
  LCD_PIN(LCD_CS,RESET);
#endif

  // split data in small chunks because HAL can't send more than 64K at once

  while (buff_size > 0) {
 8001da4:	e049      	b.n	8001e3a <LCD_WriteData+0xa6>
    uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001dac:	4293      	cmp	r3, r2
 8001dae:	bf28      	it	cs
 8001db0:	4613      	movcs	r3, r2
 8001db2:	81fb      	strh	r3, [r7, #14]
#ifdef USE_DMA
    if(buff_size>DMA_min_Sz){
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	2b40      	cmp	r3, #64	@ 0x40
 8001db8:	d924      	bls.n	8001e04 <LCD_WriteData+0x70>
      HAL_SPI_Transmit_DMA(&LCD_HANDLE, buff, chunk_size);
 8001dba:	89fb      	ldrh	r3, [r7, #14]
 8001dbc:	461a      	mov	r2, r3
 8001dbe:	6879      	ldr	r1, [r7, #4]
 8001dc0:	4823      	ldr	r0, [pc, #140]	@ (8001e50 <LCD_WriteData+0xbc>)
 8001dc2:	f001 ff2f 	bl	8003c24 <HAL_SPI_Transmit_DMA>
      while(HAL_DMA_GetState(LCD_HANDLE.hdmatx)!=HAL_DMA_STATE_READY);
 8001dc6:	bf00      	nop
 8001dc8:	4b21      	ldr	r3, [pc, #132]	@ (8001e50 <LCD_WriteData+0xbc>)
 8001dca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f000 fe61 	bl	8002a94 <HAL_DMA_GetState>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d1f7      	bne.n	8001dc8 <LCD_WriteData+0x34>
      if(config.dma_mem_inc==mem_increase){
 8001dd8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e54 <LCD_WriteData+0xc0>)
 8001dda:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8001dde:	2b01      	cmp	r3, #1
 8001de0:	d127      	bne.n	8001e32 <LCD_WriteData+0x9e>
        if(config.dma_sz==mode_16bit)
 8001de2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e54 <LCD_WriteData+0xc0>)
 8001de4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001de8:	2b01      	cmp	r3, #1
 8001dea:	d104      	bne.n	8001df6 <LCD_WriteData+0x62>
          buff += chunk_size;
 8001dec:	89fb      	ldrh	r3, [r7, #14]
 8001dee:	687a      	ldr	r2, [r7, #4]
 8001df0:	4413      	add	r3, r2
 8001df2:	607b      	str	r3, [r7, #4]
 8001df4:	e01d      	b.n	8001e32 <LCD_WriteData+0x9e>
        else
          buff += chunk_size*2;
 8001df6:	89fb      	ldrh	r3, [r7, #14]
 8001df8:	005b      	lsls	r3, r3, #1
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	4413      	add	r3, r2
 8001e00:	607b      	str	r3, [r7, #4]
 8001e02:	e016      	b.n	8001e32 <LCD_WriteData+0x9e>
      }
    }
    else{
      HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
 8001e04:	89fa      	ldrh	r2, [r7, #14]
 8001e06:	f04f 33ff 	mov.w	r3, #4294967295
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	4810      	ldr	r0, [pc, #64]	@ (8001e50 <LCD_WriteData+0xbc>)
 8001e0e:	f001 fdc6 	bl	800399e <HAL_SPI_Transmit>
      if(config.spi_sz==mode_16bit)
 8001e12:	4b10      	ldr	r3, [pc, #64]	@ (8001e54 <LCD_WriteData+0xc0>)
 8001e14:	f993 3000 	ldrsb.w	r3, [r3]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d104      	bne.n	8001e26 <LCD_WriteData+0x92>
        buff += chunk_size;
 8001e1c:	89fb      	ldrh	r3, [r7, #14]
 8001e1e:	687a      	ldr	r2, [r7, #4]
 8001e20:	4413      	add	r3, r2
 8001e22:	607b      	str	r3, [r7, #4]
 8001e24:	e005      	b.n	8001e32 <LCD_WriteData+0x9e>
      else
        buff += chunk_size*2;
 8001e26:	89fb      	ldrh	r3, [r7, #14]
 8001e28:	005b      	lsls	r3, r3, #1
 8001e2a:	461a      	mov	r2, r3
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4413      	add	r3, r2
 8001e30:	607b      	str	r3, [r7, #4]
    }
#else
    HAL_SPI_Transmit(&LCD_HANDLE, buff, chunk_size, HAL_MAX_DELAY);
#endif
    buff_size -= chunk_size;
 8001e32:	89fb      	ldrh	r3, [r7, #14]
 8001e34:	683a      	ldr	r2, [r7, #0]
 8001e36:	1ad3      	subs	r3, r2, r3
 8001e38:	603b      	str	r3, [r7, #0]
  while (buff_size > 0) {
 8001e3a:	683b      	ldr	r3, [r7, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d1b2      	bne.n	8001da6 <LCD_WriteData+0x12>
  }
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
}
 8001e40:	bf00      	nop
 8001e42:	bf00      	nop
 8001e44:	3710      	adds	r7, #16
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	40020400 	.word	0x40020400
 8001e50:	20000108 	.word	0x20000108
 8001e54:	20000018 	.word	0x20000018

08001e58 <LCD_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void LCD_SetAddressWindow(int16_t x0, int16_t y0, int16_t x1, int16_t y1)
{
 8001e58:	b590      	push	{r4, r7, lr}
 8001e5a:	b08b      	sub	sp, #44	@ 0x2c
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	4604      	mov	r4, r0
 8001e60:	4608      	mov	r0, r1
 8001e62:	4611      	mov	r1, r2
 8001e64:	461a      	mov	r2, r3
 8001e66:	4623      	mov	r3, r4
 8001e68:	80fb      	strh	r3, [r7, #6]
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	80bb      	strh	r3, [r7, #4]
 8001e6e:	460b      	mov	r3, r1
 8001e70:	807b      	strh	r3, [r7, #2]
 8001e72:	4613      	mov	r3, r2
 8001e74:	803b      	strh	r3, [r7, #0]
  int16_t x_start = x0 + LCD_X_SHIFT, x_end = x1 + LCD_X_SHIFT;
 8001e76:	88fb      	ldrh	r3, [r7, #6]
 8001e78:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8001e7a:	887b      	ldrh	r3, [r7, #2]
 8001e7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  int16_t y_start = y0 + LCD_Y_SHIFT, y_end = y1 + LCD_Y_SHIFT;
 8001e7e:	88bb      	ldrh	r3, [r7, #4]
 8001e80:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001e82:	883b      	ldrh	r3, [r7, #0]
 8001e84:	843b      	strh	r3, [r7, #32]

  /* Column Address set */
  {
    uint8_t cmd[] = { CMD_CASET, x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF };
 8001e86:	232a      	movs	r3, #42	@ 0x2a
 8001e88:	763b      	strb	r3, [r7, #24]
 8001e8a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8001e8e:	121b      	asrs	r3, r3, #8
 8001e90:	b21b      	sxth	r3, r3
 8001e92:	b2db      	uxtb	r3, r3
 8001e94:	767b      	strb	r3, [r7, #25]
 8001e96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001e98:	b2db      	uxtb	r3, r3
 8001e9a:	76bb      	strb	r3, [r7, #26]
 8001e9c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8001ea0:	121b      	asrs	r3, r3, #8
 8001ea2:	b21b      	sxth	r3, r3
 8001ea4:	b2db      	uxtb	r3, r3
 8001ea6:	76fb      	strb	r3, [r7, #27]
 8001ea8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001eaa:	b2db      	uxtb	r3, r3
 8001eac:	773b      	strb	r3, [r7, #28]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001eae:	f107 0318 	add.w	r3, r7, #24
 8001eb2:	2104      	movs	r1, #4
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff ff41 	bl	8001d3c <LCD_WriteCommand>
  }
  /* Row Address set */
  {
    uint8_t cmd[] = { CMD_RASET, y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF };
 8001eba:	232b      	movs	r3, #43	@ 0x2b
 8001ebc:	743b      	strb	r3, [r7, #16]
 8001ebe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8001ec2:	121b      	asrs	r3, r3, #8
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	b2db      	uxtb	r3, r3
 8001ec8:	747b      	strb	r3, [r7, #17]
 8001eca:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001ecc:	b2db      	uxtb	r3, r3
 8001ece:	74bb      	strb	r3, [r7, #18]
 8001ed0:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8001ed4:	121b      	asrs	r3, r3, #8
 8001ed6:	b21b      	sxth	r3, r3
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	74fb      	strb	r3, [r7, #19]
 8001edc:	8c3b      	ldrh	r3, [r7, #32]
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	753b      	strb	r3, [r7, #20]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001ee2:	f107 0310 	add.w	r3, r7, #16
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	4618      	mov	r0, r3
 8001eea:	f7ff ff27 	bl	8001d3c <LCD_WriteCommand>
  }
  {
  /* Write to RAM */
    uint8_t cmd[] = { CMD_RAMWR };
 8001eee:	232c      	movs	r3, #44	@ 0x2c
 8001ef0:	733b      	strb	r3, [r7, #12]
    LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001ef2:	f107 030c 	add.w	r3, r7, #12
 8001ef6:	2100      	movs	r1, #0
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff ff1f 	bl	8001d3c <LCD_WriteCommand>
  }
}
 8001efe:	bf00      	nop
 8001f00:	372c      	adds	r7, #44	@ 0x2c
 8001f02:	46bd      	mov	sp, r7
 8001f04:	bd90      	pop	{r4, r7, pc}
	...

08001f08 <LCD_DrawPixelFB>:
#endif
}

#ifdef LCD_LOCAL_FB
void LCD_DrawPixelFB(int16_t x, int16_t y, uint16_t color)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b083      	sub	sp, #12
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	4603      	mov	r3, r0
 8001f10:	80fb      	strh	r3, [r7, #6]
 8001f12:	460b      	mov	r3, r1
 8001f14:	80bb      	strh	r3, [r7, #4]
 8001f16:	4613      	mov	r3, r2
 8001f18:	807b      	strh	r3, [r7, #2]
  if ((x < 0) || (x >= LCD_WIDTH) ||
 8001f1a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	db19      	blt.n	8001f56 <LCD_DrawPixelFB+0x4e>
 8001f22:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001f26:	2bef      	cmp	r3, #239	@ 0xef
 8001f28:	dc15      	bgt.n	8001f56 <LCD_DrawPixelFB+0x4e>
 8001f2a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	db11      	blt.n	8001f56 <LCD_DrawPixelFB+0x4e>
     (y < 0) || (y >= LCD_HEIGHT)) return;
 8001f32:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001f36:	2bef      	cmp	r3, #239	@ 0xef
 8001f38:	dc0d      	bgt.n	8001f56 <LCD_DrawPixelFB+0x4e>

  fb[x+(y*LCD_WIDTH)] = color;
 8001f3a:	f9b7 1006 	ldrsh.w	r1, [r7, #6]
 8001f3e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001f42:	4613      	mov	r3, r2
 8001f44:	011b      	lsls	r3, r3, #4
 8001f46:	1a9b      	subs	r3, r3, r2
 8001f48:	011b      	lsls	r3, r3, #4
 8001f4a:	440b      	add	r3, r1
 8001f4c:	4905      	ldr	r1, [pc, #20]	@ (8001f64 <LCD_DrawPixelFB+0x5c>)
 8001f4e:	887a      	ldrh	r2, [r7, #2]
 8001f50:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 8001f54:	e000      	b.n	8001f58 <LCD_DrawPixelFB+0x50>
     (y < 0) || (y >= LCD_HEIGHT)) return;
 8001f56:	bf00      	nop
}
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	20000258 	.word	0x20000258

08001f68 <LCD_PutStr>:
void LCD_PutChar(uint16_t x, uint16_t y, char ch, UG_FONT* font, uint16_t color, uint16_t bgcolor){
  UG_FontSelect(font);
  UG_PutChar(ch, x, y, color, bgcolor);
}

void LCD_PutStr(uint16_t x, uint16_t y,  char *str, UG_FONT* font, uint16_t color, uint16_t bgcolor){
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b084      	sub	sp, #16
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	60ba      	str	r2, [r7, #8]
 8001f70:	607b      	str	r3, [r7, #4]
 8001f72:	4603      	mov	r3, r0
 8001f74:	81fb      	strh	r3, [r7, #14]
 8001f76:	460b      	mov	r3, r1
 8001f78:	81bb      	strh	r3, [r7, #12]
  UG_FontSelect(font);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f003 faea 	bl	8005554 <UG_FontSelect>
  UG_SetForecolor(color);
 8001f80:	8b3b      	ldrh	r3, [r7, #24]
 8001f82:	4618      	mov	r0, r3
 8001f84:	f003 fd04 	bl	8005990 <UG_SetForecolor>
  UG_SetBackcolor(bgcolor);
 8001f88:	8bbb      	ldrh	r3, [r7, #28]
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	f003 fd12 	bl	80059b4 <UG_SetBackcolor>
  UG_PutString(x, y, str);
 8001f90:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001f94:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001f98:	68ba      	ldr	r2, [r7, #8]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f003 fc60 	bl	8005860 <UG_PutString>
}
 8001fa0:	bf00      	nop
 8001fa2:	3710      	adds	r7, #16
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <LCD_setPower>:
  uint8_t cmd[] = { (tear ? 0x35 /* TEON */ : 0x34 /* TEOFF */) };
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
}

void LCD_setPower(uint8_t power)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b084      	sub	sp, #16
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	4603      	mov	r3, r0
 8001fb0:	71fb      	strb	r3, [r7, #7]
  uint8_t cmd[] = { (power ? CMD_DISPON /* TEON */ : CMD_DISPOFF /* TEOFF */) };
 8001fb2:	79fb      	ldrb	r3, [r7, #7]
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <LCD_setPower+0x14>
 8001fb8:	2329      	movs	r3, #41	@ 0x29
 8001fba:	e000      	b.n	8001fbe <LCD_setPower+0x16>
 8001fbc:	2328      	movs	r3, #40	@ 0x28
 8001fbe:	733b      	strb	r3, [r7, #12]
  LCD_WriteCommand(cmd, sizeof(cmd)-1);
 8001fc0:	f107 030c 	add.w	r3, r7, #12
 8001fc4:	2100      	movs	r1, #0
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f7ff feb8 	bl	8001d3c <LCD_WriteCommand>
}
 8001fcc:	bf00      	nop
 8001fce:	3710      	adds	r7, #16
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	bd80      	pop	{r7, pc}

08001fd4 <LCD_Update>:

void LCD_Update(void)
{
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	af00      	add	r7, sp, #0
#ifdef LCD_LOCAL_FB
  setSPI_Size(mode_8bit);
 8001fd8:	2000      	movs	r0, #0
 8001fda:	f7ff fde5 	bl	8001ba8 <setSPI_Size>
  LCD_SetAddressWindow(0,0,LCD_WIDTH-1,LCD_HEIGHT-1);
 8001fde:	23ef      	movs	r3, #239	@ 0xef
 8001fe0:	22ef      	movs	r2, #239	@ 0xef
 8001fe2:	2100      	movs	r1, #0
 8001fe4:	2000      	movs	r0, #0
 8001fe6:	f7ff ff37 	bl	8001e58 <LCD_SetAddressWindow>
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_16bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8001fea:	2101      	movs	r1, #1
 8001fec:	2001      	movs	r0, #1
 8001fee:	f7ff fe19 	bl	8001c24 <setDMAMemMode>
  #else
  setSPI_Size(mode_16bit);                                                                            // Set SPI to 16 bit
  #endif
  LCD_WriteData((uint8_t*)fb, LCD_WIDTH*LCD_HEIGHT);
 8001ff2:	f44f 4161 	mov.w	r1, #57600	@ 0xe100
 8001ff6:	4804      	ldr	r0, [pc, #16]	@ (8002008 <LCD_Update+0x34>)
 8001ff8:	f7ff fecc 	bl	8001d94 <LCD_WriteData>
#endif
  #ifdef USE_DMA
  setDMAMemMode(mem_increase, mode_8bit);                                                            // Set SPI and DMA to 16 bit, enable memory increase
 8001ffc:	2100      	movs	r1, #0
 8001ffe:	2001      	movs	r0, #1
 8002000:	f7ff fe10 	bl	8001c24 <setDMAMemMode>
  #else
  setSPI_Size(mode_8bit);                                                                            // Set SPI to 16 bit
  #endif
}
 8002004:	bf00      	nop
 8002006:	bd80      	pop	{r7, pc}
 8002008:	20000258 	.word	0x20000258

0800200c <LCD_init>:
 * @param none
 * @return none
 */

void LCD_init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b082      	sub	sp, #8
 8002010:	af00      	add	r7, sp, #0
#ifdef LCD_CS
  LCD_PIN(LCD_CS,SET);
#endif
#ifdef LCD_RST
  LCD_PIN(LCD_RST,RESET);
 8002012:	4b1e      	ldr	r3, [pc, #120]	@ (800208c <LCD_init+0x80>)
 8002014:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002018:	619a      	str	r2, [r3, #24]
  HAL_Delay(1);
 800201a:	2001      	movs	r0, #1
 800201c:	f000 f8b0 	bl	8002180 <HAL_Delay>
  LCD_PIN(LCD_RST,SET);
 8002020:	4b1a      	ldr	r3, [pc, #104]	@ (800208c <LCD_init+0x80>)
 8002022:	2201      	movs	r2, #1
 8002024:	619a      	str	r2, [r3, #24]
  HAL_Delay(200);
 8002026:	20c8      	movs	r0, #200	@ 0xc8
 8002028:	f000 f8aa 	bl	8002180 <HAL_Delay>
#endif
  UG_Init(&gui, &device);
 800202c:	4918      	ldr	r1, [pc, #96]	@ (8002090 <LCD_init+0x84>)
 800202e:	4819      	ldr	r0, [pc, #100]	@ (8002094 <LCD_init+0x88>)
 8002030:	f003 f9f6 	bl	8005420 <UG_Init>
  UG_DriverRegister(DRIVER_DRAW_LINE, LCD_DrawLine);
  UG_DriverRegister(DRIVER_FILL_FRAME, LCD_Fill);
  UG_DriverRegister(DRIVER_FILL_AREA, LCD_FillArea);
  UG_DriverRegister(DRIVER_DRAW_BMP, LCD_DrawImage);
#endif
  UG_FontSetHSpace(0);
 8002034:	2000      	movs	r0, #0
 8002036:	f003 fccf 	bl	80059d8 <UG_FontSetHSpace>
  UG_FontSetVSpace(0);
 800203a:	2000      	movs	r0, #0
 800203c:	f003 fce0 	bl	8005a00 <UG_FontSetVSpace>
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 8002040:	2300      	movs	r3, #0
 8002042:	80fb      	strh	r3, [r7, #6]
 8002044:	e013      	b.n	800206e <LCD_init+0x62>
    LCD_WriteCommand((uint8_t*)&init_cmd[i+1], init_cmd[i]);
 8002046:	88fb      	ldrh	r3, [r7, #6]
 8002048:	3301      	adds	r3, #1
 800204a:	4a13      	ldr	r2, [pc, #76]	@ (8002098 <LCD_init+0x8c>)
 800204c:	441a      	add	r2, r3
 800204e:	88fb      	ldrh	r3, [r7, #6]
 8002050:	4911      	ldr	r1, [pc, #68]	@ (8002098 <LCD_init+0x8c>)
 8002052:	5ccb      	ldrb	r3, [r1, r3]
 8002054:	4619      	mov	r1, r3
 8002056:	4610      	mov	r0, r2
 8002058:	f7ff fe70 	bl	8001d3c <LCD_WriteCommand>
    i += init_cmd[i]+2;
 800205c:	88fb      	ldrh	r3, [r7, #6]
 800205e:	4a0e      	ldr	r2, [pc, #56]	@ (8002098 <LCD_init+0x8c>)
 8002060:	5cd3      	ldrb	r3, [r2, r3]
 8002062:	461a      	mov	r2, r3
 8002064:	88fb      	ldrh	r3, [r7, #6]
 8002066:	4413      	add	r3, r2
 8002068:	b29b      	uxth	r3, r3
 800206a:	3302      	adds	r3, #2
 800206c:	80fb      	strh	r3, [r7, #6]
  for(uint16_t i=0; i<sizeof(init_cmd); ){
 800206e:	88fb      	ldrh	r3, [r7, #6]
 8002070:	2b4b      	cmp	r3, #75	@ 0x4b
 8002072:	d9e8      	bls.n	8002046 <LCD_init+0x3a>
  }
  UG_FillScreen(C_BLACK);               //  Clear screen
 8002074:	2000      	movs	r0, #0
 8002076:	f003 fa7d 	bl	8005574 <UG_FillScreen>
  LCD_setPower(ENABLE);
 800207a:	2001      	movs	r0, #1
 800207c:	f7ff ff94 	bl	8001fa8 <LCD_setPower>
  UG_Update();
 8002080:	f004 fd2c 	bl	8006adc <UG_Update>
}
 8002084:	bf00      	nop
 8002086:	3708      	adds	r7, #8
 8002088:	46bd      	mov	sp, r7
 800208a:	bd80      	pop	{r7, pc}
 800208c:	40020400 	.word	0x40020400
 8002090:	2000001c 	.word	0x2000001c
 8002094:	2001c458 	.word	0x2001c458
 8002098:	08016cc0 	.word	0x08016cc0

0800209c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80020a0:	4b0e      	ldr	r3, [pc, #56]	@ (80020dc <HAL_Init+0x40>)
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	4a0d      	ldr	r2, [pc, #52]	@ (80020dc <HAL_Init+0x40>)
 80020a6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80020aa:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80020ac:	4b0b      	ldr	r3, [pc, #44]	@ (80020dc <HAL_Init+0x40>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <HAL_Init+0x40>)
 80020b2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80020b6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80020b8:	4b08      	ldr	r3, [pc, #32]	@ (80020dc <HAL_Init+0x40>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	4a07      	ldr	r2, [pc, #28]	@ (80020dc <HAL_Init+0x40>)
 80020be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80020c2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80020c4:	2003      	movs	r0, #3
 80020c6:	f000 f973 	bl	80023b0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80020ca:	200f      	movs	r0, #15
 80020cc:	f000 f808 	bl	80020e0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80020d0:	f7fe ffb8 	bl	8001044 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80020d4:	2300      	movs	r3, #0
}
 80020d6:	4618      	mov	r0, r3
 80020d8:	bd80      	pop	{r7, pc}
 80020da:	bf00      	nop
 80020dc:	40023c00 	.word	0x40023c00

080020e0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80020e8:	4b12      	ldr	r3, [pc, #72]	@ (8002134 <HAL_InitTick+0x54>)
 80020ea:	681a      	ldr	r2, [r3, #0]
 80020ec:	4b12      	ldr	r3, [pc, #72]	@ (8002138 <HAL_InitTick+0x58>)
 80020ee:	781b      	ldrb	r3, [r3, #0]
 80020f0:	4619      	mov	r1, r3
 80020f2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020f6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020fa:	fbb2 f3f3 	udiv	r3, r2, r3
 80020fe:	4618      	mov	r0, r3
 8002100:	f000 f999 	bl	8002436 <HAL_SYSTICK_Config>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d001      	beq.n	800210e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800210a:	2301      	movs	r3, #1
 800210c:	e00e      	b.n	800212c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2b0f      	cmp	r3, #15
 8002112:	d80a      	bhi.n	800212a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002114:	2200      	movs	r2, #0
 8002116:	6879      	ldr	r1, [r7, #4]
 8002118:	f04f 30ff 	mov.w	r0, #4294967295
 800211c:	f000 f953 	bl	80023c6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002120:	4a06      	ldr	r2, [pc, #24]	@ (800213c <HAL_InitTick+0x5c>)
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002126:	2300      	movs	r3, #0
 8002128:	e000      	b.n	800212c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800212a:	2301      	movs	r3, #1
}
 800212c:	4618      	mov	r0, r3
 800212e:	3708      	adds	r7, #8
 8002130:	46bd      	mov	sp, r7
 8002132:	bd80      	pop	{r7, pc}
 8002134:	20000000 	.word	0x20000000
 8002138:	2000002c 	.word	0x2000002c
 800213c:	20000028 	.word	0x20000028

08002140 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002140:	b480      	push	{r7}
 8002142:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002144:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_IncTick+0x20>)
 8002146:	781b      	ldrb	r3, [r3, #0]
 8002148:	461a      	mov	r2, r3
 800214a:	4b06      	ldr	r3, [pc, #24]	@ (8002164 <HAL_IncTick+0x24>)
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4413      	add	r3, r2
 8002150:	4a04      	ldr	r2, [pc, #16]	@ (8002164 <HAL_IncTick+0x24>)
 8002152:	6013      	str	r3, [r2, #0]
}
 8002154:	bf00      	nop
 8002156:	46bd      	mov	sp, r7
 8002158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215c:	4770      	bx	lr
 800215e:	bf00      	nop
 8002160:	2000002c 	.word	0x2000002c
 8002164:	2001c4cc 	.word	0x2001c4cc

08002168 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0
  return uwTick;
 800216c:	4b03      	ldr	r3, [pc, #12]	@ (800217c <HAL_GetTick+0x14>)
 800216e:	681b      	ldr	r3, [r3, #0]
}
 8002170:	4618      	mov	r0, r3
 8002172:	46bd      	mov	sp, r7
 8002174:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002178:	4770      	bx	lr
 800217a:	bf00      	nop
 800217c:	2001c4cc 	.word	0x2001c4cc

08002180 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002180:	b580      	push	{r7, lr}
 8002182:	b084      	sub	sp, #16
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002188:	f7ff ffee 	bl	8002168 <HAL_GetTick>
 800218c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002198:	d005      	beq.n	80021a6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800219a:	4b0a      	ldr	r3, [pc, #40]	@ (80021c4 <HAL_Delay+0x44>)
 800219c:	781b      	ldrb	r3, [r3, #0]
 800219e:	461a      	mov	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	4413      	add	r3, r2
 80021a4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80021a6:	bf00      	nop
 80021a8:	f7ff ffde 	bl	8002168 <HAL_GetTick>
 80021ac:	4602      	mov	r2, r0
 80021ae:	68bb      	ldr	r3, [r7, #8]
 80021b0:	1ad3      	subs	r3, r2, r3
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	429a      	cmp	r2, r3
 80021b6:	d8f7      	bhi.n	80021a8 <HAL_Delay+0x28>
  {
  }
}
 80021b8:	bf00      	nop
 80021ba:	bf00      	nop
 80021bc:	3710      	adds	r7, #16
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	2000002c 	.word	0x2000002c

080021c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	f003 0307 	and.w	r3, r3, #7
 80021d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d8:	4b0c      	ldr	r3, [pc, #48]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021de:	68ba      	ldr	r2, [r7, #8]
 80021e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021e4:	4013      	ands	r3, r2
 80021e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021fa:	4a04      	ldr	r2, [pc, #16]	@ (800220c <__NVIC_SetPriorityGrouping+0x44>)
 80021fc:	68bb      	ldr	r3, [r7, #8]
 80021fe:	60d3      	str	r3, [r2, #12]
}
 8002200:	bf00      	nop
 8002202:	3714      	adds	r7, #20
 8002204:	46bd      	mov	sp, r7
 8002206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800220a:	4770      	bx	lr
 800220c:	e000ed00 	.word	0xe000ed00

08002210 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002210:	b480      	push	{r7}
 8002212:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002214:	4b04      	ldr	r3, [pc, #16]	@ (8002228 <__NVIC_GetPriorityGrouping+0x18>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	0a1b      	lsrs	r3, r3, #8
 800221a:	f003 0307 	and.w	r3, r3, #7
}
 800221e:	4618      	mov	r0, r3
 8002220:	46bd      	mov	sp, r7
 8002222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002226:	4770      	bx	lr
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800222c:	b480      	push	{r7}
 800222e:	b083      	sub	sp, #12
 8002230:	af00      	add	r7, sp, #0
 8002232:	4603      	mov	r3, r0
 8002234:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002236:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223a:	2b00      	cmp	r3, #0
 800223c:	db0b      	blt.n	8002256 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800223e:	79fb      	ldrb	r3, [r7, #7]
 8002240:	f003 021f 	and.w	r2, r3, #31
 8002244:	4907      	ldr	r1, [pc, #28]	@ (8002264 <__NVIC_EnableIRQ+0x38>)
 8002246:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800224a:	095b      	lsrs	r3, r3, #5
 800224c:	2001      	movs	r0, #1
 800224e:	fa00 f202 	lsl.w	r2, r0, r2
 8002252:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop
 8002264:	e000e100 	.word	0xe000e100

08002268 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002268:	b480      	push	{r7}
 800226a:	b083      	sub	sp, #12
 800226c:	af00      	add	r7, sp, #0
 800226e:	4603      	mov	r3, r0
 8002270:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002272:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002276:	2b00      	cmp	r3, #0
 8002278:	db12      	blt.n	80022a0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800227a:	79fb      	ldrb	r3, [r7, #7]
 800227c:	f003 021f 	and.w	r2, r3, #31
 8002280:	490a      	ldr	r1, [pc, #40]	@ (80022ac <__NVIC_DisableIRQ+0x44>)
 8002282:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002286:	095b      	lsrs	r3, r3, #5
 8002288:	2001      	movs	r0, #1
 800228a:	fa00 f202 	lsl.w	r2, r0, r2
 800228e:	3320      	adds	r3, #32
 8002290:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8002294:	f3bf 8f4f 	dsb	sy
}
 8002298:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800229a:	f3bf 8f6f 	isb	sy
}
 800229e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80022a0:	bf00      	nop
 80022a2:	370c      	adds	r7, #12
 80022a4:	46bd      	mov	sp, r7
 80022a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022aa:	4770      	bx	lr
 80022ac:	e000e100 	.word	0xe000e100

080022b0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b083      	sub	sp, #12
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	6039      	str	r1, [r7, #0]
 80022ba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c0:	2b00      	cmp	r3, #0
 80022c2:	db0a      	blt.n	80022da <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	b2da      	uxtb	r2, r3
 80022c8:	490c      	ldr	r1, [pc, #48]	@ (80022fc <__NVIC_SetPriority+0x4c>)
 80022ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ce:	0112      	lsls	r2, r2, #4
 80022d0:	b2d2      	uxtb	r2, r2
 80022d2:	440b      	add	r3, r1
 80022d4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022d8:	e00a      	b.n	80022f0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022da:	683b      	ldr	r3, [r7, #0]
 80022dc:	b2da      	uxtb	r2, r3
 80022de:	4908      	ldr	r1, [pc, #32]	@ (8002300 <__NVIC_SetPriority+0x50>)
 80022e0:	79fb      	ldrb	r3, [r7, #7]
 80022e2:	f003 030f 	and.w	r3, r3, #15
 80022e6:	3b04      	subs	r3, #4
 80022e8:	0112      	lsls	r2, r2, #4
 80022ea:	b2d2      	uxtb	r2, r2
 80022ec:	440b      	add	r3, r1
 80022ee:	761a      	strb	r2, [r3, #24]
}
 80022f0:	bf00      	nop
 80022f2:	370c      	adds	r7, #12
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	e000e100 	.word	0xe000e100
 8002300:	e000ed00 	.word	0xe000ed00

08002304 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002304:	b480      	push	{r7}
 8002306:	b089      	sub	sp, #36	@ 0x24
 8002308:	af00      	add	r7, sp, #0
 800230a:	60f8      	str	r0, [r7, #12]
 800230c:	60b9      	str	r1, [r7, #8]
 800230e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	f003 0307 	and.w	r3, r3, #7
 8002316:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002318:	69fb      	ldr	r3, [r7, #28]
 800231a:	f1c3 0307 	rsb	r3, r3, #7
 800231e:	2b04      	cmp	r3, #4
 8002320:	bf28      	it	cs
 8002322:	2304      	movcs	r3, #4
 8002324:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002326:	69fb      	ldr	r3, [r7, #28]
 8002328:	3304      	adds	r3, #4
 800232a:	2b06      	cmp	r3, #6
 800232c:	d902      	bls.n	8002334 <NVIC_EncodePriority+0x30>
 800232e:	69fb      	ldr	r3, [r7, #28]
 8002330:	3b03      	subs	r3, #3
 8002332:	e000      	b.n	8002336 <NVIC_EncodePriority+0x32>
 8002334:	2300      	movs	r3, #0
 8002336:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002338:	f04f 32ff 	mov.w	r2, #4294967295
 800233c:	69bb      	ldr	r3, [r7, #24]
 800233e:	fa02 f303 	lsl.w	r3, r2, r3
 8002342:	43da      	mvns	r2, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	401a      	ands	r2, r3
 8002348:	697b      	ldr	r3, [r7, #20]
 800234a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800234c:	f04f 31ff 	mov.w	r1, #4294967295
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	fa01 f303 	lsl.w	r3, r1, r3
 8002356:	43d9      	mvns	r1, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800235c:	4313      	orrs	r3, r2
         );
}
 800235e:	4618      	mov	r0, r3
 8002360:	3724      	adds	r7, #36	@ 0x24
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3b01      	subs	r3, #1
 8002378:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800237c:	d301      	bcc.n	8002382 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800237e:	2301      	movs	r3, #1
 8002380:	e00f      	b.n	80023a2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002382:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <SysTick_Config+0x40>)
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	3b01      	subs	r3, #1
 8002388:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800238a:	210f      	movs	r1, #15
 800238c:	f04f 30ff 	mov.w	r0, #4294967295
 8002390:	f7ff ff8e 	bl	80022b0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002394:	4b05      	ldr	r3, [pc, #20]	@ (80023ac <SysTick_Config+0x40>)
 8002396:	2200      	movs	r2, #0
 8002398:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800239a:	4b04      	ldr	r3, [pc, #16]	@ (80023ac <SysTick_Config+0x40>)
 800239c:	2207      	movs	r2, #7
 800239e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023a0:	2300      	movs	r3, #0
}
 80023a2:	4618      	mov	r0, r3
 80023a4:	3708      	adds	r7, #8
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}
 80023aa:	bf00      	nop
 80023ac:	e000e010 	.word	0xe000e010

080023b0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b082      	sub	sp, #8
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023b8:	6878      	ldr	r0, [r7, #4]
 80023ba:	f7ff ff05 	bl	80021c8 <__NVIC_SetPriorityGrouping>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b086      	sub	sp, #24
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	4603      	mov	r3, r0
 80023ce:	60b9      	str	r1, [r7, #8]
 80023d0:	607a      	str	r2, [r7, #4]
 80023d2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023d4:	2300      	movs	r3, #0
 80023d6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023d8:	f7ff ff1a 	bl	8002210 <__NVIC_GetPriorityGrouping>
 80023dc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023de:	687a      	ldr	r2, [r7, #4]
 80023e0:	68b9      	ldr	r1, [r7, #8]
 80023e2:	6978      	ldr	r0, [r7, #20]
 80023e4:	f7ff ff8e 	bl	8002304 <NVIC_EncodePriority>
 80023e8:	4602      	mov	r2, r0
 80023ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023ee:	4611      	mov	r1, r2
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7ff ff5d 	bl	80022b0 <__NVIC_SetPriority>
}
 80023f6:	bf00      	nop
 80023f8:	3718      	adds	r7, #24
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	4603      	mov	r3, r0
 8002406:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002408:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800240c:	4618      	mov	r0, r3
 800240e:	f7ff ff0d 	bl	800222c <__NVIC_EnableIRQ>
}
 8002412:	bf00      	nop
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b082      	sub	sp, #8
 800241e:	af00      	add	r7, sp, #0
 8002420:	4603      	mov	r3, r0
 8002422:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8002424:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002428:	4618      	mov	r0, r3
 800242a:	f7ff ff1d 	bl	8002268 <__NVIC_DisableIRQ>
}
 800242e:	bf00      	nop
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}

08002436 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002436:	b580      	push	{r7, lr}
 8002438:	b082      	sub	sp, #8
 800243a:	af00      	add	r7, sp, #0
 800243c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800243e:	6878      	ldr	r0, [r7, #4]
 8002440:	f7ff ff94 	bl	800236c <SysTick_Config>
 8002444:	4603      	mov	r3, r0
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
	...

08002450 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b086      	sub	sp, #24
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002458:	2300      	movs	r3, #0
 800245a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800245c:	f7ff fe84 	bl	8002168 <HAL_GetTick>
 8002460:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	2b00      	cmp	r3, #0
 8002466:	d101      	bne.n	800246c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002468:	2301      	movs	r3, #1
 800246a:	e099      	b.n	80025a0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2202      	movs	r2, #2
 8002470:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	2200      	movs	r2, #0
 8002478:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	681a      	ldr	r2, [r3, #0]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f022 0201 	bic.w	r2, r2, #1
 800248a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800248c:	e00f      	b.n	80024ae <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800248e:	f7ff fe6b 	bl	8002168 <HAL_GetTick>
 8002492:	4602      	mov	r2, r0
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	1ad3      	subs	r3, r2, r3
 8002498:	2b05      	cmp	r3, #5
 800249a:	d908      	bls.n	80024ae <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2220      	movs	r2, #32
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2203      	movs	r2, #3
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80024aa:	2303      	movs	r3, #3
 80024ac:	e078      	b.n	80025a0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	f003 0301 	and.w	r3, r3, #1
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d1e8      	bne.n	800248e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80024c4:	697a      	ldr	r2, [r7, #20]
 80024c6:	4b38      	ldr	r3, [pc, #224]	@ (80025a8 <HAL_DMA_Init+0x158>)
 80024c8:	4013      	ands	r3, r2
 80024ca:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	685a      	ldr	r2, [r3, #4]
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	689b      	ldr	r3, [r3, #8]
 80024d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024da:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	691b      	ldr	r3, [r3, #16]
 80024e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80024e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024f2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	6a1b      	ldr	r3, [r3, #32]
 80024f8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024fa:	697a      	ldr	r2, [r7, #20]
 80024fc:	4313      	orrs	r3, r2
 80024fe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002504:	2b04      	cmp	r3, #4
 8002506:	d107      	bne.n	8002518 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002510:	4313      	orrs	r3, r2
 8002512:	697a      	ldr	r2, [r7, #20]
 8002514:	4313      	orrs	r3, r2
 8002516:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	697a      	ldr	r2, [r7, #20]
 800251e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	695b      	ldr	r3, [r3, #20]
 8002526:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002528:	697b      	ldr	r3, [r7, #20]
 800252a:	f023 0307 	bic.w	r3, r3, #7
 800252e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002534:	697a      	ldr	r2, [r7, #20]
 8002536:	4313      	orrs	r3, r2
 8002538:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800253e:	2b04      	cmp	r3, #4
 8002540:	d117      	bne.n	8002572 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002546:	697a      	ldr	r2, [r7, #20]
 8002548:	4313      	orrs	r3, r2
 800254a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002550:	2b00      	cmp	r3, #0
 8002552:	d00e      	beq.n	8002572 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002554:	6878      	ldr	r0, [r7, #4]
 8002556:	f000 fb0f 	bl	8002b78 <DMA_CheckFifoParam>
 800255a:	4603      	mov	r3, r0
 800255c:	2b00      	cmp	r3, #0
 800255e:	d008      	beq.n	8002572 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	2240      	movs	r2, #64	@ 0x40
 8002564:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	2201      	movs	r2, #1
 800256a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800256e:	2301      	movs	r3, #1
 8002570:	e016      	b.n	80025a0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800257a:	6878      	ldr	r0, [r7, #4]
 800257c:	f000 fac6 	bl	8002b0c <DMA_CalcBaseAndBitshift>
 8002580:	4603      	mov	r3, r0
 8002582:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002588:	223f      	movs	r2, #63	@ 0x3f
 800258a:	409a      	lsls	r2, r3
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	2200      	movs	r2, #0
 8002594:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	2201      	movs	r2, #1
 800259a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800259e:	2300      	movs	r3, #0
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	f010803f 	.word	0xf010803f

080025ac <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b086      	sub	sp, #24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
 80025b8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025ba:	2300      	movs	r3, #0
 80025bc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025c2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d101      	bne.n	80025d2 <HAL_DMA_Start_IT+0x26>
 80025ce:	2302      	movs	r3, #2
 80025d0:	e040      	b.n	8002654 <HAL_DMA_Start_IT+0xa8>
 80025d2:	68fb      	ldr	r3, [r7, #12]
 80025d4:	2201      	movs	r2, #1
 80025d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025e0:	b2db      	uxtb	r3, r3
 80025e2:	2b01      	cmp	r3, #1
 80025e4:	d12f      	bne.n	8002646 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2202      	movs	r2, #2
 80025ea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	2200      	movs	r2, #0
 80025f2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025f4:	683b      	ldr	r3, [r7, #0]
 80025f6:	687a      	ldr	r2, [r7, #4]
 80025f8:	68b9      	ldr	r1, [r7, #8]
 80025fa:	68f8      	ldr	r0, [r7, #12]
 80025fc:	f000 fa58 	bl	8002ab0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002604:	223f      	movs	r2, #63	@ 0x3f
 8002606:	409a      	lsls	r2, r3
 8002608:	693b      	ldr	r3, [r7, #16]
 800260a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	681a      	ldr	r2, [r3, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	f042 0216 	orr.w	r2, r2, #22
 800261a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002620:	2b00      	cmp	r3, #0
 8002622:	d007      	beq.n	8002634 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f042 0208 	orr.w	r2, r2, #8
 8002632:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	681a      	ldr	r2, [r3, #0]
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f042 0201 	orr.w	r2, r2, #1
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	e005      	b.n	8002652 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002646:	68fb      	ldr	r3, [r7, #12]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800264e:	2302      	movs	r3, #2
 8002650:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002652:	7dfb      	ldrb	r3, [r7, #23]
}
 8002654:	4618      	mov	r0, r3
 8002656:	3718      	adds	r7, #24
 8002658:	46bd      	mov	sp, r7
 800265a:	bd80      	pop	{r7, pc}

0800265c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	b084      	sub	sp, #16
 8002660:	af00      	add	r7, sp, #0
 8002662:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002668:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800266a:	f7ff fd7d 	bl	8002168 <HAL_GetTick>
 800266e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002676:	b2db      	uxtb	r3, r3
 8002678:	2b02      	cmp	r3, #2
 800267a:	d008      	beq.n	800268e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2280      	movs	r2, #128	@ 0x80
 8002680:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2200      	movs	r2, #0
 8002686:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e052      	b.n	8002734 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681a      	ldr	r2, [r3, #0]
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f022 0216 	bic.w	r2, r2, #22
 800269c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	695a      	ldr	r2, [r3, #20]
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80026ac:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d103      	bne.n	80026be <HAL_DMA_Abort+0x62>
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d007      	beq.n	80026ce <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 0208 	bic.w	r2, r2, #8
 80026cc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	681a      	ldr	r2, [r3, #0]
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	f022 0201 	bic.w	r2, r2, #1
 80026dc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80026de:	e013      	b.n	8002708 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80026e0:	f7ff fd42 	bl	8002168 <HAL_GetTick>
 80026e4:	4602      	mov	r2, r0
 80026e6:	68bb      	ldr	r3, [r7, #8]
 80026e8:	1ad3      	subs	r3, r2, r3
 80026ea:	2b05      	cmp	r3, #5
 80026ec:	d90c      	bls.n	8002708 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2220      	movs	r2, #32
 80026f2:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2203      	movs	r2, #3
 80026f8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2200      	movs	r2, #0
 8002700:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002704:	2303      	movs	r3, #3
 8002706:	e015      	b.n	8002734 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f003 0301 	and.w	r3, r3, #1
 8002712:	2b00      	cmp	r3, #0
 8002714:	d1e4      	bne.n	80026e0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271a:	223f      	movs	r2, #63	@ 0x3f
 800271c:	409a      	lsls	r2, r3
 800271e:	68fb      	ldr	r3, [r7, #12]
 8002720:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	2201      	movs	r2, #1
 8002726:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800273c:	b480      	push	{r7}
 800273e:	b083      	sub	sp, #12
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800274a:	b2db      	uxtb	r3, r3
 800274c:	2b02      	cmp	r3, #2
 800274e:	d004      	beq.n	800275a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2280      	movs	r2, #128	@ 0x80
 8002754:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e00c      	b.n	8002774 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2205      	movs	r2, #5
 800275e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f022 0201 	bic.w	r2, r2, #1
 8002770:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002772:	2300      	movs	r3, #0
}
 8002774:	4618      	mov	r0, r3
 8002776:	370c      	adds	r7, #12
 8002778:	46bd      	mov	sp, r7
 800277a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800277e:	4770      	bx	lr

08002780 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002780:	b580      	push	{r7, lr}
 8002782:	b086      	sub	sp, #24
 8002784:	af00      	add	r7, sp, #0
 8002786:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002788:	2300      	movs	r3, #0
 800278a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800278c:	4b8e      	ldr	r3, [pc, #568]	@ (80029c8 <HAL_DMA_IRQHandler+0x248>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a8e      	ldr	r2, [pc, #568]	@ (80029cc <HAL_DMA_IRQHandler+0x24c>)
 8002792:	fba2 2303 	umull	r2, r3, r2, r3
 8002796:	0a9b      	lsrs	r3, r3, #10
 8002798:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800279e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80027a0:	693b      	ldr	r3, [r7, #16]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	2208      	movs	r2, #8
 80027ac:	409a      	lsls	r2, r3
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	4013      	ands	r3, r2
 80027b2:	2b00      	cmp	r3, #0
 80027b4:	d01a      	beq.n	80027ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f003 0304 	and.w	r3, r3, #4
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d013      	beq.n	80027ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f022 0204 	bic.w	r2, r2, #4
 80027d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027d8:	2208      	movs	r2, #8
 80027da:	409a      	lsls	r2, r3
 80027dc:	693b      	ldr	r3, [r7, #16]
 80027de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027e4:	f043 0201 	orr.w	r2, r3, #1
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027f0:	2201      	movs	r2, #1
 80027f2:	409a      	lsls	r2, r3
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	4013      	ands	r3, r2
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d012      	beq.n	8002822 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	695b      	ldr	r3, [r3, #20]
 8002802:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002806:	2b00      	cmp	r3, #0
 8002808:	d00b      	beq.n	8002822 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800280e:	2201      	movs	r2, #1
 8002810:	409a      	lsls	r2, r3
 8002812:	693b      	ldr	r3, [r7, #16]
 8002814:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800281a:	f043 0202 	orr.w	r2, r3, #2
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002826:	2204      	movs	r2, #4
 8002828:	409a      	lsls	r2, r3
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	4013      	ands	r3, r2
 800282e:	2b00      	cmp	r3, #0
 8002830:	d012      	beq.n	8002858 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	f003 0302 	and.w	r3, r3, #2
 800283c:	2b00      	cmp	r3, #0
 800283e:	d00b      	beq.n	8002858 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002844:	2204      	movs	r2, #4
 8002846:	409a      	lsls	r2, r3
 8002848:	693b      	ldr	r3, [r7, #16]
 800284a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002850:	f043 0204 	orr.w	r2, r3, #4
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800285c:	2210      	movs	r2, #16
 800285e:	409a      	lsls	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4013      	ands	r3, r2
 8002864:	2b00      	cmp	r3, #0
 8002866:	d043      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b00      	cmp	r3, #0
 8002874:	d03c      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	2210      	movs	r2, #16
 800287c:	409a      	lsls	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800288c:	2b00      	cmp	r3, #0
 800288e:	d018      	beq.n	80028c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d108      	bne.n	80028b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d024      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	4798      	blx	r3
 80028ae:	e01f      	b.n	80028f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d01b      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	4798      	blx	r3
 80028c0:	e016      	b.n	80028f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d107      	bne.n	80028e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0208 	bic.w	r2, r2, #8
 80028de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d003      	beq.n	80028f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ec:	6878      	ldr	r0, [r7, #4]
 80028ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80028f4:	2220      	movs	r2, #32
 80028f6:	409a      	lsls	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	4013      	ands	r3, r2
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	f000 808f 	beq.w	8002a20 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f003 0310 	and.w	r3, r3, #16
 800290c:	2b00      	cmp	r3, #0
 800290e:	f000 8087 	beq.w	8002a20 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002916:	2220      	movs	r2, #32
 8002918:	409a      	lsls	r2, r3
 800291a:	693b      	ldr	r3, [r7, #16]
 800291c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002924:	b2db      	uxtb	r3, r3
 8002926:	2b05      	cmp	r3, #5
 8002928:	d136      	bne.n	8002998 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f022 0216 	bic.w	r2, r2, #22
 8002938:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	695a      	ldr	r2, [r3, #20]
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002948:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800294e:	2b00      	cmp	r3, #0
 8002950:	d103      	bne.n	800295a <HAL_DMA_IRQHandler+0x1da>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002956:	2b00      	cmp	r3, #0
 8002958:	d007      	beq.n	800296a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	681a      	ldr	r2, [r3, #0]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f022 0208 	bic.w	r2, r2, #8
 8002968:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800296e:	223f      	movs	r2, #63	@ 0x3f
 8002970:	409a      	lsls	r2, r3
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800298a:	2b00      	cmp	r3, #0
 800298c:	d07e      	beq.n	8002a8c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	4798      	blx	r3
        }
        return;
 8002996:	e079      	b.n	8002a8c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d01d      	beq.n	80029e2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10d      	bne.n	80029d0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d031      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	4798      	blx	r3
 80029c4:	e02c      	b.n	8002a20 <HAL_DMA_IRQHandler+0x2a0>
 80029c6:	bf00      	nop
 80029c8:	20000000 	.word	0x20000000
 80029cc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029d4:	2b00      	cmp	r3, #0
 80029d6:	d023      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80029dc:	6878      	ldr	r0, [r7, #4]
 80029de:	4798      	blx	r3
 80029e0:	e01e      	b.n	8002a20 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d10f      	bne.n	8002a10 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	681a      	ldr	r2, [r3, #0]
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f022 0210 	bic.w	r2, r2, #16
 80029fe:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d003      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a1c:	6878      	ldr	r0, [r7, #4]
 8002a1e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d032      	beq.n	8002a8e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d022      	beq.n	8002a7a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2205      	movs	r2, #5
 8002a38:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	681a      	ldr	r2, [r3, #0]
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f022 0201 	bic.w	r2, r2, #1
 8002a4a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002a4c:	68bb      	ldr	r3, [r7, #8]
 8002a4e:	3301      	adds	r3, #1
 8002a50:	60bb      	str	r3, [r7, #8]
 8002a52:	697a      	ldr	r2, [r7, #20]
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d307      	bcc.n	8002a68 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d1f2      	bne.n	8002a4c <HAL_DMA_IRQHandler+0x2cc>
 8002a66:	e000      	b.n	8002a6a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002a68:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d005      	beq.n	8002a8e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a86:	6878      	ldr	r0, [r7, #4]
 8002a88:	4798      	blx	r3
 8002a8a:	e000      	b.n	8002a8e <HAL_DMA_IRQHandler+0x30e>
        return;
 8002a8c:	bf00      	nop
    }
  }
}
 8002a8e:	3718      	adds	r7, #24
 8002a90:	46bd      	mov	sp, r7
 8002a92:	bd80      	pop	{r7, pc}

08002a94 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b083      	sub	sp, #12
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aa2:	b2db      	uxtb	r3, r3
}
 8002aa4:	4618      	mov	r0, r3
 8002aa6:	370c      	adds	r7, #12
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aae:	4770      	bx	lr

08002ab0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ab0:	b480      	push	{r7}
 8002ab2:	b085      	sub	sp, #20
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	60f8      	str	r0, [r7, #12]
 8002ab8:	60b9      	str	r1, [r7, #8]
 8002aba:	607a      	str	r2, [r7, #4]
 8002abc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	681a      	ldr	r2, [r3, #0]
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002acc:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	683a      	ldr	r2, [r7, #0]
 8002ad4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	2b40      	cmp	r3, #64	@ 0x40
 8002adc:	d108      	bne.n	8002af0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	687a      	ldr	r2, [r7, #4]
 8002ae4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	68ba      	ldr	r2, [r7, #8]
 8002aec:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002aee:	e007      	b.n	8002b00 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	68ba      	ldr	r2, [r7, #8]
 8002af6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	60da      	str	r2, [r3, #12]
}
 8002b00:	bf00      	nop
 8002b02:	3714      	adds	r7, #20
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	b085      	sub	sp, #20
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	b2db      	uxtb	r3, r3
 8002b1a:	3b10      	subs	r3, #16
 8002b1c:	4a14      	ldr	r2, [pc, #80]	@ (8002b70 <DMA_CalcBaseAndBitshift+0x64>)
 8002b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b22:	091b      	lsrs	r3, r3, #4
 8002b24:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002b26:	4a13      	ldr	r2, [pc, #76]	@ (8002b74 <DMA_CalcBaseAndBitshift+0x68>)
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	4413      	add	r3, r2
 8002b2c:	781b      	ldrb	r3, [r3, #0]
 8002b2e:	461a      	mov	r2, r3
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d909      	bls.n	8002b4e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b42:	f023 0303 	bic.w	r3, r3, #3
 8002b46:	1d1a      	adds	r2, r3, #4
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	659a      	str	r2, [r3, #88]	@ 0x58
 8002b4c:	e007      	b.n	8002b5e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002b56:	f023 0303 	bic.w	r3, r3, #3
 8002b5a:	687a      	ldr	r2, [r7, #4]
 8002b5c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002b62:	4618      	mov	r0, r3
 8002b64:	3714      	adds	r7, #20
 8002b66:	46bd      	mov	sp, r7
 8002b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b6c:	4770      	bx	lr
 8002b6e:	bf00      	nop
 8002b70:	aaaaaaab 	.word	0xaaaaaaab
 8002b74:	08016d0c 	.word	0x08016d0c

08002b78 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b085      	sub	sp, #20
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b80:	2300      	movs	r3, #0
 8002b82:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b88:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	699b      	ldr	r3, [r3, #24]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d11f      	bne.n	8002bd2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002b92:	68bb      	ldr	r3, [r7, #8]
 8002b94:	2b03      	cmp	r3, #3
 8002b96:	d856      	bhi.n	8002c46 <DMA_CheckFifoParam+0xce>
 8002b98:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba0 <DMA_CheckFifoParam+0x28>)
 8002b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b9e:	bf00      	nop
 8002ba0:	08002bb1 	.word	0x08002bb1
 8002ba4:	08002bc3 	.word	0x08002bc3
 8002ba8:	08002bb1 	.word	0x08002bb1
 8002bac:	08002c47 	.word	0x08002c47
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d046      	beq.n	8002c4a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bc0:	e043      	b.n	8002c4a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bc6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002bca:	d140      	bne.n	8002c4e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002bd0:	e03d      	b.n	8002c4e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	699b      	ldr	r3, [r3, #24]
 8002bd6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bda:	d121      	bne.n	8002c20 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	2b03      	cmp	r3, #3
 8002be0:	d837      	bhi.n	8002c52 <DMA_CheckFifoParam+0xda>
 8002be2:	a201      	add	r2, pc, #4	@ (adr r2, 8002be8 <DMA_CheckFifoParam+0x70>)
 8002be4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002be8:	08002bf9 	.word	0x08002bf9
 8002bec:	08002bff 	.word	0x08002bff
 8002bf0:	08002bf9 	.word	0x08002bf9
 8002bf4:	08002c11 	.word	0x08002c11
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002bf8:	2301      	movs	r3, #1
 8002bfa:	73fb      	strb	r3, [r7, #15]
      break;
 8002bfc:	e030      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d025      	beq.n	8002c56 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002c0e:	e022      	b.n	8002c56 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002c18:	d11f      	bne.n	8002c5a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002c1a:	2301      	movs	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002c1e:	e01c      	b.n	8002c5a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	2b02      	cmp	r3, #2
 8002c24:	d903      	bls.n	8002c2e <DMA_CheckFifoParam+0xb6>
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	2b03      	cmp	r3, #3
 8002c2a:	d003      	beq.n	8002c34 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002c2c:	e018      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002c2e:	2301      	movs	r3, #1
 8002c30:	73fb      	strb	r3, [r7, #15]
      break;
 8002c32:	e015      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c38:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d00e      	beq.n	8002c5e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002c40:	2301      	movs	r3, #1
 8002c42:	73fb      	strb	r3, [r7, #15]
      break;
 8002c44:	e00b      	b.n	8002c5e <DMA_CheckFifoParam+0xe6>
      break;
 8002c46:	bf00      	nop
 8002c48:	e00a      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c4a:	bf00      	nop
 8002c4c:	e008      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c4e:	bf00      	nop
 8002c50:	e006      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c52:	bf00      	nop
 8002c54:	e004      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c56:	bf00      	nop
 8002c58:	e002      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;   
 8002c5a:	bf00      	nop
 8002c5c:	e000      	b.n	8002c60 <DMA_CheckFifoParam+0xe8>
      break;
 8002c5e:	bf00      	nop
    }
  } 
  
  return status; 
 8002c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c62:	4618      	mov	r0, r3
 8002c64:	3714      	adds	r7, #20
 8002c66:	46bd      	mov	sp, r7
 8002c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop

08002c70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	@ 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
 8002c78:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c7a:	2300      	movs	r3, #0
 8002c7c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c82:	2300      	movs	r3, #0
 8002c84:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	e159      	b.n	8002f40 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	fa02 f303 	lsl.w	r3, r2, r3
 8002c94:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	697a      	ldr	r2, [r7, #20]
 8002c9c:	4013      	ands	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ca0:	693a      	ldr	r2, [r7, #16]
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	429a      	cmp	r2, r3
 8002ca6:	f040 8148 	bne.w	8002f3a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	685b      	ldr	r3, [r3, #4]
 8002cae:	f003 0303 	and.w	r3, r3, #3
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d005      	beq.n	8002cc2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	685b      	ldr	r3, [r3, #4]
 8002cba:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cbe:	2b02      	cmp	r3, #2
 8002cc0:	d130      	bne.n	8002d24 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	689b      	ldr	r3, [r3, #8]
 8002cc6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cc8:	69fb      	ldr	r3, [r7, #28]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	2203      	movs	r2, #3
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43db      	mvns	r3, r3
 8002cd4:	69ba      	ldr	r2, [r7, #24]
 8002cd6:	4013      	ands	r3, r2
 8002cd8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cda:	683b      	ldr	r3, [r7, #0]
 8002cdc:	68da      	ldr	r2, [r3, #12]
 8002cde:	69fb      	ldr	r3, [r7, #28]
 8002ce0:	005b      	lsls	r3, r3, #1
 8002ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce6:	69ba      	ldr	r2, [r7, #24]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	685b      	ldr	r3, [r3, #4]
 8002cf6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cf8:	2201      	movs	r2, #1
 8002cfa:	69fb      	ldr	r3, [r7, #28]
 8002cfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002d00:	43db      	mvns	r3, r3
 8002d02:	69ba      	ldr	r2, [r7, #24]
 8002d04:	4013      	ands	r3, r2
 8002d06:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d08:	683b      	ldr	r3, [r7, #0]
 8002d0a:	685b      	ldr	r3, [r3, #4]
 8002d0c:	091b      	lsrs	r3, r3, #4
 8002d0e:	f003 0201 	and.w	r2, r3, #1
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	69ba      	ldr	r2, [r7, #24]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	69ba      	ldr	r2, [r7, #24]
 8002d22:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d24:	683b      	ldr	r3, [r7, #0]
 8002d26:	685b      	ldr	r3, [r3, #4]
 8002d28:	f003 0303 	and.w	r3, r3, #3
 8002d2c:	2b03      	cmp	r3, #3
 8002d2e:	d017      	beq.n	8002d60 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	68db      	ldr	r3, [r3, #12]
 8002d34:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d36:	69fb      	ldr	r3, [r7, #28]
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	2203      	movs	r2, #3
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	43db      	mvns	r3, r3
 8002d42:	69ba      	ldr	r2, [r7, #24]
 8002d44:	4013      	ands	r3, r2
 8002d46:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d48:	683b      	ldr	r3, [r7, #0]
 8002d4a:	689a      	ldr	r2, [r3, #8]
 8002d4c:	69fb      	ldr	r3, [r7, #28]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	69ba      	ldr	r2, [r7, #24]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	69ba      	ldr	r2, [r7, #24]
 8002d5e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f003 0303 	and.w	r3, r3, #3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d123      	bne.n	8002db4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d6c:	69fb      	ldr	r3, [r7, #28]
 8002d6e:	08da      	lsrs	r2, r3, #3
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	3208      	adds	r2, #8
 8002d74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d78:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d7a:	69fb      	ldr	r3, [r7, #28]
 8002d7c:	f003 0307 	and.w	r3, r3, #7
 8002d80:	009b      	lsls	r3, r3, #2
 8002d82:	220f      	movs	r2, #15
 8002d84:	fa02 f303 	lsl.w	r3, r2, r3
 8002d88:	43db      	mvns	r3, r3
 8002d8a:	69ba      	ldr	r2, [r7, #24]
 8002d8c:	4013      	ands	r3, r2
 8002d8e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	691a      	ldr	r2, [r3, #16]
 8002d94:	69fb      	ldr	r3, [r7, #28]
 8002d96:	f003 0307 	and.w	r3, r3, #7
 8002d9a:	009b      	lsls	r3, r3, #2
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	69ba      	ldr	r2, [r7, #24]
 8002da2:	4313      	orrs	r3, r2
 8002da4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	08da      	lsrs	r2, r3, #3
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	3208      	adds	r2, #8
 8002dae:	69b9      	ldr	r1, [r7, #24]
 8002db0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	2203      	movs	r2, #3
 8002dc0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f003 0203 	and.w	r2, r3, #3
 8002dd4:	69fb      	ldr	r3, [r7, #28]
 8002dd6:	005b      	lsls	r3, r3, #1
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	69ba      	ldr	r2, [r7, #24]
 8002dde:	4313      	orrs	r3, r2
 8002de0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	69ba      	ldr	r2, [r7, #24]
 8002de6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	685b      	ldr	r3, [r3, #4]
 8002dec:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	f000 80a2 	beq.w	8002f3a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df6:	2300      	movs	r3, #0
 8002df8:	60fb      	str	r3, [r7, #12]
 8002dfa:	4b57      	ldr	r3, [pc, #348]	@ (8002f58 <HAL_GPIO_Init+0x2e8>)
 8002dfc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfe:	4a56      	ldr	r2, [pc, #344]	@ (8002f58 <HAL_GPIO_Init+0x2e8>)
 8002e00:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e04:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e06:	4b54      	ldr	r3, [pc, #336]	@ (8002f58 <HAL_GPIO_Init+0x2e8>)
 8002e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e0e:	60fb      	str	r3, [r7, #12]
 8002e10:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e12:	4a52      	ldr	r2, [pc, #328]	@ (8002f5c <HAL_GPIO_Init+0x2ec>)
 8002e14:	69fb      	ldr	r3, [r7, #28]
 8002e16:	089b      	lsrs	r3, r3, #2
 8002e18:	3302      	adds	r3, #2
 8002e1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e1e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e20:	69fb      	ldr	r3, [r7, #28]
 8002e22:	f003 0303 	and.w	r3, r3, #3
 8002e26:	009b      	lsls	r3, r3, #2
 8002e28:	220f      	movs	r2, #15
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	69ba      	ldr	r2, [r7, #24]
 8002e32:	4013      	ands	r3, r2
 8002e34:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	4a49      	ldr	r2, [pc, #292]	@ (8002f60 <HAL_GPIO_Init+0x2f0>)
 8002e3a:	4293      	cmp	r3, r2
 8002e3c:	d019      	beq.n	8002e72 <HAL_GPIO_Init+0x202>
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	4a48      	ldr	r2, [pc, #288]	@ (8002f64 <HAL_GPIO_Init+0x2f4>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d013      	beq.n	8002e6e <HAL_GPIO_Init+0x1fe>
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a47      	ldr	r2, [pc, #284]	@ (8002f68 <HAL_GPIO_Init+0x2f8>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d00d      	beq.n	8002e6a <HAL_GPIO_Init+0x1fa>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a46      	ldr	r2, [pc, #280]	@ (8002f6c <HAL_GPIO_Init+0x2fc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d007      	beq.n	8002e66 <HAL_GPIO_Init+0x1f6>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a45      	ldr	r2, [pc, #276]	@ (8002f70 <HAL_GPIO_Init+0x300>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d101      	bne.n	8002e62 <HAL_GPIO_Init+0x1f2>
 8002e5e:	2304      	movs	r3, #4
 8002e60:	e008      	b.n	8002e74 <HAL_GPIO_Init+0x204>
 8002e62:	2307      	movs	r3, #7
 8002e64:	e006      	b.n	8002e74 <HAL_GPIO_Init+0x204>
 8002e66:	2303      	movs	r3, #3
 8002e68:	e004      	b.n	8002e74 <HAL_GPIO_Init+0x204>
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	e002      	b.n	8002e74 <HAL_GPIO_Init+0x204>
 8002e6e:	2301      	movs	r3, #1
 8002e70:	e000      	b.n	8002e74 <HAL_GPIO_Init+0x204>
 8002e72:	2300      	movs	r3, #0
 8002e74:	69fa      	ldr	r2, [r7, #28]
 8002e76:	f002 0203 	and.w	r2, r2, #3
 8002e7a:	0092      	lsls	r2, r2, #2
 8002e7c:	4093      	lsls	r3, r2
 8002e7e:	69ba      	ldr	r2, [r7, #24]
 8002e80:	4313      	orrs	r3, r2
 8002e82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e84:	4935      	ldr	r1, [pc, #212]	@ (8002f5c <HAL_GPIO_Init+0x2ec>)
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	089b      	lsrs	r3, r3, #2
 8002e8a:	3302      	adds	r3, #2
 8002e8c:	69ba      	ldr	r2, [r7, #24]
 8002e8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e92:	4b38      	ldr	r3, [pc, #224]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002e94:	689b      	ldr	r3, [r3, #8]
 8002e96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	43db      	mvns	r3, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4013      	ands	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ea2:	683b      	ldr	r3, [r7, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d003      	beq.n	8002eb6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002eae:	69ba      	ldr	r2, [r7, #24]
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	4313      	orrs	r3, r2
 8002eb4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eb6:	4a2f      	ldr	r2, [pc, #188]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ebc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002ebe:	68db      	ldr	r3, [r3, #12]
 8002ec0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d003      	beq.n	8002ee0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ee0:	4a24      	ldr	r2, [pc, #144]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002ee2:	69bb      	ldr	r3, [r7, #24]
 8002ee4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ee6:	4b23      	ldr	r3, [pc, #140]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002ee8:	685b      	ldr	r3, [r3, #4]
 8002eea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	43db      	mvns	r3, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4013      	ands	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d003      	beq.n	8002f0a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f02:	69ba      	ldr	r2, [r7, #24]
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	4313      	orrs	r3, r2
 8002f08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002f0c:	69bb      	ldr	r3, [r7, #24]
 8002f0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f10:	4b18      	ldr	r3, [pc, #96]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f16:	693b      	ldr	r3, [r7, #16]
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d003      	beq.n	8002f34 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	4313      	orrs	r3, r2
 8002f32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f34:	4a0f      	ldr	r2, [pc, #60]	@ (8002f74 <HAL_GPIO_Init+0x304>)
 8002f36:	69bb      	ldr	r3, [r7, #24]
 8002f38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f3a:	69fb      	ldr	r3, [r7, #28]
 8002f3c:	3301      	adds	r3, #1
 8002f3e:	61fb      	str	r3, [r7, #28]
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	2b0f      	cmp	r3, #15
 8002f44:	f67f aea2 	bls.w	8002c8c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f48:	bf00      	nop
 8002f4a:	bf00      	nop
 8002f4c:	3724      	adds	r7, #36	@ 0x24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f54:	4770      	bx	lr
 8002f56:	bf00      	nop
 8002f58:	40023800 	.word	0x40023800
 8002f5c:	40013800 	.word	0x40013800
 8002f60:	40020000 	.word	0x40020000
 8002f64:	40020400 	.word	0x40020400
 8002f68:	40020800 	.word	0x40020800
 8002f6c:	40020c00 	.word	0x40020c00
 8002f70:	40021000 	.word	0x40021000
 8002f74:	40013c00 	.word	0x40013c00

08002f78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	807b      	strh	r3, [r7, #2]
 8002f84:	4613      	mov	r3, r2
 8002f86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f88:	787b      	ldrb	r3, [r7, #1]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d003      	beq.n	8002f96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f8e:	887a      	ldrh	r2, [r7, #2]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f94:	e003      	b.n	8002f9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f96:	887b      	ldrh	r3, [r7, #2]
 8002f98:	041a      	lsls	r2, r3, #16
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	619a      	str	r2, [r3, #24]
}
 8002f9e:	bf00      	nop
 8002fa0:	370c      	adds	r7, #12
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
	...

08002fac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b082      	sub	sp, #8
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	4603      	mov	r3, r0
 8002fb4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002fb6:	4b08      	ldr	r3, [pc, #32]	@ (8002fd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fb8:	695a      	ldr	r2, [r3, #20]
 8002fba:	88fb      	ldrh	r3, [r7, #6]
 8002fbc:	4013      	ands	r3, r2
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d006      	beq.n	8002fd0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002fc2:	4a05      	ldr	r2, [pc, #20]	@ (8002fd8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002fc4:	88fb      	ldrh	r3, [r7, #6]
 8002fc6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002fc8:	88fb      	ldrh	r3, [r7, #6]
 8002fca:	4618      	mov	r0, r3
 8002fcc:	f7fd ffd6 	bl	8000f7c <HAL_GPIO_EXTI_Callback>
  }
}
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}
 8002fd8:	40013c00 	.word	0x40013c00

08002fdc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d101      	bne.n	8002fee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e267      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	f003 0301 	and.w	r3, r3, #1
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d075      	beq.n	80030e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ffa:	4b88      	ldr	r3, [pc, #544]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8002ffc:	689b      	ldr	r3, [r3, #8]
 8002ffe:	f003 030c 	and.w	r3, r3, #12
 8003002:	2b04      	cmp	r3, #4
 8003004:	d00c      	beq.n	8003020 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003006:	4b85      	ldr	r3, [pc, #532]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003008:	689b      	ldr	r3, [r3, #8]
 800300a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800300e:	2b08      	cmp	r3, #8
 8003010:	d112      	bne.n	8003038 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003012:	4b82      	ldr	r3, [pc, #520]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800301a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800301e:	d10b      	bne.n	8003038 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003020:	4b7e      	ldr	r3, [pc, #504]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003028:	2b00      	cmp	r3, #0
 800302a:	d05b      	beq.n	80030e4 <HAL_RCC_OscConfig+0x108>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	685b      	ldr	r3, [r3, #4]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d157      	bne.n	80030e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003034:	2301      	movs	r3, #1
 8003036:	e242      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003040:	d106      	bne.n	8003050 <HAL_RCC_OscConfig+0x74>
 8003042:	4b76      	ldr	r3, [pc, #472]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a75      	ldr	r2, [pc, #468]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003048:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	e01d      	b.n	800308c <HAL_RCC_OscConfig+0xb0>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	685b      	ldr	r3, [r3, #4]
 8003054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003058:	d10c      	bne.n	8003074 <HAL_RCC_OscConfig+0x98>
 800305a:	4b70      	ldr	r3, [pc, #448]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	4a6f      	ldr	r2, [pc, #444]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003060:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003064:	6013      	str	r3, [r2, #0]
 8003066:	4b6d      	ldr	r3, [pc, #436]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	4a6c      	ldr	r2, [pc, #432]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800306c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003070:	6013      	str	r3, [r2, #0]
 8003072:	e00b      	b.n	800308c <HAL_RCC_OscConfig+0xb0>
 8003074:	4b69      	ldr	r3, [pc, #420]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a68      	ldr	r2, [pc, #416]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800307a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	4b66      	ldr	r3, [pc, #408]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a65      	ldr	r2, [pc, #404]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800308a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d013      	beq.n	80030bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003094:	f7ff f868 	bl	8002168 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800309c:	f7ff f864 	bl	8002168 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b64      	cmp	r3, #100	@ 0x64
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e207      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030ae:	4b5b      	ldr	r3, [pc, #364]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0xc0>
 80030ba:	e014      	b.n	80030e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030bc:	f7ff f854 	bl	8002168 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030c4:	f7ff f850 	bl	8002168 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	@ 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e1f3      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030d6:	4b51      	ldr	r3, [pc, #324]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0xe8>
 80030e2:	e000      	b.n	80030e6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d063      	beq.n	80031ba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030f2:	4b4a      	ldr	r3, [pc, #296]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 80030f4:	689b      	ldr	r3, [r3, #8]
 80030f6:	f003 030c 	and.w	r3, r3, #12
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d00b      	beq.n	8003116 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030fe:	4b47      	ldr	r3, [pc, #284]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003106:	2b08      	cmp	r3, #8
 8003108:	d11c      	bne.n	8003144 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800310a:	4b44      	ldr	r3, [pc, #272]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800310c:	685b      	ldr	r3, [r3, #4]
 800310e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d116      	bne.n	8003144 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003116:	4b41      	ldr	r3, [pc, #260]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 0302 	and.w	r3, r3, #2
 800311e:	2b00      	cmp	r3, #0
 8003120:	d005      	beq.n	800312e <HAL_RCC_OscConfig+0x152>
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	68db      	ldr	r3, [r3, #12]
 8003126:	2b01      	cmp	r3, #1
 8003128:	d001      	beq.n	800312e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800312a:	2301      	movs	r3, #1
 800312c:	e1c7      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800312e:	4b3b      	ldr	r3, [pc, #236]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	4937      	ldr	r1, [pc, #220]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800313e:	4313      	orrs	r3, r2
 8003140:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003142:	e03a      	b.n	80031ba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	68db      	ldr	r3, [r3, #12]
 8003148:	2b00      	cmp	r3, #0
 800314a:	d020      	beq.n	800318e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800314c:	4b34      	ldr	r3, [pc, #208]	@ (8003220 <HAL_RCC_OscConfig+0x244>)
 800314e:	2201      	movs	r2, #1
 8003150:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003152:	f7ff f809 	bl	8002168 <HAL_GetTick>
 8003156:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800315a:	f7ff f805 	bl	8002168 <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	693b      	ldr	r3, [r7, #16]
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e1a8      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800316c:	4b2b      	ldr	r3, [pc, #172]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0302 	and.w	r3, r3, #2
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0f0      	beq.n	800315a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003178:	4b28      	ldr	r3, [pc, #160]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	691b      	ldr	r3, [r3, #16]
 8003184:	00db      	lsls	r3, r3, #3
 8003186:	4925      	ldr	r1, [pc, #148]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 8003188:	4313      	orrs	r3, r2
 800318a:	600b      	str	r3, [r1, #0]
 800318c:	e015      	b.n	80031ba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800318e:	4b24      	ldr	r3, [pc, #144]	@ (8003220 <HAL_RCC_OscConfig+0x244>)
 8003190:	2200      	movs	r2, #0
 8003192:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003194:	f7fe ffe8 	bl	8002168 <HAL_GetTick>
 8003198:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800319a:	e008      	b.n	80031ae <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800319c:	f7fe ffe4 	bl	8002168 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	2b02      	cmp	r3, #2
 80031a8:	d901      	bls.n	80031ae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80031aa:	2303      	movs	r3, #3
 80031ac:	e187      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80031ae:	4b1b      	ldr	r3, [pc, #108]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f003 0302 	and.w	r3, r3, #2
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d1f0      	bne.n	800319c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0308 	and.w	r3, r3, #8
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d036      	beq.n	8003234 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d016      	beq.n	80031fc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031ce:	4b15      	ldr	r3, [pc, #84]	@ (8003224 <HAL_RCC_OscConfig+0x248>)
 80031d0:	2201      	movs	r2, #1
 80031d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d4:	f7fe ffc8 	bl	8002168 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031dc:	f7fe ffc4 	bl	8002168 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e167      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031ee:	4b0b      	ldr	r3, [pc, #44]	@ (800321c <HAL_RCC_OscConfig+0x240>)
 80031f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80031f2:	f003 0302 	and.w	r3, r3, #2
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0x200>
 80031fa:	e01b      	b.n	8003234 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031fc:	4b09      	ldr	r3, [pc, #36]	@ (8003224 <HAL_RCC_OscConfig+0x248>)
 80031fe:	2200      	movs	r2, #0
 8003200:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003202:	f7fe ffb1 	bl	8002168 <HAL_GetTick>
 8003206:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003208:	e00e      	b.n	8003228 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800320a:	f7fe ffad 	bl	8002168 <HAL_GetTick>
 800320e:	4602      	mov	r2, r0
 8003210:	693b      	ldr	r3, [r7, #16]
 8003212:	1ad3      	subs	r3, r2, r3
 8003214:	2b02      	cmp	r3, #2
 8003216:	d907      	bls.n	8003228 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003218:	2303      	movs	r3, #3
 800321a:	e150      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
 800321c:	40023800 	.word	0x40023800
 8003220:	42470000 	.word	0x42470000
 8003224:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003228:	4b88      	ldr	r3, [pc, #544]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 800322a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800322c:	f003 0302 	and.w	r3, r3, #2
 8003230:	2b00      	cmp	r3, #0
 8003232:	d1ea      	bne.n	800320a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f003 0304 	and.w	r3, r3, #4
 800323c:	2b00      	cmp	r3, #0
 800323e:	f000 8097 	beq.w	8003370 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003242:	2300      	movs	r3, #0
 8003244:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003246:	4b81      	ldr	r3, [pc, #516]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800324a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10f      	bne.n	8003272 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	60bb      	str	r3, [r7, #8]
 8003256:	4b7d      	ldr	r3, [pc, #500]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800325a:	4a7c      	ldr	r2, [pc, #496]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 800325c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003260:	6413      	str	r3, [r2, #64]	@ 0x40
 8003262:	4b7a      	ldr	r3, [pc, #488]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800326a:	60bb      	str	r3, [r7, #8]
 800326c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800326e:	2301      	movs	r3, #1
 8003270:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003272:	4b77      	ldr	r3, [pc, #476]	@ (8003450 <HAL_RCC_OscConfig+0x474>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800327a:	2b00      	cmp	r3, #0
 800327c:	d118      	bne.n	80032b0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800327e:	4b74      	ldr	r3, [pc, #464]	@ (8003450 <HAL_RCC_OscConfig+0x474>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	4a73      	ldr	r2, [pc, #460]	@ (8003450 <HAL_RCC_OscConfig+0x474>)
 8003284:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003288:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800328a:	f7fe ff6d 	bl	8002168 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003290:	e008      	b.n	80032a4 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003292:	f7fe ff69 	bl	8002168 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	2b02      	cmp	r3, #2
 800329e:	d901      	bls.n	80032a4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80032a0:	2303      	movs	r3, #3
 80032a2:	e10c      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80032a4:	4b6a      	ldr	r3, [pc, #424]	@ (8003450 <HAL_RCC_OscConfig+0x474>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d0f0      	beq.n	8003292 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	689b      	ldr	r3, [r3, #8]
 80032b4:	2b01      	cmp	r3, #1
 80032b6:	d106      	bne.n	80032c6 <HAL_RCC_OscConfig+0x2ea>
 80032b8:	4b64      	ldr	r3, [pc, #400]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032bc:	4a63      	ldr	r2, [pc, #396]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032be:	f043 0301 	orr.w	r3, r3, #1
 80032c2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032c4:	e01c      	b.n	8003300 <HAL_RCC_OscConfig+0x324>
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	689b      	ldr	r3, [r3, #8]
 80032ca:	2b05      	cmp	r3, #5
 80032cc:	d10c      	bne.n	80032e8 <HAL_RCC_OscConfig+0x30c>
 80032ce:	4b5f      	ldr	r3, [pc, #380]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032d2:	4a5e      	ldr	r2, [pc, #376]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032d4:	f043 0304 	orr.w	r3, r3, #4
 80032d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80032da:	4b5c      	ldr	r3, [pc, #368]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032de:	4a5b      	ldr	r2, [pc, #364]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032e0:	f043 0301 	orr.w	r3, r3, #1
 80032e4:	6713      	str	r3, [r2, #112]	@ 0x70
 80032e6:	e00b      	b.n	8003300 <HAL_RCC_OscConfig+0x324>
 80032e8:	4b58      	ldr	r3, [pc, #352]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032ec:	4a57      	ldr	r2, [pc, #348]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032ee:	f023 0301 	bic.w	r3, r3, #1
 80032f2:	6713      	str	r3, [r2, #112]	@ 0x70
 80032f4:	4b55      	ldr	r3, [pc, #340]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032f8:	4a54      	ldr	r2, [pc, #336]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80032fa:	f023 0304 	bic.w	r3, r3, #4
 80032fe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	689b      	ldr	r3, [r3, #8]
 8003304:	2b00      	cmp	r3, #0
 8003306:	d015      	beq.n	8003334 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003308:	f7fe ff2e 	bl	8002168 <HAL_GetTick>
 800330c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330e:	e00a      	b.n	8003326 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003310:	f7fe ff2a 	bl	8002168 <HAL_GetTick>
 8003314:	4602      	mov	r2, r0
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	1ad3      	subs	r3, r2, r3
 800331a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800331e:	4293      	cmp	r3, r2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e0cb      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003326:	4b49      	ldr	r3, [pc, #292]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d0ee      	beq.n	8003310 <HAL_RCC_OscConfig+0x334>
 8003332:	e014      	b.n	800335e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003334:	f7fe ff18 	bl	8002168 <HAL_GetTick>
 8003338:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333a:	e00a      	b.n	8003352 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800333c:	f7fe ff14 	bl	8002168 <HAL_GetTick>
 8003340:	4602      	mov	r2, r0
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	1ad3      	subs	r3, r2, r3
 8003346:	f241 3288 	movw	r2, #5000	@ 0x1388
 800334a:	4293      	cmp	r3, r2
 800334c:	d901      	bls.n	8003352 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800334e:	2303      	movs	r3, #3
 8003350:	e0b5      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003352:	4b3e      	ldr	r3, [pc, #248]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003354:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003356:	f003 0302 	and.w	r3, r3, #2
 800335a:	2b00      	cmp	r3, #0
 800335c:	d1ee      	bne.n	800333c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800335e:	7dfb      	ldrb	r3, [r7, #23]
 8003360:	2b01      	cmp	r3, #1
 8003362:	d105      	bne.n	8003370 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003364:	4b39      	ldr	r3, [pc, #228]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003366:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003368:	4a38      	ldr	r2, [pc, #224]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 800336a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800336e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	699b      	ldr	r3, [r3, #24]
 8003374:	2b00      	cmp	r3, #0
 8003376:	f000 80a1 	beq.w	80034bc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800337a:	4b34      	ldr	r3, [pc, #208]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 800337c:	689b      	ldr	r3, [r3, #8]
 800337e:	f003 030c 	and.w	r3, r3, #12
 8003382:	2b08      	cmp	r3, #8
 8003384:	d05c      	beq.n	8003440 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	699b      	ldr	r3, [r3, #24]
 800338a:	2b02      	cmp	r3, #2
 800338c:	d141      	bne.n	8003412 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800338e:	4b31      	ldr	r3, [pc, #196]	@ (8003454 <HAL_RCC_OscConfig+0x478>)
 8003390:	2200      	movs	r2, #0
 8003392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003394:	f7fe fee8 	bl	8002168 <HAL_GetTick>
 8003398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800339a:	e008      	b.n	80033ae <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800339c:	f7fe fee4 	bl	8002168 <HAL_GetTick>
 80033a0:	4602      	mov	r2, r0
 80033a2:	693b      	ldr	r3, [r7, #16]
 80033a4:	1ad3      	subs	r3, r2, r3
 80033a6:	2b02      	cmp	r3, #2
 80033a8:	d901      	bls.n	80033ae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80033aa:	2303      	movs	r3, #3
 80033ac:	e087      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ae:	4b27      	ldr	r3, [pc, #156]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d1f0      	bne.n	800339c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	69da      	ldr	r2, [r3, #28]
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6a1b      	ldr	r3, [r3, #32]
 80033c2:	431a      	orrs	r2, r3
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033c8:	019b      	lsls	r3, r3, #6
 80033ca:	431a      	orrs	r2, r3
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033d0:	085b      	lsrs	r3, r3, #1
 80033d2:	3b01      	subs	r3, #1
 80033d4:	041b      	lsls	r3, r3, #16
 80033d6:	431a      	orrs	r2, r3
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033dc:	061b      	lsls	r3, r3, #24
 80033de:	491b      	ldr	r1, [pc, #108]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033e4:	4b1b      	ldr	r3, [pc, #108]	@ (8003454 <HAL_RCC_OscConfig+0x478>)
 80033e6:	2201      	movs	r2, #1
 80033e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033ea:	f7fe febd 	bl	8002168 <HAL_GetTick>
 80033ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033f0:	e008      	b.n	8003404 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033f2:	f7fe feb9 	bl	8002168 <HAL_GetTick>
 80033f6:	4602      	mov	r2, r0
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	2b02      	cmp	r3, #2
 80033fe:	d901      	bls.n	8003404 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003400:	2303      	movs	r3, #3
 8003402:	e05c      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003404:	4b11      	ldr	r3, [pc, #68]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800340c:	2b00      	cmp	r3, #0
 800340e:	d0f0      	beq.n	80033f2 <HAL_RCC_OscConfig+0x416>
 8003410:	e054      	b.n	80034bc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003412:	4b10      	ldr	r3, [pc, #64]	@ (8003454 <HAL_RCC_OscConfig+0x478>)
 8003414:	2200      	movs	r2, #0
 8003416:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003418:	f7fe fea6 	bl	8002168 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003420:	f7fe fea2 	bl	8002168 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b02      	cmp	r3, #2
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e045      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003432:	4b06      	ldr	r3, [pc, #24]	@ (800344c <HAL_RCC_OscConfig+0x470>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d1f0      	bne.n	8003420 <HAL_RCC_OscConfig+0x444>
 800343e:	e03d      	b.n	80034bc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	699b      	ldr	r3, [r3, #24]
 8003444:	2b01      	cmp	r3, #1
 8003446:	d107      	bne.n	8003458 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e038      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
 800344c:	40023800 	.word	0x40023800
 8003450:	40007000 	.word	0x40007000
 8003454:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003458:	4b1b      	ldr	r3, [pc, #108]	@ (80034c8 <HAL_RCC_OscConfig+0x4ec>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	699b      	ldr	r3, [r3, #24]
 8003462:	2b01      	cmp	r3, #1
 8003464:	d028      	beq.n	80034b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003470:	429a      	cmp	r2, r3
 8003472:	d121      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800347e:	429a      	cmp	r2, r3
 8003480:	d11a      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003488:	4013      	ands	r3, r2
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800348e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003490:	4293      	cmp	r3, r2
 8003492:	d111      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800349e:	085b      	lsrs	r3, r3, #1
 80034a0:	3b01      	subs	r3, #1
 80034a2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d107      	bne.n	80034b8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80034b4:	429a      	cmp	r2, r3
 80034b6:	d001      	beq.n	80034bc <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80034b8:	2301      	movs	r3, #1
 80034ba:	e000      	b.n	80034be <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	4618      	mov	r0, r3
 80034c0:	3718      	adds	r7, #24
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	40023800 	.word	0x40023800

080034cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
 80034d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d101      	bne.n	80034e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e0cc      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034e0:	4b68      	ldr	r3, [pc, #416]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0307 	and.w	r3, r3, #7
 80034e8:	683a      	ldr	r2, [r7, #0]
 80034ea:	429a      	cmp	r2, r3
 80034ec:	d90c      	bls.n	8003508 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034ee:	4b65      	ldr	r3, [pc, #404]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 80034f0:	683a      	ldr	r2, [r7, #0]
 80034f2:	b2d2      	uxtb	r2, r2
 80034f4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034f6:	4b63      	ldr	r3, [pc, #396]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 0307 	and.w	r3, r3, #7
 80034fe:	683a      	ldr	r2, [r7, #0]
 8003500:	429a      	cmp	r2, r3
 8003502:	d001      	beq.n	8003508 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e0b8      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	f003 0302 	and.w	r3, r3, #2
 8003510:	2b00      	cmp	r3, #0
 8003512:	d020      	beq.n	8003556 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0304 	and.w	r3, r3, #4
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003520:	4b59      	ldr	r3, [pc, #356]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	4a58      	ldr	r2, [pc, #352]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800352a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 0308 	and.w	r3, r3, #8
 8003534:	2b00      	cmp	r3, #0
 8003536:	d005      	beq.n	8003544 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003538:	4b53      	ldr	r3, [pc, #332]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	4a52      	ldr	r2, [pc, #328]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800353e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003542:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003544:	4b50      	ldr	r3, [pc, #320]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003546:	689b      	ldr	r3, [r3, #8]
 8003548:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	689b      	ldr	r3, [r3, #8]
 8003550:	494d      	ldr	r1, [pc, #308]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003552:	4313      	orrs	r3, r2
 8003554:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0301 	and.w	r3, r3, #1
 800355e:	2b00      	cmp	r3, #0
 8003560:	d044      	beq.n	80035ec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b01      	cmp	r3, #1
 8003568:	d107      	bne.n	800357a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800356a:	4b47      	ldr	r3, [pc, #284]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003572:	2b00      	cmp	r3, #0
 8003574:	d119      	bne.n	80035aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e07f      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	685b      	ldr	r3, [r3, #4]
 800357e:	2b02      	cmp	r3, #2
 8003580:	d003      	beq.n	800358a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003586:	2b03      	cmp	r3, #3
 8003588:	d107      	bne.n	800359a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800358a:	4b3f      	ldr	r3, [pc, #252]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d109      	bne.n	80035aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e06f      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800359a:	4b3b      	ldr	r3, [pc, #236]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f003 0302 	and.w	r3, r3, #2
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d101      	bne.n	80035aa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80035a6:	2301      	movs	r3, #1
 80035a8:	e067      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80035aa:	4b37      	ldr	r3, [pc, #220]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f023 0203 	bic.w	r2, r3, #3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	685b      	ldr	r3, [r3, #4]
 80035b6:	4934      	ldr	r1, [pc, #208]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 80035b8:	4313      	orrs	r3, r2
 80035ba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035bc:	f7fe fdd4 	bl	8002168 <HAL_GetTick>
 80035c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	e00a      	b.n	80035da <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035c4:	f7fe fdd0 	bl	8002168 <HAL_GetTick>
 80035c8:	4602      	mov	r2, r0
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	1ad3      	subs	r3, r2, r3
 80035ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035d2:	4293      	cmp	r3, r2
 80035d4:	d901      	bls.n	80035da <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035d6:	2303      	movs	r3, #3
 80035d8:	e04f      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035da:	4b2b      	ldr	r3, [pc, #172]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 020c 	and.w	r2, r3, #12
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	685b      	ldr	r3, [r3, #4]
 80035e6:	009b      	lsls	r3, r3, #2
 80035e8:	429a      	cmp	r2, r3
 80035ea:	d1eb      	bne.n	80035c4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035ec:	4b25      	ldr	r3, [pc, #148]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d20c      	bcs.n	8003614 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fa:	4b22      	ldr	r3, [pc, #136]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 80035fc:	683a      	ldr	r2, [r7, #0]
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003602:	4b20      	ldr	r3, [pc, #128]	@ (8003684 <HAL_RCC_ClockConfig+0x1b8>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f003 0307 	and.w	r3, r3, #7
 800360a:	683a      	ldr	r2, [r7, #0]
 800360c:	429a      	cmp	r2, r3
 800360e:	d001      	beq.n	8003614 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003610:	2301      	movs	r3, #1
 8003612:	e032      	b.n	800367a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0304 	and.w	r3, r3, #4
 800361c:	2b00      	cmp	r3, #0
 800361e:	d008      	beq.n	8003632 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003620:	4b19      	ldr	r3, [pc, #100]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	68db      	ldr	r3, [r3, #12]
 800362c:	4916      	ldr	r1, [pc, #88]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800362e:	4313      	orrs	r3, r2
 8003630:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 0308 	and.w	r3, r3, #8
 800363a:	2b00      	cmp	r3, #0
 800363c:	d009      	beq.n	8003652 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800363e:	4b12      	ldr	r3, [pc, #72]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	691b      	ldr	r3, [r3, #16]
 800364a:	00db      	lsls	r3, r3, #3
 800364c:	490e      	ldr	r1, [pc, #56]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800364e:	4313      	orrs	r3, r2
 8003650:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003652:	f000 f821 	bl	8003698 <HAL_RCC_GetSysClockFreq>
 8003656:	4602      	mov	r2, r0
 8003658:	4b0b      	ldr	r3, [pc, #44]	@ (8003688 <HAL_RCC_ClockConfig+0x1bc>)
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	091b      	lsrs	r3, r3, #4
 800365e:	f003 030f 	and.w	r3, r3, #15
 8003662:	490a      	ldr	r1, [pc, #40]	@ (800368c <HAL_RCC_ClockConfig+0x1c0>)
 8003664:	5ccb      	ldrb	r3, [r1, r3]
 8003666:	fa22 f303 	lsr.w	r3, r2, r3
 800366a:	4a09      	ldr	r2, [pc, #36]	@ (8003690 <HAL_RCC_ClockConfig+0x1c4>)
 800366c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800366e:	4b09      	ldr	r3, [pc, #36]	@ (8003694 <HAL_RCC_ClockConfig+0x1c8>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f7fe fd34 	bl	80020e0 <HAL_InitTick>

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3710      	adds	r7, #16
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	40023c00 	.word	0x40023c00
 8003688:	40023800 	.word	0x40023800
 800368c:	08016c54 	.word	0x08016c54
 8003690:	20000000 	.word	0x20000000
 8003694:	20000028 	.word	0x20000028

08003698 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003698:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800369c:	b090      	sub	sp, #64	@ 0x40
 800369e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80036a0:	2300      	movs	r3, #0
 80036a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80036a4:	2300      	movs	r3, #0
 80036a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80036a8:	2300      	movs	r3, #0
 80036aa:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 80036ac:	2300      	movs	r3, #0
 80036ae:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80036b0:	4b59      	ldr	r3, [pc, #356]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 80036b2:	689b      	ldr	r3, [r3, #8]
 80036b4:	f003 030c 	and.w	r3, r3, #12
 80036b8:	2b08      	cmp	r3, #8
 80036ba:	d00d      	beq.n	80036d8 <HAL_RCC_GetSysClockFreq+0x40>
 80036bc:	2b08      	cmp	r3, #8
 80036be:	f200 80a1 	bhi.w	8003804 <HAL_RCC_GetSysClockFreq+0x16c>
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d002      	beq.n	80036cc <HAL_RCC_GetSysClockFreq+0x34>
 80036c6:	2b04      	cmp	r3, #4
 80036c8:	d003      	beq.n	80036d2 <HAL_RCC_GetSysClockFreq+0x3a>
 80036ca:	e09b      	b.n	8003804 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036cc:	4b53      	ldr	r3, [pc, #332]	@ (800381c <HAL_RCC_GetSysClockFreq+0x184>)
 80036ce:	63bb      	str	r3, [r7, #56]	@ 0x38
       break;
 80036d0:	e09b      	b.n	800380a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036d2:	4b53      	ldr	r3, [pc, #332]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x188>)
 80036d4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80036d6:	e098      	b.n	800380a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036d8:	4b4f      	ldr	r3, [pc, #316]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 80036da:	685b      	ldr	r3, [r3, #4]
 80036dc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80036e0:	637b      	str	r3, [r7, #52]	@ 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036e2:	4b4d      	ldr	r3, [pc, #308]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 80036e4:	685b      	ldr	r3, [r3, #4]
 80036e6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d028      	beq.n	8003740 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036ee:	4b4a      	ldr	r3, [pc, #296]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	099b      	lsrs	r3, r3, #6
 80036f4:	2200      	movs	r2, #0
 80036f6:	623b      	str	r3, [r7, #32]
 80036f8:	627a      	str	r2, [r7, #36]	@ 0x24
 80036fa:	6a3b      	ldr	r3, [r7, #32]
 80036fc:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003700:	2100      	movs	r1, #0
 8003702:	4b47      	ldr	r3, [pc, #284]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x188>)
 8003704:	fb03 f201 	mul.w	r2, r3, r1
 8003708:	2300      	movs	r3, #0
 800370a:	fb00 f303 	mul.w	r3, r0, r3
 800370e:	4413      	add	r3, r2
 8003710:	4a43      	ldr	r2, [pc, #268]	@ (8003820 <HAL_RCC_GetSysClockFreq+0x188>)
 8003712:	fba0 1202 	umull	r1, r2, r0, r2
 8003716:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003718:	460a      	mov	r2, r1
 800371a:	62ba      	str	r2, [r7, #40]	@ 0x28
 800371c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800371e:	4413      	add	r3, r2
 8003720:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003724:	2200      	movs	r2, #0
 8003726:	61bb      	str	r3, [r7, #24]
 8003728:	61fa      	str	r2, [r7, #28]
 800372a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800372e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8003732:	f7fc fda5 	bl	8000280 <__aeabi_uldivmod>
 8003736:	4602      	mov	r2, r0
 8003738:	460b      	mov	r3, r1
 800373a:	4613      	mov	r3, r2
 800373c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800373e:	e053      	b.n	80037e8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003740:	4b35      	ldr	r3, [pc, #212]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 8003742:	685b      	ldr	r3, [r3, #4]
 8003744:	099b      	lsrs	r3, r3, #6
 8003746:	2200      	movs	r2, #0
 8003748:	613b      	str	r3, [r7, #16]
 800374a:	617a      	str	r2, [r7, #20]
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8003752:	f04f 0b00 	mov.w	fp, #0
 8003756:	4652      	mov	r2, sl
 8003758:	465b      	mov	r3, fp
 800375a:	f04f 0000 	mov.w	r0, #0
 800375e:	f04f 0100 	mov.w	r1, #0
 8003762:	0159      	lsls	r1, r3, #5
 8003764:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003768:	0150      	lsls	r0, r2, #5
 800376a:	4602      	mov	r2, r0
 800376c:	460b      	mov	r3, r1
 800376e:	ebb2 080a 	subs.w	r8, r2, sl
 8003772:	eb63 090b 	sbc.w	r9, r3, fp
 8003776:	f04f 0200 	mov.w	r2, #0
 800377a:	f04f 0300 	mov.w	r3, #0
 800377e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8003782:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003786:	ea4f 1288 	mov.w	r2, r8, lsl #6
 800378a:	ebb2 0408 	subs.w	r4, r2, r8
 800378e:	eb63 0509 	sbc.w	r5, r3, r9
 8003792:	f04f 0200 	mov.w	r2, #0
 8003796:	f04f 0300 	mov.w	r3, #0
 800379a:	00eb      	lsls	r3, r5, #3
 800379c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037a0:	00e2      	lsls	r2, r4, #3
 80037a2:	4614      	mov	r4, r2
 80037a4:	461d      	mov	r5, r3
 80037a6:	eb14 030a 	adds.w	r3, r4, sl
 80037aa:	603b      	str	r3, [r7, #0]
 80037ac:	eb45 030b 	adc.w	r3, r5, fp
 80037b0:	607b      	str	r3, [r7, #4]
 80037b2:	f04f 0200 	mov.w	r2, #0
 80037b6:	f04f 0300 	mov.w	r3, #0
 80037ba:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037be:	4629      	mov	r1, r5
 80037c0:	028b      	lsls	r3, r1, #10
 80037c2:	4621      	mov	r1, r4
 80037c4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037c8:	4621      	mov	r1, r4
 80037ca:	028a      	lsls	r2, r1, #10
 80037cc:	4610      	mov	r0, r2
 80037ce:	4619      	mov	r1, r3
 80037d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037d2:	2200      	movs	r2, #0
 80037d4:	60bb      	str	r3, [r7, #8]
 80037d6:	60fa      	str	r2, [r7, #12]
 80037d8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80037dc:	f7fc fd50 	bl	8000280 <__aeabi_uldivmod>
 80037e0:	4602      	mov	r2, r0
 80037e2:	460b      	mov	r3, r1
 80037e4:	4613      	mov	r3, r2
 80037e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037e8:	4b0b      	ldr	r3, [pc, #44]	@ (8003818 <HAL_RCC_GetSysClockFreq+0x180>)
 80037ea:	685b      	ldr	r3, [r3, #4]
 80037ec:	0c1b      	lsrs	r3, r3, #16
 80037ee:	f003 0303 	and.w	r3, r3, #3
 80037f2:	3301      	adds	r3, #1
 80037f4:	005b      	lsls	r3, r3, #1
 80037f6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco/pllp;
 80037f8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80037fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8003800:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003802:	e002      	b.n	800380a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003804:	4b05      	ldr	r3, [pc, #20]	@ (800381c <HAL_RCC_GetSysClockFreq+0x184>)
 8003806:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8003808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800380a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 800380c:	4618      	mov	r0, r3
 800380e:	3740      	adds	r7, #64	@ 0x40
 8003810:	46bd      	mov	sp, r7
 8003812:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003816:	bf00      	nop
 8003818:	40023800 	.word	0x40023800
 800381c:	00f42400 	.word	0x00f42400
 8003820:	017d7840 	.word	0x017d7840

08003824 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003824:	b480      	push	{r7}
 8003826:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003828:	4b03      	ldr	r3, [pc, #12]	@ (8003838 <HAL_RCC_GetHCLKFreq+0x14>)
 800382a:	681b      	ldr	r3, [r3, #0]
}
 800382c:	4618      	mov	r0, r3
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr
 8003836:	bf00      	nop
 8003838:	20000000 	.word	0x20000000

0800383c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003840:	f7ff fff0 	bl	8003824 <HAL_RCC_GetHCLKFreq>
 8003844:	4602      	mov	r2, r0
 8003846:	4b05      	ldr	r3, [pc, #20]	@ (800385c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	0a9b      	lsrs	r3, r3, #10
 800384c:	f003 0307 	and.w	r3, r3, #7
 8003850:	4903      	ldr	r1, [pc, #12]	@ (8003860 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003852:	5ccb      	ldrb	r3, [r1, r3]
 8003854:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003858:	4618      	mov	r0, r3
 800385a:	bd80      	pop	{r7, pc}
 800385c:	40023800 	.word	0x40023800
 8003860:	08016c64 	.word	0x08016c64

08003864 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003868:	f7ff ffdc 	bl	8003824 <HAL_RCC_GetHCLKFreq>
 800386c:	4602      	mov	r2, r0
 800386e:	4b05      	ldr	r3, [pc, #20]	@ (8003884 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	0b5b      	lsrs	r3, r3, #13
 8003874:	f003 0307 	and.w	r3, r3, #7
 8003878:	4903      	ldr	r1, [pc, #12]	@ (8003888 <HAL_RCC_GetPCLK2Freq+0x24>)
 800387a:	5ccb      	ldrb	r3, [r1, r3]
 800387c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003880:	4618      	mov	r0, r3
 8003882:	bd80      	pop	{r7, pc}
 8003884:	40023800 	.word	0x40023800
 8003888:	08016c64 	.word	0x08016c64

0800388c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800388c:	b580      	push	{r7, lr}
 800388e:	b082      	sub	sp, #8
 8003890:	af00      	add	r7, sp, #0
 8003892:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e07b      	b.n	8003996 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d108      	bne.n	80038b8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80038ae:	d009      	beq.n	80038c4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	61da      	str	r2, [r3, #28]
 80038b6:	e005      	b.n	80038c4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2200      	movs	r2, #0
 80038c8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80038d0:	b2db      	uxtb	r3, r3
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d106      	bne.n	80038e4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038de:	6878      	ldr	r0, [r7, #4]
 80038e0:	f7fd fbd8 	bl	8001094 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	681a      	ldr	r2, [r3, #0]
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80038fa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	689b      	ldr	r3, [r3, #8]
 8003908:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800390c:	431a      	orrs	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	68db      	ldr	r3, [r3, #12]
 8003912:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003916:	431a      	orrs	r2, r3
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f003 0302 	and.w	r3, r3, #2
 8003920:	431a      	orrs	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f003 0301 	and.w	r3, r3, #1
 800392a:	431a      	orrs	r2, r3
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	699b      	ldr	r3, [r3, #24]
 8003930:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003934:	431a      	orrs	r2, r3
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	69db      	ldr	r3, [r3, #28]
 800393a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800393e:	431a      	orrs	r2, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a1b      	ldr	r3, [r3, #32]
 8003944:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003948:	ea42 0103 	orr.w	r1, r2, r3
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003950:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	430a      	orrs	r2, r1
 800395a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	699b      	ldr	r3, [r3, #24]
 8003960:	0c1b      	lsrs	r3, r3, #16
 8003962:	f003 0104 	and.w	r1, r3, #4
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800396a:	f003 0210 	and.w	r2, r3, #16
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	430a      	orrs	r2, r1
 8003974:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	69da      	ldr	r2, [r3, #28]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003984:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2200      	movs	r2, #0
 800398a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3708      	adds	r7, #8
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}

0800399e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800399e:	b580      	push	{r7, lr}
 80039a0:	b088      	sub	sp, #32
 80039a2:	af00      	add	r7, sp, #0
 80039a4:	60f8      	str	r0, [r7, #12]
 80039a6:	60b9      	str	r1, [r7, #8]
 80039a8:	603b      	str	r3, [r7, #0]
 80039aa:	4613      	mov	r3, r2
 80039ac:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_SPI_Transmit+0x22>
 80039bc:	2302      	movs	r3, #2
 80039be:	e12d      	b.n	8003c1c <HAL_SPI_Transmit+0x27e>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039c8:	f7fe fbce 	bl	8002168 <HAL_GetTick>
 80039cc:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80039ce:	88fb      	ldrh	r3, [r7, #6]
 80039d0:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b01      	cmp	r3, #1
 80039dc:	d002      	beq.n	80039e4 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80039de:	2302      	movs	r3, #2
 80039e0:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039e2:	e116      	b.n	8003c12 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 80039e4:	68bb      	ldr	r3, [r7, #8]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d002      	beq.n	80039f0 <HAL_SPI_Transmit+0x52>
 80039ea:	88fb      	ldrh	r3, [r7, #6]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d102      	bne.n	80039f6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039f4:	e10d      	b.n	8003c12 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2203      	movs	r2, #3
 80039fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	2200      	movs	r2, #0
 8003a02:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	68ba      	ldr	r2, [r7, #8]
 8003a08:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	88fa      	ldrh	r2, [r7, #6]
 8003a0e:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	88fa      	ldrh	r2, [r7, #6]
 8003a14:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2200      	movs	r2, #0
 8003a1a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	2200      	movs	r2, #0
 8003a26:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	2200      	movs	r2, #0
 8003a2c:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	2200      	movs	r2, #0
 8003a32:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a3c:	d10f      	bne.n	8003a5e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003a4c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	68fb      	ldr	r3, [r7, #12]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003a5c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a68:	2b40      	cmp	r3, #64	@ 0x40
 8003a6a:	d007      	beq.n	8003a7c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681a      	ldr	r2, [r3, #0]
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a7a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a7c:	68fb      	ldr	r3, [r7, #12]
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003a84:	d14f      	bne.n	8003b26 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	685b      	ldr	r3, [r3, #4]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d002      	beq.n	8003a94 <HAL_SPI_Transmit+0xf6>
 8003a8e:	8afb      	ldrh	r3, [r7, #22]
 8003a90:	2b01      	cmp	r3, #1
 8003a92:	d142      	bne.n	8003b1a <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a98:	881a      	ldrh	r2, [r3, #0]
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aa4:	1c9a      	adds	r2, r3, #2
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003aae:	b29b      	uxth	r3, r3
 8003ab0:	3b01      	subs	r3, #1
 8003ab2:	b29a      	uxth	r2, r3
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ab8:	e02f      	b.n	8003b1a <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	689b      	ldr	r3, [r3, #8]
 8003ac0:	f003 0302 	and.w	r3, r3, #2
 8003ac4:	2b02      	cmp	r3, #2
 8003ac6:	d112      	bne.n	8003aee <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003acc:	881a      	ldrh	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ad8:	1c9a      	adds	r2, r3, #2
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	3b01      	subs	r3, #1
 8003ae6:	b29a      	uxth	r2, r3
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003aec:	e015      	b.n	8003b1a <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003aee:	f7fe fb3b 	bl	8002168 <HAL_GetTick>
 8003af2:	4602      	mov	r2, r0
 8003af4:	69bb      	ldr	r3, [r7, #24]
 8003af6:	1ad3      	subs	r3, r2, r3
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	429a      	cmp	r2, r3
 8003afc:	d803      	bhi.n	8003b06 <HAL_SPI_Transmit+0x168>
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b04:	d102      	bne.n	8003b0c <HAL_SPI_Transmit+0x16e>
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d106      	bne.n	8003b1a <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 8003b0c:	2303      	movs	r3, #3
 8003b0e:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2201      	movs	r2, #1
 8003b14:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003b18:	e07b      	b.n	8003c12 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d1ca      	bne.n	8003aba <HAL_SPI_Transmit+0x11c>
 8003b24:	e050      	b.n	8003bc8 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	685b      	ldr	r3, [r3, #4]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d002      	beq.n	8003b34 <HAL_SPI_Transmit+0x196>
 8003b2e:	8afb      	ldrh	r3, [r7, #22]
 8003b30:	2b01      	cmp	r3, #1
 8003b32:	d144      	bne.n	8003bbe <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	330c      	adds	r3, #12
 8003b3e:	7812      	ldrb	r2, [r2, #0]
 8003b40:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b46:	1c5a      	adds	r2, r3, #1
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	3b01      	subs	r3, #1
 8003b54:	b29a      	uxth	r2, r3
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b5a:	e030      	b.n	8003bbe <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	689b      	ldr	r3, [r3, #8]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b02      	cmp	r3, #2
 8003b68:	d113      	bne.n	8003b92 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	330c      	adds	r3, #12
 8003b74:	7812      	ldrb	r2, [r2, #0]
 8003b76:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b78:	68fb      	ldr	r3, [r7, #12]
 8003b7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b7c:	1c5a      	adds	r2, r3, #1
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003b86:	b29b      	uxth	r3, r3
 8003b88:	3b01      	subs	r3, #1
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003b90:	e015      	b.n	8003bbe <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b92:	f7fe fae9 	bl	8002168 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	683a      	ldr	r2, [r7, #0]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d803      	bhi.n	8003baa <HAL_SPI_Transmit+0x20c>
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba8:	d102      	bne.n	8003bb0 <HAL_SPI_Transmit+0x212>
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d106      	bne.n	8003bbe <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2201      	movs	r2, #1
 8003bb8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003bbc:	e029      	b.n	8003c12 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003bc2:	b29b      	uxth	r3, r3
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d1c9      	bne.n	8003b5c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc8:	69ba      	ldr	r2, [r7, #24]
 8003bca:	6839      	ldr	r1, [r7, #0]
 8003bcc:	68f8      	ldr	r0, [r7, #12]
 8003bce:	f000 fa03 	bl	8003fd8 <SPI_EndRxTxTransaction>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d002      	beq.n	8003bde <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	2220      	movs	r2, #32
 8003bdc:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	689b      	ldr	r3, [r3, #8]
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d10a      	bne.n	8003bfc <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003be6:	2300      	movs	r3, #0
 8003be8:	613b      	str	r3, [r7, #16]
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	68db      	ldr	r3, [r3, #12]
 8003bf0:	613b      	str	r3, [r7, #16]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	613b      	str	r3, [r7, #16]
 8003bfa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d002      	beq.n	8003c0a <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 8003c04:	2301      	movs	r3, #1
 8003c06:	77fb      	strb	r3, [r7, #31]
 8003c08:	e003      	b.n	8003c12 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003c1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3720      	adds	r7, #32
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b086      	sub	sp, #24
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	4613      	mov	r3, r2
 8003c30:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003c32:	2300      	movs	r3, #0
 8003c34:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d101      	bne.n	8003c44 <HAL_SPI_Transmit_DMA+0x20>
 8003c40:	2302      	movs	r3, #2
 8003c42:	e097      	b.n	8003d74 <HAL_SPI_Transmit_DMA+0x150>
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	2201      	movs	r2, #1
 8003c48:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->State != HAL_SPI_STATE_READY)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b01      	cmp	r3, #1
 8003c56:	d002      	beq.n	8003c5e <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 8003c58:	2302      	movs	r3, #2
 8003c5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c5c:	e085      	b.n	8003d6a <HAL_SPI_Transmit_DMA+0x146>
  }

  if ((pData == NULL) || (Size == 0U))
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d002      	beq.n	8003c6a <HAL_SPI_Transmit_DMA+0x46>
 8003c64:	88fb      	ldrh	r3, [r7, #6]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d102      	bne.n	8003c70 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003c6e:	e07c      	b.n	8003d6a <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2203      	movs	r2, #3
 8003c74:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	88fa      	ldrh	r2, [r7, #6]
 8003c88:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	88fa      	ldrh	r2, [r7, #6]
 8003c8e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	2200      	movs	r2, #0
 8003c94:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2200      	movs	r2, #0
 8003c9a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	2200      	movs	r2, #0
 8003ca0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2200      	movs	r2, #0
 8003cac:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003cb6:	d10f      	bne.n	8003cd8 <HAL_SPI_Transmit_DMA+0xb4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	681a      	ldr	r2, [r3, #0]
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003cc6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	681a      	ldr	r2, [r3, #0]
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003cd6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cdc:	4a27      	ldr	r2, [pc, #156]	@ (8003d7c <HAL_SPI_Transmit_DMA+0x158>)
 8003cde:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ce4:	4a26      	ldr	r2, [pc, #152]	@ (8003d80 <HAL_SPI_Transmit_DMA+0x15c>)
 8003ce6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cec:	4a25      	ldr	r2, [pc, #148]	@ (8003d84 <HAL_SPI_Transmit_DMA+0x160>)
 8003cee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d00:	4619      	mov	r1, r3
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	330c      	adds	r3, #12
 8003d08:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d0e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003d10:	f7fe fc4c 	bl	80025ac <HAL_DMA_Start_IT>
 8003d14:	4603      	mov	r3, r0
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d008      	beq.n	8003d2c <HAL_SPI_Transmit_DMA+0x108>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d1e:	f043 0210 	orr.w	r2, r3, #16
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	655a      	str	r2, [r3, #84]	@ 0x54
    errorcode = HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	75fb      	strb	r3, [r7, #23]

    goto error;
 8003d2a:	e01e      	b.n	8003d6a <HAL_SPI_Transmit_DMA+0x146>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d36:	2b40      	cmp	r3, #64	@ 0x40
 8003d38:	d007      	beq.n	8003d4a <HAL_SPI_Transmit_DMA+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681a      	ldr	r2, [r3, #0]
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003d48:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	f042 0220 	orr.w	r2, r2, #32
 8003d58:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f042 0202 	orr.w	r2, r2, #2
 8003d68:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	2200      	movs	r2, #0
 8003d6e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003d72:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d74:	4618      	mov	r0, r3
 8003d76:	3718      	adds	r7, #24
 8003d78:	46bd      	mov	sp, r7
 8003d7a:	bd80      	pop	{r7, pc}
 8003d7c:	08003e6d 	.word	0x08003e6d
 8003d80:	08003dc5 	.word	0x08003dc5
 8003d84:	08003e89 	.word	0x08003e89

08003d88 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8003d90:	bf00      	nop
 8003d92:	370c      	adds	r7, #12
 8003d94:	46bd      	mov	sp, r7
 8003d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d9a:	4770      	bx	lr

08003d9c <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8003da4:	bf00      	nop
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr

08003db0 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003db0:	b480      	push	{r7}
 8003db2:	b083      	sub	sp, #12
 8003db4:	af00      	add	r7, sp, #0
 8003db6:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003db8:	bf00      	nop
 8003dba:	370c      	adds	r7, #12
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc2:	4770      	bx	lr

08003dc4 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b086      	sub	sp, #24
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003dd0:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003dd2:	f7fe f9c9 	bl	8002168 <HAL_GetTick>
 8003dd6:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003de2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003de6:	d03b      	beq.n	8003e60 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	685a      	ldr	r2, [r3, #4]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f022 0220 	bic.w	r2, r2, #32
 8003df6:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	681b      	ldr	r3, [r3, #0]
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f022 0202 	bic.w	r2, r2, #2
 8003e06:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8003e08:	693a      	ldr	r2, [r7, #16]
 8003e0a:	2164      	movs	r1, #100	@ 0x64
 8003e0c:	6978      	ldr	r0, [r7, #20]
 8003e0e:	f000 f8e3 	bl	8003fd8 <SPI_EndRxTxTransaction>
 8003e12:	4603      	mov	r3, r0
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d005      	beq.n	8003e24 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003e18:	697b      	ldr	r3, [r7, #20]
 8003e1a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e1c:	f043 0220 	orr.w	r2, r3, #32
 8003e20:	697b      	ldr	r3, [r7, #20]
 8003e22:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003e24:	697b      	ldr	r3, [r7, #20]
 8003e26:	689b      	ldr	r3, [r3, #8]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d10a      	bne.n	8003e42 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	60fb      	str	r3, [r7, #12]
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	68db      	ldr	r3, [r3, #12]
 8003e36:	60fb      	str	r3, [r7, #12]
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	60fb      	str	r3, [r7, #12]
 8003e40:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8003e42:	697b      	ldr	r3, [r7, #20]
 8003e44:	2200      	movs	r2, #0
 8003e46:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8003e48:	697b      	ldr	r3, [r7, #20]
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d003      	beq.n	8003e60 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8003e58:	6978      	ldr	r0, [r7, #20]
 8003e5a:	f7ff ffa9 	bl	8003db0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8003e5e:	e002      	b.n	8003e66 <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8003e60:	6978      	ldr	r0, [r7, #20]
 8003e62:	f7ff ff91 	bl	8003d88 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e78:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8003e7a:	68f8      	ldr	r0, [r7, #12]
 8003e7c:	f7ff ff8e 	bl	8003d9c <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e80:	bf00      	nop
 8003e82:	3710      	adds	r7, #16
 8003e84:	46bd      	mov	sp, r7
 8003e86:	bd80      	pop	{r7, pc}

08003e88 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e94:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0203 	bic.w	r2, r2, #3
 8003ea4:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003ea6:	68fb      	ldr	r3, [r7, #12]
 8003ea8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003eaa:	f043 0210 	orr.w	r2, r3, #16
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	2201      	movs	r2, #1
 8003eb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003eba:	68f8      	ldr	r0, [r7, #12]
 8003ebc:	f7ff ff78 	bl	8003db0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003ec0:	bf00      	nop
 8003ec2:	3710      	adds	r7, #16
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	bd80      	pop	{r7, pc}

08003ec8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003ec8:	b580      	push	{r7, lr}
 8003eca:	b088      	sub	sp, #32
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	60f8      	str	r0, [r7, #12]
 8003ed0:	60b9      	str	r1, [r7, #8]
 8003ed2:	603b      	str	r3, [r7, #0]
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003ed8:	f7fe f946 	bl	8002168 <HAL_GetTick>
 8003edc:	4602      	mov	r2, r0
 8003ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ee0:	1a9b      	subs	r3, r3, r2
 8003ee2:	683a      	ldr	r2, [r7, #0]
 8003ee4:	4413      	add	r3, r2
 8003ee6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003ee8:	f7fe f93e 	bl	8002168 <HAL_GetTick>
 8003eec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003eee:	4b39      	ldr	r3, [pc, #228]	@ (8003fd4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	015b      	lsls	r3, r3, #5
 8003ef4:	0d1b      	lsrs	r3, r3, #20
 8003ef6:	69fa      	ldr	r2, [r7, #28]
 8003ef8:	fb02 f303 	mul.w	r3, r2, r3
 8003efc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003efe:	e054      	b.n	8003faa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f06:	d050      	beq.n	8003faa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003f08:	f7fe f92e 	bl	8002168 <HAL_GetTick>
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	69bb      	ldr	r3, [r7, #24]
 8003f10:	1ad3      	subs	r3, r2, r3
 8003f12:	69fa      	ldr	r2, [r7, #28]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d902      	bls.n	8003f1e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d13d      	bne.n	8003f9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003f1e:	68fb      	ldr	r3, [r7, #12]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	685a      	ldr	r2, [r3, #4]
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003f2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003f36:	d111      	bne.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	689b      	ldr	r3, [r3, #8]
 8003f3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003f40:	d004      	beq.n	8003f4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	689b      	ldr	r3, [r3, #8]
 8003f46:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f4a:	d107      	bne.n	8003f5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681a      	ldr	r2, [r3, #0]
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f64:	d10f      	bne.n	8003f86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f74:	601a      	str	r2, [r3, #0]
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	681b      	ldr	r3, [r3, #0]
 8003f80:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2201      	movs	r2, #1
 8003f8a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e017      	b.n	8003fca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f9a:	697b      	ldr	r3, [r7, #20]
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d101      	bne.n	8003fa4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003fa4:	697b      	ldr	r3, [r7, #20]
 8003fa6:	3b01      	subs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	689a      	ldr	r2, [r3, #8]
 8003fb0:	68bb      	ldr	r3, [r7, #8]
 8003fb2:	4013      	ands	r3, r2
 8003fb4:	68ba      	ldr	r2, [r7, #8]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	bf0c      	ite	eq
 8003fba:	2301      	moveq	r3, #1
 8003fbc:	2300      	movne	r3, #0
 8003fbe:	b2db      	uxtb	r3, r3
 8003fc0:	461a      	mov	r2, r3
 8003fc2:	79fb      	ldrb	r3, [r7, #7]
 8003fc4:	429a      	cmp	r2, r3
 8003fc6:	d19b      	bne.n	8003f00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003fc8:	2300      	movs	r3, #0
}
 8003fca:	4618      	mov	r0, r3
 8003fcc:	3720      	adds	r7, #32
 8003fce:	46bd      	mov	sp, r7
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20000000 	.word	0x20000000

08003fd8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	b088      	sub	sp, #32
 8003fdc:	af02      	add	r7, sp, #8
 8003fde:	60f8      	str	r0, [r7, #12]
 8003fe0:	60b9      	str	r1, [r7, #8]
 8003fe2:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	9300      	str	r3, [sp, #0]
 8003fe8:	68bb      	ldr	r3, [r7, #8]
 8003fea:	2201      	movs	r2, #1
 8003fec:	2102      	movs	r1, #2
 8003fee:	68f8      	ldr	r0, [r7, #12]
 8003ff0:	f7ff ff6a 	bl	8003ec8 <SPI_WaitFlagStateUntilTimeout>
 8003ff4:	4603      	mov	r3, r0
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d007      	beq.n	800400a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ffe:	f043 0220 	orr.w	r2, r3, #32
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004006:	2303      	movs	r3, #3
 8004008:	e032      	b.n	8004070 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800400a:	4b1b      	ldr	r3, [pc, #108]	@ (8004078 <SPI_EndRxTxTransaction+0xa0>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a1b      	ldr	r2, [pc, #108]	@ (800407c <SPI_EndRxTxTransaction+0xa4>)
 8004010:	fba2 2303 	umull	r2, r3, r2, r3
 8004014:	0d5b      	lsrs	r3, r3, #21
 8004016:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800401a:	fb02 f303 	mul.w	r3, r2, r3
 800401e:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	685b      	ldr	r3, [r3, #4]
 8004024:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004028:	d112      	bne.n	8004050 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	9300      	str	r3, [sp, #0]
 800402e:	68bb      	ldr	r3, [r7, #8]
 8004030:	2200      	movs	r2, #0
 8004032:	2180      	movs	r1, #128	@ 0x80
 8004034:	68f8      	ldr	r0, [r7, #12]
 8004036:	f7ff ff47 	bl	8003ec8 <SPI_WaitFlagStateUntilTimeout>
 800403a:	4603      	mov	r3, r0
 800403c:	2b00      	cmp	r3, #0
 800403e:	d016      	beq.n	800406e <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004044:	f043 0220 	orr.w	r2, r3, #32
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e00f      	b.n	8004070 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004050:	697b      	ldr	r3, [r7, #20]
 8004052:	2b00      	cmp	r3, #0
 8004054:	d00a      	beq.n	800406c <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004056:	697b      	ldr	r3, [r7, #20]
 8004058:	3b01      	subs	r3, #1
 800405a:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	689b      	ldr	r3, [r3, #8]
 8004062:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004066:	2b80      	cmp	r3, #128	@ 0x80
 8004068:	d0f2      	beq.n	8004050 <SPI_EndRxTxTransaction+0x78>
 800406a:	e000      	b.n	800406e <SPI_EndRxTxTransaction+0x96>
        break;
 800406c:	bf00      	nop
  }

  return HAL_OK;
 800406e:	2300      	movs	r3, #0
}
 8004070:	4618      	mov	r0, r3
 8004072:	3718      	adds	r7, #24
 8004074:	46bd      	mov	sp, r7
 8004076:	bd80      	pop	{r7, pc}
 8004078:	20000000 	.word	0x20000000
 800407c:	165e9f81 	.word	0x165e9f81

08004080 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b082      	sub	sp, #8
 8004084:	af00      	add	r7, sp, #0
 8004086:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2b00      	cmp	r3, #0
 800408c:	d101      	bne.n	8004092 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800408e:	2301      	movs	r3, #1
 8004090:	e041      	b.n	8004116 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004098:	b2db      	uxtb	r3, r3
 800409a:	2b00      	cmp	r3, #0
 800409c:	d106      	bne.n	80040ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	2200      	movs	r2, #0
 80040a2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80040a6:	6878      	ldr	r0, [r7, #4]
 80040a8:	f7fd f86e 	bl	8001188 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2202      	movs	r2, #2
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	681a      	ldr	r2, [r3, #0]
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	3304      	adds	r3, #4
 80040bc:	4619      	mov	r1, r3
 80040be:	4610      	mov	r0, r2
 80040c0:	f000 f9d8 	bl	8004474 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	2201      	movs	r2, #1
 80040c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2201      	movs	r2, #1
 80040d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	2201      	movs	r2, #1
 80040d8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2201      	movs	r2, #1
 80040e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	2201      	movs	r2, #1
 80040e8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2201      	movs	r2, #1
 80040f8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	2201      	movs	r2, #1
 8004110:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004114:	2300      	movs	r3, #0
}
 8004116:	4618      	mov	r0, r3
 8004118:	3708      	adds	r7, #8
 800411a:	46bd      	mov	sp, r7
 800411c:	bd80      	pop	{r7, pc}
	...

08004120 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b01      	cmp	r3, #1
 8004132:	d001      	beq.n	8004138 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	e044      	b.n	80041c2 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	68da      	ldr	r2, [r3, #12]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f042 0201 	orr.w	r2, r2, #1
 800414e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a1e      	ldr	r2, [pc, #120]	@ (80041d0 <HAL_TIM_Base_Start_IT+0xb0>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d018      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x6c>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004162:	d013      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x6c>
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a1a      	ldr	r2, [pc, #104]	@ (80041d4 <HAL_TIM_Base_Start_IT+0xb4>)
 800416a:	4293      	cmp	r3, r2
 800416c:	d00e      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x6c>
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	4a19      	ldr	r2, [pc, #100]	@ (80041d8 <HAL_TIM_Base_Start_IT+0xb8>)
 8004174:	4293      	cmp	r3, r2
 8004176:	d009      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x6c>
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4a17      	ldr	r2, [pc, #92]	@ (80041dc <HAL_TIM_Base_Start_IT+0xbc>)
 800417e:	4293      	cmp	r3, r2
 8004180:	d004      	beq.n	800418c <HAL_TIM_Base_Start_IT+0x6c>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	4a16      	ldr	r2, [pc, #88]	@ (80041e0 <HAL_TIM_Base_Start_IT+0xc0>)
 8004188:	4293      	cmp	r3, r2
 800418a:	d111      	bne.n	80041b0 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	689b      	ldr	r3, [r3, #8]
 8004192:	f003 0307 	and.w	r3, r3, #7
 8004196:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2b06      	cmp	r3, #6
 800419c:	d010      	beq.n	80041c0 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	681a      	ldr	r2, [r3, #0]
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	f042 0201 	orr.w	r2, r2, #1
 80041ac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80041ae:	e007      	b.n	80041c0 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681a      	ldr	r2, [r3, #0]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f042 0201 	orr.w	r2, r2, #1
 80041be:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3714      	adds	r7, #20
 80041c6:	46bd      	mov	sp, r7
 80041c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041cc:	4770      	bx	lr
 80041ce:	bf00      	nop
 80041d0:	40010000 	.word	0x40010000
 80041d4:	40000400 	.word	0x40000400
 80041d8:	40000800 	.word	0x40000800
 80041dc:	40000c00 	.word	0x40000c00
 80041e0:	40014000 	.word	0x40014000

080041e4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b083      	sub	sp, #12
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	68da      	ldr	r2, [r3, #12]
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	f022 0201 	bic.w	r2, r2, #1
 80041fa:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	6a1a      	ldr	r2, [r3, #32]
 8004202:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004206:	4013      	ands	r3, r2
 8004208:	2b00      	cmp	r3, #0
 800420a:	d10f      	bne.n	800422c <HAL_TIM_Base_Stop_IT+0x48>
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6a1a      	ldr	r2, [r3, #32]
 8004212:	f240 4344 	movw	r3, #1092	@ 0x444
 8004216:	4013      	ands	r3, r2
 8004218:	2b00      	cmp	r3, #0
 800421a:	d107      	bne.n	800422c <HAL_TIM_Base_Stop_IT+0x48>
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	681a      	ldr	r2, [r3, #0]
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0201 	bic.w	r2, r2, #1
 800422a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004234:	2300      	movs	r3, #0
}
 8004236:	4618      	mov	r0, r3
 8004238:	370c      	adds	r7, #12
 800423a:	46bd      	mov	sp, r7
 800423c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004240:	4770      	bx	lr

08004242 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004242:	b580      	push	{r7, lr}
 8004244:	b084      	sub	sp, #16
 8004246:	af00      	add	r7, sp, #0
 8004248:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	68db      	ldr	r3, [r3, #12]
 8004250:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800425a:	68bb      	ldr	r3, [r7, #8]
 800425c:	f003 0302 	and.w	r3, r3, #2
 8004260:	2b00      	cmp	r3, #0
 8004262:	d020      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d01b      	beq.n	80042a6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f06f 0202 	mvn.w	r2, #2
 8004276:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2201      	movs	r2, #1
 800427c:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	699b      	ldr	r3, [r3, #24]
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	2b00      	cmp	r3, #0
 800428a:	d003      	beq.n	8004294 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 f8d2 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8004292:	e005      	b.n	80042a0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004294:	6878      	ldr	r0, [r7, #4]
 8004296:	f000 f8c4 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f8d5 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2200      	movs	r2, #0
 80042a4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80042a6:	68bb      	ldr	r3, [r7, #8]
 80042a8:	f003 0304 	and.w	r3, r3, #4
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d020      	beq.n	80042f2 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	f003 0304 	and.w	r3, r3, #4
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d01b      	beq.n	80042f2 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f06f 0204 	mvn.w	r2, #4
 80042c2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	2202      	movs	r2, #2
 80042c8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d003      	beq.n	80042e0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d8:	6878      	ldr	r0, [r7, #4]
 80042da:	f000 f8ac 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 80042de:	e005      	b.n	80042ec <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f89e 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 f8af 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	2200      	movs	r2, #0
 80042f0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f003 0308 	and.w	r3, r3, #8
 80042f8:	2b00      	cmp	r3, #0
 80042fa:	d020      	beq.n	800433e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	f003 0308 	and.w	r3, r3, #8
 8004302:	2b00      	cmp	r3, #0
 8004304:	d01b      	beq.n	800433e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f06f 0208 	mvn.w	r2, #8
 800430e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	2204      	movs	r2, #4
 8004314:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	69db      	ldr	r3, [r3, #28]
 800431c:	f003 0303 	and.w	r3, r3, #3
 8004320:	2b00      	cmp	r3, #0
 8004322:	d003      	beq.n	800432c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004324:	6878      	ldr	r0, [r7, #4]
 8004326:	f000 f886 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 800432a:	e005      	b.n	8004338 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800432c:	6878      	ldr	r0, [r7, #4]
 800432e:	f000 f878 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004332:	6878      	ldr	r0, [r7, #4]
 8004334:	f000 f889 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2200      	movs	r2, #0
 800433c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800433e:	68bb      	ldr	r3, [r7, #8]
 8004340:	f003 0310 	and.w	r3, r3, #16
 8004344:	2b00      	cmp	r3, #0
 8004346:	d020      	beq.n	800438a <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f003 0310 	and.w	r3, r3, #16
 800434e:	2b00      	cmp	r3, #0
 8004350:	d01b      	beq.n	800438a <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	f06f 0210 	mvn.w	r2, #16
 800435a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	2208      	movs	r2, #8
 8004360:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	69db      	ldr	r3, [r3, #28]
 8004368:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800436c:	2b00      	cmp	r3, #0
 800436e:	d003      	beq.n	8004378 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004370:	6878      	ldr	r0, [r7, #4]
 8004372:	f000 f860 	bl	8004436 <HAL_TIM_IC_CaptureCallback>
 8004376:	e005      	b.n	8004384 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004378:	6878      	ldr	r0, [r7, #4]
 800437a:	f000 f852 	bl	8004422 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 f863 	bl	800444a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2200      	movs	r2, #0
 8004388:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	f003 0301 	and.w	r3, r3, #1
 8004390:	2b00      	cmp	r3, #0
 8004392:	d00c      	beq.n	80043ae <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	f003 0301 	and.w	r3, r3, #1
 800439a:	2b00      	cmp	r3, #0
 800439c:	d007      	beq.n	80043ae <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f06f 0201 	mvn.w	r2, #1
 80043a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80043a8:	6878      	ldr	r0, [r7, #4]
 80043aa:	f7fc fe05 	bl	8000fb8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80043ae:	68bb      	ldr	r3, [r7, #8]
 80043b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d00c      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d007      	beq.n	80043d2 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80043ca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80043cc:	6878      	ldr	r0, [r7, #4]
 80043ce:	f000 f8e7 	bl	80045a0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80043d2:	68bb      	ldr	r3, [r7, #8]
 80043d4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d00c      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d007      	beq.n	80043f6 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80043ee:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f834 	bl	800445e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80043f6:	68bb      	ldr	r3, [r7, #8]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00c      	beq.n	800441a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d007      	beq.n	800441a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f06f 0220 	mvn.w	r2, #32
 8004412:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004414:	6878      	ldr	r0, [r7, #4]
 8004416:	f000 f8b9 	bl	800458c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800441a:	bf00      	nop
 800441c:	3710      	adds	r7, #16
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}

08004422 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004422:	b480      	push	{r7}
 8004424:	b083      	sub	sp, #12
 8004426:	af00      	add	r7, sp, #0
 8004428:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800442a:	bf00      	nop
 800442c:	370c      	adds	r7, #12
 800442e:	46bd      	mov	sp, r7
 8004430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004434:	4770      	bx	lr

08004436 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004436:	b480      	push	{r7}
 8004438:	b083      	sub	sp, #12
 800443a:	af00      	add	r7, sp, #0
 800443c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800443e:	bf00      	nop
 8004440:	370c      	adds	r7, #12
 8004442:	46bd      	mov	sp, r7
 8004444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004448:	4770      	bx	lr

0800444a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800444a:	b480      	push	{r7}
 800444c:	b083      	sub	sp, #12
 800444e:	af00      	add	r7, sp, #0
 8004450:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004452:	bf00      	nop
 8004454:	370c      	adds	r7, #12
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800445e:	b480      	push	{r7}
 8004460:	b083      	sub	sp, #12
 8004462:	af00      	add	r7, sp, #0
 8004464:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004466:	bf00      	nop
 8004468:	370c      	adds	r7, #12
 800446a:	46bd      	mov	sp, r7
 800446c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004470:	4770      	bx	lr
	...

08004474 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
 800447c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	4a3a      	ldr	r2, [pc, #232]	@ (8004570 <TIM_Base_SetConfig+0xfc>)
 8004488:	4293      	cmp	r3, r2
 800448a:	d00f      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004492:	d00b      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a37      	ldr	r2, [pc, #220]	@ (8004574 <TIM_Base_SetConfig+0x100>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d007      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	4a36      	ldr	r2, [pc, #216]	@ (8004578 <TIM_Base_SetConfig+0x104>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d003      	beq.n	80044ac <TIM_Base_SetConfig+0x38>
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	4a35      	ldr	r2, [pc, #212]	@ (800457c <TIM_Base_SetConfig+0x108>)
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d108      	bne.n	80044be <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044b4:	683b      	ldr	r3, [r7, #0]
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	68fa      	ldr	r2, [r7, #12]
 80044ba:	4313      	orrs	r3, r2
 80044bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	4a2b      	ldr	r2, [pc, #172]	@ (8004570 <TIM_Base_SetConfig+0xfc>)
 80044c2:	4293      	cmp	r3, r2
 80044c4:	d01b      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044cc:	d017      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a28      	ldr	r2, [pc, #160]	@ (8004574 <TIM_Base_SetConfig+0x100>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d013      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	4a27      	ldr	r2, [pc, #156]	@ (8004578 <TIM_Base_SetConfig+0x104>)
 80044da:	4293      	cmp	r3, r2
 80044dc:	d00f      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a26      	ldr	r2, [pc, #152]	@ (800457c <TIM_Base_SetConfig+0x108>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00b      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a25      	ldr	r2, [pc, #148]	@ (8004580 <TIM_Base_SetConfig+0x10c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d007      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a24      	ldr	r2, [pc, #144]	@ (8004584 <TIM_Base_SetConfig+0x110>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d003      	beq.n	80044fe <TIM_Base_SetConfig+0x8a>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a23      	ldr	r2, [pc, #140]	@ (8004588 <TIM_Base_SetConfig+0x114>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d108      	bne.n	8004510 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004504:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	68db      	ldr	r3, [r3, #12]
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	4313      	orrs	r3, r2
 800450e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	695b      	ldr	r3, [r3, #20]
 800451a:	4313      	orrs	r3, r2
 800451c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68fa      	ldr	r2, [r7, #12]
 8004522:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	689a      	ldr	r2, [r3, #8]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800452c:	683b      	ldr	r3, [r7, #0]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	4a0e      	ldr	r2, [pc, #56]	@ (8004570 <TIM_Base_SetConfig+0xfc>)
 8004538:	4293      	cmp	r3, r2
 800453a:	d103      	bne.n	8004544 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	691a      	ldr	r2, [r3, #16]
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	691b      	ldr	r3, [r3, #16]
 800454e:	f003 0301 	and.w	r3, r3, #1
 8004552:	2b01      	cmp	r3, #1
 8004554:	d105      	bne.n	8004562 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	f023 0201 	bic.w	r2, r3, #1
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	611a      	str	r2, [r3, #16]
  }
}
 8004562:	bf00      	nop
 8004564:	3714      	adds	r7, #20
 8004566:	46bd      	mov	sp, r7
 8004568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	40010000 	.word	0x40010000
 8004574:	40000400 	.word	0x40000400
 8004578:	40000800 	.word	0x40000800
 800457c:	40000c00 	.word	0x40000c00
 8004580:	40014000 	.word	0x40014000
 8004584:	40014400 	.word	0x40014400
 8004588:	40014800 	.word	0x40014800

0800458c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b082      	sub	sp, #8
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d101      	bne.n	80045c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80045c2:	2301      	movs	r3, #1
 80045c4:	e042      	b.n	800464c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d106      	bne.n	80045e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2200      	movs	r2, #0
 80045d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7fc fdfc 	bl	80011d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	2224      	movs	r2, #36	@ 0x24
 80045e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	68da      	ldr	r2, [r3, #12]
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80045f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80045f8:	6878      	ldr	r0, [r7, #4]
 80045fa:	f000 fc85 	bl	8004f08 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	691a      	ldr	r2, [r3, #16]
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800460c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	695a      	ldr	r2, [r3, #20]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800461c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	68da      	ldr	r2, [r3, #12]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800462c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2220      	movs	r2, #32
 8004638:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	2220      	movs	r2, #32
 8004640:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800464a:	2300      	movs	r3, #0
}
 800464c:	4618      	mov	r0, r3
 800464e:	3708      	adds	r7, #8
 8004650:	46bd      	mov	sp, r7
 8004652:	bd80      	pop	{r7, pc}

08004654 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b0ba      	sub	sp, #232	@ 0xe8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	695b      	ldr	r3, [r3, #20]
 8004676:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800467a:	2300      	movs	r3, #0
 800467c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8004680:	2300      	movs	r3, #0
 8004682:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004686:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800468a:	f003 030f 	and.w	r3, r3, #15
 800468e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8004692:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8004696:	2b00      	cmp	r3, #0
 8004698:	d10f      	bne.n	80046ba <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800469a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800469e:	f003 0320 	and.w	r3, r3, #32
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d009      	beq.n	80046ba <HAL_UART_IRQHandler+0x66>
 80046a6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046aa:	f003 0320 	and.w	r3, r3, #32
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d003      	beq.n	80046ba <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046b2:	6878      	ldr	r0, [r7, #4]
 80046b4:	f000 fb69 	bl	8004d8a <UART_Receive_IT>
      return;
 80046b8:	e25b      	b.n	8004b72 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046ba:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80046be:	2b00      	cmp	r3, #0
 80046c0:	f000 80de 	beq.w	8004880 <HAL_UART_IRQHandler+0x22c>
 80046c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80046c8:	f003 0301 	and.w	r3, r3, #1
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d106      	bne.n	80046de <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046d4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80046d8:	2b00      	cmp	r3, #0
 80046da:	f000 80d1 	beq.w	8004880 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80046e2:	f003 0301 	and.w	r3, r3, #1
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d00b      	beq.n	8004702 <HAL_UART_IRQHandler+0xae>
 80046ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80046ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d005      	beq.n	8004702 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046fa:	f043 0201 	orr.w	r2, r3, #1
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004702:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004706:	f003 0304 	and.w	r3, r3, #4
 800470a:	2b00      	cmp	r3, #0
 800470c:	d00b      	beq.n	8004726 <HAL_UART_IRQHandler+0xd2>
 800470e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004712:	f003 0301 	and.w	r3, r3, #1
 8004716:	2b00      	cmp	r3, #0
 8004718:	d005      	beq.n	8004726 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800471e:	f043 0202 	orr.w	r2, r3, #2
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004726:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800472a:	f003 0302 	and.w	r3, r3, #2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d00b      	beq.n	800474a <HAL_UART_IRQHandler+0xf6>
 8004732:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004736:	f003 0301 	and.w	r3, r3, #1
 800473a:	2b00      	cmp	r3, #0
 800473c:	d005      	beq.n	800474a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004742:	f043 0204 	orr.w	r2, r3, #4
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800474a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800474e:	f003 0308 	and.w	r3, r3, #8
 8004752:	2b00      	cmp	r3, #0
 8004754:	d011      	beq.n	800477a <HAL_UART_IRQHandler+0x126>
 8004756:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800475a:	f003 0320 	and.w	r3, r3, #32
 800475e:	2b00      	cmp	r3, #0
 8004760:	d105      	bne.n	800476e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8004762:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004766:	f003 0301 	and.w	r3, r3, #1
 800476a:	2b00      	cmp	r3, #0
 800476c:	d005      	beq.n	800477a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004772:	f043 0208 	orr.w	r2, r3, #8
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477e:	2b00      	cmp	r3, #0
 8004780:	f000 81f2 	beq.w	8004b68 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004788:	f003 0320 	and.w	r3, r3, #32
 800478c:	2b00      	cmp	r3, #0
 800478e:	d008      	beq.n	80047a2 <HAL_UART_IRQHandler+0x14e>
 8004790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d002      	beq.n	80047a2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800479c:	6878      	ldr	r0, [r7, #4]
 800479e:	f000 faf4 	bl	8004d8a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	695b      	ldr	r3, [r3, #20]
 80047a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ac:	2b40      	cmp	r3, #64	@ 0x40
 80047ae:	bf0c      	ite	eq
 80047b0:	2301      	moveq	r3, #1
 80047b2:	2300      	movne	r3, #0
 80047b4:	b2db      	uxtb	r3, r3
 80047b6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047be:	f003 0308 	and.w	r3, r3, #8
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d103      	bne.n	80047ce <HAL_UART_IRQHandler+0x17a>
 80047c6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d04f      	beq.n	800486e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f9fc 	bl	8004bcc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	695b      	ldr	r3, [r3, #20]
 80047da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047de:	2b40      	cmp	r3, #64	@ 0x40
 80047e0:	d141      	bne.n	8004866 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	3314      	adds	r3, #20
 80047e8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80047f0:	e853 3f00 	ldrex	r3, [r3]
 80047f4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80047f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80047fc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004800:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	3314      	adds	r3, #20
 800480a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800480e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004812:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004816:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800481a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800481e:	e841 2300 	strex	r3, r2, [r1]
 8004822:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004826:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800482a:	2b00      	cmp	r3, #0
 800482c:	d1d9      	bne.n	80047e2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004832:	2b00      	cmp	r3, #0
 8004834:	d013      	beq.n	800485e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800483a:	4a7e      	ldr	r2, [pc, #504]	@ (8004a34 <HAL_UART_IRQHandler+0x3e0>)
 800483c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004842:	4618      	mov	r0, r3
 8004844:	f7fd ff7a 	bl	800273c <HAL_DMA_Abort_IT>
 8004848:	4603      	mov	r3, r0
 800484a:	2b00      	cmp	r3, #0
 800484c:	d016      	beq.n	800487c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004852:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004854:	687a      	ldr	r2, [r7, #4]
 8004856:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004858:	4610      	mov	r0, r2
 800485a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800485c:	e00e      	b.n	800487c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800485e:	6878      	ldr	r0, [r7, #4]
 8004860:	f000 f99e 	bl	8004ba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004864:	e00a      	b.n	800487c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004866:	6878      	ldr	r0, [r7, #4]
 8004868:	f000 f99a 	bl	8004ba0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800486c:	e006      	b.n	800487c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 f996 	bl	8004ba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2200      	movs	r2, #0
 8004878:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800487a:	e175      	b.n	8004b68 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800487c:	bf00      	nop
    return;
 800487e:	e173      	b.n	8004b68 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004884:	2b01      	cmp	r3, #1
 8004886:	f040 814f 	bne.w	8004b28 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800488a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800488e:	f003 0310 	and.w	r3, r3, #16
 8004892:	2b00      	cmp	r3, #0
 8004894:	f000 8148 	beq.w	8004b28 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8004898:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800489c:	f003 0310 	and.w	r3, r3, #16
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	f000 8141 	beq.w	8004b28 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048a6:	2300      	movs	r3, #0
 80048a8:	60bb      	str	r3, [r7, #8]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	60bb      	str	r3, [r7, #8]
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	685b      	ldr	r3, [r3, #4]
 80048b8:	60bb      	str	r3, [r7, #8]
 80048ba:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	695b      	ldr	r3, [r3, #20]
 80048c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048c6:	2b40      	cmp	r3, #64	@ 0x40
 80048c8:	f040 80b6 	bne.w	8004a38 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	685b      	ldr	r3, [r3, #4]
 80048d4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048d8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80048dc:	2b00      	cmp	r3, #0
 80048de:	f000 8145 	beq.w	8004b6c <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80048e6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048ea:	429a      	cmp	r2, r3
 80048ec:	f080 813e 	bcs.w	8004b6c <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80048f6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048fc:	69db      	ldr	r3, [r3, #28]
 80048fe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004902:	f000 8088 	beq.w	8004a16 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	330c      	adds	r3, #12
 800490c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004910:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004914:	e853 3f00 	ldrex	r3, [r3]
 8004918:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800491c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004920:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004924:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	330c      	adds	r3, #12
 800492e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8004932:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004936:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800493a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800493e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004942:	e841 2300 	strex	r3, r2, [r1]
 8004946:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800494a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1d9      	bne.n	8004906 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	3314      	adds	r3, #20
 8004958:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800495a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800495c:	e853 3f00 	ldrex	r3, [r3]
 8004960:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004962:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004964:	f023 0301 	bic.w	r3, r3, #1
 8004968:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	3314      	adds	r3, #20
 8004972:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004976:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800497a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800497c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800497e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004982:	e841 2300 	strex	r3, r2, [r1]
 8004986:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004988:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800498a:	2b00      	cmp	r3, #0
 800498c:	d1e1      	bne.n	8004952 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	3314      	adds	r3, #20
 8004994:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004996:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004998:	e853 3f00 	ldrex	r3, [r3]
 800499c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800499e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80049a0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80049a4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	3314      	adds	r3, #20
 80049ae:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80049b2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80049b4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049b6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80049b8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80049ba:	e841 2300 	strex	r3, r2, [r1]
 80049be:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80049c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d1e3      	bne.n	800498e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2220      	movs	r2, #32
 80049ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	2200      	movs	r2, #0
 80049d2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	330c      	adds	r3, #12
 80049da:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80049de:	e853 3f00 	ldrex	r3, [r3]
 80049e2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80049e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80049e6:	f023 0310 	bic.w	r3, r3, #16
 80049ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	330c      	adds	r3, #12
 80049f4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80049f8:	65ba      	str	r2, [r7, #88]	@ 0x58
 80049fa:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049fc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80049fe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004a00:	e841 2300 	strex	r3, r2, [r1]
 8004a04:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004a06:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d1e3      	bne.n	80049d4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fd fe23 	bl	800265c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2202      	movs	r2, #2
 8004a1a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a24:	b29b      	uxth	r3, r3
 8004a26:	1ad3      	subs	r3, r2, r3
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	6878      	ldr	r0, [r7, #4]
 8004a2e:	f000 f8c1 	bl	8004bb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a32:	e09b      	b.n	8004b6c <HAL_UART_IRQHandler+0x518>
 8004a34:	08004c93 	.word	0x08004c93
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a40:	b29b      	uxth	r3, r3
 8004a42:	1ad3      	subs	r3, r2, r3
 8004a44:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	2b00      	cmp	r3, #0
 8004a50:	f000 808e 	beq.w	8004b70 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a54:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	f000 8089 	beq.w	8004b70 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	330c      	adds	r3, #12
 8004a64:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004a68:	e853 3f00 	ldrex	r3, [r3]
 8004a6c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a70:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004a74:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	330c      	adds	r3, #12
 8004a7e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8004a82:	647a      	str	r2, [r7, #68]	@ 0x44
 8004a84:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a86:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004a88:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a8a:	e841 2300 	strex	r3, r2, [r1]
 8004a8e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004a90:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d1e3      	bne.n	8004a5e <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	3314      	adds	r3, #20
 8004a9c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa0:	e853 3f00 	ldrex	r3, [r3]
 8004aa4:	623b      	str	r3, [r7, #32]
   return(result);
 8004aa6:	6a3b      	ldr	r3, [r7, #32]
 8004aa8:	f023 0301 	bic.w	r3, r3, #1
 8004aac:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	3314      	adds	r3, #20
 8004ab6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004aba:	633a      	str	r2, [r7, #48]	@ 0x30
 8004abc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004abe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004ac0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004ac2:	e841 2300 	strex	r3, r2, [r1]
 8004ac6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004ac8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1e3      	bne.n	8004a96 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	330c      	adds	r3, #12
 8004ae2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ae4:	693b      	ldr	r3, [r7, #16]
 8004ae6:	e853 3f00 	ldrex	r3, [r3]
 8004aea:	60fb      	str	r3, [r7, #12]
   return(result);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	f023 0310 	bic.w	r3, r3, #16
 8004af2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	330c      	adds	r3, #12
 8004afc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8004b00:	61fa      	str	r2, [r7, #28]
 8004b02:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b04:	69b9      	ldr	r1, [r7, #24]
 8004b06:	69fa      	ldr	r2, [r7, #28]
 8004b08:	e841 2300 	strex	r3, r2, [r1]
 8004b0c:	617b      	str	r3, [r7, #20]
   return(result);
 8004b0e:	697b      	ldr	r3, [r7, #20]
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d1e3      	bne.n	8004adc <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2202      	movs	r2, #2
 8004b18:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b1a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004b1e:	4619      	mov	r1, r3
 8004b20:	6878      	ldr	r0, [r7, #4]
 8004b22:	f000 f847 	bl	8004bb4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b26:	e023      	b.n	8004b70 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b2c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d009      	beq.n	8004b48 <HAL_UART_IRQHandler+0x4f4>
 8004b34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d003      	beq.n	8004b48 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b40:	6878      	ldr	r0, [r7, #4]
 8004b42:	f000 f8ba 	bl	8004cba <UART_Transmit_IT>
    return;
 8004b46:	e014      	b.n	8004b72 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b48:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d00e      	beq.n	8004b72 <HAL_UART_IRQHandler+0x51e>
 8004b54:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d008      	beq.n	8004b72 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b60:	6878      	ldr	r0, [r7, #4]
 8004b62:	f000 f8fa 	bl	8004d5a <UART_EndTransmit_IT>
    return;
 8004b66:	e004      	b.n	8004b72 <HAL_UART_IRQHandler+0x51e>
    return;
 8004b68:	bf00      	nop
 8004b6a:	e002      	b.n	8004b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b6c:	bf00      	nop
 8004b6e:	e000      	b.n	8004b72 <HAL_UART_IRQHandler+0x51e>
      return;
 8004b70:	bf00      	nop
  }
}
 8004b72:	37e8      	adds	r7, #232	@ 0xe8
 8004b74:	46bd      	mov	sp, r7
 8004b76:	bd80      	pop	{r7, pc}

08004b78 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b80:	bf00      	nop
 8004b82:	370c      	adds	r7, #12
 8004b84:	46bd      	mov	sp, r7
 8004b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b8a:	4770      	bx	lr

08004b8c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b8c:	b480      	push	{r7}
 8004b8e:	b083      	sub	sp, #12
 8004b90:	af00      	add	r7, sp, #0
 8004b92:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8004b94:	bf00      	nop
 8004b96:	370c      	adds	r7, #12
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ba8:	bf00      	nop
 8004baa:	370c      	adds	r7, #12
 8004bac:	46bd      	mov	sp, r7
 8004bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bb2:	4770      	bx	lr

08004bb4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	460b      	mov	r3, r1
 8004bbe:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bc0:	bf00      	nop
 8004bc2:	370c      	adds	r7, #12
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bca:	4770      	bx	lr

08004bcc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004bcc:	b480      	push	{r7}
 8004bce:	b095      	sub	sp, #84	@ 0x54
 8004bd0:	af00      	add	r7, sp, #0
 8004bd2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	330c      	adds	r3, #12
 8004bda:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004bde:	e853 3f00 	ldrex	r3, [r3]
 8004be2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004be4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004be6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004bea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	330c      	adds	r3, #12
 8004bf2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004bf4:	643a      	str	r2, [r7, #64]	@ 0x40
 8004bf6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bf8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004bfa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004bfc:	e841 2300 	strex	r3, r2, [r1]
 8004c00:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004c02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004c04:	2b00      	cmp	r3, #0
 8004c06:	d1e5      	bne.n	8004bd4 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	3314      	adds	r3, #20
 8004c0e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c10:	6a3b      	ldr	r3, [r7, #32]
 8004c12:	e853 3f00 	ldrex	r3, [r3]
 8004c16:	61fb      	str	r3, [r7, #28]
   return(result);
 8004c18:	69fb      	ldr	r3, [r7, #28]
 8004c1a:	f023 0301 	bic.w	r3, r3, #1
 8004c1e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3314      	adds	r3, #20
 8004c26:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004c28:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004c2a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c2e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004c30:	e841 2300 	strex	r3, r2, [r1]
 8004c34:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d1e5      	bne.n	8004c08 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c40:	2b01      	cmp	r3, #1
 8004c42:	d119      	bne.n	8004c78 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	330c      	adds	r3, #12
 8004c4a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	e853 3f00 	ldrex	r3, [r3]
 8004c52:	60bb      	str	r3, [r7, #8]
   return(result);
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	f023 0310 	bic.w	r3, r3, #16
 8004c5a:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	330c      	adds	r3, #12
 8004c62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c64:	61ba      	str	r2, [r7, #24]
 8004c66:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c68:	6979      	ldr	r1, [r7, #20]
 8004c6a:	69ba      	ldr	r2, [r7, #24]
 8004c6c:	e841 2300 	strex	r3, r2, [r1]
 8004c70:	613b      	str	r3, [r7, #16]
   return(result);
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1e5      	bne.n	8004c44 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2220      	movs	r2, #32
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2200      	movs	r2, #0
 8004c84:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004c86:	bf00      	nop
 8004c88:	3754      	adds	r7, #84	@ 0x54
 8004c8a:	46bd      	mov	sp, r7
 8004c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c90:	4770      	bx	lr

08004c92 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004c92:	b580      	push	{r7, lr}
 8004c94:	b084      	sub	sp, #16
 8004c96:	af00      	add	r7, sp, #0
 8004c98:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c9e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2200      	movs	r2, #0
 8004caa:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff ff77 	bl	8004ba0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004cb2:	bf00      	nop
 8004cb4:	3710      	adds	r7, #16
 8004cb6:	46bd      	mov	sp, r7
 8004cb8:	bd80      	pop	{r7, pc}

08004cba <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004cba:	b480      	push	{r7}
 8004cbc:	b085      	sub	sp, #20
 8004cbe:	af00      	add	r7, sp, #0
 8004cc0:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cc8:	b2db      	uxtb	r3, r3
 8004cca:	2b21      	cmp	r3, #33	@ 0x21
 8004ccc:	d13e      	bne.n	8004d4c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	689b      	ldr	r3, [r3, #8]
 8004cd2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004cd6:	d114      	bne.n	8004d02 <UART_Transmit_IT+0x48>
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d110      	bne.n	8004d02 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	881b      	ldrh	r3, [r3, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004cf4:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	6a1b      	ldr	r3, [r3, #32]
 8004cfa:	1c9a      	adds	r2, r3, #2
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	621a      	str	r2, [r3, #32]
 8004d00:	e008      	b.n	8004d14 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	6a1b      	ldr	r3, [r3, #32]
 8004d06:	1c59      	adds	r1, r3, #1
 8004d08:	687a      	ldr	r2, [r7, #4]
 8004d0a:	6211      	str	r1, [r2, #32]
 8004d0c:	781a      	ldrb	r2, [r3, #0]
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	3b01      	subs	r3, #1
 8004d1c:	b29b      	uxth	r3, r3
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	4619      	mov	r1, r3
 8004d22:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d10f      	bne.n	8004d48 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	68da      	ldr	r2, [r3, #12]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004d36:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	68da      	ldr	r2, [r3, #12]
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004d46:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	e000      	b.n	8004d4e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004d4c:	2302      	movs	r3, #2
  }
}
 8004d4e:	4618      	mov	r0, r3
 8004d50:	3714      	adds	r7, #20
 8004d52:	46bd      	mov	sp, r7
 8004d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d58:	4770      	bx	lr

08004d5a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004d5a:	b580      	push	{r7, lr}
 8004d5c:	b082      	sub	sp, #8
 8004d5e:	af00      	add	r7, sp, #0
 8004d60:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	68da      	ldr	r2, [r3, #12]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d70:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2220      	movs	r2, #32
 8004d76:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f7ff fefc 	bl	8004b78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}

08004d8a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004d8a:	b580      	push	{r7, lr}
 8004d8c:	b08c      	sub	sp, #48	@ 0x30
 8004d8e:	af00      	add	r7, sp, #0
 8004d90:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004d98:	b2db      	uxtb	r3, r3
 8004d9a:	2b22      	cmp	r3, #34	@ 0x22
 8004d9c:	f040 80ae 	bne.w	8004efc <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004da8:	d117      	bne.n	8004dda <UART_Receive_IT+0x50>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	691b      	ldr	r3, [r3, #16]
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d113      	bne.n	8004dda <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004db2:	2300      	movs	r3, #0
 8004db4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dba:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	b29b      	uxth	r3, r3
 8004dc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004dc8:	b29a      	uxth	r2, r3
 8004dca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004dcc:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dd2:	1c9a      	adds	r2, r3, #2
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	629a      	str	r2, [r3, #40]	@ 0x28
 8004dd8:	e026      	b.n	8004e28 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004dde:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8004de0:	2300      	movs	r3, #0
 8004de2:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	689b      	ldr	r3, [r3, #8]
 8004de8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dec:	d007      	beq.n	8004dfe <UART_Receive_IT+0x74>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d10a      	bne.n	8004e0c <UART_Receive_IT+0x82>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	b2da      	uxtb	r2, r3
 8004e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e08:	701a      	strb	r2, [r3, #0]
 8004e0a:	e008      	b.n	8004e1e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e18:	b2da      	uxtb	r2, r3
 8004e1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004e1c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e22:	1c5a      	adds	r2, r3, #1
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004e2c:	b29b      	uxth	r3, r3
 8004e2e:	3b01      	subs	r3, #1
 8004e30:	b29b      	uxth	r3, r3
 8004e32:	687a      	ldr	r2, [r7, #4]
 8004e34:	4619      	mov	r1, r3
 8004e36:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d15d      	bne.n	8004ef8 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	68da      	ldr	r2, [r3, #12]
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	f022 0220 	bic.w	r2, r2, #32
 8004e4a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	68da      	ldr	r2, [r3, #12]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e5a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	695a      	ldr	r2, [r3, #20]
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f022 0201 	bic.w	r2, r2, #1
 8004e6a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2220      	movs	r2, #32
 8004e70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	2200      	movs	r2, #0
 8004e78:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d135      	bne.n	8004eee <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2200      	movs	r2, #0
 8004e86:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	330c      	adds	r3, #12
 8004e8e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	e853 3f00 	ldrex	r3, [r3]
 8004e96:	613b      	str	r3, [r7, #16]
   return(result);
 8004e98:	693b      	ldr	r3, [r7, #16]
 8004e9a:	f023 0310 	bic.w	r3, r3, #16
 8004e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	330c      	adds	r3, #12
 8004ea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ea8:	623a      	str	r2, [r7, #32]
 8004eaa:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004eac:	69f9      	ldr	r1, [r7, #28]
 8004eae:	6a3a      	ldr	r2, [r7, #32]
 8004eb0:	e841 2300 	strex	r3, r2, [r1]
 8004eb4:	61bb      	str	r3, [r7, #24]
   return(result);
 8004eb6:	69bb      	ldr	r3, [r7, #24]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d1e5      	bne.n	8004e88 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f003 0310 	and.w	r3, r3, #16
 8004ec6:	2b10      	cmp	r3, #16
 8004ec8:	d10a      	bne.n	8004ee0 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004eca:	2300      	movs	r3, #0
 8004ecc:	60fb      	str	r3, [r7, #12]
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	60fb      	str	r3, [r7, #12]
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	60fb      	str	r3, [r7, #12]
 8004ede:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004ee4:	4619      	mov	r1, r3
 8004ee6:	6878      	ldr	r0, [r7, #4]
 8004ee8:	f7ff fe64 	bl	8004bb4 <HAL_UARTEx_RxEventCallback>
 8004eec:	e002      	b.n	8004ef4 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f7ff fe4c 	bl	8004b8c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e002      	b.n	8004efe <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004ef8:	2300      	movs	r3, #0
 8004efa:	e000      	b.n	8004efe <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004efc:	2302      	movs	r3, #2
  }
}
 8004efe:	4618      	mov	r0, r3
 8004f00:	3730      	adds	r7, #48	@ 0x30
 8004f02:	46bd      	mov	sp, r7
 8004f04:	bd80      	pop	{r7, pc}
	...

08004f08 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004f0c:	b0c0      	sub	sp, #256	@ 0x100
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004f14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	691b      	ldr	r3, [r3, #16]
 8004f1c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004f20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f24:	68d9      	ldr	r1, [r3, #12]
 8004f26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	ea40 0301 	orr.w	r3, r0, r1
 8004f30:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004f32:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f36:	689a      	ldr	r2, [r3, #8]
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f3c:	691b      	ldr	r3, [r3, #16]
 8004f3e:	431a      	orrs	r2, r3
 8004f40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f44:	695b      	ldr	r3, [r3, #20]
 8004f46:	431a      	orrs	r2, r3
 8004f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004f54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	68db      	ldr	r3, [r3, #12]
 8004f5c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004f60:	f021 010c 	bic.w	r1, r1, #12
 8004f64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f68:	681a      	ldr	r2, [r3, #0]
 8004f6a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004f6e:	430b      	orrs	r3, r1
 8004f70:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004f72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	695b      	ldr	r3, [r3, #20]
 8004f7a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004f7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f82:	6999      	ldr	r1, [r3, #24]
 8004f84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f88:	681a      	ldr	r2, [r3, #0]
 8004f8a:	ea40 0301 	orr.w	r3, r0, r1
 8004f8e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004f90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f94:	681a      	ldr	r2, [r3, #0]
 8004f96:	4b8f      	ldr	r3, [pc, #572]	@ (80051d4 <UART_SetConfig+0x2cc>)
 8004f98:	429a      	cmp	r2, r3
 8004f9a:	d005      	beq.n	8004fa8 <UART_SetConfig+0xa0>
 8004f9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fa0:	681a      	ldr	r2, [r3, #0]
 8004fa2:	4b8d      	ldr	r3, [pc, #564]	@ (80051d8 <UART_SetConfig+0x2d0>)
 8004fa4:	429a      	cmp	r2, r3
 8004fa6:	d104      	bne.n	8004fb2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004fa8:	f7fe fc5c 	bl	8003864 <HAL_RCC_GetPCLK2Freq>
 8004fac:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004fb0:	e003      	b.n	8004fba <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004fb2:	f7fe fc43 	bl	800383c <HAL_RCC_GetPCLK1Freq>
 8004fb6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004fba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004fbe:	69db      	ldr	r3, [r3, #28]
 8004fc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004fc4:	f040 810c 	bne.w	80051e0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004fc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fd2:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004fd6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004fda:	4622      	mov	r2, r4
 8004fdc:	462b      	mov	r3, r5
 8004fde:	1891      	adds	r1, r2, r2
 8004fe0:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004fe2:	415b      	adcs	r3, r3
 8004fe4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004fe6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004fea:	4621      	mov	r1, r4
 8004fec:	eb12 0801 	adds.w	r8, r2, r1
 8004ff0:	4629      	mov	r1, r5
 8004ff2:	eb43 0901 	adc.w	r9, r3, r1
 8004ff6:	f04f 0200 	mov.w	r2, #0
 8004ffa:	f04f 0300 	mov.w	r3, #0
 8004ffe:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005002:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005006:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800500a:	4690      	mov	r8, r2
 800500c:	4699      	mov	r9, r3
 800500e:	4623      	mov	r3, r4
 8005010:	eb18 0303 	adds.w	r3, r8, r3
 8005014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005018:	462b      	mov	r3, r5
 800501a:	eb49 0303 	adc.w	r3, r9, r3
 800501e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005022:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005026:	685b      	ldr	r3, [r3, #4]
 8005028:	2200      	movs	r2, #0
 800502a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800502e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005032:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8005036:	460b      	mov	r3, r1
 8005038:	18db      	adds	r3, r3, r3
 800503a:	653b      	str	r3, [r7, #80]	@ 0x50
 800503c:	4613      	mov	r3, r2
 800503e:	eb42 0303 	adc.w	r3, r2, r3
 8005042:	657b      	str	r3, [r7, #84]	@ 0x54
 8005044:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005048:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800504c:	f7fb f918 	bl	8000280 <__aeabi_uldivmod>
 8005050:	4602      	mov	r2, r0
 8005052:	460b      	mov	r3, r1
 8005054:	4b61      	ldr	r3, [pc, #388]	@ (80051dc <UART_SetConfig+0x2d4>)
 8005056:	fba3 2302 	umull	r2, r3, r3, r2
 800505a:	095b      	lsrs	r3, r3, #5
 800505c:	011c      	lsls	r4, r3, #4
 800505e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005062:	2200      	movs	r2, #0
 8005064:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005068:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800506c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005070:	4642      	mov	r2, r8
 8005072:	464b      	mov	r3, r9
 8005074:	1891      	adds	r1, r2, r2
 8005076:	64b9      	str	r1, [r7, #72]	@ 0x48
 8005078:	415b      	adcs	r3, r3
 800507a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800507c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8005080:	4641      	mov	r1, r8
 8005082:	eb12 0a01 	adds.w	sl, r2, r1
 8005086:	4649      	mov	r1, r9
 8005088:	eb43 0b01 	adc.w	fp, r3, r1
 800508c:	f04f 0200 	mov.w	r2, #0
 8005090:	f04f 0300 	mov.w	r3, #0
 8005094:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005098:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800509c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80050a0:	4692      	mov	sl, r2
 80050a2:	469b      	mov	fp, r3
 80050a4:	4643      	mov	r3, r8
 80050a6:	eb1a 0303 	adds.w	r3, sl, r3
 80050aa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80050ae:	464b      	mov	r3, r9
 80050b0:	eb4b 0303 	adc.w	r3, fp, r3
 80050b4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80050b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	2200      	movs	r2, #0
 80050c0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80050c4:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80050c8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80050cc:	460b      	mov	r3, r1
 80050ce:	18db      	adds	r3, r3, r3
 80050d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80050d2:	4613      	mov	r3, r2
 80050d4:	eb42 0303 	adc.w	r3, r2, r3
 80050d8:	647b      	str	r3, [r7, #68]	@ 0x44
 80050da:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80050de:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80050e2:	f7fb f8cd 	bl	8000280 <__aeabi_uldivmod>
 80050e6:	4602      	mov	r2, r0
 80050e8:	460b      	mov	r3, r1
 80050ea:	4611      	mov	r1, r2
 80050ec:	4b3b      	ldr	r3, [pc, #236]	@ (80051dc <UART_SetConfig+0x2d4>)
 80050ee:	fba3 2301 	umull	r2, r3, r3, r1
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	2264      	movs	r2, #100	@ 0x64
 80050f6:	fb02 f303 	mul.w	r3, r2, r3
 80050fa:	1acb      	subs	r3, r1, r3
 80050fc:	00db      	lsls	r3, r3, #3
 80050fe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005102:	4b36      	ldr	r3, [pc, #216]	@ (80051dc <UART_SetConfig+0x2d4>)
 8005104:	fba3 2302 	umull	r2, r3, r3, r2
 8005108:	095b      	lsrs	r3, r3, #5
 800510a:	005b      	lsls	r3, r3, #1
 800510c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005110:	441c      	add	r4, r3
 8005112:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005116:	2200      	movs	r2, #0
 8005118:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800511c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005120:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005124:	4642      	mov	r2, r8
 8005126:	464b      	mov	r3, r9
 8005128:	1891      	adds	r1, r2, r2
 800512a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800512c:	415b      	adcs	r3, r3
 800512e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005130:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005134:	4641      	mov	r1, r8
 8005136:	1851      	adds	r1, r2, r1
 8005138:	6339      	str	r1, [r7, #48]	@ 0x30
 800513a:	4649      	mov	r1, r9
 800513c:	414b      	adcs	r3, r1
 800513e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005140:	f04f 0200 	mov.w	r2, #0
 8005144:	f04f 0300 	mov.w	r3, #0
 8005148:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800514c:	4659      	mov	r1, fp
 800514e:	00cb      	lsls	r3, r1, #3
 8005150:	4651      	mov	r1, sl
 8005152:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005156:	4651      	mov	r1, sl
 8005158:	00ca      	lsls	r2, r1, #3
 800515a:	4610      	mov	r0, r2
 800515c:	4619      	mov	r1, r3
 800515e:	4603      	mov	r3, r0
 8005160:	4642      	mov	r2, r8
 8005162:	189b      	adds	r3, r3, r2
 8005164:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005168:	464b      	mov	r3, r9
 800516a:	460a      	mov	r2, r1
 800516c:	eb42 0303 	adc.w	r3, r2, r3
 8005170:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005174:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005178:	685b      	ldr	r3, [r3, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005180:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8005184:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005188:	460b      	mov	r3, r1
 800518a:	18db      	adds	r3, r3, r3
 800518c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800518e:	4613      	mov	r3, r2
 8005190:	eb42 0303 	adc.w	r3, r2, r3
 8005194:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005196:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800519a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800519e:	f7fb f86f 	bl	8000280 <__aeabi_uldivmod>
 80051a2:	4602      	mov	r2, r0
 80051a4:	460b      	mov	r3, r1
 80051a6:	4b0d      	ldr	r3, [pc, #52]	@ (80051dc <UART_SetConfig+0x2d4>)
 80051a8:	fba3 1302 	umull	r1, r3, r3, r2
 80051ac:	095b      	lsrs	r3, r3, #5
 80051ae:	2164      	movs	r1, #100	@ 0x64
 80051b0:	fb01 f303 	mul.w	r3, r1, r3
 80051b4:	1ad3      	subs	r3, r2, r3
 80051b6:	00db      	lsls	r3, r3, #3
 80051b8:	3332      	adds	r3, #50	@ 0x32
 80051ba:	4a08      	ldr	r2, [pc, #32]	@ (80051dc <UART_SetConfig+0x2d4>)
 80051bc:	fba2 2303 	umull	r2, r3, r2, r3
 80051c0:	095b      	lsrs	r3, r3, #5
 80051c2:	f003 0207 	and.w	r2, r3, #7
 80051c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4422      	add	r2, r4
 80051ce:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80051d0:	e106      	b.n	80053e0 <UART_SetConfig+0x4d8>
 80051d2:	bf00      	nop
 80051d4:	40011000 	.word	0x40011000
 80051d8:	40011400 	.word	0x40011400
 80051dc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80051e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80051e4:	2200      	movs	r2, #0
 80051e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80051ea:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80051ee:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80051f2:	4642      	mov	r2, r8
 80051f4:	464b      	mov	r3, r9
 80051f6:	1891      	adds	r1, r2, r2
 80051f8:	6239      	str	r1, [r7, #32]
 80051fa:	415b      	adcs	r3, r3
 80051fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80051fe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005202:	4641      	mov	r1, r8
 8005204:	1854      	adds	r4, r2, r1
 8005206:	4649      	mov	r1, r9
 8005208:	eb43 0501 	adc.w	r5, r3, r1
 800520c:	f04f 0200 	mov.w	r2, #0
 8005210:	f04f 0300 	mov.w	r3, #0
 8005214:	00eb      	lsls	r3, r5, #3
 8005216:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800521a:	00e2      	lsls	r2, r4, #3
 800521c:	4614      	mov	r4, r2
 800521e:	461d      	mov	r5, r3
 8005220:	4643      	mov	r3, r8
 8005222:	18e3      	adds	r3, r4, r3
 8005224:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005228:	464b      	mov	r3, r9
 800522a:	eb45 0303 	adc.w	r3, r5, r3
 800522e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005232:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005236:	685b      	ldr	r3, [r3, #4]
 8005238:	2200      	movs	r2, #0
 800523a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800523e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005242:	f04f 0200 	mov.w	r2, #0
 8005246:	f04f 0300 	mov.w	r3, #0
 800524a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800524e:	4629      	mov	r1, r5
 8005250:	008b      	lsls	r3, r1, #2
 8005252:	4621      	mov	r1, r4
 8005254:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005258:	4621      	mov	r1, r4
 800525a:	008a      	lsls	r2, r1, #2
 800525c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005260:	f7fb f80e 	bl	8000280 <__aeabi_uldivmod>
 8005264:	4602      	mov	r2, r0
 8005266:	460b      	mov	r3, r1
 8005268:	4b60      	ldr	r3, [pc, #384]	@ (80053ec <UART_SetConfig+0x4e4>)
 800526a:	fba3 2302 	umull	r2, r3, r3, r2
 800526e:	095b      	lsrs	r3, r3, #5
 8005270:	011c      	lsls	r4, r3, #4
 8005272:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005276:	2200      	movs	r2, #0
 8005278:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800527c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8005280:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005284:	4642      	mov	r2, r8
 8005286:	464b      	mov	r3, r9
 8005288:	1891      	adds	r1, r2, r2
 800528a:	61b9      	str	r1, [r7, #24]
 800528c:	415b      	adcs	r3, r3
 800528e:	61fb      	str	r3, [r7, #28]
 8005290:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005294:	4641      	mov	r1, r8
 8005296:	1851      	adds	r1, r2, r1
 8005298:	6139      	str	r1, [r7, #16]
 800529a:	4649      	mov	r1, r9
 800529c:	414b      	adcs	r3, r1
 800529e:	617b      	str	r3, [r7, #20]
 80052a0:	f04f 0200 	mov.w	r2, #0
 80052a4:	f04f 0300 	mov.w	r3, #0
 80052a8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80052ac:	4659      	mov	r1, fp
 80052ae:	00cb      	lsls	r3, r1, #3
 80052b0:	4651      	mov	r1, sl
 80052b2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80052b6:	4651      	mov	r1, sl
 80052b8:	00ca      	lsls	r2, r1, #3
 80052ba:	4610      	mov	r0, r2
 80052bc:	4619      	mov	r1, r3
 80052be:	4603      	mov	r3, r0
 80052c0:	4642      	mov	r2, r8
 80052c2:	189b      	adds	r3, r3, r2
 80052c4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80052c8:	464b      	mov	r3, r9
 80052ca:	460a      	mov	r2, r1
 80052cc:	eb42 0303 	adc.w	r3, r2, r3
 80052d0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80052d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	2200      	movs	r2, #0
 80052dc:	67bb      	str	r3, [r7, #120]	@ 0x78
 80052de:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80052e0:	f04f 0200 	mov.w	r2, #0
 80052e4:	f04f 0300 	mov.w	r3, #0
 80052e8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80052ec:	4649      	mov	r1, r9
 80052ee:	008b      	lsls	r3, r1, #2
 80052f0:	4641      	mov	r1, r8
 80052f2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80052f6:	4641      	mov	r1, r8
 80052f8:	008a      	lsls	r2, r1, #2
 80052fa:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80052fe:	f7fa ffbf 	bl	8000280 <__aeabi_uldivmod>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	4611      	mov	r1, r2
 8005308:	4b38      	ldr	r3, [pc, #224]	@ (80053ec <UART_SetConfig+0x4e4>)
 800530a:	fba3 2301 	umull	r2, r3, r3, r1
 800530e:	095b      	lsrs	r3, r3, #5
 8005310:	2264      	movs	r2, #100	@ 0x64
 8005312:	fb02 f303 	mul.w	r3, r2, r3
 8005316:	1acb      	subs	r3, r1, r3
 8005318:	011b      	lsls	r3, r3, #4
 800531a:	3332      	adds	r3, #50	@ 0x32
 800531c:	4a33      	ldr	r2, [pc, #204]	@ (80053ec <UART_SetConfig+0x4e4>)
 800531e:	fba2 2303 	umull	r2, r3, r2, r3
 8005322:	095b      	lsrs	r3, r3, #5
 8005324:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005328:	441c      	add	r4, r3
 800532a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800532e:	2200      	movs	r2, #0
 8005330:	673b      	str	r3, [r7, #112]	@ 0x70
 8005332:	677a      	str	r2, [r7, #116]	@ 0x74
 8005334:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005338:	4642      	mov	r2, r8
 800533a:	464b      	mov	r3, r9
 800533c:	1891      	adds	r1, r2, r2
 800533e:	60b9      	str	r1, [r7, #8]
 8005340:	415b      	adcs	r3, r3
 8005342:	60fb      	str	r3, [r7, #12]
 8005344:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005348:	4641      	mov	r1, r8
 800534a:	1851      	adds	r1, r2, r1
 800534c:	6039      	str	r1, [r7, #0]
 800534e:	4649      	mov	r1, r9
 8005350:	414b      	adcs	r3, r1
 8005352:	607b      	str	r3, [r7, #4]
 8005354:	f04f 0200 	mov.w	r2, #0
 8005358:	f04f 0300 	mov.w	r3, #0
 800535c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005360:	4659      	mov	r1, fp
 8005362:	00cb      	lsls	r3, r1, #3
 8005364:	4651      	mov	r1, sl
 8005366:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800536a:	4651      	mov	r1, sl
 800536c:	00ca      	lsls	r2, r1, #3
 800536e:	4610      	mov	r0, r2
 8005370:	4619      	mov	r1, r3
 8005372:	4603      	mov	r3, r0
 8005374:	4642      	mov	r2, r8
 8005376:	189b      	adds	r3, r3, r2
 8005378:	66bb      	str	r3, [r7, #104]	@ 0x68
 800537a:	464b      	mov	r3, r9
 800537c:	460a      	mov	r2, r1
 800537e:	eb42 0303 	adc.w	r3, r2, r3
 8005382:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005388:	685b      	ldr	r3, [r3, #4]
 800538a:	2200      	movs	r2, #0
 800538c:	663b      	str	r3, [r7, #96]	@ 0x60
 800538e:	667a      	str	r2, [r7, #100]	@ 0x64
 8005390:	f04f 0200 	mov.w	r2, #0
 8005394:	f04f 0300 	mov.w	r3, #0
 8005398:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800539c:	4649      	mov	r1, r9
 800539e:	008b      	lsls	r3, r1, #2
 80053a0:	4641      	mov	r1, r8
 80053a2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80053a6:	4641      	mov	r1, r8
 80053a8:	008a      	lsls	r2, r1, #2
 80053aa:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80053ae:	f7fa ff67 	bl	8000280 <__aeabi_uldivmod>
 80053b2:	4602      	mov	r2, r0
 80053b4:	460b      	mov	r3, r1
 80053b6:	4b0d      	ldr	r3, [pc, #52]	@ (80053ec <UART_SetConfig+0x4e4>)
 80053b8:	fba3 1302 	umull	r1, r3, r3, r2
 80053bc:	095b      	lsrs	r3, r3, #5
 80053be:	2164      	movs	r1, #100	@ 0x64
 80053c0:	fb01 f303 	mul.w	r3, r1, r3
 80053c4:	1ad3      	subs	r3, r2, r3
 80053c6:	011b      	lsls	r3, r3, #4
 80053c8:	3332      	adds	r3, #50	@ 0x32
 80053ca:	4a08      	ldr	r2, [pc, #32]	@ (80053ec <UART_SetConfig+0x4e4>)
 80053cc:	fba2 2303 	umull	r2, r3, r2, r3
 80053d0:	095b      	lsrs	r3, r3, #5
 80053d2:	f003 020f 	and.w	r2, r3, #15
 80053d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	4422      	add	r2, r4
 80053de:	609a      	str	r2, [r3, #8]
}
 80053e0:	bf00      	nop
 80053e2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80053e6:	46bd      	mov	sp, r7
 80053e8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80053ec:	51eb851f 	.word	0x51eb851f

080053f0 <ptr_8to16>:
static UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p);
#ifdef UGUI_USE_UTF8
static UG_U16 _UG_DecodeUTF8(char **str);
#endif

static UG_U16 ptr_8to16(const UG_U8* p){
 80053f0:	b480      	push	{r7}
 80053f2:	b085      	sub	sp, #20
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	6078      	str	r0, [r7, #4]
  UG_U16 d = *p++;
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	1c5a      	adds	r2, r3, #1
 80053fc:	607a      	str	r2, [r7, #4]
 80053fe:	781b      	ldrb	r3, [r3, #0]
 8005400:	81fb      	strh	r3, [r7, #14]
  return ((d<<8) | *p);
 8005402:	89fb      	ldrh	r3, [r7, #14]
 8005404:	021b      	lsls	r3, r3, #8
 8005406:	b21a      	sxth	r2, r3
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	781b      	ldrb	r3, [r3, #0]
 800540c:	b21b      	sxth	r3, r3
 800540e:	4313      	orrs	r3, r2
 8005410:	b21b      	sxth	r3, r3
 8005412:	b29b      	uxth	r3, r3
}
 8005414:	4618      	mov	r0, r3
 8005416:	3714      	adds	r7, #20
 8005418:	46bd      	mov	sp, r7
 800541a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541e:	4770      	bx	lr

08005420 <UG_Init>:

/* Pointer to the gui */
static UG_GUI* gui;

UG_S16 UG_Init( UG_GUI* g, UG_DEVICE *device )
{
 8005420:	b480      	push	{r7}
 8005422:	b085      	sub	sp, #20
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
 8005428:	6039      	str	r1, [r7, #0]
   UG_U8 i;

   g->device = device;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	683a      	ldr	r2, [r7, #0]
 800542e:	601a      	str	r2, [r3, #0]
#if defined(UGUI_USE_CONSOLE)
   g->console.x_start = 4;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2204      	movs	r2, #4
 8005434:	839a      	strh	r2, [r3, #28]
   g->console.y_start = 4;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2204      	movs	r2, #4
 800543a:	83da      	strh	r2, [r3, #30]
   g->console.x_end = g->device->x_dim - g->console.x_start-1;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005444:	b29a      	uxth	r2, r3
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800544c:	b29b      	uxth	r3, r3
 800544e:	1ad3      	subs	r3, r2, r3
 8005450:	b29b      	uxth	r3, r3
 8005452:	3b01      	subs	r3, #1
 8005454:	b29b      	uxth	r3, r3
 8005456:	b21a      	sxth	r2, r3
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	841a      	strh	r2, [r3, #32]
   g->console.y_end = g->device->y_dim - g->console.x_start-1;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005464:	b29a      	uxth	r2, r3
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f9b3 301c 	ldrsh.w	r3, [r3, #28]
 800546c:	b29b      	uxth	r3, r3
 800546e:	1ad3      	subs	r3, r2, r3
 8005470:	b29b      	uxth	r3, r3
 8005472:	3b01      	subs	r3, #1
 8005474:	b29b      	uxth	r3, r3
 8005476:	b21a      	sxth	r2, r3
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	845a      	strh	r2, [r3, #34]	@ 0x22
   g->console.x_pos = g->console.x_end;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f9b3 2020 	ldrsh.w	r2, [r3, #32]
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	831a      	strh	r2, [r3, #24]
   g->console.y_pos = g->console.y_end;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	f9b3 2022 	ldrsh.w	r2, [r3, #34]	@ 0x22
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	835a      	strh	r2, [r3, #26]
#endif
   g->char_h_space = 1;
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	2201      	movs	r2, #1
 8005494:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
   g->char_v_space = 1;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	2201      	movs	r2, #1
 800549c:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
   g->font=NULL;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	2200      	movs	r2, #0
 80054a4:	629a      	str	r2, [r3, #40]	@ 0x28
   g->currentFont.bytes_per_char = 0;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	2200      	movs	r2, #0
 80054aa:	861a      	strh	r2, [r3, #48]	@ 0x30
   g->currentFont.char_height = 0;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   g->currentFont.char_width = 0;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2200      	movs	r2, #0
 80054b8:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
   g->currentFont.number_of_chars = 0;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	2200      	movs	r2, #0
 80054c0:	865a      	strh	r2, [r3, #50]	@ 0x32
   g->currentFont.number_of_offsets = 0;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2200      	movs	r2, #0
 80054c6:	869a      	strh	r2, [r3, #52]	@ 0x34
   g->currentFont.widths = NULL;
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	2200      	movs	r2, #0
 80054cc:	639a      	str	r2, [r3, #56]	@ 0x38
   g->currentFont.offsets = NULL;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2200      	movs	r2, #0
 80054d2:	63da      	str	r2, [r3, #60]	@ 0x3c
   g->currentFont.data = NULL;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	641a      	str	r2, [r3, #64]	@ 0x40
   g->currentFont.font = NULL;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	645a      	str	r2, [r3, #68]	@ 0x44
   g->desktop_color = C_DESKTOP_COLOR;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f645 425d 	movw	r2, #23645	@ 0x5c5d
 80054e6:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
   g->fore_color = C_WHITE;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80054f0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
   g->back_color = C_BLACK;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
   g->next_window = NULL;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2200      	movs	r2, #0
 8005500:	60da      	str	r2, [r3, #12]
   g->active_window = NULL;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2200      	movs	r2, #0
 8005506:	611a      	str	r2, [r3, #16]
   g->last_window = NULL;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2200      	movs	r2, #0
 800550c:	615a      	str	r2, [r3, #20]

   /* Clear drivers */
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 800550e:	2300      	movs	r3, #0
 8005510:	73fb      	strb	r3, [r7, #15]
 8005512:	e010      	b.n	8005536 <UG_Init+0x116>
   {
      g->driver[i].driver = NULL;
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	330a      	adds	r3, #10
 800551a:	00db      	lsls	r3, r3, #3
 800551c:	4413      	add	r3, r2
 800551e:	2200      	movs	r2, #0
 8005520:	605a      	str	r2, [r3, #4]
      g->driver[i].state = 0;
 8005522:	7bfb      	ldrb	r3, [r7, #15]
 8005524:	687a      	ldr	r2, [r7, #4]
 8005526:	330a      	adds	r3, #10
 8005528:	00db      	lsls	r3, r3, #3
 800552a:	4413      	add	r3, r2
 800552c:	2200      	movs	r2, #0
 800552e:	721a      	strb	r2, [r3, #8]
   for(i=0;i<NUMBER_OF_DRIVERS;i++)
 8005530:	7bfb      	ldrb	r3, [r7, #15]
 8005532:	3301      	adds	r3, #1
 8005534:	73fb      	strb	r3, [r7, #15]
 8005536:	7bfb      	ldrb	r3, [r7, #15]
 8005538:	2b03      	cmp	r3, #3
 800553a:	d9eb      	bls.n	8005514 <UG_Init+0xf4>
   }

   gui = g;
 800553c:	4a04      	ldr	r2, [pc, #16]	@ (8005550 <UG_Init+0x130>)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6013      	str	r3, [r2, #0]
   return 1;
 8005542:	2301      	movs	r3, #1
}
 8005544:	4618      	mov	r0, r3
 8005546:	3714      	adds	r7, #20
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	2001c4d0 	.word	0x2001c4d0

08005554 <UG_FontSelect>:

/*
 * Sets the GUI font
 */
void UG_FontSelect( UG_FONT* font )
{
 8005554:	b480      	push	{r7}
 8005556:	b083      	sub	sp, #12
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  gui->font = font;
 800555c:	4b04      	ldr	r3, [pc, #16]	@ (8005570 <UG_FontSelect+0x1c>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005564:	bf00      	nop
 8005566:	370c      	adds	r7, #12
 8005568:	46bd      	mov	sp, r7
 800556a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556e:	4770      	bx	lr
 8005570:	2001c4d0 	.word	0x2001c4d0

08005574 <UG_FillScreen>:

void UG_FillScreen( UG_COLOR c )
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af02      	add	r7, sp, #8
 800557a:	4603      	mov	r3, r0
 800557c:	80fb      	strh	r3, [r7, #6]
   UG_FillFrame(0,0,gui->device->x_dim-1,gui->device->y_dim-1,c);
 800557e:	4b0e      	ldr	r3, [pc, #56]	@ (80055b8 <UG_FillScreen+0x44>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005588:	b29b      	uxth	r3, r3
 800558a:	3b01      	subs	r3, #1
 800558c:	b29b      	uxth	r3, r3
 800558e:	b21a      	sxth	r2, r3
 8005590:	4b09      	ldr	r3, [pc, #36]	@ (80055b8 <UG_FillScreen+0x44>)
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800559a:	b29b      	uxth	r3, r3
 800559c:	3b01      	subs	r3, #1
 800559e:	b29b      	uxth	r3, r3
 80055a0:	b219      	sxth	r1, r3
 80055a2:	88fb      	ldrh	r3, [r7, #6]
 80055a4:	9300      	str	r3, [sp, #0]
 80055a6:	460b      	mov	r3, r1
 80055a8:	2100      	movs	r1, #0
 80055aa:	2000      	movs	r0, #0
 80055ac:	f000 f806 	bl	80055bc <UG_FillFrame>
}
 80055b0:	bf00      	nop
 80055b2:	3708      	adds	r7, #8
 80055b4:	46bd      	mov	sp, r7
 80055b6:	bd80      	pop	{r7, pc}
 80055b8:	2001c4d0 	.word	0x2001c4d0

080055bc <UG_FillFrame>:

void UG_FillFrame( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80055bc:	b5b0      	push	{r4, r5, r7, lr}
 80055be:	b086      	sub	sp, #24
 80055c0:	af02      	add	r7, sp, #8
 80055c2:	4604      	mov	r4, r0
 80055c4:	4608      	mov	r0, r1
 80055c6:	4611      	mov	r1, r2
 80055c8:	461a      	mov	r2, r3
 80055ca:	4623      	mov	r3, r4
 80055cc:	80fb      	strh	r3, [r7, #6]
 80055ce:	4603      	mov	r3, r0
 80055d0:	80bb      	strh	r3, [r7, #4]
 80055d2:	460b      	mov	r3, r1
 80055d4:	807b      	strh	r3, [r7, #2]
 80055d6:	4613      	mov	r3, r2
 80055d8:	803b      	strh	r3, [r7, #0]
   UG_S16 n,m;

   if ( x2 < x1 )
 80055da:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80055de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80055e2:	429a      	cmp	r2, r3
 80055e4:	da05      	bge.n	80055f2 <UG_FillFrame+0x36>
     swap(x1,x2);
 80055e6:	88fb      	ldrh	r3, [r7, #6]
 80055e8:	817b      	strh	r3, [r7, #10]
 80055ea:	887b      	ldrh	r3, [r7, #2]
 80055ec:	80fb      	strh	r3, [r7, #6]
 80055ee:	897b      	ldrh	r3, [r7, #10]
 80055f0:	807b      	strh	r3, [r7, #2]
   if ( y2 < y1 )
 80055f2:	f9b7 2000 	ldrsh.w	r2, [r7]
 80055f6:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80055fa:	429a      	cmp	r2, r3
 80055fc:	da05      	bge.n	800560a <UG_FillFrame+0x4e>
     swap(y1,y2);
 80055fe:	88bb      	ldrh	r3, [r7, #4]
 8005600:	813b      	strh	r3, [r7, #8]
 8005602:	883b      	ldrh	r3, [r7, #0]
 8005604:	80bb      	strh	r3, [r7, #4]
 8005606:	893b      	ldrh	r3, [r7, #8]
 8005608:	803b      	strh	r3, [r7, #0]

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_FILL_FRAME].state & DRIVER_ENABLED )
 800560a:	4b24      	ldr	r3, [pc, #144]	@ (800569c <UG_FillFrame+0xe0>)
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f893 3060 	ldrb.w	r3, [r3, #96]	@ 0x60
 8005612:	f003 0302 	and.w	r3, r3, #2
 8005616:	2b00      	cmp	r3, #0
 8005618:	d012      	beq.n	8005640 <UG_FillFrame+0x84>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 800561a:	4b20      	ldr	r3, [pc, #128]	@ (800569c <UG_FillFrame+0xe0>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005620:	461d      	mov	r5, r3
 8005622:	f9b7 4000 	ldrsh.w	r4, [r7]
 8005626:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 800562a:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800562e:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8005632:	8c3b      	ldrh	r3, [r7, #32]
 8005634:	9300      	str	r3, [sp, #0]
 8005636:	4623      	mov	r3, r4
 8005638:	47a8      	blx	r5
 800563a:	4603      	mov	r3, r0
 800563c:	2b00      	cmp	r3, #0
 800563e:	d028      	beq.n	8005692 <UG_FillFrame+0xd6>
   }

   for( m=y1; m<=y2; m++ )
 8005640:	88bb      	ldrh	r3, [r7, #4]
 8005642:	81bb      	strh	r3, [r7, #12]
 8005644:	e01e      	b.n	8005684 <UG_FillFrame+0xc8>
   {
      for( n=x1; n<=x2; n++ )
 8005646:	88fb      	ldrh	r3, [r7, #6]
 8005648:	81fb      	strh	r3, [r7, #14]
 800564a:	e00f      	b.n	800566c <UG_FillFrame+0xb0>
      {
         gui->device->pset(n,m,c);
 800564c:	4b13      	ldr	r3, [pc, #76]	@ (800569c <UG_FillFrame+0xe0>)
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	685b      	ldr	r3, [r3, #4]
 8005654:	8c3a      	ldrh	r2, [r7, #32]
 8005656:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800565a:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 800565e:	4798      	blx	r3
      for( n=x1; n<=x2; n++ )
 8005660:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005664:	b29b      	uxth	r3, r3
 8005666:	3301      	adds	r3, #1
 8005668:	b29b      	uxth	r3, r3
 800566a:	81fb      	strh	r3, [r7, #14]
 800566c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8005670:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005674:	429a      	cmp	r2, r3
 8005676:	dde9      	ble.n	800564c <UG_FillFrame+0x90>
   for( m=y1; m<=y2; m++ )
 8005678:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800567c:	b29b      	uxth	r3, r3
 800567e:	3301      	adds	r3, #1
 8005680:	b29b      	uxth	r3, r3
 8005682:	81bb      	strh	r3, [r7, #12]
 8005684:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005688:	f9b7 3000 	ldrsh.w	r3, [r7]
 800568c:	429a      	cmp	r2, r3
 800568e:	ddda      	ble.n	8005646 <UG_FillFrame+0x8a>
 8005690:	e000      	b.n	8005694 <UG_FillFrame+0xd8>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_FILL_FRAME].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8005692:	bf00      	nop
      }
   }
}
 8005694:	3710      	adds	r7, #16
 8005696:	46bd      	mov	sp, r7
 8005698:	bdb0      	pop	{r4, r5, r7, pc}
 800569a:	bf00      	nop
 800569c:	2001c4d0 	.word	0x2001c4d0

080056a0 <UG_DrawLine>:
      }
   }
}

void UG_DrawLine( UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c )
{
 80056a0:	b5b0      	push	{r4, r5, r7, lr}
 80056a2:	b08a      	sub	sp, #40	@ 0x28
 80056a4:	af02      	add	r7, sp, #8
 80056a6:	4604      	mov	r4, r0
 80056a8:	4608      	mov	r0, r1
 80056aa:	4611      	mov	r1, r2
 80056ac:	461a      	mov	r2, r3
 80056ae:	4623      	mov	r3, r4
 80056b0:	80fb      	strh	r3, [r7, #6]
 80056b2:	4603      	mov	r3, r0
 80056b4:	80bb      	strh	r3, [r7, #4]
 80056b6:	460b      	mov	r3, r1
 80056b8:	807b      	strh	r3, [r7, #2]
 80056ba:	4613      	mov	r3, r2
 80056bc:	803b      	strh	r3, [r7, #0]
   UG_S16 n, dx, dy, sgndx, sgndy, dxabs, dyabs, x, y, drawx, drawy;

   /* Is hardware acceleration available? */
   if ( gui->driver[DRIVER_DRAW_LINE].state & DRIVER_ENABLED )
 80056be:	4b67      	ldr	r3, [pc, #412]	@ (800585c <UG_DrawLine+0x1bc>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d013      	beq.n	80056f6 <UG_DrawLine+0x56>
   {
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 80056ce:	4b63      	ldr	r3, [pc, #396]	@ (800585c <UG_DrawLine+0x1bc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056d4:	461d      	mov	r5, r3
 80056d6:	f9b7 4000 	ldrsh.w	r4, [r7]
 80056da:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80056de:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80056e2:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80056e6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80056e8:	9300      	str	r3, [sp, #0]
 80056ea:	4623      	mov	r3, r4
 80056ec:	47a8      	blx	r5
 80056ee:	4603      	mov	r3, r0
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	f000 80ae 	beq.w	8005852 <UG_DrawLine+0x1b2>
   }

   dx = x2 - x1;
 80056f6:	887a      	ldrh	r2, [r7, #2]
 80056f8:	88fb      	ldrh	r3, [r7, #6]
 80056fa:	1ad3      	subs	r3, r2, r3
 80056fc:	b29b      	uxth	r3, r3
 80056fe:	82bb      	strh	r3, [r7, #20]
   dy = y2 - y1;
 8005700:	883a      	ldrh	r2, [r7, #0]
 8005702:	88bb      	ldrh	r3, [r7, #4]
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	b29b      	uxth	r3, r3
 8005708:	827b      	strh	r3, [r7, #18]
   dxabs = (dx>0)?dx:-dx;
 800570a:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800570e:	2b00      	cmp	r3, #0
 8005710:	bfb8      	it	lt
 8005712:	425b      	neglt	r3, r3
 8005714:	b29b      	uxth	r3, r3
 8005716:	823b      	strh	r3, [r7, #16]
   dyabs = (dy>0)?dy:-dy;
 8005718:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800571c:	2b00      	cmp	r3, #0
 800571e:	bfb8      	it	lt
 8005720:	425b      	neglt	r3, r3
 8005722:	b29b      	uxth	r3, r3
 8005724:	81fb      	strh	r3, [r7, #14]
   sgndx = (dx>0)?1:-1;
 8005726:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800572a:	2b00      	cmp	r3, #0
 800572c:	dd01      	ble.n	8005732 <UG_DrawLine+0x92>
 800572e:	2301      	movs	r3, #1
 8005730:	e001      	b.n	8005736 <UG_DrawLine+0x96>
 8005732:	f04f 33ff 	mov.w	r3, #4294967295
 8005736:	81bb      	strh	r3, [r7, #12]
   sgndy = (dy>0)?1:-1;
 8005738:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800573c:	2b00      	cmp	r3, #0
 800573e:	dd01      	ble.n	8005744 <UG_DrawLine+0xa4>
 8005740:	2301      	movs	r3, #1
 8005742:	e001      	b.n	8005748 <UG_DrawLine+0xa8>
 8005744:	f04f 33ff 	mov.w	r3, #4294967295
 8005748:	817b      	strh	r3, [r7, #10]
   x = dyabs >> 1;
 800574a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800574e:	105b      	asrs	r3, r3, #1
 8005750:	83bb      	strh	r3, [r7, #28]
   y = dxabs >> 1;
 8005752:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8005756:	105b      	asrs	r3, r3, #1
 8005758:	837b      	strh	r3, [r7, #26]
   drawx = x1;
 800575a:	88fb      	ldrh	r3, [r7, #6]
 800575c:	833b      	strh	r3, [r7, #24]
   drawy = y1;
 800575e:	88bb      	ldrh	r3, [r7, #4]
 8005760:	82fb      	strh	r3, [r7, #22]

   gui->device->pset(drawx, drawy,c);
 8005762:	4b3e      	ldr	r3, [pc, #248]	@ (800585c <UG_DrawLine+0x1bc>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	685b      	ldr	r3, [r3, #4]
 800576a:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800576c:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8005770:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005774:	4798      	blx	r3

   if( dxabs >= dyabs )
 8005776:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 800577a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800577e:	429a      	cmp	r2, r3
 8005780:	db33      	blt.n	80057ea <UG_DrawLine+0x14a>
   {
      for( n=0; n<dxabs; n++ )
 8005782:	2300      	movs	r3, #0
 8005784:	83fb      	strh	r3, [r7, #30]
 8005786:	e029      	b.n	80057dc <UG_DrawLine+0x13c>
      {
         y += dyabs;
 8005788:	8b7a      	ldrh	r2, [r7, #26]
 800578a:	89fb      	ldrh	r3, [r7, #14]
 800578c:	4413      	add	r3, r2
 800578e:	b29b      	uxth	r3, r3
 8005790:	837b      	strh	r3, [r7, #26]
         if( y >= dxabs )
 8005792:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8005796:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800579a:	429a      	cmp	r2, r3
 800579c:	db09      	blt.n	80057b2 <UG_DrawLine+0x112>
         {
            y -= dxabs;
 800579e:	8b7a      	ldrh	r2, [r7, #26]
 80057a0:	8a3b      	ldrh	r3, [r7, #16]
 80057a2:	1ad3      	subs	r3, r2, r3
 80057a4:	b29b      	uxth	r3, r3
 80057a6:	837b      	strh	r3, [r7, #26]
            drawy += sgndy;
 80057a8:	8afa      	ldrh	r2, [r7, #22]
 80057aa:	897b      	ldrh	r3, [r7, #10]
 80057ac:	4413      	add	r3, r2
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	82fb      	strh	r3, [r7, #22]
         }
         drawx += sgndx;
 80057b2:	8b3a      	ldrh	r2, [r7, #24]
 80057b4:	89bb      	ldrh	r3, [r7, #12]
 80057b6:	4413      	add	r3, r2
 80057b8:	b29b      	uxth	r3, r3
 80057ba:	833b      	strh	r3, [r7, #24]
         gui->device->pset(drawx, drawy,c);
 80057bc:	4b27      	ldr	r3, [pc, #156]	@ (800585c <UG_DrawLine+0x1bc>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	685b      	ldr	r3, [r3, #4]
 80057c4:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 80057c6:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 80057ca:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 80057ce:	4798      	blx	r3
      for( n=0; n<dxabs; n++ )
 80057d0:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80057d4:	b29b      	uxth	r3, r3
 80057d6:	3301      	adds	r3, #1
 80057d8:	b29b      	uxth	r3, r3
 80057da:	83fb      	strh	r3, [r7, #30]
 80057dc:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 80057e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80057e4:	429a      	cmp	r2, r3
 80057e6:	dbcf      	blt.n	8005788 <UG_DrawLine+0xe8>
 80057e8:	e034      	b.n	8005854 <UG_DrawLine+0x1b4>
      }
   }
   else
   {
      for( n=0; n<dyabs; n++ )
 80057ea:	2300      	movs	r3, #0
 80057ec:	83fb      	strh	r3, [r7, #30]
 80057ee:	e029      	b.n	8005844 <UG_DrawLine+0x1a4>
      {
         x += dxabs;
 80057f0:	8bba      	ldrh	r2, [r7, #28]
 80057f2:	8a3b      	ldrh	r3, [r7, #16]
 80057f4:	4413      	add	r3, r2
 80057f6:	b29b      	uxth	r3, r3
 80057f8:	83bb      	strh	r3, [r7, #28]
         if( x >= dyabs )
 80057fa:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80057fe:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005802:	429a      	cmp	r2, r3
 8005804:	db09      	blt.n	800581a <UG_DrawLine+0x17a>
         {
            x -= dyabs;
 8005806:	8bba      	ldrh	r2, [r7, #28]
 8005808:	89fb      	ldrh	r3, [r7, #14]
 800580a:	1ad3      	subs	r3, r2, r3
 800580c:	b29b      	uxth	r3, r3
 800580e:	83bb      	strh	r3, [r7, #28]
            drawx += sgndx;
 8005810:	8b3a      	ldrh	r2, [r7, #24]
 8005812:	89bb      	ldrh	r3, [r7, #12]
 8005814:	4413      	add	r3, r2
 8005816:	b29b      	uxth	r3, r3
 8005818:	833b      	strh	r3, [r7, #24]
         }
         drawy += sgndy;
 800581a:	8afa      	ldrh	r2, [r7, #22]
 800581c:	897b      	ldrh	r3, [r7, #10]
 800581e:	4413      	add	r3, r2
 8005820:	b29b      	uxth	r3, r3
 8005822:	82fb      	strh	r3, [r7, #22]
         gui->device->pset(drawx, drawy,c);
 8005824:	4b0d      	ldr	r3, [pc, #52]	@ (800585c <UG_DrawLine+0x1bc>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	685b      	ldr	r3, [r3, #4]
 800582c:	8e3a      	ldrh	r2, [r7, #48]	@ 0x30
 800582e:	f9b7 1016 	ldrsh.w	r1, [r7, #22]
 8005832:	f9b7 0018 	ldrsh.w	r0, [r7, #24]
 8005836:	4798      	blx	r3
      for( n=0; n<dyabs; n++ )
 8005838:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 800583c:	b29b      	uxth	r3, r3
 800583e:	3301      	adds	r3, #1
 8005840:	b29b      	uxth	r3, r3
 8005842:	83fb      	strh	r3, [r7, #30]
 8005844:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 8005848:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800584c:	429a      	cmp	r2, r3
 800584e:	dbcf      	blt.n	80057f0 <UG_DrawLine+0x150>
 8005850:	e000      	b.n	8005854 <UG_DrawLine+0x1b4>
      if( ((UG_RESULT(*)(UG_S16 x1, UG_S16 y1, UG_S16 x2, UG_S16 y2, UG_COLOR c))gui->driver[DRIVER_DRAW_LINE].driver)(x1,y1,x2,y2,c) == UG_RESULT_OK ) return;
 8005852:	bf00      	nop
      }
   }  
}
 8005854:	3720      	adds	r7, #32
 8005856:	46bd      	mov	sp, r7
 8005858:	bdb0      	pop	{r4, r5, r7, pc}
 800585a:	bf00      	nop
 800585c:	2001c4d0 	.word	0x2001c4d0

08005860 <UG_PutString>:
    UG_DrawLine(a, y, b + 1, y, c);
  }
}

void UG_PutString( UG_S16 x, UG_S16 y, char* str )
{
 8005860:	b590      	push	{r4, r7, lr}
 8005862:	b087      	sub	sp, #28
 8005864:	af02      	add	r7, sp, #8
 8005866:	4603      	mov	r3, r0
 8005868:	603a      	str	r2, [r7, #0]
 800586a:	80fb      	strh	r3, [r7, #6]
 800586c:	460b      	mov	r3, r1
 800586e:	80bb      	strh	r3, [r7, #4]
   UG_S16 xp,yp,cw;
   UG_CHAR chr;

   xp=x;
 8005870:	88fb      	ldrh	r3, [r7, #6]
 8005872:	81fb      	strh	r3, [r7, #14]
   yp=y;
 8005874:	88bb      	ldrh	r3, [r7, #4]
 8005876:	81bb      	strh	r3, [r7, #12]

   _UG_FontSelect(gui->font);
 8005878:	4b44      	ldr	r3, [pc, #272]	@ (800598c <UG_PutString+0x12c>)
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800587e:	4618      	mov	r0, r3
 8005880:	f000 fa96 	bl	8005db0 <_UG_FontSelect>
   while ( *str != 0 )
 8005884:	e064      	b.n	8005950 <UG_PutString+0xf0>
   {
      #ifdef UGUI_USE_UTF8
      if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8005886:	4b41      	ldr	r3, [pc, #260]	@ (800598c <UG_PutString+0x12c>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800588e:	2b00      	cmp	r3, #0
 8005890:	d106      	bne.n	80058a0 <UG_PutString+0x40>
         chr = _UG_DecodeUTF8(&str);
 8005892:	463b      	mov	r3, r7
 8005894:	4618      	mov	r0, r3
 8005896:	f000 f8c7 	bl	8005a28 <_UG_DecodeUTF8>
 800589a:	4603      	mov	r3, r0
 800589c:	817b      	strh	r3, [r7, #10]
 800589e:	e004      	b.n	80058aa <UG_PutString+0x4a>
      }
      else{
         chr = *str++;
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	1c5a      	adds	r2, r3, #1
 80058a4:	603a      	str	r2, [r7, #0]
 80058a6:	781b      	ldrb	r3, [r3, #0]
 80058a8:	817b      	strh	r3, [r7, #10]
      }
      #else
      chr = *str++;
      #endif

      if ( chr == '\n' )
 80058aa:	897b      	ldrh	r3, [r7, #10]
 80058ac:	2b0a      	cmp	r3, #10
 80058ae:	d105      	bne.n	80058bc <UG_PutString+0x5c>
      {
         xp = gui->device->x_dim;
 80058b0:	4b36      	ldr	r3, [pc, #216]	@ (800598c <UG_PutString+0x12c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	881b      	ldrh	r3, [r3, #0]
 80058b8:	81fb      	strh	r3, [r7, #14]
         continue;
 80058ba:	e049      	b.n	8005950 <UG_PutString+0xf0>
      }
      cw = _UG_GetCharData(chr,NULL);
 80058bc:	897b      	ldrh	r3, [r7, #10]
 80058be:	2100      	movs	r1, #0
 80058c0:	4618      	mov	r0, r3
 80058c2:	f000 f929 	bl	8005b18 <_UG_GetCharData>
 80058c6:	4603      	mov	r3, r0
 80058c8:	813b      	strh	r3, [r7, #8]
      if(cw==-1) continue;
 80058ca:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80058ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058d2:	d03c      	beq.n	800594e <UG_PutString+0xee>
      if ( xp + cw > gui->device->x_dim - 1 )
 80058d4:	4b2d      	ldr	r3, [pc, #180]	@ (800598c <UG_PutString+0x12c>)
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80058de:	4619      	mov	r1, r3
 80058e0:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80058e4:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80058e8:	4413      	add	r3, r2
 80058ea:	4299      	cmp	r1, r3
 80058ec:	dc11      	bgt.n	8005912 <UG_PutString+0xb2>
      {
         xp = x;
 80058ee:	88fb      	ldrh	r3, [r7, #6]
 80058f0:	81fb      	strh	r3, [r7, #14]
         yp +=  gui->currentFont.char_height+gui->char_v_space;
 80058f2:	4b26      	ldr	r3, [pc, #152]	@ (800598c <UG_PutString+0x12c>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 80058fa:	b21b      	sxth	r3, r3
 80058fc:	4a23      	ldr	r2, [pc, #140]	@ (800598c <UG_PutString+0x12c>)
 80058fe:	6812      	ldr	r2, [r2, #0]
 8005900:	f992 204a 	ldrsb.w	r2, [r2, #74]	@ 0x4a
 8005904:	4413      	add	r3, r2
 8005906:	b21b      	sxth	r3, r3
 8005908:	b29a      	uxth	r2, r3
 800590a:	89bb      	ldrh	r3, [r7, #12]
 800590c:	4413      	add	r3, r2
 800590e:	b29b      	uxth	r3, r3
 8005910:	81bb      	strh	r3, [r7, #12]
      }

      _UG_PutChar(chr, xp, yp, gui->fore_color, gui->back_color);
 8005912:	4b1e      	ldr	r3, [pc, #120]	@ (800598c <UG_PutString+0x12c>)
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f8b3 404c 	ldrh.w	r4, [r3, #76]	@ 0x4c
 800591a:	4b1c      	ldr	r3, [pc, #112]	@ (800598c <UG_PutString+0x12c>)
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	@ 0x4e
 8005922:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005926:	f9b7 100e 	ldrsh.w	r1, [r7, #14]
 800592a:	8978      	ldrh	r0, [r7, #10]
 800592c:	9300      	str	r3, [sp, #0]
 800592e:	4623      	mov	r3, r4
 8005930:	f000 fac0 	bl	8005eb4 <_UG_PutChar>

      xp += cw + gui->char_h_space;
 8005934:	4b15      	ldr	r3, [pc, #84]	@ (800598c <UG_PutString+0x12c>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f993 3049 	ldrsb.w	r3, [r3, #73]	@ 0x49
 800593c:	b29a      	uxth	r2, r3
 800593e:	893b      	ldrh	r3, [r7, #8]
 8005940:	4413      	add	r3, r2
 8005942:	b29a      	uxth	r2, r3
 8005944:	89fb      	ldrh	r3, [r7, #14]
 8005946:	4413      	add	r3, r2
 8005948:	b29b      	uxth	r3, r3
 800594a:	81fb      	strh	r3, [r7, #14]
 800594c:	e000      	b.n	8005950 <UG_PutString+0xf0>
      if(cw==-1) continue;
 800594e:	bf00      	nop
   while ( *str != 0 )
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	781b      	ldrb	r3, [r3, #0]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d196      	bne.n	8005886 <UG_PutString+0x26>
   }
   if((gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED))
 8005958:	4b0c      	ldr	r3, [pc, #48]	@ (800598c <UG_PutString+0x12c>)
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8005960:	f003 0302 	and.w	r3, r3, #2
 8005964:	2b00      	cmp	r3, #0
 8005966:	d00c      	beq.n	8005982 <UG_PutString+0x122>
     ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(-1,-1,-1,-1);   // -1 to indicate finish
 8005968:	4b08      	ldr	r3, [pc, #32]	@ (800598c <UG_PutString+0x12c>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800596e:	461c      	mov	r4, r3
 8005970:	f04f 33ff 	mov.w	r3, #4294967295
 8005974:	f04f 32ff 	mov.w	r2, #4294967295
 8005978:	f04f 31ff 	mov.w	r1, #4294967295
 800597c:	f04f 30ff 	mov.w	r0, #4294967295
 8005980:	47a0      	blx	r4
}
 8005982:	bf00      	nop
 8005984:	3714      	adds	r7, #20
 8005986:	46bd      	mov	sp, r7
 8005988:	bd90      	pop	{r4, r7, pc}
 800598a:	bf00      	nop
 800598c:	2001c4d0 	.word	0x2001c4d0

08005990 <UG_SetForecolor>:
   gui->console.back_color = c;
}
#endif

void UG_SetForecolor( UG_COLOR c )
{
 8005990:	b480      	push	{r7}
 8005992:	b083      	sub	sp, #12
 8005994:	af00      	add	r7, sp, #0
 8005996:	4603      	mov	r3, r0
 8005998:	80fb      	strh	r3, [r7, #6]
   gui->fore_color = c;
 800599a:	4b05      	ldr	r3, [pc, #20]	@ (80059b0 <UG_SetForecolor+0x20>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	88fa      	ldrh	r2, [r7, #6]
 80059a0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
}
 80059a4:	bf00      	nop
 80059a6:	370c      	adds	r7, #12
 80059a8:	46bd      	mov	sp, r7
 80059aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ae:	4770      	bx	lr
 80059b0:	2001c4d0 	.word	0x2001c4d0

080059b4 <UG_SetBackcolor>:

void UG_SetBackcolor( UG_COLOR c )
{
 80059b4:	b480      	push	{r7}
 80059b6:	b083      	sub	sp, #12
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	4603      	mov	r3, r0
 80059bc:	80fb      	strh	r3, [r7, #6]
   gui->back_color = c;
 80059be:	4b05      	ldr	r3, [pc, #20]	@ (80059d4 <UG_SetBackcolor+0x20>)
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	88fa      	ldrh	r2, [r7, #6]
 80059c4:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
}
 80059c8:	bf00      	nop
 80059ca:	370c      	adds	r7, #12
 80059cc:	46bd      	mov	sp, r7
 80059ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d2:	4770      	bx	lr
 80059d4:	2001c4d0 	.word	0x2001c4d0

080059d8 <UG_FontSetHSpace>:
{
   return gui->device->y_dim;
}

void UG_FontSetHSpace( UG_U16 s )
{
 80059d8:	b480      	push	{r7}
 80059da:	b083      	sub	sp, #12
 80059dc:	af00      	add	r7, sp, #0
 80059de:	4603      	mov	r3, r0
 80059e0:	80fb      	strh	r3, [r7, #6]
   gui->char_h_space = s;
 80059e2:	4b06      	ldr	r3, [pc, #24]	@ (80059fc <UG_FontSetHSpace+0x24>)
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	88fa      	ldrh	r2, [r7, #6]
 80059e8:	b252      	sxtb	r2, r2
 80059ea:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49
}
 80059ee:	bf00      	nop
 80059f0:	370c      	adds	r7, #12
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	2001c4d0 	.word	0x2001c4d0

08005a00 <UG_FontSetVSpace>:

void UG_FontSetVSpace( UG_U16 s )
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	4603      	mov	r3, r0
 8005a08:	80fb      	strh	r3, [r7, #6]
   gui->char_v_space = s;
 8005a0a:	4b06      	ldr	r3, [pc, #24]	@ (8005a24 <UG_FontSetVSpace+0x24>)
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	88fa      	ldrh	r2, [r7, #6]
 8005a10:	b252      	sxtb	r2, r2
 8005a12:	f883 204a 	strb.w	r2, [r3, #74]	@ 0x4a
}
 8005a16:	bf00      	nop
 8005a18:	370c      	adds	r7, #12
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	2001c4d0 	.word	0x2001c4d0

08005a28 <_UG_DecodeUTF8>:
 *
 * Based on https://github.com/olikraus/u8g2/blob/master/csrc/u8x8_8x8.c
 *
 */
 #ifdef UGUI_USE_UTF8
UG_CHAR _UG_DecodeUTF8(char **str) {
 8005a28:	b480      	push	{r7}
 8005a2a:	b085      	sub	sp, #20
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	6078      	str	r0, [r7, #4]

  char c=**str;
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	781b      	ldrb	r3, [r3, #0]
 8005a36:	73fb      	strb	r3, [r7, #15]

  if ( c < 0x80 )                 // Fast detection for simple ASCII
 8005a38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	db07      	blt.n	8005a50 <_UG_DecodeUTF8+0x28>
  {
    *str = *str+1;
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	1c5a      	adds	r2, r3, #1
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	601a      	str	r2, [r3, #0]
    return c;
 8005a4a:	7bfb      	ldrb	r3, [r7, #15]
 8005a4c:	b29b      	uxth	r3, r3
 8005a4e:	e05c      	b.n	8005b0a <_UG_DecodeUTF8+0xe2>
  }

  UG_U8 bytes_left=0;
 8005a50:	2300      	movs	r3, #0
 8005a52:	73bb      	strb	r3, [r7, #14]
  UG_CHAR encoding=0;
 8005a54:	2300      	movs	r3, #0
 8005a56:	81bb      	strh	r3, [r7, #12]

  while(**str)
 8005a58:	e04f      	b.n	8005afa <_UG_DecodeUTF8+0xd2>
  {
    c=**str;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	781b      	ldrb	r3, [r3, #0]
 8005a60:	73fb      	strb	r3, [r7, #15]
    *str = *str+1;
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	1c5a      	adds	r2, r3, #1
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	601a      	str	r2, [r3, #0]
    if ( bytes_left == 0 )
 8005a6c:	7bbb      	ldrb	r3, [r7, #14]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d130      	bne.n	8005ad4 <_UG_DecodeUTF8+0xac>
    {
      if ( c < 0xe0 )             // 2 byte sequence
 8005a72:	7bfb      	ldrb	r3, [r7, #15]
 8005a74:	2bdf      	cmp	r3, #223	@ 0xdf
 8005a76:	d806      	bhi.n	8005a86 <_UG_DecodeUTF8+0x5e>
      {
        bytes_left = 1;
 8005a78:	2301      	movs	r3, #1
 8005a7a:	73bb      	strb	r3, [r7, #14]
        c &= 0x01f;
 8005a7c:	7bfb      	ldrb	r3, [r7, #15]
 8005a7e:	f003 031f 	and.w	r3, r3, #31
 8005a82:	73fb      	strb	r3, [r7, #15]
 8005a84:	e023      	b.n	8005ace <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf0 )        // 3 byte sequence
 8005a86:	7bfb      	ldrb	r3, [r7, #15]
 8005a88:	2bef      	cmp	r3, #239	@ 0xef
 8005a8a:	d806      	bhi.n	8005a9a <_UG_DecodeUTF8+0x72>
      {
        bytes_left = 2;
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	73bb      	strb	r3, [r7, #14]
        c &= 15;
 8005a90:	7bfb      	ldrb	r3, [r7, #15]
 8005a92:	f003 030f 	and.w	r3, r3, #15
 8005a96:	73fb      	strb	r3, [r7, #15]
 8005a98:	e019      	b.n	8005ace <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xf8 )        // 4 byte sequence
 8005a9a:	7bfb      	ldrb	r3, [r7, #15]
 8005a9c:	2bf7      	cmp	r3, #247	@ 0xf7
 8005a9e:	d806      	bhi.n	8005aae <_UG_DecodeUTF8+0x86>
      {
        bytes_left = 3;
 8005aa0:	2303      	movs	r3, #3
 8005aa2:	73bb      	strb	r3, [r7, #14]
        c &= 7;
 8005aa4:	7bfb      	ldrb	r3, [r7, #15]
 8005aa6:	f003 0307 	and.w	r3, r3, #7
 8005aaa:	73fb      	strb	r3, [r7, #15]
 8005aac:	e00f      	b.n	8005ace <_UG_DecodeUTF8+0xa6>
      }
      else if ( c < 0xfc )        // 5 byte sequence
 8005aae:	7bfb      	ldrb	r3, [r7, #15]
 8005ab0:	2bfb      	cmp	r3, #251	@ 0xfb
 8005ab2:	d806      	bhi.n	8005ac2 <_UG_DecodeUTF8+0x9a>
      {
        bytes_left = 4;
 8005ab4:	2304      	movs	r3, #4
 8005ab6:	73bb      	strb	r3, [r7, #14]
        c &= 3;
 8005ab8:	7bfb      	ldrb	r3, [r7, #15]
 8005aba:	f003 0303 	and.w	r3, r3, #3
 8005abe:	73fb      	strb	r3, [r7, #15]
 8005ac0:	e005      	b.n	8005ace <_UG_DecodeUTF8+0xa6>
      }
      else                        // 6 byte sequence
      {
        bytes_left = 5;
 8005ac2:	2305      	movs	r3, #5
 8005ac4:	73bb      	strb	r3, [r7, #14]
        c &= 1;
 8005ac6:	7bfb      	ldrb	r3, [r7, #15]
 8005ac8:	f003 0301 	and.w	r3, r3, #1
 8005acc:	73fb      	strb	r3, [r7, #15]
      }
      encoding = c;
 8005ace:	7bfb      	ldrb	r3, [r7, #15]
 8005ad0:	81bb      	strh	r3, [r7, #12]
 8005ad2:	e012      	b.n	8005afa <_UG_DecodeUTF8+0xd2>
    }
    else
    {
      encoding<<=6;
 8005ad4:	89bb      	ldrh	r3, [r7, #12]
 8005ad6:	019b      	lsls	r3, r3, #6
 8005ad8:	81bb      	strh	r3, [r7, #12]
      encoding |= (c & 0x3F);
 8005ada:	7bfb      	ldrb	r3, [r7, #15]
 8005adc:	b21b      	sxth	r3, r3
 8005ade:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005ae2:	b21a      	sxth	r2, r3
 8005ae4:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8005ae8:	4313      	orrs	r3, r2
 8005aea:	b21b      	sxth	r3, r3
 8005aec:	81bb      	strh	r3, [r7, #12]
      if ( --bytes_left == 0 )
 8005aee:	7bbb      	ldrb	r3, [r7, #14]
 8005af0:	3b01      	subs	r3, #1
 8005af2:	73bb      	strb	r3, [r7, #14]
 8005af4:	7bbb      	ldrb	r3, [r7, #14]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d005      	beq.n	8005b06 <_UG_DecodeUTF8+0xde>
  while(**str)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	781b      	ldrb	r3, [r3, #0]
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d1aa      	bne.n	8005a5a <_UG_DecodeUTF8+0x32>
 8005b04:	e000      	b.n	8005b08 <_UG_DecodeUTF8+0xe0>
        break;
 8005b06:	bf00      	nop
    }
  }
  return encoding;
 8005b08:	89bb      	ldrh	r3, [r7, #12]
}
 8005b0a:	4618      	mov	r0, r3
 8005b0c:	3714      	adds	r7, #20
 8005b0e:	46bd      	mov	sp, r7
 8005b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b14:	4770      	bx	lr
	...

08005b18 <_UG_GetCharData>:
#endif

/*
 *  Load char bitmap address into p, return the font width
 */
UG_S16 _UG_GetCharData(UG_CHAR encoding,  const UG_U8 **p){
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b086      	sub	sp, #24
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	4603      	mov	r3, r0
 8005b20:	6039      	str	r1, [r7, #0]
 8005b22:	80fb      	strh	r3, [r7, #6]
  static UG_CHAR last_encoding;
  static UG_S16 last_width;
  static const UG_U8 * last_p;
  static UG_FONT * last_font;
  UG_U16 start=0;
 8005b24:	2300      	movs	r3, #0
 8005b26:	82fb      	strh	r3, [r7, #22]
  UG_U16 skip=0;
 8005b28:	2300      	movs	r3, #0
 8005b2a:	82bb      	strh	r3, [r7, #20]
  UG_U16 t=0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	827b      	strh	r3, [r7, #18]
  UG_U8 range=0;
 8005b30:	2300      	movs	r3, #0
 8005b32:	747b      	strb	r3, [r7, #17]
  UG_U8 found=0;
 8005b34:	2300      	movs	r3, #0
 8005b36:	743b      	strb	r3, [r7, #16]

  if( gui->currentFont.font==last_font && encoding==last_encoding){       // If called with the same arguments, return cached data
 8005b38:	4b98      	ldr	r3, [pc, #608]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b3e:	4b98      	ldr	r3, [pc, #608]	@ (8005da0 <_UG_GetCharData+0x288>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	429a      	cmp	r2, r3
 8005b44:	d10f      	bne.n	8005b66 <_UG_GetCharData+0x4e>
 8005b46:	4b97      	ldr	r3, [pc, #604]	@ (8005da4 <_UG_GetCharData+0x28c>)
 8005b48:	881b      	ldrh	r3, [r3, #0]
 8005b4a:	88fa      	ldrh	r2, [r7, #6]
 8005b4c:	429a      	cmp	r2, r3
 8005b4e:	d10a      	bne.n	8005b66 <_UG_GetCharData+0x4e>
    if(p){
 8005b50:	683b      	ldr	r3, [r7, #0]
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d003      	beq.n	8005b5e <_UG_GetCharData+0x46>
      *p=last_p;                                                    // Load char bitmap address
 8005b56:	4b94      	ldr	r3, [pc, #592]	@ (8005da8 <_UG_GetCharData+0x290>)
 8005b58:	681a      	ldr	r2, [r3, #0]
 8005b5a:	683b      	ldr	r3, [r7, #0]
 8005b5c:	601a      	str	r2, [r3, #0]
    }
    return last_width;
 8005b5e:	4b93      	ldr	r3, [pc, #588]	@ (8005dac <_UG_GetCharData+0x294>)
 8005b60:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005b64:	e116      	b.n	8005d94 <_UG_GetCharData+0x27c>
  }

  if( gui->currentFont.is_old_font){                                      // Compatibility with old fonts charset
 8005b66:	4b8d      	ldr	r3, [pc, #564]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	f000 80cc 	beq.w	8005d0c <_UG_GetCharData+0x1f4>
    switch ( encoding )
 8005b74:	88fb      	ldrh	r3, [r7, #6]
 8005b76:	2bfc      	cmp	r3, #252	@ 0xfc
 8005b78:	f300 80c8 	bgt.w	8005d0c <_UG_GetCharData+0x1f4>
 8005b7c:	2bd6      	cmp	r3, #214	@ 0xd6
 8005b7e:	da09      	bge.n	8005b94 <_UG_GetCharData+0x7c>
 8005b80:	2bc4      	cmp	r3, #196	@ 0xc4
 8005b82:	d06c      	beq.n	8005c5e <_UG_GetCharData+0x146>
 8005b84:	2bc4      	cmp	r3, #196	@ 0xc4
 8005b86:	f300 80c1 	bgt.w	8005d0c <_UG_GetCharData+0x1f4>
 8005b8a:	2bb0      	cmp	r3, #176	@ 0xb0
 8005b8c:	d06d      	beq.n	8005c6a <_UG_GetCharData+0x152>
 8005b8e:	2bb5      	cmp	r3, #181	@ 0xb5
 8005b90:	d068      	beq.n	8005c64 <_UG_GetCharData+0x14c>
 8005b92:	e06e      	b.n	8005c72 <_UG_GetCharData+0x15a>
 8005b94:	3bd6      	subs	r3, #214	@ 0xd6
 8005b96:	2b26      	cmp	r3, #38	@ 0x26
 8005b98:	f200 80b8 	bhi.w	8005d0c <_UG_GetCharData+0x1f4>
 8005b9c:	a201      	add	r2, pc, #4	@ (adr r2, 8005ba4 <_UG_GetCharData+0x8c>)
 8005b9e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba2:	bf00      	nop
 8005ba4:	08005c47 	.word	0x08005c47
 8005ba8:	08005d0d 	.word	0x08005d0d
 8005bac:	08005d0d 	.word	0x08005d0d
 8005bb0:	08005d0d 	.word	0x08005d0d
 8005bb4:	08005d0d 	.word	0x08005d0d
 8005bb8:	08005d0d 	.word	0x08005d0d
 8005bbc:	08005c53 	.word	0x08005c53
 8005bc0:	08005d0d 	.word	0x08005d0d
 8005bc4:	08005d0d 	.word	0x08005d0d
 8005bc8:	08005d0d 	.word	0x08005d0d
 8005bcc:	08005d0d 	.word	0x08005d0d
 8005bd0:	08005d0d 	.word	0x08005d0d
 8005bd4:	08005d0d 	.word	0x08005d0d
 8005bd8:	08005d0d 	.word	0x08005d0d
 8005bdc:	08005c59 	.word	0x08005c59
 8005be0:	08005d0d 	.word	0x08005d0d
 8005be4:	08005d0d 	.word	0x08005d0d
 8005be8:	08005d0d 	.word	0x08005d0d
 8005bec:	08005d0d 	.word	0x08005d0d
 8005bf0:	08005d0d 	.word	0x08005d0d
 8005bf4:	08005d0d 	.word	0x08005d0d
 8005bf8:	08005d0d 	.word	0x08005d0d
 8005bfc:	08005d0d 	.word	0x08005d0d
 8005c00:	08005d0d 	.word	0x08005d0d
 8005c04:	08005d0d 	.word	0x08005d0d
 8005c08:	08005d0d 	.word	0x08005d0d
 8005c0c:	08005d0d 	.word	0x08005d0d
 8005c10:	08005d0d 	.word	0x08005d0d
 8005c14:	08005d0d 	.word	0x08005d0d
 8005c18:	08005d0d 	.word	0x08005d0d
 8005c1c:	08005d0d 	.word	0x08005d0d
 8005c20:	08005d0d 	.word	0x08005d0d
 8005c24:	08005c41 	.word	0x08005c41
 8005c28:	08005d0d 	.word	0x08005d0d
 8005c2c:	08005d0d 	.word	0x08005d0d
 8005c30:	08005d0d 	.word	0x08005d0d
 8005c34:	08005d0d 	.word	0x08005d0d
 8005c38:	08005d0d 	.word	0x08005d0d
 8005c3c:	08005c4d 	.word	0x08005c4d
    {
       case 0xF6: encoding = 0x94; break; // 
 8005c40:	2394      	movs	r3, #148	@ 0x94
 8005c42:	80fb      	strh	r3, [r7, #6]
 8005c44:	e015      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xD6: encoding = 0x99; break; // 
 8005c46:	2399      	movs	r3, #153	@ 0x99
 8005c48:	80fb      	strh	r3, [r7, #6]
 8005c4a:	e012      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xFC: encoding = 0x81; break; // 
 8005c4c:	2381      	movs	r3, #129	@ 0x81
 8005c4e:	80fb      	strh	r3, [r7, #6]
 8005c50:	e00f      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xDC: encoding = 0x9A; break; // 
 8005c52:	239a      	movs	r3, #154	@ 0x9a
 8005c54:	80fb      	strh	r3, [r7, #6]
 8005c56:	e00c      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xE4: encoding = 0x84; break; // 
 8005c58:	2384      	movs	r3, #132	@ 0x84
 8005c5a:	80fb      	strh	r3, [r7, #6]
 8005c5c:	e009      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xC4: encoding = 0x8E; break; // 
 8005c5e:	238e      	movs	r3, #142	@ 0x8e
 8005c60:	80fb      	strh	r3, [r7, #6]
 8005c62:	e006      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xB5: encoding = 0xE6; break; // 
 8005c64:	23e6      	movs	r3, #230	@ 0xe6
 8005c66:	80fb      	strh	r3, [r7, #6]
 8005c68:	e003      	b.n	8005c72 <_UG_GetCharData+0x15a>
       case 0xB0: encoding = 0xF8; break; // 
 8005c6a:	23f8      	movs	r3, #248	@ 0xf8
 8005c6c:	80fb      	strh	r3, [r7, #6]
 8005c6e:	bf00      	nop
 8005c70:	e04c      	b.n	8005d0c <_UG_GetCharData+0x1f4>
    }
  }

  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8005c72:	e04b      	b.n	8005d0c <_UG_GetCharData+0x1f4>
  {
    UG_U16 curr_offset = ptr_8to16( gui->currentFont.offsets+(t*2));    // Offsets are 16-bit, splitted in 2 byte values
 8005c74:	4b49      	ldr	r3, [pc, #292]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c7a:	8a7a      	ldrh	r2, [r7, #18]
 8005c7c:	0052      	lsls	r2, r2, #1
 8005c7e:	4413      	add	r3, r2
 8005c80:	4618      	mov	r0, r3
 8005c82:	f7ff fbb5 	bl	80053f0 <ptr_8to16>
 8005c86:	4603      	mov	r3, r0
 8005c88:	81fb      	strh	r3, [r7, #14]

    if(curr_offset&0x8000)                                          // If the offset has the MSB bit set, it means it's the a range start
 8005c8a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	da06      	bge.n	8005ca0 <_UG_GetCharData+0x188>
    {
      start=curr_offset&0x7FFF;                                     // Store range start
 8005c92:	89fb      	ldrh	r3, [r7, #14]
 8005c94:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8005c98:	82fb      	strh	r3, [r7, #22]
      range=1;                                                      // Set flag
 8005c9a:	2301      	movs	r3, #1
 8005c9c:	747b      	strb	r3, [r7, #17]
 8005c9e:	e032      	b.n	8005d06 <_UG_GetCharData+0x1ee>
    }
    else if(range)                                                  // If range previously set, this is the range end
 8005ca0:	7c7b      	ldrb	r3, [r7, #17]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d021      	beq.n	8005cea <_UG_GetCharData+0x1d2>
    {
      if(encoding>=start && encoding<=curr_offset)            // If the encoding is between the range
 8005ca6:	88fa      	ldrh	r2, [r7, #6]
 8005ca8:	8afb      	ldrh	r3, [r7, #22]
 8005caa:	429a      	cmp	r2, r3
 8005cac:	d30d      	bcc.n	8005cca <_UG_GetCharData+0x1b2>
 8005cae:	88fa      	ldrh	r2, [r7, #6]
 8005cb0:	89fb      	ldrh	r3, [r7, #14]
 8005cb2:	429a      	cmp	r2, r3
 8005cb4:	d809      	bhi.n	8005cca <_UG_GetCharData+0x1b2>
      {
        skip += (encoding-start);                             // Calculate the skip value
 8005cb6:	88fa      	ldrh	r2, [r7, #6]
 8005cb8:	8afb      	ldrh	r3, [r7, #22]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	b29a      	uxth	r2, r3
 8005cbe:	8abb      	ldrh	r3, [r7, #20]
 8005cc0:	4413      	add	r3, r2
 8005cc2:	82bb      	strh	r3, [r7, #20]
        found=1;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	743b      	strb	r3, [r7, #16]
        break;
 8005cc8:	e02a      	b.n	8005d20 <_UG_GetCharData+0x208>
      }
      else if(encoding<start)                                 // If the encoding is lower than current range start, the char is not in the font
 8005cca:	88fa      	ldrh	r2, [r7, #6]
 8005ccc:	8afb      	ldrh	r3, [r7, #22]
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	d323      	bcc.n	8005d1a <_UG_GetCharData+0x202>
        break;

      skip += ((curr_offset-start)+1);                        // Encoding not found in the current range, increase skip size and clear range flasg
 8005cd2:	89fa      	ldrh	r2, [r7, #14]
 8005cd4:	8afb      	ldrh	r3, [r7, #22]
 8005cd6:	1ad3      	subs	r3, r2, r3
 8005cd8:	b29a      	uxth	r2, r3
 8005cda:	8abb      	ldrh	r3, [r7, #20]
 8005cdc:	4413      	add	r3, r2
 8005cde:	b29b      	uxth	r3, r3
 8005ce0:	3301      	adds	r3, #1
 8005ce2:	82bb      	strh	r3, [r7, #20]
      range=0;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	747b      	strb	r3, [r7, #17]
 8005ce8:	e00d      	b.n	8005d06 <_UG_GetCharData+0x1ee>
    }
    else                                                            // Range not set, this is a single char offset
    {
      if(encoding==curr_offset)                                     // If matching the current offset char
 8005cea:	88fa      	ldrh	r2, [r7, #6]
 8005cec:	89fb      	ldrh	r3, [r7, #14]
 8005cee:	429a      	cmp	r2, r3
 8005cf0:	d102      	bne.n	8005cf8 <_UG_GetCharData+0x1e0>
      {
        found=1;
 8005cf2:	2301      	movs	r3, #1
 8005cf4:	743b      	strb	r3, [r7, #16]
        break;
 8005cf6:	e013      	b.n	8005d20 <_UG_GetCharData+0x208>
      }
      else if (encoding<curr_offset)                                // If the encoding is lower than current range, the char is not in the font
 8005cf8:	88fa      	ldrh	r2, [r7, #6]
 8005cfa:	89fb      	ldrh	r3, [r7, #14]
 8005cfc:	429a      	cmp	r2, r3
 8005cfe:	d30e      	bcc.n	8005d1e <_UG_GetCharData+0x206>
      {
        break;
      }
      skip++;                                                       // Else, increase skip and keep searching
 8005d00:	8abb      	ldrh	r3, [r7, #20]
 8005d02:	3301      	adds	r3, #1
 8005d04:	82bb      	strh	r3, [r7, #20]
  for(;t< gui->currentFont.number_of_offsets;t++)                         // Seek through the offsets
 8005d06:	8a7b      	ldrh	r3, [r7, #18]
 8005d08:	3301      	adds	r3, #1
 8005d0a:	827b      	strh	r3, [r7, #18]
 8005d0c:	4b23      	ldr	r3, [pc, #140]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005d12:	8a7a      	ldrh	r2, [r7, #18]
 8005d14:	429a      	cmp	r2, r3
 8005d16:	d3ad      	bcc.n	8005c74 <_UG_GetCharData+0x15c>
 8005d18:	e002      	b.n	8005d20 <_UG_GetCharData+0x208>
        break;
 8005d1a:	bf00      	nop
 8005d1c:	e000      	b.n	8005d20 <_UG_GetCharData+0x208>
        break;
 8005d1e:	bf00      	nop
    }
  }

  if(found)                                                         // If char found
 8005d20:	7c3b      	ldrb	r3, [r7, #16]
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d034      	beq.n	8005d90 <_UG_GetCharData+0x278>
  {
    last_font =  gui->currentFont.font;                                     // Update cached data
 8005d26:	4b1d      	ldr	r3, [pc, #116]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d2c:	4a1c      	ldr	r2, [pc, #112]	@ (8005da0 <_UG_GetCharData+0x288>)
 8005d2e:	6013      	str	r3, [r2, #0]
    last_encoding = encoding;
 8005d30:	4a1c      	ldr	r2, [pc, #112]	@ (8005da4 <_UG_GetCharData+0x28c>)
 8005d32:	88fb      	ldrh	r3, [r7, #6]
 8005d34:	8013      	strh	r3, [r2, #0]
    last_p = ( gui->currentFont.data+(skip* gui->currentFont.bytes_per_char));
 8005d36:	4b19      	ldr	r3, [pc, #100]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3c:	8aba      	ldrh	r2, [r7, #20]
 8005d3e:	4917      	ldr	r1, [pc, #92]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d40:	6809      	ldr	r1, [r1, #0]
 8005d42:	8e09      	ldrh	r1, [r1, #48]	@ 0x30
 8005d44:	fb01 f202 	mul.w	r2, r1, r2
 8005d48:	4413      	add	r3, r2
 8005d4a:	4a17      	ldr	r2, [pc, #92]	@ (8005da8 <_UG_GetCharData+0x290>)
 8005d4c:	6013      	str	r3, [r2, #0]
    if( gui->currentFont.widths){                                                // If width table available
 8005d4e:	4b13      	ldr	r3, [pc, #76]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d009      	beq.n	8005d6c <_UG_GetCharData+0x254>
      last_width = *( gui->currentFont.widths+skip);                        // Use width from table
 8005d58:	4b10      	ldr	r3, [pc, #64]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005d5e:	8abb      	ldrh	r3, [r7, #20]
 8005d60:	4413      	add	r3, r2
 8005d62:	781b      	ldrb	r3, [r3, #0]
 8005d64:	b21a      	sxth	r2, r3
 8005d66:	4b11      	ldr	r3, [pc, #68]	@ (8005dac <_UG_GetCharData+0x294>)
 8005d68:	801a      	strh	r2, [r3, #0]
 8005d6a:	e006      	b.n	8005d7a <_UG_GetCharData+0x262>
    }
    else{
      last_width =  gui->currentFont.char_width;                            // Else use width from char width
 8005d6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005d9c <_UG_GetCharData+0x284>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005d74:	b21a      	sxth	r2, r3
 8005d76:	4b0d      	ldr	r3, [pc, #52]	@ (8005dac <_UG_GetCharData+0x294>)
 8005d78:	801a      	strh	r2, [r3, #0]
    }


    if(p){
 8005d7a:	683b      	ldr	r3, [r7, #0]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d003      	beq.n	8005d88 <_UG_GetCharData+0x270>
      *p=last_p;                                                    // Load char bitmap address
 8005d80:	4b09      	ldr	r3, [pc, #36]	@ (8005da8 <_UG_GetCharData+0x290>)
 8005d82:	681a      	ldr	r2, [r3, #0]
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	601a      	str	r2, [r3, #0]
    }
    return(last_width);                                             // Return char width
 8005d88:	4b08      	ldr	r3, [pc, #32]	@ (8005dac <_UG_GetCharData+0x294>)
 8005d8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005d8e:	e001      	b.n	8005d94 <_UG_GetCharData+0x27c>
  }
  return -1;                                                        // -1 = char not found
 8005d90:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	3718      	adds	r7, #24
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd80      	pop	{r7, pc}
 8005d9c:	2001c4d0 	.word	0x2001c4d0
 8005da0:	2001c4d4 	.word	0x2001c4d4
 8005da4:	2001c4d8 	.word	0x2001c4d8
 8005da8:	2001c4dc 	.word	0x2001c4dc
 8005dac:	2001c4e0 	.word	0x2001c4e0

08005db0 <_UG_FontSelect>:

/*
 * Updates the current font data
 */
void _UG_FontSelect( UG_FONT *font){
 8005db0:	b590      	push	{r4, r7, lr}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  if( gui->currentFont.font==font)
 8005db8:	4b3d      	ldr	r3, [pc, #244]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005dbe:	687a      	ldr	r2, [r7, #4]
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	d070      	beq.n	8005ea6 <_UG_FontSelect+0xf6>
    return;
   gui->currentFont.font = font;                          // Save Font pointer
 8005dc4:	4b3a      	ldr	r3, [pc, #232]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	687a      	ldr	r2, [r7, #4]
 8005dca:	645a      	str	r2, [r3, #68]	@ 0x44
   gui->currentFont.font_type = 0x7F & *font;             // Byte    0: Font_type
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	781a      	ldrb	r2, [r3, #0]
 8005dd0:	4b37      	ldr	r3, [pc, #220]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8005dd8:	b2d2      	uxtb	r2, r2
 8005dda:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
   gui->currentFont.is_old_font = (0x80 & *font++)&&1;    // Byte    0: Bit 7 indicates old or new font type. 1=old font, 0=new font
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	1c5a      	adds	r2, r3, #1
 8005de2:	607a      	str	r2, [r7, #4]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	b25b      	sxtb	r3, r3
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	da01      	bge.n	8005df0 <_UG_FontSelect+0x40>
 8005dec:	2201      	movs	r2, #1
 8005dee:	e000      	b.n	8005df2 <_UG_FontSelect+0x42>
 8005df0:	2200      	movs	r2, #0
 8005df2:	4b2f      	ldr	r3, [pc, #188]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	b2d2      	uxtb	r2, r2
 8005df8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
   gui->currentFont.char_width = *font++;                 // Byte    1: Char width
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	1c5a      	adds	r2, r3, #1
 8005e00:	607a      	str	r2, [r7, #4]
 8005e02:	4a2b      	ldr	r2, [pc, #172]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e04:	6812      	ldr	r2, [r2, #0]
 8005e06:	781b      	ldrb	r3, [r3, #0]
 8005e08:	f882 302e 	strb.w	r3, [r2, #46]	@ 0x2e
   gui->currentFont.char_height = *font++;                // Byte    2: Char height
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	1c5a      	adds	r2, r3, #1
 8005e10:	607a      	str	r2, [r7, #4]
 8005e12:	4a27      	ldr	r2, [pc, #156]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e14:	6812      	ldr	r2, [r2, #0]
 8005e16:	781b      	ldrb	r3, [r3, #0]
 8005e18:	f882 302f 	strb.w	r3, [r2, #47]	@ 0x2f
   gui->currentFont.number_of_chars = ptr_8to16(font);    // Bytes 3+4: Number of chars
 8005e1c:	4b24      	ldr	r3, [pc, #144]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e1e:	681c      	ldr	r4, [r3, #0]
 8005e20:	6878      	ldr	r0, [r7, #4]
 8005e22:	f7ff fae5 	bl	80053f0 <ptr_8to16>
 8005e26:	4603      	mov	r3, r0
 8005e28:	8663      	strh	r3, [r4, #50]	@ 0x32
  font+=2;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	3302      	adds	r3, #2
 8005e2e:	607b      	str	r3, [r7, #4]
   gui->currentFont.number_of_offsets = ptr_8to16(font);  // Bytes 5+6: Number of offsets
 8005e30:	4b1f      	ldr	r3, [pc, #124]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e32:	681c      	ldr	r4, [r3, #0]
 8005e34:	6878      	ldr	r0, [r7, #4]
 8005e36:	f7ff fadb 	bl	80053f0 <ptr_8to16>
 8005e3a:	4603      	mov	r3, r0
 8005e3c:	86a3      	strh	r3, [r4, #52]	@ 0x34
  font+=2;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	3302      	adds	r3, #2
 8005e42:	607b      	str	r3, [r7, #4]
   gui->currentFont.bytes_per_char = ptr_8to16(font);     // Bytes 7+8: Bytes per char
 8005e44:	4b1a      	ldr	r3, [pc, #104]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e46:	681c      	ldr	r4, [r3, #0]
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f7ff fad1 	bl	80053f0 <ptr_8to16>
 8005e4e:	4603      	mov	r3, r0
 8005e50:	8623      	strh	r3, [r4, #48]	@ 0x30
  font+=2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	3302      	adds	r3, #2
 8005e56:	607b      	str	r3, [r7, #4]
  if(*font++){                                    // Byte 9: 1=Width table present, 0=not present
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	607a      	str	r2, [r7, #4]
 8005e5e:	781b      	ldrb	r3, [r3, #0]
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d00b      	beq.n	8005e7c <_UG_FontSelect+0xcc>
     gui->currentFont.widths = font;                      // Save pointer to width table
 8005e64:	4b12      	ldr	r3, [pc, #72]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	639a      	str	r2, [r3, #56]	@ 0x38
    font+= gui->currentFont.number_of_chars;              // Increase number of chars
 8005e6c:	4b10      	ldr	r3, [pc, #64]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8005e72:	461a      	mov	r2, r3
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	4413      	add	r3, r2
 8005e78:	607b      	str	r3, [r7, #4]
 8005e7a:	e003      	b.n	8005e84 <_UG_FontSelect+0xd4>
  }
  else{
     gui->currentFont.widths = NULL;                      // No width table
 8005e7c:	4b0c      	ldr	r3, [pc, #48]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2200      	movs	r2, #0
 8005e82:	639a      	str	r2, [r3, #56]	@ 0x38
  }
   gui->currentFont.offsets = font;                       // Save pointer to offset table
 8005e84:	4b0a      	ldr	r3, [pc, #40]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	687a      	ldr	r2, [r7, #4]
 8005e8a:	63da      	str	r2, [r3, #60]	@ 0x3c
  font += ( gui->currentFont.number_of_offsets*2);        // Increase pointer by number of offsets*2 (2-byte values)
 8005e8c:	4b08      	ldr	r3, [pc, #32]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8005e92:	005b      	lsls	r3, r3, #1
 8005e94:	461a      	mov	r2, r3
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	4413      	add	r3, r2
 8005e9a:	607b      	str	r3, [r7, #4]
   gui->currentFont.data = font;                          // Save pointer to bitmap data
 8005e9c:	4b04      	ldr	r3, [pc, #16]	@ (8005eb0 <_UG_FontSelect+0x100>)
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ea4:	e000      	b.n	8005ea8 <_UG_FontSelect+0xf8>
    return;
 8005ea6:	bf00      	nop
}
 8005ea8:	370c      	adds	r7, #12
 8005eaa:	46bd      	mov	sp, r7
 8005eac:	bd90      	pop	{r4, r7, pc}
 8005eae:	bf00      	nop
 8005eb0:	2001c4d0 	.word	0x2001c4d0

08005eb4 <_UG_PutChar>:

UG_S16 _UG_PutChar( UG_CHAR chr, UG_S16 x, UG_S16 y, UG_COLOR fc, UG_COLOR bc)
{
 8005eb4:	b5b0      	push	{r4, r5, r7, lr}
 8005eb6:	b08c      	sub	sp, #48	@ 0x30
 8005eb8:	af00      	add	r7, sp, #0
 8005eba:	4604      	mov	r4, r0
 8005ebc:	4608      	mov	r0, r1
 8005ebe:	4611      	mov	r1, r2
 8005ec0:	461a      	mov	r2, r3
 8005ec2:	4623      	mov	r3, r4
 8005ec4:	80fb      	strh	r3, [r7, #6]
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	80bb      	strh	r3, [r7, #4]
 8005eca:	460b      	mov	r3, r1
 8005ecc:	807b      	strh	r3, [r7, #2]
 8005ece:	4613      	mov	r3, r2
 8005ed0:	803b      	strh	r3, [r7, #0]
   UG_U16 x0=0,y0=0,i,j,k,bn,fpixels=0,bpixels=0;
 8005ed2:	2300      	movs	r3, #0
 8005ed4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8005eda:	2300      	movs	r3, #0
 8005edc:	847b      	strh	r3, [r7, #34]	@ 0x22
 8005ede:	2300      	movs	r3, #0
 8005ee0:	843b      	strh	r3, [r7, #32]
   UG_S16 c;
   UG_U8 b,trans=gui->transparent_font,driver=(gui->driver[DRIVER_FILL_AREA].state & DRIVER_ENABLED);
 8005ee2:	4b8b      	ldr	r3, [pc, #556]	@ (8006110 <_UG_PutChar+0x25c>)
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8005eea:	75fb      	strb	r3, [r7, #23]
 8005eec:	4b88      	ldr	r3, [pc, #544]	@ (8006110 <_UG_PutChar+0x25c>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8005ef4:	f003 0302 	and.w	r3, r3, #2
 8005ef8:	75bb      	strb	r3, [r7, #22]
   const UG_U8 * data;                              // Pointer to current char bitmap
   UG_COLOR color;
   void(*push_pixels)(UG_U16, UG_COLOR) = NULL;
 8005efa:	2300      	movs	r3, #0
 8005efc:	61bb      	str	r3, [r7, #24]

   UG_S16 actual_char_width = _UG_GetCharData(chr, &data);
 8005efe:	f107 0208 	add.w	r2, r7, #8
 8005f02:	88fb      	ldrh	r3, [r7, #6]
 8005f04:	4611      	mov	r1, r2
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7ff fe06 	bl	8005b18 <_UG_GetCharData>
 8005f0c:	4603      	mov	r3, r0
 8005f0e:	82bb      	strh	r3, [r7, #20]
   if(actual_char_width==-1)
 8005f10:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8005f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f18:	d102      	bne.n	8005f20 <_UG_PutChar+0x6c>
        return -1;                                     // Char not presnt in the font
 8005f1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f1e:	e224      	b.n	800636a <_UG_PutChar+0x4b6>

   bn =  gui->currentFont.char_width;
 8005f20:	4b7b      	ldr	r3, [pc, #492]	@ (8006110 <_UG_PutChar+0x25c>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005f28:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if ( !bn ){
 8005f2a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d101      	bne.n	8005f34 <_UG_PutChar+0x80>
     return 0;
 8005f30:	2300      	movs	r3, #0
 8005f32:	e21a      	b.n	800636a <_UG_PutChar+0x4b6>
   }
   bn >>= 3;
 8005f34:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f36:	08db      	lsrs	r3, r3, #3
 8005f38:	84bb      	strh	r3, [r7, #36]	@ 0x24
   if (  gui->currentFont.char_width % 8 ) bn++;
 8005f3a:	4b75      	ldr	r3, [pc, #468]	@ (8006110 <_UG_PutChar+0x25c>)
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	f893 302e 	ldrb.w	r3, [r3, #46]	@ 0x2e
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	b2db      	uxtb	r3, r3
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d002      	beq.n	8005f52 <_UG_PutChar+0x9e>
 8005f4c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005f4e:	3301      	adds	r3, #1
 8005f50:	84bb      	strh	r3, [r7, #36]	@ 0x24

   /* Is hardware acceleration available? */
   if (driver)
 8005f52:	7dbb      	ldrb	r3, [r7, #22]
 8005f54:	2b00      	cmp	r3, #0
 8005f56:	d01c      	beq.n	8005f92 <_UG_PutChar+0xde>
   {
     push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x,y,x+actual_char_width-1,y+ gui->currentFont.char_height-1);
 8005f58:	4b6d      	ldr	r3, [pc, #436]	@ (8006110 <_UG_PutChar+0x25c>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f5e:	461c      	mov	r4, r3
 8005f60:	88ba      	ldrh	r2, [r7, #4]
 8005f62:	8abb      	ldrh	r3, [r7, #20]
 8005f64:	4413      	add	r3, r2
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	3b01      	subs	r3, #1
 8005f6a:	b29b      	uxth	r3, r3
 8005f6c:	b21a      	sxth	r2, r3
 8005f6e:	4b68      	ldr	r3, [pc, #416]	@ (8006110 <_UG_PutChar+0x25c>)
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8005f76:	4619      	mov	r1, r3
 8005f78:	887b      	ldrh	r3, [r7, #2]
 8005f7a:	440b      	add	r3, r1
 8005f7c:	b29b      	uxth	r3, r3
 8005f7e:	3b01      	subs	r3, #1
 8005f80:	b29b      	uxth	r3, r3
 8005f82:	b21b      	sxth	r3, r3
 8005f84:	f9b7 1002 	ldrsh.w	r1, [r7, #2]
 8005f88:	f9b7 0004 	ldrsh.w	r0, [r7, #4]
 8005f8c:	47a0      	blx	r4
 8005f8e:	4603      	mov	r3, r0
 8005f90:	61bb      	str	r3, [r7, #24]
   }

   if ( gui->currentFont.font_type == FONT_TYPE_1BPP)
 8005f92:	4b5f      	ldr	r3, [pc, #380]	@ (8006110 <_UG_PutChar+0x25c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	f040 8171 	bne.w	8006282 <_UG_PutChar+0x3ce>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	853b      	strh	r3, [r7, #40]	@ 0x28
 8005fa4:	e0eb      	b.n	800617e <_UG_PutChar+0x2ca>
     {
       c=0;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	83fb      	strh	r3, [r7, #30]
       for( i=0;i<bn;i++ )
 8005faa:	2300      	movs	r3, #0
 8005fac:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8005fae:	e0de      	b.n	800616e <_UG_PutChar+0x2ba>
       {
         b = *data++;
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	1c5a      	adds	r2, r3, #1
 8005fb4:	60ba      	str	r2, [r7, #8]
 8005fb6:	781b      	ldrb	r3, [r3, #0]
 8005fb8:	777b      	strb	r3, [r7, #29]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 8005fba:	2300      	movs	r3, #0
 8005fbc:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005fbe:	e0c9      	b.n	8006154 <_UG_PutChar+0x2a0>
         {
           if(b & 0x01 )                    // Foreground pixel detected
 8005fc0:	7f7b      	ldrb	r3, [r7, #29]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d033      	beq.n	8006032 <_UG_PutChar+0x17e>
           {
             if(driver)
 8005fca:	7dbb      	ldrb	r3, [r7, #22]
 8005fcc:	2b00      	cmp	r3, #0
 8005fce:	d01f      	beq.n	8006010 <_UG_PutChar+0x15c>
             {                              // Accelerated output
               if(bpixels && !trans)        // Draw accumulated background pixels, only if transparent mode disabled
 8005fd0:	8c3b      	ldrh	r3, [r7, #32]
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <_UG_PutChar+0x138>
 8005fd6:	7dfb      	ldrb	r3, [r7, #23]
 8005fd8:	2b00      	cmp	r3, #0
 8005fda:	d107      	bne.n	8005fec <_UG_PutChar+0x138>
               {
                 push_pixels(bpixels,bc);   // Drawing accumulated pixels removes a lot of overhead, drawing speed is at least 3x faster
 8005fdc:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8005fe0:	8c3a      	ldrh	r2, [r7, #32]
 8005fe2:	69bb      	ldr	r3, [r7, #24]
 8005fe4:	4610      	mov	r0, r2
 8005fe6:	4798      	blx	r3
                 bpixels=0;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	843b      	strh	r3, [r7, #32]
               }
               if(!fpixels && trans)        // Store first foreground pixel position for transparent drawing
 8005fec:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d10a      	bne.n	8006008 <_UG_PutChar+0x154>
 8005ff2:	7dfb      	ldrb	r3, [r7, #23]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d007      	beq.n	8006008 <_UG_PutChar+0x154>
               {
                 x0=x+c;
 8005ff8:	88ba      	ldrh	r2, [r7, #4]
 8005ffa:	8bfb      	ldrh	r3, [r7, #30]
 8005ffc:	4413      	add	r3, r2
 8005ffe:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                 y0=y+j;
 8006000:	887a      	ldrh	r2, [r7, #2]
 8006002:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006004:	4413      	add	r3, r2
 8006006:	85bb      	strh	r3, [r7, #44]	@ 0x2c
               }
               fpixels++;                   // Instead writing every pixel, count consecutive pixels, then send accumulated pixels in a single transaction
 8006008:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800600a:	3301      	adds	r3, #1
 800600c:	847b      	strh	r3, [r7, #34]	@ 0x22
 800600e:	e095      	b.n	800613c <_UG_PutChar+0x288>
             }
             else
             {                              // Not accelerated output
               gui->device->pset(x+c,y+j,fc);
 8006010:	4b3f      	ldr	r3, [pc, #252]	@ (8006110 <_UG_PutChar+0x25c>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	685b      	ldr	r3, [r3, #4]
 8006018:	88b9      	ldrh	r1, [r7, #4]
 800601a:	8bfa      	ldrh	r2, [r7, #30]
 800601c:	440a      	add	r2, r1
 800601e:	b292      	uxth	r2, r2
 8006020:	b210      	sxth	r0, r2
 8006022:	8879      	ldrh	r1, [r7, #2]
 8006024:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006026:	440a      	add	r2, r1
 8006028:	b292      	uxth	r2, r2
 800602a:	b211      	sxth	r1, r2
 800602c:	883a      	ldrh	r2, [r7, #0]
 800602e:	4798      	blx	r3
 8006030:	e084      	b.n	800613c <_UG_PutChar+0x288>
             }
           }
           else                             // Background pixel detected
           {
             if(driver)
 8006032:	7dbb      	ldrb	r3, [r7, #22]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d06d      	beq.n	8006114 <_UG_PutChar+0x260>
             {                              // Accelerated output
               if(fpixels)                  // Draw accumulated foreground pixels
 8006038:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800603a:	2b00      	cmp	r3, #0
 800603c:	d064      	beq.n	8006108 <_UG_PutChar+0x254>
               {
                 if(!trans)                 // In transparent mode, we don't need to address pixel areas, so just keep pushing pixels
 800603e:	7dfb      	ldrb	r3, [r7, #23]
 8006040:	2b00      	cmp	r3, #0
 8006042:	d15e      	bne.n	8006102 <_UG_PutChar+0x24e>
                 {
                   push_pixels(fpixels,fc);
 8006044:	8839      	ldrh	r1, [r7, #0]
 8006046:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8006048:	69bb      	ldr	r3, [r7, #24]
 800604a:	4610      	mov	r0, r2
 800604c:	4798      	blx	r3
                   fpixels=0;
 800604e:	2300      	movs	r3, #0
 8006050:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006052:	e059      	b.n	8006108 <_UG_PutChar+0x254>
                 }
                 else{                                // In transparent mode, drawing needs to be broken in smaller parts, avoiding the background areas
                   while(fpixels)
                   {
                     UG_U16 width = (x+actual_char_width)-x0;         // Detect available pixels in the current row from current x position
 8006054:	88ba      	ldrh	r2, [r7, #4]
 8006056:	8abb      	ldrh	r3, [r7, #20]
 8006058:	4413      	add	r3, r2
 800605a:	b29a      	uxth	r2, r3
 800605c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	81fb      	strh	r3, [r7, #14]
                     if(x0==x || fpixels<width)                       // If pixel draw count is lower than available pixels, or drawing at start of the row, drawn as-is
 8006062:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006064:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8006068:	429a      	cmp	r2, r3
 800606a:	d003      	beq.n	8006074 <_UG_PutChar+0x1c0>
 800606c:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800606e:	89fb      	ldrh	r3, [r7, #14]
 8006070:	429a      	cmp	r2, r3
 8006072:	d224      	bcs.n	80060be <_UG_PutChar+0x20a>
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 8006074:	4b26      	ldr	r3, [pc, #152]	@ (8006110 <_UG_PutChar+0x25c>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800607a:	461d      	mov	r5, r3
 800607c:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006080:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006084:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006086:	89fb      	ldrh	r3, [r7, #14]
 8006088:	4413      	add	r3, r2
 800608a:	b29b      	uxth	r3, r3
 800608c:	3b01      	subs	r3, #1
 800608e:	b29b      	uxth	r3, r3
 8006090:	b21c      	sxth	r4, r3
 8006092:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8006094:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006098:	fb92 f3f3 	sdiv	r3, r2, r3
 800609c:	b29a      	uxth	r2, r3
 800609e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80060a0:	4413      	add	r3, r2
 80060a2:	b29b      	uxth	r3, r3
 80060a4:	b21b      	sxth	r3, r3
 80060a6:	4622      	mov	r2, r4
 80060a8:	47a8      	blx	r5
 80060aa:	4603      	mov	r3, r0
 80060ac:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80060ae:	8839      	ldrh	r1, [r7, #0]
 80060b0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060b2:	69bb      	ldr	r3, [r7, #24]
 80060b4:	4610      	mov	r0, r2
 80060b6:	4798      	blx	r3
                       fpixels=0;
 80060b8:	2300      	movs	r3, #0
 80060ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 80060bc:	e021      	b.n	8006102 <_UG_PutChar+0x24e>
                     }
                     else                                             // If  pixel draw count is higher than available pixels, there's at least second line, drawn this row first
                     {
                       push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 80060be:	4b14      	ldr	r3, [pc, #80]	@ (8006110 <_UG_PutChar+0x25c>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80060c4:	461c      	mov	r4, r3
 80060c6:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80060ca:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 80060ce:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80060d0:	89fb      	ldrh	r3, [r7, #14]
 80060d2:	4413      	add	r3, r2
 80060d4:	b29b      	uxth	r3, r3
 80060d6:	3b01      	subs	r3, #1
 80060d8:	b29b      	uxth	r3, r3
 80060da:	b21a      	sxth	r2, r3
 80060dc:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 80060e0:	47a0      	blx	r4
 80060e2:	4603      	mov	r3, r0
 80060e4:	61bb      	str	r3, [r7, #24]
                       push_pixels(fpixels,fc);
 80060e6:	8839      	ldrh	r1, [r7, #0]
 80060e8:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060ea:	69bb      	ldr	r3, [r7, #24]
 80060ec:	4610      	mov	r0, r2
 80060ee:	4798      	blx	r3
                       fpixels -= width;
 80060f0:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80060f2:	89fb      	ldrh	r3, [r7, #14]
 80060f4:	1ad3      	subs	r3, r2, r3
 80060f6:	847b      	strh	r3, [r7, #34]	@ 0x22
                       x0=x;
 80060f8:	88bb      	ldrh	r3, [r7, #4]
 80060fa:	85fb      	strh	r3, [r7, #46]	@ 0x2e
                       y0++;
 80060fc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80060fe:	3301      	adds	r3, #1
 8006100:	85bb      	strh	r3, [r7, #44]	@ 0x2c
                   while(fpixels)
 8006102:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8006104:	2b00      	cmp	r3, #0
 8006106:	d1a5      	bne.n	8006054 <_UG_PutChar+0x1a0>
                     }
                   }
                 }
               }
               bpixels++;
 8006108:	8c3b      	ldrh	r3, [r7, #32]
 800610a:	3301      	adds	r3, #1
 800610c:	843b      	strh	r3, [r7, #32]
 800610e:	e015      	b.n	800613c <_UG_PutChar+0x288>
 8006110:	2001c4d0 	.word	0x2001c4d0
             }
             else if(!trans)                           // Not accelerated output
 8006114:	7dfb      	ldrb	r3, [r7, #23]
 8006116:	2b00      	cmp	r3, #0
 8006118:	d110      	bne.n	800613c <_UG_PutChar+0x288>
             {
               gui->device->pset(x+c,y+j,bc);
 800611a:	4b96      	ldr	r3, [pc, #600]	@ (8006374 <_UG_PutChar+0x4c0>)
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	685b      	ldr	r3, [r3, #4]
 8006122:	88b9      	ldrh	r1, [r7, #4]
 8006124:	8bfa      	ldrh	r2, [r7, #30]
 8006126:	440a      	add	r2, r1
 8006128:	b292      	uxth	r2, r2
 800612a:	b210      	sxth	r0, r2
 800612c:	8879      	ldrh	r1, [r7, #2]
 800612e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006130:	440a      	add	r2, r1
 8006132:	b292      	uxth	r2, r2
 8006134:	b211      	sxth	r1, r2
 8006136:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 800613a:	4798      	blx	r3
             }
           }
           b >>= 1;
 800613c:	7f7b      	ldrb	r3, [r7, #29]
 800613e:	085b      	lsrs	r3, r3, #1
 8006140:	777b      	strb	r3, [r7, #29]
           c++;
 8006142:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006146:	b29b      	uxth	r3, r3
 8006148:	3301      	adds	r3, #1
 800614a:	b29b      	uxth	r3, r3
 800614c:	83fb      	strh	r3, [r7, #30]
         for( k=0;(k<8) && c<actual_char_width; k++ )
 800614e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006150:	3301      	adds	r3, #1
 8006152:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006154:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006156:	2b07      	cmp	r3, #7
 8006158:	d806      	bhi.n	8006168 <_UG_PutChar+0x2b4>
 800615a:	f9b7 201e 	ldrsh.w	r2, [r7, #30]
 800615e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006162:	429a      	cmp	r2, r3
 8006164:	f6ff af2c 	blt.w	8005fc0 <_UG_PutChar+0x10c>
       for( i=0;i<bn;i++ )
 8006168:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800616a:	3301      	adds	r3, #1
 800616c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800616e:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006170:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006172:	429a      	cmp	r2, r3
 8006174:	f4ff af1c 	bcc.w	8005fb0 <_UG_PutChar+0xfc>
     for( j=0;j< gui->currentFont.char_height;j++ )
 8006178:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800617a:	3301      	adds	r3, #1
 800617c:	853b      	strh	r3, [r7, #40]	@ 0x28
 800617e:	4b7d      	ldr	r3, [pc, #500]	@ (8006374 <_UG_PutChar+0x4c0>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 8006186:	461a      	mov	r2, r3
 8006188:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800618a:	4293      	cmp	r3, r2
 800618c:	f4ff af0b 	bcc.w	8005fa6 <_UG_PutChar+0xf2>
        }
       }
     }
     if(driver){                                            // After finishing, ensure there're no remaining pixels left, make another pass
 8006190:	7dbb      	ldrb	r3, [r7, #22]
 8006192:	2b00      	cmp	r3, #0
 8006194:	f000 80e7 	beq.w	8006366 <_UG_PutChar+0x4b2>
       if(bpixels && !trans)
 8006198:	8c3b      	ldrh	r3, [r7, #32]
 800619a:	2b00      	cmp	r3, #0
 800619c:	d009      	beq.n	80061b2 <_UG_PutChar+0x2fe>
 800619e:	7dfb      	ldrb	r3, [r7, #23]
 80061a0:	2b00      	cmp	r3, #0
 80061a2:	d106      	bne.n	80061b2 <_UG_PutChar+0x2fe>
       {
         push_pixels(bpixels,bc);
 80061a4:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 80061a8:	8c3a      	ldrh	r2, [r7, #32]
 80061aa:	69bb      	ldr	r3, [r7, #24]
 80061ac:	4610      	mov	r0, r2
 80061ae:	4798      	blx	r3
 80061b0:	e0d9      	b.n	8006366 <_UG_PutChar+0x4b2>
       }
       else if(fpixels)
 80061b2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80061b4:	2b00      	cmp	r3, #0
 80061b6:	f000 80d6 	beq.w	8006366 <_UG_PutChar+0x4b2>
       {
         if(!trans)
 80061ba:	7dfb      	ldrb	r3, [r7, #23]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d15c      	bne.n	800627a <_UG_PutChar+0x3c6>
         {
           push_pixels(fpixels,fc);
 80061c0:	8839      	ldrh	r1, [r7, #0]
 80061c2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80061c4:	69bb      	ldr	r3, [r7, #24]
 80061c6:	4610      	mov	r0, r2
 80061c8:	4798      	blx	r3
 80061ca:	e0cc      	b.n	8006366 <_UG_PutChar+0x4b2>
         }
         else
         {
           while(fpixels)
           {
             UG_U16 width = (x+actual_char_width)-x0;
 80061cc:	88ba      	ldrh	r2, [r7, #4]
 80061ce:	8abb      	ldrh	r3, [r7, #20]
 80061d0:	4413      	add	r3, r2
 80061d2:	b29a      	uxth	r2, r3
 80061d4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80061d6:	1ad3      	subs	r3, r2, r3
 80061d8:	823b      	strh	r3, [r7, #16]
             if(x0==x || fpixels<width)
 80061da:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80061dc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80061e0:	429a      	cmp	r2, r3
 80061e2:	d003      	beq.n	80061ec <_UG_PutChar+0x338>
 80061e4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80061e6:	8a3b      	ldrh	r3, [r7, #16]
 80061e8:	429a      	cmp	r2, r3
 80061ea:	d224      	bcs.n	8006236 <_UG_PutChar+0x382>
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0+(fpixels/actual_char_width));
 80061ec:	4b61      	ldr	r3, [pc, #388]	@ (8006374 <_UG_PutChar+0x4c0>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80061f2:	461d      	mov	r5, r3
 80061f4:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 80061f8:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 80061fc:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80061fe:	8a3b      	ldrh	r3, [r7, #16]
 8006200:	4413      	add	r3, r2
 8006202:	b29b      	uxth	r3, r3
 8006204:	3b01      	subs	r3, #1
 8006206:	b29b      	uxth	r3, r3
 8006208:	b21c      	sxth	r4, r3
 800620a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800620c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006210:	fb92 f3f3 	sdiv	r3, r2, r3
 8006214:	b29a      	uxth	r2, r3
 8006216:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006218:	4413      	add	r3, r2
 800621a:	b29b      	uxth	r3, r3
 800621c:	b21b      	sxth	r3, r3
 800621e:	4622      	mov	r2, r4
 8006220:	47a8      	blx	r5
 8006222:	4603      	mov	r3, r0
 8006224:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 8006226:	8839      	ldrh	r1, [r7, #0]
 8006228:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800622a:	69bb      	ldr	r3, [r7, #24]
 800622c:	4610      	mov	r0, r2
 800622e:	4798      	blx	r3
               fpixels=0;
 8006230:	2300      	movs	r3, #0
 8006232:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006234:	e021      	b.n	800627a <_UG_PutChar+0x3c6>
             }
             else
             {
               push_pixels = ((void*(*)(UG_S16, UG_S16, UG_S16, UG_S16))gui->driver[DRIVER_FILL_AREA].driver)(x0,y0,x0+width-1,y0);
 8006236:	4b4f      	ldr	r3, [pc, #316]	@ (8006374 <_UG_PutChar+0x4c0>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800623c:	461c      	mov	r4, r3
 800623e:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006242:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006246:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006248:	8a3b      	ldrh	r3, [r7, #16]
 800624a:	4413      	add	r3, r2
 800624c:	b29b      	uxth	r3, r3
 800624e:	3b01      	subs	r3, #1
 8006250:	b29b      	uxth	r3, r3
 8006252:	b21a      	sxth	r2, r3
 8006254:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8006258:	47a0      	blx	r4
 800625a:	4603      	mov	r3, r0
 800625c:	61bb      	str	r3, [r7, #24]
               push_pixels(fpixels,fc);
 800625e:	8839      	ldrh	r1, [r7, #0]
 8006260:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8006262:	69bb      	ldr	r3, [r7, #24]
 8006264:	4610      	mov	r0, r2
 8006266:	4798      	blx	r3
               fpixels -= width;
 8006268:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800626a:	8a3b      	ldrh	r3, [r7, #16]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	847b      	strh	r3, [r7, #34]	@ 0x22
               x0=x;
 8006270:	88bb      	ldrh	r3, [r7, #4]
 8006272:	85fb      	strh	r3, [r7, #46]	@ 0x2e
               y0++;
 8006274:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006276:	3301      	adds	r3, #1
 8006278:	85bb      	strh	r3, [r7, #44]	@ 0x2c
           while(fpixels)
 800627a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800627c:	2b00      	cmp	r3, #0
 800627e:	d1a5      	bne.n	80061cc <_UG_PutChar+0x318>
 8006280:	e071      	b.n	8006366 <_UG_PutChar+0x4b2>
         }
       }
     }
   }
   #if defined(UGUI_USE_COLOR_RGB888) || defined(UGUI_USE_COLOR_RGB565)
   else if ( gui->currentFont.font_type == FONT_TYPE_8BPP)
 8006282:	4b3c      	ldr	r3, [pc, #240]	@ (8006374 <_UG_PutChar+0x4c0>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800628a:	2b01      	cmp	r3, #1
 800628c:	d16b      	bne.n	8006366 <_UG_PutChar+0x4b2>
   {
     for( j=0;j< gui->currentFont.char_height;j++ )
 800628e:	2300      	movs	r3, #0
 8006290:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006292:	e060      	b.n	8006356 <_UG_PutChar+0x4a2>
     {
       for( i=0;i<actual_char_width;i++ )
 8006294:	2300      	movs	r3, #0
 8006296:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006298:	e04a      	b.n	8006330 <_UG_PutChar+0x47c>
       {
         b = *data++;
 800629a:	68bb      	ldr	r3, [r7, #8]
 800629c:	1c5a      	adds	r2, r3, #1
 800629e:	60ba      	str	r2, [r7, #8]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	777b      	strb	r3, [r7, #29]
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80062a4:	883b      	ldrh	r3, [r7, #0]
 80062a6:	b2db      	uxtb	r3, r3
 80062a8:	7f7a      	ldrb	r2, [r7, #29]
 80062aa:	fb03 f202 	mul.w	r2, r3, r2
 80062ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80062b2:	b2db      	uxtb	r3, r3
 80062b4:	7f79      	ldrb	r1, [r7, #29]
 80062b6:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 80062ba:	fb01 f303 	mul.w	r3, r1, r3
 80062be:	4413      	add	r3, r2
 80062c0:	121b      	asrs	r3, r3, #8
 80062c2:	b21b      	sxth	r3, r3
 80062c4:	b2db      	uxtb	r3, r3
 80062c6:	b21a      	sxth	r2, r3
                 ((((fc & 0xFF00) * b + (bc & 0xFF00) * (256 - b)) >> 8)  & 0xFF00) |     //Green component
 80062c8:	883b      	ldrh	r3, [r7, #0]
 80062ca:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80062ce:	7f79      	ldrb	r1, [r7, #29]
 80062d0:	fb03 f101 	mul.w	r1, r3, r1
 80062d4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80062d8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 80062dc:	7f78      	ldrb	r0, [r7, #29]
 80062de:	f5c0 7080 	rsb	r0, r0, #256	@ 0x100
 80062e2:	fb00 f303 	mul.w	r3, r0, r3
 80062e6:	440b      	add	r3, r1
 80062e8:	121b      	asrs	r3, r3, #8
 80062ea:	b21b      	sxth	r3, r3
 80062ec:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80062f0:	b21b      	sxth	r3, r3
         color = ((((fc & 0xFF) * b + (bc & 0xFF) * (256 - b)) >> 8) & 0xFF) |            //Blue component
 80062f2:	4313      	orrs	r3, r2
 80062f4:	b21b      	sxth	r3, r3
 80062f6:	827b      	strh	r3, [r7, #18]
                 ((((fc & 0xFF0000) * b + (bc & 0xFF0000) * (256 - b)) >> 8) & 0xFF0000); //Red component
         if(driver)
 80062f8:	7dbb      	ldrb	r3, [r7, #22]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d005      	beq.n	800630a <_UG_PutChar+0x456>
         {
           push_pixels(1,color);                                                          // Accelerated output
 80062fe:	8a7a      	ldrh	r2, [r7, #18]
 8006300:	69bb      	ldr	r3, [r7, #24]
 8006302:	4611      	mov	r1, r2
 8006304:	2001      	movs	r0, #1
 8006306:	4798      	blx	r3
 8006308:	e00f      	b.n	800632a <_UG_PutChar+0x476>
         }
         else
         {
           gui->device->pset(x+i,y+j,color);                                                // Not accelerated output
 800630a:	4b1a      	ldr	r3, [pc, #104]	@ (8006374 <_UG_PutChar+0x4c0>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	685b      	ldr	r3, [r3, #4]
 8006312:	88b9      	ldrh	r1, [r7, #4]
 8006314:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006316:	440a      	add	r2, r1
 8006318:	b292      	uxth	r2, r2
 800631a:	b210      	sxth	r0, r2
 800631c:	8879      	ldrh	r1, [r7, #2]
 800631e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 8006320:	440a      	add	r2, r1
 8006322:	b292      	uxth	r2, r2
 8006324:	b211      	sxth	r1, r2
 8006326:	8a7a      	ldrh	r2, [r7, #18]
 8006328:	4798      	blx	r3
       for( i=0;i<actual_char_width;i++ )
 800632a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800632c:	3301      	adds	r3, #1
 800632e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006330:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 8006332:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8006336:	429a      	cmp	r2, r3
 8006338:	dbaf      	blt.n	800629a <_UG_PutChar+0x3e6>
         }
       }
       data +=  gui->currentFont.char_width - actual_char_width;
 800633a:	68bb      	ldr	r3, [r7, #8]
 800633c:	4a0d      	ldr	r2, [pc, #52]	@ (8006374 <_UG_PutChar+0x4c0>)
 800633e:	6812      	ldr	r2, [r2, #0]
 8006340:	f892 202e 	ldrb.w	r2, [r2, #46]	@ 0x2e
 8006344:	4611      	mov	r1, r2
 8006346:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800634a:	1a8a      	subs	r2, r1, r2
 800634c:	4413      	add	r3, r2
 800634e:	60bb      	str	r3, [r7, #8]
     for( j=0;j< gui->currentFont.char_height;j++ )
 8006350:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006352:	3301      	adds	r3, #1
 8006354:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006356:	4b07      	ldr	r3, [pc, #28]	@ (8006374 <_UG_PutChar+0x4c0>)
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800635e:	461a      	mov	r2, r3
 8006360:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006362:	4293      	cmp	r3, r2
 8006364:	d396      	bcc.n	8006294 <_UG_PutChar+0x3e0>
     }
   }
   #endif
   return (actual_char_width);
 8006366:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3730      	adds	r7, #48	@ 0x30
 800636e:	46bd      	mov	sp, r7
 8006370:	bdb0      	pop	{r4, r5, r7, pc}
 8006372:	bf00      	nop
 8006374:	2001c4d0 	.word	0x2001c4d0

08006378 <_UG_ProcessTouchData>:

#ifdef UGUI_USE_TOUCH
static void _UG_ProcessTouchData( UG_WINDOW* wnd )
{
 8006378:	b480      	push	{r7}
 800637a:	b089      	sub	sp, #36	@ 0x24
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
   UG_OBJECT* obj;
   UG_U8 objstate;
   UG_U8 objtouch;
   UG_U8 tchstate;

   xp = gui->touch.xp;
 8006380:	4b57      	ldr	r3, [pc, #348]	@ (80064e0 <_UG_ProcessTouchData+0x168>)
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	88db      	ldrh	r3, [r3, #6]
 8006386:	837b      	strh	r3, [r7, #26]
   yp = gui->touch.yp;
 8006388:	4b55      	ldr	r3, [pc, #340]	@ (80064e0 <_UG_ProcessTouchData+0x168>)
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	891b      	ldrh	r3, [r3, #8]
 800638e:	833b      	strh	r3, [r7, #24]
   tchstate = gui->touch.state;
 8006390:	4b53      	ldr	r3, [pc, #332]	@ (80064e0 <_UG_ProcessTouchData+0x168>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	791b      	ldrb	r3, [r3, #4]
 8006396:	75fb      	strb	r3, [r7, #23]

   objcnt = wnd->objcnt;
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	781b      	ldrb	r3, [r3, #0]
 800639c:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 800639e:	2300      	movs	r3, #0
 80063a0:	83fb      	strh	r3, [r7, #30]
 80063a2:	e090      	b.n	80064c6 <_UG_ProcessTouchData+0x14e>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685a      	ldr	r2, [r3, #4]
 80063a8:	8bfb      	ldrh	r3, [r7, #30]
 80063aa:	015b      	lsls	r3, r3, #5
 80063ac:	4413      	add	r3, r2
 80063ae:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80063b0:	693b      	ldr	r3, [r7, #16]
 80063b2:	781b      	ldrb	r3, [r3, #0]
 80063b4:	73fb      	strb	r3, [r7, #15]
      objtouch = obj->touch_state;
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	785b      	ldrb	r3, [r3, #1]
 80063ba:	777b      	strb	r3, [r7, #29]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) && (objstate & OBJ_STATE_VISIBLE) && !(objstate & OBJ_STATE_REDRAW))
 80063bc:	7bfb      	ldrb	r3, [r7, #15]
 80063be:	f003 0301 	and.w	r3, r3, #1
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d179      	bne.n	80064ba <_UG_ProcessTouchData+0x142>
 80063c6:	7bfb      	ldrb	r3, [r7, #15]
 80063c8:	f003 0302 	and.w	r3, r3, #2
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d074      	beq.n	80064ba <_UG_ProcessTouchData+0x142>
 80063d0:	7bfb      	ldrb	r3, [r7, #15]
 80063d2:	f003 0308 	and.w	r3, r3, #8
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d06f      	beq.n	80064ba <_UG_ProcessTouchData+0x142>
 80063da:	7bfb      	ldrb	r3, [r7, #15]
 80063dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d16a      	bne.n	80064ba <_UG_ProcessTouchData+0x142>
      {
         /* Process touch data */
         if ( (tchstate) && xp != -1 )
 80063e4:	7dfb      	ldrb	r3, [r7, #23]
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d047      	beq.n	800647a <_UG_ProcessTouchData+0x102>
 80063ea:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80063ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80063f2:	d042      	beq.n	800647a <_UG_ProcessTouchData+0x102>
         {
            if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 80063f4:	7f7b      	ldrb	r3, [r7, #29]
 80063f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d107      	bne.n	800640e <_UG_ProcessTouchData+0x96>
            {
               objtouch |= OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_CHANGED;
 80063fe:	7f7b      	ldrb	r3, [r7, #29]
 8006400:	f043 0305 	orr.w	r3, r3, #5
 8006404:	777b      	strb	r3, [r7, #29]
               objtouch &= ~(OBJ_TOUCH_STATE_RELEASED_ON_OBJECT | OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT);
 8006406:	7f7b      	ldrb	r3, [r7, #29]
 8006408:	f023 0318 	bic.w	r3, r3, #24
 800640c:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 800640e:	7f7b      	ldrb	r3, [r7, #29]
 8006410:	f023 0320 	bic.w	r3, r3, #32
 8006414:	777b      	strb	r3, [r7, #29]
            if ( xp >= obj->a_abs.xs )
 8006416:	693b      	ldr	r3, [r7, #16]
 8006418:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800641c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8006420:	429a      	cmp	r2, r3
 8006422:	db25      	blt.n	8006470 <_UG_ProcessTouchData+0xf8>
            {
               if ( xp <= obj->a_abs.xe )
 8006424:	693b      	ldr	r3, [r7, #16]
 8006426:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800642a:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 800642e:	429a      	cmp	r2, r3
 8006430:	dc1e      	bgt.n	8006470 <_UG_ProcessTouchData+0xf8>
               {
                  if ( yp >= obj->a_abs.ys )
 8006432:	693b      	ldr	r3, [r7, #16]
 8006434:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8006438:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800643c:	429a      	cmp	r2, r3
 800643e:	db17      	blt.n	8006470 <_UG_ProcessTouchData+0xf8>
                  {
                     if ( yp <= obj->a_abs.ye )
 8006440:	693b      	ldr	r3, [r7, #16]
 8006442:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006446:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 800644a:	429a      	cmp	r2, r3
 800644c:	dc10      	bgt.n	8006470 <_UG_ProcessTouchData+0xf8>
                     {
                        objtouch |= OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT;
 800644e:	7f7b      	ldrb	r3, [r7, #29]
 8006450:	f043 0320 	orr.w	r3, r3, #32
 8006454:	777b      	strb	r3, [r7, #29]
                        if ( !(objtouch & OBJ_TOUCH_STATE_IS_PRESSED) )
 8006456:	7f7b      	ldrb	r3, [r7, #29]
 8006458:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800645c:	2b00      	cmp	r3, #0
 800645e:	d107      	bne.n	8006470 <_UG_ProcessTouchData+0xf8>
                        {
                           objtouch &= ~OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT;
 8006460:	7f7b      	ldrb	r3, [r7, #29]
 8006462:	f023 0304 	bic.w	r3, r3, #4
 8006466:	777b      	strb	r3, [r7, #29]
                           objtouch |= OBJ_TOUCH_STATE_PRESSED_ON_OBJECT;
 8006468:	7f7b      	ldrb	r3, [r7, #29]
 800646a:	f043 0302 	orr.w	r3, r3, #2
 800646e:	777b      	strb	r3, [r7, #29]
                        }
                     }
                  }
               }
            }
            objtouch |= OBJ_TOUCH_STATE_IS_PRESSED;
 8006470:	7f7b      	ldrb	r3, [r7, #29]
 8006472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006476:	777b      	strb	r3, [r7, #29]
 8006478:	e01f      	b.n	80064ba <_UG_ProcessTouchData+0x142>
         }
         else if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 800647a:	7f7b      	ldrb	r3, [r7, #29]
 800647c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006480:	2b00      	cmp	r3, #0
 8006482:	d01a      	beq.n	80064ba <_UG_ProcessTouchData+0x142>
         {
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED_ON_OBJECT )
 8006484:	7f7b      	ldrb	r3, [r7, #29]
 8006486:	f003 0320 	and.w	r3, r3, #32
 800648a:	2b00      	cmp	r3, #0
 800648c:	d004      	beq.n	8006498 <_UG_ProcessTouchData+0x120>
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_ON_OBJECT;
 800648e:	7f7b      	ldrb	r3, [r7, #29]
 8006490:	f043 0308 	orr.w	r3, r3, #8
 8006494:	777b      	strb	r3, [r7, #29]
 8006496:	e003      	b.n	80064a0 <_UG_ProcessTouchData+0x128>
            }
            else
            {
               objtouch |= OBJ_TOUCH_STATE_RELEASED_OUTSIDE_OBJECT;
 8006498:	7f7b      	ldrb	r3, [r7, #29]
 800649a:	f043 0310 	orr.w	r3, r3, #16
 800649e:	777b      	strb	r3, [r7, #29]
            }
            if ( objtouch & OBJ_TOUCH_STATE_IS_PRESSED )
 80064a0:	7f7b      	ldrb	r3, [r7, #29]
 80064a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d003      	beq.n	80064b2 <_UG_ProcessTouchData+0x13a>
            {
               objtouch |= OBJ_TOUCH_STATE_CHANGED;
 80064aa:	7f7b      	ldrb	r3, [r7, #29]
 80064ac:	f043 0301 	orr.w	r3, r3, #1
 80064b0:	777b      	strb	r3, [r7, #29]
            }
            objtouch &= ~(OBJ_TOUCH_STATE_PRESSED_OUTSIDE_OBJECT | OBJ_TOUCH_STATE_PRESSED_ON_OBJECT | OBJ_TOUCH_STATE_IS_PRESSED);
 80064b2:	7f7b      	ldrb	r3, [r7, #29]
 80064b4:	f023 0346 	bic.w	r3, r3, #70	@ 0x46
 80064b8:	777b      	strb	r3, [r7, #29]
         }
      }
      obj->touch_state = objtouch;
 80064ba:	693b      	ldr	r3, [r7, #16]
 80064bc:	7f7a      	ldrb	r2, [r7, #29]
 80064be:	705a      	strb	r2, [r3, #1]
   for(i=0; i<objcnt; i++)
 80064c0:	8bfb      	ldrh	r3, [r7, #30]
 80064c2:	3301      	adds	r3, #1
 80064c4:	83fb      	strh	r3, [r7, #30]
 80064c6:	8bfa      	ldrh	r2, [r7, #30]
 80064c8:	8abb      	ldrh	r3, [r7, #20]
 80064ca:	429a      	cmp	r2, r3
 80064cc:	f4ff af6a 	bcc.w	80063a4 <_UG_ProcessTouchData+0x2c>
   }
}
 80064d0:	bf00      	nop
 80064d2:	bf00      	nop
 80064d4:	3724      	adds	r7, #36	@ 0x24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064dc:	4770      	bx	lr
 80064de:	bf00      	nop
 80064e0:	2001c4d0 	.word	0x2001c4d0

080064e4 <_UG_UpdateObjects>:
#endif

static void _UG_UpdateObjects( UG_WINDOW* wnd )
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b086      	sub	sp, #24
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
   #ifdef UGUI_USE_TOUCH
   UG_U8 objtouch;
   #endif

   /* Check each object, if it needs to be updated? */
   objcnt = wnd->objcnt;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	781b      	ldrb	r3, [r3, #0]
 80064f0:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	82fb      	strh	r3, [r7, #22]
 80064f6:	e035      	b.n	8006564 <_UG_UpdateObjects+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	685a      	ldr	r2, [r3, #4]
 80064fc:	8afb      	ldrh	r3, [r7, #22]
 80064fe:	015b      	lsls	r3, r3, #5
 8006500:	4413      	add	r3, r2
 8006502:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 8006504:	693b      	ldr	r3, [r7, #16]
 8006506:	781b      	ldrb	r3, [r3, #0]
 8006508:	73fb      	strb	r3, [r7, #15]
      #ifdef UGUI_USE_TOUCH
      objtouch = obj->touch_state;
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	785b      	ldrb	r3, [r3, #1]
 800650e:	73bb      	strb	r3, [r7, #14]
      #endif
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f003 0301 	and.w	r3, r3, #1
 8006516:	2b00      	cmp	r3, #0
 8006518:	d121      	bne.n	800655e <_UG_UpdateObjects+0x7a>
 800651a:	7bfb      	ldrb	r3, [r7, #15]
 800651c:	f003 0302 	and.w	r3, r3, #2
 8006520:	2b00      	cmp	r3, #0
 8006522:	d01c      	beq.n	800655e <_UG_UpdateObjects+0x7a>
      {
         if ( objstate & OBJ_STATE_UPDATE )
 8006524:	7bfb      	ldrb	r3, [r7, #15]
 8006526:	f003 0320 	and.w	r3, r3, #32
 800652a:	2b00      	cmp	r3, #0
 800652c:	d004      	beq.n	8006538 <_UG_UpdateObjects+0x54>
         {
            obj->update(wnd,obj);
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	6939      	ldr	r1, [r7, #16]
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	4798      	blx	r3
         }
         #ifdef UGUI_USE_TOUCH
         if ( (objstate & OBJ_STATE_VISIBLE) && (objstate & OBJ_STATE_TOUCH_ENABLE) )
 8006538:	7bfb      	ldrb	r3, [r7, #15]
 800653a:	f003 0308 	and.w	r3, r3, #8
 800653e:	2b00      	cmp	r3, #0
 8006540:	d00d      	beq.n	800655e <_UG_UpdateObjects+0x7a>
 8006542:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006546:	2b00      	cmp	r3, #0
 8006548:	da09      	bge.n	800655e <_UG_UpdateObjects+0x7a>
         {
            if ( (objtouch & (OBJ_TOUCH_STATE_CHANGED | OBJ_TOUCH_STATE_IS_PRESSED)) )
 800654a:	7bbb      	ldrb	r3, [r7, #14]
 800654c:	f003 0341 	and.w	r3, r3, #65	@ 0x41
 8006550:	2b00      	cmp	r3, #0
 8006552:	d004      	beq.n	800655e <_UG_UpdateObjects+0x7a>
            {
               obj->update(wnd,obj);
 8006554:	693b      	ldr	r3, [r7, #16]
 8006556:	685b      	ldr	r3, [r3, #4]
 8006558:	6939      	ldr	r1, [r7, #16]
 800655a:	6878      	ldr	r0, [r7, #4]
 800655c:	4798      	blx	r3
   for(i=0; i<objcnt; i++)
 800655e:	8afb      	ldrh	r3, [r7, #22]
 8006560:	3301      	adds	r3, #1
 8006562:	82fb      	strh	r3, [r7, #22]
 8006564:	8afa      	ldrh	r2, [r7, #22]
 8006566:	8abb      	ldrh	r3, [r7, #20]
 8006568:	429a      	cmp	r2, r3
 800656a:	d3c5      	bcc.n	80064f8 <_UG_UpdateObjects+0x14>
            }
         }
         #endif
      }
   }
}
 800656c:	bf00      	nop
 800656e:	bf00      	nop
 8006570:	3718      	adds	r7, #24
 8006572:	46bd      	mov	sp, r7
 8006574:	bd80      	pop	{r7, pc}
	...

08006578 <_UG_HandleEvents>:

static void _UG_HandleEvents( UG_WINDOW* wnd )
{
 8006578:	b580      	push	{r7, lr}
 800657a:	b086      	sub	sp, #24
 800657c:	af00      	add	r7, sp, #0
 800657e:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_U8 objstate;
   static UG_MESSAGE msg;
   msg.src = NULL;
 8006580:	4b22      	ldr	r3, [pc, #136]	@ (800660c <_UG_HandleEvents+0x94>)
 8006582:	2200      	movs	r2, #0
 8006584:	605a      	str	r2, [r3, #4]

   /* Handle window-related events */
   //ToDo

   /* Handle object-related events */
   msg.type = MSG_TYPE_OBJECT;
 8006586:	4b21      	ldr	r3, [pc, #132]	@ (800660c <_UG_HandleEvents+0x94>)
 8006588:	2202      	movs	r2, #2
 800658a:	701a      	strb	r2, [r3, #0]
   objcnt = wnd->objcnt;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	781b      	ldrb	r3, [r3, #0]
 8006590:	82bb      	strh	r3, [r7, #20]
   for(i=0; i<objcnt; i++)
 8006592:	2300      	movs	r3, #0
 8006594:	82fb      	strh	r3, [r7, #22]
 8006596:	e02f      	b.n	80065f8 <_UG_HandleEvents+0x80>
   {
      obj = (UG_OBJECT*)&wnd->objlst[i];
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	685a      	ldr	r2, [r3, #4]
 800659c:	8afb      	ldrh	r3, [r7, #22]
 800659e:	015b      	lsls	r3, r3, #5
 80065a0:	4413      	add	r3, r2
 80065a2:	613b      	str	r3, [r7, #16]
      objstate = obj->state;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	781b      	ldrb	r3, [r3, #0]
 80065a8:	73fb      	strb	r3, [r7, #15]
      if ( !(objstate & OBJ_STATE_FREE) && (objstate & OBJ_STATE_VALID) )
 80065aa:	7bfb      	ldrb	r3, [r7, #15]
 80065ac:	f003 0301 	and.w	r3, r3, #1
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d11e      	bne.n	80065f2 <_UG_HandleEvents+0x7a>
 80065b4:	7bfb      	ldrb	r3, [r7, #15]
 80065b6:	f003 0302 	and.w	r3, r3, #2
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d019      	beq.n	80065f2 <_UG_HandleEvents+0x7a>
      {
         if ( obj->event != OBJ_EVENT_NONE )
 80065be:	693b      	ldr	r3, [r7, #16]
 80065c0:	7e9b      	ldrb	r3, [r3, #26]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d015      	beq.n	80065f2 <_UG_HandleEvents+0x7a>
         {
            msg.src = obj;
 80065c6:	4a11      	ldr	r2, [pc, #68]	@ (800660c <_UG_HandleEvents+0x94>)
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	6053      	str	r3, [r2, #4]
            msg.id = obj->type;
 80065cc:	693b      	ldr	r3, [r7, #16]
 80065ce:	7e1a      	ldrb	r2, [r3, #24]
 80065d0:	4b0e      	ldr	r3, [pc, #56]	@ (800660c <_UG_HandleEvents+0x94>)
 80065d2:	705a      	strb	r2, [r3, #1]
            msg.sub_id = obj->id;
 80065d4:	693b      	ldr	r3, [r7, #16]
 80065d6:	7e5a      	ldrb	r2, [r3, #25]
 80065d8:	4b0c      	ldr	r3, [pc, #48]	@ (800660c <_UG_HandleEvents+0x94>)
 80065da:	709a      	strb	r2, [r3, #2]
            msg.event = obj->event;
 80065dc:	693b      	ldr	r3, [r7, #16]
 80065de:	7e9a      	ldrb	r2, [r3, #26]
 80065e0:	4b0a      	ldr	r3, [pc, #40]	@ (800660c <_UG_HandleEvents+0x94>)
 80065e2:	70da      	strb	r2, [r3, #3]

            wnd->cb( &msg );
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065e8:	4808      	ldr	r0, [pc, #32]	@ (800660c <_UG_HandleEvents+0x94>)
 80065ea:	4798      	blx	r3

            obj->event = OBJ_EVENT_NONE;
 80065ec:	693b      	ldr	r3, [r7, #16]
 80065ee:	2200      	movs	r2, #0
 80065f0:	769a      	strb	r2, [r3, #26]
   for(i=0; i<objcnt; i++)
 80065f2:	8afb      	ldrh	r3, [r7, #22]
 80065f4:	3301      	adds	r3, #1
 80065f6:	82fb      	strh	r3, [r7, #22]
 80065f8:	8afa      	ldrh	r2, [r7, #22]
 80065fa:	8abb      	ldrh	r3, [r7, #20]
 80065fc:	429a      	cmp	r2, r3
 80065fe:	d3cb      	bcc.n	8006598 <_UG_HandleEvents+0x20>
         }
      }
   }
}
 8006600:	bf00      	nop
 8006602:	bf00      	nop
 8006604:	3718      	adds	r7, #24
 8006606:	46bd      	mov	sp, r7
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	2001c4e4 	.word	0x2001c4e4

08006610 <_UG_PutText>:
/* -------------------------------------------------------------------------------- */
/* -- INTERNAL API FUNCTIONS                                                         -- */
/* -------------------------------------------------------------------------------- */

void _UG_PutText(UG_TEXT* txt)
{
 8006610:	b590      	push	{r4, r7, lr}
 8006612:	b08f      	sub	sp, #60	@ 0x3c
 8006614:	af02      	add	r7, sp, #8
 8006616:	6078      	str	r0, [r7, #4]
   if(!txt->font || !txt->str){
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 812c 	beq.w	800687a <_UG_PutText+0x26a>
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 8127 	beq.w	800687a <_UG_PutText+0x26a>
     return;
   }

   UG_S16 ye=txt->a.ye;
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	89db      	ldrh	r3, [r3, #14]
 8006630:	847b      	strh	r3, [r7, #34]	@ 0x22
   UG_S16 ys=txt->a.ys;
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	895b      	ldrh	r3, [r3, #10]
 8006636:	843b      	strh	r3, [r7, #32]
   UG_S16 char_height=UG_GetFontHeight(txt->font);
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	685b      	ldr	r3, [r3, #4]
 800663c:	3302      	adds	r3, #2
 800663e:	781b      	ldrb	r3, [r3, #0]
 8006640:	83fb      	strh	r3, [r7, #30]

   if ( (ye - ys) < char_height ){
 8006642:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 8006646:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 800664a:	1ad2      	subs	r2, r2, r3
 800664c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8006650:	429a      	cmp	r2, r3
 8006652:	f2c0 8114 	blt.w	800687e <_UG_PutText+0x26e>
     return;
   }

   UG_U16 sl,rc,wl;
   UG_S16 xp,yp;
   UG_S16 xs=txt->a.xs;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	891b      	ldrh	r3, [r3, #8]
 800665a:	83bb      	strh	r3, [r7, #28]
   UG_S16 xe=txt->a.xe;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	899b      	ldrh	r3, [r3, #12]
 8006660:	837b      	strh	r3, [r7, #26]
   UG_U8  align=txt->align;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	7d1b      	ldrb	r3, [r3, #20]
 8006666:	767b      	strb	r3, [r7, #25]
   UG_S16 char_h_space=txt->h_space;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	8adb      	ldrh	r3, [r3, #22]
 800666c:	82fb      	strh	r3, [r7, #22]
   UG_S16 char_v_space=txt->v_space;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	8b1b      	ldrh	r3, [r3, #24]
 8006672:	82bb      	strh	r3, [r7, #20]
   UG_S16 w;
   UG_CHAR chr;
   char* str = txt->str;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	60fb      	str	r3, [r7, #12]
   char* c = str;
 800667a:	68fb      	ldr	r3, [r7, #12]
 800667c:	60bb      	str	r3, [r7, #8]

   _UG_FontSelect(txt->font);
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	4618      	mov	r0, r3
 8006684:	f7ff fb94 	bl	8005db0 <_UG_FontSelect>

   rc=1;
 8006688:	2301      	movs	r3, #1
 800668a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
   c=str;
 800668c:	68fb      	ldr	r3, [r7, #12]
 800668e:	60bb      	str	r3, [r7, #8]

   while (1)
   {
     #ifdef UGUI_USE_UTF8
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006690:	4b80      	ldr	r3, [pc, #512]	@ (8006894 <_UG_PutText+0x284>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006698:	2b00      	cmp	r3, #0
 800669a:	d107      	bne.n	80066ac <_UG_PutText+0x9c>
       chr = _UG_DecodeUTF8(&c);
 800669c:	f107 0308 	add.w	r3, r7, #8
 80066a0:	4618      	mov	r0, r3
 80066a2:	f7ff f9c1 	bl	8005a28 <_UG_DecodeUTF8>
 80066a6:	4603      	mov	r3, r0
 80066a8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80066aa:	e004      	b.n	80066b6 <_UG_PutText+0xa6>
     }
     else{
       chr = *c++;
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	1c5a      	adds	r2, r3, #1
 80066b0:	60ba      	str	r2, [r7, #8]
 80066b2:	781b      	ldrb	r3, [r3, #0]
 80066b4:	84bb      	strh	r3, [r7, #36]	@ 0x24
     }
     #else
     chr = *c++;
     #endif
     if(!chr) break;
 80066b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066b8:	2b00      	cmp	r3, #0
 80066ba:	d006      	beq.n	80066ca <_UG_PutText+0xba>
     if ( chr == '\n' ) rc++;
 80066bc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80066be:	2b0a      	cmp	r3, #10
 80066c0:	d1e6      	bne.n	8006690 <_UG_PutText+0x80>
 80066c2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80066c4:	3301      	adds	r3, #1
 80066c6:	85bb      	strh	r3, [r7, #44]	@ 0x2c
     if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80066c8:	e7e2      	b.n	8006690 <_UG_PutText+0x80>
     if(!chr) break;
 80066ca:	bf00      	nop
   }

   yp = 0;
 80066cc:	2300      	movs	r3, #0
 80066ce:	84fb      	strh	r3, [r7, #38]	@ 0x26
   if ( align & (ALIGN_V_CENTER | ALIGN_V_BOTTOM) )
 80066d0:	7e7b      	ldrb	r3, [r7, #25]
 80066d2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d01f      	beq.n	800671a <_UG_PutText+0x10a>
   {
      yp = ye - ys + 1;
 80066da:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80066dc:	8c3b      	ldrh	r3, [r7, #32]
 80066de:	1ad3      	subs	r3, r2, r3
 80066e0:	b29b      	uxth	r3, r3
 80066e2:	3301      	adds	r3, #1
 80066e4:	b29b      	uxth	r3, r3
 80066e6:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_height*rc;
 80066e8:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80066ea:	8bfb      	ldrh	r3, [r7, #30]
 80066ec:	8db9      	ldrh	r1, [r7, #44]	@ 0x2c
 80066ee:	fb11 f303 	smulbb	r3, r1, r3
 80066f2:	b29b      	uxth	r3, r3
 80066f4:	1ad3      	subs	r3, r2, r3
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	84fb      	strh	r3, [r7, #38]	@ 0x26
      yp -= char_v_space*(rc-1);
 80066fa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80066fc:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80066fe:	3b01      	subs	r3, #1
 8006700:	b299      	uxth	r1, r3
 8006702:	8abb      	ldrh	r3, [r7, #20]
 8006704:	fb11 f303 	smulbb	r3, r1, r3
 8006708:	b29b      	uxth	r3, r3
 800670a:	1ad3      	subs	r3, r2, r3
 800670c:	b29b      	uxth	r3, r3
 800670e:	84fb      	strh	r3, [r7, #38]	@ 0x26
      if ( yp < 0 ){
 8006710:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006714:	2b00      	cmp	r3, #0
 8006716:	f2c0 80b4 	blt.w	8006882 <_UG_PutText+0x272>
        return;
      }
   }
   if ( align & ALIGN_V_CENTER ) yp >>= 1;
 800671a:	7e7b      	ldrb	r3, [r7, #25]
 800671c:	f003 0310 	and.w	r3, r3, #16
 8006720:	2b00      	cmp	r3, #0
 8006722:	d003      	beq.n	800672c <_UG_PutText+0x11c>
 8006724:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8006728:	105b      	asrs	r3, r3, #1
 800672a:	84fb      	strh	r3, [r7, #38]	@ 0x26
   yp += ys;
 800672c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800672e:	8c3b      	ldrh	r3, [r7, #32]
 8006730:	4413      	add	r3, r2
 8006732:	b29b      	uxth	r3, r3
 8006734:	84fb      	strh	r3, [r7, #38]	@ 0x26

   while( 1 )
   {
      sl=0;
 8006736:	2300      	movs	r3, #0
 8006738:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      c=str;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	60bb      	str	r3, [r7, #8]
      wl = 0;
 800673e:	2300      	movs	r3, #0
 8006740:	857b      	strh	r3, [r7, #42]	@ 0x2a
      while(1)
      {
        #ifdef UGUI_USE_UTF8
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006742:	4b54      	ldr	r3, [pc, #336]	@ (8006894 <_UG_PutText+0x284>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800674a:	2b00      	cmp	r3, #0
 800674c:	d107      	bne.n	800675e <_UG_PutText+0x14e>
          chr = _UG_DecodeUTF8(&c);
 800674e:	f107 0308 	add.w	r3, r7, #8
 8006752:	4618      	mov	r0, r3
 8006754:	f7ff f968 	bl	8005a28 <_UG_DecodeUTF8>
 8006758:	4603      	mov	r3, r0
 800675a:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800675c:	e004      	b.n	8006768 <_UG_PutText+0x158>
        }
        else{
          chr = *c++;
 800675e:	68bb      	ldr	r3, [r7, #8]
 8006760:	1c5a      	adds	r2, r3, #1
 8006762:	60ba      	str	r2, [r7, #8]
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	84bb      	strh	r3, [r7, #36]	@ 0x24
        }
        #else
        chr = *c++;
        #endif
        if( chr == 0 || chr == '\n'){
 8006768:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800676a:	2b00      	cmp	r3, #0
 800676c:	d01b      	beq.n	80067a6 <_UG_PutText+0x196>
 800676e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006770:	2b0a      	cmp	r3, #10
 8006772:	d018      	beq.n	80067a6 <_UG_PutText+0x196>
          break;
        }
         w = _UG_GetCharData(chr, NULL);
 8006774:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006776:	2100      	movs	r1, #0
 8006778:	4618      	mov	r0, r3
 800677a:	f7ff f9cd 	bl	8005b18 <_UG_GetCharData>
 800677e:	4603      	mov	r3, r0
 8006780:	827b      	strh	r3, [r7, #18]
         if (w == -1){continue;}
 8006782:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8006786:	f1b3 3fff 	cmp.w	r3, #4294967295
 800678a:	d00a      	beq.n	80067a2 <_UG_PutText+0x192>
         sl++;
 800678c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800678e:	3301      	adds	r3, #1
 8006790:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         wl += w + char_h_space;
 8006792:	8a7a      	ldrh	r2, [r7, #18]
 8006794:	8afb      	ldrh	r3, [r7, #22]
 8006796:	4413      	add	r3, r2
 8006798:	b29a      	uxth	r2, r3
 800679a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800679c:	4413      	add	r3, r2
 800679e:	857b      	strh	r3, [r7, #42]	@ 0x2a
 80067a0:	e7cf      	b.n	8006742 <_UG_PutText+0x132>
         if (w == -1){continue;}
 80067a2:	bf00      	nop
        if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80067a4:	e7cd      	b.n	8006742 <_UG_PutText+0x132>
      }
      wl -= char_h_space;
 80067a6:	8afb      	ldrh	r3, [r7, #22]
 80067a8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80067aa:	1ad3      	subs	r3, r2, r3
 80067ac:	857b      	strh	r3, [r7, #42]	@ 0x2a

      xp = xe - xs + 1;
 80067ae:	8b7a      	ldrh	r2, [r7, #26]
 80067b0:	8bbb      	ldrh	r3, [r7, #28]
 80067b2:	1ad3      	subs	r3, r2, r3
 80067b4:	b29b      	uxth	r3, r3
 80067b6:	3301      	adds	r3, #1
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp -= wl;
 80067bc:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067be:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80067c0:	1ad3      	subs	r3, r2, r3
 80067c2:	b29b      	uxth	r3, r3
 80067c4:	853b      	strh	r3, [r7, #40]	@ 0x28
      if ( xp < 0 ) break;
 80067c6:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	db5b      	blt.n	8006886 <_UG_PutText+0x276>

      if ( align & ALIGN_H_LEFT ) xp = 0;
 80067ce:	7e7b      	ldrb	r3, [r7, #25]
 80067d0:	f003 0301 	and.w	r3, r3, #1
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d002      	beq.n	80067de <_UG_PutText+0x1ce>
 80067d8:	2300      	movs	r3, #0
 80067da:	853b      	strh	r3, [r7, #40]	@ 0x28
 80067dc:	e008      	b.n	80067f0 <_UG_PutText+0x1e0>
      else if ( align & ALIGN_H_CENTER ) xp >>= 1;
 80067de:	7e7b      	ldrb	r3, [r7, #25]
 80067e0:	f003 0302 	and.w	r3, r3, #2
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d003      	beq.n	80067f0 <_UG_PutText+0x1e0>
 80067e8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 80067ec:	105b      	asrs	r3, r3, #1
 80067ee:	853b      	strh	r3, [r7, #40]	@ 0x28
      xp += xs;
 80067f0:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80067f2:	8bbb      	ldrh	r3, [r7, #28]
 80067f4:	4413      	add	r3, r2
 80067f6:	b29b      	uxth	r3, r3
 80067f8:	853b      	strh	r3, [r7, #40]	@ 0x28


      while(1){
         #ifdef UGUI_USE_UTF8
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 80067fa:	4b26      	ldr	r3, [pc, #152]	@ (8006894 <_UG_PutText+0x284>)
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006802:	2b00      	cmp	r3, #0
 8006804:	d107      	bne.n	8006816 <_UG_PutText+0x206>
           chr = _UG_DecodeUTF8(&str);
 8006806:	f107 030c 	add.w	r3, r7, #12
 800680a:	4618      	mov	r0, r3
 800680c:	f7ff f90c 	bl	8005a28 <_UG_DecodeUTF8>
 8006810:	4603      	mov	r3, r0
 8006812:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006814:	e004      	b.n	8006820 <_UG_PutText+0x210>
         }
         else{
           chr = *str++;
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	1c5a      	adds	r2, r3, #1
 800681a:	60fa      	str	r2, [r7, #12]
 800681c:	781b      	ldrb	r3, [r3, #0]
 800681e:	84bb      	strh	r3, [r7, #36]	@ 0x24
         }
         #else
         chr = *str++;
         #endif
         if ( chr == 0 ){
 8006820:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006822:	2b00      	cmp	r3, #0
 8006824:	d031      	beq.n	800688a <_UG_PutText+0x27a>
           return;
         }
         else if(chr=='\n'){
 8006826:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006828:	2b0a      	cmp	r3, #10
 800682a:	d01c      	beq.n	8006866 <_UG_PutText+0x256>
           break;
         }
         w = _UG_PutChar(chr,xp,yp,txt->fc,txt->bc);
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	8a1c      	ldrh	r4, [r3, #16]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	8a5b      	ldrh	r3, [r3, #18]
 8006834:	f9b7 2026 	ldrsh.w	r2, [r7, #38]	@ 0x26
 8006838:	f9b7 1028 	ldrsh.w	r1, [r7, #40]	@ 0x28
 800683c:	8cb8      	ldrh	r0, [r7, #36]	@ 0x24
 800683e:	9300      	str	r3, [sp, #0]
 8006840:	4623      	mov	r3, r4
 8006842:	f7ff fb37 	bl	8005eb4 <_UG_PutChar>
 8006846:	4603      	mov	r3, r0
 8006848:	827b      	strh	r3, [r7, #18]
         if(w!=-1)
 800684a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800684e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006852:	d0d2      	beq.n	80067fa <_UG_PutText+0x1ea>
           xp += w + char_h_space;
 8006854:	8a7a      	ldrh	r2, [r7, #18]
 8006856:	8afb      	ldrh	r3, [r7, #22]
 8006858:	4413      	add	r3, r2
 800685a:	b29a      	uxth	r2, r3
 800685c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800685e:	4413      	add	r3, r2
 8006860:	b29b      	uxth	r3, r3
 8006862:	853b      	strh	r3, [r7, #40]	@ 0x28
         if(! gui->currentFont.is_old_font){                // Old font charset compatibility
 8006864:	e7c9      	b.n	80067fa <_UG_PutText+0x1ea>
           break;
 8006866:	bf00      	nop
      }
      yp += char_height + char_v_space;
 8006868:	8bfa      	ldrh	r2, [r7, #30]
 800686a:	8abb      	ldrh	r3, [r7, #20]
 800686c:	4413      	add	r3, r2
 800686e:	b29a      	uxth	r2, r3
 8006870:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006872:	4413      	add	r3, r2
 8006874:	b29b      	uxth	r3, r3
 8006876:	84fb      	strh	r3, [r7, #38]	@ 0x26
      sl=0;
 8006878:	e75d      	b.n	8006736 <_UG_PutText+0x126>
     return;
 800687a:	bf00      	nop
 800687c:	e006      	b.n	800688c <_UG_PutText+0x27c>
     return;
 800687e:	bf00      	nop
 8006880:	e004      	b.n	800688c <_UG_PutText+0x27c>
        return;
 8006882:	bf00      	nop
 8006884:	e002      	b.n	800688c <_UG_PutText+0x27c>
      if ( xp < 0 ) break;
 8006886:	bf00      	nop
 8006888:	e000      	b.n	800688c <_UG_PutText+0x27c>
           return;
 800688a:	bf00      	nop
   }
}
 800688c:	3734      	adds	r7, #52	@ 0x34
 800688e:	46bd      	mov	sp, r7
 8006890:	bd90      	pop	{r4, r7, pc}
 8006892:	bf00      	nop
 8006894:	2001c4d0 	.word	0x2001c4d0

08006898 <_UG_DrawObjectFrame>:
   }
   return NULL;
}

void _UG_DrawObjectFrame( UG_S16 xs, UG_S16 ys, UG_S16 xe, UG_S16 ye, UG_COLOR* p )
{
 8006898:	b5b0      	push	{r4, r5, r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af02      	add	r7, sp, #8
 800689e:	4604      	mov	r4, r0
 80068a0:	4608      	mov	r0, r1
 80068a2:	4611      	mov	r1, r2
 80068a4:	461a      	mov	r2, r3
 80068a6:	4623      	mov	r3, r4
 80068a8:	80fb      	strh	r3, [r7, #6]
 80068aa:	4603      	mov	r3, r0
 80068ac:	80bb      	strh	r3, [r7, #4]
 80068ae:	460b      	mov	r3, r1
 80068b0:	807b      	strh	r3, [r7, #2]
 80068b2:	4613      	mov	r3, r2
 80068b4:	803b      	strh	r3, [r7, #0]
   // Frame 0
   UG_DrawLine(xs, ys  , xe-1, ys  , *p++);
 80068b6:	887b      	ldrh	r3, [r7, #2]
 80068b8:	3b01      	subs	r3, #1
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	b21c      	sxth	r4, r3
 80068be:	69bb      	ldr	r3, [r7, #24]
 80068c0:	1c9a      	adds	r2, r3, #2
 80068c2:	61ba      	str	r2, [r7, #24]
 80068c4:	881b      	ldrh	r3, [r3, #0]
 80068c6:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 80068ca:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 80068ce:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80068d2:	9300      	str	r3, [sp, #0]
 80068d4:	4613      	mov	r3, r2
 80068d6:	4622      	mov	r2, r4
 80068d8:	f7fe fee2 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs, ys+1, xs  , ye-1, *p++);
 80068dc:	88bb      	ldrh	r3, [r7, #4]
 80068de:	3301      	adds	r3, #1
 80068e0:	b29b      	uxth	r3, r3
 80068e2:	b219      	sxth	r1, r3
 80068e4:	883b      	ldrh	r3, [r7, #0]
 80068e6:	3b01      	subs	r3, #1
 80068e8:	b29b      	uxth	r3, r3
 80068ea:	b21c      	sxth	r4, r3
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	1c9a      	adds	r2, r3, #2
 80068f0:	61ba      	str	r2, [r7, #24]
 80068f2:	881b      	ldrh	r3, [r3, #0]
 80068f4:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80068f8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 80068fc:	9300      	str	r3, [sp, #0]
 80068fe:	4623      	mov	r3, r4
 8006900:	f7fe fece 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs, ye  , xe  , ye  , *p++);
 8006904:	69bb      	ldr	r3, [r7, #24]
 8006906:	1c9a      	adds	r2, r3, #2
 8006908:	61ba      	str	r2, [r7, #24]
 800690a:	881b      	ldrh	r3, [r3, #0]
 800690c:	f9b7 4000 	ldrsh.w	r4, [r7]
 8006910:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8006914:	f9b7 1000 	ldrsh.w	r1, [r7]
 8006918:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 800691c:	9300      	str	r3, [sp, #0]
 800691e:	4623      	mov	r3, r4
 8006920:	f7fe febe 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xe, ys  , xe  , ye-1, *p++);
 8006924:	883b      	ldrh	r3, [r7, #0]
 8006926:	3b01      	subs	r3, #1
 8006928:	b29b      	uxth	r3, r3
 800692a:	b21c      	sxth	r4, r3
 800692c:	69bb      	ldr	r3, [r7, #24]
 800692e:	1c9a      	adds	r2, r3, #2
 8006930:	61ba      	str	r2, [r7, #24]
 8006932:	881b      	ldrh	r3, [r3, #0]
 8006934:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8006938:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 800693c:	f9b7 0002 	ldrsh.w	r0, [r7, #2]
 8006940:	9300      	str	r3, [sp, #0]
 8006942:	4623      	mov	r3, r4
 8006944:	f7fe feac 	bl	80056a0 <UG_DrawLine>
   // Frame 1
   UG_DrawLine(xs+1, ys+1, xe-2, ys+1, *p++);
 8006948:	88fb      	ldrh	r3, [r7, #6]
 800694a:	3301      	adds	r3, #1
 800694c:	b29b      	uxth	r3, r3
 800694e:	b218      	sxth	r0, r3
 8006950:	88bb      	ldrh	r3, [r7, #4]
 8006952:	3301      	adds	r3, #1
 8006954:	b29b      	uxth	r3, r3
 8006956:	b219      	sxth	r1, r3
 8006958:	887b      	ldrh	r3, [r7, #2]
 800695a:	3b02      	subs	r3, #2
 800695c:	b29b      	uxth	r3, r3
 800695e:	b21c      	sxth	r4, r3
 8006960:	88bb      	ldrh	r3, [r7, #4]
 8006962:	3301      	adds	r3, #1
 8006964:	b29b      	uxth	r3, r3
 8006966:	b21d      	sxth	r5, r3
 8006968:	69bb      	ldr	r3, [r7, #24]
 800696a:	1c9a      	adds	r2, r3, #2
 800696c:	61ba      	str	r2, [r7, #24]
 800696e:	881b      	ldrh	r3, [r3, #0]
 8006970:	9300      	str	r3, [sp, #0]
 8006972:	462b      	mov	r3, r5
 8006974:	4622      	mov	r2, r4
 8006976:	f7fe fe93 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs+1, ys+2, xs+1, ye-2, *p++);
 800697a:	88fb      	ldrh	r3, [r7, #6]
 800697c:	3301      	adds	r3, #1
 800697e:	b29b      	uxth	r3, r3
 8006980:	b218      	sxth	r0, r3
 8006982:	88bb      	ldrh	r3, [r7, #4]
 8006984:	3302      	adds	r3, #2
 8006986:	b29b      	uxth	r3, r3
 8006988:	b219      	sxth	r1, r3
 800698a:	88fb      	ldrh	r3, [r7, #6]
 800698c:	3301      	adds	r3, #1
 800698e:	b29b      	uxth	r3, r3
 8006990:	b21c      	sxth	r4, r3
 8006992:	883b      	ldrh	r3, [r7, #0]
 8006994:	3b02      	subs	r3, #2
 8006996:	b29b      	uxth	r3, r3
 8006998:	b21d      	sxth	r5, r3
 800699a:	69bb      	ldr	r3, [r7, #24]
 800699c:	1c9a      	adds	r2, r3, #2
 800699e:	61ba      	str	r2, [r7, #24]
 80069a0:	881b      	ldrh	r3, [r3, #0]
 80069a2:	9300      	str	r3, [sp, #0]
 80069a4:	462b      	mov	r3, r5
 80069a6:	4622      	mov	r2, r4
 80069a8:	f7fe fe7a 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs+1, ye-1, xe-1, ye-1, *p++);
 80069ac:	88fb      	ldrh	r3, [r7, #6]
 80069ae:	3301      	adds	r3, #1
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	b218      	sxth	r0, r3
 80069b4:	883b      	ldrh	r3, [r7, #0]
 80069b6:	3b01      	subs	r3, #1
 80069b8:	b29b      	uxth	r3, r3
 80069ba:	b219      	sxth	r1, r3
 80069bc:	887b      	ldrh	r3, [r7, #2]
 80069be:	3b01      	subs	r3, #1
 80069c0:	b29b      	uxth	r3, r3
 80069c2:	b21c      	sxth	r4, r3
 80069c4:	883b      	ldrh	r3, [r7, #0]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	b29b      	uxth	r3, r3
 80069ca:	b21d      	sxth	r5, r3
 80069cc:	69bb      	ldr	r3, [r7, #24]
 80069ce:	1c9a      	adds	r2, r3, #2
 80069d0:	61ba      	str	r2, [r7, #24]
 80069d2:	881b      	ldrh	r3, [r3, #0]
 80069d4:	9300      	str	r3, [sp, #0]
 80069d6:	462b      	mov	r3, r5
 80069d8:	4622      	mov	r2, r4
 80069da:	f7fe fe61 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xe-1, ys+1, xe-1, ye-2, *p++);
 80069de:	887b      	ldrh	r3, [r7, #2]
 80069e0:	3b01      	subs	r3, #1
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	b218      	sxth	r0, r3
 80069e6:	88bb      	ldrh	r3, [r7, #4]
 80069e8:	3301      	adds	r3, #1
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	b219      	sxth	r1, r3
 80069ee:	887b      	ldrh	r3, [r7, #2]
 80069f0:	3b01      	subs	r3, #1
 80069f2:	b29b      	uxth	r3, r3
 80069f4:	b21c      	sxth	r4, r3
 80069f6:	883b      	ldrh	r3, [r7, #0]
 80069f8:	3b02      	subs	r3, #2
 80069fa:	b29b      	uxth	r3, r3
 80069fc:	b21d      	sxth	r5, r3
 80069fe:	69bb      	ldr	r3, [r7, #24]
 8006a00:	1c9a      	adds	r2, r3, #2
 8006a02:	61ba      	str	r2, [r7, #24]
 8006a04:	881b      	ldrh	r3, [r3, #0]
 8006a06:	9300      	str	r3, [sp, #0]
 8006a08:	462b      	mov	r3, r5
 8006a0a:	4622      	mov	r2, r4
 8006a0c:	f7fe fe48 	bl	80056a0 <UG_DrawLine>
   // Frame 2
   UG_DrawLine(xs+2, ys+2, xe-3, ys+2, *p++);
 8006a10:	88fb      	ldrh	r3, [r7, #6]
 8006a12:	3302      	adds	r3, #2
 8006a14:	b29b      	uxth	r3, r3
 8006a16:	b218      	sxth	r0, r3
 8006a18:	88bb      	ldrh	r3, [r7, #4]
 8006a1a:	3302      	adds	r3, #2
 8006a1c:	b29b      	uxth	r3, r3
 8006a1e:	b219      	sxth	r1, r3
 8006a20:	887b      	ldrh	r3, [r7, #2]
 8006a22:	3b03      	subs	r3, #3
 8006a24:	b29b      	uxth	r3, r3
 8006a26:	b21c      	sxth	r4, r3
 8006a28:	88bb      	ldrh	r3, [r7, #4]
 8006a2a:	3302      	adds	r3, #2
 8006a2c:	b29b      	uxth	r3, r3
 8006a2e:	b21d      	sxth	r5, r3
 8006a30:	69bb      	ldr	r3, [r7, #24]
 8006a32:	1c9a      	adds	r2, r3, #2
 8006a34:	61ba      	str	r2, [r7, #24]
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	462b      	mov	r3, r5
 8006a3c:	4622      	mov	r2, r4
 8006a3e:	f7fe fe2f 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs+2, ys+3, xs+2, ye-3, *p++);
 8006a42:	88fb      	ldrh	r3, [r7, #6]
 8006a44:	3302      	adds	r3, #2
 8006a46:	b29b      	uxth	r3, r3
 8006a48:	b218      	sxth	r0, r3
 8006a4a:	88bb      	ldrh	r3, [r7, #4]
 8006a4c:	3303      	adds	r3, #3
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	b219      	sxth	r1, r3
 8006a52:	88fb      	ldrh	r3, [r7, #6]
 8006a54:	3302      	adds	r3, #2
 8006a56:	b29b      	uxth	r3, r3
 8006a58:	b21c      	sxth	r4, r3
 8006a5a:	883b      	ldrh	r3, [r7, #0]
 8006a5c:	3b03      	subs	r3, #3
 8006a5e:	b29b      	uxth	r3, r3
 8006a60:	b21d      	sxth	r5, r3
 8006a62:	69bb      	ldr	r3, [r7, #24]
 8006a64:	1c9a      	adds	r2, r3, #2
 8006a66:	61ba      	str	r2, [r7, #24]
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	9300      	str	r3, [sp, #0]
 8006a6c:	462b      	mov	r3, r5
 8006a6e:	4622      	mov	r2, r4
 8006a70:	f7fe fe16 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xs+2, ye-2, xe-2, ye-2, *p++);
 8006a74:	88fb      	ldrh	r3, [r7, #6]
 8006a76:	3302      	adds	r3, #2
 8006a78:	b29b      	uxth	r3, r3
 8006a7a:	b218      	sxth	r0, r3
 8006a7c:	883b      	ldrh	r3, [r7, #0]
 8006a7e:	3b02      	subs	r3, #2
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	b219      	sxth	r1, r3
 8006a84:	887b      	ldrh	r3, [r7, #2]
 8006a86:	3b02      	subs	r3, #2
 8006a88:	b29b      	uxth	r3, r3
 8006a8a:	b21c      	sxth	r4, r3
 8006a8c:	883b      	ldrh	r3, [r7, #0]
 8006a8e:	3b02      	subs	r3, #2
 8006a90:	b29b      	uxth	r3, r3
 8006a92:	b21d      	sxth	r5, r3
 8006a94:	69bb      	ldr	r3, [r7, #24]
 8006a96:	1c9a      	adds	r2, r3, #2
 8006a98:	61ba      	str	r2, [r7, #24]
 8006a9a:	881b      	ldrh	r3, [r3, #0]
 8006a9c:	9300      	str	r3, [sp, #0]
 8006a9e:	462b      	mov	r3, r5
 8006aa0:	4622      	mov	r2, r4
 8006aa2:	f7fe fdfd 	bl	80056a0 <UG_DrawLine>
   UG_DrawLine(xe-2, ys+2, xe-2, ye-3, *p);
 8006aa6:	887b      	ldrh	r3, [r7, #2]
 8006aa8:	3b02      	subs	r3, #2
 8006aaa:	b29b      	uxth	r3, r3
 8006aac:	b218      	sxth	r0, r3
 8006aae:	88bb      	ldrh	r3, [r7, #4]
 8006ab0:	3302      	adds	r3, #2
 8006ab2:	b29b      	uxth	r3, r3
 8006ab4:	b219      	sxth	r1, r3
 8006ab6:	887b      	ldrh	r3, [r7, #2]
 8006ab8:	3b02      	subs	r3, #2
 8006aba:	b29b      	uxth	r3, r3
 8006abc:	b21a      	sxth	r2, r3
 8006abe:	883b      	ldrh	r3, [r7, #0]
 8006ac0:	3b03      	subs	r3, #3
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	b21c      	sxth	r4, r3
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	881b      	ldrh	r3, [r3, #0]
 8006aca:	9300      	str	r3, [sp, #0]
 8006acc:	4623      	mov	r3, r4
 8006ace:	f7fe fde7 	bl	80056a0 <UG_DrawLine>
}
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bdb0      	pop	{r4, r5, r7, pc}
	...

08006adc <UG_Update>:

/* -------------------------------------------------------------------------------- */
/* -- MISCELLANEOUS FUNCTIONS                                                    -- */
/* -------------------------------------------------------------------------------- */
void UG_Update( void )
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	b082      	sub	sp, #8
 8006ae0:	af00      	add	r7, sp, #0
   UG_WINDOW* wnd;

   /* Is somebody waiting for this update? */
   if ( gui->state & UG_STATUS_WAIT_FOR_UPDATE ) gui->state &= ~UG_STATUS_WAIT_FOR_UPDATE;
 8006ae2:	4b5e      	ldr	r3, [pc, #376]	@ (8006c5c <UG_Update+0x180>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d00a      	beq.n	8006b08 <UG_Update+0x2c>
 8006af2:	4b5a      	ldr	r3, [pc, #360]	@ (8006c5c <UG_Update+0x180>)
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f893 2052 	ldrb.w	r2, [r3, #82]	@ 0x52
 8006afa:	4b58      	ldr	r3, [pc, #352]	@ (8006c5c <UG_Update+0x180>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	f022 0201 	bic.w	r2, r2, #1
 8006b02:	b2d2      	uxtb	r2, r2
 8006b04:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52

   /* Keep track of the windows */
   if ( gui->next_window != gui->active_window )
 8006b08:	4b54      	ldr	r3, [pc, #336]	@ (8006c5c <UG_Update+0x180>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	68da      	ldr	r2, [r3, #12]
 8006b0e:	4b53      	ldr	r3, [pc, #332]	@ (8006c5c <UG_Update+0x180>)
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	429a      	cmp	r2, r3
 8006b16:	d071      	beq.n	8006bfc <UG_Update+0x120>
   {
      if ( gui->next_window != NULL )
 8006b18:	4b50      	ldr	r3, [pc, #320]	@ (8006c5c <UG_Update+0x180>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	68db      	ldr	r3, [r3, #12]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d06c      	beq.n	8006bfc <UG_Update+0x120>
      {
         gui->last_window = gui->active_window;
 8006b22:	4b4e      	ldr	r3, [pc, #312]	@ (8006c5c <UG_Update+0x180>)
 8006b24:	681a      	ldr	r2, [r3, #0]
 8006b26:	4b4d      	ldr	r3, [pc, #308]	@ (8006c5c <UG_Update+0x180>)
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	6912      	ldr	r2, [r2, #16]
 8006b2c:	615a      	str	r2, [r3, #20]
         gui->active_window = gui->next_window;
 8006b2e:	4b4b      	ldr	r3, [pc, #300]	@ (8006c5c <UG_Update+0x180>)
 8006b30:	681a      	ldr	r2, [r3, #0]
 8006b32:	4b4a      	ldr	r3, [pc, #296]	@ (8006c5c <UG_Update+0x180>)
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	68d2      	ldr	r2, [r2, #12]
 8006b38:	611a      	str	r2, [r3, #16]

         /* Do we need to draw an inactive title? */
         if ((gui->last_window != NULL) && (gui->last_window->style & WND_STYLE_SHOW_TITLE) && (gui->last_window->state & WND_STATE_VISIBLE) )
 8006b3a:	4b48      	ldr	r3, [pc, #288]	@ (8006c5c <UG_Update+0x180>)
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	695b      	ldr	r3, [r3, #20]
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d045      	beq.n	8006bd0 <UG_Update+0xf4>
 8006b44:	4b45      	ldr	r3, [pc, #276]	@ (8006c5c <UG_Update+0x180>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	695b      	ldr	r3, [r3, #20]
 8006b4a:	7d9b      	ldrb	r3, [r3, #22]
 8006b4c:	f003 0302 	and.w	r3, r3, #2
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d03d      	beq.n	8006bd0 <UG_Update+0xf4>
 8006b54:	4b41      	ldr	r3, [pc, #260]	@ (8006c5c <UG_Update+0x180>)
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	695b      	ldr	r3, [r3, #20]
 8006b5a:	7a1b      	ldrb	r3, [r3, #8]
 8006b5c:	f003 0308 	and.w	r3, r3, #8
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d035      	beq.n	8006bd0 <UG_Update+0xf4>
         {
            /* Do both windows differ in size */
            if ( (gui->last_window->xs != gui->active_window->xs) || (gui->last_window->xe != gui->active_window->xe) || (gui->last_window->ys != gui->active_window->ys) || (gui->last_window->ye != gui->active_window->ye) )
 8006b64:	4b3d      	ldr	r3, [pc, #244]	@ (8006c5c <UG_Update+0x180>)
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 8006b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8006c5c <UG_Update+0x180>)
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	691b      	ldr	r3, [r3, #16]
 8006b74:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8006b78:	429a      	cmp	r2, r3
 8006b7a:	d123      	bne.n	8006bc4 <UG_Update+0xe8>
 8006b7c:	4b37      	ldr	r3, [pc, #220]	@ (8006c5c <UG_Update+0x180>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	695b      	ldr	r3, [r3, #20]
 8006b82:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006b86:	4b35      	ldr	r3, [pc, #212]	@ (8006c5c <UG_Update+0x180>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	691b      	ldr	r3, [r3, #16]
 8006b8c:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8006b90:	429a      	cmp	r2, r3
 8006b92:	d117      	bne.n	8006bc4 <UG_Update+0xe8>
 8006b94:	4b31      	ldr	r3, [pc, #196]	@ (8006c5c <UG_Update+0x180>)
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f9b3 2010 	ldrsh.w	r2, [r3, #16]
 8006b9e:	4b2f      	ldr	r3, [pc, #188]	@ (8006c5c <UG_Update+0x180>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	691b      	ldr	r3, [r3, #16]
 8006ba4:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d10b      	bne.n	8006bc4 <UG_Update+0xe8>
 8006bac:	4b2b      	ldr	r3, [pc, #172]	@ (8006c5c <UG_Update+0x180>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	695b      	ldr	r3, [r3, #20]
 8006bb2:	f9b3 2014 	ldrsh.w	r2, [r3, #20]
 8006bb6:	4b29      	ldr	r3, [pc, #164]	@ (8006c5c <UG_Update+0x180>)
 8006bb8:	681b      	ldr	r3, [r3, #0]
 8006bba:	691b      	ldr	r3, [r3, #16]
 8006bbc:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8006bc0:	429a      	cmp	r2, r3
 8006bc2:	d005      	beq.n	8006bd0 <UG_Update+0xf4>
            {
               /* Redraw title of the last window */
               _UG_WindowDrawTitle( gui->last_window );
 8006bc4:	4b25      	ldr	r3, [pc, #148]	@ (8006c5c <UG_Update+0x180>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	4618      	mov	r0, r3
 8006bcc:	f000 f848 	bl	8006c60 <_UG_WindowDrawTitle>
            }
         }
         gui->active_window->state &= ~WND_STATE_REDRAW_TITLE;
 8006bd0:	4b22      	ldr	r3, [pc, #136]	@ (8006c5c <UG_Update+0x180>)
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	691b      	ldr	r3, [r3, #16]
 8006bd6:	7a1a      	ldrb	r2, [r3, #8]
 8006bd8:	4b20      	ldr	r3, [pc, #128]	@ (8006c5c <UG_Update+0x180>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	691b      	ldr	r3, [r3, #16]
 8006bde:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006be2:	b2d2      	uxtb	r2, r2
 8006be4:	721a      	strb	r2, [r3, #8]
         gui->active_window->state |= WND_STATE_UPDATE | WND_STATE_VISIBLE;
 8006be6:	4b1d      	ldr	r3, [pc, #116]	@ (8006c5c <UG_Update+0x180>)
 8006be8:	681b      	ldr	r3, [r3, #0]
 8006bea:	691b      	ldr	r3, [r3, #16]
 8006bec:	7a1a      	ldrb	r2, [r3, #8]
 8006bee:	4b1b      	ldr	r3, [pc, #108]	@ (8006c5c <UG_Update+0x180>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	f042 0228 	orr.w	r2, r2, #40	@ 0x28
 8006bf8:	b2d2      	uxtb	r2, r2
 8006bfa:	721a      	strb	r2, [r3, #8]
      }
   }

   /* Is there an active window */
   if ( gui->active_window != NULL )
 8006bfc:	4b17      	ldr	r3, [pc, #92]	@ (8006c5c <UG_Update+0x180>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	691b      	ldr	r3, [r3, #16]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d01b      	beq.n	8006c3e <UG_Update+0x162>
   {
      wnd = gui->active_window;
 8006c06:	4b15      	ldr	r3, [pc, #84]	@ (8006c5c <UG_Update+0x180>)
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	691b      	ldr	r3, [r3, #16]
 8006c0c:	607b      	str	r3, [r7, #4]

      /* Does the window need to be updated? */
      if ( wnd->state & WND_STATE_UPDATE )
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	7a1b      	ldrb	r3, [r3, #8]
 8006c12:	f003 0320 	and.w	r3, r3, #32
 8006c16:	2b00      	cmp	r3, #0
 8006c18:	d002      	beq.n	8006c20 <UG_Update+0x144>
      {
         /* Do it! */
         _UG_WindowUpdate( wnd );
 8006c1a:	6878      	ldr	r0, [r7, #4]
 8006c1c:	f000 f8c8 	bl	8006db0 <_UG_WindowUpdate>
      }

      /* Is the window visible? */
      if ( wnd->state & WND_STATE_VISIBLE )
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	7a1b      	ldrb	r3, [r3, #8]
 8006c24:	f003 0308 	and.w	r3, r3, #8
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d008      	beq.n	8006c3e <UG_Update+0x162>
      {
         #ifdef UGUI_USE_TOUCH
         _UG_ProcessTouchData( wnd );
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7ff fba3 	bl	8006378 <_UG_ProcessTouchData>
         #endif
         _UG_UpdateObjects( wnd );
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff fc56 	bl	80064e4 <_UG_UpdateObjects>
         _UG_HandleEvents( wnd );
 8006c38:	6878      	ldr	r0, [r7, #4]
 8006c3a:	f7ff fc9d 	bl	8006578 <_UG_HandleEvents>
      }
   }
   if(gui->device->flush){
 8006c3e:	4b07      	ldr	r3, [pc, #28]	@ (8006c5c <UG_Update+0x180>)
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	689b      	ldr	r3, [r3, #8]
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	d004      	beq.n	8006c54 <UG_Update+0x178>
     gui->device->flush();
 8006c4a:	4b04      	ldr	r3, [pc, #16]	@ (8006c5c <UG_Update+0x180>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	689b      	ldr	r3, [r3, #8]
 8006c52:	4798      	blx	r3
   }
}
 8006c54:	bf00      	nop
 8006c56:	3708      	adds	r7, #8
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	2001c4d0 	.word	0x2001c4d0

08006c60 <_UG_WindowDrawTitle>:
   }
   return h;
}

static UG_RESULT _UG_WindowDrawTitle( UG_WINDOW* wnd )
{
 8006c60:	b590      	push	{r4, r7, lr}
 8006c62:	b08f      	sub	sp, #60	@ 0x3c
 8006c64:	af02      	add	r7, sp, #8
 8006c66:	6078      	str	r0, [r7, #4]
   UG_TEXT txt;
   UG_S16 xs,ys,xe,ye;

   if ( (wnd != NULL) && (wnd->state & WND_STATE_VALID) )
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	f000 8098 	beq.w	8006da0 <_UG_WindowDrawTitle+0x140>
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	7a1b      	ldrb	r3, [r3, #8]
 8006c74:	f003 0302 	and.w	r3, r3, #2
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	f000 8091 	beq.w	8006da0 <_UG_WindowDrawTitle+0x140>
   {
      xs = wnd->xs;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	89db      	ldrh	r3, [r3, #14]
 8006c82:	85fb      	strh	r3, [r7, #46]	@ 0x2e
      ys = wnd->ys;
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	8a1b      	ldrh	r3, [r3, #16]
 8006c88:	85bb      	strh	r3, [r7, #44]	@ 0x2c
      xe = wnd->xe;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	8a5b      	ldrh	r3, [r3, #18]
 8006c8e:	857b      	strh	r3, [r7, #42]	@ 0x2a
      ye = wnd->ye;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	8a9b      	ldrh	r3, [r3, #20]
 8006c94:	853b      	strh	r3, [r7, #40]	@ 0x28

      /* 3D style? */
      if ( wnd->style & WND_STYLE_3D )
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	7d9b      	ldrb	r3, [r3, #22]
 8006c9a:	f003 0301 	and.w	r3, r3, #1
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d00f      	beq.n	8006cc2 <_UG_WindowDrawTitle+0x62>
      {
         xs+=3;
 8006ca2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006ca4:	3303      	adds	r3, #3
 8006ca6:	b29b      	uxth	r3, r3
 8006ca8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
         ys+=3;
 8006caa:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006cac:	3303      	adds	r3, #3
 8006cae:	b29b      	uxth	r3, r3
 8006cb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
         xe-=3;
 8006cb2:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006cb4:	3b03      	subs	r3, #3
 8006cb6:	b29b      	uxth	r3, r3
 8006cb8:	857b      	strh	r3, [r7, #42]	@ 0x2a
         ye-=3;
 8006cba:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006cbc:	3b03      	subs	r3, #3
 8006cbe:	b29b      	uxth	r3, r3
 8006cc0:	853b      	strh	r3, [r7, #40]	@ 0x28
      }

      /* Is the window active or inactive? */
      if ( wnd == gui->active_window )
 8006cc2:	4b3a      	ldr	r3, [pc, #232]	@ (8006dac <_UG_WindowDrawTitle+0x14c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	691b      	ldr	r3, [r3, #16]
 8006cc8:	687a      	ldr	r2, [r7, #4]
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	d106      	bne.n	8006cdc <_UG_WindowDrawTitle+0x7c>
      {
         txt.bc = wnd->title.bc;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006cd2:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.fc;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8006cd8:	83bb      	strh	r3, [r7, #28]
 8006cda:	e005      	b.n	8006ce8 <_UG_WindowDrawTitle+0x88>
      }
      else
      {
         txt.bc = wnd->title.ibc;
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ce0:	83fb      	strh	r3, [r7, #30]
         txt.fc = wnd->title.ifc;
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006ce6:	83bb      	strh	r3, [r7, #28]
      }

      /* Draw title */
      UG_FillFrame(xs,ys,xe,ys+wnd->title.height-1,txt.bc);
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006cee:	461a      	mov	r2, r3
 8006cf0:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006cf2:	4413      	add	r3, r2
 8006cf4:	b29b      	uxth	r3, r3
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	b29b      	uxth	r3, r3
 8006cfa:	b21c      	sxth	r4, r3
 8006cfc:	8bfb      	ldrh	r3, [r7, #30]
 8006cfe:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8006d02:	f9b7 102c 	ldrsh.w	r1, [r7, #44]	@ 0x2c
 8006d06:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006d0a:	9300      	str	r3, [sp, #0]
 8006d0c:	4623      	mov	r3, r4
 8006d0e:	f7fe fc55 	bl	80055bc <UG_FillFrame>

      /* Draw title text */
      txt.str = wnd->title.str;
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	699b      	ldr	r3, [r3, #24]
 8006d16:	60fb      	str	r3, [r7, #12]
      txt.font = wnd->title.font;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	69db      	ldr	r3, [r3, #28]
 8006d1c:	613b      	str	r3, [r7, #16]
      txt.a.xs = xs+3;
 8006d1e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006d20:	3303      	adds	r3, #3
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	b21b      	sxth	r3, r3
 8006d26:	82bb      	strh	r3, [r7, #20]
      txt.a.ys = ys;
 8006d28:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006d2a:	82fb      	strh	r3, [r7, #22]
      txt.a.xe = xe;
 8006d2c:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006d2e:	833b      	strh	r3, [r7, #24]
      txt.a.ye = ys+wnd->title.height-1;
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d36:	461a      	mov	r2, r3
 8006d38:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006d3a:	4413      	add	r3, r2
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	3b01      	subs	r3, #1
 8006d40:	b29b      	uxth	r3, r3
 8006d42:	b21b      	sxth	r3, r3
 8006d44:	837b      	strh	r3, [r7, #26]
      txt.align = wnd->title.align;
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8006d4c:	f887 3020 	strb.w	r3, [r7, #32]
      txt.h_space = wnd->title.h_space;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	f993 3020 	ldrsb.w	r3, [r3, #32]
 8006d56:	847b      	strh	r3, [r7, #34]	@ 0x22
      txt.v_space = wnd->title.v_space;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	f993 3021 	ldrsb.w	r3, [r3, #33]	@ 0x21
 8006d5e:	84bb      	strh	r3, [r7, #36]	@ 0x24
      _UG_PutText( &txt );
 8006d60:	f107 030c 	add.w	r3, r7, #12
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7ff fc53 	bl	8006610 <_UG_PutText>

      /* Draw line */
      UG_DrawLine(xs,ys+wnd->title.height,xe,ys+wnd->title.height,pal_window[11]);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d70:	461a      	mov	r2, r3
 8006d72:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006d74:	4413      	add	r3, r2
 8006d76:	b29b      	uxth	r3, r3
 8006d78:	b219      	sxth	r1, r3
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006d80:	461a      	mov	r2, r3
 8006d82:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006d84:	4413      	add	r3, r2
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	b21b      	sxth	r3, r3
 8006d8a:	f649 5413 	movw	r4, #40211	@ 0x9d13
 8006d8e:	f9b7 202a 	ldrsh.w	r2, [r7, #42]	@ 0x2a
 8006d92:	f9b7 002e 	ldrsh.w	r0, [r7, #46]	@ 0x2e
 8006d96:	9400      	str	r4, [sp, #0]
 8006d98:	f7fe fc82 	bl	80056a0 <UG_DrawLine>
      return UG_RESULT_OK;
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	e001      	b.n	8006da4 <_UG_WindowDrawTitle+0x144>
   }
   return UG_RESULT_FAIL;
 8006da0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8006da4:	4618      	mov	r0, r3
 8006da6:	3734      	adds	r7, #52	@ 0x34
 8006da8:	46bd      	mov	sp, r7
 8006daa:	bd90      	pop	{r4, r7, pc}
 8006dac:	2001c4d0 	.word	0x2001c4d0

08006db0 <_UG_WindowUpdate>:

static void _UG_WindowUpdate( UG_WINDOW* wnd )
{
 8006db0:	b590      	push	{r4, r7, lr}
 8006db2:	b089      	sub	sp, #36	@ 0x24
 8006db4:	af02      	add	r7, sp, #8
 8006db6:	6078      	str	r0, [r7, #4]
   UG_U16 i,objcnt;
   UG_OBJECT* obj;
   UG_S16 xs,ys,xe,ye;

   xs = wnd->xs;
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	89db      	ldrh	r3, [r3, #14]
 8006dbc:	82bb      	strh	r3, [r7, #20]
   ys = wnd->ys;
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	8a1b      	ldrh	r3, [r3, #16]
 8006dc2:	827b      	strh	r3, [r7, #18]
   xe = wnd->xe;
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	8a5b      	ldrh	r3, [r3, #18]
 8006dc8:	823b      	strh	r3, [r7, #16]
   ye = wnd->ye;
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	8a9b      	ldrh	r3, [r3, #20]
 8006dce:	81fb      	strh	r3, [r7, #14]

   wnd->state &= ~WND_STATE_UPDATE;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	7a1b      	ldrb	r3, [r3, #8]
 8006dd4:	f023 0320 	bic.w	r3, r3, #32
 8006dd8:	b2da      	uxtb	r2, r3
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	721a      	strb	r2, [r3, #8]
   /* Is the window visible? */
   if ( wnd->state & WND_STATE_VISIBLE )
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	7a1b      	ldrb	r3, [r3, #8]
 8006de2:	f003 0308 	and.w	r3, r3, #8
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	f000 8084 	beq.w	8006ef4 <_UG_WindowUpdate+0x144>
   {
      /* 3D style? */
      if ( (wnd->style & WND_STYLE_3D) && !(wnd->state & WND_STATE_REDRAW_TITLE) )
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	7d9b      	ldrb	r3, [r3, #22]
 8006df0:	f003 0301 	and.w	r3, r3, #1
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d021      	beq.n	8006e3c <_UG_WindowUpdate+0x8c>
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	7a1b      	ldrb	r3, [r3, #8]
 8006dfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	d11b      	bne.n	8006e3c <_UG_WindowUpdate+0x8c>
      {
         _UG_DrawObjectFrame(xs,ys,xe,ye,(UG_COLOR*)pal_window);
 8006e04:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8006e08:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006e0c:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8006e10:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006e14:	4c43      	ldr	r4, [pc, #268]	@ (8006f24 <_UG_WindowUpdate+0x174>)
 8006e16:	9400      	str	r4, [sp, #0]
 8006e18:	f7ff fd3e 	bl	8006898 <_UG_DrawObjectFrame>
         xs+=3;
 8006e1c:	8abb      	ldrh	r3, [r7, #20]
 8006e1e:	3303      	adds	r3, #3
 8006e20:	b29b      	uxth	r3, r3
 8006e22:	82bb      	strh	r3, [r7, #20]
         ys+=3;
 8006e24:	8a7b      	ldrh	r3, [r7, #18]
 8006e26:	3303      	adds	r3, #3
 8006e28:	b29b      	uxth	r3, r3
 8006e2a:	827b      	strh	r3, [r7, #18]
         xe-=3;
 8006e2c:	8a3b      	ldrh	r3, [r7, #16]
 8006e2e:	3b03      	subs	r3, #3
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	823b      	strh	r3, [r7, #16]
         ye-=3;
 8006e34:	89fb      	ldrh	r3, [r7, #14]
 8006e36:	3b03      	subs	r3, #3
 8006e38:	b29b      	uxth	r3, r3
 8006e3a:	81fb      	strh	r3, [r7, #14]
      }
      /* Show title bar? */
      if ( wnd->style & WND_STYLE_SHOW_TITLE )
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	7d9b      	ldrb	r3, [r3, #22]
 8006e40:	f003 0302 	and.w	r3, r3, #2
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d01a      	beq.n	8006e7e <_UG_WindowUpdate+0xce>
      {
         _UG_WindowDrawTitle( wnd );
 8006e48:	6878      	ldr	r0, [r7, #4]
 8006e4a:	f7ff ff09 	bl	8006c60 <_UG_WindowDrawTitle>
         ys += wnd->title.height+1;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006e54:	461a      	mov	r2, r3
 8006e56:	8a7b      	ldrh	r3, [r7, #18]
 8006e58:	4413      	add	r3, r2
 8006e5a:	b29b      	uxth	r3, r3
 8006e5c:	3301      	adds	r3, #1
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	827b      	strh	r3, [r7, #18]
         if ( wnd->state & WND_STATE_REDRAW_TITLE )
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	7a1b      	ldrb	r3, [r3, #8]
 8006e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d007      	beq.n	8006e7e <_UG_WindowUpdate+0xce>
         {
            wnd->state &= ~WND_STATE_REDRAW_TITLE;
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	7a1b      	ldrb	r3, [r3, #8]
 8006e72:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006e76:	b2da      	uxtb	r2, r3
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	721a      	strb	r2, [r3, #8]
            return;
 8006e7c:	e04e      	b.n	8006f1c <_UG_WindowUpdate+0x16c>
         }
      }
      /* Draw window area? */
      UG_FillFrame(xs,ys,xe,ye,wnd->bc);
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	899b      	ldrh	r3, [r3, #12]
 8006e82:	f9b7 400e 	ldrsh.w	r4, [r7, #14]
 8006e86:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8006e8a:	f9b7 1012 	ldrsh.w	r1, [r7, #18]
 8006e8e:	f9b7 0014 	ldrsh.w	r0, [r7, #20]
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	4623      	mov	r3, r4
 8006e96:	f7fe fb91 	bl	80055bc <UG_FillFrame>

      /* Force each object to be updated! */
      objcnt = wnd->objcnt;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	781b      	ldrb	r3, [r3, #0]
 8006e9e:	81bb      	strh	r3, [r7, #12]
      for(i=0; i<objcnt; i++)
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	82fb      	strh	r3, [r7, #22]
 8006ea4:	e021      	b.n	8006eea <_UG_WindowUpdate+0x13a>
      {
         obj = (UG_OBJECT*)&wnd->objlst[i];
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	685a      	ldr	r2, [r3, #4]
 8006eaa:	8afb      	ldrh	r3, [r7, #22]
 8006eac:	015b      	lsls	r3, r3, #5
 8006eae:	4413      	add	r3, r2
 8006eb0:	60bb      	str	r3, [r7, #8]
         if ( !(obj->state & OBJ_STATE_FREE) && (obj->state & OBJ_STATE_VALID) && (obj->state & OBJ_STATE_VISIBLE) ) obj->state |= (OBJ_STATE_UPDATE | OBJ_STATE_REDRAW);
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	781b      	ldrb	r3, [r3, #0]
 8006eb6:	f003 0301 	and.w	r3, r3, #1
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d112      	bne.n	8006ee4 <_UG_WindowUpdate+0x134>
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	f003 0302 	and.w	r3, r3, #2
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d00c      	beq.n	8006ee4 <_UG_WindowUpdate+0x134>
 8006eca:	68bb      	ldr	r3, [r7, #8]
 8006ecc:	781b      	ldrb	r3, [r3, #0]
 8006ece:	f003 0308 	and.w	r3, r3, #8
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d006      	beq.n	8006ee4 <_UG_WindowUpdate+0x134>
 8006ed6:	68bb      	ldr	r3, [r7, #8]
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8006ede:	b2da      	uxtb	r2, r3
 8006ee0:	68bb      	ldr	r3, [r7, #8]
 8006ee2:	701a      	strb	r2, [r3, #0]
      for(i=0; i<objcnt; i++)
 8006ee4:	8afb      	ldrh	r3, [r7, #22]
 8006ee6:	3301      	adds	r3, #1
 8006ee8:	82fb      	strh	r3, [r7, #22]
 8006eea:	8afa      	ldrh	r2, [r7, #22]
 8006eec:	89bb      	ldrh	r3, [r7, #12]
 8006eee:	429a      	cmp	r2, r3
 8006ef0:	d3d9      	bcc.n	8006ea6 <_UG_WindowUpdate+0xf6>
 8006ef2:	e013      	b.n	8006f1c <_UG_WindowUpdate+0x16c>
      }
   }
   else
   {
      UG_FillFrame(wnd->xs,wnd->xs,wnd->xe,wnd->ye,gui->desktop_color);
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	f9b3 000e 	ldrsh.w	r0, [r3, #14]
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	f9b3 100e 	ldrsh.w	r1, [r3, #14]
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	f9b3 2012 	ldrsh.w	r2, [r3, #18]
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	f9b3 4014 	ldrsh.w	r4, [r3, #20]
 8006f0c:	4b06      	ldr	r3, [pc, #24]	@ (8006f28 <_UG_WindowUpdate+0x178>)
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006f14:	9300      	str	r3, [sp, #0]
 8006f16:	4623      	mov	r3, r4
 8006f18:	f7fe fb50 	bl	80055bc <UG_FillFrame>
   }
}
 8006f1c:	371c      	adds	r7, #28
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd90      	pop	{r4, r7, pc}
 8006f22:	bf00      	nop
 8006f24:	08017524 	.word	0x08017524
 8006f28:	2001c4d0 	.word	0x2001c4d0

08006f2c <_ZdlPvj>:
 8006f2c:	f000 b81e 	b.w	8006f6c <_ZdlPv>

08006f30 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>:
 8006f30:	f850 3b08 	ldr.w	r3, [r0], #8
 8006f34:	1a1b      	subs	r3, r3, r0
 8006f36:	4258      	negs	r0, r3
 8006f38:	4158      	adcs	r0, r3
 8006f3a:	4770      	bx	lr

08006f3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>:
 8006f3c:	b510      	push	{r4, lr}
 8006f3e:	4604      	mov	r4, r0
 8006f40:	f7ff fff6 	bl	8006f30 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE11_M_is_localEv>
 8006f44:	b920      	cbnz	r0, 8006f50 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv+0x14>
 8006f46:	6820      	ldr	r0, [r4, #0]
 8006f48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f4c:	f000 b80e 	b.w	8006f6c <_ZdlPv>
 8006f50:	bd10      	pop	{r4, pc}

08006f52 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>:
 8006f52:	f100 0208 	add.w	r2, r0, #8
 8006f56:	6002      	str	r2, [r0, #0]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	6042      	str	r2, [r0, #4]
 8006f5c:	7202      	strb	r2, [r0, #8]
 8006f5e:	4770      	bx	lr

08006f60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>:
 8006f60:	b510      	push	{r4, lr}
 8006f62:	4604      	mov	r4, r0
 8006f64:	f7ff ffea 	bl	8006f3c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE10_M_disposeEv>
 8006f68:	4620      	mov	r0, r4
 8006f6a:	bd10      	pop	{r4, pc}

08006f6c <_ZdlPv>:
 8006f6c:	f000 b800 	b.w	8006f70 <free>

08006f70 <free>:
 8006f70:	4b02      	ldr	r3, [pc, #8]	@ (8006f7c <free+0xc>)
 8006f72:	4601      	mov	r1, r0
 8006f74:	6818      	ldr	r0, [r3, #0]
 8006f76:	f000 b951 	b.w	800721c <_free_r>
 8006f7a:	bf00      	nop
 8006f7c:	20000030 	.word	0x20000030

08006f80 <sbrk_aligned>:
 8006f80:	b570      	push	{r4, r5, r6, lr}
 8006f82:	4e0f      	ldr	r6, [pc, #60]	@ (8006fc0 <sbrk_aligned+0x40>)
 8006f84:	460c      	mov	r4, r1
 8006f86:	6831      	ldr	r1, [r6, #0]
 8006f88:	4605      	mov	r5, r0
 8006f8a:	b911      	cbnz	r1, 8006f92 <sbrk_aligned+0x12>
 8006f8c:	f000 f8fc 	bl	8007188 <_sbrk_r>
 8006f90:	6030      	str	r0, [r6, #0]
 8006f92:	4621      	mov	r1, r4
 8006f94:	4628      	mov	r0, r5
 8006f96:	f000 f8f7 	bl	8007188 <_sbrk_r>
 8006f9a:	1c43      	adds	r3, r0, #1
 8006f9c:	d103      	bne.n	8006fa6 <sbrk_aligned+0x26>
 8006f9e:	f04f 34ff 	mov.w	r4, #4294967295
 8006fa2:	4620      	mov	r0, r4
 8006fa4:	bd70      	pop	{r4, r5, r6, pc}
 8006fa6:	1cc4      	adds	r4, r0, #3
 8006fa8:	f024 0403 	bic.w	r4, r4, #3
 8006fac:	42a0      	cmp	r0, r4
 8006fae:	d0f8      	beq.n	8006fa2 <sbrk_aligned+0x22>
 8006fb0:	1a21      	subs	r1, r4, r0
 8006fb2:	4628      	mov	r0, r5
 8006fb4:	f000 f8e8 	bl	8007188 <_sbrk_r>
 8006fb8:	3001      	adds	r0, #1
 8006fba:	d1f2      	bne.n	8006fa2 <sbrk_aligned+0x22>
 8006fbc:	e7ef      	b.n	8006f9e <sbrk_aligned+0x1e>
 8006fbe:	bf00      	nop
 8006fc0:	2001c4ec 	.word	0x2001c4ec

08006fc4 <_malloc_r>:
 8006fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006fc8:	1ccd      	adds	r5, r1, #3
 8006fca:	f025 0503 	bic.w	r5, r5, #3
 8006fce:	3508      	adds	r5, #8
 8006fd0:	2d0c      	cmp	r5, #12
 8006fd2:	bf38      	it	cc
 8006fd4:	250c      	movcc	r5, #12
 8006fd6:	2d00      	cmp	r5, #0
 8006fd8:	4606      	mov	r6, r0
 8006fda:	db01      	blt.n	8006fe0 <_malloc_r+0x1c>
 8006fdc:	42a9      	cmp	r1, r5
 8006fde:	d904      	bls.n	8006fea <_malloc_r+0x26>
 8006fe0:	230c      	movs	r3, #12
 8006fe2:	6033      	str	r3, [r6, #0]
 8006fe4:	2000      	movs	r0, #0
 8006fe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80070c0 <_malloc_r+0xfc>
 8006fee:	f000 f869 	bl	80070c4 <__malloc_lock>
 8006ff2:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff6:	461c      	mov	r4, r3
 8006ff8:	bb44      	cbnz	r4, 800704c <_malloc_r+0x88>
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	f7ff ffbf 	bl	8006f80 <sbrk_aligned>
 8007002:	1c43      	adds	r3, r0, #1
 8007004:	4604      	mov	r4, r0
 8007006:	d158      	bne.n	80070ba <_malloc_r+0xf6>
 8007008:	f8d8 4000 	ldr.w	r4, [r8]
 800700c:	4627      	mov	r7, r4
 800700e:	2f00      	cmp	r7, #0
 8007010:	d143      	bne.n	800709a <_malloc_r+0xd6>
 8007012:	2c00      	cmp	r4, #0
 8007014:	d04b      	beq.n	80070ae <_malloc_r+0xea>
 8007016:	6823      	ldr	r3, [r4, #0]
 8007018:	4639      	mov	r1, r7
 800701a:	4630      	mov	r0, r6
 800701c:	eb04 0903 	add.w	r9, r4, r3
 8007020:	f000 f8b2 	bl	8007188 <_sbrk_r>
 8007024:	4581      	cmp	r9, r0
 8007026:	d142      	bne.n	80070ae <_malloc_r+0xea>
 8007028:	6821      	ldr	r1, [r4, #0]
 800702a:	1a6d      	subs	r5, r5, r1
 800702c:	4629      	mov	r1, r5
 800702e:	4630      	mov	r0, r6
 8007030:	f7ff ffa6 	bl	8006f80 <sbrk_aligned>
 8007034:	3001      	adds	r0, #1
 8007036:	d03a      	beq.n	80070ae <_malloc_r+0xea>
 8007038:	6823      	ldr	r3, [r4, #0]
 800703a:	442b      	add	r3, r5
 800703c:	6023      	str	r3, [r4, #0]
 800703e:	f8d8 3000 	ldr.w	r3, [r8]
 8007042:	685a      	ldr	r2, [r3, #4]
 8007044:	bb62      	cbnz	r2, 80070a0 <_malloc_r+0xdc>
 8007046:	f8c8 7000 	str.w	r7, [r8]
 800704a:	e00f      	b.n	800706c <_malloc_r+0xa8>
 800704c:	6822      	ldr	r2, [r4, #0]
 800704e:	1b52      	subs	r2, r2, r5
 8007050:	d420      	bmi.n	8007094 <_malloc_r+0xd0>
 8007052:	2a0b      	cmp	r2, #11
 8007054:	d917      	bls.n	8007086 <_malloc_r+0xc2>
 8007056:	1961      	adds	r1, r4, r5
 8007058:	42a3      	cmp	r3, r4
 800705a:	6025      	str	r5, [r4, #0]
 800705c:	bf18      	it	ne
 800705e:	6059      	strne	r1, [r3, #4]
 8007060:	6863      	ldr	r3, [r4, #4]
 8007062:	bf08      	it	eq
 8007064:	f8c8 1000 	streq.w	r1, [r8]
 8007068:	5162      	str	r2, [r4, r5]
 800706a:	604b      	str	r3, [r1, #4]
 800706c:	4630      	mov	r0, r6
 800706e:	f000 f82f 	bl	80070d0 <__malloc_unlock>
 8007072:	f104 000b 	add.w	r0, r4, #11
 8007076:	1d23      	adds	r3, r4, #4
 8007078:	f020 0007 	bic.w	r0, r0, #7
 800707c:	1ac2      	subs	r2, r0, r3
 800707e:	bf1c      	itt	ne
 8007080:	1a1b      	subne	r3, r3, r0
 8007082:	50a3      	strne	r3, [r4, r2]
 8007084:	e7af      	b.n	8006fe6 <_malloc_r+0x22>
 8007086:	6862      	ldr	r2, [r4, #4]
 8007088:	42a3      	cmp	r3, r4
 800708a:	bf0c      	ite	eq
 800708c:	f8c8 2000 	streq.w	r2, [r8]
 8007090:	605a      	strne	r2, [r3, #4]
 8007092:	e7eb      	b.n	800706c <_malloc_r+0xa8>
 8007094:	4623      	mov	r3, r4
 8007096:	6864      	ldr	r4, [r4, #4]
 8007098:	e7ae      	b.n	8006ff8 <_malloc_r+0x34>
 800709a:	463c      	mov	r4, r7
 800709c:	687f      	ldr	r7, [r7, #4]
 800709e:	e7b6      	b.n	800700e <_malloc_r+0x4a>
 80070a0:	461a      	mov	r2, r3
 80070a2:	685b      	ldr	r3, [r3, #4]
 80070a4:	42a3      	cmp	r3, r4
 80070a6:	d1fb      	bne.n	80070a0 <_malloc_r+0xdc>
 80070a8:	2300      	movs	r3, #0
 80070aa:	6053      	str	r3, [r2, #4]
 80070ac:	e7de      	b.n	800706c <_malloc_r+0xa8>
 80070ae:	230c      	movs	r3, #12
 80070b0:	6033      	str	r3, [r6, #0]
 80070b2:	4630      	mov	r0, r6
 80070b4:	f000 f80c 	bl	80070d0 <__malloc_unlock>
 80070b8:	e794      	b.n	8006fe4 <_malloc_r+0x20>
 80070ba:	6005      	str	r5, [r0, #0]
 80070bc:	e7d6      	b.n	800706c <_malloc_r+0xa8>
 80070be:	bf00      	nop
 80070c0:	2001c4f0 	.word	0x2001c4f0

080070c4 <__malloc_lock>:
 80070c4:	4801      	ldr	r0, [pc, #4]	@ (80070cc <__malloc_lock+0x8>)
 80070c6:	f000 b899 	b.w	80071fc <__retarget_lock_acquire_recursive>
 80070ca:	bf00      	nop
 80070cc:	2001c630 	.word	0x2001c630

080070d0 <__malloc_unlock>:
 80070d0:	4801      	ldr	r0, [pc, #4]	@ (80070d8 <__malloc_unlock+0x8>)
 80070d2:	f000 b894 	b.w	80071fe <__retarget_lock_release_recursive>
 80070d6:	bf00      	nop
 80070d8:	2001c630 	.word	0x2001c630

080070dc <sniprintf>:
 80070dc:	b40c      	push	{r2, r3}
 80070de:	b530      	push	{r4, r5, lr}
 80070e0:	4b17      	ldr	r3, [pc, #92]	@ (8007140 <sniprintf+0x64>)
 80070e2:	1e0c      	subs	r4, r1, #0
 80070e4:	681d      	ldr	r5, [r3, #0]
 80070e6:	b09d      	sub	sp, #116	@ 0x74
 80070e8:	da08      	bge.n	80070fc <sniprintf+0x20>
 80070ea:	238b      	movs	r3, #139	@ 0x8b
 80070ec:	602b      	str	r3, [r5, #0]
 80070ee:	f04f 30ff 	mov.w	r0, #4294967295
 80070f2:	b01d      	add	sp, #116	@ 0x74
 80070f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80070f8:	b002      	add	sp, #8
 80070fa:	4770      	bx	lr
 80070fc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007100:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007104:	bf14      	ite	ne
 8007106:	f104 33ff 	addne.w	r3, r4, #4294967295
 800710a:	4623      	moveq	r3, r4
 800710c:	9304      	str	r3, [sp, #16]
 800710e:	9307      	str	r3, [sp, #28]
 8007110:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007114:	9002      	str	r0, [sp, #8]
 8007116:	9006      	str	r0, [sp, #24]
 8007118:	f8ad 3016 	strh.w	r3, [sp, #22]
 800711c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800711e:	ab21      	add	r3, sp, #132	@ 0x84
 8007120:	a902      	add	r1, sp, #8
 8007122:	4628      	mov	r0, r5
 8007124:	9301      	str	r3, [sp, #4]
 8007126:	f000 f91f 	bl	8007368 <_svfiprintf_r>
 800712a:	1c43      	adds	r3, r0, #1
 800712c:	bfbc      	itt	lt
 800712e:	238b      	movlt	r3, #139	@ 0x8b
 8007130:	602b      	strlt	r3, [r5, #0]
 8007132:	2c00      	cmp	r4, #0
 8007134:	d0dd      	beq.n	80070f2 <sniprintf+0x16>
 8007136:	9b02      	ldr	r3, [sp, #8]
 8007138:	2200      	movs	r2, #0
 800713a:	701a      	strb	r2, [r3, #0]
 800713c:	e7d9      	b.n	80070f2 <sniprintf+0x16>
 800713e:	bf00      	nop
 8007140:	20000030 	.word	0x20000030

08007144 <memmove>:
 8007144:	4288      	cmp	r0, r1
 8007146:	b510      	push	{r4, lr}
 8007148:	eb01 0402 	add.w	r4, r1, r2
 800714c:	d902      	bls.n	8007154 <memmove+0x10>
 800714e:	4284      	cmp	r4, r0
 8007150:	4623      	mov	r3, r4
 8007152:	d807      	bhi.n	8007164 <memmove+0x20>
 8007154:	1e43      	subs	r3, r0, #1
 8007156:	42a1      	cmp	r1, r4
 8007158:	d008      	beq.n	800716c <memmove+0x28>
 800715a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800715e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007162:	e7f8      	b.n	8007156 <memmove+0x12>
 8007164:	4402      	add	r2, r0
 8007166:	4601      	mov	r1, r0
 8007168:	428a      	cmp	r2, r1
 800716a:	d100      	bne.n	800716e <memmove+0x2a>
 800716c:	bd10      	pop	{r4, pc}
 800716e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007172:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007176:	e7f7      	b.n	8007168 <memmove+0x24>

08007178 <memset>:
 8007178:	4402      	add	r2, r0
 800717a:	4603      	mov	r3, r0
 800717c:	4293      	cmp	r3, r2
 800717e:	d100      	bne.n	8007182 <memset+0xa>
 8007180:	4770      	bx	lr
 8007182:	f803 1b01 	strb.w	r1, [r3], #1
 8007186:	e7f9      	b.n	800717c <memset+0x4>

08007188 <_sbrk_r>:
 8007188:	b538      	push	{r3, r4, r5, lr}
 800718a:	4d06      	ldr	r5, [pc, #24]	@ (80071a4 <_sbrk_r+0x1c>)
 800718c:	2300      	movs	r3, #0
 800718e:	4604      	mov	r4, r0
 8007190:	4608      	mov	r0, r1
 8007192:	602b      	str	r3, [r5, #0]
 8007194:	f7fa f8d2 	bl	800133c <_sbrk>
 8007198:	1c43      	adds	r3, r0, #1
 800719a:	d102      	bne.n	80071a2 <_sbrk_r+0x1a>
 800719c:	682b      	ldr	r3, [r5, #0]
 800719e:	b103      	cbz	r3, 80071a2 <_sbrk_r+0x1a>
 80071a0:	6023      	str	r3, [r4, #0]
 80071a2:	bd38      	pop	{r3, r4, r5, pc}
 80071a4:	2001c62c 	.word	0x2001c62c

080071a8 <__errno>:
 80071a8:	4b01      	ldr	r3, [pc, #4]	@ (80071b0 <__errno+0x8>)
 80071aa:	6818      	ldr	r0, [r3, #0]
 80071ac:	4770      	bx	lr
 80071ae:	bf00      	nop
 80071b0:	20000030 	.word	0x20000030

080071b4 <__libc_init_array>:
 80071b4:	b570      	push	{r4, r5, r6, lr}
 80071b6:	4d0d      	ldr	r5, [pc, #52]	@ (80071ec <__libc_init_array+0x38>)
 80071b8:	4c0d      	ldr	r4, [pc, #52]	@ (80071f0 <__libc_init_array+0x3c>)
 80071ba:	1b64      	subs	r4, r4, r5
 80071bc:	10a4      	asrs	r4, r4, #2
 80071be:	2600      	movs	r6, #0
 80071c0:	42a6      	cmp	r6, r4
 80071c2:	d109      	bne.n	80071d8 <__libc_init_array+0x24>
 80071c4:	4d0b      	ldr	r5, [pc, #44]	@ (80071f4 <__libc_init_array+0x40>)
 80071c6:	4c0c      	ldr	r4, [pc, #48]	@ (80071f8 <__libc_init_array+0x44>)
 80071c8:	f000 fb8e 	bl	80078e8 <_init>
 80071cc:	1b64      	subs	r4, r4, r5
 80071ce:	10a4      	asrs	r4, r4, #2
 80071d0:	2600      	movs	r6, #0
 80071d2:	42a6      	cmp	r6, r4
 80071d4:	d105      	bne.n	80071e2 <__libc_init_array+0x2e>
 80071d6:	bd70      	pop	{r4, r5, r6, pc}
 80071d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80071dc:	4798      	blx	r3
 80071de:	3601      	adds	r6, #1
 80071e0:	e7ee      	b.n	80071c0 <__libc_init_array+0xc>
 80071e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80071e6:	4798      	blx	r3
 80071e8:	3601      	adds	r6, #1
 80071ea:	e7f2      	b.n	80071d2 <__libc_init_array+0x1e>
 80071ec:	08017578 	.word	0x08017578
 80071f0:	08017578 	.word	0x08017578
 80071f4:	08017578 	.word	0x08017578
 80071f8:	08017580 	.word	0x08017580

080071fc <__retarget_lock_acquire_recursive>:
 80071fc:	4770      	bx	lr

080071fe <__retarget_lock_release_recursive>:
 80071fe:	4770      	bx	lr

08007200 <memcpy>:
 8007200:	440a      	add	r2, r1
 8007202:	4291      	cmp	r1, r2
 8007204:	f100 33ff 	add.w	r3, r0, #4294967295
 8007208:	d100      	bne.n	800720c <memcpy+0xc>
 800720a:	4770      	bx	lr
 800720c:	b510      	push	{r4, lr}
 800720e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007212:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007216:	4291      	cmp	r1, r2
 8007218:	d1f9      	bne.n	800720e <memcpy+0xe>
 800721a:	bd10      	pop	{r4, pc}

0800721c <_free_r>:
 800721c:	b538      	push	{r3, r4, r5, lr}
 800721e:	4605      	mov	r5, r0
 8007220:	2900      	cmp	r1, #0
 8007222:	d041      	beq.n	80072a8 <_free_r+0x8c>
 8007224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007228:	1f0c      	subs	r4, r1, #4
 800722a:	2b00      	cmp	r3, #0
 800722c:	bfb8      	it	lt
 800722e:	18e4      	addlt	r4, r4, r3
 8007230:	f7ff ff48 	bl	80070c4 <__malloc_lock>
 8007234:	4a1d      	ldr	r2, [pc, #116]	@ (80072ac <_free_r+0x90>)
 8007236:	6813      	ldr	r3, [r2, #0]
 8007238:	b933      	cbnz	r3, 8007248 <_free_r+0x2c>
 800723a:	6063      	str	r3, [r4, #4]
 800723c:	6014      	str	r4, [r2, #0]
 800723e:	4628      	mov	r0, r5
 8007240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007244:	f7ff bf44 	b.w	80070d0 <__malloc_unlock>
 8007248:	42a3      	cmp	r3, r4
 800724a:	d908      	bls.n	800725e <_free_r+0x42>
 800724c:	6820      	ldr	r0, [r4, #0]
 800724e:	1821      	adds	r1, r4, r0
 8007250:	428b      	cmp	r3, r1
 8007252:	bf01      	itttt	eq
 8007254:	6819      	ldreq	r1, [r3, #0]
 8007256:	685b      	ldreq	r3, [r3, #4]
 8007258:	1809      	addeq	r1, r1, r0
 800725a:	6021      	streq	r1, [r4, #0]
 800725c:	e7ed      	b.n	800723a <_free_r+0x1e>
 800725e:	461a      	mov	r2, r3
 8007260:	685b      	ldr	r3, [r3, #4]
 8007262:	b10b      	cbz	r3, 8007268 <_free_r+0x4c>
 8007264:	42a3      	cmp	r3, r4
 8007266:	d9fa      	bls.n	800725e <_free_r+0x42>
 8007268:	6811      	ldr	r1, [r2, #0]
 800726a:	1850      	adds	r0, r2, r1
 800726c:	42a0      	cmp	r0, r4
 800726e:	d10b      	bne.n	8007288 <_free_r+0x6c>
 8007270:	6820      	ldr	r0, [r4, #0]
 8007272:	4401      	add	r1, r0
 8007274:	1850      	adds	r0, r2, r1
 8007276:	4283      	cmp	r3, r0
 8007278:	6011      	str	r1, [r2, #0]
 800727a:	d1e0      	bne.n	800723e <_free_r+0x22>
 800727c:	6818      	ldr	r0, [r3, #0]
 800727e:	685b      	ldr	r3, [r3, #4]
 8007280:	6053      	str	r3, [r2, #4]
 8007282:	4408      	add	r0, r1
 8007284:	6010      	str	r0, [r2, #0]
 8007286:	e7da      	b.n	800723e <_free_r+0x22>
 8007288:	d902      	bls.n	8007290 <_free_r+0x74>
 800728a:	230c      	movs	r3, #12
 800728c:	602b      	str	r3, [r5, #0]
 800728e:	e7d6      	b.n	800723e <_free_r+0x22>
 8007290:	6820      	ldr	r0, [r4, #0]
 8007292:	1821      	adds	r1, r4, r0
 8007294:	428b      	cmp	r3, r1
 8007296:	bf04      	itt	eq
 8007298:	6819      	ldreq	r1, [r3, #0]
 800729a:	685b      	ldreq	r3, [r3, #4]
 800729c:	6063      	str	r3, [r4, #4]
 800729e:	bf04      	itt	eq
 80072a0:	1809      	addeq	r1, r1, r0
 80072a2:	6021      	streq	r1, [r4, #0]
 80072a4:	6054      	str	r4, [r2, #4]
 80072a6:	e7ca      	b.n	800723e <_free_r+0x22>
 80072a8:	bd38      	pop	{r3, r4, r5, pc}
 80072aa:	bf00      	nop
 80072ac:	2001c4f0 	.word	0x2001c4f0

080072b0 <__ssputs_r>:
 80072b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072b4:	688e      	ldr	r6, [r1, #8]
 80072b6:	461f      	mov	r7, r3
 80072b8:	42be      	cmp	r6, r7
 80072ba:	680b      	ldr	r3, [r1, #0]
 80072bc:	4682      	mov	sl, r0
 80072be:	460c      	mov	r4, r1
 80072c0:	4690      	mov	r8, r2
 80072c2:	d82d      	bhi.n	8007320 <__ssputs_r+0x70>
 80072c4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80072c8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80072cc:	d026      	beq.n	800731c <__ssputs_r+0x6c>
 80072ce:	6965      	ldr	r5, [r4, #20]
 80072d0:	6909      	ldr	r1, [r1, #16]
 80072d2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80072d6:	eba3 0901 	sub.w	r9, r3, r1
 80072da:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80072de:	1c7b      	adds	r3, r7, #1
 80072e0:	444b      	add	r3, r9
 80072e2:	106d      	asrs	r5, r5, #1
 80072e4:	429d      	cmp	r5, r3
 80072e6:	bf38      	it	cc
 80072e8:	461d      	movcc	r5, r3
 80072ea:	0553      	lsls	r3, r2, #21
 80072ec:	d527      	bpl.n	800733e <__ssputs_r+0x8e>
 80072ee:	4629      	mov	r1, r5
 80072f0:	f7ff fe68 	bl	8006fc4 <_malloc_r>
 80072f4:	4606      	mov	r6, r0
 80072f6:	b360      	cbz	r0, 8007352 <__ssputs_r+0xa2>
 80072f8:	6921      	ldr	r1, [r4, #16]
 80072fa:	464a      	mov	r2, r9
 80072fc:	f7ff ff80 	bl	8007200 <memcpy>
 8007300:	89a3      	ldrh	r3, [r4, #12]
 8007302:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007306:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800730a:	81a3      	strh	r3, [r4, #12]
 800730c:	6126      	str	r6, [r4, #16]
 800730e:	6165      	str	r5, [r4, #20]
 8007310:	444e      	add	r6, r9
 8007312:	eba5 0509 	sub.w	r5, r5, r9
 8007316:	6026      	str	r6, [r4, #0]
 8007318:	60a5      	str	r5, [r4, #8]
 800731a:	463e      	mov	r6, r7
 800731c:	42be      	cmp	r6, r7
 800731e:	d900      	bls.n	8007322 <__ssputs_r+0x72>
 8007320:	463e      	mov	r6, r7
 8007322:	6820      	ldr	r0, [r4, #0]
 8007324:	4632      	mov	r2, r6
 8007326:	4641      	mov	r1, r8
 8007328:	f7ff ff0c 	bl	8007144 <memmove>
 800732c:	68a3      	ldr	r3, [r4, #8]
 800732e:	1b9b      	subs	r3, r3, r6
 8007330:	60a3      	str	r3, [r4, #8]
 8007332:	6823      	ldr	r3, [r4, #0]
 8007334:	4433      	add	r3, r6
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	2000      	movs	r0, #0
 800733a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800733e:	462a      	mov	r2, r5
 8007340:	f000 fa9c 	bl	800787c <_realloc_r>
 8007344:	4606      	mov	r6, r0
 8007346:	2800      	cmp	r0, #0
 8007348:	d1e0      	bne.n	800730c <__ssputs_r+0x5c>
 800734a:	6921      	ldr	r1, [r4, #16]
 800734c:	4650      	mov	r0, sl
 800734e:	f7ff ff65 	bl	800721c <_free_r>
 8007352:	230c      	movs	r3, #12
 8007354:	f8ca 3000 	str.w	r3, [sl]
 8007358:	89a3      	ldrh	r3, [r4, #12]
 800735a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800735e:	81a3      	strh	r3, [r4, #12]
 8007360:	f04f 30ff 	mov.w	r0, #4294967295
 8007364:	e7e9      	b.n	800733a <__ssputs_r+0x8a>
	...

08007368 <_svfiprintf_r>:
 8007368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800736c:	4698      	mov	r8, r3
 800736e:	898b      	ldrh	r3, [r1, #12]
 8007370:	061b      	lsls	r3, r3, #24
 8007372:	b09d      	sub	sp, #116	@ 0x74
 8007374:	4607      	mov	r7, r0
 8007376:	460d      	mov	r5, r1
 8007378:	4614      	mov	r4, r2
 800737a:	d510      	bpl.n	800739e <_svfiprintf_r+0x36>
 800737c:	690b      	ldr	r3, [r1, #16]
 800737e:	b973      	cbnz	r3, 800739e <_svfiprintf_r+0x36>
 8007380:	2140      	movs	r1, #64	@ 0x40
 8007382:	f7ff fe1f 	bl	8006fc4 <_malloc_r>
 8007386:	6028      	str	r0, [r5, #0]
 8007388:	6128      	str	r0, [r5, #16]
 800738a:	b930      	cbnz	r0, 800739a <_svfiprintf_r+0x32>
 800738c:	230c      	movs	r3, #12
 800738e:	603b      	str	r3, [r7, #0]
 8007390:	f04f 30ff 	mov.w	r0, #4294967295
 8007394:	b01d      	add	sp, #116	@ 0x74
 8007396:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800739a:	2340      	movs	r3, #64	@ 0x40
 800739c:	616b      	str	r3, [r5, #20]
 800739e:	2300      	movs	r3, #0
 80073a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80073a2:	2320      	movs	r3, #32
 80073a4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80073a8:	f8cd 800c 	str.w	r8, [sp, #12]
 80073ac:	2330      	movs	r3, #48	@ 0x30
 80073ae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800754c <_svfiprintf_r+0x1e4>
 80073b2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80073b6:	f04f 0901 	mov.w	r9, #1
 80073ba:	4623      	mov	r3, r4
 80073bc:	469a      	mov	sl, r3
 80073be:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073c2:	b10a      	cbz	r2, 80073c8 <_svfiprintf_r+0x60>
 80073c4:	2a25      	cmp	r2, #37	@ 0x25
 80073c6:	d1f9      	bne.n	80073bc <_svfiprintf_r+0x54>
 80073c8:	ebba 0b04 	subs.w	fp, sl, r4
 80073cc:	d00b      	beq.n	80073e6 <_svfiprintf_r+0x7e>
 80073ce:	465b      	mov	r3, fp
 80073d0:	4622      	mov	r2, r4
 80073d2:	4629      	mov	r1, r5
 80073d4:	4638      	mov	r0, r7
 80073d6:	f7ff ff6b 	bl	80072b0 <__ssputs_r>
 80073da:	3001      	adds	r0, #1
 80073dc:	f000 80a7 	beq.w	800752e <_svfiprintf_r+0x1c6>
 80073e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073e2:	445a      	add	r2, fp
 80073e4:	9209      	str	r2, [sp, #36]	@ 0x24
 80073e6:	f89a 3000 	ldrb.w	r3, [sl]
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	f000 809f 	beq.w	800752e <_svfiprintf_r+0x1c6>
 80073f0:	2300      	movs	r3, #0
 80073f2:	f04f 32ff 	mov.w	r2, #4294967295
 80073f6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073fa:	f10a 0a01 	add.w	sl, sl, #1
 80073fe:	9304      	str	r3, [sp, #16]
 8007400:	9307      	str	r3, [sp, #28]
 8007402:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007406:	931a      	str	r3, [sp, #104]	@ 0x68
 8007408:	4654      	mov	r4, sl
 800740a:	2205      	movs	r2, #5
 800740c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007410:	484e      	ldr	r0, [pc, #312]	@ (800754c <_svfiprintf_r+0x1e4>)
 8007412:	f7f8 fee5 	bl	80001e0 <memchr>
 8007416:	9a04      	ldr	r2, [sp, #16]
 8007418:	b9d8      	cbnz	r0, 8007452 <_svfiprintf_r+0xea>
 800741a:	06d0      	lsls	r0, r2, #27
 800741c:	bf44      	itt	mi
 800741e:	2320      	movmi	r3, #32
 8007420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007424:	0711      	lsls	r1, r2, #28
 8007426:	bf44      	itt	mi
 8007428:	232b      	movmi	r3, #43	@ 0x2b
 800742a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800742e:	f89a 3000 	ldrb.w	r3, [sl]
 8007432:	2b2a      	cmp	r3, #42	@ 0x2a
 8007434:	d015      	beq.n	8007462 <_svfiprintf_r+0xfa>
 8007436:	9a07      	ldr	r2, [sp, #28]
 8007438:	4654      	mov	r4, sl
 800743a:	2000      	movs	r0, #0
 800743c:	f04f 0c0a 	mov.w	ip, #10
 8007440:	4621      	mov	r1, r4
 8007442:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007446:	3b30      	subs	r3, #48	@ 0x30
 8007448:	2b09      	cmp	r3, #9
 800744a:	d94b      	bls.n	80074e4 <_svfiprintf_r+0x17c>
 800744c:	b1b0      	cbz	r0, 800747c <_svfiprintf_r+0x114>
 800744e:	9207      	str	r2, [sp, #28]
 8007450:	e014      	b.n	800747c <_svfiprintf_r+0x114>
 8007452:	eba0 0308 	sub.w	r3, r0, r8
 8007456:	fa09 f303 	lsl.w	r3, r9, r3
 800745a:	4313      	orrs	r3, r2
 800745c:	9304      	str	r3, [sp, #16]
 800745e:	46a2      	mov	sl, r4
 8007460:	e7d2      	b.n	8007408 <_svfiprintf_r+0xa0>
 8007462:	9b03      	ldr	r3, [sp, #12]
 8007464:	1d19      	adds	r1, r3, #4
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	9103      	str	r1, [sp, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	bfbb      	ittet	lt
 800746e:	425b      	neglt	r3, r3
 8007470:	f042 0202 	orrlt.w	r2, r2, #2
 8007474:	9307      	strge	r3, [sp, #28]
 8007476:	9307      	strlt	r3, [sp, #28]
 8007478:	bfb8      	it	lt
 800747a:	9204      	strlt	r2, [sp, #16]
 800747c:	7823      	ldrb	r3, [r4, #0]
 800747e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007480:	d10a      	bne.n	8007498 <_svfiprintf_r+0x130>
 8007482:	7863      	ldrb	r3, [r4, #1]
 8007484:	2b2a      	cmp	r3, #42	@ 0x2a
 8007486:	d132      	bne.n	80074ee <_svfiprintf_r+0x186>
 8007488:	9b03      	ldr	r3, [sp, #12]
 800748a:	1d1a      	adds	r2, r3, #4
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	9203      	str	r2, [sp, #12]
 8007490:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007494:	3402      	adds	r4, #2
 8007496:	9305      	str	r3, [sp, #20]
 8007498:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800755c <_svfiprintf_r+0x1f4>
 800749c:	7821      	ldrb	r1, [r4, #0]
 800749e:	2203      	movs	r2, #3
 80074a0:	4650      	mov	r0, sl
 80074a2:	f7f8 fe9d 	bl	80001e0 <memchr>
 80074a6:	b138      	cbz	r0, 80074b8 <_svfiprintf_r+0x150>
 80074a8:	9b04      	ldr	r3, [sp, #16]
 80074aa:	eba0 000a 	sub.w	r0, r0, sl
 80074ae:	2240      	movs	r2, #64	@ 0x40
 80074b0:	4082      	lsls	r2, r0
 80074b2:	4313      	orrs	r3, r2
 80074b4:	3401      	adds	r4, #1
 80074b6:	9304      	str	r3, [sp, #16]
 80074b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074bc:	4824      	ldr	r0, [pc, #144]	@ (8007550 <_svfiprintf_r+0x1e8>)
 80074be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074c2:	2206      	movs	r2, #6
 80074c4:	f7f8 fe8c 	bl	80001e0 <memchr>
 80074c8:	2800      	cmp	r0, #0
 80074ca:	d036      	beq.n	800753a <_svfiprintf_r+0x1d2>
 80074cc:	4b21      	ldr	r3, [pc, #132]	@ (8007554 <_svfiprintf_r+0x1ec>)
 80074ce:	bb1b      	cbnz	r3, 8007518 <_svfiprintf_r+0x1b0>
 80074d0:	9b03      	ldr	r3, [sp, #12]
 80074d2:	3307      	adds	r3, #7
 80074d4:	f023 0307 	bic.w	r3, r3, #7
 80074d8:	3308      	adds	r3, #8
 80074da:	9303      	str	r3, [sp, #12]
 80074dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074de:	4433      	add	r3, r6
 80074e0:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e2:	e76a      	b.n	80073ba <_svfiprintf_r+0x52>
 80074e4:	fb0c 3202 	mla	r2, ip, r2, r3
 80074e8:	460c      	mov	r4, r1
 80074ea:	2001      	movs	r0, #1
 80074ec:	e7a8      	b.n	8007440 <_svfiprintf_r+0xd8>
 80074ee:	2300      	movs	r3, #0
 80074f0:	3401      	adds	r4, #1
 80074f2:	9305      	str	r3, [sp, #20]
 80074f4:	4619      	mov	r1, r3
 80074f6:	f04f 0c0a 	mov.w	ip, #10
 80074fa:	4620      	mov	r0, r4
 80074fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007500:	3a30      	subs	r2, #48	@ 0x30
 8007502:	2a09      	cmp	r2, #9
 8007504:	d903      	bls.n	800750e <_svfiprintf_r+0x1a6>
 8007506:	2b00      	cmp	r3, #0
 8007508:	d0c6      	beq.n	8007498 <_svfiprintf_r+0x130>
 800750a:	9105      	str	r1, [sp, #20]
 800750c:	e7c4      	b.n	8007498 <_svfiprintf_r+0x130>
 800750e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007512:	4604      	mov	r4, r0
 8007514:	2301      	movs	r3, #1
 8007516:	e7f0      	b.n	80074fa <_svfiprintf_r+0x192>
 8007518:	ab03      	add	r3, sp, #12
 800751a:	9300      	str	r3, [sp, #0]
 800751c:	462a      	mov	r2, r5
 800751e:	4b0e      	ldr	r3, [pc, #56]	@ (8007558 <_svfiprintf_r+0x1f0>)
 8007520:	a904      	add	r1, sp, #16
 8007522:	4638      	mov	r0, r7
 8007524:	f3af 8000 	nop.w
 8007528:	1c42      	adds	r2, r0, #1
 800752a:	4606      	mov	r6, r0
 800752c:	d1d6      	bne.n	80074dc <_svfiprintf_r+0x174>
 800752e:	89ab      	ldrh	r3, [r5, #12]
 8007530:	065b      	lsls	r3, r3, #25
 8007532:	f53f af2d 	bmi.w	8007390 <_svfiprintf_r+0x28>
 8007536:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007538:	e72c      	b.n	8007394 <_svfiprintf_r+0x2c>
 800753a:	ab03      	add	r3, sp, #12
 800753c:	9300      	str	r3, [sp, #0]
 800753e:	462a      	mov	r2, r5
 8007540:	4b05      	ldr	r3, [pc, #20]	@ (8007558 <_svfiprintf_r+0x1f0>)
 8007542:	a904      	add	r1, sp, #16
 8007544:	4638      	mov	r0, r7
 8007546:	f000 f879 	bl	800763c <_printf_i>
 800754a:	e7ed      	b.n	8007528 <_svfiprintf_r+0x1c0>
 800754c:	0801753c 	.word	0x0801753c
 8007550:	08017546 	.word	0x08017546
 8007554:	00000000 	.word	0x00000000
 8007558:	080072b1 	.word	0x080072b1
 800755c:	08017542 	.word	0x08017542

08007560 <_printf_common>:
 8007560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007564:	4616      	mov	r6, r2
 8007566:	4698      	mov	r8, r3
 8007568:	688a      	ldr	r2, [r1, #8]
 800756a:	690b      	ldr	r3, [r1, #16]
 800756c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007570:	4293      	cmp	r3, r2
 8007572:	bfb8      	it	lt
 8007574:	4613      	movlt	r3, r2
 8007576:	6033      	str	r3, [r6, #0]
 8007578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800757c:	4607      	mov	r7, r0
 800757e:	460c      	mov	r4, r1
 8007580:	b10a      	cbz	r2, 8007586 <_printf_common+0x26>
 8007582:	3301      	adds	r3, #1
 8007584:	6033      	str	r3, [r6, #0]
 8007586:	6823      	ldr	r3, [r4, #0]
 8007588:	0699      	lsls	r1, r3, #26
 800758a:	bf42      	ittt	mi
 800758c:	6833      	ldrmi	r3, [r6, #0]
 800758e:	3302      	addmi	r3, #2
 8007590:	6033      	strmi	r3, [r6, #0]
 8007592:	6825      	ldr	r5, [r4, #0]
 8007594:	f015 0506 	ands.w	r5, r5, #6
 8007598:	d106      	bne.n	80075a8 <_printf_common+0x48>
 800759a:	f104 0a19 	add.w	sl, r4, #25
 800759e:	68e3      	ldr	r3, [r4, #12]
 80075a0:	6832      	ldr	r2, [r6, #0]
 80075a2:	1a9b      	subs	r3, r3, r2
 80075a4:	42ab      	cmp	r3, r5
 80075a6:	dc26      	bgt.n	80075f6 <_printf_common+0x96>
 80075a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80075ac:	6822      	ldr	r2, [r4, #0]
 80075ae:	3b00      	subs	r3, #0
 80075b0:	bf18      	it	ne
 80075b2:	2301      	movne	r3, #1
 80075b4:	0692      	lsls	r2, r2, #26
 80075b6:	d42b      	bmi.n	8007610 <_printf_common+0xb0>
 80075b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80075bc:	4641      	mov	r1, r8
 80075be:	4638      	mov	r0, r7
 80075c0:	47c8      	blx	r9
 80075c2:	3001      	adds	r0, #1
 80075c4:	d01e      	beq.n	8007604 <_printf_common+0xa4>
 80075c6:	6823      	ldr	r3, [r4, #0]
 80075c8:	6922      	ldr	r2, [r4, #16]
 80075ca:	f003 0306 	and.w	r3, r3, #6
 80075ce:	2b04      	cmp	r3, #4
 80075d0:	bf02      	ittt	eq
 80075d2:	68e5      	ldreq	r5, [r4, #12]
 80075d4:	6833      	ldreq	r3, [r6, #0]
 80075d6:	1aed      	subeq	r5, r5, r3
 80075d8:	68a3      	ldr	r3, [r4, #8]
 80075da:	bf0c      	ite	eq
 80075dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80075e0:	2500      	movne	r5, #0
 80075e2:	4293      	cmp	r3, r2
 80075e4:	bfc4      	itt	gt
 80075e6:	1a9b      	subgt	r3, r3, r2
 80075e8:	18ed      	addgt	r5, r5, r3
 80075ea:	2600      	movs	r6, #0
 80075ec:	341a      	adds	r4, #26
 80075ee:	42b5      	cmp	r5, r6
 80075f0:	d11a      	bne.n	8007628 <_printf_common+0xc8>
 80075f2:	2000      	movs	r0, #0
 80075f4:	e008      	b.n	8007608 <_printf_common+0xa8>
 80075f6:	2301      	movs	r3, #1
 80075f8:	4652      	mov	r2, sl
 80075fa:	4641      	mov	r1, r8
 80075fc:	4638      	mov	r0, r7
 80075fe:	47c8      	blx	r9
 8007600:	3001      	adds	r0, #1
 8007602:	d103      	bne.n	800760c <_printf_common+0xac>
 8007604:	f04f 30ff 	mov.w	r0, #4294967295
 8007608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800760c:	3501      	adds	r5, #1
 800760e:	e7c6      	b.n	800759e <_printf_common+0x3e>
 8007610:	18e1      	adds	r1, r4, r3
 8007612:	1c5a      	adds	r2, r3, #1
 8007614:	2030      	movs	r0, #48	@ 0x30
 8007616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800761a:	4422      	add	r2, r4
 800761c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007624:	3302      	adds	r3, #2
 8007626:	e7c7      	b.n	80075b8 <_printf_common+0x58>
 8007628:	2301      	movs	r3, #1
 800762a:	4622      	mov	r2, r4
 800762c:	4641      	mov	r1, r8
 800762e:	4638      	mov	r0, r7
 8007630:	47c8      	blx	r9
 8007632:	3001      	adds	r0, #1
 8007634:	d0e6      	beq.n	8007604 <_printf_common+0xa4>
 8007636:	3601      	adds	r6, #1
 8007638:	e7d9      	b.n	80075ee <_printf_common+0x8e>
	...

0800763c <_printf_i>:
 800763c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007640:	7e0f      	ldrb	r7, [r1, #24]
 8007642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8007644:	2f78      	cmp	r7, #120	@ 0x78
 8007646:	4691      	mov	r9, r2
 8007648:	4680      	mov	r8, r0
 800764a:	460c      	mov	r4, r1
 800764c:	469a      	mov	sl, r3
 800764e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8007652:	d807      	bhi.n	8007664 <_printf_i+0x28>
 8007654:	2f62      	cmp	r7, #98	@ 0x62
 8007656:	d80a      	bhi.n	800766e <_printf_i+0x32>
 8007658:	2f00      	cmp	r7, #0
 800765a:	f000 80d2 	beq.w	8007802 <_printf_i+0x1c6>
 800765e:	2f58      	cmp	r7, #88	@ 0x58
 8007660:	f000 80b9 	beq.w	80077d6 <_printf_i+0x19a>
 8007664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800766c:	e03a      	b.n	80076e4 <_printf_i+0xa8>
 800766e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8007672:	2b15      	cmp	r3, #21
 8007674:	d8f6      	bhi.n	8007664 <_printf_i+0x28>
 8007676:	a101      	add	r1, pc, #4	@ (adr r1, 800767c <_printf_i+0x40>)
 8007678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800767c:	080076d5 	.word	0x080076d5
 8007680:	080076e9 	.word	0x080076e9
 8007684:	08007665 	.word	0x08007665
 8007688:	08007665 	.word	0x08007665
 800768c:	08007665 	.word	0x08007665
 8007690:	08007665 	.word	0x08007665
 8007694:	080076e9 	.word	0x080076e9
 8007698:	08007665 	.word	0x08007665
 800769c:	08007665 	.word	0x08007665
 80076a0:	08007665 	.word	0x08007665
 80076a4:	08007665 	.word	0x08007665
 80076a8:	080077e9 	.word	0x080077e9
 80076ac:	08007713 	.word	0x08007713
 80076b0:	080077a3 	.word	0x080077a3
 80076b4:	08007665 	.word	0x08007665
 80076b8:	08007665 	.word	0x08007665
 80076bc:	0800780b 	.word	0x0800780b
 80076c0:	08007665 	.word	0x08007665
 80076c4:	08007713 	.word	0x08007713
 80076c8:	08007665 	.word	0x08007665
 80076cc:	08007665 	.word	0x08007665
 80076d0:	080077ab 	.word	0x080077ab
 80076d4:	6833      	ldr	r3, [r6, #0]
 80076d6:	1d1a      	adds	r2, r3, #4
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	6032      	str	r2, [r6, #0]
 80076dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80076e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80076e4:	2301      	movs	r3, #1
 80076e6:	e09d      	b.n	8007824 <_printf_i+0x1e8>
 80076e8:	6833      	ldr	r3, [r6, #0]
 80076ea:	6820      	ldr	r0, [r4, #0]
 80076ec:	1d19      	adds	r1, r3, #4
 80076ee:	6031      	str	r1, [r6, #0]
 80076f0:	0606      	lsls	r6, r0, #24
 80076f2:	d501      	bpl.n	80076f8 <_printf_i+0xbc>
 80076f4:	681d      	ldr	r5, [r3, #0]
 80076f6:	e003      	b.n	8007700 <_printf_i+0xc4>
 80076f8:	0645      	lsls	r5, r0, #25
 80076fa:	d5fb      	bpl.n	80076f4 <_printf_i+0xb8>
 80076fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007700:	2d00      	cmp	r5, #0
 8007702:	da03      	bge.n	800770c <_printf_i+0xd0>
 8007704:	232d      	movs	r3, #45	@ 0x2d
 8007706:	426d      	negs	r5, r5
 8007708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800770c:	4859      	ldr	r0, [pc, #356]	@ (8007874 <_printf_i+0x238>)
 800770e:	230a      	movs	r3, #10
 8007710:	e011      	b.n	8007736 <_printf_i+0xfa>
 8007712:	6821      	ldr	r1, [r4, #0]
 8007714:	6833      	ldr	r3, [r6, #0]
 8007716:	0608      	lsls	r0, r1, #24
 8007718:	f853 5b04 	ldr.w	r5, [r3], #4
 800771c:	d402      	bmi.n	8007724 <_printf_i+0xe8>
 800771e:	0649      	lsls	r1, r1, #25
 8007720:	bf48      	it	mi
 8007722:	b2ad      	uxthmi	r5, r5
 8007724:	2f6f      	cmp	r7, #111	@ 0x6f
 8007726:	4853      	ldr	r0, [pc, #332]	@ (8007874 <_printf_i+0x238>)
 8007728:	6033      	str	r3, [r6, #0]
 800772a:	bf14      	ite	ne
 800772c:	230a      	movne	r3, #10
 800772e:	2308      	moveq	r3, #8
 8007730:	2100      	movs	r1, #0
 8007732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007736:	6866      	ldr	r6, [r4, #4]
 8007738:	60a6      	str	r6, [r4, #8]
 800773a:	2e00      	cmp	r6, #0
 800773c:	bfa2      	ittt	ge
 800773e:	6821      	ldrge	r1, [r4, #0]
 8007740:	f021 0104 	bicge.w	r1, r1, #4
 8007744:	6021      	strge	r1, [r4, #0]
 8007746:	b90d      	cbnz	r5, 800774c <_printf_i+0x110>
 8007748:	2e00      	cmp	r6, #0
 800774a:	d04b      	beq.n	80077e4 <_printf_i+0x1a8>
 800774c:	4616      	mov	r6, r2
 800774e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007752:	fb03 5711 	mls	r7, r3, r1, r5
 8007756:	5dc7      	ldrb	r7, [r0, r7]
 8007758:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800775c:	462f      	mov	r7, r5
 800775e:	42bb      	cmp	r3, r7
 8007760:	460d      	mov	r5, r1
 8007762:	d9f4      	bls.n	800774e <_printf_i+0x112>
 8007764:	2b08      	cmp	r3, #8
 8007766:	d10b      	bne.n	8007780 <_printf_i+0x144>
 8007768:	6823      	ldr	r3, [r4, #0]
 800776a:	07df      	lsls	r7, r3, #31
 800776c:	d508      	bpl.n	8007780 <_printf_i+0x144>
 800776e:	6923      	ldr	r3, [r4, #16]
 8007770:	6861      	ldr	r1, [r4, #4]
 8007772:	4299      	cmp	r1, r3
 8007774:	bfde      	ittt	le
 8007776:	2330      	movle	r3, #48	@ 0x30
 8007778:	f806 3c01 	strble.w	r3, [r6, #-1]
 800777c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007780:	1b92      	subs	r2, r2, r6
 8007782:	6122      	str	r2, [r4, #16]
 8007784:	f8cd a000 	str.w	sl, [sp]
 8007788:	464b      	mov	r3, r9
 800778a:	aa03      	add	r2, sp, #12
 800778c:	4621      	mov	r1, r4
 800778e:	4640      	mov	r0, r8
 8007790:	f7ff fee6 	bl	8007560 <_printf_common>
 8007794:	3001      	adds	r0, #1
 8007796:	d14a      	bne.n	800782e <_printf_i+0x1f2>
 8007798:	f04f 30ff 	mov.w	r0, #4294967295
 800779c:	b004      	add	sp, #16
 800779e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077a2:	6823      	ldr	r3, [r4, #0]
 80077a4:	f043 0320 	orr.w	r3, r3, #32
 80077a8:	6023      	str	r3, [r4, #0]
 80077aa:	4833      	ldr	r0, [pc, #204]	@ (8007878 <_printf_i+0x23c>)
 80077ac:	2778      	movs	r7, #120	@ 0x78
 80077ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80077b2:	6823      	ldr	r3, [r4, #0]
 80077b4:	6831      	ldr	r1, [r6, #0]
 80077b6:	061f      	lsls	r7, r3, #24
 80077b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80077bc:	d402      	bmi.n	80077c4 <_printf_i+0x188>
 80077be:	065f      	lsls	r7, r3, #25
 80077c0:	bf48      	it	mi
 80077c2:	b2ad      	uxthmi	r5, r5
 80077c4:	6031      	str	r1, [r6, #0]
 80077c6:	07d9      	lsls	r1, r3, #31
 80077c8:	bf44      	itt	mi
 80077ca:	f043 0320 	orrmi.w	r3, r3, #32
 80077ce:	6023      	strmi	r3, [r4, #0]
 80077d0:	b11d      	cbz	r5, 80077da <_printf_i+0x19e>
 80077d2:	2310      	movs	r3, #16
 80077d4:	e7ac      	b.n	8007730 <_printf_i+0xf4>
 80077d6:	4827      	ldr	r0, [pc, #156]	@ (8007874 <_printf_i+0x238>)
 80077d8:	e7e9      	b.n	80077ae <_printf_i+0x172>
 80077da:	6823      	ldr	r3, [r4, #0]
 80077dc:	f023 0320 	bic.w	r3, r3, #32
 80077e0:	6023      	str	r3, [r4, #0]
 80077e2:	e7f6      	b.n	80077d2 <_printf_i+0x196>
 80077e4:	4616      	mov	r6, r2
 80077e6:	e7bd      	b.n	8007764 <_printf_i+0x128>
 80077e8:	6833      	ldr	r3, [r6, #0]
 80077ea:	6825      	ldr	r5, [r4, #0]
 80077ec:	6961      	ldr	r1, [r4, #20]
 80077ee:	1d18      	adds	r0, r3, #4
 80077f0:	6030      	str	r0, [r6, #0]
 80077f2:	062e      	lsls	r6, r5, #24
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	d501      	bpl.n	80077fc <_printf_i+0x1c0>
 80077f8:	6019      	str	r1, [r3, #0]
 80077fa:	e002      	b.n	8007802 <_printf_i+0x1c6>
 80077fc:	0668      	lsls	r0, r5, #25
 80077fe:	d5fb      	bpl.n	80077f8 <_printf_i+0x1bc>
 8007800:	8019      	strh	r1, [r3, #0]
 8007802:	2300      	movs	r3, #0
 8007804:	6123      	str	r3, [r4, #16]
 8007806:	4616      	mov	r6, r2
 8007808:	e7bc      	b.n	8007784 <_printf_i+0x148>
 800780a:	6833      	ldr	r3, [r6, #0]
 800780c:	1d1a      	adds	r2, r3, #4
 800780e:	6032      	str	r2, [r6, #0]
 8007810:	681e      	ldr	r6, [r3, #0]
 8007812:	6862      	ldr	r2, [r4, #4]
 8007814:	2100      	movs	r1, #0
 8007816:	4630      	mov	r0, r6
 8007818:	f7f8 fce2 	bl	80001e0 <memchr>
 800781c:	b108      	cbz	r0, 8007822 <_printf_i+0x1e6>
 800781e:	1b80      	subs	r0, r0, r6
 8007820:	6060      	str	r0, [r4, #4]
 8007822:	6863      	ldr	r3, [r4, #4]
 8007824:	6123      	str	r3, [r4, #16]
 8007826:	2300      	movs	r3, #0
 8007828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800782c:	e7aa      	b.n	8007784 <_printf_i+0x148>
 800782e:	6923      	ldr	r3, [r4, #16]
 8007830:	4632      	mov	r2, r6
 8007832:	4649      	mov	r1, r9
 8007834:	4640      	mov	r0, r8
 8007836:	47d0      	blx	sl
 8007838:	3001      	adds	r0, #1
 800783a:	d0ad      	beq.n	8007798 <_printf_i+0x15c>
 800783c:	6823      	ldr	r3, [r4, #0]
 800783e:	079b      	lsls	r3, r3, #30
 8007840:	d413      	bmi.n	800786a <_printf_i+0x22e>
 8007842:	68e0      	ldr	r0, [r4, #12]
 8007844:	9b03      	ldr	r3, [sp, #12]
 8007846:	4298      	cmp	r0, r3
 8007848:	bfb8      	it	lt
 800784a:	4618      	movlt	r0, r3
 800784c:	e7a6      	b.n	800779c <_printf_i+0x160>
 800784e:	2301      	movs	r3, #1
 8007850:	4632      	mov	r2, r6
 8007852:	4649      	mov	r1, r9
 8007854:	4640      	mov	r0, r8
 8007856:	47d0      	blx	sl
 8007858:	3001      	adds	r0, #1
 800785a:	d09d      	beq.n	8007798 <_printf_i+0x15c>
 800785c:	3501      	adds	r5, #1
 800785e:	68e3      	ldr	r3, [r4, #12]
 8007860:	9903      	ldr	r1, [sp, #12]
 8007862:	1a5b      	subs	r3, r3, r1
 8007864:	42ab      	cmp	r3, r5
 8007866:	dcf2      	bgt.n	800784e <_printf_i+0x212>
 8007868:	e7eb      	b.n	8007842 <_printf_i+0x206>
 800786a:	2500      	movs	r5, #0
 800786c:	f104 0619 	add.w	r6, r4, #25
 8007870:	e7f5      	b.n	800785e <_printf_i+0x222>
 8007872:	bf00      	nop
 8007874:	0801754d 	.word	0x0801754d
 8007878:	0801755e 	.word	0x0801755e

0800787c <_realloc_r>:
 800787c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007880:	4680      	mov	r8, r0
 8007882:	4615      	mov	r5, r2
 8007884:	460c      	mov	r4, r1
 8007886:	b921      	cbnz	r1, 8007892 <_realloc_r+0x16>
 8007888:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800788c:	4611      	mov	r1, r2
 800788e:	f7ff bb99 	b.w	8006fc4 <_malloc_r>
 8007892:	b92a      	cbnz	r2, 80078a0 <_realloc_r+0x24>
 8007894:	f7ff fcc2 	bl	800721c <_free_r>
 8007898:	2400      	movs	r4, #0
 800789a:	4620      	mov	r0, r4
 800789c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078a0:	f000 f81a 	bl	80078d8 <_malloc_usable_size_r>
 80078a4:	4285      	cmp	r5, r0
 80078a6:	4606      	mov	r6, r0
 80078a8:	d802      	bhi.n	80078b0 <_realloc_r+0x34>
 80078aa:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 80078ae:	d8f4      	bhi.n	800789a <_realloc_r+0x1e>
 80078b0:	4629      	mov	r1, r5
 80078b2:	4640      	mov	r0, r8
 80078b4:	f7ff fb86 	bl	8006fc4 <_malloc_r>
 80078b8:	4607      	mov	r7, r0
 80078ba:	2800      	cmp	r0, #0
 80078bc:	d0ec      	beq.n	8007898 <_realloc_r+0x1c>
 80078be:	42b5      	cmp	r5, r6
 80078c0:	462a      	mov	r2, r5
 80078c2:	4621      	mov	r1, r4
 80078c4:	bf28      	it	cs
 80078c6:	4632      	movcs	r2, r6
 80078c8:	f7ff fc9a 	bl	8007200 <memcpy>
 80078cc:	4621      	mov	r1, r4
 80078ce:	4640      	mov	r0, r8
 80078d0:	f7ff fca4 	bl	800721c <_free_r>
 80078d4:	463c      	mov	r4, r7
 80078d6:	e7e0      	b.n	800789a <_realloc_r+0x1e>

080078d8 <_malloc_usable_size_r>:
 80078d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80078dc:	1f18      	subs	r0, r3, #4
 80078de:	2b00      	cmp	r3, #0
 80078e0:	bfbc      	itt	lt
 80078e2:	580b      	ldrlt	r3, [r1, r0]
 80078e4:	18c0      	addlt	r0, r0, r3
 80078e6:	4770      	bx	lr

080078e8 <_init>:
 80078e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078ea:	bf00      	nop
 80078ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078ee:	bc08      	pop	{r3}
 80078f0:	469e      	mov	lr, r3
 80078f2:	4770      	bx	lr

080078f4 <_fini>:
 80078f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078f6:	bf00      	nop
 80078f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078fa:	bc08      	pop	{r3}
 80078fc:	469e      	mov	lr, r3
 80078fe:	4770      	bx	lr
