// Seed: 1086724975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  assign module_1.id_3 = 0;
  inout wire id_1;
  always force id_2 = id_1 + id_1;
endmodule
module module_1 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input tri id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
endmodule
