# Hexadecimal-counter-on-FPGA
Hexadecimal counter (0 to F(15)) implemented on Xilinx Spartan 6 FPGA. Assign user IO ports in the .ucf file to Inputs and Outputs in VHDL file.
