
*** Running vivado
    with args -log BD_intcon_wrapper_bd_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source BD_intcon_wrapper_bd_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source BD_intcon_wrapper_bd_0_0.tcl -notrace
Command: synth_design -top BD_intcon_wrapper_bd_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'BD_intcon_wrapper_bd_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28468
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:83]
WARNING: [Synth 8-2507] parameter declaration becomes local in axi2wb with formal parameter declaration list [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:93]
WARNING: [Synth 8-2507] parameter declaration becomes local in wb_mux with formal parameter declaration list [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:87]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1019.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'BD_intcon_wrapper_bd_0_0' [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.gen/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/synth/BD_intcon_wrapper_bd_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'intcon_wrapper_bd' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:692]
INFO: [Synth 8-6157] synthesizing module 'axi_intercon_wr' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon_wr.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi_intercon' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:7]
	Parameter NoMasters bound to: 3 - type: integer 
	Parameter NoSlaves bound to: 2 - type: integer 
	Parameter AxiIdWidthMasters bound to: 4 - type: integer 
	Parameter AxiIdUsed bound to: 4 - type: integer 
	Parameter AxiIdWidthSlaves bound to: 32'b00000000000000000000000000000110 
	Parameter AxiAddrWidth bound to: 32 - type: integer 
	Parameter AxiDataWidth bound to: 64 - type: integer 
	Parameter AxiStrbWidth bound to: 32'b00000000000000000000000000001000 
	Parameter AxiUserWidth bound to: 32'b00000000000000000000000000000001 
	Parameter xbar_cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter xbar_cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter xbar_cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter xbar_cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter xbar_cfg[FallThrough] bound to: 1'b0 
	Parameter xbar_cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter xbar_cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter xbar_cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter xbar_cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter xbar_cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter AddrMap bound to: 192'b000000000000000000000000000000001000000000000000000000000000000010000000000000000100000000000000000000000000000000000000000000010000000000000000000000000000000000001000000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_xbar' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
	Parameter Cfg[NoSlvPorts] bound to: 3 - type: integer 
	Parameter Cfg[NoMstPorts] bound to: 2 - type: integer 
	Parameter Cfg[MaxMstTrans] bound to: 10 - type: integer 
	Parameter Cfg[MaxSlvTrans] bound to: 6 - type: integer 
	Parameter Cfg[FallThrough] bound to: 1'b0 
	Parameter Cfg[LatencyMode] bound to: 10'b1001010010 
	Parameter Cfg[AxiIdWidthSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiIdUsedSlvPorts] bound to: 4 - type: integer 
	Parameter Cfg[AxiAddrWidth] bound to: 32 - type: integer 
	Parameter Cfg[AxiDataWidth] bound to: 64 - type: integer 
	Parameter Cfg[NoAddrRules] bound to: 2 - type: integer 
	Parameter ATOPs bound to: 1'b0 
	Parameter cfg_NoMstPorts bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'addr_decode' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
	Parameter NoIndices bound to: 2 - type: integer 
	Parameter NoRules bound to: 2 - type: integer 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000001 
INFO: [Synth 8-6155] done synthesizing module 'addr_decode' (1#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/addr_decode.sv:30]
INFO: [Synth 8-6157] synthesizing module 'axi_demux' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter NoMstPorts bound to: 32'b00000000000000000000000000000011 
	Parameter MaxTrans bound to: 10 - type: integer 
	Parameter AxiLookBits bound to: 4 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter SelectWidth bound to: 32'b00000000000000000000000000000010 
	Parameter IdCounterWidth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'spill_register' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register' (2#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_demux_id_counters' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
	Parameter AxiIdBits bound to: 4 - type: integer 
	Parameter CounterWidth bound to: 32'b00000000000000000000000000000100 
	Parameter NoCounters bound to: 32'b00000000000000000000000000010000 
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6157] synthesizing module 'delta_counter' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000100 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter' (3#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:588]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux_id_counters' (4#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:538]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 10 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter FifoDepth bound to: 10 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized0' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized1' (5#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6157] synthesizing module 'lzc' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
	Parameter WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter MODE bound to: 1'b0 
	Parameter CNT_WIDTH bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'lzc' (6#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/lzc.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized2' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized3' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 32'b00000000000000000000000000000011 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized0' (7#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'axi_demux' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_demux.sv:17]
INFO: [Synth 8-6157] synthesizing module 'axi_err_slv' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
	Parameter AxiIdWidth bound to: 4 - type: integer 
	Parameter Resp bound to: 2'b11 
	Parameter RespWidth bound to: 64 - type: integer 
	Parameter RespData bound to: 64'b1100101000010001101010110001111010111010110111001010101100011110 
	Parameter ATOPs bound to: 1'b0 
	Parameter MaxTrans bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b1 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized0' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000001 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized1' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 32'b00000000000000000000000000000100 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000010 
	Parameter FifoDepth bound to: 32'b00000000000000000000000000000100 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized2' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'counter' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'delta_counter__parameterized0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
	Parameter WIDTH bound to: 32'b00000000000000000000000000001000 
	Parameter STICKY_OVERFLOW bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'delta_counter__parameterized0' (8#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/delta_counter.sv:13]
INFO: [Synth 8-6155] done synthesizing module 'counter' (9#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/counter.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'axi_err_slv' (10#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_err_slv.sv:16]
INFO: [Synth 8-6157] synthesizing module 'axi_mux' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
	Parameter SlvAxiIDWidth bound to: 4 - type: integer 
	Parameter NoSlvPorts bound to: 3 - type: integer 
	Parameter MaxWTrans bound to: 6 - type: integer 
	Parameter FallThrough bound to: 1'b0 
	Parameter SpillAw bound to: 1'b1 
	Parameter SpillW bound to: 1'b0 
	Parameter SpillB bound to: 1'b0 
	Parameter SpillAr bound to: 1'b1 
	Parameter SpillR bound to: 1'b0 
	Parameter MstIdxBits bound to: 32'b00000000000000000000000000000010 
	Parameter MstAxiIDWidth bound to: 32'b00000000000000000000000000000110 
INFO: [Synth 8-6157] synthesizing module 'axi_id_prepend' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
	Parameter NoBus bound to: 1 - type: integer 
	Parameter AxiIdWidthSlvPort bound to: 4 - type: integer 
	Parameter AxiIdWidthMstPort bound to: 32'b00000000000000000000000000000110 
	Parameter PreIdWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'axi_id_prepend' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_id_prepend.sv:16]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized1' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized1' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'fifo_v3__parameterized3' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
	Parameter FALL_THROUGH bound to: 1'b0 
	Parameter DATA_WIDTH bound to: 32'b00000000000000000000000000100000 
	Parameter DEPTH bound to: 6 - type: integer 
	Parameter ADDR_DEPTH bound to: 32'b00000000000000000000000000000011 
	Parameter FifoDepth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_v3__parameterized3' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/fifo_v3.sv:13]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized4' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized4' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized5' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized5' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'rr_arb_tree__parameterized2' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
	Parameter NumIn bound to: 3 - type: integer 
	Parameter DataWidth bound to: 32'b00000000000000000000000000100000 
	Parameter ExtPrio bound to: 1'b0 
	Parameter AxiVldRdy bound to: 1'b1 
	Parameter LockIn bound to: 1'b1 
	Parameter FairArb bound to: 1'b1 
	Parameter IdxWidth bound to: 32'b00000000000000000000000000000010 
INFO: [Synth 8-6155] done synthesizing module 'rr_arb_tree__parameterized2' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/rr_arb_tree.sv:47]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized6' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized6' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6157] synthesizing module 'spill_register__parameterized7' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
	Parameter Bypass bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'spill_register__parameterized7' (11#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/OtherSources/pulp-platform.org__common_cells_1.20.0/src/spill_register.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'axi_mux' (12#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_mux.sv:25]
INFO: [Synth 8-6155] done synthesizing module 'axi_xbar' (13#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/pulp-platform.org__axi_0.25.0/src/axi_xbar.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon' (14#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'axi_intercon_wr' (15#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiInterconnect/axi_intercon_wr.v:21]
INFO: [Synth 8-6157] synthesizing module 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
	Parameter AW bound to: 16 - type: integer 
	Parameter IW bound to: 0 - type: integer 
	Parameter STATESIZE bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter AWACK bound to: 4'b0001 
	Parameter WBWACK bound to: 4'b0010 
	Parameter WBRACK1 bound to: 4'b0011 
	Parameter WBR2 bound to: 4'b0100 
	Parameter WBRACK2 bound to: 4'b0101 
	Parameter BAXI bound to: 4'b0110 
	Parameter RRAXI bound to: 4'b0111 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:133]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:134]
INFO: [Synth 8-6155] done synthesizing module 'axi2wb' (16#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/AxiToWb/axi2wb.v:25]
WARNING: [Synth 8-689] width (32) of port connection 'i_awaddr' does not match port width (16) of module 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1230]
WARNING: [Synth 8-689] width (32) of port connection 'i_araddr' does not match port width (16) of module 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1234]
WARNING: [Synth 8-7071] port 'i_awid' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'i_arid' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'o_bid' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'o_bresp' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'o_rid' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'o_rresp' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7071] port 'o_rlast' of module 'axi2wb' is unconnected for instance 'axi2wb' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
WARNING: [Synth 8-7023] instance 'axi2wb' of module 'axi2wb' has 33 connections declared, but only 26 given [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1216]
INFO: [Synth 8-6157] synthesizing module 'wb_intercon' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
INFO: [Synth 8-6157] synthesizing module 'wb_mux' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
	Parameter dw bound to: 32 - type: integer 
	Parameter aw bound to: 32 - type: integer 
	Parameter num_slaves bound to: 7 - type: integer 
	Parameter MATCH_ADDR bound to: 224'b00000000000000000000000000000000000000000000000000010000000000000000000000000000000100000100000000000000000000000001000100000000000000000000000000010010000000000000000000000000000101000000000000000000000000000010000000000000 
	Parameter MATCH_MASK bound to: 224'b11111111111111111111000000000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111111111000000111111111111111111111111110000001111111111111111111111111100000011111111111111111111000000000000 
	Parameter slave_sel_bits bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_mux' (17#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon_1.2.2-r1/wb_mux.v:45]
INFO: [Synth 8-6155] done synthesizing module 'wb_intercon' (18#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/WishboneInterconnect/wb_intercon.v:1]
WARNING: [Synth 8-689] width (8) of port connection 'wb_gpio_adr_o' does not match port width (32) of module 'wb_intercon' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1317]
WARNING: [Synth 8-7071] port 'wb_rom_cti_o' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_rom_bte_o' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_rom_err_i' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_rom_rty_i' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_gpio_cti_o' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_gpio_bte_o' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7071] port 'wb_gpio_rty_i' of module 'wb_intercon' is unconnected for instance 'wb_intercon0' [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
WARNING: [Synth 8-7023] instance 'wb_intercon0' of module 'wb_intercon' has 98 connections declared, but only 91 given [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:1253]
INFO: [Synth 8-6155] done synthesizing module 'intcon_wrapper_bd' (19#1) [C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.srcs/sources_1/imports/src/SweRVolfSoC/Interconnect/intcon_wrapper.v:692]
INFO: [Synth 8-6155] done synthesizing module 'BD_intcon_wrapper_bd_0_0' (20#1) [c:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.gen/sources_1/bd/BD/ip/BD_intcon_wrapper_bd_0_0/synth/BD_intcon_wrapper_bd_0_0.v:58]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 1019.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1019.078 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 1019.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-802] inferred FSM for state register 'cs_reg' in module 'axi2wb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
                   AWACK |                              001 |                             0001
                  WBWACK |                              010 |                             0010
                    BAXI |                              011 |                             0110
                 WBRACK1 |                              100 |                             0011
                    WBR2 |                              101 |                             0100
                 WBRACK2 |                              110 |                             0101
                   RRAXI |                              111 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cs_reg' using encoding 'sequential' in module 'axi2wb'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 1019.078 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 96    
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 13    
	   2 Input    2 Bit       Adders := 15    
	   2 Input    1 Bit       Adders := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               32 Bit    Registers := 22    
	               14 Bit    Registers := 1     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 32    
	                6 Bit    Registers := 20    
	                5 Bit    Registers := 99    
	                4 Bit    Registers := 111   
	                3 Bit    Registers := 60    
	                2 Bit    Registers := 197   
	                1 Bit    Registers := 96    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 6     
	   3 Input   64 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 19    
	   2 Input   14 Bit        Muxes := 2     
	   8 Input   14 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 9     
	   2 Input    8 Bit        Muxes := 18    
	   4 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 21    
	   2 Input    5 Bit        Muxes := 291   
	   2 Input    4 Bit        Muxes := 94    
	   4 Input    4 Bit        Muxes := 6     
	   8 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 131   
	   8 Input    3 Bit        Muxes := 1     
	   7 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 107   
	   6 Input    2 Bit        Muxes := 96    
	   2 Input    1 Bit        Muxes := 488   
	   6 Input    1 Bit        Muxes := 192   
	   3 Input    1 Bit        Muxes := 10    
	   8 Input    1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:03:18 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:49 ; elapsed = 00:03:30 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:55 ; elapsed = 00:03:37 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:06 ; elapsed = 00:03:51 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:06 ; elapsed = 00:03:51 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:07 ; elapsed = 00:03:53 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:08 ; elapsed = 00:03:53 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:08 ; elapsed = 00:03:54 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:08 ; elapsed = 00:03:54 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    60|
|2     |LUT1   |   102|
|3     |LUT2   |   483|
|4     |LUT3   |   557|
|5     |LUT4   |   584|
|6     |LUT5   |   725|
|7     |LUT6   |   605|
|8     |MUXF7  |     3|
|9     |MUXF8  |     1|
|10    |FDCE   |  1905|
|11    |FDRE   |   145|
|12    |FDSE   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-------------------------------------------------+-----------------------------------+------+
|      |Instance                                         |Module                             |Cells |
+------+-------------------------------------------------+-----------------------------------+------+
|1     |top                                              |                                   |  5195|
|2     |  inst                                           |intcon_wrapper_bd                  |  5170|
|3     |    axi2wb                                       |axi2wb                             |   297|
|4     |    axi_intercon3                                |axi_intercon_wr                    |  4860|
|5     |      axi_intercon2                              |axi_intercon                       |  4860|
|6     |        axi_xbar                                 |axi_xbar                           |  4860|
|7     |          \gen_mst_port_mux[0].i_axi_mux         |axi_mux                            |   325|
|8     |            \gen_mux.i_ar_arbiter                |rr_arb_tree__parameterized2_103    |    29|
|9     |            \gen_mux.i_ar_spill_reg              |spill_register__parameterized6_104 |    73|
|10    |            \gen_mux.i_aw_arbiter                |rr_arb_tree__parameterized1_105    |     9|
|11    |            \gen_mux.i_aw_spill_reg              |spill_register__parameterized4_106 |    69|
|12    |            \gen_mux.i_w_fifo                    |fifo_v3__parameterized3_107        |   144|
|13    |          \gen_mst_port_mux[1].i_axi_mux         |axi_mux_0                          |   608|
|14    |            \gen_mux.i_ar_arbiter                |rr_arb_tree__parameterized2        |    37|
|15    |            \gen_mux.i_ar_spill_reg              |spill_register__parameterized6     |   212|
|16    |            \gen_mux.i_aw_arbiter                |rr_arb_tree__parameterized1        |     9|
|17    |            \gen_mux.i_aw_spill_reg              |spill_register__parameterized4     |   214|
|18    |            \gen_mux.i_w_fifo                    |fifo_v3__parameterized3            |   135|
|19    |          \gen_slv_port_demux[0].i_axi_demux     |axi_demux                          |   678|
|20    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters_84           |   219|
|21    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_87                   |    13|
|22    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_88                   |    12|
|23    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_89                   |    11|
|24    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_90                   |    11|
|25    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_91                   |    11|
|26    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_92                   |    11|
|27    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_93                   |    11|
|28    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_94                   |    13|
|29    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_95                   |    13|
|30    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_96                   |    13|
|31    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_97                   |    17|
|32    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_98                   |    13|
|33    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_99                   |    13|
|34    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_100                  |    19|
|35    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_101                  |    11|
|36    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_102                  |    11|
|37    |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2_85  |   352|
|38    |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0_86     |   106|
|39    |          \gen_slv_port_demux[0].i_axi_err_slv   |axi_err_slv                        |   101|
|40    |            i_r_counter                          |counter_81                         |    23|
|41    |              i_counter                          |delta_counter__parameterized0_83   |    23|
|42    |            i_r_fifo                             |fifo_v3__parameterized2_82         |    77|
|43    |          \gen_slv_port_demux[1].i_axi_demux     |axi_demux_1                        |  1583|
|44    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters_42           |   250|
|45    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_65                   |    12|
|46    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_66                   |    12|
|47    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_67                   |    15|
|48    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_68                   |    12|
|49    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_69                   |    13|
|50    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_70                   |    14|
|51    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_71                   |    13|
|52    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_72                   |    12|
|53    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_73                   |    12|
|54    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_74                   |    17|
|55    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_75                   |    13|
|56    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_76                   |    12|
|57    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_77                   |    12|
|58    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_78                   |    14|
|59    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_79                   |    13|
|60    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_80                   |    12|
|61    |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2_43  |   429|
|62    |            \gen_demux.i_aw_id_counter           |axi_demux_id_counters_44           |   244|
|63    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_49                   |    23|
|64    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_50                   |    14|
|65    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_51                   |    12|
|66    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_52                   |    12|
|67    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_53                   |    14|
|68    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_54                   |    13|
|69    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_55                   |    13|
|70    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_56                   |    12|
|71    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_57                   |    12|
|72    |              \gen_counters[3].i_in_flight_cnt   |delta_counter_58                   |    12|
|73    |              \gen_counters[4].i_in_flight_cnt   |delta_counter_59                   |    12|
|74    |              \gen_counters[5].i_in_flight_cnt   |delta_counter_60                   |    12|
|75    |              \gen_counters[6].i_in_flight_cnt   |delta_counter_61                   |    15|
|76    |              \gen_counters[7].i_in_flight_cnt   |delta_counter_62                   |    12|
|77    |              \gen_counters[8].i_in_flight_cnt   |delta_counter_63                   |    12|
|78    |              \gen_counters[9].i_in_flight_cnt   |delta_counter_64                   |    12|
|79    |            \gen_demux.i_aw_spill_reg            |spill_register_45                  |   422|
|80    |            \gen_demux.i_b_mux                   |rr_arb_tree_46                     |    40|
|81    |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0_47     |   115|
|82    |            \gen_demux.i_w_fifo                  |fifo_v3_48                         |    81|
|83    |          \gen_slv_port_demux[1].i_axi_err_slv   |axi_err_slv_2                      |   172|
|84    |            i_b_fifo                             |fifo_v3__parameterized1_37         |    22|
|85    |            i_r_counter                          |counter_38                         |    22|
|86    |              i_counter                          |delta_counter__parameterized0_41   |    22|
|87    |            i_r_fifo                             |fifo_v3__parameterized2_39         |    82|
|88    |            i_w_fifo                             |fifo_v3__parameterized0_40         |    45|
|89    |          \gen_slv_port_demux[2].i_axi_demux     |axi_demux_3                        |  1256|
|90    |            \gen_demux.i_ar_id_counter           |axi_demux_id_counters              |   188|
|91    |              \gen_counters[0].i_in_flight_cnt   |delta_counter_21                   |    13|
|92    |              \gen_counters[10].i_in_flight_cnt  |delta_counter_22                   |    11|
|93    |              \gen_counters[11].i_in_flight_cnt  |delta_counter_23                   |    11|
|94    |              \gen_counters[12].i_in_flight_cnt  |delta_counter_24                   |    11|
|95    |              \gen_counters[13].i_in_flight_cnt  |delta_counter_25                   |    12|
|96    |              \gen_counters[14].i_in_flight_cnt  |delta_counter_26                   |    11|
|97    |              \gen_counters[15].i_in_flight_cnt  |delta_counter_27                   |    11|
|98    |              \gen_counters[1].i_in_flight_cnt   |delta_counter_28                   |    13|
|99    |              \gen_counters[2].i_in_flight_cnt   |delta_counter_29                   |    11|
|100   |              \gen_counters[3].i_in_flight_cnt   |delta_counter_30                   |    11|
|101   |              \gen_counters[4].i_in_flight_cnt   |delta_counter_31                   |    13|
|102   |              \gen_counters[5].i_in_flight_cnt   |delta_counter_32                   |    11|
|103   |              \gen_counters[6].i_in_flight_cnt   |delta_counter_33                   |    11|
|104   |              \gen_counters[7].i_in_flight_cnt   |delta_counter_34                   |    11|
|105   |              \gen_counters[8].i_in_flight_cnt   |delta_counter_35                   |    11|
|106   |              \gen_counters[9].i_in_flight_cnt   |delta_counter_36                   |    12|
|107   |            \gen_demux.i_ar_spill_reg            |spill_register__parameterized2     |   307|
|108   |            \gen_demux.i_aw_id_counter           |axi_demux_id_counters_5            |   188|
|109   |              \gen_counters[0].i_in_flight_cnt   |delta_counter                      |    13|
|110   |              \gen_counters[10].i_in_flight_cnt  |delta_counter_6                    |    12|
|111   |              \gen_counters[11].i_in_flight_cnt  |delta_counter_7                    |    11|
|112   |              \gen_counters[12].i_in_flight_cnt  |delta_counter_8                    |    11|
|113   |              \gen_counters[13].i_in_flight_cnt  |delta_counter_9                    |    11|
|114   |              \gen_counters[14].i_in_flight_cnt  |delta_counter_10                   |    11|
|115   |              \gen_counters[15].i_in_flight_cnt  |delta_counter_11                   |    11|
|116   |              \gen_counters[1].i_in_flight_cnt   |delta_counter_12                   |    13|
|117   |              \gen_counters[2].i_in_flight_cnt   |delta_counter_13                   |    14|
|118   |              \gen_counters[3].i_in_flight_cnt   |delta_counter_14                   |    11|
|119   |              \gen_counters[4].i_in_flight_cnt   |delta_counter_15                   |    11|
|120   |              \gen_counters[5].i_in_flight_cnt   |delta_counter_16                   |    11|
|121   |              \gen_counters[6].i_in_flight_cnt   |delta_counter_17                   |    11|
|122   |              \gen_counters[7].i_in_flight_cnt   |delta_counter_18                   |    11|
|123   |              \gen_counters[8].i_in_flight_cnt   |delta_counter_19                   |    11|
|124   |              \gen_counters[9].i_in_flight_cnt   |delta_counter_20                   |    11|
|125   |            \gen_demux.i_aw_spill_reg            |spill_register                     |   328|
|126   |            \gen_demux.i_b_mux                   |rr_arb_tree                        |    48|
|127   |            \gen_demux.i_r_mux                   |rr_arb_tree__parameterized0        |   114|
|128   |            \gen_demux.i_w_fifo                  |fifo_v3                            |    81|
|129   |          \gen_slv_port_demux[2].i_axi_err_slv   |axi_err_slv_4                      |   137|
|130   |            i_b_fifo                             |fifo_v3__parameterized1            |    18|
|131   |            i_r_counter                          |counter                            |    23|
|132   |              i_counter                          |delta_counter__parameterized0      |    23|
|133   |            i_r_fifo                             |fifo_v3__parameterized2            |    68|
|134   |            i_w_fifo                             |fifo_v3__parameterized0            |    27|
|135   |    wb_intercon0                                 |wb_intercon                        |     1|
|136   |      wb_mux_io                                  |wb_mux                             |     1|
+------+-------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:08 ; elapsed = 00:03:54 . Memory (MB): peak = 1120.230 ; gain = 101.152
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 24 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:08 ; elapsed = 00:03:54 . Memory (MB): peak = 1120.230 ; gain = 101.152
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:54 . Memory (MB): peak = 1120.230 ; gain = 101.152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.458 . Memory (MB): peak = 1120.230 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1120.230 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
102 Infos, 25 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:24 ; elapsed = 00:04:21 . Memory (MB): peak = 1120.230 ; gain = 101.152
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_intcon_wrapper_bd_0_0_synth_1/BD_intcon_wrapper_bd_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 1421.641 ; gain = 301.410
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 135 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Usuario/Documents/Noveno Semestre/Arquitectura de computadores/RVfpgaSoC-v1.0/RVfpgaSoC/Labs/LabProjects/Lab1.runs/BD_intcon_wrapper_bd_0_0_synth_1/BD_intcon_wrapper_bd_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file BD_intcon_wrapper_bd_0_0_utilization_synth.rpt -pb BD_intcon_wrapper_bd_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Mar  6 16:57:31 2022...
