verilog work "ipcore_dir/mac_fifo_axi4.v"
verilog work "ipcore_dir/PLL.v"
verilog work "source/TDC/ipcore_dir/hitFIFO.v"
verilog work "timegen.v"
verilog work "source/I2C/i2c/serialInterface.v"
verilog work "rammgmt.v"
vhdl work "../ipbus/firmware/ipbus_core/hdl/ipbus_trans_decl.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/ipbus_package.vhd"
vhdl work "source/ipbus_addr_decode.vhd"
verilog work "source/I2C/registerInterface.v"
verilog work "source/I2C/i2c/i2cSlave.v"
verilog work "dataChannel.v"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_tx_mux.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_txtransactor_if_simple.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_status_buffer.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_rxtransactor_if_simple.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_rxram_shim.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_rxram_mux.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_rarp_block.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_packet_parser.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_ipaddr_block.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_dualportram_tx.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_dualportram_rx.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_dualportram.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_do_rx_reset.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_clock_crossing_if.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_byte_sum.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_build_status.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_build_resend.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_build_ping.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_build_payload.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_build_arp.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_buffer_selector.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/transactor_sm.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/transactor_if.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/transactor_cfg.vhd"
vhdl work "../ipbus/firmware/example_designs/hdl/clock_div.vhd"
verilog work "TDCslave.v"
verilog work "source/I2C/SerialConfig.v"
verilog work "source/I2C/i2c/i2cSlaveTop.v"
verilog work "SEUcounter.v"
verilog work "ipcore_dir/tri_mode_eth_mac_v5_4.v"
vhdl work "../ipbus/firmware/slaves/hdl/ipbus_dpram.vhd"
vhdl work "../ipbus/firmware/slaves/hdl/ipbus_ctrlreg.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/udp_if_flat.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/trans_arb.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/transactor.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/stretcher.vhd"
vhdl work "../ipbus/firmware/ipbus_core/hdl/ipbus_fabric.vhd"
vhdl work "../ipbus/firmware/ethernet/hdl/emac_hostbus_decl.vhd"
vhdl work "source/slaves_custom.vhd"
verilog work "source/I2C/i2c/I2CTest_top.v"
vhdl work "../ipbus/firmware/ipbus_core/hdl/ipbus_ctrl.vhd"
vhdl work "../ipbus/firmware/example_designs/hdl/clocks_s6_extphy_100MHz.vhd"
vhdl work "../ipbus/firmware/ethernet/hdl/eth_s6_gmii.vhd"
vhdl work "top_atlys.vhd"
