
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP6.4 <build 146967>)
| Date         : Wed Nov 19 13:44:33 2025
| Design       : hdmi_picture_mid_filter
| Device       : PG2L25H
| Speed Grade  : -6
| Package      : MBG325
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                                                                                            
***************************************************************************************************************************************************************************************************************************
                                                                                                                                                                     Clock   Non-clock                                     
 Clock                                                                        Period       Waveform            Type                                                  Loads       Loads  Sources                            
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                                                      20.0000      {0.0000 10.0000}    Declared                                                  0           2  {sys_clk}                          
   sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred                                    100.2020     {0.0000 50.1010}    Generated (sys_clk)                                       5           9  {u_pll_0/u_gpll/gpll_inst/CLKOUT1} 
   sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred                                    6.7340       {0.0000 3.3670}     Generated (sys_clk)                                    1193         131  {u_pll_0/u_gpll/gpll_inst/CLKOUT0} 
     sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred  1.3460       {0.0000 0.6730}     Generated (sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred)      16           0  {u_pll_1/u_gpll/gpll_inst/CLKOUT0} 
===========================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                             9.9798 MHz    252.0161 MHz       100.2020         3.9680         96.234
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                           148.5001 MHz    167.7571 MHz         6.7340         5.9610          0.773
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                           742.9421 MHz   1054.8523 MHz         1.3460         0.9480          0.398
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    96.234       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.773       0.000              0           5982
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.737    -212.548             42             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.398       0.000              0              8
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.305       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.289       0.000              0           5982
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.407       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.341       0.000              0              8
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.061       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -5.749   -4384.328           1024           1024
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.458       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.472       0.000              0           1024
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0           1193
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                    97.639       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     3.009       0.000              0           5982
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.546    -128.499             42             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.737       0.000              0              8
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                                                     0.204       0.000              0             21
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.200       0.000              0           5982
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.274       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.225       0.000              0              8
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     5.670       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                    -3.677   -2730.234           1024           1024
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.319       0.000              0             42
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
                        sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
                                                     0.290       0.000              0           1024
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred            49.901       0.000              0              5
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred             1.767       0.000              0           1193
 sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
                                                     0.257       0.000              0             16
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.519
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467       4.253         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203       4.456 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410       5.866         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074       5.940 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.607       7.547         _N3560           
 CLMA_69_288/Y1                    td                    0.096       7.643 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.281       7.924         sync_vg/N0_cpy_rnmt
 CLMA_69_282/A5                                                            r       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   7.924         Logic Levels: 2  
                                                                                   Logic: 0.373ns(10.161%), Route: 3.298ns(89.839%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.396     103.721         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.704     104.425                          
 clock uncertainty                                      -0.150     104.275                          

 Setup time                                             -0.117     104.158                          

 Data required time                                                104.158                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.158                          
 Data arrival time                                                   7.924                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        96.234                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466       4.252         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q0                    tco                   0.203       4.455 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.196       5.651         rstn_1ms[1]      
 CLMA_69_283/COUT                  td                    0.288       5.939 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.939         _N1318           
 CLMA_69_289/COUT                  td                    0.085       6.024 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.024         _N1322           
 CLMA_69_295/COUT                  td                    0.078       6.102 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.102         _N1326           
 CLMA_69_301/CIN                                                           r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   6.102         Logic Levels: 3  
                                                                                   Logic: 0.654ns(35.351%), Route: 1.196ns(64.649%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.399     103.724         _N99             
 CLMA_69_301/CLK                                                           r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.428                          
 clock uncertainty                                      -0.150     104.278                          

 Setup time                                             -0.111     104.167                          

 Data required time                                                104.167                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.167                          
 Data arrival time                                                   6.102                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.065                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.521
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466       4.252         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q0                    tco                   0.203       4.455 r       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        1.196       5.651         rstn_1ms[1]      
 CLMA_69_283/COUT                  td                    0.288       5.939 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.939         _N1318           
 CLMA_69_289/COUT                  td                    0.078       6.017 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       6.017         _N1322           
 CLMA_69_295/CIN                                                           r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   6.017         Logic Levels: 2  
                                                                                   Logic: 0.569ns(32.238%), Route: 1.196ns(67.762%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.730     100.932 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.932         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091     101.023 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711     101.734         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.765 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642     102.407         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143     102.550 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530     103.080         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245     103.325 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.398     103.723         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.704     104.427                          
 clock uncertainty                                      -0.150     104.277                          

 Setup time                                             -0.111     104.166                          

 Data required time                                                104.166                          
----------------------------------------------------------------------------------------------------
 Data required time                                                104.166                          
 Data arrival time                                                   6.017                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.149                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.396       3.519         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_69_282/Q0                    tco                   0.158       3.677 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.087       3.764         rstn_1ms[0]      
 CLMA_69_283/B2                                                            f       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   3.764         Logic Levels: 0  
                                                                                   Logic: 0.158ns(64.490%), Route: 0.087ns(35.510%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466       4.252         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.704       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                              -0.089       3.459                          

 Data required time                                                  3.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.459                          
 Data arrival time                                                   3.764                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.305                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[1]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.029  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.704

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.396       3.519         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_69_282/Q0                    tco                   0.158       3.677 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.147       3.824         rstn_1ms[0]      
 CLMA_69_283/A4                                                            f       rstn_1ms[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.158ns(51.803%), Route: 0.147ns(48.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466       4.252         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.704       3.548                          
 clock uncertainty                                       0.000       3.548                          

 Hold time                                              -0.040       3.508                          

 Data required time                                                  3.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.508                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.252
  Launch Clock Delay      :  3.519
  Clock Pessimism Removal :  -0.733

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.396       3.519         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_69_282/Q0                    tco                   0.158       3.677 f       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.147       3.824         rstn_1ms[0]      
 CLMA_69_282/A4                                                            f       rstn_1ms[0]/opit_0_L6Q_perm/I4

 Data arrival time                                                   3.824         Logic Levels: 0  
                                                                                   Logic: 0.158ns(51.803%), Route: 0.147ns(48.197%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066       1.958 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753       2.711         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168       2.879 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       3.499         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287       3.786 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466       4.252         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.733       3.519                          
 clock uncertainty                                       0.000       3.519                          

 Hold time                                              -0.040       3.479                          

 Data required time                                                  3.479                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.479                          
 Data arrival time                                                   3.824                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  5.317
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMA_69_264/CLK                                                           r       u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/CLK

 CLMA_69_264/Q0                    tco                   0.203       5.520 r       u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.460       5.980         u_dvi_transmitter/encoder_r/n1q_m [2]
 CLMA_57_270/Y1                    td                    0.224       6.204 r       u_dvi_transmitter/encoder_r/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.854       7.058         u_dvi_transmitter/encoder_r/N97
 CLMS_159_265/Y0                   td                    0.229       7.287 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=19)       1.146       8.433         u_dvi_transmitter/encoder_r/N202
 CLMS_33_265/Y0                    td                    0.096       8.529 r       u_dvi_transmitter/encoder_r/N222_5[1]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.243       8.772         u_dvi_transmitter/encoder_r/nb3 [1]
 CLMS_33_265/Y2                    td                    0.096       8.868 r       u_dvi_transmitter/encoder_r/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.453       9.321         u_dvi_transmitter/encoder_r/_N628
 CLMA_45_271/Y2                    td                    0.229       9.550 r       u_dvi_transmitter/encoder_r/N222_12_sum3_1_3/gateop_perm/L6
                                   net (fanout=2)        0.396       9.946         u_dvi_transmitter/encoder_r/nb15 [3]
 CLMA_45_265/Y3                    td                    0.096      10.042 r       u_dvi_transmitter/encoder_r/N222_13_4/gateop_perm/Y
                                   net (fanout=1)        0.719      10.761         u_dvi_transmitter/encoder_r/nb0 [3]
 CLMS_159_265/C3                                                           r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/I3

 Data arrival time                                                  10.761         Logic Levels: 6  
                                                                                   Logic: 1.173ns(21.547%), Route: 4.271ns(78.453%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.379      11.136         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.835                          
 clock uncertainty                                      -0.150      11.685                          

 Setup time                                             -0.151      11.534                          

 Data required time                                                 11.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.534                          
 Data arrival time                                                  10.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.773                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.420
  Launch Clock Delay      :  5.317
  Clock Pessimism Removal :  0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMA_69_264/CLK                                                           r       u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/CLK

 CLMA_69_264/Q0                    tco                   0.203       5.520 r       u_dvi_transmitter/encoder_r/n1q_m[2]/opit_0_L6Q_perm/L6Q
                                   net (fanout=8)        0.460       5.980         u_dvi_transmitter/encoder_r/n1q_m [2]
 CLMA_57_270/Y1                    td                    0.224       6.204 r       u_dvi_transmitter/encoder_r/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.854       7.058         u_dvi_transmitter/encoder_r/N97
 CLMS_159_265/Y0                   td                    0.229       7.287 r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=19)       1.146       8.433         u_dvi_transmitter/encoder_r/N202
 CLMS_33_265/Y0                    td                    0.096       8.529 r       u_dvi_transmitter/encoder_r/N222_5[1]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.243       8.772         u_dvi_transmitter/encoder_r/nb3 [1]
 CLMS_33_265/Y2                    td                    0.096       8.868 r       u_dvi_transmitter/encoder_r/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.453       9.321         u_dvi_transmitter/encoder_r/_N628
 CLMA_45_271/Y2                    td                    0.229       9.550 r       u_dvi_transmitter/encoder_r/N222_12_sum3_1_3/gateop_perm/L6
                                   net (fanout=2)        0.396       9.946         u_dvi_transmitter/encoder_r/nb15 [3]
 CLMA_45_265/COUT                  td                    0.143      10.089 f       u_dvi_transmitter/encoder_r/N222_13_4/gateop_perm/COUT
                                   net (fanout=1)        0.000      10.089         u_dvi_transmitter/encoder_r/_N1110
 CLMA_45_271/Y0                    td                    0.068      10.157 r       u_dvi_transmitter/encoder_r/N222_13_5/gateop_perm/Y
                                   net (fanout=1)        0.268      10.425         u_dvi_transmitter/encoder_r/nb0 [4]
 CLMA_45_264/D3                                                            r       u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/I3

 Data arrival time                                                  10.425         Logic Levels: 7  
                                                                                   Logic: 1.288ns(25.215%), Route: 3.820ns(74.785%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.397      11.154         _N94             
 CLMA_45_264/CLK                                                           r       u_dvi_transmitter/encoder_r/cnt[4]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.831      11.985                          
 clock uncertainty                                      -0.150      11.835                          

 Setup time                                             -0.145      11.690                          

 Data required time                                                 11.690                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.690                          
 Data arrival time                                                  10.425                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.265                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[2]/opit_0_L6QL5Q_perm/CLK
Endpoint    : video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.191  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.419
  Launch Clock Delay      :  5.309
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.455       5.309         _N94             
 CLMA_147_294/CLK                                                          r       video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[2]/opit_0_L6QL5Q_perm/CLK

 CLMA_147_294/CR3                  tco                   0.248       5.557 r       video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[2]/opit_0_L6QL5Q_perm/L5Q
                                   net (fanout=4)        0.582       6.139         video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt [2]
 CLMA_147_330/Y0                   td                    0.179       6.318 r       video_display/u_data_median_filter[2].u_matrix_3x3_red/N37_mux4_3/gateop_perm/L6
                                   net (fanout=1)        0.437       6.755         video_display/u_data_median_filter[2].u_matrix_3x3_red/_N998
 CLMA_159_306/Y1                   td                    0.096       6.851 r       video_display/u_data_median_filter[2].u_matrix_3x3_red/wr_fifo_en_1d/opit_0_L6Q_perm/L6
                                   net (fanout=3)        1.829       8.680         video_display/u_data_median_filter[2].u_matrix_3x3_red/wr_fifo_en
 CLMA_51_546/COUT                  td                    0.282       8.962 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       8.962         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1290
 CLMA_51_552/COUT                  td                    0.085       9.047 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.047         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1294
 CLMA_51_558/COUT                  td                    0.085       9.132 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[11]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       9.132         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1298
 CLMA_51_564/Y0                    td                    0.068       9.200 r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wbin[12]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.281       9.481         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N2 [12]
 CLMA_45_570/CR3                   td                    0.313       9.794 r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N24_1/LUT6D_inst_perm/L5
                                   net (fanout=1)        0.390      10.184         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1034
 CLMA_45_564/B2                                                            r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/I2

 Data arrival time                                                  10.184         Logic Levels: 7  
                                                                                   Logic: 1.356ns(27.815%), Route: 3.519ns(72.185%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=130)      0.396      11.153         _N96             
 CLMA_45_564/CLK                                                           r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull/opit_0_AQ_perm/CLK
 clock pessimism                                         0.699      11.852                          
 clock uncertainty                                      -0.150      11.702                          

 Setup time                                             -0.218      11.484                          

 Data required time                                                 11.484                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.484                          
 Data arrival time                                                  10.184                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.300                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[0].u_matrix_3x3_red/matrix23[1]/opit_0_srl/CLK
Endpoint    : video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/min_data[1]/opit_0_L6Q_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.308
  Launch Clock Delay      :  4.408
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.385       4.408         _N95             
 CLMS_213_349/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/matrix23[1]/opit_0_srl/CLK

 CLMS_213_349/Q1                   tco                   0.158       4.566 f       video_display/u_data_median_filter[0].u_matrix_3x3_red/matrix23[1]/opit_0_srl/Q0
                                   net (fanout=7)        0.160       4.726         video_display/matrix23[0] [1]
 CLMA_207_348/A4                                                           f       video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/min_data[1]/opit_0_L6Q_perm/I4

 Data arrival time                                                   4.726         Logic Levels: 0  
                                                                                   Logic: 0.158ns(49.686%), Route: 0.160ns(50.314%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.454       5.308         _N95             
 CLMA_207_348/CLK                                                          r       video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/min_data[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.477                          
 clock uncertainty                                       0.000       4.477                          

 Hold time                                              -0.040       4.437                          

 Data required time                                                  4.437                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.437                          
 Data arrival time                                                   4.726                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.289                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/D
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.319
  Launch Clock Delay      :  4.418
  Clock Pessimism Removal :  -0.900

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.395       4.418         _N95             
 CLMA_237_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_237_588/CR3                  tco                   0.172       4.590 f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L5Q
                                   net (fanout=1)        0.072       4.662         video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rptr [5]
 CLMA_237_588/M2                                                           f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/D

 Data arrival time                                                   4.662         Logic Levels: 0  
                                                                                   Logic: 0.172ns(70.492%), Route: 0.072ns(29.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.465       5.319         _N95             
 CLMA_237_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/CLK
 clock pessimism                                        -0.900       4.419                          
 clock uncertainty                                       0.000       4.419                          

 Hold time                                              -0.049       4.370                          

 Data required time                                                  4.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.370                          
 Data arrival time                                                   4.662                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/D
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.317
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.900

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.393       4.416         _N95             
 CLMA_219_595/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_219_595/CR3                  tco                   0.172       4.588 f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/L5Q
                                   net (fanout=1)        0.072       4.660         video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rptr [10]
 CLMA_219_595/M1                                                           f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/D

 Data arrival time                                                   4.660         Logic Levels: 0  
                                                                                   Logic: 0.172ns(70.492%), Route: 0.072ns(29.508%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.463       5.317         _N95             
 CLMA_219_595/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/CLK
 clock pessimism                                        -0.900       4.417                          
 clock uncertainty                                       0.000       4.417                          

 Hold time                                              -0.049       4.368                          

 Data required time                                                  4.368                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.368                          
 Data arrival time                                                   4.660                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.292                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.530  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.423
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467    1707.687         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203    1707.890 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410    1709.300         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074    1709.374 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.991    1711.365         _N3560           
 CLMA_69_282/Y3                    td                    0.108    1711.473 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.527    1712.000         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.114    1712.114 r       CLKROUTE_13/CR   
                                   net (fanout=9)        1.714    1713.828         _N91             
 CLMA_45_283/RS                                                            r       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1713.828         Logic Levels: 3  
                                                                                   Logic: 0.499ns(8.126%), Route: 5.642ns(91.874%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.400    1708.125         _N94             
 CLMA_45_283/CLK                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.360    1708.485                          
 clock uncertainty                                      -0.150    1708.335                          

 Setup time                                             -0.244    1708.091                          

 Data required time                                               1708.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.091                          
 Data arrival time                                                1713.828                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.737                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.510  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.403
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467    1707.687         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203    1707.890 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410    1709.300         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074    1709.374 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.991    1711.365         _N3560           
 CLMA_69_282/Y3                    td                    0.108    1711.473 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.527    1712.000         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.114    1712.114 r       CLKROUTE_13/CR   
                                   net (fanout=9)        1.636    1713.750         _N91             
 CLMA_159_270/RS                                                           r       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                1713.750         Logic Levels: 3  
                                                                                   Logic: 0.499ns(8.230%), Route: 5.564ns(91.770%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.380    1708.105         _N97             
 CLMA_159_270/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.360    1708.465                          
 clock uncertainty                                      -0.150    1708.315                          

 Setup time                                             -0.244    1708.071                          

 Data required time                                               1708.071                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.071                          
 Data arrival time                                                1713.750                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.679                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.511  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.404
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467    1707.687         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203    1707.890 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410    1709.300         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074    1709.374 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.991    1711.365         _N3560           
 CLMA_69_282/Y3                    td                    0.108    1711.473 r       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.527    1712.000         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.114    1712.114 r       CLKROUTE_13/CR   
                                   net (fanout=9)        1.613    1713.727         _N91             
 CLMA_159_276/RS                                                           r       sync_vg/v_count[8]/opit_0_AQ_perm/RS

 Data arrival time                                                1713.727         Logic Levels: 3  
                                                                                   Logic: 0.499ns(8.262%), Route: 5.541ns(91.738%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.381    1708.106         _N97             
 CLMA_159_276/CLK                                                          r       sync_vg/v_count[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.360    1708.466                          
 clock uncertainty                                      -0.150    1708.316                          

 Setup time                                             -0.244    1708.072                          

 Data required time                                               1708.072                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.072                          
 Data arrival time                                                1713.727                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.655                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.425  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.306
  Launch Clock Delay      :  3.521
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.398       3.521         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q1                    tco                   0.158       3.679 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.398       4.077         rstn_1ms[10]     
 CLMA_69_295/CR2                   td                    0.086       4.163 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.288       4.451         _N85             
 CLMA_69_282/Y3                    td                    0.145       4.596 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.864       5.460         sync_vg/N0       
 CLMA_159_282/RS                                                           f       sync_vg/v_count[10]/opit_0_AQ_perm/RS

 Data arrival time                                                   5.460         Logic Levels: 2  
                                                                                   Logic: 0.389ns(20.062%), Route: 1.550ns(79.938%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.452       5.306         _N97             
 CLMA_159_282/CLK                                                          r       sync_vg/v_count[10]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.360       4.946                          
 clock uncertainty                                       0.150       5.096                          

 Hold time                                              -0.043       5.053                          

 Data required time                                                  5.053                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.053                          
 Data arrival time                                                   5.460                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.407                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[7]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.426  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.307
  Launch Clock Delay      :  3.521
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.398       3.521         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q0                    tco                   0.158       3.679 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.626       4.305         rstn_1ms[9]      
 CLMA_51_294/CR1                   td                    0.088       4.393 f       CLKROUTE_3/CR    
                                   net (fanout=2)        0.271       4.664         _N81             
 CLMA_69_288/Y3                    td                    0.050       4.714 f       N42_14/LUT6_inst_perm/L6
                                   net (fanout=34)       0.908       5.622         rstn_out         
 CLMA_147_282/C5                                                           f       sync_vg/h_count[7]/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.622         Logic Levels: 2  
                                                                                   Logic: 0.296ns(14.089%), Route: 1.805ns(85.911%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.453       5.307         _N94             
 CLMA_147_282/CLK                                                          r       sync_vg/h_count[7]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.947                          
 clock uncertainty                                       0.150       5.097                          

 Hold time                                              -0.020       5.077                          

 Data required time                                                  5.077                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.077                          
 Data arrival time                                                   5.622                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.545                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/h_count[11]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    1.427  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.308
  Launch Clock Delay      :  3.521
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.398       3.521         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q0                    tco                   0.158       3.679 f       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.626       4.305         rstn_1ms[9]      
 CLMA_51_294/CR1                   td                    0.088       4.393 f       CLKROUTE_3/CR    
                                   net (fanout=2)        0.271       4.664         _N81             
 CLMA_69_288/Y3                    td                    0.050       4.714 f       N42_14/LUT6_inst_perm/L6
                                   net (fanout=34)       0.924       5.638         rstn_out         
 CLMA_147_288/C3                                                           f       sync_vg/h_count[11]/opit_0_L6Q_perm/I3

 Data arrival time                                                   5.638         Logic Levels: 2  
                                                                                   Logic: 0.296ns(13.982%), Route: 1.821ns(86.018%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.454       5.308         _N94             
 CLMA_147_288/CLK                                                          r       sync_vg/h_count[11]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.948                          
 clock uncertainty                                       0.150       5.098                          

 Hold time                                              -0.047       5.051                          

 Data required time                                                  5.051                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.051                          
 Data arrival time                                                   5.638                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.587                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N98             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.923
  Launch Clock Delay      :  5.948
  Clock Pessimism Removal :  0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.362       6.310 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       6.310         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   6.310         Logic Levels: 0  
                                                                                   Logic: 0.362ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       2.076 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       2.076         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       2.167 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       2.878         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       2.909 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       3.373         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       3.618 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       4.134         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       4.165 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       4.807         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       4.950 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       5.480         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       5.725 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       6.269         _N98             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.983       7.252                          
 clock uncertainty                                      -0.150       7.102                          

 Setup time                                             -0.394       6.708                          

 Data required time                                                  6.708                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.708                          
 Data arrival time                                                   6.310                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.398                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N98             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N98             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.948
  Launch Clock Delay      :  4.923
  Clock Pessimism Removal :  -0.983

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.516       2.788         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.819 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.461         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.604 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       4.134         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.379 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.923         _N98             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.249       5.172 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       5.172         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   5.172         Logic Levels: 0  
                                                                                   Logic: 0.249ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.983       4.965                          
 clock uncertainty                                       0.000       4.965                          

 Hold time                                              -0.134       4.831                          

 Data required time                                                  4.831                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.831                          
 Data arrival time                                                   5.172                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  5.317
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.249       5.566 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.832       6.398         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.398         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.034%), Route: 0.832ns(76.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.379      11.136         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.699      11.835                          
 clock uncertainty                                      -0.150      11.685                          

 Recovery time                                          -0.226      11.459                          

 Data required time                                                 11.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.459                          
 Data arrival time                                                   6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  5.317
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.249       5.566 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.832       6.398         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   6.398         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.034%), Route: 0.832ns(76.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.379      11.136         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.699      11.835                          
 clock uncertainty                                      -0.150      11.685                          

 Recovery time                                          -0.226      11.459                          

 Data required time                                                 11.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.459                          
 Data arrival time                                                   6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.402
  Launch Clock Delay      :  5.317
  Clock Pessimism Removal :  0.699

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.249       5.566 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.832       6.398         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   6.398         Logic Levels: 0  
                                                                                   Logic: 0.249ns(23.034%), Route: 0.832ns(76.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       7.464 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.464         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       7.555 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       8.266         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       8.297 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       8.761         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       9.006 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       9.839         _N100            
 USCM_155_270/CLKOUT               td                    0.143       9.982 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530      10.512         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.245      10.757 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.379      11.136         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.699      11.835                          
 clock uncertainty                                      -0.150      11.685                          

 Recovery time                                          -0.226      11.459                          

 Data required time                                                 11.459                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 11.459                          
 Data arrival time                                                   6.398                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.061                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.069  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.316
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.393       4.416         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.173       4.589 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.290       4.879         u_dvi_transmitter/reset
 CLMA_51_240/RS                                                            f       u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.879         Logic Levels: 0  
                                                                                   Logic: 0.173ns(37.365%), Route: 0.290ns(62.635%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.462       5.316         _N94             
 CLMA_51_240/CLK                                                           r       u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.485                          
 clock uncertainty                                       0.000       4.485                          

 Removal time                                           -0.064       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                   4.879                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.458                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.317
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.393       4.416         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.173       4.589 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.336       4.925         u_dvi_transmitter/reset
 CLMS_57_253/RS                                                            f       u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.988%), Route: 0.336ns(66.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMS_57_253/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.486                          
 clock uncertainty                                       0.000       4.486                          

 Removal time                                           -0.064       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.070  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.317
  Launch Clock Delay      :  4.416
  Clock Pessimism Removal :  -0.831

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       2.027         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.272 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833       3.105         _N100            
 USCM_155_270/CLKOUT               td                    0.143       3.248 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530       3.778         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245       4.023 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.393       4.416         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.173       4.589 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.336       4.925         u_dvi_transmitter/reset
 CLMS_57_253/RS                                                            f       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.925         Logic Levels: 0  
                                                                                   Logic: 0.173ns(33.988%), Route: 0.336ns(66.012%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.463       5.317         _N94             
 CLMS_57_253/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.831       4.486                          
 clock uncertainty                                       0.000       4.486                          

 Removal time                                           -0.064       4.422                          

 Data required time                                                  4.422                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.422                          
 Data arrival time                                                   4.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.503                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.523  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467    1707.687         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203    1707.890 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410    1709.300         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074    1709.374 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.607    1710.981         _N3560           
 CLMA_69_288/Y1                    td                    0.096    1711.077 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     2.605    1713.682         sync_vg/N0_cpy_rnmt
 DRM_226_582/RSTB[0]                                                       r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1713.682         Logic Levels: 2  
                                                                                   Logic: 0.373ns(6.222%), Route: 5.622ns(93.778%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.393    1708.118         _N95             
 DRM_226_582/CLKB[0]                                                       r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.360    1708.478                          
 clock uncertainty                                      -0.150    1708.328                          

 Recovery time                                          -0.395    1707.933                          

 Data required time                                               1707.933                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1707.933                          
 Data arrival time                                                1713.682                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.749                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.416
  Launch Clock Delay      :  4.252
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.466    1707.686         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q1                    tco                   0.203    1707.889 r       rstn_1ms[2]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.136    1708.025         rstn_1ms[2]      
 CLMA_69_283/CR1                   td                    0.116    1708.141 r       CLKROUTE_0/CR    
                                   net (fanout=1)        0.851    1708.992         _N78             
 CLMA_69_282/Y2                    td                    0.108    1709.100 r       N42_12/LUT6_inst_perm/L6
                                   net (fanout=3)        2.332    1711.432         _N3562           
 CLMA_69_288/Y3                    td                    0.108    1711.540 r       N42_14/LUT6_inst_perm/L6
                                   net (fanout=34)       0.809    1712.349         rstn_out         
 CLMA_69_265/Y0                    td                    0.074    1712.423 r       u_dvi_transmitter/reset_syn/N0/gateop_perm/L6
                                   net (fanout=1)        1.363    1713.786         u_dvi_transmitter/reset_syn/N0
 CLMA_69_265/RS                                                            r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/RS

 Data arrival time                                                1713.786         Logic Levels: 4  
                                                                                   Logic: 0.609ns(9.984%), Route: 5.491ns(90.016%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.393    1708.118         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
 clock pessimism                                         0.360    1708.478                          
 clock uncertainty                                      -0.150    1708.328                          

 Recovery time                                          -0.226    1708.102                          

 Data required time                                               1708.102                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.102                          
 Data arrival time                                                1713.786                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.684                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.417
  Launch Clock Delay      :  4.253
  Clock Pessimism Removal :  0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.855    1704.289 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.289         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105    1704.394 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932    1705.326         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.066    1705.392 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.753    1706.145         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.168    1706.313 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620    1706.933         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.287    1707.220 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.467    1707.687         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.203    1707.890 r       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        1.410    1709.300         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.074    1709.374 r       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.607    1710.981         _N3560           
 CLMA_69_288/Y1                    td                    0.096    1711.077 r       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     2.666    1713.743         sync_vg/N0_cpy_rnmt
 CLMA_231_588/RS                                                           r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                1713.743         Logic Levels: 2  
                                                                                   Logic: 0.373ns(6.159%), Route: 5.683ns(93.841%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.730    1704.432 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.432         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091    1704.523 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711    1705.234         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031    1705.265 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464    1705.729         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245    1705.974 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.833    1706.807         _N100            
 USCM_155_270/CLKOUT               td                    0.143    1706.950 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.530    1707.480         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.245    1707.725 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.394    1708.119         _N95             
 CLMA_231_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.360    1708.479                          
 clock uncertainty                                      -0.150    1708.329                          

 Recovery time                                          -0.226    1708.103                          

 Data required time                                               1708.103                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1708.103                          
 Data arrival time                                                1713.743                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -5.640                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_signal_delay/genblk1.vs_delay[0]/opit_0_srl/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.423  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.303
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.397       3.520         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q3                    tco                   0.158       3.678 f       rstn_1ms[8]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.072       3.750         rstn_1ms[8]      
 CLMA_69_288/CR3                   td                    0.087       3.837 f       CLKROUTE_1/CR    
                                   net (fanout=3)        1.042       4.879         _N79             
 CLMA_69_288/Y1                    td                    0.143       5.022 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.479       5.501         sync_vg/N0_cpy_rnmt
 CLMA_147_258/RS                                                           f       video_display/u_signal_delay/genblk1.vs_delay[0]/opit_0_srl/RS

 Data arrival time                                                   5.501         Logic Levels: 2  
                                                                                   Logic: 0.388ns(19.586%), Route: 1.593ns(80.414%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.449       5.303         _N94             
 CLMA_147_258/CLK                                                          r       video_display/u_signal_delay/genblk1.vs_delay[0]/opit_0_srl/CLK
 clock pessimism                                        -0.360       4.943                          
 clock uncertainty                                       0.150       5.093                          

 Removal time                                           -0.064       5.029                          

 Data required time                                                  5.029                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.029                          
 Data arrival time                                                   5.501                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.472                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.308
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.397       3.520         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q3                    tco                   0.158       3.678 f       rstn_1ms[8]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.072       3.750         rstn_1ms[8]      
 CLMA_69_288/CR3                   td                    0.087       3.837 f       CLKROUTE_1/CR    
                                   net (fanout=3)        1.042       4.879         _N79             
 CLMA_69_288/Y1                    td                    0.143       5.022 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.485       5.507         sync_vg/N0_cpy_rnmt
 CLMA_165_307/RS                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.507         Logic Levels: 2  
                                                                                   Logic: 0.388ns(19.527%), Route: 1.599ns(80.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.454       5.308         _N95             
 CLMA_165_307/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.948                          
 clock uncertainty                                       0.150       5.098                          

 Removal time                                           -0.064       5.034                          

 Data required time                                                  5.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.034                          
 Data arrival time                                                   5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.473                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    1.428  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.308
  Launch Clock Delay      :  3.520
  Clock Pessimism Removal :  -0.360

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.730       0.730 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.730         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.821 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.711       1.532         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       1.563 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.642       2.205         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.143       2.348 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       2.878         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.245       3.123 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.397       3.520         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q3                    tco                   0.158       3.678 f       rstn_1ms[8]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.072       3.750         rstn_1ms[8]      
 CLMA_69_288/CR3                   td                    0.087       3.837 f       CLKROUTE_1/CR    
                                   net (fanout=3)        1.042       4.879         _N79             
 CLMA_69_288/Y1                    td                    0.143       5.022 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.485       5.507         sync_vg/N0_cpy_rnmt
 CLMA_165_307/RS                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/RS

 Data arrival time                                                   5.507         Logic Levels: 2  
                                                                                   Logic: 0.388ns(19.527%), Route: 1.599ns(80.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.979       3.779         _N100            
 USCM_155_270/CLKOUT               td                    0.168       3.947 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.620       4.567         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.287       4.854 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.454       5.308         _N95             
 CLMA_165_307/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.360       4.948                          
 clock uncertainty                                       0.150       5.098                          

 Removal time                                           -0.064       5.034                          

 Data required time                                                  5.034                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.034                          
 Data arrival time                                                   5.507                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.473                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.439       6.387 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    1.011       7.398 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       7.398         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   7.398         Logic Levels: 1  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.855       0.855 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.855         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.105       0.960 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.932       1.892         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.064       1.956 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.557       2.513         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.287       2.800 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.618       3.418         _N100            
 GPLL_7_157/CLKOUT0                td                    0.064       3.482 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.753       4.235         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.168       4.403 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.620       5.023         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.287       5.310 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.638       5.948         _N98             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.439       6.387 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       6.387         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    1.011       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       7.398         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       7.398 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       7.398         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   7.398         Logic Levels: 2  
                                                                                   Logic: 1.450ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.374       5.114 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.842       5.956 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.956         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.956         Logic Levels: 1  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.646       0.646 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.646         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.091       0.737 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.611       1.348         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.031       1.379 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.464       1.843         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.245       2.088 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.517       2.605         _N100            
 GPLL_7_157/CLKOUT0                td                    0.031       2.636 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.642       3.278         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.143       3.421 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.530       3.951         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.245       4.196 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.544       4.740         _N98             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.374       5.114 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       5.114         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.842       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.956         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.956 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.956         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   5.956         Logic Levels: 2  
                                                                                   Logic: 1.216ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_69_282/CLK         rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_69_282/CLK         rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_69_283/CLK         rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[0]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.314
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325       2.803         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125       2.928 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912       3.840         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039       3.879 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.043       4.922         _N3560           
 CLMA_69_288/Y1                    td                    0.066       4.988 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.161       5.149         sync_vg/N0_cpy_rnmt
 CLMA_69_282/A5                                                            f       rstn_1ms[0]/opit_0_L6Q_perm/I5

 Data arrival time                                                   5.149         Logic Levels: 2  
                                                                                   Logic: 0.230ns(9.804%), Route: 2.116ns(90.196%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.276     102.516         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.473     102.989                          
 clock uncertainty                                      -0.150     102.839                          

 Setup time                                             -0.051     102.788                          

 Data required time                                                102.788                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.788                          
 Data arrival time                                                   5.149                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        97.639                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[13]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.012  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.317
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.324       2.802         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q0                    tco                   0.125       2.927 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.763       3.690         rstn_1ms[1]      
 CLMA_69_283/COUT                  td                    0.198       3.888 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.888         _N1318           
 CLMA_69_289/COUT                  td                    0.056       3.944 f       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.944         _N1322           
 CLMA_69_295/COUT                  td                    0.046       3.990 r       rstn_1ms[12]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.990         _N1326           
 CLMA_69_301/CIN                                                           r       rstn_1ms[13]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.990         Logic Levels: 3  
                                                                                   Logic: 0.425ns(35.774%), Route: 0.763ns(64.226%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.279     102.519         _N99             
 CLMA_69_301/CLK                                                           r       rstn_1ms[13]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.992                          
 clock uncertainty                                      -0.150     102.842                          

 Setup time                                             -0.057     102.785                          

 Data required time                                                102.785                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.785                          
 Data arrival time                                                   3.990                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.795                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[9]/opit_0_AQ_perm/CIN
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.013  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.316
  Launch Clock Delay      :  2.802
  Clock Pessimism Removal :  0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.324       2.802         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q0                    tco                   0.125       2.927 f       rstn_1ms[1]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.763       3.690         rstn_1ms[1]      
 CLMA_69_283/COUT                  td                    0.198       3.888 f       rstn_1ms[4]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.888         _N1318           
 CLMA_69_289/COUT                  td                    0.046       3.934 r       rstn_1ms[8]/opit_0_AQ_perm/COUT
                                   net (fanout=1)        0.000       3.934         _N1322           
 CLMA_69_295/CIN                                                           r       rstn_1ms[9]/opit_0_AQ_perm/CIN

 Data arrival time                                                   3.934         Logic Levels: 2  
                                                                                   Logic: 0.369ns(32.597%), Route: 0.763ns(67.403%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                       100.202     100.202 r                        
 P3                                                      0.000     100.202 r       sys_clk (port)   
                                   net (fanout=1)        0.000     100.202         sys_clk          
 IOBS_276_156/DIN                  td                    0.445     100.647 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000     100.647         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073     100.720 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443     101.163         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031     101.194 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420     101.614         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097     101.711 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334     102.045         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195     102.240 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278     102.518         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.473     102.991                          
 clock uncertainty                                      -0.150     102.841                          

 Setup time                                             -0.057     102.784                          

 Data required time                                                102.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                102.784                          
 Data arrival time                                                   3.934                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        98.850                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I2
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.276       2.314         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_69_282/Q0                    tco                   0.103       2.417 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.057       2.474         rstn_1ms[0]      
 CLMA_69_283/B2                                                            r       rstn_1ms[2]/opit_0_AQ_perm/I2

 Data arrival time                                                   2.474         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.375%), Route: 0.057ns(35.625%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.324       2.802         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.473       2.329                          
 clock uncertainty                                       0.000       2.329                          

 Hold time                                              -0.059       2.270                          

 Data required time                                                  2.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.270                          
 Data arrival time                                                   2.474                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.204                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[0]/opit_0_L6Q_perm/CLK
Endpoint    : rstn_1ms[1]/opit_0_AQ_perm/I4
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.473

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.276       2.314         _N99             
 CLMA_69_282/CLK                                                           r       rstn_1ms[0]/opit_0_L6Q_perm/CLK

 CLMA_69_282/Q0                    tco                   0.103       2.417 r       rstn_1ms[0]/opit_0_L6Q_perm/L6Q
                                   net (fanout=4)        0.114       2.531         rstn_1ms[0]      
 CLMA_69_283/A4                                                            r       rstn_1ms[1]/opit_0_AQ_perm/I4

 Data arrival time                                                   2.531         Logic Levels: 0  
                                                                                   Logic: 0.103ns(47.465%), Route: 0.114ns(52.535%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.324       2.802         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.473       2.329                          
 clock uncertainty                                       0.000       2.329                          

 Hold time                                              -0.024       2.305                          

 Data required time                                                  2.305                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.305                          
 Data arrival time                                                   2.531                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.226                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[4]/opit_0_AQ_perm/CLK
Endpoint    : rstn_1ms[2]/opit_0_AQ_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.802
  Launch Clock Delay      :  2.314
  Clock Pessimism Removal :  -0.488

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.276       2.314         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK

 CLMA_69_283/Q1                    tco                   0.103       2.417 r       rstn_1ms[2]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.056       2.473         rstn_1ms[2]      
 CLMA_69_283/B1                                                            r       rstn_1ms[2]/opit_0_AQ_perm/I1

 Data arrival time                                                   2.473         Logic Levels: 0  
                                                                                   Logic: 0.103ns(64.780%), Route: 0.056ns(35.220%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065       1.232 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501       1.733         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115       1.848 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       2.245         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233       2.478 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.324       2.802         _N99             
 CLMA_69_283/CLK                                                           r       rstn_1ms[4]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.488       2.314                          
 clock uncertainty                                       0.000       2.314                          

 Hold time                                              -0.070       2.244                          

 Data required time                                                  2.244                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.244                          
 Data arrival time                                                   2.473                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.229                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/encoder_r/n0q_m[3]/opit_0_L6Q_perm/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMA_69_264/CLK                                                           r       u_dvi_transmitter/encoder_r/n0q_m[3]/opit_0_L6Q_perm/CLK

 CLMA_69_264/Q2                    tco                   0.125       3.647 f       u_dvi_transmitter/encoder_r/n0q_m[3]/opit_0_L6Q_perm/L6Q
                                   net (fanout=9)        0.321       3.968         u_dvi_transmitter/encoder_r/n0q_m [3]
 CLMA_57_270/Y1                    td                    0.066       4.034 f       u_dvi_transmitter/encoder_r/N97_mux3_10[0]/LUT6_inst_perm/L6
                                   net (fanout=3)        0.530       4.564         u_dvi_transmitter/encoder_r/N97
 CLMS_159_265/Y0                   td                    0.125       4.689 f       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/L6
                                   net (fanout=19)       0.719       5.408         u_dvi_transmitter/encoder_r/N202
 CLMS_33_265/Y0                    td                    0.066       5.474 f       u_dvi_transmitter/encoder_r/N222_5[1]/LUT6D_inst_perm/L6
                                   net (fanout=1)        0.147       5.621         u_dvi_transmitter/encoder_r/nb3 [1]
 CLMS_33_265/Y2                    td                    0.066       5.687 f       u_dvi_transmitter/encoder_r/N222_12_maj2_2/LUT6_inst_perm/L6
                                   net (fanout=3)        0.270       5.957         u_dvi_transmitter/encoder_r/_N628
 CLMA_45_271/Y2                    td                    0.125       6.082 f       u_dvi_transmitter/encoder_r/N222_12_sum3_1_3/gateop_perm/L6
                                   net (fanout=2)        0.229       6.311         u_dvi_transmitter/encoder_r/nb15 [3]
 CLMA_45_265/Y3                    td                    0.066       6.377 f       u_dvi_transmitter/encoder_r/N222_13_4/gateop_perm/Y
                                   net (fanout=1)        0.473       6.850         u_dvi_transmitter/encoder_r/nb0 [3]
 CLMS_159_265/C3                                                           f       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/I3

 Data arrival time                                                   6.850         Logic Levels: 6  
                                                                                   Logic: 0.639ns(19.201%), Route: 2.689ns(80.799%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.258       9.630         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.092                          
 clock uncertainty                                      -0.150       9.942                          

 Setup time                                             -0.083       9.859                          

 Data required time                                                  9.859                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.859                          
 Data arrival time                                                   6.850                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.009                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[4]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N180.eq_5/gateop_perm/I3
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.151  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.901
  Launch Clock Delay      :  3.514
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.313       3.514         _N94             
 CLMA_147_300/CLK                                                          r       video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[4]/opit_0_AQ_perm/CLK

 CLMA_147_300/Q2                   tco                   0.125       3.639 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt[3]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.310       3.949         video_display/u_data_median_filter[2].u_matrix_3x3_red/y_cnt [3]
 CLMA_147_294/Y2                   td                    0.201       4.150 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/N41_mux10_8/gateop_perm/Y
                                   net (fanout=6)        1.402       5.552         video_display/u_data_median_filter[2].u_matrix_3x3_red/rd_fifo_en
 CLMA_195_12/COUT                  td                    0.198       5.750 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[3]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.750         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1276
 CLMA_195_18/COUT                  td                    0.056       5.806 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[7]/opit_0_inv_AQ_perm/COUT
                                   net (fanout=1)        0.000       5.806         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/_N1280
 CLMA_195_24/Y3                    td                    0.140       5.946 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/Y
                                   net (fanout=3)        0.246       6.192         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N89 [11]
 CLMS_195_31/Y2                    td                    0.066       6.258 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[12]/opit_0_L5Q_perm/L6
                                   net (fanout=1)        0.237       6.495         video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rrptr [11]
 CLMS_189_25/B3                                                            f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N180.eq_5/gateop_perm/I3

 Data arrival time                                                   6.495         Logic Levels: 5  
                                                                                   Logic: 0.786ns(26.367%), Route: 2.195ns(73.633%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.263       9.635         _N97             
 CLMS_189_25/CLK                                                           r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty/opit_0_AL5Q_perm/CLK
 clock pessimism                                         0.462      10.097                          
 clock uncertainty                                      -0.150       9.947                          

 Setup time                                             -0.163       9.784                          

 Data required time                                                  9.784                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.784                          
 Data arrival time                                                   6.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.289                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
Endpoint    : video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/DA0[6]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.127  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.907
  Launch Clock Delay      :  3.496
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.295       3.496         _N95             
 DRM_202_462/CLKB[0]                                                       r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]

 DRM_202_462/QB0[6]                tco                   1.021       4.517 f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/QB0[6]
                                   net (fanout=2)        2.118       6.635         video_display/u_data_median_filter[2].u_matrix_3x3_red/line2_data [6]
 DRM_202_0/DA0[6]                                                          f       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/DA0[6]

 Data arrival time                                                   6.635         Logic Levels: 0  
                                                                                   Logic: 1.021ns(32.526%), Route: 2.118ns(67.474%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.269       9.641         _N97             
 DRM_202_0/CLKA[0]                                                         r       video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.462      10.103                          
 clock uncertainty                                      -0.150       9.953                          

 Setup time                                              0.004       9.957                          

 Data required time                                                  9.957                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.957                          
 Data arrival time                                                   6.635                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         3.322                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/D
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.524
  Launch Clock Delay      :  2.913
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.275       2.913         _N95             
 CLMA_237_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/CLK

 CLMA_237_588/CR3                  tco                   0.120       3.033 r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[5]/opit_0_L5Q_perm/L5Q
                                   net (fanout=1)        0.055       3.088         video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rptr [5]
 CLMA_237_588/M2                                                           r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/D

 Data arrival time                                                   3.088         Logic Levels: 0  
                                                                                   Logic: 0.120ns(68.571%), Route: 0.055ns(31.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.323       3.524         _N95             
 CLMA_237_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[5]/opit_0_srl/CLK
 clock pessimism                                        -0.611       2.913                          
 clock uncertainty                                       0.000       2.913                          

 Hold time                                              -0.025       2.888                          

 Data required time                                                  2.888                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.888                          
 Data arrival time                                                   3.088                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/D
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  2.911
  Clock Pessimism Removal :  -0.611

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.273       2.911         _N95             
 CLMA_219_595/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/CLK

 CLMA_219_595/CR3                  tco                   0.120       3.031 r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rptr[10]/opit_0_L5Q_perm/L5Q
                                   net (fanout=1)        0.055       3.086         video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rptr [10]
 CLMA_219_595/M1                                                           r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/D

 Data arrival time                                                   3.086         Logic Levels: 0  
                                                                                   Logic: 0.120ns(68.571%), Route: 0.055ns(31.429%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.321       3.522         _N95             
 CLMA_219_595/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.wrptr1[10]/opit_0_srl/CLK
 clock pessimism                                        -0.611       2.911                          
 clock uncertainty                                       0.000       2.911                          

 Hold time                                              -0.025       2.886                          

 Data required time                                                  2.886                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.886                          
 Data arrival time                                                   3.086                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : video_display/u_data_delay_inst/genblk1.data_delay[2][11]/opit_0_srl/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/max_data[3]/opit_0_L6Q_perm/I1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.147  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  2.901
  Clock Pessimism Removal :  -0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_200/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_2/CLKOUT
                                   net (fanout=130)      0.263       2.901         _N96             
 CLMS_147_307/CLK                                                          r       video_display/u_data_delay_inst/genblk1.data_delay[2][11]/opit_0_srl/CLK

 CLMS_147_307/Q1                   tco                   0.109       3.010 f       video_display/u_data_delay_inst/genblk1.data_delay[2][11]/opit_0_srl/Q0
                                   net (fanout=8)        0.172       3.182         video_display/data_previous [11]
 CLMS_159_313/B1                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/max_data[3]/opit_0_L6Q_perm/I1

 Data arrival time                                                   3.182         Logic Levels: 0  
                                                                                   Logic: 0.109ns(38.790%), Route: 0.172ns(61.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.309       3.510         _N95             
 CLMS_159_313/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/max_data[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.462       3.048                          
 clock uncertainty                                       0.000       3.048                          

 Hold time                                              -0.066       2.982                          

 Data required time                                                  2.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.982                          
 Data arrival time                                                   3.182                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.200                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/hs_out/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.321  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.918
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.271    1708.584         _N3560           
 CLMA_69_282/Y3                    td                    0.070    1708.654 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.326    1708.980         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.066    1709.046 f       CLKROUTE_13/CR   
                                   net (fanout=9)        1.098    1710.144         _N91             
 CLMA_45_283/RS                                                            f       sync_vg/hs_out/opit_0_L6Q_perm/RS

 Data arrival time                                                1710.144         Logic Levels: 3  
                                                                                   Logic: 0.300ns(7.679%), Route: 3.607ns(92.321%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.280    1706.620         _N94             
 CLMA_45_283/CLK                                                           r       sync_vg/hs_out/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.206    1706.826                          
 clock uncertainty                                      -0.150    1706.676                          

 Setup time                                             -0.078    1706.598                          

 Data required time                                               1706.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.598                          
 Data arrival time                                                1710.144                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.546                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[4]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.300  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.897
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.271    1708.584         _N3560           
 CLMA_69_282/Y3                    td                    0.070    1708.654 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.326    1708.980         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.066    1709.046 f       CLKROUTE_13/CR   
                                   net (fanout=9)        1.041    1710.087         _N91             
 CLMA_159_270/RS                                                           f       sync_vg/v_count[4]/opit_0_AQ_perm/RS

 Data arrival time                                                1710.087         Logic Levels: 3  
                                                                                   Logic: 0.300ns(7.792%), Route: 3.550ns(92.208%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.259    1706.599         _N97             
 CLMA_159_270/CLK                                                          r       sync_vg/v_count[4]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.206    1706.805                          
 clock uncertainty                                      -0.150    1706.655                          

 Setup time                                             -0.078    1706.577                          

 Data required time                                               1706.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.577                          
 Data arrival time                                                1710.087                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.510                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[8]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.301  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.898
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.271    1708.584         _N3560           
 CLMA_69_282/Y3                    td                    0.070    1708.654 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.326    1708.980         sync_vg/N0       
 CLMA_69_271/CR2                   td                    0.066    1709.046 f       CLKROUTE_13/CR   
                                   net (fanout=9)        1.034    1710.080         _N91             
 CLMA_159_276/RS                                                           f       sync_vg/v_count[8]/opit_0_AQ_perm/RS

 Data arrival time                                                1710.080         Logic Levels: 3  
                                                                                   Logic: 0.300ns(7.806%), Route: 3.543ns(92.194%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.260    1706.600         _N97             
 CLMA_159_276/CLK                                                          r       sync_vg/v_count[8]/opit_0_AQ_perm/CLK
 clock pessimism                                         0.206    1706.806                          
 clock uncertainty                                      -0.150    1706.656                          

 Setup time                                             -0.078    1706.578                          

 Data required time                                               1706.578                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.578                          
 Data arrival time                                                1710.080                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.502                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/v_count[10]/opit_0_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.988  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.510
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q1                    tco                   0.109       2.425 f       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.284       2.709         rstn_1ms[10]     
 CLMA_69_295/CR2                   td                    0.055       2.764 f       CLKROUTE_7/CR    
                                   net (fanout=1)        0.207       2.971         _N85             
 CLMA_69_282/Y3                    td                    0.103       3.074 f       sync_vg/N0/LUT6_inst_perm/L6
                                   net (fanout=3)        0.625       3.699         sync_vg/N0       
 CLMA_159_282/RS                                                           f       sync_vg/v_count[10]/opit_0_AQ_perm/RS

 Data arrival time                                                   3.699         Logic Levels: 2  
                                                                                   Logic: 0.267ns(19.306%), Route: 1.116ns(80.694%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.309       3.510         _N97             
 CLMA_159_282/CLK                                                          r       sync_vg/v_count[10]/opit_0_AQ_perm/CLK
 clock pessimism                                        -0.206       3.304                          
 clock uncertainty                                       0.150       3.454                          

 Hold time                                              -0.029       3.425                          

 Data required time                                                  3.425                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.425                          
 Data arrival time                                                   3.699                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.274                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/y_act[5]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.527
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q0                    tco                   0.103       2.419 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.437       2.856         rstn_1ms[9]      
 CLMA_51_294/CR1                   td                    0.055       2.911 r       CLKROUTE_3/CR    
                                   net (fanout=2)        0.198       3.109         _N81             
 CLMA_69_288/Y3                    td                    0.034       3.143 f       N42_14/LUT6_inst_perm/L6
                                   net (fanout=34)       0.665       3.808         rstn_out         
 CLMA_57_282/A5                                                            f       sync_vg/y_act[5]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.808         Logic Levels: 2  
                                                                                   Logic: 0.192ns(12.869%), Route: 1.300ns(87.131%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.326       3.527         _N94             
 CLMA_57_282/CLK                                                           r       sync_vg/y_act[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.321                          
 clock uncertainty                                       0.150       3.471                          

 Hold time                                              -0.010       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   3.808                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.347                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : sync_vg/y_act[8]/opit_0_L6Q_perm/I5
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    1.005  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.527
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q0                    tco                   0.103       2.419 r       rstn_1ms[9]/opit_0_AQ_perm/Q
                                   net (fanout=3)        0.437       2.856         rstn_1ms[9]      
 CLMA_51_294/CR1                   td                    0.055       2.911 r       CLKROUTE_3/CR    
                                   net (fanout=2)        0.198       3.109         _N81             
 CLMA_69_288/Y3                    td                    0.034       3.143 f       N42_14/LUT6_inst_perm/L6
                                   net (fanout=34)       0.667       3.810         rstn_out         
 CLMS_57_283/A5                                                            f       sync_vg/y_act[8]/opit_0_L6Q_perm/I5

 Data arrival time                                                   3.810         Logic Levels: 2  
                                                                                   Logic: 0.192ns(12.851%), Route: 1.302ns(87.149%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.326       3.527         _N94             
 CLMS_57_283/CLK                                                           r       sync_vg/y_act[8]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.321                          
 clock uncertainty                                       0.150       3.471                          

 Hold time                                              -0.010       3.461                          

 Data required time                                                  3.461                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.461                          
 Data arrival time                                                   3.810                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.349                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_b/OSHIFTIN0
 IOLHR_16_144/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N98             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_clk/OSHIFTIN0
 IOLHR_16_132/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.235
  Launch Clock Delay      :  3.957
  Clock Pessimism Removal :  0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT0           tco                   0.238       4.195 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT0
                                   net (fanout=1)        0.000       4.195         u_dvi_transmitter/serializer_g/OSHIFTIN0
 IOLHR_16_246/OSHIFTIN0                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN0

 Data arrival time                                                   4.195         Logic Levels: 0  
                                                                                   Logic: 0.238ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         1.346       1.346 r                        
 P3                                                      0.000       1.346 r       sys_clk (port)   
                                   net (fanout=1)        0.000       1.346         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       1.791 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.791         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       1.864 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       2.307         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       2.336 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       2.614         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       2.809 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       3.153         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       3.182 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       3.602         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       3.699 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       4.033         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       4.228 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       4.581         _N98             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                         0.696       5.277                          
 clock uncertainty                                      -0.150       5.127                          

 Setup time                                             -0.195       4.932                          

 Data required time                                                  4.932                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.932                          
 Data arrival time                                                   4.195                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.737                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N98             
 IOLHR_16_138/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_138/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_b/OSHIFTIN1
 IOLHR_16_144/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_144/OCLK                                                         r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N98             
 IOLHR_16_126/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_126/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_clk/OSHIFTIN1
 IOLHR_16_132/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_132/OCLK                                                         r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK
Endpoint    : u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.026  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.957
  Launch Clock Delay      :  3.235
  Clock Pessimism Removal :  -0.696

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.344       1.807         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.836 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.256         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.353 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.687         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.882 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.235         _N98             
 IOLHR_16_240/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OCLK

 IOLHR_16_240/OSHIFTOUT1           tco                   0.172       3.407 r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2_com/OSHIFTOUT1
                                   net (fanout=1)        0.000       3.407         u_dvi_transmitter/serializer_g/OSHIFTIN1
 IOLHR_16_246/OSHIFTIN1                                                    r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OSHIFTIN1

 Data arrival time                                                   3.407         Logic Levels: 0  
                                                                                   Logic: 0.172ns(100.000%), Route: 0.000ns(0.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.428       2.232         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.295 r       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.796         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.911 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.308         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.541 r       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.416       3.957         _N98             
 IOLHR_16_246/OCLK                                                         r       u_dvi_transmitter/serializer_g/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 clock pessimism                                        -0.696       3.261                          
 clock uncertainty                                       0.000       3.261                          

 Hold time                                              -0.079       3.182                          

 Data required time                                                  3.182                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.182                          
 Data arrival time                                                   3.407                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.140       3.662 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.494       4.156         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.140ns(22.082%), Route: 0.494ns(77.918%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.258       9.630         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.462      10.092                          
 clock uncertainty                                      -0.150       9.942                          

 Recovery time                                          -0.116       9.826                          

 Data required time                                                  9.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.826                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.140       3.662 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.494       4.156         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.140ns(22.082%), Route: 0.494ns(77.918%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.258       9.630         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/cnt[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                         0.462      10.092                          
 clock uncertainty                                      -0.150       9.942                          

 Recovery time                                          -0.116       9.826                          

 Data required time                                                  9.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.826                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.164  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.896
  Launch Clock Delay      :  3.522
  Clock Pessimism Removal :  0.462

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.140       3.662 r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.494       4.156         u_dvi_transmitter/reset
 CLMS_159_265/RS                                                           r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/RS

 Data arrival time                                                   4.156         Logic Levels: 0  
                                                                                   Logic: 0.140ns(22.082%), Route: 0.494ns(77.918%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         6.734       6.734 r                        
 P3                                                      0.000       6.734 r       sys_clk (port)   
                                   net (fanout=1)        0.000       6.734         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       7.179 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       7.179         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       7.252 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       7.695         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       7.724 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       8.002         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       8.197 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       8.746         _N100            
 USCM_155_270/CLKOUT               td                    0.097       8.843 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       9.177         ntclkbufg_0      
 HCKB_153_180/CLKOUT               td                    0.195       9.372 r       HCKBROUTE_3/CLKOUT
                                   net (fanout=524)      0.258       9.630         _N97             
 CLMS_159_265/CLK                                                          r       u_dvi_transmitter/encoder_r/dout[5]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.462      10.092                          
 clock uncertainty                                      -0.150       9.942                          

 Recovery time                                          -0.116       9.826                          

 Data required time                                                  9.826                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.826                          
 Data arrival time                                                   4.156                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.670                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.047  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.521
  Launch Clock Delay      :  2.911
  Clock Pessimism Removal :  -0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.273       2.911         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.123       3.034 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.205       3.239         u_dvi_transmitter/reset
 CLMA_51_240/RS                                                            f       u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.239         Logic Levels: 0  
                                                                                   Logic: 0.123ns(37.500%), Route: 0.205ns(62.500%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.320       3.521         _N94             
 CLMA_51_240/CLK                                                           r       u_dvi_transmitter/encoder_g/dout[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.563       2.958                          
 clock uncertainty                                       0.000       2.958                          

 Removal time                                           -0.038       2.920                          

 Data required time                                                  2.920                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.920                          
 Data arrival time                                                   3.239                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.319                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  2.911
  Clock Pessimism Removal :  -0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.273       2.911         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.123       3.034 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.242       3.276         u_dvi_transmitter/reset
 CLMS_57_253/RS                                                            f       u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.699%), Route: 0.242ns(66.301%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMS_57_253/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[1]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.563       2.959                          
 clock uncertainty                                       0.000       2.959                          

 Removal time                                           -0.038       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK
Endpoint    : u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.048  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.522
  Launch Clock Delay      :  2.911
  Clock Pessimism Removal :  -0.563

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.990 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.268         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.463 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549       2.012         _N100            
 USCM_155_270/CLKOUT               td                    0.097       2.109 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334       2.443         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.195       2.638 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.273       2.911         _N94             
 CLMA_69_265/CLK                                                           r       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CLK

 CLMA_69_265/CR0                   tco                   0.123       3.034 f       u_dvi_transmitter/reset_syn/reset_1/opit_0_srl/CR0
                                   net (fanout=38)       0.242       3.276         u_dvi_transmitter/reset
 CLMS_57_253/RS                                                            f       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.276         Logic Levels: 0  
                                                                                   Logic: 0.123ns(33.699%), Route: 0.242ns(66.301%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_160/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_0/CLKOUT
                                   net (fanout=205)      0.321       3.522         _N94             
 CLMS_57_253/CLK                                                           r       u_dvi_transmitter/encoder_g/cnt[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.563       2.959                          
 clock uncertainty                                       0.000       2.959                          

 Removal time                                           -0.038       2.921                          

 Data required time                                                  2.921                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.921                          
 Data arrival time                                                   3.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.355                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.314  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.911
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.043    1708.356         _N3560           
 CLMA_69_288/Y1                    td                    0.066    1708.422 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     1.742    1710.164         sync_vg/N0_cpy_rnmt
 DRM_226_582/RSTB[0]                                                       f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTB[0]

 Data arrival time                                                1710.164         Logic Levels: 2  
                                                                                   Logic: 0.230ns(5.857%), Route: 3.697ns(94.143%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.273    1706.613         _N95             
 DRM_226_582/CLKB[0]                                                       r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKB[0]
 clock pessimism                                         0.206    1706.819                          
 clock uncertainty                                      -0.150    1706.669                          

 Recovery time                                          -0.182    1706.487                          

 Data required time                                               1706.487                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.487                          
 Data arrival time                                                1710.164                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.677                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.315  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.912
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.043    1708.356         _N3560           
 CLMA_69_288/Y1                    td                    0.066    1708.422 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     1.745    1710.167         sync_vg/N0_cpy_rnmt
 CLMA_231_588/RS                                                           f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/RS

 Data arrival time                                                1710.167         Logic Levels: 2  
                                                                                   Logic: 0.230ns(5.852%), Route: 3.700ns(94.148%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.274    1706.614         _N95             
 CLMA_231_588/CLK                                                          r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.rbin[11]/opit_0_inv_AQ_perm/CLK
 clock pessimism                                         0.206    1706.820                          
 clock uncertainty                                      -0.150    1706.670                          

 Recovery time                                          -0.072    1706.598                          

 Data required time                                               1706.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.598                          
 Data arrival time                                                1710.167                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.569                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[8]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    0.312  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.909
  Launch Clock Delay      :  2.803
  Clock Pessimism Removal :  0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                      1703.434    1703.434 r                        
 P3                                                      0.000    1703.434 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.434         sys_clk          
 IOBS_276_156/DIN                  td                    0.521    1703.955 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1703.955         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087    1704.042 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559    1704.601         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.065    1704.666 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.501    1705.167         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.115    1705.282 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397    1705.679         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.233    1705.912 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.325    1706.237         _N99             
 CLMA_69_289/CLK                                                           r       rstn_1ms[8]/opit_0_AQ_perm/CLK

 CLMA_69_289/Q1                    tco                   0.125    1706.362 f       rstn_1ms[6]/opit_0_AQ_perm/Q
                                   net (fanout=2)        0.912    1707.274         rstn_1ms[6]      
 CLMA_69_288/Y0                    td                    0.039    1707.313 f       N42_10/gateop_perm/L6
                                   net (fanout=3)        1.043    1708.356         _N3560           
 CLMA_69_288/Y1                    td                    0.066    1708.422 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     1.627    1710.049         sync_vg/N0_cpy_rnmt
 DRM_226_582/RSTA[0]                                                       f       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/RSTA[0]

 Data arrival time                                                1710.049         Logic Levels: 2  
                                                                                   Logic: 0.230ns(6.034%), Route: 3.582ns(93.966%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                      1703.702    1703.702 r                        
 P3                                                      0.000    1703.702 r       sys_clk (port)   
                                   net (fanout=1)        0.000    1703.702         sys_clk          
 IOBS_276_156/DIN                  td                    0.445    1704.147 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1704.147         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073    1704.220 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443    1704.663         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029    1704.692 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278    1704.970         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195    1705.165 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.549    1705.714         _N100            
 USCM_155_270/CLKOUT               td                    0.097    1705.811 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.334    1706.145         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.195    1706.340 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.271    1706.611         _N95             
 DRM_226_582/CLKA[0]                                                       r       video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM36K_E1/gopdrm_36k/CLKA[0]
 clock pessimism                                         0.206    1706.817                          
 clock uncertainty                                      -0.150    1706.667                          

 Recovery time                                          -0.179    1706.488                          

 Data required time                                               1706.488                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1706.488                          
 Data arrival time                                                1710.049                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.561                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q1                    tco                   0.103       2.419 r       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.851       3.270         rstn_1ms[10]     
 CLMA_69_288/Y1                    td                    0.086       3.356 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.352       3.708         sync_vg/N0_cpy_rnmt
 CLMA_165_307/RS                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.708         Logic Levels: 1  
                                                                                   Logic: 0.189ns(13.578%), Route: 1.203ns(86.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.311       3.512         _N95             
 CLMA_165_307/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[2]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.306                          
 clock uncertainty                                       0.150       3.456                          

 Removal time                                           -0.038       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                   3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q1                    tco                   0.103       2.419 r       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.851       3.270         rstn_1ms[10]     
 CLMA_69_288/Y1                    td                    0.086       3.356 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.352       3.708         sync_vg/N0_cpy_rnmt
 CLMA_165_307/RS                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.708         Logic Levels: 1  
                                                                                   Logic: 0.189ns(13.578%), Route: 1.203ns(86.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.311       3.512         _N95             
 CLMA_165_307/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/min_data[5]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.306                          
 clock uncertainty                                       0.150       3.456                          

 Removal time                                           -0.038       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                   3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : rstn_1ms[12]/opit_0_AQ_perm/CLK
Endpoint    : video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_6/max_data[3]/opit_0_L6Q_perm/RS
Path Group  : sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.990  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.512
  Launch Clock Delay      :  2.316
  Clock Pessimism Removal :  -0.206

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.445       0.445 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.445         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.518 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.443       0.961         nt_sys_clk       
 GPLL_271_157/CLKOUT1              td                    0.031       0.992 r       u_pll_0/u_gpll/gpll_inst/CLKOUT1
                                   net (fanout=1)        0.420       1.412         cfg_clk          
 USCM_155_273/CLKOUT               td                    0.097       1.509 r       clkbufg_2/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       1.843         ntclkbufg_2      
 HCKB_153_170/CLKOUT               td                    0.195       2.038 r       HCKBROUTE_5/CLKOUT
                                   net (fanout=14)       0.278       2.316         _N99             
 CLMA_69_295/CLK                                                           r       rstn_1ms[12]/opit_0_AQ_perm/CLK

 CLMA_69_295/Q1                    tco                   0.103       2.419 r       rstn_1ms[10]/opit_0_AQ_perm/Q
                                   net (fanout=4)        0.851       3.270         rstn_1ms[10]     
 CLMA_69_288/Y1                    td                    0.086       3.356 f       sync_vg/N0_cpy/LUT6_inst_perm/L6
                                   net (fanout=1150)     0.352       3.708         sync_vg/N0_cpy_rnmt
 CLMA_165_307/RS                                                           f       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_6/max_data[3]/opit_0_L6Q_perm/RS

 Data arrival time                                                   3.708         Logic Levels: 1  
                                                                                   Logic: 0.189ns(13.578%), Route: 1.203ns(86.422%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 P3                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.521       0.521 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.521         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.608 r       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.559       1.167         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.230 r       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.571         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.804 r       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.652       2.456         _N100            
 USCM_155_270/CLKOUT               td                    0.115       2.571 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=4)        0.397       2.968         ntclkbufg_0      
 HCKB_153_220/CLKOUT               td                    0.233       3.201 r       HCKBROUTE_1/CLKOUT
                                   net (fanout=464)      0.311       3.512         _N95             
 CLMA_165_307/CLK                                                          r       video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_6/max_data[3]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.206       3.306                          
 clock uncertainty                                       0.150       3.456                          

 Removal time                                           -0.038       3.418                          

 Data required time                                                  3.418                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.418                          
 Data arrival time                                                   3.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.290                          
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         tmds_clk_n       
 R17                                                                       r       tmds_clk_n (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.260       4.225 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.824       5.049 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       5.049         tmds_clk_p       
 R16                                                                       r       tmds_clk_p (port)

 Data arrival time                                                   5.049         Logic Levels: 1  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.515       0.515 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.515         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.087       0.602 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.571       1.173         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.063       1.236 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.341       1.577         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.233       1.810 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.429       2.239         _N100            
 GPLL_7_157/CLKOUT0                td                    0.063       2.302 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.501       2.803         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.115       2.918 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.397       3.315         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.233       3.548 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.417       3.965         _N98             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.260       4.225 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       4.225         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.824       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       5.049         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       5.049 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       5.049         nt_tmds_data_n[0]
 T15                                                                       r       tmds_data_n[0] (port)

 Data arrival time                                                   5.049         Logic Levels: 2  
                                                                                   Logic: 1.084ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_n (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_126/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         tmds_clk_n       
 R17                                                                       f       tmds_clk_n (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N98             
 IOLHR_16_132/OCLK                                                         f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_132/DO_P                 tco                   0.218       3.441 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_132/PAD                    td                    0.694       4.135 f       u_dvi_transmitter/serializer_clk/GTP_OUTBUFDS_data_lane/opit_0/O
                                   net (fanout=1)        0.000       4.135         tmds_clk_p       
 R16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   4.135         Logic Levels: 1  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

====================================================================================================

Startpoint  : u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
Endpoint    : tmds_data_n[0] (port)
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 P3                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
 IOBS_276_156/DIN                  td                    0.440       0.440 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.440         sys_clk_ibuf/ntD 
 IOLHR_268_156/DI_TO_CLK           td                    0.073       0.513 f       sys_clk_ibuf/opit_1/DI_TO_CLK
                                   net (fanout=1)        0.435       0.948         nt_sys_clk       
 GPLL_271_157/CLKOUT0              td                    0.029       0.977 f       u_pll_0/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.278       1.255         pix_clk          
 HCKB_153_168/CLKOUT               td                    0.195       1.450 f       HCKBROUTE_6/CLKOUT
                                   net (fanout=2)        0.345       1.795         _N100            
 GPLL_7_157/CLKOUT0                td                    0.029       1.824 f       u_pll_1/u_gpll/gpll_inst/CLKOUT0
                                   net (fanout=1)        0.420       2.244         pix_clk_x5       
 USCM_155_276/CLKOUT               td                    0.097       2.341 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=1)        0.334       2.675         ntclkbufg_1      
 HCKB_153_161/CLKOUT               td                    0.195       2.870 f       HCKBROUTE_4/CLKOUT
                                   net (fanout=16)       0.353       3.223         _N98             
 IOLHR_16_144/OCLK                                                         f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK

 IOLHR_16_144/DO_P                 tco                   0.218       3.441 r       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/DO_P
                                   net (fanout=1)        0.000       3.441         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntO
 IOBD_0_144/DIFFO_OUT              td                    0.694       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_0/DIFFO_OUT
                                   net (fanout=1)        0.000       4.135         u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/ntDIFF_O
 IOBS_0_138/PAD                    td                    0.000       4.135 f       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_1/O_B
                                   net (fanout=1)        0.000       4.135         nt_tmds_data_n[0]
 T15                                                                       f       tmds_data_n[0] (port)

 Data arrival time                                                   4.135         Logic Levels: 2  
                                                                                   Logic: 0.912ns(100.000%), Route: 0.000ns(0.000%)
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 49.901      50.101          0.200           High Pulse Width  CLMA_69_282/CLK         rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           Low Pulse Width   CLMA_69_282/CLK         rstn_1ms[0]/opit_0_L6Q_perm/CLK
 49.901      50.101          0.200           High Pulse Width  CLMA_69_283/CLK         rstn_1ms[4]/opit_0_AQ_perm/CLK
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           Low Pulse Width   IOLHR_16_144/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLKDIV
 1.767       3.367           1.600           High Pulse Width  IOLHR_16_138/OCLKDIV    u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2_com/OCLKDIV
====================================================================================================

{sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           Low Pulse Width   IOLHR_16_144/OCLK       u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/OCLK
 0.257       0.673           0.416           High Pulse Width  IOLHR_16_144/SERCLK     u_dvi_transmitter/serializer_b/GTP_OUTBUFDS_data_lane/opit_2/SERCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                                              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/18_HDMI_picture_mid_filter/project/place_route/hdmi_picture_mid_filter_pnr.adf       
| Output     | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/18_HDMI_picture_mid_filter/project/report_timing/hdmi_picture_mid_filter_rtp.adf     
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/18_HDMI_picture_mid_filter/project/report_timing/hdmi_picture_mid_filter.rtr         
|            | E:/User/Files/project_self/OPHW_25H/OPHW_25H_TEST/1_Demo/Advanced/18_HDMI_picture_mid_filter/project/report_timing/rtr.db                              
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 1,044 MB
Total CPU time to report_timing completion : 0h:0m:10s
Process Total CPU time to report_timing completion : 0h:0m:12s
Total real time to report_timing completion : 0h:0m:13s
