
ES.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000aa98  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000024d8  0800ac28  0800ac28  0000bc28  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d100  0800d100  0000f074  2**0
                  CONTENTS
  4 .ARM          00000008  0800d100  0800d100  0000e100  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d108  0800d108  0000f074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d108  0800d108  0000e108  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d10c  0800d10c  0000e10c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  0800d110  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000f074  2**0
                  CONTENTS
 10 .bss          00005690  20000074  20000074  0000f074  2**2
                  ALLOC
 11 ._user_heap_stack 00006004  20005704  20005704  0000f074  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000f074  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f17e  00000000  00000000  0000f0a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004a64  00000000  00000000  0002e222  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000019a0  00000000  00000000  00032c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024866  00000000  00000000  00034628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021c2c  00000000  00000000  00058e8e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cfea5  00000000  00000000  0007aaba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014a95f  2**0
                  CONTENTS, READONLY
 20 .debug_rnglists 000013c1  00000000  00000000  0014a9a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000072d8  00000000  00000000  0014bd64  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004b  00000000  00000000  0015303c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000074 	.word	0x20000074
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ac10 	.word	0x0800ac10

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000078 	.word	0x20000078
 80001cc:	0800ac10 	.word	0x0800ac10

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2iz>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b34:	d215      	bcs.n	8000b62 <__aeabi_d2iz+0x36>
 8000b36:	d511      	bpl.n	8000b5c <__aeabi_d2iz+0x30>
 8000b38:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b40:	d912      	bls.n	8000b68 <__aeabi_d2iz+0x3c>
 8000b42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b46:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b4e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b52:	fa23 f002 	lsr.w	r0, r3, r2
 8000b56:	bf18      	it	ne
 8000b58:	4240      	negne	r0, r0
 8000b5a:	4770      	bx	lr
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b66:	d105      	bne.n	8000b74 <__aeabi_d2iz+0x48>
 8000b68:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b6c:	bf08      	it	eq
 8000b6e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b72:	4770      	bx	lr
 8000b74:	f04f 0000 	mov.w	r0, #0
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_d2uiz>:
 8000b7c:	004a      	lsls	r2, r1, #1
 8000b7e:	d211      	bcs.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b80:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b84:	d211      	bcs.n	8000baa <__aeabi_d2uiz+0x2e>
 8000b86:	d50d      	bpl.n	8000ba4 <__aeabi_d2uiz+0x28>
 8000b88:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b8c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b90:	d40e      	bmi.n	8000bb0 <__aeabi_d2uiz+0x34>
 8000b92:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b96:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b9a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	4770      	bx	lr
 8000ba4:	f04f 0000 	mov.w	r0, #0
 8000ba8:	4770      	bx	lr
 8000baa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bae:	d102      	bne.n	8000bb6 <__aeabi_d2uiz+0x3a>
 8000bb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000bb4:	4770      	bx	lr
 8000bb6:	f04f 0000 	mov.w	r0, #0
 8000bba:	4770      	bx	lr

08000bbc <__aeabi_uldivmod>:
 8000bbc:	b953      	cbnz	r3, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bbe:	b94a      	cbnz	r2, 8000bd4 <__aeabi_uldivmod+0x18>
 8000bc0:	2900      	cmp	r1, #0
 8000bc2:	bf08      	it	eq
 8000bc4:	2800      	cmpeq	r0, #0
 8000bc6:	bf1c      	itt	ne
 8000bc8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bcc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bd0:	f000 b96a 	b.w	8000ea8 <__aeabi_idiv0>
 8000bd4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bdc:	f000 f806 	bl	8000bec <__udivmoddi4>
 8000be0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be8:	b004      	add	sp, #16
 8000bea:	4770      	bx	lr

08000bec <__udivmoddi4>:
 8000bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bf0:	9d08      	ldr	r5, [sp, #32]
 8000bf2:	460c      	mov	r4, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14e      	bne.n	8000c96 <__udivmoddi4+0xaa>
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	458c      	cmp	ip, r1
 8000bfc:	4686      	mov	lr, r0
 8000bfe:	fab2 f282 	clz	r2, r2
 8000c02:	d962      	bls.n	8000cca <__udivmoddi4+0xde>
 8000c04:	b14a      	cbz	r2, 8000c1a <__udivmoddi4+0x2e>
 8000c06:	f1c2 0320 	rsb	r3, r2, #32
 8000c0a:	4091      	lsls	r1, r2
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c14:	4319      	orrs	r1, r3
 8000c16:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c1a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1e:	fa1f f68c 	uxth.w	r6, ip
 8000c22:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c26:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c2a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c32:	fb04 f106 	mul.w	r1, r4, r6
 8000c36:	4299      	cmp	r1, r3
 8000c38:	d90a      	bls.n	8000c50 <__udivmoddi4+0x64>
 8000c3a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c42:	f080 8112 	bcs.w	8000e6a <__udivmoddi4+0x27e>
 8000c46:	4299      	cmp	r1, r3
 8000c48:	f240 810f 	bls.w	8000e6a <__udivmoddi4+0x27e>
 8000c4c:	3c02      	subs	r4, #2
 8000c4e:	4463      	add	r3, ip
 8000c50:	1a59      	subs	r1, r3, r1
 8000c52:	fa1f f38e 	uxth.w	r3, lr
 8000c56:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c5a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c62:	fb00 f606 	mul.w	r6, r0, r6
 8000c66:	429e      	cmp	r6, r3
 8000c68:	d90a      	bls.n	8000c80 <__udivmoddi4+0x94>
 8000c6a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c72:	f080 80fc 	bcs.w	8000e6e <__udivmoddi4+0x282>
 8000c76:	429e      	cmp	r6, r3
 8000c78:	f240 80f9 	bls.w	8000e6e <__udivmoddi4+0x282>
 8000c7c:	4463      	add	r3, ip
 8000c7e:	3802      	subs	r0, #2
 8000c80:	1b9b      	subs	r3, r3, r6
 8000c82:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c86:	2100      	movs	r1, #0
 8000c88:	b11d      	cbz	r5, 8000c92 <__udivmoddi4+0xa6>
 8000c8a:	40d3      	lsrs	r3, r2
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	428b      	cmp	r3, r1
 8000c98:	d905      	bls.n	8000ca6 <__udivmoddi4+0xba>
 8000c9a:	b10d      	cbz	r5, 8000ca0 <__udivmoddi4+0xb4>
 8000c9c:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca0:	2100      	movs	r1, #0
 8000ca2:	4608      	mov	r0, r1
 8000ca4:	e7f5      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000ca6:	fab3 f183 	clz	r1, r3
 8000caa:	2900      	cmp	r1, #0
 8000cac:	d146      	bne.n	8000d3c <__udivmoddi4+0x150>
 8000cae:	42a3      	cmp	r3, r4
 8000cb0:	d302      	bcc.n	8000cb8 <__udivmoddi4+0xcc>
 8000cb2:	4290      	cmp	r0, r2
 8000cb4:	f0c0 80f0 	bcc.w	8000e98 <__udivmoddi4+0x2ac>
 8000cb8:	1a86      	subs	r6, r0, r2
 8000cba:	eb64 0303 	sbc.w	r3, r4, r3
 8000cbe:	2001      	movs	r0, #1
 8000cc0:	2d00      	cmp	r5, #0
 8000cc2:	d0e6      	beq.n	8000c92 <__udivmoddi4+0xa6>
 8000cc4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc8:	e7e3      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000cca:	2a00      	cmp	r2, #0
 8000ccc:	f040 8090 	bne.w	8000df0 <__udivmoddi4+0x204>
 8000cd0:	eba1 040c 	sub.w	r4, r1, ip
 8000cd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd8:	fa1f f78c 	uxth.w	r7, ip
 8000cdc:	2101      	movs	r1, #1
 8000cde:	fbb4 f6f8 	udiv	r6, r4, r8
 8000ce2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cee:	fb07 f006 	mul.w	r0, r7, r6
 8000cf2:	4298      	cmp	r0, r3
 8000cf4:	d908      	bls.n	8000d08 <__udivmoddi4+0x11c>
 8000cf6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfa:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfe:	d202      	bcs.n	8000d06 <__udivmoddi4+0x11a>
 8000d00:	4298      	cmp	r0, r3
 8000d02:	f200 80cd 	bhi.w	8000ea0 <__udivmoddi4+0x2b4>
 8000d06:	4626      	mov	r6, r4
 8000d08:	1a1c      	subs	r4, r3, r0
 8000d0a:	fa1f f38e 	uxth.w	r3, lr
 8000d0e:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d12:	fb08 4410 	mls	r4, r8, r0, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb00 f707 	mul.w	r7, r0, r7
 8000d1e:	429f      	cmp	r7, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x148>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x146>
 8000d2c:	429f      	cmp	r7, r3
 8000d2e:	f200 80b0 	bhi.w	8000e92 <__udivmoddi4+0x2a6>
 8000d32:	4620      	mov	r0, r4
 8000d34:	1bdb      	subs	r3, r3, r7
 8000d36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d3a:	e7a5      	b.n	8000c88 <__udivmoddi4+0x9c>
 8000d3c:	f1c1 0620 	rsb	r6, r1, #32
 8000d40:	408b      	lsls	r3, r1
 8000d42:	fa22 f706 	lsr.w	r7, r2, r6
 8000d46:	431f      	orrs	r7, r3
 8000d48:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d4c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d50:	ea43 030c 	orr.w	r3, r3, ip
 8000d54:	40f4      	lsrs	r4, r6
 8000d56:	fa00 f801 	lsl.w	r8, r0, r1
 8000d5a:	0c38      	lsrs	r0, r7, #16
 8000d5c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d60:	fbb4 fef0 	udiv	lr, r4, r0
 8000d64:	fa1f fc87 	uxth.w	ip, r7
 8000d68:	fb00 441e 	mls	r4, r0, lr, r4
 8000d6c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d70:	fb0e f90c 	mul.w	r9, lr, ip
 8000d74:	45a1      	cmp	r9, r4
 8000d76:	fa02 f201 	lsl.w	r2, r2, r1
 8000d7a:	d90a      	bls.n	8000d92 <__udivmoddi4+0x1a6>
 8000d7c:	193c      	adds	r4, r7, r4
 8000d7e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d82:	f080 8084 	bcs.w	8000e8e <__udivmoddi4+0x2a2>
 8000d86:	45a1      	cmp	r9, r4
 8000d88:	f240 8081 	bls.w	8000e8e <__udivmoddi4+0x2a2>
 8000d8c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d90:	443c      	add	r4, r7
 8000d92:	eba4 0409 	sub.w	r4, r4, r9
 8000d96:	fa1f f983 	uxth.w	r9, r3
 8000d9a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9e:	fb00 4413 	mls	r4, r0, r3, r4
 8000da2:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da6:	fb03 fc0c 	mul.w	ip, r3, ip
 8000daa:	45a4      	cmp	ip, r4
 8000dac:	d907      	bls.n	8000dbe <__udivmoddi4+0x1d2>
 8000dae:	193c      	adds	r4, r7, r4
 8000db0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db4:	d267      	bcs.n	8000e86 <__udivmoddi4+0x29a>
 8000db6:	45a4      	cmp	ip, r4
 8000db8:	d965      	bls.n	8000e86 <__udivmoddi4+0x29a>
 8000dba:	3b02      	subs	r3, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dc2:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc6:	eba4 040c 	sub.w	r4, r4, ip
 8000dca:	429c      	cmp	r4, r3
 8000dcc:	46ce      	mov	lr, r9
 8000dce:	469c      	mov	ip, r3
 8000dd0:	d351      	bcc.n	8000e76 <__udivmoddi4+0x28a>
 8000dd2:	d04e      	beq.n	8000e72 <__udivmoddi4+0x286>
 8000dd4:	b155      	cbz	r5, 8000dec <__udivmoddi4+0x200>
 8000dd6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dda:	eb64 040c 	sbc.w	r4, r4, ip
 8000dde:	fa04 f606 	lsl.w	r6, r4, r6
 8000de2:	40cb      	lsrs	r3, r1
 8000de4:	431e      	orrs	r6, r3
 8000de6:	40cc      	lsrs	r4, r1
 8000de8:	e9c5 6400 	strd	r6, r4, [r5]
 8000dec:	2100      	movs	r1, #0
 8000dee:	e750      	b.n	8000c92 <__udivmoddi4+0xa6>
 8000df0:	f1c2 0320 	rsb	r3, r2, #32
 8000df4:	fa20 f103 	lsr.w	r1, r0, r3
 8000df8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dfc:	fa24 f303 	lsr.w	r3, r4, r3
 8000e00:	4094      	lsls	r4, r2
 8000e02:	430c      	orrs	r4, r1
 8000e04:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e08:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e0c:	fa1f f78c 	uxth.w	r7, ip
 8000e10:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e14:	fb08 3110 	mls	r1, r8, r0, r3
 8000e18:	0c23      	lsrs	r3, r4, #16
 8000e1a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1e:	fb00 f107 	mul.w	r1, r0, r7
 8000e22:	4299      	cmp	r1, r3
 8000e24:	d908      	bls.n	8000e38 <__udivmoddi4+0x24c>
 8000e26:	eb1c 0303 	adds.w	r3, ip, r3
 8000e2a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2e:	d22c      	bcs.n	8000e8a <__udivmoddi4+0x29e>
 8000e30:	4299      	cmp	r1, r3
 8000e32:	d92a      	bls.n	8000e8a <__udivmoddi4+0x29e>
 8000e34:	3802      	subs	r0, #2
 8000e36:	4463      	add	r3, ip
 8000e38:	1a5b      	subs	r3, r3, r1
 8000e3a:	b2a4      	uxth	r4, r4
 8000e3c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e40:	fb08 3311 	mls	r3, r8, r1, r3
 8000e44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e48:	fb01 f307 	mul.w	r3, r1, r7
 8000e4c:	42a3      	cmp	r3, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x276>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e58:	d213      	bcs.n	8000e82 <__udivmoddi4+0x296>
 8000e5a:	42a3      	cmp	r3, r4
 8000e5c:	d911      	bls.n	8000e82 <__udivmoddi4+0x296>
 8000e5e:	3902      	subs	r1, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	1ae4      	subs	r4, r4, r3
 8000e64:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e68:	e739      	b.n	8000cde <__udivmoddi4+0xf2>
 8000e6a:	4604      	mov	r4, r0
 8000e6c:	e6f0      	b.n	8000c50 <__udivmoddi4+0x64>
 8000e6e:	4608      	mov	r0, r1
 8000e70:	e706      	b.n	8000c80 <__udivmoddi4+0x94>
 8000e72:	45c8      	cmp	r8, r9
 8000e74:	d2ae      	bcs.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e76:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e7a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7e:	3801      	subs	r0, #1
 8000e80:	e7a8      	b.n	8000dd4 <__udivmoddi4+0x1e8>
 8000e82:	4631      	mov	r1, r6
 8000e84:	e7ed      	b.n	8000e62 <__udivmoddi4+0x276>
 8000e86:	4603      	mov	r3, r0
 8000e88:	e799      	b.n	8000dbe <__udivmoddi4+0x1d2>
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	e7d4      	b.n	8000e38 <__udivmoddi4+0x24c>
 8000e8e:	46d6      	mov	lr, sl
 8000e90:	e77f      	b.n	8000d92 <__udivmoddi4+0x1a6>
 8000e92:	4463      	add	r3, ip
 8000e94:	3802      	subs	r0, #2
 8000e96:	e74d      	b.n	8000d34 <__udivmoddi4+0x148>
 8000e98:	4606      	mov	r6, r0
 8000e9a:	4623      	mov	r3, r4
 8000e9c:	4608      	mov	r0, r1
 8000e9e:	e70f      	b.n	8000cc0 <__udivmoddi4+0xd4>
 8000ea0:	3e02      	subs	r6, #2
 8000ea2:	4463      	add	r3, ip
 8000ea4:	e730      	b.n	8000d08 <__udivmoddi4+0x11c>
 8000ea6:	bf00      	nop

08000ea8 <__aeabi_idiv0>:
 8000ea8:	4770      	bx	lr
 8000eaa:	bf00      	nop

08000eac <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b082      	sub	sp, #8
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	2180      	movs	r1, #128	@ 0x80
 8000eba:	480c      	ldr	r0, [pc, #48]	@ (8000eec <ST7789_WriteCommand+0x40>)
 8000ebc:	f002 fcdc 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000ec6:	4809      	ldr	r0, [pc, #36]	@ (8000eec <ST7789_WriteCommand+0x40>)
 8000ec8:	f002 fcd6 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ecc:	1df9      	adds	r1, r7, #7
 8000ece:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	4806      	ldr	r0, [pc, #24]	@ (8000ef0 <ST7789_WriteCommand+0x44>)
 8000ed6:	f003 fa54 	bl	8004382 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000eda:	2201      	movs	r2, #1
 8000edc:	2180      	movs	r1, #128	@ 0x80
 8000ede:	4803      	ldr	r0, [pc, #12]	@ (8000eec <ST7789_WriteCommand+0x40>)
 8000ee0:	f002 fcca 	bl	8003878 <HAL_GPIO_WritePin>
}
 8000ee4:	bf00      	nop
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020400 	.word	0x40020400
 8000ef0:	20000a24 	.word	0x20000a24

08000ef4 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 8000efe:	2200      	movs	r2, #0
 8000f00:	2180      	movs	r1, #128	@ 0x80
 8000f02:	4820      	ldr	r0, [pc, #128]	@ (8000f84 <ST7789_WriteData+0x90>)
 8000f04:	f002 fcb8 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8000f08:	2201      	movs	r2, #1
 8000f0a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f0e:	481d      	ldr	r0, [pc, #116]	@ (8000f84 <ST7789_WriteData+0x90>)
 8000f10:	f002 fcb2 	bl	8003878 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8000f14:	e02a      	b.n	8000f6c <ST7789_WriteData+0x78>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f1c:	4293      	cmp	r3, r2
 8000f1e:	bf28      	it	cs
 8000f20:	4613      	movcs	r3, r2
 8000f22:	81fb      	strh	r3, [r7, #14]
		#ifdef USE_DMA
			if (DMA_MIN_SIZE <= buff_size)
 8000f24:	4b18      	ldr	r3, [pc, #96]	@ (8000f88 <ST7789_WriteData+0x94>)
 8000f26:	881b      	ldrh	r3, [r3, #0]
 8000f28:	461a      	mov	r2, r3
 8000f2a:	683b      	ldr	r3, [r7, #0]
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d30e      	bcc.n	8000f4e <ST7789_WriteData+0x5a>
			{
				HAL_SPI_Transmit_DMA(&ST7789_SPI_PORT, buff, chunk_size);
 8000f30:	89fb      	ldrh	r3, [r7, #14]
 8000f32:	461a      	mov	r2, r3
 8000f34:	6879      	ldr	r1, [r7, #4]
 8000f36:	4815      	ldr	r0, [pc, #84]	@ (8000f8c <ST7789_WriteData+0x98>)
 8000f38:	f003 fd10 	bl	800495c <HAL_SPI_Transmit_DMA>
				while (ST7789_SPI_PORT.hdmatx->State != HAL_DMA_STATE_READY)
 8000f3c:	bf00      	nop
 8000f3e:	4b13      	ldr	r3, [pc, #76]	@ (8000f8c <ST7789_WriteData+0x98>)
 8000f40:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000f42:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	2b01      	cmp	r3, #1
 8000f4a:	d1f8      	bne.n	8000f3e <ST7789_WriteData+0x4a>
 8000f4c:	e006      	b.n	8000f5c <ST7789_WriteData+0x68>
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8000f4e:	89fa      	ldrh	r2, [r7, #14]
 8000f50:	f04f 33ff 	mov.w	r3, #4294967295
 8000f54:	6879      	ldr	r1, [r7, #4]
 8000f56:	480d      	ldr	r0, [pc, #52]	@ (8000f8c <ST7789_WriteData+0x98>)
 8000f58:	f003 fa13 	bl	8004382 <HAL_SPI_Transmit>
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#endif
		buff += chunk_size;
 8000f5c:	89fb      	ldrh	r3, [r7, #14]
 8000f5e:	687a      	ldr	r2, [r7, #4]
 8000f60:	4413      	add	r3, r2
 8000f62:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 8000f64:	89fb      	ldrh	r3, [r7, #14]
 8000f66:	683a      	ldr	r2, [r7, #0]
 8000f68:	1ad3      	subs	r3, r2, r3
 8000f6a:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d1d1      	bne.n	8000f16 <ST7789_WriteData+0x22>
	}

	ST7789_UnSelect();
 8000f72:	2201      	movs	r2, #1
 8000f74:	2180      	movs	r1, #128	@ 0x80
 8000f76:	4803      	ldr	r0, [pc, #12]	@ (8000f84 <ST7789_WriteData+0x90>)
 8000f78:	f002 fc7e 	bl	8003878 <HAL_GPIO_WritePin>
}
 8000f7c:	bf00      	nop
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40020400 	.word	0x40020400
 8000f88:	20000010 	.word	0x20000010
 8000f8c:	20000a24 	.word	0x20000a24

08000f90 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2180      	movs	r1, #128	@ 0x80
 8000f9e:	480c      	ldr	r0, [pc, #48]	@ (8000fd0 <ST7789_WriteSmallData+0x40>)
 8000fa0:	f002 fc6a 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000faa:	4809      	ldr	r0, [pc, #36]	@ (8000fd0 <ST7789_WriteSmallData+0x40>)
 8000fac:	f002 fc64 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000fb0:	1df9      	adds	r1, r7, #7
 8000fb2:	f04f 33ff 	mov.w	r3, #4294967295
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	4806      	ldr	r0, [pc, #24]	@ (8000fd4 <ST7789_WriteSmallData+0x44>)
 8000fba:	f003 f9e2 	bl	8004382 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 8000fbe:	2201      	movs	r2, #1
 8000fc0:	2180      	movs	r1, #128	@ 0x80
 8000fc2:	4803      	ldr	r0, [pc, #12]	@ (8000fd0 <ST7789_WriteSmallData+0x40>)
 8000fc4:	f002 fc58 	bl	8003878 <HAL_GPIO_WritePin>
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40020400 	.word	0x40020400
 8000fd4:	20000a24 	.word	0x20000a24

08000fd8 <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b082      	sub	sp, #8
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	4603      	mov	r3, r0
 8000fe0:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8000fe2:	2036      	movs	r0, #54	@ 0x36
 8000fe4:	f7ff ff62 	bl	8000eac <ST7789_WriteCommand>
	switch (m) {
 8000fe8:	79fb      	ldrb	r3, [r7, #7]
 8000fea:	2b03      	cmp	r3, #3
 8000fec:	d81a      	bhi.n	8001024 <ST7789_SetRotation+0x4c>
 8000fee:	a201      	add	r2, pc, #4	@ (adr r2, 8000ff4 <ST7789_SetRotation+0x1c>)
 8000ff0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ff4:	08001005 	.word	0x08001005
 8000ff8:	0800100d 	.word	0x0800100d
 8000ffc:	08001015 	.word	0x08001015
 8001000:	0800101d 	.word	0x0800101d
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8001004:	20c0      	movs	r0, #192	@ 0xc0
 8001006:	f7ff ffc3 	bl	8000f90 <ST7789_WriteSmallData>
		break;
 800100a:	e00c      	b.n	8001026 <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 800100c:	20a0      	movs	r0, #160	@ 0xa0
 800100e:	f7ff ffbf 	bl	8000f90 <ST7789_WriteSmallData>
		break;
 8001012:	e008      	b.n	8001026 <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8001014:	2000      	movs	r0, #0
 8001016:	f7ff ffbb 	bl	8000f90 <ST7789_WriteSmallData>
		break;
 800101a:	e004      	b.n	8001026 <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 800101c:	2060      	movs	r0, #96	@ 0x60
 800101e:	f7ff ffb7 	bl	8000f90 <ST7789_WriteSmallData>
		break;
 8001022:	e000      	b.n	8001026 <ST7789_SetRotation+0x4e>
	default:
		break;
 8001024:	bf00      	nop
	}
}
 8001026:	bf00      	nop
 8001028:	3708      	adds	r7, #8
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop

08001030 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001030:	b590      	push	{r4, r7, lr}
 8001032:	b087      	sub	sp, #28
 8001034:	af00      	add	r7, sp, #0
 8001036:	4604      	mov	r4, r0
 8001038:	4608      	mov	r0, r1
 800103a:	4611      	mov	r1, r2
 800103c:	461a      	mov	r2, r3
 800103e:	4623      	mov	r3, r4
 8001040:	80fb      	strh	r3, [r7, #6]
 8001042:	4603      	mov	r3, r0
 8001044:	80bb      	strh	r3, [r7, #4]
 8001046:	460b      	mov	r3, r1
 8001048:	807b      	strh	r3, [r7, #2]
 800104a:	4613      	mov	r3, r2
 800104c:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 800104e:	2200      	movs	r2, #0
 8001050:	2180      	movs	r1, #128	@ 0x80
 8001052:	4824      	ldr	r0, [pc, #144]	@ (80010e4 <ST7789_SetAddressWindow+0xb4>)
 8001054:	f002 fc10 	bl	8003878 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 8001058:	88fb      	ldrh	r3, [r7, #6]
 800105a:	82fb      	strh	r3, [r7, #22]
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001060:	88bb      	ldrh	r3, [r7, #4]
 8001062:	827b      	strh	r3, [r7, #18]
 8001064:	883b      	ldrh	r3, [r7, #0]
 8001066:	823b      	strh	r3, [r7, #16]
	
	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET); 
 8001068:	202a      	movs	r0, #42	@ 0x2a
 800106a:	f7ff ff1f 	bl	8000eac <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 800106e:	8afb      	ldrh	r3, [r7, #22]
 8001070:	0a1b      	lsrs	r3, r3, #8
 8001072:	b29b      	uxth	r3, r3
 8001074:	b2db      	uxtb	r3, r3
 8001076:	733b      	strb	r3, [r7, #12]
 8001078:	8afb      	ldrh	r3, [r7, #22]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	737b      	strb	r3, [r7, #13]
 800107e:	8abb      	ldrh	r3, [r7, #20]
 8001080:	0a1b      	lsrs	r3, r3, #8
 8001082:	b29b      	uxth	r3, r3
 8001084:	b2db      	uxtb	r3, r3
 8001086:	73bb      	strb	r3, [r7, #14]
 8001088:	8abb      	ldrh	r3, [r7, #20]
 800108a:	b2db      	uxtb	r3, r3
 800108c:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 800108e:	f107 030c 	add.w	r3, r7, #12
 8001092:	2104      	movs	r1, #4
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff ff2d 	bl	8000ef4 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 800109a:	202b      	movs	r0, #43	@ 0x2b
 800109c:	f7ff ff06 	bl	8000eac <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80010a0:	8a7b      	ldrh	r3, [r7, #18]
 80010a2:	0a1b      	lsrs	r3, r3, #8
 80010a4:	b29b      	uxth	r3, r3
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	723b      	strb	r3, [r7, #8]
 80010aa:	8a7b      	ldrh	r3, [r7, #18]
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	727b      	strb	r3, [r7, #9]
 80010b0:	8a3b      	ldrh	r3, [r7, #16]
 80010b2:	0a1b      	lsrs	r3, r3, #8
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	b2db      	uxtb	r3, r3
 80010b8:	72bb      	strb	r3, [r7, #10]
 80010ba:	8a3b      	ldrh	r3, [r7, #16]
 80010bc:	b2db      	uxtb	r3, r3
 80010be:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80010c0:	f107 0308 	add.w	r3, r7, #8
 80010c4:	2104      	movs	r1, #4
 80010c6:	4618      	mov	r0, r3
 80010c8:	f7ff ff14 	bl	8000ef4 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 80010cc:	202c      	movs	r0, #44	@ 0x2c
 80010ce:	f7ff feed 	bl	8000eac <ST7789_WriteCommand>
	ST7789_UnSelect();
 80010d2:	2201      	movs	r2, #1
 80010d4:	2180      	movs	r1, #128	@ 0x80
 80010d6:	4803      	ldr	r0, [pc, #12]	@ (80010e4 <ST7789_SetAddressWindow+0xb4>)
 80010d8:	f002 fbce 	bl	8003878 <HAL_GPIO_WritePin>
}
 80010dc:	bf00      	nop
 80010de:	371c      	adds	r7, #28
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd90      	pop	{r4, r7, pc}
 80010e4:	40020400 	.word	0x40020400

080010e8 <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 80010e8:	b590      	push	{r4, r7, lr}
 80010ea:	b08b      	sub	sp, #44	@ 0x2c
 80010ec:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
 80010ee:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 80010f2:	2100      	movs	r1, #0
 80010f4:	484a      	ldr	r0, [pc, #296]	@ (8001220 <ST7789_Init+0x138>)
 80010f6:	f008 f883 	bl	8009200 <memset>
	#endif
	HAL_Delay(10);
 80010fa:	200a      	movs	r0, #10
 80010fc:	f001 fc2c 	bl	8002958 <HAL_Delay>
    ST7789_RST_Clr();
 8001100:	2200      	movs	r2, #0
 8001102:	2104      	movs	r1, #4
 8001104:	4847      	ldr	r0, [pc, #284]	@ (8001224 <ST7789_Init+0x13c>)
 8001106:	f002 fbb7 	bl	8003878 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 800110a:	200a      	movs	r0, #10
 800110c:	f001 fc24 	bl	8002958 <HAL_Delay>
    ST7789_RST_Set();
 8001110:	2201      	movs	r2, #1
 8001112:	2104      	movs	r1, #4
 8001114:	4843      	ldr	r0, [pc, #268]	@ (8001224 <ST7789_Init+0x13c>)
 8001116:	f002 fbaf 	bl	8003878 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800111a:	2014      	movs	r0, #20
 800111c:	f001 fc1c 	bl	8002958 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8001120:	203a      	movs	r0, #58	@ 0x3a
 8001122:	f7ff fec3 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 8001126:	2055      	movs	r0, #85	@ 0x55
 8001128:	f7ff ff32 	bl	8000f90 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 800112c:	20b2      	movs	r0, #178	@ 0xb2
 800112e:	f7ff febd 	bl	8000eac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 8001132:	4a3d      	ldr	r2, [pc, #244]	@ (8001228 <ST7789_Init+0x140>)
 8001134:	f107 0320 	add.w	r3, r7, #32
 8001138:	e892 0003 	ldmia.w	r2, {r0, r1}
 800113c:	6018      	str	r0, [r3, #0]
 800113e:	3304      	adds	r3, #4
 8001140:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 8001142:	f107 0320 	add.w	r3, r7, #32
 8001146:	2105      	movs	r1, #5
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff fed3 	bl	8000ef4 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 800114e:	2002      	movs	r0, #2
 8001150:	f7ff ff42 	bl	8000fd8 <ST7789_SetRotation>
	
	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 8001154:	20b7      	movs	r0, #183	@ 0xb7
 8001156:	f7ff fea9 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 800115a:	2035      	movs	r0, #53	@ 0x35
 800115c:	f7ff ff18 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001160:	20bb      	movs	r0, #187	@ 0xbb
 8001162:	f7ff fea3 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 8001166:	2019      	movs	r0, #25
 8001168:	f7ff ff12 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL	
 800116c:	20c0      	movs	r0, #192	@ 0xc0
 800116e:	f7ff fe9d 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 8001172:	202c      	movs	r0, #44	@ 0x2c
 8001174:	f7ff ff0c 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 8001178:	20c2      	movs	r0, #194	@ 0xc2
 800117a:	f7ff fe97 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 800117e:	2001      	movs	r0, #1
 8001180:	f7ff ff06 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 8001184:	20c3      	movs	r0, #195	@ 0xc3
 8001186:	f7ff fe91 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 800118a:	2012      	movs	r0, #18
 800118c:	f7ff ff00 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 8001190:	20c4      	movs	r0, #196	@ 0xc4
 8001192:	f7ff fe8b 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 8001196:	2020      	movs	r0, #32
 8001198:	f7ff fefa 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 800119c:	20c6      	movs	r0, #198	@ 0xc6
 800119e:	f7ff fe85 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 80011a2:	200f      	movs	r0, #15
 80011a4:	f7ff fef4 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 80011a8:	20d0      	movs	r0, #208	@ 0xd0
 80011aa:	f7ff fe7f 	bl	8000eac <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 80011ae:	20a4      	movs	r0, #164	@ 0xa4
 80011b0:	f7ff feee 	bl	8000f90 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 80011b4:	20a1      	movs	r0, #161	@ 0xa1
 80011b6:	f7ff feeb 	bl	8000f90 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80011ba:	20e0      	movs	r0, #224	@ 0xe0
 80011bc:	f7ff fe76 	bl	8000eac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80011c0:	4b1a      	ldr	r3, [pc, #104]	@ (800122c <ST7789_Init+0x144>)
 80011c2:	f107 0410 	add.w	r4, r7, #16
 80011c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011c8:	c407      	stmia	r4!, {r0, r1, r2}
 80011ca:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80011cc:	f107 0310 	add.w	r3, r7, #16
 80011d0:	210e      	movs	r1, #14
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff fe8e 	bl	8000ef4 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 80011d8:	20e1      	movs	r0, #225	@ 0xe1
 80011da:	f7ff fe67 	bl	8000eac <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 80011de:	4b14      	ldr	r3, [pc, #80]	@ (8001230 <ST7789_Init+0x148>)
 80011e0:	463c      	mov	r4, r7
 80011e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011e4:	c407      	stmia	r4!, {r0, r1, r2}
 80011e6:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80011e8:	463b      	mov	r3, r7
 80011ea:	210e      	movs	r1, #14
 80011ec:	4618      	mov	r0, r3
 80011ee:	f7ff fe81 	bl	8000ef4 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 80011f2:	2021      	movs	r0, #33	@ 0x21
 80011f4:	f7ff fe5a 	bl	8000eac <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 80011f8:	2011      	movs	r0, #17
 80011fa:	f7ff fe57 	bl	8000eac <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 80011fe:	2013      	movs	r0, #19
 8001200:	f7ff fe54 	bl	8000eac <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on	
 8001204:	2029      	movs	r0, #41	@ 0x29
 8001206:	f7ff fe51 	bl	8000eac <ST7789_WriteCommand>

	HAL_Delay(50);
 800120a:	2032      	movs	r0, #50	@ 0x32
 800120c:	f001 fba4 	bl	8002958 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8001210:	2000      	movs	r0, #0
 8001212:	f000 f80f 	bl	8001234 <ST7789_Fill_Color>
}
 8001216:	bf00      	nop
 8001218:	372c      	adds	r7, #44	@ 0x2c
 800121a:	46bd      	mov	sp, r7
 800121c:	bd90      	pop	{r4, r7, pc}
 800121e:	bf00      	nop
 8001220:	20000090 	.word	0x20000090
 8001224:	40020400 	.word	0x40020400
 8001228:	0800ac28 	.word	0x0800ac28
 800122c:	0800ac30 	.word	0x0800ac30
 8001230:	0800ac40 	.word	0x0800ac40

08001234 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b084      	sub	sp, #16
 8001238:	af00      	add	r7, sp, #0
 800123a:	4603      	mov	r3, r0
 800123c:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 800123e:	f240 133f 	movw	r3, #319	@ 0x13f
 8001242:	22ef      	movs	r2, #239	@ 0xef
 8001244:	2100      	movs	r1, #0
 8001246:	2000      	movs	r0, #0
 8001248:	f7ff fef2 	bl	8001030 <ST7789_SetAddressWindow>
	ST7789_Select();
 800124c:	2200      	movs	r2, #0
 800124e:	2180      	movs	r1, #128	@ 0x80
 8001250:	4810      	ldr	r0, [pc, #64]	@ (8001294 <ST7789_Fill_Color+0x60>)
 8001252:	f002 fb11 	bl	8003878 <HAL_GPIO_WritePin>

	#ifdef USE_DMA
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001256:	2300      	movs	r3, #0
 8001258:	81fb      	strh	r3, [r7, #14]
 800125a:	e00e      	b.n	800127a <ST7789_Fill_Color+0x46>
		{
			memset(disp_buf, color, sizeof(disp_buf));
 800125c:	88fb      	ldrh	r3, [r7, #6]
 800125e:	f44f 6216 	mov.w	r2, #2400	@ 0x960
 8001262:	4619      	mov	r1, r3
 8001264:	480c      	ldr	r0, [pc, #48]	@ (8001298 <ST7789_Fill_Color+0x64>)
 8001266:	f007 ffcb 	bl	8009200 <memset>
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
 800126a:	f44f 6116 	mov.w	r1, #2400	@ 0x960
 800126e:	480a      	ldr	r0, [pc, #40]	@ (8001298 <ST7789_Fill_Color+0x64>)
 8001270:	f7ff fe40 	bl	8000ef4 <ST7789_WriteData>
		for (i = 0; i < ST7789_HEIGHT / HOR_LEN; i++)
 8001274:	89fb      	ldrh	r3, [r7, #14]
 8001276:	3301      	adds	r3, #1
 8001278:	81fb      	strh	r3, [r7, #14]
 800127a:	89fb      	ldrh	r3, [r7, #14]
 800127c:	2b3f      	cmp	r3, #63	@ 0x3f
 800127e:	d9ed      	bls.n	800125c <ST7789_Fill_Color+0x28>
				for (j = 0; j < ST7789_HEIGHT; j++) {
					uint8_t data[] = {color >> 8, color & 0xFF};
					ST7789_WriteData(data, sizeof(data));
				}
	#endif
	ST7789_UnSelect();
 8001280:	2201      	movs	r2, #1
 8001282:	2180      	movs	r1, #128	@ 0x80
 8001284:	4803      	ldr	r0, [pc, #12]	@ (8001294 <ST7789_Fill_Color+0x60>)
 8001286:	f002 faf7 	bl	8003878 <HAL_GPIO_WritePin>
}
 800128a:	bf00      	nop
 800128c:	3710      	adds	r7, #16
 800128e:	46bd      	mov	sp, r7
 8001290:	bd80      	pop	{r7, pc}
 8001292:	bf00      	nop
 8001294:	40020400 	.word	0x40020400
 8001298:	20000090 	.word	0x20000090

0800129c <ST7789_DrawPixel>:
 * @param x&y -> coordinate to Draw
 * @param color -> color of the Pixel
 * @return none
 */
void ST7789_DrawPixel(uint16_t x, uint16_t y, uint16_t color)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b084      	sub	sp, #16
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	4603      	mov	r3, r0
 80012a4:	80fb      	strh	r3, [r7, #6]
 80012a6:	460b      	mov	r3, r1
 80012a8:	80bb      	strh	r3, [r7, #4]
 80012aa:	4613      	mov	r3, r2
 80012ac:	807b      	strh	r3, [r7, #2]
	if ((x < 0) || (x >= ST7789_WIDTH) ||
 80012ae:	88fb      	ldrh	r3, [r7, #6]
 80012b0:	2bef      	cmp	r3, #239	@ 0xef
 80012b2:	d822      	bhi.n	80012fa <ST7789_DrawPixel+0x5e>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 80012b4:	88bb      	ldrh	r3, [r7, #4]
 80012b6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80012ba:	d21e      	bcs.n	80012fa <ST7789_DrawPixel+0x5e>
	
	ST7789_SetAddressWindow(x, y, x, y);
 80012bc:	88bb      	ldrh	r3, [r7, #4]
 80012be:	88fa      	ldrh	r2, [r7, #6]
 80012c0:	88b9      	ldrh	r1, [r7, #4]
 80012c2:	88f8      	ldrh	r0, [r7, #6]
 80012c4:	f7ff feb4 	bl	8001030 <ST7789_SetAddressWindow>
	uint8_t data[] = {color >> 8, color & 0xFF};
 80012c8:	887b      	ldrh	r3, [r7, #2]
 80012ca:	0a1b      	lsrs	r3, r3, #8
 80012cc:	b29b      	uxth	r3, r3
 80012ce:	b2db      	uxtb	r3, r3
 80012d0:	733b      	strb	r3, [r7, #12]
 80012d2:	887b      	ldrh	r3, [r7, #2]
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	737b      	strb	r3, [r7, #13]
	ST7789_Select();
 80012d8:	2200      	movs	r2, #0
 80012da:	2180      	movs	r1, #128	@ 0x80
 80012dc:	4809      	ldr	r0, [pc, #36]	@ (8001304 <ST7789_DrawPixel+0x68>)
 80012de:	f002 facb 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_WriteData(data, sizeof(data));
 80012e2:	f107 030c 	add.w	r3, r7, #12
 80012e6:	2102      	movs	r1, #2
 80012e8:	4618      	mov	r0, r3
 80012ea:	f7ff fe03 	bl	8000ef4 <ST7789_WriteData>
	ST7789_UnSelect();
 80012ee:	2201      	movs	r2, #1
 80012f0:	2180      	movs	r1, #128	@ 0x80
 80012f2:	4804      	ldr	r0, [pc, #16]	@ (8001304 <ST7789_DrawPixel+0x68>)
 80012f4:	f002 fac0 	bl	8003878 <HAL_GPIO_WritePin>
 80012f8:	e000      	b.n	80012fc <ST7789_DrawPixel+0x60>
		 (y < 0) || (y >= ST7789_HEIGHT))	return;
 80012fa:	bf00      	nop
}
 80012fc:	3710      	adds	r7, #16
 80012fe:	46bd      	mov	sp, r7
 8001300:	bd80      	pop	{r7, pc}
 8001302:	bf00      	nop
 8001304:	40020400 	.word	0x40020400

08001308 <ST7789_DrawLine>:
 * @param x2&y2 -> coordinate of the end point
 * @param color -> color of the line to Draw
 * @return none
 */
void ST7789_DrawLine(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1,
        uint16_t color) {
 8001308:	b590      	push	{r4, r7, lr}
 800130a:	b087      	sub	sp, #28
 800130c:	af00      	add	r7, sp, #0
 800130e:	4604      	mov	r4, r0
 8001310:	4608      	mov	r0, r1
 8001312:	4611      	mov	r1, r2
 8001314:	461a      	mov	r2, r3
 8001316:	4623      	mov	r3, r4
 8001318:	80fb      	strh	r3, [r7, #6]
 800131a:	4603      	mov	r3, r0
 800131c:	80bb      	strh	r3, [r7, #4]
 800131e:	460b      	mov	r3, r1
 8001320:	807b      	strh	r3, [r7, #2]
 8001322:	4613      	mov	r3, r2
 8001324:	803b      	strh	r3, [r7, #0]
	uint16_t swap;
    uint16_t steep = ABS(y1 - y0) > ABS(x1 - x0);
 8001326:	883a      	ldrh	r2, [r7, #0]
 8001328:	88bb      	ldrh	r3, [r7, #4]
 800132a:	1ad3      	subs	r3, r2, r3
 800132c:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 8001330:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8001334:	8879      	ldrh	r1, [r7, #2]
 8001336:	88fb      	ldrh	r3, [r7, #6]
 8001338:	1acb      	subs	r3, r1, r3
 800133a:	2b00      	cmp	r3, #0
 800133c:	bfb8      	it	lt
 800133e:	425b      	neglt	r3, r3
 8001340:	429a      	cmp	r2, r3
 8001342:	bfcc      	ite	gt
 8001344:	2301      	movgt	r3, #1
 8001346:	2300      	movle	r3, #0
 8001348:	b2db      	uxtb	r3, r3
 800134a:	827b      	strh	r3, [r7, #18]
    if (steep) {
 800134c:	8a7b      	ldrh	r3, [r7, #18]
 800134e:	2b00      	cmp	r3, #0
 8001350:	d00b      	beq.n	800136a <ST7789_DrawLine+0x62>
		swap = x0;
 8001352:	88fb      	ldrh	r3, [r7, #6]
 8001354:	823b      	strh	r3, [r7, #16]
		x0 = y0;
 8001356:	88bb      	ldrh	r3, [r7, #4]
 8001358:	80fb      	strh	r3, [r7, #6]
		y0 = swap;
 800135a:	8a3b      	ldrh	r3, [r7, #16]
 800135c:	80bb      	strh	r3, [r7, #4]

		swap = x1;
 800135e:	887b      	ldrh	r3, [r7, #2]
 8001360:	823b      	strh	r3, [r7, #16]
		x1 = y1;
 8001362:	883b      	ldrh	r3, [r7, #0]
 8001364:	807b      	strh	r3, [r7, #2]
		y1 = swap;
 8001366:	8a3b      	ldrh	r3, [r7, #16]
 8001368:	803b      	strh	r3, [r7, #0]
        //_swap_int16_t(x0, y0);
        //_swap_int16_t(x1, y1);
    }

    if (x0 > x1) {
 800136a:	88fa      	ldrh	r2, [r7, #6]
 800136c:	887b      	ldrh	r3, [r7, #2]
 800136e:	429a      	cmp	r2, r3
 8001370:	d90b      	bls.n	800138a <ST7789_DrawLine+0x82>
		swap = x0;
 8001372:	88fb      	ldrh	r3, [r7, #6]
 8001374:	823b      	strh	r3, [r7, #16]
		x0 = x1;
 8001376:	887b      	ldrh	r3, [r7, #2]
 8001378:	80fb      	strh	r3, [r7, #6]
		x1 = swap;
 800137a:	8a3b      	ldrh	r3, [r7, #16]
 800137c:	807b      	strh	r3, [r7, #2]

		swap = y0;
 800137e:	88bb      	ldrh	r3, [r7, #4]
 8001380:	823b      	strh	r3, [r7, #16]
		y0 = y1;
 8001382:	883b      	ldrh	r3, [r7, #0]
 8001384:	80bb      	strh	r3, [r7, #4]
		y1 = swap;
 8001386:	8a3b      	ldrh	r3, [r7, #16]
 8001388:	803b      	strh	r3, [r7, #0]
        //_swap_int16_t(x0, x1);
        //_swap_int16_t(y0, y1);
    }

    int16_t dx, dy;
    dx = x1 - x0;
 800138a:	887a      	ldrh	r2, [r7, #2]
 800138c:	88fb      	ldrh	r3, [r7, #6]
 800138e:	1ad3      	subs	r3, r2, r3
 8001390:	b29b      	uxth	r3, r3
 8001392:	81fb      	strh	r3, [r7, #14]
    dy = ABS(y1 - y0);
 8001394:	883a      	ldrh	r2, [r7, #0]
 8001396:	88bb      	ldrh	r3, [r7, #4]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	bfb8      	it	lt
 800139e:	425b      	neglt	r3, r3
 80013a0:	81bb      	strh	r3, [r7, #12]

    int16_t err = dx / 2;
 80013a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80013a6:	0fda      	lsrs	r2, r3, #31
 80013a8:	4413      	add	r3, r2
 80013aa:	105b      	asrs	r3, r3, #1
 80013ac:	82fb      	strh	r3, [r7, #22]
    int16_t ystep;

    if (y0 < y1) {
 80013ae:	88ba      	ldrh	r2, [r7, #4]
 80013b0:	883b      	ldrh	r3, [r7, #0]
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d202      	bcs.n	80013bc <ST7789_DrawLine+0xb4>
        ystep = 1;
 80013b6:	2301      	movs	r3, #1
 80013b8:	82bb      	strh	r3, [r7, #20]
 80013ba:	e028      	b.n	800140e <ST7789_DrawLine+0x106>
    } else {
        ystep = -1;
 80013bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80013c0:	82bb      	strh	r3, [r7, #20]
    }

    for (; x0<=x1; x0++) {
 80013c2:	e024      	b.n	800140e <ST7789_DrawLine+0x106>
        if (steep) {
 80013c4:	8a7b      	ldrh	r3, [r7, #18]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d006      	beq.n	80013d8 <ST7789_DrawLine+0xd0>
            ST7789_DrawPixel(y0, x0, color);
 80013ca:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80013cc:	88f9      	ldrh	r1, [r7, #6]
 80013ce:	88bb      	ldrh	r3, [r7, #4]
 80013d0:	4618      	mov	r0, r3
 80013d2:	f7ff ff63 	bl	800129c <ST7789_DrawPixel>
 80013d6:	e005      	b.n	80013e4 <ST7789_DrawLine+0xdc>
        } else {
            ST7789_DrawPixel(x0, y0, color);
 80013d8:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 80013da:	88b9      	ldrh	r1, [r7, #4]
 80013dc:	88fb      	ldrh	r3, [r7, #6]
 80013de:	4618      	mov	r0, r3
 80013e0:	f7ff ff5c 	bl	800129c <ST7789_DrawPixel>
        }
        err -= dy;
 80013e4:	8afa      	ldrh	r2, [r7, #22]
 80013e6:	89bb      	ldrh	r3, [r7, #12]
 80013e8:	1ad3      	subs	r3, r2, r3
 80013ea:	b29b      	uxth	r3, r3
 80013ec:	82fb      	strh	r3, [r7, #22]
        if (err < 0) {
 80013ee:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	da08      	bge.n	8001408 <ST7789_DrawLine+0x100>
            y0 += ystep;
 80013f6:	8aba      	ldrh	r2, [r7, #20]
 80013f8:	88bb      	ldrh	r3, [r7, #4]
 80013fa:	4413      	add	r3, r2
 80013fc:	80bb      	strh	r3, [r7, #4]
            err += dx;
 80013fe:	8afa      	ldrh	r2, [r7, #22]
 8001400:	89fb      	ldrh	r3, [r7, #14]
 8001402:	4413      	add	r3, r2
 8001404:	b29b      	uxth	r3, r3
 8001406:	82fb      	strh	r3, [r7, #22]
    for (; x0<=x1; x0++) {
 8001408:	88fb      	ldrh	r3, [r7, #6]
 800140a:	3301      	adds	r3, #1
 800140c:	80fb      	strh	r3, [r7, #6]
 800140e:	88fa      	ldrh	r2, [r7, #6]
 8001410:	887b      	ldrh	r3, [r7, #2]
 8001412:	429a      	cmp	r2, r3
 8001414:	d9d6      	bls.n	80013c4 <ST7789_DrawLine+0xbc>
        }
    }
}
 8001416:	bf00      	nop
 8001418:	bf00      	nop
 800141a:	371c      	adds	r7, #28
 800141c:	46bd      	mov	sp, r7
 800141e:	bd90      	pop	{r4, r7, pc}

08001420 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 8001420:	b082      	sub	sp, #8
 8001422:	b580      	push	{r7, lr}
 8001424:	b088      	sub	sp, #32
 8001426:	af00      	add	r7, sp, #0
 8001428:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800142a:	4603      	mov	r3, r0
 800142c:	80fb      	strh	r3, [r7, #6]
 800142e:	460b      	mov	r3, r1
 8001430:	80bb      	strh	r3, [r7, #4]
 8001432:	4613      	mov	r3, r2
 8001434:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 8001436:	2200      	movs	r2, #0
 8001438:	2180      	movs	r1, #128	@ 0x80
 800143a:	4837      	ldr	r0, [pc, #220]	@ (8001518 <ST7789_WriteChar+0xf8>)
 800143c:	f002 fa1c 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8001440:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001444:	461a      	mov	r2, r3
 8001446:	88fb      	ldrh	r3, [r7, #6]
 8001448:	4413      	add	r3, r2
 800144a:	b29b      	uxth	r3, r3
 800144c:	3b01      	subs	r3, #1
 800144e:	b29a      	uxth	r2, r3
 8001450:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001454:	4619      	mov	r1, r3
 8001456:	88bb      	ldrh	r3, [r7, #4]
 8001458:	440b      	add	r3, r1
 800145a:	b29b      	uxth	r3, r3
 800145c:	3b01      	subs	r3, #1
 800145e:	b29b      	uxth	r3, r3
 8001460:	88b9      	ldrh	r1, [r7, #4]
 8001462:	88f8      	ldrh	r0, [r7, #6]
 8001464:	f7ff fde4 	bl	8001030 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 8001468:	2300      	movs	r3, #0
 800146a:	61fb      	str	r3, [r7, #28]
 800146c:	e041      	b.n	80014f2 <ST7789_WriteChar+0xd2>
		b = font.data[(ch - 32) * font.height + i];
 800146e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001470:	78fb      	ldrb	r3, [r7, #3]
 8001472:	3b20      	subs	r3, #32
 8001474:	f897 102d 	ldrb.w	r1, [r7, #45]	@ 0x2d
 8001478:	fb01 f303 	mul.w	r3, r1, r3
 800147c:	4619      	mov	r1, r3
 800147e:	69fb      	ldr	r3, [r7, #28]
 8001480:	440b      	add	r3, r1
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	4413      	add	r3, r2
 8001486:	881b      	ldrh	r3, [r3, #0]
 8001488:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 800148a:	2300      	movs	r3, #0
 800148c:	61bb      	str	r3, [r7, #24]
 800148e:	e027      	b.n	80014e0 <ST7789_WriteChar+0xc0>
			if ((b << j) & 0x8000) {
 8001490:	697a      	ldr	r2, [r7, #20]
 8001492:	69bb      	ldr	r3, [r7, #24]
 8001494:	fa02 f303 	lsl.w	r3, r2, r3
 8001498:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800149c:	2b00      	cmp	r3, #0
 800149e:	d00e      	beq.n	80014be <ST7789_WriteChar+0x9e>
				uint8_t data[] = {color >> 8, color & 0xFF};
 80014a0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80014a2:	0a1b      	lsrs	r3, r3, #8
 80014a4:	b29b      	uxth	r3, r3
 80014a6:	b2db      	uxtb	r3, r3
 80014a8:	743b      	strb	r3, [r7, #16]
 80014aa:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 80014b0:	f107 0310 	add.w	r3, r7, #16
 80014b4:	2102      	movs	r1, #2
 80014b6:	4618      	mov	r0, r3
 80014b8:	f7ff fd1c 	bl	8000ef4 <ST7789_WriteData>
 80014bc:	e00d      	b.n	80014da <ST7789_WriteChar+0xba>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 80014be:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80014c0:	0a1b      	lsrs	r3, r3, #8
 80014c2:	b29b      	uxth	r3, r3
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	733b      	strb	r3, [r7, #12]
 80014c8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 80014ce:	f107 030c 	add.w	r3, r7, #12
 80014d2:	2102      	movs	r1, #2
 80014d4:	4618      	mov	r0, r3
 80014d6:	f7ff fd0d 	bl	8000ef4 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 80014da:	69bb      	ldr	r3, [r7, #24]
 80014dc:	3301      	adds	r3, #1
 80014de:	61bb      	str	r3, [r7, #24]
 80014e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80014e4:	461a      	mov	r2, r3
 80014e6:	69bb      	ldr	r3, [r7, #24]
 80014e8:	4293      	cmp	r3, r2
 80014ea:	d3d1      	bcc.n	8001490 <ST7789_WriteChar+0x70>
	for (i = 0; i < font.height; i++) {
 80014ec:	69fb      	ldr	r3, [r7, #28]
 80014ee:	3301      	adds	r3, #1
 80014f0:	61fb      	str	r3, [r7, #28]
 80014f2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014f6:	461a      	mov	r2, r3
 80014f8:	69fb      	ldr	r3, [r7, #28]
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d3b7      	bcc.n	800146e <ST7789_WriteChar+0x4e>
			}
		}
	}
	ST7789_UnSelect();
 80014fe:	2201      	movs	r2, #1
 8001500:	2180      	movs	r1, #128	@ 0x80
 8001502:	4805      	ldr	r0, [pc, #20]	@ (8001518 <ST7789_WriteChar+0xf8>)
 8001504:	f002 f9b8 	bl	8003878 <HAL_GPIO_WritePin>
}
 8001508:	bf00      	nop
 800150a:	3720      	adds	r7, #32
 800150c:	46bd      	mov	sp, r7
 800150e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001512:	b002      	add	sp, #8
 8001514:	4770      	bx	lr
 8001516:	bf00      	nop
 8001518:	40020400 	.word	0x40020400

0800151c <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 800151c:	b082      	sub	sp, #8
 800151e:	b580      	push	{r7, lr}
 8001520:	b086      	sub	sp, #24
 8001522:	af04      	add	r7, sp, #16
 8001524:	603a      	str	r2, [r7, #0]
 8001526:	617b      	str	r3, [r7, #20]
 8001528:	4603      	mov	r3, r0
 800152a:	80fb      	strh	r3, [r7, #6]
 800152c:	460b      	mov	r3, r1
 800152e:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 8001530:	2200      	movs	r2, #0
 8001532:	2180      	movs	r1, #128	@ 0x80
 8001534:	4822      	ldr	r0, [pc, #136]	@ (80015c0 <ST7789_WriteString+0xa4>)
 8001536:	f002 f99f 	bl	8003878 <HAL_GPIO_WritePin>
	while (*str) {
 800153a:	e02e      	b.n	800159a <ST7789_WriteString+0x7e>
		if (x + font.width >= ST7789_WIDTH) {
 800153c:	88fb      	ldrh	r3, [r7, #6]
 800153e:	7d3a      	ldrb	r2, [r7, #20]
 8001540:	4413      	add	r3, r2
 8001542:	2bef      	cmp	r3, #239	@ 0xef
 8001544:	dd14      	ble.n	8001570 <ST7789_WriteString+0x54>
			x = 0;
 8001546:	2300      	movs	r3, #0
 8001548:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 800154a:	7d7b      	ldrb	r3, [r7, #21]
 800154c:	461a      	mov	r2, r3
 800154e:	88bb      	ldrh	r3, [r7, #4]
 8001550:	4413      	add	r3, r2
 8001552:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 8001554:	88bb      	ldrh	r3, [r7, #4]
 8001556:	7d7a      	ldrb	r2, [r7, #21]
 8001558:	4413      	add	r3, r2
 800155a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800155e:	da21      	bge.n	80015a4 <ST7789_WriteString+0x88>
				break;
			}

			if (*str == ' ') {
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	2b20      	cmp	r3, #32
 8001566:	d103      	bne.n	8001570 <ST7789_WriteString+0x54>
				// skip spaces in the beginning of the new line
				str++;
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	3301      	adds	r3, #1
 800156c:	603b      	str	r3, [r7, #0]
				continue;
 800156e:	e014      	b.n	800159a <ST7789_WriteString+0x7e>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	781a      	ldrb	r2, [r3, #0]
 8001574:	88b9      	ldrh	r1, [r7, #4]
 8001576:	88f8      	ldrh	r0, [r7, #6]
 8001578:	8c3b      	ldrh	r3, [r7, #32]
 800157a:	9302      	str	r3, [sp, #8]
 800157c:	8bbb      	ldrh	r3, [r7, #28]
 800157e:	9301      	str	r3, [sp, #4]
 8001580:	69bb      	ldr	r3, [r7, #24]
 8001582:	9300      	str	r3, [sp, #0]
 8001584:	697b      	ldr	r3, [r7, #20]
 8001586:	f7ff ff4b 	bl	8001420 <ST7789_WriteChar>
		x += font.width;
 800158a:	7d3b      	ldrb	r3, [r7, #20]
 800158c:	461a      	mov	r2, r3
 800158e:	88fb      	ldrh	r3, [r7, #6]
 8001590:	4413      	add	r3, r2
 8001592:	80fb      	strh	r3, [r7, #6]
		str++;
 8001594:	683b      	ldr	r3, [r7, #0]
 8001596:	3301      	adds	r3, #1
 8001598:	603b      	str	r3, [r7, #0]
	while (*str) {
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	781b      	ldrb	r3, [r3, #0]
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d1cc      	bne.n	800153c <ST7789_WriteString+0x20>
 80015a2:	e000      	b.n	80015a6 <ST7789_WriteString+0x8a>
				break;
 80015a4:	bf00      	nop
	}
	ST7789_UnSelect();
 80015a6:	2201      	movs	r2, #1
 80015a8:	2180      	movs	r1, #128	@ 0x80
 80015aa:	4805      	ldr	r0, [pc, #20]	@ (80015c0 <ST7789_WriteString+0xa4>)
 80015ac:	f002 f964 	bl	8003878 <HAL_GPIO_WritePin>
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80015ba:	b002      	add	sp, #8
 80015bc:	4770      	bx	lr
 80015be:	bf00      	nop
 80015c0:	40020400 	.word	0x40020400

080015c4 <ST7789_DrawFilledCircle>:
 * @param r -> radius of circle
 * @param color -> color of circle
 * @return  none
 */
void ST7789_DrawFilledCircle(int16_t x0, int16_t y0, int16_t r, uint16_t color)
{
 80015c4:	b590      	push	{r4, r7, lr}
 80015c6:	b089      	sub	sp, #36	@ 0x24
 80015c8:	af02      	add	r7, sp, #8
 80015ca:	4604      	mov	r4, r0
 80015cc:	4608      	mov	r0, r1
 80015ce:	4611      	mov	r1, r2
 80015d0:	461a      	mov	r2, r3
 80015d2:	4623      	mov	r3, r4
 80015d4:	80fb      	strh	r3, [r7, #6]
 80015d6:	4603      	mov	r3, r0
 80015d8:	80bb      	strh	r3, [r7, #4]
 80015da:	460b      	mov	r3, r1
 80015dc:	807b      	strh	r3, [r7, #2]
 80015de:	4613      	mov	r3, r2
 80015e0:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 80015e2:	2200      	movs	r2, #0
 80015e4:	2180      	movs	r1, #128	@ 0x80
 80015e6:	4869      	ldr	r0, [pc, #420]	@ (800178c <ST7789_DrawFilledCircle+0x1c8>)
 80015e8:	f002 f946 	bl	8003878 <HAL_GPIO_WritePin>
	int16_t f = 1 - r;
 80015ec:	887b      	ldrh	r3, [r7, #2]
 80015ee:	f1c3 0301 	rsb	r3, r3, #1
 80015f2:	b29b      	uxth	r3, r3
 80015f4:	82fb      	strh	r3, [r7, #22]
	int16_t ddF_x = 1;
 80015f6:	2301      	movs	r3, #1
 80015f8:	82bb      	strh	r3, [r7, #20]
	int16_t ddF_y = -2 * r;
 80015fa:	887b      	ldrh	r3, [r7, #2]
 80015fc:	461a      	mov	r2, r3
 80015fe:	03d2      	lsls	r2, r2, #15
 8001600:	1ad3      	subs	r3, r2, r3
 8001602:	005b      	lsls	r3, r3, #1
 8001604:	b29b      	uxth	r3, r3
 8001606:	827b      	strh	r3, [r7, #18]
	int16_t x = 0;
 8001608:	2300      	movs	r3, #0
 800160a:	823b      	strh	r3, [r7, #16]
	int16_t y = r;
 800160c:	887b      	ldrh	r3, [r7, #2]
 800160e:	81fb      	strh	r3, [r7, #14]

	ST7789_DrawPixel(x0, y0 + r, color);
 8001610:	88f8      	ldrh	r0, [r7, #6]
 8001612:	88ba      	ldrh	r2, [r7, #4]
 8001614:	887b      	ldrh	r3, [r7, #2]
 8001616:	4413      	add	r3, r2
 8001618:	b29b      	uxth	r3, r3
 800161a:	883a      	ldrh	r2, [r7, #0]
 800161c:	4619      	mov	r1, r3
 800161e:	f7ff fe3d 	bl	800129c <ST7789_DrawPixel>
	ST7789_DrawPixel(x0, y0 - r, color);
 8001622:	88f8      	ldrh	r0, [r7, #6]
 8001624:	88ba      	ldrh	r2, [r7, #4]
 8001626:	887b      	ldrh	r3, [r7, #2]
 8001628:	1ad3      	subs	r3, r2, r3
 800162a:	b29b      	uxth	r3, r3
 800162c:	883a      	ldrh	r2, [r7, #0]
 800162e:	4619      	mov	r1, r3
 8001630:	f7ff fe34 	bl	800129c <ST7789_DrawPixel>
	ST7789_DrawPixel(x0 + r, y0, color);
 8001634:	88fa      	ldrh	r2, [r7, #6]
 8001636:	887b      	ldrh	r3, [r7, #2]
 8001638:	4413      	add	r3, r2
 800163a:	b29b      	uxth	r3, r3
 800163c:	88b9      	ldrh	r1, [r7, #4]
 800163e:	883a      	ldrh	r2, [r7, #0]
 8001640:	4618      	mov	r0, r3
 8001642:	f7ff fe2b 	bl	800129c <ST7789_DrawPixel>
	ST7789_DrawPixel(x0 - r, y0, color);
 8001646:	88fa      	ldrh	r2, [r7, #6]
 8001648:	887b      	ldrh	r3, [r7, #2]
 800164a:	1ad3      	subs	r3, r2, r3
 800164c:	b29b      	uxth	r3, r3
 800164e:	88b9      	ldrh	r1, [r7, #4]
 8001650:	883a      	ldrh	r2, [r7, #0]
 8001652:	4618      	mov	r0, r3
 8001654:	f7ff fe22 	bl	800129c <ST7789_DrawPixel>
	ST7789_DrawLine(x0 - r, y0, x0 + r, y0, color);
 8001658:	88fa      	ldrh	r2, [r7, #6]
 800165a:	887b      	ldrh	r3, [r7, #2]
 800165c:	1ad3      	subs	r3, r2, r3
 800165e:	b298      	uxth	r0, r3
 8001660:	88b9      	ldrh	r1, [r7, #4]
 8001662:	88fa      	ldrh	r2, [r7, #6]
 8001664:	887b      	ldrh	r3, [r7, #2]
 8001666:	4413      	add	r3, r2
 8001668:	b29a      	uxth	r2, r3
 800166a:	88bc      	ldrh	r4, [r7, #4]
 800166c:	883b      	ldrh	r3, [r7, #0]
 800166e:	9300      	str	r3, [sp, #0]
 8001670:	4623      	mov	r3, r4
 8001672:	f7ff fe49 	bl	8001308 <ST7789_DrawLine>

	while (x < y) {
 8001676:	e079      	b.n	800176c <ST7789_DrawFilledCircle+0x1a8>
		if (f >= 0) {
 8001678:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800167c:	2b00      	cmp	r3, #0
 800167e:	db0e      	blt.n	800169e <ST7789_DrawFilledCircle+0xda>
			y--;
 8001680:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001684:	b29b      	uxth	r3, r3
 8001686:	3b01      	subs	r3, #1
 8001688:	b29b      	uxth	r3, r3
 800168a:	81fb      	strh	r3, [r7, #14]
			ddF_y += 2;
 800168c:	8a7b      	ldrh	r3, [r7, #18]
 800168e:	3302      	adds	r3, #2
 8001690:	b29b      	uxth	r3, r3
 8001692:	827b      	strh	r3, [r7, #18]
			f += ddF_y;
 8001694:	8afa      	ldrh	r2, [r7, #22]
 8001696:	8a7b      	ldrh	r3, [r7, #18]
 8001698:	4413      	add	r3, r2
 800169a:	b29b      	uxth	r3, r3
 800169c:	82fb      	strh	r3, [r7, #22]
		}
		x++;
 800169e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80016a2:	b29b      	uxth	r3, r3
 80016a4:	3301      	adds	r3, #1
 80016a6:	b29b      	uxth	r3, r3
 80016a8:	823b      	strh	r3, [r7, #16]
		ddF_x += 2;
 80016aa:	8abb      	ldrh	r3, [r7, #20]
 80016ac:	3302      	adds	r3, #2
 80016ae:	b29b      	uxth	r3, r3
 80016b0:	82bb      	strh	r3, [r7, #20]
		f += ddF_x;
 80016b2:	8afa      	ldrh	r2, [r7, #22]
 80016b4:	8abb      	ldrh	r3, [r7, #20]
 80016b6:	4413      	add	r3, r2
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	82fb      	strh	r3, [r7, #22]

		ST7789_DrawLine(x0 - x, y0 + y, x0 + x, y0 + y, color);
 80016bc:	88fa      	ldrh	r2, [r7, #6]
 80016be:	8a3b      	ldrh	r3, [r7, #16]
 80016c0:	1ad3      	subs	r3, r2, r3
 80016c2:	b298      	uxth	r0, r3
 80016c4:	88ba      	ldrh	r2, [r7, #4]
 80016c6:	89fb      	ldrh	r3, [r7, #14]
 80016c8:	4413      	add	r3, r2
 80016ca:	b299      	uxth	r1, r3
 80016cc:	88fa      	ldrh	r2, [r7, #6]
 80016ce:	8a3b      	ldrh	r3, [r7, #16]
 80016d0:	4413      	add	r3, r2
 80016d2:	b29c      	uxth	r4, r3
 80016d4:	88ba      	ldrh	r2, [r7, #4]
 80016d6:	89fb      	ldrh	r3, [r7, #14]
 80016d8:	4413      	add	r3, r2
 80016da:	b29a      	uxth	r2, r3
 80016dc:	883b      	ldrh	r3, [r7, #0]
 80016de:	9300      	str	r3, [sp, #0]
 80016e0:	4613      	mov	r3, r2
 80016e2:	4622      	mov	r2, r4
 80016e4:	f7ff fe10 	bl	8001308 <ST7789_DrawLine>
		ST7789_DrawLine(x0 + x, y0 - y, x0 - x, y0 - y, color);
 80016e8:	88fa      	ldrh	r2, [r7, #6]
 80016ea:	8a3b      	ldrh	r3, [r7, #16]
 80016ec:	4413      	add	r3, r2
 80016ee:	b298      	uxth	r0, r3
 80016f0:	88ba      	ldrh	r2, [r7, #4]
 80016f2:	89fb      	ldrh	r3, [r7, #14]
 80016f4:	1ad3      	subs	r3, r2, r3
 80016f6:	b299      	uxth	r1, r3
 80016f8:	88fa      	ldrh	r2, [r7, #6]
 80016fa:	8a3b      	ldrh	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	b29c      	uxth	r4, r3
 8001700:	88ba      	ldrh	r2, [r7, #4]
 8001702:	89fb      	ldrh	r3, [r7, #14]
 8001704:	1ad3      	subs	r3, r2, r3
 8001706:	b29a      	uxth	r2, r3
 8001708:	883b      	ldrh	r3, [r7, #0]
 800170a:	9300      	str	r3, [sp, #0]
 800170c:	4613      	mov	r3, r2
 800170e:	4622      	mov	r2, r4
 8001710:	f7ff fdfa 	bl	8001308 <ST7789_DrawLine>

		ST7789_DrawLine(x0 + y, y0 + x, x0 - y, y0 + x, color);
 8001714:	88fa      	ldrh	r2, [r7, #6]
 8001716:	89fb      	ldrh	r3, [r7, #14]
 8001718:	4413      	add	r3, r2
 800171a:	b298      	uxth	r0, r3
 800171c:	88ba      	ldrh	r2, [r7, #4]
 800171e:	8a3b      	ldrh	r3, [r7, #16]
 8001720:	4413      	add	r3, r2
 8001722:	b299      	uxth	r1, r3
 8001724:	88fa      	ldrh	r2, [r7, #6]
 8001726:	89fb      	ldrh	r3, [r7, #14]
 8001728:	1ad3      	subs	r3, r2, r3
 800172a:	b29c      	uxth	r4, r3
 800172c:	88ba      	ldrh	r2, [r7, #4]
 800172e:	8a3b      	ldrh	r3, [r7, #16]
 8001730:	4413      	add	r3, r2
 8001732:	b29a      	uxth	r2, r3
 8001734:	883b      	ldrh	r3, [r7, #0]
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	4613      	mov	r3, r2
 800173a:	4622      	mov	r2, r4
 800173c:	f7ff fde4 	bl	8001308 <ST7789_DrawLine>
		ST7789_DrawLine(x0 + y, y0 - x, x0 - y, y0 - x, color);
 8001740:	88fa      	ldrh	r2, [r7, #6]
 8001742:	89fb      	ldrh	r3, [r7, #14]
 8001744:	4413      	add	r3, r2
 8001746:	b298      	uxth	r0, r3
 8001748:	88ba      	ldrh	r2, [r7, #4]
 800174a:	8a3b      	ldrh	r3, [r7, #16]
 800174c:	1ad3      	subs	r3, r2, r3
 800174e:	b299      	uxth	r1, r3
 8001750:	88fa      	ldrh	r2, [r7, #6]
 8001752:	89fb      	ldrh	r3, [r7, #14]
 8001754:	1ad3      	subs	r3, r2, r3
 8001756:	b29c      	uxth	r4, r3
 8001758:	88ba      	ldrh	r2, [r7, #4]
 800175a:	8a3b      	ldrh	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	b29a      	uxth	r2, r3
 8001760:	883b      	ldrh	r3, [r7, #0]
 8001762:	9300      	str	r3, [sp, #0]
 8001764:	4613      	mov	r3, r2
 8001766:	4622      	mov	r2, r4
 8001768:	f7ff fdce 	bl	8001308 <ST7789_DrawLine>
	while (x < y) {
 800176c:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8001770:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001774:	429a      	cmp	r2, r3
 8001776:	f6ff af7f 	blt.w	8001678 <ST7789_DrawFilledCircle+0xb4>
	}
	ST7789_UnSelect();
 800177a:	2201      	movs	r2, #1
 800177c:	2180      	movs	r1, #128	@ 0x80
 800177e:	4803      	ldr	r0, [pc, #12]	@ (800178c <ST7789_DrawFilledCircle+0x1c8>)
 8001780:	f002 f87a 	bl	8003878 <HAL_GPIO_WritePin>
}
 8001784:	bf00      	nop
 8001786:	371c      	adds	r7, #28
 8001788:	46bd      	mov	sp, r7
 800178a:	bd90      	pop	{r4, r7, pc}
 800178c:	40020400 	.word	0x40020400

08001790 <MX_DAC_Init>:

DAC_HandleTypeDef hdac;

/* DAC init function */
void MX_DAC_Init(void)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b082      	sub	sp, #8
 8001794:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001796:	463b      	mov	r3, r7
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800179e:	4b0f      	ldr	r3, [pc, #60]	@ (80017dc <MX_DAC_Init+0x4c>)
 80017a0:	4a0f      	ldr	r2, [pc, #60]	@ (80017e0 <MX_DAC_Init+0x50>)
 80017a2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 80017a4:	480d      	ldr	r0, [pc, #52]	@ (80017dc <MX_DAC_Init+0x4c>)
 80017a6:	f001 f9dd 	bl	8002b64 <HAL_DAC_Init>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d001      	beq.n	80017b4 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 80017b0:	f000 fcd4 	bl	800215c <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80017b4:	2300      	movs	r3, #0
 80017b6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 80017b8:	2300      	movs	r3, #0
 80017ba:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80017bc:	463b      	mov	r3, r7
 80017be:	2210      	movs	r2, #16
 80017c0:	4619      	mov	r1, r3
 80017c2:	4806      	ldr	r0, [pc, #24]	@ (80017dc <MX_DAC_Init+0x4c>)
 80017c4:	f001 fad1 	bl	8002d6a <HAL_DAC_ConfigChannel>
 80017c8:	4603      	mov	r3, r0
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d001      	beq.n	80017d2 <MX_DAC_Init+0x42>
  {
    Error_Handler();
 80017ce:	f000 fcc5 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 80017d2:	bf00      	nop
 80017d4:	3708      	adds	r7, #8
 80017d6:	46bd      	mov	sp, r7
 80017d8:	bd80      	pop	{r7, pc}
 80017da:	bf00      	nop
 80017dc:	200009f0 	.word	0x200009f0
 80017e0:	40007400 	.word	0x40007400

080017e4 <HAL_DAC_MspInit>:

void HAL_DAC_MspInit(DAC_HandleTypeDef* dacHandle)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b08a      	sub	sp, #40	@ 0x28
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017ec:	f107 0314 	add.w	r3, r7, #20
 80017f0:	2200      	movs	r2, #0
 80017f2:	601a      	str	r2, [r3, #0]
 80017f4:	605a      	str	r2, [r3, #4]
 80017f6:	609a      	str	r2, [r3, #8]
 80017f8:	60da      	str	r2, [r3, #12]
 80017fa:	611a      	str	r2, [r3, #16]
  if(dacHandle->Instance==DAC)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a1b      	ldr	r2, [pc, #108]	@ (8001870 <HAL_DAC_MspInit+0x8c>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d12f      	bne.n	8001866 <HAL_DAC_MspInit+0x82>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* DAC clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8001806:	2300      	movs	r3, #0
 8001808:	613b      	str	r3, [r7, #16]
 800180a:	4b1a      	ldr	r3, [pc, #104]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 800180c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800180e:	4a19      	ldr	r2, [pc, #100]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 8001810:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8001814:	6413      	str	r3, [r2, #64]	@ 0x40
 8001816:	4b17      	ldr	r3, [pc, #92]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 8001818:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800181a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001822:	2300      	movs	r3, #0
 8001824:	60fb      	str	r3, [r7, #12]
 8001826:	4b13      	ldr	r3, [pc, #76]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 8001828:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800182a:	4a12      	ldr	r2, [pc, #72]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 800182c:	f043 0301 	orr.w	r3, r3, #1
 8001830:	6313      	str	r3, [r2, #48]	@ 0x30
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <HAL_DAC_MspInit+0x90>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	f003 0301 	and.w	r3, r3, #1
 800183a:	60fb      	str	r3, [r7, #12]
 800183c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800183e:	2320      	movs	r3, #32
 8001840:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001842:	2303      	movs	r3, #3
 8001844:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001846:	2300      	movs	r3, #0
 8001848:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800184a:	f107 0314 	add.w	r3, r7, #20
 800184e:	4619      	mov	r1, r3
 8001850:	4809      	ldr	r0, [pc, #36]	@ (8001878 <HAL_DAC_MspInit+0x94>)
 8001852:	f001 fe5d 	bl	8003510 <HAL_GPIO_Init>

    /* DAC interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 15, 0);
 8001856:	2200      	movs	r2, #0
 8001858:	210f      	movs	r1, #15
 800185a:	2036      	movs	r0, #54	@ 0x36
 800185c:	f001 f958 	bl	8002b10 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001860:	2036      	movs	r0, #54	@ 0x36
 8001862:	f001 f971 	bl	8002b48 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }
}
 8001866:	bf00      	nop
 8001868:	3728      	adds	r7, #40	@ 0x28
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40007400 	.word	0x40007400
 8001874:	40023800 	.word	0x40023800
 8001878:	40020000 	.word	0x40020000

0800187c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800187c:	b580      	push	{r7, lr}
 800187e:	b082      	sub	sp, #8
 8001880:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001882:	2300      	movs	r3, #0
 8001884:	607b      	str	r3, [r7, #4]
 8001886:	4b10      	ldr	r3, [pc, #64]	@ (80018c8 <MX_DMA_Init+0x4c>)
 8001888:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800188a:	4a0f      	ldr	r2, [pc, #60]	@ (80018c8 <MX_DMA_Init+0x4c>)
 800188c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001890:	6313      	str	r3, [r2, #48]	@ 0x30
 8001892:	4b0d      	ldr	r3, [pc, #52]	@ (80018c8 <MX_DMA_Init+0x4c>)
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800189a:	607b      	str	r3, [r7, #4]
 800189c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 800189e:	2200      	movs	r2, #0
 80018a0:	2105      	movs	r1, #5
 80018a2:	2038      	movs	r0, #56	@ 0x38
 80018a4:	f001 f934 	bl	8002b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018a8:	2038      	movs	r0, #56	@ 0x38
 80018aa:	f001 f94d 	bl	8002b48 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 80018ae:	2200      	movs	r2, #0
 80018b0:	2105      	movs	r1, #5
 80018b2:	203b      	movs	r0, #59	@ 0x3b
 80018b4:	f001 f92c 	bl	8002b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018b8:	203b      	movs	r0, #59	@ 0x3b
 80018ba:	f001 f945 	bl	8002b48 <HAL_NVIC_EnableIRQ>

}
 80018be:	bf00      	nop
 80018c0:	3708      	adds	r7, #8
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bd80      	pop	{r7, pc}
 80018c6:	bf00      	nop
 80018c8:	40023800 	.word	0x40023800

080018cc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80018cc:	b580      	push	{r7, lr}
 80018ce:	af00      	add	r7, sp, #0
	/* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of buttonSemaphore */
  buttonSemaphoreHandle = osSemaphoreNew(1, 1, &buttonSemaphore_attributes);
 80018d0:	4a14      	ldr	r2, [pc, #80]	@ (8001924 <MX_FREERTOS_Init+0x58>)
 80018d2:	2101      	movs	r1, #1
 80018d4:	2001      	movs	r0, #1
 80018d6:	f004 fa58 	bl	8005d8a <osSemaphoreNew>
 80018da:	4603      	mov	r3, r0
 80018dc:	4a12      	ldr	r2, [pc, #72]	@ (8001928 <MX_FREERTOS_Init+0x5c>)
 80018de:	6013      	str	r3, [r2, #0]

  /* creation of dac */
  dacHandle = osSemaphoreNew(1, 1, &dac_attributes);
 80018e0:	4a12      	ldr	r2, [pc, #72]	@ (800192c <MX_FREERTOS_Init+0x60>)
 80018e2:	2101      	movs	r1, #1
 80018e4:	2001      	movs	r0, #1
 80018e6:	f004 fa50 	bl	8005d8a <osSemaphoreNew>
 80018ea:	4603      	mov	r3, r0
 80018ec:	4a10      	ldr	r2, [pc, #64]	@ (8001930 <MX_FREERTOS_Init+0x64>)
 80018ee:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of TouchPin */
  TouchPinHandle = osThreadNew(StartDefaultTask, NULL, &TouchPin_attributes);
 80018f0:	4a10      	ldr	r2, [pc, #64]	@ (8001934 <MX_FREERTOS_Init+0x68>)
 80018f2:	2100      	movs	r1, #0
 80018f4:	4810      	ldr	r0, [pc, #64]	@ (8001938 <MX_FREERTOS_Init+0x6c>)
 80018f6:	f004 f99b 	bl	8005c30 <osThreadNew>
 80018fa:	4603      	mov	r3, r0
 80018fc:	4a0f      	ldr	r2, [pc, #60]	@ (800193c <MX_FREERTOS_Init+0x70>)
 80018fe:	6013      	str	r3, [r2, #0]

  /* creation of dac_play */
  dac_playHandle = osThreadNew(DacPlayTask, NULL, &dac_play_attributes);
 8001900:	4a0f      	ldr	r2, [pc, #60]	@ (8001940 <MX_FREERTOS_Init+0x74>)
 8001902:	2100      	movs	r1, #0
 8001904:	480f      	ldr	r0, [pc, #60]	@ (8001944 <MX_FREERTOS_Init+0x78>)
 8001906:	f004 f993 	bl	8005c30 <osThreadNew>
 800190a:	4603      	mov	r3, r0
 800190c:	4a0e      	ldr	r2, [pc, #56]	@ (8001948 <MX_FREERTOS_Init+0x7c>)
 800190e:	6013      	str	r3, [r2, #0]

  /* creation of dac_button */
  dac_buttonHandle = osThreadNew(DacButtonPlay, NULL, &dac_button_attributes);
 8001910:	4a0e      	ldr	r2, [pc, #56]	@ (800194c <MX_FREERTOS_Init+0x80>)
 8001912:	2100      	movs	r1, #0
 8001914:	480e      	ldr	r0, [pc, #56]	@ (8001950 <MX_FREERTOS_Init+0x84>)
 8001916:	f004 f98b 	bl	8005c30 <osThreadNew>
 800191a:	4603      	mov	r3, r0
 800191c:	4a0d      	ldr	r2, [pc, #52]	@ (8001954 <MX_FREERTOS_Init+0x88>)
 800191e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8001920:	bf00      	nop
 8001922:	bd80      	pop	{r7, pc}
 8001924:	0800cea4 	.word	0x0800cea4
 8001928:	20000a1c 	.word	0x20000a1c
 800192c:	0800ceb4 	.word	0x0800ceb4
 8001930:	20000a20 	.word	0x20000a20
 8001934:	0800ce38 	.word	0x0800ce38
 8001938:	0800199d 	.word	0x0800199d
 800193c:	20000a10 	.word	0x20000a10
 8001940:	0800ce5c 	.word	0x0800ce5c
 8001944:	08001b05 	.word	0x08001b05
 8001948:	20000a14 	.word	0x20000a14
 800194c:	0800ce80 	.word	0x0800ce80
 8001950:	08001b5d 	.word	0x08001b5d
 8001954:	20000a18 	.word	0x20000a18

08001958 <HAL_GPIO_EXTI_Callback>:
 * @param  argument: Not used
 * @retval None
 */

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	4603      	mov	r3, r0
 8001960:	80fb      	strh	r3, [r7, #6]
	osDelay(500);
 8001962:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001966:	f004 f9f5 	bl	8005d54 <osDelay>
	if (GPIO_Pin == TP_IRQ_Pin)
 800196a:	88fb      	ldrh	r3, [r7, #6]
 800196c:	2b10      	cmp	r3, #16
 800196e:	d10a      	bne.n	8001986 <HAL_GPIO_EXTI_Callback+0x2e>
	{
		osSemaphoreRelease(buttonSemaphoreHandle);
 8001970:	4b07      	ldr	r3, [pc, #28]	@ (8001990 <HAL_GPIO_EXTI_Callback+0x38>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4618      	mov	r0, r3
 8001976:	f004 fae3 	bl	8005f40 <osSemaphoreRelease>
		HAL_UART_Transmit(&huart2, (uint8_t *)"2\n\r", strlen("2\n\r"), 100);
 800197a:	2364      	movs	r3, #100	@ 0x64
 800197c:	2203      	movs	r2, #3
 800197e:	4905      	ldr	r1, [pc, #20]	@ (8001994 <HAL_GPIO_EXTI_Callback+0x3c>)
 8001980:	4805      	ldr	r0, [pc, #20]	@ (8001998 <HAL_GPIO_EXTI_Callback+0x40>)
 8001982:	f003 fd0b 	bl	800539c <HAL_UART_Transmit>
	}

}
 8001986:	bf00      	nop
 8001988:	3708      	adds	r7, #8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	20000a1c 	.word	0x20000a1c
 8001994:	0800acf8 	.word	0x0800acf8
 8001998:	20000b88 	.word	0x20000b88

0800199c <StartDefaultTask>:

/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	b092      	sub	sp, #72	@ 0x48
 80019a0:	af02      	add	r7, sp, #8
 80019a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */

	initScreen();
 80019a4:	f000 f910 	bl	8001bc8 <initScreen>
	/* Infinite loop */
	for (;;)
	{
		osSemaphoreAcquire(buttonSemaphoreHandle, portMAX_DELAY);
 80019a8:	4b52      	ldr	r3, [pc, #328]	@ (8001af4 <StartDefaultTask+0x158>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f04f 31ff 	mov.w	r1, #4294967295
 80019b0:	4618      	mov	r0, r3
 80019b2:	f004 fa73 	bl	8005e9c <osSemaphoreAcquire>
		uint16_t x, y;

		if (XPT2046_TouchPressed())
 80019b6:	f000 fec7 	bl	8002748 <XPT2046_TouchPressed>
 80019ba:	4603      	mov	r3, r0
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d075      	beq.n	8001aac <StartDefaultTask+0x110>
		{

			if (XPT2046_TouchGetCoordinates(&x, &y))
 80019c0:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80019c4:	f107 033e 	add.w	r3, r7, #62	@ 0x3e
 80019c8:	4611      	mov	r1, r2
 80019ca:	4618      	mov	r0, r3
 80019cc:	f000 fecc 	bl	8002768 <XPT2046_TouchGetCoordinates>
 80019d0:	4603      	mov	r3, r0
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	f000 8089 	beq.w	8001aea <StartDefaultTask+0x14e>
			{
				char buffer[50];
				snprintf(buffer, sizeof(buffer), "X: %d, Y: %d\r\n", x, y);
 80019d8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80019da:	461a      	mov	r2, r3
 80019dc:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80019de:	f107 0008 	add.w	r0, r7, #8
 80019e2:	9300      	str	r3, [sp, #0]
 80019e4:	4613      	mov	r3, r2
 80019e6:	4a44      	ldr	r2, [pc, #272]	@ (8001af8 <StartDefaultTask+0x15c>)
 80019e8:	2132      	movs	r1, #50	@ 0x32
 80019ea:	f007 fbd5 	bl	8009198 <sniprintf>
				HAL_UART_Transmit(&huart2, (uint8_t *)buffer, strlen(buffer),
 80019ee:	f107 0308 	add.w	r3, r7, #8
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7fe fbec 	bl	80001d0 <strlen>
 80019f8:	4603      	mov	r3, r0
 80019fa:	b29a      	uxth	r2, r3
 80019fc:	f107 0108 	add.w	r1, r7, #8
 8001a00:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001a04:	483d      	ldr	r0, [pc, #244]	@ (8001afc <StartDefaultTask+0x160>)
 8001a06:	f003 fcc9 	bl	800539c <HAL_UART_Transmit>
								  1000);

				if (x > 170 && x < 220 && y > 60 && y < 100)
 8001a0a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a0c:	2baa      	cmp	r3, #170	@ 0xaa
 8001a0e:	d915      	bls.n	8001a3c <StartDefaultTask+0xa0>
 8001a10:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a12:	2bdb      	cmp	r3, #219	@ 0xdb
 8001a14:	d812      	bhi.n	8001a3c <StartDefaultTask+0xa0>
 8001a16:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a18:	2b3c      	cmp	r3, #60	@ 0x3c
 8001a1a:	d90f      	bls.n	8001a3c <StartDefaultTask+0xa0>
 8001a1c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a1e:	2b63      	cmp	r3, #99	@ 0x63
 8001a20:	d80c      	bhi.n	8001a3c <StartDefaultTask+0xa0>
				{
					HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001a22:	2201      	movs	r2, #1
 8001a24:	2101      	movs	r1, #1
 8001a26:	4836      	ldr	r0, [pc, #216]	@ (8001b00 <StartDefaultTask+0x164>)
 8001a28:	f001 ff26 	bl	8003878 <HAL_GPIO_WritePin>
					ST7789_DrawFilledCircle(180, 90, 20, YELLOW);
 8001a2c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001a30:	2214      	movs	r2, #20
 8001a32:	215a      	movs	r1, #90	@ 0x5a
 8001a34:	20b4      	movs	r0, #180	@ 0xb4
 8001a36:	f7ff fdc5 	bl	80015c4 <ST7789_DrawFilledCircle>
 8001a3a:	e056      	b.n	8001aea <StartDefaultTask+0x14e>
				}
				else if (x > 170 && x < 220 && y > 140 && y < 180)
 8001a3c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a3e:	2baa      	cmp	r3, #170	@ 0xaa
 8001a40:	d915      	bls.n	8001a6e <StartDefaultTask+0xd2>
 8001a42:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a44:	2bdb      	cmp	r3, #219	@ 0xdb
 8001a46:	d812      	bhi.n	8001a6e <StartDefaultTask+0xd2>
 8001a48:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a4a:	2b8c      	cmp	r3, #140	@ 0x8c
 8001a4c:	d90f      	bls.n	8001a6e <StartDefaultTask+0xd2>
 8001a4e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a50:	2bb3      	cmp	r3, #179	@ 0xb3
 8001a52:	d80c      	bhi.n	8001a6e <StartDefaultTask+0xd2>
				{
					HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001a54:	2201      	movs	r2, #1
 8001a56:	2102      	movs	r1, #2
 8001a58:	4829      	ldr	r0, [pc, #164]	@ (8001b00 <StartDefaultTask+0x164>)
 8001a5a:	f001 ff0d 	bl	8003878 <HAL_GPIO_WritePin>
					ST7789_DrawFilledCircle(180, 160, 20, YELLOW);
 8001a5e:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001a62:	2214      	movs	r2, #20
 8001a64:	21a0      	movs	r1, #160	@ 0xa0
 8001a66:	20b4      	movs	r0, #180	@ 0xb4
 8001a68:	f7ff fdac 	bl	80015c4 <ST7789_DrawFilledCircle>
 8001a6c:	e03d      	b.n	8001aea <StartDefaultTask+0x14e>
				}

				else if (x > 170 && x < 220 && y > 210 && y < 270)
 8001a6e:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a70:	2baa      	cmp	r3, #170	@ 0xaa
 8001a72:	d93a      	bls.n	8001aea <StartDefaultTask+0x14e>
 8001a74:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001a76:	2bdb      	cmp	r3, #219	@ 0xdb
 8001a78:	d837      	bhi.n	8001aea <StartDefaultTask+0x14e>
 8001a7a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a7c:	2bd2      	cmp	r3, #210	@ 0xd2
 8001a7e:	d934      	bls.n	8001aea <StartDefaultTask+0x14e>
 8001a80:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001a82:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8001a86:	d230      	bcs.n	8001aea <StartDefaultTask+0x14e>
				{
					HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001a88:	2201      	movs	r2, #1
 8001a8a:	2102      	movs	r1, #2
 8001a8c:	481c      	ldr	r0, [pc, #112]	@ (8001b00 <StartDefaultTask+0x164>)
 8001a8e:	f001 fef3 	bl	8003878 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8001a92:	2201      	movs	r2, #1
 8001a94:	2101      	movs	r1, #1
 8001a96:	481a      	ldr	r0, [pc, #104]	@ (8001b00 <StartDefaultTask+0x164>)
 8001a98:	f001 feee 	bl	8003878 <HAL_GPIO_WritePin>
					ST7789_DrawFilledCircle(180, 230, 20, YELLOW);
 8001a9c:	f64f 73e0 	movw	r3, #65504	@ 0xffe0
 8001aa0:	2214      	movs	r2, #20
 8001aa2:	21e6      	movs	r1, #230	@ 0xe6
 8001aa4:	20b4      	movs	r0, #180	@ 0xb4
 8001aa6:	f7ff fd8d 	bl	80015c4 <ST7789_DrawFilledCircle>
 8001aaa:	e01e      	b.n	8001aea <StartDefaultTask+0x14e>
				}
			}
		}
		else
		{
			HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8001aac:	2200      	movs	r2, #0
 8001aae:	2102      	movs	r1, #2
 8001ab0:	4813      	ldr	r0, [pc, #76]	@ (8001b00 <StartDefaultTask+0x164>)
 8001ab2:	f001 fee1 	bl	8003878 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	2101      	movs	r1, #1
 8001aba:	4811      	ldr	r0, [pc, #68]	@ (8001b00 <StartDefaultTask+0x164>)
 8001abc:	f001 fedc 	bl	8003878 <HAL_GPIO_WritePin>
			ST7789_DrawFilledCircle(180, 230, 20, RED);
 8001ac0:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001ac4:	2214      	movs	r2, #20
 8001ac6:	21e6      	movs	r1, #230	@ 0xe6
 8001ac8:	20b4      	movs	r0, #180	@ 0xb4
 8001aca:	f7ff fd7b 	bl	80015c4 <ST7789_DrawFilledCircle>
			ST7789_DrawFilledCircle(180, 160, 20, RED);
 8001ace:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001ad2:	2214      	movs	r2, #20
 8001ad4:	21a0      	movs	r1, #160	@ 0xa0
 8001ad6:	20b4      	movs	r0, #180	@ 0xb4
 8001ad8:	f7ff fd74 	bl	80015c4 <ST7789_DrawFilledCircle>
			ST7789_DrawFilledCircle(180, 90, 20, RED);
 8001adc:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001ae0:	2214      	movs	r2, #20
 8001ae2:	215a      	movs	r1, #90	@ 0x5a
 8001ae4:	20b4      	movs	r0, #180	@ 0xb4
 8001ae6:	f7ff fd6d 	bl	80015c4 <ST7789_DrawFilledCircle>
		}
		osDelay(100);
 8001aea:	2064      	movs	r0, #100	@ 0x64
 8001aec:	f004 f932 	bl	8005d54 <osDelay>
	{
 8001af0:	e75a      	b.n	80019a8 <StartDefaultTask+0xc>
 8001af2:	bf00      	nop
 8001af4:	20000a1c 	.word	0x20000a1c
 8001af8:	0800acfc 	.word	0x0800acfc
 8001afc:	20000b88 	.word	0x20000b88
 8001b00:	40020400 	.word	0x40020400

08001b04 <DacPlayTask>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DacPlayTask */
void DacPlayTask(void *argument)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b082      	sub	sp, #8
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DacPlayTask */
	HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8001b0c:	2110      	movs	r1, #16
 8001b0e:	4810      	ldr	r0, [pc, #64]	@ (8001b50 <DacPlayTask+0x4c>)
 8001b10:	f001 f84a 	bl	8002ba8 <HAL_DAC_Start>
	GenerateSineWave();
 8001b14:	f000 f928 	bl	8001d68 <GenerateSineWave>
	for (;;)
	{

		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, sine_wave_play[sampleIndex]);
 8001b18:	4b0e      	ldr	r3, [pc, #56]	@ (8001b54 <DacPlayTask+0x50>)
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	4b0e      	ldr	r3, [pc, #56]	@ (8001b58 <DacPlayTask+0x54>)
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	005b      	lsls	r3, r3, #1
 8001b22:	4413      	add	r3, r2
 8001b24:	881b      	ldrh	r3, [r3, #0]
 8001b26:	2200      	movs	r2, #0
 8001b28:	2110      	movs	r1, #16
 8001b2a:	4809      	ldr	r0, [pc, #36]	@ (8001b50 <DacPlayTask+0x4c>)
 8001b2c:	f001 f8e9 	bl	8002d02 <HAL_DAC_SetValue>
		if (sampleIndex >= SAMPLES)
 8001b30:	4b09      	ldr	r3, [pc, #36]	@ (8001b58 <DacPlayTask+0x54>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2b09      	cmp	r3, #9
 8001b36:	d902      	bls.n	8001b3e <DacPlayTask+0x3a>
			sampleIndex = 0;
 8001b38:	4b07      	ldr	r3, [pc, #28]	@ (8001b58 <DacPlayTask+0x54>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]

		sampleIndex++;
 8001b3e:	4b06      	ldr	r3, [pc, #24]	@ (8001b58 <DacPlayTask+0x54>)
 8001b40:	681b      	ldr	r3, [r3, #0]
 8001b42:	3301      	adds	r3, #1
 8001b44:	4a04      	ldr	r2, [pc, #16]	@ (8001b58 <DacPlayTask+0x54>)
 8001b46:	6013      	str	r3, [r2, #0]
		osDelay(1);
 8001b48:	2001      	movs	r0, #1
 8001b4a:	f004 f903 	bl	8005d54 <osDelay>
		HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, sine_wave_play[sampleIndex]);
 8001b4e:	e7e3      	b.n	8001b18 <DacPlayTask+0x14>
 8001b50:	200009f0 	.word	0x200009f0
 8001b54:	20000a04 	.word	0x20000a04
 8001b58:	20000a0c 	.word	0x20000a0c

08001b5c <DacButtonPlay>:
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_DacButtonPlay */
void DacButtonPlay(void *argument)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN DacButtonPlay */
	/* Infinite loop */
	HAL_DAC_Start(&hdac, DAC_CHANNEL_2);
 8001b64:	2110      	movs	r1, #16
 8001b66:	4814      	ldr	r0, [pc, #80]	@ (8001bb8 <DacButtonPlay+0x5c>)
 8001b68:	f001 f81e 	bl	8002ba8 <HAL_DAC_Start>
	GenerateSineWave2();
 8001b6c:	f000 f960 	bl	8001e30 <GenerateSineWave2>
	for (;;)
	{
		if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) ==GPIO_PIN_RESET)
 8001b70:	2101      	movs	r1, #1
 8001b72:	4812      	ldr	r0, [pc, #72]	@ (8001bbc <DacButtonPlay+0x60>)
 8001b74:	f001 fe68 	bl	8003848 <HAL_GPIO_ReadPin>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	d1f8      	bne.n	8001b70 <DacButtonPlay+0x14>
		{
			HAL_DAC_SetValue(&hdac, DAC_CHANNEL_2, DAC_ALIGN_12B_R, sine_wave[sampleIndex]);
 8001b7e:	4b10      	ldr	r3, [pc, #64]	@ (8001bc0 <DacButtonPlay+0x64>)
 8001b80:	681a      	ldr	r2, [r3, #0]
 8001b82:	4b10      	ldr	r3, [pc, #64]	@ (8001bc4 <DacButtonPlay+0x68>)
 8001b84:	681b      	ldr	r3, [r3, #0]
 8001b86:	005b      	lsls	r3, r3, #1
 8001b88:	4413      	add	r3, r2
 8001b8a:	881b      	ldrh	r3, [r3, #0]
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	2110      	movs	r1, #16
 8001b90:	4809      	ldr	r0, [pc, #36]	@ (8001bb8 <DacButtonPlay+0x5c>)
 8001b92:	f001 f8b6 	bl	8002d02 <HAL_DAC_SetValue>
			if (sampleIndex >= SAMPLES)
 8001b96:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc4 <DacButtonPlay+0x68>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	2b09      	cmp	r3, #9
 8001b9c:	d902      	bls.n	8001ba4 <DacButtonPlay+0x48>
				sampleIndex = 0;
 8001b9e:	4b09      	ldr	r3, [pc, #36]	@ (8001bc4 <DacButtonPlay+0x68>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	601a      	str	r2, [r3, #0]

			sampleIndex++;
 8001ba4:	4b07      	ldr	r3, [pc, #28]	@ (8001bc4 <DacButtonPlay+0x68>)
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	4a06      	ldr	r2, [pc, #24]	@ (8001bc4 <DacButtonPlay+0x68>)
 8001bac:	6013      	str	r3, [r2, #0]
			osDelay(1);
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f004 f8d0 	bl	8005d54 <osDelay>
		if (HAL_GPIO_ReadPin(BTN1_GPIO_Port, BTN1_Pin) ==GPIO_PIN_RESET)
 8001bb4:	e7dc      	b.n	8001b70 <DacButtonPlay+0x14>
 8001bb6:	bf00      	nop
 8001bb8:	200009f0 	.word	0x200009f0
 8001bbc:	40020000 	.word	0x40020000
 8001bc0:	20000a08 	.word	0x20000a08
 8001bc4:	20000a0c 	.word	0x20000a0c

08001bc8 <initScreen>:
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void initScreen()
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b084      	sub	sp, #16
 8001bcc:	af04      	add	r7, sp, #16
	ST7789_Fill_Color(WHITE);
 8001bce:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001bd2:	f7ff fb2f 	bl	8001234 <ST7789_Fill_Color>
	ST7789_WriteString(10, 10, "Embedded HCMUS", Font_16x26, GREEN, WHITE);
 8001bd6:	4b58      	ldr	r3, [pc, #352]	@ (8001d38 <initScreen+0x170>)
 8001bd8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bdc:	9202      	str	r2, [sp, #8]
 8001bde:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8001be2:	9201      	str	r2, [sp, #4]
 8001be4:	685a      	ldr	r2, [r3, #4]
 8001be6:	9200      	str	r2, [sp, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	4a54      	ldr	r2, [pc, #336]	@ (8001d3c <initScreen+0x174>)
 8001bec:	210a      	movs	r1, #10
 8001bee:	200a      	movs	r0, #10
 8001bf0:	f7ff fc94 	bl	800151c <ST7789_WriteString>

	ST7789_WriteString(40, 50, "BTN1", Font_11x18, RED, WHITE);
 8001bf4:	4b52      	ldr	r3, [pc, #328]	@ (8001d40 <initScreen+0x178>)
 8001bf6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bfa:	9202      	str	r2, [sp, #8]
 8001bfc:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001c00:	9201      	str	r2, [sp, #4]
 8001c02:	685a      	ldr	r2, [r3, #4]
 8001c04:	9200      	str	r2, [sp, #0]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	4a4e      	ldr	r2, [pc, #312]	@ (8001d44 <initScreen+0x17c>)
 8001c0a:	2132      	movs	r1, #50	@ 0x32
 8001c0c:	2028      	movs	r0, #40	@ 0x28
 8001c0e:	f7ff fc85 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(60, 90, 20, BLUE);
 8001c12:	231f      	movs	r3, #31
 8001c14:	2214      	movs	r2, #20
 8001c16:	215a      	movs	r1, #90	@ 0x5a
 8001c18:	203c      	movs	r0, #60	@ 0x3c
 8001c1a:	f7ff fcd3 	bl	80015c4 <ST7789_DrawFilledCircle>

	ST7789_WriteString(160, 50, "LED1", Font_11x18, RED, WHITE);
 8001c1e:	4b48      	ldr	r3, [pc, #288]	@ (8001d40 <initScreen+0x178>)
 8001c20:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c24:	9202      	str	r2, [sp, #8]
 8001c26:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001c2a:	9201      	str	r2, [sp, #4]
 8001c2c:	685a      	ldr	r2, [r3, #4]
 8001c2e:	9200      	str	r2, [sp, #0]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	4a45      	ldr	r2, [pc, #276]	@ (8001d48 <initScreen+0x180>)
 8001c34:	2132      	movs	r1, #50	@ 0x32
 8001c36:	20a0      	movs	r0, #160	@ 0xa0
 8001c38:	f7ff fc70 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(180, 90, 20, RED);
 8001c3c:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c40:	2214      	movs	r2, #20
 8001c42:	215a      	movs	r1, #90	@ 0x5a
 8001c44:	20b4      	movs	r0, #180	@ 0xb4
 8001c46:	f7ff fcbd 	bl	80015c4 <ST7789_DrawFilledCircle>

	ST7789_WriteString(40, 120, "BTN2", Font_11x18, RED, WHITE);
 8001c4a:	4b3d      	ldr	r3, [pc, #244]	@ (8001d40 <initScreen+0x178>)
 8001c4c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c50:	9202      	str	r2, [sp, #8]
 8001c52:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001c56:	9201      	str	r2, [sp, #4]
 8001c58:	685a      	ldr	r2, [r3, #4]
 8001c5a:	9200      	str	r2, [sp, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	4a3b      	ldr	r2, [pc, #236]	@ (8001d4c <initScreen+0x184>)
 8001c60:	2178      	movs	r1, #120	@ 0x78
 8001c62:	2028      	movs	r0, #40	@ 0x28
 8001c64:	f7ff fc5a 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(60, 160, 20, BLUE);
 8001c68:	231f      	movs	r3, #31
 8001c6a:	2214      	movs	r2, #20
 8001c6c:	21a0      	movs	r1, #160	@ 0xa0
 8001c6e:	203c      	movs	r0, #60	@ 0x3c
 8001c70:	f7ff fca8 	bl	80015c4 <ST7789_DrawFilledCircle>

	ST7789_WriteString(160, 120, "LED2", Font_11x18, RED, WHITE);
 8001c74:	4b32      	ldr	r3, [pc, #200]	@ (8001d40 <initScreen+0x178>)
 8001c76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c7a:	9202      	str	r2, [sp, #8]
 8001c7c:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001c80:	9201      	str	r2, [sp, #4]
 8001c82:	685a      	ldr	r2, [r3, #4]
 8001c84:	9200      	str	r2, [sp, #0]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a31      	ldr	r2, [pc, #196]	@ (8001d50 <initScreen+0x188>)
 8001c8a:	2178      	movs	r1, #120	@ 0x78
 8001c8c:	20a0      	movs	r0, #160	@ 0xa0
 8001c8e:	f7ff fc45 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(180, 160, 20, RED);
 8001c92:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001c96:	2214      	movs	r2, #20
 8001c98:	21a0      	movs	r1, #160	@ 0xa0
 8001c9a:	20b4      	movs	r0, #180	@ 0xb4
 8001c9c:	f7ff fc92 	bl	80015c4 <ST7789_DrawFilledCircle>

	ST7789_WriteString(20, 190, "BTN_DUAL", Font_11x18, RED, WHITE);
 8001ca0:	4b27      	ldr	r3, [pc, #156]	@ (8001d40 <initScreen+0x178>)
 8001ca2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001ca6:	9202      	str	r2, [sp, #8]
 8001ca8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001cac:	9201      	str	r2, [sp, #4]
 8001cae:	685a      	ldr	r2, [r3, #4]
 8001cb0:	9200      	str	r2, [sp, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	4a27      	ldr	r2, [pc, #156]	@ (8001d54 <initScreen+0x18c>)
 8001cb6:	21be      	movs	r1, #190	@ 0xbe
 8001cb8:	2014      	movs	r0, #20
 8001cba:	f7ff fc2f 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(60, 230, 20, BLUE);
 8001cbe:	231f      	movs	r3, #31
 8001cc0:	2214      	movs	r2, #20
 8001cc2:	21e6      	movs	r1, #230	@ 0xe6
 8001cc4:	203c      	movs	r0, #60	@ 0x3c
 8001cc6:	f7ff fc7d 	bl	80015c4 <ST7789_DrawFilledCircle>

	ST7789_WriteString(140, 190, "DUAL_LED", Font_11x18, RED, WHITE);
 8001cca:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <initScreen+0x178>)
 8001ccc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd0:	9202      	str	r2, [sp, #8]
 8001cd2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8001cd6:	9201      	str	r2, [sp, #4]
 8001cd8:	685a      	ldr	r2, [r3, #4]
 8001cda:	9200      	str	r2, [sp, #0]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	4a1e      	ldr	r2, [pc, #120]	@ (8001d58 <initScreen+0x190>)
 8001ce0:	21be      	movs	r1, #190	@ 0xbe
 8001ce2:	208c      	movs	r0, #140	@ 0x8c
 8001ce4:	f7ff fc1a 	bl	800151c <ST7789_WriteString>
	ST7789_DrawFilledCircle(180, 230, 20, RED);
 8001ce8:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 8001cec:	2214      	movs	r2, #20
 8001cee:	21e6      	movs	r1, #230	@ 0xe6
 8001cf0:	20b4      	movs	r0, #180	@ 0xb4
 8001cf2:	f7ff fc67 	bl	80015c4 <ST7789_DrawFilledCircle>
	ST7789_WriteString(30, 270, "20200381-21200370", Font_11x18, BLUE, WHITE);
 8001cf6:	4b12      	ldr	r3, [pc, #72]	@ (8001d40 <initScreen+0x178>)
 8001cf8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cfc:	9202      	str	r2, [sp, #8]
 8001cfe:	221f      	movs	r2, #31
 8001d00:	9201      	str	r2, [sp, #4]
 8001d02:	685a      	ldr	r2, [r3, #4]
 8001d04:	9200      	str	r2, [sp, #0]
 8001d06:	681b      	ldr	r3, [r3, #0]
 8001d08:	4a14      	ldr	r2, [pc, #80]	@ (8001d5c <initScreen+0x194>)
 8001d0a:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8001d0e:	201e      	movs	r0, #30
 8001d10:	f7ff fc04 	bl	800151c <ST7789_WriteString>
	ST7789_WriteString(30, 290, "  Trung -  Viet", Font_11x18, BLUE, WHITE);
 8001d14:	4b0a      	ldr	r3, [pc, #40]	@ (8001d40 <initScreen+0x178>)
 8001d16:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d1a:	9202      	str	r2, [sp, #8]
 8001d1c:	221f      	movs	r2, #31
 8001d1e:	9201      	str	r2, [sp, #4]
 8001d20:	685a      	ldr	r2, [r3, #4]
 8001d22:	9200      	str	r2, [sp, #0]
 8001d24:	681b      	ldr	r3, [r3, #0]
 8001d26:	4a0e      	ldr	r2, [pc, #56]	@ (8001d60 <initScreen+0x198>)
 8001d28:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8001d2c:	201e      	movs	r0, #30
 8001d2e:	f7ff fbf5 	bl	800151c <ST7789_WriteString>
}
 8001d32:	bf00      	nop
 8001d34:	46bd      	mov	sp, r7
 8001d36:	bd80      	pop	{r7, pc}
 8001d38:	20000008 	.word	0x20000008
 8001d3c:	0800ad0c 	.word	0x0800ad0c
 8001d40:	20000000 	.word	0x20000000
 8001d44:	0800ad1c 	.word	0x0800ad1c
 8001d48:	0800ad24 	.word	0x0800ad24
 8001d4c:	0800ad2c 	.word	0x0800ad2c
 8001d50:	0800ad34 	.word	0x0800ad34
 8001d54:	0800ad3c 	.word	0x0800ad3c
 8001d58:	0800ad48 	.word	0x0800ad48
 8001d5c:	0800ad54 	.word	0x0800ad54
 8001d60:	0800ad68 	.word	0x0800ad68
 8001d64:	00000000 	.word	0x00000000

08001d68 <GenerateSineWave>:
void GenerateSineWave()
{
 8001d68:	b590      	push	{r4, r7, lr}
 8001d6a:	b083      	sub	sp, #12
 8001d6c:	af00      	add	r7, sp, #0
	for (int i = 0; i < SAMPLES; i++)
 8001d6e:	2300      	movs	r3, #0
 8001d70:	607b      	str	r3, [r7, #4]
 8001d72:	e047      	b.n	8001e04 <GenerateSineWave+0x9c>
	{
		sine_wave_play[i] = ((sin(i * 2 * pi / SAMPLES) + 1) * res_12b / 2);
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	005b      	lsls	r3, r3, #1
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f7fe fbd3 	bl	8000524 <__aeabi_i2d>
 8001d7e:	a32a      	add	r3, pc, #168	@ (adr r3, 8001e28 <GenerateSineWave+0xc0>)
 8001d80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d84:	f7fe fc38 	bl	80005f8 <__aeabi_dmul>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	460b      	mov	r3, r1
 8001d8c:	4610      	mov	r0, r2
 8001d8e:	4619      	mov	r1, r3
 8001d90:	f04f 0200 	mov.w	r2, #0
 8001d94:	4b20      	ldr	r3, [pc, #128]	@ (8001e18 <GenerateSineWave+0xb0>)
 8001d96:	f7fe fd59 	bl	800084c <__aeabi_ddiv>
 8001d9a:	4602      	mov	r2, r0
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	ec43 2b17 	vmov	d7, r2, r3
 8001da2:	eeb0 0a47 	vmov.f32	s0, s14
 8001da6:	eef0 0a67 	vmov.f32	s1, s15
 8001daa:	f007 ff01 	bl	8009bb0 <sin>
 8001dae:	ec51 0b10 	vmov	r0, r1, d0
 8001db2:	f04f 0200 	mov.w	r2, #0
 8001db6:	4b19      	ldr	r3, [pc, #100]	@ (8001e1c <GenerateSineWave+0xb4>)
 8001db8:	f7fe fa68 	bl	800028c <__adddf3>
 8001dbc:	4602      	mov	r2, r0
 8001dbe:	460b      	mov	r3, r1
 8001dc0:	4610      	mov	r0, r2
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	f04f 0200 	mov.w	r2, #0
 8001dc8:	4b15      	ldr	r3, [pc, #84]	@ (8001e20 <GenerateSineWave+0xb8>)
 8001dca:	f7fe fc15 	bl	80005f8 <__aeabi_dmul>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4610      	mov	r0, r2
 8001dd4:	4619      	mov	r1, r3
 8001dd6:	f04f 0200 	mov.w	r2, #0
 8001dda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001dde:	f7fe fd35 	bl	800084c <__aeabi_ddiv>
 8001de2:	4602      	mov	r2, r0
 8001de4:	460b      	mov	r3, r1
 8001de6:	4610      	mov	r0, r2
 8001de8:	4619      	mov	r1, r3
 8001dea:	4b0e      	ldr	r3, [pc, #56]	@ (8001e24 <GenerateSineWave+0xbc>)
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	005b      	lsls	r3, r3, #1
 8001df2:	18d4      	adds	r4, r2, r3
 8001df4:	f7fe fec2 	bl	8000b7c <__aeabi_d2uiz>
 8001df8:	4603      	mov	r3, r0
 8001dfa:	b29b      	uxth	r3, r3
 8001dfc:	8023      	strh	r3, [r4, #0]
	for (int i = 0; i < SAMPLES; i++)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	3301      	adds	r3, #1
 8001e02:	607b      	str	r3, [r7, #4]
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	2b09      	cmp	r3, #9
 8001e08:	ddb4      	ble.n	8001d74 <GenerateSineWave+0xc>
	}
}
 8001e0a:	bf00      	nop
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bd90      	pop	{r4, r7, pc}
 8001e14:	f3af 8000 	nop.w
 8001e18:	40240000 	.word	0x40240000
 8001e1c:	3ff00000 	.word	0x3ff00000
 8001e20:	40b00000 	.word	0x40b00000
 8001e24:	20000a04 	.word	0x20000a04
 8001e28:	d2412aee 	.word	0xd2412aee
 8001e2c:	400921e9 	.word	0x400921e9

08001e30 <GenerateSineWave2>:
void GenerateSineWave2()
{
 8001e30:	b590      	push	{r4, r7, lr}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
	for (int i = 0; i < SAMPLES; i++)
 8001e36:	2300      	movs	r3, #0
 8001e38:	607b      	str	r3, [r7, #4]
 8001e3a:	e047      	b.n	8001ecc <GenerateSineWave2+0x9c>
	{
		sine_wave[i] = ((sin(i * 2 * pi / SAMPLES) + 1) * res_8b / 2);
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	005b      	lsls	r3, r3, #1
 8001e40:	4618      	mov	r0, r3
 8001e42:	f7fe fb6f 	bl	8000524 <__aeabi_i2d>
 8001e46:	a32b      	add	r3, pc, #172	@ (adr r3, 8001ef4 <GenerateSineWave2+0xc4>)
 8001e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e4c:	f7fe fbd4 	bl	80005f8 <__aeabi_dmul>
 8001e50:	4602      	mov	r2, r0
 8001e52:	460b      	mov	r3, r1
 8001e54:	4610      	mov	r0, r2
 8001e56:	4619      	mov	r1, r3
 8001e58:	f04f 0200 	mov.w	r2, #0
 8001e5c:	4b22      	ldr	r3, [pc, #136]	@ (8001ee8 <GenerateSineWave2+0xb8>)
 8001e5e:	f7fe fcf5 	bl	800084c <__aeabi_ddiv>
 8001e62:	4602      	mov	r2, r0
 8001e64:	460b      	mov	r3, r1
 8001e66:	ec43 2b17 	vmov	d7, r2, r3
 8001e6a:	eeb0 0a47 	vmov.f32	s0, s14
 8001e6e:	eef0 0a67 	vmov.f32	s1, s15
 8001e72:	f007 fe9d 	bl	8009bb0 <sin>
 8001e76:	ec51 0b10 	vmov	r0, r1, d0
 8001e7a:	f04f 0200 	mov.w	r2, #0
 8001e7e:	4b1b      	ldr	r3, [pc, #108]	@ (8001eec <GenerateSineWave2+0xbc>)
 8001e80:	f7fe fa04 	bl	800028c <__adddf3>
 8001e84:	4602      	mov	r2, r0
 8001e86:	460b      	mov	r3, r1
 8001e88:	4610      	mov	r0, r2
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	a314      	add	r3, pc, #80	@ (adr r3, 8001ee0 <GenerateSineWave2+0xb0>)
 8001e8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e92:	f7fe fbb1 	bl	80005f8 <__aeabi_dmul>
 8001e96:	4602      	mov	r2, r0
 8001e98:	460b      	mov	r3, r1
 8001e9a:	4610      	mov	r0, r2
 8001e9c:	4619      	mov	r1, r3
 8001e9e:	f04f 0200 	mov.w	r2, #0
 8001ea2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ea6:	f7fe fcd1 	bl	800084c <__aeabi_ddiv>
 8001eaa:	4602      	mov	r2, r0
 8001eac:	460b      	mov	r3, r1
 8001eae:	4610      	mov	r0, r2
 8001eb0:	4619      	mov	r1, r3
 8001eb2:	4b0f      	ldr	r3, [pc, #60]	@ (8001ef0 <GenerateSineWave2+0xc0>)
 8001eb4:	681a      	ldr	r2, [r3, #0]
 8001eb6:	687b      	ldr	r3, [r7, #4]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	18d4      	adds	r4, r2, r3
 8001ebc:	f7fe fe5e 	bl	8000b7c <__aeabi_d2uiz>
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	b29b      	uxth	r3, r3
 8001ec4:	8023      	strh	r3, [r4, #0]
	for (int i = 0; i < SAMPLES; i++)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	3301      	adds	r3, #1
 8001eca:	607b      	str	r3, [r7, #4]
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b09      	cmp	r3, #9
 8001ed0:	ddb4      	ble.n	8001e3c <GenerateSineWave2+0xc>
	}
}
 8001ed2:	bf00      	nop
 8001ed4:	bf00      	nop
 8001ed6:	370c      	adds	r7, #12
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd90      	pop	{r4, r7, pc}
 8001edc:	f3af 8000 	nop.w
 8001ee0:	00000000 	.word	0x00000000
 8001ee4:	406ea000 	.word	0x406ea000
 8001ee8:	40240000 	.word	0x40240000
 8001eec:	3ff00000 	.word	0x3ff00000
 8001ef0:	20000a08 	.word	0x20000a08
 8001ef4:	d2412aee 	.word	0xd2412aee
 8001ef8:	400921e9 	.word	0x400921e9

08001efc <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b088      	sub	sp, #32
 8001f00:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f02:	f107 030c 	add.w	r3, r7, #12
 8001f06:	2200      	movs	r2, #0
 8001f08:	601a      	str	r2, [r3, #0]
 8001f0a:	605a      	str	r2, [r3, #4]
 8001f0c:	609a      	str	r2, [r3, #8]
 8001f0e:	60da      	str	r2, [r3, #12]
 8001f10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
 8001f16:	4b3a      	ldr	r3, [pc, #232]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1a:	4a39      	ldr	r2, [pc, #228]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f20:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f22:	4b37      	ldr	r3, [pc, #220]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f2a:	60bb      	str	r3, [r7, #8]
 8001f2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f2e:	2300      	movs	r3, #0
 8001f30:	607b      	str	r3, [r7, #4]
 8001f32:	4b33      	ldr	r3, [pc, #204]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f36:	4a32      	ldr	r2, [pc, #200]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f38:	f043 0301 	orr.w	r3, r3, #1
 8001f3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f3e:	4b30      	ldr	r3, [pc, #192]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	607b      	str	r3, [r7, #4]
 8001f48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	603b      	str	r3, [r7, #0]
 8001f4e:	4b2c      	ldr	r3, [pc, #176]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f52:	4a2b      	ldr	r2, [pc, #172]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f54:	f043 0302 	orr.w	r3, r3, #2
 8001f58:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5a:	4b29      	ldr	r3, [pc, #164]	@ (8002000 <MX_GPIO_Init+0x104>)
 8001f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f5e:	f003 0302 	and.w	r3, r3, #2
 8001f62:	603b      	str	r3, [r7, #0]
 8001f64:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin|LCD_CS_Pin|LCD_DC_Pin
 8001f66:	2200      	movs	r2, #0
 8001f68:	f240 3183 	movw	r1, #899	@ 0x383
 8001f6c:	4825      	ldr	r0, [pc, #148]	@ (8002004 <MX_GPIO_Init+0x108>)
 8001f6e:	f001 fc83 	bl	8003878 <HAL_GPIO_WritePin>
                          |TP_CS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_BL_Pin, GPIO_PIN_SET);
 8001f72:	2201      	movs	r2, #1
 8001f74:	2144      	movs	r1, #68	@ 0x44
 8001f76:	4823      	ldr	r0, [pc, #140]	@ (8002004 <MX_GPIO_Init+0x108>)
 8001f78:	f001 fc7e 	bl	8003878 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN1_Pin;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f80:	2300      	movs	r3, #0
 8001f82:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BTN1_GPIO_Port, &GPIO_InitStruct);
 8001f88:	f107 030c 	add.w	r3, r7, #12
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	481e      	ldr	r0, [pc, #120]	@ (8002008 <MX_GPIO_Init+0x10c>)
 8001f90:	f001 fabe 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 8001f94:	2303      	movs	r3, #3
 8001f96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fa4:	f107 030c 	add.w	r3, r7, #12
 8001fa8:	4619      	mov	r1, r3
 8001faa:	4816      	ldr	r0, [pc, #88]	@ (8002004 <MX_GPIO_Init+0x108>)
 8001fac:	f001 fab0 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_BL_Pin|LCD_CS_Pin|LCD_DC_Pin
 8001fb0:	f44f 7371 	mov.w	r3, #964	@ 0x3c4
 8001fb4:	60fb      	str	r3, [r7, #12]
                          |TP_CS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fbe:	2302      	movs	r3, #2
 8001fc0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fc2:	f107 030c 	add.w	r3, r7, #12
 8001fc6:	4619      	mov	r1, r3
 8001fc8:	480e      	ldr	r0, [pc, #56]	@ (8002004 <MX_GPIO_Init+0x108>)
 8001fca:	f001 faa1 	bl	8003510 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8001fce:	2310      	movs	r3, #16
 8001fd0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fd2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fd8:	2301      	movs	r3, #1
 8001fda:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8001fdc:	f107 030c 	add.w	r3, r7, #12
 8001fe0:	4619      	mov	r1, r3
 8001fe2:	4808      	ldr	r0, [pc, #32]	@ (8002004 <MX_GPIO_Init+0x108>)
 8001fe4:	f001 fa94 	bl	8003510 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 15, 0);
 8001fe8:	2200      	movs	r2, #0
 8001fea:	210f      	movs	r1, #15
 8001fec:	200a      	movs	r0, #10
 8001fee:	f000 fd8f 	bl	8002b10 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8001ff2:	200a      	movs	r0, #10
 8001ff4:	f000 fda8 	bl	8002b48 <HAL_NVIC_EnableIRQ>

}
 8001ff8:	bf00      	nop
 8001ffa:	3720      	adds	r7, #32
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40023800 	.word	0x40023800
 8002004:	40020400 	.word	0x40020400
 8002008:	40020000 	.word	0x40020000

0800200c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002010:	f000 fc60 	bl	80028d4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002014:	f000 f828 	bl	8002068 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002018:	f7ff ff70 	bl	8001efc <MX_GPIO_Init>
  MX_DMA_Init();
 800201c:	f7ff fc2e 	bl	800187c <MX_DMA_Init>
  MX_SPI1_Init();
 8002020:	f000 f8a2 	bl	8002168 <MX_SPI1_Init>
  MX_USART2_UART_Init();
 8002024:	f000 fadc 	bl	80025e0 <MX_USART2_UART_Init>
  MX_DAC_Init();
 8002028:	f7ff fbb2 	bl	8001790 <MX_DAC_Init>
  /* USER CODE BEGIN 2 */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 800202c:	2201      	movs	r2, #1
 800202e:	2101      	movs	r1, #1
 8002030:	480b      	ldr	r0, [pc, #44]	@ (8002060 <main+0x54>)
 8002032:	f001 fc21 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8002036:	2201      	movs	r2, #1
 8002038:	2102      	movs	r1, #2
 800203a:	4809      	ldr	r0, [pc, #36]	@ (8002060 <main+0x54>)
 800203c:	f001 fc1c 	bl	8003878 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_SET);
 8002040:	2201      	movs	r2, #1
 8002042:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002046:	4807      	ldr	r0, [pc, #28]	@ (8002064 <main+0x58>)
 8002048:	f001 fc16 	bl	8003878 <HAL_GPIO_WritePin>
	ST7789_Init();
 800204c:	f7ff f84c 	bl	80010e8 <ST7789_Init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8002050:	f003 fda4 	bl	8005b9c <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8002054:	f7ff fc3a 	bl	80018cc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8002058:	f003 fdc4 	bl	8005be4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800205c:	bf00      	nop
 800205e:	e7fd      	b.n	800205c <main+0x50>
 8002060:	40020000 	.word	0x40020000
 8002064:	40020400 	.word	0x40020400

08002068 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b094      	sub	sp, #80	@ 0x50
 800206c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800206e:	f107 0320 	add.w	r3, r7, #32
 8002072:	2230      	movs	r2, #48	@ 0x30
 8002074:	2100      	movs	r1, #0
 8002076:	4618      	mov	r0, r3
 8002078:	f007 f8c2 	bl	8009200 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800207c:	f107 030c 	add.w	r3, r7, #12
 8002080:	2200      	movs	r2, #0
 8002082:	601a      	str	r2, [r3, #0]
 8002084:	605a      	str	r2, [r3, #4]
 8002086:	609a      	str	r2, [r3, #8]
 8002088:	60da      	str	r2, [r3, #12]
 800208a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800208c:	2300      	movs	r3, #0
 800208e:	60bb      	str	r3, [r7, #8]
 8002090:	4b27      	ldr	r3, [pc, #156]	@ (8002130 <SystemClock_Config+0xc8>)
 8002092:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002094:	4a26      	ldr	r2, [pc, #152]	@ (8002130 <SystemClock_Config+0xc8>)
 8002096:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800209a:	6413      	str	r3, [r2, #64]	@ 0x40
 800209c:	4b24      	ldr	r3, [pc, #144]	@ (8002130 <SystemClock_Config+0xc8>)
 800209e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020a4:	60bb      	str	r3, [r7, #8]
 80020a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80020a8:	2300      	movs	r3, #0
 80020aa:	607b      	str	r3, [r7, #4]
 80020ac:	4b21      	ldr	r3, [pc, #132]	@ (8002134 <SystemClock_Config+0xcc>)
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	4a20      	ldr	r2, [pc, #128]	@ (8002134 <SystemClock_Config+0xcc>)
 80020b2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80020b6:	6013      	str	r3, [r2, #0]
 80020b8:	4b1e      	ldr	r3, [pc, #120]	@ (8002134 <SystemClock_Config+0xcc>)
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020c0:	607b      	str	r3, [r7, #4]
 80020c2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80020c4:	2301      	movs	r3, #1
 80020c6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80020c8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020cc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80020ce:	2302      	movs	r3, #2
 80020d0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80020d2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80020d6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80020d8:	2304      	movs	r3, #4
 80020da:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 80020dc:	2354      	movs	r3, #84	@ 0x54
 80020de:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80020e0:	2302      	movs	r3, #2
 80020e2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80020e4:	2304      	movs	r3, #4
 80020e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020e8:	f107 0320 	add.w	r3, r7, #32
 80020ec:	4618      	mov	r0, r3
 80020ee:	f001 fbf5 	bl	80038dc <HAL_RCC_OscConfig>
 80020f2:	4603      	mov	r3, r0
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d001      	beq.n	80020fc <SystemClock_Config+0x94>
  {
    Error_Handler();
 80020f8:	f000 f830 	bl	800215c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020fc:	230f      	movs	r3, #15
 80020fe:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002100:	2302      	movs	r3, #2
 8002102:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002104:	2300      	movs	r3, #0
 8002106:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002108:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800210c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800210e:	2300      	movs	r3, #0
 8002110:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002112:	f107 030c 	add.w	r3, r7, #12
 8002116:	2102      	movs	r1, #2
 8002118:	4618      	mov	r0, r3
 800211a:	f001 fe57 	bl	8003dcc <HAL_RCC_ClockConfig>
 800211e:	4603      	mov	r3, r0
 8002120:	2b00      	cmp	r3, #0
 8002122:	d001      	beq.n	8002128 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8002124:	f000 f81a 	bl	800215c <Error_Handler>
  }
}
 8002128:	bf00      	nop
 800212a:	3750      	adds	r7, #80	@ 0x50
 800212c:	46bd      	mov	sp, r7
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40023800 	.word	0x40023800
 8002134:	40007000 	.word	0x40007000

08002138 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	4a04      	ldr	r2, [pc, #16]	@ (8002158 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002146:	4293      	cmp	r3, r2
 8002148:	d101      	bne.n	800214e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800214a:	f000 fbe5 	bl	8002918 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800214e:	bf00      	nop
 8002150:	3708      	adds	r7, #8
 8002152:	46bd      	mov	sp, r7
 8002154:	bd80      	pop	{r7, pc}
 8002156:	bf00      	nop
 8002158:	40001000 	.word	0x40001000

0800215c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800215c:	b480      	push	{r7}
 800215e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002160:	b672      	cpsid	i
}
 8002162:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002164:	bf00      	nop
 8002166:	e7fd      	b.n	8002164 <Error_Handler+0x8>

08002168 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_rx;
DMA_HandleTypeDef hdma_spi1_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 800216c:	4b17      	ldr	r3, [pc, #92]	@ (80021cc <MX_SPI1_Init+0x64>)
 800216e:	4a18      	ldr	r2, [pc, #96]	@ (80021d0 <MX_SPI1_Init+0x68>)
 8002170:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002172:	4b16      	ldr	r3, [pc, #88]	@ (80021cc <MX_SPI1_Init+0x64>)
 8002174:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002178:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800217a:	4b14      	ldr	r3, [pc, #80]	@ (80021cc <MX_SPI1_Init+0x64>)
 800217c:	2200      	movs	r2, #0
 800217e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002180:	4b12      	ldr	r3, [pc, #72]	@ (80021cc <MX_SPI1_Init+0x64>)
 8002182:	2200      	movs	r2, #0
 8002184:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002186:	4b11      	ldr	r3, [pc, #68]	@ (80021cc <MX_SPI1_Init+0x64>)
 8002188:	2200      	movs	r2, #0
 800218a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800218c:	4b0f      	ldr	r3, [pc, #60]	@ (80021cc <MX_SPI1_Init+0x64>)
 800218e:	2200      	movs	r2, #0
 8002190:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002192:	4b0e      	ldr	r3, [pc, #56]	@ (80021cc <MX_SPI1_Init+0x64>)
 8002194:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002198:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800219a:	4b0c      	ldr	r3, [pc, #48]	@ (80021cc <MX_SPI1_Init+0x64>)
 800219c:	2228      	movs	r2, #40	@ 0x28
 800219e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80021a0:	4b0a      	ldr	r3, [pc, #40]	@ (80021cc <MX_SPI1_Init+0x64>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80021a6:	4b09      	ldr	r3, [pc, #36]	@ (80021cc <MX_SPI1_Init+0x64>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80021ac:	4b07      	ldr	r3, [pc, #28]	@ (80021cc <MX_SPI1_Init+0x64>)
 80021ae:	2200      	movs	r2, #0
 80021b0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80021b2:	4b06      	ldr	r3, [pc, #24]	@ (80021cc <MX_SPI1_Init+0x64>)
 80021b4:	220a      	movs	r2, #10
 80021b6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80021b8:	4804      	ldr	r0, [pc, #16]	@ (80021cc <MX_SPI1_Init+0x64>)
 80021ba:	f002 f859 	bl	8004270 <HAL_SPI_Init>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80021c4:	f7ff ffca 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80021c8:	bf00      	nop
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	20000a24 	.word	0x20000a24
 80021d0:	40013000 	.word	0x40013000

080021d4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b08a      	sub	sp, #40	@ 0x28
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021dc:	f107 0314 	add.w	r3, r7, #20
 80021e0:	2200      	movs	r2, #0
 80021e2:	601a      	str	r2, [r3, #0]
 80021e4:	605a      	str	r2, [r3, #4]
 80021e6:	609a      	str	r2, [r3, #8]
 80021e8:	60da      	str	r2, [r3, #12]
 80021ea:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a56      	ldr	r2, [pc, #344]	@ (800234c <HAL_SPI_MspInit+0x178>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	f040 80a6 	bne.w	8002344 <HAL_SPI_MspInit+0x170>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021f8:	2300      	movs	r3, #0
 80021fa:	613b      	str	r3, [r7, #16]
 80021fc:	4b54      	ldr	r3, [pc, #336]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 80021fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002200:	4a53      	ldr	r2, [pc, #332]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 8002202:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002206:	6453      	str	r3, [r2, #68]	@ 0x44
 8002208:	4b51      	ldr	r3, [pc, #324]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 800220a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800220c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002210:	613b      	str	r3, [r7, #16]
 8002212:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002214:	2300      	movs	r3, #0
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	4b4d      	ldr	r3, [pc, #308]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 800221a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221c:	4a4c      	ldr	r2, [pc, #304]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 800221e:	f043 0301 	orr.w	r3, r3, #1
 8002222:	6313      	str	r3, [r2, #48]	@ 0x30
 8002224:	4b4a      	ldr	r3, [pc, #296]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 8002226:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002228:	f003 0301 	and.w	r3, r3, #1
 800222c:	60fb      	str	r3, [r7, #12]
 800222e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002230:	2300      	movs	r3, #0
 8002232:	60bb      	str	r3, [r7, #8]
 8002234:	4b46      	ldr	r3, [pc, #280]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 8002236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002238:	4a45      	ldr	r2, [pc, #276]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 800223a:	f043 0302 	orr.w	r3, r3, #2
 800223e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002240:	4b43      	ldr	r3, [pc, #268]	@ (8002350 <HAL_SPI_MspInit+0x17c>)
 8002242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002244:	f003 0302 	and.w	r3, r3, #2
 8002248:	60bb      	str	r3, [r7, #8]
 800224a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = MISO_Pin|MOSI_Pin;
 800224c:	23c0      	movs	r3, #192	@ 0xc0
 800224e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002250:	2302      	movs	r3, #2
 8002252:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002254:	2301      	movs	r3, #1
 8002256:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002258:	2303      	movs	r3, #3
 800225a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800225c:	2305      	movs	r3, #5
 800225e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002260:	f107 0314 	add.w	r3, r7, #20
 8002264:	4619      	mov	r1, r3
 8002266:	483b      	ldr	r0, [pc, #236]	@ (8002354 <HAL_SPI_MspInit+0x180>)
 8002268:	f001 f952 	bl	8003510 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SCLK_Pin;
 800226c:	2308      	movs	r3, #8
 800226e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002270:	2302      	movs	r3, #2
 8002272:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002274:	2301      	movs	r3, #1
 8002276:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002278:	2303      	movs	r3, #3
 800227a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800227c:	2305      	movs	r3, #5
 800227e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(SCLK_GPIO_Port, &GPIO_InitStruct);
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	4619      	mov	r1, r3
 8002286:	4834      	ldr	r0, [pc, #208]	@ (8002358 <HAL_SPI_MspInit+0x184>)
 8002288:	f001 f942 	bl	8003510 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 800228c:	4b33      	ldr	r3, [pc, #204]	@ (800235c <HAL_SPI_MspInit+0x188>)
 800228e:	4a34      	ldr	r2, [pc, #208]	@ (8002360 <HAL_SPI_MspInit+0x18c>)
 8002290:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8002292:	4b32      	ldr	r3, [pc, #200]	@ (800235c <HAL_SPI_MspInit+0x188>)
 8002294:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8002298:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800229a:	4b30      	ldr	r3, [pc, #192]	@ (800235c <HAL_SPI_MspInit+0x188>)
 800229c:	2200      	movs	r2, #0
 800229e:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022a0:	4b2e      	ldr	r3, [pc, #184]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022a2:	2200      	movs	r2, #0
 80022a4:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80022a6:	4b2d      	ldr	r3, [pc, #180]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022a8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80022ac:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022ae:	4b2b      	ldr	r3, [pc, #172]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022b4:	4b29      	ldr	r3, [pc, #164]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 80022ba:	4b28      	ldr	r3, [pc, #160]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022bc:	2200      	movs	r2, #0
 80022be:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80022c0:	4b26      	ldr	r3, [pc, #152]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022c2:	2200      	movs	r2, #0
 80022c4:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80022c6:	4b25      	ldr	r3, [pc, #148]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022c8:	2200      	movs	r2, #0
 80022ca:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 80022cc:	4823      	ldr	r0, [pc, #140]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022ce:	f000 fdaf 	bl	8002e30 <HAL_DMA_Init>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d001      	beq.n	80022dc <HAL_SPI_MspInit+0x108>
    {
      Error_Handler();
 80022d8:	f7ff ff40 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a1f      	ldr	r2, [pc, #124]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022e0:	64da      	str	r2, [r3, #76]	@ 0x4c
 80022e2:	4a1e      	ldr	r2, [pc, #120]	@ (800235c <HAL_SPI_MspInit+0x188>)
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 80022e8:	4b1e      	ldr	r3, [pc, #120]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 80022ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002368 <HAL_SPI_MspInit+0x194>)
 80022ec:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 80022ee:	4b1d      	ldr	r3, [pc, #116]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 80022f0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 80022f4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022f6:	4b1b      	ldr	r3, [pc, #108]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 80022f8:	2240      	movs	r2, #64	@ 0x40
 80022fa:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022fc:	4b19      	ldr	r3, [pc, #100]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 80022fe:	2200      	movs	r2, #0
 8002300:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002302:	4b18      	ldr	r3, [pc, #96]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 8002304:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002308:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800230a:	4b16      	ldr	r3, [pc, #88]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 800230c:	2200      	movs	r2, #0
 800230e:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002310:	4b14      	ldr	r3, [pc, #80]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 8002312:	2200      	movs	r2, #0
 8002314:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8002316:	4b13      	ldr	r3, [pc, #76]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 8002318:	2200      	movs	r2, #0
 800231a:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800231c:	4b11      	ldr	r3, [pc, #68]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 800231e:	2200      	movs	r2, #0
 8002320:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002322:	4b10      	ldr	r3, [pc, #64]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 8002324:	2200      	movs	r2, #0
 8002326:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8002328:	480e      	ldr	r0, [pc, #56]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 800232a:	f000 fd81 	bl	8002e30 <HAL_DMA_Init>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_SPI_MspInit+0x164>
    {
      Error_Handler();
 8002334:	f7ff ff12 	bl	800215c <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	4a0a      	ldr	r2, [pc, #40]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 800233c:	649a      	str	r2, [r3, #72]	@ 0x48
 800233e:	4a09      	ldr	r2, [pc, #36]	@ (8002364 <HAL_SPI_MspInit+0x190>)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002344:	bf00      	nop
 8002346:	3728      	adds	r7, #40	@ 0x28
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	40013000 	.word	0x40013000
 8002350:	40023800 	.word	0x40023800
 8002354:	40020000 	.word	0x40020000
 8002358:	40020400 	.word	0x40020400
 800235c:	20000a7c 	.word	0x20000a7c
 8002360:	40026410 	.word	0x40026410
 8002364:	20000adc 	.word	0x20000adc
 8002368:	40026458 	.word	0x40026458

0800236c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	607b      	str	r3, [r7, #4]
 8002376:	4b12      	ldr	r3, [pc, #72]	@ (80023c0 <HAL_MspInit+0x54>)
 8002378:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800237a:	4a11      	ldr	r2, [pc, #68]	@ (80023c0 <HAL_MspInit+0x54>)
 800237c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002380:	6453      	str	r3, [r2, #68]	@ 0x44
 8002382:	4b0f      	ldr	r3, [pc, #60]	@ (80023c0 <HAL_MspInit+0x54>)
 8002384:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002386:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800238a:	607b      	str	r3, [r7, #4]
 800238c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800238e:	2300      	movs	r3, #0
 8002390:	603b      	str	r3, [r7, #0]
 8002392:	4b0b      	ldr	r3, [pc, #44]	@ (80023c0 <HAL_MspInit+0x54>)
 8002394:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002396:	4a0a      	ldr	r2, [pc, #40]	@ (80023c0 <HAL_MspInit+0x54>)
 8002398:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800239c:	6413      	str	r3, [r2, #64]	@ 0x40
 800239e:	4b08      	ldr	r3, [pc, #32]	@ (80023c0 <HAL_MspInit+0x54>)
 80023a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80023a6:	603b      	str	r3, [r7, #0]
 80023a8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80023aa:	2200      	movs	r2, #0
 80023ac:	210f      	movs	r1, #15
 80023ae:	f06f 0001 	mvn.w	r0, #1
 80023b2:	f000 fbad 	bl	8002b10 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023b6:	bf00      	nop
 80023b8:	3708      	adds	r7, #8
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}
 80023be:	bf00      	nop
 80023c0:	40023800 	.word	0x40023800

080023c4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b08e      	sub	sp, #56	@ 0x38
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 80023cc:	2300      	movs	r3, #0
 80023ce:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 80023d0:	2300      	movs	r3, #0
 80023d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80023d4:	2300      	movs	r3, #0
 80023d6:	60fb      	str	r3, [r7, #12]
 80023d8:	4b33      	ldr	r3, [pc, #204]	@ (80024a8 <HAL_InitTick+0xe4>)
 80023da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023dc:	4a32      	ldr	r2, [pc, #200]	@ (80024a8 <HAL_InitTick+0xe4>)
 80023de:	f043 0310 	orr.w	r3, r3, #16
 80023e2:	6413      	str	r3, [r2, #64]	@ 0x40
 80023e4:	4b30      	ldr	r3, [pc, #192]	@ (80024a8 <HAL_InitTick+0xe4>)
 80023e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023e8:	f003 0310 	and.w	r3, r3, #16
 80023ec:	60fb      	str	r3, [r7, #12]
 80023ee:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80023f0:	f107 0210 	add.w	r2, r7, #16
 80023f4:	f107 0314 	add.w	r3, r7, #20
 80023f8:	4611      	mov	r1, r2
 80023fa:	4618      	mov	r0, r3
 80023fc:	f001 ff06 	bl	800420c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002400:	6a3b      	ldr	r3, [r7, #32]
 8002402:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002404:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002406:	2b00      	cmp	r3, #0
 8002408:	d103      	bne.n	8002412 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 800240a:	f001 fed7 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 800240e:	6378      	str	r0, [r7, #52]	@ 0x34
 8002410:	e004      	b.n	800241c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002412:	f001 fed3 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 8002416:	4603      	mov	r3, r0
 8002418:	005b      	lsls	r3, r3, #1
 800241a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800241c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800241e:	4a23      	ldr	r2, [pc, #140]	@ (80024ac <HAL_InitTick+0xe8>)
 8002420:	fba2 2303 	umull	r2, r3, r2, r3
 8002424:	0c9b      	lsrs	r3, r3, #18
 8002426:	3b01      	subs	r3, #1
 8002428:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800242a:	4b21      	ldr	r3, [pc, #132]	@ (80024b0 <HAL_InitTick+0xec>)
 800242c:	4a21      	ldr	r2, [pc, #132]	@ (80024b4 <HAL_InitTick+0xf0>)
 800242e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002430:	4b1f      	ldr	r3, [pc, #124]	@ (80024b0 <HAL_InitTick+0xec>)
 8002432:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002436:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002438:	4a1d      	ldr	r2, [pc, #116]	@ (80024b0 <HAL_InitTick+0xec>)
 800243a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800243c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 800243e:	4b1c      	ldr	r3, [pc, #112]	@ (80024b0 <HAL_InitTick+0xec>)
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002444:	4b1a      	ldr	r3, [pc, #104]	@ (80024b0 <HAL_InitTick+0xec>)
 8002446:	2200      	movs	r2, #0
 8002448:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800244a:	4b19      	ldr	r3, [pc, #100]	@ (80024b0 <HAL_InitTick+0xec>)
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002450:	4817      	ldr	r0, [pc, #92]	@ (80024b0 <HAL_InitTick+0xec>)
 8002452:	f002 fcb1 	bl	8004db8 <HAL_TIM_Base_Init>
 8002456:	4603      	mov	r3, r0
 8002458:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800245c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002460:	2b00      	cmp	r3, #0
 8002462:	d11b      	bne.n	800249c <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002464:	4812      	ldr	r0, [pc, #72]	@ (80024b0 <HAL_InitTick+0xec>)
 8002466:	f002 fd01 	bl	8004e6c <HAL_TIM_Base_Start_IT>
 800246a:	4603      	mov	r3, r0
 800246c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8002470:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002474:	2b00      	cmp	r3, #0
 8002476:	d111      	bne.n	800249c <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002478:	2036      	movs	r0, #54	@ 0x36
 800247a:	f000 fb65 	bl	8002b48 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	2b0f      	cmp	r3, #15
 8002482:	d808      	bhi.n	8002496 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002484:	2200      	movs	r2, #0
 8002486:	6879      	ldr	r1, [r7, #4]
 8002488:	2036      	movs	r0, #54	@ 0x36
 800248a:	f000 fb41 	bl	8002b10 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800248e:	4a0a      	ldr	r2, [pc, #40]	@ (80024b8 <HAL_InitTick+0xf4>)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6013      	str	r3, [r2, #0]
 8002494:	e002      	b.n	800249c <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 800249c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80024a0:	4618      	mov	r0, r3
 80024a2:	3738      	adds	r7, #56	@ 0x38
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40023800 	.word	0x40023800
 80024ac:	431bde83 	.word	0x431bde83
 80024b0:	20000b3c 	.word	0x20000b3c
 80024b4:	40001000 	.word	0x40001000
 80024b8:	20000018 	.word	0x20000018

080024bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80024c0:	bf00      	nop
 80024c2:	e7fd      	b.n	80024c0 <NMI_Handler+0x4>

080024c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80024c8:	bf00      	nop
 80024ca:	e7fd      	b.n	80024c8 <HardFault_Handler+0x4>

080024cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80024cc:	b480      	push	{r7}
 80024ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80024d0:	bf00      	nop
 80024d2:	e7fd      	b.n	80024d0 <MemManage_Handler+0x4>

080024d4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80024d4:	b480      	push	{r7}
 80024d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80024d8:	bf00      	nop
 80024da:	e7fd      	b.n	80024d8 <BusFault_Handler+0x4>

080024dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80024dc:	b480      	push	{r7}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80024e0:	bf00      	nop
 80024e2:	e7fd      	b.n	80024e0 <UsageFault_Handler+0x4>

080024e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80024e8:	bf00      	nop
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr

080024f2 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 80024f2:	b580      	push	{r7, lr}
 80024f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(TP_IRQ_Pin);
 80024f6:	2010      	movs	r0, #16
 80024f8:	f001 f9d8 	bl	80038ac <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}

08002500 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  if (hdac.State != HAL_DAC_STATE_RESET) {
 8002504:	4b06      	ldr	r3, [pc, #24]	@ (8002520 <TIM6_DAC_IRQHandler+0x20>)
 8002506:	791b      	ldrb	r3, [r3, #4]
 8002508:	b2db      	uxtb	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d002      	beq.n	8002514 <TIM6_DAC_IRQHandler+0x14>
    HAL_DAC_IRQHandler(&hdac);
 800250e:	4804      	ldr	r0, [pc, #16]	@ (8002520 <TIM6_DAC_IRQHandler+0x20>)
 8002510:	f000 fba1 	bl	8002c56 <HAL_DAC_IRQHandler>
  }
  HAL_TIM_IRQHandler(&htim6);
 8002514:	4803      	ldr	r0, [pc, #12]	@ (8002524 <TIM6_DAC_IRQHandler+0x24>)
 8002516:	f002 fd19 	bl	8004f4c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800251a:	bf00      	nop
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	200009f0 	.word	0x200009f0
 8002524:	20000b3c 	.word	0x20000b3c

08002528 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 800252c:	4802      	ldr	r0, [pc, #8]	@ (8002538 <DMA2_Stream0_IRQHandler+0x10>)
 800252e:	f000 fd85 	bl	800303c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002532:	bf00      	nop
 8002534:	bd80      	pop	{r7, pc}
 8002536:	bf00      	nop
 8002538:	20000a7c 	.word	0x20000a7c

0800253c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8002540:	4802      	ldr	r0, [pc, #8]	@ (800254c <DMA2_Stream3_IRQHandler+0x10>)
 8002542:	f000 fd7b 	bl	800303c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8002546:	bf00      	nop
 8002548:	bd80      	pop	{r7, pc}
 800254a:	bf00      	nop
 800254c:	20000adc 	.word	0x20000adc

08002550 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b086      	sub	sp, #24
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002558:	4a14      	ldr	r2, [pc, #80]	@ (80025ac <_sbrk+0x5c>)
 800255a:	4b15      	ldr	r3, [pc, #84]	@ (80025b0 <_sbrk+0x60>)
 800255c:	1ad3      	subs	r3, r2, r3
 800255e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002560:	697b      	ldr	r3, [r7, #20]
 8002562:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002564:	4b13      	ldr	r3, [pc, #76]	@ (80025b4 <_sbrk+0x64>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2b00      	cmp	r3, #0
 800256a:	d102      	bne.n	8002572 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800256c:	4b11      	ldr	r3, [pc, #68]	@ (80025b4 <_sbrk+0x64>)
 800256e:	4a12      	ldr	r2, [pc, #72]	@ (80025b8 <_sbrk+0x68>)
 8002570:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002572:	4b10      	ldr	r3, [pc, #64]	@ (80025b4 <_sbrk+0x64>)
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	4413      	add	r3, r2
 800257a:	693a      	ldr	r2, [r7, #16]
 800257c:	429a      	cmp	r2, r3
 800257e:	d207      	bcs.n	8002590 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002580:	f006 fe9c 	bl	80092bc <__errno>
 8002584:	4603      	mov	r3, r0
 8002586:	220c      	movs	r2, #12
 8002588:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800258a:	f04f 33ff 	mov.w	r3, #4294967295
 800258e:	e009      	b.n	80025a4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002590:	4b08      	ldr	r3, [pc, #32]	@ (80025b4 <_sbrk+0x64>)
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002596:	4b07      	ldr	r3, [pc, #28]	@ (80025b4 <_sbrk+0x64>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	4413      	add	r3, r2
 800259e:	4a05      	ldr	r2, [pc, #20]	@ (80025b4 <_sbrk+0x64>)
 80025a0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80025a2:	68fb      	ldr	r3, [r7, #12]
}
 80025a4:	4618      	mov	r0, r3
 80025a6:	3718      	adds	r7, #24
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	20020000 	.word	0x20020000
 80025b0:	00004000 	.word	0x00004000
 80025b4:	20000b84 	.word	0x20000b84
 80025b8:	20005708 	.word	0x20005708

080025bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80025c0:	4b06      	ldr	r3, [pc, #24]	@ (80025dc <SystemInit+0x20>)
 80025c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80025c6:	4a05      	ldr	r2, [pc, #20]	@ (80025dc <SystemInit+0x20>)
 80025c8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80025cc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025d0:	bf00      	nop
 80025d2:	46bd      	mov	sp, r7
 80025d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d8:	4770      	bx	lr
 80025da:	bf00      	nop
 80025dc:	e000ed00 	.word	0xe000ed00

080025e0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80025e4:	4b11      	ldr	r3, [pc, #68]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 80025e6:	4a12      	ldr	r2, [pc, #72]	@ (8002630 <MX_USART2_UART_Init+0x50>)
 80025e8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80025ea:	4b10      	ldr	r3, [pc, #64]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 80025ec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025f0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80025f2:	4b0e      	ldr	r3, [pc, #56]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 80025f4:	2200      	movs	r2, #0
 80025f6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80025f8:	4b0c      	ldr	r3, [pc, #48]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80025fe:	4b0b      	ldr	r3, [pc, #44]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 8002600:	2200      	movs	r2, #0
 8002602:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002604:	4b09      	ldr	r3, [pc, #36]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 8002606:	220c      	movs	r2, #12
 8002608:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800260a:	4b08      	ldr	r3, [pc, #32]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 800260c:	2200      	movs	r2, #0
 800260e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002610:	4b06      	ldr	r3, [pc, #24]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 8002612:	2200      	movs	r2, #0
 8002614:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002616:	4805      	ldr	r0, [pc, #20]	@ (800262c <MX_USART2_UART_Init+0x4c>)
 8002618:	f002 fe70 	bl	80052fc <HAL_UART_Init>
 800261c:	4603      	mov	r3, r0
 800261e:	2b00      	cmp	r3, #0
 8002620:	d001      	beq.n	8002626 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002622:	f7ff fd9b 	bl	800215c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002626:	bf00      	nop
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	20000b88 	.word	0x20000b88
 8002630:	40004400 	.word	0x40004400

08002634 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b08a      	sub	sp, #40	@ 0x28
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800263c:	f107 0314 	add.w	r3, r7, #20
 8002640:	2200      	movs	r2, #0
 8002642:	601a      	str	r2, [r3, #0]
 8002644:	605a      	str	r2, [r3, #4]
 8002646:	609a      	str	r2, [r3, #8]
 8002648:	60da      	str	r2, [r3, #12]
 800264a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a19      	ldr	r2, [pc, #100]	@ (80026b8 <HAL_UART_MspInit+0x84>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d12b      	bne.n	80026ae <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002656:	2300      	movs	r3, #0
 8002658:	613b      	str	r3, [r7, #16]
 800265a:	4b18      	ldr	r3, [pc, #96]	@ (80026bc <HAL_UART_MspInit+0x88>)
 800265c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800265e:	4a17      	ldr	r2, [pc, #92]	@ (80026bc <HAL_UART_MspInit+0x88>)
 8002660:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002664:	6413      	str	r3, [r2, #64]	@ 0x40
 8002666:	4b15      	ldr	r3, [pc, #84]	@ (80026bc <HAL_UART_MspInit+0x88>)
 8002668:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800266a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800266e:	613b      	str	r3, [r7, #16]
 8002670:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002672:	2300      	movs	r3, #0
 8002674:	60fb      	str	r3, [r7, #12]
 8002676:	4b11      	ldr	r3, [pc, #68]	@ (80026bc <HAL_UART_MspInit+0x88>)
 8002678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800267a:	4a10      	ldr	r2, [pc, #64]	@ (80026bc <HAL_UART_MspInit+0x88>)
 800267c:	f043 0301 	orr.w	r3, r3, #1
 8002680:	6313      	str	r3, [r2, #48]	@ 0x30
 8002682:	4b0e      	ldr	r3, [pc, #56]	@ (80026bc <HAL_UART_MspInit+0x88>)
 8002684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002686:	f003 0301 	and.w	r3, r3, #1
 800268a:	60fb      	str	r3, [r7, #12]
 800268c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800268e:	230c      	movs	r3, #12
 8002690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002692:	2302      	movs	r3, #2
 8002694:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002696:	2300      	movs	r3, #0
 8002698:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800269a:	2303      	movs	r3, #3
 800269c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800269e:	2307      	movs	r3, #7
 80026a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026a2:	f107 0314 	add.w	r3, r7, #20
 80026a6:	4619      	mov	r1, r3
 80026a8:	4805      	ldr	r0, [pc, #20]	@ (80026c0 <HAL_UART_MspInit+0x8c>)
 80026aa:	f000 ff31 	bl	8003510 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80026ae:	bf00      	nop
 80026b0:	3728      	adds	r7, #40	@ 0x28
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bd80      	pop	{r7, pc}
 80026b6:	bf00      	nop
 80026b8:	40004400 	.word	0x40004400
 80026bc:	40023800 	.word	0x40023800
 80026c0:	40020000 	.word	0x40020000

080026c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80026c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026fc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026c8:	f7ff ff78 	bl	80025bc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ce:	490d      	ldr	r1, [pc, #52]	@ (8002704 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002708 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d4:	e002      	b.n	80026dc <LoopCopyDataInit>

080026d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d6:	58d4      	ldr	r4, [r2, r3]

  str r4, [r0, r3]
 80026d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026da:	3304      	adds	r3, #4

080026dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e0:	d3f9      	bcc.n	80026d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002710 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e8:	e001      	b.n	80026ee <LoopFillZerobss>

080026ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026ec:	3204      	adds	r2, #4

080026ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f0:	d3fb      	bcc.n	80026ea <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f006 fde9 	bl	80092c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026f6:	f7ff fc89 	bl	800200c <main>
  bx  lr    
 80026fa:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80026fc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8002708:	0800d110 	.word	0x0800d110
  ldr r2, =_sbss
 800270c:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8002710:	20005704 	.word	0x20005704

08002714 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <ADC_IRQHandler>
	...

08002718 <XPT2046_TouchSelect>:
}

#endif /* SOFTWARE_SPI */

static void XPT2046_TouchSelect()
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(XPT2046_CS_GPIO_Port, XPT2046_CS_Pin, GPIO_PIN_RESET);
 800271c:	2200      	movs	r2, #0
 800271e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002722:	4802      	ldr	r0, [pc, #8]	@ (800272c <XPT2046_TouchSelect+0x14>)
 8002724:	f001 f8a8 	bl	8003878 <HAL_GPIO_WritePin>
}
 8002728:	bf00      	nop
 800272a:	bd80      	pop	{r7, pc}
 800272c:	40020400 	.word	0x40020400

08002730 <XPT2046_TouchUnselect>:

static void XPT2046_TouchUnselect()
{
 8002730:	b580      	push	{r7, lr}
 8002732:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(XPT2046_CS_GPIO_Port, XPT2046_CS_Pin, GPIO_PIN_SET);
 8002734:	2201      	movs	r2, #1
 8002736:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800273a:	4802      	ldr	r0, [pc, #8]	@ (8002744 <XPT2046_TouchUnselect+0x14>)
 800273c:	f001 f89c 	bl	8003878 <HAL_GPIO_WritePin>
}
 8002740:	bf00      	nop
 8002742:	bd80      	pop	{r7, pc}
 8002744:	40020400 	.word	0x40020400

08002748 <XPT2046_TouchPressed>:

bool XPT2046_TouchPressed(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	af00      	add	r7, sp, #0
    return HAL_GPIO_ReadPin(XPT2046_IRQ_GPIO_Port, XPT2046_IRQ_Pin) == GPIO_PIN_RESET;
 800274c:	2110      	movs	r1, #16
 800274e:	4805      	ldr	r0, [pc, #20]	@ (8002764 <XPT2046_TouchPressed+0x1c>)
 8002750:	f001 f87a 	bl	8003848 <HAL_GPIO_ReadPin>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	bf0c      	ite	eq
 800275a:	2301      	moveq	r3, #1
 800275c:	2300      	movne	r3, #0
 800275e:	b2db      	uxtb	r3, r3
}
 8002760:	4618      	mov	r0, r3
 8002762:	bd80      	pop	{r7, pc}
 8002764:	40020400 	.word	0x40020400

08002768 <XPT2046_TouchGetCoordinates>:

bool XPT2046_TouchGetCoordinates(uint16_t* x, uint16_t* y)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b08c      	sub	sp, #48	@ 0x30
 800276c:	af02      	add	r7, sp, #8
 800276e:	6078      	str	r0, [r7, #4]
 8002770:	6039      	str	r1, [r7, #0]
    static const uint8_t cmd_read_y[] = { READ_Y };
    static const uint8_t zeroes_tx[] = { 0x00, 0x00 };

#endif /* SOFTWARE_SPI */

    XPT2046_TouchSelect();
 8002772:	f7ff ffd1 	bl	8002718 <XPT2046_TouchSelect>

    uint32_t avg_x = 0;
 8002776:	2300      	movs	r3, #0
 8002778:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t avg_y = 0;
 800277a:	2300      	movs	r3, #0
 800277c:	623b      	str	r3, [r7, #32]
    uint8_t nsamples = 0;
 800277e:	2300      	movs	r3, #0
 8002780:	77fb      	strb	r3, [r7, #31]

    for(uint8_t i = 0; i < 16; i++)
 8002782:	2300      	movs	r3, #0
 8002784:	77bb      	strb	r3, [r7, #30]
 8002786:	e03f      	b.n	8002808 <XPT2046_TouchGetCoordinates+0xa0>
    {
        if(!XPT2046_TouchPressed())
 8002788:	f7ff ffde 	bl	8002748 <XPT2046_TouchPressed>
 800278c:	4603      	mov	r3, r0
 800278e:	f083 0301 	eor.w	r3, r3, #1
 8002792:	b2db      	uxtb	r3, r3
 8002794:	2b00      	cmp	r3, #0
 8002796:	d13b      	bne.n	8002810 <XPT2046_TouchGetCoordinates+0xa8>
            break;

        nsamples++;
 8002798:	7ffb      	ldrb	r3, [r7, #31]
 800279a:	3301      	adds	r3, #1
 800279c:	77fb      	strb	r3, [r7, #31]
	   x_raw[0] = spi_read_byte();
	   x_raw[1] = spi_read_byte();

#else

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_y, sizeof(cmd_read_y), HAL_MAX_DELAY);
 800279e:	f04f 33ff 	mov.w	r3, #4294967295
 80027a2:	2201      	movs	r2, #1
 80027a4:	4945      	ldr	r1, [pc, #276]	@ (80028bc <XPT2046_TouchGetCoordinates+0x154>)
 80027a6:	4846      	ldr	r0, [pc, #280]	@ (80028c0 <XPT2046_TouchGetCoordinates+0x158>)
 80027a8:	f001 fdeb 	bl	8004382 <HAL_SPI_Transmit>
        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, y_raw, sizeof(y_raw), HAL_MAX_DELAY);
 80027ac:	f107 0210 	add.w	r2, r7, #16
 80027b0:	f04f 33ff 	mov.w	r3, #4294967295
 80027b4:	9300      	str	r3, [sp, #0]
 80027b6:	2302      	movs	r3, #2
 80027b8:	4942      	ldr	r1, [pc, #264]	@ (80028c4 <XPT2046_TouchGetCoordinates+0x15c>)
 80027ba:	4841      	ldr	r0, [pc, #260]	@ (80028c0 <XPT2046_TouchGetCoordinates+0x158>)
 80027bc:	f001 ff25 	bl	800460a <HAL_SPI_TransmitReceive>

        HAL_SPI_Transmit(&XPT2046_SPI_PORT, (uint8_t*)cmd_read_x, sizeof(cmd_read_x), HAL_MAX_DELAY);
 80027c0:	f04f 33ff 	mov.w	r3, #4294967295
 80027c4:	2201      	movs	r2, #1
 80027c6:	4940      	ldr	r1, [pc, #256]	@ (80028c8 <XPT2046_TouchGetCoordinates+0x160>)
 80027c8:	483d      	ldr	r0, [pc, #244]	@ (80028c0 <XPT2046_TouchGetCoordinates+0x158>)
 80027ca:	f001 fdda 	bl	8004382 <HAL_SPI_Transmit>
        HAL_SPI_TransmitReceive(&XPT2046_SPI_PORT, (uint8_t*)zeroes_tx, x_raw, sizeof(x_raw), HAL_MAX_DELAY);
 80027ce:	f107 020c 	add.w	r2, r7, #12
 80027d2:	f04f 33ff 	mov.w	r3, #4294967295
 80027d6:	9300      	str	r3, [sp, #0]
 80027d8:	2302      	movs	r3, #2
 80027da:	493a      	ldr	r1, [pc, #232]	@ (80028c4 <XPT2046_TouchGetCoordinates+0x15c>)
 80027dc:	4838      	ldr	r0, [pc, #224]	@ (80028c0 <XPT2046_TouchGetCoordinates+0x158>)
 80027de:	f001 ff14 	bl	800460a <HAL_SPI_TransmitReceive>

#endif /* SOFTWARE_SPI */

        avg_x += (((uint16_t)x_raw[0]) << 8) | ((uint16_t)x_raw[1]);
 80027e2:	7b3b      	ldrb	r3, [r7, #12]
 80027e4:	021b      	lsls	r3, r3, #8
 80027e6:	7b7a      	ldrb	r2, [r7, #13]
 80027e8:	4313      	orrs	r3, r2
 80027ea:	461a      	mov	r2, r3
 80027ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ee:	4413      	add	r3, r2
 80027f0:	627b      	str	r3, [r7, #36]	@ 0x24
        avg_y += (((uint16_t)y_raw[0]) << 8) | ((uint16_t)y_raw[1]);
 80027f2:	7c3b      	ldrb	r3, [r7, #16]
 80027f4:	021b      	lsls	r3, r3, #8
 80027f6:	7c7a      	ldrb	r2, [r7, #17]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	461a      	mov	r2, r3
 80027fc:	6a3b      	ldr	r3, [r7, #32]
 80027fe:	4413      	add	r3, r2
 8002800:	623b      	str	r3, [r7, #32]
    for(uint8_t i = 0; i < 16; i++)
 8002802:	7fbb      	ldrb	r3, [r7, #30]
 8002804:	3301      	adds	r3, #1
 8002806:	77bb      	strb	r3, [r7, #30]
 8002808:	7fbb      	ldrb	r3, [r7, #30]
 800280a:	2b0f      	cmp	r3, #15
 800280c:	d9bc      	bls.n	8002788 <XPT2046_TouchGetCoordinates+0x20>
 800280e:	e000      	b.n	8002812 <XPT2046_TouchGetCoordinates+0xaa>
            break;
 8002810:	bf00      	nop
    }

    XPT2046_TouchUnselect();
 8002812:	f7ff ff8d 	bl	8002730 <XPT2046_TouchUnselect>

    if(nsamples < 16)
 8002816:	7ffb      	ldrb	r3, [r7, #31]
 8002818:	2b0f      	cmp	r3, #15
 800281a:	d801      	bhi.n	8002820 <XPT2046_TouchGetCoordinates+0xb8>
        return false;
 800281c:	2300      	movs	r3, #0
 800281e:	e049      	b.n	80028b4 <XPT2046_TouchGetCoordinates+0x14c>

    uint32_t raw_x = (avg_x / 16);
 8002820:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002822:	091b      	lsrs	r3, r3, #4
 8002824:	61bb      	str	r3, [r7, #24]
    if(raw_x < XPT2046_MIN_RAW_X) raw_x = XPT2046_MIN_RAW_X;
 8002826:	69bb      	ldr	r3, [r7, #24]
 8002828:	f640 5247 	movw	r2, #3399	@ 0xd47
 800282c:	4293      	cmp	r3, r2
 800282e:	d802      	bhi.n	8002836 <XPT2046_TouchGetCoordinates+0xce>
 8002830:	f640 5348 	movw	r3, #3400	@ 0xd48
 8002834:	61bb      	str	r3, [r7, #24]
    if(raw_x > XPT2046_MAX_RAW_X) raw_x = XPT2046_MAX_RAW_X;
 8002836:	69bb      	ldr	r3, [r7, #24]
 8002838:	f247 1248 	movw	r2, #29000	@ 0x7148
 800283c:	4293      	cmp	r3, r2
 800283e:	d902      	bls.n	8002846 <XPT2046_TouchGetCoordinates+0xde>
 8002840:	f247 1348 	movw	r3, #29000	@ 0x7148
 8002844:	61bb      	str	r3, [r7, #24]

    uint32_t raw_y = (avg_y / 16);
 8002846:	6a3b      	ldr	r3, [r7, #32]
 8002848:	091b      	lsrs	r3, r3, #4
 800284a:	617b      	str	r3, [r7, #20]
    if(raw_y < XPT2046_MIN_RAW_Y) raw_y = XPT2046_MIN_RAW_Y;
 800284c:	697b      	ldr	r3, [r7, #20]
 800284e:	f640 42e3 	movw	r2, #3299	@ 0xce3
 8002852:	4293      	cmp	r3, r2
 8002854:	d802      	bhi.n	800285c <XPT2046_TouchGetCoordinates+0xf4>
 8002856:	f640 43e4 	movw	r3, #3300	@ 0xce4
 800285a:	617b      	str	r3, [r7, #20]
    if(raw_y > XPT2046_MAX_RAW_Y) raw_y = XPT2046_MAX_RAW_Y;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	f247 5230 	movw	r2, #30000	@ 0x7530
 8002862:	4293      	cmp	r3, r2
 8002864:	d902      	bls.n	800286c <XPT2046_TouchGetCoordinates+0x104>
 8002866:	f247 5330 	movw	r3, #30000	@ 0x7530
 800286a:	617b      	str	r3, [r7, #20]
	*y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
#elif (ORIENTATION == 1)
	*x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
	*y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
#elif (ORIENTATION == 2)
    *x = (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4613      	mov	r3, r2
 8002870:	011b      	lsls	r3, r3, #4
 8002872:	1a9b      	subs	r3, r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	f5a3 2347 	sub.w	r3, r3, #815104	@ 0xc7000
 800287a:	f5a3 7360 	sub.w	r3, r3, #896	@ 0x380
 800287e:	4a13      	ldr	r2, [pc, #76]	@ (80028cc <XPT2046_TouchGetCoordinates+0x164>)
 8002880:	fba2 2303 	umull	r2, r3, r2, r3
 8002884:	0b5b      	lsrs	r3, r3, #13
 8002886:	b29a      	uxth	r2, r3
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	801a      	strh	r2, [r3, #0]
    *y = XPT2046_SCALE_Y - (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
 800288c:	697a      	ldr	r2, [r7, #20]
 800288e:	4613      	mov	r3, r2
 8002890:	009b      	lsls	r3, r3, #2
 8002892:	4413      	add	r3, r2
 8002894:	019b      	lsls	r3, r3, #6
 8002896:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800289a:	f5a3 53e8 	sub.w	r3, r3, #7424	@ 0x1d00
 800289e:	4a0c      	ldr	r2, [pc, #48]	@ (80028d0 <XPT2046_TouchGetCoordinates+0x168>)
 80028a0:	fba2 2303 	umull	r2, r3, r2, r3
 80028a4:	0b5b      	lsrs	r3, r3, #13
 80028a6:	b29b      	uxth	r3, r3
 80028a8:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80028ac:	b29a      	uxth	r2, r3
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	801a      	strh	r2, [r3, #0]
#elif (ORIENTATION == 3)
    *x = XPT2046_SCALE_X - (raw_x - XPT2046_MIN_RAW_X) * XPT2046_SCALE_X / (XPT2046_MAX_RAW_X - XPT2046_MIN_RAW_X);
    *y = (raw_y - XPT2046_MIN_RAW_Y) * XPT2046_SCALE_Y / (XPT2046_MAX_RAW_Y - XPT2046_MIN_RAW_Y);
#endif

    return true;
 80028b2:	2301      	movs	r3, #1
}
 80028b4:	4618      	mov	r0, r3
 80028b6:	3728      	adds	r7, #40	@ 0x28
 80028b8:	46bd      	mov	sp, r7
 80028ba:	bd80      	pop	{r7, pc}
 80028bc:	0800cedc 	.word	0x0800cedc
 80028c0:	20000a24 	.word	0x20000a24
 80028c4:	0800cee0 	.word	0x0800cee0
 80028c8:	0800cee4 	.word	0x0800cee4
 80028cc:	51eb851f 	.word	0x51eb851f
 80028d0:	4e8b8659 	.word	0x4e8b8659

080028d4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80028d8:	4b0e      	ldr	r3, [pc, #56]	@ (8002914 <HAL_Init+0x40>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a0d      	ldr	r2, [pc, #52]	@ (8002914 <HAL_Init+0x40>)
 80028de:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80028e2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80028e4:	4b0b      	ldr	r3, [pc, #44]	@ (8002914 <HAL_Init+0x40>)
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	4a0a      	ldr	r2, [pc, #40]	@ (8002914 <HAL_Init+0x40>)
 80028ea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028ee:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80028f0:	4b08      	ldr	r3, [pc, #32]	@ (8002914 <HAL_Init+0x40>)
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a07      	ldr	r2, [pc, #28]	@ (8002914 <HAL_Init+0x40>)
 80028f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028fa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80028fc:	2003      	movs	r0, #3
 80028fe:	f000 f8fc 	bl	8002afa <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002902:	200f      	movs	r0, #15
 8002904:	f7ff fd5e 	bl	80023c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002908:	f7ff fd30 	bl	800236c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800290c:	2300      	movs	r3, #0
}
 800290e:	4618      	mov	r0, r3
 8002910:	bd80      	pop	{r7, pc}
 8002912:	bf00      	nop
 8002914:	40023c00 	.word	0x40023c00

08002918 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002918:	b480      	push	{r7}
 800291a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800291c:	4b06      	ldr	r3, [pc, #24]	@ (8002938 <HAL_IncTick+0x20>)
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	4b06      	ldr	r3, [pc, #24]	@ (800293c <HAL_IncTick+0x24>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4413      	add	r3, r2
 8002928:	4a04      	ldr	r2, [pc, #16]	@ (800293c <HAL_IncTick+0x24>)
 800292a:	6013      	str	r3, [r2, #0]
}
 800292c:	bf00      	nop
 800292e:	46bd      	mov	sp, r7
 8002930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002934:	4770      	bx	lr
 8002936:	bf00      	nop
 8002938:	2000001c 	.word	0x2000001c
 800293c:	20000bd0 	.word	0x20000bd0

08002940 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return uwTick;
 8002944:	4b03      	ldr	r3, [pc, #12]	@ (8002954 <HAL_GetTick+0x14>)
 8002946:	681b      	ldr	r3, [r3, #0]
}
 8002948:	4618      	mov	r0, r3
 800294a:	46bd      	mov	sp, r7
 800294c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002950:	4770      	bx	lr
 8002952:	bf00      	nop
 8002954:	20000bd0 	.word	0x20000bd0

08002958 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002958:	b580      	push	{r7, lr}
 800295a:	b084      	sub	sp, #16
 800295c:	af00      	add	r7, sp, #0
 800295e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002960:	f7ff ffee 	bl	8002940 <HAL_GetTick>
 8002964:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002970:	d005      	beq.n	800297e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002972:	4b0a      	ldr	r3, [pc, #40]	@ (800299c <HAL_Delay+0x44>)
 8002974:	781b      	ldrb	r3, [r3, #0]
 8002976:	461a      	mov	r2, r3
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	4413      	add	r3, r2
 800297c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800297e:	bf00      	nop
 8002980:	f7ff ffde 	bl	8002940 <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68bb      	ldr	r3, [r7, #8]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	68fa      	ldr	r2, [r7, #12]
 800298c:	429a      	cmp	r2, r3
 800298e:	d8f7      	bhi.n	8002980 <HAL_Delay+0x28>
  {
  }
}
 8002990:	bf00      	nop
 8002992:	bf00      	nop
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
 800299a:	bf00      	nop
 800299c:	2000001c 	.word	0x2000001c

080029a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b085      	sub	sp, #20
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	f003 0307 	and.w	r3, r3, #7
 80029ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029b0:	4b0c      	ldr	r3, [pc, #48]	@ (80029e4 <__NVIC_SetPriorityGrouping+0x44>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029bc:	4013      	ands	r3, r2
 80029be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80029cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80029d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029d2:	4a04      	ldr	r2, [pc, #16]	@ (80029e4 <__NVIC_SetPriorityGrouping+0x44>)
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	60d3      	str	r3, [r2, #12]
}
 80029d8:	bf00      	nop
 80029da:	3714      	adds	r7, #20
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr
 80029e4:	e000ed00 	.word	0xe000ed00

080029e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80029ec:	4b04      	ldr	r3, [pc, #16]	@ (8002a00 <__NVIC_GetPriorityGrouping+0x18>)
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	0a1b      	lsrs	r3, r3, #8
 80029f2:	f003 0307 	and.w	r3, r3, #7
}
 80029f6:	4618      	mov	r0, r3
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a04:	b480      	push	{r7}
 8002a06:	b083      	sub	sp, #12
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	db0b      	blt.n	8002a2e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a16:	79fb      	ldrb	r3, [r7, #7]
 8002a18:	f003 021f 	and.w	r2, r3, #31
 8002a1c:	4907      	ldr	r1, [pc, #28]	@ (8002a3c <__NVIC_EnableIRQ+0x38>)
 8002a1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a22:	095b      	lsrs	r3, r3, #5
 8002a24:	2001      	movs	r0, #1
 8002a26:	fa00 f202 	lsl.w	r2, r0, r2
 8002a2a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a2e:	bf00      	nop
 8002a30:	370c      	adds	r7, #12
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
 8002a3a:	bf00      	nop
 8002a3c:	e000e100 	.word	0xe000e100

08002a40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a40:	b480      	push	{r7}
 8002a42:	b083      	sub	sp, #12
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	4603      	mov	r3, r0
 8002a48:	6039      	str	r1, [r7, #0]
 8002a4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	db0a      	blt.n	8002a6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	b2da      	uxtb	r2, r3
 8002a58:	490c      	ldr	r1, [pc, #48]	@ (8002a8c <__NVIC_SetPriority+0x4c>)
 8002a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a5e:	0112      	lsls	r2, r2, #4
 8002a60:	b2d2      	uxtb	r2, r2
 8002a62:	440b      	add	r3, r1
 8002a64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a68:	e00a      	b.n	8002a80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6a:	683b      	ldr	r3, [r7, #0]
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	4908      	ldr	r1, [pc, #32]	@ (8002a90 <__NVIC_SetPriority+0x50>)
 8002a70:	79fb      	ldrb	r3, [r7, #7]
 8002a72:	f003 030f 	and.w	r3, r3, #15
 8002a76:	3b04      	subs	r3, #4
 8002a78:	0112      	lsls	r2, r2, #4
 8002a7a:	b2d2      	uxtb	r2, r2
 8002a7c:	440b      	add	r3, r1
 8002a7e:	761a      	strb	r2, [r3, #24]
}
 8002a80:	bf00      	nop
 8002a82:	370c      	adds	r7, #12
 8002a84:	46bd      	mov	sp, r7
 8002a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8a:	4770      	bx	lr
 8002a8c:	e000e100 	.word	0xe000e100
 8002a90:	e000ed00 	.word	0xe000ed00

08002a94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a94:	b480      	push	{r7}
 8002a96:	b089      	sub	sp, #36	@ 0x24
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	60f8      	str	r0, [r7, #12]
 8002a9c:	60b9      	str	r1, [r7, #8]
 8002a9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f003 0307 	and.w	r3, r3, #7
 8002aa6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aa8:	69fb      	ldr	r3, [r7, #28]
 8002aaa:	f1c3 0307 	rsb	r3, r3, #7
 8002aae:	2b04      	cmp	r3, #4
 8002ab0:	bf28      	it	cs
 8002ab2:	2304      	movcs	r3, #4
 8002ab4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ab6:	69fb      	ldr	r3, [r7, #28]
 8002ab8:	3304      	adds	r3, #4
 8002aba:	2b06      	cmp	r3, #6
 8002abc:	d902      	bls.n	8002ac4 <NVIC_EncodePriority+0x30>
 8002abe:	69fb      	ldr	r3, [r7, #28]
 8002ac0:	3b03      	subs	r3, #3
 8002ac2:	e000      	b.n	8002ac6 <NVIC_EncodePriority+0x32>
 8002ac4:	2300      	movs	r3, #0
 8002ac6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ac8:	f04f 32ff 	mov.w	r2, #4294967295
 8002acc:	69bb      	ldr	r3, [r7, #24]
 8002ace:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad2:	43da      	mvns	r2, r3
 8002ad4:	68bb      	ldr	r3, [r7, #8]
 8002ad6:	401a      	ands	r2, r3
 8002ad8:	697b      	ldr	r3, [r7, #20]
 8002ada:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002adc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ae6:	43d9      	mvns	r1, r3
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002aec:	4313      	orrs	r3, r2
         );
}
 8002aee:	4618      	mov	r0, r3
 8002af0:	3724      	adds	r7, #36	@ 0x24
 8002af2:	46bd      	mov	sp, r7
 8002af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af8:	4770      	bx	lr

08002afa <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ff4c 	bl	80029a0 <__NVIC_SetPriorityGrouping>
}
 8002b08:	bf00      	nop
 8002b0a:	3708      	adds	r7, #8
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b086      	sub	sp, #24
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	4603      	mov	r3, r0
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	607a      	str	r2, [r7, #4]
 8002b1c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b1e:	2300      	movs	r3, #0
 8002b20:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b22:	f7ff ff61 	bl	80029e8 <__NVIC_GetPriorityGrouping>
 8002b26:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	6978      	ldr	r0, [r7, #20]
 8002b2e:	f7ff ffb1 	bl	8002a94 <NVIC_EncodePriority>
 8002b32:	4602      	mov	r2, r0
 8002b34:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b38:	4611      	mov	r1, r2
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ff80 	bl	8002a40 <__NVIC_SetPriority>
}
 8002b40:	bf00      	nop
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002b48:	b580      	push	{r7, lr}
 8002b4a:	b082      	sub	sp, #8
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	4603      	mov	r3, r0
 8002b50:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002b52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b56:	4618      	mov	r0, r3
 8002b58:	f7ff ff54 	bl	8002a04 <__NVIC_EnableIRQ>
}
 8002b5c:	bf00      	nop
 8002b5e:	3708      	adds	r7, #8
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d101      	bne.n	8002b76 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002b72:	2301      	movs	r3, #1
 8002b74:	e014      	b.n	8002ba0 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	791b      	ldrb	r3, [r3, #4]
 8002b7a:	b2db      	uxtb	r3, r3
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d105      	bne.n	8002b8c <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2200      	movs	r2, #0
 8002b84:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f7fe fe2c 	bl	80017e4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2202      	movs	r2, #2
 8002b90:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2200      	movs	r2, #0
 8002b96:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2201      	movs	r2, #1
 8002b9c:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002b9e:	2300      	movs	r3, #0
}
 8002ba0:	4618      	mov	r0, r3
 8002ba2:	3708      	adds	r7, #8
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	bd80      	pop	{r7, pc}

08002ba8 <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8002ba8:	b480      	push	{r7}
 8002baa:	b083      	sub	sp, #12
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
 8002bb0:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d101      	bne.n	8002bbc <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8002bb8:	2301      	movs	r3, #1
 8002bba:	e046      	b.n	8002c4a <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	795b      	ldrb	r3, [r3, #5]
 8002bc0:	2b01      	cmp	r3, #1
 8002bc2:	d101      	bne.n	8002bc8 <HAL_DAC_Start+0x20>
 8002bc4:	2302      	movs	r3, #2
 8002bc6:	e040      	b.n	8002c4a <HAL_DAC_Start+0xa2>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	2201      	movs	r2, #1
 8002bcc:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	2202      	movs	r2, #2
 8002bd2:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6819      	ldr	r1, [r3, #0]
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	f003 0310 	and.w	r3, r3, #16
 8002be0:	2201      	movs	r2, #1
 8002be2:	409a      	lsls	r2, r3
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d10f      	bne.n	8002c12 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 8002bfc:	2b3c      	cmp	r3, #60	@ 0x3c
 8002bfe:	d11d      	bne.n	8002c3c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	685a      	ldr	r2, [r3, #4]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	605a      	str	r2, [r3, #4]
 8002c10:	e014      	b.n	8002c3c <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	f003 0310 	and.w	r3, r3, #16
 8002c22:	213c      	movs	r1, #60	@ 0x3c
 8002c24:	fa01 f303 	lsl.w	r3, r1, r3
 8002c28:	429a      	cmp	r2, r3
 8002c2a:	d107      	bne.n	8002c3c <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	685a      	ldr	r2, [r3, #4]
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f042 0202 	orr.w	r2, r2, #2
 8002c3a:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	2201      	movs	r2, #1
 8002c40:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2200      	movs	r2, #0
 8002c46:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002c48:	2300      	movs	r3, #0
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr

08002c56 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8002c56:	b580      	push	{r7, lr}
 8002c58:	b084      	sub	sp, #16
 8002c5a:	af00      	add	r7, sp, #0
 8002c5c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002c6c:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d01d      	beq.n	8002cb4 <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d018      	beq.n	8002cb4 <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	2204      	movs	r2, #4
 8002c86:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	691b      	ldr	r3, [r3, #16]
 8002c8c:	f043 0201 	orr.w	r2, r3, #1
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002c9c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002cac:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8002cae:	6878      	ldr	r0, [r7, #4]
 8002cb0:	f000 f851 	bl	8002d56 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

#if defined(DAC_CHANNEL2_SUPPORT)
  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d01d      	beq.n	8002cfa <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d018      	beq.n	8002cfa <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2204      	movs	r2, #4
 8002ccc:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	691b      	ldr	r3, [r3, #16]
 8002cd2:	f043 0202 	orr.w	r2, r3, #2
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8002ce2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 8002cf2:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f000 f891 	bl	8002e1c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */
}
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b087      	sub	sp, #28
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	60f8      	str	r0, [r7, #12]
 8002d0a:	60b9      	str	r1, [r7, #8]
 8002d0c:	607a      	str	r2, [r7, #4]
 8002d0e:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002d10:	2300      	movs	r3, #0
 8002d12:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d101      	bne.n	8002d1e <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e015      	b.n	8002d4a <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d105      	bne.n	8002d36 <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4413      	add	r3, r2
 8002d30:	3308      	adds	r3, #8
 8002d32:	617b      	str	r3, [r7, #20]
 8002d34:	e004      	b.n	8002d40 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002d36:	697a      	ldr	r2, [r7, #20]
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4413      	add	r3, r2
 8002d3c:	3314      	adds	r3, #20
 8002d3e:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002d40:	697b      	ldr	r3, [r7, #20]
 8002d42:	461a      	mov	r2, r3
 8002d44:	683b      	ldr	r3, [r7, #0]
 8002d46:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002d48:	2300      	movs	r3, #0
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	371c      	adds	r7, #28
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d54:	4770      	bx	lr

08002d56 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8002d56:	b480      	push	{r7}
 8002d58:	b083      	sub	sp, #12
 8002d5a:	af00      	add	r7, sp, #0
 8002d5c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 8002d5e:	bf00      	nop
 8002d60:	370c      	adds	r7, #12
 8002d62:	46bd      	mov	sp, r7
 8002d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d68:	4770      	bx	lr

08002d6a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002d6a:	b480      	push	{r7}
 8002d6c:	b089      	sub	sp, #36	@ 0x24
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	60f8      	str	r0, [r7, #12]
 8002d72:	60b9      	str	r1, [r7, #8]
 8002d74:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002d76:	2300      	movs	r3, #0
 8002d78:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d002      	beq.n	8002d86 <HAL_DAC_ConfigChannel+0x1c>
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d101      	bne.n	8002d8a <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e042      	b.n	8002e10 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	795b      	ldrb	r3, [r3, #5]
 8002d8e:	2b01      	cmp	r3, #1
 8002d90:	d101      	bne.n	8002d96 <HAL_DAC_ConfigChannel+0x2c>
 8002d92:	2302      	movs	r3, #2
 8002d94:	e03c      	b.n	8002e10 <HAL_DAC_ConfigChannel+0xa6>
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	2201      	movs	r2, #1
 8002d9a:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	2202      	movs	r2, #2
 8002da0:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f003 0310 	and.w	r3, r3, #16
 8002db0:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 8002db8:	43db      	mvns	r3, r3
 8002dba:	69ba      	ldr	r2, [r7, #24]
 8002dbc:	4013      	ands	r3, r2
 8002dbe:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	f003 0310 	and.w	r3, r3, #16
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69ba      	ldr	r2, [r7, #24]
 8002de4:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	6819      	ldr	r1, [r3, #0]
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	22c0      	movs	r2, #192	@ 0xc0
 8002df4:	fa02 f303 	lsl.w	r3, r2, r3
 8002df8:	43da      	mvns	r2, r3
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	400a      	ands	r2, r1
 8002e00:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2201      	movs	r2, #1
 8002e06:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	2200      	movs	r2, #0
 8002e0c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8002e0e:	7ffb      	ldrb	r3, [r7, #31]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3724      	adds	r7, #36	@ 0x24
 8002e14:	46bd      	mov	sp, r7
 8002e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1a:	4770      	bx	lr

08002e1c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8002e1c:	b480      	push	{r7}
 8002e1e:	b083      	sub	sp, #12
 8002e20:	af00      	add	r7, sp, #0
 8002e22:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8002e24:	bf00      	nop
 8002e26:	370c      	adds	r7, #12
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e2e:	4770      	bx	lr

08002e30 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002e3c:	f7ff fd80 	bl	8002940 <HAL_GetTick>
 8002e40:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d101      	bne.n	8002e4c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002e48:	2301      	movs	r3, #1
 8002e4a:	e099      	b.n	8002f80 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	2202      	movs	r2, #2
 8002e50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	2200      	movs	r2, #0
 8002e58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	681a      	ldr	r2, [r3, #0]
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f022 0201 	bic.w	r2, r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e6c:	e00f      	b.n	8002e8e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002e6e:	f7ff fd67 	bl	8002940 <HAL_GetTick>
 8002e72:	4602      	mov	r2, r0
 8002e74:	693b      	ldr	r3, [r7, #16]
 8002e76:	1ad3      	subs	r3, r2, r3
 8002e78:	2b05      	cmp	r3, #5
 8002e7a:	d908      	bls.n	8002e8e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2220      	movs	r2, #32
 8002e80:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2203      	movs	r2, #3
 8002e86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e078      	b.n	8002f80 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0301 	and.w	r3, r3, #1
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d1e8      	bne.n	8002e6e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002ea4:	697a      	ldr	r2, [r7, #20]
 8002ea6:	4b38      	ldr	r3, [pc, #224]	@ (8002f88 <HAL_DMA_Init+0x158>)
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	689b      	ldr	r3, [r3, #8]
 8002eb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	691b      	ldr	r3, [r3, #16]
 8002ec0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ec6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ed2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	6a1b      	ldr	r3, [r3, #32]
 8002ed8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002eda:	697a      	ldr	r2, [r7, #20]
 8002edc:	4313      	orrs	r3, r2
 8002ede:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee4:	2b04      	cmp	r3, #4
 8002ee6:	d107      	bne.n	8002ef8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ef0:	4313      	orrs	r3, r2
 8002ef2:	697a      	ldr	r2, [r7, #20]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	697a      	ldr	r2, [r7, #20]
 8002efe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	695b      	ldr	r3, [r3, #20]
 8002f06:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002f08:	697b      	ldr	r3, [r7, #20]
 8002f0a:	f023 0307 	bic.w	r3, r3, #7
 8002f0e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f14:	697a      	ldr	r2, [r7, #20]
 8002f16:	4313      	orrs	r3, r2
 8002f18:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1e:	2b04      	cmp	r3, #4
 8002f20:	d117      	bne.n	8002f52 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f26:	697a      	ldr	r2, [r7, #20]
 8002f28:	4313      	orrs	r3, r2
 8002f2a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d00e      	beq.n	8002f52 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f000 fa6f 	bl	8003418 <DMA_CheckFifoParam>
 8002f3a:	4603      	mov	r3, r0
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d008      	beq.n	8002f52 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	2240      	movs	r2, #64	@ 0x40
 8002f44:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2201      	movs	r2, #1
 8002f4a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e016      	b.n	8002f80 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	697a      	ldr	r2, [r7, #20]
 8002f58:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f000 fa26 	bl	80033ac <DMA_CalcBaseAndBitshift>
 8002f60:	4603      	mov	r3, r0
 8002f62:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f68:	223f      	movs	r2, #63	@ 0x3f
 8002f6a:	409a      	lsls	r2, r3
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	2200      	movs	r2, #0
 8002f74:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	2201      	movs	r2, #1
 8002f7a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002f7e:	2300      	movs	r3, #0
}
 8002f80:	4618      	mov	r0, r3
 8002f82:	3718      	adds	r7, #24
 8002f84:	46bd      	mov	sp, r7
 8002f86:	bd80      	pop	{r7, pc}
 8002f88:	f010803f 	.word	0xf010803f

08002f8c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b086      	sub	sp, #24
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	60f8      	str	r0, [r7, #12]
 8002f94:	60b9      	str	r1, [r7, #8]
 8002f96:	607a      	str	r2, [r7, #4]
 8002f98:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fa2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002faa:	2b01      	cmp	r3, #1
 8002fac:	d101      	bne.n	8002fb2 <HAL_DMA_Start_IT+0x26>
 8002fae:	2302      	movs	r3, #2
 8002fb0:	e040      	b.n	8003034 <HAL_DMA_Start_IT+0xa8>
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	2b01      	cmp	r3, #1
 8002fc4:	d12f      	bne.n	8003026 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2202      	movs	r2, #2
 8002fca:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002fce:	68fb      	ldr	r3, [r7, #12]
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	68b9      	ldr	r1, [r7, #8]
 8002fda:	68f8      	ldr	r0, [r7, #12]
 8002fdc:	f000 f9b8 	bl	8003350 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002fe0:	68fb      	ldr	r3, [r7, #12]
 8002fe2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe4:	223f      	movs	r2, #63	@ 0x3f
 8002fe6:	409a      	lsls	r2, r3
 8002fe8:	693b      	ldr	r3, [r7, #16]
 8002fea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f042 0216 	orr.w	r2, r2, #22
 8002ffa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003000:	2b00      	cmp	r3, #0
 8003002:	d007      	beq.n	8003014 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f042 0208 	orr.w	r2, r2, #8
 8003012:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	681a      	ldr	r2, [r3, #0]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	f042 0201 	orr.w	r2, r2, #1
 8003022:	601a      	str	r2, [r3, #0]
 8003024:	e005      	b.n	8003032 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	2200      	movs	r2, #0
 800302a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800302e:	2302      	movs	r3, #2
 8003030:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003032:	7dfb      	ldrb	r3, [r7, #23]
}
 8003034:	4618      	mov	r0, r3
 8003036:	3718      	adds	r7, #24
 8003038:	46bd      	mov	sp, r7
 800303a:	bd80      	pop	{r7, pc}

0800303c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b086      	sub	sp, #24
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003044:	2300      	movs	r3, #0
 8003046:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003048:	4b8e      	ldr	r3, [pc, #568]	@ (8003284 <HAL_DMA_IRQHandler+0x248>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a8e      	ldr	r2, [pc, #568]	@ (8003288 <HAL_DMA_IRQHandler+0x24c>)
 800304e:	fba2 2303 	umull	r2, r3, r2, r3
 8003052:	0a9b      	lsrs	r3, r3, #10
 8003054:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800305a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800305c:	693b      	ldr	r3, [r7, #16]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003066:	2208      	movs	r2, #8
 8003068:	409a      	lsls	r2, r3
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	4013      	ands	r3, r2
 800306e:	2b00      	cmp	r3, #0
 8003070:	d01a      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	681b      	ldr	r3, [r3, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 0304 	and.w	r3, r3, #4
 800307c:	2b00      	cmp	r3, #0
 800307e:	d013      	beq.n	80030a8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	681a      	ldr	r2, [r3, #0]
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	f022 0204 	bic.w	r2, r2, #4
 800308e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003094:	2208      	movs	r2, #8
 8003096:	409a      	lsls	r2, r3
 8003098:	693b      	ldr	r3, [r7, #16]
 800309a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030a0:	f043 0201 	orr.w	r2, r3, #1
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ac:	2201      	movs	r2, #1
 80030ae:	409a      	lsls	r2, r3
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	4013      	ands	r3, r2
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d012      	beq.n	80030de <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	695b      	ldr	r3, [r3, #20]
 80030be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d00b      	beq.n	80030de <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030ca:	2201      	movs	r2, #1
 80030cc:	409a      	lsls	r2, r3
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030d6:	f043 0202 	orr.w	r2, r3, #2
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030e2:	2204      	movs	r2, #4
 80030e4:	409a      	lsls	r2, r3
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	4013      	ands	r3, r2
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d012      	beq.n	8003114 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f003 0302 	and.w	r3, r3, #2
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d00b      	beq.n	8003114 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003100:	2204      	movs	r2, #4
 8003102:	409a      	lsls	r2, r3
 8003104:	693b      	ldr	r3, [r7, #16]
 8003106:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800310c:	f043 0204 	orr.w	r2, r3, #4
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003118:	2210      	movs	r2, #16
 800311a:	409a      	lsls	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	4013      	ands	r3, r2
 8003120:	2b00      	cmp	r3, #0
 8003122:	d043      	beq.n	80031ac <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 0308 	and.w	r3, r3, #8
 800312e:	2b00      	cmp	r3, #0
 8003130:	d03c      	beq.n	80031ac <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003136:	2210      	movs	r2, #16
 8003138:	409a      	lsls	r2, r3
 800313a:	693b      	ldr	r3, [r7, #16]
 800313c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003148:	2b00      	cmp	r3, #0
 800314a:	d018      	beq.n	800317e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d108      	bne.n	800316c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800315e:	2b00      	cmp	r3, #0
 8003160:	d024      	beq.n	80031ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003166:	6878      	ldr	r0, [r7, #4]
 8003168:	4798      	blx	r3
 800316a:	e01f      	b.n	80031ac <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003170:	2b00      	cmp	r3, #0
 8003172:	d01b      	beq.n	80031ac <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003178:	6878      	ldr	r0, [r7, #4]
 800317a:	4798      	blx	r3
 800317c:	e016      	b.n	80031ac <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003188:	2b00      	cmp	r3, #0
 800318a:	d107      	bne.n	800319c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	681a      	ldr	r2, [r3, #0]
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	f022 0208 	bic.w	r2, r2, #8
 800319a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d003      	beq.n	80031ac <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031b0:	2220      	movs	r2, #32
 80031b2:	409a      	lsls	r2, r3
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	4013      	ands	r3, r2
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	f000 808f 	beq.w	80032dc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f003 0310 	and.w	r3, r3, #16
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	f000 8087 	beq.w	80032dc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031d2:	2220      	movs	r2, #32
 80031d4:	409a      	lsls	r2, r3
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80031e0:	b2db      	uxtb	r3, r3
 80031e2:	2b05      	cmp	r3, #5
 80031e4:	d136      	bne.n	8003254 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	681a      	ldr	r2, [r3, #0]
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f022 0216 	bic.w	r2, r2, #22
 80031f4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	695a      	ldr	r2, [r3, #20]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003204:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800320a:	2b00      	cmp	r3, #0
 800320c:	d103      	bne.n	8003216 <HAL_DMA_IRQHandler+0x1da>
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003212:	2b00      	cmp	r3, #0
 8003214:	d007      	beq.n	8003226 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	681a      	ldr	r2, [r3, #0]
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f022 0208 	bic.w	r2, r2, #8
 8003224:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800322a:	223f      	movs	r2, #63	@ 0x3f
 800322c:	409a      	lsls	r2, r3
 800322e:	693b      	ldr	r3, [r7, #16]
 8003230:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	2201      	movs	r2, #1
 8003236:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003246:	2b00      	cmp	r3, #0
 8003248:	d07e      	beq.n	8003348 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800324e:	6878      	ldr	r0, [r7, #4]
 8003250:	4798      	blx	r3
        }
        return;
 8003252:	e079      	b.n	8003348 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800325e:	2b00      	cmp	r3, #0
 8003260:	d01d      	beq.n	800329e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800326c:	2b00      	cmp	r3, #0
 800326e:	d10d      	bne.n	800328c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003274:	2b00      	cmp	r3, #0
 8003276:	d031      	beq.n	80032dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800327c:	6878      	ldr	r0, [r7, #4]
 800327e:	4798      	blx	r3
 8003280:	e02c      	b.n	80032dc <HAL_DMA_IRQHandler+0x2a0>
 8003282:	bf00      	nop
 8003284:	20000014 	.word	0x20000014
 8003288:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003290:	2b00      	cmp	r3, #0
 8003292:	d023      	beq.n	80032dc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003298:	6878      	ldr	r0, [r7, #4]
 800329a:	4798      	blx	r3
 800329c:	e01e      	b.n	80032dc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10f      	bne.n	80032cc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681a      	ldr	r2, [r3, #0]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 0210 	bic.w	r2, r2, #16
 80032ba:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	2201      	movs	r2, #1
 80032c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	2200      	movs	r2, #0
 80032c8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d0:	2b00      	cmp	r3, #0
 80032d2:	d003      	beq.n	80032dc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80032d8:	6878      	ldr	r0, [r7, #4]
 80032da:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d032      	beq.n	800334a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80032e8:	f003 0301 	and.w	r3, r3, #1
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d022      	beq.n	8003336 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	2205      	movs	r2, #5
 80032f4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	681a      	ldr	r2, [r3, #0]
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	f022 0201 	bic.w	r2, r2, #1
 8003306:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	3301      	adds	r3, #1
 800330c:	60bb      	str	r3, [r7, #8]
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	429a      	cmp	r2, r3
 8003312:	d307      	bcc.n	8003324 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0301 	and.w	r3, r3, #1
 800331e:	2b00      	cmp	r3, #0
 8003320:	d1f2      	bne.n	8003308 <HAL_DMA_IRQHandler+0x2cc>
 8003322:	e000      	b.n	8003326 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003324:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2200      	movs	r2, #0
 8003332:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800333a:	2b00      	cmp	r3, #0
 800333c:	d005      	beq.n	800334a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003342:	6878      	ldr	r0, [r7, #4]
 8003344:	4798      	blx	r3
 8003346:	e000      	b.n	800334a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003348:	bf00      	nop
    }
  }
}
 800334a:	3718      	adds	r7, #24
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003350:	b480      	push	{r7}
 8003352:	b085      	sub	sp, #20
 8003354:	af00      	add	r7, sp, #0
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	60b9      	str	r1, [r7, #8]
 800335a:	607a      	str	r2, [r7, #4]
 800335c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681a      	ldr	r2, [r3, #0]
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800336c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800336e:	68fb      	ldr	r3, [r7, #12]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	683a      	ldr	r2, [r7, #0]
 8003374:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003376:	68fb      	ldr	r3, [r7, #12]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	2b40      	cmp	r3, #64	@ 0x40
 800337c:	d108      	bne.n	8003390 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800337e:	68fb      	ldr	r3, [r7, #12]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	687a      	ldr	r2, [r7, #4]
 8003384:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	68ba      	ldr	r2, [r7, #8]
 800338c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800338e:	e007      	b.n	80033a0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	68ba      	ldr	r2, [r7, #8]
 8003396:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	687a      	ldr	r2, [r7, #4]
 800339e:	60da      	str	r2, [r3, #12]
}
 80033a0:	bf00      	nop
 80033a2:	3714      	adds	r7, #20
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b085      	sub	sp, #20
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	3b10      	subs	r3, #16
 80033bc:	4a14      	ldr	r2, [pc, #80]	@ (8003410 <DMA_CalcBaseAndBitshift+0x64>)
 80033be:	fba2 2303 	umull	r2, r3, r2, r3
 80033c2:	091b      	lsrs	r3, r3, #4
 80033c4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80033c6:	4a13      	ldr	r2, [pc, #76]	@ (8003414 <DMA_CalcBaseAndBitshift+0x68>)
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4413      	add	r3, r2
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	461a      	mov	r2, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2b03      	cmp	r3, #3
 80033d8:	d909      	bls.n	80033ee <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033e2:	f023 0303 	bic.w	r3, r3, #3
 80033e6:	1d1a      	adds	r2, r3, #4
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	659a      	str	r2, [r3, #88]	@ 0x58
 80033ec:	e007      	b.n	80033fe <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80033f6:	f023 0303 	bic.w	r3, r3, #3
 80033fa:	687a      	ldr	r2, [r7, #4]
 80033fc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003402:	4618      	mov	r0, r3
 8003404:	3714      	adds	r7, #20
 8003406:	46bd      	mov	sp, r7
 8003408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800340c:	4770      	bx	lr
 800340e:	bf00      	nop
 8003410:	aaaaaaab 	.word	0xaaaaaaab
 8003414:	0800cee8 	.word	0x0800cee8

08003418 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003418:	b480      	push	{r7}
 800341a:	b085      	sub	sp, #20
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	699b      	ldr	r3, [r3, #24]
 800342e:	2b00      	cmp	r3, #0
 8003430:	d11f      	bne.n	8003472 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003432:	68bb      	ldr	r3, [r7, #8]
 8003434:	2b03      	cmp	r3, #3
 8003436:	d856      	bhi.n	80034e6 <DMA_CheckFifoParam+0xce>
 8003438:	a201      	add	r2, pc, #4	@ (adr r2, 8003440 <DMA_CheckFifoParam+0x28>)
 800343a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800343e:	bf00      	nop
 8003440:	08003451 	.word	0x08003451
 8003444:	08003463 	.word	0x08003463
 8003448:	08003451 	.word	0x08003451
 800344c:	080034e7 	.word	0x080034e7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003454:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003458:	2b00      	cmp	r3, #0
 800345a:	d046      	beq.n	80034ea <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800345c:	2301      	movs	r3, #1
 800345e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003460:	e043      	b.n	80034ea <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003466:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800346a:	d140      	bne.n	80034ee <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800346c:	2301      	movs	r3, #1
 800346e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003470:	e03d      	b.n	80034ee <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	699b      	ldr	r3, [r3, #24]
 8003476:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800347a:	d121      	bne.n	80034c0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800347c:	68bb      	ldr	r3, [r7, #8]
 800347e:	2b03      	cmp	r3, #3
 8003480:	d837      	bhi.n	80034f2 <DMA_CheckFifoParam+0xda>
 8003482:	a201      	add	r2, pc, #4	@ (adr r2, 8003488 <DMA_CheckFifoParam+0x70>)
 8003484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003488:	08003499 	.word	0x08003499
 800348c:	0800349f 	.word	0x0800349f
 8003490:	08003499 	.word	0x08003499
 8003494:	080034b1 	.word	0x080034b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	73fb      	strb	r3, [r7, #15]
      break;
 800349c:	e030      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a2:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d025      	beq.n	80034f6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80034ae:	e022      	b.n	80034f6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034b4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80034b8:	d11f      	bne.n	80034fa <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80034be:	e01c      	b.n	80034fa <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80034c0:	68bb      	ldr	r3, [r7, #8]
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d903      	bls.n	80034ce <DMA_CheckFifoParam+0xb6>
 80034c6:	68bb      	ldr	r3, [r7, #8]
 80034c8:	2b03      	cmp	r3, #3
 80034ca:	d003      	beq.n	80034d4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80034cc:	e018      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80034ce:	2301      	movs	r3, #1
 80034d0:	73fb      	strb	r3, [r7, #15]
      break;
 80034d2:	e015      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00e      	beq.n	80034fe <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80034e0:	2301      	movs	r3, #1
 80034e2:	73fb      	strb	r3, [r7, #15]
      break;
 80034e4:	e00b      	b.n	80034fe <DMA_CheckFifoParam+0xe6>
      break;
 80034e6:	bf00      	nop
 80034e8:	e00a      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;
 80034ea:	bf00      	nop
 80034ec:	e008      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;
 80034ee:	bf00      	nop
 80034f0:	e006      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;
 80034f2:	bf00      	nop
 80034f4:	e004      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;
 80034f6:	bf00      	nop
 80034f8:	e002      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;   
 80034fa:	bf00      	nop
 80034fc:	e000      	b.n	8003500 <DMA_CheckFifoParam+0xe8>
      break;
 80034fe:	bf00      	nop
    }
  } 
  
  return status; 
 8003500:	7bfb      	ldrb	r3, [r7, #15]
}
 8003502:	4618      	mov	r0, r3
 8003504:	3714      	adds	r7, #20
 8003506:	46bd      	mov	sp, r7
 8003508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350c:	4770      	bx	lr
 800350e:	bf00      	nop

08003510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003510:	b480      	push	{r7}
 8003512:	b089      	sub	sp, #36	@ 0x24
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
 8003518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800351a:	2300      	movs	r3, #0
 800351c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800351e:	2300      	movs	r3, #0
 8003520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003522:	2300      	movs	r3, #0
 8003524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003526:	2300      	movs	r3, #0
 8003528:	61fb      	str	r3, [r7, #28]
 800352a:	e16b      	b.n	8003804 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800352c:	2201      	movs	r2, #1
 800352e:	69fb      	ldr	r3, [r7, #28]
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003536:	683b      	ldr	r3, [r7, #0]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	697a      	ldr	r2, [r7, #20]
 800353c:	4013      	ands	r3, r2
 800353e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003540:	693a      	ldr	r2, [r7, #16]
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	429a      	cmp	r2, r3
 8003546:	f040 815a 	bne.w	80037fe <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800354a:	683b      	ldr	r3, [r7, #0]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	f003 0303 	and.w	r3, r3, #3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d005      	beq.n	8003562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	685b      	ldr	r3, [r3, #4]
 800355a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800355e:	2b02      	cmp	r3, #2
 8003560:	d130      	bne.n	80035c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	689b      	ldr	r3, [r3, #8]
 8003566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	005b      	lsls	r3, r3, #1
 800356c:	2203      	movs	r2, #3
 800356e:	fa02 f303 	lsl.w	r3, r2, r3
 8003572:	43db      	mvns	r3, r3
 8003574:	69ba      	ldr	r2, [r7, #24]
 8003576:	4013      	ands	r3, r2
 8003578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	68da      	ldr	r2, [r3, #12]
 800357e:	69fb      	ldr	r3, [r7, #28]
 8003580:	005b      	lsls	r3, r3, #1
 8003582:	fa02 f303 	lsl.w	r3, r2, r3
 8003586:	69ba      	ldr	r2, [r7, #24]
 8003588:	4313      	orrs	r3, r2
 800358a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	69ba      	ldr	r2, [r7, #24]
 8003590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	685b      	ldr	r3, [r3, #4]
 8003596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003598:	2201      	movs	r2, #1
 800359a:	69fb      	ldr	r3, [r7, #28]
 800359c:	fa02 f303 	lsl.w	r3, r2, r3
 80035a0:	43db      	mvns	r3, r3
 80035a2:	69ba      	ldr	r2, [r7, #24]
 80035a4:	4013      	ands	r3, r2
 80035a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80035a8:	683b      	ldr	r3, [r7, #0]
 80035aa:	685b      	ldr	r3, [r3, #4]
 80035ac:	091b      	lsrs	r3, r3, #4
 80035ae:	f003 0201 	and.w	r2, r3, #1
 80035b2:	69fb      	ldr	r3, [r7, #28]
 80035b4:	fa02 f303 	lsl.w	r3, r2, r3
 80035b8:	69ba      	ldr	r2, [r7, #24]
 80035ba:	4313      	orrs	r3, r2
 80035bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	69ba      	ldr	r2, [r7, #24]
 80035c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035c4:	683b      	ldr	r3, [r7, #0]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	f003 0303 	and.w	r3, r3, #3
 80035cc:	2b03      	cmp	r3, #3
 80035ce:	d017      	beq.n	8003600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	68db      	ldr	r3, [r3, #12]
 80035d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80035d6:	69fb      	ldr	r3, [r7, #28]
 80035d8:	005b      	lsls	r3, r3, #1
 80035da:	2203      	movs	r2, #3
 80035dc:	fa02 f303 	lsl.w	r3, r2, r3
 80035e0:	43db      	mvns	r3, r3
 80035e2:	69ba      	ldr	r2, [r7, #24]
 80035e4:	4013      	ands	r3, r2
 80035e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035e8:	683b      	ldr	r3, [r7, #0]
 80035ea:	689a      	ldr	r2, [r3, #8]
 80035ec:	69fb      	ldr	r3, [r7, #28]
 80035ee:	005b      	lsls	r3, r3, #1
 80035f0:	fa02 f303 	lsl.w	r3, r2, r3
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	4313      	orrs	r3, r2
 80035f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003600:	683b      	ldr	r3, [r7, #0]
 8003602:	685b      	ldr	r3, [r3, #4]
 8003604:	f003 0303 	and.w	r3, r3, #3
 8003608:	2b02      	cmp	r3, #2
 800360a:	d123      	bne.n	8003654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800360c:	69fb      	ldr	r3, [r7, #28]
 800360e:	08da      	lsrs	r2, r3, #3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	3208      	adds	r2, #8
 8003614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	f003 0307 	and.w	r3, r3, #7
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	220f      	movs	r2, #15
 8003624:	fa02 f303 	lsl.w	r3, r2, r3
 8003628:	43db      	mvns	r3, r3
 800362a:	69ba      	ldr	r2, [r7, #24]
 800362c:	4013      	ands	r3, r2
 800362e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	691a      	ldr	r2, [r3, #16]
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	f003 0307 	and.w	r3, r3, #7
 800363a:	009b      	lsls	r3, r3, #2
 800363c:	fa02 f303 	lsl.w	r3, r2, r3
 8003640:	69ba      	ldr	r2, [r7, #24]
 8003642:	4313      	orrs	r3, r2
 8003644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003646:	69fb      	ldr	r3, [r7, #28]
 8003648:	08da      	lsrs	r2, r3, #3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	3208      	adds	r2, #8
 800364e:	69b9      	ldr	r1, [r7, #24]
 8003650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800365a:	69fb      	ldr	r3, [r7, #28]
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	2203      	movs	r2, #3
 8003660:	fa02 f303 	lsl.w	r3, r2, r3
 8003664:	43db      	mvns	r3, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4013      	ands	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800366c:	683b      	ldr	r3, [r7, #0]
 800366e:	685b      	ldr	r3, [r3, #4]
 8003670:	f003 0203 	and.w	r2, r3, #3
 8003674:	69fb      	ldr	r3, [r7, #28]
 8003676:	005b      	lsls	r3, r3, #1
 8003678:	fa02 f303 	lsl.w	r3, r2, r3
 800367c:	69ba      	ldr	r2, [r7, #24]
 800367e:	4313      	orrs	r3, r2
 8003680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	69ba      	ldr	r2, [r7, #24]
 8003686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80b4 	beq.w	80037fe <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003696:	2300      	movs	r3, #0
 8003698:	60fb      	str	r3, [r7, #12]
 800369a:	4b60      	ldr	r3, [pc, #384]	@ (800381c <HAL_GPIO_Init+0x30c>)
 800369c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800369e:	4a5f      	ldr	r2, [pc, #380]	@ (800381c <HAL_GPIO_Init+0x30c>)
 80036a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80036a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80036a6:	4b5d      	ldr	r3, [pc, #372]	@ (800381c <HAL_GPIO_Init+0x30c>)
 80036a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80036aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80036ae:	60fb      	str	r3, [r7, #12]
 80036b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80036b2:	4a5b      	ldr	r2, [pc, #364]	@ (8003820 <HAL_GPIO_Init+0x310>)
 80036b4:	69fb      	ldr	r3, [r7, #28]
 80036b6:	089b      	lsrs	r3, r3, #2
 80036b8:	3302      	adds	r3, #2
 80036ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80036c0:	69fb      	ldr	r3, [r7, #28]
 80036c2:	f003 0303 	and.w	r3, r3, #3
 80036c6:	009b      	lsls	r3, r3, #2
 80036c8:	220f      	movs	r2, #15
 80036ca:	fa02 f303 	lsl.w	r3, r2, r3
 80036ce:	43db      	mvns	r3, r3
 80036d0:	69ba      	ldr	r2, [r7, #24]
 80036d2:	4013      	ands	r3, r2
 80036d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	4a52      	ldr	r2, [pc, #328]	@ (8003824 <HAL_GPIO_Init+0x314>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d02b      	beq.n	8003736 <HAL_GPIO_Init+0x226>
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	4a51      	ldr	r2, [pc, #324]	@ (8003828 <HAL_GPIO_Init+0x318>)
 80036e2:	4293      	cmp	r3, r2
 80036e4:	d025      	beq.n	8003732 <HAL_GPIO_Init+0x222>
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	4a50      	ldr	r2, [pc, #320]	@ (800382c <HAL_GPIO_Init+0x31c>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d01f      	beq.n	800372e <HAL_GPIO_Init+0x21e>
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	4a4f      	ldr	r2, [pc, #316]	@ (8003830 <HAL_GPIO_Init+0x320>)
 80036f2:	4293      	cmp	r3, r2
 80036f4:	d019      	beq.n	800372a <HAL_GPIO_Init+0x21a>
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	4a4e      	ldr	r2, [pc, #312]	@ (8003834 <HAL_GPIO_Init+0x324>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d013      	beq.n	8003726 <HAL_GPIO_Init+0x216>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	4a4d      	ldr	r2, [pc, #308]	@ (8003838 <HAL_GPIO_Init+0x328>)
 8003702:	4293      	cmp	r3, r2
 8003704:	d00d      	beq.n	8003722 <HAL_GPIO_Init+0x212>
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	4a4c      	ldr	r2, [pc, #304]	@ (800383c <HAL_GPIO_Init+0x32c>)
 800370a:	4293      	cmp	r3, r2
 800370c:	d007      	beq.n	800371e <HAL_GPIO_Init+0x20e>
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	4a4b      	ldr	r2, [pc, #300]	@ (8003840 <HAL_GPIO_Init+0x330>)
 8003712:	4293      	cmp	r3, r2
 8003714:	d101      	bne.n	800371a <HAL_GPIO_Init+0x20a>
 8003716:	2307      	movs	r3, #7
 8003718:	e00e      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371a:	2308      	movs	r3, #8
 800371c:	e00c      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800371e:	2306      	movs	r3, #6
 8003720:	e00a      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003722:	2305      	movs	r3, #5
 8003724:	e008      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003726:	2304      	movs	r3, #4
 8003728:	e006      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372a:	2303      	movs	r3, #3
 800372c:	e004      	b.n	8003738 <HAL_GPIO_Init+0x228>
 800372e:	2302      	movs	r3, #2
 8003730:	e002      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003732:	2301      	movs	r3, #1
 8003734:	e000      	b.n	8003738 <HAL_GPIO_Init+0x228>
 8003736:	2300      	movs	r3, #0
 8003738:	69fa      	ldr	r2, [r7, #28]
 800373a:	f002 0203 	and.w	r2, r2, #3
 800373e:	0092      	lsls	r2, r2, #2
 8003740:	4093      	lsls	r3, r2
 8003742:	69ba      	ldr	r2, [r7, #24]
 8003744:	4313      	orrs	r3, r2
 8003746:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003748:	4935      	ldr	r1, [pc, #212]	@ (8003820 <HAL_GPIO_Init+0x310>)
 800374a:	69fb      	ldr	r3, [r7, #28]
 800374c:	089b      	lsrs	r3, r3, #2
 800374e:	3302      	adds	r3, #2
 8003750:	69ba      	ldr	r2, [r7, #24]
 8003752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003756:	4b3b      	ldr	r3, [pc, #236]	@ (8003844 <HAL_GPIO_Init+0x334>)
 8003758:	689b      	ldr	r3, [r3, #8]
 800375a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800375c:	693b      	ldr	r3, [r7, #16]
 800375e:	43db      	mvns	r3, r3
 8003760:	69ba      	ldr	r2, [r7, #24]
 8003762:	4013      	ands	r3, r2
 8003764:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800376e:	2b00      	cmp	r3, #0
 8003770:	d003      	beq.n	800377a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003772:	69ba      	ldr	r2, [r7, #24]
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	4313      	orrs	r3, r2
 8003778:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800377a:	4a32      	ldr	r2, [pc, #200]	@ (8003844 <HAL_GPIO_Init+0x334>)
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003780:	4b30      	ldr	r3, [pc, #192]	@ (8003844 <HAL_GPIO_Init+0x334>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	43db      	mvns	r3, r3
 800378a:	69ba      	ldr	r2, [r7, #24]
 800378c:	4013      	ands	r3, r2
 800378e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003798:	2b00      	cmp	r3, #0
 800379a:	d003      	beq.n	80037a4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800379c:	69ba      	ldr	r2, [r7, #24]
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	4313      	orrs	r3, r2
 80037a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80037a4:	4a27      	ldr	r2, [pc, #156]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037a6:	69bb      	ldr	r3, [r7, #24]
 80037a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80037aa:	4b26      	ldr	r3, [pc, #152]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037ac:	685b      	ldr	r3, [r3, #4]
 80037ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	43db      	mvns	r3, r3
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	4013      	ands	r3, r2
 80037b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d003      	beq.n	80037ce <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80037c6:	69ba      	ldr	r2, [r7, #24]
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4313      	orrs	r3, r2
 80037cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80037ce:	4a1d      	ldr	r2, [pc, #116]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037d0:	69bb      	ldr	r3, [r7, #24]
 80037d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80037d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	43db      	mvns	r3, r3
 80037de:	69ba      	ldr	r2, [r7, #24]
 80037e0:	4013      	ands	r3, r2
 80037e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80037e4:	683b      	ldr	r3, [r7, #0]
 80037e6:	685b      	ldr	r3, [r3, #4]
 80037e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d003      	beq.n	80037f8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	4313      	orrs	r3, r2
 80037f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80037f8:	4a12      	ldr	r2, [pc, #72]	@ (8003844 <HAL_GPIO_Init+0x334>)
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	3301      	adds	r3, #1
 8003802:	61fb      	str	r3, [r7, #28]
 8003804:	69fb      	ldr	r3, [r7, #28]
 8003806:	2b0f      	cmp	r3, #15
 8003808:	f67f ae90 	bls.w	800352c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	3724      	adds	r7, #36	@ 0x24
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40023800 	.word	0x40023800
 8003820:	40013800 	.word	0x40013800
 8003824:	40020000 	.word	0x40020000
 8003828:	40020400 	.word	0x40020400
 800382c:	40020800 	.word	0x40020800
 8003830:	40020c00 	.word	0x40020c00
 8003834:	40021000 	.word	0x40021000
 8003838:	40021400 	.word	0x40021400
 800383c:	40021800 	.word	0x40021800
 8003840:	40021c00 	.word	0x40021c00
 8003844:	40013c00 	.word	0x40013c00

08003848 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003848:	b480      	push	{r7}
 800384a:	b085      	sub	sp, #20
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
 8003850:	460b      	mov	r3, r1
 8003852:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	691a      	ldr	r2, [r3, #16]
 8003858:	887b      	ldrh	r3, [r7, #2]
 800385a:	4013      	ands	r3, r2
 800385c:	2b00      	cmp	r3, #0
 800385e:	d002      	beq.n	8003866 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003860:	2301      	movs	r3, #1
 8003862:	73fb      	strb	r3, [r7, #15]
 8003864:	e001      	b.n	800386a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003866:	2300      	movs	r3, #0
 8003868:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800386a:	7bfb      	ldrb	r3, [r7, #15]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3714      	adds	r7, #20
 8003870:	46bd      	mov	sp, r7
 8003872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003876:	4770      	bx	lr

08003878 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003878:	b480      	push	{r7}
 800387a:	b083      	sub	sp, #12
 800387c:	af00      	add	r7, sp, #0
 800387e:	6078      	str	r0, [r7, #4]
 8003880:	460b      	mov	r3, r1
 8003882:	807b      	strh	r3, [r7, #2]
 8003884:	4613      	mov	r3, r2
 8003886:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003888:	787b      	ldrb	r3, [r7, #1]
 800388a:	2b00      	cmp	r3, #0
 800388c:	d003      	beq.n	8003896 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800388e:	887a      	ldrh	r2, [r7, #2]
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003894:	e003      	b.n	800389e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003896:	887b      	ldrh	r3, [r7, #2]
 8003898:	041a      	lsls	r2, r3, #16
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	619a      	str	r2, [r3, #24]
}
 800389e:	bf00      	nop
 80038a0:	370c      	adds	r7, #12
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
	...

080038ac <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b082      	sub	sp, #8
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	4603      	mov	r3, r0
 80038b4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80038b6:	4b08      	ldr	r3, [pc, #32]	@ (80038d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038b8:	695a      	ldr	r2, [r3, #20]
 80038ba:	88fb      	ldrh	r3, [r7, #6]
 80038bc:	4013      	ands	r3, r2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d006      	beq.n	80038d0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80038c2:	4a05      	ldr	r2, [pc, #20]	@ (80038d8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80038c4:	88fb      	ldrh	r3, [r7, #6]
 80038c6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80038c8:	88fb      	ldrh	r3, [r7, #6]
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fe f844 	bl	8001958 <HAL_GPIO_EXTI_Callback>
  }
}
 80038d0:	bf00      	nop
 80038d2:	3708      	adds	r7, #8
 80038d4:	46bd      	mov	sp, r7
 80038d6:	bd80      	pop	{r7, pc}
 80038d8:	40013c00 	.word	0x40013c00

080038dc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80038dc:	b580      	push	{r7, lr}
 80038de:	b086      	sub	sp, #24
 80038e0:	af00      	add	r7, sp, #0
 80038e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d101      	bne.n	80038ee <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80038ea:	2301      	movs	r3, #1
 80038ec:	e267      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0301 	and.w	r3, r3, #1
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d075      	beq.n	80039e6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80038fa:	4b88      	ldr	r3, [pc, #544]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 80038fc:	689b      	ldr	r3, [r3, #8]
 80038fe:	f003 030c 	and.w	r3, r3, #12
 8003902:	2b04      	cmp	r3, #4
 8003904:	d00c      	beq.n	8003920 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003906:	4b85      	ldr	r3, [pc, #532]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003908:	689b      	ldr	r3, [r3, #8]
 800390a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800390e:	2b08      	cmp	r3, #8
 8003910:	d112      	bne.n	8003938 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003912:	4b82      	ldr	r3, [pc, #520]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003914:	685b      	ldr	r3, [r3, #4]
 8003916:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800391a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800391e:	d10b      	bne.n	8003938 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003920:	4b7e      	ldr	r3, [pc, #504]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003928:	2b00      	cmp	r3, #0
 800392a:	d05b      	beq.n	80039e4 <HAL_RCC_OscConfig+0x108>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	685b      	ldr	r3, [r3, #4]
 8003930:	2b00      	cmp	r3, #0
 8003932:	d157      	bne.n	80039e4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003934:	2301      	movs	r3, #1
 8003936:	e242      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	685b      	ldr	r3, [r3, #4]
 800393c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003940:	d106      	bne.n	8003950 <HAL_RCC_OscConfig+0x74>
 8003942:	4b76      	ldr	r3, [pc, #472]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a75      	ldr	r2, [pc, #468]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003948:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800394c:	6013      	str	r3, [r2, #0]
 800394e:	e01d      	b.n	800398c <HAL_RCC_OscConfig+0xb0>
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003958:	d10c      	bne.n	8003974 <HAL_RCC_OscConfig+0x98>
 800395a:	4b70      	ldr	r3, [pc, #448]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	4a6f      	ldr	r2, [pc, #444]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003964:	6013      	str	r3, [r2, #0]
 8003966:	4b6d      	ldr	r3, [pc, #436]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	4a6c      	ldr	r2, [pc, #432]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	6013      	str	r3, [r2, #0]
 8003972:	e00b      	b.n	800398c <HAL_RCC_OscConfig+0xb0>
 8003974:	4b69      	ldr	r3, [pc, #420]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	4a68      	ldr	r2, [pc, #416]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 800397a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800397e:	6013      	str	r3, [r2, #0]
 8003980:	4b66      	ldr	r3, [pc, #408]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	4a65      	ldr	r2, [pc, #404]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800398a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	2b00      	cmp	r3, #0
 8003992:	d013      	beq.n	80039bc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003994:	f7fe ffd4 	bl	8002940 <HAL_GetTick>
 8003998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800399a:	e008      	b.n	80039ae <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800399c:	f7fe ffd0 	bl	8002940 <HAL_GetTick>
 80039a0:	4602      	mov	r2, r0
 80039a2:	693b      	ldr	r3, [r7, #16]
 80039a4:	1ad3      	subs	r3, r2, r3
 80039a6:	2b64      	cmp	r3, #100	@ 0x64
 80039a8:	d901      	bls.n	80039ae <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e207      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039ae:	4b5b      	ldr	r3, [pc, #364]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0f0      	beq.n	800399c <HAL_RCC_OscConfig+0xc0>
 80039ba:	e014      	b.n	80039e6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80039bc:	f7fe ffc0 	bl	8002940 <HAL_GetTick>
 80039c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039c2:	e008      	b.n	80039d6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039c4:	f7fe ffbc 	bl	8002940 <HAL_GetTick>
 80039c8:	4602      	mov	r2, r0
 80039ca:	693b      	ldr	r3, [r7, #16]
 80039cc:	1ad3      	subs	r3, r2, r3
 80039ce:	2b64      	cmp	r3, #100	@ 0x64
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e1f3      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80039d6:	4b51      	ldr	r3, [pc, #324]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d1f0      	bne.n	80039c4 <HAL_RCC_OscConfig+0xe8>
 80039e2:	e000      	b.n	80039e6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f003 0302 	and.w	r3, r3, #2
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d063      	beq.n	8003aba <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80039f2:	4b4a      	ldr	r3, [pc, #296]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 030c 	and.w	r3, r3, #12
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00b      	beq.n	8003a16 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80039fe:	4b47      	ldr	r3, [pc, #284]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a00:	689b      	ldr	r3, [r3, #8]
 8003a02:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003a06:	2b08      	cmp	r3, #8
 8003a08:	d11c      	bne.n	8003a44 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a0a:	4b44      	ldr	r3, [pc, #272]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d116      	bne.n	8003a44 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a16:	4b41      	ldr	r3, [pc, #260]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f003 0302 	and.w	r3, r3, #2
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d005      	beq.n	8003a2e <HAL_RCC_OscConfig+0x152>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	68db      	ldr	r3, [r3, #12]
 8003a26:	2b01      	cmp	r3, #1
 8003a28:	d001      	beq.n	8003a2e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e1c7      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a2e:	4b3b      	ldr	r3, [pc, #236]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	691b      	ldr	r3, [r3, #16]
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	4937      	ldr	r1, [pc, #220]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a42:	e03a      	b.n	8003aba <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	68db      	ldr	r3, [r3, #12]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d020      	beq.n	8003a8e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a4c:	4b34      	ldr	r3, [pc, #208]	@ (8003b20 <HAL_RCC_OscConfig+0x244>)
 8003a4e:	2201      	movs	r2, #1
 8003a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a52:	f7fe ff75 	bl	8002940 <HAL_GetTick>
 8003a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a58:	e008      	b.n	8003a6c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a5a:	f7fe ff71 	bl	8002940 <HAL_GetTick>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	693b      	ldr	r3, [r7, #16]
 8003a62:	1ad3      	subs	r3, r2, r3
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	d901      	bls.n	8003a6c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003a68:	2303      	movs	r3, #3
 8003a6a:	e1a8      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003a6c:	4b2b      	ldr	r3, [pc, #172]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	f003 0302 	and.w	r3, r3, #2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d0f0      	beq.n	8003a5a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a78:	4b28      	ldr	r3, [pc, #160]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	691b      	ldr	r3, [r3, #16]
 8003a84:	00db      	lsls	r3, r3, #3
 8003a86:	4925      	ldr	r1, [pc, #148]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003a88:	4313      	orrs	r3, r2
 8003a8a:	600b      	str	r3, [r1, #0]
 8003a8c:	e015      	b.n	8003aba <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003a8e:	4b24      	ldr	r3, [pc, #144]	@ (8003b20 <HAL_RCC_OscConfig+0x244>)
 8003a90:	2200      	movs	r2, #0
 8003a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a94:	f7fe ff54 	bl	8002940 <HAL_GetTick>
 8003a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003a9a:	e008      	b.n	8003aae <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003a9c:	f7fe ff50 	bl	8002940 <HAL_GetTick>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	693b      	ldr	r3, [r7, #16]
 8003aa4:	1ad3      	subs	r3, r2, r3
 8003aa6:	2b02      	cmp	r3, #2
 8003aa8:	d901      	bls.n	8003aae <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003aaa:	2303      	movs	r3, #3
 8003aac:	e187      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003aae:	4b1b      	ldr	r3, [pc, #108]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f003 0302 	and.w	r3, r3, #2
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d1f0      	bne.n	8003a9c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	f003 0308 	and.w	r3, r3, #8
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d036      	beq.n	8003b34 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	695b      	ldr	r3, [r3, #20]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d016      	beq.n	8003afc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ace:	4b15      	ldr	r3, [pc, #84]	@ (8003b24 <HAL_RCC_OscConfig+0x248>)
 8003ad0:	2201      	movs	r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad4:	f7fe ff34 	bl	8002940 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003adc:	f7fe ff30 	bl	8002940 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e167      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003aee:	4b0b      	ldr	r3, [pc, #44]	@ (8003b1c <HAL_RCC_OscConfig+0x240>)
 8003af0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003af2:	f003 0302 	and.w	r3, r3, #2
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d0f0      	beq.n	8003adc <HAL_RCC_OscConfig+0x200>
 8003afa:	e01b      	b.n	8003b34 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003afc:	4b09      	ldr	r3, [pc, #36]	@ (8003b24 <HAL_RCC_OscConfig+0x248>)
 8003afe:	2200      	movs	r2, #0
 8003b00:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b02:	f7fe ff1d 	bl	8002940 <HAL_GetTick>
 8003b06:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b08:	e00e      	b.n	8003b28 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b0a:	f7fe ff19 	bl	8002940 <HAL_GetTick>
 8003b0e:	4602      	mov	r2, r0
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	1ad3      	subs	r3, r2, r3
 8003b14:	2b02      	cmp	r3, #2
 8003b16:	d907      	bls.n	8003b28 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b18:	2303      	movs	r3, #3
 8003b1a:	e150      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
 8003b1c:	40023800 	.word	0x40023800
 8003b20:	42470000 	.word	0x42470000
 8003b24:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b28:	4b88      	ldr	r3, [pc, #544]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003b2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d1ea      	bne.n	8003b0a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f003 0304 	and.w	r3, r3, #4
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	f000 8097 	beq.w	8003c70 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b42:	2300      	movs	r3, #0
 8003b44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b46:	4b81      	ldr	r3, [pc, #516]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003b48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d10f      	bne.n	8003b72 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b52:	2300      	movs	r3, #0
 8003b54:	60bb      	str	r3, [r7, #8]
 8003b56:	4b7d      	ldr	r3, [pc, #500]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	4a7c      	ldr	r2, [pc, #496]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003b5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b60:	6413      	str	r3, [r2, #64]	@ 0x40
 8003b62:	4b7a      	ldr	r3, [pc, #488]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b66:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b6a:	60bb      	str	r3, [r7, #8]
 8003b6c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b72:	4b77      	ldr	r3, [pc, #476]	@ (8003d50 <HAL_RCC_OscConfig+0x474>)
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d118      	bne.n	8003bb0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003b7e:	4b74      	ldr	r3, [pc, #464]	@ (8003d50 <HAL_RCC_OscConfig+0x474>)
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a73      	ldr	r2, [pc, #460]	@ (8003d50 <HAL_RCC_OscConfig+0x474>)
 8003b84:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b88:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003b8a:	f7fe fed9 	bl	8002940 <HAL_GetTick>
 8003b8e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003b90:	e008      	b.n	8003ba4 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b92:	f7fe fed5 	bl	8002940 <HAL_GetTick>
 8003b96:	4602      	mov	r2, r0
 8003b98:	693b      	ldr	r3, [r7, #16]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	2b02      	cmp	r3, #2
 8003b9e:	d901      	bls.n	8003ba4 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003ba0:	2303      	movs	r3, #3
 8003ba2:	e10c      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ba4:	4b6a      	ldr	r3, [pc, #424]	@ (8003d50 <HAL_RCC_OscConfig+0x474>)
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d0f0      	beq.n	8003b92 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	689b      	ldr	r3, [r3, #8]
 8003bb4:	2b01      	cmp	r3, #1
 8003bb6:	d106      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x2ea>
 8003bb8:	4b64      	ldr	r3, [pc, #400]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bbc:	4a63      	ldr	r2, [pc, #396]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bbe:	f043 0301 	orr.w	r3, r3, #1
 8003bc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bc4:	e01c      	b.n	8003c00 <HAL_RCC_OscConfig+0x324>
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	689b      	ldr	r3, [r3, #8]
 8003bca:	2b05      	cmp	r3, #5
 8003bcc:	d10c      	bne.n	8003be8 <HAL_RCC_OscConfig+0x30c>
 8003bce:	4b5f      	ldr	r3, [pc, #380]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bd0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bd2:	4a5e      	ldr	r2, [pc, #376]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bd4:	f043 0304 	orr.w	r3, r3, #4
 8003bd8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bda:	4b5c      	ldr	r3, [pc, #368]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bdc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bde:	4a5b      	ldr	r2, [pc, #364]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003be0:	f043 0301 	orr.w	r3, r3, #1
 8003be4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003be6:	e00b      	b.n	8003c00 <HAL_RCC_OscConfig+0x324>
 8003be8:	4b58      	ldr	r3, [pc, #352]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bec:	4a57      	ldr	r2, [pc, #348]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bee:	f023 0301 	bic.w	r3, r3, #1
 8003bf2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003bf4:	4b55      	ldr	r3, [pc, #340]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bf6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003bf8:	4a54      	ldr	r2, [pc, #336]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003bfa:	f023 0304 	bic.w	r3, r3, #4
 8003bfe:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d015      	beq.n	8003c34 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c08:	f7fe fe9a 	bl	8002940 <HAL_GetTick>
 8003c0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c0e:	e00a      	b.n	8003c26 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c10:	f7fe fe96 	bl	8002940 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	693b      	ldr	r3, [r7, #16]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d901      	bls.n	8003c26 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003c22:	2303      	movs	r3, #3
 8003c24:	e0cb      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c26:	4b49      	ldr	r3, [pc, #292]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003c28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c2a:	f003 0302 	and.w	r3, r3, #2
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d0ee      	beq.n	8003c10 <HAL_RCC_OscConfig+0x334>
 8003c32:	e014      	b.n	8003c5e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c34:	f7fe fe84 	bl	8002940 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c3a:	e00a      	b.n	8003c52 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c3c:	f7fe fe80 	bl	8002940 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d901      	bls.n	8003c52 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003c4e:	2303      	movs	r3, #3
 8003c50:	e0b5      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003c52:	4b3e      	ldr	r3, [pc, #248]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003c54:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c56:	f003 0302 	and.w	r3, r3, #2
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d1ee      	bne.n	8003c3c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003c5e:	7dfb      	ldrb	r3, [r7, #23]
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d105      	bne.n	8003c70 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c64:	4b39      	ldr	r3, [pc, #228]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c68:	4a38      	ldr	r2, [pc, #224]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003c6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c6e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	699b      	ldr	r3, [r3, #24]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	f000 80a1 	beq.w	8003dbc <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003c7a:	4b34      	ldr	r3, [pc, #208]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003c7c:	689b      	ldr	r3, [r3, #8]
 8003c7e:	f003 030c 	and.w	r3, r3, #12
 8003c82:	2b08      	cmp	r3, #8
 8003c84:	d05c      	beq.n	8003d40 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	699b      	ldr	r3, [r3, #24]
 8003c8a:	2b02      	cmp	r3, #2
 8003c8c:	d141      	bne.n	8003d12 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c8e:	4b31      	ldr	r3, [pc, #196]	@ (8003d54 <HAL_RCC_OscConfig+0x478>)
 8003c90:	2200      	movs	r2, #0
 8003c92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c94:	f7fe fe54 	bl	8002940 <HAL_GetTick>
 8003c98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003c9a:	e008      	b.n	8003cae <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c9c:	f7fe fe50 	bl	8002940 <HAL_GetTick>
 8003ca0:	4602      	mov	r2, r0
 8003ca2:	693b      	ldr	r3, [r7, #16]
 8003ca4:	1ad3      	subs	r3, r2, r3
 8003ca6:	2b02      	cmp	r3, #2
 8003ca8:	d901      	bls.n	8003cae <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003caa:	2303      	movs	r3, #3
 8003cac:	e087      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003cae:	4b27      	ldr	r3, [pc, #156]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	d1f0      	bne.n	8003c9c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	69da      	ldr	r2, [r3, #28]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6a1b      	ldr	r3, [r3, #32]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cc8:	019b      	lsls	r3, r3, #6
 8003cca:	431a      	orrs	r2, r3
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd0:	085b      	lsrs	r3, r3, #1
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	041b      	lsls	r3, r3, #16
 8003cd6:	431a      	orrs	r2, r3
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cdc:	061b      	lsls	r3, r3, #24
 8003cde:	491b      	ldr	r1, [pc, #108]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8003d54 <HAL_RCC_OscConfig+0x478>)
 8003ce6:	2201      	movs	r2, #1
 8003ce8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cea:	f7fe fe29 	bl	8002940 <HAL_GetTick>
 8003cee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003cf0:	e008      	b.n	8003d04 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf2:	f7fe fe25 	bl	8002940 <HAL_GetTick>
 8003cf6:	4602      	mov	r2, r0
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	1ad3      	subs	r3, r2, r3
 8003cfc:	2b02      	cmp	r3, #2
 8003cfe:	d901      	bls.n	8003d04 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d00:	2303      	movs	r3, #3
 8003d02:	e05c      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d04:	4b11      	ldr	r3, [pc, #68]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d0c:	2b00      	cmp	r3, #0
 8003d0e:	d0f0      	beq.n	8003cf2 <HAL_RCC_OscConfig+0x416>
 8003d10:	e054      	b.n	8003dbc <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d12:	4b10      	ldr	r3, [pc, #64]	@ (8003d54 <HAL_RCC_OscConfig+0x478>)
 8003d14:	2200      	movs	r2, #0
 8003d16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d18:	f7fe fe12 	bl	8002940 <HAL_GetTick>
 8003d1c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d1e:	e008      	b.n	8003d32 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d20:	f7fe fe0e 	bl	8002940 <HAL_GetTick>
 8003d24:	4602      	mov	r2, r0
 8003d26:	693b      	ldr	r3, [r7, #16]
 8003d28:	1ad3      	subs	r3, r2, r3
 8003d2a:	2b02      	cmp	r3, #2
 8003d2c:	d901      	bls.n	8003d32 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003d2e:	2303      	movs	r3, #3
 8003d30:	e045      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d32:	4b06      	ldr	r3, [pc, #24]	@ (8003d4c <HAL_RCC_OscConfig+0x470>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d1f0      	bne.n	8003d20 <HAL_RCC_OscConfig+0x444>
 8003d3e:	e03d      	b.n	8003dbc <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	699b      	ldr	r3, [r3, #24]
 8003d44:	2b01      	cmp	r3, #1
 8003d46:	d107      	bne.n	8003d58 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e038      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
 8003d4c:	40023800 	.word	0x40023800
 8003d50:	40007000 	.word	0x40007000
 8003d54:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003d58:	4b1b      	ldr	r3, [pc, #108]	@ (8003dc8 <HAL_RCC_OscConfig+0x4ec>)
 8003d5a:	685b      	ldr	r3, [r3, #4]
 8003d5c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	699b      	ldr	r3, [r3, #24]
 8003d62:	2b01      	cmp	r3, #1
 8003d64:	d028      	beq.n	8003db8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003d70:	429a      	cmp	r2, r3
 8003d72:	d121      	bne.n	8003db8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d11a      	bne.n	8003db8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003d88:	4013      	ands	r3, r2
 8003d8a:	687a      	ldr	r2, [r7, #4]
 8003d8c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003d8e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d111      	bne.n	8003db8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d9e:	085b      	lsrs	r3, r3, #1
 8003da0:	3b01      	subs	r3, #1
 8003da2:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d107      	bne.n	8003db8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003db2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003db4:	429a      	cmp	r2, r3
 8003db6:	d001      	beq.n	8003dbc <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	e000      	b.n	8003dbe <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003dbc:	2300      	movs	r3, #0
}
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	3718      	adds	r7, #24
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40023800 	.word	0x40023800

08003dcc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003dcc:	b580      	push	{r7, lr}
 8003dce:	b084      	sub	sp, #16
 8003dd0:	af00      	add	r7, sp, #0
 8003dd2:	6078      	str	r0, [r7, #4]
 8003dd4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d101      	bne.n	8003de0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003ddc:	2301      	movs	r3, #1
 8003dde:	e0cc      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003de0:	4b68      	ldr	r3, [pc, #416]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	f003 0307 	and.w	r3, r3, #7
 8003de8:	683a      	ldr	r2, [r7, #0]
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d90c      	bls.n	8003e08 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003dee:	4b65      	ldr	r3, [pc, #404]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	b2d2      	uxtb	r2, r2
 8003df4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003df6:	4b63      	ldr	r3, [pc, #396]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	f003 0307 	and.w	r3, r3, #7
 8003dfe:	683a      	ldr	r2, [r7, #0]
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d001      	beq.n	8003e08 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e04:	2301      	movs	r3, #1
 8003e06:	e0b8      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f003 0302 	and.w	r3, r3, #2
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d020      	beq.n	8003e56 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	f003 0304 	and.w	r3, r3, #4
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d005      	beq.n	8003e2c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e20:	4b59      	ldr	r3, [pc, #356]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	4a58      	ldr	r2, [pc, #352]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e26:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003e2a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f003 0308 	and.w	r3, r3, #8
 8003e34:	2b00      	cmp	r3, #0
 8003e36:	d005      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003e38:	4b53      	ldr	r3, [pc, #332]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3a:	689b      	ldr	r3, [r3, #8]
 8003e3c:	4a52      	ldr	r2, [pc, #328]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e3e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003e42:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e44:	4b50      	ldr	r3, [pc, #320]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e46:	689b      	ldr	r3, [r3, #8]
 8003e48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	689b      	ldr	r3, [r3, #8]
 8003e50:	494d      	ldr	r1, [pc, #308]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e52:	4313      	orrs	r3, r2
 8003e54:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f003 0301 	and.w	r3, r3, #1
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d044      	beq.n	8003eec <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d107      	bne.n	8003e7a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e6a:	4b47      	ldr	r3, [pc, #284]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d119      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	e07f      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d003      	beq.n	8003e8a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003e86:	2b03      	cmp	r3, #3
 8003e88:	d107      	bne.n	8003e9a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003e8a:	4b3f      	ldr	r3, [pc, #252]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d109      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	e06f      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e9a:	4b3b      	ldr	r3, [pc, #236]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	f003 0302 	and.w	r3, r3, #2
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e067      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003eaa:	4b37      	ldr	r3, [pc, #220]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003eac:	689b      	ldr	r3, [r3, #8]
 8003eae:	f023 0203 	bic.w	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	685b      	ldr	r3, [r3, #4]
 8003eb6:	4934      	ldr	r1, [pc, #208]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb8:	4313      	orrs	r3, r2
 8003eba:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ebc:	f7fe fd40 	bl	8002940 <HAL_GetTick>
 8003ec0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec2:	e00a      	b.n	8003eda <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ec4:	f7fe fd3c 	bl	8002940 <HAL_GetTick>
 8003ec8:	4602      	mov	r2, r0
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	1ad3      	subs	r3, r2, r3
 8003ece:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	d901      	bls.n	8003eda <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e04f      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eda:	4b2b      	ldr	r3, [pc, #172]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f003 020c 	and.w	r2, r3, #12
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	009b      	lsls	r3, r3, #2
 8003ee8:	429a      	cmp	r2, r3
 8003eea:	d1eb      	bne.n	8003ec4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003eec:	4b25      	ldr	r3, [pc, #148]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f003 0307 	and.w	r3, r3, #7
 8003ef4:	683a      	ldr	r2, [r7, #0]
 8003ef6:	429a      	cmp	r2, r3
 8003ef8:	d20c      	bcs.n	8003f14 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003efa:	4b22      	ldr	r3, [pc, #136]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003efc:	683a      	ldr	r2, [r7, #0]
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f02:	4b20      	ldr	r3, [pc, #128]	@ (8003f84 <HAL_RCC_ClockConfig+0x1b8>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0307 	and.w	r3, r3, #7
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	429a      	cmp	r2, r3
 8003f0e:	d001      	beq.n	8003f14 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e032      	b.n	8003f7a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d008      	beq.n	8003f32 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f20:	4b19      	ldr	r3, [pc, #100]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003f22:	689b      	ldr	r3, [r3, #8]
 8003f24:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	4916      	ldr	r1, [pc, #88]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0308 	and.w	r3, r3, #8
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d009      	beq.n	8003f52 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003f3e:	4b12      	ldr	r3, [pc, #72]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	00db      	lsls	r3, r3, #3
 8003f4c:	490e      	ldr	r1, [pc, #56]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003f52:	f000 f821 	bl	8003f98 <HAL_RCC_GetSysClockFreq>
 8003f56:	4602      	mov	r2, r0
 8003f58:	4b0b      	ldr	r3, [pc, #44]	@ (8003f88 <HAL_RCC_ClockConfig+0x1bc>)
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	091b      	lsrs	r3, r3, #4
 8003f5e:	f003 030f 	and.w	r3, r3, #15
 8003f62:	490a      	ldr	r1, [pc, #40]	@ (8003f8c <HAL_RCC_ClockConfig+0x1c0>)
 8003f64:	5ccb      	ldrb	r3, [r1, r3]
 8003f66:	fa22 f303 	lsr.w	r3, r2, r3
 8003f6a:	4a09      	ldr	r2, [pc, #36]	@ (8003f90 <HAL_RCC_ClockConfig+0x1c4>)
 8003f6c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003f6e:	4b09      	ldr	r3, [pc, #36]	@ (8003f94 <HAL_RCC_ClockConfig+0x1c8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	4618      	mov	r0, r3
 8003f74:	f7fe fa26 	bl	80023c4 <HAL_InitTick>

  return HAL_OK;
 8003f78:	2300      	movs	r3, #0
}
 8003f7a:	4618      	mov	r0, r3
 8003f7c:	3710      	adds	r7, #16
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	bd80      	pop	{r7, pc}
 8003f82:	bf00      	nop
 8003f84:	40023c00 	.word	0x40023c00
 8003f88:	40023800 	.word	0x40023800
 8003f8c:	0800cec4 	.word	0x0800cec4
 8003f90:	20000014 	.word	0x20000014
 8003f94:	20000018 	.word	0x20000018

08003f98 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f98:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003f9c:	b094      	sub	sp, #80	@ 0x50
 8003f9e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003fa4:	2300      	movs	r3, #0
 8003fa6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003fb0:	4b79      	ldr	r3, [pc, #484]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fb2:	689b      	ldr	r3, [r3, #8]
 8003fb4:	f003 030c 	and.w	r3, r3, #12
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d00d      	beq.n	8003fd8 <HAL_RCC_GetSysClockFreq+0x40>
 8003fbc:	2b08      	cmp	r3, #8
 8003fbe:	f200 80e1 	bhi.w	8004184 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d002      	beq.n	8003fcc <HAL_RCC_GetSysClockFreq+0x34>
 8003fc6:	2b04      	cmp	r3, #4
 8003fc8:	d003      	beq.n	8003fd2 <HAL_RCC_GetSysClockFreq+0x3a>
 8003fca:	e0db      	b.n	8004184 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003fcc:	4b73      	ldr	r3, [pc, #460]	@ (800419c <HAL_RCC_GetSysClockFreq+0x204>)
 8003fce:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fd0:	e0db      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003fd2:	4b73      	ldr	r3, [pc, #460]	@ (80041a0 <HAL_RCC_GetSysClockFreq+0x208>)
 8003fd4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003fd6:	e0d8      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003fd8:	4b6f      	ldr	r3, [pc, #444]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fda:	685b      	ldr	r3, [r3, #4]
 8003fdc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003fe0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d063      	beq.n	80040b6 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003fee:	4b6a      	ldr	r3, [pc, #424]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	099b      	lsrs	r3, r3, #6
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003ff8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003ffa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ffc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004000:	633b      	str	r3, [r7, #48]	@ 0x30
 8004002:	2300      	movs	r3, #0
 8004004:	637b      	str	r3, [r7, #52]	@ 0x34
 8004006:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800400a:	4622      	mov	r2, r4
 800400c:	462b      	mov	r3, r5
 800400e:	f04f 0000 	mov.w	r0, #0
 8004012:	f04f 0100 	mov.w	r1, #0
 8004016:	0159      	lsls	r1, r3, #5
 8004018:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800401c:	0150      	lsls	r0, r2, #5
 800401e:	4602      	mov	r2, r0
 8004020:	460b      	mov	r3, r1
 8004022:	4621      	mov	r1, r4
 8004024:	1a51      	subs	r1, r2, r1
 8004026:	6139      	str	r1, [r7, #16]
 8004028:	4629      	mov	r1, r5
 800402a:	eb63 0301 	sbc.w	r3, r3, r1
 800402e:	617b      	str	r3, [r7, #20]
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800403c:	4659      	mov	r1, fp
 800403e:	018b      	lsls	r3, r1, #6
 8004040:	4651      	mov	r1, sl
 8004042:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004046:	4651      	mov	r1, sl
 8004048:	018a      	lsls	r2, r1, #6
 800404a:	4651      	mov	r1, sl
 800404c:	ebb2 0801 	subs.w	r8, r2, r1
 8004050:	4659      	mov	r1, fp
 8004052:	eb63 0901 	sbc.w	r9, r3, r1
 8004056:	f04f 0200 	mov.w	r2, #0
 800405a:	f04f 0300 	mov.w	r3, #0
 800405e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004062:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004066:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800406a:	4690      	mov	r8, r2
 800406c:	4699      	mov	r9, r3
 800406e:	4623      	mov	r3, r4
 8004070:	eb18 0303 	adds.w	r3, r8, r3
 8004074:	60bb      	str	r3, [r7, #8]
 8004076:	462b      	mov	r3, r5
 8004078:	eb49 0303 	adc.w	r3, r9, r3
 800407c:	60fb      	str	r3, [r7, #12]
 800407e:	f04f 0200 	mov.w	r2, #0
 8004082:	f04f 0300 	mov.w	r3, #0
 8004086:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800408a:	4629      	mov	r1, r5
 800408c:	024b      	lsls	r3, r1, #9
 800408e:	4621      	mov	r1, r4
 8004090:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004094:	4621      	mov	r1, r4
 8004096:	024a      	lsls	r2, r1, #9
 8004098:	4610      	mov	r0, r2
 800409a:	4619      	mov	r1, r3
 800409c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800409e:	2200      	movs	r2, #0
 80040a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80040a2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80040a4:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80040a8:	f7fc fd88 	bl	8000bbc <__aeabi_uldivmod>
 80040ac:	4602      	mov	r2, r0
 80040ae:	460b      	mov	r3, r1
 80040b0:	4613      	mov	r3, r2
 80040b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80040b4:	e058      	b.n	8004168 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040b6:	4b38      	ldr	r3, [pc, #224]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	099b      	lsrs	r3, r3, #6
 80040bc:	2200      	movs	r2, #0
 80040be:	4618      	mov	r0, r3
 80040c0:	4611      	mov	r1, r2
 80040c2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80040c6:	623b      	str	r3, [r7, #32]
 80040c8:	2300      	movs	r3, #0
 80040ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80040cc:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80040d0:	4642      	mov	r2, r8
 80040d2:	464b      	mov	r3, r9
 80040d4:	f04f 0000 	mov.w	r0, #0
 80040d8:	f04f 0100 	mov.w	r1, #0
 80040dc:	0159      	lsls	r1, r3, #5
 80040de:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040e2:	0150      	lsls	r0, r2, #5
 80040e4:	4602      	mov	r2, r0
 80040e6:	460b      	mov	r3, r1
 80040e8:	4641      	mov	r1, r8
 80040ea:	ebb2 0a01 	subs.w	sl, r2, r1
 80040ee:	4649      	mov	r1, r9
 80040f0:	eb63 0b01 	sbc.w	fp, r3, r1
 80040f4:	f04f 0200 	mov.w	r2, #0
 80040f8:	f04f 0300 	mov.w	r3, #0
 80040fc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004100:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004104:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004108:	ebb2 040a 	subs.w	r4, r2, sl
 800410c:	eb63 050b 	sbc.w	r5, r3, fp
 8004110:	f04f 0200 	mov.w	r2, #0
 8004114:	f04f 0300 	mov.w	r3, #0
 8004118:	00eb      	lsls	r3, r5, #3
 800411a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800411e:	00e2      	lsls	r2, r4, #3
 8004120:	4614      	mov	r4, r2
 8004122:	461d      	mov	r5, r3
 8004124:	4643      	mov	r3, r8
 8004126:	18e3      	adds	r3, r4, r3
 8004128:	603b      	str	r3, [r7, #0]
 800412a:	464b      	mov	r3, r9
 800412c:	eb45 0303 	adc.w	r3, r5, r3
 8004130:	607b      	str	r3, [r7, #4]
 8004132:	f04f 0200 	mov.w	r2, #0
 8004136:	f04f 0300 	mov.w	r3, #0
 800413a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800413e:	4629      	mov	r1, r5
 8004140:	028b      	lsls	r3, r1, #10
 8004142:	4621      	mov	r1, r4
 8004144:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004148:	4621      	mov	r1, r4
 800414a:	028a      	lsls	r2, r1, #10
 800414c:	4610      	mov	r0, r2
 800414e:	4619      	mov	r1, r3
 8004150:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004152:	2200      	movs	r2, #0
 8004154:	61bb      	str	r3, [r7, #24]
 8004156:	61fa      	str	r2, [r7, #28]
 8004158:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800415c:	f7fc fd2e 	bl	8000bbc <__aeabi_uldivmod>
 8004160:	4602      	mov	r2, r0
 8004162:	460b      	mov	r3, r1
 8004164:	4613      	mov	r3, r2
 8004166:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004168:	4b0b      	ldr	r3, [pc, #44]	@ (8004198 <HAL_RCC_GetSysClockFreq+0x200>)
 800416a:	685b      	ldr	r3, [r3, #4]
 800416c:	0c1b      	lsrs	r3, r3, #16
 800416e:	f003 0303 	and.w	r3, r3, #3
 8004172:	3301      	adds	r3, #1
 8004174:	005b      	lsls	r3, r3, #1
 8004176:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004178:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800417a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800417c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004180:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004182:	e002      	b.n	800418a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004184:	4b05      	ldr	r3, [pc, #20]	@ (800419c <HAL_RCC_GetSysClockFreq+0x204>)
 8004186:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004188:	bf00      	nop
    }
  }
  return sysclockfreq;
 800418a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800418c:	4618      	mov	r0, r3
 800418e:	3750      	adds	r7, #80	@ 0x50
 8004190:	46bd      	mov	sp, r7
 8004192:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004196:	bf00      	nop
 8004198:	40023800 	.word	0x40023800
 800419c:	00f42400 	.word	0x00f42400
 80041a0:	007a1200 	.word	0x007a1200

080041a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80041a4:	b480      	push	{r7}
 80041a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80041a8:	4b03      	ldr	r3, [pc, #12]	@ (80041b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80041aa:	681b      	ldr	r3, [r3, #0]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	46bd      	mov	sp, r7
 80041b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041b4:	4770      	bx	lr
 80041b6:	bf00      	nop
 80041b8:	20000014 	.word	0x20000014

080041bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80041c0:	f7ff fff0 	bl	80041a4 <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	0a9b      	lsrs	r3, r3, #10
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4903      	ldr	r1, [pc, #12]	@ (80041e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40023800 	.word	0x40023800
 80041e0:	0800ced4 	.word	0x0800ced4

080041e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041e8:	f7ff ffdc 	bl	80041a4 <HAL_RCC_GetHCLKFreq>
 80041ec:	4602      	mov	r2, r0
 80041ee:	4b05      	ldr	r3, [pc, #20]	@ (8004204 <HAL_RCC_GetPCLK2Freq+0x20>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	0b5b      	lsrs	r3, r3, #13
 80041f4:	f003 0307 	and.w	r3, r3, #7
 80041f8:	4903      	ldr	r1, [pc, #12]	@ (8004208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041fa:	5ccb      	ldrb	r3, [r1, r3]
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004200:	4618      	mov	r0, r3
 8004202:	bd80      	pop	{r7, pc}
 8004204:	40023800 	.word	0x40023800
 8004208:	0800ced4 	.word	0x0800ced4

0800420c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800420c:	b480      	push	{r7}
 800420e:	b083      	sub	sp, #12
 8004210:	af00      	add	r7, sp, #0
 8004212:	6078      	str	r0, [r7, #4]
 8004214:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	220f      	movs	r2, #15
 800421a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800421c:	4b12      	ldr	r3, [pc, #72]	@ (8004268 <HAL_RCC_GetClockConfig+0x5c>)
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	f003 0203 	and.w	r2, r3, #3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004228:	4b0f      	ldr	r3, [pc, #60]	@ (8004268 <HAL_RCC_GetClockConfig+0x5c>)
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004234:	4b0c      	ldr	r3, [pc, #48]	@ (8004268 <HAL_RCC_GetClockConfig+0x5c>)
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004240:	4b09      	ldr	r3, [pc, #36]	@ (8004268 <HAL_RCC_GetClockConfig+0x5c>)
 8004242:	689b      	ldr	r3, [r3, #8]
 8004244:	08db      	lsrs	r3, r3, #3
 8004246:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800424e:	4b07      	ldr	r3, [pc, #28]	@ (800426c <HAL_RCC_GetClockConfig+0x60>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0207 	and.w	r2, r3, #7
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	601a      	str	r2, [r3, #0]
}
 800425a:	bf00      	nop
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr
 8004266:	bf00      	nop
 8004268:	40023800 	.word	0x40023800
 800426c:	40023c00 	.word	0x40023c00

08004270 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e07b      	b.n	800437a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004286:	2b00      	cmp	r3, #0
 8004288:	d108      	bne.n	800429c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685b      	ldr	r3, [r3, #4]
 800428e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004292:	d009      	beq.n	80042a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2200      	movs	r2, #0
 8004298:	61da      	str	r2, [r3, #28]
 800429a:	e005      	b.n	80042a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2200      	movs	r2, #0
 80042ac:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80042b4:	b2db      	uxtb	r3, r3
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d106      	bne.n	80042c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80042c2:	6878      	ldr	r0, [r7, #4]
 80042c4:	f7fd ff86 	bl	80021d4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2202      	movs	r2, #2
 80042cc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	685b      	ldr	r3, [r3, #4]
 80042e4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	689b      	ldr	r3, [r3, #8]
 80042ec:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80042f0:	431a      	orrs	r2, r3
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	68db      	ldr	r3, [r3, #12]
 80042f6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042fa:	431a      	orrs	r2, r3
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	f003 0302 	and.w	r3, r3, #2
 8004304:	431a      	orrs	r2, r3
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	695b      	ldr	r3, [r3, #20]
 800430a:	f003 0301 	and.w	r3, r3, #1
 800430e:	431a      	orrs	r2, r3
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	699b      	ldr	r3, [r3, #24]
 8004314:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004318:	431a      	orrs	r2, r3
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	69db      	ldr	r3, [r3, #28]
 800431e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004322:	431a      	orrs	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a1b      	ldr	r3, [r3, #32]
 8004328:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800432c:	ea42 0103 	orr.w	r1, r2, r3
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004334:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	430a      	orrs	r2, r1
 800433e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	699b      	ldr	r3, [r3, #24]
 8004344:	0c1b      	lsrs	r3, r3, #16
 8004346:	f003 0104 	and.w	r1, r3, #4
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800434e:	f003 0210 	and.w	r2, r3, #16
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	430a      	orrs	r2, r1
 8004358:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	69da      	ldr	r2, [r3, #28]
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004368:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	2201      	movs	r2, #1
 8004374:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004378:	2300      	movs	r3, #0
}
 800437a:	4618      	mov	r0, r3
 800437c:	3708      	adds	r7, #8
 800437e:	46bd      	mov	sp, r7
 8004380:	bd80      	pop	{r7, pc}

08004382 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004382:	b580      	push	{r7, lr}
 8004384:	b088      	sub	sp, #32
 8004386:	af00      	add	r7, sp, #0
 8004388:	60f8      	str	r0, [r7, #12]
 800438a:	60b9      	str	r1, [r7, #8]
 800438c:	603b      	str	r3, [r7, #0]
 800438e:	4613      	mov	r3, r2
 8004390:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004392:	f7fe fad5 	bl	8002940 <HAL_GetTick>
 8004396:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004398:	88fb      	ldrh	r3, [r7, #6]
 800439a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80043a2:	b2db      	uxtb	r3, r3
 80043a4:	2b01      	cmp	r3, #1
 80043a6:	d001      	beq.n	80043ac <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
 80043aa:	e12a      	b.n	8004602 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d002      	beq.n	80043b8 <HAL_SPI_Transmit+0x36>
 80043b2:	88fb      	ldrh	r3, [r7, #6]
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d101      	bne.n	80043bc <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80043b8:	2301      	movs	r3, #1
 80043ba:	e122      	b.n	8004602 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80043c2:	2b01      	cmp	r3, #1
 80043c4:	d101      	bne.n	80043ca <HAL_SPI_Transmit+0x48>
 80043c6:	2302      	movs	r3, #2
 80043c8:	e11b      	b.n	8004602 <HAL_SPI_Transmit+0x280>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	2201      	movs	r2, #1
 80043ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80043d2:	68fb      	ldr	r3, [r7, #12]
 80043d4:	2203      	movs	r2, #3
 80043d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	68ba      	ldr	r2, [r7, #8]
 80043e4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	88fa      	ldrh	r2, [r7, #6]
 80043ea:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	88fa      	ldrh	r2, [r7, #6]
 80043f0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	2200      	movs	r2, #0
 80043f6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	2200      	movs	r2, #0
 80043fc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	2200      	movs	r2, #0
 8004402:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2200      	movs	r2, #0
 800440e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	689b      	ldr	r3, [r3, #8]
 8004414:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004418:	d10f      	bne.n	800443a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	681a      	ldr	r2, [r3, #0]
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004428:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	681a      	ldr	r2, [r3, #0]
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004438:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004444:	2b40      	cmp	r3, #64	@ 0x40
 8004446:	d007      	beq.n	8004458 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	681a      	ldr	r2, [r3, #0]
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004456:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	68db      	ldr	r3, [r3, #12]
 800445c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004460:	d152      	bne.n	8004508 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <HAL_SPI_Transmit+0xee>
 800446a:	8b7b      	ldrh	r3, [r7, #26]
 800446c:	2b01      	cmp	r3, #1
 800446e:	d145      	bne.n	80044fc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004474:	881a      	ldrh	r2, [r3, #0]
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004480:	1c9a      	adds	r2, r3, #2
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800448a:	b29b      	uxth	r3, r3
 800448c:	3b01      	subs	r3, #1
 800448e:	b29a      	uxth	r2, r3
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004494:	e032      	b.n	80044fc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	f003 0302 	and.w	r3, r3, #2
 80044a0:	2b02      	cmp	r3, #2
 80044a2:	d112      	bne.n	80044ca <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044a8:	881a      	ldrh	r2, [r3, #0]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b4:	1c9a      	adds	r2, r3, #2
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80044be:	b29b      	uxth	r3, r3
 80044c0:	3b01      	subs	r3, #1
 80044c2:	b29a      	uxth	r2, r3
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80044c8:	e018      	b.n	80044fc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044ca:	f7fe fa39 	bl	8002940 <HAL_GetTick>
 80044ce:	4602      	mov	r2, r0
 80044d0:	69fb      	ldr	r3, [r7, #28]
 80044d2:	1ad3      	subs	r3, r2, r3
 80044d4:	683a      	ldr	r2, [r7, #0]
 80044d6:	429a      	cmp	r2, r3
 80044d8:	d803      	bhi.n	80044e2 <HAL_SPI_Transmit+0x160>
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044e0:	d102      	bne.n	80044e8 <HAL_SPI_Transmit+0x166>
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d109      	bne.n	80044fc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2201      	movs	r2, #1
 80044ec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	2200      	movs	r2, #0
 80044f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80044f8:	2303      	movs	r3, #3
 80044fa:	e082      	b.n	8004602 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004500:	b29b      	uxth	r3, r3
 8004502:	2b00      	cmp	r3, #0
 8004504:	d1c7      	bne.n	8004496 <HAL_SPI_Transmit+0x114>
 8004506:	e053      	b.n	80045b0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	685b      	ldr	r3, [r3, #4]
 800450c:	2b00      	cmp	r3, #0
 800450e:	d002      	beq.n	8004516 <HAL_SPI_Transmit+0x194>
 8004510:	8b7b      	ldrh	r3, [r7, #26]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d147      	bne.n	80045a6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	330c      	adds	r3, #12
 8004520:	7812      	ldrb	r2, [r2, #0]
 8004522:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004528:	1c5a      	adds	r2, r3, #1
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004532:	b29b      	uxth	r3, r3
 8004534:	3b01      	subs	r3, #1
 8004536:	b29a      	uxth	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800453c:	e033      	b.n	80045a6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	689b      	ldr	r3, [r3, #8]
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	2b02      	cmp	r3, #2
 800454a:	d113      	bne.n	8004574 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	330c      	adds	r3, #12
 8004556:	7812      	ldrb	r2, [r2, #0]
 8004558:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800455e:	1c5a      	adds	r2, r3, #1
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004568:	b29b      	uxth	r3, r3
 800456a:	3b01      	subs	r3, #1
 800456c:	b29a      	uxth	r2, r3
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004572:	e018      	b.n	80045a6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004574:	f7fe f9e4 	bl	8002940 <HAL_GetTick>
 8004578:	4602      	mov	r2, r0
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	1ad3      	subs	r3, r2, r3
 800457e:	683a      	ldr	r2, [r7, #0]
 8004580:	429a      	cmp	r2, r3
 8004582:	d803      	bhi.n	800458c <HAL_SPI_Transmit+0x20a>
 8004584:	683b      	ldr	r3, [r7, #0]
 8004586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800458a:	d102      	bne.n	8004592 <HAL_SPI_Transmit+0x210>
 800458c:	683b      	ldr	r3, [r7, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d109      	bne.n	80045a6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	2201      	movs	r2, #1
 8004596:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2200      	movs	r2, #0
 800459e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80045a2:	2303      	movs	r3, #3
 80045a4:	e02d      	b.n	8004602 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80045aa:	b29b      	uxth	r3, r3
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d1c6      	bne.n	800453e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80045b0:	69fa      	ldr	r2, [r7, #28]
 80045b2:	6839      	ldr	r1, [r7, #0]
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 fbab 	bl	8004d10 <SPI_EndRxTxTransaction>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d002      	beq.n	80045c6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	2220      	movs	r2, #32
 80045c4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	689b      	ldr	r3, [r3, #8]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d10a      	bne.n	80045e4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80045ce:	2300      	movs	r3, #0
 80045d0:	617b      	str	r3, [r7, #20]
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	68db      	ldr	r3, [r3, #12]
 80045d8:	617b      	str	r3, [r7, #20]
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	617b      	str	r3, [r7, #20]
 80045e2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	2201      	movs	r2, #1
 80045e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2200      	movs	r2, #0
 80045f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d001      	beq.n	8004600 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80045fc:	2301      	movs	r3, #1
 80045fe:	e000      	b.n	8004602 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004600:	2300      	movs	r3, #0
  }
}
 8004602:	4618      	mov	r0, r3
 8004604:	3720      	adds	r7, #32
 8004606:	46bd      	mov	sp, r7
 8004608:	bd80      	pop	{r7, pc}

0800460a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800460a:	b580      	push	{r7, lr}
 800460c:	b08a      	sub	sp, #40	@ 0x28
 800460e:	af00      	add	r7, sp, #0
 8004610:	60f8      	str	r0, [r7, #12]
 8004612:	60b9      	str	r1, [r7, #8]
 8004614:	607a      	str	r2, [r7, #4]
 8004616:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004618:	2301      	movs	r3, #1
 800461a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800461c:	f7fe f990 	bl	8002940 <HAL_GetTick>
 8004620:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004628:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	685b      	ldr	r3, [r3, #4]
 800462e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004630:	887b      	ldrh	r3, [r7, #2]
 8004632:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004634:	7ffb      	ldrb	r3, [r7, #31]
 8004636:	2b01      	cmp	r3, #1
 8004638:	d00c      	beq.n	8004654 <HAL_SPI_TransmitReceive+0x4a>
 800463a:	69bb      	ldr	r3, [r7, #24]
 800463c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004640:	d106      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	2b00      	cmp	r3, #0
 8004648:	d102      	bne.n	8004650 <HAL_SPI_TransmitReceive+0x46>
 800464a:	7ffb      	ldrb	r3, [r7, #31]
 800464c:	2b04      	cmp	r3, #4
 800464e:	d001      	beq.n	8004654 <HAL_SPI_TransmitReceive+0x4a>
  {
    return HAL_BUSY;
 8004650:	2302      	movs	r3, #2
 8004652:	e17f      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d005      	beq.n	8004666 <HAL_SPI_TransmitReceive+0x5c>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	2b00      	cmp	r3, #0
 800465e:	d002      	beq.n	8004666 <HAL_SPI_TransmitReceive+0x5c>
 8004660:	887b      	ldrh	r3, [r7, #2]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e174      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004670:	2b01      	cmp	r3, #1
 8004672:	d101      	bne.n	8004678 <HAL_SPI_TransmitReceive+0x6e>
 8004674:	2302      	movs	r3, #2
 8004676:	e16d      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004686:	b2db      	uxtb	r3, r3
 8004688:	2b04      	cmp	r3, #4
 800468a:	d003      	beq.n	8004694 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	2205      	movs	r2, #5
 8004690:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	887a      	ldrh	r2, [r7, #2]
 80046a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	887a      	ldrh	r2, [r7, #2]
 80046aa:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	887a      	ldrh	r2, [r7, #2]
 80046b6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	887a      	ldrh	r2, [r7, #2]
 80046bc:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	2200      	movs	r2, #0
 80046c2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	2200      	movs	r2, #0
 80046c8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046d4:	2b40      	cmp	r3, #64	@ 0x40
 80046d6:	d007      	beq.n	80046e8 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80046e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046f0:	d17e      	bne.n	80047f0 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d002      	beq.n	8004700 <HAL_SPI_TransmitReceive+0xf6>
 80046fa:	8afb      	ldrh	r3, [r7, #22]
 80046fc:	2b01      	cmp	r3, #1
 80046fe:	d16c      	bne.n	80047da <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004704:	881a      	ldrh	r2, [r3, #0]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004710:	1c9a      	adds	r2, r3, #2
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800471a:	b29b      	uxth	r3, r3
 800471c:	3b01      	subs	r3, #1
 800471e:	b29a      	uxth	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004724:	e059      	b.n	80047da <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 0302 	and.w	r3, r3, #2
 8004730:	2b02      	cmp	r3, #2
 8004732:	d11b      	bne.n	800476c <HAL_SPI_TransmitReceive+0x162>
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004738:	b29b      	uxth	r3, r3
 800473a:	2b00      	cmp	r3, #0
 800473c:	d016      	beq.n	800476c <HAL_SPI_TransmitReceive+0x162>
 800473e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004740:	2b01      	cmp	r3, #1
 8004742:	d113      	bne.n	800476c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004748:	881a      	ldrh	r2, [r3, #0]
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004754:	1c9a      	adds	r2, r3, #2
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800475e:	b29b      	uxth	r3, r3
 8004760:	3b01      	subs	r3, #1
 8004762:	b29a      	uxth	r2, r3
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b01      	cmp	r3, #1
 8004778:	d119      	bne.n	80047ae <HAL_SPI_TransmitReceive+0x1a4>
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800477e:	b29b      	uxth	r3, r3
 8004780:	2b00      	cmp	r3, #0
 8004782:	d014      	beq.n	80047ae <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	68da      	ldr	r2, [r3, #12]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478e:	b292      	uxth	r2, r2
 8004790:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004796:	1c9a      	adds	r2, r3, #2
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a0:	b29b      	uxth	r3, r3
 80047a2:	3b01      	subs	r3, #1
 80047a4:	b29a      	uxth	r2, r3
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80047aa:	2301      	movs	r3, #1
 80047ac:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80047ae:	f7fe f8c7 	bl	8002940 <HAL_GetTick>
 80047b2:	4602      	mov	r2, r0
 80047b4:	6a3b      	ldr	r3, [r7, #32]
 80047b6:	1ad3      	subs	r3, r2, r3
 80047b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80047ba:	429a      	cmp	r2, r3
 80047bc:	d80d      	bhi.n	80047da <HAL_SPI_TransmitReceive+0x1d0>
 80047be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047c4:	d009      	beq.n	80047da <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	2200      	movs	r2, #0
 80047d2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80047d6:	2303      	movs	r3, #3
 80047d8:	e0bc      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80047de:	b29b      	uxth	r3, r3
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d1a0      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x11c>
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d19b      	bne.n	8004726 <HAL_SPI_TransmitReceive+0x11c>
 80047ee:	e082      	b.n	80048f6 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	685b      	ldr	r3, [r3, #4]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d002      	beq.n	80047fe <HAL_SPI_TransmitReceive+0x1f4>
 80047f8:	8afb      	ldrh	r3, [r7, #22]
 80047fa:	2b01      	cmp	r3, #1
 80047fc:	d171      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	330c      	adds	r3, #12
 8004808:	7812      	ldrb	r2, [r2, #0]
 800480a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004810:	1c5a      	adds	r2, r3, #1
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800481a:	b29b      	uxth	r3, r3
 800481c:	3b01      	subs	r3, #1
 800481e:	b29a      	uxth	r2, r3
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004824:	e05d      	b.n	80048e2 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	f003 0302 	and.w	r3, r3, #2
 8004830:	2b02      	cmp	r3, #2
 8004832:	d11c      	bne.n	800486e <HAL_SPI_TransmitReceive+0x264>
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004838:	b29b      	uxth	r3, r3
 800483a:	2b00      	cmp	r3, #0
 800483c:	d017      	beq.n	800486e <HAL_SPI_TransmitReceive+0x264>
 800483e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004840:	2b01      	cmp	r3, #1
 8004842:	d114      	bne.n	800486e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004848:	68fb      	ldr	r3, [r7, #12]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	330c      	adds	r3, #12
 800484e:	7812      	ldrb	r2, [r2, #0]
 8004850:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004856:	1c5a      	adds	r2, r3, #1
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004860:	b29b      	uxth	r3, r3
 8004862:	3b01      	subs	r3, #1
 8004864:	b29a      	uxth	r2, r3
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800486a:	2300      	movs	r3, #0
 800486c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	689b      	ldr	r3, [r3, #8]
 8004874:	f003 0301 	and.w	r3, r3, #1
 8004878:	2b01      	cmp	r3, #1
 800487a:	d119      	bne.n	80048b0 <HAL_SPI_TransmitReceive+0x2a6>
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004880:	b29b      	uxth	r3, r3
 8004882:	2b00      	cmp	r3, #0
 8004884:	d014      	beq.n	80048b0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	68da      	ldr	r2, [r3, #12]
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	b2d2      	uxtb	r2, r2
 8004892:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004898:	1c5a      	adds	r2, r3, #1
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	3b01      	subs	r3, #1
 80048a6:	b29a      	uxth	r2, r3
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80048ac:	2301      	movs	r3, #1
 80048ae:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80048b0:	f7fe f846 	bl	8002940 <HAL_GetTick>
 80048b4:	4602      	mov	r2, r0
 80048b6:	6a3b      	ldr	r3, [r7, #32]
 80048b8:	1ad3      	subs	r3, r2, r3
 80048ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80048bc:	429a      	cmp	r2, r3
 80048be:	d803      	bhi.n	80048c8 <HAL_SPI_TransmitReceive+0x2be>
 80048c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048c6:	d102      	bne.n	80048ce <HAL_SPI_TransmitReceive+0x2c4>
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d109      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	2201      	movs	r2, #1
 80048d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	2200      	movs	r2, #0
 80048da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80048de:	2303      	movs	r3, #3
 80048e0:	e038      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d19c      	bne.n	8004826 <HAL_SPI_TransmitReceive+0x21c>
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	2b00      	cmp	r3, #0
 80048f4:	d197      	bne.n	8004826 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80048f6:	6a3a      	ldr	r2, [r7, #32]
 80048f8:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80048fa:	68f8      	ldr	r0, [r7, #12]
 80048fc:	f000 fa08 	bl	8004d10 <SPI_EndRxTxTransaction>
 8004900:	4603      	mov	r3, r0
 8004902:	2b00      	cmp	r3, #0
 8004904:	d008      	beq.n	8004918 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	2220      	movs	r2, #32
 800490a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004914:	2301      	movs	r3, #1
 8004916:	e01d      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	689b      	ldr	r3, [r3, #8]
 800491c:	2b00      	cmp	r3, #0
 800491e:	d10a      	bne.n	8004936 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004920:	2300      	movs	r3, #0
 8004922:	613b      	str	r3, [r7, #16]
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	681b      	ldr	r3, [r3, #0]
 8004928:	68db      	ldr	r3, [r3, #12]
 800492a:	613b      	str	r3, [r7, #16]
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	613b      	str	r3, [r7, #16]
 8004934:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800493e:	68fb      	ldr	r3, [r7, #12]
 8004940:	2200      	movs	r2, #0
 8004942:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800494a:	2b00      	cmp	r3, #0
 800494c:	d001      	beq.n	8004952 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e000      	b.n	8004954 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8004952:	2300      	movs	r3, #0
  }
}
 8004954:	4618      	mov	r0, r3
 8004956:	3728      	adds	r7, #40	@ 0x28
 8004958:	46bd      	mov	sp, r7
 800495a:	bd80      	pop	{r7, pc}

0800495c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b084      	sub	sp, #16
 8004960:	af00      	add	r7, sp, #0
 8004962:	60f8      	str	r0, [r7, #12]
 8004964:	60b9      	str	r1, [r7, #8]
 8004966:	4613      	mov	r3, r2
 8004968:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800496a:	68fb      	ldr	r3, [r7, #12]
 800496c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004970:	b2db      	uxtb	r3, r3
 8004972:	2b01      	cmp	r3, #1
 8004974:	d001      	beq.n	800497a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 8004976:	2302      	movs	r3, #2
 8004978:	e097      	b.n	8004aaa <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800497a:	68bb      	ldr	r3, [r7, #8]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d002      	beq.n	8004986 <HAL_SPI_Transmit_DMA+0x2a>
 8004980:	88fb      	ldrh	r3, [r7, #6]
 8004982:	2b00      	cmp	r3, #0
 8004984:	d101      	bne.n	800498a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e08f      	b.n	8004aaa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004990:	2b01      	cmp	r3, #1
 8004992:	d101      	bne.n	8004998 <HAL_SPI_Transmit_DMA+0x3c>
 8004994:	2302      	movs	r3, #2
 8004996:	e088      	b.n	8004aaa <HAL_SPI_Transmit_DMA+0x14e>
 8004998:	68fb      	ldr	r3, [r7, #12]
 800499a:	2201      	movs	r2, #1
 800499c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	2203      	movs	r2, #3
 80049a4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	2200      	movs	r2, #0
 80049ac:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	68ba      	ldr	r2, [r7, #8]
 80049b2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	88fa      	ldrh	r2, [r7, #6]
 80049b8:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	88fa      	ldrh	r2, [r7, #6]
 80049be:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	2200      	movs	r2, #0
 80049c4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	2200      	movs	r2, #0
 80049ca:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	2200      	movs	r2, #0
 80049d0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2200      	movs	r2, #0
 80049d6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	689b      	ldr	r3, [r3, #8]
 80049e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80049e6:	d10f      	bne.n	8004a08 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80049f6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	681a      	ldr	r2, [r3, #0]
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004a06:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a0c:	4a29      	ldr	r2, [pc, #164]	@ (8004ab4 <HAL_SPI_Transmit_DMA+0x158>)
 8004a0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a14:	4a28      	ldr	r2, [pc, #160]	@ (8004ab8 <HAL_SPI_Transmit_DMA+0x15c>)
 8004a16:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a1c:	4a27      	ldr	r2, [pc, #156]	@ (8004abc <HAL_SPI_Transmit_DMA+0x160>)
 8004a1e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004a24:	2200      	movs	r2, #0
 8004a26:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a30:	4619      	mov	r1, r3
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	330c      	adds	r3, #12
 8004a38:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004a3e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8004a40:	f7fe faa4 	bl	8002f8c <HAL_DMA_Start_IT>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d00b      	beq.n	8004a62 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a4e:	f043 0210 	orr.w	r2, r3, #16
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e023      	b.n	8004aaa <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a6c:	2b40      	cmp	r3, #64	@ 0x40
 8004a6e:	d007      	beq.n	8004a80 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004a7e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	2200      	movs	r2, #0
 8004a84:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	685a      	ldr	r2, [r3, #4]
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	f042 0220 	orr.w	r2, r2, #32
 8004a96:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	685a      	ldr	r2, [r3, #4]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f042 0202 	orr.w	r2, r2, #2
 8004aa6:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3710      	adds	r7, #16
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bd80      	pop	{r7, pc}
 8004ab2:	bf00      	nop
 8004ab4:	08004ba5 	.word	0x08004ba5
 8004ab8:	08004afd 	.word	0x08004afd
 8004abc:	08004bc1 	.word	0x08004bc1

08004ac0 <HAL_SPI_TxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004ac0:	b480      	push	{r7}
 8004ac2:	b083      	sub	sp, #12
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxCpltCallback should be implemented in the user file
   */
}
 8004ac8:	bf00      	nop
 8004aca:	370c      	adds	r7, #12
 8004acc:	46bd      	mov	sp, r7
 8004ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad2:	4770      	bx	lr

08004ad4 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004ad4:	b480      	push	{r7}
 8004ad6:	b083      	sub	sp, #12
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 8004adc:	bf00      	nop
 8004ade:	370c      	adds	r7, #12
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae6:	4770      	bx	lr

08004ae8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b083      	sub	sp, #12
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004af0:	bf00      	nop
 8004af2:	370c      	adds	r7, #12
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr

08004afc <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004afc:	b580      	push	{r7, lr}
 8004afe:	b086      	sub	sp, #24
 8004b00:	af00      	add	r7, sp, #0
 8004b02:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b08:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004b0a:	f7fd ff19 	bl	8002940 <HAL_GetTick>
 8004b0e:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b1a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b1e:	d03b      	beq.n	8004b98 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8004b20:	697b      	ldr	r3, [r7, #20]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	685a      	ldr	r2, [r3, #4]
 8004b26:	697b      	ldr	r3, [r7, #20]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f022 0220 	bic.w	r2, r2, #32
 8004b2e:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	685a      	ldr	r2, [r3, #4]
 8004b36:	697b      	ldr	r3, [r7, #20]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f022 0202 	bic.w	r2, r2, #2
 8004b3e:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8004b40:	693a      	ldr	r2, [r7, #16]
 8004b42:	2164      	movs	r1, #100	@ 0x64
 8004b44:	6978      	ldr	r0, [r7, #20]
 8004b46:	f000 f8e3 	bl	8004d10 <SPI_EndRxTxTransaction>
 8004b4a:	4603      	mov	r3, r0
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d005      	beq.n	8004b5c <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b50:	697b      	ldr	r3, [r7, #20]
 8004b52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b54:	f043 0220 	orr.w	r2, r3, #32
 8004b58:	697b      	ldr	r3, [r7, #20]
 8004b5a:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004b5c:	697b      	ldr	r3, [r7, #20]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d10a      	bne.n	8004b7a <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
 8004b68:	697b      	ldr	r3, [r7, #20]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	68db      	ldr	r3, [r3, #12]
 8004b6e:	60fb      	str	r3, [r7, #12]
 8004b70:	697b      	ldr	r3, [r7, #20]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	60fb      	str	r3, [r7, #12]
 8004b78:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	2201      	movs	r2, #1
 8004b84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004b88:	697b      	ldr	r3, [r7, #20]
 8004b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004b90:	6978      	ldr	r0, [r7, #20]
 8004b92:	f7ff ffa9 	bl	8004ae8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8004b96:	e002      	b.n	8004b9e <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 8004b98:	6978      	ldr	r0, [r7, #20]
 8004b9a:	f7ff ff91 	bl	8004ac0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004b9e:	3718      	adds	r7, #24
 8004ba0:	46bd      	mov	sp, r7
 8004ba2:	bd80      	pop	{r7, pc}

08004ba4 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b084      	sub	sp, #16
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb0:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 8004bb2:	68f8      	ldr	r0, [r7, #12]
 8004bb4:	f7ff ff8e 	bl	8004ad4 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bb8:	bf00      	nop
 8004bba:	3710      	adds	r7, #16
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bcc:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	685a      	ldr	r2, [r3, #4]
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f022 0203 	bic.w	r2, r2, #3
 8004bdc:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004be2:	f043 0210 	orr.w	r2, r3, #16
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	2201      	movs	r2, #1
 8004bee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f7ff ff78 	bl	8004ae8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004bf8:	bf00      	nop
 8004bfa:	3710      	adds	r7, #16
 8004bfc:	46bd      	mov	sp, r7
 8004bfe:	bd80      	pop	{r7, pc}

08004c00 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b088      	sub	sp, #32
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	60f8      	str	r0, [r7, #12]
 8004c08:	60b9      	str	r1, [r7, #8]
 8004c0a:	603b      	str	r3, [r7, #0]
 8004c0c:	4613      	mov	r3, r2
 8004c0e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004c10:	f7fd fe96 	bl	8002940 <HAL_GetTick>
 8004c14:	4602      	mov	r2, r0
 8004c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c18:	1a9b      	subs	r3, r3, r2
 8004c1a:	683a      	ldr	r2, [r7, #0]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004c20:	f7fd fe8e 	bl	8002940 <HAL_GetTick>
 8004c24:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004c26:	4b39      	ldr	r3, [pc, #228]	@ (8004d0c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	015b      	lsls	r3, r3, #5
 8004c2c:	0d1b      	lsrs	r3, r3, #20
 8004c2e:	69fa      	ldr	r2, [r7, #28]
 8004c30:	fb02 f303 	mul.w	r3, r2, r3
 8004c34:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004c36:	e054      	b.n	8004ce2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c3e:	d050      	beq.n	8004ce2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004c40:	f7fd fe7e 	bl	8002940 <HAL_GetTick>
 8004c44:	4602      	mov	r2, r0
 8004c46:	69bb      	ldr	r3, [r7, #24]
 8004c48:	1ad3      	subs	r3, r2, r3
 8004c4a:	69fa      	ldr	r2, [r7, #28]
 8004c4c:	429a      	cmp	r2, r3
 8004c4e:	d902      	bls.n	8004c56 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004c50:	69fb      	ldr	r3, [r7, #28]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d13d      	bne.n	8004cd2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	685a      	ldr	r2, [r3, #4]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004c64:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	685b      	ldr	r3, [r3, #4]
 8004c6a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c6e:	d111      	bne.n	8004c94 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	689b      	ldr	r3, [r3, #8]
 8004c74:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c78:	d004      	beq.n	8004c84 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	689b      	ldr	r3, [r3, #8]
 8004c7e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c82:	d107      	bne.n	8004c94 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	681a      	ldr	r2, [r3, #0]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c92:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004c98:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c9c:	d10f      	bne.n	8004cbe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004cac:	601a      	str	r2, [r3, #0]
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	681a      	ldr	r2, [r3, #0]
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004cbc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	2200      	movs	r2, #0
 8004cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004cce:	2303      	movs	r3, #3
 8004cd0:	e017      	b.n	8004d02 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d101      	bne.n	8004cdc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004cdc:	697b      	ldr	r3, [r7, #20]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689a      	ldr	r2, [r3, #8]
 8004ce8:	68bb      	ldr	r3, [r7, #8]
 8004cea:	4013      	ands	r3, r2
 8004cec:	68ba      	ldr	r2, [r7, #8]
 8004cee:	429a      	cmp	r2, r3
 8004cf0:	bf0c      	ite	eq
 8004cf2:	2301      	moveq	r3, #1
 8004cf4:	2300      	movne	r3, #0
 8004cf6:	b2db      	uxtb	r3, r3
 8004cf8:	461a      	mov	r2, r3
 8004cfa:	79fb      	ldrb	r3, [r7, #7]
 8004cfc:	429a      	cmp	r2, r3
 8004cfe:	d19b      	bne.n	8004c38 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004d00:	2300      	movs	r3, #0
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3720      	adds	r7, #32
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	20000014 	.word	0x20000014

08004d10 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b088      	sub	sp, #32
 8004d14:	af02      	add	r7, sp, #8
 8004d16:	60f8      	str	r0, [r7, #12]
 8004d18:	60b9      	str	r1, [r7, #8]
 8004d1a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	9300      	str	r3, [sp, #0]
 8004d20:	68bb      	ldr	r3, [r7, #8]
 8004d22:	2201      	movs	r2, #1
 8004d24:	2102      	movs	r1, #2
 8004d26:	68f8      	ldr	r0, [r7, #12]
 8004d28:	f7ff ff6a 	bl	8004c00 <SPI_WaitFlagStateUntilTimeout>
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d007      	beq.n	8004d42 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d36:	f043 0220 	orr.w	r2, r3, #32
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004d3e:	2303      	movs	r3, #3
 8004d40:	e032      	b.n	8004da8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d42:	4b1b      	ldr	r3, [pc, #108]	@ (8004db0 <SPI_EndRxTxTransaction+0xa0>)
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	4a1b      	ldr	r2, [pc, #108]	@ (8004db4 <SPI_EndRxTxTransaction+0xa4>)
 8004d48:	fba2 2303 	umull	r2, r3, r2, r3
 8004d4c:	0d5b      	lsrs	r3, r3, #21
 8004d4e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	685b      	ldr	r3, [r3, #4]
 8004d5c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d60:	d112      	bne.n	8004d88 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	9300      	str	r3, [sp, #0]
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	2200      	movs	r2, #0
 8004d6a:	2180      	movs	r1, #128	@ 0x80
 8004d6c:	68f8      	ldr	r0, [r7, #12]
 8004d6e:	f7ff ff47 	bl	8004c00 <SPI_WaitFlagStateUntilTimeout>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b00      	cmp	r3, #0
 8004d76:	d016      	beq.n	8004da6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d7c:	f043 0220 	orr.w	r2, r3, #32
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004d84:	2303      	movs	r3, #3
 8004d86:	e00f      	b.n	8004da8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d88:	697b      	ldr	r3, [r7, #20]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d00a      	beq.n	8004da4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 8004d8e:	697b      	ldr	r3, [r7, #20]
 8004d90:	3b01      	subs	r3, #1
 8004d92:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	689b      	ldr	r3, [r3, #8]
 8004d9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d9e:	2b80      	cmp	r3, #128	@ 0x80
 8004da0:	d0f2      	beq.n	8004d88 <SPI_EndRxTxTransaction+0x78>
 8004da2:	e000      	b.n	8004da6 <SPI_EndRxTxTransaction+0x96>
        break;
 8004da4:	bf00      	nop
  }

  return HAL_OK;
 8004da6:	2300      	movs	r3, #0
}
 8004da8:	4618      	mov	r0, r3
 8004daa:	3718      	adds	r7, #24
 8004dac:	46bd      	mov	sp, r7
 8004dae:	bd80      	pop	{r7, pc}
 8004db0:	20000014 	.word	0x20000014
 8004db4:	165e9f81 	.word	0x165e9f81

08004db8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004db8:	b580      	push	{r7, lr}
 8004dba:	b082      	sub	sp, #8
 8004dbc:	af00      	add	r7, sp, #0
 8004dbe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d101      	bne.n	8004dca <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004dc6:	2301      	movs	r3, #1
 8004dc8:	e041      	b.n	8004e4e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004dd0:	b2db      	uxtb	r3, r3
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d106      	bne.n	8004de4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	2200      	movs	r2, #0
 8004dda:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 f839 	bl	8004e56 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	3304      	adds	r3, #4
 8004df4:	4619      	mov	r1, r3
 8004df6:	4610      	mov	r0, r2
 8004df8:	f000 f9c0 	bl	800517c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2201      	movs	r2, #1
 8004e00:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2201      	movs	r2, #1
 8004e10:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	2201      	movs	r2, #1
 8004e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e4c:	2300      	movs	r3, #0
}
 8004e4e:	4618      	mov	r0, r3
 8004e50:	3708      	adds	r7, #8
 8004e52:	46bd      	mov	sp, r7
 8004e54:	bd80      	pop	{r7, pc}

08004e56 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004e56:	b480      	push	{r7}
 8004e58:	b083      	sub	sp, #12
 8004e5a:	af00      	add	r7, sp, #0
 8004e5c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004e5e:	bf00      	nop
 8004e60:	370c      	adds	r7, #12
 8004e62:	46bd      	mov	sp, r7
 8004e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e68:	4770      	bx	lr
	...

08004e6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b085      	sub	sp, #20
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e7a:	b2db      	uxtb	r3, r3
 8004e7c:	2b01      	cmp	r3, #1
 8004e7e:	d001      	beq.n	8004e84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004e80:	2301      	movs	r3, #1
 8004e82:	e04e      	b.n	8004f22 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	2202      	movs	r2, #2
 8004e88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	68da      	ldr	r2, [r3, #12]
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	f042 0201 	orr.w	r2, r2, #1
 8004e9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	4a23      	ldr	r2, [pc, #140]	@ (8004f30 <HAL_TIM_Base_Start_IT+0xc4>)
 8004ea2:	4293      	cmp	r3, r2
 8004ea4:	d022      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eae:	d01d      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a1f      	ldr	r2, [pc, #124]	@ (8004f34 <HAL_TIM_Base_Start_IT+0xc8>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d018      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a1e      	ldr	r2, [pc, #120]	@ (8004f38 <HAL_TIM_Base_Start_IT+0xcc>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d013      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	4a1c      	ldr	r2, [pc, #112]	@ (8004f3c <HAL_TIM_Base_Start_IT+0xd0>)
 8004eca:	4293      	cmp	r3, r2
 8004ecc:	d00e      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	4a1b      	ldr	r2, [pc, #108]	@ (8004f40 <HAL_TIM_Base_Start_IT+0xd4>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d009      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	4a19      	ldr	r2, [pc, #100]	@ (8004f44 <HAL_TIM_Base_Start_IT+0xd8>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d004      	beq.n	8004eec <HAL_TIM_Base_Start_IT+0x80>
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	4a18      	ldr	r2, [pc, #96]	@ (8004f48 <HAL_TIM_Base_Start_IT+0xdc>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d111      	bne.n	8004f10 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	689b      	ldr	r3, [r3, #8]
 8004ef2:	f003 0307 	and.w	r3, r3, #7
 8004ef6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2b06      	cmp	r3, #6
 8004efc:	d010      	beq.n	8004f20 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	681a      	ldr	r2, [r3, #0]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f042 0201 	orr.w	r2, r2, #1
 8004f0c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f0e:	e007      	b.n	8004f20 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	681a      	ldr	r2, [r3, #0]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	f042 0201 	orr.w	r2, r2, #1
 8004f1e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004f20:	2300      	movs	r3, #0
}
 8004f22:	4618      	mov	r0, r3
 8004f24:	3714      	adds	r7, #20
 8004f26:	46bd      	mov	sp, r7
 8004f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2c:	4770      	bx	lr
 8004f2e:	bf00      	nop
 8004f30:	40010000 	.word	0x40010000
 8004f34:	40000400 	.word	0x40000400
 8004f38:	40000800 	.word	0x40000800
 8004f3c:	40000c00 	.word	0x40000c00
 8004f40:	40010400 	.word	0x40010400
 8004f44:	40014000 	.word	0x40014000
 8004f48:	40001800 	.word	0x40001800

08004f4c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004f4c:	b580      	push	{r7, lr}
 8004f4e:	b084      	sub	sp, #16
 8004f50:	af00      	add	r7, sp, #0
 8004f52:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004f64:	68bb      	ldr	r3, [r7, #8]
 8004f66:	f003 0302 	and.w	r3, r3, #2
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d020      	beq.n	8004fb0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	f003 0302 	and.w	r3, r3, #2
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d01b      	beq.n	8004fb0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0202 	mvn.w	r2, #2
 8004f80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2201      	movs	r2, #1
 8004f86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	699b      	ldr	r3, [r3, #24]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f8d2 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004f9c:	e005      	b.n	8004faa <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f8c4 	bl	800512c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f8d5 	bl	8005154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	f003 0304 	and.w	r3, r3, #4
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d020      	beq.n	8004ffc <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	f003 0304 	and.w	r3, r3, #4
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d01b      	beq.n	8004ffc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	f06f 0204 	mvn.w	r2, #4
 8004fcc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	2202      	movs	r2, #2
 8004fd2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	699b      	ldr	r3, [r3, #24]
 8004fda:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d003      	beq.n	8004fea <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	f000 f8ac 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8004fe8:	e005      	b.n	8004ff6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f89e 	bl	800512c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff0:	6878      	ldr	r0, [r7, #4]
 8004ff2:	f000 f8af 	bl	8005154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	f003 0308 	and.w	r3, r3, #8
 8005002:	2b00      	cmp	r3, #0
 8005004:	d020      	beq.n	8005048 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	f003 0308 	and.w	r3, r3, #8
 800500c:	2b00      	cmp	r3, #0
 800500e:	d01b      	beq.n	8005048 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f06f 0208 	mvn.w	r2, #8
 8005018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2204      	movs	r2, #4
 800501e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	69db      	ldr	r3, [r3, #28]
 8005026:	f003 0303 	and.w	r3, r3, #3
 800502a:	2b00      	cmp	r3, #0
 800502c:	d003      	beq.n	8005036 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800502e:	6878      	ldr	r0, [r7, #4]
 8005030:	f000 f886 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8005034:	e005      	b.n	8005042 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005036:	6878      	ldr	r0, [r7, #4]
 8005038:	f000 f878 	bl	800512c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800503c:	6878      	ldr	r0, [r7, #4]
 800503e:	f000 f889 	bl	8005154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005048:	68bb      	ldr	r3, [r7, #8]
 800504a:	f003 0310 	and.w	r3, r3, #16
 800504e:	2b00      	cmp	r3, #0
 8005050:	d020      	beq.n	8005094 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	f003 0310 	and.w	r3, r3, #16
 8005058:	2b00      	cmp	r3, #0
 800505a:	d01b      	beq.n	8005094 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f06f 0210 	mvn.w	r2, #16
 8005064:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	2208      	movs	r2, #8
 800506a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	69db      	ldr	r3, [r3, #28]
 8005072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005076:	2b00      	cmp	r3, #0
 8005078:	d003      	beq.n	8005082 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800507a:	6878      	ldr	r0, [r7, #4]
 800507c:	f000 f860 	bl	8005140 <HAL_TIM_IC_CaptureCallback>
 8005080:	e005      	b.n	800508e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f852 	bl	800512c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005088:	6878      	ldr	r0, [r7, #4]
 800508a:	f000 f863 	bl	8005154 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	2200      	movs	r2, #0
 8005092:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005094:	68bb      	ldr	r3, [r7, #8]
 8005096:	f003 0301 	and.w	r3, r3, #1
 800509a:	2b00      	cmp	r3, #0
 800509c:	d00c      	beq.n	80050b8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d007      	beq.n	80050b8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f06f 0201 	mvn.w	r2, #1
 80050b0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80050b2:	6878      	ldr	r0, [r7, #4]
 80050b4:	f7fd f840 	bl	8002138 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d00c      	beq.n	80050dc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d007      	beq.n	80050dc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80050d4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 f906 	bl	80052e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80050dc:	68bb      	ldr	r3, [r7, #8]
 80050de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d00c      	beq.n	8005100 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d007      	beq.n	8005100 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80050f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80050fa:	6878      	ldr	r0, [r7, #4]
 80050fc:	f000 f834 	bl	8005168 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	f003 0320 	and.w	r3, r3, #32
 8005106:	2b00      	cmp	r3, #0
 8005108:	d00c      	beq.n	8005124 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f003 0320 	and.w	r3, r3, #32
 8005110:	2b00      	cmp	r3, #0
 8005112:	d007      	beq.n	8005124 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	f06f 0220 	mvn.w	r2, #32
 800511c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800511e:	6878      	ldr	r0, [r7, #4]
 8005120:	f000 f8d8 	bl	80052d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005124:	bf00      	nop
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800512c:	b480      	push	{r7}
 800512e:	b083      	sub	sp, #12
 8005130:	af00      	add	r7, sp, #0
 8005132:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005134:	bf00      	nop
 8005136:	370c      	adds	r7, #12
 8005138:	46bd      	mov	sp, r7
 800513a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513e:	4770      	bx	lr

08005140 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005140:	b480      	push	{r7}
 8005142:	b083      	sub	sp, #12
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005148:	bf00      	nop
 800514a:	370c      	adds	r7, #12
 800514c:	46bd      	mov	sp, r7
 800514e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005152:	4770      	bx	lr

08005154 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005154:	b480      	push	{r7}
 8005156:	b083      	sub	sp, #12
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800515c:	bf00      	nop
 800515e:	370c      	adds	r7, #12
 8005160:	46bd      	mov	sp, r7
 8005162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005166:	4770      	bx	lr

08005168 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005168:	b480      	push	{r7}
 800516a:	b083      	sub	sp, #12
 800516c:	af00      	add	r7, sp, #0
 800516e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005170:	bf00      	nop
 8005172:	370c      	adds	r7, #12
 8005174:	46bd      	mov	sp, r7
 8005176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800517a:	4770      	bx	lr

0800517c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800517c:	b480      	push	{r7}
 800517e:	b085      	sub	sp, #20
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
 8005184:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	4a46      	ldr	r2, [pc, #280]	@ (80052a8 <TIM_Base_SetConfig+0x12c>)
 8005190:	4293      	cmp	r3, r2
 8005192:	d013      	beq.n	80051bc <TIM_Base_SetConfig+0x40>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800519a:	d00f      	beq.n	80051bc <TIM_Base_SetConfig+0x40>
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4a43      	ldr	r2, [pc, #268]	@ (80052ac <TIM_Base_SetConfig+0x130>)
 80051a0:	4293      	cmp	r3, r2
 80051a2:	d00b      	beq.n	80051bc <TIM_Base_SetConfig+0x40>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	4a42      	ldr	r2, [pc, #264]	@ (80052b0 <TIM_Base_SetConfig+0x134>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d007      	beq.n	80051bc <TIM_Base_SetConfig+0x40>
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	4a41      	ldr	r2, [pc, #260]	@ (80052b4 <TIM_Base_SetConfig+0x138>)
 80051b0:	4293      	cmp	r3, r2
 80051b2:	d003      	beq.n	80051bc <TIM_Base_SetConfig+0x40>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	4a40      	ldr	r2, [pc, #256]	@ (80052b8 <TIM_Base_SetConfig+0x13c>)
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d108      	bne.n	80051ce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80051c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80051c4:	683b      	ldr	r3, [r7, #0]
 80051c6:	685b      	ldr	r3, [r3, #4]
 80051c8:	68fa      	ldr	r2, [r7, #12]
 80051ca:	4313      	orrs	r3, r2
 80051cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	4a35      	ldr	r2, [pc, #212]	@ (80052a8 <TIM_Base_SetConfig+0x12c>)
 80051d2:	4293      	cmp	r3, r2
 80051d4:	d02b      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80051dc:	d027      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	4a32      	ldr	r2, [pc, #200]	@ (80052ac <TIM_Base_SetConfig+0x130>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	d023      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a31      	ldr	r2, [pc, #196]	@ (80052b0 <TIM_Base_SetConfig+0x134>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d01f      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a30      	ldr	r2, [pc, #192]	@ (80052b4 <TIM_Base_SetConfig+0x138>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d01b      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a2f      	ldr	r2, [pc, #188]	@ (80052b8 <TIM_Base_SetConfig+0x13c>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d017      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a2e      	ldr	r2, [pc, #184]	@ (80052bc <TIM_Base_SetConfig+0x140>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d013      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a2d      	ldr	r2, [pc, #180]	@ (80052c0 <TIM_Base_SetConfig+0x144>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d00f      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	4a2c      	ldr	r2, [pc, #176]	@ (80052c4 <TIM_Base_SetConfig+0x148>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d00b      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	4a2b      	ldr	r2, [pc, #172]	@ (80052c8 <TIM_Base_SetConfig+0x14c>)
 800521a:	4293      	cmp	r3, r2
 800521c:	d007      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	4a2a      	ldr	r2, [pc, #168]	@ (80052cc <TIM_Base_SetConfig+0x150>)
 8005222:	4293      	cmp	r3, r2
 8005224:	d003      	beq.n	800522e <TIM_Base_SetConfig+0xb2>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	4a29      	ldr	r2, [pc, #164]	@ (80052d0 <TIM_Base_SetConfig+0x154>)
 800522a:	4293      	cmp	r3, r2
 800522c:	d108      	bne.n	8005240 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005234:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	68db      	ldr	r3, [r3, #12]
 800523a:	68fa      	ldr	r2, [r7, #12]
 800523c:	4313      	orrs	r3, r2
 800523e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	695b      	ldr	r3, [r3, #20]
 800524a:	4313      	orrs	r3, r2
 800524c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005254:	683b      	ldr	r3, [r7, #0]
 8005256:	689a      	ldr	r2, [r3, #8]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	681a      	ldr	r2, [r3, #0]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a10      	ldr	r2, [pc, #64]	@ (80052a8 <TIM_Base_SetConfig+0x12c>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d003      	beq.n	8005274 <TIM_Base_SetConfig+0xf8>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a12      	ldr	r2, [pc, #72]	@ (80052b8 <TIM_Base_SetConfig+0x13c>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d103      	bne.n	800527c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	691a      	ldr	r2, [r3, #16]
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	2201      	movs	r2, #1
 8005280:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	691b      	ldr	r3, [r3, #16]
 8005286:	f003 0301 	and.w	r3, r3, #1
 800528a:	2b01      	cmp	r3, #1
 800528c:	d105      	bne.n	800529a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	691b      	ldr	r3, [r3, #16]
 8005292:	f023 0201 	bic.w	r2, r3, #1
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	611a      	str	r2, [r3, #16]
  }
}
 800529a:	bf00      	nop
 800529c:	3714      	adds	r7, #20
 800529e:	46bd      	mov	sp, r7
 80052a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a4:	4770      	bx	lr
 80052a6:	bf00      	nop
 80052a8:	40010000 	.word	0x40010000
 80052ac:	40000400 	.word	0x40000400
 80052b0:	40000800 	.word	0x40000800
 80052b4:	40000c00 	.word	0x40000c00
 80052b8:	40010400 	.word	0x40010400
 80052bc:	40014000 	.word	0x40014000
 80052c0:	40014400 	.word	0x40014400
 80052c4:	40014800 	.word	0x40014800
 80052c8:	40001800 	.word	0x40001800
 80052cc:	40001c00 	.word	0x40001c00
 80052d0:	40002000 	.word	0x40002000

080052d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80052d4:	b480      	push	{r7}
 80052d6:	b083      	sub	sp, #12
 80052d8:	af00      	add	r7, sp, #0
 80052da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80052dc:	bf00      	nop
 80052de:	370c      	adds	r7, #12
 80052e0:	46bd      	mov	sp, r7
 80052e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e6:	4770      	bx	lr

080052e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b083      	sub	sp, #12
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80052fc:	b580      	push	{r7, lr}
 80052fe:	b082      	sub	sp, #8
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2b00      	cmp	r3, #0
 8005308:	d101      	bne.n	800530e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800530a:	2301      	movs	r3, #1
 800530c:	e042      	b.n	8005394 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005314:	b2db      	uxtb	r3, r3
 8005316:	2b00      	cmp	r3, #0
 8005318:	d106      	bne.n	8005328 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	2200      	movs	r2, #0
 800531e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7fd f986 	bl	8002634 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2224      	movs	r2, #36	@ 0x24
 800532c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	68da      	ldr	r2, [r3, #12]
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800533e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005340:	6878      	ldr	r0, [r7, #4]
 8005342:	f000 f973 	bl	800562c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	691a      	ldr	r2, [r3, #16]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005354:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	695a      	ldr	r2, [r3, #20]
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005364:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	68da      	ldr	r2, [r3, #12]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005374:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	2200      	movs	r2, #0
 800537a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	2220      	movs	r2, #32
 8005380:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	2220      	movs	r2, #32
 8005388:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2200      	movs	r2, #0
 8005390:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005392:	2300      	movs	r3, #0
}
 8005394:	4618      	mov	r0, r3
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bd80      	pop	{r7, pc}

0800539c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800539c:	b580      	push	{r7, lr}
 800539e:	b08a      	sub	sp, #40	@ 0x28
 80053a0:	af02      	add	r7, sp, #8
 80053a2:	60f8      	str	r0, [r7, #12]
 80053a4:	60b9      	str	r1, [r7, #8]
 80053a6:	603b      	str	r3, [r7, #0]
 80053a8:	4613      	mov	r3, r2
 80053aa:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80053ac:	2300      	movs	r3, #0
 80053ae:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b20      	cmp	r3, #32
 80053ba:	d175      	bne.n	80054a8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80053bc:	68bb      	ldr	r3, [r7, #8]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d002      	beq.n	80053c8 <HAL_UART_Transmit+0x2c>
 80053c2:	88fb      	ldrh	r3, [r7, #6]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d101      	bne.n	80053cc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80053c8:	2301      	movs	r3, #1
 80053ca:	e06e      	b.n	80054aa <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	2221      	movs	r2, #33	@ 0x21
 80053d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80053da:	f7fd fab1 	bl	8002940 <HAL_GetTick>
 80053de:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	88fa      	ldrh	r2, [r7, #6]
 80053e4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	88fa      	ldrh	r2, [r7, #6]
 80053ea:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	689b      	ldr	r3, [r3, #8]
 80053f0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80053f4:	d108      	bne.n	8005408 <HAL_UART_Transmit+0x6c>
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	691b      	ldr	r3, [r3, #16]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d104      	bne.n	8005408 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80053fe:	2300      	movs	r3, #0
 8005400:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005402:	68bb      	ldr	r3, [r7, #8]
 8005404:	61bb      	str	r3, [r7, #24]
 8005406:	e003      	b.n	8005410 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005408:	68bb      	ldr	r3, [r7, #8]
 800540a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800540c:	2300      	movs	r3, #0
 800540e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005410:	e02e      	b.n	8005470 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	9300      	str	r3, [sp, #0]
 8005416:	697b      	ldr	r3, [r7, #20]
 8005418:	2200      	movs	r2, #0
 800541a:	2180      	movs	r1, #128	@ 0x80
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f000 f848 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 8005422:	4603      	mov	r3, r0
 8005424:	2b00      	cmp	r3, #0
 8005426:	d005      	beq.n	8005434 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	2220      	movs	r2, #32
 800542c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005430:	2303      	movs	r3, #3
 8005432:	e03a      	b.n	80054aa <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	2b00      	cmp	r3, #0
 8005438:	d10b      	bne.n	8005452 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800543a:	69bb      	ldr	r3, [r7, #24]
 800543c:	881b      	ldrh	r3, [r3, #0]
 800543e:	461a      	mov	r2, r3
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005448:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800544a:	69bb      	ldr	r3, [r7, #24]
 800544c:	3302      	adds	r3, #2
 800544e:	61bb      	str	r3, [r7, #24]
 8005450:	e007      	b.n	8005462 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005452:	69fb      	ldr	r3, [r7, #28]
 8005454:	781a      	ldrb	r2, [r3, #0]
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	3301      	adds	r3, #1
 8005460:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005466:	b29b      	uxth	r3, r3
 8005468:	3b01      	subs	r3, #1
 800546a:	b29a      	uxth	r2, r3
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005474:	b29b      	uxth	r3, r3
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1cb      	bne.n	8005412 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	9300      	str	r3, [sp, #0]
 800547e:	697b      	ldr	r3, [r7, #20]
 8005480:	2200      	movs	r2, #0
 8005482:	2140      	movs	r1, #64	@ 0x40
 8005484:	68f8      	ldr	r0, [r7, #12]
 8005486:	f000 f814 	bl	80054b2 <UART_WaitOnFlagUntilTimeout>
 800548a:	4603      	mov	r3, r0
 800548c:	2b00      	cmp	r3, #0
 800548e:	d005      	beq.n	800549c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	2220      	movs	r2, #32
 8005494:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005498:	2303      	movs	r3, #3
 800549a:	e006      	b.n	80054aa <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	2220      	movs	r2, #32
 80054a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80054a4:	2300      	movs	r3, #0
 80054a6:	e000      	b.n	80054aa <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80054a8:	2302      	movs	r3, #2
  }
}
 80054aa:	4618      	mov	r0, r3
 80054ac:	3720      	adds	r7, #32
 80054ae:	46bd      	mov	sp, r7
 80054b0:	bd80      	pop	{r7, pc}

080054b2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054b2:	b580      	push	{r7, lr}
 80054b4:	b086      	sub	sp, #24
 80054b6:	af00      	add	r7, sp, #0
 80054b8:	60f8      	str	r0, [r7, #12]
 80054ba:	60b9      	str	r1, [r7, #8]
 80054bc:	603b      	str	r3, [r7, #0]
 80054be:	4613      	mov	r3, r2
 80054c0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054c2:	e03b      	b.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054c4:	6a3b      	ldr	r3, [r7, #32]
 80054c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054ca:	d037      	beq.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80054cc:	f7fd fa38 	bl	8002940 <HAL_GetTick>
 80054d0:	4602      	mov	r2, r0
 80054d2:	683b      	ldr	r3, [r7, #0]
 80054d4:	1ad3      	subs	r3, r2, r3
 80054d6:	6a3a      	ldr	r2, [r7, #32]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d302      	bcc.n	80054e2 <UART_WaitOnFlagUntilTimeout+0x30>
 80054dc:	6a3b      	ldr	r3, [r7, #32]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80054e2:	2303      	movs	r3, #3
 80054e4:	e03a      	b.n	800555c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	68db      	ldr	r3, [r3, #12]
 80054ec:	f003 0304 	and.w	r3, r3, #4
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d023      	beq.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	2b80      	cmp	r3, #128	@ 0x80
 80054f8:	d020      	beq.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	2b40      	cmp	r3, #64	@ 0x40
 80054fe:	d01d      	beq.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 0308 	and.w	r3, r3, #8
 800550a:	2b08      	cmp	r3, #8
 800550c:	d116      	bne.n	800553c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800550e:	2300      	movs	r3, #0
 8005510:	617b      	str	r3, [r7, #20]
 8005512:	68fb      	ldr	r3, [r7, #12]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	617b      	str	r3, [r7, #20]
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	685b      	ldr	r3, [r3, #4]
 8005520:	617b      	str	r3, [r7, #20]
 8005522:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005524:	68f8      	ldr	r0, [r7, #12]
 8005526:	f000 f81d 	bl	8005564 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	2208      	movs	r2, #8
 800552e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e00f      	b.n	800555c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	681a      	ldr	r2, [r3, #0]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	4013      	ands	r3, r2
 8005546:	68ba      	ldr	r2, [r7, #8]
 8005548:	429a      	cmp	r2, r3
 800554a:	bf0c      	ite	eq
 800554c:	2301      	moveq	r3, #1
 800554e:	2300      	movne	r3, #0
 8005550:	b2db      	uxtb	r3, r3
 8005552:	461a      	mov	r2, r3
 8005554:	79fb      	ldrb	r3, [r7, #7]
 8005556:	429a      	cmp	r2, r3
 8005558:	d0b4      	beq.n	80054c4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800555a:	2300      	movs	r3, #0
}
 800555c:	4618      	mov	r0, r3
 800555e:	3718      	adds	r7, #24
 8005560:	46bd      	mov	sp, r7
 8005562:	bd80      	pop	{r7, pc}

08005564 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005564:	b480      	push	{r7}
 8005566:	b095      	sub	sp, #84	@ 0x54
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	330c      	adds	r3, #12
 8005572:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005574:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005576:	e853 3f00 	ldrex	r3, [r3]
 800557a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800557c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005582:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	330c      	adds	r3, #12
 800558a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800558c:	643a      	str	r2, [r7, #64]	@ 0x40
 800558e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005590:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005592:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005594:	e841 2300 	strex	r3, r2, [r1]
 8005598:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800559a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800559c:	2b00      	cmp	r3, #0
 800559e:	d1e5      	bne.n	800556c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	3314      	adds	r3, #20
 80055a6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055a8:	6a3b      	ldr	r3, [r7, #32]
 80055aa:	e853 3f00 	ldrex	r3, [r3]
 80055ae:	61fb      	str	r3, [r7, #28]
   return(result);
 80055b0:	69fb      	ldr	r3, [r7, #28]
 80055b2:	f023 0301 	bic.w	r3, r3, #1
 80055b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	3314      	adds	r3, #20
 80055be:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80055c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80055c2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80055c4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80055c6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055c8:	e841 2300 	strex	r3, r2, [r1]
 80055cc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80055ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055d0:	2b00      	cmp	r3, #0
 80055d2:	d1e5      	bne.n	80055a0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d8:	2b01      	cmp	r3, #1
 80055da:	d119      	bne.n	8005610 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	330c      	adds	r3, #12
 80055e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	e853 3f00 	ldrex	r3, [r3]
 80055ea:	60bb      	str	r3, [r7, #8]
   return(result);
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	f023 0310 	bic.w	r3, r3, #16
 80055f2:	647b      	str	r3, [r7, #68]	@ 0x44
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	330c      	adds	r3, #12
 80055fa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80055fc:	61ba      	str	r2, [r7, #24]
 80055fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005600:	6979      	ldr	r1, [r7, #20]
 8005602:	69ba      	ldr	r2, [r7, #24]
 8005604:	e841 2300 	strex	r3, r2, [r1]
 8005608:	613b      	str	r3, [r7, #16]
   return(result);
 800560a:	693b      	ldr	r3, [r7, #16]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d1e5      	bne.n	80055dc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2220      	movs	r2, #32
 8005614:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2200      	movs	r2, #0
 800561c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800561e:	bf00      	nop
 8005620:	3754      	adds	r7, #84	@ 0x54
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr
	...

0800562c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800562c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005630:	b0c0      	sub	sp, #256	@ 0x100
 8005632:	af00      	add	r7, sp, #0
 8005634:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005638:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	691b      	ldr	r3, [r3, #16]
 8005640:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005648:	68d9      	ldr	r1, [r3, #12]
 800564a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800564e:	681a      	ldr	r2, [r3, #0]
 8005650:	ea40 0301 	orr.w	r3, r0, r1
 8005654:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005656:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800565a:	689a      	ldr	r2, [r3, #8]
 800565c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005660:	691b      	ldr	r3, [r3, #16]
 8005662:	431a      	orrs	r2, r3
 8005664:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005668:	695b      	ldr	r3, [r3, #20]
 800566a:	431a      	orrs	r2, r3
 800566c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005670:	69db      	ldr	r3, [r3, #28]
 8005672:	4313      	orrs	r3, r2
 8005674:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	68db      	ldr	r3, [r3, #12]
 8005680:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005684:	f021 010c 	bic.w	r1, r1, #12
 8005688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800568c:	681a      	ldr	r2, [r3, #0]
 800568e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005692:	430b      	orrs	r3, r1
 8005694:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	695b      	ldr	r3, [r3, #20]
 800569e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80056a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a6:	6999      	ldr	r1, [r3, #24]
 80056a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056ac:	681a      	ldr	r2, [r3, #0]
 80056ae:	ea40 0301 	orr.w	r3, r0, r1
 80056b2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80056b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	4b8f      	ldr	r3, [pc, #572]	@ (80058f8 <UART_SetConfig+0x2cc>)
 80056bc:	429a      	cmp	r2, r3
 80056be:	d005      	beq.n	80056cc <UART_SetConfig+0xa0>
 80056c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	4b8d      	ldr	r3, [pc, #564]	@ (80058fc <UART_SetConfig+0x2d0>)
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d104      	bne.n	80056d6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80056cc:	f7fe fd8a 	bl	80041e4 <HAL_RCC_GetPCLK2Freq>
 80056d0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80056d4:	e003      	b.n	80056de <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80056d6:	f7fe fd71 	bl	80041bc <HAL_RCC_GetPCLK1Freq>
 80056da:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80056de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80056e8:	f040 810c 	bne.w	8005904 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80056ec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80056f0:	2200      	movs	r2, #0
 80056f2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80056f6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80056fa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80056fe:	4622      	mov	r2, r4
 8005700:	462b      	mov	r3, r5
 8005702:	1891      	adds	r1, r2, r2
 8005704:	65b9      	str	r1, [r7, #88]	@ 0x58
 8005706:	415b      	adcs	r3, r3
 8005708:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800570a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800570e:	4621      	mov	r1, r4
 8005710:	eb12 0801 	adds.w	r8, r2, r1
 8005714:	4629      	mov	r1, r5
 8005716:	eb43 0901 	adc.w	r9, r3, r1
 800571a:	f04f 0200 	mov.w	r2, #0
 800571e:	f04f 0300 	mov.w	r3, #0
 8005722:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005726:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800572a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800572e:	4690      	mov	r8, r2
 8005730:	4699      	mov	r9, r3
 8005732:	4623      	mov	r3, r4
 8005734:	eb18 0303 	adds.w	r3, r8, r3
 8005738:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800573c:	462b      	mov	r3, r5
 800573e:	eb49 0303 	adc.w	r3, r9, r3
 8005742:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800574a:	685b      	ldr	r3, [r3, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005752:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005756:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800575a:	460b      	mov	r3, r1
 800575c:	18db      	adds	r3, r3, r3
 800575e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005760:	4613      	mov	r3, r2
 8005762:	eb42 0303 	adc.w	r3, r2, r3
 8005766:	657b      	str	r3, [r7, #84]	@ 0x54
 8005768:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800576c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005770:	f7fb fa24 	bl	8000bbc <__aeabi_uldivmod>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	4b61      	ldr	r3, [pc, #388]	@ (8005900 <UART_SetConfig+0x2d4>)
 800577a:	fba3 2302 	umull	r2, r3, r3, r2
 800577e:	095b      	lsrs	r3, r3, #5
 8005780:	011c      	lsls	r4, r3, #4
 8005782:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005786:	2200      	movs	r2, #0
 8005788:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800578c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005790:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005794:	4642      	mov	r2, r8
 8005796:	464b      	mov	r3, r9
 8005798:	1891      	adds	r1, r2, r2
 800579a:	64b9      	str	r1, [r7, #72]	@ 0x48
 800579c:	415b      	adcs	r3, r3
 800579e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057a0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80057a4:	4641      	mov	r1, r8
 80057a6:	eb12 0a01 	adds.w	sl, r2, r1
 80057aa:	4649      	mov	r1, r9
 80057ac:	eb43 0b01 	adc.w	fp, r3, r1
 80057b0:	f04f 0200 	mov.w	r2, #0
 80057b4:	f04f 0300 	mov.w	r3, #0
 80057b8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80057bc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80057c0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80057c4:	4692      	mov	sl, r2
 80057c6:	469b      	mov	fp, r3
 80057c8:	4643      	mov	r3, r8
 80057ca:	eb1a 0303 	adds.w	r3, sl, r3
 80057ce:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80057d2:	464b      	mov	r3, r9
 80057d4:	eb4b 0303 	adc.w	r3, fp, r3
 80057d8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80057dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80057e0:	685b      	ldr	r3, [r3, #4]
 80057e2:	2200      	movs	r2, #0
 80057e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80057e8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80057ec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80057f0:	460b      	mov	r3, r1
 80057f2:	18db      	adds	r3, r3, r3
 80057f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80057f6:	4613      	mov	r3, r2
 80057f8:	eb42 0303 	adc.w	r3, r2, r3
 80057fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80057fe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005802:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8005806:	f7fb f9d9 	bl	8000bbc <__aeabi_uldivmod>
 800580a:	4602      	mov	r2, r0
 800580c:	460b      	mov	r3, r1
 800580e:	4611      	mov	r1, r2
 8005810:	4b3b      	ldr	r3, [pc, #236]	@ (8005900 <UART_SetConfig+0x2d4>)
 8005812:	fba3 2301 	umull	r2, r3, r3, r1
 8005816:	095b      	lsrs	r3, r3, #5
 8005818:	2264      	movs	r2, #100	@ 0x64
 800581a:	fb02 f303 	mul.w	r3, r2, r3
 800581e:	1acb      	subs	r3, r1, r3
 8005820:	00db      	lsls	r3, r3, #3
 8005822:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8005826:	4b36      	ldr	r3, [pc, #216]	@ (8005900 <UART_SetConfig+0x2d4>)
 8005828:	fba3 2302 	umull	r2, r3, r3, r2
 800582c:	095b      	lsrs	r3, r3, #5
 800582e:	005b      	lsls	r3, r3, #1
 8005830:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005834:	441c      	add	r4, r3
 8005836:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800583a:	2200      	movs	r2, #0
 800583c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005840:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005844:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8005848:	4642      	mov	r2, r8
 800584a:	464b      	mov	r3, r9
 800584c:	1891      	adds	r1, r2, r2
 800584e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005850:	415b      	adcs	r3, r3
 8005852:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005854:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8005858:	4641      	mov	r1, r8
 800585a:	1851      	adds	r1, r2, r1
 800585c:	6339      	str	r1, [r7, #48]	@ 0x30
 800585e:	4649      	mov	r1, r9
 8005860:	414b      	adcs	r3, r1
 8005862:	637b      	str	r3, [r7, #52]	@ 0x34
 8005864:	f04f 0200 	mov.w	r2, #0
 8005868:	f04f 0300 	mov.w	r3, #0
 800586c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005870:	4659      	mov	r1, fp
 8005872:	00cb      	lsls	r3, r1, #3
 8005874:	4651      	mov	r1, sl
 8005876:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800587a:	4651      	mov	r1, sl
 800587c:	00ca      	lsls	r2, r1, #3
 800587e:	4610      	mov	r0, r2
 8005880:	4619      	mov	r1, r3
 8005882:	4603      	mov	r3, r0
 8005884:	4642      	mov	r2, r8
 8005886:	189b      	adds	r3, r3, r2
 8005888:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800588c:	464b      	mov	r3, r9
 800588e:	460a      	mov	r2, r1
 8005890:	eb42 0303 	adc.w	r3, r2, r3
 8005894:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005898:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800589c:	685b      	ldr	r3, [r3, #4]
 800589e:	2200      	movs	r2, #0
 80058a0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80058a4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80058a8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80058ac:	460b      	mov	r3, r1
 80058ae:	18db      	adds	r3, r3, r3
 80058b0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058b2:	4613      	mov	r3, r2
 80058b4:	eb42 0303 	adc.w	r3, r2, r3
 80058b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80058ba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058be:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80058c2:	f7fb f97b 	bl	8000bbc <__aeabi_uldivmod>
 80058c6:	4602      	mov	r2, r0
 80058c8:	460b      	mov	r3, r1
 80058ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005900 <UART_SetConfig+0x2d4>)
 80058cc:	fba3 1302 	umull	r1, r3, r3, r2
 80058d0:	095b      	lsrs	r3, r3, #5
 80058d2:	2164      	movs	r1, #100	@ 0x64
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	1ad3      	subs	r3, r2, r3
 80058da:	00db      	lsls	r3, r3, #3
 80058dc:	3332      	adds	r3, #50	@ 0x32
 80058de:	4a08      	ldr	r2, [pc, #32]	@ (8005900 <UART_SetConfig+0x2d4>)
 80058e0:	fba2 2303 	umull	r2, r3, r2, r3
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	f003 0207 	and.w	r2, r3, #7
 80058ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	4422      	add	r2, r4
 80058f2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80058f4:	e106      	b.n	8005b04 <UART_SetConfig+0x4d8>
 80058f6:	bf00      	nop
 80058f8:	40011000 	.word	0x40011000
 80058fc:	40011400 	.word	0x40011400
 8005900:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005904:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005908:	2200      	movs	r2, #0
 800590a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800590e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005912:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005916:	4642      	mov	r2, r8
 8005918:	464b      	mov	r3, r9
 800591a:	1891      	adds	r1, r2, r2
 800591c:	6239      	str	r1, [r7, #32]
 800591e:	415b      	adcs	r3, r3
 8005920:	627b      	str	r3, [r7, #36]	@ 0x24
 8005922:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005926:	4641      	mov	r1, r8
 8005928:	1854      	adds	r4, r2, r1
 800592a:	4649      	mov	r1, r9
 800592c:	eb43 0501 	adc.w	r5, r3, r1
 8005930:	f04f 0200 	mov.w	r2, #0
 8005934:	f04f 0300 	mov.w	r3, #0
 8005938:	00eb      	lsls	r3, r5, #3
 800593a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800593e:	00e2      	lsls	r2, r4, #3
 8005940:	4614      	mov	r4, r2
 8005942:	461d      	mov	r5, r3
 8005944:	4643      	mov	r3, r8
 8005946:	18e3      	adds	r3, r4, r3
 8005948:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800594c:	464b      	mov	r3, r9
 800594e:	eb45 0303 	adc.w	r3, r5, r3
 8005952:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8005956:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800595a:	685b      	ldr	r3, [r3, #4]
 800595c:	2200      	movs	r2, #0
 800595e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005962:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8005966:	f04f 0200 	mov.w	r2, #0
 800596a:	f04f 0300 	mov.w	r3, #0
 800596e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005972:	4629      	mov	r1, r5
 8005974:	008b      	lsls	r3, r1, #2
 8005976:	4621      	mov	r1, r4
 8005978:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800597c:	4621      	mov	r1, r4
 800597e:	008a      	lsls	r2, r1, #2
 8005980:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005984:	f7fb f91a 	bl	8000bbc <__aeabi_uldivmod>
 8005988:	4602      	mov	r2, r0
 800598a:	460b      	mov	r3, r1
 800598c:	4b60      	ldr	r3, [pc, #384]	@ (8005b10 <UART_SetConfig+0x4e4>)
 800598e:	fba3 2302 	umull	r2, r3, r3, r2
 8005992:	095b      	lsrs	r3, r3, #5
 8005994:	011c      	lsls	r4, r3, #4
 8005996:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800599a:	2200      	movs	r2, #0
 800599c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80059a0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80059a4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80059a8:	4642      	mov	r2, r8
 80059aa:	464b      	mov	r3, r9
 80059ac:	1891      	adds	r1, r2, r2
 80059ae:	61b9      	str	r1, [r7, #24]
 80059b0:	415b      	adcs	r3, r3
 80059b2:	61fb      	str	r3, [r7, #28]
 80059b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059b8:	4641      	mov	r1, r8
 80059ba:	1851      	adds	r1, r2, r1
 80059bc:	6139      	str	r1, [r7, #16]
 80059be:	4649      	mov	r1, r9
 80059c0:	414b      	adcs	r3, r1
 80059c2:	617b      	str	r3, [r7, #20]
 80059c4:	f04f 0200 	mov.w	r2, #0
 80059c8:	f04f 0300 	mov.w	r3, #0
 80059cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80059d0:	4659      	mov	r1, fp
 80059d2:	00cb      	lsls	r3, r1, #3
 80059d4:	4651      	mov	r1, sl
 80059d6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80059da:	4651      	mov	r1, sl
 80059dc:	00ca      	lsls	r2, r1, #3
 80059de:	4610      	mov	r0, r2
 80059e0:	4619      	mov	r1, r3
 80059e2:	4603      	mov	r3, r0
 80059e4:	4642      	mov	r2, r8
 80059e6:	189b      	adds	r3, r3, r2
 80059e8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80059ec:	464b      	mov	r3, r9
 80059ee:	460a      	mov	r2, r1
 80059f0:	eb42 0303 	adc.w	r3, r2, r3
 80059f4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80059f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80059fc:	685b      	ldr	r3, [r3, #4]
 80059fe:	2200      	movs	r2, #0
 8005a00:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005a02:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005a04:	f04f 0200 	mov.w	r2, #0
 8005a08:	f04f 0300 	mov.w	r3, #0
 8005a0c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005a10:	4649      	mov	r1, r9
 8005a12:	008b      	lsls	r3, r1, #2
 8005a14:	4641      	mov	r1, r8
 8005a16:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005a1a:	4641      	mov	r1, r8
 8005a1c:	008a      	lsls	r2, r1, #2
 8005a1e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005a22:	f7fb f8cb 	bl	8000bbc <__aeabi_uldivmod>
 8005a26:	4602      	mov	r2, r0
 8005a28:	460b      	mov	r3, r1
 8005a2a:	4611      	mov	r1, r2
 8005a2c:	4b38      	ldr	r3, [pc, #224]	@ (8005b10 <UART_SetConfig+0x4e4>)
 8005a2e:	fba3 2301 	umull	r2, r3, r3, r1
 8005a32:	095b      	lsrs	r3, r3, #5
 8005a34:	2264      	movs	r2, #100	@ 0x64
 8005a36:	fb02 f303 	mul.w	r3, r2, r3
 8005a3a:	1acb      	subs	r3, r1, r3
 8005a3c:	011b      	lsls	r3, r3, #4
 8005a3e:	3332      	adds	r3, #50	@ 0x32
 8005a40:	4a33      	ldr	r2, [pc, #204]	@ (8005b10 <UART_SetConfig+0x4e4>)
 8005a42:	fba2 2303 	umull	r2, r3, r2, r3
 8005a46:	095b      	lsrs	r3, r3, #5
 8005a48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005a4c:	441c      	add	r4, r3
 8005a4e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005a52:	2200      	movs	r2, #0
 8005a54:	673b      	str	r3, [r7, #112]	@ 0x70
 8005a56:	677a      	str	r2, [r7, #116]	@ 0x74
 8005a58:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005a5c:	4642      	mov	r2, r8
 8005a5e:	464b      	mov	r3, r9
 8005a60:	1891      	adds	r1, r2, r2
 8005a62:	60b9      	str	r1, [r7, #8]
 8005a64:	415b      	adcs	r3, r3
 8005a66:	60fb      	str	r3, [r7, #12]
 8005a68:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005a6c:	4641      	mov	r1, r8
 8005a6e:	1851      	adds	r1, r2, r1
 8005a70:	6039      	str	r1, [r7, #0]
 8005a72:	4649      	mov	r1, r9
 8005a74:	414b      	adcs	r3, r1
 8005a76:	607b      	str	r3, [r7, #4]
 8005a78:	f04f 0200 	mov.w	r2, #0
 8005a7c:	f04f 0300 	mov.w	r3, #0
 8005a80:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005a84:	4659      	mov	r1, fp
 8005a86:	00cb      	lsls	r3, r1, #3
 8005a88:	4651      	mov	r1, sl
 8005a8a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005a8e:	4651      	mov	r1, sl
 8005a90:	00ca      	lsls	r2, r1, #3
 8005a92:	4610      	mov	r0, r2
 8005a94:	4619      	mov	r1, r3
 8005a96:	4603      	mov	r3, r0
 8005a98:	4642      	mov	r2, r8
 8005a9a:	189b      	adds	r3, r3, r2
 8005a9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005a9e:	464b      	mov	r3, r9
 8005aa0:	460a      	mov	r2, r1
 8005aa2:	eb42 0303 	adc.w	r3, r2, r3
 8005aa6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005aac:	685b      	ldr	r3, [r3, #4]
 8005aae:	2200      	movs	r2, #0
 8005ab0:	663b      	str	r3, [r7, #96]	@ 0x60
 8005ab2:	667a      	str	r2, [r7, #100]	@ 0x64
 8005ab4:	f04f 0200 	mov.w	r2, #0
 8005ab8:	f04f 0300 	mov.w	r3, #0
 8005abc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8005ac0:	4649      	mov	r1, r9
 8005ac2:	008b      	lsls	r3, r1, #2
 8005ac4:	4641      	mov	r1, r8
 8005ac6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005aca:	4641      	mov	r1, r8
 8005acc:	008a      	lsls	r2, r1, #2
 8005ace:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8005ad2:	f7fb f873 	bl	8000bbc <__aeabi_uldivmod>
 8005ad6:	4602      	mov	r2, r0
 8005ad8:	460b      	mov	r3, r1
 8005ada:	4b0d      	ldr	r3, [pc, #52]	@ (8005b10 <UART_SetConfig+0x4e4>)
 8005adc:	fba3 1302 	umull	r1, r3, r3, r2
 8005ae0:	095b      	lsrs	r3, r3, #5
 8005ae2:	2164      	movs	r1, #100	@ 0x64
 8005ae4:	fb01 f303 	mul.w	r3, r1, r3
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	011b      	lsls	r3, r3, #4
 8005aec:	3332      	adds	r3, #50	@ 0x32
 8005aee:	4a08      	ldr	r2, [pc, #32]	@ (8005b10 <UART_SetConfig+0x4e4>)
 8005af0:	fba2 2303 	umull	r2, r3, r2, r3
 8005af4:	095b      	lsrs	r3, r3, #5
 8005af6:	f003 020f 	and.w	r2, r3, #15
 8005afa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4422      	add	r2, r4
 8005b02:	609a      	str	r2, [r3, #8]
}
 8005b04:	bf00      	nop
 8005b06:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8005b0a:	46bd      	mov	sp, r7
 8005b0c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b10:	51eb851f 	.word	0x51eb851f

08005b14 <__NVIC_SetPriority>:
{
 8005b14:	b480      	push	{r7}
 8005b16:	b083      	sub	sp, #12
 8005b18:	af00      	add	r7, sp, #0
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	6039      	str	r1, [r7, #0]
 8005b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	db0a      	blt.n	8005b3e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	b2da      	uxtb	r2, r3
 8005b2c:	490c      	ldr	r1, [pc, #48]	@ (8005b60 <__NVIC_SetPriority+0x4c>)
 8005b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b32:	0112      	lsls	r2, r2, #4
 8005b34:	b2d2      	uxtb	r2, r2
 8005b36:	440b      	add	r3, r1
 8005b38:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005b3c:	e00a      	b.n	8005b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b3e:	683b      	ldr	r3, [r7, #0]
 8005b40:	b2da      	uxtb	r2, r3
 8005b42:	4908      	ldr	r1, [pc, #32]	@ (8005b64 <__NVIC_SetPriority+0x50>)
 8005b44:	79fb      	ldrb	r3, [r7, #7]
 8005b46:	f003 030f 	and.w	r3, r3, #15
 8005b4a:	3b04      	subs	r3, #4
 8005b4c:	0112      	lsls	r2, r2, #4
 8005b4e:	b2d2      	uxtb	r2, r2
 8005b50:	440b      	add	r3, r1
 8005b52:	761a      	strb	r2, [r3, #24]
}
 8005b54:	bf00      	nop
 8005b56:	370c      	adds	r7, #12
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5e:	4770      	bx	lr
 8005b60:	e000e100 	.word	0xe000e100
 8005b64:	e000ed00 	.word	0xe000ed00

08005b68 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8005b6c:	4b05      	ldr	r3, [pc, #20]	@ (8005b84 <SysTick_Handler+0x1c>)
 8005b6e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005b70:	f002 f996 	bl	8007ea0 <xTaskGetSchedulerState>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d001      	beq.n	8005b7e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8005b7a:	f003 f88d 	bl	8008c98 <xPortSysTickHandler>
  }
}
 8005b7e:	bf00      	nop
 8005b80:	bd80      	pop	{r7, pc}
 8005b82:	bf00      	nop
 8005b84:	e000e010 	.word	0xe000e010

08005b88 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005b88:	b580      	push	{r7, lr}
 8005b8a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8005b8c:	2100      	movs	r1, #0
 8005b8e:	f06f 0004 	mvn.w	r0, #4
 8005b92:	f7ff ffbf 	bl	8005b14 <__NVIC_SetPriority>
#endif
}
 8005b96:	bf00      	nop
 8005b98:	bd80      	pop	{r7, pc}
	...

08005b9c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ba2:	f3ef 8305 	mrs	r3, IPSR
 8005ba6:	603b      	str	r3, [r7, #0]
  return(result);
 8005ba8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d003      	beq.n	8005bb6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8005bae:	f06f 0305 	mvn.w	r3, #5
 8005bb2:	607b      	str	r3, [r7, #4]
 8005bb4:	e00c      	b.n	8005bd0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005bb6:	4b0a      	ldr	r3, [pc, #40]	@ (8005be0 <osKernelInitialize+0x44>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d105      	bne.n	8005bca <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8005bbe:	4b08      	ldr	r3, [pc, #32]	@ (8005be0 <osKernelInitialize+0x44>)
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005bc4:	2300      	movs	r3, #0
 8005bc6:	607b      	str	r3, [r7, #4]
 8005bc8:	e002      	b.n	8005bd0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8005bca:	f04f 33ff 	mov.w	r3, #4294967295
 8005bce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005bd0:	687b      	ldr	r3, [r7, #4]
}
 8005bd2:	4618      	mov	r0, r3
 8005bd4:	370c      	adds	r7, #12
 8005bd6:	46bd      	mov	sp, r7
 8005bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bdc:	4770      	bx	lr
 8005bde:	bf00      	nop
 8005be0:	20000bd4 	.word	0x20000bd4

08005be4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005be4:	b580      	push	{r7, lr}
 8005be6:	b082      	sub	sp, #8
 8005be8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005bea:	f3ef 8305 	mrs	r3, IPSR
 8005bee:	603b      	str	r3, [r7, #0]
  return(result);
 8005bf0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d003      	beq.n	8005bfe <osKernelStart+0x1a>
    stat = osErrorISR;
 8005bf6:	f06f 0305 	mvn.w	r3, #5
 8005bfa:	607b      	str	r3, [r7, #4]
 8005bfc:	e010      	b.n	8005c20 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8005bfe:	4b0b      	ldr	r3, [pc, #44]	@ (8005c2c <osKernelStart+0x48>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d109      	bne.n	8005c1a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005c06:	f7ff ffbf 	bl	8005b88 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8005c0a:	4b08      	ldr	r3, [pc, #32]	@ (8005c2c <osKernelStart+0x48>)
 8005c0c:	2202      	movs	r2, #2
 8005c0e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005c10:	f001 fce2 	bl	80075d8 <vTaskStartScheduler>
      stat = osOK;
 8005c14:	2300      	movs	r3, #0
 8005c16:	607b      	str	r3, [r7, #4]
 8005c18:	e002      	b.n	8005c20 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8005c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8005c1e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005c20:	687b      	ldr	r3, [r7, #4]
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3708      	adds	r7, #8
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	20000bd4 	.word	0x20000bd4

08005c30 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b08e      	sub	sp, #56	@ 0x38
 8005c34:	af04      	add	r7, sp, #16
 8005c36:	60f8      	str	r0, [r7, #12]
 8005c38:	60b9      	str	r1, [r7, #8]
 8005c3a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005c40:	f3ef 8305 	mrs	r3, IPSR
 8005c44:	617b      	str	r3, [r7, #20]
  return(result);
 8005c46:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d17e      	bne.n	8005d4a <osThreadNew+0x11a>
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d07b      	beq.n	8005d4a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005c52:	2380      	movs	r3, #128	@ 0x80
 8005c54:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005c56:	2318      	movs	r3, #24
 8005c58:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8005c5e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c62:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	2b00      	cmp	r3, #0
 8005c68:	d045      	beq.n	8005cf6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d002      	beq.n	8005c78 <osThreadNew+0x48>
        name = attr->name;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	699b      	ldr	r3, [r3, #24]
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d002      	beq.n	8005c86 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	699b      	ldr	r3, [r3, #24]
 8005c84:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005c86:	69fb      	ldr	r3, [r7, #28]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d008      	beq.n	8005c9e <osThreadNew+0x6e>
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	2b38      	cmp	r3, #56	@ 0x38
 8005c90:	d805      	bhi.n	8005c9e <osThreadNew+0x6e>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	685b      	ldr	r3, [r3, #4]
 8005c96:	f003 0301 	and.w	r3, r3, #1
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d001      	beq.n	8005ca2 <osThreadNew+0x72>
        return (NULL);
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	e054      	b.n	8005d4c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d003      	beq.n	8005cb2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	695b      	ldr	r3, [r3, #20]
 8005cae:	089b      	lsrs	r3, r3, #2
 8005cb0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	689b      	ldr	r3, [r3, #8]
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00e      	beq.n	8005cd8 <osThreadNew+0xa8>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	68db      	ldr	r3, [r3, #12]
 8005cbe:	2ba7      	cmp	r3, #167	@ 0xa7
 8005cc0:	d90a      	bls.n	8005cd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d006      	beq.n	8005cd8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	695b      	ldr	r3, [r3, #20]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d002      	beq.n	8005cd8 <osThreadNew+0xa8>
        mem = 1;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	61bb      	str	r3, [r7, #24]
 8005cd6:	e010      	b.n	8005cfa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005cd8:	687b      	ldr	r3, [r7, #4]
 8005cda:	689b      	ldr	r3, [r3, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d10c      	bne.n	8005cfa <osThreadNew+0xca>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68db      	ldr	r3, [r3, #12]
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d108      	bne.n	8005cfa <osThreadNew+0xca>
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	691b      	ldr	r3, [r3, #16]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d104      	bne.n	8005cfa <osThreadNew+0xca>
          mem = 0;
 8005cf0:	2300      	movs	r3, #0
 8005cf2:	61bb      	str	r3, [r7, #24]
 8005cf4:	e001      	b.n	8005cfa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8005cfa:	69bb      	ldr	r3, [r7, #24]
 8005cfc:	2b01      	cmp	r3, #1
 8005cfe:	d110      	bne.n	8005d22 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005d04:	687a      	ldr	r2, [r7, #4]
 8005d06:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005d08:	9202      	str	r2, [sp, #8]
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	68bb      	ldr	r3, [r7, #8]
 8005d12:	6a3a      	ldr	r2, [r7, #32]
 8005d14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d16:	68f8      	ldr	r0, [r7, #12]
 8005d18:	f001 fa6a 	bl	80071f0 <xTaskCreateStatic>
 8005d1c:	4603      	mov	r3, r0
 8005d1e:	613b      	str	r3, [r7, #16]
 8005d20:	e013      	b.n	8005d4a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005d22:	69bb      	ldr	r3, [r7, #24]
 8005d24:	2b00      	cmp	r3, #0
 8005d26:	d110      	bne.n	8005d4a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005d28:	6a3b      	ldr	r3, [r7, #32]
 8005d2a:	b29a      	uxth	r2, r3
 8005d2c:	f107 0310 	add.w	r3, r7, #16
 8005d30:	9301      	str	r3, [sp, #4]
 8005d32:	69fb      	ldr	r3, [r7, #28]
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	68bb      	ldr	r3, [r7, #8]
 8005d38:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005d3a:	68f8      	ldr	r0, [r7, #12]
 8005d3c:	f001 fab8 	bl	80072b0 <xTaskCreate>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b01      	cmp	r3, #1
 8005d44:	d001      	beq.n	8005d4a <osThreadNew+0x11a>
            hTask = NULL;
 8005d46:	2300      	movs	r3, #0
 8005d48:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8005d4a:	693b      	ldr	r3, [r7, #16]
}
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	3728      	adds	r7, #40	@ 0x28
 8005d50:	46bd      	mov	sp, r7
 8005d52:	bd80      	pop	{r7, pc}

08005d54 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005d54:	b580      	push	{r7, lr}
 8005d56:	b084      	sub	sp, #16
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d5c:	f3ef 8305 	mrs	r3, IPSR
 8005d60:	60bb      	str	r3, [r7, #8]
  return(result);
 8005d62:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	d003      	beq.n	8005d70 <osDelay+0x1c>
    stat = osErrorISR;
 8005d68:	f06f 0305 	mvn.w	r3, #5
 8005d6c:	60fb      	str	r3, [r7, #12]
 8005d6e:	e007      	b.n	8005d80 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005d70:	2300      	movs	r3, #0
 8005d72:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d002      	beq.n	8005d80 <osDelay+0x2c>
      vTaskDelay(ticks);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f001 fbf6 	bl	800756c <vTaskDelay>
    }
  }

  return (stat);
 8005d80:	68fb      	ldr	r3, [r7, #12]
}
 8005d82:	4618      	mov	r0, r3
 8005d84:	3710      	adds	r7, #16
 8005d86:	46bd      	mov	sp, r7
 8005d88:	bd80      	pop	{r7, pc}

08005d8a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8005d8a:	b580      	push	{r7, lr}
 8005d8c:	b08a      	sub	sp, #40	@ 0x28
 8005d8e:	af02      	add	r7, sp, #8
 8005d90:	60f8      	str	r0, [r7, #12]
 8005d92:	60b9      	str	r1, [r7, #8]
 8005d94:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8005d96:	2300      	movs	r3, #0
 8005d98:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005d9a:	f3ef 8305 	mrs	r3, IPSR
 8005d9e:	613b      	str	r3, [r7, #16]
  return(result);
 8005da0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d175      	bne.n	8005e92 <osSemaphoreNew+0x108>
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d072      	beq.n	8005e92 <osSemaphoreNew+0x108>
 8005dac:	68ba      	ldr	r2, [r7, #8]
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d86e      	bhi.n	8005e92 <osSemaphoreNew+0x108>
    mem = -1;
 8005db4:	f04f 33ff 	mov.w	r3, #4294967295
 8005db8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d015      	beq.n	8005dec <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	689b      	ldr	r3, [r3, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d006      	beq.n	8005dd6 <osSemaphoreNew+0x4c>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	68db      	ldr	r3, [r3, #12]
 8005dcc:	2b4f      	cmp	r3, #79	@ 0x4f
 8005dce:	d902      	bls.n	8005dd6 <osSemaphoreNew+0x4c>
        mem = 1;
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	61bb      	str	r3, [r7, #24]
 8005dd4:	e00c      	b.n	8005df0 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	689b      	ldr	r3, [r3, #8]
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d108      	bne.n	8005df0 <osSemaphoreNew+0x66>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	68db      	ldr	r3, [r3, #12]
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d104      	bne.n	8005df0 <osSemaphoreNew+0x66>
          mem = 0;
 8005de6:	2300      	movs	r3, #0
 8005de8:	61bb      	str	r3, [r7, #24]
 8005dea:	e001      	b.n	8005df0 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8005dec:	2300      	movs	r3, #0
 8005dee:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005df0:	69bb      	ldr	r3, [r7, #24]
 8005df2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005df6:	d04c      	beq.n	8005e92 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	2b01      	cmp	r3, #1
 8005dfc:	d128      	bne.n	8005e50 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8005dfe:	69bb      	ldr	r3, [r7, #24]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d10a      	bne.n	8005e1a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	689b      	ldr	r3, [r3, #8]
 8005e08:	2203      	movs	r2, #3
 8005e0a:	9200      	str	r2, [sp, #0]
 8005e0c:	2200      	movs	r2, #0
 8005e0e:	2100      	movs	r1, #0
 8005e10:	2001      	movs	r0, #1
 8005e12:	f000 fa2b 	bl	800626c <xQueueGenericCreateStatic>
 8005e16:	61f8      	str	r0, [r7, #28]
 8005e18:	e005      	b.n	8005e26 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8005e1a:	2203      	movs	r2, #3
 8005e1c:	2100      	movs	r1, #0
 8005e1e:	2001      	movs	r0, #1
 8005e20:	f000 faa1 	bl	8006366 <xQueueGenericCreate>
 8005e24:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005e26:	69fb      	ldr	r3, [r7, #28]
 8005e28:	2b00      	cmp	r3, #0
 8005e2a:	d022      	beq.n	8005e72 <osSemaphoreNew+0xe8>
 8005e2c:	68bb      	ldr	r3, [r7, #8]
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d01f      	beq.n	8005e72 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005e32:	2300      	movs	r3, #0
 8005e34:	2200      	movs	r2, #0
 8005e36:	2100      	movs	r1, #0
 8005e38:	69f8      	ldr	r0, [r7, #28]
 8005e3a:	f000 fb61 	bl	8006500 <xQueueGenericSend>
 8005e3e:	4603      	mov	r3, r0
 8005e40:	2b01      	cmp	r3, #1
 8005e42:	d016      	beq.n	8005e72 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005e44:	69f8      	ldr	r0, [r7, #28]
 8005e46:	f000 ffff 	bl	8006e48 <vQueueDelete>
            hSemaphore = NULL;
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	61fb      	str	r3, [r7, #28]
 8005e4e:	e010      	b.n	8005e72 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005e50:	69bb      	ldr	r3, [r7, #24]
 8005e52:	2b01      	cmp	r3, #1
 8005e54:	d108      	bne.n	8005e68 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	68b9      	ldr	r1, [r7, #8]
 8005e5e:	68f8      	ldr	r0, [r7, #12]
 8005e60:	f000 fadf 	bl	8006422 <xQueueCreateCountingSemaphoreStatic>
 8005e64:	61f8      	str	r0, [r7, #28]
 8005e66:	e004      	b.n	8005e72 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005e68:	68b9      	ldr	r1, [r7, #8]
 8005e6a:	68f8      	ldr	r0, [r7, #12]
 8005e6c:	f000 fb12 	bl	8006494 <xQueueCreateCountingSemaphore>
 8005e70:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8005e72:	69fb      	ldr	r3, [r7, #28]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d00c      	beq.n	8005e92 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d003      	beq.n	8005e86 <osSemaphoreNew+0xfc>
          name = attr->name;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	617b      	str	r3, [r7, #20]
 8005e84:	e001      	b.n	8005e8a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8005e8a:	6979      	ldr	r1, [r7, #20]
 8005e8c:	69f8      	ldr	r0, [r7, #28]
 8005e8e:	f001 f927 	bl	80070e0 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8005e92:	69fb      	ldr	r3, [r7, #28]
}
 8005e94:	4618      	mov	r0, r3
 8005e96:	3720      	adds	r7, #32
 8005e98:	46bd      	mov	sp, r7
 8005e9a:	bd80      	pop	{r7, pc}

08005e9c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8005e9c:	b580      	push	{r7, lr}
 8005e9e:	b086      	sub	sp, #24
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
 8005ea4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005eaa:	2300      	movs	r3, #0
 8005eac:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d103      	bne.n	8005ebc <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8005eb4:	f06f 0303 	mvn.w	r3, #3
 8005eb8:	617b      	str	r3, [r7, #20]
 8005eba:	e039      	b.n	8005f30 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005ebc:	f3ef 8305 	mrs	r3, IPSR
 8005ec0:	60fb      	str	r3, [r7, #12]
  return(result);
 8005ec2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005ec4:	2b00      	cmp	r3, #0
 8005ec6:	d022      	beq.n	8005f0e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 8005ec8:	683b      	ldr	r3, [r7, #0]
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d003      	beq.n	8005ed6 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8005ece:	f06f 0303 	mvn.w	r3, #3
 8005ed2:	617b      	str	r3, [r7, #20]
 8005ed4:	e02c      	b.n	8005f30 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005ed6:	2300      	movs	r3, #0
 8005ed8:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8005eda:	f107 0308 	add.w	r3, r7, #8
 8005ede:	461a      	mov	r2, r3
 8005ee0:	2100      	movs	r1, #0
 8005ee2:	6938      	ldr	r0, [r7, #16]
 8005ee4:	f000 ff2e 	bl	8006d44 <xQueueReceiveFromISR>
 8005ee8:	4603      	mov	r3, r0
 8005eea:	2b01      	cmp	r3, #1
 8005eec:	d003      	beq.n	8005ef6 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8005eee:	f06f 0302 	mvn.w	r3, #2
 8005ef2:	617b      	str	r3, [r7, #20]
 8005ef4:	e01c      	b.n	8005f30 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d019      	beq.n	8005f30 <osSemaphoreAcquire+0x94>
 8005efc:	4b0f      	ldr	r3, [pc, #60]	@ (8005f3c <osSemaphoreAcquire+0xa0>)
 8005efe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f02:	601a      	str	r2, [r3, #0]
 8005f04:	f3bf 8f4f 	dsb	sy
 8005f08:	f3bf 8f6f 	isb	sy
 8005f0c:	e010      	b.n	8005f30 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8005f0e:	6839      	ldr	r1, [r7, #0]
 8005f10:	6938      	ldr	r0, [r7, #16]
 8005f12:	f000 fe07 	bl	8006b24 <xQueueSemaphoreTake>
 8005f16:	4603      	mov	r3, r0
 8005f18:	2b01      	cmp	r3, #1
 8005f1a:	d009      	beq.n	8005f30 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d003      	beq.n	8005f2a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8005f22:	f06f 0301 	mvn.w	r3, #1
 8005f26:	617b      	str	r3, [r7, #20]
 8005f28:	e002      	b.n	8005f30 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8005f2a:	f06f 0302 	mvn.w	r3, #2
 8005f2e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005f30:	697b      	ldr	r3, [r7, #20]
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3718      	adds	r7, #24
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}
 8005f3a:	bf00      	nop
 8005f3c:	e000ed04 	.word	0xe000ed04

08005f40 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b086      	sub	sp, #24
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8005f4c:	2300      	movs	r3, #0
 8005f4e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d103      	bne.n	8005f5e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005f56:	f06f 0303 	mvn.w	r3, #3
 8005f5a:	617b      	str	r3, [r7, #20]
 8005f5c:	e02c      	b.n	8005fb8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005f5e:	f3ef 8305 	mrs	r3, IPSR
 8005f62:	60fb      	str	r3, [r7, #12]
  return(result);
 8005f64:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d01a      	beq.n	8005fa0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8005f6e:	f107 0308 	add.w	r3, r7, #8
 8005f72:	4619      	mov	r1, r3
 8005f74:	6938      	ldr	r0, [r7, #16]
 8005f76:	f000 fc63 	bl	8006840 <xQueueGiveFromISR>
 8005f7a:	4603      	mov	r3, r0
 8005f7c:	2b01      	cmp	r3, #1
 8005f7e:	d003      	beq.n	8005f88 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8005f80:	f06f 0302 	mvn.w	r3, #2
 8005f84:	617b      	str	r3, [r7, #20]
 8005f86:	e017      	b.n	8005fb8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8005f88:	68bb      	ldr	r3, [r7, #8]
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d014      	beq.n	8005fb8 <osSemaphoreRelease+0x78>
 8005f8e:	4b0d      	ldr	r3, [pc, #52]	@ (8005fc4 <osSemaphoreRelease+0x84>)
 8005f90:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f94:	601a      	str	r2, [r3, #0]
 8005f96:	f3bf 8f4f 	dsb	sy
 8005f9a:	f3bf 8f6f 	isb	sy
 8005f9e:	e00b      	b.n	8005fb8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	6938      	ldr	r0, [r7, #16]
 8005fa8:	f000 faaa 	bl	8006500 <xQueueGenericSend>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b01      	cmp	r3, #1
 8005fb0:	d002      	beq.n	8005fb8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8005fb2:	f06f 0302 	mvn.w	r3, #2
 8005fb6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8005fb8:	697b      	ldr	r3, [r7, #20]
}
 8005fba:	4618      	mov	r0, r3
 8005fbc:	3718      	adds	r7, #24
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bd80      	pop	{r7, pc}
 8005fc2:	bf00      	nop
 8005fc4:	e000ed04 	.word	0xe000ed04

08005fc8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005fc8:	b480      	push	{r7}
 8005fca:	b085      	sub	sp, #20
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	60f8      	str	r0, [r7, #12]
 8005fd0:	60b9      	str	r1, [r7, #8]
 8005fd2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	4a07      	ldr	r2, [pc, #28]	@ (8005ff4 <vApplicationGetIdleTaskMemory+0x2c>)
 8005fd8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8005fda:	68bb      	ldr	r3, [r7, #8]
 8005fdc:	4a06      	ldr	r2, [pc, #24]	@ (8005ff8 <vApplicationGetIdleTaskMemory+0x30>)
 8005fde:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	2280      	movs	r2, #128	@ 0x80
 8005fe4:	601a      	str	r2, [r3, #0]
}
 8005fe6:	bf00      	nop
 8005fe8:	3714      	adds	r7, #20
 8005fea:	46bd      	mov	sp, r7
 8005fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ff0:	4770      	bx	lr
 8005ff2:	bf00      	nop
 8005ff4:	20000bd8 	.word	0x20000bd8
 8005ff8:	20000c80 	.word	0x20000c80

08005ffc <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	4a07      	ldr	r2, [pc, #28]	@ (8006028 <vApplicationGetTimerTaskMemory+0x2c>)
 800600c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800600e:	68bb      	ldr	r3, [r7, #8]
 8006010:	4a06      	ldr	r2, [pc, #24]	@ (800602c <vApplicationGetTimerTaskMemory+0x30>)
 8006012:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800601a:	601a      	str	r2, [r3, #0]
}
 800601c:	bf00      	nop
 800601e:	3714      	adds	r7, #20
 8006020:	46bd      	mov	sp, r7
 8006022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006026:	4770      	bx	lr
 8006028:	20000e80 	.word	0x20000e80
 800602c:	20000f28 	.word	0x20000f28

08006030 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8006030:	b480      	push	{r7}
 8006032:	b083      	sub	sp, #12
 8006034:	af00      	add	r7, sp, #0
 8006036:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	f103 0208 	add.w	r2, r3, #8
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	f04f 32ff 	mov.w	r2, #4294967295
 8006048:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	f103 0208 	add.w	r2, r3, #8
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	f103 0208 	add.w	r2, r3, #8
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8006064:	bf00      	nop
 8006066:	370c      	adds	r7, #12
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	2200      	movs	r2, #0
 800607c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800607e:	bf00      	nop
 8006080:	370c      	adds	r7, #12
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800608a:	b480      	push	{r7}
 800608c:	b085      	sub	sp, #20
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
 8006092:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	685b      	ldr	r3, [r3, #4]
 8006098:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800609a:	683b      	ldr	r3, [r7, #0]
 800609c:	68fa      	ldr	r2, [r7, #12]
 800609e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	689a      	ldr	r2, [r3, #8]
 80060a4:	683b      	ldr	r3, [r7, #0]
 80060a6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	683a      	ldr	r2, [r7, #0]
 80060ae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	683a      	ldr	r2, [r7, #0]
 80060b4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80060b6:	683b      	ldr	r3, [r7, #0]
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	1c5a      	adds	r2, r3, #1
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	601a      	str	r2, [r3, #0]
}
 80060c6:	bf00      	nop
 80060c8:	3714      	adds	r7, #20
 80060ca:	46bd      	mov	sp, r7
 80060cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d0:	4770      	bx	lr

080060d2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80060d2:	b480      	push	{r7}
 80060d4:	b085      	sub	sp, #20
 80060d6:	af00      	add	r7, sp, #0
 80060d8:	6078      	str	r0, [r7, #4]
 80060da:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80060e2:	68bb      	ldr	r3, [r7, #8]
 80060e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060e8:	d103      	bne.n	80060f2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	691b      	ldr	r3, [r3, #16]
 80060ee:	60fb      	str	r3, [r7, #12]
 80060f0:	e00c      	b.n	800610c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	3308      	adds	r3, #8
 80060f6:	60fb      	str	r3, [r7, #12]
 80060f8:	e002      	b.n	8006100 <vListInsert+0x2e>
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	685b      	ldr	r3, [r3, #4]
 80060fe:	60fb      	str	r3, [r7, #12]
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	685b      	ldr	r3, [r3, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68ba      	ldr	r2, [r7, #8]
 8006108:	429a      	cmp	r2, r3
 800610a:	d2f6      	bcs.n	80060fa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	685a      	ldr	r2, [r3, #4]
 8006110:	683b      	ldr	r3, [r7, #0]
 8006112:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8006114:	683b      	ldr	r3, [r7, #0]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	683a      	ldr	r2, [r7, #0]
 800611a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	68fa      	ldr	r2, [r7, #12]
 8006120:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	687a      	ldr	r2, [r7, #4]
 800612c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	1c5a      	adds	r2, r3, #1
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	601a      	str	r2, [r3, #0]
}
 8006138:	bf00      	nop
 800613a:	3714      	adds	r7, #20
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8006144:	b480      	push	{r7}
 8006146:	b085      	sub	sp, #20
 8006148:	af00      	add	r7, sp, #0
 800614a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	691b      	ldr	r3, [r3, #16]
 8006150:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	687a      	ldr	r2, [r7, #4]
 8006158:	6892      	ldr	r2, [r2, #8]
 800615a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	687a      	ldr	r2, [r7, #4]
 8006162:	6852      	ldr	r2, [r2, #4]
 8006164:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8006166:	68fb      	ldr	r3, [r7, #12]
 8006168:	685b      	ldr	r3, [r3, #4]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	429a      	cmp	r2, r3
 800616e:	d103      	bne.n	8006178 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	2200      	movs	r2, #0
 800617c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	1e5a      	subs	r2, r3, #1
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
}
 800618c:	4618      	mov	r0, r3
 800618e:	3714      	adds	r7, #20
 8006190:	46bd      	mov	sp, r7
 8006192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006196:	4770      	bx	lr

08006198 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80061a6:	68fb      	ldr	r3, [r7, #12]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d10b      	bne.n	80061c4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80061ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061b0:	f383 8811 	msr	BASEPRI, r3
 80061b4:	f3bf 8f6f 	isb	sy
 80061b8:	f3bf 8f4f 	dsb	sy
 80061bc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80061be:	bf00      	nop
 80061c0:	bf00      	nop
 80061c2:	e7fd      	b.n	80061c0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80061c4:	f002 fcd8 	bl	8008b78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681a      	ldr	r2, [r3, #0]
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061d0:	68f9      	ldr	r1, [r7, #12]
 80061d2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80061d4:	fb01 f303 	mul.w	r3, r1, r3
 80061d8:	441a      	add	r2, r3
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	2200      	movs	r2, #0
 80061e2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80061e4:	68fb      	ldr	r3, [r7, #12]
 80061e6:	681a      	ldr	r2, [r3, #0]
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	681a      	ldr	r2, [r3, #0]
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061f4:	3b01      	subs	r3, #1
 80061f6:	68f9      	ldr	r1, [r7, #12]
 80061f8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80061fa:	fb01 f303 	mul.w	r3, r1, r3
 80061fe:	441a      	add	r2, r3
 8006200:	68fb      	ldr	r3, [r7, #12]
 8006202:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	22ff      	movs	r2, #255	@ 0xff
 8006208:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	22ff      	movs	r2, #255	@ 0xff
 8006210:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d114      	bne.n	8006244 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	2b00      	cmp	r3, #0
 8006220:	d01a      	beq.n	8006258 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006222:	68fb      	ldr	r3, [r7, #12]
 8006224:	3310      	adds	r3, #16
 8006226:	4618      	mov	r0, r3
 8006228:	f001 fc74 	bl	8007b14 <xTaskRemoveFromEventList>
 800622c:	4603      	mov	r3, r0
 800622e:	2b00      	cmp	r3, #0
 8006230:	d012      	beq.n	8006258 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8006232:	4b0d      	ldr	r3, [pc, #52]	@ (8006268 <xQueueGenericReset+0xd0>)
 8006234:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006238:	601a      	str	r2, [r3, #0]
 800623a:	f3bf 8f4f 	dsb	sy
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	e009      	b.n	8006258 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8006244:	68fb      	ldr	r3, [r7, #12]
 8006246:	3310      	adds	r3, #16
 8006248:	4618      	mov	r0, r3
 800624a:	f7ff fef1 	bl	8006030 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	3324      	adds	r3, #36	@ 0x24
 8006252:	4618      	mov	r0, r3
 8006254:	f7ff feec 	bl	8006030 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8006258:	f002 fcc0 	bl	8008bdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800625c:	2301      	movs	r3, #1
}
 800625e:	4618      	mov	r0, r3
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop
 8006268:	e000ed04 	.word	0xe000ed04

0800626c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800626c:	b580      	push	{r7, lr}
 800626e:	b08e      	sub	sp, #56	@ 0x38
 8006270:	af02      	add	r7, sp, #8
 8006272:	60f8      	str	r0, [r7, #12]
 8006274:	60b9      	str	r1, [r7, #8]
 8006276:	607a      	str	r2, [r7, #4]
 8006278:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800627a:	68fb      	ldr	r3, [r7, #12]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d10b      	bne.n	8006298 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8006280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006284:	f383 8811 	msr	BASEPRI, r3
 8006288:	f3bf 8f6f 	isb	sy
 800628c:	f3bf 8f4f 	dsb	sy
 8006290:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8006292:	bf00      	nop
 8006294:	bf00      	nop
 8006296:	e7fd      	b.n	8006294 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d10b      	bne.n	80062b6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800629e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a2:	f383 8811 	msr	BASEPRI, r3
 80062a6:	f3bf 8f6f 	isb	sy
 80062aa:	f3bf 8f4f 	dsb	sy
 80062ae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80062b0:	bf00      	nop
 80062b2:	bf00      	nop
 80062b4:	e7fd      	b.n	80062b2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d002      	beq.n	80062c2 <xQueueGenericCreateStatic+0x56>
 80062bc:	68bb      	ldr	r3, [r7, #8]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d001      	beq.n	80062c6 <xQueueGenericCreateStatic+0x5a>
 80062c2:	2301      	movs	r3, #1
 80062c4:	e000      	b.n	80062c8 <xQueueGenericCreateStatic+0x5c>
 80062c6:	2300      	movs	r3, #0
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d10b      	bne.n	80062e4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80062cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062d0:	f383 8811 	msr	BASEPRI, r3
 80062d4:	f3bf 8f6f 	isb	sy
 80062d8:	f3bf 8f4f 	dsb	sy
 80062dc:	623b      	str	r3, [r7, #32]
}
 80062de:	bf00      	nop
 80062e0:	bf00      	nop
 80062e2:	e7fd      	b.n	80062e0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d102      	bne.n	80062f0 <xQueueGenericCreateStatic+0x84>
 80062ea:	68bb      	ldr	r3, [r7, #8]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d101      	bne.n	80062f4 <xQueueGenericCreateStatic+0x88>
 80062f0:	2301      	movs	r3, #1
 80062f2:	e000      	b.n	80062f6 <xQueueGenericCreateStatic+0x8a>
 80062f4:	2300      	movs	r3, #0
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d10b      	bne.n	8006312 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80062fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062fe:	f383 8811 	msr	BASEPRI, r3
 8006302:	f3bf 8f6f 	isb	sy
 8006306:	f3bf 8f4f 	dsb	sy
 800630a:	61fb      	str	r3, [r7, #28]
}
 800630c:	bf00      	nop
 800630e:	bf00      	nop
 8006310:	e7fd      	b.n	800630e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8006312:	2350      	movs	r3, #80	@ 0x50
 8006314:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8006316:	697b      	ldr	r3, [r7, #20]
 8006318:	2b50      	cmp	r3, #80	@ 0x50
 800631a:	d00b      	beq.n	8006334 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800631c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006320:	f383 8811 	msr	BASEPRI, r3
 8006324:	f3bf 8f6f 	isb	sy
 8006328:	f3bf 8f4f 	dsb	sy
 800632c:	61bb      	str	r3, [r7, #24]
}
 800632e:	bf00      	nop
 8006330:	bf00      	nop
 8006332:	e7fd      	b.n	8006330 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8006334:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8006336:	683b      	ldr	r3, [r7, #0]
 8006338:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800633a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800633c:	2b00      	cmp	r3, #0
 800633e:	d00d      	beq.n	800635c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8006340:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006342:	2201      	movs	r2, #1
 8006344:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8006348:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800634c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800634e:	9300      	str	r3, [sp, #0]
 8006350:	4613      	mov	r3, r2
 8006352:	687a      	ldr	r2, [r7, #4]
 8006354:	68b9      	ldr	r1, [r7, #8]
 8006356:	68f8      	ldr	r0, [r7, #12]
 8006358:	f000 f840 	bl	80063dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800635c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800635e:	4618      	mov	r0, r3
 8006360:	3730      	adds	r7, #48	@ 0x30
 8006362:	46bd      	mov	sp, r7
 8006364:	bd80      	pop	{r7, pc}

08006366 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8006366:	b580      	push	{r7, lr}
 8006368:	b08a      	sub	sp, #40	@ 0x28
 800636a:	af02      	add	r7, sp, #8
 800636c:	60f8      	str	r0, [r7, #12]
 800636e:	60b9      	str	r1, [r7, #8]
 8006370:	4613      	mov	r3, r2
 8006372:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2b00      	cmp	r3, #0
 8006378:	d10b      	bne.n	8006392 <xQueueGenericCreate+0x2c>
	__asm volatile
 800637a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637e:	f383 8811 	msr	BASEPRI, r3
 8006382:	f3bf 8f6f 	isb	sy
 8006386:	f3bf 8f4f 	dsb	sy
 800638a:	613b      	str	r3, [r7, #16]
}
 800638c:	bf00      	nop
 800638e:	bf00      	nop
 8006390:	e7fd      	b.n	800638e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	68ba      	ldr	r2, [r7, #8]
 8006396:	fb02 f303 	mul.w	r3, r2, r3
 800639a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800639c:	69fb      	ldr	r3, [r7, #28]
 800639e:	3350      	adds	r3, #80	@ 0x50
 80063a0:	4618      	mov	r0, r3
 80063a2:	f002 fd0b 	bl	8008dbc <pvPortMalloc>
 80063a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80063a8:	69bb      	ldr	r3, [r7, #24]
 80063aa:	2b00      	cmp	r3, #0
 80063ac:	d011      	beq.n	80063d2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80063ae:	69bb      	ldr	r3, [r7, #24]
 80063b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80063b2:	697b      	ldr	r3, [r7, #20]
 80063b4:	3350      	adds	r3, #80	@ 0x50
 80063b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80063b8:	69bb      	ldr	r3, [r7, #24]
 80063ba:	2200      	movs	r2, #0
 80063bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80063c0:	79fa      	ldrb	r2, [r7, #7]
 80063c2:	69bb      	ldr	r3, [r7, #24]
 80063c4:	9300      	str	r3, [sp, #0]
 80063c6:	4613      	mov	r3, r2
 80063c8:	697a      	ldr	r2, [r7, #20]
 80063ca:	68b9      	ldr	r1, [r7, #8]
 80063cc:	68f8      	ldr	r0, [r7, #12]
 80063ce:	f000 f805 	bl	80063dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80063d2:	69bb      	ldr	r3, [r7, #24]
	}
 80063d4:	4618      	mov	r0, r3
 80063d6:	3720      	adds	r7, #32
 80063d8:	46bd      	mov	sp, r7
 80063da:	bd80      	pop	{r7, pc}

080063dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80063dc:	b580      	push	{r7, lr}
 80063de:	b084      	sub	sp, #16
 80063e0:	af00      	add	r7, sp, #0
 80063e2:	60f8      	str	r0, [r7, #12]
 80063e4:	60b9      	str	r1, [r7, #8]
 80063e6:	607a      	str	r2, [r7, #4]
 80063e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80063ea:	68bb      	ldr	r3, [r7, #8]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d103      	bne.n	80063f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80063f0:	69bb      	ldr	r3, [r7, #24]
 80063f2:	69ba      	ldr	r2, [r7, #24]
 80063f4:	601a      	str	r2, [r3, #0]
 80063f6:	e002      	b.n	80063fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	687a      	ldr	r2, [r7, #4]
 80063fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80063fe:	69bb      	ldr	r3, [r7, #24]
 8006400:	68fa      	ldr	r2, [r7, #12]
 8006402:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8006404:	69bb      	ldr	r3, [r7, #24]
 8006406:	68ba      	ldr	r2, [r7, #8]
 8006408:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800640a:	2101      	movs	r1, #1
 800640c:	69b8      	ldr	r0, [r7, #24]
 800640e:	f7ff fec3 	bl	8006198 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8006412:	69bb      	ldr	r3, [r7, #24]
 8006414:	78fa      	ldrb	r2, [r7, #3]
 8006416:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800641a:	bf00      	nop
 800641c:	3710      	adds	r7, #16
 800641e:	46bd      	mov	sp, r7
 8006420:	bd80      	pop	{r7, pc}

08006422 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8006422:	b580      	push	{r7, lr}
 8006424:	b08a      	sub	sp, #40	@ 0x28
 8006426:	af02      	add	r7, sp, #8
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	60b9      	str	r1, [r7, #8]
 800642c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2b00      	cmp	r3, #0
 8006432:	d10b      	bne.n	800644c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8006434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006438:	f383 8811 	msr	BASEPRI, r3
 800643c:	f3bf 8f6f 	isb	sy
 8006440:	f3bf 8f4f 	dsb	sy
 8006444:	61bb      	str	r3, [r7, #24]
}
 8006446:	bf00      	nop
 8006448:	bf00      	nop
 800644a:	e7fd      	b.n	8006448 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800644c:	68ba      	ldr	r2, [r7, #8]
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	429a      	cmp	r2, r3
 8006452:	d90b      	bls.n	800646c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8006454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006458:	f383 8811 	msr	BASEPRI, r3
 800645c:	f3bf 8f6f 	isb	sy
 8006460:	f3bf 8f4f 	dsb	sy
 8006464:	617b      	str	r3, [r7, #20]
}
 8006466:	bf00      	nop
 8006468:	bf00      	nop
 800646a:	e7fd      	b.n	8006468 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800646c:	2302      	movs	r3, #2
 800646e:	9300      	str	r3, [sp, #0]
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2200      	movs	r2, #0
 8006474:	2100      	movs	r1, #0
 8006476:	68f8      	ldr	r0, [r7, #12]
 8006478:	f7ff fef8 	bl	800626c <xQueueGenericCreateStatic>
 800647c:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 800647e:	69fb      	ldr	r3, [r7, #28]
 8006480:	2b00      	cmp	r3, #0
 8006482:	d002      	beq.n	800648a <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8006484:	69fb      	ldr	r3, [r7, #28]
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 800648a:	69fb      	ldr	r3, [r7, #28]
	}
 800648c:	4618      	mov	r0, r3
 800648e:	3720      	adds	r7, #32
 8006490:	46bd      	mov	sp, r7
 8006492:	bd80      	pop	{r7, pc}

08006494 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8006494:	b580      	push	{r7, lr}
 8006496:	b086      	sub	sp, #24
 8006498:	af00      	add	r7, sp, #0
 800649a:	6078      	str	r0, [r7, #4]
 800649c:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d10b      	bne.n	80064bc <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80064a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064a8:	f383 8811 	msr	BASEPRI, r3
 80064ac:	f3bf 8f6f 	isb	sy
 80064b0:	f3bf 8f4f 	dsb	sy
 80064b4:	613b      	str	r3, [r7, #16]
}
 80064b6:	bf00      	nop
 80064b8:	bf00      	nop
 80064ba:	e7fd      	b.n	80064b8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80064bc:	683a      	ldr	r2, [r7, #0]
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	429a      	cmp	r2, r3
 80064c2:	d90b      	bls.n	80064dc <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80064c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064c8:	f383 8811 	msr	BASEPRI, r3
 80064cc:	f3bf 8f6f 	isb	sy
 80064d0:	f3bf 8f4f 	dsb	sy
 80064d4:	60fb      	str	r3, [r7, #12]
}
 80064d6:	bf00      	nop
 80064d8:	bf00      	nop
 80064da:	e7fd      	b.n	80064d8 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80064dc:	2202      	movs	r2, #2
 80064de:	2100      	movs	r1, #0
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	f7ff ff40 	bl	8006366 <xQueueGenericCreate>
 80064e6:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80064e8:	697b      	ldr	r3, [r7, #20]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d002      	beq.n	80064f4 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	683a      	ldr	r2, [r7, #0]
 80064f2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80064f4:	697b      	ldr	r3, [r7, #20]
	}
 80064f6:	4618      	mov	r0, r3
 80064f8:	3718      	adds	r7, #24
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b08e      	sub	sp, #56	@ 0x38
 8006504:	af00      	add	r7, sp, #0
 8006506:	60f8      	str	r0, [r7, #12]
 8006508:	60b9      	str	r1, [r7, #8]
 800650a:	607a      	str	r2, [r7, #4]
 800650c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800650e:	2300      	movs	r3, #0
 8006510:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006518:	2b00      	cmp	r3, #0
 800651a:	d10b      	bne.n	8006534 <xQueueGenericSend+0x34>
	__asm volatile
 800651c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006520:	f383 8811 	msr	BASEPRI, r3
 8006524:	f3bf 8f6f 	isb	sy
 8006528:	f3bf 8f4f 	dsb	sy
 800652c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800652e:	bf00      	nop
 8006530:	bf00      	nop
 8006532:	e7fd      	b.n	8006530 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006534:	68bb      	ldr	r3, [r7, #8]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d103      	bne.n	8006542 <xQueueGenericSend+0x42>
 800653a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800653c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800653e:	2b00      	cmp	r3, #0
 8006540:	d101      	bne.n	8006546 <xQueueGenericSend+0x46>
 8006542:	2301      	movs	r3, #1
 8006544:	e000      	b.n	8006548 <xQueueGenericSend+0x48>
 8006546:	2300      	movs	r3, #0
 8006548:	2b00      	cmp	r3, #0
 800654a:	d10b      	bne.n	8006564 <xQueueGenericSend+0x64>
	__asm volatile
 800654c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006550:	f383 8811 	msr	BASEPRI, r3
 8006554:	f3bf 8f6f 	isb	sy
 8006558:	f3bf 8f4f 	dsb	sy
 800655c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800655e:	bf00      	nop
 8006560:	bf00      	nop
 8006562:	e7fd      	b.n	8006560 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	2b02      	cmp	r3, #2
 8006568:	d103      	bne.n	8006572 <xQueueGenericSend+0x72>
 800656a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800656c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800656e:	2b01      	cmp	r3, #1
 8006570:	d101      	bne.n	8006576 <xQueueGenericSend+0x76>
 8006572:	2301      	movs	r3, #1
 8006574:	e000      	b.n	8006578 <xQueueGenericSend+0x78>
 8006576:	2300      	movs	r3, #0
 8006578:	2b00      	cmp	r3, #0
 800657a:	d10b      	bne.n	8006594 <xQueueGenericSend+0x94>
	__asm volatile
 800657c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006580:	f383 8811 	msr	BASEPRI, r3
 8006584:	f3bf 8f6f 	isb	sy
 8006588:	f3bf 8f4f 	dsb	sy
 800658c:	623b      	str	r3, [r7, #32]
}
 800658e:	bf00      	nop
 8006590:	bf00      	nop
 8006592:	e7fd      	b.n	8006590 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006594:	f001 fc84 	bl	8007ea0 <xTaskGetSchedulerState>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d102      	bne.n	80065a4 <xQueueGenericSend+0xa4>
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d101      	bne.n	80065a8 <xQueueGenericSend+0xa8>
 80065a4:	2301      	movs	r3, #1
 80065a6:	e000      	b.n	80065aa <xQueueGenericSend+0xaa>
 80065a8:	2300      	movs	r3, #0
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d10b      	bne.n	80065c6 <xQueueGenericSend+0xc6>
	__asm volatile
 80065ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065b2:	f383 8811 	msr	BASEPRI, r3
 80065b6:	f3bf 8f6f 	isb	sy
 80065ba:	f3bf 8f4f 	dsb	sy
 80065be:	61fb      	str	r3, [r7, #28]
}
 80065c0:	bf00      	nop
 80065c2:	bf00      	nop
 80065c4:	e7fd      	b.n	80065c2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80065c6:	f002 fad7 	bl	8008b78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80065ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80065ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d2:	429a      	cmp	r2, r3
 80065d4:	d302      	bcc.n	80065dc <xQueueGenericSend+0xdc>
 80065d6:	683b      	ldr	r3, [r7, #0]
 80065d8:	2b02      	cmp	r3, #2
 80065da:	d129      	bne.n	8006630 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80065dc:	683a      	ldr	r2, [r7, #0]
 80065de:	68b9      	ldr	r1, [r7, #8]
 80065e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80065e2:	f000 fc6d 	bl	8006ec0 <prvCopyDataToQueue>
 80065e6:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80065e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d010      	beq.n	8006612 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80065f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065f2:	3324      	adds	r3, #36	@ 0x24
 80065f4:	4618      	mov	r0, r3
 80065f6:	f001 fa8d 	bl	8007b14 <xTaskRemoveFromEventList>
 80065fa:	4603      	mov	r3, r0
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	d013      	beq.n	8006628 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8006600:	4b3f      	ldr	r3, [pc, #252]	@ (8006700 <xQueueGenericSend+0x200>)
 8006602:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006606:	601a      	str	r2, [r3, #0]
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	e00a      	b.n	8006628 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8006612:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006614:	2b00      	cmp	r3, #0
 8006616:	d007      	beq.n	8006628 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8006618:	4b39      	ldr	r3, [pc, #228]	@ (8006700 <xQueueGenericSend+0x200>)
 800661a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800661e:	601a      	str	r2, [r3, #0]
 8006620:	f3bf 8f4f 	dsb	sy
 8006624:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8006628:	f002 fad8 	bl	8008bdc <vPortExitCritical>
				return pdPASS;
 800662c:	2301      	movs	r3, #1
 800662e:	e063      	b.n	80066f8 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d103      	bne.n	800663e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006636:	f002 fad1 	bl	8008bdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800663a:	2300      	movs	r3, #0
 800663c:	e05c      	b.n	80066f8 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800663e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006640:	2b00      	cmp	r3, #0
 8006642:	d106      	bne.n	8006652 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006644:	f107 0314 	add.w	r3, r7, #20
 8006648:	4618      	mov	r0, r3
 800664a:	f001 fac7 	bl	8007bdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800664e:	2301      	movs	r3, #1
 8006650:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006652:	f002 fac3 	bl	8008bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006656:	f001 f82f 	bl	80076b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800665a:	f002 fa8d 	bl	8008b78 <vPortEnterCritical>
 800665e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006660:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006664:	b25b      	sxtb	r3, r3
 8006666:	f1b3 3fff 	cmp.w	r3, #4294967295
 800666a:	d103      	bne.n	8006674 <xQueueGenericSend+0x174>
 800666c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800666e:	2200      	movs	r2, #0
 8006670:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006674:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006676:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800667a:	b25b      	sxtb	r3, r3
 800667c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006680:	d103      	bne.n	800668a <xQueueGenericSend+0x18a>
 8006682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006684:	2200      	movs	r2, #0
 8006686:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800668a:	f002 faa7 	bl	8008bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800668e:	1d3a      	adds	r2, r7, #4
 8006690:	f107 0314 	add.w	r3, r7, #20
 8006694:	4611      	mov	r1, r2
 8006696:	4618      	mov	r0, r3
 8006698:	f001 fab6 	bl	8007c08 <xTaskCheckForTimeOut>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d124      	bne.n	80066ec <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80066a2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066a4:	f000 fd04 	bl	80070b0 <prvIsQueueFull>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d018      	beq.n	80066e0 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80066ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066b0:	3310      	adds	r3, #16
 80066b2:	687a      	ldr	r2, [r7, #4]
 80066b4:	4611      	mov	r1, r2
 80066b6:	4618      	mov	r0, r3
 80066b8:	f001 f9da 	bl	8007a70 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80066bc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066be:	f000 fc8f 	bl	8006fe0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80066c2:	f001 f807 	bl	80076d4 <xTaskResumeAll>
 80066c6:	4603      	mov	r3, r0
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	f47f af7c 	bne.w	80065c6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80066ce:	4b0c      	ldr	r3, [pc, #48]	@ (8006700 <xQueueGenericSend+0x200>)
 80066d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066d4:	601a      	str	r2, [r3, #0]
 80066d6:	f3bf 8f4f 	dsb	sy
 80066da:	f3bf 8f6f 	isb	sy
 80066de:	e772      	b.n	80065c6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80066e0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066e2:	f000 fc7d 	bl	8006fe0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80066e6:	f000 fff5 	bl	80076d4 <xTaskResumeAll>
 80066ea:	e76c      	b.n	80065c6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80066ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80066ee:	f000 fc77 	bl	8006fe0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80066f2:	f000 ffef 	bl	80076d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80066f6:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80066f8:	4618      	mov	r0, r3
 80066fa:	3738      	adds	r7, #56	@ 0x38
 80066fc:	46bd      	mov	sp, r7
 80066fe:	bd80      	pop	{r7, pc}
 8006700:	e000ed04 	.word	0xe000ed04

08006704 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b090      	sub	sp, #64	@ 0x40
 8006708:	af00      	add	r7, sp, #0
 800670a:	60f8      	str	r0, [r7, #12]
 800670c:	60b9      	str	r1, [r7, #8]
 800670e:	607a      	str	r2, [r7, #4]
 8006710:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8006716:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006718:	2b00      	cmp	r3, #0
 800671a:	d10b      	bne.n	8006734 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800671c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006720:	f383 8811 	msr	BASEPRI, r3
 8006724:	f3bf 8f6f 	isb	sy
 8006728:	f3bf 8f4f 	dsb	sy
 800672c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800672e:	bf00      	nop
 8006730:	bf00      	nop
 8006732:	e7fd      	b.n	8006730 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006734:	68bb      	ldr	r3, [r7, #8]
 8006736:	2b00      	cmp	r3, #0
 8006738:	d103      	bne.n	8006742 <xQueueGenericSendFromISR+0x3e>
 800673a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800673c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800673e:	2b00      	cmp	r3, #0
 8006740:	d101      	bne.n	8006746 <xQueueGenericSendFromISR+0x42>
 8006742:	2301      	movs	r3, #1
 8006744:	e000      	b.n	8006748 <xQueueGenericSendFromISR+0x44>
 8006746:	2300      	movs	r3, #0
 8006748:	2b00      	cmp	r3, #0
 800674a:	d10b      	bne.n	8006764 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 800674c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006750:	f383 8811 	msr	BASEPRI, r3
 8006754:	f3bf 8f6f 	isb	sy
 8006758:	f3bf 8f4f 	dsb	sy
 800675c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800675e:	bf00      	nop
 8006760:	bf00      	nop
 8006762:	e7fd      	b.n	8006760 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	2b02      	cmp	r3, #2
 8006768:	d103      	bne.n	8006772 <xQueueGenericSendFromISR+0x6e>
 800676a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800676c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800676e:	2b01      	cmp	r3, #1
 8006770:	d101      	bne.n	8006776 <xQueueGenericSendFromISR+0x72>
 8006772:	2301      	movs	r3, #1
 8006774:	e000      	b.n	8006778 <xQueueGenericSendFromISR+0x74>
 8006776:	2300      	movs	r3, #0
 8006778:	2b00      	cmp	r3, #0
 800677a:	d10b      	bne.n	8006794 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 800677c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006780:	f383 8811 	msr	BASEPRI, r3
 8006784:	f3bf 8f6f 	isb	sy
 8006788:	f3bf 8f4f 	dsb	sy
 800678c:	623b      	str	r3, [r7, #32]
}
 800678e:	bf00      	nop
 8006790:	bf00      	nop
 8006792:	e7fd      	b.n	8006790 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006794:	f002 fad0 	bl	8008d38 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8006798:	f3ef 8211 	mrs	r2, BASEPRI
 800679c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067a0:	f383 8811 	msr	BASEPRI, r3
 80067a4:	f3bf 8f6f 	isb	sy
 80067a8:	f3bf 8f4f 	dsb	sy
 80067ac:	61fa      	str	r2, [r7, #28]
 80067ae:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80067b0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80067b2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80067b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80067b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80067bc:	429a      	cmp	r2, r3
 80067be:	d302      	bcc.n	80067c6 <xQueueGenericSendFromISR+0xc2>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	2b02      	cmp	r3, #2
 80067c4:	d12f      	bne.n	8006826 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80067c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067c8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80067cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80067d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80067d6:	683a      	ldr	r2, [r7, #0]
 80067d8:	68b9      	ldr	r1, [r7, #8]
 80067da:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80067dc:	f000 fb70 	bl	8006ec0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80067e0:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80067e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80067e8:	d112      	bne.n	8006810 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80067ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d016      	beq.n	8006820 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80067f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80067f4:	3324      	adds	r3, #36	@ 0x24
 80067f6:	4618      	mov	r0, r3
 80067f8:	f001 f98c 	bl	8007b14 <xTaskRemoveFromEventList>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d00e      	beq.n	8006820 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	2b00      	cmp	r3, #0
 8006806:	d00b      	beq.n	8006820 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	601a      	str	r2, [r3, #0]
 800680e:	e007      	b.n	8006820 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006810:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8006814:	3301      	adds	r3, #1
 8006816:	b2db      	uxtb	r3, r3
 8006818:	b25a      	sxtb	r2, r3
 800681a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800681c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006820:	2301      	movs	r3, #1
 8006822:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8006824:	e001      	b.n	800682a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006826:	2300      	movs	r3, #0
 8006828:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800682a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800682c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800682e:	697b      	ldr	r3, [r7, #20]
 8006830:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8006834:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006836:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8006838:	4618      	mov	r0, r3
 800683a:	3740      	adds	r7, #64	@ 0x40
 800683c:	46bd      	mov	sp, r7
 800683e:	bd80      	pop	{r7, pc}

08006840 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b08e      	sub	sp, #56	@ 0x38
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 800684e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006850:	2b00      	cmp	r3, #0
 8006852:	d10b      	bne.n	800686c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8006854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006858:	f383 8811 	msr	BASEPRI, r3
 800685c:	f3bf 8f6f 	isb	sy
 8006860:	f3bf 8f4f 	dsb	sy
 8006864:	623b      	str	r3, [r7, #32]
}
 8006866:	bf00      	nop
 8006868:	bf00      	nop
 800686a:	e7fd      	b.n	8006868 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800686c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006870:	2b00      	cmp	r3, #0
 8006872:	d00b      	beq.n	800688c <xQueueGiveFromISR+0x4c>
	__asm volatile
 8006874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006878:	f383 8811 	msr	BASEPRI, r3
 800687c:	f3bf 8f6f 	isb	sy
 8006880:	f3bf 8f4f 	dsb	sy
 8006884:	61fb      	str	r3, [r7, #28]
}
 8006886:	bf00      	nop
 8006888:	bf00      	nop
 800688a:	e7fd      	b.n	8006888 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 800688c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d103      	bne.n	800689c <xQueueGiveFromISR+0x5c>
 8006894:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006896:	689b      	ldr	r3, [r3, #8]
 8006898:	2b00      	cmp	r3, #0
 800689a:	d101      	bne.n	80068a0 <xQueueGiveFromISR+0x60>
 800689c:	2301      	movs	r3, #1
 800689e:	e000      	b.n	80068a2 <xQueueGiveFromISR+0x62>
 80068a0:	2300      	movs	r3, #0
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d10b      	bne.n	80068be <xQueueGiveFromISR+0x7e>
	__asm volatile
 80068a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068aa:	f383 8811 	msr	BASEPRI, r3
 80068ae:	f3bf 8f6f 	isb	sy
 80068b2:	f3bf 8f4f 	dsb	sy
 80068b6:	61bb      	str	r3, [r7, #24]
}
 80068b8:	bf00      	nop
 80068ba:	bf00      	nop
 80068bc:	e7fd      	b.n	80068ba <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80068be:	f002 fa3b 	bl	8008d38 <vPortValidateInterruptPriority>
	__asm volatile
 80068c2:	f3ef 8211 	mrs	r2, BASEPRI
 80068c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ca:	f383 8811 	msr	BASEPRI, r3
 80068ce:	f3bf 8f6f 	isb	sy
 80068d2:	f3bf 8f4f 	dsb	sy
 80068d6:	617a      	str	r2, [r7, #20]
 80068d8:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80068da:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80068dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80068de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80068e2:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80068e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80068e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068ea:	429a      	cmp	r2, r3
 80068ec:	d22b      	bcs.n	8006946 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80068ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80068f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80068f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fe:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8006900:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006904:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006908:	d112      	bne.n	8006930 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800690a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800690c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800690e:	2b00      	cmp	r3, #0
 8006910:	d016      	beq.n	8006940 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006912:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006914:	3324      	adds	r3, #36	@ 0x24
 8006916:	4618      	mov	r0, r3
 8006918:	f001 f8fc 	bl	8007b14 <xTaskRemoveFromEventList>
 800691c:	4603      	mov	r3, r0
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00e      	beq.n	8006940 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8006922:	683b      	ldr	r3, [r7, #0]
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00b      	beq.n	8006940 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	2201      	movs	r2, #1
 800692c:	601a      	str	r2, [r3, #0]
 800692e:	e007      	b.n	8006940 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8006930:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006934:	3301      	adds	r3, #1
 8006936:	b2db      	uxtb	r3, r3
 8006938:	b25a      	sxtb	r2, r3
 800693a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800693c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8006940:	2301      	movs	r3, #1
 8006942:	637b      	str	r3, [r7, #52]	@ 0x34
 8006944:	e001      	b.n	800694a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8006946:	2300      	movs	r3, #0
 8006948:	637b      	str	r3, [r7, #52]	@ 0x34
 800694a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800694c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	f383 8811 	msr	BASEPRI, r3
}
 8006954:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006956:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006958:	4618      	mov	r0, r3
 800695a:	3738      	adds	r7, #56	@ 0x38
 800695c:	46bd      	mov	sp, r7
 800695e:	bd80      	pop	{r7, pc}

08006960 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8006960:	b580      	push	{r7, lr}
 8006962:	b08c      	sub	sp, #48	@ 0x30
 8006964:	af00      	add	r7, sp, #0
 8006966:	60f8      	str	r0, [r7, #12]
 8006968:	60b9      	str	r1, [r7, #8]
 800696a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 800696c:	2300      	movs	r3, #0
 800696e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006974:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10b      	bne.n	8006992 <xQueueReceive+0x32>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	623b      	str	r3, [r7, #32]
}
 800698c:	bf00      	nop
 800698e:	bf00      	nop
 8006990:	e7fd      	b.n	800698e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006992:	68bb      	ldr	r3, [r7, #8]
 8006994:	2b00      	cmp	r3, #0
 8006996:	d103      	bne.n	80069a0 <xQueueReceive+0x40>
 8006998:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800699a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800699c:	2b00      	cmp	r3, #0
 800699e:	d101      	bne.n	80069a4 <xQueueReceive+0x44>
 80069a0:	2301      	movs	r3, #1
 80069a2:	e000      	b.n	80069a6 <xQueueReceive+0x46>
 80069a4:	2300      	movs	r3, #0
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d10b      	bne.n	80069c2 <xQueueReceive+0x62>
	__asm volatile
 80069aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ae:	f383 8811 	msr	BASEPRI, r3
 80069b2:	f3bf 8f6f 	isb	sy
 80069b6:	f3bf 8f4f 	dsb	sy
 80069ba:	61fb      	str	r3, [r7, #28]
}
 80069bc:	bf00      	nop
 80069be:	bf00      	nop
 80069c0:	e7fd      	b.n	80069be <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80069c2:	f001 fa6d 	bl	8007ea0 <xTaskGetSchedulerState>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d102      	bne.n	80069d2 <xQueueReceive+0x72>
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d101      	bne.n	80069d6 <xQueueReceive+0x76>
 80069d2:	2301      	movs	r3, #1
 80069d4:	e000      	b.n	80069d8 <xQueueReceive+0x78>
 80069d6:	2300      	movs	r3, #0
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d10b      	bne.n	80069f4 <xQueueReceive+0x94>
	__asm volatile
 80069dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069e0:	f383 8811 	msr	BASEPRI, r3
 80069e4:	f3bf 8f6f 	isb	sy
 80069e8:	f3bf 8f4f 	dsb	sy
 80069ec:	61bb      	str	r3, [r7, #24]
}
 80069ee:	bf00      	nop
 80069f0:	bf00      	nop
 80069f2:	e7fd      	b.n	80069f0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80069f4:	f002 f8c0 	bl	8008b78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80069f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80069fc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80069fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d01f      	beq.n	8006a44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006a04:	68b9      	ldr	r1, [r7, #8]
 8006a06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006a08:	f000 fac4 	bl	8006f94 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006a0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a0e:	1e5a      	subs	r2, r3, #1
 8006a10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006a14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	2b00      	cmp	r3, #0
 8006a1a:	d00f      	beq.n	8006a3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006a1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a1e:	3310      	adds	r3, #16
 8006a20:	4618      	mov	r0, r3
 8006a22:	f001 f877 	bl	8007b14 <xTaskRemoveFromEventList>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d007      	beq.n	8006a3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006a2c:	4b3c      	ldr	r3, [pc, #240]	@ (8006b20 <xQueueReceive+0x1c0>)
 8006a2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	f3bf 8f4f 	dsb	sy
 8006a38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006a3c:	f002 f8ce 	bl	8008bdc <vPortExitCritical>
				return pdPASS;
 8006a40:	2301      	movs	r3, #1
 8006a42:	e069      	b.n	8006b18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d103      	bne.n	8006a52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8006a4a:	f002 f8c7 	bl	8008bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006a4e:	2300      	movs	r3, #0
 8006a50:	e062      	b.n	8006b18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006a52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d106      	bne.n	8006a66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006a58:	f107 0310 	add.w	r3, r7, #16
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f001 f8bd 	bl	8007bdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006a62:	2301      	movs	r3, #1
 8006a64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006a66:	f002 f8b9 	bl	8008bdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006a6a:	f000 fe25 	bl	80076b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006a6e:	f002 f883 	bl	8008b78 <vPortEnterCritical>
 8006a72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006a78:	b25b      	sxtb	r3, r3
 8006a7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a7e:	d103      	bne.n	8006a88 <xQueueReceive+0x128>
 8006a80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a82:	2200      	movs	r2, #0
 8006a84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006a8e:	b25b      	sxtb	r3, r3
 8006a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a94:	d103      	bne.n	8006a9e <xQueueReceive+0x13e>
 8006a96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a98:	2200      	movs	r2, #0
 8006a9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006a9e:	f002 f89d 	bl	8008bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006aa2:	1d3a      	adds	r2, r7, #4
 8006aa4:	f107 0310 	add.w	r3, r7, #16
 8006aa8:	4611      	mov	r1, r2
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f001 f8ac 	bl	8007c08 <xTaskCheckForTimeOut>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d123      	bne.n	8006afe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ab8:	f000 fae4 	bl	8007084 <prvIsQueueEmpty>
 8006abc:	4603      	mov	r3, r0
 8006abe:	2b00      	cmp	r3, #0
 8006ac0:	d017      	beq.n	8006af2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006ac2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ac4:	3324      	adds	r3, #36	@ 0x24
 8006ac6:	687a      	ldr	r2, [r7, #4]
 8006ac8:	4611      	mov	r1, r2
 8006aca:	4618      	mov	r0, r3
 8006acc:	f000 ffd0 	bl	8007a70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006ad0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006ad2:	f000 fa85 	bl	8006fe0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006ad6:	f000 fdfd 	bl	80076d4 <xTaskResumeAll>
 8006ada:	4603      	mov	r3, r0
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d189      	bne.n	80069f4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8006ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8006b20 <xQueueReceive+0x1c0>)
 8006ae2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ae6:	601a      	str	r2, [r3, #0]
 8006ae8:	f3bf 8f4f 	dsb	sy
 8006aec:	f3bf 8f6f 	isb	sy
 8006af0:	e780      	b.n	80069f4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8006af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006af4:	f000 fa74 	bl	8006fe0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006af8:	f000 fdec 	bl	80076d4 <xTaskResumeAll>
 8006afc:	e77a      	b.n	80069f4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8006afe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b00:	f000 fa6e 	bl	8006fe0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006b04:	f000 fde6 	bl	80076d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006b08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006b0a:	f000 fabb 	bl	8007084 <prvIsQueueEmpty>
 8006b0e:	4603      	mov	r3, r0
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	f43f af6f 	beq.w	80069f4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006b16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006b18:	4618      	mov	r0, r3
 8006b1a:	3730      	adds	r7, #48	@ 0x30
 8006b1c:	46bd      	mov	sp, r7
 8006b1e:	bd80      	pop	{r7, pc}
 8006b20:	e000ed04 	.word	0xe000ed04

08006b24 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8006b24:	b580      	push	{r7, lr}
 8006b26:	b08e      	sub	sp, #56	@ 0x38
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
 8006b2c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8006b2e:	2300      	movs	r3, #0
 8006b30:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8006b36:	2300      	movs	r3, #0
 8006b38:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8006b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d10b      	bne.n	8006b58 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8006b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b44:	f383 8811 	msr	BASEPRI, r3
 8006b48:	f3bf 8f6f 	isb	sy
 8006b4c:	f3bf 8f4f 	dsb	sy
 8006b50:	623b      	str	r3, [r7, #32]
}
 8006b52:	bf00      	nop
 8006b54:	bf00      	nop
 8006b56:	e7fd      	b.n	8006b54 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8006b58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b5a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d00b      	beq.n	8006b78 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8006b60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b64:	f383 8811 	msr	BASEPRI, r3
 8006b68:	f3bf 8f6f 	isb	sy
 8006b6c:	f3bf 8f4f 	dsb	sy
 8006b70:	61fb      	str	r3, [r7, #28]
}
 8006b72:	bf00      	nop
 8006b74:	bf00      	nop
 8006b76:	e7fd      	b.n	8006b74 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8006b78:	f001 f992 	bl	8007ea0 <xTaskGetSchedulerState>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d102      	bne.n	8006b88 <xQueueSemaphoreTake+0x64>
 8006b82:	683b      	ldr	r3, [r7, #0]
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d101      	bne.n	8006b8c <xQueueSemaphoreTake+0x68>
 8006b88:	2301      	movs	r3, #1
 8006b8a:	e000      	b.n	8006b8e <xQueueSemaphoreTake+0x6a>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d10b      	bne.n	8006baa <xQueueSemaphoreTake+0x86>
	__asm volatile
 8006b92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b96:	f383 8811 	msr	BASEPRI, r3
 8006b9a:	f3bf 8f6f 	isb	sy
 8006b9e:	f3bf 8f4f 	dsb	sy
 8006ba2:	61bb      	str	r3, [r7, #24]
}
 8006ba4:	bf00      	nop
 8006ba6:	bf00      	nop
 8006ba8:	e7fd      	b.n	8006ba6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8006baa:	f001 ffe5 	bl	8008b78 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8006bae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006bb2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8006bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d024      	beq.n	8006c04 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8006bba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006bbc:	1e5a      	subs	r2, r3, #1
 8006bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006bc2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d104      	bne.n	8006bd4 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8006bca:	f001 fae3 	bl	8008194 <pvTaskIncrementMutexHeldCount>
 8006bce:	4602      	mov	r2, r0
 8006bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd2:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006bd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bd6:	691b      	ldr	r3, [r3, #16]
 8006bd8:	2b00      	cmp	r3, #0
 8006bda:	d00f      	beq.n	8006bfc <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006bdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bde:	3310      	adds	r3, #16
 8006be0:	4618      	mov	r0, r3
 8006be2:	f000 ff97 	bl	8007b14 <xTaskRemoveFromEventList>
 8006be6:	4603      	mov	r3, r0
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d007      	beq.n	8006bfc <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8006bec:	4b54      	ldr	r3, [pc, #336]	@ (8006d40 <xQueueSemaphoreTake+0x21c>)
 8006bee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006bf2:	601a      	str	r2, [r3, #0]
 8006bf4:	f3bf 8f4f 	dsb	sy
 8006bf8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8006bfc:	f001 ffee 	bl	8008bdc <vPortExitCritical>
				return pdPASS;
 8006c00:	2301      	movs	r3, #1
 8006c02:	e098      	b.n	8006d36 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	2b00      	cmp	r3, #0
 8006c08:	d112      	bne.n	8006c30 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8006c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d00b      	beq.n	8006c28 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006c10:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c14:	f383 8811 	msr	BASEPRI, r3
 8006c18:	f3bf 8f6f 	isb	sy
 8006c1c:	f3bf 8f4f 	dsb	sy
 8006c20:	617b      	str	r3, [r7, #20]
}
 8006c22:	bf00      	nop
 8006c24:	bf00      	nop
 8006c26:	e7fd      	b.n	8006c24 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006c28:	f001 ffd8 	bl	8008bdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	e082      	b.n	8006d36 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006c30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006c32:	2b00      	cmp	r3, #0
 8006c34:	d106      	bne.n	8006c44 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006c36:	f107 030c 	add.w	r3, r7, #12
 8006c3a:	4618      	mov	r0, r3
 8006c3c:	f000 ffce 	bl	8007bdc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006c40:	2301      	movs	r3, #1
 8006c42:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006c44:	f001 ffca 	bl	8008bdc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006c48:	f000 fd36 	bl	80076b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8006c4c:	f001 ff94 	bl	8008b78 <vPortEnterCritical>
 8006c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c52:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006c56:	b25b      	sxtb	r3, r3
 8006c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c5c:	d103      	bne.n	8006c66 <xQueueSemaphoreTake+0x142>
 8006c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c60:	2200      	movs	r2, #0
 8006c62:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006c6c:	b25b      	sxtb	r3, r3
 8006c6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006c72:	d103      	bne.n	8006c7c <xQueueSemaphoreTake+0x158>
 8006c74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c76:	2200      	movs	r2, #0
 8006c78:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006c7c:	f001 ffae 	bl	8008bdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8006c80:	463a      	mov	r2, r7
 8006c82:	f107 030c 	add.w	r3, r7, #12
 8006c86:	4611      	mov	r1, r2
 8006c88:	4618      	mov	r0, r3
 8006c8a:	f000 ffbd 	bl	8007c08 <xTaskCheckForTimeOut>
 8006c8e:	4603      	mov	r3, r0
 8006c90:	2b00      	cmp	r3, #0
 8006c92:	d132      	bne.n	8006cfa <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006c94:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006c96:	f000 f9f5 	bl	8007084 <prvIsQueueEmpty>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d026      	beq.n	8006cee <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ca0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ca2:	681b      	ldr	r3, [r3, #0]
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d109      	bne.n	8006cbc <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8006ca8:	f001 ff66 	bl	8008b78 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	4618      	mov	r0, r3
 8006cb2:	f001 f913 	bl	8007edc <xTaskPriorityInherit>
 8006cb6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8006cb8:	f001 ff90 	bl	8008bdc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cbe:	3324      	adds	r3, #36	@ 0x24
 8006cc0:	683a      	ldr	r2, [r7, #0]
 8006cc2:	4611      	mov	r1, r2
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 fed3 	bl	8007a70 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8006cca:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006ccc:	f000 f988 	bl	8006fe0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006cd0:	f000 fd00 	bl	80076d4 <xTaskResumeAll>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	f47f af67 	bne.w	8006baa <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8006cdc:	4b18      	ldr	r3, [pc, #96]	@ (8006d40 <xQueueSemaphoreTake+0x21c>)
 8006cde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ce2:	601a      	str	r2, [r3, #0]
 8006ce4:	f3bf 8f4f 	dsb	sy
 8006ce8:	f3bf 8f6f 	isb	sy
 8006cec:	e75d      	b.n	8006baa <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8006cee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cf0:	f000 f976 	bl	8006fe0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006cf4:	f000 fcee 	bl	80076d4 <xTaskResumeAll>
 8006cf8:	e757      	b.n	8006baa <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8006cfa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006cfc:	f000 f970 	bl	8006fe0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006d00:	f000 fce8 	bl	80076d4 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006d04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d06:	f000 f9bd 	bl	8007084 <prvIsQueueEmpty>
 8006d0a:	4603      	mov	r3, r0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	f43f af4c 	beq.w	8006baa <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006d12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d00d      	beq.n	8006d34 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006d18:	f001 ff2e 	bl	8008b78 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006d1c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006d1e:	f000 f8b7 	bl	8006e90 <prvGetDisinheritPriorityAfterTimeout>
 8006d22:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006d24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d26:	689b      	ldr	r3, [r3, #8]
 8006d28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	f001 f9ae 	bl	800808c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006d30:	f001 ff54 	bl	8008bdc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006d34:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006d36:	4618      	mov	r0, r3
 8006d38:	3738      	adds	r7, #56	@ 0x38
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bd80      	pop	{r7, pc}
 8006d3e:	bf00      	nop
 8006d40:	e000ed04 	.word	0xe000ed04

08006d44 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006d44:	b580      	push	{r7, lr}
 8006d46:	b08e      	sub	sp, #56	@ 0x38
 8006d48:	af00      	add	r7, sp, #0
 8006d4a:	60f8      	str	r0, [r7, #12]
 8006d4c:	60b9      	str	r1, [r7, #8]
 8006d4e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d56:	2b00      	cmp	r3, #0
 8006d58:	d10b      	bne.n	8006d72 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8006d5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	623b      	str	r3, [r7, #32]
}
 8006d6c:	bf00      	nop
 8006d6e:	bf00      	nop
 8006d70:	e7fd      	b.n	8006d6e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8006d72:	68bb      	ldr	r3, [r7, #8]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d103      	bne.n	8006d80 <xQueueReceiveFromISR+0x3c>
 8006d78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d101      	bne.n	8006d84 <xQueueReceiveFromISR+0x40>
 8006d80:	2301      	movs	r3, #1
 8006d82:	e000      	b.n	8006d86 <xQueueReceiveFromISR+0x42>
 8006d84:	2300      	movs	r3, #0
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d10b      	bne.n	8006da2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	61fb      	str	r3, [r7, #28]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006da2:	f001 ffc9 	bl	8008d38 <vPortValidateInterruptPriority>
	__asm volatile
 8006da6:	f3ef 8211 	mrs	r2, BASEPRI
 8006daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dae:	f383 8811 	msr	BASEPRI, r3
 8006db2:	f3bf 8f6f 	isb	sy
 8006db6:	f3bf 8f4f 	dsb	sy
 8006dba:	61ba      	str	r2, [r7, #24]
 8006dbc:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8006dbe:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8006dc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dc4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d02f      	beq.n	8006e2e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8006dce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dd0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006dd4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006dd8:	68b9      	ldr	r1, [r7, #8]
 8006dda:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8006ddc:	f000 f8da 	bl	8006f94 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006de0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006de2:	1e5a      	subs	r2, r3, #1
 8006de4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006de6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006de8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8006dec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006df0:	d112      	bne.n	8006e18 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006df2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006df4:	691b      	ldr	r3, [r3, #16]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d016      	beq.n	8006e28 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006dfc:	3310      	adds	r3, #16
 8006dfe:	4618      	mov	r0, r3
 8006e00:	f000 fe88 	bl	8007b14 <xTaskRemoveFromEventList>
 8006e04:	4603      	mov	r3, r0
 8006e06:	2b00      	cmp	r3, #0
 8006e08:	d00e      	beq.n	8006e28 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d00b      	beq.n	8006e28 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	2201      	movs	r2, #1
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	e007      	b.n	8006e28 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006e18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e1c:	3301      	adds	r3, #1
 8006e1e:	b2db      	uxtb	r3, r3
 8006e20:	b25a      	sxtb	r2, r3
 8006e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e24:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006e28:	2301      	movs	r3, #1
 8006e2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e2c:	e001      	b.n	8006e32 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8006e2e:	2300      	movs	r3, #0
 8006e30:	637b      	str	r3, [r7, #52]	@ 0x34
 8006e32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e34:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f383 8811 	msr	BASEPRI, r3
}
 8006e3c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8006e3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	3738      	adds	r7, #56	@ 0x38
 8006e44:	46bd      	mov	sp, r7
 8006e46:	bd80      	pop	{r7, pc}

08006e48 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d10b      	bne.n	8006e72 <vQueueDelete+0x2a>
	__asm volatile
 8006e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e5e:	f383 8811 	msr	BASEPRI, r3
 8006e62:	f3bf 8f6f 	isb	sy
 8006e66:	f3bf 8f4f 	dsb	sy
 8006e6a:	60bb      	str	r3, [r7, #8]
}
 8006e6c:	bf00      	nop
 8006e6e:	bf00      	nop
 8006e70:	e7fd      	b.n	8006e6e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8006e72:	68f8      	ldr	r0, [r7, #12]
 8006e74:	f000 f95e 	bl	8007134 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006e78:	68fb      	ldr	r3, [r7, #12]
 8006e7a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d102      	bne.n	8006e88 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8006e82:	68f8      	ldr	r0, [r7, #12]
 8006e84:	f002 f868 	bl	8008f58 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8006e88:	bf00      	nop
 8006e8a:	3710      	adds	r7, #16
 8006e8c:	46bd      	mov	sp, r7
 8006e8e:	bd80      	pop	{r7, pc}

08006e90 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8006e90:	b480      	push	{r7}
 8006e92:	b085      	sub	sp, #20
 8006e94:	af00      	add	r7, sp, #0
 8006e96:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d006      	beq.n	8006eae <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8006eaa:	60fb      	str	r3, [r7, #12]
 8006eac:	e001      	b.n	8006eb2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8006eb2:	68fb      	ldr	r3, [r7, #12]
	}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3714      	adds	r7, #20
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ebe:	4770      	bx	lr

08006ec0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8006ec0:	b580      	push	{r7, lr}
 8006ec2:	b086      	sub	sp, #24
 8006ec4:	af00      	add	r7, sp, #0
 8006ec6:	60f8      	str	r0, [r7, #12]
 8006ec8:	60b9      	str	r1, [r7, #8]
 8006eca:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8006ecc:	2300      	movs	r3, #0
 8006ece:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ed4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d10d      	bne.n	8006efa <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d14d      	bne.n	8006f82 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006ee6:	68fb      	ldr	r3, [r7, #12]
 8006ee8:	689b      	ldr	r3, [r3, #8]
 8006eea:	4618      	mov	r0, r3
 8006eec:	f001 f85e 	bl	8007fac <xTaskPriorityDisinherit>
 8006ef0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2200      	movs	r2, #0
 8006ef6:	609a      	str	r2, [r3, #8]
 8006ef8:	e043      	b.n	8006f82 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d119      	bne.n	8006f34 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	6858      	ldr	r0, [r3, #4]
 8006f04:	68fb      	ldr	r3, [r7, #12]
 8006f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f08:	461a      	mov	r2, r3
 8006f0a:	68b9      	ldr	r1, [r7, #8]
 8006f0c:	f002 fa02 	bl	8009314 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006f10:	68fb      	ldr	r3, [r7, #12]
 8006f12:	685a      	ldr	r2, [r3, #4]
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f18:	441a      	add	r2, r3
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f1e:	68fb      	ldr	r3, [r7, #12]
 8006f20:	685a      	ldr	r2, [r3, #4]
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	689b      	ldr	r3, [r3, #8]
 8006f26:	429a      	cmp	r2, r3
 8006f28:	d32b      	bcc.n	8006f82 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	681a      	ldr	r2, [r3, #0]
 8006f2e:	68fb      	ldr	r3, [r7, #12]
 8006f30:	605a      	str	r2, [r3, #4]
 8006f32:	e026      	b.n	8006f82 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	68d8      	ldr	r0, [r3, #12]
 8006f38:	68fb      	ldr	r3, [r7, #12]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f3c:	461a      	mov	r2, r3
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	f002 f9e8 	bl	8009314 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f4c:	425b      	negs	r3, r3
 8006f4e:	441a      	add	r2, r3
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	68da      	ldr	r2, [r3, #12]
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	429a      	cmp	r2, r3
 8006f5e:	d207      	bcs.n	8006f70 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	689a      	ldr	r2, [r3, #8]
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f68:	425b      	negs	r3, r3
 8006f6a:	441a      	add	r2, r3
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2b02      	cmp	r3, #2
 8006f74:	d105      	bne.n	8006f82 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d002      	beq.n	8006f82 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	3b01      	subs	r3, #1
 8006f80:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8006f82:	693b      	ldr	r3, [r7, #16]
 8006f84:	1c5a      	adds	r2, r3, #1
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8006f8a:	697b      	ldr	r3, [r7, #20]
}
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	3718      	adds	r7, #24
 8006f90:	46bd      	mov	sp, r7
 8006f92:	bd80      	pop	{r7, pc}

08006f94 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
 8006f9c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d018      	beq.n	8006fd8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	68da      	ldr	r2, [r3, #12]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fae:	441a      	add	r2, r3
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	68da      	ldr	r2, [r3, #12]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	689b      	ldr	r3, [r3, #8]
 8006fbc:	429a      	cmp	r2, r3
 8006fbe:	d303      	bcc.n	8006fc8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681a      	ldr	r2, [r3, #0]
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	68d9      	ldr	r1, [r3, #12]
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fd0:	461a      	mov	r2, r3
 8006fd2:	6838      	ldr	r0, [r7, #0]
 8006fd4:	f002 f99e 	bl	8009314 <memcpy>
	}
}
 8006fd8:	bf00      	nop
 8006fda:	3708      	adds	r7, #8
 8006fdc:	46bd      	mov	sp, r7
 8006fde:	bd80      	pop	{r7, pc}

08006fe0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b084      	sub	sp, #16
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006fe8:	f001 fdc6 	bl	8008b78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006ff2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006ff4:	e011      	b.n	800701a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d012      	beq.n	8007024 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	3324      	adds	r3, #36	@ 0x24
 8007002:	4618      	mov	r0, r3
 8007004:	f000 fd86 	bl	8007b14 <xTaskRemoveFromEventList>
 8007008:	4603      	mov	r3, r0
 800700a:	2b00      	cmp	r3, #0
 800700c:	d001      	beq.n	8007012 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800700e:	f000 fe5f 	bl	8007cd0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8007012:	7bfb      	ldrb	r3, [r7, #15]
 8007014:	3b01      	subs	r3, #1
 8007016:	b2db      	uxtb	r3, r3
 8007018:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800701a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800701e:	2b00      	cmp	r3, #0
 8007020:	dce9      	bgt.n	8006ff6 <prvUnlockQueue+0x16>
 8007022:	e000      	b.n	8007026 <prvUnlockQueue+0x46>
					break;
 8007024:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	22ff      	movs	r2, #255	@ 0xff
 800702a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800702e:	f001 fdd5 	bl	8008bdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8007032:	f001 fda1 	bl	8008b78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800703c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800703e:	e011      	b.n	8007064 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	691b      	ldr	r3, [r3, #16]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d012      	beq.n	800706e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	3310      	adds	r3, #16
 800704c:	4618      	mov	r0, r3
 800704e:	f000 fd61 	bl	8007b14 <xTaskRemoveFromEventList>
 8007052:	4603      	mov	r3, r0
 8007054:	2b00      	cmp	r3, #0
 8007056:	d001      	beq.n	800705c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8007058:	f000 fe3a 	bl	8007cd0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800705c:	7bbb      	ldrb	r3, [r7, #14]
 800705e:	3b01      	subs	r3, #1
 8007060:	b2db      	uxtb	r3, r3
 8007062:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8007064:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007068:	2b00      	cmp	r3, #0
 800706a:	dce9      	bgt.n	8007040 <prvUnlockQueue+0x60>
 800706c:	e000      	b.n	8007070 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800706e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	22ff      	movs	r2, #255	@ 0xff
 8007074:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8007078:	f001 fdb0 	bl	8008bdc <vPortExitCritical>
}
 800707c:	bf00      	nop
 800707e:	3710      	adds	r7, #16
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}

08007084 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8007084:	b580      	push	{r7, lr}
 8007086:	b084      	sub	sp, #16
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800708c:	f001 fd74 	bl	8008b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007094:	2b00      	cmp	r3, #0
 8007096:	d102      	bne.n	800709e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8007098:	2301      	movs	r3, #1
 800709a:	60fb      	str	r3, [r7, #12]
 800709c:	e001      	b.n	80070a2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800709e:	2300      	movs	r3, #0
 80070a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070a2:	f001 fd9b 	bl	8008bdc <vPortExitCritical>

	return xReturn;
 80070a6:	68fb      	ldr	r3, [r7, #12]
}
 80070a8:	4618      	mov	r0, r3
 80070aa:	3710      	adds	r7, #16
 80070ac:	46bd      	mov	sp, r7
 80070ae:	bd80      	pop	{r7, pc}

080070b0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80070b0:	b580      	push	{r7, lr}
 80070b2:	b084      	sub	sp, #16
 80070b4:	af00      	add	r7, sp, #0
 80070b6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80070b8:	f001 fd5e 	bl	8008b78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d102      	bne.n	80070ce <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80070c8:	2301      	movs	r3, #1
 80070ca:	60fb      	str	r3, [r7, #12]
 80070cc:	e001      	b.n	80070d2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80070ce:	2300      	movs	r3, #0
 80070d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80070d2:	f001 fd83 	bl	8008bdc <vPortExitCritical>

	return xReturn;
 80070d6:	68fb      	ldr	r3, [r7, #12]
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3710      	adds	r7, #16
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80070e0:	b480      	push	{r7}
 80070e2:	b085      	sub	sp, #20
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
 80070e8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80070ea:	2300      	movs	r3, #0
 80070ec:	60fb      	str	r3, [r7, #12]
 80070ee:	e014      	b.n	800711a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80070f0:	4a0f      	ldr	r2, [pc, #60]	@ (8007130 <vQueueAddToRegistry+0x50>)
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10b      	bne.n	8007114 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80070fc:	490c      	ldr	r1, [pc, #48]	@ (8007130 <vQueueAddToRegistry+0x50>)
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8007106:	4a0a      	ldr	r2, [pc, #40]	@ (8007130 <vQueueAddToRegistry+0x50>)
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	00db      	lsls	r3, r3, #3
 800710c:	4413      	add	r3, r2
 800710e:	687a      	ldr	r2, [r7, #4]
 8007110:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8007112:	e006      	b.n	8007122 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	3301      	adds	r3, #1
 8007118:	60fb      	str	r3, [r7, #12]
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	2b07      	cmp	r3, #7
 800711e:	d9e7      	bls.n	80070f0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8007120:	bf00      	nop
 8007122:	bf00      	nop
 8007124:	3714      	adds	r7, #20
 8007126:	46bd      	mov	sp, r7
 8007128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712c:	4770      	bx	lr
 800712e:	bf00      	nop
 8007130:	20001328 	.word	0x20001328

08007134 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8007134:	b480      	push	{r7}
 8007136:	b085      	sub	sp, #20
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800713c:	2300      	movs	r3, #0
 800713e:	60fb      	str	r3, [r7, #12]
 8007140:	e016      	b.n	8007170 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8007142:	4a10      	ldr	r2, [pc, #64]	@ (8007184 <vQueueUnregisterQueue+0x50>)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	00db      	lsls	r3, r3, #3
 8007148:	4413      	add	r3, r2
 800714a:	685b      	ldr	r3, [r3, #4]
 800714c:	687a      	ldr	r2, [r7, #4]
 800714e:	429a      	cmp	r2, r3
 8007150:	d10b      	bne.n	800716a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8007152:	4a0c      	ldr	r2, [pc, #48]	@ (8007184 <vQueueUnregisterQueue+0x50>)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2100      	movs	r1, #0
 8007158:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800715c:	4a09      	ldr	r2, [pc, #36]	@ (8007184 <vQueueUnregisterQueue+0x50>)
 800715e:	68fb      	ldr	r3, [r7, #12]
 8007160:	00db      	lsls	r3, r3, #3
 8007162:	4413      	add	r3, r2
 8007164:	2200      	movs	r2, #0
 8007166:	605a      	str	r2, [r3, #4]
				break;
 8007168:	e006      	b.n	8007178 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800716a:	68fb      	ldr	r3, [r7, #12]
 800716c:	3301      	adds	r3, #1
 800716e:	60fb      	str	r3, [r7, #12]
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	2b07      	cmp	r3, #7
 8007174:	d9e5      	bls.n	8007142 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8007176:	bf00      	nop
 8007178:	bf00      	nop
 800717a:	3714      	adds	r7, #20
 800717c:	46bd      	mov	sp, r7
 800717e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007182:	4770      	bx	lr
 8007184:	20001328 	.word	0x20001328

08007188 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007188:	b580      	push	{r7, lr}
 800718a:	b086      	sub	sp, #24
 800718c:	af00      	add	r7, sp, #0
 800718e:	60f8      	str	r0, [r7, #12]
 8007190:	60b9      	str	r1, [r7, #8]
 8007192:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8007194:	68fb      	ldr	r3, [r7, #12]
 8007196:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8007198:	f001 fcee 	bl	8008b78 <vPortEnterCritical>
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80071a2:	b25b      	sxtb	r3, r3
 80071a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071a8:	d103      	bne.n	80071b2 <vQueueWaitForMessageRestricted+0x2a>
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	2200      	movs	r2, #0
 80071ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80071b2:	697b      	ldr	r3, [r7, #20]
 80071b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80071b8:	b25b      	sxtb	r3, r3
 80071ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071be:	d103      	bne.n	80071c8 <vQueueWaitForMessageRestricted+0x40>
 80071c0:	697b      	ldr	r3, [r7, #20]
 80071c2:	2200      	movs	r2, #0
 80071c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80071c8:	f001 fd08 	bl	8008bdc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071d0:	2b00      	cmp	r3, #0
 80071d2:	d106      	bne.n	80071e2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80071d4:	697b      	ldr	r3, [r7, #20]
 80071d6:	3324      	adds	r3, #36	@ 0x24
 80071d8:	687a      	ldr	r2, [r7, #4]
 80071da:	68b9      	ldr	r1, [r7, #8]
 80071dc:	4618      	mov	r0, r3
 80071de:	f000 fc6d 	bl	8007abc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80071e2:	6978      	ldr	r0, [r7, #20]
 80071e4:	f7ff fefc 	bl	8006fe0 <prvUnlockQueue>
	}
 80071e8:	bf00      	nop
 80071ea:	3718      	adds	r7, #24
 80071ec:	46bd      	mov	sp, r7
 80071ee:	bd80      	pop	{r7, pc}

080071f0 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071f0:	b580      	push	{r7, lr}
 80071f2:	b08e      	sub	sp, #56	@ 0x38
 80071f4:	af04      	add	r7, sp, #16
 80071f6:	60f8      	str	r0, [r7, #12]
 80071f8:	60b9      	str	r1, [r7, #8]
 80071fa:	607a      	str	r2, [r7, #4]
 80071fc:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007200:	2b00      	cmp	r3, #0
 8007202:	d10b      	bne.n	800721c <xTaskCreateStatic+0x2c>
	__asm volatile
 8007204:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007208:	f383 8811 	msr	BASEPRI, r3
 800720c:	f3bf 8f6f 	isb	sy
 8007210:	f3bf 8f4f 	dsb	sy
 8007214:	623b      	str	r3, [r7, #32]
}
 8007216:	bf00      	nop
 8007218:	bf00      	nop
 800721a:	e7fd      	b.n	8007218 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800721c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800721e:	2b00      	cmp	r3, #0
 8007220:	d10b      	bne.n	800723a <xTaskCreateStatic+0x4a>
	__asm volatile
 8007222:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007226:	f383 8811 	msr	BASEPRI, r3
 800722a:	f3bf 8f6f 	isb	sy
 800722e:	f3bf 8f4f 	dsb	sy
 8007232:	61fb      	str	r3, [r7, #28]
}
 8007234:	bf00      	nop
 8007236:	bf00      	nop
 8007238:	e7fd      	b.n	8007236 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800723a:	23a8      	movs	r3, #168	@ 0xa8
 800723c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800723e:	693b      	ldr	r3, [r7, #16]
 8007240:	2ba8      	cmp	r3, #168	@ 0xa8
 8007242:	d00b      	beq.n	800725c <xTaskCreateStatic+0x6c>
	__asm volatile
 8007244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007248:	f383 8811 	msr	BASEPRI, r3
 800724c:	f3bf 8f6f 	isb	sy
 8007250:	f3bf 8f4f 	dsb	sy
 8007254:	61bb      	str	r3, [r7, #24]
}
 8007256:	bf00      	nop
 8007258:	bf00      	nop
 800725a:	e7fd      	b.n	8007258 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800725c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800725e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007260:	2b00      	cmp	r3, #0
 8007262:	d01e      	beq.n	80072a2 <xTaskCreateStatic+0xb2>
 8007264:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007266:	2b00      	cmp	r3, #0
 8007268:	d01b      	beq.n	80072a2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800726a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800726c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800726e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007270:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007272:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007274:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007276:	2202      	movs	r2, #2
 8007278:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800727c:	2300      	movs	r3, #0
 800727e:	9303      	str	r3, [sp, #12]
 8007280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007282:	9302      	str	r3, [sp, #8]
 8007284:	f107 0314 	add.w	r3, r7, #20
 8007288:	9301      	str	r3, [sp, #4]
 800728a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800728c:	9300      	str	r3, [sp, #0]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	687a      	ldr	r2, [r7, #4]
 8007292:	68b9      	ldr	r1, [r7, #8]
 8007294:	68f8      	ldr	r0, [r7, #12]
 8007296:	f000 f851 	bl	800733c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800729a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800729c:	f000 f8f6 	bl	800748c <prvAddNewTaskToReadyList>
 80072a0:	e001      	b.n	80072a6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80072a2:	2300      	movs	r3, #0
 80072a4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80072a6:	697b      	ldr	r3, [r7, #20]
	}
 80072a8:	4618      	mov	r0, r3
 80072aa:	3728      	adds	r7, #40	@ 0x28
 80072ac:	46bd      	mov	sp, r7
 80072ae:	bd80      	pop	{r7, pc}

080072b0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80072b0:	b580      	push	{r7, lr}
 80072b2:	b08c      	sub	sp, #48	@ 0x30
 80072b4:	af04      	add	r7, sp, #16
 80072b6:	60f8      	str	r0, [r7, #12]
 80072b8:	60b9      	str	r1, [r7, #8]
 80072ba:	603b      	str	r3, [r7, #0]
 80072bc:	4613      	mov	r3, r2
 80072be:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072c0:	88fb      	ldrh	r3, [r7, #6]
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4618      	mov	r0, r3
 80072c6:	f001 fd79 	bl	8008dbc <pvPortMalloc>
 80072ca:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d00e      	beq.n	80072f0 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072d2:	20a8      	movs	r0, #168	@ 0xa8
 80072d4:	f001 fd72 	bl	8008dbc <pvPortMalloc>
 80072d8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072da:	69fb      	ldr	r3, [r7, #28]
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d003      	beq.n	80072e8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	697a      	ldr	r2, [r7, #20]
 80072e4:	631a      	str	r2, [r3, #48]	@ 0x30
 80072e6:	e005      	b.n	80072f4 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072e8:	6978      	ldr	r0, [r7, #20]
 80072ea:	f001 fe35 	bl	8008f58 <vPortFree>
 80072ee:	e001      	b.n	80072f4 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072f0:	2300      	movs	r3, #0
 80072f2:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d017      	beq.n	800732a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072fa:	69fb      	ldr	r3, [r7, #28]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8007302:	88fa      	ldrh	r2, [r7, #6]
 8007304:	2300      	movs	r3, #0
 8007306:	9303      	str	r3, [sp, #12]
 8007308:	69fb      	ldr	r3, [r7, #28]
 800730a:	9302      	str	r3, [sp, #8]
 800730c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800730e:	9301      	str	r3, [sp, #4]
 8007310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007312:	9300      	str	r3, [sp, #0]
 8007314:	683b      	ldr	r3, [r7, #0]
 8007316:	68b9      	ldr	r1, [r7, #8]
 8007318:	68f8      	ldr	r0, [r7, #12]
 800731a:	f000 f80f 	bl	800733c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800731e:	69f8      	ldr	r0, [r7, #28]
 8007320:	f000 f8b4 	bl	800748c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007324:	2301      	movs	r3, #1
 8007326:	61bb      	str	r3, [r7, #24]
 8007328:	e002      	b.n	8007330 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800732a:	f04f 33ff 	mov.w	r3, #4294967295
 800732e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8007330:	69bb      	ldr	r3, [r7, #24]
	}
 8007332:	4618      	mov	r0, r3
 8007334:	3720      	adds	r7, #32
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
	...

0800733c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800733c:	b580      	push	{r7, lr}
 800733e:	b088      	sub	sp, #32
 8007340:	af00      	add	r7, sp, #0
 8007342:	60f8      	str	r0, [r7, #12]
 8007344:	60b9      	str	r1, [r7, #8]
 8007346:	607a      	str	r2, [r7, #4]
 8007348:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800734a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800734c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	461a      	mov	r2, r3
 8007354:	21a5      	movs	r1, #165	@ 0xa5
 8007356:	f001 ff53 	bl	8009200 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800735a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8007364:	3b01      	subs	r3, #1
 8007366:	009b      	lsls	r3, r3, #2
 8007368:	4413      	add	r3, r2
 800736a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	f023 0307 	bic.w	r3, r3, #7
 8007372:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007374:	69bb      	ldr	r3, [r7, #24]
 8007376:	f003 0307 	and.w	r3, r3, #7
 800737a:	2b00      	cmp	r3, #0
 800737c:	d00b      	beq.n	8007396 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800737e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007382:	f383 8811 	msr	BASEPRI, r3
 8007386:	f3bf 8f6f 	isb	sy
 800738a:	f3bf 8f4f 	dsb	sy
 800738e:	617b      	str	r3, [r7, #20]
}
 8007390:	bf00      	nop
 8007392:	bf00      	nop
 8007394:	e7fd      	b.n	8007392 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d01f      	beq.n	80073dc <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800739c:	2300      	movs	r3, #0
 800739e:	61fb      	str	r3, [r7, #28]
 80073a0:	e012      	b.n	80073c8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80073a2:	68ba      	ldr	r2, [r7, #8]
 80073a4:	69fb      	ldr	r3, [r7, #28]
 80073a6:	4413      	add	r3, r2
 80073a8:	7819      	ldrb	r1, [r3, #0]
 80073aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ac:	69fb      	ldr	r3, [r7, #28]
 80073ae:	4413      	add	r3, r2
 80073b0:	3334      	adds	r3, #52	@ 0x34
 80073b2:	460a      	mov	r2, r1
 80073b4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80073b6:	68ba      	ldr	r2, [r7, #8]
 80073b8:	69fb      	ldr	r3, [r7, #28]
 80073ba:	4413      	add	r3, r2
 80073bc:	781b      	ldrb	r3, [r3, #0]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d006      	beq.n	80073d0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80073c2:	69fb      	ldr	r3, [r7, #28]
 80073c4:	3301      	adds	r3, #1
 80073c6:	61fb      	str	r3, [r7, #28]
 80073c8:	69fb      	ldr	r3, [r7, #28]
 80073ca:	2b0f      	cmp	r3, #15
 80073cc:	d9e9      	bls.n	80073a2 <prvInitialiseNewTask+0x66>
 80073ce:	e000      	b.n	80073d2 <prvInitialiseNewTask+0x96>
			{
				break;
 80073d0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073d4:	2200      	movs	r2, #0
 80073d6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80073da:	e003      	b.n	80073e4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073e6:	2b37      	cmp	r3, #55	@ 0x37
 80073e8:	d901      	bls.n	80073ee <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073ea:	2337      	movs	r3, #55	@ 0x37
 80073ec:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073f2:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80073f8:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80073fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073fc:	2200      	movs	r2, #0
 80073fe:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8007400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007402:	3304      	adds	r3, #4
 8007404:	4618      	mov	r0, r3
 8007406:	f7fe fe33 	bl	8006070 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	3318      	adds	r3, #24
 800740e:	4618      	mov	r0, r3
 8007410:	f7fe fe2e 	bl	8006070 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8007414:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007416:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007418:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800741a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800741c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007420:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007422:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8007424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007426:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007428:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800742a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742c:	2200      	movs	r2, #0
 800742e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8007432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007434:	2200      	movs	r2, #0
 8007436:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800743a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800743c:	3354      	adds	r3, #84	@ 0x54
 800743e:	224c      	movs	r2, #76	@ 0x4c
 8007440:	2100      	movs	r1, #0
 8007442:	4618      	mov	r0, r3
 8007444:	f001 fedc 	bl	8009200 <memset>
 8007448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800744a:	4a0d      	ldr	r2, [pc, #52]	@ (8007480 <prvInitialiseNewTask+0x144>)
 800744c:	659a      	str	r2, [r3, #88]	@ 0x58
 800744e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007450:	4a0c      	ldr	r2, [pc, #48]	@ (8007484 <prvInitialiseNewTask+0x148>)
 8007452:	65da      	str	r2, [r3, #92]	@ 0x5c
 8007454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007456:	4a0c      	ldr	r2, [pc, #48]	@ (8007488 <prvInitialiseNewTask+0x14c>)
 8007458:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800745a:	683a      	ldr	r2, [r7, #0]
 800745c:	68f9      	ldr	r1, [r7, #12]
 800745e:	69b8      	ldr	r0, [r7, #24]
 8007460:	f001 fa5a 	bl	8008918 <pxPortInitialiseStack>
 8007464:	4602      	mov	r2, r0
 8007466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007468:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800746a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800746c:	2b00      	cmp	r3, #0
 800746e:	d002      	beq.n	8007476 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8007470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007472:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007474:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007476:	bf00      	nop
 8007478:	3720      	adds	r7, #32
 800747a:	46bd      	mov	sp, r7
 800747c:	bd80      	pop	{r7, pc}
 800747e:	bf00      	nop
 8007480:	200055bc 	.word	0x200055bc
 8007484:	20005624 	.word	0x20005624
 8007488:	2000568c 	.word	0x2000568c

0800748c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8007494:	f001 fb70 	bl	8008b78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007498:	4b2d      	ldr	r3, [pc, #180]	@ (8007550 <prvAddNewTaskToReadyList+0xc4>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	3301      	adds	r3, #1
 800749e:	4a2c      	ldr	r2, [pc, #176]	@ (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074a0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80074a2:	4b2c      	ldr	r3, [pc, #176]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d109      	bne.n	80074be <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80074aa:	4a2a      	ldr	r2, [pc, #168]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80074b0:	4b27      	ldr	r3, [pc, #156]	@ (8007550 <prvAddNewTaskToReadyList+0xc4>)
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	2b01      	cmp	r3, #1
 80074b6:	d110      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80074b8:	f000 fc2e 	bl	8007d18 <prvInitialiseTaskLists>
 80074bc:	e00d      	b.n	80074da <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80074be:	4b26      	ldr	r3, [pc, #152]	@ (8007558 <prvAddNewTaskToReadyList+0xcc>)
 80074c0:	681b      	ldr	r3, [r3, #0]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d109      	bne.n	80074da <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80074c6:	4b23      	ldr	r3, [pc, #140]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074c8:	681b      	ldr	r3, [r3, #0]
 80074ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074d0:	429a      	cmp	r2, r3
 80074d2:	d802      	bhi.n	80074da <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074d4:	4a1f      	ldr	r2, [pc, #124]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074da:	4b20      	ldr	r3, [pc, #128]	@ (800755c <prvAddNewTaskToReadyList+0xd0>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	3301      	adds	r3, #1
 80074e0:	4a1e      	ldr	r2, [pc, #120]	@ (800755c <prvAddNewTaskToReadyList+0xd0>)
 80074e2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80074e4:	4b1d      	ldr	r3, [pc, #116]	@ (800755c <prvAddNewTaskToReadyList+0xd0>)
 80074e6:	681a      	ldr	r2, [r3, #0]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f0:	4b1b      	ldr	r3, [pc, #108]	@ (8007560 <prvAddNewTaskToReadyList+0xd4>)
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	429a      	cmp	r2, r3
 80074f6:	d903      	bls.n	8007500 <prvAddNewTaskToReadyList+0x74>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074fc:	4a18      	ldr	r2, [pc, #96]	@ (8007560 <prvAddNewTaskToReadyList+0xd4>)
 80074fe:	6013      	str	r3, [r2, #0]
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007504:	4613      	mov	r3, r2
 8007506:	009b      	lsls	r3, r3, #2
 8007508:	4413      	add	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4a15      	ldr	r2, [pc, #84]	@ (8007564 <prvAddNewTaskToReadyList+0xd8>)
 800750e:	441a      	add	r2, r3
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	3304      	adds	r3, #4
 8007514:	4619      	mov	r1, r3
 8007516:	4610      	mov	r0, r2
 8007518:	f7fe fdb7 	bl	800608a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800751c:	f001 fb5e 	bl	8008bdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8007520:	4b0d      	ldr	r3, [pc, #52]	@ (8007558 <prvAddNewTaskToReadyList+0xcc>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	2b00      	cmp	r3, #0
 8007526:	d00e      	beq.n	8007546 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8007528:	4b0a      	ldr	r3, [pc, #40]	@ (8007554 <prvAddNewTaskToReadyList+0xc8>)
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007532:	429a      	cmp	r2, r3
 8007534:	d207      	bcs.n	8007546 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007536:	4b0c      	ldr	r3, [pc, #48]	@ (8007568 <prvAddNewTaskToReadyList+0xdc>)
 8007538:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800753c:	601a      	str	r2, [r3, #0]
 800753e:	f3bf 8f4f 	dsb	sy
 8007542:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007546:	bf00      	nop
 8007548:	3708      	adds	r7, #8
 800754a:	46bd      	mov	sp, r7
 800754c:	bd80      	pop	{r7, pc}
 800754e:	bf00      	nop
 8007550:	2000183c 	.word	0x2000183c
 8007554:	20001368 	.word	0x20001368
 8007558:	20001848 	.word	0x20001848
 800755c:	20001858 	.word	0x20001858
 8007560:	20001844 	.word	0x20001844
 8007564:	2000136c 	.word	0x2000136c
 8007568:	e000ed04 	.word	0xe000ed04

0800756c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007574:	2300      	movs	r3, #0
 8007576:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d018      	beq.n	80075b0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800757e:	4b14      	ldr	r3, [pc, #80]	@ (80075d0 <vTaskDelay+0x64>)
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d00b      	beq.n	800759e <vTaskDelay+0x32>
	__asm volatile
 8007586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800758a:	f383 8811 	msr	BASEPRI, r3
 800758e:	f3bf 8f6f 	isb	sy
 8007592:	f3bf 8f4f 	dsb	sy
 8007596:	60bb      	str	r3, [r7, #8]
}
 8007598:	bf00      	nop
 800759a:	bf00      	nop
 800759c:	e7fd      	b.n	800759a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800759e:	f000 f88b 	bl	80076b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80075a2:	2100      	movs	r1, #0
 80075a4:	6878      	ldr	r0, [r7, #4]
 80075a6:	f000 fe09 	bl	80081bc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80075aa:	f000 f893 	bl	80076d4 <xTaskResumeAll>
 80075ae:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d107      	bne.n	80075c6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80075b6:	4b07      	ldr	r3, [pc, #28]	@ (80075d4 <vTaskDelay+0x68>)
 80075b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80075bc:	601a      	str	r2, [r3, #0]
 80075be:	f3bf 8f4f 	dsb	sy
 80075c2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075c6:	bf00      	nop
 80075c8:	3710      	adds	r7, #16
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
 80075ce:	bf00      	nop
 80075d0:	20001864 	.word	0x20001864
 80075d4:	e000ed04 	.word	0xe000ed04

080075d8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b08a      	sub	sp, #40	@ 0x28
 80075dc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075de:	2300      	movs	r3, #0
 80075e0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075e2:	2300      	movs	r3, #0
 80075e4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075e6:	463a      	mov	r2, r7
 80075e8:	1d39      	adds	r1, r7, #4
 80075ea:	f107 0308 	add.w	r3, r7, #8
 80075ee:	4618      	mov	r0, r3
 80075f0:	f7fe fcea 	bl	8005fc8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075f4:	6839      	ldr	r1, [r7, #0]
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	68ba      	ldr	r2, [r7, #8]
 80075fa:	9202      	str	r2, [sp, #8]
 80075fc:	9301      	str	r3, [sp, #4]
 80075fe:	2300      	movs	r3, #0
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	2300      	movs	r3, #0
 8007604:	460a      	mov	r2, r1
 8007606:	4924      	ldr	r1, [pc, #144]	@ (8007698 <vTaskStartScheduler+0xc0>)
 8007608:	4824      	ldr	r0, [pc, #144]	@ (800769c <vTaskStartScheduler+0xc4>)
 800760a:	f7ff fdf1 	bl	80071f0 <xTaskCreateStatic>
 800760e:	4603      	mov	r3, r0
 8007610:	4a23      	ldr	r2, [pc, #140]	@ (80076a0 <vTaskStartScheduler+0xc8>)
 8007612:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8007614:	4b22      	ldr	r3, [pc, #136]	@ (80076a0 <vTaskStartScheduler+0xc8>)
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d002      	beq.n	8007622 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800761c:	2301      	movs	r3, #1
 800761e:	617b      	str	r3, [r7, #20]
 8007620:	e001      	b.n	8007626 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8007622:	2300      	movs	r3, #0
 8007624:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8007626:	697b      	ldr	r3, [r7, #20]
 8007628:	2b01      	cmp	r3, #1
 800762a:	d102      	bne.n	8007632 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800762c:	f000 fe1a 	bl	8008264 <xTimerCreateTimerTask>
 8007630:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8007632:	697b      	ldr	r3, [r7, #20]
 8007634:	2b01      	cmp	r3, #1
 8007636:	d11b      	bne.n	8007670 <vTaskStartScheduler+0x98>
	__asm volatile
 8007638:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800763c:	f383 8811 	msr	BASEPRI, r3
 8007640:	f3bf 8f6f 	isb	sy
 8007644:	f3bf 8f4f 	dsb	sy
 8007648:	613b      	str	r3, [r7, #16]
}
 800764a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800764c:	4b15      	ldr	r3, [pc, #84]	@ (80076a4 <vTaskStartScheduler+0xcc>)
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	3354      	adds	r3, #84	@ 0x54
 8007652:	4a15      	ldr	r2, [pc, #84]	@ (80076a8 <vTaskStartScheduler+0xd0>)
 8007654:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007656:	4b15      	ldr	r3, [pc, #84]	@ (80076ac <vTaskStartScheduler+0xd4>)
 8007658:	f04f 32ff 	mov.w	r2, #4294967295
 800765c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800765e:	4b14      	ldr	r3, [pc, #80]	@ (80076b0 <vTaskStartScheduler+0xd8>)
 8007660:	2201      	movs	r2, #1
 8007662:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007664:	4b13      	ldr	r3, [pc, #76]	@ (80076b4 <vTaskStartScheduler+0xdc>)
 8007666:	2200      	movs	r2, #0
 8007668:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800766a:	f001 f9e1 	bl	8008a30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800766e:	e00f      	b.n	8007690 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8007670:	697b      	ldr	r3, [r7, #20]
 8007672:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007676:	d10b      	bne.n	8007690 <vTaskStartScheduler+0xb8>
	__asm volatile
 8007678:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800767c:	f383 8811 	msr	BASEPRI, r3
 8007680:	f3bf 8f6f 	isb	sy
 8007684:	f3bf 8f4f 	dsb	sy
 8007688:	60fb      	str	r3, [r7, #12]
}
 800768a:	bf00      	nop
 800768c:	bf00      	nop
 800768e:	e7fd      	b.n	800768c <vTaskStartScheduler+0xb4>
}
 8007690:	bf00      	nop
 8007692:	3718      	adds	r7, #24
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}
 8007698:	0800ad78 	.word	0x0800ad78
 800769c:	08007ce9 	.word	0x08007ce9
 80076a0:	20001860 	.word	0x20001860
 80076a4:	20001368 	.word	0x20001368
 80076a8:	20000024 	.word	0x20000024
 80076ac:	2000185c 	.word	0x2000185c
 80076b0:	20001848 	.word	0x20001848
 80076b4:	20001840 	.word	0x20001840

080076b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80076b8:	b480      	push	{r7}
 80076ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80076bc:	4b04      	ldr	r3, [pc, #16]	@ (80076d0 <vTaskSuspendAll+0x18>)
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	3301      	adds	r3, #1
 80076c2:	4a03      	ldr	r2, [pc, #12]	@ (80076d0 <vTaskSuspendAll+0x18>)
 80076c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80076c6:	bf00      	nop
 80076c8:	46bd      	mov	sp, r7
 80076ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ce:	4770      	bx	lr
 80076d0:	20001864 	.word	0x20001864

080076d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	b084      	sub	sp, #16
 80076d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80076da:	2300      	movs	r3, #0
 80076dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80076de:	2300      	movs	r3, #0
 80076e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80076e2:	4b42      	ldr	r3, [pc, #264]	@ (80077ec <xTaskResumeAll+0x118>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d10b      	bne.n	8007702 <xTaskResumeAll+0x2e>
	__asm volatile
 80076ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076ee:	f383 8811 	msr	BASEPRI, r3
 80076f2:	f3bf 8f6f 	isb	sy
 80076f6:	f3bf 8f4f 	dsb	sy
 80076fa:	603b      	str	r3, [r7, #0]
}
 80076fc:	bf00      	nop
 80076fe:	bf00      	nop
 8007700:	e7fd      	b.n	80076fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8007702:	f001 fa39 	bl	8008b78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8007706:	4b39      	ldr	r3, [pc, #228]	@ (80077ec <xTaskResumeAll+0x118>)
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	3b01      	subs	r3, #1
 800770c:	4a37      	ldr	r2, [pc, #220]	@ (80077ec <xTaskResumeAll+0x118>)
 800770e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007710:	4b36      	ldr	r3, [pc, #216]	@ (80077ec <xTaskResumeAll+0x118>)
 8007712:	681b      	ldr	r3, [r3, #0]
 8007714:	2b00      	cmp	r3, #0
 8007716:	d162      	bne.n	80077de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8007718:	4b35      	ldr	r3, [pc, #212]	@ (80077f0 <xTaskResumeAll+0x11c>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d05e      	beq.n	80077de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007720:	e02f      	b.n	8007782 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007722:	4b34      	ldr	r3, [pc, #208]	@ (80077f4 <xTaskResumeAll+0x120>)
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	68db      	ldr	r3, [r3, #12]
 8007728:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	3318      	adds	r3, #24
 800772e:	4618      	mov	r0, r3
 8007730:	f7fe fd08 	bl	8006144 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	3304      	adds	r3, #4
 8007738:	4618      	mov	r0, r3
 800773a:	f7fe fd03 	bl	8006144 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007742:	4b2d      	ldr	r3, [pc, #180]	@ (80077f8 <xTaskResumeAll+0x124>)
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	429a      	cmp	r2, r3
 8007748:	d903      	bls.n	8007752 <xTaskResumeAll+0x7e>
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800774e:	4a2a      	ldr	r2, [pc, #168]	@ (80077f8 <xTaskResumeAll+0x124>)
 8007750:	6013      	str	r3, [r2, #0]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007756:	4613      	mov	r3, r2
 8007758:	009b      	lsls	r3, r3, #2
 800775a:	4413      	add	r3, r2
 800775c:	009b      	lsls	r3, r3, #2
 800775e:	4a27      	ldr	r2, [pc, #156]	@ (80077fc <xTaskResumeAll+0x128>)
 8007760:	441a      	add	r2, r3
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	3304      	adds	r3, #4
 8007766:	4619      	mov	r1, r3
 8007768:	4610      	mov	r0, r2
 800776a:	f7fe fc8e 	bl	800608a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007772:	4b23      	ldr	r3, [pc, #140]	@ (8007800 <xTaskResumeAll+0x12c>)
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007778:	429a      	cmp	r2, r3
 800777a:	d302      	bcc.n	8007782 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800777c:	4b21      	ldr	r3, [pc, #132]	@ (8007804 <xTaskResumeAll+0x130>)
 800777e:	2201      	movs	r2, #1
 8007780:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8007782:	4b1c      	ldr	r3, [pc, #112]	@ (80077f4 <xTaskResumeAll+0x120>)
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1cb      	bne.n	8007722 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	2b00      	cmp	r3, #0
 800778e:	d001      	beq.n	8007794 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007790:	f000 fb66 	bl	8007e60 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8007794:	4b1c      	ldr	r3, [pc, #112]	@ (8007808 <xTaskResumeAll+0x134>)
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d010      	beq.n	80077c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80077a0:	f000 f846 	bl	8007830 <xTaskIncrementTick>
 80077a4:	4603      	mov	r3, r0
 80077a6:	2b00      	cmp	r3, #0
 80077a8:	d002      	beq.n	80077b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80077aa:	4b16      	ldr	r3, [pc, #88]	@ (8007804 <xTaskResumeAll+0x130>)
 80077ac:	2201      	movs	r2, #1
 80077ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	3b01      	subs	r3, #1
 80077b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1f1      	bne.n	80077a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80077bc:	4b12      	ldr	r3, [pc, #72]	@ (8007808 <xTaskResumeAll+0x134>)
 80077be:	2200      	movs	r2, #0
 80077c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80077c2:	4b10      	ldr	r3, [pc, #64]	@ (8007804 <xTaskResumeAll+0x130>)
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d009      	beq.n	80077de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80077ca:	2301      	movs	r3, #1
 80077cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80077ce:	4b0f      	ldr	r3, [pc, #60]	@ (800780c <xTaskResumeAll+0x138>)
 80077d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80077d4:	601a      	str	r2, [r3, #0]
 80077d6:	f3bf 8f4f 	dsb	sy
 80077da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80077de:	f001 f9fd 	bl	8008bdc <vPortExitCritical>

	return xAlreadyYielded;
 80077e2:	68bb      	ldr	r3, [r7, #8]
}
 80077e4:	4618      	mov	r0, r3
 80077e6:	3710      	adds	r7, #16
 80077e8:	46bd      	mov	sp, r7
 80077ea:	bd80      	pop	{r7, pc}
 80077ec:	20001864 	.word	0x20001864
 80077f0:	2000183c 	.word	0x2000183c
 80077f4:	200017fc 	.word	0x200017fc
 80077f8:	20001844 	.word	0x20001844
 80077fc:	2000136c 	.word	0x2000136c
 8007800:	20001368 	.word	0x20001368
 8007804:	20001850 	.word	0x20001850
 8007808:	2000184c 	.word	0x2000184c
 800780c:	e000ed04 	.word	0xe000ed04

08007810 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8007810:	b480      	push	{r7}
 8007812:	b083      	sub	sp, #12
 8007814:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8007816:	4b05      	ldr	r3, [pc, #20]	@ (800782c <xTaskGetTickCount+0x1c>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800781c:	687b      	ldr	r3, [r7, #4]
}
 800781e:	4618      	mov	r0, r3
 8007820:	370c      	adds	r7, #12
 8007822:	46bd      	mov	sp, r7
 8007824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007828:	4770      	bx	lr
 800782a:	bf00      	nop
 800782c:	20001840 	.word	0x20001840

08007830 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8007830:	b580      	push	{r7, lr}
 8007832:	b086      	sub	sp, #24
 8007834:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8007836:	2300      	movs	r3, #0
 8007838:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800783a:	4b4f      	ldr	r3, [pc, #316]	@ (8007978 <xTaskIncrementTick+0x148>)
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	2b00      	cmp	r3, #0
 8007840:	f040 8090 	bne.w	8007964 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007844:	4b4d      	ldr	r3, [pc, #308]	@ (800797c <xTaskIncrementTick+0x14c>)
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	3301      	adds	r3, #1
 800784a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800784c:	4a4b      	ldr	r2, [pc, #300]	@ (800797c <xTaskIncrementTick+0x14c>)
 800784e:	693b      	ldr	r3, [r7, #16]
 8007850:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	2b00      	cmp	r3, #0
 8007856:	d121      	bne.n	800789c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8007858:	4b49      	ldr	r3, [pc, #292]	@ (8007980 <xTaskIncrementTick+0x150>)
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d00b      	beq.n	800787a <xTaskIncrementTick+0x4a>
	__asm volatile
 8007862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007866:	f383 8811 	msr	BASEPRI, r3
 800786a:	f3bf 8f6f 	isb	sy
 800786e:	f3bf 8f4f 	dsb	sy
 8007872:	603b      	str	r3, [r7, #0]
}
 8007874:	bf00      	nop
 8007876:	bf00      	nop
 8007878:	e7fd      	b.n	8007876 <xTaskIncrementTick+0x46>
 800787a:	4b41      	ldr	r3, [pc, #260]	@ (8007980 <xTaskIncrementTick+0x150>)
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	60fb      	str	r3, [r7, #12]
 8007880:	4b40      	ldr	r3, [pc, #256]	@ (8007984 <xTaskIncrementTick+0x154>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a3e      	ldr	r2, [pc, #248]	@ (8007980 <xTaskIncrementTick+0x150>)
 8007886:	6013      	str	r3, [r2, #0]
 8007888:	4a3e      	ldr	r2, [pc, #248]	@ (8007984 <xTaskIncrementTick+0x154>)
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	6013      	str	r3, [r2, #0]
 800788e:	4b3e      	ldr	r3, [pc, #248]	@ (8007988 <xTaskIncrementTick+0x158>)
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	3301      	adds	r3, #1
 8007894:	4a3c      	ldr	r2, [pc, #240]	@ (8007988 <xTaskIncrementTick+0x158>)
 8007896:	6013      	str	r3, [r2, #0]
 8007898:	f000 fae2 	bl	8007e60 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800789c:	4b3b      	ldr	r3, [pc, #236]	@ (800798c <xTaskIncrementTick+0x15c>)
 800789e:	681b      	ldr	r3, [r3, #0]
 80078a0:	693a      	ldr	r2, [r7, #16]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d349      	bcc.n	800793a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078a6:	4b36      	ldr	r3, [pc, #216]	@ (8007980 <xTaskIncrementTick+0x150>)
 80078a8:	681b      	ldr	r3, [r3, #0]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	d104      	bne.n	80078ba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80078b0:	4b36      	ldr	r3, [pc, #216]	@ (800798c <xTaskIncrementTick+0x15c>)
 80078b2:	f04f 32ff 	mov.w	r2, #4294967295
 80078b6:	601a      	str	r2, [r3, #0]
					break;
 80078b8:	e03f      	b.n	800793a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80078ba:	4b31      	ldr	r3, [pc, #196]	@ (8007980 <xTaskIncrementTick+0x150>)
 80078bc:	681b      	ldr	r3, [r3, #0]
 80078be:	68db      	ldr	r3, [r3, #12]
 80078c0:	68db      	ldr	r3, [r3, #12]
 80078c2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80078ca:	693a      	ldr	r2, [r7, #16]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	429a      	cmp	r2, r3
 80078d0:	d203      	bcs.n	80078da <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80078d2:	4a2e      	ldr	r2, [pc, #184]	@ (800798c <xTaskIncrementTick+0x15c>)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80078d8:	e02f      	b.n	800793a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80078da:	68bb      	ldr	r3, [r7, #8]
 80078dc:	3304      	adds	r3, #4
 80078de:	4618      	mov	r0, r3
 80078e0:	f7fe fc30 	bl	8006144 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d004      	beq.n	80078f6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80078ec:	68bb      	ldr	r3, [r7, #8]
 80078ee:	3318      	adds	r3, #24
 80078f0:	4618      	mov	r0, r3
 80078f2:	f7fe fc27 	bl	8006144 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078fa:	4b25      	ldr	r3, [pc, #148]	@ (8007990 <xTaskIncrementTick+0x160>)
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	429a      	cmp	r2, r3
 8007900:	d903      	bls.n	800790a <xTaskIncrementTick+0xda>
 8007902:	68bb      	ldr	r3, [r7, #8]
 8007904:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007906:	4a22      	ldr	r2, [pc, #136]	@ (8007990 <xTaskIncrementTick+0x160>)
 8007908:	6013      	str	r3, [r2, #0]
 800790a:	68bb      	ldr	r3, [r7, #8]
 800790c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800790e:	4613      	mov	r3, r2
 8007910:	009b      	lsls	r3, r3, #2
 8007912:	4413      	add	r3, r2
 8007914:	009b      	lsls	r3, r3, #2
 8007916:	4a1f      	ldr	r2, [pc, #124]	@ (8007994 <xTaskIncrementTick+0x164>)
 8007918:	441a      	add	r2, r3
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	3304      	adds	r3, #4
 800791e:	4619      	mov	r1, r3
 8007920:	4610      	mov	r0, r2
 8007922:	f7fe fbb2 	bl	800608a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792a:	4b1b      	ldr	r3, [pc, #108]	@ (8007998 <xTaskIncrementTick+0x168>)
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007930:	429a      	cmp	r2, r3
 8007932:	d3b8      	bcc.n	80078a6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8007934:	2301      	movs	r3, #1
 8007936:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007938:	e7b5      	b.n	80078a6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800793a:	4b17      	ldr	r3, [pc, #92]	@ (8007998 <xTaskIncrementTick+0x168>)
 800793c:	681b      	ldr	r3, [r3, #0]
 800793e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007940:	4914      	ldr	r1, [pc, #80]	@ (8007994 <xTaskIncrementTick+0x164>)
 8007942:	4613      	mov	r3, r2
 8007944:	009b      	lsls	r3, r3, #2
 8007946:	4413      	add	r3, r2
 8007948:	009b      	lsls	r3, r3, #2
 800794a:	440b      	add	r3, r1
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d901      	bls.n	8007956 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8007952:	2301      	movs	r3, #1
 8007954:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8007956:	4b11      	ldr	r3, [pc, #68]	@ (800799c <xTaskIncrementTick+0x16c>)
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d007      	beq.n	800796e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800795e:	2301      	movs	r3, #1
 8007960:	617b      	str	r3, [r7, #20]
 8007962:	e004      	b.n	800796e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8007964:	4b0e      	ldr	r3, [pc, #56]	@ (80079a0 <xTaskIncrementTick+0x170>)
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	3301      	adds	r3, #1
 800796a:	4a0d      	ldr	r2, [pc, #52]	@ (80079a0 <xTaskIncrementTick+0x170>)
 800796c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800796e:	697b      	ldr	r3, [r7, #20]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3718      	adds	r7, #24
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}
 8007978:	20001864 	.word	0x20001864
 800797c:	20001840 	.word	0x20001840
 8007980:	200017f4 	.word	0x200017f4
 8007984:	200017f8 	.word	0x200017f8
 8007988:	20001854 	.word	0x20001854
 800798c:	2000185c 	.word	0x2000185c
 8007990:	20001844 	.word	0x20001844
 8007994:	2000136c 	.word	0x2000136c
 8007998:	20001368 	.word	0x20001368
 800799c:	20001850 	.word	0x20001850
 80079a0:	2000184c 	.word	0x2000184c

080079a4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80079a4:	b480      	push	{r7}
 80079a6:	b085      	sub	sp, #20
 80079a8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80079aa:	4b2b      	ldr	r3, [pc, #172]	@ (8007a58 <vTaskSwitchContext+0xb4>)
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d003      	beq.n	80079ba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80079b2:	4b2a      	ldr	r3, [pc, #168]	@ (8007a5c <vTaskSwitchContext+0xb8>)
 80079b4:	2201      	movs	r2, #1
 80079b6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80079b8:	e047      	b.n	8007a4a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80079ba:	4b28      	ldr	r3, [pc, #160]	@ (8007a5c <vTaskSwitchContext+0xb8>)
 80079bc:	2200      	movs	r2, #0
 80079be:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80079c0:	4b27      	ldr	r3, [pc, #156]	@ (8007a60 <vTaskSwitchContext+0xbc>)
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	60fb      	str	r3, [r7, #12]
 80079c6:	e011      	b.n	80079ec <vTaskSwitchContext+0x48>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d10b      	bne.n	80079e6 <vTaskSwitchContext+0x42>
	__asm volatile
 80079ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079d2:	f383 8811 	msr	BASEPRI, r3
 80079d6:	f3bf 8f6f 	isb	sy
 80079da:	f3bf 8f4f 	dsb	sy
 80079de:	607b      	str	r3, [r7, #4]
}
 80079e0:	bf00      	nop
 80079e2:	bf00      	nop
 80079e4:	e7fd      	b.n	80079e2 <vTaskSwitchContext+0x3e>
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	3b01      	subs	r3, #1
 80079ea:	60fb      	str	r3, [r7, #12]
 80079ec:	491d      	ldr	r1, [pc, #116]	@ (8007a64 <vTaskSwitchContext+0xc0>)
 80079ee:	68fa      	ldr	r2, [r7, #12]
 80079f0:	4613      	mov	r3, r2
 80079f2:	009b      	lsls	r3, r3, #2
 80079f4:	4413      	add	r3, r2
 80079f6:	009b      	lsls	r3, r3, #2
 80079f8:	440b      	add	r3, r1
 80079fa:	681b      	ldr	r3, [r3, #0]
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d0e3      	beq.n	80079c8 <vTaskSwitchContext+0x24>
 8007a00:	68fa      	ldr	r2, [r7, #12]
 8007a02:	4613      	mov	r3, r2
 8007a04:	009b      	lsls	r3, r3, #2
 8007a06:	4413      	add	r3, r2
 8007a08:	009b      	lsls	r3, r3, #2
 8007a0a:	4a16      	ldr	r2, [pc, #88]	@ (8007a64 <vTaskSwitchContext+0xc0>)
 8007a0c:	4413      	add	r3, r2
 8007a0e:	60bb      	str	r3, [r7, #8]
 8007a10:	68bb      	ldr	r3, [r7, #8]
 8007a12:	685b      	ldr	r3, [r3, #4]
 8007a14:	685a      	ldr	r2, [r3, #4]
 8007a16:	68bb      	ldr	r3, [r7, #8]
 8007a18:	605a      	str	r2, [r3, #4]
 8007a1a:	68bb      	ldr	r3, [r7, #8]
 8007a1c:	685a      	ldr	r2, [r3, #4]
 8007a1e:	68bb      	ldr	r3, [r7, #8]
 8007a20:	3308      	adds	r3, #8
 8007a22:	429a      	cmp	r2, r3
 8007a24:	d104      	bne.n	8007a30 <vTaskSwitchContext+0x8c>
 8007a26:	68bb      	ldr	r3, [r7, #8]
 8007a28:	685b      	ldr	r3, [r3, #4]
 8007a2a:	685a      	ldr	r2, [r3, #4]
 8007a2c:	68bb      	ldr	r3, [r7, #8]
 8007a2e:	605a      	str	r2, [r3, #4]
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	685b      	ldr	r3, [r3, #4]
 8007a34:	68db      	ldr	r3, [r3, #12]
 8007a36:	4a0c      	ldr	r2, [pc, #48]	@ (8007a68 <vTaskSwitchContext+0xc4>)
 8007a38:	6013      	str	r3, [r2, #0]
 8007a3a:	4a09      	ldr	r2, [pc, #36]	@ (8007a60 <vTaskSwitchContext+0xbc>)
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007a40:	4b09      	ldr	r3, [pc, #36]	@ (8007a68 <vTaskSwitchContext+0xc4>)
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	3354      	adds	r3, #84	@ 0x54
 8007a46:	4a09      	ldr	r2, [pc, #36]	@ (8007a6c <vTaskSwitchContext+0xc8>)
 8007a48:	6013      	str	r3, [r2, #0]
}
 8007a4a:	bf00      	nop
 8007a4c:	3714      	adds	r7, #20
 8007a4e:	46bd      	mov	sp, r7
 8007a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a54:	4770      	bx	lr
 8007a56:	bf00      	nop
 8007a58:	20001864 	.word	0x20001864
 8007a5c:	20001850 	.word	0x20001850
 8007a60:	20001844 	.word	0x20001844
 8007a64:	2000136c 	.word	0x2000136c
 8007a68:	20001368 	.word	0x20001368
 8007a6c:	20000024 	.word	0x20000024

08007a70 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8007a70:	b580      	push	{r7, lr}
 8007a72:	b084      	sub	sp, #16
 8007a74:	af00      	add	r7, sp, #0
 8007a76:	6078      	str	r0, [r7, #4]
 8007a78:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	2b00      	cmp	r3, #0
 8007a7e:	d10b      	bne.n	8007a98 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8007a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a84:	f383 8811 	msr	BASEPRI, r3
 8007a88:	f3bf 8f6f 	isb	sy
 8007a8c:	f3bf 8f4f 	dsb	sy
 8007a90:	60fb      	str	r3, [r7, #12]
}
 8007a92:	bf00      	nop
 8007a94:	bf00      	nop
 8007a96:	e7fd      	b.n	8007a94 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007a98:	4b07      	ldr	r3, [pc, #28]	@ (8007ab8 <vTaskPlaceOnEventList+0x48>)
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	3318      	adds	r3, #24
 8007a9e:	4619      	mov	r1, r3
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f7fe fb16 	bl	80060d2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8007aa6:	2101      	movs	r1, #1
 8007aa8:	6838      	ldr	r0, [r7, #0]
 8007aaa:	f000 fb87 	bl	80081bc <prvAddCurrentTaskToDelayedList>
}
 8007aae:	bf00      	nop
 8007ab0:	3710      	adds	r7, #16
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}
 8007ab6:	bf00      	nop
 8007ab8:	20001368 	.word	0x20001368

08007abc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8007abc:	b580      	push	{r7, lr}
 8007abe:	b086      	sub	sp, #24
 8007ac0:	af00      	add	r7, sp, #0
 8007ac2:	60f8      	str	r0, [r7, #12]
 8007ac4:	60b9      	str	r1, [r7, #8]
 8007ac6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d10b      	bne.n	8007ae6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8007ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad2:	f383 8811 	msr	BASEPRI, r3
 8007ad6:	f3bf 8f6f 	isb	sy
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	617b      	str	r3, [r7, #20]
}
 8007ae0:	bf00      	nop
 8007ae2:	bf00      	nop
 8007ae4:	e7fd      	b.n	8007ae2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007ae6:	4b0a      	ldr	r3, [pc, #40]	@ (8007b10 <vTaskPlaceOnEventListRestricted+0x54>)
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	3318      	adds	r3, #24
 8007aec:	4619      	mov	r1, r3
 8007aee:	68f8      	ldr	r0, [r7, #12]
 8007af0:	f7fe facb 	bl	800608a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d002      	beq.n	8007b00 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8007afa:	f04f 33ff 	mov.w	r3, #4294967295
 8007afe:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8007b00:	6879      	ldr	r1, [r7, #4]
 8007b02:	68b8      	ldr	r0, [r7, #8]
 8007b04:	f000 fb5a 	bl	80081bc <prvAddCurrentTaskToDelayedList>
	}
 8007b08:	bf00      	nop
 8007b0a:	3718      	adds	r7, #24
 8007b0c:	46bd      	mov	sp, r7
 8007b0e:	bd80      	pop	{r7, pc}
 8007b10:	20001368 	.word	0x20001368

08007b14 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8007b14:	b580      	push	{r7, lr}
 8007b16:	b086      	sub	sp, #24
 8007b18:	af00      	add	r7, sp, #0
 8007b1a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	68db      	ldr	r3, [r3, #12]
 8007b20:	68db      	ldr	r3, [r3, #12]
 8007b22:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8007b24:	693b      	ldr	r3, [r7, #16]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d10b      	bne.n	8007b42 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8007b2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b2e:	f383 8811 	msr	BASEPRI, r3
 8007b32:	f3bf 8f6f 	isb	sy
 8007b36:	f3bf 8f4f 	dsb	sy
 8007b3a:	60fb      	str	r3, [r7, #12]
}
 8007b3c:	bf00      	nop
 8007b3e:	bf00      	nop
 8007b40:	e7fd      	b.n	8007b3e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8007b42:	693b      	ldr	r3, [r7, #16]
 8007b44:	3318      	adds	r3, #24
 8007b46:	4618      	mov	r0, r3
 8007b48:	f7fe fafc 	bl	8006144 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8007bc4 <xTaskRemoveFromEventList+0xb0>)
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d11d      	bne.n	8007b90 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8007b54:	693b      	ldr	r3, [r7, #16]
 8007b56:	3304      	adds	r3, #4
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f7fe faf3 	bl	8006144 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8007b5e:	693b      	ldr	r3, [r7, #16]
 8007b60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b62:	4b19      	ldr	r3, [pc, #100]	@ (8007bc8 <xTaskRemoveFromEventList+0xb4>)
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d903      	bls.n	8007b72 <xTaskRemoveFromEventList+0x5e>
 8007b6a:	693b      	ldr	r3, [r7, #16]
 8007b6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b6e:	4a16      	ldr	r2, [pc, #88]	@ (8007bc8 <xTaskRemoveFromEventList+0xb4>)
 8007b70:	6013      	str	r3, [r2, #0]
 8007b72:	693b      	ldr	r3, [r7, #16]
 8007b74:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007b76:	4613      	mov	r3, r2
 8007b78:	009b      	lsls	r3, r3, #2
 8007b7a:	4413      	add	r3, r2
 8007b7c:	009b      	lsls	r3, r3, #2
 8007b7e:	4a13      	ldr	r2, [pc, #76]	@ (8007bcc <xTaskRemoveFromEventList+0xb8>)
 8007b80:	441a      	add	r2, r3
 8007b82:	693b      	ldr	r3, [r7, #16]
 8007b84:	3304      	adds	r3, #4
 8007b86:	4619      	mov	r1, r3
 8007b88:	4610      	mov	r0, r2
 8007b8a:	f7fe fa7e 	bl	800608a <vListInsertEnd>
 8007b8e:	e005      	b.n	8007b9c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8007b90:	693b      	ldr	r3, [r7, #16]
 8007b92:	3318      	adds	r3, #24
 8007b94:	4619      	mov	r1, r3
 8007b96:	480e      	ldr	r0, [pc, #56]	@ (8007bd0 <xTaskRemoveFromEventList+0xbc>)
 8007b98:	f7fe fa77 	bl	800608a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ba0:	4b0c      	ldr	r3, [pc, #48]	@ (8007bd4 <xTaskRemoveFromEventList+0xc0>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ba6:	429a      	cmp	r2, r3
 8007ba8:	d905      	bls.n	8007bb6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8007baa:	2301      	movs	r3, #1
 8007bac:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8007bae:	4b0a      	ldr	r3, [pc, #40]	@ (8007bd8 <xTaskRemoveFromEventList+0xc4>)
 8007bb0:	2201      	movs	r2, #1
 8007bb2:	601a      	str	r2, [r3, #0]
 8007bb4:	e001      	b.n	8007bba <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8007bb6:	2300      	movs	r3, #0
 8007bb8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8007bba:	697b      	ldr	r3, [r7, #20]
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3718      	adds	r7, #24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bd80      	pop	{r7, pc}
 8007bc4:	20001864 	.word	0x20001864
 8007bc8:	20001844 	.word	0x20001844
 8007bcc:	2000136c 	.word	0x2000136c
 8007bd0:	200017fc 	.word	0x200017fc
 8007bd4:	20001368 	.word	0x20001368
 8007bd8:	20001850 	.word	0x20001850

08007bdc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8007bdc:	b480      	push	{r7}
 8007bde:	b083      	sub	sp, #12
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007be4:	4b06      	ldr	r3, [pc, #24]	@ (8007c00 <vTaskInternalSetTimeOutState+0x24>)
 8007be6:	681a      	ldr	r2, [r3, #0]
 8007be8:	687b      	ldr	r3, [r7, #4]
 8007bea:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8007bec:	4b05      	ldr	r3, [pc, #20]	@ (8007c04 <vTaskInternalSetTimeOutState+0x28>)
 8007bee:	681a      	ldr	r2, [r3, #0]
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	605a      	str	r2, [r3, #4]
}
 8007bf4:	bf00      	nop
 8007bf6:	370c      	adds	r7, #12
 8007bf8:	46bd      	mov	sp, r7
 8007bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bfe:	4770      	bx	lr
 8007c00:	20001854 	.word	0x20001854
 8007c04:	20001840 	.word	0x20001840

08007c08 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007c08:	b580      	push	{r7, lr}
 8007c0a:	b088      	sub	sp, #32
 8007c0c:	af00      	add	r7, sp, #0
 8007c0e:	6078      	str	r0, [r7, #4]
 8007c10:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d10b      	bne.n	8007c30 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007c18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c1c:	f383 8811 	msr	BASEPRI, r3
 8007c20:	f3bf 8f6f 	isb	sy
 8007c24:	f3bf 8f4f 	dsb	sy
 8007c28:	613b      	str	r3, [r7, #16]
}
 8007c2a:	bf00      	nop
 8007c2c:	bf00      	nop
 8007c2e:	e7fd      	b.n	8007c2c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007c30:	683b      	ldr	r3, [r7, #0]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d10b      	bne.n	8007c4e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c3a:	f383 8811 	msr	BASEPRI, r3
 8007c3e:	f3bf 8f6f 	isb	sy
 8007c42:	f3bf 8f4f 	dsb	sy
 8007c46:	60fb      	str	r3, [r7, #12]
}
 8007c48:	bf00      	nop
 8007c4a:	bf00      	nop
 8007c4c:	e7fd      	b.n	8007c4a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8007c4e:	f000 ff93 	bl	8008b78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007c52:	4b1d      	ldr	r3, [pc, #116]	@ (8007cc8 <xTaskCheckForTimeOut+0xc0>)
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	685b      	ldr	r3, [r3, #4]
 8007c5c:	69ba      	ldr	r2, [r7, #24]
 8007c5e:	1ad3      	subs	r3, r2, r3
 8007c60:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007c6a:	d102      	bne.n	8007c72 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	61fb      	str	r3, [r7, #28]
 8007c70:	e023      	b.n	8007cba <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8007c72:	687b      	ldr	r3, [r7, #4]
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	4b15      	ldr	r3, [pc, #84]	@ (8007ccc <xTaskCheckForTimeOut+0xc4>)
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	429a      	cmp	r2, r3
 8007c7c:	d007      	beq.n	8007c8e <xTaskCheckForTimeOut+0x86>
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	685b      	ldr	r3, [r3, #4]
 8007c82:	69ba      	ldr	r2, [r7, #24]
 8007c84:	429a      	cmp	r2, r3
 8007c86:	d302      	bcc.n	8007c8e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8007c88:	2301      	movs	r3, #1
 8007c8a:	61fb      	str	r3, [r7, #28]
 8007c8c:	e015      	b.n	8007cba <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8007c8e:	683b      	ldr	r3, [r7, #0]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	697a      	ldr	r2, [r7, #20]
 8007c94:	429a      	cmp	r2, r3
 8007c96:	d20b      	bcs.n	8007cb0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	681a      	ldr	r2, [r3, #0]
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	1ad2      	subs	r2, r2, r3
 8007ca0:	683b      	ldr	r3, [r7, #0]
 8007ca2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8007ca4:	6878      	ldr	r0, [r7, #4]
 8007ca6:	f7ff ff99 	bl	8007bdc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8007caa:	2300      	movs	r3, #0
 8007cac:	61fb      	str	r3, [r7, #28]
 8007cae:	e004      	b.n	8007cba <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8007cb0:	683b      	ldr	r3, [r7, #0]
 8007cb2:	2200      	movs	r2, #0
 8007cb4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8007cba:	f000 ff8f 	bl	8008bdc <vPortExitCritical>

	return xReturn;
 8007cbe:	69fb      	ldr	r3, [r7, #28]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	3720      	adds	r7, #32
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	bd80      	pop	{r7, pc}
 8007cc8:	20001840 	.word	0x20001840
 8007ccc:	20001854 	.word	0x20001854

08007cd0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007cd0:	b480      	push	{r7}
 8007cd2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007cd4:	4b03      	ldr	r3, [pc, #12]	@ (8007ce4 <vTaskMissedYield+0x14>)
 8007cd6:	2201      	movs	r2, #1
 8007cd8:	601a      	str	r2, [r3, #0]
}
 8007cda:	bf00      	nop
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr
 8007ce4:	20001850 	.word	0x20001850

08007ce8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b082      	sub	sp, #8
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007cf0:	f000 f852 	bl	8007d98 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007cf4:	4b06      	ldr	r3, [pc, #24]	@ (8007d10 <prvIdleTask+0x28>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d9f9      	bls.n	8007cf0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007cfc:	4b05      	ldr	r3, [pc, #20]	@ (8007d14 <prvIdleTask+0x2c>)
 8007cfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d02:	601a      	str	r2, [r3, #0]
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007d0c:	e7f0      	b.n	8007cf0 <prvIdleTask+0x8>
 8007d0e:	bf00      	nop
 8007d10:	2000136c 	.word	0x2000136c
 8007d14:	e000ed04 	.word	0xe000ed04

08007d18 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b082      	sub	sp, #8
 8007d1c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d1e:	2300      	movs	r3, #0
 8007d20:	607b      	str	r3, [r7, #4]
 8007d22:	e00c      	b.n	8007d3e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007d24:	687a      	ldr	r2, [r7, #4]
 8007d26:	4613      	mov	r3, r2
 8007d28:	009b      	lsls	r3, r3, #2
 8007d2a:	4413      	add	r3, r2
 8007d2c:	009b      	lsls	r3, r3, #2
 8007d2e:	4a12      	ldr	r2, [pc, #72]	@ (8007d78 <prvInitialiseTaskLists+0x60>)
 8007d30:	4413      	add	r3, r2
 8007d32:	4618      	mov	r0, r3
 8007d34:	f7fe f97c 	bl	8006030 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	607b      	str	r3, [r7, #4]
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	2b37      	cmp	r3, #55	@ 0x37
 8007d42:	d9ef      	bls.n	8007d24 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007d44:	480d      	ldr	r0, [pc, #52]	@ (8007d7c <prvInitialiseTaskLists+0x64>)
 8007d46:	f7fe f973 	bl	8006030 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007d4a:	480d      	ldr	r0, [pc, #52]	@ (8007d80 <prvInitialiseTaskLists+0x68>)
 8007d4c:	f7fe f970 	bl	8006030 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007d50:	480c      	ldr	r0, [pc, #48]	@ (8007d84 <prvInitialiseTaskLists+0x6c>)
 8007d52:	f7fe f96d 	bl	8006030 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007d56:	480c      	ldr	r0, [pc, #48]	@ (8007d88 <prvInitialiseTaskLists+0x70>)
 8007d58:	f7fe f96a 	bl	8006030 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007d5c:	480b      	ldr	r0, [pc, #44]	@ (8007d8c <prvInitialiseTaskLists+0x74>)
 8007d5e:	f7fe f967 	bl	8006030 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007d62:	4b0b      	ldr	r3, [pc, #44]	@ (8007d90 <prvInitialiseTaskLists+0x78>)
 8007d64:	4a05      	ldr	r2, [pc, #20]	@ (8007d7c <prvInitialiseTaskLists+0x64>)
 8007d66:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007d68:	4b0a      	ldr	r3, [pc, #40]	@ (8007d94 <prvInitialiseTaskLists+0x7c>)
 8007d6a:	4a05      	ldr	r2, [pc, #20]	@ (8007d80 <prvInitialiseTaskLists+0x68>)
 8007d6c:	601a      	str	r2, [r3, #0]
}
 8007d6e:	bf00      	nop
 8007d70:	3708      	adds	r7, #8
 8007d72:	46bd      	mov	sp, r7
 8007d74:	bd80      	pop	{r7, pc}
 8007d76:	bf00      	nop
 8007d78:	2000136c 	.word	0x2000136c
 8007d7c:	200017cc 	.word	0x200017cc
 8007d80:	200017e0 	.word	0x200017e0
 8007d84:	200017fc 	.word	0x200017fc
 8007d88:	20001810 	.word	0x20001810
 8007d8c:	20001828 	.word	0x20001828
 8007d90:	200017f4 	.word	0x200017f4
 8007d94:	200017f8 	.word	0x200017f8

08007d98 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007d98:	b580      	push	{r7, lr}
 8007d9a:	b082      	sub	sp, #8
 8007d9c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007d9e:	e019      	b.n	8007dd4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007da0:	f000 feea 	bl	8008b78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007da4:	4b10      	ldr	r3, [pc, #64]	@ (8007de8 <prvCheckTasksWaitingTermination+0x50>)
 8007da6:	68db      	ldr	r3, [r3, #12]
 8007da8:	68db      	ldr	r3, [r3, #12]
 8007daa:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	3304      	adds	r3, #4
 8007db0:	4618      	mov	r0, r3
 8007db2:	f7fe f9c7 	bl	8006144 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007db6:	4b0d      	ldr	r3, [pc, #52]	@ (8007dec <prvCheckTasksWaitingTermination+0x54>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	3b01      	subs	r3, #1
 8007dbc:	4a0b      	ldr	r2, [pc, #44]	@ (8007dec <prvCheckTasksWaitingTermination+0x54>)
 8007dbe:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007dc0:	4b0b      	ldr	r3, [pc, #44]	@ (8007df0 <prvCheckTasksWaitingTermination+0x58>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	4a0a      	ldr	r2, [pc, #40]	@ (8007df0 <prvCheckTasksWaitingTermination+0x58>)
 8007dc8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007dca:	f000 ff07 	bl	8008bdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007dce:	6878      	ldr	r0, [r7, #4]
 8007dd0:	f000 f810 	bl	8007df4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007dd4:	4b06      	ldr	r3, [pc, #24]	@ (8007df0 <prvCheckTasksWaitingTermination+0x58>)
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d1e1      	bne.n	8007da0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007ddc:	bf00      	nop
 8007dde:	bf00      	nop
 8007de0:	3708      	adds	r7, #8
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bd80      	pop	{r7, pc}
 8007de6:	bf00      	nop
 8007de8:	20001810 	.word	0x20001810
 8007dec:	2000183c 	.word	0x2000183c
 8007df0:	20001824 	.word	0x20001824

08007df4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007df4:	b580      	push	{r7, lr}
 8007df6:	b084      	sub	sp, #16
 8007df8:	af00      	add	r7, sp, #0
 8007dfa:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	3354      	adds	r3, #84	@ 0x54
 8007e00:	4618      	mov	r0, r3
 8007e02:	f001 fa05 	bl	8009210 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e0c:	2b00      	cmp	r3, #0
 8007e0e:	d108      	bne.n	8007e22 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e14:	4618      	mov	r0, r3
 8007e16:	f001 f89f 	bl	8008f58 <vPortFree>
				vPortFree( pxTCB );
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f001 f89c 	bl	8008f58 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007e20:	e019      	b.n	8007e56 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d103      	bne.n	8007e34 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007e2c:	6878      	ldr	r0, [r7, #4]
 8007e2e:	f001 f893 	bl	8008f58 <vPortFree>
	}
 8007e32:	e010      	b.n	8007e56 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007e3a:	2b02      	cmp	r3, #2
 8007e3c:	d00b      	beq.n	8007e56 <prvDeleteTCB+0x62>
	__asm volatile
 8007e3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e42:	f383 8811 	msr	BASEPRI, r3
 8007e46:	f3bf 8f6f 	isb	sy
 8007e4a:	f3bf 8f4f 	dsb	sy
 8007e4e:	60fb      	str	r3, [r7, #12]
}
 8007e50:	bf00      	nop
 8007e52:	bf00      	nop
 8007e54:	e7fd      	b.n	8007e52 <prvDeleteTCB+0x5e>
	}
 8007e56:	bf00      	nop
 8007e58:	3710      	adds	r7, #16
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	bd80      	pop	{r7, pc}
	...

08007e60 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007e66:	4b0c      	ldr	r3, [pc, #48]	@ (8007e98 <prvResetNextTaskUnblockTime+0x38>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	681b      	ldr	r3, [r3, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d104      	bne.n	8007e7a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007e70:	4b0a      	ldr	r3, [pc, #40]	@ (8007e9c <prvResetNextTaskUnblockTime+0x3c>)
 8007e72:	f04f 32ff 	mov.w	r2, #4294967295
 8007e76:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007e78:	e008      	b.n	8007e8c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007e7a:	4b07      	ldr	r3, [pc, #28]	@ (8007e98 <prvResetNextTaskUnblockTime+0x38>)
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	68db      	ldr	r3, [r3, #12]
 8007e80:	68db      	ldr	r3, [r3, #12]
 8007e82:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	4a04      	ldr	r2, [pc, #16]	@ (8007e9c <prvResetNextTaskUnblockTime+0x3c>)
 8007e8a:	6013      	str	r3, [r2, #0]
}
 8007e8c:	bf00      	nop
 8007e8e:	370c      	adds	r7, #12
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr
 8007e98:	200017f4 	.word	0x200017f4
 8007e9c:	2000185c 	.word	0x2000185c

08007ea0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8007ea0:	b480      	push	{r7}
 8007ea2:	b083      	sub	sp, #12
 8007ea4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8007ea6:	4b0b      	ldr	r3, [pc, #44]	@ (8007ed4 <xTaskGetSchedulerState+0x34>)
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d102      	bne.n	8007eb4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8007eae:	2301      	movs	r3, #1
 8007eb0:	607b      	str	r3, [r7, #4]
 8007eb2:	e008      	b.n	8007ec6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8007eb4:	4b08      	ldr	r3, [pc, #32]	@ (8007ed8 <xTaskGetSchedulerState+0x38>)
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	2b00      	cmp	r3, #0
 8007eba:	d102      	bne.n	8007ec2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8007ebc:	2302      	movs	r3, #2
 8007ebe:	607b      	str	r3, [r7, #4]
 8007ec0:	e001      	b.n	8007ec6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8007ec6:	687b      	ldr	r3, [r7, #4]
	}
 8007ec8:	4618      	mov	r0, r3
 8007eca:	370c      	adds	r7, #12
 8007ecc:	46bd      	mov	sp, r7
 8007ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed2:	4770      	bx	lr
 8007ed4:	20001848 	.word	0x20001848
 8007ed8:	20001864 	.word	0x20001864

08007edc <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b084      	sub	sp, #16
 8007ee0:	af00      	add	r7, sp, #0
 8007ee2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007ee8:	2300      	movs	r3, #0
 8007eea:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	2b00      	cmp	r3, #0
 8007ef0:	d051      	beq.n	8007f96 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef6:	4b2a      	ldr	r3, [pc, #168]	@ (8007fa0 <xTaskPriorityInherit+0xc4>)
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007efc:	429a      	cmp	r2, r3
 8007efe:	d241      	bcs.n	8007f84 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007f00:	68bb      	ldr	r3, [r7, #8]
 8007f02:	699b      	ldr	r3, [r3, #24]
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	db06      	blt.n	8007f16 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007f08:	4b25      	ldr	r3, [pc, #148]	@ (8007fa0 <xTaskPriorityInherit+0xc4>)
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f0e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007f12:	68bb      	ldr	r3, [r7, #8]
 8007f14:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007f16:	68bb      	ldr	r3, [r7, #8]
 8007f18:	6959      	ldr	r1, [r3, #20]
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f1e:	4613      	mov	r3, r2
 8007f20:	009b      	lsls	r3, r3, #2
 8007f22:	4413      	add	r3, r2
 8007f24:	009b      	lsls	r3, r3, #2
 8007f26:	4a1f      	ldr	r2, [pc, #124]	@ (8007fa4 <xTaskPriorityInherit+0xc8>)
 8007f28:	4413      	add	r3, r2
 8007f2a:	4299      	cmp	r1, r3
 8007f2c:	d122      	bne.n	8007f74 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	3304      	adds	r3, #4
 8007f32:	4618      	mov	r0, r3
 8007f34:	f7fe f906 	bl	8006144 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007f38:	4b19      	ldr	r3, [pc, #100]	@ (8007fa0 <xTaskPriorityInherit+0xc4>)
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f3e:	68bb      	ldr	r3, [r7, #8]
 8007f40:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007f42:	68bb      	ldr	r3, [r7, #8]
 8007f44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f46:	4b18      	ldr	r3, [pc, #96]	@ (8007fa8 <xTaskPriorityInherit+0xcc>)
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	429a      	cmp	r2, r3
 8007f4c:	d903      	bls.n	8007f56 <xTaskPriorityInherit+0x7a>
 8007f4e:	68bb      	ldr	r3, [r7, #8]
 8007f50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f52:	4a15      	ldr	r2, [pc, #84]	@ (8007fa8 <xTaskPriorityInherit+0xcc>)
 8007f54:	6013      	str	r3, [r2, #0]
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	4413      	add	r3, r2
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	4a10      	ldr	r2, [pc, #64]	@ (8007fa4 <xTaskPriorityInherit+0xc8>)
 8007f64:	441a      	add	r2, r3
 8007f66:	68bb      	ldr	r3, [r7, #8]
 8007f68:	3304      	adds	r3, #4
 8007f6a:	4619      	mov	r1, r3
 8007f6c:	4610      	mov	r0, r2
 8007f6e:	f7fe f88c 	bl	800608a <vListInsertEnd>
 8007f72:	e004      	b.n	8007f7e <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007f74:	4b0a      	ldr	r3, [pc, #40]	@ (8007fa0 <xTaskPriorityInherit+0xc4>)
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007f7a:	68bb      	ldr	r3, [r7, #8]
 8007f7c:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8007f7e:	2301      	movs	r3, #1
 8007f80:	60fb      	str	r3, [r7, #12]
 8007f82:	e008      	b.n	8007f96 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8007f84:	68bb      	ldr	r3, [r7, #8]
 8007f86:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007f88:	4b05      	ldr	r3, [pc, #20]	@ (8007fa0 <xTaskPriorityInherit+0xc4>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f8e:	429a      	cmp	r2, r3
 8007f90:	d201      	bcs.n	8007f96 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8007f92:	2301      	movs	r3, #1
 8007f94:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8007f96:	68fb      	ldr	r3, [r7, #12]
	}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3710      	adds	r7, #16
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	bd80      	pop	{r7, pc}
 8007fa0:	20001368 	.word	0x20001368
 8007fa4:	2000136c 	.word	0x2000136c
 8007fa8:	20001844 	.word	0x20001844

08007fac <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8007fb8:	2300      	movs	r3, #0
 8007fba:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d058      	beq.n	8008074 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8007fc2:	4b2f      	ldr	r3, [pc, #188]	@ (8008080 <xTaskPriorityDisinherit+0xd4>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	693a      	ldr	r2, [r7, #16]
 8007fc8:	429a      	cmp	r2, r3
 8007fca:	d00b      	beq.n	8007fe4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	60fb      	str	r3, [r7, #12]
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007fe4:	693b      	ldr	r3, [r7, #16]
 8007fe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d10b      	bne.n	8008004 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8007fec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff0:	f383 8811 	msr	BASEPRI, r3
 8007ff4:	f3bf 8f6f 	isb	sy
 8007ff8:	f3bf 8f4f 	dsb	sy
 8007ffc:	60bb      	str	r3, [r7, #8]
}
 8007ffe:	bf00      	nop
 8008000:	bf00      	nop
 8008002:	e7fd      	b.n	8008000 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008008:	1e5a      	subs	r2, r3, #1
 800800a:	693b      	ldr	r3, [r7, #16]
 800800c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800800e:	693b      	ldr	r3, [r7, #16]
 8008010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008012:	693b      	ldr	r3, [r7, #16]
 8008014:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008016:	429a      	cmp	r2, r3
 8008018:	d02c      	beq.n	8008074 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800801a:	693b      	ldr	r3, [r7, #16]
 800801c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800801e:	2b00      	cmp	r3, #0
 8008020:	d128      	bne.n	8008074 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008022:	693b      	ldr	r3, [r7, #16]
 8008024:	3304      	adds	r3, #4
 8008026:	4618      	mov	r0, r3
 8008028:	f7fe f88c 	bl	8006144 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008030:	693b      	ldr	r3, [r7, #16]
 8008032:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008034:	693b      	ldr	r3, [r7, #16]
 8008036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008038:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800803c:	693b      	ldr	r3, [r7, #16]
 800803e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8008040:	693b      	ldr	r3, [r7, #16]
 8008042:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008044:	4b0f      	ldr	r3, [pc, #60]	@ (8008084 <xTaskPriorityDisinherit+0xd8>)
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	429a      	cmp	r2, r3
 800804a:	d903      	bls.n	8008054 <xTaskPriorityDisinherit+0xa8>
 800804c:	693b      	ldr	r3, [r7, #16]
 800804e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008050:	4a0c      	ldr	r2, [pc, #48]	@ (8008084 <xTaskPriorityDisinherit+0xd8>)
 8008052:	6013      	str	r3, [r2, #0]
 8008054:	693b      	ldr	r3, [r7, #16]
 8008056:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008058:	4613      	mov	r3, r2
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	4413      	add	r3, r2
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4a09      	ldr	r2, [pc, #36]	@ (8008088 <xTaskPriorityDisinherit+0xdc>)
 8008062:	441a      	add	r2, r3
 8008064:	693b      	ldr	r3, [r7, #16]
 8008066:	3304      	adds	r3, #4
 8008068:	4619      	mov	r1, r3
 800806a:	4610      	mov	r0, r2
 800806c:	f7fe f80d 	bl	800608a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8008070:	2301      	movs	r3, #1
 8008072:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8008074:	697b      	ldr	r3, [r7, #20]
	}
 8008076:	4618      	mov	r0, r3
 8008078:	3718      	adds	r7, #24
 800807a:	46bd      	mov	sp, r7
 800807c:	bd80      	pop	{r7, pc}
 800807e:	bf00      	nop
 8008080:	20001368 	.word	0x20001368
 8008084:	20001844 	.word	0x20001844
 8008088:	2000136c 	.word	0x2000136c

0800808c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800808c:	b580      	push	{r7, lr}
 800808e:	b088      	sub	sp, #32
 8008090:	af00      	add	r7, sp, #0
 8008092:	6078      	str	r0, [r7, #4]
 8008094:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800809a:	2301      	movs	r3, #1
 800809c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d06c      	beq.n	800817e <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80080a4:	69bb      	ldr	r3, [r7, #24]
 80080a6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10b      	bne.n	80080c4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	60fb      	str	r3, [r7, #12]
}
 80080be:	bf00      	nop
 80080c0:	bf00      	nop
 80080c2:	e7fd      	b.n	80080c0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80080c4:	69bb      	ldr	r3, [r7, #24]
 80080c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080c8:	683a      	ldr	r2, [r7, #0]
 80080ca:	429a      	cmp	r2, r3
 80080cc:	d902      	bls.n	80080d4 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	61fb      	str	r3, [r7, #28]
 80080d2:	e002      	b.n	80080da <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80080d8:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80080da:	69bb      	ldr	r3, [r7, #24]
 80080dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80080de:	69fa      	ldr	r2, [r7, #28]
 80080e0:	429a      	cmp	r2, r3
 80080e2:	d04c      	beq.n	800817e <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080e8:	697a      	ldr	r2, [r7, #20]
 80080ea:	429a      	cmp	r2, r3
 80080ec:	d147      	bne.n	800817e <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80080ee:	4b26      	ldr	r3, [pc, #152]	@ (8008188 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80080f0:	681b      	ldr	r3, [r3, #0]
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	429a      	cmp	r2, r3
 80080f6:	d10b      	bne.n	8008110 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80080f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080fc:	f383 8811 	msr	BASEPRI, r3
 8008100:	f3bf 8f6f 	isb	sy
 8008104:	f3bf 8f4f 	dsb	sy
 8008108:	60bb      	str	r3, [r7, #8]
}
 800810a:	bf00      	nop
 800810c:	bf00      	nop
 800810e:	e7fd      	b.n	800810c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8008110:	69bb      	ldr	r3, [r7, #24]
 8008112:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008114:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	69fa      	ldr	r2, [r7, #28]
 800811a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800811c:	69bb      	ldr	r3, [r7, #24]
 800811e:	699b      	ldr	r3, [r3, #24]
 8008120:	2b00      	cmp	r3, #0
 8008122:	db04      	blt.n	800812e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800812a:	69bb      	ldr	r3, [r7, #24]
 800812c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800812e:	69bb      	ldr	r3, [r7, #24]
 8008130:	6959      	ldr	r1, [r3, #20]
 8008132:	693a      	ldr	r2, [r7, #16]
 8008134:	4613      	mov	r3, r2
 8008136:	009b      	lsls	r3, r3, #2
 8008138:	4413      	add	r3, r2
 800813a:	009b      	lsls	r3, r3, #2
 800813c:	4a13      	ldr	r2, [pc, #76]	@ (800818c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800813e:	4413      	add	r3, r2
 8008140:	4299      	cmp	r1, r3
 8008142:	d11c      	bne.n	800817e <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8008144:	69bb      	ldr	r3, [r7, #24]
 8008146:	3304      	adds	r3, #4
 8008148:	4618      	mov	r0, r3
 800814a:	f7fd fffb 	bl	8006144 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008152:	4b0f      	ldr	r3, [pc, #60]	@ (8008190 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	429a      	cmp	r2, r3
 8008158:	d903      	bls.n	8008162 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800815e:	4a0c      	ldr	r2, [pc, #48]	@ (8008190 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8008160:	6013      	str	r3, [r2, #0]
 8008162:	69bb      	ldr	r3, [r7, #24]
 8008164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008166:	4613      	mov	r3, r2
 8008168:	009b      	lsls	r3, r3, #2
 800816a:	4413      	add	r3, r2
 800816c:	009b      	lsls	r3, r3, #2
 800816e:	4a07      	ldr	r2, [pc, #28]	@ (800818c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8008170:	441a      	add	r2, r3
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	3304      	adds	r3, #4
 8008176:	4619      	mov	r1, r3
 8008178:	4610      	mov	r0, r2
 800817a:	f7fd ff86 	bl	800608a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800817e:	bf00      	nop
 8008180:	3720      	adds	r7, #32
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}
 8008186:	bf00      	nop
 8008188:	20001368 	.word	0x20001368
 800818c:	2000136c 	.word	0x2000136c
 8008190:	20001844 	.word	0x20001844

08008194 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8008194:	b480      	push	{r7}
 8008196:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8008198:	4b07      	ldr	r3, [pc, #28]	@ (80081b8 <pvTaskIncrementMutexHeldCount+0x24>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d004      	beq.n	80081aa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80081a0:	4b05      	ldr	r3, [pc, #20]	@ (80081b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80081a6:	3201      	adds	r2, #1
 80081a8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80081aa:	4b03      	ldr	r3, [pc, #12]	@ (80081b8 <pvTaskIncrementMutexHeldCount+0x24>)
 80081ac:	681b      	ldr	r3, [r3, #0]
	}
 80081ae:	4618      	mov	r0, r3
 80081b0:	46bd      	mov	sp, r7
 80081b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b6:	4770      	bx	lr
 80081b8:	20001368 	.word	0x20001368

080081bc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
 80081c4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80081c6:	4b21      	ldr	r3, [pc, #132]	@ (800824c <prvAddCurrentTaskToDelayedList+0x90>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80081cc:	4b20      	ldr	r3, [pc, #128]	@ (8008250 <prvAddCurrentTaskToDelayedList+0x94>)
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	3304      	adds	r3, #4
 80081d2:	4618      	mov	r0, r3
 80081d4:	f7fd ffb6 	bl	8006144 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80081de:	d10a      	bne.n	80081f6 <prvAddCurrentTaskToDelayedList+0x3a>
 80081e0:	683b      	ldr	r3, [r7, #0]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d007      	beq.n	80081f6 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80081e6:	4b1a      	ldr	r3, [pc, #104]	@ (8008250 <prvAddCurrentTaskToDelayedList+0x94>)
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	3304      	adds	r3, #4
 80081ec:	4619      	mov	r1, r3
 80081ee:	4819      	ldr	r0, [pc, #100]	@ (8008254 <prvAddCurrentTaskToDelayedList+0x98>)
 80081f0:	f7fd ff4b 	bl	800608a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80081f4:	e026      	b.n	8008244 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80081f6:	68fa      	ldr	r2, [r7, #12]
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	4413      	add	r3, r2
 80081fc:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80081fe:	4b14      	ldr	r3, [pc, #80]	@ (8008250 <prvAddCurrentTaskToDelayedList+0x94>)
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	68ba      	ldr	r2, [r7, #8]
 8008204:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8008206:	68ba      	ldr	r2, [r7, #8]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	429a      	cmp	r2, r3
 800820c:	d209      	bcs.n	8008222 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800820e:	4b12      	ldr	r3, [pc, #72]	@ (8008258 <prvAddCurrentTaskToDelayedList+0x9c>)
 8008210:	681a      	ldr	r2, [r3, #0]
 8008212:	4b0f      	ldr	r3, [pc, #60]	@ (8008250 <prvAddCurrentTaskToDelayedList+0x94>)
 8008214:	681b      	ldr	r3, [r3, #0]
 8008216:	3304      	adds	r3, #4
 8008218:	4619      	mov	r1, r3
 800821a:	4610      	mov	r0, r2
 800821c:	f7fd ff59 	bl	80060d2 <vListInsert>
}
 8008220:	e010      	b.n	8008244 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8008222:	4b0e      	ldr	r3, [pc, #56]	@ (800825c <prvAddCurrentTaskToDelayedList+0xa0>)
 8008224:	681a      	ldr	r2, [r3, #0]
 8008226:	4b0a      	ldr	r3, [pc, #40]	@ (8008250 <prvAddCurrentTaskToDelayedList+0x94>)
 8008228:	681b      	ldr	r3, [r3, #0]
 800822a:	3304      	adds	r3, #4
 800822c:	4619      	mov	r1, r3
 800822e:	4610      	mov	r0, r2
 8008230:	f7fd ff4f 	bl	80060d2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8008234:	4b0a      	ldr	r3, [pc, #40]	@ (8008260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	68ba      	ldr	r2, [r7, #8]
 800823a:	429a      	cmp	r2, r3
 800823c:	d202      	bcs.n	8008244 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800823e:	4a08      	ldr	r2, [pc, #32]	@ (8008260 <prvAddCurrentTaskToDelayedList+0xa4>)
 8008240:	68bb      	ldr	r3, [r7, #8]
 8008242:	6013      	str	r3, [r2, #0]
}
 8008244:	bf00      	nop
 8008246:	3710      	adds	r7, #16
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	20001840 	.word	0x20001840
 8008250:	20001368 	.word	0x20001368
 8008254:	20001828 	.word	0x20001828
 8008258:	200017f8 	.word	0x200017f8
 800825c:	200017f4 	.word	0x200017f4
 8008260:	2000185c 	.word	0x2000185c

08008264 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b08a      	sub	sp, #40	@ 0x28
 8008268:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800826a:	2300      	movs	r3, #0
 800826c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800826e:	f000 fb13 	bl	8008898 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8008272:	4b1d      	ldr	r3, [pc, #116]	@ (80082e8 <xTimerCreateTimerTask+0x84>)
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2b00      	cmp	r3, #0
 8008278:	d021      	beq.n	80082be <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800827a:	2300      	movs	r3, #0
 800827c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800827e:	2300      	movs	r3, #0
 8008280:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8008282:	1d3a      	adds	r2, r7, #4
 8008284:	f107 0108 	add.w	r1, r7, #8
 8008288:	f107 030c 	add.w	r3, r7, #12
 800828c:	4618      	mov	r0, r3
 800828e:	f7fd feb5 	bl	8005ffc <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8008292:	6879      	ldr	r1, [r7, #4]
 8008294:	68bb      	ldr	r3, [r7, #8]
 8008296:	68fa      	ldr	r2, [r7, #12]
 8008298:	9202      	str	r2, [sp, #8]
 800829a:	9301      	str	r3, [sp, #4]
 800829c:	2302      	movs	r3, #2
 800829e:	9300      	str	r3, [sp, #0]
 80082a0:	2300      	movs	r3, #0
 80082a2:	460a      	mov	r2, r1
 80082a4:	4911      	ldr	r1, [pc, #68]	@ (80082ec <xTimerCreateTimerTask+0x88>)
 80082a6:	4812      	ldr	r0, [pc, #72]	@ (80082f0 <xTimerCreateTimerTask+0x8c>)
 80082a8:	f7fe ffa2 	bl	80071f0 <xTaskCreateStatic>
 80082ac:	4603      	mov	r3, r0
 80082ae:	4a11      	ldr	r2, [pc, #68]	@ (80082f4 <xTimerCreateTimerTask+0x90>)
 80082b0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80082b2:	4b10      	ldr	r3, [pc, #64]	@ (80082f4 <xTimerCreateTimerTask+0x90>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d001      	beq.n	80082be <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80082ba:	2301      	movs	r3, #1
 80082bc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80082be:	697b      	ldr	r3, [r7, #20]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d10b      	bne.n	80082dc <xTimerCreateTimerTask+0x78>
	__asm volatile
 80082c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082c8:	f383 8811 	msr	BASEPRI, r3
 80082cc:	f3bf 8f6f 	isb	sy
 80082d0:	f3bf 8f4f 	dsb	sy
 80082d4:	613b      	str	r3, [r7, #16]
}
 80082d6:	bf00      	nop
 80082d8:	bf00      	nop
 80082da:	e7fd      	b.n	80082d8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80082dc:	697b      	ldr	r3, [r7, #20]
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3718      	adds	r7, #24
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	20001898 	.word	0x20001898
 80082ec:	0800ad80 	.word	0x0800ad80
 80082f0:	08008431 	.word	0x08008431
 80082f4:	2000189c 	.word	0x2000189c

080082f8 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b08a      	sub	sp, #40	@ 0x28
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	60f8      	str	r0, [r7, #12]
 8008300:	60b9      	str	r1, [r7, #8]
 8008302:	607a      	str	r2, [r7, #4]
 8008304:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8008306:	2300      	movs	r3, #0
 8008308:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d10b      	bne.n	8008328 <xTimerGenericCommand+0x30>
	__asm volatile
 8008310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008314:	f383 8811 	msr	BASEPRI, r3
 8008318:	f3bf 8f6f 	isb	sy
 800831c:	f3bf 8f4f 	dsb	sy
 8008320:	623b      	str	r3, [r7, #32]
}
 8008322:	bf00      	nop
 8008324:	bf00      	nop
 8008326:	e7fd      	b.n	8008324 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8008328:	4b19      	ldr	r3, [pc, #100]	@ (8008390 <xTimerGenericCommand+0x98>)
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	2b00      	cmp	r3, #0
 800832e:	d02a      	beq.n	8008386 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8008330:	68bb      	ldr	r3, [r7, #8]
 8008332:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8008338:	68fb      	ldr	r3, [r7, #12]
 800833a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800833c:	68bb      	ldr	r3, [r7, #8]
 800833e:	2b05      	cmp	r3, #5
 8008340:	dc18      	bgt.n	8008374 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8008342:	f7ff fdad 	bl	8007ea0 <xTaskGetSchedulerState>
 8008346:	4603      	mov	r3, r0
 8008348:	2b02      	cmp	r3, #2
 800834a:	d109      	bne.n	8008360 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800834c:	4b10      	ldr	r3, [pc, #64]	@ (8008390 <xTimerGenericCommand+0x98>)
 800834e:	6818      	ldr	r0, [r3, #0]
 8008350:	f107 0110 	add.w	r1, r7, #16
 8008354:	2300      	movs	r3, #0
 8008356:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008358:	f7fe f8d2 	bl	8006500 <xQueueGenericSend>
 800835c:	6278      	str	r0, [r7, #36]	@ 0x24
 800835e:	e012      	b.n	8008386 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8008360:	4b0b      	ldr	r3, [pc, #44]	@ (8008390 <xTimerGenericCommand+0x98>)
 8008362:	6818      	ldr	r0, [r3, #0]
 8008364:	f107 0110 	add.w	r1, r7, #16
 8008368:	2300      	movs	r3, #0
 800836a:	2200      	movs	r2, #0
 800836c:	f7fe f8c8 	bl	8006500 <xQueueGenericSend>
 8008370:	6278      	str	r0, [r7, #36]	@ 0x24
 8008372:	e008      	b.n	8008386 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8008374:	4b06      	ldr	r3, [pc, #24]	@ (8008390 <xTimerGenericCommand+0x98>)
 8008376:	6818      	ldr	r0, [r3, #0]
 8008378:	f107 0110 	add.w	r1, r7, #16
 800837c:	2300      	movs	r3, #0
 800837e:	683a      	ldr	r2, [r7, #0]
 8008380:	f7fe f9c0 	bl	8006704 <xQueueGenericSendFromISR>
 8008384:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8008386:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008388:	4618      	mov	r0, r3
 800838a:	3728      	adds	r7, #40	@ 0x28
 800838c:	46bd      	mov	sp, r7
 800838e:	bd80      	pop	{r7, pc}
 8008390:	20001898 	.word	0x20001898

08008394 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b088      	sub	sp, #32
 8008398:	af02      	add	r7, sp, #8
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800839e:	4b23      	ldr	r3, [pc, #140]	@ (800842c <prvProcessExpiredTimer+0x98>)
 80083a0:	681b      	ldr	r3, [r3, #0]
 80083a2:	68db      	ldr	r3, [r3, #12]
 80083a4:	68db      	ldr	r3, [r3, #12]
 80083a6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80083a8:	697b      	ldr	r3, [r7, #20]
 80083aa:	3304      	adds	r3, #4
 80083ac:	4618      	mov	r0, r3
 80083ae:	f7fd fec9 	bl	8006144 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80083b2:	697b      	ldr	r3, [r7, #20]
 80083b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80083b8:	f003 0304 	and.w	r3, r3, #4
 80083bc:	2b00      	cmp	r3, #0
 80083be:	d023      	beq.n	8008408 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80083c0:	697b      	ldr	r3, [r7, #20]
 80083c2:	699a      	ldr	r2, [r3, #24]
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	18d1      	adds	r1, r2, r3
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	683a      	ldr	r2, [r7, #0]
 80083cc:	6978      	ldr	r0, [r7, #20]
 80083ce:	f000 f8d5 	bl	800857c <prvInsertTimerInActiveList>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d020      	beq.n	800841a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80083d8:	2300      	movs	r3, #0
 80083da:	9300      	str	r3, [sp, #0]
 80083dc:	2300      	movs	r3, #0
 80083de:	687a      	ldr	r2, [r7, #4]
 80083e0:	2100      	movs	r1, #0
 80083e2:	6978      	ldr	r0, [r7, #20]
 80083e4:	f7ff ff88 	bl	80082f8 <xTimerGenericCommand>
 80083e8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80083ea:	693b      	ldr	r3, [r7, #16]
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d114      	bne.n	800841a <prvProcessExpiredTimer+0x86>
	__asm volatile
 80083f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f4:	f383 8811 	msr	BASEPRI, r3
 80083f8:	f3bf 8f6f 	isb	sy
 80083fc:	f3bf 8f4f 	dsb	sy
 8008400:	60fb      	str	r3, [r7, #12]
}
 8008402:	bf00      	nop
 8008404:	bf00      	nop
 8008406:	e7fd      	b.n	8008404 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008408:	697b      	ldr	r3, [r7, #20]
 800840a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800840e:	f023 0301 	bic.w	r3, r3, #1
 8008412:	b2da      	uxtb	r2, r3
 8008414:	697b      	ldr	r3, [r7, #20]
 8008416:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	6a1b      	ldr	r3, [r3, #32]
 800841e:	6978      	ldr	r0, [r7, #20]
 8008420:	4798      	blx	r3
}
 8008422:	bf00      	nop
 8008424:	3718      	adds	r7, #24
 8008426:	46bd      	mov	sp, r7
 8008428:	bd80      	pop	{r7, pc}
 800842a:	bf00      	nop
 800842c:	20001890 	.word	0x20001890

08008430 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8008430:	b580      	push	{r7, lr}
 8008432:	b084      	sub	sp, #16
 8008434:	af00      	add	r7, sp, #0
 8008436:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008438:	f107 0308 	add.w	r3, r7, #8
 800843c:	4618      	mov	r0, r3
 800843e:	f000 f859 	bl	80084f4 <prvGetNextExpireTime>
 8008442:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	4619      	mov	r1, r3
 8008448:	68f8      	ldr	r0, [r7, #12]
 800844a:	f000 f805 	bl	8008458 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800844e:	f000 f8d7 	bl	8008600 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8008452:	bf00      	nop
 8008454:	e7f0      	b.n	8008438 <prvTimerTask+0x8>
	...

08008458 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8008458:	b580      	push	{r7, lr}
 800845a:	b084      	sub	sp, #16
 800845c:	af00      	add	r7, sp, #0
 800845e:	6078      	str	r0, [r7, #4]
 8008460:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8008462:	f7ff f929 	bl	80076b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008466:	f107 0308 	add.w	r3, r7, #8
 800846a:	4618      	mov	r0, r3
 800846c:	f000 f866 	bl	800853c <prvSampleTimeNow>
 8008470:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8008472:	68bb      	ldr	r3, [r7, #8]
 8008474:	2b00      	cmp	r3, #0
 8008476:	d130      	bne.n	80084da <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8008478:	683b      	ldr	r3, [r7, #0]
 800847a:	2b00      	cmp	r3, #0
 800847c:	d10a      	bne.n	8008494 <prvProcessTimerOrBlockTask+0x3c>
 800847e:	687a      	ldr	r2, [r7, #4]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	429a      	cmp	r2, r3
 8008484:	d806      	bhi.n	8008494 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8008486:	f7ff f925 	bl	80076d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800848a:	68f9      	ldr	r1, [r7, #12]
 800848c:	6878      	ldr	r0, [r7, #4]
 800848e:	f7ff ff81 	bl	8008394 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8008492:	e024      	b.n	80084de <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d008      	beq.n	80084ac <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800849a:	4b13      	ldr	r3, [pc, #76]	@ (80084e8 <prvProcessTimerOrBlockTask+0x90>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	d101      	bne.n	80084a8 <prvProcessTimerOrBlockTask+0x50>
 80084a4:	2301      	movs	r3, #1
 80084a6:	e000      	b.n	80084aa <prvProcessTimerOrBlockTask+0x52>
 80084a8:	2300      	movs	r3, #0
 80084aa:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80084ac:	4b0f      	ldr	r3, [pc, #60]	@ (80084ec <prvProcessTimerOrBlockTask+0x94>)
 80084ae:	6818      	ldr	r0, [r3, #0]
 80084b0:	687a      	ldr	r2, [r7, #4]
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	1ad3      	subs	r3, r2, r3
 80084b6:	683a      	ldr	r2, [r7, #0]
 80084b8:	4619      	mov	r1, r3
 80084ba:	f7fe fe65 	bl	8007188 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80084be:	f7ff f909 	bl	80076d4 <xTaskResumeAll>
 80084c2:	4603      	mov	r3, r0
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10a      	bne.n	80084de <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80084c8:	4b09      	ldr	r3, [pc, #36]	@ (80084f0 <prvProcessTimerOrBlockTask+0x98>)
 80084ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084ce:	601a      	str	r2, [r3, #0]
 80084d0:	f3bf 8f4f 	dsb	sy
 80084d4:	f3bf 8f6f 	isb	sy
}
 80084d8:	e001      	b.n	80084de <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80084da:	f7ff f8fb 	bl	80076d4 <xTaskResumeAll>
}
 80084de:	bf00      	nop
 80084e0:	3710      	adds	r7, #16
 80084e2:	46bd      	mov	sp, r7
 80084e4:	bd80      	pop	{r7, pc}
 80084e6:	bf00      	nop
 80084e8:	20001894 	.word	0x20001894
 80084ec:	20001898 	.word	0x20001898
 80084f0:	e000ed04 	.word	0xe000ed04

080084f4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80084f4:	b480      	push	{r7}
 80084f6:	b085      	sub	sp, #20
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80084fc:	4b0e      	ldr	r3, [pc, #56]	@ (8008538 <prvGetNextExpireTime+0x44>)
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d101      	bne.n	800850a <prvGetNextExpireTime+0x16>
 8008506:	2201      	movs	r2, #1
 8008508:	e000      	b.n	800850c <prvGetNextExpireTime+0x18>
 800850a:	2200      	movs	r2, #0
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	2b00      	cmp	r3, #0
 8008516:	d105      	bne.n	8008524 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008518:	4b07      	ldr	r3, [pc, #28]	@ (8008538 <prvGetNextExpireTime+0x44>)
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	68db      	ldr	r3, [r3, #12]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	60fb      	str	r3, [r7, #12]
 8008522:	e001      	b.n	8008528 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8008524:	2300      	movs	r3, #0
 8008526:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8008528:	68fb      	ldr	r3, [r7, #12]
}
 800852a:	4618      	mov	r0, r3
 800852c:	3714      	adds	r7, #20
 800852e:	46bd      	mov	sp, r7
 8008530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008534:	4770      	bx	lr
 8008536:	bf00      	nop
 8008538:	20001890 	.word	0x20001890

0800853c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800853c:	b580      	push	{r7, lr}
 800853e:	b084      	sub	sp, #16
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8008544:	f7ff f964 	bl	8007810 <xTaskGetTickCount>
 8008548:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800854a:	4b0b      	ldr	r3, [pc, #44]	@ (8008578 <prvSampleTimeNow+0x3c>)
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	68fa      	ldr	r2, [r7, #12]
 8008550:	429a      	cmp	r2, r3
 8008552:	d205      	bcs.n	8008560 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8008554:	f000 f93a 	bl	80087cc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	2201      	movs	r2, #1
 800855c:	601a      	str	r2, [r3, #0]
 800855e:	e002      	b.n	8008566 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	2200      	movs	r2, #0
 8008564:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8008566:	4a04      	ldr	r2, [pc, #16]	@ (8008578 <prvSampleTimeNow+0x3c>)
 8008568:	68fb      	ldr	r3, [r7, #12]
 800856a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800856c:	68fb      	ldr	r3, [r7, #12]
}
 800856e:	4618      	mov	r0, r3
 8008570:	3710      	adds	r7, #16
 8008572:	46bd      	mov	sp, r7
 8008574:	bd80      	pop	{r7, pc}
 8008576:	bf00      	nop
 8008578:	200018a0 	.word	0x200018a0

0800857c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b086      	sub	sp, #24
 8008580:	af00      	add	r7, sp, #0
 8008582:	60f8      	str	r0, [r7, #12]
 8008584:	60b9      	str	r1, [r7, #8]
 8008586:	607a      	str	r2, [r7, #4]
 8008588:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800858a:	2300      	movs	r3, #0
 800858c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800858e:	68fb      	ldr	r3, [r7, #12]
 8008590:	68ba      	ldr	r2, [r7, #8]
 8008592:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008594:	68fb      	ldr	r3, [r7, #12]
 8008596:	68fa      	ldr	r2, [r7, #12]
 8008598:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800859a:	68ba      	ldr	r2, [r7, #8]
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	429a      	cmp	r2, r3
 80085a0:	d812      	bhi.n	80085c8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80085a2:	687a      	ldr	r2, [r7, #4]
 80085a4:	683b      	ldr	r3, [r7, #0]
 80085a6:	1ad2      	subs	r2, r2, r3
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	699b      	ldr	r3, [r3, #24]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d302      	bcc.n	80085b6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80085b0:	2301      	movs	r3, #1
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	e01b      	b.n	80085ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80085b6:	4b10      	ldr	r3, [pc, #64]	@ (80085f8 <prvInsertTimerInActiveList+0x7c>)
 80085b8:	681a      	ldr	r2, [r3, #0]
 80085ba:	68fb      	ldr	r3, [r7, #12]
 80085bc:	3304      	adds	r3, #4
 80085be:	4619      	mov	r1, r3
 80085c0:	4610      	mov	r0, r2
 80085c2:	f7fd fd86 	bl	80060d2 <vListInsert>
 80085c6:	e012      	b.n	80085ee <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80085c8:	687a      	ldr	r2, [r7, #4]
 80085ca:	683b      	ldr	r3, [r7, #0]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d206      	bcs.n	80085de <prvInsertTimerInActiveList+0x62>
 80085d0:	68ba      	ldr	r2, [r7, #8]
 80085d2:	683b      	ldr	r3, [r7, #0]
 80085d4:	429a      	cmp	r2, r3
 80085d6:	d302      	bcc.n	80085de <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80085d8:	2301      	movs	r3, #1
 80085da:	617b      	str	r3, [r7, #20]
 80085dc:	e007      	b.n	80085ee <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80085de:	4b07      	ldr	r3, [pc, #28]	@ (80085fc <prvInsertTimerInActiveList+0x80>)
 80085e0:	681a      	ldr	r2, [r3, #0]
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	3304      	adds	r3, #4
 80085e6:	4619      	mov	r1, r3
 80085e8:	4610      	mov	r0, r2
 80085ea:	f7fd fd72 	bl	80060d2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80085ee:	697b      	ldr	r3, [r7, #20]
}
 80085f0:	4618      	mov	r0, r3
 80085f2:	3718      	adds	r7, #24
 80085f4:	46bd      	mov	sp, r7
 80085f6:	bd80      	pop	{r7, pc}
 80085f8:	20001894 	.word	0x20001894
 80085fc:	20001890 	.word	0x20001890

08008600 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8008600:	b580      	push	{r7, lr}
 8008602:	b08e      	sub	sp, #56	@ 0x38
 8008604:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8008606:	e0ce      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	2b00      	cmp	r3, #0
 800860c:	da19      	bge.n	8008642 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800860e:	1d3b      	adds	r3, r7, #4
 8008610:	3304      	adds	r3, #4
 8008612:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8008614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008616:	2b00      	cmp	r3, #0
 8008618:	d10b      	bne.n	8008632 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800861a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800861e:	f383 8811 	msr	BASEPRI, r3
 8008622:	f3bf 8f6f 	isb	sy
 8008626:	f3bf 8f4f 	dsb	sy
 800862a:	61fb      	str	r3, [r7, #28]
}
 800862c:	bf00      	nop
 800862e:	bf00      	nop
 8008630:	e7fd      	b.n	800862e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8008632:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008638:	6850      	ldr	r0, [r2, #4]
 800863a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800863c:	6892      	ldr	r2, [r2, #8]
 800863e:	4611      	mov	r1, r2
 8008640:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	f2c0 80ae 	blt.w	80087a6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800864e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008650:	695b      	ldr	r3, [r3, #20]
 8008652:	2b00      	cmp	r3, #0
 8008654:	d004      	beq.n	8008660 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008658:	3304      	adds	r3, #4
 800865a:	4618      	mov	r0, r3
 800865c:	f7fd fd72 	bl	8006144 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8008660:	463b      	mov	r3, r7
 8008662:	4618      	mov	r0, r3
 8008664:	f7ff ff6a 	bl	800853c <prvSampleTimeNow>
 8008668:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2b09      	cmp	r3, #9
 800866e:	f200 8097 	bhi.w	80087a0 <prvProcessReceivedCommands+0x1a0>
 8008672:	a201      	add	r2, pc, #4	@ (adr r2, 8008678 <prvProcessReceivedCommands+0x78>)
 8008674:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008678:	080086a1 	.word	0x080086a1
 800867c:	080086a1 	.word	0x080086a1
 8008680:	080086a1 	.word	0x080086a1
 8008684:	08008717 	.word	0x08008717
 8008688:	0800872b 	.word	0x0800872b
 800868c:	08008777 	.word	0x08008777
 8008690:	080086a1 	.word	0x080086a1
 8008694:	080086a1 	.word	0x080086a1
 8008698:	08008717 	.word	0x08008717
 800869c:	0800872b 	.word	0x0800872b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80086a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086a2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086a6:	f043 0301 	orr.w	r3, r3, #1
 80086aa:	b2da      	uxtb	r2, r3
 80086ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086ae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80086b2:	68ba      	ldr	r2, [r7, #8]
 80086b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086b6:	699b      	ldr	r3, [r3, #24]
 80086b8:	18d1      	adds	r1, r2, r3
 80086ba:	68bb      	ldr	r3, [r7, #8]
 80086bc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80086be:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086c0:	f7ff ff5c 	bl	800857c <prvInsertTimerInActiveList>
 80086c4:	4603      	mov	r3, r0
 80086c6:	2b00      	cmp	r3, #0
 80086c8:	d06c      	beq.n	80087a4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80086ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086cc:	6a1b      	ldr	r3, [r3, #32]
 80086ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086d0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80086d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086d4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80086d8:	f003 0304 	and.w	r3, r3, #4
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d061      	beq.n	80087a4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80086e0:	68ba      	ldr	r2, [r7, #8]
 80086e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80086e4:	699b      	ldr	r3, [r3, #24]
 80086e6:	441a      	add	r2, r3
 80086e8:	2300      	movs	r3, #0
 80086ea:	9300      	str	r3, [sp, #0]
 80086ec:	2300      	movs	r3, #0
 80086ee:	2100      	movs	r1, #0
 80086f0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80086f2:	f7ff fe01 	bl	80082f8 <xTimerGenericCommand>
 80086f6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80086f8:	6a3b      	ldr	r3, [r7, #32]
 80086fa:	2b00      	cmp	r3, #0
 80086fc:	d152      	bne.n	80087a4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80086fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008702:	f383 8811 	msr	BASEPRI, r3
 8008706:	f3bf 8f6f 	isb	sy
 800870a:	f3bf 8f4f 	dsb	sy
 800870e:	61bb      	str	r3, [r7, #24]
}
 8008710:	bf00      	nop
 8008712:	bf00      	nop
 8008714:	e7fd      	b.n	8008712 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8008716:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008718:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800871c:	f023 0301 	bic.w	r3, r3, #1
 8008720:	b2da      	uxtb	r2, r3
 8008722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008724:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8008728:	e03d      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800872a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800872c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008730:	f043 0301 	orr.w	r3, r3, #1
 8008734:	b2da      	uxtb	r2, r3
 8008736:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008738:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800873c:	68ba      	ldr	r2, [r7, #8]
 800873e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008740:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008744:	699b      	ldr	r3, [r3, #24]
 8008746:	2b00      	cmp	r3, #0
 8008748:	d10b      	bne.n	8008762 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800874a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800874e:	f383 8811 	msr	BASEPRI, r3
 8008752:	f3bf 8f6f 	isb	sy
 8008756:	f3bf 8f4f 	dsb	sy
 800875a:	617b      	str	r3, [r7, #20]
}
 800875c:	bf00      	nop
 800875e:	bf00      	nop
 8008760:	e7fd      	b.n	800875e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008762:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008764:	699a      	ldr	r2, [r3, #24]
 8008766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008768:	18d1      	adds	r1, r2, r3
 800876a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800876c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800876e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008770:	f7ff ff04 	bl	800857c <prvInsertTimerInActiveList>
					break;
 8008774:	e017      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008776:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008778:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800877c:	f003 0302 	and.w	r3, r3, #2
 8008780:	2b00      	cmp	r3, #0
 8008782:	d103      	bne.n	800878c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8008784:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008786:	f000 fbe7 	bl	8008f58 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800878a:	e00c      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800878c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008792:	f023 0301 	bic.w	r3, r3, #1
 8008796:	b2da      	uxtb	r2, r3
 8008798:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800879e:	e002      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80087a0:	bf00      	nop
 80087a2:	e000      	b.n	80087a6 <prvProcessReceivedCommands+0x1a6>
					break;
 80087a4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80087a6:	4b08      	ldr	r3, [pc, #32]	@ (80087c8 <prvProcessReceivedCommands+0x1c8>)
 80087a8:	681b      	ldr	r3, [r3, #0]
 80087aa:	1d39      	adds	r1, r7, #4
 80087ac:	2200      	movs	r2, #0
 80087ae:	4618      	mov	r0, r3
 80087b0:	f7fe f8d6 	bl	8006960 <xQueueReceive>
 80087b4:	4603      	mov	r3, r0
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	f47f af26 	bne.w	8008608 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80087bc:	bf00      	nop
 80087be:	bf00      	nop
 80087c0:	3730      	adds	r7, #48	@ 0x30
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bd80      	pop	{r7, pc}
 80087c6:	bf00      	nop
 80087c8:	20001898 	.word	0x20001898

080087cc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80087cc:	b580      	push	{r7, lr}
 80087ce:	b088      	sub	sp, #32
 80087d0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80087d2:	e049      	b.n	8008868 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80087d4:	4b2e      	ldr	r3, [pc, #184]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	68db      	ldr	r3, [r3, #12]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80087de:	4b2c      	ldr	r3, [pc, #176]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	68db      	ldr	r3, [r3, #12]
 80087e4:	68db      	ldr	r3, [r3, #12]
 80087e6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80087e8:	68fb      	ldr	r3, [r7, #12]
 80087ea:	3304      	adds	r3, #4
 80087ec:	4618      	mov	r0, r3
 80087ee:	f7fd fca9 	bl	8006144 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	6a1b      	ldr	r3, [r3, #32]
 80087f6:	68f8      	ldr	r0, [r7, #12]
 80087f8:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80087fa:	68fb      	ldr	r3, [r7, #12]
 80087fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008800:	f003 0304 	and.w	r3, r3, #4
 8008804:	2b00      	cmp	r3, #0
 8008806:	d02f      	beq.n	8008868 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	699b      	ldr	r3, [r3, #24]
 800880c:	693a      	ldr	r2, [r7, #16]
 800880e:	4413      	add	r3, r2
 8008810:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8008812:	68ba      	ldr	r2, [r7, #8]
 8008814:	693b      	ldr	r3, [r7, #16]
 8008816:	429a      	cmp	r2, r3
 8008818:	d90e      	bls.n	8008838 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	68ba      	ldr	r2, [r7, #8]
 800881e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	68fa      	ldr	r2, [r7, #12]
 8008824:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8008826:	4b1a      	ldr	r3, [pc, #104]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	68fb      	ldr	r3, [r7, #12]
 800882c:	3304      	adds	r3, #4
 800882e:	4619      	mov	r1, r3
 8008830:	4610      	mov	r0, r2
 8008832:	f7fd fc4e 	bl	80060d2 <vListInsert>
 8008836:	e017      	b.n	8008868 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8008838:	2300      	movs	r3, #0
 800883a:	9300      	str	r3, [sp, #0]
 800883c:	2300      	movs	r3, #0
 800883e:	693a      	ldr	r2, [r7, #16]
 8008840:	2100      	movs	r1, #0
 8008842:	68f8      	ldr	r0, [r7, #12]
 8008844:	f7ff fd58 	bl	80082f8 <xTimerGenericCommand>
 8008848:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d10b      	bne.n	8008868 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8008850:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008854:	f383 8811 	msr	BASEPRI, r3
 8008858:	f3bf 8f6f 	isb	sy
 800885c:	f3bf 8f4f 	dsb	sy
 8008860:	603b      	str	r3, [r7, #0]
}
 8008862:	bf00      	nop
 8008864:	bf00      	nop
 8008866:	e7fd      	b.n	8008864 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008868:	4b09      	ldr	r3, [pc, #36]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	681b      	ldr	r3, [r3, #0]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1b0      	bne.n	80087d4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8008872:	4b07      	ldr	r3, [pc, #28]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8008878:	4b06      	ldr	r3, [pc, #24]	@ (8008894 <prvSwitchTimerLists+0xc8>)
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	4a04      	ldr	r2, [pc, #16]	@ (8008890 <prvSwitchTimerLists+0xc4>)
 800887e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8008880:	4a04      	ldr	r2, [pc, #16]	@ (8008894 <prvSwitchTimerLists+0xc8>)
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	6013      	str	r3, [r2, #0]
}
 8008886:	bf00      	nop
 8008888:	3718      	adds	r7, #24
 800888a:	46bd      	mov	sp, r7
 800888c:	bd80      	pop	{r7, pc}
 800888e:	bf00      	nop
 8008890:	20001890 	.word	0x20001890
 8008894:	20001894 	.word	0x20001894

08008898 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8008898:	b580      	push	{r7, lr}
 800889a:	b082      	sub	sp, #8
 800889c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800889e:	f000 f96b 	bl	8008b78 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80088a2:	4b15      	ldr	r3, [pc, #84]	@ (80088f8 <prvCheckForValidListAndQueue+0x60>)
 80088a4:	681b      	ldr	r3, [r3, #0]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d120      	bne.n	80088ec <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80088aa:	4814      	ldr	r0, [pc, #80]	@ (80088fc <prvCheckForValidListAndQueue+0x64>)
 80088ac:	f7fd fbc0 	bl	8006030 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80088b0:	4813      	ldr	r0, [pc, #76]	@ (8008900 <prvCheckForValidListAndQueue+0x68>)
 80088b2:	f7fd fbbd 	bl	8006030 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80088b6:	4b13      	ldr	r3, [pc, #76]	@ (8008904 <prvCheckForValidListAndQueue+0x6c>)
 80088b8:	4a10      	ldr	r2, [pc, #64]	@ (80088fc <prvCheckForValidListAndQueue+0x64>)
 80088ba:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80088bc:	4b12      	ldr	r3, [pc, #72]	@ (8008908 <prvCheckForValidListAndQueue+0x70>)
 80088be:	4a10      	ldr	r2, [pc, #64]	@ (8008900 <prvCheckForValidListAndQueue+0x68>)
 80088c0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80088c2:	2300      	movs	r3, #0
 80088c4:	9300      	str	r3, [sp, #0]
 80088c6:	4b11      	ldr	r3, [pc, #68]	@ (800890c <prvCheckForValidListAndQueue+0x74>)
 80088c8:	4a11      	ldr	r2, [pc, #68]	@ (8008910 <prvCheckForValidListAndQueue+0x78>)
 80088ca:	2110      	movs	r1, #16
 80088cc:	200a      	movs	r0, #10
 80088ce:	f7fd fccd 	bl	800626c <xQueueGenericCreateStatic>
 80088d2:	4603      	mov	r3, r0
 80088d4:	4a08      	ldr	r2, [pc, #32]	@ (80088f8 <prvCheckForValidListAndQueue+0x60>)
 80088d6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80088d8:	4b07      	ldr	r3, [pc, #28]	@ (80088f8 <prvCheckForValidListAndQueue+0x60>)
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d005      	beq.n	80088ec <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80088e0:	4b05      	ldr	r3, [pc, #20]	@ (80088f8 <prvCheckForValidListAndQueue+0x60>)
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	490b      	ldr	r1, [pc, #44]	@ (8008914 <prvCheckForValidListAndQueue+0x7c>)
 80088e6:	4618      	mov	r0, r3
 80088e8:	f7fe fbfa 	bl	80070e0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80088ec:	f000 f976 	bl	8008bdc <vPortExitCritical>
}
 80088f0:	bf00      	nop
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	20001898 	.word	0x20001898
 80088fc:	20001868 	.word	0x20001868
 8008900:	2000187c 	.word	0x2000187c
 8008904:	20001890 	.word	0x20001890
 8008908:	20001894 	.word	0x20001894
 800890c:	20001944 	.word	0x20001944
 8008910:	200018a4 	.word	0x200018a4
 8008914:	0800ad88 	.word	0x0800ad88

08008918 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8008918:	b480      	push	{r7}
 800891a:	b085      	sub	sp, #20
 800891c:	af00      	add	r7, sp, #0
 800891e:	60f8      	str	r0, [r7, #12]
 8008920:	60b9      	str	r1, [r7, #8]
 8008922:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8008924:	68fb      	ldr	r3, [r7, #12]
 8008926:	3b04      	subs	r3, #4
 8008928:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008930:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008932:	68fb      	ldr	r3, [r7, #12]
 8008934:	3b04      	subs	r3, #4
 8008936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8008938:	68bb      	ldr	r3, [r7, #8]
 800893a:	f023 0201 	bic.w	r2, r3, #1
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	3b04      	subs	r3, #4
 8008946:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008948:	4a0c      	ldr	r2, [pc, #48]	@ (800897c <pxPortInitialiseStack+0x64>)
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	3b14      	subs	r3, #20
 8008952:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008954:	687a      	ldr	r2, [r7, #4]
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3b04      	subs	r3, #4
 800895e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f06f 0202 	mvn.w	r2, #2
 8008966:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008968:	68fb      	ldr	r3, [r7, #12]
 800896a:	3b20      	subs	r3, #32
 800896c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800896e:	68fb      	ldr	r3, [r7, #12]
}
 8008970:	4618      	mov	r0, r3
 8008972:	3714      	adds	r7, #20
 8008974:	46bd      	mov	sp, r7
 8008976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800897a:	4770      	bx	lr
 800897c:	08008981 	.word	0x08008981

08008980 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8008980:	b480      	push	{r7}
 8008982:	b085      	sub	sp, #20
 8008984:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8008986:	2300      	movs	r3, #0
 8008988:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800898a:	4b13      	ldr	r3, [pc, #76]	@ (80089d8 <prvTaskExitError+0x58>)
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008992:	d00b      	beq.n	80089ac <prvTaskExitError+0x2c>
	__asm volatile
 8008994:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008998:	f383 8811 	msr	BASEPRI, r3
 800899c:	f3bf 8f6f 	isb	sy
 80089a0:	f3bf 8f4f 	dsb	sy
 80089a4:	60fb      	str	r3, [r7, #12]
}
 80089a6:	bf00      	nop
 80089a8:	bf00      	nop
 80089aa:	e7fd      	b.n	80089a8 <prvTaskExitError+0x28>
	__asm volatile
 80089ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b0:	f383 8811 	msr	BASEPRI, r3
 80089b4:	f3bf 8f6f 	isb	sy
 80089b8:	f3bf 8f4f 	dsb	sy
 80089bc:	60bb      	str	r3, [r7, #8]
}
 80089be:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80089c0:	bf00      	nop
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	d0fc      	beq.n	80089c2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80089c8:	bf00      	nop
 80089ca:	bf00      	nop
 80089cc:	3714      	adds	r7, #20
 80089ce:	46bd      	mov	sp, r7
 80089d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d4:	4770      	bx	lr
 80089d6:	bf00      	nop
 80089d8:	20000020 	.word	0x20000020
 80089dc:	00000000 	.word	0x00000000

080089e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80089e0:	4b07      	ldr	r3, [pc, #28]	@ (8008a00 <pxCurrentTCBConst2>)
 80089e2:	6819      	ldr	r1, [r3, #0]
 80089e4:	6808      	ldr	r0, [r1, #0]
 80089e6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089ea:	f380 8809 	msr	PSP, r0
 80089ee:	f3bf 8f6f 	isb	sy
 80089f2:	f04f 0000 	mov.w	r0, #0
 80089f6:	f380 8811 	msr	BASEPRI, r0
 80089fa:	4770      	bx	lr
 80089fc:	f3af 8000 	nop.w

08008a00 <pxCurrentTCBConst2>:
 8008a00:	20001368 	.word	0x20001368
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008a04:	bf00      	nop
 8008a06:	bf00      	nop

08008a08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8008a08:	4808      	ldr	r0, [pc, #32]	@ (8008a2c <prvPortStartFirstTask+0x24>)
 8008a0a:	6800      	ldr	r0, [r0, #0]
 8008a0c:	6800      	ldr	r0, [r0, #0]
 8008a0e:	f380 8808 	msr	MSP, r0
 8008a12:	f04f 0000 	mov.w	r0, #0
 8008a16:	f380 8814 	msr	CONTROL, r0
 8008a1a:	b662      	cpsie	i
 8008a1c:	b661      	cpsie	f
 8008a1e:	f3bf 8f4f 	dsb	sy
 8008a22:	f3bf 8f6f 	isb	sy
 8008a26:	df00      	svc	0
 8008a28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8008a2a:	bf00      	nop
 8008a2c:	e000ed08 	.word	0xe000ed08

08008a30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008a30:	b580      	push	{r7, lr}
 8008a32:	b086      	sub	sp, #24
 8008a34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8008a36:	4b47      	ldr	r3, [pc, #284]	@ (8008b54 <xPortStartScheduler+0x124>)
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	4a47      	ldr	r2, [pc, #284]	@ (8008b58 <xPortStartScheduler+0x128>)
 8008a3c:	4293      	cmp	r3, r2
 8008a3e:	d10b      	bne.n	8008a58 <xPortStartScheduler+0x28>
	__asm volatile
 8008a40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	613b      	str	r3, [r7, #16]
}
 8008a52:	bf00      	nop
 8008a54:	bf00      	nop
 8008a56:	e7fd      	b.n	8008a54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8008a58:	4b3e      	ldr	r3, [pc, #248]	@ (8008b54 <xPortStartScheduler+0x124>)
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a3f      	ldr	r2, [pc, #252]	@ (8008b5c <xPortStartScheduler+0x12c>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d10b      	bne.n	8008a7a <xPortStartScheduler+0x4a>
	__asm volatile
 8008a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a66:	f383 8811 	msr	BASEPRI, r3
 8008a6a:	f3bf 8f6f 	isb	sy
 8008a6e:	f3bf 8f4f 	dsb	sy
 8008a72:	60fb      	str	r3, [r7, #12]
}
 8008a74:	bf00      	nop
 8008a76:	bf00      	nop
 8008a78:	e7fd      	b.n	8008a76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8008a7a:	4b39      	ldr	r3, [pc, #228]	@ (8008b60 <xPortStartScheduler+0x130>)
 8008a7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	781b      	ldrb	r3, [r3, #0]
 8008a82:	b2db      	uxtb	r3, r3
 8008a84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8008a86:	697b      	ldr	r3, [r7, #20]
 8008a88:	22ff      	movs	r2, #255	@ 0xff
 8008a8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8008a8c:	697b      	ldr	r3, [r7, #20]
 8008a8e:	781b      	ldrb	r3, [r3, #0]
 8008a90:	b2db      	uxtb	r3, r3
 8008a92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8008a94:	78fb      	ldrb	r3, [r7, #3]
 8008a96:	b2db      	uxtb	r3, r3
 8008a98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008a9c:	b2da      	uxtb	r2, r3
 8008a9e:	4b31      	ldr	r3, [pc, #196]	@ (8008b64 <xPortStartScheduler+0x134>)
 8008aa0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8008aa2:	4b31      	ldr	r3, [pc, #196]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008aa4:	2207      	movs	r2, #7
 8008aa6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008aa8:	e009      	b.n	8008abe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8008aaa:	4b2f      	ldr	r3, [pc, #188]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	3b01      	subs	r3, #1
 8008ab0:	4a2d      	ldr	r2, [pc, #180]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008ab2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008ab4:	78fb      	ldrb	r3, [r7, #3]
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	005b      	lsls	r3, r3, #1
 8008aba:	b2db      	uxtb	r3, r3
 8008abc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8008abe:	78fb      	ldrb	r3, [r7, #3]
 8008ac0:	b2db      	uxtb	r3, r3
 8008ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008ac6:	2b80      	cmp	r3, #128	@ 0x80
 8008ac8:	d0ef      	beq.n	8008aaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8008aca:	4b27      	ldr	r3, [pc, #156]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	f1c3 0307 	rsb	r3, r3, #7
 8008ad2:	2b04      	cmp	r3, #4
 8008ad4:	d00b      	beq.n	8008aee <xPortStartScheduler+0xbe>
	__asm volatile
 8008ad6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ada:	f383 8811 	msr	BASEPRI, r3
 8008ade:	f3bf 8f6f 	isb	sy
 8008ae2:	f3bf 8f4f 	dsb	sy
 8008ae6:	60bb      	str	r3, [r7, #8]
}
 8008ae8:	bf00      	nop
 8008aea:	bf00      	nop
 8008aec:	e7fd      	b.n	8008aea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8008aee:	4b1e      	ldr	r3, [pc, #120]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	021b      	lsls	r3, r3, #8
 8008af4:	4a1c      	ldr	r2, [pc, #112]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008af6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008af8:	4b1b      	ldr	r3, [pc, #108]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008b00:	4a19      	ldr	r2, [pc, #100]	@ (8008b68 <xPortStartScheduler+0x138>)
 8008b02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	b2da      	uxtb	r2, r3
 8008b08:	697b      	ldr	r3, [r7, #20]
 8008b0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008b0c:	4b17      	ldr	r3, [pc, #92]	@ (8008b6c <xPortStartScheduler+0x13c>)
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	4a16      	ldr	r2, [pc, #88]	@ (8008b6c <xPortStartScheduler+0x13c>)
 8008b12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8008b16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008b18:	4b14      	ldr	r3, [pc, #80]	@ (8008b6c <xPortStartScheduler+0x13c>)
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	4a13      	ldr	r2, [pc, #76]	@ (8008b6c <xPortStartScheduler+0x13c>)
 8008b1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8008b22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008b24:	f000 f8da 	bl	8008cdc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008b28:	4b11      	ldr	r3, [pc, #68]	@ (8008b70 <xPortStartScheduler+0x140>)
 8008b2a:	2200      	movs	r2, #0
 8008b2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8008b2e:	f000 f8f9 	bl	8008d24 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8008b32:	4b10      	ldr	r3, [pc, #64]	@ (8008b74 <xPortStartScheduler+0x144>)
 8008b34:	681b      	ldr	r3, [r3, #0]
 8008b36:	4a0f      	ldr	r2, [pc, #60]	@ (8008b74 <xPortStartScheduler+0x144>)
 8008b38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8008b3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8008b3e:	f7ff ff63 	bl	8008a08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8008b42:	f7fe ff2f 	bl	80079a4 <vTaskSwitchContext>
	prvTaskExitError();
 8008b46:	f7ff ff1b 	bl	8008980 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008b4a:	2300      	movs	r3, #0
}
 8008b4c:	4618      	mov	r0, r3
 8008b4e:	3718      	adds	r7, #24
 8008b50:	46bd      	mov	sp, r7
 8008b52:	bd80      	pop	{r7, pc}
 8008b54:	e000ed00 	.word	0xe000ed00
 8008b58:	410fc271 	.word	0x410fc271
 8008b5c:	410fc270 	.word	0x410fc270
 8008b60:	e000e400 	.word	0xe000e400
 8008b64:	20001994 	.word	0x20001994
 8008b68:	20001998 	.word	0x20001998
 8008b6c:	e000ed20 	.word	0xe000ed20
 8008b70:	20000020 	.word	0x20000020
 8008b74:	e000ef34 	.word	0xe000ef34

08008b78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008b78:	b480      	push	{r7}
 8008b7a:	b083      	sub	sp, #12
 8008b7c:	af00      	add	r7, sp, #0
	__asm volatile
 8008b7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b82:	f383 8811 	msr	BASEPRI, r3
 8008b86:	f3bf 8f6f 	isb	sy
 8008b8a:	f3bf 8f4f 	dsb	sy
 8008b8e:	607b      	str	r3, [r7, #4]
}
 8008b90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8008b92:	4b10      	ldr	r3, [pc, #64]	@ (8008bd4 <vPortEnterCritical+0x5c>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	3301      	adds	r3, #1
 8008b98:	4a0e      	ldr	r2, [pc, #56]	@ (8008bd4 <vPortEnterCritical+0x5c>)
 8008b9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8008b9c:	4b0d      	ldr	r3, [pc, #52]	@ (8008bd4 <vPortEnterCritical+0x5c>)
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	2b01      	cmp	r3, #1
 8008ba2:	d110      	bne.n	8008bc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8008bd8 <vPortEnterCritical+0x60>)
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	b2db      	uxtb	r3, r3
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d00b      	beq.n	8008bc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8008bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bb2:	f383 8811 	msr	BASEPRI, r3
 8008bb6:	f3bf 8f6f 	isb	sy
 8008bba:	f3bf 8f4f 	dsb	sy
 8008bbe:	603b      	str	r3, [r7, #0]
}
 8008bc0:	bf00      	nop
 8008bc2:	bf00      	nop
 8008bc4:	e7fd      	b.n	8008bc2 <vPortEnterCritical+0x4a>
	}
}
 8008bc6:	bf00      	nop
 8008bc8:	370c      	adds	r7, #12
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd0:	4770      	bx	lr
 8008bd2:	bf00      	nop
 8008bd4:	20000020 	.word	0x20000020
 8008bd8:	e000ed04 	.word	0xe000ed04

08008bdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008bdc:	b480      	push	{r7}
 8008bde:	b083      	sub	sp, #12
 8008be0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008be2:	4b12      	ldr	r3, [pc, #72]	@ (8008c2c <vPortExitCritical+0x50>)
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	2b00      	cmp	r3, #0
 8008be8:	d10b      	bne.n	8008c02 <vPortExitCritical+0x26>
	__asm volatile
 8008bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bee:	f383 8811 	msr	BASEPRI, r3
 8008bf2:	f3bf 8f6f 	isb	sy
 8008bf6:	f3bf 8f4f 	dsb	sy
 8008bfa:	607b      	str	r3, [r7, #4]
}
 8008bfc:	bf00      	nop
 8008bfe:	bf00      	nop
 8008c00:	e7fd      	b.n	8008bfe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008c02:	4b0a      	ldr	r3, [pc, #40]	@ (8008c2c <vPortExitCritical+0x50>)
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3b01      	subs	r3, #1
 8008c08:	4a08      	ldr	r2, [pc, #32]	@ (8008c2c <vPortExitCritical+0x50>)
 8008c0a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8008c0c:	4b07      	ldr	r3, [pc, #28]	@ (8008c2c <vPortExitCritical+0x50>)
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	d105      	bne.n	8008c20 <vPortExitCritical+0x44>
 8008c14:	2300      	movs	r3, #0
 8008c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008c18:	683b      	ldr	r3, [r7, #0]
 8008c1a:	f383 8811 	msr	BASEPRI, r3
}
 8008c1e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008c20:	bf00      	nop
 8008c22:	370c      	adds	r7, #12
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr
 8008c2c:	20000020 	.word	0x20000020

08008c30 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008c30:	f3ef 8009 	mrs	r0, PSP
 8008c34:	f3bf 8f6f 	isb	sy
 8008c38:	4b15      	ldr	r3, [pc, #84]	@ (8008c90 <pxCurrentTCBConst>)
 8008c3a:	681a      	ldr	r2, [r3, #0]
 8008c3c:	f01e 0f10 	tst.w	lr, #16
 8008c40:	bf08      	it	eq
 8008c42:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008c46:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c4a:	6010      	str	r0, [r2, #0]
 8008c4c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008c50:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008c54:	f380 8811 	msr	BASEPRI, r0
 8008c58:	f3bf 8f4f 	dsb	sy
 8008c5c:	f3bf 8f6f 	isb	sy
 8008c60:	f7fe fea0 	bl	80079a4 <vTaskSwitchContext>
 8008c64:	f04f 0000 	mov.w	r0, #0
 8008c68:	f380 8811 	msr	BASEPRI, r0
 8008c6c:	bc09      	pop	{r0, r3}
 8008c6e:	6819      	ldr	r1, [r3, #0]
 8008c70:	6808      	ldr	r0, [r1, #0]
 8008c72:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c76:	f01e 0f10 	tst.w	lr, #16
 8008c7a:	bf08      	it	eq
 8008c7c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008c80:	f380 8809 	msr	PSP, r0
 8008c84:	f3bf 8f6f 	isb	sy
 8008c88:	4770      	bx	lr
 8008c8a:	bf00      	nop
 8008c8c:	f3af 8000 	nop.w

08008c90 <pxCurrentTCBConst>:
 8008c90:	20001368 	.word	0x20001368
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008c94:	bf00      	nop
 8008c96:	bf00      	nop

08008c98 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008c98:	b580      	push	{r7, lr}
 8008c9a:	b082      	sub	sp, #8
 8008c9c:	af00      	add	r7, sp, #0
	__asm volatile
 8008c9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ca2:	f383 8811 	msr	BASEPRI, r3
 8008ca6:	f3bf 8f6f 	isb	sy
 8008caa:	f3bf 8f4f 	dsb	sy
 8008cae:	607b      	str	r3, [r7, #4]
}
 8008cb0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008cb2:	f7fe fdbd 	bl	8007830 <xTaskIncrementTick>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d003      	beq.n	8008cc4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008cbc:	4b06      	ldr	r3, [pc, #24]	@ (8008cd8 <xPortSysTickHandler+0x40>)
 8008cbe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008cc2:	601a      	str	r2, [r3, #0]
 8008cc4:	2300      	movs	r3, #0
 8008cc6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	f383 8811 	msr	BASEPRI, r3
}
 8008cce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008cd0:	bf00      	nop
 8008cd2:	3708      	adds	r7, #8
 8008cd4:	46bd      	mov	sp, r7
 8008cd6:	bd80      	pop	{r7, pc}
 8008cd8:	e000ed04 	.word	0xe000ed04

08008cdc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8008cdc:	b480      	push	{r7}
 8008cde:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008ce0:	4b0b      	ldr	r3, [pc, #44]	@ (8008d10 <vPortSetupTimerInterrupt+0x34>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8008d14 <vPortSetupTimerInterrupt+0x38>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008cec:	4b0a      	ldr	r3, [pc, #40]	@ (8008d18 <vPortSetupTimerInterrupt+0x3c>)
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a0a      	ldr	r2, [pc, #40]	@ (8008d1c <vPortSetupTimerInterrupt+0x40>)
 8008cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8008cf6:	099b      	lsrs	r3, r3, #6
 8008cf8:	4a09      	ldr	r2, [pc, #36]	@ (8008d20 <vPortSetupTimerInterrupt+0x44>)
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008cfe:	4b04      	ldr	r3, [pc, #16]	@ (8008d10 <vPortSetupTimerInterrupt+0x34>)
 8008d00:	2207      	movs	r2, #7
 8008d02:	601a      	str	r2, [r3, #0]
}
 8008d04:	bf00      	nop
 8008d06:	46bd      	mov	sp, r7
 8008d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d0c:	4770      	bx	lr
 8008d0e:	bf00      	nop
 8008d10:	e000e010 	.word	0xe000e010
 8008d14:	e000e018 	.word	0xe000e018
 8008d18:	20000014 	.word	0x20000014
 8008d1c:	10624dd3 	.word	0x10624dd3
 8008d20:	e000e014 	.word	0xe000e014

08008d24 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008d24:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008d34 <vPortEnableVFP+0x10>
 8008d28:	6801      	ldr	r1, [r0, #0]
 8008d2a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8008d2e:	6001      	str	r1, [r0, #0]
 8008d30:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008d32:	bf00      	nop
 8008d34:	e000ed88 	.word	0xe000ed88

08008d38 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008d38:	b480      	push	{r7}
 8008d3a:	b085      	sub	sp, #20
 8008d3c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8008d3e:	f3ef 8305 	mrs	r3, IPSR
 8008d42:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	2b0f      	cmp	r3, #15
 8008d48:	d915      	bls.n	8008d76 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008d4a:	4a18      	ldr	r2, [pc, #96]	@ (8008dac <vPortValidateInterruptPriority+0x74>)
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4413      	add	r3, r2
 8008d50:	781b      	ldrb	r3, [r3, #0]
 8008d52:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008d54:	4b16      	ldr	r3, [pc, #88]	@ (8008db0 <vPortValidateInterruptPriority+0x78>)
 8008d56:	781b      	ldrb	r3, [r3, #0]
 8008d58:	7afa      	ldrb	r2, [r7, #11]
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d20b      	bcs.n	8008d76 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8008d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d62:	f383 8811 	msr	BASEPRI, r3
 8008d66:	f3bf 8f6f 	isb	sy
 8008d6a:	f3bf 8f4f 	dsb	sy
 8008d6e:	607b      	str	r3, [r7, #4]
}
 8008d70:	bf00      	nop
 8008d72:	bf00      	nop
 8008d74:	e7fd      	b.n	8008d72 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008d76:	4b0f      	ldr	r3, [pc, #60]	@ (8008db4 <vPortValidateInterruptPriority+0x7c>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8008d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8008db8 <vPortValidateInterruptPriority+0x80>)
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d90b      	bls.n	8008d9e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8008d86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008d8a:	f383 8811 	msr	BASEPRI, r3
 8008d8e:	f3bf 8f6f 	isb	sy
 8008d92:	f3bf 8f4f 	dsb	sy
 8008d96:	603b      	str	r3, [r7, #0]
}
 8008d98:	bf00      	nop
 8008d9a:	bf00      	nop
 8008d9c:	e7fd      	b.n	8008d9a <vPortValidateInterruptPriority+0x62>
	}
 8008d9e:	bf00      	nop
 8008da0:	3714      	adds	r7, #20
 8008da2:	46bd      	mov	sp, r7
 8008da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da8:	4770      	bx	lr
 8008daa:	bf00      	nop
 8008dac:	e000e3f0 	.word	0xe000e3f0
 8008db0:	20001994 	.word	0x20001994
 8008db4:	e000ed0c 	.word	0xe000ed0c
 8008db8:	20001998 	.word	0x20001998

08008dbc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008dbc:	b580      	push	{r7, lr}
 8008dbe:	b08a      	sub	sp, #40	@ 0x28
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8008dc4:	2300      	movs	r3, #0
 8008dc6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8008dc8:	f7fe fc76 	bl	80076b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008dcc:	4b5c      	ldr	r3, [pc, #368]	@ (8008f40 <pvPortMalloc+0x184>)
 8008dce:	681b      	ldr	r3, [r3, #0]
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d101      	bne.n	8008dd8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008dd4:	f000 f924 	bl	8009020 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008dd8:	4b5a      	ldr	r3, [pc, #360]	@ (8008f44 <pvPortMalloc+0x188>)
 8008dda:	681a      	ldr	r2, [r3, #0]
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	4013      	ands	r3, r2
 8008de0:	2b00      	cmp	r3, #0
 8008de2:	f040 8095 	bne.w	8008f10 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d01e      	beq.n	8008e2a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8008dec:	2208      	movs	r2, #8
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	4413      	add	r3, r2
 8008df2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f003 0307 	and.w	r3, r3, #7
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d015      	beq.n	8008e2a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	f023 0307 	bic.w	r3, r3, #7
 8008e04:	3308      	adds	r3, #8
 8008e06:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	f003 0307 	and.w	r3, r3, #7
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d00b      	beq.n	8008e2a <pvPortMalloc+0x6e>
	__asm volatile
 8008e12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e16:	f383 8811 	msr	BASEPRI, r3
 8008e1a:	f3bf 8f6f 	isb	sy
 8008e1e:	f3bf 8f4f 	dsb	sy
 8008e22:	617b      	str	r3, [r7, #20]
}
 8008e24:	bf00      	nop
 8008e26:	bf00      	nop
 8008e28:	e7fd      	b.n	8008e26 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	2b00      	cmp	r3, #0
 8008e2e:	d06f      	beq.n	8008f10 <pvPortMalloc+0x154>
 8008e30:	4b45      	ldr	r3, [pc, #276]	@ (8008f48 <pvPortMalloc+0x18c>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	687a      	ldr	r2, [r7, #4]
 8008e36:	429a      	cmp	r2, r3
 8008e38:	d86a      	bhi.n	8008f10 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008e3a:	4b44      	ldr	r3, [pc, #272]	@ (8008f4c <pvPortMalloc+0x190>)
 8008e3c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008e3e:	4b43      	ldr	r3, [pc, #268]	@ (8008f4c <pvPortMalloc+0x190>)
 8008e40:	681b      	ldr	r3, [r3, #0]
 8008e42:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e44:	e004      	b.n	8008e50 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e48:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e52:	685b      	ldr	r3, [r3, #4]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d903      	bls.n	8008e62 <pvPortMalloc+0xa6>
 8008e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d1f1      	bne.n	8008e46 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008e62:	4b37      	ldr	r3, [pc, #220]	@ (8008f40 <pvPortMalloc+0x184>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e68:	429a      	cmp	r2, r3
 8008e6a:	d051      	beq.n	8008f10 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008e6c:	6a3b      	ldr	r3, [r7, #32]
 8008e6e:	681b      	ldr	r3, [r3, #0]
 8008e70:	2208      	movs	r2, #8
 8008e72:	4413      	add	r3, r2
 8008e74:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e78:	681a      	ldr	r2, [r3, #0]
 8008e7a:	6a3b      	ldr	r3, [r7, #32]
 8008e7c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e80:	685a      	ldr	r2, [r3, #4]
 8008e82:	687b      	ldr	r3, [r7, #4]
 8008e84:	1ad2      	subs	r2, r2, r3
 8008e86:	2308      	movs	r3, #8
 8008e88:	005b      	lsls	r3, r3, #1
 8008e8a:	429a      	cmp	r2, r3
 8008e8c:	d920      	bls.n	8008ed0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008e8e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	4413      	add	r3, r2
 8008e94:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	f003 0307 	and.w	r3, r3, #7
 8008e9c:	2b00      	cmp	r3, #0
 8008e9e:	d00b      	beq.n	8008eb8 <pvPortMalloc+0xfc>
	__asm volatile
 8008ea0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ea4:	f383 8811 	msr	BASEPRI, r3
 8008ea8:	f3bf 8f6f 	isb	sy
 8008eac:	f3bf 8f4f 	dsb	sy
 8008eb0:	613b      	str	r3, [r7, #16]
}
 8008eb2:	bf00      	nop
 8008eb4:	bf00      	nop
 8008eb6:	e7fd      	b.n	8008eb4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008eb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008eba:	685a      	ldr	r2, [r3, #4]
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	1ad2      	subs	r2, r2, r3
 8008ec0:	69bb      	ldr	r3, [r7, #24]
 8008ec2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8008ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8008eca:	69b8      	ldr	r0, [r7, #24]
 8008ecc:	f000 f90a 	bl	80090e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008ed0:	4b1d      	ldr	r3, [pc, #116]	@ (8008f48 <pvPortMalloc+0x18c>)
 8008ed2:	681a      	ldr	r2, [r3, #0]
 8008ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	1ad3      	subs	r3, r2, r3
 8008eda:	4a1b      	ldr	r2, [pc, #108]	@ (8008f48 <pvPortMalloc+0x18c>)
 8008edc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008ede:	4b1a      	ldr	r3, [pc, #104]	@ (8008f48 <pvPortMalloc+0x18c>)
 8008ee0:	681a      	ldr	r2, [r3, #0]
 8008ee2:	4b1b      	ldr	r3, [pc, #108]	@ (8008f50 <pvPortMalloc+0x194>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	429a      	cmp	r2, r3
 8008ee8:	d203      	bcs.n	8008ef2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008eea:	4b17      	ldr	r3, [pc, #92]	@ (8008f48 <pvPortMalloc+0x18c>)
 8008eec:	681b      	ldr	r3, [r3, #0]
 8008eee:	4a18      	ldr	r2, [pc, #96]	@ (8008f50 <pvPortMalloc+0x194>)
 8008ef0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ef4:	685a      	ldr	r2, [r3, #4]
 8008ef6:	4b13      	ldr	r3, [pc, #76]	@ (8008f44 <pvPortMalloc+0x188>)
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	431a      	orrs	r2, r3
 8008efc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008efe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008f00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f02:	2200      	movs	r2, #0
 8008f04:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008f06:	4b13      	ldr	r3, [pc, #76]	@ (8008f54 <pvPortMalloc+0x198>)
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	3301      	adds	r3, #1
 8008f0c:	4a11      	ldr	r2, [pc, #68]	@ (8008f54 <pvPortMalloc+0x198>)
 8008f0e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008f10:	f7fe fbe0 	bl	80076d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008f14:	69fb      	ldr	r3, [r7, #28]
 8008f16:	f003 0307 	and.w	r3, r3, #7
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d00b      	beq.n	8008f36 <pvPortMalloc+0x17a>
	__asm volatile
 8008f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f22:	f383 8811 	msr	BASEPRI, r3
 8008f26:	f3bf 8f6f 	isb	sy
 8008f2a:	f3bf 8f4f 	dsb	sy
 8008f2e:	60fb      	str	r3, [r7, #12]
}
 8008f30:	bf00      	nop
 8008f32:	bf00      	nop
 8008f34:	e7fd      	b.n	8008f32 <pvPortMalloc+0x176>
	return pvReturn;
 8008f36:	69fb      	ldr	r3, [r7, #28]
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3728      	adds	r7, #40	@ 0x28
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	bd80      	pop	{r7, pc}
 8008f40:	200055a4 	.word	0x200055a4
 8008f44:	200055b8 	.word	0x200055b8
 8008f48:	200055a8 	.word	0x200055a8
 8008f4c:	2000559c 	.word	0x2000559c
 8008f50:	200055ac 	.word	0x200055ac
 8008f54:	200055b0 	.word	0x200055b0

08008f58 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b086      	sub	sp, #24
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d04f      	beq.n	800900a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008f6a:	2308      	movs	r3, #8
 8008f6c:	425b      	negs	r3, r3
 8008f6e:	697a      	ldr	r2, [r7, #20]
 8008f70:	4413      	add	r3, r2
 8008f72:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8008f74:	697b      	ldr	r3, [r7, #20]
 8008f76:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008f78:	693b      	ldr	r3, [r7, #16]
 8008f7a:	685a      	ldr	r2, [r3, #4]
 8008f7c:	4b25      	ldr	r3, [pc, #148]	@ (8009014 <vPortFree+0xbc>)
 8008f7e:	681b      	ldr	r3, [r3, #0]
 8008f80:	4013      	ands	r3, r2
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d10b      	bne.n	8008f9e <vPortFree+0x46>
	__asm volatile
 8008f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f8a:	f383 8811 	msr	BASEPRI, r3
 8008f8e:	f3bf 8f6f 	isb	sy
 8008f92:	f3bf 8f4f 	dsb	sy
 8008f96:	60fb      	str	r3, [r7, #12]
}
 8008f98:	bf00      	nop
 8008f9a:	bf00      	nop
 8008f9c:	e7fd      	b.n	8008f9a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008f9e:	693b      	ldr	r3, [r7, #16]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d00b      	beq.n	8008fbe <vPortFree+0x66>
	__asm volatile
 8008fa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008faa:	f383 8811 	msr	BASEPRI, r3
 8008fae:	f3bf 8f6f 	isb	sy
 8008fb2:	f3bf 8f4f 	dsb	sy
 8008fb6:	60bb      	str	r3, [r7, #8]
}
 8008fb8:	bf00      	nop
 8008fba:	bf00      	nop
 8008fbc:	e7fd      	b.n	8008fba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008fbe:	693b      	ldr	r3, [r7, #16]
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	4b14      	ldr	r3, [pc, #80]	@ (8009014 <vPortFree+0xbc>)
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	4013      	ands	r3, r2
 8008fc8:	2b00      	cmp	r3, #0
 8008fca:	d01e      	beq.n	800900a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8008fcc:	693b      	ldr	r3, [r7, #16]
 8008fce:	681b      	ldr	r3, [r3, #0]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d11a      	bne.n	800900a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008fd4:	693b      	ldr	r3, [r7, #16]
 8008fd6:	685a      	ldr	r2, [r3, #4]
 8008fd8:	4b0e      	ldr	r3, [pc, #56]	@ (8009014 <vPortFree+0xbc>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	43db      	mvns	r3, r3
 8008fde:	401a      	ands	r2, r3
 8008fe0:	693b      	ldr	r3, [r7, #16]
 8008fe2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008fe4:	f7fe fb68 	bl	80076b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008fe8:	693b      	ldr	r3, [r7, #16]
 8008fea:	685a      	ldr	r2, [r3, #4]
 8008fec:	4b0a      	ldr	r3, [pc, #40]	@ (8009018 <vPortFree+0xc0>)
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	4413      	add	r3, r2
 8008ff2:	4a09      	ldr	r2, [pc, #36]	@ (8009018 <vPortFree+0xc0>)
 8008ff4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008ff6:	6938      	ldr	r0, [r7, #16]
 8008ff8:	f000 f874 	bl	80090e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8008ffc:	4b07      	ldr	r3, [pc, #28]	@ (800901c <vPortFree+0xc4>)
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	3301      	adds	r3, #1
 8009002:	4a06      	ldr	r2, [pc, #24]	@ (800901c <vPortFree+0xc4>)
 8009004:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8009006:	f7fe fb65 	bl	80076d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800900a:	bf00      	nop
 800900c:	3718      	adds	r7, #24
 800900e:	46bd      	mov	sp, r7
 8009010:	bd80      	pop	{r7, pc}
 8009012:	bf00      	nop
 8009014:	200055b8 	.word	0x200055b8
 8009018:	200055a8 	.word	0x200055a8
 800901c:	200055b4 	.word	0x200055b4

08009020 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8009020:	b480      	push	{r7}
 8009022:	b085      	sub	sp, #20
 8009024:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8009026:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800902a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800902c:	4b27      	ldr	r3, [pc, #156]	@ (80090cc <prvHeapInit+0xac>)
 800902e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	f003 0307 	and.w	r3, r3, #7
 8009036:	2b00      	cmp	r3, #0
 8009038:	d00c      	beq.n	8009054 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	3307      	adds	r3, #7
 800903e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009040:	68fb      	ldr	r3, [r7, #12]
 8009042:	f023 0307 	bic.w	r3, r3, #7
 8009046:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8009048:	68ba      	ldr	r2, [r7, #8]
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	1ad3      	subs	r3, r2, r3
 800904e:	4a1f      	ldr	r2, [pc, #124]	@ (80090cc <prvHeapInit+0xac>)
 8009050:	4413      	add	r3, r2
 8009052:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8009054:	68fb      	ldr	r3, [r7, #12]
 8009056:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8009058:	4a1d      	ldr	r2, [pc, #116]	@ (80090d0 <prvHeapInit+0xb0>)
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800905e:	4b1c      	ldr	r3, [pc, #112]	@ (80090d0 <prvHeapInit+0xb0>)
 8009060:	2200      	movs	r2, #0
 8009062:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	68ba      	ldr	r2, [r7, #8]
 8009068:	4413      	add	r3, r2
 800906a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800906c:	2208      	movs	r2, #8
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	1a9b      	subs	r3, r3, r2
 8009072:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	f023 0307 	bic.w	r3, r3, #7
 800907a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	4a15      	ldr	r2, [pc, #84]	@ (80090d4 <prvHeapInit+0xb4>)
 8009080:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8009082:	4b14      	ldr	r3, [pc, #80]	@ (80090d4 <prvHeapInit+0xb4>)
 8009084:	681b      	ldr	r3, [r3, #0]
 8009086:	2200      	movs	r2, #0
 8009088:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800908a:	4b12      	ldr	r3, [pc, #72]	@ (80090d4 <prvHeapInit+0xb4>)
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	2200      	movs	r2, #0
 8009090:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8009096:	683b      	ldr	r3, [r7, #0]
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	1ad2      	subs	r2, r2, r3
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80090a0:	4b0c      	ldr	r3, [pc, #48]	@ (80090d4 <prvHeapInit+0xb4>)
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	683b      	ldr	r3, [r7, #0]
 80090a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090a8:	683b      	ldr	r3, [r7, #0]
 80090aa:	685b      	ldr	r3, [r3, #4]
 80090ac:	4a0a      	ldr	r2, [pc, #40]	@ (80090d8 <prvHeapInit+0xb8>)
 80090ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	685b      	ldr	r3, [r3, #4]
 80090b4:	4a09      	ldr	r2, [pc, #36]	@ (80090dc <prvHeapInit+0xbc>)
 80090b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80090b8:	4b09      	ldr	r3, [pc, #36]	@ (80090e0 <prvHeapInit+0xc0>)
 80090ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80090be:	601a      	str	r2, [r3, #0]
}
 80090c0:	bf00      	nop
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr
 80090cc:	2000199c 	.word	0x2000199c
 80090d0:	2000559c 	.word	0x2000559c
 80090d4:	200055a4 	.word	0x200055a4
 80090d8:	200055ac 	.word	0x200055ac
 80090dc:	200055a8 	.word	0x200055a8
 80090e0:	200055b8 	.word	0x200055b8

080090e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80090e4:	b480      	push	{r7}
 80090e6:	b085      	sub	sp, #20
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80090ec:	4b28      	ldr	r3, [pc, #160]	@ (8009190 <prvInsertBlockIntoFreeList+0xac>)
 80090ee:	60fb      	str	r3, [r7, #12]
 80090f0:	e002      	b.n	80090f8 <prvInsertBlockIntoFreeList+0x14>
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	60fb      	str	r3, [r7, #12]
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	681b      	ldr	r3, [r3, #0]
 80090fc:	687a      	ldr	r2, [r7, #4]
 80090fe:	429a      	cmp	r2, r3
 8009100:	d8f7      	bhi.n	80090f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8009106:	68fb      	ldr	r3, [r7, #12]
 8009108:	685b      	ldr	r3, [r3, #4]
 800910a:	68ba      	ldr	r2, [r7, #8]
 800910c:	4413      	add	r3, r2
 800910e:	687a      	ldr	r2, [r7, #4]
 8009110:	429a      	cmp	r2, r3
 8009112:	d108      	bne.n	8009126 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	685a      	ldr	r2, [r3, #4]
 8009118:	687b      	ldr	r3, [r7, #4]
 800911a:	685b      	ldr	r3, [r3, #4]
 800911c:	441a      	add	r2, r3
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	685b      	ldr	r3, [r3, #4]
 800912e:	68ba      	ldr	r2, [r7, #8]
 8009130:	441a      	add	r2, r3
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	429a      	cmp	r2, r3
 8009138:	d118      	bne.n	800916c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800913a:	68fb      	ldr	r3, [r7, #12]
 800913c:	681a      	ldr	r2, [r3, #0]
 800913e:	4b15      	ldr	r3, [pc, #84]	@ (8009194 <prvInsertBlockIntoFreeList+0xb0>)
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	429a      	cmp	r2, r3
 8009144:	d00d      	beq.n	8009162 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	685a      	ldr	r2, [r3, #4]
 800914a:	68fb      	ldr	r3, [r7, #12]
 800914c:	681b      	ldr	r3, [r3, #0]
 800914e:	685b      	ldr	r3, [r3, #4]
 8009150:	441a      	add	r2, r3
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	681b      	ldr	r3, [r3, #0]
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	601a      	str	r2, [r3, #0]
 8009160:	e008      	b.n	8009174 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8009162:	4b0c      	ldr	r3, [pc, #48]	@ (8009194 <prvInsertBlockIntoFreeList+0xb0>)
 8009164:	681a      	ldr	r2, [r3, #0]
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	e003      	b.n	8009174 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	681a      	ldr	r2, [r3, #0]
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8009174:	68fa      	ldr	r2, [r7, #12]
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	429a      	cmp	r2, r3
 800917a:	d002      	beq.n	8009182 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800917c:	68fb      	ldr	r3, [r7, #12]
 800917e:	687a      	ldr	r2, [r7, #4]
 8009180:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009182:	bf00      	nop
 8009184:	3714      	adds	r7, #20
 8009186:	46bd      	mov	sp, r7
 8009188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800918c:	4770      	bx	lr
 800918e:	bf00      	nop
 8009190:	2000559c 	.word	0x2000559c
 8009194:	200055a4 	.word	0x200055a4

08009198 <sniprintf>:
 8009198:	b40c      	push	{r2, r3}
 800919a:	b530      	push	{r4, r5, lr}
 800919c:	4b17      	ldr	r3, [pc, #92]	@ (80091fc <sniprintf+0x64>)
 800919e:	1e0c      	subs	r4, r1, #0
 80091a0:	681d      	ldr	r5, [r3, #0]
 80091a2:	b09d      	sub	sp, #116	@ 0x74
 80091a4:	da08      	bge.n	80091b8 <sniprintf+0x20>
 80091a6:	238b      	movs	r3, #139	@ 0x8b
 80091a8:	602b      	str	r3, [r5, #0]
 80091aa:	f04f 30ff 	mov.w	r0, #4294967295
 80091ae:	b01d      	add	sp, #116	@ 0x74
 80091b0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80091b4:	b002      	add	sp, #8
 80091b6:	4770      	bx	lr
 80091b8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 80091bc:	f8ad 3014 	strh.w	r3, [sp, #20]
 80091c0:	bf14      	ite	ne
 80091c2:	f104 33ff 	addne.w	r3, r4, #4294967295
 80091c6:	4623      	moveq	r3, r4
 80091c8:	9304      	str	r3, [sp, #16]
 80091ca:	9307      	str	r3, [sp, #28]
 80091cc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80091d0:	9002      	str	r0, [sp, #8]
 80091d2:	9006      	str	r0, [sp, #24]
 80091d4:	f8ad 3016 	strh.w	r3, [sp, #22]
 80091d8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80091da:	ab21      	add	r3, sp, #132	@ 0x84
 80091dc:	a902      	add	r1, sp, #8
 80091de:	4628      	mov	r0, r5
 80091e0:	9301      	str	r3, [sp, #4]
 80091e2:	f000 f9f9 	bl	80095d8 <_svfiprintf_r>
 80091e6:	1c43      	adds	r3, r0, #1
 80091e8:	bfbc      	itt	lt
 80091ea:	238b      	movlt	r3, #139	@ 0x8b
 80091ec:	602b      	strlt	r3, [r5, #0]
 80091ee:	2c00      	cmp	r4, #0
 80091f0:	d0dd      	beq.n	80091ae <sniprintf+0x16>
 80091f2:	9b02      	ldr	r3, [sp, #8]
 80091f4:	2200      	movs	r2, #0
 80091f6:	701a      	strb	r2, [r3, #0]
 80091f8:	e7d9      	b.n	80091ae <sniprintf+0x16>
 80091fa:	bf00      	nop
 80091fc:	20000024 	.word	0x20000024

08009200 <memset>:
 8009200:	4402      	add	r2, r0
 8009202:	4603      	mov	r3, r0
 8009204:	4293      	cmp	r3, r2
 8009206:	d100      	bne.n	800920a <memset+0xa>
 8009208:	4770      	bx	lr
 800920a:	f803 1b01 	strb.w	r1, [r3], #1
 800920e:	e7f9      	b.n	8009204 <memset+0x4>

08009210 <_reclaim_reent>:
 8009210:	4b29      	ldr	r3, [pc, #164]	@ (80092b8 <_reclaim_reent+0xa8>)
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4283      	cmp	r3, r0
 8009216:	b570      	push	{r4, r5, r6, lr}
 8009218:	4604      	mov	r4, r0
 800921a:	d04b      	beq.n	80092b4 <_reclaim_reent+0xa4>
 800921c:	69c3      	ldr	r3, [r0, #28]
 800921e:	b1ab      	cbz	r3, 800924c <_reclaim_reent+0x3c>
 8009220:	68db      	ldr	r3, [r3, #12]
 8009222:	b16b      	cbz	r3, 8009240 <_reclaim_reent+0x30>
 8009224:	2500      	movs	r5, #0
 8009226:	69e3      	ldr	r3, [r4, #28]
 8009228:	68db      	ldr	r3, [r3, #12]
 800922a:	5959      	ldr	r1, [r3, r5]
 800922c:	2900      	cmp	r1, #0
 800922e:	d13b      	bne.n	80092a8 <_reclaim_reent+0x98>
 8009230:	3504      	adds	r5, #4
 8009232:	2d80      	cmp	r5, #128	@ 0x80
 8009234:	d1f7      	bne.n	8009226 <_reclaim_reent+0x16>
 8009236:	69e3      	ldr	r3, [r4, #28]
 8009238:	4620      	mov	r0, r4
 800923a:	68d9      	ldr	r1, [r3, #12]
 800923c:	f000 f878 	bl	8009330 <_free_r>
 8009240:	69e3      	ldr	r3, [r4, #28]
 8009242:	6819      	ldr	r1, [r3, #0]
 8009244:	b111      	cbz	r1, 800924c <_reclaim_reent+0x3c>
 8009246:	4620      	mov	r0, r4
 8009248:	f000 f872 	bl	8009330 <_free_r>
 800924c:	6961      	ldr	r1, [r4, #20]
 800924e:	b111      	cbz	r1, 8009256 <_reclaim_reent+0x46>
 8009250:	4620      	mov	r0, r4
 8009252:	f000 f86d 	bl	8009330 <_free_r>
 8009256:	69e1      	ldr	r1, [r4, #28]
 8009258:	b111      	cbz	r1, 8009260 <_reclaim_reent+0x50>
 800925a:	4620      	mov	r0, r4
 800925c:	f000 f868 	bl	8009330 <_free_r>
 8009260:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009262:	b111      	cbz	r1, 800926a <_reclaim_reent+0x5a>
 8009264:	4620      	mov	r0, r4
 8009266:	f000 f863 	bl	8009330 <_free_r>
 800926a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800926c:	b111      	cbz	r1, 8009274 <_reclaim_reent+0x64>
 800926e:	4620      	mov	r0, r4
 8009270:	f000 f85e 	bl	8009330 <_free_r>
 8009274:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009276:	b111      	cbz	r1, 800927e <_reclaim_reent+0x6e>
 8009278:	4620      	mov	r0, r4
 800927a:	f000 f859 	bl	8009330 <_free_r>
 800927e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009280:	b111      	cbz	r1, 8009288 <_reclaim_reent+0x78>
 8009282:	4620      	mov	r0, r4
 8009284:	f000 f854 	bl	8009330 <_free_r>
 8009288:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800928a:	b111      	cbz	r1, 8009292 <_reclaim_reent+0x82>
 800928c:	4620      	mov	r0, r4
 800928e:	f000 f84f 	bl	8009330 <_free_r>
 8009292:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009294:	b111      	cbz	r1, 800929c <_reclaim_reent+0x8c>
 8009296:	4620      	mov	r0, r4
 8009298:	f000 f84a 	bl	8009330 <_free_r>
 800929c:	6a23      	ldr	r3, [r4, #32]
 800929e:	b14b      	cbz	r3, 80092b4 <_reclaim_reent+0xa4>
 80092a0:	4620      	mov	r0, r4
 80092a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80092a6:	4718      	bx	r3
 80092a8:	680e      	ldr	r6, [r1, #0]
 80092aa:	4620      	mov	r0, r4
 80092ac:	f000 f840 	bl	8009330 <_free_r>
 80092b0:	4631      	mov	r1, r6
 80092b2:	e7bb      	b.n	800922c <_reclaim_reent+0x1c>
 80092b4:	bd70      	pop	{r4, r5, r6, pc}
 80092b6:	bf00      	nop
 80092b8:	20000024 	.word	0x20000024

080092bc <__errno>:
 80092bc:	4b01      	ldr	r3, [pc, #4]	@ (80092c4 <__errno+0x8>)
 80092be:	6818      	ldr	r0, [r3, #0]
 80092c0:	4770      	bx	lr
 80092c2:	bf00      	nop
 80092c4:	20000024 	.word	0x20000024

080092c8 <__libc_init_array>:
 80092c8:	b570      	push	{r4, r5, r6, lr}
 80092ca:	4d0d      	ldr	r5, [pc, #52]	@ (8009300 <__libc_init_array+0x38>)
 80092cc:	4c0d      	ldr	r4, [pc, #52]	@ (8009304 <__libc_init_array+0x3c>)
 80092ce:	1b64      	subs	r4, r4, r5
 80092d0:	10a4      	asrs	r4, r4, #2
 80092d2:	2600      	movs	r6, #0
 80092d4:	42a6      	cmp	r6, r4
 80092d6:	d109      	bne.n	80092ec <__libc_init_array+0x24>
 80092d8:	4d0b      	ldr	r5, [pc, #44]	@ (8009308 <__libc_init_array+0x40>)
 80092da:	4c0c      	ldr	r4, [pc, #48]	@ (800930c <__libc_init_array+0x44>)
 80092dc:	f001 fc98 	bl	800ac10 <_init>
 80092e0:	1b64      	subs	r4, r4, r5
 80092e2:	10a4      	asrs	r4, r4, #2
 80092e4:	2600      	movs	r6, #0
 80092e6:	42a6      	cmp	r6, r4
 80092e8:	d105      	bne.n	80092f6 <__libc_init_array+0x2e>
 80092ea:	bd70      	pop	{r4, r5, r6, pc}
 80092ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80092f0:	4798      	blx	r3
 80092f2:	3601      	adds	r6, #1
 80092f4:	e7ee      	b.n	80092d4 <__libc_init_array+0xc>
 80092f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80092fa:	4798      	blx	r3
 80092fc:	3601      	adds	r6, #1
 80092fe:	e7f2      	b.n	80092e6 <__libc_init_array+0x1e>
 8009300:	0800d108 	.word	0x0800d108
 8009304:	0800d108 	.word	0x0800d108
 8009308:	0800d108 	.word	0x0800d108
 800930c:	0800d10c 	.word	0x0800d10c

08009310 <__retarget_lock_acquire_recursive>:
 8009310:	4770      	bx	lr

08009312 <__retarget_lock_release_recursive>:
 8009312:	4770      	bx	lr

08009314 <memcpy>:
 8009314:	440a      	add	r2, r1
 8009316:	4291      	cmp	r1, r2
 8009318:	f100 33ff 	add.w	r3, r0, #4294967295
 800931c:	d100      	bne.n	8009320 <memcpy+0xc>
 800931e:	4770      	bx	lr
 8009320:	b510      	push	{r4, lr}
 8009322:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009326:	f803 4f01 	strb.w	r4, [r3, #1]!
 800932a:	4291      	cmp	r1, r2
 800932c:	d1f9      	bne.n	8009322 <memcpy+0xe>
 800932e:	bd10      	pop	{r4, pc}

08009330 <_free_r>:
 8009330:	b538      	push	{r3, r4, r5, lr}
 8009332:	4605      	mov	r5, r0
 8009334:	2900      	cmp	r1, #0
 8009336:	d041      	beq.n	80093bc <_free_r+0x8c>
 8009338:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800933c:	1f0c      	subs	r4, r1, #4
 800933e:	2b00      	cmp	r3, #0
 8009340:	bfb8      	it	lt
 8009342:	18e4      	addlt	r4, r4, r3
 8009344:	f000 f8e0 	bl	8009508 <__malloc_lock>
 8009348:	4a1d      	ldr	r2, [pc, #116]	@ (80093c0 <_free_r+0x90>)
 800934a:	6813      	ldr	r3, [r2, #0]
 800934c:	b933      	cbnz	r3, 800935c <_free_r+0x2c>
 800934e:	6063      	str	r3, [r4, #4]
 8009350:	6014      	str	r4, [r2, #0]
 8009352:	4628      	mov	r0, r5
 8009354:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009358:	f000 b8dc 	b.w	8009514 <__malloc_unlock>
 800935c:	42a3      	cmp	r3, r4
 800935e:	d908      	bls.n	8009372 <_free_r+0x42>
 8009360:	6820      	ldr	r0, [r4, #0]
 8009362:	1821      	adds	r1, r4, r0
 8009364:	428b      	cmp	r3, r1
 8009366:	bf01      	itttt	eq
 8009368:	6819      	ldreq	r1, [r3, #0]
 800936a:	685b      	ldreq	r3, [r3, #4]
 800936c:	1809      	addeq	r1, r1, r0
 800936e:	6021      	streq	r1, [r4, #0]
 8009370:	e7ed      	b.n	800934e <_free_r+0x1e>
 8009372:	461a      	mov	r2, r3
 8009374:	685b      	ldr	r3, [r3, #4]
 8009376:	b10b      	cbz	r3, 800937c <_free_r+0x4c>
 8009378:	42a3      	cmp	r3, r4
 800937a:	d9fa      	bls.n	8009372 <_free_r+0x42>
 800937c:	6811      	ldr	r1, [r2, #0]
 800937e:	1850      	adds	r0, r2, r1
 8009380:	42a0      	cmp	r0, r4
 8009382:	d10b      	bne.n	800939c <_free_r+0x6c>
 8009384:	6820      	ldr	r0, [r4, #0]
 8009386:	4401      	add	r1, r0
 8009388:	1850      	adds	r0, r2, r1
 800938a:	4283      	cmp	r3, r0
 800938c:	6011      	str	r1, [r2, #0]
 800938e:	d1e0      	bne.n	8009352 <_free_r+0x22>
 8009390:	6818      	ldr	r0, [r3, #0]
 8009392:	685b      	ldr	r3, [r3, #4]
 8009394:	6053      	str	r3, [r2, #4]
 8009396:	4408      	add	r0, r1
 8009398:	6010      	str	r0, [r2, #0]
 800939a:	e7da      	b.n	8009352 <_free_r+0x22>
 800939c:	d902      	bls.n	80093a4 <_free_r+0x74>
 800939e:	230c      	movs	r3, #12
 80093a0:	602b      	str	r3, [r5, #0]
 80093a2:	e7d6      	b.n	8009352 <_free_r+0x22>
 80093a4:	6820      	ldr	r0, [r4, #0]
 80093a6:	1821      	adds	r1, r4, r0
 80093a8:	428b      	cmp	r3, r1
 80093aa:	bf04      	itt	eq
 80093ac:	6819      	ldreq	r1, [r3, #0]
 80093ae:	685b      	ldreq	r3, [r3, #4]
 80093b0:	6063      	str	r3, [r4, #4]
 80093b2:	bf04      	itt	eq
 80093b4:	1809      	addeq	r1, r1, r0
 80093b6:	6021      	streq	r1, [r4, #0]
 80093b8:	6054      	str	r4, [r2, #4]
 80093ba:	e7ca      	b.n	8009352 <_free_r+0x22>
 80093bc:	bd38      	pop	{r3, r4, r5, pc}
 80093be:	bf00      	nop
 80093c0:	20005700 	.word	0x20005700

080093c4 <sbrk_aligned>:
 80093c4:	b570      	push	{r4, r5, r6, lr}
 80093c6:	4e0f      	ldr	r6, [pc, #60]	@ (8009404 <sbrk_aligned+0x40>)
 80093c8:	460c      	mov	r4, r1
 80093ca:	6831      	ldr	r1, [r6, #0]
 80093cc:	4605      	mov	r5, r0
 80093ce:	b911      	cbnz	r1, 80093d6 <sbrk_aligned+0x12>
 80093d0:	f000 fba6 	bl	8009b20 <_sbrk_r>
 80093d4:	6030      	str	r0, [r6, #0]
 80093d6:	4621      	mov	r1, r4
 80093d8:	4628      	mov	r0, r5
 80093da:	f000 fba1 	bl	8009b20 <_sbrk_r>
 80093de:	1c43      	adds	r3, r0, #1
 80093e0:	d103      	bne.n	80093ea <sbrk_aligned+0x26>
 80093e2:	f04f 34ff 	mov.w	r4, #4294967295
 80093e6:	4620      	mov	r0, r4
 80093e8:	bd70      	pop	{r4, r5, r6, pc}
 80093ea:	1cc4      	adds	r4, r0, #3
 80093ec:	f024 0403 	bic.w	r4, r4, #3
 80093f0:	42a0      	cmp	r0, r4
 80093f2:	d0f8      	beq.n	80093e6 <sbrk_aligned+0x22>
 80093f4:	1a21      	subs	r1, r4, r0
 80093f6:	4628      	mov	r0, r5
 80093f8:	f000 fb92 	bl	8009b20 <_sbrk_r>
 80093fc:	3001      	adds	r0, #1
 80093fe:	d1f2      	bne.n	80093e6 <sbrk_aligned+0x22>
 8009400:	e7ef      	b.n	80093e2 <sbrk_aligned+0x1e>
 8009402:	bf00      	nop
 8009404:	200056fc 	.word	0x200056fc

08009408 <_malloc_r>:
 8009408:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800940c:	1ccd      	adds	r5, r1, #3
 800940e:	f025 0503 	bic.w	r5, r5, #3
 8009412:	3508      	adds	r5, #8
 8009414:	2d0c      	cmp	r5, #12
 8009416:	bf38      	it	cc
 8009418:	250c      	movcc	r5, #12
 800941a:	2d00      	cmp	r5, #0
 800941c:	4606      	mov	r6, r0
 800941e:	db01      	blt.n	8009424 <_malloc_r+0x1c>
 8009420:	42a9      	cmp	r1, r5
 8009422:	d904      	bls.n	800942e <_malloc_r+0x26>
 8009424:	230c      	movs	r3, #12
 8009426:	6033      	str	r3, [r6, #0]
 8009428:	2000      	movs	r0, #0
 800942a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800942e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009504 <_malloc_r+0xfc>
 8009432:	f000 f869 	bl	8009508 <__malloc_lock>
 8009436:	f8d8 3000 	ldr.w	r3, [r8]
 800943a:	461c      	mov	r4, r3
 800943c:	bb44      	cbnz	r4, 8009490 <_malloc_r+0x88>
 800943e:	4629      	mov	r1, r5
 8009440:	4630      	mov	r0, r6
 8009442:	f7ff ffbf 	bl	80093c4 <sbrk_aligned>
 8009446:	1c43      	adds	r3, r0, #1
 8009448:	4604      	mov	r4, r0
 800944a:	d158      	bne.n	80094fe <_malloc_r+0xf6>
 800944c:	f8d8 4000 	ldr.w	r4, [r8]
 8009450:	4627      	mov	r7, r4
 8009452:	2f00      	cmp	r7, #0
 8009454:	d143      	bne.n	80094de <_malloc_r+0xd6>
 8009456:	2c00      	cmp	r4, #0
 8009458:	d04b      	beq.n	80094f2 <_malloc_r+0xea>
 800945a:	6823      	ldr	r3, [r4, #0]
 800945c:	4639      	mov	r1, r7
 800945e:	4630      	mov	r0, r6
 8009460:	eb04 0903 	add.w	r9, r4, r3
 8009464:	f000 fb5c 	bl	8009b20 <_sbrk_r>
 8009468:	4581      	cmp	r9, r0
 800946a:	d142      	bne.n	80094f2 <_malloc_r+0xea>
 800946c:	6821      	ldr	r1, [r4, #0]
 800946e:	1a6d      	subs	r5, r5, r1
 8009470:	4629      	mov	r1, r5
 8009472:	4630      	mov	r0, r6
 8009474:	f7ff ffa6 	bl	80093c4 <sbrk_aligned>
 8009478:	3001      	adds	r0, #1
 800947a:	d03a      	beq.n	80094f2 <_malloc_r+0xea>
 800947c:	6823      	ldr	r3, [r4, #0]
 800947e:	442b      	add	r3, r5
 8009480:	6023      	str	r3, [r4, #0]
 8009482:	f8d8 3000 	ldr.w	r3, [r8]
 8009486:	685a      	ldr	r2, [r3, #4]
 8009488:	bb62      	cbnz	r2, 80094e4 <_malloc_r+0xdc>
 800948a:	f8c8 7000 	str.w	r7, [r8]
 800948e:	e00f      	b.n	80094b0 <_malloc_r+0xa8>
 8009490:	6822      	ldr	r2, [r4, #0]
 8009492:	1b52      	subs	r2, r2, r5
 8009494:	d420      	bmi.n	80094d8 <_malloc_r+0xd0>
 8009496:	2a0b      	cmp	r2, #11
 8009498:	d917      	bls.n	80094ca <_malloc_r+0xc2>
 800949a:	1961      	adds	r1, r4, r5
 800949c:	42a3      	cmp	r3, r4
 800949e:	6025      	str	r5, [r4, #0]
 80094a0:	bf18      	it	ne
 80094a2:	6059      	strne	r1, [r3, #4]
 80094a4:	6863      	ldr	r3, [r4, #4]
 80094a6:	bf08      	it	eq
 80094a8:	f8c8 1000 	streq.w	r1, [r8]
 80094ac:	5162      	str	r2, [r4, r5]
 80094ae:	604b      	str	r3, [r1, #4]
 80094b0:	4630      	mov	r0, r6
 80094b2:	f000 f82f 	bl	8009514 <__malloc_unlock>
 80094b6:	f104 000b 	add.w	r0, r4, #11
 80094ba:	1d23      	adds	r3, r4, #4
 80094bc:	f020 0007 	bic.w	r0, r0, #7
 80094c0:	1ac2      	subs	r2, r0, r3
 80094c2:	bf1c      	itt	ne
 80094c4:	1a1b      	subne	r3, r3, r0
 80094c6:	50a3      	strne	r3, [r4, r2]
 80094c8:	e7af      	b.n	800942a <_malloc_r+0x22>
 80094ca:	6862      	ldr	r2, [r4, #4]
 80094cc:	42a3      	cmp	r3, r4
 80094ce:	bf0c      	ite	eq
 80094d0:	f8c8 2000 	streq.w	r2, [r8]
 80094d4:	605a      	strne	r2, [r3, #4]
 80094d6:	e7eb      	b.n	80094b0 <_malloc_r+0xa8>
 80094d8:	4623      	mov	r3, r4
 80094da:	6864      	ldr	r4, [r4, #4]
 80094dc:	e7ae      	b.n	800943c <_malloc_r+0x34>
 80094de:	463c      	mov	r4, r7
 80094e0:	687f      	ldr	r7, [r7, #4]
 80094e2:	e7b6      	b.n	8009452 <_malloc_r+0x4a>
 80094e4:	461a      	mov	r2, r3
 80094e6:	685b      	ldr	r3, [r3, #4]
 80094e8:	42a3      	cmp	r3, r4
 80094ea:	d1fb      	bne.n	80094e4 <_malloc_r+0xdc>
 80094ec:	2300      	movs	r3, #0
 80094ee:	6053      	str	r3, [r2, #4]
 80094f0:	e7de      	b.n	80094b0 <_malloc_r+0xa8>
 80094f2:	230c      	movs	r3, #12
 80094f4:	6033      	str	r3, [r6, #0]
 80094f6:	4630      	mov	r0, r6
 80094f8:	f000 f80c 	bl	8009514 <__malloc_unlock>
 80094fc:	e794      	b.n	8009428 <_malloc_r+0x20>
 80094fe:	6005      	str	r5, [r0, #0]
 8009500:	e7d6      	b.n	80094b0 <_malloc_r+0xa8>
 8009502:	bf00      	nop
 8009504:	20005700 	.word	0x20005700

08009508 <__malloc_lock>:
 8009508:	4801      	ldr	r0, [pc, #4]	@ (8009510 <__malloc_lock+0x8>)
 800950a:	f7ff bf01 	b.w	8009310 <__retarget_lock_acquire_recursive>
 800950e:	bf00      	nop
 8009510:	200056f8 	.word	0x200056f8

08009514 <__malloc_unlock>:
 8009514:	4801      	ldr	r0, [pc, #4]	@ (800951c <__malloc_unlock+0x8>)
 8009516:	f7ff befc 	b.w	8009312 <__retarget_lock_release_recursive>
 800951a:	bf00      	nop
 800951c:	200056f8 	.word	0x200056f8

08009520 <__ssputs_r>:
 8009520:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009524:	688e      	ldr	r6, [r1, #8]
 8009526:	461f      	mov	r7, r3
 8009528:	42be      	cmp	r6, r7
 800952a:	680b      	ldr	r3, [r1, #0]
 800952c:	4682      	mov	sl, r0
 800952e:	460c      	mov	r4, r1
 8009530:	4690      	mov	r8, r2
 8009532:	d82d      	bhi.n	8009590 <__ssputs_r+0x70>
 8009534:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009538:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800953c:	d026      	beq.n	800958c <__ssputs_r+0x6c>
 800953e:	6965      	ldr	r5, [r4, #20]
 8009540:	6909      	ldr	r1, [r1, #16]
 8009542:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009546:	eba3 0901 	sub.w	r9, r3, r1
 800954a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800954e:	1c7b      	adds	r3, r7, #1
 8009550:	444b      	add	r3, r9
 8009552:	106d      	asrs	r5, r5, #1
 8009554:	429d      	cmp	r5, r3
 8009556:	bf38      	it	cc
 8009558:	461d      	movcc	r5, r3
 800955a:	0553      	lsls	r3, r2, #21
 800955c:	d527      	bpl.n	80095ae <__ssputs_r+0x8e>
 800955e:	4629      	mov	r1, r5
 8009560:	f7ff ff52 	bl	8009408 <_malloc_r>
 8009564:	4606      	mov	r6, r0
 8009566:	b360      	cbz	r0, 80095c2 <__ssputs_r+0xa2>
 8009568:	6921      	ldr	r1, [r4, #16]
 800956a:	464a      	mov	r2, r9
 800956c:	f7ff fed2 	bl	8009314 <memcpy>
 8009570:	89a3      	ldrh	r3, [r4, #12]
 8009572:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009576:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800957a:	81a3      	strh	r3, [r4, #12]
 800957c:	6126      	str	r6, [r4, #16]
 800957e:	6165      	str	r5, [r4, #20]
 8009580:	444e      	add	r6, r9
 8009582:	eba5 0509 	sub.w	r5, r5, r9
 8009586:	6026      	str	r6, [r4, #0]
 8009588:	60a5      	str	r5, [r4, #8]
 800958a:	463e      	mov	r6, r7
 800958c:	42be      	cmp	r6, r7
 800958e:	d900      	bls.n	8009592 <__ssputs_r+0x72>
 8009590:	463e      	mov	r6, r7
 8009592:	6820      	ldr	r0, [r4, #0]
 8009594:	4632      	mov	r2, r6
 8009596:	4641      	mov	r1, r8
 8009598:	f000 faa8 	bl	8009aec <memmove>
 800959c:	68a3      	ldr	r3, [r4, #8]
 800959e:	1b9b      	subs	r3, r3, r6
 80095a0:	60a3      	str	r3, [r4, #8]
 80095a2:	6823      	ldr	r3, [r4, #0]
 80095a4:	4433      	add	r3, r6
 80095a6:	6023      	str	r3, [r4, #0]
 80095a8:	2000      	movs	r0, #0
 80095aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80095ae:	462a      	mov	r2, r5
 80095b0:	f000 fac6 	bl	8009b40 <_realloc_r>
 80095b4:	4606      	mov	r6, r0
 80095b6:	2800      	cmp	r0, #0
 80095b8:	d1e0      	bne.n	800957c <__ssputs_r+0x5c>
 80095ba:	6921      	ldr	r1, [r4, #16]
 80095bc:	4650      	mov	r0, sl
 80095be:	f7ff feb7 	bl	8009330 <_free_r>
 80095c2:	230c      	movs	r3, #12
 80095c4:	f8ca 3000 	str.w	r3, [sl]
 80095c8:	89a3      	ldrh	r3, [r4, #12]
 80095ca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80095ce:	81a3      	strh	r3, [r4, #12]
 80095d0:	f04f 30ff 	mov.w	r0, #4294967295
 80095d4:	e7e9      	b.n	80095aa <__ssputs_r+0x8a>
	...

080095d8 <_svfiprintf_r>:
 80095d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095dc:	4698      	mov	r8, r3
 80095de:	898b      	ldrh	r3, [r1, #12]
 80095e0:	061b      	lsls	r3, r3, #24
 80095e2:	b09d      	sub	sp, #116	@ 0x74
 80095e4:	4607      	mov	r7, r0
 80095e6:	460d      	mov	r5, r1
 80095e8:	4614      	mov	r4, r2
 80095ea:	d510      	bpl.n	800960e <_svfiprintf_r+0x36>
 80095ec:	690b      	ldr	r3, [r1, #16]
 80095ee:	b973      	cbnz	r3, 800960e <_svfiprintf_r+0x36>
 80095f0:	2140      	movs	r1, #64	@ 0x40
 80095f2:	f7ff ff09 	bl	8009408 <_malloc_r>
 80095f6:	6028      	str	r0, [r5, #0]
 80095f8:	6128      	str	r0, [r5, #16]
 80095fa:	b930      	cbnz	r0, 800960a <_svfiprintf_r+0x32>
 80095fc:	230c      	movs	r3, #12
 80095fe:	603b      	str	r3, [r7, #0]
 8009600:	f04f 30ff 	mov.w	r0, #4294967295
 8009604:	b01d      	add	sp, #116	@ 0x74
 8009606:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800960a:	2340      	movs	r3, #64	@ 0x40
 800960c:	616b      	str	r3, [r5, #20]
 800960e:	2300      	movs	r3, #0
 8009610:	9309      	str	r3, [sp, #36]	@ 0x24
 8009612:	2320      	movs	r3, #32
 8009614:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009618:	f8cd 800c 	str.w	r8, [sp, #12]
 800961c:	2330      	movs	r3, #48	@ 0x30
 800961e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80097bc <_svfiprintf_r+0x1e4>
 8009622:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009626:	f04f 0901 	mov.w	r9, #1
 800962a:	4623      	mov	r3, r4
 800962c:	469a      	mov	sl, r3
 800962e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009632:	b10a      	cbz	r2, 8009638 <_svfiprintf_r+0x60>
 8009634:	2a25      	cmp	r2, #37	@ 0x25
 8009636:	d1f9      	bne.n	800962c <_svfiprintf_r+0x54>
 8009638:	ebba 0b04 	subs.w	fp, sl, r4
 800963c:	d00b      	beq.n	8009656 <_svfiprintf_r+0x7e>
 800963e:	465b      	mov	r3, fp
 8009640:	4622      	mov	r2, r4
 8009642:	4629      	mov	r1, r5
 8009644:	4638      	mov	r0, r7
 8009646:	f7ff ff6b 	bl	8009520 <__ssputs_r>
 800964a:	3001      	adds	r0, #1
 800964c:	f000 80a7 	beq.w	800979e <_svfiprintf_r+0x1c6>
 8009650:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009652:	445a      	add	r2, fp
 8009654:	9209      	str	r2, [sp, #36]	@ 0x24
 8009656:	f89a 3000 	ldrb.w	r3, [sl]
 800965a:	2b00      	cmp	r3, #0
 800965c:	f000 809f 	beq.w	800979e <_svfiprintf_r+0x1c6>
 8009660:	2300      	movs	r3, #0
 8009662:	f04f 32ff 	mov.w	r2, #4294967295
 8009666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800966a:	f10a 0a01 	add.w	sl, sl, #1
 800966e:	9304      	str	r3, [sp, #16]
 8009670:	9307      	str	r3, [sp, #28]
 8009672:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009676:	931a      	str	r3, [sp, #104]	@ 0x68
 8009678:	4654      	mov	r4, sl
 800967a:	2205      	movs	r2, #5
 800967c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009680:	484e      	ldr	r0, [pc, #312]	@ (80097bc <_svfiprintf_r+0x1e4>)
 8009682:	f7f6 fdad 	bl	80001e0 <memchr>
 8009686:	9a04      	ldr	r2, [sp, #16]
 8009688:	b9d8      	cbnz	r0, 80096c2 <_svfiprintf_r+0xea>
 800968a:	06d0      	lsls	r0, r2, #27
 800968c:	bf44      	itt	mi
 800968e:	2320      	movmi	r3, #32
 8009690:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009694:	0711      	lsls	r1, r2, #28
 8009696:	bf44      	itt	mi
 8009698:	232b      	movmi	r3, #43	@ 0x2b
 800969a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800969e:	f89a 3000 	ldrb.w	r3, [sl]
 80096a2:	2b2a      	cmp	r3, #42	@ 0x2a
 80096a4:	d015      	beq.n	80096d2 <_svfiprintf_r+0xfa>
 80096a6:	9a07      	ldr	r2, [sp, #28]
 80096a8:	4654      	mov	r4, sl
 80096aa:	2000      	movs	r0, #0
 80096ac:	f04f 0c0a 	mov.w	ip, #10
 80096b0:	4621      	mov	r1, r4
 80096b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80096b6:	3b30      	subs	r3, #48	@ 0x30
 80096b8:	2b09      	cmp	r3, #9
 80096ba:	d94b      	bls.n	8009754 <_svfiprintf_r+0x17c>
 80096bc:	b1b0      	cbz	r0, 80096ec <_svfiprintf_r+0x114>
 80096be:	9207      	str	r2, [sp, #28]
 80096c0:	e014      	b.n	80096ec <_svfiprintf_r+0x114>
 80096c2:	eba0 0308 	sub.w	r3, r0, r8
 80096c6:	fa09 f303 	lsl.w	r3, r9, r3
 80096ca:	4313      	orrs	r3, r2
 80096cc:	9304      	str	r3, [sp, #16]
 80096ce:	46a2      	mov	sl, r4
 80096d0:	e7d2      	b.n	8009678 <_svfiprintf_r+0xa0>
 80096d2:	9b03      	ldr	r3, [sp, #12]
 80096d4:	1d19      	adds	r1, r3, #4
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	9103      	str	r1, [sp, #12]
 80096da:	2b00      	cmp	r3, #0
 80096dc:	bfbb      	ittet	lt
 80096de:	425b      	neglt	r3, r3
 80096e0:	f042 0202 	orrlt.w	r2, r2, #2
 80096e4:	9307      	strge	r3, [sp, #28]
 80096e6:	9307      	strlt	r3, [sp, #28]
 80096e8:	bfb8      	it	lt
 80096ea:	9204      	strlt	r2, [sp, #16]
 80096ec:	7823      	ldrb	r3, [r4, #0]
 80096ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80096f0:	d10a      	bne.n	8009708 <_svfiprintf_r+0x130>
 80096f2:	7863      	ldrb	r3, [r4, #1]
 80096f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80096f6:	d132      	bne.n	800975e <_svfiprintf_r+0x186>
 80096f8:	9b03      	ldr	r3, [sp, #12]
 80096fa:	1d1a      	adds	r2, r3, #4
 80096fc:	681b      	ldr	r3, [r3, #0]
 80096fe:	9203      	str	r2, [sp, #12]
 8009700:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009704:	3402      	adds	r4, #2
 8009706:	9305      	str	r3, [sp, #20]
 8009708:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80097cc <_svfiprintf_r+0x1f4>
 800970c:	7821      	ldrb	r1, [r4, #0]
 800970e:	2203      	movs	r2, #3
 8009710:	4650      	mov	r0, sl
 8009712:	f7f6 fd65 	bl	80001e0 <memchr>
 8009716:	b138      	cbz	r0, 8009728 <_svfiprintf_r+0x150>
 8009718:	9b04      	ldr	r3, [sp, #16]
 800971a:	eba0 000a 	sub.w	r0, r0, sl
 800971e:	2240      	movs	r2, #64	@ 0x40
 8009720:	4082      	lsls	r2, r0
 8009722:	4313      	orrs	r3, r2
 8009724:	3401      	adds	r4, #1
 8009726:	9304      	str	r3, [sp, #16]
 8009728:	f814 1b01 	ldrb.w	r1, [r4], #1
 800972c:	4824      	ldr	r0, [pc, #144]	@ (80097c0 <_svfiprintf_r+0x1e8>)
 800972e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009732:	2206      	movs	r2, #6
 8009734:	f7f6 fd54 	bl	80001e0 <memchr>
 8009738:	2800      	cmp	r0, #0
 800973a:	d036      	beq.n	80097aa <_svfiprintf_r+0x1d2>
 800973c:	4b21      	ldr	r3, [pc, #132]	@ (80097c4 <_svfiprintf_r+0x1ec>)
 800973e:	bb1b      	cbnz	r3, 8009788 <_svfiprintf_r+0x1b0>
 8009740:	9b03      	ldr	r3, [sp, #12]
 8009742:	3307      	adds	r3, #7
 8009744:	f023 0307 	bic.w	r3, r3, #7
 8009748:	3308      	adds	r3, #8
 800974a:	9303      	str	r3, [sp, #12]
 800974c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800974e:	4433      	add	r3, r6
 8009750:	9309      	str	r3, [sp, #36]	@ 0x24
 8009752:	e76a      	b.n	800962a <_svfiprintf_r+0x52>
 8009754:	fb0c 3202 	mla	r2, ip, r2, r3
 8009758:	460c      	mov	r4, r1
 800975a:	2001      	movs	r0, #1
 800975c:	e7a8      	b.n	80096b0 <_svfiprintf_r+0xd8>
 800975e:	2300      	movs	r3, #0
 8009760:	3401      	adds	r4, #1
 8009762:	9305      	str	r3, [sp, #20]
 8009764:	4619      	mov	r1, r3
 8009766:	f04f 0c0a 	mov.w	ip, #10
 800976a:	4620      	mov	r0, r4
 800976c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009770:	3a30      	subs	r2, #48	@ 0x30
 8009772:	2a09      	cmp	r2, #9
 8009774:	d903      	bls.n	800977e <_svfiprintf_r+0x1a6>
 8009776:	2b00      	cmp	r3, #0
 8009778:	d0c6      	beq.n	8009708 <_svfiprintf_r+0x130>
 800977a:	9105      	str	r1, [sp, #20]
 800977c:	e7c4      	b.n	8009708 <_svfiprintf_r+0x130>
 800977e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009782:	4604      	mov	r4, r0
 8009784:	2301      	movs	r3, #1
 8009786:	e7f0      	b.n	800976a <_svfiprintf_r+0x192>
 8009788:	ab03      	add	r3, sp, #12
 800978a:	9300      	str	r3, [sp, #0]
 800978c:	462a      	mov	r2, r5
 800978e:	4b0e      	ldr	r3, [pc, #56]	@ (80097c8 <_svfiprintf_r+0x1f0>)
 8009790:	a904      	add	r1, sp, #16
 8009792:	4638      	mov	r0, r7
 8009794:	f3af 8000 	nop.w
 8009798:	1c42      	adds	r2, r0, #1
 800979a:	4606      	mov	r6, r0
 800979c:	d1d6      	bne.n	800974c <_svfiprintf_r+0x174>
 800979e:	89ab      	ldrh	r3, [r5, #12]
 80097a0:	065b      	lsls	r3, r3, #25
 80097a2:	f53f af2d 	bmi.w	8009600 <_svfiprintf_r+0x28>
 80097a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80097a8:	e72c      	b.n	8009604 <_svfiprintf_r+0x2c>
 80097aa:	ab03      	add	r3, sp, #12
 80097ac:	9300      	str	r3, [sp, #0]
 80097ae:	462a      	mov	r2, r5
 80097b0:	4b05      	ldr	r3, [pc, #20]	@ (80097c8 <_svfiprintf_r+0x1f0>)
 80097b2:	a904      	add	r1, sp, #16
 80097b4:	4638      	mov	r0, r7
 80097b6:	f000 f879 	bl	80098ac <_printf_i>
 80097ba:	e7ed      	b.n	8009798 <_svfiprintf_r+0x1c0>
 80097bc:	0800cef0 	.word	0x0800cef0
 80097c0:	0800cefa 	.word	0x0800cefa
 80097c4:	00000000 	.word	0x00000000
 80097c8:	08009521 	.word	0x08009521
 80097cc:	0800cef6 	.word	0x0800cef6

080097d0 <_printf_common>:
 80097d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80097d4:	4616      	mov	r6, r2
 80097d6:	4698      	mov	r8, r3
 80097d8:	688a      	ldr	r2, [r1, #8]
 80097da:	690b      	ldr	r3, [r1, #16]
 80097dc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80097e0:	4293      	cmp	r3, r2
 80097e2:	bfb8      	it	lt
 80097e4:	4613      	movlt	r3, r2
 80097e6:	6033      	str	r3, [r6, #0]
 80097e8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80097ec:	4607      	mov	r7, r0
 80097ee:	460c      	mov	r4, r1
 80097f0:	b10a      	cbz	r2, 80097f6 <_printf_common+0x26>
 80097f2:	3301      	adds	r3, #1
 80097f4:	6033      	str	r3, [r6, #0]
 80097f6:	6823      	ldr	r3, [r4, #0]
 80097f8:	0699      	lsls	r1, r3, #26
 80097fa:	bf42      	ittt	mi
 80097fc:	6833      	ldrmi	r3, [r6, #0]
 80097fe:	3302      	addmi	r3, #2
 8009800:	6033      	strmi	r3, [r6, #0]
 8009802:	6825      	ldr	r5, [r4, #0]
 8009804:	f015 0506 	ands.w	r5, r5, #6
 8009808:	d106      	bne.n	8009818 <_printf_common+0x48>
 800980a:	f104 0a19 	add.w	sl, r4, #25
 800980e:	68e3      	ldr	r3, [r4, #12]
 8009810:	6832      	ldr	r2, [r6, #0]
 8009812:	1a9b      	subs	r3, r3, r2
 8009814:	42ab      	cmp	r3, r5
 8009816:	dc26      	bgt.n	8009866 <_printf_common+0x96>
 8009818:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800981c:	6822      	ldr	r2, [r4, #0]
 800981e:	3b00      	subs	r3, #0
 8009820:	bf18      	it	ne
 8009822:	2301      	movne	r3, #1
 8009824:	0692      	lsls	r2, r2, #26
 8009826:	d42b      	bmi.n	8009880 <_printf_common+0xb0>
 8009828:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800982c:	4641      	mov	r1, r8
 800982e:	4638      	mov	r0, r7
 8009830:	47c8      	blx	r9
 8009832:	3001      	adds	r0, #1
 8009834:	d01e      	beq.n	8009874 <_printf_common+0xa4>
 8009836:	6823      	ldr	r3, [r4, #0]
 8009838:	6922      	ldr	r2, [r4, #16]
 800983a:	f003 0306 	and.w	r3, r3, #6
 800983e:	2b04      	cmp	r3, #4
 8009840:	bf02      	ittt	eq
 8009842:	68e5      	ldreq	r5, [r4, #12]
 8009844:	6833      	ldreq	r3, [r6, #0]
 8009846:	1aed      	subeq	r5, r5, r3
 8009848:	68a3      	ldr	r3, [r4, #8]
 800984a:	bf0c      	ite	eq
 800984c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009850:	2500      	movne	r5, #0
 8009852:	4293      	cmp	r3, r2
 8009854:	bfc4      	itt	gt
 8009856:	1a9b      	subgt	r3, r3, r2
 8009858:	18ed      	addgt	r5, r5, r3
 800985a:	2600      	movs	r6, #0
 800985c:	341a      	adds	r4, #26
 800985e:	42b5      	cmp	r5, r6
 8009860:	d11a      	bne.n	8009898 <_printf_common+0xc8>
 8009862:	2000      	movs	r0, #0
 8009864:	e008      	b.n	8009878 <_printf_common+0xa8>
 8009866:	2301      	movs	r3, #1
 8009868:	4652      	mov	r2, sl
 800986a:	4641      	mov	r1, r8
 800986c:	4638      	mov	r0, r7
 800986e:	47c8      	blx	r9
 8009870:	3001      	adds	r0, #1
 8009872:	d103      	bne.n	800987c <_printf_common+0xac>
 8009874:	f04f 30ff 	mov.w	r0, #4294967295
 8009878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800987c:	3501      	adds	r5, #1
 800987e:	e7c6      	b.n	800980e <_printf_common+0x3e>
 8009880:	18e1      	adds	r1, r4, r3
 8009882:	1c5a      	adds	r2, r3, #1
 8009884:	2030      	movs	r0, #48	@ 0x30
 8009886:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800988a:	4422      	add	r2, r4
 800988c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8009890:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8009894:	3302      	adds	r3, #2
 8009896:	e7c7      	b.n	8009828 <_printf_common+0x58>
 8009898:	2301      	movs	r3, #1
 800989a:	4622      	mov	r2, r4
 800989c:	4641      	mov	r1, r8
 800989e:	4638      	mov	r0, r7
 80098a0:	47c8      	blx	r9
 80098a2:	3001      	adds	r0, #1
 80098a4:	d0e6      	beq.n	8009874 <_printf_common+0xa4>
 80098a6:	3601      	adds	r6, #1
 80098a8:	e7d9      	b.n	800985e <_printf_common+0x8e>
	...

080098ac <_printf_i>:
 80098ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80098b0:	7e0f      	ldrb	r7, [r1, #24]
 80098b2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80098b4:	2f78      	cmp	r7, #120	@ 0x78
 80098b6:	4691      	mov	r9, r2
 80098b8:	4680      	mov	r8, r0
 80098ba:	460c      	mov	r4, r1
 80098bc:	469a      	mov	sl, r3
 80098be:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80098c2:	d807      	bhi.n	80098d4 <_printf_i+0x28>
 80098c4:	2f62      	cmp	r7, #98	@ 0x62
 80098c6:	d80a      	bhi.n	80098de <_printf_i+0x32>
 80098c8:	2f00      	cmp	r7, #0
 80098ca:	f000 80d2 	beq.w	8009a72 <_printf_i+0x1c6>
 80098ce:	2f58      	cmp	r7, #88	@ 0x58
 80098d0:	f000 80b9 	beq.w	8009a46 <_printf_i+0x19a>
 80098d4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80098d8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80098dc:	e03a      	b.n	8009954 <_printf_i+0xa8>
 80098de:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80098e2:	2b15      	cmp	r3, #21
 80098e4:	d8f6      	bhi.n	80098d4 <_printf_i+0x28>
 80098e6:	a101      	add	r1, pc, #4	@ (adr r1, 80098ec <_printf_i+0x40>)
 80098e8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80098ec:	08009945 	.word	0x08009945
 80098f0:	08009959 	.word	0x08009959
 80098f4:	080098d5 	.word	0x080098d5
 80098f8:	080098d5 	.word	0x080098d5
 80098fc:	080098d5 	.word	0x080098d5
 8009900:	080098d5 	.word	0x080098d5
 8009904:	08009959 	.word	0x08009959
 8009908:	080098d5 	.word	0x080098d5
 800990c:	080098d5 	.word	0x080098d5
 8009910:	080098d5 	.word	0x080098d5
 8009914:	080098d5 	.word	0x080098d5
 8009918:	08009a59 	.word	0x08009a59
 800991c:	08009983 	.word	0x08009983
 8009920:	08009a13 	.word	0x08009a13
 8009924:	080098d5 	.word	0x080098d5
 8009928:	080098d5 	.word	0x080098d5
 800992c:	08009a7b 	.word	0x08009a7b
 8009930:	080098d5 	.word	0x080098d5
 8009934:	08009983 	.word	0x08009983
 8009938:	080098d5 	.word	0x080098d5
 800993c:	080098d5 	.word	0x080098d5
 8009940:	08009a1b 	.word	0x08009a1b
 8009944:	6833      	ldr	r3, [r6, #0]
 8009946:	1d1a      	adds	r2, r3, #4
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	6032      	str	r2, [r6, #0]
 800994c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8009950:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8009954:	2301      	movs	r3, #1
 8009956:	e09d      	b.n	8009a94 <_printf_i+0x1e8>
 8009958:	6833      	ldr	r3, [r6, #0]
 800995a:	6820      	ldr	r0, [r4, #0]
 800995c:	1d19      	adds	r1, r3, #4
 800995e:	6031      	str	r1, [r6, #0]
 8009960:	0606      	lsls	r6, r0, #24
 8009962:	d501      	bpl.n	8009968 <_printf_i+0xbc>
 8009964:	681d      	ldr	r5, [r3, #0]
 8009966:	e003      	b.n	8009970 <_printf_i+0xc4>
 8009968:	0645      	lsls	r5, r0, #25
 800996a:	d5fb      	bpl.n	8009964 <_printf_i+0xb8>
 800996c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8009970:	2d00      	cmp	r5, #0
 8009972:	da03      	bge.n	800997c <_printf_i+0xd0>
 8009974:	232d      	movs	r3, #45	@ 0x2d
 8009976:	426d      	negs	r5, r5
 8009978:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800997c:	4859      	ldr	r0, [pc, #356]	@ (8009ae4 <_printf_i+0x238>)
 800997e:	230a      	movs	r3, #10
 8009980:	e011      	b.n	80099a6 <_printf_i+0xfa>
 8009982:	6821      	ldr	r1, [r4, #0]
 8009984:	6833      	ldr	r3, [r6, #0]
 8009986:	0608      	lsls	r0, r1, #24
 8009988:	f853 5b04 	ldr.w	r5, [r3], #4
 800998c:	d402      	bmi.n	8009994 <_printf_i+0xe8>
 800998e:	0649      	lsls	r1, r1, #25
 8009990:	bf48      	it	mi
 8009992:	b2ad      	uxthmi	r5, r5
 8009994:	2f6f      	cmp	r7, #111	@ 0x6f
 8009996:	4853      	ldr	r0, [pc, #332]	@ (8009ae4 <_printf_i+0x238>)
 8009998:	6033      	str	r3, [r6, #0]
 800999a:	bf14      	ite	ne
 800999c:	230a      	movne	r3, #10
 800999e:	2308      	moveq	r3, #8
 80099a0:	2100      	movs	r1, #0
 80099a2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80099a6:	6866      	ldr	r6, [r4, #4]
 80099a8:	60a6      	str	r6, [r4, #8]
 80099aa:	2e00      	cmp	r6, #0
 80099ac:	bfa2      	ittt	ge
 80099ae:	6821      	ldrge	r1, [r4, #0]
 80099b0:	f021 0104 	bicge.w	r1, r1, #4
 80099b4:	6021      	strge	r1, [r4, #0]
 80099b6:	b90d      	cbnz	r5, 80099bc <_printf_i+0x110>
 80099b8:	2e00      	cmp	r6, #0
 80099ba:	d04b      	beq.n	8009a54 <_printf_i+0x1a8>
 80099bc:	4616      	mov	r6, r2
 80099be:	fbb5 f1f3 	udiv	r1, r5, r3
 80099c2:	fb03 5711 	mls	r7, r3, r1, r5
 80099c6:	5dc7      	ldrb	r7, [r0, r7]
 80099c8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80099cc:	462f      	mov	r7, r5
 80099ce:	42bb      	cmp	r3, r7
 80099d0:	460d      	mov	r5, r1
 80099d2:	d9f4      	bls.n	80099be <_printf_i+0x112>
 80099d4:	2b08      	cmp	r3, #8
 80099d6:	d10b      	bne.n	80099f0 <_printf_i+0x144>
 80099d8:	6823      	ldr	r3, [r4, #0]
 80099da:	07df      	lsls	r7, r3, #31
 80099dc:	d508      	bpl.n	80099f0 <_printf_i+0x144>
 80099de:	6923      	ldr	r3, [r4, #16]
 80099e0:	6861      	ldr	r1, [r4, #4]
 80099e2:	4299      	cmp	r1, r3
 80099e4:	bfde      	ittt	le
 80099e6:	2330      	movle	r3, #48	@ 0x30
 80099e8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80099ec:	f106 36ff 	addle.w	r6, r6, #4294967295
 80099f0:	1b92      	subs	r2, r2, r6
 80099f2:	6122      	str	r2, [r4, #16]
 80099f4:	f8cd a000 	str.w	sl, [sp]
 80099f8:	464b      	mov	r3, r9
 80099fa:	aa03      	add	r2, sp, #12
 80099fc:	4621      	mov	r1, r4
 80099fe:	4640      	mov	r0, r8
 8009a00:	f7ff fee6 	bl	80097d0 <_printf_common>
 8009a04:	3001      	adds	r0, #1
 8009a06:	d14a      	bne.n	8009a9e <_printf_i+0x1f2>
 8009a08:	f04f 30ff 	mov.w	r0, #4294967295
 8009a0c:	b004      	add	sp, #16
 8009a0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009a12:	6823      	ldr	r3, [r4, #0]
 8009a14:	f043 0320 	orr.w	r3, r3, #32
 8009a18:	6023      	str	r3, [r4, #0]
 8009a1a:	4833      	ldr	r0, [pc, #204]	@ (8009ae8 <_printf_i+0x23c>)
 8009a1c:	2778      	movs	r7, #120	@ 0x78
 8009a1e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8009a22:	6823      	ldr	r3, [r4, #0]
 8009a24:	6831      	ldr	r1, [r6, #0]
 8009a26:	061f      	lsls	r7, r3, #24
 8009a28:	f851 5b04 	ldr.w	r5, [r1], #4
 8009a2c:	d402      	bmi.n	8009a34 <_printf_i+0x188>
 8009a2e:	065f      	lsls	r7, r3, #25
 8009a30:	bf48      	it	mi
 8009a32:	b2ad      	uxthmi	r5, r5
 8009a34:	6031      	str	r1, [r6, #0]
 8009a36:	07d9      	lsls	r1, r3, #31
 8009a38:	bf44      	itt	mi
 8009a3a:	f043 0320 	orrmi.w	r3, r3, #32
 8009a3e:	6023      	strmi	r3, [r4, #0]
 8009a40:	b11d      	cbz	r5, 8009a4a <_printf_i+0x19e>
 8009a42:	2310      	movs	r3, #16
 8009a44:	e7ac      	b.n	80099a0 <_printf_i+0xf4>
 8009a46:	4827      	ldr	r0, [pc, #156]	@ (8009ae4 <_printf_i+0x238>)
 8009a48:	e7e9      	b.n	8009a1e <_printf_i+0x172>
 8009a4a:	6823      	ldr	r3, [r4, #0]
 8009a4c:	f023 0320 	bic.w	r3, r3, #32
 8009a50:	6023      	str	r3, [r4, #0]
 8009a52:	e7f6      	b.n	8009a42 <_printf_i+0x196>
 8009a54:	4616      	mov	r6, r2
 8009a56:	e7bd      	b.n	80099d4 <_printf_i+0x128>
 8009a58:	6833      	ldr	r3, [r6, #0]
 8009a5a:	6825      	ldr	r5, [r4, #0]
 8009a5c:	6961      	ldr	r1, [r4, #20]
 8009a5e:	1d18      	adds	r0, r3, #4
 8009a60:	6030      	str	r0, [r6, #0]
 8009a62:	062e      	lsls	r6, r5, #24
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	d501      	bpl.n	8009a6c <_printf_i+0x1c0>
 8009a68:	6019      	str	r1, [r3, #0]
 8009a6a:	e002      	b.n	8009a72 <_printf_i+0x1c6>
 8009a6c:	0668      	lsls	r0, r5, #25
 8009a6e:	d5fb      	bpl.n	8009a68 <_printf_i+0x1bc>
 8009a70:	8019      	strh	r1, [r3, #0]
 8009a72:	2300      	movs	r3, #0
 8009a74:	6123      	str	r3, [r4, #16]
 8009a76:	4616      	mov	r6, r2
 8009a78:	e7bc      	b.n	80099f4 <_printf_i+0x148>
 8009a7a:	6833      	ldr	r3, [r6, #0]
 8009a7c:	1d1a      	adds	r2, r3, #4
 8009a7e:	6032      	str	r2, [r6, #0]
 8009a80:	681e      	ldr	r6, [r3, #0]
 8009a82:	6862      	ldr	r2, [r4, #4]
 8009a84:	2100      	movs	r1, #0
 8009a86:	4630      	mov	r0, r6
 8009a88:	f7f6 fbaa 	bl	80001e0 <memchr>
 8009a8c:	b108      	cbz	r0, 8009a92 <_printf_i+0x1e6>
 8009a8e:	1b80      	subs	r0, r0, r6
 8009a90:	6060      	str	r0, [r4, #4]
 8009a92:	6863      	ldr	r3, [r4, #4]
 8009a94:	6123      	str	r3, [r4, #16]
 8009a96:	2300      	movs	r3, #0
 8009a98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8009a9c:	e7aa      	b.n	80099f4 <_printf_i+0x148>
 8009a9e:	6923      	ldr	r3, [r4, #16]
 8009aa0:	4632      	mov	r2, r6
 8009aa2:	4649      	mov	r1, r9
 8009aa4:	4640      	mov	r0, r8
 8009aa6:	47d0      	blx	sl
 8009aa8:	3001      	adds	r0, #1
 8009aaa:	d0ad      	beq.n	8009a08 <_printf_i+0x15c>
 8009aac:	6823      	ldr	r3, [r4, #0]
 8009aae:	079b      	lsls	r3, r3, #30
 8009ab0:	d413      	bmi.n	8009ada <_printf_i+0x22e>
 8009ab2:	68e0      	ldr	r0, [r4, #12]
 8009ab4:	9b03      	ldr	r3, [sp, #12]
 8009ab6:	4298      	cmp	r0, r3
 8009ab8:	bfb8      	it	lt
 8009aba:	4618      	movlt	r0, r3
 8009abc:	e7a6      	b.n	8009a0c <_printf_i+0x160>
 8009abe:	2301      	movs	r3, #1
 8009ac0:	4632      	mov	r2, r6
 8009ac2:	4649      	mov	r1, r9
 8009ac4:	4640      	mov	r0, r8
 8009ac6:	47d0      	blx	sl
 8009ac8:	3001      	adds	r0, #1
 8009aca:	d09d      	beq.n	8009a08 <_printf_i+0x15c>
 8009acc:	3501      	adds	r5, #1
 8009ace:	68e3      	ldr	r3, [r4, #12]
 8009ad0:	9903      	ldr	r1, [sp, #12]
 8009ad2:	1a5b      	subs	r3, r3, r1
 8009ad4:	42ab      	cmp	r3, r5
 8009ad6:	dcf2      	bgt.n	8009abe <_printf_i+0x212>
 8009ad8:	e7eb      	b.n	8009ab2 <_printf_i+0x206>
 8009ada:	2500      	movs	r5, #0
 8009adc:	f104 0619 	add.w	r6, r4, #25
 8009ae0:	e7f5      	b.n	8009ace <_printf_i+0x222>
 8009ae2:	bf00      	nop
 8009ae4:	0800cf01 	.word	0x0800cf01
 8009ae8:	0800cf12 	.word	0x0800cf12

08009aec <memmove>:
 8009aec:	4288      	cmp	r0, r1
 8009aee:	b510      	push	{r4, lr}
 8009af0:	eb01 0402 	add.w	r4, r1, r2
 8009af4:	d902      	bls.n	8009afc <memmove+0x10>
 8009af6:	4284      	cmp	r4, r0
 8009af8:	4623      	mov	r3, r4
 8009afa:	d807      	bhi.n	8009b0c <memmove+0x20>
 8009afc:	1e43      	subs	r3, r0, #1
 8009afe:	42a1      	cmp	r1, r4
 8009b00:	d008      	beq.n	8009b14 <memmove+0x28>
 8009b02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009b06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009b0a:	e7f8      	b.n	8009afe <memmove+0x12>
 8009b0c:	4402      	add	r2, r0
 8009b0e:	4601      	mov	r1, r0
 8009b10:	428a      	cmp	r2, r1
 8009b12:	d100      	bne.n	8009b16 <memmove+0x2a>
 8009b14:	bd10      	pop	{r4, pc}
 8009b16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009b1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009b1e:	e7f7      	b.n	8009b10 <memmove+0x24>

08009b20 <_sbrk_r>:
 8009b20:	b538      	push	{r3, r4, r5, lr}
 8009b22:	4d06      	ldr	r5, [pc, #24]	@ (8009b3c <_sbrk_r+0x1c>)
 8009b24:	2300      	movs	r3, #0
 8009b26:	4604      	mov	r4, r0
 8009b28:	4608      	mov	r0, r1
 8009b2a:	602b      	str	r3, [r5, #0]
 8009b2c:	f7f8 fd10 	bl	8002550 <_sbrk>
 8009b30:	1c43      	adds	r3, r0, #1
 8009b32:	d102      	bne.n	8009b3a <_sbrk_r+0x1a>
 8009b34:	682b      	ldr	r3, [r5, #0]
 8009b36:	b103      	cbz	r3, 8009b3a <_sbrk_r+0x1a>
 8009b38:	6023      	str	r3, [r4, #0]
 8009b3a:	bd38      	pop	{r3, r4, r5, pc}
 8009b3c:	200056f4 	.word	0x200056f4

08009b40 <_realloc_r>:
 8009b40:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b44:	4680      	mov	r8, r0
 8009b46:	4615      	mov	r5, r2
 8009b48:	460c      	mov	r4, r1
 8009b4a:	b921      	cbnz	r1, 8009b56 <_realloc_r+0x16>
 8009b4c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009b50:	4611      	mov	r1, r2
 8009b52:	f7ff bc59 	b.w	8009408 <_malloc_r>
 8009b56:	b92a      	cbnz	r2, 8009b64 <_realloc_r+0x24>
 8009b58:	f7ff fbea 	bl	8009330 <_free_r>
 8009b5c:	2400      	movs	r4, #0
 8009b5e:	4620      	mov	r0, r4
 8009b60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009b64:	f000 f81a 	bl	8009b9c <_malloc_usable_size_r>
 8009b68:	4285      	cmp	r5, r0
 8009b6a:	4606      	mov	r6, r0
 8009b6c:	d802      	bhi.n	8009b74 <_realloc_r+0x34>
 8009b6e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8009b72:	d8f4      	bhi.n	8009b5e <_realloc_r+0x1e>
 8009b74:	4629      	mov	r1, r5
 8009b76:	4640      	mov	r0, r8
 8009b78:	f7ff fc46 	bl	8009408 <_malloc_r>
 8009b7c:	4607      	mov	r7, r0
 8009b7e:	2800      	cmp	r0, #0
 8009b80:	d0ec      	beq.n	8009b5c <_realloc_r+0x1c>
 8009b82:	42b5      	cmp	r5, r6
 8009b84:	462a      	mov	r2, r5
 8009b86:	4621      	mov	r1, r4
 8009b88:	bf28      	it	cs
 8009b8a:	4632      	movcs	r2, r6
 8009b8c:	f7ff fbc2 	bl	8009314 <memcpy>
 8009b90:	4621      	mov	r1, r4
 8009b92:	4640      	mov	r0, r8
 8009b94:	f7ff fbcc 	bl	8009330 <_free_r>
 8009b98:	463c      	mov	r4, r7
 8009b9a:	e7e0      	b.n	8009b5e <_realloc_r+0x1e>

08009b9c <_malloc_usable_size_r>:
 8009b9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009ba0:	1f18      	subs	r0, r3, #4
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	bfbc      	itt	lt
 8009ba6:	580b      	ldrlt	r3, [r1, r0]
 8009ba8:	18c0      	addlt	r0, r0, r3
 8009baa:	4770      	bx	lr
 8009bac:	0000      	movs	r0, r0
	...

08009bb0 <sin>:
 8009bb0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009bb2:	ec53 2b10 	vmov	r2, r3, d0
 8009bb6:	4826      	ldr	r0, [pc, #152]	@ (8009c50 <sin+0xa0>)
 8009bb8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8009bbc:	4281      	cmp	r1, r0
 8009bbe:	d807      	bhi.n	8009bd0 <sin+0x20>
 8009bc0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8009c48 <sin+0x98>
 8009bc4:	2000      	movs	r0, #0
 8009bc6:	b005      	add	sp, #20
 8009bc8:	f85d eb04 	ldr.w	lr, [sp], #4
 8009bcc:	f000 b90c 	b.w	8009de8 <__kernel_sin>
 8009bd0:	4820      	ldr	r0, [pc, #128]	@ (8009c54 <sin+0xa4>)
 8009bd2:	4281      	cmp	r1, r0
 8009bd4:	d908      	bls.n	8009be8 <sin+0x38>
 8009bd6:	4610      	mov	r0, r2
 8009bd8:	4619      	mov	r1, r3
 8009bda:	f7f6 fb55 	bl	8000288 <__aeabi_dsub>
 8009bde:	ec41 0b10 	vmov	d0, r0, r1
 8009be2:	b005      	add	sp, #20
 8009be4:	f85d fb04 	ldr.w	pc, [sp], #4
 8009be8:	4668      	mov	r0, sp
 8009bea:	f000 f9b9 	bl	8009f60 <__ieee754_rem_pio2>
 8009bee:	f000 0003 	and.w	r0, r0, #3
 8009bf2:	2801      	cmp	r0, #1
 8009bf4:	d00c      	beq.n	8009c10 <sin+0x60>
 8009bf6:	2802      	cmp	r0, #2
 8009bf8:	d011      	beq.n	8009c1e <sin+0x6e>
 8009bfa:	b9e8      	cbnz	r0, 8009c38 <sin+0x88>
 8009bfc:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c00:	ed9d 0b00 	vldr	d0, [sp]
 8009c04:	2001      	movs	r0, #1
 8009c06:	f000 f8ef 	bl	8009de8 <__kernel_sin>
 8009c0a:	ec51 0b10 	vmov	r0, r1, d0
 8009c0e:	e7e6      	b.n	8009bde <sin+0x2e>
 8009c10:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c14:	ed9d 0b00 	vldr	d0, [sp]
 8009c18:	f000 f81e 	bl	8009c58 <__kernel_cos>
 8009c1c:	e7f5      	b.n	8009c0a <sin+0x5a>
 8009c1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c22:	ed9d 0b00 	vldr	d0, [sp]
 8009c26:	2001      	movs	r0, #1
 8009c28:	f000 f8de 	bl	8009de8 <__kernel_sin>
 8009c2c:	ec53 2b10 	vmov	r2, r3, d0
 8009c30:	4610      	mov	r0, r2
 8009c32:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8009c36:	e7d2      	b.n	8009bde <sin+0x2e>
 8009c38:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009c3c:	ed9d 0b00 	vldr	d0, [sp]
 8009c40:	f000 f80a 	bl	8009c58 <__kernel_cos>
 8009c44:	e7f2      	b.n	8009c2c <sin+0x7c>
 8009c46:	bf00      	nop
	...
 8009c50:	3fe921fb 	.word	0x3fe921fb
 8009c54:	7fefffff 	.word	0x7fefffff

08009c58 <__kernel_cos>:
 8009c58:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c5c:	ec57 6b10 	vmov	r6, r7, d0
 8009c60:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009c64:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8009c68:	ed8d 1b00 	vstr	d1, [sp]
 8009c6c:	d206      	bcs.n	8009c7c <__kernel_cos+0x24>
 8009c6e:	4630      	mov	r0, r6
 8009c70:	4639      	mov	r1, r7
 8009c72:	f7f6 ff5b 	bl	8000b2c <__aeabi_d2iz>
 8009c76:	2800      	cmp	r0, #0
 8009c78:	f000 8088 	beq.w	8009d8c <__kernel_cos+0x134>
 8009c7c:	4632      	mov	r2, r6
 8009c7e:	463b      	mov	r3, r7
 8009c80:	4630      	mov	r0, r6
 8009c82:	4639      	mov	r1, r7
 8009c84:	f7f6 fcb8 	bl	80005f8 <__aeabi_dmul>
 8009c88:	4b51      	ldr	r3, [pc, #324]	@ (8009dd0 <__kernel_cos+0x178>)
 8009c8a:	2200      	movs	r2, #0
 8009c8c:	4604      	mov	r4, r0
 8009c8e:	460d      	mov	r5, r1
 8009c90:	f7f6 fcb2 	bl	80005f8 <__aeabi_dmul>
 8009c94:	a340      	add	r3, pc, #256	@ (adr r3, 8009d98 <__kernel_cos+0x140>)
 8009c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c9a:	4682      	mov	sl, r0
 8009c9c:	468b      	mov	fp, r1
 8009c9e:	4620      	mov	r0, r4
 8009ca0:	4629      	mov	r1, r5
 8009ca2:	f7f6 fca9 	bl	80005f8 <__aeabi_dmul>
 8009ca6:	a33e      	add	r3, pc, #248	@ (adr r3, 8009da0 <__kernel_cos+0x148>)
 8009ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cac:	f7f6 faee 	bl	800028c <__adddf3>
 8009cb0:	4622      	mov	r2, r4
 8009cb2:	462b      	mov	r3, r5
 8009cb4:	f7f6 fca0 	bl	80005f8 <__aeabi_dmul>
 8009cb8:	a33b      	add	r3, pc, #236	@ (adr r3, 8009da8 <__kernel_cos+0x150>)
 8009cba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cbe:	f7f6 fae3 	bl	8000288 <__aeabi_dsub>
 8009cc2:	4622      	mov	r2, r4
 8009cc4:	462b      	mov	r3, r5
 8009cc6:	f7f6 fc97 	bl	80005f8 <__aeabi_dmul>
 8009cca:	a339      	add	r3, pc, #228	@ (adr r3, 8009db0 <__kernel_cos+0x158>)
 8009ccc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd0:	f7f6 fadc 	bl	800028c <__adddf3>
 8009cd4:	4622      	mov	r2, r4
 8009cd6:	462b      	mov	r3, r5
 8009cd8:	f7f6 fc8e 	bl	80005f8 <__aeabi_dmul>
 8009cdc:	a336      	add	r3, pc, #216	@ (adr r3, 8009db8 <__kernel_cos+0x160>)
 8009cde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ce2:	f7f6 fad1 	bl	8000288 <__aeabi_dsub>
 8009ce6:	4622      	mov	r2, r4
 8009ce8:	462b      	mov	r3, r5
 8009cea:	f7f6 fc85 	bl	80005f8 <__aeabi_dmul>
 8009cee:	a334      	add	r3, pc, #208	@ (adr r3, 8009dc0 <__kernel_cos+0x168>)
 8009cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf4:	f7f6 faca 	bl	800028c <__adddf3>
 8009cf8:	4622      	mov	r2, r4
 8009cfa:	462b      	mov	r3, r5
 8009cfc:	f7f6 fc7c 	bl	80005f8 <__aeabi_dmul>
 8009d00:	4622      	mov	r2, r4
 8009d02:	462b      	mov	r3, r5
 8009d04:	f7f6 fc78 	bl	80005f8 <__aeabi_dmul>
 8009d08:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009d0c:	4604      	mov	r4, r0
 8009d0e:	460d      	mov	r5, r1
 8009d10:	4630      	mov	r0, r6
 8009d12:	4639      	mov	r1, r7
 8009d14:	f7f6 fc70 	bl	80005f8 <__aeabi_dmul>
 8009d18:	460b      	mov	r3, r1
 8009d1a:	4602      	mov	r2, r0
 8009d1c:	4629      	mov	r1, r5
 8009d1e:	4620      	mov	r0, r4
 8009d20:	f7f6 fab2 	bl	8000288 <__aeabi_dsub>
 8009d24:	4b2b      	ldr	r3, [pc, #172]	@ (8009dd4 <__kernel_cos+0x17c>)
 8009d26:	4598      	cmp	r8, r3
 8009d28:	4606      	mov	r6, r0
 8009d2a:	460f      	mov	r7, r1
 8009d2c:	d810      	bhi.n	8009d50 <__kernel_cos+0xf8>
 8009d2e:	4602      	mov	r2, r0
 8009d30:	460b      	mov	r3, r1
 8009d32:	4650      	mov	r0, sl
 8009d34:	4659      	mov	r1, fp
 8009d36:	f7f6 faa7 	bl	8000288 <__aeabi_dsub>
 8009d3a:	460b      	mov	r3, r1
 8009d3c:	4926      	ldr	r1, [pc, #152]	@ (8009dd8 <__kernel_cos+0x180>)
 8009d3e:	4602      	mov	r2, r0
 8009d40:	2000      	movs	r0, #0
 8009d42:	f7f6 faa1 	bl	8000288 <__aeabi_dsub>
 8009d46:	ec41 0b10 	vmov	d0, r0, r1
 8009d4a:	b003      	add	sp, #12
 8009d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d50:	4b22      	ldr	r3, [pc, #136]	@ (8009ddc <__kernel_cos+0x184>)
 8009d52:	4921      	ldr	r1, [pc, #132]	@ (8009dd8 <__kernel_cos+0x180>)
 8009d54:	4598      	cmp	r8, r3
 8009d56:	bf8c      	ite	hi
 8009d58:	4d21      	ldrhi	r5, [pc, #132]	@ (8009de0 <__kernel_cos+0x188>)
 8009d5a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8009d5e:	2400      	movs	r4, #0
 8009d60:	4622      	mov	r2, r4
 8009d62:	462b      	mov	r3, r5
 8009d64:	2000      	movs	r0, #0
 8009d66:	f7f6 fa8f 	bl	8000288 <__aeabi_dsub>
 8009d6a:	4622      	mov	r2, r4
 8009d6c:	4680      	mov	r8, r0
 8009d6e:	4689      	mov	r9, r1
 8009d70:	462b      	mov	r3, r5
 8009d72:	4650      	mov	r0, sl
 8009d74:	4659      	mov	r1, fp
 8009d76:	f7f6 fa87 	bl	8000288 <__aeabi_dsub>
 8009d7a:	4632      	mov	r2, r6
 8009d7c:	463b      	mov	r3, r7
 8009d7e:	f7f6 fa83 	bl	8000288 <__aeabi_dsub>
 8009d82:	4602      	mov	r2, r0
 8009d84:	460b      	mov	r3, r1
 8009d86:	4640      	mov	r0, r8
 8009d88:	4649      	mov	r1, r9
 8009d8a:	e7da      	b.n	8009d42 <__kernel_cos+0xea>
 8009d8c:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8009dc8 <__kernel_cos+0x170>
 8009d90:	e7db      	b.n	8009d4a <__kernel_cos+0xf2>
 8009d92:	bf00      	nop
 8009d94:	f3af 8000 	nop.w
 8009d98:	be8838d4 	.word	0xbe8838d4
 8009d9c:	bda8fae9 	.word	0xbda8fae9
 8009da0:	bdb4b1c4 	.word	0xbdb4b1c4
 8009da4:	3e21ee9e 	.word	0x3e21ee9e
 8009da8:	809c52ad 	.word	0x809c52ad
 8009dac:	3e927e4f 	.word	0x3e927e4f
 8009db0:	19cb1590 	.word	0x19cb1590
 8009db4:	3efa01a0 	.word	0x3efa01a0
 8009db8:	16c15177 	.word	0x16c15177
 8009dbc:	3f56c16c 	.word	0x3f56c16c
 8009dc0:	5555554c 	.word	0x5555554c
 8009dc4:	3fa55555 	.word	0x3fa55555
 8009dc8:	00000000 	.word	0x00000000
 8009dcc:	3ff00000 	.word	0x3ff00000
 8009dd0:	3fe00000 	.word	0x3fe00000
 8009dd4:	3fd33332 	.word	0x3fd33332
 8009dd8:	3ff00000 	.word	0x3ff00000
 8009ddc:	3fe90000 	.word	0x3fe90000
 8009de0:	3fd20000 	.word	0x3fd20000
 8009de4:	00000000 	.word	0x00000000

08009de8 <__kernel_sin>:
 8009de8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dec:	ec55 4b10 	vmov	r4, r5, d0
 8009df0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8009df4:	b085      	sub	sp, #20
 8009df6:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8009dfa:	ed8d 1b02 	vstr	d1, [sp, #8]
 8009dfe:	4680      	mov	r8, r0
 8009e00:	d205      	bcs.n	8009e0e <__kernel_sin+0x26>
 8009e02:	4620      	mov	r0, r4
 8009e04:	4629      	mov	r1, r5
 8009e06:	f7f6 fe91 	bl	8000b2c <__aeabi_d2iz>
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	d052      	beq.n	8009eb4 <__kernel_sin+0xcc>
 8009e0e:	4622      	mov	r2, r4
 8009e10:	462b      	mov	r3, r5
 8009e12:	4620      	mov	r0, r4
 8009e14:	4629      	mov	r1, r5
 8009e16:	f7f6 fbef 	bl	80005f8 <__aeabi_dmul>
 8009e1a:	4682      	mov	sl, r0
 8009e1c:	468b      	mov	fp, r1
 8009e1e:	4602      	mov	r2, r0
 8009e20:	460b      	mov	r3, r1
 8009e22:	4620      	mov	r0, r4
 8009e24:	4629      	mov	r1, r5
 8009e26:	f7f6 fbe7 	bl	80005f8 <__aeabi_dmul>
 8009e2a:	a342      	add	r3, pc, #264	@ (adr r3, 8009f34 <__kernel_sin+0x14c>)
 8009e2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e30:	e9cd 0100 	strd	r0, r1, [sp]
 8009e34:	4650      	mov	r0, sl
 8009e36:	4659      	mov	r1, fp
 8009e38:	f7f6 fbde 	bl	80005f8 <__aeabi_dmul>
 8009e3c:	a33f      	add	r3, pc, #252	@ (adr r3, 8009f3c <__kernel_sin+0x154>)
 8009e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e42:	f7f6 fa21 	bl	8000288 <__aeabi_dsub>
 8009e46:	4652      	mov	r2, sl
 8009e48:	465b      	mov	r3, fp
 8009e4a:	f7f6 fbd5 	bl	80005f8 <__aeabi_dmul>
 8009e4e:	a33d      	add	r3, pc, #244	@ (adr r3, 8009f44 <__kernel_sin+0x15c>)
 8009e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e54:	f7f6 fa1a 	bl	800028c <__adddf3>
 8009e58:	4652      	mov	r2, sl
 8009e5a:	465b      	mov	r3, fp
 8009e5c:	f7f6 fbcc 	bl	80005f8 <__aeabi_dmul>
 8009e60:	a33a      	add	r3, pc, #232	@ (adr r3, 8009f4c <__kernel_sin+0x164>)
 8009e62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e66:	f7f6 fa0f 	bl	8000288 <__aeabi_dsub>
 8009e6a:	4652      	mov	r2, sl
 8009e6c:	465b      	mov	r3, fp
 8009e6e:	f7f6 fbc3 	bl	80005f8 <__aeabi_dmul>
 8009e72:	a338      	add	r3, pc, #224	@ (adr r3, 8009f54 <__kernel_sin+0x16c>)
 8009e74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e78:	f7f6 fa08 	bl	800028c <__adddf3>
 8009e7c:	4606      	mov	r6, r0
 8009e7e:	460f      	mov	r7, r1
 8009e80:	f1b8 0f00 	cmp.w	r8, #0
 8009e84:	d11b      	bne.n	8009ebe <__kernel_sin+0xd6>
 8009e86:	4602      	mov	r2, r0
 8009e88:	460b      	mov	r3, r1
 8009e8a:	4650      	mov	r0, sl
 8009e8c:	4659      	mov	r1, fp
 8009e8e:	f7f6 fbb3 	bl	80005f8 <__aeabi_dmul>
 8009e92:	a325      	add	r3, pc, #148	@ (adr r3, 8009f28 <__kernel_sin+0x140>)
 8009e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e98:	f7f6 f9f6 	bl	8000288 <__aeabi_dsub>
 8009e9c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009ea0:	f7f6 fbaa 	bl	80005f8 <__aeabi_dmul>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	4620      	mov	r0, r4
 8009eaa:	4629      	mov	r1, r5
 8009eac:	f7f6 f9ee 	bl	800028c <__adddf3>
 8009eb0:	4604      	mov	r4, r0
 8009eb2:	460d      	mov	r5, r1
 8009eb4:	ec45 4b10 	vmov	d0, r4, r5
 8009eb8:	b005      	add	sp, #20
 8009eba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ebe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8009f30 <__kernel_sin+0x148>)
 8009ec4:	2200      	movs	r2, #0
 8009ec6:	f7f6 fb97 	bl	80005f8 <__aeabi_dmul>
 8009eca:	4632      	mov	r2, r6
 8009ecc:	4680      	mov	r8, r0
 8009ece:	4689      	mov	r9, r1
 8009ed0:	463b      	mov	r3, r7
 8009ed2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ed6:	f7f6 fb8f 	bl	80005f8 <__aeabi_dmul>
 8009eda:	4602      	mov	r2, r0
 8009edc:	460b      	mov	r3, r1
 8009ede:	4640      	mov	r0, r8
 8009ee0:	4649      	mov	r1, r9
 8009ee2:	f7f6 f9d1 	bl	8000288 <__aeabi_dsub>
 8009ee6:	4652      	mov	r2, sl
 8009ee8:	465b      	mov	r3, fp
 8009eea:	f7f6 fb85 	bl	80005f8 <__aeabi_dmul>
 8009eee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ef2:	f7f6 f9c9 	bl	8000288 <__aeabi_dsub>
 8009ef6:	a30c      	add	r3, pc, #48	@ (adr r3, 8009f28 <__kernel_sin+0x140>)
 8009ef8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009efc:	4606      	mov	r6, r0
 8009efe:	460f      	mov	r7, r1
 8009f00:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f04:	f7f6 fb78 	bl	80005f8 <__aeabi_dmul>
 8009f08:	4602      	mov	r2, r0
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	4630      	mov	r0, r6
 8009f0e:	4639      	mov	r1, r7
 8009f10:	f7f6 f9bc 	bl	800028c <__adddf3>
 8009f14:	4602      	mov	r2, r0
 8009f16:	460b      	mov	r3, r1
 8009f18:	4620      	mov	r0, r4
 8009f1a:	4629      	mov	r1, r5
 8009f1c:	f7f6 f9b4 	bl	8000288 <__aeabi_dsub>
 8009f20:	e7c6      	b.n	8009eb0 <__kernel_sin+0xc8>
 8009f22:	bf00      	nop
 8009f24:	f3af 8000 	nop.w
 8009f28:	55555549 	.word	0x55555549
 8009f2c:	3fc55555 	.word	0x3fc55555
 8009f30:	3fe00000 	.word	0x3fe00000
 8009f34:	5acfd57c 	.word	0x5acfd57c
 8009f38:	3de5d93a 	.word	0x3de5d93a
 8009f3c:	8a2b9ceb 	.word	0x8a2b9ceb
 8009f40:	3e5ae5e6 	.word	0x3e5ae5e6
 8009f44:	57b1fe7d 	.word	0x57b1fe7d
 8009f48:	3ec71de3 	.word	0x3ec71de3
 8009f4c:	19c161d5 	.word	0x19c161d5
 8009f50:	3f2a01a0 	.word	0x3f2a01a0
 8009f54:	1110f8a6 	.word	0x1110f8a6
 8009f58:	3f811111 	.word	0x3f811111
 8009f5c:	00000000 	.word	0x00000000

08009f60 <__ieee754_rem_pio2>:
 8009f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f64:	ec57 6b10 	vmov	r6, r7, d0
 8009f68:	4bc5      	ldr	r3, [pc, #788]	@ (800a280 <__ieee754_rem_pio2+0x320>)
 8009f6a:	b08d      	sub	sp, #52	@ 0x34
 8009f6c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8009f70:	4598      	cmp	r8, r3
 8009f72:	4604      	mov	r4, r0
 8009f74:	9704      	str	r7, [sp, #16]
 8009f76:	d807      	bhi.n	8009f88 <__ieee754_rem_pio2+0x28>
 8009f78:	2200      	movs	r2, #0
 8009f7a:	2300      	movs	r3, #0
 8009f7c:	ed80 0b00 	vstr	d0, [r0]
 8009f80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8009f84:	2500      	movs	r5, #0
 8009f86:	e028      	b.n	8009fda <__ieee754_rem_pio2+0x7a>
 8009f88:	4bbe      	ldr	r3, [pc, #760]	@ (800a284 <__ieee754_rem_pio2+0x324>)
 8009f8a:	4598      	cmp	r8, r3
 8009f8c:	d878      	bhi.n	800a080 <__ieee754_rem_pio2+0x120>
 8009f8e:	9b04      	ldr	r3, [sp, #16]
 8009f90:	4dbd      	ldr	r5, [pc, #756]	@ (800a288 <__ieee754_rem_pio2+0x328>)
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	4630      	mov	r0, r6
 8009f96:	a3ac      	add	r3, pc, #688	@ (adr r3, 800a248 <__ieee754_rem_pio2+0x2e8>)
 8009f98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f9c:	4639      	mov	r1, r7
 8009f9e:	dd38      	ble.n	800a012 <__ieee754_rem_pio2+0xb2>
 8009fa0:	f7f6 f972 	bl	8000288 <__aeabi_dsub>
 8009fa4:	45a8      	cmp	r8, r5
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	460f      	mov	r7, r1
 8009faa:	d01a      	beq.n	8009fe2 <__ieee754_rem_pio2+0x82>
 8009fac:	a3a8      	add	r3, pc, #672	@ (adr r3, 800a250 <__ieee754_rem_pio2+0x2f0>)
 8009fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fb2:	f7f6 f969 	bl	8000288 <__aeabi_dsub>
 8009fb6:	4602      	mov	r2, r0
 8009fb8:	460b      	mov	r3, r1
 8009fba:	4680      	mov	r8, r0
 8009fbc:	4689      	mov	r9, r1
 8009fbe:	4630      	mov	r0, r6
 8009fc0:	4639      	mov	r1, r7
 8009fc2:	f7f6 f961 	bl	8000288 <__aeabi_dsub>
 8009fc6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800a250 <__ieee754_rem_pio2+0x2f0>)
 8009fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fcc:	f7f6 f95c 	bl	8000288 <__aeabi_dsub>
 8009fd0:	e9c4 8900 	strd	r8, r9, [r4]
 8009fd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8009fd8:	2501      	movs	r5, #1
 8009fda:	4628      	mov	r0, r5
 8009fdc:	b00d      	add	sp, #52	@ 0x34
 8009fde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009fe2:	a39d      	add	r3, pc, #628	@ (adr r3, 800a258 <__ieee754_rem_pio2+0x2f8>)
 8009fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fe8:	f7f6 f94e 	bl	8000288 <__aeabi_dsub>
 8009fec:	a39c      	add	r3, pc, #624	@ (adr r3, 800a260 <__ieee754_rem_pio2+0x300>)
 8009fee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ff2:	4606      	mov	r6, r0
 8009ff4:	460f      	mov	r7, r1
 8009ff6:	f7f6 f947 	bl	8000288 <__aeabi_dsub>
 8009ffa:	4602      	mov	r2, r0
 8009ffc:	460b      	mov	r3, r1
 8009ffe:	4680      	mov	r8, r0
 800a000:	4689      	mov	r9, r1
 800a002:	4630      	mov	r0, r6
 800a004:	4639      	mov	r1, r7
 800a006:	f7f6 f93f 	bl	8000288 <__aeabi_dsub>
 800a00a:	a395      	add	r3, pc, #596	@ (adr r3, 800a260 <__ieee754_rem_pio2+0x300>)
 800a00c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a010:	e7dc      	b.n	8009fcc <__ieee754_rem_pio2+0x6c>
 800a012:	f7f6 f93b 	bl	800028c <__adddf3>
 800a016:	45a8      	cmp	r8, r5
 800a018:	4606      	mov	r6, r0
 800a01a:	460f      	mov	r7, r1
 800a01c:	d018      	beq.n	800a050 <__ieee754_rem_pio2+0xf0>
 800a01e:	a38c      	add	r3, pc, #560	@ (adr r3, 800a250 <__ieee754_rem_pio2+0x2f0>)
 800a020:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a024:	f7f6 f932 	bl	800028c <__adddf3>
 800a028:	4602      	mov	r2, r0
 800a02a:	460b      	mov	r3, r1
 800a02c:	4680      	mov	r8, r0
 800a02e:	4689      	mov	r9, r1
 800a030:	4630      	mov	r0, r6
 800a032:	4639      	mov	r1, r7
 800a034:	f7f6 f928 	bl	8000288 <__aeabi_dsub>
 800a038:	a385      	add	r3, pc, #532	@ (adr r3, 800a250 <__ieee754_rem_pio2+0x2f0>)
 800a03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a03e:	f7f6 f925 	bl	800028c <__adddf3>
 800a042:	f04f 35ff 	mov.w	r5, #4294967295
 800a046:	e9c4 8900 	strd	r8, r9, [r4]
 800a04a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a04e:	e7c4      	b.n	8009fda <__ieee754_rem_pio2+0x7a>
 800a050:	a381      	add	r3, pc, #516	@ (adr r3, 800a258 <__ieee754_rem_pio2+0x2f8>)
 800a052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a056:	f7f6 f919 	bl	800028c <__adddf3>
 800a05a:	a381      	add	r3, pc, #516	@ (adr r3, 800a260 <__ieee754_rem_pio2+0x300>)
 800a05c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a060:	4606      	mov	r6, r0
 800a062:	460f      	mov	r7, r1
 800a064:	f7f6 f912 	bl	800028c <__adddf3>
 800a068:	4602      	mov	r2, r0
 800a06a:	460b      	mov	r3, r1
 800a06c:	4680      	mov	r8, r0
 800a06e:	4689      	mov	r9, r1
 800a070:	4630      	mov	r0, r6
 800a072:	4639      	mov	r1, r7
 800a074:	f7f6 f908 	bl	8000288 <__aeabi_dsub>
 800a078:	a379      	add	r3, pc, #484	@ (adr r3, 800a260 <__ieee754_rem_pio2+0x300>)
 800a07a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a07e:	e7de      	b.n	800a03e <__ieee754_rem_pio2+0xde>
 800a080:	4b82      	ldr	r3, [pc, #520]	@ (800a28c <__ieee754_rem_pio2+0x32c>)
 800a082:	4598      	cmp	r8, r3
 800a084:	f200 80d1 	bhi.w	800a22a <__ieee754_rem_pio2+0x2ca>
 800a088:	f000 f966 	bl	800a358 <fabs>
 800a08c:	ec57 6b10 	vmov	r6, r7, d0
 800a090:	a375      	add	r3, pc, #468	@ (adr r3, 800a268 <__ieee754_rem_pio2+0x308>)
 800a092:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a096:	4630      	mov	r0, r6
 800a098:	4639      	mov	r1, r7
 800a09a:	f7f6 faad 	bl	80005f8 <__aeabi_dmul>
 800a09e:	4b7c      	ldr	r3, [pc, #496]	@ (800a290 <__ieee754_rem_pio2+0x330>)
 800a0a0:	2200      	movs	r2, #0
 800a0a2:	f7f6 f8f3 	bl	800028c <__adddf3>
 800a0a6:	f7f6 fd41 	bl	8000b2c <__aeabi_d2iz>
 800a0aa:	4605      	mov	r5, r0
 800a0ac:	f7f6 fa3a 	bl	8000524 <__aeabi_i2d>
 800a0b0:	4602      	mov	r2, r0
 800a0b2:	460b      	mov	r3, r1
 800a0b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800a0b8:	a363      	add	r3, pc, #396	@ (adr r3, 800a248 <__ieee754_rem_pio2+0x2e8>)
 800a0ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0be:	f7f6 fa9b 	bl	80005f8 <__aeabi_dmul>
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	4630      	mov	r0, r6
 800a0c8:	4639      	mov	r1, r7
 800a0ca:	f7f6 f8dd 	bl	8000288 <__aeabi_dsub>
 800a0ce:	a360      	add	r3, pc, #384	@ (adr r3, 800a250 <__ieee754_rem_pio2+0x2f0>)
 800a0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0d4:	4682      	mov	sl, r0
 800a0d6:	468b      	mov	fp, r1
 800a0d8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a0dc:	f7f6 fa8c 	bl	80005f8 <__aeabi_dmul>
 800a0e0:	2d1f      	cmp	r5, #31
 800a0e2:	4606      	mov	r6, r0
 800a0e4:	460f      	mov	r7, r1
 800a0e6:	dc0c      	bgt.n	800a102 <__ieee754_rem_pio2+0x1a2>
 800a0e8:	4b6a      	ldr	r3, [pc, #424]	@ (800a294 <__ieee754_rem_pio2+0x334>)
 800a0ea:	1e6a      	subs	r2, r5, #1
 800a0ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a0f0:	4543      	cmp	r3, r8
 800a0f2:	d006      	beq.n	800a102 <__ieee754_rem_pio2+0x1a2>
 800a0f4:	4632      	mov	r2, r6
 800a0f6:	463b      	mov	r3, r7
 800a0f8:	4650      	mov	r0, sl
 800a0fa:	4659      	mov	r1, fp
 800a0fc:	f7f6 f8c4 	bl	8000288 <__aeabi_dsub>
 800a100:	e00e      	b.n	800a120 <__ieee754_rem_pio2+0x1c0>
 800a102:	463b      	mov	r3, r7
 800a104:	4632      	mov	r2, r6
 800a106:	4650      	mov	r0, sl
 800a108:	4659      	mov	r1, fp
 800a10a:	f7f6 f8bd 	bl	8000288 <__aeabi_dsub>
 800a10e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a112:	9305      	str	r3, [sp, #20]
 800a114:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a118:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800a11c:	2b10      	cmp	r3, #16
 800a11e:	dc02      	bgt.n	800a126 <__ieee754_rem_pio2+0x1c6>
 800a120:	e9c4 0100 	strd	r0, r1, [r4]
 800a124:	e039      	b.n	800a19a <__ieee754_rem_pio2+0x23a>
 800a126:	a34c      	add	r3, pc, #304	@ (adr r3, 800a258 <__ieee754_rem_pio2+0x2f8>)
 800a128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a12c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a130:	f7f6 fa62 	bl	80005f8 <__aeabi_dmul>
 800a134:	4606      	mov	r6, r0
 800a136:	460f      	mov	r7, r1
 800a138:	4602      	mov	r2, r0
 800a13a:	460b      	mov	r3, r1
 800a13c:	4650      	mov	r0, sl
 800a13e:	4659      	mov	r1, fp
 800a140:	f7f6 f8a2 	bl	8000288 <__aeabi_dsub>
 800a144:	4602      	mov	r2, r0
 800a146:	460b      	mov	r3, r1
 800a148:	4680      	mov	r8, r0
 800a14a:	4689      	mov	r9, r1
 800a14c:	4650      	mov	r0, sl
 800a14e:	4659      	mov	r1, fp
 800a150:	f7f6 f89a 	bl	8000288 <__aeabi_dsub>
 800a154:	4632      	mov	r2, r6
 800a156:	463b      	mov	r3, r7
 800a158:	f7f6 f896 	bl	8000288 <__aeabi_dsub>
 800a15c:	a340      	add	r3, pc, #256	@ (adr r3, 800a260 <__ieee754_rem_pio2+0x300>)
 800a15e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a162:	4606      	mov	r6, r0
 800a164:	460f      	mov	r7, r1
 800a166:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a16a:	f7f6 fa45 	bl	80005f8 <__aeabi_dmul>
 800a16e:	4632      	mov	r2, r6
 800a170:	463b      	mov	r3, r7
 800a172:	f7f6 f889 	bl	8000288 <__aeabi_dsub>
 800a176:	4602      	mov	r2, r0
 800a178:	460b      	mov	r3, r1
 800a17a:	4606      	mov	r6, r0
 800a17c:	460f      	mov	r7, r1
 800a17e:	4640      	mov	r0, r8
 800a180:	4649      	mov	r1, r9
 800a182:	f7f6 f881 	bl	8000288 <__aeabi_dsub>
 800a186:	9a05      	ldr	r2, [sp, #20]
 800a188:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800a18c:	1ad3      	subs	r3, r2, r3
 800a18e:	2b31      	cmp	r3, #49	@ 0x31
 800a190:	dc20      	bgt.n	800a1d4 <__ieee754_rem_pio2+0x274>
 800a192:	e9c4 0100 	strd	r0, r1, [r4]
 800a196:	46c2      	mov	sl, r8
 800a198:	46cb      	mov	fp, r9
 800a19a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800a19e:	4650      	mov	r0, sl
 800a1a0:	4642      	mov	r2, r8
 800a1a2:	464b      	mov	r3, r9
 800a1a4:	4659      	mov	r1, fp
 800a1a6:	f7f6 f86f 	bl	8000288 <__aeabi_dsub>
 800a1aa:	463b      	mov	r3, r7
 800a1ac:	4632      	mov	r2, r6
 800a1ae:	f7f6 f86b 	bl	8000288 <__aeabi_dsub>
 800a1b2:	9b04      	ldr	r3, [sp, #16]
 800a1b4:	2b00      	cmp	r3, #0
 800a1b6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a1ba:	f6bf af0e 	bge.w	8009fda <__ieee754_rem_pio2+0x7a>
 800a1be:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800a1c2:	6063      	str	r3, [r4, #4]
 800a1c4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a1c8:	f8c4 8000 	str.w	r8, [r4]
 800a1cc:	60a0      	str	r0, [r4, #8]
 800a1ce:	60e3      	str	r3, [r4, #12]
 800a1d0:	426d      	negs	r5, r5
 800a1d2:	e702      	b.n	8009fda <__ieee754_rem_pio2+0x7a>
 800a1d4:	a326      	add	r3, pc, #152	@ (adr r3, 800a270 <__ieee754_rem_pio2+0x310>)
 800a1d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1da:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a1de:	f7f6 fa0b 	bl	80005f8 <__aeabi_dmul>
 800a1e2:	4606      	mov	r6, r0
 800a1e4:	460f      	mov	r7, r1
 800a1e6:	4602      	mov	r2, r0
 800a1e8:	460b      	mov	r3, r1
 800a1ea:	4640      	mov	r0, r8
 800a1ec:	4649      	mov	r1, r9
 800a1ee:	f7f6 f84b 	bl	8000288 <__aeabi_dsub>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	460b      	mov	r3, r1
 800a1f6:	4682      	mov	sl, r0
 800a1f8:	468b      	mov	fp, r1
 800a1fa:	4640      	mov	r0, r8
 800a1fc:	4649      	mov	r1, r9
 800a1fe:	f7f6 f843 	bl	8000288 <__aeabi_dsub>
 800a202:	4632      	mov	r2, r6
 800a204:	463b      	mov	r3, r7
 800a206:	f7f6 f83f 	bl	8000288 <__aeabi_dsub>
 800a20a:	a31b      	add	r3, pc, #108	@ (adr r3, 800a278 <__ieee754_rem_pio2+0x318>)
 800a20c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a210:	4606      	mov	r6, r0
 800a212:	460f      	mov	r7, r1
 800a214:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a218:	f7f6 f9ee 	bl	80005f8 <__aeabi_dmul>
 800a21c:	4632      	mov	r2, r6
 800a21e:	463b      	mov	r3, r7
 800a220:	f7f6 f832 	bl	8000288 <__aeabi_dsub>
 800a224:	4606      	mov	r6, r0
 800a226:	460f      	mov	r7, r1
 800a228:	e764      	b.n	800a0f4 <__ieee754_rem_pio2+0x194>
 800a22a:	4b1b      	ldr	r3, [pc, #108]	@ (800a298 <__ieee754_rem_pio2+0x338>)
 800a22c:	4598      	cmp	r8, r3
 800a22e:	d935      	bls.n	800a29c <__ieee754_rem_pio2+0x33c>
 800a230:	4632      	mov	r2, r6
 800a232:	463b      	mov	r3, r7
 800a234:	4630      	mov	r0, r6
 800a236:	4639      	mov	r1, r7
 800a238:	f7f6 f826 	bl	8000288 <__aeabi_dsub>
 800a23c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a240:	e9c4 0100 	strd	r0, r1, [r4]
 800a244:	e69e      	b.n	8009f84 <__ieee754_rem_pio2+0x24>
 800a246:	bf00      	nop
 800a248:	54400000 	.word	0x54400000
 800a24c:	3ff921fb 	.word	0x3ff921fb
 800a250:	1a626331 	.word	0x1a626331
 800a254:	3dd0b461 	.word	0x3dd0b461
 800a258:	1a600000 	.word	0x1a600000
 800a25c:	3dd0b461 	.word	0x3dd0b461
 800a260:	2e037073 	.word	0x2e037073
 800a264:	3ba3198a 	.word	0x3ba3198a
 800a268:	6dc9c883 	.word	0x6dc9c883
 800a26c:	3fe45f30 	.word	0x3fe45f30
 800a270:	2e000000 	.word	0x2e000000
 800a274:	3ba3198a 	.word	0x3ba3198a
 800a278:	252049c1 	.word	0x252049c1
 800a27c:	397b839a 	.word	0x397b839a
 800a280:	3fe921fb 	.word	0x3fe921fb
 800a284:	4002d97b 	.word	0x4002d97b
 800a288:	3ff921fb 	.word	0x3ff921fb
 800a28c:	413921fb 	.word	0x413921fb
 800a290:	3fe00000 	.word	0x3fe00000
 800a294:	0800cf24 	.word	0x0800cf24
 800a298:	7fefffff 	.word	0x7fefffff
 800a29c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800a2a0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800a2a4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800a2a8:	4630      	mov	r0, r6
 800a2aa:	460f      	mov	r7, r1
 800a2ac:	f7f6 fc3e 	bl	8000b2c <__aeabi_d2iz>
 800a2b0:	f7f6 f938 	bl	8000524 <__aeabi_i2d>
 800a2b4:	4602      	mov	r2, r0
 800a2b6:	460b      	mov	r3, r1
 800a2b8:	4630      	mov	r0, r6
 800a2ba:	4639      	mov	r1, r7
 800a2bc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a2c0:	f7f5 ffe2 	bl	8000288 <__aeabi_dsub>
 800a2c4:	4b22      	ldr	r3, [pc, #136]	@ (800a350 <__ieee754_rem_pio2+0x3f0>)
 800a2c6:	2200      	movs	r2, #0
 800a2c8:	f7f6 f996 	bl	80005f8 <__aeabi_dmul>
 800a2cc:	460f      	mov	r7, r1
 800a2ce:	4606      	mov	r6, r0
 800a2d0:	f7f6 fc2c 	bl	8000b2c <__aeabi_d2iz>
 800a2d4:	f7f6 f926 	bl	8000524 <__aeabi_i2d>
 800a2d8:	4602      	mov	r2, r0
 800a2da:	460b      	mov	r3, r1
 800a2dc:	4630      	mov	r0, r6
 800a2de:	4639      	mov	r1, r7
 800a2e0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800a2e4:	f7f5 ffd0 	bl	8000288 <__aeabi_dsub>
 800a2e8:	4b19      	ldr	r3, [pc, #100]	@ (800a350 <__ieee754_rem_pio2+0x3f0>)
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f7f6 f984 	bl	80005f8 <__aeabi_dmul>
 800a2f0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800a2f4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800a2f8:	f04f 0803 	mov.w	r8, #3
 800a2fc:	2600      	movs	r6, #0
 800a2fe:	2700      	movs	r7, #0
 800a300:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800a304:	4632      	mov	r2, r6
 800a306:	463b      	mov	r3, r7
 800a308:	46c2      	mov	sl, r8
 800a30a:	f108 38ff 	add.w	r8, r8, #4294967295
 800a30e:	f7f6 fbdb 	bl	8000ac8 <__aeabi_dcmpeq>
 800a312:	2800      	cmp	r0, #0
 800a314:	d1f4      	bne.n	800a300 <__ieee754_rem_pio2+0x3a0>
 800a316:	4b0f      	ldr	r3, [pc, #60]	@ (800a354 <__ieee754_rem_pio2+0x3f4>)
 800a318:	9301      	str	r3, [sp, #4]
 800a31a:	2302      	movs	r3, #2
 800a31c:	9300      	str	r3, [sp, #0]
 800a31e:	462a      	mov	r2, r5
 800a320:	4653      	mov	r3, sl
 800a322:	4621      	mov	r1, r4
 800a324:	a806      	add	r0, sp, #24
 800a326:	f000 f81f 	bl	800a368 <__kernel_rem_pio2>
 800a32a:	9b04      	ldr	r3, [sp, #16]
 800a32c:	2b00      	cmp	r3, #0
 800a32e:	4605      	mov	r5, r0
 800a330:	f6bf ae53 	bge.w	8009fda <__ieee754_rem_pio2+0x7a>
 800a334:	e9d4 2100 	ldrd	r2, r1, [r4]
 800a338:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a33c:	e9c4 2300 	strd	r2, r3, [r4]
 800a340:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800a344:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a348:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800a34c:	e740      	b.n	800a1d0 <__ieee754_rem_pio2+0x270>
 800a34e:	bf00      	nop
 800a350:	41700000 	.word	0x41700000
 800a354:	0800cfa4 	.word	0x0800cfa4

0800a358 <fabs>:
 800a358:	ec51 0b10 	vmov	r0, r1, d0
 800a35c:	4602      	mov	r2, r0
 800a35e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800a362:	ec43 2b10 	vmov	d0, r2, r3
 800a366:	4770      	bx	lr

0800a368 <__kernel_rem_pio2>:
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	ed2d 8b02 	vpush	{d8}
 800a370:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800a374:	f112 0f14 	cmn.w	r2, #20
 800a378:	9306      	str	r3, [sp, #24]
 800a37a:	9104      	str	r1, [sp, #16]
 800a37c:	4bbe      	ldr	r3, [pc, #760]	@ (800a678 <__kernel_rem_pio2+0x310>)
 800a37e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800a380:	9008      	str	r0, [sp, #32]
 800a382:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a386:	9300      	str	r3, [sp, #0]
 800a388:	9b06      	ldr	r3, [sp, #24]
 800a38a:	f103 33ff 	add.w	r3, r3, #4294967295
 800a38e:	bfa8      	it	ge
 800a390:	1ed4      	subge	r4, r2, #3
 800a392:	9305      	str	r3, [sp, #20]
 800a394:	bfb2      	itee	lt
 800a396:	2400      	movlt	r4, #0
 800a398:	2318      	movge	r3, #24
 800a39a:	fb94 f4f3 	sdivge	r4, r4, r3
 800a39e:	f06f 0317 	mvn.w	r3, #23
 800a3a2:	fb04 3303 	mla	r3, r4, r3, r3
 800a3a6:	eb03 0b02 	add.w	fp, r3, r2
 800a3aa:	9b00      	ldr	r3, [sp, #0]
 800a3ac:	9a05      	ldr	r2, [sp, #20]
 800a3ae:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 800a668 <__kernel_rem_pio2+0x300>
 800a3b2:	eb03 0802 	add.w	r8, r3, r2
 800a3b6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a3b8:	1aa7      	subs	r7, r4, r2
 800a3ba:	ae20      	add	r6, sp, #128	@ 0x80
 800a3bc:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800a3c0:	2500      	movs	r5, #0
 800a3c2:	4545      	cmp	r5, r8
 800a3c4:	dd13      	ble.n	800a3ee <__kernel_rem_pio2+0x86>
 800a3c6:	9b06      	ldr	r3, [sp, #24]
 800a3c8:	aa20      	add	r2, sp, #128	@ 0x80
 800a3ca:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800a3ce:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800a3d2:	f04f 0800 	mov.w	r8, #0
 800a3d6:	9b00      	ldr	r3, [sp, #0]
 800a3d8:	4598      	cmp	r8, r3
 800a3da:	dc31      	bgt.n	800a440 <__kernel_rem_pio2+0xd8>
 800a3dc:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 800a668 <__kernel_rem_pio2+0x300>
 800a3e0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a3e4:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a3e8:	462f      	mov	r7, r5
 800a3ea:	2600      	movs	r6, #0
 800a3ec:	e01b      	b.n	800a426 <__kernel_rem_pio2+0xbe>
 800a3ee:	42ef      	cmn	r7, r5
 800a3f0:	d407      	bmi.n	800a402 <__kernel_rem_pio2+0x9a>
 800a3f2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800a3f6:	f7f6 f895 	bl	8000524 <__aeabi_i2d>
 800a3fa:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a3fe:	3501      	adds	r5, #1
 800a400:	e7df      	b.n	800a3c2 <__kernel_rem_pio2+0x5a>
 800a402:	ec51 0b18 	vmov	r0, r1, d8
 800a406:	e7f8      	b.n	800a3fa <__kernel_rem_pio2+0x92>
 800a408:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a40c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a410:	f7f6 f8f2 	bl	80005f8 <__aeabi_dmul>
 800a414:	4602      	mov	r2, r0
 800a416:	460b      	mov	r3, r1
 800a418:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a41c:	f7f5 ff36 	bl	800028c <__adddf3>
 800a420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a424:	3601      	adds	r6, #1
 800a426:	9b05      	ldr	r3, [sp, #20]
 800a428:	429e      	cmp	r6, r3
 800a42a:	f1a7 0708 	sub.w	r7, r7, #8
 800a42e:	ddeb      	ble.n	800a408 <__kernel_rem_pio2+0xa0>
 800a430:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a434:	f108 0801 	add.w	r8, r8, #1
 800a438:	ecaa 7b02 	vstmia	sl!, {d7}
 800a43c:	3508      	adds	r5, #8
 800a43e:	e7ca      	b.n	800a3d6 <__kernel_rem_pio2+0x6e>
 800a440:	9b00      	ldr	r3, [sp, #0]
 800a442:	f8dd 8000 	ldr.w	r8, [sp]
 800a446:	aa0c      	add	r2, sp, #48	@ 0x30
 800a448:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a44c:	930a      	str	r3, [sp, #40]	@ 0x28
 800a44e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800a450:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800a454:	9309      	str	r3, [sp, #36]	@ 0x24
 800a456:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800a45a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800a45c:	ab98      	add	r3, sp, #608	@ 0x260
 800a45e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800a462:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800a466:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a46a:	ac0c      	add	r4, sp, #48	@ 0x30
 800a46c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a46e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800a472:	46a1      	mov	r9, r4
 800a474:	46c2      	mov	sl, r8
 800a476:	f1ba 0f00 	cmp.w	sl, #0
 800a47a:	f1a5 0508 	sub.w	r5, r5, #8
 800a47e:	dc77      	bgt.n	800a570 <__kernel_rem_pio2+0x208>
 800a480:	4658      	mov	r0, fp
 800a482:	ed9d 0b02 	vldr	d0, [sp, #8]
 800a486:	f000 fac7 	bl	800aa18 <scalbn>
 800a48a:	ec57 6b10 	vmov	r6, r7, d0
 800a48e:	2200      	movs	r2, #0
 800a490:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800a494:	4630      	mov	r0, r6
 800a496:	4639      	mov	r1, r7
 800a498:	f7f6 f8ae 	bl	80005f8 <__aeabi_dmul>
 800a49c:	ec41 0b10 	vmov	d0, r0, r1
 800a4a0:	f000 fb3a 	bl	800ab18 <floor>
 800a4a4:	4b75      	ldr	r3, [pc, #468]	@ (800a67c <__kernel_rem_pio2+0x314>)
 800a4a6:	ec51 0b10 	vmov	r0, r1, d0
 800a4aa:	2200      	movs	r2, #0
 800a4ac:	f7f6 f8a4 	bl	80005f8 <__aeabi_dmul>
 800a4b0:	4602      	mov	r2, r0
 800a4b2:	460b      	mov	r3, r1
 800a4b4:	4630      	mov	r0, r6
 800a4b6:	4639      	mov	r1, r7
 800a4b8:	f7f5 fee6 	bl	8000288 <__aeabi_dsub>
 800a4bc:	460f      	mov	r7, r1
 800a4be:	4606      	mov	r6, r0
 800a4c0:	f7f6 fb34 	bl	8000b2c <__aeabi_d2iz>
 800a4c4:	9002      	str	r0, [sp, #8]
 800a4c6:	f7f6 f82d 	bl	8000524 <__aeabi_i2d>
 800a4ca:	4602      	mov	r2, r0
 800a4cc:	460b      	mov	r3, r1
 800a4ce:	4630      	mov	r0, r6
 800a4d0:	4639      	mov	r1, r7
 800a4d2:	f7f5 fed9 	bl	8000288 <__aeabi_dsub>
 800a4d6:	f1bb 0f00 	cmp.w	fp, #0
 800a4da:	4606      	mov	r6, r0
 800a4dc:	460f      	mov	r7, r1
 800a4de:	dd6c      	ble.n	800a5ba <__kernel_rem_pio2+0x252>
 800a4e0:	f108 31ff 	add.w	r1, r8, #4294967295
 800a4e4:	ab0c      	add	r3, sp, #48	@ 0x30
 800a4e6:	9d02      	ldr	r5, [sp, #8]
 800a4e8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a4ec:	f1cb 0018 	rsb	r0, fp, #24
 800a4f0:	fa43 f200 	asr.w	r2, r3, r0
 800a4f4:	4415      	add	r5, r2
 800a4f6:	4082      	lsls	r2, r0
 800a4f8:	1a9b      	subs	r3, r3, r2
 800a4fa:	aa0c      	add	r2, sp, #48	@ 0x30
 800a4fc:	9502      	str	r5, [sp, #8]
 800a4fe:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800a502:	f1cb 0217 	rsb	r2, fp, #23
 800a506:	fa43 f902 	asr.w	r9, r3, r2
 800a50a:	f1b9 0f00 	cmp.w	r9, #0
 800a50e:	dd64      	ble.n	800a5da <__kernel_rem_pio2+0x272>
 800a510:	9b02      	ldr	r3, [sp, #8]
 800a512:	2200      	movs	r2, #0
 800a514:	3301      	adds	r3, #1
 800a516:	9302      	str	r3, [sp, #8]
 800a518:	4615      	mov	r5, r2
 800a51a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800a51e:	4590      	cmp	r8, r2
 800a520:	f300 80b8 	bgt.w	800a694 <__kernel_rem_pio2+0x32c>
 800a524:	f1bb 0f00 	cmp.w	fp, #0
 800a528:	dd07      	ble.n	800a53a <__kernel_rem_pio2+0x1d2>
 800a52a:	f1bb 0f01 	cmp.w	fp, #1
 800a52e:	f000 80bf 	beq.w	800a6b0 <__kernel_rem_pio2+0x348>
 800a532:	f1bb 0f02 	cmp.w	fp, #2
 800a536:	f000 80c6 	beq.w	800a6c6 <__kernel_rem_pio2+0x35e>
 800a53a:	f1b9 0f02 	cmp.w	r9, #2
 800a53e:	d14c      	bne.n	800a5da <__kernel_rem_pio2+0x272>
 800a540:	4632      	mov	r2, r6
 800a542:	463b      	mov	r3, r7
 800a544:	494e      	ldr	r1, [pc, #312]	@ (800a680 <__kernel_rem_pio2+0x318>)
 800a546:	2000      	movs	r0, #0
 800a548:	f7f5 fe9e 	bl	8000288 <__aeabi_dsub>
 800a54c:	4606      	mov	r6, r0
 800a54e:	460f      	mov	r7, r1
 800a550:	2d00      	cmp	r5, #0
 800a552:	d042      	beq.n	800a5da <__kernel_rem_pio2+0x272>
 800a554:	4658      	mov	r0, fp
 800a556:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 800a670 <__kernel_rem_pio2+0x308>
 800a55a:	f000 fa5d 	bl	800aa18 <scalbn>
 800a55e:	4630      	mov	r0, r6
 800a560:	4639      	mov	r1, r7
 800a562:	ec53 2b10 	vmov	r2, r3, d0
 800a566:	f7f5 fe8f 	bl	8000288 <__aeabi_dsub>
 800a56a:	4606      	mov	r6, r0
 800a56c:	460f      	mov	r7, r1
 800a56e:	e034      	b.n	800a5da <__kernel_rem_pio2+0x272>
 800a570:	4b44      	ldr	r3, [pc, #272]	@ (800a684 <__kernel_rem_pio2+0x31c>)
 800a572:	2200      	movs	r2, #0
 800a574:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a578:	f7f6 f83e 	bl	80005f8 <__aeabi_dmul>
 800a57c:	f7f6 fad6 	bl	8000b2c <__aeabi_d2iz>
 800a580:	f7f5 ffd0 	bl	8000524 <__aeabi_i2d>
 800a584:	4b40      	ldr	r3, [pc, #256]	@ (800a688 <__kernel_rem_pio2+0x320>)
 800a586:	2200      	movs	r2, #0
 800a588:	4606      	mov	r6, r0
 800a58a:	460f      	mov	r7, r1
 800a58c:	f7f6 f834 	bl	80005f8 <__aeabi_dmul>
 800a590:	4602      	mov	r2, r0
 800a592:	460b      	mov	r3, r1
 800a594:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a598:	f7f5 fe76 	bl	8000288 <__aeabi_dsub>
 800a59c:	f7f6 fac6 	bl	8000b2c <__aeabi_d2iz>
 800a5a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800a5a4:	f849 0b04 	str.w	r0, [r9], #4
 800a5a8:	4639      	mov	r1, r7
 800a5aa:	4630      	mov	r0, r6
 800a5ac:	f7f5 fe6e 	bl	800028c <__adddf3>
 800a5b0:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a5b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a5b8:	e75d      	b.n	800a476 <__kernel_rem_pio2+0x10e>
 800a5ba:	d107      	bne.n	800a5cc <__kernel_rem_pio2+0x264>
 800a5bc:	f108 33ff 	add.w	r3, r8, #4294967295
 800a5c0:	aa0c      	add	r2, sp, #48	@ 0x30
 800a5c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a5c6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800a5ca:	e79e      	b.n	800a50a <__kernel_rem_pio2+0x1a2>
 800a5cc:	4b2f      	ldr	r3, [pc, #188]	@ (800a68c <__kernel_rem_pio2+0x324>)
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f7f6 fa98 	bl	8000b04 <__aeabi_dcmpge>
 800a5d4:	2800      	cmp	r0, #0
 800a5d6:	d143      	bne.n	800a660 <__kernel_rem_pio2+0x2f8>
 800a5d8:	4681      	mov	r9, r0
 800a5da:	2200      	movs	r2, #0
 800a5dc:	2300      	movs	r3, #0
 800a5de:	4630      	mov	r0, r6
 800a5e0:	4639      	mov	r1, r7
 800a5e2:	f7f6 fa71 	bl	8000ac8 <__aeabi_dcmpeq>
 800a5e6:	2800      	cmp	r0, #0
 800a5e8:	f000 80bf 	beq.w	800a76a <__kernel_rem_pio2+0x402>
 800a5ec:	f108 33ff 	add.w	r3, r8, #4294967295
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	9900      	ldr	r1, [sp, #0]
 800a5f4:	428b      	cmp	r3, r1
 800a5f6:	da6e      	bge.n	800a6d6 <__kernel_rem_pio2+0x36e>
 800a5f8:	2a00      	cmp	r2, #0
 800a5fa:	f000 8089 	beq.w	800a710 <__kernel_rem_pio2+0x3a8>
 800a5fe:	f108 38ff 	add.w	r8, r8, #4294967295
 800a602:	ab0c      	add	r3, sp, #48	@ 0x30
 800a604:	f1ab 0b18 	sub.w	fp, fp, #24
 800a608:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800a60c:	2b00      	cmp	r3, #0
 800a60e:	d0f6      	beq.n	800a5fe <__kernel_rem_pio2+0x296>
 800a610:	4658      	mov	r0, fp
 800a612:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 800a670 <__kernel_rem_pio2+0x308>
 800a616:	f000 f9ff 	bl	800aa18 <scalbn>
 800a61a:	f108 0301 	add.w	r3, r8, #1
 800a61e:	00da      	lsls	r2, r3, #3
 800a620:	9205      	str	r2, [sp, #20]
 800a622:	ec55 4b10 	vmov	r4, r5, d0
 800a626:	aa70      	add	r2, sp, #448	@ 0x1c0
 800a628:	f8df b058 	ldr.w	fp, [pc, #88]	@ 800a684 <__kernel_rem_pio2+0x31c>
 800a62c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800a630:	4646      	mov	r6, r8
 800a632:	f04f 0a00 	mov.w	sl, #0
 800a636:	2e00      	cmp	r6, #0
 800a638:	f280 80cf 	bge.w	800a7da <__kernel_rem_pio2+0x472>
 800a63c:	4644      	mov	r4, r8
 800a63e:	2c00      	cmp	r4, #0
 800a640:	f2c0 80fd 	blt.w	800a83e <__kernel_rem_pio2+0x4d6>
 800a644:	4b12      	ldr	r3, [pc, #72]	@ (800a690 <__kernel_rem_pio2+0x328>)
 800a646:	461f      	mov	r7, r3
 800a648:	ab70      	add	r3, sp, #448	@ 0x1c0
 800a64a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a64e:	9306      	str	r3, [sp, #24]
 800a650:	f04f 0a00 	mov.w	sl, #0
 800a654:	f04f 0b00 	mov.w	fp, #0
 800a658:	2600      	movs	r6, #0
 800a65a:	eba8 0504 	sub.w	r5, r8, r4
 800a65e:	e0e2      	b.n	800a826 <__kernel_rem_pio2+0x4be>
 800a660:	f04f 0902 	mov.w	r9, #2
 800a664:	e754      	b.n	800a510 <__kernel_rem_pio2+0x1a8>
 800a666:	bf00      	nop
	...
 800a674:	3ff00000 	.word	0x3ff00000
 800a678:	0800d0f0 	.word	0x0800d0f0
 800a67c:	40200000 	.word	0x40200000
 800a680:	3ff00000 	.word	0x3ff00000
 800a684:	3e700000 	.word	0x3e700000
 800a688:	41700000 	.word	0x41700000
 800a68c:	3fe00000 	.word	0x3fe00000
 800a690:	0800d0b0 	.word	0x0800d0b0
 800a694:	f854 3b04 	ldr.w	r3, [r4], #4
 800a698:	b945      	cbnz	r5, 800a6ac <__kernel_rem_pio2+0x344>
 800a69a:	b123      	cbz	r3, 800a6a6 <__kernel_rem_pio2+0x33e>
 800a69c:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800a6a0:	f844 3c04 	str.w	r3, [r4, #-4]
 800a6a4:	2301      	movs	r3, #1
 800a6a6:	3201      	adds	r2, #1
 800a6a8:	461d      	mov	r5, r3
 800a6aa:	e738      	b.n	800a51e <__kernel_rem_pio2+0x1b6>
 800a6ac:	1acb      	subs	r3, r1, r3
 800a6ae:	e7f7      	b.n	800a6a0 <__kernel_rem_pio2+0x338>
 800a6b0:	f108 32ff 	add.w	r2, r8, #4294967295
 800a6b4:	ab0c      	add	r3, sp, #48	@ 0x30
 800a6b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6ba:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800a6be:	a90c      	add	r1, sp, #48	@ 0x30
 800a6c0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800a6c4:	e739      	b.n	800a53a <__kernel_rem_pio2+0x1d2>
 800a6c6:	f108 32ff 	add.w	r2, r8, #4294967295
 800a6ca:	ab0c      	add	r3, sp, #48	@ 0x30
 800a6cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d0:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800a6d4:	e7f3      	b.n	800a6be <__kernel_rem_pio2+0x356>
 800a6d6:	a90c      	add	r1, sp, #48	@ 0x30
 800a6d8:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800a6dc:	3b01      	subs	r3, #1
 800a6de:	430a      	orrs	r2, r1
 800a6e0:	e787      	b.n	800a5f2 <__kernel_rem_pio2+0x28a>
 800a6e2:	3401      	adds	r4, #1
 800a6e4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800a6e8:	2a00      	cmp	r2, #0
 800a6ea:	d0fa      	beq.n	800a6e2 <__kernel_rem_pio2+0x37a>
 800a6ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800a6ee:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a6f2:	eb0d 0503 	add.w	r5, sp, r3
 800a6f6:	9b06      	ldr	r3, [sp, #24]
 800a6f8:	aa20      	add	r2, sp, #128	@ 0x80
 800a6fa:	4443      	add	r3, r8
 800a6fc:	f108 0701 	add.w	r7, r8, #1
 800a700:	3d98      	subs	r5, #152	@ 0x98
 800a702:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800a706:	4444      	add	r4, r8
 800a708:	42bc      	cmp	r4, r7
 800a70a:	da04      	bge.n	800a716 <__kernel_rem_pio2+0x3ae>
 800a70c:	46a0      	mov	r8, r4
 800a70e:	e6a2      	b.n	800a456 <__kernel_rem_pio2+0xee>
 800a710:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a712:	2401      	movs	r4, #1
 800a714:	e7e6      	b.n	800a6e4 <__kernel_rem_pio2+0x37c>
 800a716:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a718:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800a71c:	f7f5 ff02 	bl	8000524 <__aeabi_i2d>
 800a720:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 800a9e8 <__kernel_rem_pio2+0x680>
 800a724:	e8e6 0102 	strd	r0, r1, [r6], #8
 800a728:	ed8d 7b02 	vstr	d7, [sp, #8]
 800a72c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800a730:	46b2      	mov	sl, r6
 800a732:	f04f 0800 	mov.w	r8, #0
 800a736:	9b05      	ldr	r3, [sp, #20]
 800a738:	4598      	cmp	r8, r3
 800a73a:	dd05      	ble.n	800a748 <__kernel_rem_pio2+0x3e0>
 800a73c:	ed9d 7b02 	vldr	d7, [sp, #8]
 800a740:	3701      	adds	r7, #1
 800a742:	eca5 7b02 	vstmia	r5!, {d7}
 800a746:	e7df      	b.n	800a708 <__kernel_rem_pio2+0x3a0>
 800a748:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800a74c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800a750:	f7f5 ff52 	bl	80005f8 <__aeabi_dmul>
 800a754:	4602      	mov	r2, r0
 800a756:	460b      	mov	r3, r1
 800a758:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a75c:	f7f5 fd96 	bl	800028c <__adddf3>
 800a760:	f108 0801 	add.w	r8, r8, #1
 800a764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a768:	e7e5      	b.n	800a736 <__kernel_rem_pio2+0x3ce>
 800a76a:	f1cb 0000 	rsb	r0, fp, #0
 800a76e:	ec47 6b10 	vmov	d0, r6, r7
 800a772:	f000 f951 	bl	800aa18 <scalbn>
 800a776:	ec55 4b10 	vmov	r4, r5, d0
 800a77a:	4b9d      	ldr	r3, [pc, #628]	@ (800a9f0 <__kernel_rem_pio2+0x688>)
 800a77c:	2200      	movs	r2, #0
 800a77e:	4620      	mov	r0, r4
 800a780:	4629      	mov	r1, r5
 800a782:	f7f6 f9bf 	bl	8000b04 <__aeabi_dcmpge>
 800a786:	b300      	cbz	r0, 800a7ca <__kernel_rem_pio2+0x462>
 800a788:	4b9a      	ldr	r3, [pc, #616]	@ (800a9f4 <__kernel_rem_pio2+0x68c>)
 800a78a:	2200      	movs	r2, #0
 800a78c:	4620      	mov	r0, r4
 800a78e:	4629      	mov	r1, r5
 800a790:	f7f5 ff32 	bl	80005f8 <__aeabi_dmul>
 800a794:	f7f6 f9ca 	bl	8000b2c <__aeabi_d2iz>
 800a798:	4606      	mov	r6, r0
 800a79a:	f7f5 fec3 	bl	8000524 <__aeabi_i2d>
 800a79e:	4b94      	ldr	r3, [pc, #592]	@ (800a9f0 <__kernel_rem_pio2+0x688>)
 800a7a0:	2200      	movs	r2, #0
 800a7a2:	f7f5 ff29 	bl	80005f8 <__aeabi_dmul>
 800a7a6:	460b      	mov	r3, r1
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	4629      	mov	r1, r5
 800a7ac:	4620      	mov	r0, r4
 800a7ae:	f7f5 fd6b 	bl	8000288 <__aeabi_dsub>
 800a7b2:	f7f6 f9bb 	bl	8000b2c <__aeabi_d2iz>
 800a7b6:	ab0c      	add	r3, sp, #48	@ 0x30
 800a7b8:	f10b 0b18 	add.w	fp, fp, #24
 800a7bc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a7c0:	f108 0801 	add.w	r8, r8, #1
 800a7c4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800a7c8:	e722      	b.n	800a610 <__kernel_rem_pio2+0x2a8>
 800a7ca:	4620      	mov	r0, r4
 800a7cc:	4629      	mov	r1, r5
 800a7ce:	f7f6 f9ad 	bl	8000b2c <__aeabi_d2iz>
 800a7d2:	ab0c      	add	r3, sp, #48	@ 0x30
 800a7d4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800a7d8:	e71a      	b.n	800a610 <__kernel_rem_pio2+0x2a8>
 800a7da:	ab0c      	add	r3, sp, #48	@ 0x30
 800a7dc:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800a7e0:	f7f5 fea0 	bl	8000524 <__aeabi_i2d>
 800a7e4:	4622      	mov	r2, r4
 800a7e6:	462b      	mov	r3, r5
 800a7e8:	f7f5 ff06 	bl	80005f8 <__aeabi_dmul>
 800a7ec:	4652      	mov	r2, sl
 800a7ee:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800a7f2:	465b      	mov	r3, fp
 800a7f4:	4620      	mov	r0, r4
 800a7f6:	4629      	mov	r1, r5
 800a7f8:	f7f5 fefe 	bl	80005f8 <__aeabi_dmul>
 800a7fc:	3e01      	subs	r6, #1
 800a7fe:	4604      	mov	r4, r0
 800a800:	460d      	mov	r5, r1
 800a802:	e718      	b.n	800a636 <__kernel_rem_pio2+0x2ce>
 800a804:	9906      	ldr	r1, [sp, #24]
 800a806:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a80a:	9106      	str	r1, [sp, #24]
 800a80c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800a810:	f7f5 fef2 	bl	80005f8 <__aeabi_dmul>
 800a814:	4602      	mov	r2, r0
 800a816:	460b      	mov	r3, r1
 800a818:	4650      	mov	r0, sl
 800a81a:	4659      	mov	r1, fp
 800a81c:	f7f5 fd36 	bl	800028c <__adddf3>
 800a820:	3601      	adds	r6, #1
 800a822:	4682      	mov	sl, r0
 800a824:	468b      	mov	fp, r1
 800a826:	9b00      	ldr	r3, [sp, #0]
 800a828:	429e      	cmp	r6, r3
 800a82a:	dc01      	bgt.n	800a830 <__kernel_rem_pio2+0x4c8>
 800a82c:	42b5      	cmp	r5, r6
 800a82e:	dae9      	bge.n	800a804 <__kernel_rem_pio2+0x49c>
 800a830:	ab48      	add	r3, sp, #288	@ 0x120
 800a832:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800a836:	e9c5 ab00 	strd	sl, fp, [r5]
 800a83a:	3c01      	subs	r4, #1
 800a83c:	e6ff      	b.n	800a63e <__kernel_rem_pio2+0x2d6>
 800a83e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a840:	2b02      	cmp	r3, #2
 800a842:	dc0b      	bgt.n	800a85c <__kernel_rem_pio2+0x4f4>
 800a844:	2b00      	cmp	r3, #0
 800a846:	dc39      	bgt.n	800a8bc <__kernel_rem_pio2+0x554>
 800a848:	d05d      	beq.n	800a906 <__kernel_rem_pio2+0x59e>
 800a84a:	9b02      	ldr	r3, [sp, #8]
 800a84c:	f003 0007 	and.w	r0, r3, #7
 800a850:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800a854:	ecbd 8b02 	vpop	{d8}
 800a858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800a85e:	2b03      	cmp	r3, #3
 800a860:	d1f3      	bne.n	800a84a <__kernel_rem_pio2+0x4e2>
 800a862:	9b05      	ldr	r3, [sp, #20]
 800a864:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a868:	eb0d 0403 	add.w	r4, sp, r3
 800a86c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800a870:	4625      	mov	r5, r4
 800a872:	46c2      	mov	sl, r8
 800a874:	f1ba 0f00 	cmp.w	sl, #0
 800a878:	f1a5 0508 	sub.w	r5, r5, #8
 800a87c:	dc6b      	bgt.n	800a956 <__kernel_rem_pio2+0x5ee>
 800a87e:	4645      	mov	r5, r8
 800a880:	2d01      	cmp	r5, #1
 800a882:	f1a4 0408 	sub.w	r4, r4, #8
 800a886:	f300 8087 	bgt.w	800a998 <__kernel_rem_pio2+0x630>
 800a88a:	9c05      	ldr	r4, [sp, #20]
 800a88c:	ab48      	add	r3, sp, #288	@ 0x120
 800a88e:	441c      	add	r4, r3
 800a890:	2000      	movs	r0, #0
 800a892:	2100      	movs	r1, #0
 800a894:	f1b8 0f01 	cmp.w	r8, #1
 800a898:	f300 809c 	bgt.w	800a9d4 <__kernel_rem_pio2+0x66c>
 800a89c:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 800a8a0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 800a8a4:	f1b9 0f00 	cmp.w	r9, #0
 800a8a8:	f040 80a6 	bne.w	800a9f8 <__kernel_rem_pio2+0x690>
 800a8ac:	9b04      	ldr	r3, [sp, #16]
 800a8ae:	e9c3 7800 	strd	r7, r8, [r3]
 800a8b2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800a8b6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800a8ba:	e7c6      	b.n	800a84a <__kernel_rem_pio2+0x4e2>
 800a8bc:	9d05      	ldr	r5, [sp, #20]
 800a8be:	ab48      	add	r3, sp, #288	@ 0x120
 800a8c0:	441d      	add	r5, r3
 800a8c2:	4644      	mov	r4, r8
 800a8c4:	2000      	movs	r0, #0
 800a8c6:	2100      	movs	r1, #0
 800a8c8:	2c00      	cmp	r4, #0
 800a8ca:	da35      	bge.n	800a938 <__kernel_rem_pio2+0x5d0>
 800a8cc:	f1b9 0f00 	cmp.w	r9, #0
 800a8d0:	d038      	beq.n	800a944 <__kernel_rem_pio2+0x5dc>
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a8d8:	9c04      	ldr	r4, [sp, #16]
 800a8da:	e9c4 2300 	strd	r2, r3, [r4]
 800a8de:	4602      	mov	r2, r0
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800a8e6:	f7f5 fccf 	bl	8000288 <__aeabi_dsub>
 800a8ea:	ad4a      	add	r5, sp, #296	@ 0x128
 800a8ec:	2401      	movs	r4, #1
 800a8ee:	45a0      	cmp	r8, r4
 800a8f0:	da2b      	bge.n	800a94a <__kernel_rem_pio2+0x5e2>
 800a8f2:	f1b9 0f00 	cmp.w	r9, #0
 800a8f6:	d002      	beq.n	800a8fe <__kernel_rem_pio2+0x596>
 800a8f8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a8fc:	4619      	mov	r1, r3
 800a8fe:	9b04      	ldr	r3, [sp, #16]
 800a900:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800a904:	e7a1      	b.n	800a84a <__kernel_rem_pio2+0x4e2>
 800a906:	9c05      	ldr	r4, [sp, #20]
 800a908:	ab48      	add	r3, sp, #288	@ 0x120
 800a90a:	441c      	add	r4, r3
 800a90c:	2000      	movs	r0, #0
 800a90e:	2100      	movs	r1, #0
 800a910:	f1b8 0f00 	cmp.w	r8, #0
 800a914:	da09      	bge.n	800a92a <__kernel_rem_pio2+0x5c2>
 800a916:	f1b9 0f00 	cmp.w	r9, #0
 800a91a:	d002      	beq.n	800a922 <__kernel_rem_pio2+0x5ba>
 800a91c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a920:	4619      	mov	r1, r3
 800a922:	9b04      	ldr	r3, [sp, #16]
 800a924:	e9c3 0100 	strd	r0, r1, [r3]
 800a928:	e78f      	b.n	800a84a <__kernel_rem_pio2+0x4e2>
 800a92a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a92e:	f7f5 fcad 	bl	800028c <__adddf3>
 800a932:	f108 38ff 	add.w	r8, r8, #4294967295
 800a936:	e7eb      	b.n	800a910 <__kernel_rem_pio2+0x5a8>
 800a938:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800a93c:	f7f5 fca6 	bl	800028c <__adddf3>
 800a940:	3c01      	subs	r4, #1
 800a942:	e7c1      	b.n	800a8c8 <__kernel_rem_pio2+0x560>
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	e7c6      	b.n	800a8d8 <__kernel_rem_pio2+0x570>
 800a94a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800a94e:	f7f5 fc9d 	bl	800028c <__adddf3>
 800a952:	3401      	adds	r4, #1
 800a954:	e7cb      	b.n	800a8ee <__kernel_rem_pio2+0x586>
 800a956:	ed95 7b00 	vldr	d7, [r5]
 800a95a:	ed8d 7b00 	vstr	d7, [sp]
 800a95e:	ed95 7b02 	vldr	d7, [r5, #8]
 800a962:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a966:	ec53 2b17 	vmov	r2, r3, d7
 800a96a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a96e:	f7f5 fc8d 	bl	800028c <__adddf3>
 800a972:	4602      	mov	r2, r0
 800a974:	460b      	mov	r3, r1
 800a976:	4606      	mov	r6, r0
 800a978:	460f      	mov	r7, r1
 800a97a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a97e:	f7f5 fc83 	bl	8000288 <__aeabi_dsub>
 800a982:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a986:	f7f5 fc81 	bl	800028c <__adddf3>
 800a98a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a98e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800a992:	e9c5 6700 	strd	r6, r7, [r5]
 800a996:	e76d      	b.n	800a874 <__kernel_rem_pio2+0x50c>
 800a998:	ed94 7b00 	vldr	d7, [r4]
 800a99c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800a9a0:	ec51 0b17 	vmov	r0, r1, d7
 800a9a4:	4652      	mov	r2, sl
 800a9a6:	465b      	mov	r3, fp
 800a9a8:	ed8d 7b00 	vstr	d7, [sp]
 800a9ac:	f7f5 fc6e 	bl	800028c <__adddf3>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4606      	mov	r6, r0
 800a9b6:	460f      	mov	r7, r1
 800a9b8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a9bc:	f7f5 fc64 	bl	8000288 <__aeabi_dsub>
 800a9c0:	4652      	mov	r2, sl
 800a9c2:	465b      	mov	r3, fp
 800a9c4:	f7f5 fc62 	bl	800028c <__adddf3>
 800a9c8:	3d01      	subs	r5, #1
 800a9ca:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800a9ce:	e9c4 6700 	strd	r6, r7, [r4]
 800a9d2:	e755      	b.n	800a880 <__kernel_rem_pio2+0x518>
 800a9d4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800a9d8:	f7f5 fc58 	bl	800028c <__adddf3>
 800a9dc:	f108 38ff 	add.w	r8, r8, #4294967295
 800a9e0:	e758      	b.n	800a894 <__kernel_rem_pio2+0x52c>
 800a9e2:	bf00      	nop
 800a9e4:	f3af 8000 	nop.w
	...
 800a9f0:	41700000 	.word	0x41700000
 800a9f4:	3e700000 	.word	0x3e700000
 800a9f8:	9b04      	ldr	r3, [sp, #16]
 800a9fa:	9a04      	ldr	r2, [sp, #16]
 800a9fc:	601f      	str	r7, [r3, #0]
 800a9fe:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 800aa02:	605c      	str	r4, [r3, #4]
 800aa04:	609d      	str	r5, [r3, #8]
 800aa06:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800aa0a:	60d3      	str	r3, [r2, #12]
 800aa0c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800aa10:	6110      	str	r0, [r2, #16]
 800aa12:	6153      	str	r3, [r2, #20]
 800aa14:	e719      	b.n	800a84a <__kernel_rem_pio2+0x4e2>
 800aa16:	bf00      	nop

0800aa18 <scalbn>:
 800aa18:	b570      	push	{r4, r5, r6, lr}
 800aa1a:	ec55 4b10 	vmov	r4, r5, d0
 800aa1e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800aa22:	4606      	mov	r6, r0
 800aa24:	462b      	mov	r3, r5
 800aa26:	b991      	cbnz	r1, 800aa4e <scalbn+0x36>
 800aa28:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800aa2c:	4323      	orrs	r3, r4
 800aa2e:	d03d      	beq.n	800aaac <scalbn+0x94>
 800aa30:	4b35      	ldr	r3, [pc, #212]	@ (800ab08 <scalbn+0xf0>)
 800aa32:	4620      	mov	r0, r4
 800aa34:	4629      	mov	r1, r5
 800aa36:	2200      	movs	r2, #0
 800aa38:	f7f5 fdde 	bl	80005f8 <__aeabi_dmul>
 800aa3c:	4b33      	ldr	r3, [pc, #204]	@ (800ab0c <scalbn+0xf4>)
 800aa3e:	429e      	cmp	r6, r3
 800aa40:	4604      	mov	r4, r0
 800aa42:	460d      	mov	r5, r1
 800aa44:	da0f      	bge.n	800aa66 <scalbn+0x4e>
 800aa46:	a328      	add	r3, pc, #160	@ (adr r3, 800aae8 <scalbn+0xd0>)
 800aa48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa4c:	e01e      	b.n	800aa8c <scalbn+0x74>
 800aa4e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800aa52:	4291      	cmp	r1, r2
 800aa54:	d10b      	bne.n	800aa6e <scalbn+0x56>
 800aa56:	4622      	mov	r2, r4
 800aa58:	4620      	mov	r0, r4
 800aa5a:	4629      	mov	r1, r5
 800aa5c:	f7f5 fc16 	bl	800028c <__adddf3>
 800aa60:	4604      	mov	r4, r0
 800aa62:	460d      	mov	r5, r1
 800aa64:	e022      	b.n	800aaac <scalbn+0x94>
 800aa66:	460b      	mov	r3, r1
 800aa68:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800aa6c:	3936      	subs	r1, #54	@ 0x36
 800aa6e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800aa72:	4296      	cmp	r6, r2
 800aa74:	dd0d      	ble.n	800aa92 <scalbn+0x7a>
 800aa76:	2d00      	cmp	r5, #0
 800aa78:	a11d      	add	r1, pc, #116	@ (adr r1, 800aaf0 <scalbn+0xd8>)
 800aa7a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa7e:	da02      	bge.n	800aa86 <scalbn+0x6e>
 800aa80:	a11d      	add	r1, pc, #116	@ (adr r1, 800aaf8 <scalbn+0xe0>)
 800aa82:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa86:	a31a      	add	r3, pc, #104	@ (adr r3, 800aaf0 <scalbn+0xd8>)
 800aa88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa8c:	f7f5 fdb4 	bl	80005f8 <__aeabi_dmul>
 800aa90:	e7e6      	b.n	800aa60 <scalbn+0x48>
 800aa92:	1872      	adds	r2, r6, r1
 800aa94:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800aa98:	428a      	cmp	r2, r1
 800aa9a:	dcec      	bgt.n	800aa76 <scalbn+0x5e>
 800aa9c:	2a00      	cmp	r2, #0
 800aa9e:	dd08      	ble.n	800aab2 <scalbn+0x9a>
 800aaa0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800aaa4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800aaa8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aaac:	ec45 4b10 	vmov	d0, r4, r5
 800aab0:	bd70      	pop	{r4, r5, r6, pc}
 800aab2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800aab6:	da08      	bge.n	800aaca <scalbn+0xb2>
 800aab8:	2d00      	cmp	r5, #0
 800aaba:	a10b      	add	r1, pc, #44	@ (adr r1, 800aae8 <scalbn+0xd0>)
 800aabc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aac0:	dac1      	bge.n	800aa46 <scalbn+0x2e>
 800aac2:	a10f      	add	r1, pc, #60	@ (adr r1, 800ab00 <scalbn+0xe8>)
 800aac4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aac8:	e7bd      	b.n	800aa46 <scalbn+0x2e>
 800aaca:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800aace:	3236      	adds	r2, #54	@ 0x36
 800aad0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800aad4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800aad8:	4620      	mov	r0, r4
 800aada:	4b0d      	ldr	r3, [pc, #52]	@ (800ab10 <scalbn+0xf8>)
 800aadc:	4629      	mov	r1, r5
 800aade:	2200      	movs	r2, #0
 800aae0:	e7d4      	b.n	800aa8c <scalbn+0x74>
 800aae2:	bf00      	nop
 800aae4:	f3af 8000 	nop.w
 800aae8:	c2f8f359 	.word	0xc2f8f359
 800aaec:	01a56e1f 	.word	0x01a56e1f
 800aaf0:	8800759c 	.word	0x8800759c
 800aaf4:	7e37e43c 	.word	0x7e37e43c
 800aaf8:	8800759c 	.word	0x8800759c
 800aafc:	fe37e43c 	.word	0xfe37e43c
 800ab00:	c2f8f359 	.word	0xc2f8f359
 800ab04:	81a56e1f 	.word	0x81a56e1f
 800ab08:	43500000 	.word	0x43500000
 800ab0c:	ffff3cb0 	.word	0xffff3cb0
 800ab10:	3c900000 	.word	0x3c900000
 800ab14:	00000000 	.word	0x00000000

0800ab18 <floor>:
 800ab18:	ec51 0b10 	vmov	r0, r1, d0
 800ab1c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ab20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ab24:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800ab28:	2e13      	cmp	r6, #19
 800ab2a:	460c      	mov	r4, r1
 800ab2c:	4605      	mov	r5, r0
 800ab2e:	4680      	mov	r8, r0
 800ab30:	dc34      	bgt.n	800ab9c <floor+0x84>
 800ab32:	2e00      	cmp	r6, #0
 800ab34:	da17      	bge.n	800ab66 <floor+0x4e>
 800ab36:	a332      	add	r3, pc, #200	@ (adr r3, 800ac00 <floor+0xe8>)
 800ab38:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab3c:	f7f5 fba6 	bl	800028c <__adddf3>
 800ab40:	2200      	movs	r2, #0
 800ab42:	2300      	movs	r3, #0
 800ab44:	f7f5 ffe8 	bl	8000b18 <__aeabi_dcmpgt>
 800ab48:	b150      	cbz	r0, 800ab60 <floor+0x48>
 800ab4a:	2c00      	cmp	r4, #0
 800ab4c:	da55      	bge.n	800abfa <floor+0xe2>
 800ab4e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800ab52:	432c      	orrs	r4, r5
 800ab54:	2500      	movs	r5, #0
 800ab56:	42ac      	cmp	r4, r5
 800ab58:	4c2b      	ldr	r4, [pc, #172]	@ (800ac08 <floor+0xf0>)
 800ab5a:	bf08      	it	eq
 800ab5c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800ab60:	4621      	mov	r1, r4
 800ab62:	4628      	mov	r0, r5
 800ab64:	e023      	b.n	800abae <floor+0x96>
 800ab66:	4f29      	ldr	r7, [pc, #164]	@ (800ac0c <floor+0xf4>)
 800ab68:	4137      	asrs	r7, r6
 800ab6a:	ea01 0307 	and.w	r3, r1, r7
 800ab6e:	4303      	orrs	r3, r0
 800ab70:	d01d      	beq.n	800abae <floor+0x96>
 800ab72:	a323      	add	r3, pc, #140	@ (adr r3, 800ac00 <floor+0xe8>)
 800ab74:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab78:	f7f5 fb88 	bl	800028c <__adddf3>
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	2300      	movs	r3, #0
 800ab80:	f7f5 ffca 	bl	8000b18 <__aeabi_dcmpgt>
 800ab84:	2800      	cmp	r0, #0
 800ab86:	d0eb      	beq.n	800ab60 <floor+0x48>
 800ab88:	2c00      	cmp	r4, #0
 800ab8a:	bfbe      	ittt	lt
 800ab8c:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800ab90:	4133      	asrlt	r3, r6
 800ab92:	18e4      	addlt	r4, r4, r3
 800ab94:	ea24 0407 	bic.w	r4, r4, r7
 800ab98:	2500      	movs	r5, #0
 800ab9a:	e7e1      	b.n	800ab60 <floor+0x48>
 800ab9c:	2e33      	cmp	r6, #51	@ 0x33
 800ab9e:	dd0a      	ble.n	800abb6 <floor+0x9e>
 800aba0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800aba4:	d103      	bne.n	800abae <floor+0x96>
 800aba6:	4602      	mov	r2, r0
 800aba8:	460b      	mov	r3, r1
 800abaa:	f7f5 fb6f 	bl	800028c <__adddf3>
 800abae:	ec41 0b10 	vmov	d0, r0, r1
 800abb2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abb6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800abba:	f04f 37ff 	mov.w	r7, #4294967295
 800abbe:	40df      	lsrs	r7, r3
 800abc0:	4207      	tst	r7, r0
 800abc2:	d0f4      	beq.n	800abae <floor+0x96>
 800abc4:	a30e      	add	r3, pc, #56	@ (adr r3, 800ac00 <floor+0xe8>)
 800abc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abca:	f7f5 fb5f 	bl	800028c <__adddf3>
 800abce:	2200      	movs	r2, #0
 800abd0:	2300      	movs	r3, #0
 800abd2:	f7f5 ffa1 	bl	8000b18 <__aeabi_dcmpgt>
 800abd6:	2800      	cmp	r0, #0
 800abd8:	d0c2      	beq.n	800ab60 <floor+0x48>
 800abda:	2c00      	cmp	r4, #0
 800abdc:	da0a      	bge.n	800abf4 <floor+0xdc>
 800abde:	2e14      	cmp	r6, #20
 800abe0:	d101      	bne.n	800abe6 <floor+0xce>
 800abe2:	3401      	adds	r4, #1
 800abe4:	e006      	b.n	800abf4 <floor+0xdc>
 800abe6:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800abea:	2301      	movs	r3, #1
 800abec:	40b3      	lsls	r3, r6
 800abee:	441d      	add	r5, r3
 800abf0:	4545      	cmp	r5, r8
 800abf2:	d3f6      	bcc.n	800abe2 <floor+0xca>
 800abf4:	ea25 0507 	bic.w	r5, r5, r7
 800abf8:	e7b2      	b.n	800ab60 <floor+0x48>
 800abfa:	2500      	movs	r5, #0
 800abfc:	462c      	mov	r4, r5
 800abfe:	e7af      	b.n	800ab60 <floor+0x48>
 800ac00:	8800759c 	.word	0x8800759c
 800ac04:	7e37e43c 	.word	0x7e37e43c
 800ac08:	bff00000 	.word	0xbff00000
 800ac0c:	000fffff 	.word	0x000fffff

0800ac10 <_init>:
 800ac10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac12:	bf00      	nop
 800ac14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac16:	bc08      	pop	{r3}
 800ac18:	469e      	mov	lr, r3
 800ac1a:	4770      	bx	lr

0800ac1c <_fini>:
 800ac1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac1e:	bf00      	nop
 800ac20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ac22:	bc08      	pop	{r3}
 800ac24:	469e      	mov	lr, r3
 800ac26:	4770      	bx	lr
