Advanced Physical Design - OpenLANE Workshop
<details>
<summary>Contents</summary>

+ #### [Day 1 - Inception of Opensource EDA](https://github.com/Anitha-Juliette/Openlane#Day1-Inception_of_Opensource_EDA)
    +  ##### [Talk with Computers](https://github.com/Anitha-Juliette/Openlane#Talk_with_Computers)
    +  ##### [](https://github.com/Anitha-Juliette/Openlane#Invoking_Openlane)

</details>

### Day 1 - Inception of Opensource EDA
#### I. TALK WITH COMPUTERS
**_1. Chip Overview_**
* Chip on a board with its Peripherals
![](images/1.png)
* Package and Chip inside Package
![](images/2.png)
* Deep inside the Chip
![](images/3.png)
**_RISC_V Architecture_**
* C program -->converted to RISC-V assembly language program --> converted to machine language(binary) code --> run on RISC architecture(layout)
* Inbetween the RISC-V architecture specifications and Layout, RTL is sandwiched
* RTL implements the RISC-V architecture specifications and generates Layout
![](images/4.png)

