;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -81, <-20
	SPL <12, <-10
	SLT 321, 290
	JMZ @-12, #200
	CMP 210, 2
	SUB 0, -100
	SUB @121, 103
	MOV -81, <-20
	JMN 1, @-1
	SUB @-127, 100
	ADD 1, <-20
	SPL 12, #514
	SLT #132, @29
	SUB @121, 103
	SUB 1, <-111
	SUB @121, 103
	SLT 321, 290
	SPL 100, 10
	SLT 321, 290
	JMN 72, #15
	SLT @121, 101
	DJN 1, @-1
	DJN -1, @-20
	SUB @121, 603
	MOV 0, -100
	ADD 30, 9
	DJN -1, @-20
	JMN @12, #200
	MOV -7, <-20
	SUB @121, 103
	ADD 30, 9
	CMP 30, 9
	SUB @121, 103
	CMP 30, 9
	SPL 0, <402
	SLT -61, <-20
	JMZ @-12, #200
	SLT -61, <-20
	JMZ @-12, #200
	SPL @300, 90
	SPL <12, <-11
	ADD 210, 30
	SPL <12, <-11
	CMP -207, <-120
