
004_NVIC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001a8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000180  080001a8  080001a8  000101a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000328  08000330  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000328  08000328  00010330  2**0
                  CONTENTS
  4 .ARM          00000000  08000328  08000328  00010330  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000328  08000330  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000328  08000328  00010328  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800032c  0800032c  0001032c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00010330  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00010330  2**0
                  CONTENTS
 10 .bss          0000001c  20000000  20000000  00020000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000001c  2000001c  00020000  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00010330  2**0
                  CONTENTS, READONLY
 13 .debug_info   000000c0  00000000  00000000  0001035a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000068  00000000  00000000  0001041a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000048  00000000  00000000  00010488  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000030  00000000  00000000  000104d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00000f88  00000000  00000000  00010500  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000041d  00000000  00000000  00011488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00003cf5  00000000  00000000  000118a5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0001559a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000054  00000000  00000000  000155f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a8 <__do_global_dtors_aux>:
 80001a8:	b510      	push	{r4, lr}
 80001aa:	4c05      	ldr	r4, [pc, #20]	; (80001c0 <__do_global_dtors_aux+0x18>)
 80001ac:	7823      	ldrb	r3, [r4, #0]
 80001ae:	b933      	cbnz	r3, 80001be <__do_global_dtors_aux+0x16>
 80001b0:	4b04      	ldr	r3, [pc, #16]	; (80001c4 <__do_global_dtors_aux+0x1c>)
 80001b2:	b113      	cbz	r3, 80001ba <__do_global_dtors_aux+0x12>
 80001b4:	4804      	ldr	r0, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x20>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	2301      	movs	r3, #1
 80001bc:	7023      	strb	r3, [r4, #0]
 80001be:	bd10      	pop	{r4, pc}
 80001c0:	20000000 	.word	0x20000000
 80001c4:	00000000 	.word	0x00000000
 80001c8:	08000310 	.word	0x08000310

080001cc <frame_dummy>:
 80001cc:	b508      	push	{r3, lr}
 80001ce:	4b03      	ldr	r3, [pc, #12]	; (80001dc <frame_dummy+0x10>)
 80001d0:	b11b      	cbz	r3, 80001da <frame_dummy+0xe>
 80001d2:	4903      	ldr	r1, [pc, #12]	; (80001e0 <frame_dummy+0x14>)
 80001d4:	4803      	ldr	r0, [pc, #12]	; (80001e4 <frame_dummy+0x18>)
 80001d6:	f3af 8000 	nop.w
 80001da:	bd08      	pop	{r3, pc}
 80001dc:	00000000 	.word	0x00000000
 80001e0:	20000004 	.word	0x20000004
 80001e4:	08000310 	.word	0x08000310

080001e8 <main>:
#define GPIOD_ODR	(*((volatile uint32_t *)0x40020C14))

#define SYSCFG 		(*((volatile uint32_t *)0x4001 3800))

int main()
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
	// Configure Clock
	RCC_AHB1ENR |=	(BIT(0)|BIT(3));	//	Enable Clock to Port A & Port D.
 80001ec:	4b1b      	ldr	r3, [pc, #108]	; (800025c <main+0x74>)
 80001ee:	681b      	ldr	r3, [r3, #0]
 80001f0:	4a1a      	ldr	r2, [pc, #104]	; (800025c <main+0x74>)
 80001f2:	f043 0309 	orr.w	r3, r3, #9
 80001f6:	6013      	str	r3, [r2, #0]

	// GPIO Configuration
	GPIOA_MODER &= ~(BIT(0)|BIT(1));	//	Enable Input for PA0 (user Switch)
 80001f8:	4b19      	ldr	r3, [pc, #100]	; (8000260 <main+0x78>)
 80001fa:	681b      	ldr	r3, [r3, #0]
 80001fc:	4a18      	ldr	r2, [pc, #96]	; (8000260 <main+0x78>)
 80001fe:	f023 0303 	bic.w	r3, r3, #3
 8000202:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR &= ~(BIT(0)|BIT(1));
 8000204:	4b17      	ldr	r3, [pc, #92]	; (8000264 <main+0x7c>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	4a16      	ldr	r2, [pc, #88]	; (8000264 <main+0x7c>)
 800020a:	f023 0303 	bic.w	r3, r3, #3
 800020e:	6013      	str	r3, [r2, #0]
	GPIOA_PUPDR |= 	 BIT(1);			//	Enable PullDown for PA0
 8000210:	4b14      	ldr	r3, [pc, #80]	; (8000264 <main+0x7c>)
 8000212:	681b      	ldr	r3, [r3, #0]
 8000214:	4a13      	ldr	r2, [pc, #76]	; (8000264 <main+0x7c>)
 8000216:	f043 0302 	orr.w	r3, r3, #2
 800021a:	6013      	str	r3, [r2, #0]

	GPIOD_MODER &= ~(BIT(27)|BIT(26));
 800021c:	4b12      	ldr	r3, [pc, #72]	; (8000268 <main+0x80>)
 800021e:	681b      	ldr	r3, [r3, #0]
 8000220:	4a11      	ldr	r2, [pc, #68]	; (8000268 <main+0x80>)
 8000222:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000226:	6013      	str	r3, [r2, #0]
	GPIOD_MODER |= 	 BIT(26);			//	Enable Output for PD13 (orange LED)
 8000228:	4b0f      	ldr	r3, [pc, #60]	; (8000268 <main+0x80>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a0e      	ldr	r2, [pc, #56]	; (8000268 <main+0x80>)
 800022e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000232:	6013      	str	r3, [r2, #0]

	while(1)
	{
		if(GPIOA_IDR & BIT(0))
 8000234:	4b0d      	ldr	r3, [pc, #52]	; (800026c <main+0x84>)
 8000236:	681b      	ldr	r3, [r3, #0]
 8000238:	f003 0301 	and.w	r3, r3, #1
 800023c:	2b00      	cmp	r3, #0
 800023e:	d006      	beq.n	800024e <main+0x66>
		{
			GPIOD_ODR |= BIT(13);
 8000240:	4b0b      	ldr	r3, [pc, #44]	; (8000270 <main+0x88>)
 8000242:	681b      	ldr	r3, [r3, #0]
 8000244:	4a0a      	ldr	r2, [pc, #40]	; (8000270 <main+0x88>)
 8000246:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800024a:	6013      	str	r3, [r2, #0]
 800024c:	e7f2      	b.n	8000234 <main+0x4c>
		}
		else
		{
			GPIOD_ODR &= ~BIT(13);
 800024e:	4b08      	ldr	r3, [pc, #32]	; (8000270 <main+0x88>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	4a07      	ldr	r2, [pc, #28]	; (8000270 <main+0x88>)
 8000254:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000258:	6013      	str	r3, [r2, #0]
		if(GPIOA_IDR & BIT(0))
 800025a:	e7eb      	b.n	8000234 <main+0x4c>
 800025c:	40023830 	.word	0x40023830
 8000260:	40020000 	.word	0x40020000
 8000264:	4002000c 	.word	0x4002000c
 8000268:	40020c00 	.word	0x40020c00
 800026c:	40020010 	.word	0x40020010
 8000270:	40020c14 	.word	0x40020c14

08000274 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000274:	480d      	ldr	r0, [pc, #52]	; (80002ac <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000276:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000278:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800027c:	480c      	ldr	r0, [pc, #48]	; (80002b0 <LoopForever+0x6>)
  ldr r1, =_edata
 800027e:	490d      	ldr	r1, [pc, #52]	; (80002b4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000280:	4a0d      	ldr	r2, [pc, #52]	; (80002b8 <LoopForever+0xe>)
  movs r3, #0
 8000282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000284:	e002      	b.n	800028c <LoopCopyDataInit>

08000286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800028a:	3304      	adds	r3, #4

0800028c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800028c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800028e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000290:	d3f9      	bcc.n	8000286 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000292:	4a0a      	ldr	r2, [pc, #40]	; (80002bc <LoopForever+0x12>)
  ldr r4, =_ebss
 8000294:	4c0a      	ldr	r4, [pc, #40]	; (80002c0 <LoopForever+0x16>)
  movs r3, #0
 8000296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000298:	e001      	b.n	800029e <LoopFillZerobss>

0800029a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800029a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800029c:	3204      	adds	r2, #4

0800029e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800029e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80002a0:	d3fb      	bcc.n	800029a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80002a2:	f000 f811 	bl	80002c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80002a6:	f7ff ff9f 	bl	80001e8 <main>

080002aa <LoopForever>:

LoopForever:
    b LoopForever
 80002aa:	e7fe      	b.n	80002aa <LoopForever>
  ldr   r0, =_estack
 80002ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80002b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002b4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002b8:	08000330 	.word	0x08000330
  ldr r2, =_sbss
 80002bc:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002c0:	2000001c 	.word	0x2000001c

080002c4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002c4:	e7fe      	b.n	80002c4 <ADC_IRQHandler>
	...

080002c8 <__libc_init_array>:
 80002c8:	b570      	push	{r4, r5, r6, lr}
 80002ca:	4d0d      	ldr	r5, [pc, #52]	; (8000300 <__libc_init_array+0x38>)
 80002cc:	4c0d      	ldr	r4, [pc, #52]	; (8000304 <__libc_init_array+0x3c>)
 80002ce:	1b64      	subs	r4, r4, r5
 80002d0:	10a4      	asrs	r4, r4, #2
 80002d2:	2600      	movs	r6, #0
 80002d4:	42a6      	cmp	r6, r4
 80002d6:	d109      	bne.n	80002ec <__libc_init_array+0x24>
 80002d8:	4d0b      	ldr	r5, [pc, #44]	; (8000308 <__libc_init_array+0x40>)
 80002da:	4c0c      	ldr	r4, [pc, #48]	; (800030c <__libc_init_array+0x44>)
 80002dc:	f000 f818 	bl	8000310 <_init>
 80002e0:	1b64      	subs	r4, r4, r5
 80002e2:	10a4      	asrs	r4, r4, #2
 80002e4:	2600      	movs	r6, #0
 80002e6:	42a6      	cmp	r6, r4
 80002e8:	d105      	bne.n	80002f6 <__libc_init_array+0x2e>
 80002ea:	bd70      	pop	{r4, r5, r6, pc}
 80002ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80002f0:	4798      	blx	r3
 80002f2:	3601      	adds	r6, #1
 80002f4:	e7ee      	b.n	80002d4 <__libc_init_array+0xc>
 80002f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80002fa:	4798      	blx	r3
 80002fc:	3601      	adds	r6, #1
 80002fe:	e7f2      	b.n	80002e6 <__libc_init_array+0x1e>
 8000300:	08000328 	.word	0x08000328
 8000304:	08000328 	.word	0x08000328
 8000308:	08000328 	.word	0x08000328
 800030c:	0800032c 	.word	0x0800032c

08000310 <_init>:
 8000310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000312:	bf00      	nop
 8000314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000316:	bc08      	pop	{r3}
 8000318:	469e      	mov	lr, r3
 800031a:	4770      	bx	lr

0800031c <_fini>:
 800031c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800031e:	bf00      	nop
 8000320:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000322:	bc08      	pop	{r3}
 8000324:	469e      	mov	lr, r3
 8000326:	4770      	bx	lr
