synthesis:  version Diamond (64-bit) 3.12.0.240.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Wed Jan 18 23:12:55 2023


Command Line:  synthesis -f epaper_impl1_lattice.synproj -gui -msgset E:/Projects/FPGA/Learning/epaper/promote.xml 

Synthesis options:
The -a option is ECP5U.
The -s option is 6.
The -t option is CABGA381.
The -d option is LFE5U-12F.
Using package CABGA381.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : ECP5U

### Device  : LFE5U-12F

### Package : CABGA381

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3 (default)
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = no
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p E:/Projects/FPGA/Learning/epaper (searchpath added)
-p C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/sa5p00/data (searchpath added)
-p E:/Projects/FPGA/Learning/epaper/impl1 (searchpath added)
-p E:/Projects/FPGA/Learning/epaper (searchpath added)
Verilog design file = E:/Projects/FPGA/Learning/epaper/topModule.v
Verilog design file = E:/Projects/FPGA/Learning/epaper/clocks.v
Verilog design file = E:/Projects/FPGA/Learning/epaper/pll/pll.v
Verilog design file = E:/Projects/FPGA/Learning/epaper/epaperDriver.v
NGD file = epaper_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file e:/projects/fpga/learning/epaper/topmodule.v. VERI-1482
INFO - synthesis: e:/projects/fpga/learning/epaper/topmodule.v(1): analyzing included file e:/projects/fpga/learning/epaper/epaperDriver.v. VERI-1328
Analyzing Verilog file e:/projects/fpga/learning/epaper/clocks.v. VERI-1482
Analyzing Verilog file e:/projects/fpga/learning/epaper/pll/pll.v. VERI-1482
Analyzing Verilog file e:/projects/fpga/learning/epaper/epaperdriver.v. VERI-1482
Analyzing Verilog file C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v. VERI-1482
Top module name (Verilog): top
INFO - synthesis: e:/projects/fpga/learning/epaper/topmodule.v(19): compiling module top. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/pll/pll.v(8): compiling module pll. VERI-1018
INFO - synthesis: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(278): compiling module IB. VERI-1018
INFO - synthesis: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(757): compiling module VHI. VERI-1018
INFO - synthesis: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(761): compiling module VLO. VERI-1018
INFO - synthesis: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5u.v(1696): compiling module EHXPLLL(CLKFB_DIV=4,CLKOP_DIV=6,CLKOS_DIV=1,CLKOS2_DIV=1,CLKOS3_DIV=1,CLKOP_CPHASE=5,CLKOP_TRIM_POL="FALLING",CLKOS_TRIM_POL="FALLING"). VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/clocks.v(4): compiling module clockDivider. VERI-1018
WARNING - synthesis: e:/projects/fpga/learning/epaper/clocks.v(14): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: e:/projects/fpga/learning/epaper/clocks.v(34): compiling module posEdgeDet. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(117): compiling module retard. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(4): compiling module ckvModule. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(22): compiling module spvModule. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(39): compiling module latchModule. VERI-1018
INFO - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(54): compiling module sphModule. VERI-1018
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'sa5p25.nph' in environment: C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.33.
Top-level module name = top.
WARNING - synthesis: I/O Port btn[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port btn[3] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[12] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[11] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[10] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[9] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[8] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[7] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port gp[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port led[6] 's net has no driver and is unused.
WARNING - synthesis: I/O Port led[5] 's net has no driver and is unused.
WARNING - synthesis: I/O Port led[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port led[3] 's net has no driver and is unused.
######## Missing driver on net gp[12]. Patching with GND.
######## Missing driver on net gp[11]. Patching with GND.
######## Missing driver on net gp[10]. Patching with GND.
######## Missing driver on net gp[9]. Patching with GND.
######## Missing driver on net gp[8]. Patching with GND.
######## Missing driver on net gp[7]. Patching with GND.
######## Missing driver on net gp[6]. Patching with GND.
######## Missing driver on net gp[5]. Patching with GND.
######## Missing driver on net gp[4]. Patching with GND.
######## Missing driver on net led[6]. Patching with GND.
######## Missing driver on net led[5]. Patching with GND.
######## Missing driver on net led[4]. Patching with GND.
######## Missing driver on net led[3]. Patching with GND.
WARNING - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(19): Register \myCkvModule/ckv_15 clock is stuck at One. VDB-5036
WARNING - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(36): Register \mySpvModule/spv_17 clock is stuck at One. VDB-5036
WARNING - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(50): Register \myLeModule/le_16 clock is stuck at One. VDB-5036
WARNING - synthesis: e:/projects/fpga/learning/epaper/epaperDriver.v(65): Register \mySphModule/sph_16 clock is stuck at One. VDB-5036
WARNING - synthesis: e:/projects/fpga/learning/epaper/clocks.v(43): Register \spvPosEdge/sig_dly_7 is stuck at Zero. VDB-5013



WARNING - synthesis: I/O Port btn[4] 's net has no driver and is unused.
WARNING - synthesis: I/O Port btn[3] 's net has no driver and is unused.
WARNING - synthesis: Skipping pad insertion on clk_25mhz due to black_box_pad_pin attribute.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in top_drc.log.
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/Program Files (x86)/Lattice/diamond/3.12/ispfpga/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: logical net 'btn[4]' has no load.
WARNING - synthesis: input pad net 'btn[4]' has no legal load.
WARNING - synthesis: logical net 'btn[3]' has no load.
WARNING - synthesis: input pad net 'btn[3]' has no legal load.
WARNING - synthesis: DRC complete with 4 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file epaper_impl1.ngd.

################### Begin Area Report (top)######################
Number of register bits => 34 of 12687 (0 % )
CCU2C => 35
EHXPLLL => 1
FD1S3AX => 1
FD1S3IX => 33
GSR => 1
IB => 1
LUT4 => 2
OB => 21
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : myPll/clk_100mhz, loads : 35
  Net : buf_CLKI, loads : 1
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : n249, loads : 33
  Net : clckDiv/n219, loads : 2
  Net : counter_32_N_34_32, loads : 2
  Net : counter_32_N_34_31, loads : 2
  Net : counter_32_N_34_30, loads : 2
  Net : counter_32_N_34_29, loads : 2
  Net : counter_32_N_34_28, loads : 2
  Net : counter_32_N_34_27, loads : 2
  Net : counter_32_N_34_26, loads : 2
  Net : counter_32_N_34_25, loads : 2
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk_100mhz]              |  200.000 MHz|  124.719 MHz|    21 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 83.004  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 1.172  secs
--------------------------------------------------------------
