@INPROCEEDINGS{chapter6:6533881, 
	author={Yuan, R. and Ruan, S. and Gotze, J.}, 
	booktitle={VLSI Design, Automation, and Test (VLSI-DAT), 2013 International Symposium on}, 
	title={A practical NoC design for parallel DES computation}, 
	year={2013}, 
	pages={1-4}, 
	keywords={cryptography;field programmable gate arrays;integrated circuit design;multiprocessing systems;network routing;network-on-chip;FPGA;MCNoC;PE design;SoC paradigm;adaptive routing;cryptography standards;data encryption standard computation;deterministic XY routing algorithm;high computational throughput;homogeneous processors;mesh-based NoC;multicore NoC;network-on-chip design;packet design;parallel DES computation;performance demonstration;processing element design;turn-model routings;west-first routing;Algorithm design and analysis;Computer architecture;Cryptography;Noise measurement;Program processors;Routing;Throughput}, 
	doi={10.1109/VLDI-DAT.2013.6533881}, 
	month={April},
}

@INPROCEEDINGS{chapter6:5070729, 
	author={Yoon Seok Yang and Jun Ho Bahn and Seung Eun Lee and Bagherzadeh, N.}, 
	booktitle={Information Technology: New Generations, 2009. ITNG '09. Sixth International Conference on}, 
	title={Parallel and Pipeline Processing for Block Cipher Algorithms on a Network-on-Chip}, 
	year={2009}, 
	pages={849-854}, 
	keywords={cryptography;electronic engineering computing;hardware description languages;network-on-chip;parallel processing;pipeline processing;reduced instruction set computing;MPSoC;NoC;advanced encryption standard;cryptographic block cipher;cycle-accurate SystemC;data encryption standard;hardware description language;multiprocessor system-on-chip;network-on-chip;networked processor array;parallel processing;pipeline processing;tripleDES algorithm;Computer aided instruction;Computer networks;Concurrent computing;Cryptography;Hardware design languages;Network-on-a-chip;Pipeline processing;Software algorithms;Software standards;System-on-a-chip;block cipher;network-on-chip;parallel and pipeline processing;security;software implementation}, 
	doi={10.1109/ITNG.2009.163}, 
	month={April},
}


@article{chapter6:Li:2009:ADF:1592535.1740659,
	author = {Li, Xinyu and Hammami, Omar},
	title = {An Automatic Design Flow for Data Parallel and Pipelined Signal Processing Applications on Embedded Multiprocessor with NoC: Application to Cryptography},
	journal = {Int. J. Reconfig. Comput.},
	issue_date = {January 2009},
	volume = {2009},
	month = jan,
	year = {2009},
	issn = {1687-7195},
	pages = {5:2--5:2},
	articleno = {5},
	numpages = {1},
	url = {http://dx.doi.org/10.1155/2009/631490},
	doi = {10.1155/2009/631490},
	acmid = {1740659},
	publisher = {Hindawi Publishing Corp.},
	address = {New York, NY, United States},
} 


@INPROCEEDINGS{chapter6:4536165, 
	author={Kwok, T.T.-O. and Yu-Kwong Kwok}, 
	booktitle={Parallel and Distributed Processing, 2008. IPDPS 2008. IEEE International Symposium on}, 
	title={On the design, control, and use of a reconfigurable heterogeneous multi-core system-on-a-chip}, 
	year={2008}, 
	pages={1-11}, 
	keywords={VLSI;field programmable gate arrays;integrated circuit design;parallel programming;system-on-chip;FPGA;VLSI technologies;field programmable gate arrays;parallel programming;processor cores;reconfigurable heterogeneous multicore system-on-a-chip;very large scale integration;Batteries;Concurrent computing;Control systems;Design engineering;Embedded system;Energy efficiency;Field programmable gate arrays;Parallel processing;System-on-a-chip;Very large scale integration;FPGA;heterogeneous multi-core;network-on-chip (NoC);parallel processing;reconfigurable computing;system-on-a-chip (SoC)}, 
	doi={10.1109/IPDPS.2008.4536165}, 
	ISSN={1530-2075}, 
	month={April},
}


@INPROCEEDINGS{chapter3:4100970, 
	author={Pionteck, T. and Koch, R. and Albrecht, C.}, 
	booktitle={Field Programmable Logic and Applications, 2006. FPL '06. International Conference on}, 
	title={Applying Partial Reconfiguration to Networks-On-Chips}, 
	year={2006}, 
	pages={1-6}, 
	keywords={field programmable gate arrays;logic design;network-on-chip;reconfigurable architectures;CoNoChi architecture;Xilinx Virtex-II FPGA;configured hardware modules;dynamically reconfigurable hardware designs;field programmable gate arrays;homogeneous hardware structure;logic block level;networks-on-chips;partial dynamic reconfiguration;Communication networks;Computer networks;Delay;Field programmable gate arrays;Hardware;Network-on-a-chip;Prototypes;Routing protocols;Runtime;Switches}, 
	doi={10.1109/FPL.2006.311208}, 
	month={Aug},
}


@ARTICLE{chapter3:1511976, 
	author={Bobda, C. and Ahmadinia, A.}, 
	journal={Design Test of Computers, IEEE}, 
	title={Dynamic interconnection of reconfigurable modules on reconfigurable devices}, 
	year={2005}, 
	volume={22}, 
	number={5}, 
	pages={443-451}, 
	keywords={field programmable gate arrays;multiprocessor interconnection networks;reconfigurable architectures;system-on-chip;DyNoC;FPGA;RMB on chip;RMBoC;circuit-routing;columnwise-reconfigurable chip;dynamic network on chip;reconfigurable device;reconfigurable module interconnection;reconfigurable multiple bus;Clocks;Communication switching;Computer architecture;Concurrent computing;Delay;Integrated circuit interconnections;Network-on-a-chip;Routing;Runtime;Switches;Dynamic Interconnection;Network on Chip;Reconfigurable Hardware}, 
	doi={10.1109/MDT.2005.109}, 
	ISSN={0740-7475}, 
	month={Sept},
}


@INPROCEEDINGS{chapter3:1515715, 
	author={Bobda, C. and Ahmadinia, A. and Majer, M. and Teich, J. and Fekete, S. and van der Veen, J.}, 
	booktitle={Field Programmable Logic and Applications, 2005. International Conference on}, 
	title={DyNoC: A dynamic infrastructure for communication in dynamically reconfugurable devices}, 
	year={2005}, 
	pages={153-158}, 
	keywords={network-on-chip;reconfigurable architectures;telecommunication network routing;DyNoC;deadlock-freeness;dynamic communication infrastructure;dynamically reconfigurable device;network on chip infrastructure;routing methodologies;Communication switching;Computer science;Field programmable gate arrays;Network-on-a-chip;Pins;Routing;Runtime;Switches;Switching circuits;System recovery}, 
	doi={10.1109/FPL.2005.1515715}, 
	month={Aug},
}

@phdthesis{chapter3:Romine:1992:DSM:143487,
	author = {Romine, Peter Luther},
	title = {A Dynamically Segmented Multiple Bus Architecture},
	year = {1992},
	note = {UMI Order No. GAX92-29495},
	publisher = {University of Alabama in Huntsville},
	address = {Huntsville, AL, USA},
} 



@ARTICLE{chapter3:1511976, 
	author={Bobda, C. and Ahmadinia, A.}, 
	journal={Design Test of Computers, IEEE}, 
	title={Dynamic interconnection of reconfigurable modules on reconfigurable devices}, 
	year={2005}, 
	volume={22}, 
	number={5}, 
	pages={443-451}, 
	keywords={field programmable gate arrays;multiprocessor interconnection networks;reconfigurable architectures;system-on-chip;DyNoC;FPGA;RMB on chip;RMBoC;circuit-routing;columnwise-reconfigurable chip;dynamic network on chip;reconfigurable device;reconfigurable module interconnection;reconfigurable multiple bus;Clocks;Communication switching;Computer architecture;Concurrent computing;Delay;Integrated circuit interconnections;Network-on-a-chip;Routing;Runtime;Switches;Dynamic Interconnection;Network on Chip;Reconfigurable Hardware}, 
	doi={10.1109/MDT.2005.109}, 
	ISSN={0740-7475}, 
	month={Sept},
}


@INPROCEEDINGS{chapter3:1509437, 
	author={Ahmadinia, A. and Bobda, C. and Ding, J. and Majer, M. and Teich, J. and Fekete, S.P. and van der Veen, J.C.}, 
	booktitle={Rapid System Prototyping, 2005. (RSP 2005). The 16th IEEE International Workshop on}, 
	title={A practical approach for circuit routing on dynamic reconfigurable devices}, 
	year={2005}, 
	pages={84-90}, 
	keywords={field programmable gate arrays;network routing;reconfigurable architectures;system-on-chip;1-dimensional network;FPGA online routing;circuit routing algorithm;dynamic NoC;dynamic reconfigurable devices;logic resources;network-on-chip;partial reconfigurability;Circuit topology;Field programmable gate arrays;Logic;Multiprocessor interconnection networks;Network interfaces;Network topology;Network-on-a-chip;Resource management;Routing;Switching circuits}, 
	doi={10.1109/RSP.2005.7}, 
	ISSN={1074-6005}, 
	month={June},
}

@INPROCEEDINGS{chapter3:4578927, 
	author={Huynh Viet Thang and Pham Ngoc Nam}, 
	booktitle={Communications and Electronics, 2008. ICCE 2008. Second International Conference on}, 
	title={Prototyping of a Network-on-Chip on Spartan 3E FPGA}, 
	year={2008}, 
	pages={24-28}, 
	keywords={field programmable gate arrays;logic design;network-on-chip;NoC architecture synthesis;network-on-chip prototyping;spartan 3E FPGA;system-on-chip;Delay;Field programmable gate arrays;Integrated circuit technology;Moore's Law;Multiprocessor interconnection networks;Network synthesis;Network-on-a-chip;Paper technology;Prototypes;System-on-a-chip;FPGA;Interconnection Network;Network-on-Chip;System-on-Chip}, 
	doi={10.1109/CCE.2008.4578927}, 
	month={June},
}


@book{chapter3:PR:Xilinx,
	author		= "David Dye",
	title		= "Partial Reconfiguration of Xilinx FPGAs Using ISE Design Suite (WP374)",
	publisher	= "Xilinx Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {WP374},
	year		= {2012},
	month		= "May",
	URL =  		= "http://www.xilinx.com/support/documentation/white_papers/wp374_Partial_Reconfig_Xilinx_FPGAs.pdf"
}



@INPROCEEDINGS{chapter3:4016946, 
	author={Deslauriers, F. and Langevin, M. and Bois, G. and Savaria, Y. and Paulin, P.}, 
	booktitle={Circuits and Systems, 2006 IEEE North-East Workshop on}, 
	title={RoC: A Scalable Network on Chip Based on the Token Ring Concept}, 
	year={2006}, 
	pages={157-157}, 
	keywords={multiprocessing systems;multiprocessor interconnection networks;network topology;network-on-chip;SPIN fat tree network;hot potato mesh network;interconnect networks;multiprocessor systems;network-on-chip;packet latency;rotator-on-chip;system level exploration;system-on-chip;token ring;Bandwidth;Costs;Delay;LAN interconnection;Multiprocessing systems;Network-on-a-chip;Performance analysis;Scalability;Telecommunication network topology;Token networks}, 
	doi={10.1109/NEWCAS.2006.250915}, 
	month={June},
}


@INPROCEEDINGS{chapter3:4511160, 
	author={Hadjiat, K. and St-Pierre, F. and Bois, G. and Savaria, Y. and Langevin, M. and Paulin, P.}, 
	booktitle={Electronics, Circuits and Systems, 2007. ICECS 2007. 14th IEEE International Conference on}, 
	title={An FPGA Implementation of a Scalable Network-on-Chip Based on the Token Ring Concept}, 
	year={2007}, 
	pages={995-998}, 
	keywords={field programmable gate arrays;network-on-chip;FPGA implementation;data channels;quasi-linear aggregate bandwidth;rotator-on-chip;scalable network-on-chip;token ring concept;Aggregates;Bandwidth;Communication switching;Field programmable gate arrays;Network topology;Network-on-a-chip;Packet switching;Prototypes;Switches;Token networks}, 
	doi={10.1109/ICECS.2007.4511160}, 
	month={Dec},
}

@INPROCEEDINGS{chapter3:1232824, 
	author={Zeferino, C.A. and Susin, A.A.}, 
	booktitle={Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings. 16th Symposium on}, 
	title={SoCIN: a parametric and scalable network-on-chip}, 
	year={2003}, 
	pages={169-174}, 
	keywords={integrated circuit design;logic design;message passing;multiprocessor interconnection networks;network routing;packet switching;parallel architectures;system-on-chip;NoC interconnection architectures;SoC interconnection network;SoCIN;clock distribution;communication parallelism;embedded systems;message passing communication model;parametric network-on-chip;parametric router architecture;power constraints;reusability;router architecture;scalability;scalable NoC;switching networks;systems-on-chip;wormhole packet switched network;Clocks;Costs;Electronic mail;Integrated circuit interconnections;Network synthesis;Network-on-a-chip;Power system interconnection;Scalability;Space exploration;Switches}, 
	doi={10.1109/SBCCI.2003.1232824}, 
	month={Sept},
}


@INPROCEEDINGS{chapter3:5197252, 
	author={Chunjing Mao and Yong Guan and Jie Zhang}, 
	booktitle={Information Processing, 2009. APCIP 2009. Asia-Pacific Conference on}, 
	title={On-board Spacewire Router for Space Mission}, 
	year={2009}, 
	volume={2}, 
	pages={525-528}, 
	keywords={aerospace instrumentation;field programmable gate arrays;multiprocessor interconnection networks;network analysis;telecommunication network routing;FPGA;Spacewire standard;aerocraft multitransmission;braking problem;network level analysis;on-board Spacewire router;space mission;wormhole routing theory;Chemical technology;Communication standards;Communication system control;Data communication;Educational institutions;Electronic mail;Paper technology;Routing;Space missions;Space technology;BWR;Space Mission;Spacewire;Wormhole Routing}, 
	doi={10.1109/APCIP.2009.265}, 
	month={July},
}


@INPROCEEDINGS{chapter3:4526504, 
	author={Jaffe, P. and Clifford, G. and Summers, J.}, 
	booktitle={Aerospace Conference, 2008 IEEE}, 
	title={SpaceWire for Operationally Responsive Space}, 
	year={2008}, 
	pages={1-5}, 
	keywords={aerospace computing;artificial satellites;field buses;national security;space vehicles;standards;ECSS-E-50-12A;SpaceWire standard;interchangeable satellite payloads;operationally responsive space;satellite national security missions;spacecraft buses;Hardware;National security;Open systems;Payloads;Prototypes;Satellites;Space vehicles;Standardization;Standards development;US Department of Defense}, 
	doi={10.1109/AERO.2008.4526504}, 
	ISSN={1095-323X}, 
	month={March},
}


@INPROCEEDINGS{chapter3:1655950, 
	author={Rakow, G. and Schnurr, R. and Parkes, S.}, 
	booktitle={Aerospace Conference, 2006 IEEE}, 
	title={SpaceWire protocol ID: what does it means to you?}, 
	year={2006}, 
	pages={7 pp.-}, 
	keywords={packet radio networks;protocols;space communication links;SpaceWire;interface control document;packet formats;protocol ID;protocol stack;satellite high-speed data buses;system design;Code standards;Data buses;Design engineering;Design optimization;NASA;Protocols;Satellites;Space technology;Standardization;Standards development}, 
	doi={10.1109/AERO.2006.1655950}, 
	month={},
}


@INPROCEEDINGS{chapter3:1547397, 
	author={Parkes, S.M. and Armbruster, P.}, 
	booktitle={Real Time Conference, 2005. 14th IEEE-NPSS}, 
	title={SpaceWire: a spacecraft onboard network for real-time communications}, 
	year={2005}, 
	pages={6-10}, 
	keywords={data communication;space communication links;space vehicle electronics;SpaceWire;data handling network;downlink telemetry subsystems;processing units;radiation tolerant chips;real-time communications network;spacecraft onboard network;Cables;Communication networks;Connectors;Data handling;Downlink;Protocols;Routing;Space vehicles;Switches;Telemetry}, 
	doi={10.1109/RTC.2005.1547397}, 
	month={June},
}


@INPROCEEDINGS{chapter3:4584258, 
	author={Parkes, S.}, 
	booktitle={Adaptive Hardware and Systems, 2008. AHS '08. NASA/ESA Conference on}, 
	title={SpaceWire for Adaptive Systems}, 
	year={2008}, 
	pages={77-82}, 
	keywords={adaptive systems;application specific integrated circuits;field programmable gate arrays;space vehicle electronics;ASIC devices;FPGA;SpaceWire interfaces;Spacecraft systems;adaptive systems;bidirectional communications;payload data-handling system;point-to-point links;routing switches;spacecraft systems;Adaptive systems;Bidirectional control;Communication switching;Field programmable gate arrays;Instruments;Joining processes;Payloads;Routing;Space vehicles;Switches;SpaceWire;adaptive;data-handling;networks}, 
	doi={10.1109/AHS.2008.30}, 
	month={June}
}


@INPROCEEDINGS{chapter3:5546220, 
	author={Osterloh, B. and Michalik, H. and Fiethe, B. and Bubenhagen, F.}, 
	booktitle={Adaptive Hardware and Systems (AHS), 2010 NASA/ESA Conference on}, 
	title={Architecture verification of the SoCWire NoC approach for safe dynamic partial reconfiguration in space applications}, 
	year={2010}, 
	pages={1-8}, 
	keywords={Field programmable gate arrays;Network topology;Routing;Space missions;Switches;System-on-a-chip;Topology}, 
	doi={10.1109/AHS.2010.5546220}, 
	month={June},
}

@INPROCEEDINGS{chapter3:584254, 
	author={Osterloh, B. and Michalik, H. and Fiethe, B. and Kotarowski, K.}, 
	booktitle={Adaptive Hardware and Systems, 2008. AHS '08. NASA/ESA Conference on}, 
	title={SoCWire: A Network-on-Chip Approach for Reconfigurable System-on-Chip Designs in Space Applications}, 
	year={2008}, 
	pages={51-56}, 
	keywords={aerospace instrumentation;field programmable gate arrays;network-on-chip;reconfigurable architectures;FPGA;SoCWire;flexible communication;in-flight reconfiguration ability;network-on-chip;re-programmable hardware;reconfigurable architecture;reconfigurable system-on-chip;scientific space applications;system-on-chip wire;Art;Channel capacity;Downlink;Field programmable gate arrays;Hardware;Network-on-a-chip;Payloads;Space missions;System-on-a-chip;Venus;Network-on-Chip;NoC;SoC;SoCWire;Space;System-on-Chip;System-on-Chip Wire;Virtex;dynamic;partial;reconfiguration}, 
	doi={10.1109/AHS.2008.43}, 
	month={June},
}


@INPROCEEDINGS{chapter3:4208959, 
	author={Janarthanan, A. and Swaminathan, V. and Tomko, K.A.}, 
	booktitle={VLSI, 2007. ISVLSI '07. IEEE Computer Society Annual Symposium on}, 
	title={MoCReS: an Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems}, 
	year={2007}, 
	pages={455-456}, 
	keywords={field programmable gate arrays;logic design;network-on-chip;reconfigurable architectures;2.85 Gbits/s;357 MHz;MoCReS;Virtex-4 slices;area-efficient multiclock on-chip network;central arbiter;cross point matrix;field programmable gate arrays;flexible on-FPGA communication architecture;logic depth;multiclock on-FPGA NoC;network-on-chip;packet-switched router;reconflgurable systems;virtual cut-through router;Clocks;Delay;Field programmable gate arrays;Frequency;Logic;Network topology;Network-on-a-chip;Routing;Switches;System-on-a-chip}, 
	doi={10.1109/ISVLSI.2007.67}, 
	month={March},
}

@article{chapter3:Moraes200469,
	title = "HERMES: an infrastructure for low area overhead packet-switching networks on chip ",
	journal = "Integration, the \{VLSI\} Journal ",
	volume = "38",
	number = "1",
	pages = "69 - 93",
	year = "2004",
	note = "",
	issn = "0167-9260",
	doi = "http://dx.doi.org/10.1016/j.vlsi.2004.03.003",
	url = "http://www.sciencedirect.com/science/article/pii/S0167926004000185",
	author = "Fernando Moraes and Ney Calazans and Aline Mello and Leandro MÃ¶ller and Luciano Ost",
	keywords = "Network on chip",
	keywords = "System on a chip",
	keywords = "Core based design",
	keywords = "Switches",
	keywords = "On-chip interconnection ",
}

@INPROCEEDINGS{chapter3:4221002, 
	author={Moadeli, M. and Shahrabi, A. and Vanderbauwhede, W. and Ould-Khaoua, M.}, 
	booktitle={Advanced Information Networking and Applications, 2007. AINA '07. 21st International Conference on}, 
	title={An Analytical Performance Model for the Spidergon NoC}, 
	year={2007}, 
	pages={1014-1021}, 
	keywords={multiprocessing systems;network analysis;network topology;network-on-chip;MPSoC development;analytical performance model;cross-cutting concerns;multiprocessor SoC;networks on chip;spidergon NoC;spidergon topology;Analytical models;Computer networks;Concurrent computing;Delay;Network topology;Network-on-a-chip;Packet switching;Performance analysis;Traffic control;Wires}, 
	doi={10.1109/AINA.2007.31}, 
	ISSN={1550-445X}, 
	month={May},
}


@INPROCEEDINGS{chapter3:1411133, 
	author={Coppola, M. and Locatelli, R. and Maruccia, G. and Pieralisi, L. and Scandurra, A.}, 
	booktitle={System-on-Chip, 2004. Proceedings. 2004 International Symposium on}, 
	title={Spidergon: a novel on-chip communication network}, 
	year={2004}, 
	pages={15-}, 
	keywords={integrated circuit design;integrated circuit interconnections;multiprocessing systems;network routing;system-on-chip;SoC design;Spidergon on-chip communication network;communication centric paradigm;efficient cost effective multi processor SoC development;flexible packet-based communication;global wires issue;layered based design;micro-network interconnection;on-chip communication;on-chip communication platform;on-chip shared bus;system on chip;Clocks;Communication networks;Costs;Microelectronics;Network topology;Network-on-a-chip;Protocols;Routing;Space technology;System-on-a-chip}, 
	doi={10.1109/ISSOC.2004.1411133}, 
	month={Nov},
}

@INPROCEEDINGS{chapter3:4724416, 
	author={Moadeli, M. and Vanderbauwhede, W. and Shahrabi, A.}, 
	booktitle={Parallel and Distributed Systems, 2008. ICPADS '08. 14th IEEE International Conference on}, 
	title={A Performance Model of Communication in the Quarc NoC}, 
	year={2008}, 
	pages={908-913}, 
	keywords={network-on-chip;MPSoC development;Quarc networks on-chip;broadcast operations;communication medium;model latency prediction;multicast operations;performance model;Analytical models;Broadcasting;Computer architecture;Costs;Delay;Discrete event simulation;Network-on-a-chip;Predictive models;Telecommunication traffic;Traffic control;NoC;Perdormace Evaluation;Quarc}, 
	doi={10.1109/ICPADS.2008.54}, 
	ISSN={1521-9097}, 
	month={Dec},
}


@INPROCEEDINGS{chapter3:5161210, 
	author={Moadeli, M. and Maji, P.P. and Vanderbauwhede, W.}, 
	booktitle={Parallel Distributed Processing, 2009. IPDPS 2009. IEEE International Symposium on}, 
	title={Design and implementation of the Quarc Network on-Chip}, 
	year={2009}, 
	pages={1-9}, 
	keywords={network-on-chip;packet switching;Quarc network-on-chip;Spidergon;Xilinx Virtex FPGA family;broadcast traffic;cache updates;multicore systems;network adapter;packet-switched communication medium;switch architecture;systems-on-chip;Broadcasting;Communication switching;Costs;Hardware;Multicore processing;Network-on-a-chip;Performance analysis;Switches;Telecommunication traffic;Transceivers}, 
	doi={10.1109/IPDPS.2009.5161210}, 
	ISSN={1530-2075}, 
	month={May},
}

@INPROCEEDINGS{chapter3:4724383, 
	author={Moadeli, M. and Vanderbauwhede, W. and Shahrabi, A.}, 
	booktitle={Parallel and Distributed Systems, 2008. ICPADS '08. 14th IEEE International Conference on}, 
	title={Quarc: A Novel Network-On-Chip Architecture}, 
	year={2008}, 
	pages={705-712}, 
	keywords={network routing;network topology;network-on-chip;Quarc network-on-chip architecture;Spidergon NoC;broadcast communication operation;multicast communication operation;network routing element;network topology element;network traffic balance;Broadcasting;Communication switching;Computer architecture;Computer networks;Delay;Network topology;Network-on-a-chip;Routing;Switches;Telecommunication traffic;Collective communication;NoC;Quarc;Spidergon}, 
	doi={10.1109/ICPADS.2008.53}, 
	ISSN={1521-9097}, 
	month={Dec},
}

@INPROCEEDINGS{chapter3:5076186, 
	author={Moadeli, M. and Maji, P. and Vanderbauwhede, W.}, 
	booktitle={Advanced Information Networking and Applications, 2009. AINA '09. International Conference on}, 
	title={Quarc: A High-Efficiency Network on-Chip Architecture}, 
	year={2009}, 
	pages={98-105}, 
	keywords={CMOS integrated circuits;application specific integrated circuits;network routing;network topology;network-on-chip;ASIC implementation;CMOS technology;Quarc NoC architecture;Spidergon NoC;collective communication operation;network on-chip;network routing element;network topology;size 0.13 mum;Broadcasting;CMOS technology;Communication switching;Computer architecture;Computer networks;Costs;Network topology;Network-on-a-chip;Routing;Telecommunication traffic;ASIC;Network On Chip;Quarc}, 
	doi={10.1109/AINA.2009.64}, 
	ISSN={1550-445X}, 
	month={May},
}


@INPROCEEDINGS{chapter3:4380761, 
	author={Jovanovic, S. and Tanougast, C. and Weber, S. and Bobda, C.}, 
	booktitle={Field Programmable Logic and Applications, 2007. FPL 2007. International Conference on}, 
	title={CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs}, 
	year={2007}, 
	pages={753-756}, 
	keywords={field programmable gate arrays;network-on-chip;reconfigurable architectures;CuNoC;processing elements;reconfigurable FPGA;scalable communication unit;Communication switching;Computer science;Field programmable gate arrays;Network-on-a-chip;Packet switching;Parallel processing;Routing;Switches;Switching circuits;Tiles}, 
	doi={10.1109/FPL.2007.4380761}, 
	month={Aug},
}


@ARTICLE{chapter3:1626510, 
	author={Hilton, C. and Nelson, B.}, 
	journal={Computers and Digital Techniques, IEE Proceedings -}, 
	title={PNoC: a flexible circuit-switched NoC for FPGA-based systems}, 
	year={2006}, 
	volume={153}, 
	number={3}, 
	pages={181-188}, 
	keywords={circuit switching;digital signal processing chips;field programmable gate arrays;image processing;network-on-chip;FPGA system;Moores law;SoC;bus interconnect;chip density;circuit switched architecture;communication latency rate;communication mechanism;complex system;field programmable gate array;flexible circuit switch architecture;image binarisation;network on chip;packet switch;programmable NoC;scalability problem;system on chip}, 
	doi={10.1049/ip-cdt:20050175}, 
	ISSN={1350-2387}, 
	month={May},
}


@INPROCEEDINGS{chapter3:1515721, 
	author={Hilton, C. and Nelson, B.}, 
	booktitle={Field Programmable Logic and Applications, 2005. International Conference on}, 
	title={A flexible circuit switched NOC for FPGA based systems}, 
	year={2005}, 
	pages={191-196}, 
	keywords={field programmable gate arrays;interconnected systems;network-on-chip;scaling circuits;switched networks;Moore Law;bus-based interconnect;chip density;circuit switched network-on-chip;communication latencies;field programmable gate arrays-based systems;image binarization;scalability;single chip;Communication switching;Field programmable gate arrays;Flexible printed circuits;Integrated circuit interconnections;Network-on-a-chip;Packet switching;Process design;Scalability;Switching circuits;System-on-a-chip}, 
	doi={10.1109/FPL.2005.1515721}, 
	month={Aug}
}


@article{chapter2:Shubhangi:2012,
	author = {Shubhangi D Chawade and Mahendra A Gaikwad and Rajendra M Patrikar},
	title = {Article: Review of XY Routing Algorithm for Network-on-Chip Architecture},
	journal = {International Journal of Computer Applications},
	year = {2012},
	volume = {43},
	number = {21/973-93-80867-69-8},
	pages = {20-23},
	month = {April},
	note = {Full text available}
}

@inproceedings{chapter2:Glass:1998:TMA:285930.286003,
	author = {Glass, Christopher J. and Ni, Lionel M.},
	title = {The Turn Model for Adaptive Routing},
	booktitle = {25 Years of the International Symposia on Computer Architecture (Selected Papers)},
	series = {ISCA '98},
	year = {1998},
	isbn = {1-58113-058-9},
	location = {Barcelona, Spain},
	pages = {441--450},
	numpages = {10},
	url = {http://doi.acm.org/10.1145/285930.286003},
	doi = {10.1145/285930.286003},
	acmid = {286003},
	publisher = {ACM},
	address = {New York, NY, USA}
} 

@article{chapter2:Duato:2001:CRA:372836.372856,
	author = {Duato, J. and Robles, A. and Silla, F. and Beivide, R.},
	title = {A Comparison of Router Architectures for Virtual Cut-Through and Wormhole Switching in a NOW Environment},
	journal = {J. Parallel Distrib. Comput.},
	issue_date = {Feb. 2001},
	volume = {61},
	number = {2},
	month = feb,
	year = {2001},
	issn = {0743-7315},
	pages = {224--253},
	numpages = {30},
	url = {http://dx.doi.org/10.1006/jpdc.2000.1679},
	doi = {10.1006/jpdc.2000.1679},
	acmid = {372856},
	publisher = {Academic Press, Inc.},
	address = {Orlando, FL, USA},
	keywords = {adaptive routing, deadlock avoidance, irregular topologies, networks of workstations, virtual cut-through switching, wormhole switching}
} 

@article{chapter2:Shin:1996:AIH:232665.232669,
	author = {Shin, Kang G. and Daniel, Stuart W.},
	title = {Analysis and Implementation of Hybrid Switching},
	journal = {IEEE Trans. Comput.},
	issue_date = {June 1996},
	volume = {45},
	number = {6},
	month = jun,
	year = {1996},
	issn = {0018-9340},
	pages = {684--692},
	numpages = {9},
	url = {http://dx.doi.org/10.1109/12.506424},
	doi = {10.1109/12.506424},
	acmid = {232669},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
	keywords = {Virtual cut-through switching, wormhole routing, hybrid switching, routing controllers, parallel and distributed multicomputers}
} 

@article{chapter2:Kermani79:virtualcut-through,
	author = {Parviz Kermani and Leonard Kleinrock},
	title = {Virtual cut-through: a new computer communication switching technique},
	journal = {Computer Networks},
	year = {1979},
	volume = {3},
	pages = {267--286}
}

@book{chapter2:SSI:Xilinx,
	author		= "Kirk Saban",
	title		= "Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity, Bandwidth, and Power Efficiency (WP380)",
	publisher	= "Xilinx Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {WP380},
	year		= {2012},
	month		= "December",
	URL =  		= "http://www.xilinx.com/support/documentation/white_papers/wp380_Stacked_Silicon_Interconnect_Technology.pdf"
}

@inproceedings{chapter1:Mello:2005:VCN:1081081.1081128,
	author = {Mello, Aline and Tedesco, Leonel and Calazans, Ney and Moraes, Fernando},
	title = {Virtual Channels in Networks on Chip: Implementation and Evaluation on Hermes NoC},
	booktitle = {Proceedings of the 18th Annual Symposium on Integrated Circuits and System Design},
	series = {SBCCI '05},
	year = {2005},
	isbn = {1-59593-174-0},
	location = {Florianolpolis, Brazil},
	pages = {178--183},
	numpages = {6},
	url = {http://doi.acm.org/10.1145/1081081.1081128},
	doi = {10.1145/1081081.1081128},
	acmid = {1081128},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {network-on-chip, performance, virtual channel},
} 

@ARTICLE{chapter1:6663237, 
	author={Young Jin Yoon and Concer, N. and Petracca, M. and Carloni, L.P.}, 
	journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on}, 
	title={Virtual Channels and Multiple Physical Networks: Two Alternatives to Improve NoC Performance}, 
	year={2013}, 
	volume={32}, 
	number={12}, 
	pages={1906-1919}, 
	keywords={field programmable gate arrays;low-power electronics;network-on-chip;packet switching;quality of service;FPGA;NoC performance;design flexibility;low power dissipation;multiple physical networks;packet switched network-on-chip design;protocol deadlocks;quality of service;standard cell libraries;system-level simulations;virtual channels;zero-load packet latency;Design synthesis;Network-on-chip;Packet switching;Power dissipation;Quality of service;multiplane;multiple physical networks;network-on-chip (NoC);virtual channel}, 
	doi={10.1109/TCAD.2013.2276399}, 
	ISSN={0278-0070}, 
	month={Dec}
}

@article{chapter1:Flynn:1972:COE:1952456.1952459,
	author = {Flynn, Michael J.},
	title = {Some Computer Organizations and Their Effectiveness},
	journal = {IEEE Trans. Comput.},
	issue_date = {September 1972},
	volume = {21},
	number = {9},
	month = sep,
	year = {1972},
	issn = {0018-9340},
	pages = {948--960},
	numpages = {13},
	url = {http://dx.doi.org/10.1109/TC.1972.5009071},
	doi = {10.1109/TC.1972.5009071},
	acmid = {1952459},
	publisher = {IEEE Computer Society},
	address = {Washington, DC, USA},
	keywords = {Computer organization, computer organization, instruction stream, overlapped, parallel processors, resource hierarchy}
} 



@ARTICLE{chapter1:192215, 
	author={Boeri, F. and Auguin, M.}, 
	journal={Computers, IEEE Transactions on}, 
	title={OPSILA: a vector and parallel processor}, 
	year={1993}, 
	month={Jan}, 
	volume={42}, 
	number={1}, 
	pages={76-82}, 
	keywords={parallel architectures;parallel processing;synchronisation;vector processor systems;OPSILA;compiler;multiple data stream;multiprocessor machine;operating modes;parallel single program stream;partitioning;programming environment;synchronization mechanisms;vector SIMD mode;Application software;Central Processing Unit;Computer architecture;Concurrent computing;Hardware;Parallel processing;Program processors;Programming environments;Programming profession;Samarium}, 
	doi={10.1109/12.192215}, 
	ISSN={0018-9340}
}

@book{chapter1:Palesi:2013:RAN:2556370,
	author = {Palesi, Maurizio and Daneshtalab, Masoud},
	title = {Routing Algorithms in Networks-on-Chip},
	year = {2013},
	isbn = {1461482739, 9781461482734},
	publisher = {Springer Publishing Company, Incorporated},
} 

@book{chapter1:Dally:2003:PPI:995703,
	author = {Dally, William and Towles, Brian},
	title = {Principles and Practices of Interconnection Networks},
	year = {2003},
	isbn = {0122007514},
	publisher = {Morgan Kaufmann Publishers Inc.},
	address = {San Francisco, CA, USA},
} 

@book{chapter1:Duato:2002:INE:572400,
	author = {Duato, Jose and Yalamanchili, Sudhakar and Lionel, Ni},
	title = {Interconnection Networks: An Engineering Approach},
	year = {2002},
	isbn = {1558608524},
	publisher = {Morgan Kaufmann Publishers Inc.},
	address = {San Francisco, CA, USA},
} 

@book{chapter1:cota2011reliability,
	title={Reliability, Availability and Serviceability of Networks-on-chip},
	author={Cota, {\'E}rika and de Morais Amory, Alexandre and Lubaszewski, Marcelo Soares},
	year={2011},
	publisher={Springer Science \& Business Media}
}

@INPROCEEDINGS{chapter1:5090764, 
	author={Concer, N. and Iamundo, S. and Bononi, L.}, 
	booktitle={Design, Automation Test in Europe Conference Exhibition, 2009. DATE '09.}, 
	title={aEqualized: A novel routing algorithm for the Spidergon Network On Chip}, 
	year={2009}, 
	month={April}, 
	pages={749-754}, 
	keywords={circuit optimisation;network routing;network-on-chip;Spidergon network on chip;Spidergon router architecture;aEqualized routing algorithm;network channel optimisation;Buffer storage;Clocks;Communication switching;Computer architecture;Network interfaces;Network topology;Network-on-a-chip;Routing;System recovery;System-on-a-chip}, 
	doi={10.1109/DATE.2009.5090764}, 
	ISSN={1530-1591},
}


@article{chapter1:Priyanka:2013:IJCA,
	author = {Priyanka N. Chopkar and Mahendra A. Gaikwad},
	title = {Article: Review of XY Routing Algorithm for 2D Torus Topology of NoC Architecture},
	journal = {IJCA Special Issue on Recent Trends in Engineering Technology},
	year = {2013},
	volume = {RETRET},
	pages = {22-26},
	month = {March},
	note = {Full text available}
}


@inproceedings{chapter1:Sadawarte:2011:CSS:1947940.1947992,
	author = {Sadawarte, Yogita A. and Gaikwad, Mahendra A. and Patrikar, Rajendra M.},
	title = {Comparative Study of Switching Techniques for Network-on-chip Architecture},
	booktitle = {Proceedings of the 2011 International Conference on Communication, Computing and Security},
	series = {ICCCS '11},
	year = {2011},
	isbn = {978-1-4503-0464-1},
	location = {Rourkela, Odisha, India},
	pages = {243--246},
	numpages = {4},
	url = {http://doi.acm.org/10.1145/1947940.1947992},
	doi = {10.1145/1947940.1947992},
	acmid = {1947992},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {NoC architecture, switching techniques},
} 

@INPROCEEDINGS{chapter1:Bahn09ageneric,
	author 		= {Jun Ho Bahn and Nader Bagherzadeh},
	title 		= {A Generic Traffic Model for On-Chip Interconnection Networks},
	booktitle 	= {in The First International Workshop on Network-on-Chip Architectures},
	year 		= {2009}
}

@article{chapter1:Bjerregaard:2006:SRP:1132952.1132953,
	author = {Bjerregaard, Tobias and Mahadevan, Shankar},
	title = {A Survey of Research and Practices of Network-on-chip},
	journal = {ACM Comput. Surv.},
	issue_date = {2006},
	volume = {38},
	number = {1},
	month = jun,
	year = {2006},
	issn = {0360-0300},
	articleno = {1},
	url = {http://doi.acm.org/10.1145/1132952.1132953},
	doi = {10.1145/1132952.1132953},
	acmid = {1132953},
	publisher = {ACM},
	address = {New York, NY, USA},
	keywords = {Chip-area networks, GALS, GSI design, NoC, OCP, SoC, ULSI design, communication abstractions, communication-centric design, interconnects, network-on-chip, on-chip communication, sockets, system-on-chip},
}

@INPROCEEDINGS{chapter1:797400, 
	author 		={Jungjoon Kim and El-Amawy, A.}, 
	booktitle	={Parallel Processing, 1999. Proceedings. 1999 International Conference on}, 
	title		={Performance and architectural features of segmented multiple bus system}, 
	year		={1999}, 
	month		={}, 
	pages		={154-161}, 
	keywords	={fault tolerant computing;multiprocessor interconnection networks;performance evaluation;shared memory systems;approximate mean value analysis;architectural features;architectural limitations;bus-based systems;ease of programming;scalability;segmented multiple bus system;shared memory systems;wormhole routing;Delay;Fault tolerant systems;Network topology;Performance analysis;Routing;Scalability}, 
	doi 		={10.1109/ICPP.1999.797400}, 
	ISSN 		={0190-3918},
}

@INPROCEEDINGS{chapter1:100306, 
	author		={Mahmud, S.M.}, 
	booktitle	={Circuits and Systems, 1989., IEEE International Symposium on}, 
	title		={Communication performance in a hierarchical bus system}, 
	year		={1989}, 
	month		={May}, 
	pages		={122-125 vol.1}, 
	keywords	={computer interfaces;communication performance;conventional multiple-bus structure;cost-effective bus structure;exact analytical model;hierarchical bus system;partial-multiple-bus structures;simulation;two-level hierarchical bus;Analytical models;Bandwidth;Costs;Fault tolerance;Multiprocessing systems;Visualization}, 
	doi 		={10.1109/ISCAS.1989.100306},
}

@inproceedings{chapter1:Jalier:2010:HVH:1870926.1870971,
	author 		= {Jalier, Camille and Lattard, Didier and Jerraya, Ahmed Amine and Sassatelli, Gilles and Benoit, Pascal and Torres, Lionel},
	title 		= {Heterogeneous vs Homogeneous MPSoC Approaches for a Mobile LTE Modem},
	booktitle 	= {Proceedings of the Conference on Design, Automation and Test in Europe},
	series 		= {DATE '10},
	year 		= {2010},
	isbn 		= {978-3-9810801-6-2},
	location 	= {Dresden, Germany},
	pages 		= {184--189},
	numpages 	= {6},
	url 		= {http://dl.acm.org/citation.cfm?id=1870926.1870971},
	acmid 		= {1870971},
	publisher 	= {European Design and Automation Association},
	address 	= {3001 Leuven, Belgium, Belgium},
} 

@article{chapter1:Tota:2009:CSN:1643330.1643337,
	author 		= {Tota, Sergio V. and Casu, Mario R. and Roch, Massimo Ruo and Macchiarulo, Luca and Zamboni, Maurizio},
	title 		= {A Case Study for NoC-based Homogeneous MPSoC Architectures},
	journal		= {IEEE Trans. Very Large Scale Integr. Syst.},
	issue_date 	= {March 2009},
	volume 		= {17},
	number 		= {3},
	month 		= mar,
	year 		= {2009},
	issn 		= {1063-8210},
	pages 		= {384--388},
	numpages 	= {5},
	url 		= {http://dx.doi.org/10.1109/TVLSI.2008.2011239},
	doi 		= {10.1109/TVLSI.2008.2011239},
	acmid 		= {1643337},
	publisher 	= {IEEE Educational Activities Department},
	address 	= {Piscataway, NJ, USA},
	keywords 	= {Multiprocessor systems-on-chip (MP-SoC), multiprocessor systems-on-chip (MP-SoC), network-on-chip (NoC)},
} 

@online{chapter1:ADAPTEVA:HOME,
	author 	= {Adapteva Inc.},
	title 	= {Adapteva Inc. http://www.adapteva.com/},
	year 	= 2015,
	url 	= {http://www.adapteva.com/},
	urldate = {10-07-2015}
}


@ARTICLE{chapter1:1218189, 
	author	={Wiegand, T. and Sullivan, G.J. and Bjontegaard, G. and Luthra, A.}, 
	journal	={Circuits and Systems for Video Technology, IEEE Transactions on}, 
	title	={Overview of the H.264/AVC video coding standard}, 
	year	={2003}, 
	month	={July}, 
	volume	={13}, 
	number	={7}, 
	pages	={560-576}, 
	keywords={IEC standards;ISO standards;code standards;data compression;rate distortion theory;standardisation;telecommunication standards;video coding;H.264/AVC standardization;H.264/AVC video coding standard;ISO/IEC Moving Picture Experts Group;ITU-T Video Coding Experts Group;compression performance;rate-distortion efficiency;standardization history;video broadcast;video representation;video storage;video streaming;video telephony;Automatic voltage control;Broadcasting;IEC standards;ISO standards;MPEG standards;Multimedia communication;Standardization;Telephony;Video coding;Video compression}, 
	doi 	={10.1109/TCSVT.2003.815165}, 
	ISSN 	={1051-8215},
}


@book{chapter1:kempf:2011:multiprocessor,
	title		={Multiprocessor Systems on Chip: Design Space Exploration},
	author		={Kempf, T. and Ascheid, G. and Leupers, R.},
	isbn		={9781441981530},
	series		={SpringerLink : B{\"u}cher},
	url 		={https://books.google.com.mx/books?id=pDjlbNf46F8C},
	year 		={2011},
	publisher	={Springer New York}
}

@book{chapter1:INTEL:QUARK:DS,
	author		= "Intel Corporation",
	title		= "Intel\textregistered Quark\texttrademark SoC X1000 Datasheet",
	publisher	= "Intel Corporation",
	address		= "Santa Clara, CA, USA",
	booktitle	= {329676-004US},
	year		= {2014},
	month		= "November",
	URL =  		= "http://www.intel.com/content/www/us/en/embedded/products/quark/quark-x1000-datasheet.html"
}


@ARTICLE{chapter1:632878, 
	author	={Rincon, A.M. and Cherichetti, G. and Monzel, J.A. and Stauffer, D.R. and Trick, M.T.}, 
	journal	={Design Test of Computers, IEEE}, 
	title	={Core design and system-on-a-chip integration}, 
	year	={1997}, 
	month	={Oct}, 
	volume	={14}, 
	number	={4}, 
	pages	={26-35}, 
	keywords={application specific integrated circuits;circuit analysis computing;ASIC design processes;PowerPC core;core-based designs;prototype cosimulation system;system-on-a-chip integration;Application specific integrated circuits;Cryptography;Design methodology;Guidelines;Interference;Logic;Process design;System testing;Terminology;Timing}, 
	doi 	={10.1109/54.632878}, 
	ISSN 	={0740-7475},
}


@ARTICLE{chapter1:542273, 
	author	={Hunt, M. and Rowson, J.A.}, 
	journal	={Spectrum, IEEE}, 
	title	={Blocking in a system on a chip}, 
	year	={1996}, 
	month	={Nov}, 
	volume	={33}, 
	number	={11}, 
	pages	={35-41}, 
	keywords={application specific integrated circuits;circuit layout CAD;formal verification;hardware description languages;high level synthesis;human resource management;logic CAD;standards;chip complexity;circuit design;complex IC;design methodology;design paradigm;design tools;design verification;firm block;functional blocks;hard block;hardware needs;hardware-software codesign;less time to market;productivity;register transfer level;reusable high-level building blocks;soft block;software needs;system blocking on chip;virtual socket interface;Circuits;Design methodology;Hardware;Logic design;Logic gates;Personal communication networks;Productivity;Silicon;Telecommunication standards;Time to market}, 
	doi 	={10.1109/6.542273}, 
	ISSN	={0018-9235},
}


@article{chapter1:Perry:1989:ISO:66234.66236,
	 author 	= {Perry, T. S.},
	 title 		= {Intel's Secret is out},
	 journal 	= {IEEE Spectr.},
	 issue_date = {April 1989},
	 volume 	= {26},
	 number		= {4},
	 month 		= apr,
	 year 		= {1989},
	 issn 		= {0018-9235},
	 pages 		= {22--28},
	 numpages 	= {7},
	 url 		= {http://dx.doi.org/10.1109/6.24150},
	 doi 		= {10.1109/6.24150},
	 acmid 		= {66236},
	 publisher 	= {IEEE Press},
	 address 	= {Piscataway, NJ, USA},
} 

@book{chapter0:Vivado:Xilinx,
	author		= "Xilinx Inc.",
	title		= "Vivado Design Suite User Guide - Using the Vivado IDE (UG893)",
	publisher	= "Xilinx Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {UG893},
	year		= {2015},
	month		= "June",
	URL =  		= "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_2/ug893-vivado-ide.pdf"
}



@book{chapter0:NiosII:Altera,
	author		= "Altera Inc.",
	title		= "Nios II Gen2 Processor Reference Guide (NII5V1GEN2)",
	publisher	= "Altera Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {NII5V1GEN2},
	year		= {2015},
	month		= "April",
	URL =  		= "https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/hb/nios2/n2cpu-nii5v1gen2.pdf"
}



@book{chapter0:Microblaze:Xilinx,
	author		= "Xilinx Inc.",
	title		= "MicroBlaze Processor Reference Guide (UG984)",
	publisher	= "Xilinx Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {UG984},
	year		= {2014},
	month		= "April",
	URL =  		= "http://www.xilinx.com/support/documentation/sw_manuals/xilinx2014_2/ug984-vivado-microblaze-ref.pdf"
}


@INPROCEEDINGS{chapter0:1347918, 
	author={Mas, G. and Martin, P.}, 
	booktitle={Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on}, 
	title={Network-on-chip: the intelligence is in the wire}, 
	year={2004}, 
	pages={174-177}, 
	keywords={circuit complexity;integrated circuit design;integrated circuit interconnections;switching networks;system-on-chip;wires (electric);IP block usage;SoC design;circuit complexity;communication networks;integrated circuit interconnections;network-on-chip;system-on-chip design;wire efficiency;Communication networks;Communication switching;Design optimization;Intelligent networks;Joining processes;Manufacturing processes;Network-on-a-chip;Process design;System-on-a-chip;Wire}, 
	doi={10.1109/ICCD.2004.1347918}, 
	ISSN={1063-6404}, 
	month={Oct}
}


@ARTICLE{chapter0:1511986, 
	author={Saleh, R.}, 
	journal={Design Test of Computers, IEEE}, 
	title={An approach that will NoC your SoCs off!}, 
	year={2005}, 
	volume={22}, 
	number={5}, 
	pages={488-488}, 
	keywords={IP blocks;Moore's law;SoC design;interconnect delay;networks on chips;Councils;Design engineering;Network-on-a-chip;Testing;IP blocks;Moore's law;SoC design;interconnect delay;networks on chips}, 
	doi={10.1109/MDT.2005.101}, 
	ISSN={0740-7475}, 
	month={Sept}
}


@ARTICLE{chapter0:976921, 
	author={Benini, L. and De Micheli, G.}, 
	journal={Computer}, 
	title={Networks on chips: a new SoC paradigm}, 
	year={2002}, 
	volume={35}, 
	number={1}, 
	pages={70-78}, 
	keywords={hardware-software codesign;microprocessor chips;multiprocessor interconnection networks;reconfigurable architectures;SoC design methodologies;SoC paradigm;average values;complex SoCs;complex electronic engines;design objectives;deterministic models;future SoC designs;hardware design;integrated solution;interacting system-on-chip components;interconnecting components;layered methodology;layered micronetwork design methodology;modular component-based approach;networks on chips;on-chip micronetworks;plug-and-play fashion;probabilistic metrics;process technologies;software design;stochastic models;system on chip;time-to-market pressure;Consumer electronics;Design methodology;Engines;Fasteners;Multimedia systems;Network-on-a-chip;Process design;System-on-a-chip;Telecommunication network reliability;Time to market}, 
	doi={10.1109/2.976921}, 
	ISSN={0018-9162}, 
	month={Jan}
}

@book{chapter0:Xilinx:UG474,
	author		= "Xilinx Inc.",
	title		= "7 Series FPGAs Configurable Logic Block User Guide (UG474)",
	publisher	= "Xilinx Inc.",
	address		= "San Jose, CA, USA",
	booktitle	= {UG474},
	year		= {2014},
	month		= "November",
	URL =  		= "http://www.xilinx.com/support/documentation/user_guides/ug474_7Series_CLB.pdf"
}

@book{chapter0:NIST:1977:DES,
	author 		= "{National Institute of Standards and Technology}",
	title 		= "{FIPS PUB 46}: Data Encryption Standard",
	publisher 	= "National Institute of Standards and Technology",
	booktitle 	= {In FIPS PUB 46, Federal Information Processing Standards Publication},
	year 		= {1977},
	pages 		= {46--2},
}

@book{chapter0:Daemen:2002:DR:560131,
	author = {Daemen, Joan and Rijmen, Vincent},
	title = {The  Design of Rijndael},
	year = {2002},
	isbn = {3540425802},
	publisher = {Springer-Verlag New York, Inc.},
	address = {Secaucus, NJ, USA}
} 



@ARTICLE{chapter0:6769090, 
	author={Shannon, C.E.}, 
	journal={Bell System Technical Journal, The}, 
	title={Communication theory of secrecy systems}, 
	year={1949}, 
	volume={28}, 
	number={4}, 
	pages={656-715}, 
	doi={10.1002/j.1538-7305.1949.tb00928.x}, 
	ISSN={0005-8580}, 
	month={Oct}
}



@inproceedings{chapter0:Ciresan:2011:FHP:2283516.2283603,
	author = {Cire\c{s}an, Dan C. and Meier, Ueli and Masci, Jonathan and Gambardella, Luca M. and Schmidhuber, J\"{u}rgen},
	title = {Flexible, High Performance Convolutional Neural Networks for Image Classification},
	booktitle = {Proceedings of the Twenty-Second International Joint Conference on Artificial Intelligence - Volume Volume Two},
	series = {IJCAI'11},
	year = {2011},
	isbn = {978-1-57735-514-4},
	location = {Barcelona, Catalonia, Spain},
	pages = {1237--1242},
	numpages = {6},
	url = {http://dx.doi.org/10.5591/978-1-57735-516-8/IJCAI11-210},
	doi = {10.5591/978-1-57735-516-8/IJCAI11-210},
	acmid = {2283603},
	publisher = {AAAI Press},
} 



@article {chapter0:TJP:TJP19591483574,
  author  = {Hubel, D. H. and Wiesel, T. N.},
  title   = {Receptive fields of single neurones in the cat's striate cortex},
  journal = {The Journal of Physiology},
  volume  = {148},
  number  = {3},
  issn    = {1469-7793},
  url     = {http://dx.doi.org/10.1113/jphysiol.1959.sp006308},
  doi     = {10.1113/jphysiol.1959.sp006308},
  pages   = {574--591},
  year    = {1959},
}


@INPROCEEDINGS{chapter0:6701287, 
  author={Hassen, W. and Amiri, H.}, 
  booktitle={e-Learning in Industrial Electronics (ICELIE), 2013 7th IEEE International Conference on}, 
  title={Block Matching Algorithms for motion estimation}, 
  year={2013}, 
  pages={136-139}, 
  keywords={data compression;image matching;motion estimation;search problems;video coding;block matching algorithms;motion estimation;objective quality assessment;search algorithm;subjective quality assessment;temporal compression technique;video encoding;video frame decoding;Algorithm design and analysis;Complexity theory;Image coding;Motion estimation;PSNR;Prediction algorithms;Vectors;Block Matching;Motion estimation;Quality assessment}, 
  doi={10.1109/ICELIE.2013.6701287}, 
  month={Nov}
}


@article{Eigen1971,
  title={Selforganization of matter and the evolution of biological macromolecules},
  author={Eigen, Manfred},
  journal={Naturwissenschaften},
  volume={58},
  number={10},
  pages={465--523},
  year={1971},
  publisher={Springer}
}

@article{Knuth1968,
  title={Semantics of Context-free Languages},
  author={Knuth, Donald E},
  journal={Mathematical Systems Theory},
  volume={2},
  number={2},
  pages={127--145},
  year={1968},
  publisher={Springer}
}


@online{chapter0:gplv3,
	author       = {Free Software Foundation},
	title        = {GNU General Public License V3. (GPL v3)},
	year 		 = {2007},
	version      = {3},
	shorthand    = {GPL},
	organization = {Free Software Foundation},
	url          = {http://www.gnu.org/licenses/gpl.html},
	pagination   = {section},
	language     = {english},
	date         = {2007-06-29}
}
