Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed May  7 18:02:52 2025
| Host         : jrm-HP-Spectre-x360-2-in-1-Laptop-14-eu0xxx running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pwm_generator_wrapper_timing_summary_routed.rpt -pb pwm_generator_wrapper_timing_summary_routed.pb -rpx pwm_generator_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_generator_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       31          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (31)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (83)
5. checking no_input_delay (5)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (31)
-------------------------
 There are 31 register/latch pins with no clock driven by root clock pin: pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (83)
-------------------------------------------------
 There are 83 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.994        0.000                      0                   17        0.495        0.000                      0                   17        3.500        0.000                       0                    17  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.994        0.000                      0                   17        0.495        0.000                      0                   17        3.500        0.000                       0                    17  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.994ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.495ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.994ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.008ns  (logic 0.704ns (17.567%)  route 3.304ns (82.433%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 12.726 - 8.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.538ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.805     5.256    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     5.712 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/Q
                         net (fo=2, routed)           1.137     6.849    pwm_generator_i/clk_divider_0/U0/count_sig[13]
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.973 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_4/O
                         net (fo=16, routed)          2.166     9.139    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_4_n_0
    SLICE_X47Y47         LUT5 (Prop_lut5_I2_O)        0.124     9.263 r  pwm_generator_i/clk_divider_0/U0/count_sig[14]_i_1/O
                         net (fo=1, routed)           0.000     9.263    pwm_generator_i/clk_divider_0/U0/count_sig_0[14]
    SLICE_X47Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.345    12.726    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X47Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/C
                         clock pessimism              0.538    13.264    
                         clock uncertainty           -0.035    13.229    
    SLICE_X47Y47         FDCE (Setup_fdce_C_D)        0.029    13.258    pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         13.258    
                         arrival time                          -9.263    
  -------------------------------------------------------------------
                         slack                                  3.994    

Slack (MET) :             4.145ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 1.861ns (52.452%)  route 1.687ns (47.547%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=2, routed)           0.996     6.823    pwm_generator_i/clk_divider_0/U0/count_sig[1]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.479 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.479    pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.707 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.707    pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.929 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]_i_2/O[0]
                         net (fo=1, routed)           0.691     8.620    pwm_generator_i/clk_divider_0/U0/data0[13]
    SLICE_X48Y47         LUT5 (Prop_lut5_I4_O)        0.299     8.919 r  pwm_generator_i/clk_divider_0/U0/count_sig[13]_i_1/O
                         net (fo=1, routed)           0.000     8.919    pwm_generator_i/clk_divider_0/U0/count_sig_0[13]
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.241    12.621    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
                         clock pessimism              0.446    13.068    
                         clock uncertainty           -0.035    13.032    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    13.063    pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]
  -------------------------------------------------------------------
                         required time                         13.063    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  4.145    

Slack (MET) :             4.163ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.741ns  (logic 0.932ns (24.913%)  route 2.809ns (75.087%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=3, routed)           1.317     7.144    pwm_generator_i/clk_divider_0/U0/count_sig[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.150     7.294 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3/O
                         net (fo=16, routed)          1.492     8.786    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.112 r  pwm_generator_i/clk_divider_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     9.112    pwm_generator_i/clk_divider_0/U0/count_sig_0[6]
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.358    12.739    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                         clock pessimism              0.540    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    13.275    pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  4.163    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.730ns  (logic 0.932ns (24.987%)  route 2.798ns (75.013%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.739ns = ( 12.739 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.540ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=3, routed)           1.317     7.144    pwm_generator_i/clk_divider_0/U0/count_sig[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.150     7.294 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3/O
                         net (fo=16, routed)          1.481     8.775    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3_n_0
    SLICE_X48Y45         LUT5 (Prop_lut5_I1_O)        0.326     9.101 r  pwm_generator_i/clk_divider_0/U0/count_sig[5]_i_1/O
                         net (fo=1, routed)           0.000     9.101    pwm_generator_i/clk_divider_0/U0/count_sig_0[5]
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.358    12.739    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[5]/C
                         clock pessimism              0.540    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X48Y45         FDCE (Setup_fdce_C_D)        0.031    13.275    pwm_generator_i/clk_divider_0/U0/count_sig_reg[5]
  -------------------------------------------------------------------
                         required time                         13.275    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.253ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.845ns  (logic 0.704ns (18.310%)  route 3.141ns (81.690%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.748ns = ( 12.748 - 8.000 ) 
    Source Clock Delay      (SCD):    5.256ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.805     5.256    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y47         FDCE (Prop_fdce_C_Q)         0.456     5.712 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/Q
                         net (fo=2, routed)           1.137     6.849    pwm_generator_i/clk_divider_0/U0/count_sig[13]
    SLICE_X48Y47         LUT4 (Prop_lut4_I0_O)        0.124     6.973 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_4/O
                         net (fo=16, routed)          2.004     8.977    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_4_n_0
    SLICE_X48Y46         LUT5 (Prop_lut5_I2_O)        0.124     9.101 r  pwm_generator_i/clk_divider_0/U0/count_sig[11]_i_1/O
                         net (fo=1, routed)           0.000     9.101    pwm_generator_i/clk_divider_0/U0/count_sig_0[11]
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.368    12.748    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
                         clock pessimism              0.612    13.360    
                         clock uncertainty           -0.035    13.325    
    SLICE_X48Y46         FDCE (Setup_fdce_C_D)        0.029    13.354    pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                          -9.101    
  -------------------------------------------------------------------
                         slack                                  4.253    

Slack (MET) :             4.267ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.557ns  (logic 0.704ns (19.790%)  route 2.853ns (80.210%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.405ns
    Clock Pessimism Removal (CPR):    0.612ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.955     5.405    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y46         FDCE (Prop_fdce_C_Q)         0.456     5.861 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/Q
                         net (fo=2, routed)           1.268     7.129    pwm_generator_i/clk_divider_0/U0/count_sig[11]
    SLICE_X48Y46         LUT4 (Prop_lut4_I2_O)        0.124     7.253 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_5/O
                         net (fo=16, routed)          1.586     8.839    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_5_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.124     8.963 r  pwm_generator_i/clk_divider_0/U0/count_sig[15]_i_1/O
                         net (fo=1, routed)           0.000     8.963    pwm_generator_i/clk_divider_0/U0/count_sig_0[15]
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.241    12.621    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]/C
                         clock pessimism              0.612    13.234    
                         clock uncertainty           -0.035    13.198    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.031    13.229    pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]
  -------------------------------------------------------------------
                         required time                         13.229    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  4.267    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.563ns  (logic 1.747ns (49.036%)  route 1.816ns (50.964%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 12.774 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=2, routed)           0.996     6.823    pwm_generator_i/clk_divider_0/U0/count_sig[1]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.479 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.479    pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.593 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.593    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.815 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.819     8.635    pwm_generator_i/clk_divider_0/U0/data0[9]
    SLICE_X47Y46         LUT5 (Prop_lut5_I4_O)        0.299     8.934 r  pwm_generator_i/clk_divider_0/U0/count_sig[9]_i_1/O
                         net (fo=1, routed)           0.000     8.934    pwm_generator_i/clk_divider_0/U0/count_sig_0[9]
    SLICE_X47Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.394    12.774    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X47Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[9]/C
                         clock pessimism              0.446    13.220    
                         clock uncertainty           -0.035    13.185    
    SLICE_X47Y46         FDCE (Setup_fdce_C_D)        0.029    13.214    pwm_generator_i/clk_divider_0/U0/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         13.214    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.610ns  (logic 1.653ns (45.784%)  route 1.957ns (54.216%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 12.850 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/Q
                         net (fo=2, routed)           0.996     6.823    pwm_generator_i/clk_divider_0/U0/count_sig[1]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.479 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.479    pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2_n_0
    SLICE_X49Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.718 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.961     8.679    pwm_generator_i/clk_divider_0/U0/data0[7]
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.302     8.981 r  pwm_generator_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     8.981    pwm_generator_i/clk_divider_0/U0/count_sig_0[7]
    SLICE_X47Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.470    12.850    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X47Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism              0.446    13.296    
                         clock uncertainty           -0.035    13.261    
    SLICE_X47Y45         FDCE (Setup_fdce_C_D)        0.029    13.290    pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                          -8.981    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.932ns (27.978%)  route 2.399ns (72.022%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.621ns = ( 12.621 - 8.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.920     5.371    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.456     5.827 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=3, routed)           1.317     7.144    pwm_generator_i/clk_divider_0/U0/count_sig[0]
    SLICE_X48Y44         LUT4 (Prop_lut4_I1_O)        0.150     7.294 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3/O
                         net (fo=16, routed)          1.082     8.376    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_3_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I1_O)        0.326     8.702 r  pwm_generator_i/clk_divider_0/U0/count_sig[12]_i_1/O
                         net (fo=1, routed)           0.000     8.702    pwm_generator_i/clk_divider_0/U0/count_sig_0[12]
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.241    12.621    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C
                         clock pessimism              0.446    13.068    
                         clock uncertainty           -0.035    13.032    
    SLICE_X48Y47         FDCE (Setup_fdce_C_D)        0.029    13.061    pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]
  -------------------------------------------------------------------
                         required time                         13.061    
                         arrival time                          -8.702    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.372ns  (required time - arrival time)
  Source:                 pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.670ns  (logic 0.743ns (20.245%)  route 2.927ns (79.755%))
  Logic Levels:           2  (BUFG=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 12.774 - 8.000 ) 
    Source Clock Delay      (SCD):    5.432ns
    Clock Pessimism Removal (CPR):    0.658ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.982     5.432    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X46Y46         FDRE                                         r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.518     5.950 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/Q
                         net (fo=1, routed)           0.585     6.536    pwm_generator_i/clk_divider_0/U0/clk_div
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     6.637 r  pwm_generator_i/clk_divider_0/U0/clk_div_BUFG_inst/O
                         net (fo=32, routed)          2.342     8.978    pwm_generator_i/clk_divider_0/U0/clk_div_BUFG
    SLICE_X46Y46         LUT5 (Prop_lut5_I4_O)        0.124     9.102 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     9.102    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=17, routed)          3.394    12.774    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X46Y46         FDRE                                         r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism              0.658    13.432    
                         clock uncertainty           -0.035    13.397    
    SLICE_X46Y46         FDRE (Setup_fdre_C_D)        0.077    13.474    pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         13.474    
                         arrival time                          -9.102    
  -------------------------------------------------------------------
                         slack                                  4.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.495ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.358ns (60.939%)  route 0.229ns (39.061%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     2.214 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.164     2.379    pwm_generator_i/clk_divider_0/U0/data0[6]
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.107     2.486 r  pwm_generator_i/clk_divider_0/U0/count_sig[6]_i_1/O
                         net (fo=1, routed)           0.000     2.486    pwm_generator_i/clk_divider_0/U0/count_sig_0[6]
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.958     2.365    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                         clock pessimism             -0.467     1.898    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.092     1.990    pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.990    
                         arrival time                           2.486    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.565ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.514ns (68.423%)  route 0.237ns (31.577%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.304 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.304    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.369 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.172     2.541    pwm_generator_i/clk_divider_0/U0/data0[11]
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.108     2.649 r  pwm_generator_i/clk_divider_0/U0/count_sig[11]_i_1/O
                         net (fo=1, routed)           0.000     2.649    pwm_generator_i/clk_divider_0/U0/count_sig_0[11]
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.953     2.359    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
                         clock pessimism             -0.366     1.994    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.091     2.085    pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.085    
                         arrival time                           2.649    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.574ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.468ns (61.446%)  route 0.294ns (38.554%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.217     2.321 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.229     2.550    pwm_generator_i/clk_divider_0/U0/data0[8]
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.110     2.660 r  pwm_generator_i/clk_divider_0/U0/count_sig[8]_i_1/O
                         net (fo=1, routed)           0.000     2.660    pwm_generator_i/clk_divider_0/U0/count_sig_0[8]
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.953     2.359    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]/C
                         clock pessimism             -0.366     1.994    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.092     2.086    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.660    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.578ns (76.096%)  route 0.182ns (23.904%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.354ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.304 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.304    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.343 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.343    pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2_n_0
    SLICE_X49Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.434 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]_i_2/O[1]
                         net (fo=1, routed)           0.116     2.551    pwm_generator_i/clk_divider_0/U0/data0[14]
    SLICE_X47Y47         LUT5 (Prop_lut5_I4_O)        0.107     2.658 r  pwm_generator_i/clk_divider_0/U0/count_sig[14]_i_1/O
                         net (fo=1, routed)           0.000     2.658    pwm_generator_i/clk_divider_0/U0/count_sig_0[14]
    SLICE_X47Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.947     2.354    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X47Y47         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/C
                         clock pessimism             -0.366     1.988    
    SLICE_X47Y47         FDCE (Hold_fdce_C_D)         0.091     2.079    pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.079    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.768ns  (logic 0.539ns (70.139%)  route 0.229ns (29.861%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     2.304 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.304    pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2_n_0
    SLICE_X49Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.091     2.395 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.164     2.560    pwm_generator_i/clk_divider_0/U0/data0[10]
    SLICE_X48Y46         LUT5 (Prop_lut5_I4_O)        0.107     2.667 r  pwm_generator_i/clk_divider_0/U0/count_sig[10]_i_1/O
                         net (fo=1, routed)           0.000     2.667    pwm_generator_i/clk_divider_0/U0/count_sig_0[10]
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.953     2.359    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y46         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
                         clock pessimism             -0.366     1.994    
    SLICE_X48Y46         FDCE (Hold_fdce_C_D)         0.092     2.086    pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.667    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.591ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.682ns  (logic 0.186ns (27.269%)  route 0.496ns (72.731%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.652     1.871    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     2.012 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/Q
                         net (fo=3, routed)           0.496     2.508    pwm_generator_i/clk_divider_0/U0/count_sig[0]
    SLICE_X48Y44         LUT1 (Prop_lut1_I0_O)        0.045     2.553 r  pwm_generator_i/clk_divider_0/U0/count_sig[0]_i_1/O
                         net (fo=1, routed)           0.000     2.553    pwm_generator_i/clk_divider_0/U0/count_sig_0[0]
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.925     2.332    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
                         clock pessimism             -0.461     1.871    
    SLICE_X48Y44         FDCE (Hold_fdce_C_D)         0.091     1.962    pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           2.553    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.598ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.231ns (28.145%)  route 0.590ns (71.855%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.366ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 f  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.269     2.308    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X48Y45         LUT4 (Prop_lut4_I3_O)        0.045     2.353 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_2/O
                         net (fo=16, routed)          0.321     2.674    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_2_n_0
    SLICE_X46Y46         LUT5 (Prop_lut5_I0_O)        0.045     2.719 r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_1/O
                         net (fo=1, routed)           0.000     2.719    pwm_generator_i/clk_divider_0/U0/clk_div_sig_i_1_n_0
    SLICE_X46Y46         FDRE                                         r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.960     2.366    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X46Y46         FDRE                                         r  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
                         clock pessimism             -0.366     2.000    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.120     2.120    pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.598    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.446ns (52.400%)  route 0.405ns (47.600%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.154ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.898ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.679     1.898    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y45         FDCE (Prop_fdce_C_Q)         0.141     2.039 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[6]/Q
                         net (fo=2, routed)           0.065     2.104    pwm_generator_i/clk_divider_0/U0/count_sig[6]
    SLICE_X49Y45         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.197     2.301 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.340     2.641    pwm_generator_i/clk_divider_0/U0/data0[7]
    SLICE_X47Y45         LUT5 (Prop_lut5_I4_O)        0.108     2.749 r  pwm_generator_i/clk_divider_0/U0/count_sig[7]_i_1/O
                         net (fo=1, routed)           0.000     2.749    pwm_generator_i/clk_divider_0/U0/count_sig_0[7]
    SLICE_X47Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          2.012     2.418    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X47Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]/C
                         clock pessimism             -0.366     2.052    
    SLICE_X47Y45         FDCE (Hold_fdce_C_D)         0.091     2.143    pwm_generator_i/clk_divider_0/U0/count_sig_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.749    
  -------------------------------------------------------------------
                         slack                                  0.606    

Slack (MET) :             0.607ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.699ns  (logic 0.360ns (51.484%)  route 0.339ns (48.516%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.461ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.652     1.871    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/Q
                         net (fo=2, routed)           0.124     2.136    pwm_generator_i/clk_divider_0/U0/count_sig[3]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.247 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2/O[2]
                         net (fo=1, routed)           0.216     2.462    pwm_generator_i/clk_divider_0/U0/data0[3]
    SLICE_X48Y44         LUT5 (Prop_lut5_I4_O)        0.108     2.570 r  pwm_generator_i/clk_divider_0/U0/count_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     2.570    pwm_generator_i/clk_divider_0/U0/count_sig_0[3]
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.925     2.332    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/C
                         clock pessimism             -0.461     1.871    
    SLICE_X48Y44         FDCE (Hold_fdce_C_D)         0.092     1.963    pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.963    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.395ns (49.545%)  route 0.402ns (50.455%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.408ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.652     1.871    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y44         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDCE (Prop_fdce_C_Q)         0.141     2.012 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[3]/Q
                         net (fo=2, routed)           0.124     2.136    pwm_generator_i/clk_divider_0/U0/count_sig[3]
    SLICE_X49Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     2.280 r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.279     2.558    pwm_generator_i/clk_divider_0/U0/data0[4]
    SLICE_X48Y45         LUT5 (Prop_lut5_I4_O)        0.110     2.668 r  pwm_generator_i/clk_divider_0/U0/count_sig[4]_i_1/O
                         net (fo=1, routed)           0.000     2.668    pwm_generator_i/clk_divider_0/U0/count_sig_0[4]
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=17, routed)          1.958     2.365    pwm_generator_i/clk_divider_0/U0/clk
    SLICE_X48Y45         FDCE                                         r  pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]/C
                         clock pessimism             -0.408     1.957    
    SLICE_X48Y45         FDCE (Hold_fdce_C_D)         0.091     2.048    pwm_generator_i/clk_divider_0/U0/count_sig_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.048    
                         arrival time                           2.668    
  -------------------------------------------------------------------
                         slack                                  0.620    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X46Y46  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X47Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y46  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y46  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y46  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X46Y46  pwm_generator_i/clk_divider_0/U0/clk_div_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y44  pwm_generator_i/clk_divider_0/U0/count_sig_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y46  pwm_generator_i/clk_divider_0/U0/count_sig_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X48Y47  pwm_generator_i/clk_divider_0/U0/count_sig_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            EN_A
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.866ns  (logic 4.442ns (34.526%)  route 8.424ns (65.474%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/Q
                         net (fo=5, routed)           0.853     1.272    pwm_generator_i/comparator_4/U0/b[2]
    SLICE_X110Y84        LUT6 (Prop_lut6_I4_O)        0.299     1.571 r  pwm_generator_i/comparator_4/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.067    pwm_generator_i/comparator_4/U0/c_INST_0_i_1_n_0
    SLICE_X110Y84        LUT5 (Prop_lut5_I0_O)        0.124     2.191 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=3, routed)           7.075     9.266    EN_A_OBUF
    Y9                   OBUF (Prop_obuf_I_O)         3.600    12.866 r  EN_A_OBUF_inst/O
                         net (fo=0)                   0.000    12.866    EN_A
    Y9                                                                r  EN_A (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[1]
                            (input port)
  Destination:            led5_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.000ns  (logic 5.771ns (48.091%)  route 6.229ns (51.909%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  ar[1] (IN)
                         net (fo=0)                   0.000     0.000    ar[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 f  ar_IBUF[1]_inst/O
                         net (fo=9, routed)           1.828     3.399    pwm_generator_i/big_duty_cycle_lut_1/spi_in[1]
    SLICE_X111Y83        LUT5 (Prop_lut5_I1_O)        0.154     3.553 r  pwm_generator_i/big_duty_cycle_lut_1/g0_b2/O
                         net (fo=3, routed)           0.836     4.389    pwm_generator_i/pwm_soft_start_0/U0/target_duty_i[2]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.327     4.716 f  pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_2/O
                         net (fo=1, routed)           0.814     5.530    pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_2_n_0
    SLICE_X109Y83        LUT5 (Prop_lut5_I2_O)        0.124     5.654 r  pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_1/O
                         net (fo=2, routed)           2.751     8.405    led5_g_OBUF
    L14                  OBUF (Prop_obuf_I_O)         3.595    12.000 r  led5_g_OBUF_inst/O
                         net (fo=0)                   0.000    12.000    led5_g
    L14                                                               r  led5_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[0]
                            (input port)
  Destination:            ja_7
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.560ns  (logic 5.678ns (49.117%)  route 5.882ns (50.883%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  ar[0] (IN)
                         net (fo=0)                   0.000     0.000    ar[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  ar_IBUF[0]_inst/O
                         net (fo=7, routed)           1.901     3.430    pwm_generator_i/big_duty_cycle_lut_0/spi_in[0]
    SLICE_X112Y83        LUT5 (Prop_lut5_I0_O)        0.153     3.583 r  pwm_generator_i/big_duty_cycle_lut_0/g0_b2/O
                         net (fo=1, routed)           0.692     4.275    pwm_generator_i/comparator_3/U0/a[2]
    SLICE_X112Y83        LUT6 (Prop_lut6_I5_O)        0.331     4.606 r  pwm_generator_i/comparator_3/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.573     5.179    pwm_generator_i/comparator_3/U0/c_INST_0_i_1_n_0
    SLICE_X113Y83        LUT5 (Prop_lut5_I0_O)        0.124     5.303 r  pwm_generator_i/comparator_3/U0/c_INST_0/O
                         net (fo=1, routed)           2.715     8.019    ja_7_OBUF
    W19                  OBUF (Prop_obuf_I_O)         3.542    11.560 r  ja_7_OBUF_inst/O
                         net (fo=0)                   0.000    11.560    ja_7
    W19                                                               r  ja_7 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rpio_12_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 4.367ns (45.983%)  route 5.130ns (54.017%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/Q
                         net (fo=5, routed)           0.853     1.272    pwm_generator_i/comparator_4/U0/b[2]
    SLICE_X110Y84        LUT6 (Prop_lut6_I4_O)        0.299     1.571 r  pwm_generator_i/comparator_4/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.067    pwm_generator_i/comparator_4/U0/c_INST_0_i_1_n_0
    SLICE_X110Y84        LUT5 (Prop_lut5_I0_O)        0.124     2.191 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=3, routed)           3.781     5.972    rpio_12_r_OBUF
    B20                  OBUF (Prop_obuf_I_O)         3.525     9.497 r  rpio_12_r_OBUF_inst/O
                         net (fo=0)                   0.000     9.497    rpio_12_r
    B20                                                               r  rpio_12_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            led4_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.111ns  (logic 4.414ns (54.420%)  route 3.697ns (45.580%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.419     0.419 f  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/Q
                         net (fo=5, routed)           0.853     1.272    pwm_generator_i/comparator_4/U0/b[2]
    SLICE_X110Y84        LUT6 (Prop_lut6_I4_O)        0.299     1.571 r  pwm_generator_i/comparator_4/U0/c_INST_0_i_1/O
                         net (fo=1, routed)           0.496     2.067    pwm_generator_i/comparator_4/U0/c_INST_0_i_1_n_0
    SLICE_X110Y84        LUT5 (Prop_lut5_I0_O)        0.124     2.191 r  pwm_generator_i/comparator_4/U0/c_INST_0/O
                         net (fo=3, routed)           2.348     4.539    led4_b_OBUF
    L15                  OBUF (Prop_obuf_I_O)         3.572     8.111 r  led4_b_OBUF_inst/O
                         net (fo=0)                   0.000     8.111    led4_b
    L15                                                               r  led4_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.484ns  (logic 5.141ns (68.699%)  route 2.343ns (31.301%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U13                                               0.000     0.000 r  ar[2] (IN)
                         net (fo=0)                   0.000     0.000    ar[2]
    U13                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  ar_IBUF[2]_inst/O
                         net (fo=9, routed)           2.343     3.911    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572     7.484 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.484    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.350ns  (logic 5.151ns (70.084%)  route 2.199ns (29.916%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  ar[3] (IN)
                         net (fo=0)                   0.000     0.000    ar[3]
    V13                  IBUF (Prop_ibuf_I_O)         1.570     1.570 r  ar_IBUF[3]_inst/O
                         net (fo=11, routed)          2.199     3.769    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.581     7.350 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.350    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.279ns  (logic 5.128ns (70.448%)  route 2.151ns (29.552%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 r  ar[1] (IN)
                         net (fo=0)                   0.000     0.000    ar[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 r  ar_IBUF[1]_inst/O
                         net (fo=9, routed)           2.151     3.722    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557     7.279 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.279    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.007ns  (logic 5.058ns (72.193%)  route 1.948ns (27.807%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 r  ar[0] (IN)
                         net (fo=0)                   0.000     0.000    ar[0]
    T14                  IBUF (Prop_ibuf_I_O)         1.529     1.529 r  ar_IBUF[0]_inst/O
                         net (fo=7, routed)           1.948     3.477    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.530     7.007 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.007    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar[1]
                            (input port)
  Destination:            pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 2.300ns (33.384%)  route 4.589ns (66.616%))
  Logic Levels:           5  (IBUF=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  ar[1] (IN)
                         net (fo=0)                   0.000     0.000    ar[1]
    U12                  IBUF (Prop_ibuf_I_O)         1.571     1.571 f  ar_IBUF[1]_inst/O
                         net (fo=9, routed)           1.828     3.399    pwm_generator_i/big_duty_cycle_lut_1/spi_in[1]
    SLICE_X111Y83        LUT5 (Prop_lut5_I1_O)        0.154     3.553 r  pwm_generator_i/big_duty_cycle_lut_1/g0_b2/O
                         net (fo=3, routed)           0.836     4.389    pwm_generator_i/pwm_soft_start_0/U0/target_duty_i[2]
    SLICE_X110Y83        LUT6 (Prop_lut6_I5_O)        0.327     4.716 r  pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_2/O
                         net (fo=1, routed)           0.814     5.530    pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_2_n_0
    SLICE_X109Y83        LUT5 (Prop_lut5_I2_O)        0.124     5.654 f  pwm_generator_i/pwm_soft_start_0/U0/ready_o_INST_0_i_1/O
                         net (fo=2, routed)           0.626     6.280    pwm_generator_i/pwm_soft_start_0/U0/ready_o
    SLICE_X108Y83        LUT6 (Prop_lut6_I4_O)        0.124     6.404 r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg[4]_i_2/O
                         net (fo=5, routed)           0.485     6.889    pwm_generator_i/pwm_soft_start_0/U0/duty_reg[4]_i_2_n_0
    SLICE_X110Y82        FDRE                                         r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.209ns (64.219%)  route 0.116ns (35.781%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE                         0.000     0.000 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.116     0.280    pwm_generator_i/twentyone_counter_0/U0/cnt[1]
    SLICE_X113Y83        LUT4 (Prop_lut4_I0_O)        0.045     0.325 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.325    pwm_generator_i/twentyone_counter_0/U0/plusOp[3]
    SLICE_X113Y83        FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.212ns (64.546%)  route 0.116ns (35.454%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE                         0.000     0.000 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.116     0.280    pwm_generator_i/twentyone_counter_0/U0/cnt[1]
    SLICE_X113Y83        LUT5 (Prop_lut5_I2_O)        0.048     0.328 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[4]_i_2/O
                         net (fo=1, routed)           0.000     0.328    pwm_generator_i/twentyone_counter_0/U0/plusOp[4]
    SLICE_X113Y83        FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y82        FDRE                         0.000     0.000 r  pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[0]/C
    SLICE_X106Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 f  pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[0]/Q
                         net (fo=3, routed)           0.185     0.326    pwm_generator_i/pwm_soft_start_0/U0/update_cnt[0]
    SLICE_X106Y82        LUT1 (Prop_lut1_I0_O)        0.042     0.368 r  pwm_generator_i/pwm_soft_start_0/U0/update_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.368    pwm_generator_i/pwm_soft_start_0/U0/update_cnt_0[0]
    SLICE_X106Y82        FDRE                                         r  pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.764%)  route 0.185ns (50.236%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/C
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/Q
                         net (fo=4, routed)           0.185     0.326    pwm_generator_i/twenty_counter_1/U0/cnt[3]
    SLICE_X110Y84        LUT5 (Prop_lut5_I3_O)        0.042     0.368 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp[4]_i_2/O
                         net (fo=1, routed)           0.000     0.368    pwm_generator_i/twenty_counter_1/U0/plusOp[4]
    SLICE_X110Y84        FDRE                                         r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y84        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/C
    SLICE_X110Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/Q
                         net (fo=4, routed)           0.185     0.326    pwm_generator_i/twenty_counter_1/U0/cnt[3]
    SLICE_X110Y84        LUT4 (Prop_lut4_I3_O)        0.045     0.371 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     0.371    pwm_generator_i/twenty_counter_1/U0/plusOp[3]
    SLICE_X110Y84        FDRE                                         r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.183ns (46.683%)  route 0.209ns (53.317%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.209     0.350    pwm_generator_i/twenty_counter_1/U0/cnt[1]
    SLICE_X110Y85        LUT3 (Prop_lut3_I1_O)        0.042     0.392 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.392    pwm_generator_i/twenty_counter_1/U0/plusOp[2]
    SLICE_X110Y85        FDRE                                         r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.204%)  route 0.208ns (52.796%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE                         0.000     0.000 r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[1]/C
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[1]/Q
                         net (fo=8, routed)           0.208     0.349    pwm_generator_i/pwm_soft_start_0/U0/Q[1]
    SLICE_X110Y82        LUT3 (Prop_lut3_I1_O)        0.045     0.394 r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    pwm_generator_i/pwm_soft_start_0/U0/p_0_in[1]
    SLICE_X110Y82        FDRE                                         r  pwm_generator_i/pwm_soft_start_0/U0/duty_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.186ns (47.088%)  route 0.209ns (52.912%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.209     0.350    pwm_generator_i/twenty_counter_1/U0/cnt[1]
    SLICE_X110Y85        LUT2 (Prop_lut2_I1_O)        0.045     0.395 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     0.395    pwm_generator_i/twenty_counter_1/U0/plusOp[1]
    SLICE_X110Y85        FDRE                                         r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.404ns  (logic 0.207ns (51.181%)  route 0.197ns (48.819%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y83        FDRE                         0.000     0.000 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/C
    SLICE_X112Y83        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[1]/Q
                         net (fo=6, routed)           0.197     0.361    pwm_generator_i/twentyone_counter_0/U0/cnt[1]
    SLICE_X112Y83        LUT3 (Prop_lut3_I1_O)        0.043     0.404 r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     0.404    pwm_generator_i/twentyone_counter_0/U0/plusOp[2]
    SLICE_X112Y83        FDRE                                         r  pwm_generator_i/twentyone_counter_0/U0/cnt_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[10]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.141ns (34.824%)  route 0.264ns (65.176%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y85        FDRE                         0.000     0.000 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[0]/C
    SLICE_X110Y85        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pwm_generator_i/twenty_counter_1/U0/cnt_temp_reg[0]/Q
                         net (fo=25, routed)          0.264     0.405    pwm_generator_i/pwm_soft_start_0/U0/pwm_period_pulse_i
    SLICE_X108Y83        FDRE                                         r  pwm_generator_i/pwm_soft_start_0/U0/update_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------





