|Toplevel
clk => RAM_PLL:r_pll.inclk0
LED[0] << RAM_PLL:r_pll.c0
LED[1] << <GND>
LED[2] << RAM_RD_CMD.DB_MAX_OUTPUT_PORT_TYPE
LED[3] << RAM_WR_CMD.DB_MAX_OUTPUT_PORT_TYPE
LED[4] << W_FIFO_ADV.DB_MAX_OUTPUT_PORT_TYPE
LED[5] << RAM_W_CACHE:ram_w.full
LED[6] << RAM_W_CACHE:ram_w.empty
LED[7] << RAM_R_CACHE:r_cache.full
LED[8] << RAM_R_CACHE:r_cache.empty
LED[9] << sdram_control:ram_ctrl.BUSY
SW[0] => RAM_R_CACHE:r_cache.addr[0]
SW[1] => RAM_R_CACHE:r_cache.addr[1]
SW[2] => RAM_R_CACHE:r_cache.addr[2]
SW[3] => RAM_R_CACHE:r_cache.addr[3]
SW[4] => RAM_R_CACHE:r_cache.addr[4]
SW[5] => RAM_R_CACHE:r_cache.addr[5]
SW[6] => RAM_R_CACHE:r_cache.addr[6]
SW[7] => RAM_R_CACHE:r_cache.addr[7]
SW[8] => RAM_R_CACHE:r_cache.addr[8]
SW[9] => RAM_R_CACHE:r_cache.addr[9]
KEY[0] => detector_borda:borda_bot:0:BOTi.borda
KEY[1] => detector_borda:borda_bot:1:BOTi.borda
SEG7[0][0] << HEX2Seg:hexgen:0:hexi.seg[0]
SEG7[0][1] << HEX2Seg:hexgen:0:hexi.seg[1]
SEG7[0][2] << HEX2Seg:hexgen:0:hexi.seg[2]
SEG7[0][3] << HEX2Seg:hexgen:0:hexi.seg[3]
SEG7[0][4] << HEX2Seg:hexgen:0:hexi.seg[4]
SEG7[0][5] << HEX2Seg:hexgen:0:hexi.seg[5]
SEG7[0][6] << HEX2Seg:hexgen:0:hexi.seg[6]
SEG7[0][7] << HEX2Seg:hexgen:0:hexi.seg[7]
SEG7[1][0] << HEX2Seg:hexgen:1:hexi.seg[0]
SEG7[1][1] << HEX2Seg:hexgen:1:hexi.seg[1]
SEG7[1][2] << HEX2Seg:hexgen:1:hexi.seg[2]
SEG7[1][3] << HEX2Seg:hexgen:1:hexi.seg[3]
SEG7[1][4] << HEX2Seg:hexgen:1:hexi.seg[4]
SEG7[1][5] << HEX2Seg:hexgen:1:hexi.seg[5]
SEG7[1][6] << HEX2Seg:hexgen:1:hexi.seg[6]
SEG7[1][7] << HEX2Seg:hexgen:1:hexi.seg[7]
SEG7[2][0] << HEX2Seg:hexgen:2:hexi.seg[0]
SEG7[2][1] << HEX2Seg:hexgen:2:hexi.seg[1]
SEG7[2][2] << HEX2Seg:hexgen:2:hexi.seg[2]
SEG7[2][3] << HEX2Seg:hexgen:2:hexi.seg[3]
SEG7[2][4] << HEX2Seg:hexgen:2:hexi.seg[4]
SEG7[2][5] << HEX2Seg:hexgen:2:hexi.seg[5]
SEG7[2][6] << HEX2Seg:hexgen:2:hexi.seg[6]
SEG7[2][7] << HEX2Seg:hexgen:2:hexi.seg[7]
SEG7[3][0] << HEX2Seg:hexgen:3:hexi.seg[0]
SEG7[3][1] << HEX2Seg:hexgen:3:hexi.seg[1]
SEG7[3][2] << HEX2Seg:hexgen:3:hexi.seg[2]
SEG7[3][3] << HEX2Seg:hexgen:3:hexi.seg[3]
SEG7[3][4] << HEX2Seg:hexgen:3:hexi.seg[4]
SEG7[3][5] << HEX2Seg:hexgen:3:hexi.seg[5]
SEG7[3][6] << HEX2Seg:hexgen:3:hexi.seg[6]
SEG7[3][7] << HEX2Seg:hexgen:3:hexi.seg[7]
SEG7[4][0] << <GND>
SEG7[4][1] << <GND>
SEG7[4][2] << <GND>
SEG7[4][3] << <GND>
SEG7[4][4] << <GND>
SEG7[4][5] << <GND>
SEG7[4][6] << <GND>
SEG7[4][7] << <GND>
SEG7[5][0] << <GND>
SEG7[5][1] << <GND>
SEG7[5][2] << <GND>
SEG7[5][3] << <GND>
SEG7[5][4] << <GND>
SEG7[5][5] << <GND>
SEG7[5][6] << <GND>
SEG7[5][7] << <GND>
DRAM_DQ[0] <> sdram_control:ram_ctrl.DRAM_DQ[0]
DRAM_DQ[1] <> sdram_control:ram_ctrl.DRAM_DQ[1]
DRAM_DQ[2] <> sdram_control:ram_ctrl.DRAM_DQ[2]
DRAM_DQ[3] <> sdram_control:ram_ctrl.DRAM_DQ[3]
DRAM_DQ[4] <> sdram_control:ram_ctrl.DRAM_DQ[4]
DRAM_DQ[5] <> sdram_control:ram_ctrl.DRAM_DQ[5]
DRAM_DQ[6] <> sdram_control:ram_ctrl.DRAM_DQ[6]
DRAM_DQ[7] <> sdram_control:ram_ctrl.DRAM_DQ[7]
DRAM_DQ[8] <> sdram_control:ram_ctrl.DRAM_DQ[8]
DRAM_DQ[9] <> sdram_control:ram_ctrl.DRAM_DQ[9]
DRAM_DQ[10] <> sdram_control:ram_ctrl.DRAM_DQ[10]
DRAM_DQ[11] <> sdram_control:ram_ctrl.DRAM_DQ[11]
DRAM_DQ[12] <> sdram_control:ram_ctrl.DRAM_DQ[12]
DRAM_DQ[13] <> sdram_control:ram_ctrl.DRAM_DQ[13]
DRAM_DQ[14] <> sdram_control:ram_ctrl.DRAM_DQ[14]
DRAM_DQ[15] <> sdram_control:ram_ctrl.DRAM_DQ[15]
DRAM_ADDR[0] << sdram_control:ram_ctrl.DRAM_ADDR[0]
DRAM_ADDR[1] << sdram_control:ram_ctrl.DRAM_ADDR[1]
DRAM_ADDR[2] << sdram_control:ram_ctrl.DRAM_ADDR[2]
DRAM_ADDR[3] << sdram_control:ram_ctrl.DRAM_ADDR[3]
DRAM_ADDR[4] << sdram_control:ram_ctrl.DRAM_ADDR[4]
DRAM_ADDR[5] << sdram_control:ram_ctrl.DRAM_ADDR[5]
DRAM_ADDR[6] << sdram_control:ram_ctrl.DRAM_ADDR[6]
DRAM_ADDR[7] << sdram_control:ram_ctrl.DRAM_ADDR[7]
DRAM_ADDR[8] << sdram_control:ram_ctrl.DRAM_ADDR[8]
DRAM_ADDR[9] << sdram_control:ram_ctrl.DRAM_ADDR[9]
DRAM_ADDR[10] << sdram_control:ram_ctrl.DRAM_ADDR[10]
DRAM_ADDR[11] << sdram_control:ram_ctrl.DRAM_ADDR[11]
DRAM_ADDR[12] << sdram_control:ram_ctrl.DRAM_ADDR[12]
DRAM_BA[0] << sdram_control:ram_ctrl.DRAM_BA[0]
DRAM_BA[1] << sdram_control:ram_ctrl.DRAM_BA[1]
DRAM_CLK << sdram_control:ram_ctrl.DRAM_CLK
DRAM_CKE << sdram_control:ram_ctrl.DRAM_CKE
DRAM_LDQM << sdram_control:ram_ctrl.DRAM_LDQM
DRAM_UDQM << sdram_control:ram_ctrl.DRAM_UDQM
DRAM_WE_N << sdram_control:ram_ctrl.DRAM_WE_N
DRAM_CAS_N << sdram_control:ram_ctrl.DRAM_CAS_N
DRAM_RAS_N << sdram_control:ram_ctrl.DRAM_RAS_N
DRAM_CS_N << sdram_control:ram_ctrl.DRAM_CS_N


|Toplevel|RAM_PLL:r_pll
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
locked <= altpll:altpll_component.locked


|Toplevel|RAM_PLL:r_pll|altpll:altpll_component
inclk[0] => RAM_PLL_altpll:auto_generated.inclk[0]
inclk[1] => RAM_PLL_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => RAM_PLL_altpll:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= RAM_PLL_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|Toplevel|RAM_PLL:r_pll|altpll:altpll_component|RAM_PLL_altpll:auto_generated
areset => generic_pll1.I_RST
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|Toplevel|sdram_control:ram_ctrl
clk => DRAM_CLK.DATAIN
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
clk => bank_buff[0].CLK
clk => bank_buff[1].CLK
clk => init_mode_registered.CLK
clk => DRAM_BA[0]~reg0.CLK
clk => DRAM_BA[1]~reg0.CLK
clk => init_refresh_count[0].CLK
clk => init_refresh_count[1].CLK
clk => init_refresh_count[2].CLK
clk => init_precharged.CLK
clk => DRAM_ADDR[0]~reg0.CLK
clk => DRAM_ADDR[1]~reg0.CLK
clk => DRAM_ADDR[2]~reg0.CLK
clk => DRAM_ADDR[3]~reg0.CLK
clk => DRAM_ADDR[4]~reg0.CLK
clk => DRAM_ADDR[5]~reg0.CLK
clk => DRAM_ADDR[6]~reg0.CLK
clk => DRAM_ADDR[7]~reg0.CLK
clk => DRAM_ADDR[8]~reg0.CLK
clk => DRAM_ADDR[9]~reg0.CLK
clk => DRAM_ADDR[10]~reg0.CLK
clk => DRAM_ADDR[11]~reg0.CLK
clk => DRAM_ADDR[12]~reg0.CLK
clk => init_count[0].CLK
clk => init_count[1].CLK
clk => init_count[2].CLK
clk => CURR_CMD.WE_N.CLK
clk => CURR_CMD.CAS_N.CLK
clk => CURR_CMD.RAS_N.CLK
clk => CURR_CMD.CS_N.CLK
clk => DRAM_DQ[0]~reg0.CLK
clk => DRAM_DQ[0]~en.CLK
clk => DRAM_DQ[1]~reg0.CLK
clk => DRAM_DQ[1]~en.CLK
clk => DRAM_DQ[2]~reg0.CLK
clk => DRAM_DQ[2]~en.CLK
clk => DRAM_DQ[3]~reg0.CLK
clk => DRAM_DQ[3]~en.CLK
clk => DRAM_DQ[4]~reg0.CLK
clk => DRAM_DQ[4]~en.CLK
clk => DRAM_DQ[5]~reg0.CLK
clk => DRAM_DQ[5]~en.CLK
clk => DRAM_DQ[6]~reg0.CLK
clk => DRAM_DQ[6]~en.CLK
clk => DRAM_DQ[7]~reg0.CLK
clk => DRAM_DQ[7]~en.CLK
clk => DRAM_DQ[8]~reg0.CLK
clk => DRAM_DQ[8]~en.CLK
clk => DRAM_DQ[9]~reg0.CLK
clk => DRAM_DQ[9]~en.CLK
clk => DRAM_DQ[10]~reg0.CLK
clk => DRAM_DQ[10]~en.CLK
clk => DRAM_DQ[11]~reg0.CLK
clk => DRAM_DQ[11]~en.CLK
clk => DRAM_DQ[12]~reg0.CLK
clk => DRAM_DQ[12]~en.CLK
clk => DRAM_DQ[13]~reg0.CLK
clk => DRAM_DQ[13]~en.CLK
clk => DRAM_DQ[14]~reg0.CLK
clk => DRAM_DQ[14]~en.CLK
clk => DRAM_DQ[15]~reg0.CLK
clk => DRAM_DQ[15]~en.CLK
clk => write_buff2[0].CLK
clk => write_buff2[1].CLK
clk => write_buff2[2].CLK
clk => write_buff2[3].CLK
clk => write_buff2[4].CLK
clk => write_buff2[5].CLK
clk => write_buff2[6].CLK
clk => write_buff2[7].CLK
clk => write_buff2[8].CLK
clk => write_buff2[9].CLK
clk => write_buff2[10].CLK
clk => write_buff2[11].CLK
clk => write_buff2[12].CLK
clk => write_buff2[13].CLK
clk => write_buff2[14].CLK
clk => write_buff2[15].CLK
clk => read_substate~6.DATAIN
clk => write_substate~6.DATAIN
clk => init_substate~5.DATAIN
clk => estado~4.DATAIN
WR_DATA[0] => write_buff2[0].DATAIN
WR_DATA[1] => write_buff2[1].DATAIN
WR_DATA[2] => write_buff2[2].DATAIN
WR_DATA[3] => write_buff2[3].DATAIN
WR_DATA[4] => write_buff2[4].DATAIN
WR_DATA[5] => write_buff2[5].DATAIN
WR_DATA[6] => write_buff2[6].DATAIN
WR_DATA[7] => write_buff2[7].DATAIN
WR_DATA[8] => write_buff2[8].DATAIN
WR_DATA[9] => write_buff2[9].DATAIN
WR_DATA[10] => write_buff2[10].DATAIN
WR_DATA[11] => write_buff2[11].DATAIN
WR_DATA[12] => write_buff2[12].DATAIN
WR_DATA[13] => write_buff2[13].DATAIN
WR_DATA[14] => write_buff2[14].DATAIN
WR_DATA[15] => write_buff2[15].DATAIN
RD_DATA[0] <= RD_DATA[0].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[1] <= RD_DATA[1].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[2] <= RD_DATA[2].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[3] <= RD_DATA[3].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[4] <= RD_DATA[4].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[5] <= RD_DATA[5].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[6] <= RD_DATA[6].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[7] <= RD_DATA[7].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[8] <= RD_DATA[8].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[9] <= RD_DATA[9].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[10] <= RD_DATA[10].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[11] <= RD_DATA[11].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[12] <= RD_DATA[12].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[13] <= RD_DATA[13].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[14] <= RD_DATA[14].DB_MAX_OUTPUT_PORT_TYPE
RD_DATA[15] <= RD_DATA[15].DB_MAX_OUTPUT_PORT_TYPE
BUSY <= BUSY.DB_MAX_OUTPUT_PORT_TYPE
WR => CURR_CMD.OUTPUTSELECT
WR => estado.OUTPUTSELECT
WR => Selector36.IN3
RD => estado.DATAA
RD => CURR_CMD.DATAA
ROW_ADDR[0] => Selector50.IN3
ROW_ADDR[1] => Selector49.IN3
ROW_ADDR[2] => Selector48.IN3
ROW_ADDR[3] => Selector47.IN3
ROW_ADDR[4] => Selector46.IN3
ROW_ADDR[5] => Selector45.IN3
ROW_ADDR[6] => Selector44.IN3
ROW_ADDR[7] => Selector43.IN3
ROW_ADDR[8] => Selector42.IN3
ROW_ADDR[9] => Selector41.IN3
ROW_ADDR[10] => Selector40.IN3
ROW_ADDR[11] => Selector39.IN3
ROW_ADDR[12] => Selector38.IN3
ROW_ADDR[13] => Selector52.IN1
ROW_ADDR[13] => bank_buff[0].DATAIN
ROW_ADDR[14] => Selector51.IN1
ROW_ADDR[14] => bank_buff[1].DATAIN
DRAM_DQ[0] <> DRAM_DQ[0]
DRAM_DQ[1] <> DRAM_DQ[1]
DRAM_DQ[2] <> DRAM_DQ[2]
DRAM_DQ[3] <> DRAM_DQ[3]
DRAM_DQ[4] <> DRAM_DQ[4]
DRAM_DQ[5] <> DRAM_DQ[5]
DRAM_DQ[6] <> DRAM_DQ[6]
DRAM_DQ[7] <> DRAM_DQ[7]
DRAM_DQ[8] <> DRAM_DQ[8]
DRAM_DQ[9] <> DRAM_DQ[9]
DRAM_DQ[10] <> DRAM_DQ[10]
DRAM_DQ[11] <> DRAM_DQ[11]
DRAM_DQ[12] <> DRAM_DQ[12]
DRAM_DQ[13] <> DRAM_DQ[13]
DRAM_DQ[14] <> DRAM_DQ[14]
DRAM_DQ[15] <> DRAM_DQ[15]
DRAM_ADDR[0] <= DRAM_ADDR[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[1] <= DRAM_ADDR[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[2] <= DRAM_ADDR[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[3] <= DRAM_ADDR[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[4] <= DRAM_ADDR[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[5] <= DRAM_ADDR[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[6] <= DRAM_ADDR[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[7] <= DRAM_ADDR[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[8] <= DRAM_ADDR[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[9] <= DRAM_ADDR[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[10] <= DRAM_ADDR[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[11] <= DRAM_ADDR[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_ADDR[12] <= DRAM_ADDR[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[0] <= DRAM_BA[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_BA[1] <= DRAM_BA[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CLK <= clk.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CKE <= <VCC>
DRAM_LDQM <= <GND>
DRAM_UDQM <= <GND>
DRAM_WE_N <= CURR_CMD.WE_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CAS_N <= CURR_CMD.CAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_RAS_N <= CURR_CMD.RAS_N.DB_MAX_OUTPUT_PORT_TYPE
DRAM_CS_N <= CURR_CMD.CS_N.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_R_CACHE:r_cache
clk => ram_read_cache:Read_cache.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
we => ram_read_cache:Read_cache.wren
we => ram_addr[9].OUTPUTSELECT
we => ram_addr[8].OUTPUTSELECT
we => ram_addr[7].OUTPUTSELECT
we => ram_addr[6].OUTPUTSELECT
we => ram_addr[5].OUTPUTSELECT
we => ram_addr[4].OUTPUTSELECT
we => ram_addr[3].OUTPUTSELECT
we => ram_addr[2].OUTPUTSELECT
we => ram_addr[1].OUTPUTSELECT
we => ram_addr[0].OUTPUTSELECT
we => count[2].ENA
we => count[1].ENA
we => count[0].ENA
we => count[3].ENA
we => count[4].ENA
we => count[5].ENA
we => count[6].ENA
we => count[7].ENA
we => count[8].ENA
we => count[9].ENA
din[0] => ram_read_cache:Read_cache.data[0]
din[1] => ram_read_cache:Read_cache.data[1]
din[2] => ram_read_cache:Read_cache.data[2]
din[3] => ram_read_cache:Read_cache.data[3]
din[4] => ram_read_cache:Read_cache.data[4]
din[5] => ram_read_cache:Read_cache.data[5]
din[6] => ram_read_cache:Read_cache.data[6]
din[7] => ram_read_cache:Read_cache.data[7]
din[8] => ram_read_cache:Read_cache.data[8]
din[9] => ram_read_cache:Read_cache.data[9]
din[10] => ram_read_cache:Read_cache.data[10]
din[11] => ram_read_cache:Read_cache.data[11]
din[12] => ram_read_cache:Read_cache.data[12]
din[13] => ram_read_cache:Read_cache.data[13]
din[14] => ram_read_cache:Read_cache.data[14]
din[15] => ram_read_cache:Read_cache.data[15]
addr[0] => ram_addr[0].DATAB
addr[1] => ram_addr[1].DATAB
addr[2] => ram_addr[2].DATAB
addr[3] => ram_addr[3].DATAB
addr[4] => ram_addr[4].DATAB
addr[5] => ram_addr[5].DATAB
addr[6] => ram_addr[6].DATAB
addr[7] => ram_addr[7].DATAB
addr[8] => ram_addr[8].DATAB
addr[9] => ram_addr[9].DATAB
dout[0] <= ram_read_cache:Read_cache.q[0]
dout[1] <= ram_read_cache:Read_cache.q[1]
dout[2] <= ram_read_cache:Read_cache.q[2]
dout[3] <= ram_read_cache:Read_cache.q[3]
dout[4] <= ram_read_cache:Read_cache.q[4]
dout[5] <= ram_read_cache:Read_cache.q[5]
dout[6] <= ram_read_cache:Read_cache.q[6]
dout[7] <= ram_read_cache:Read_cache.q[7]
dout[8] <= ram_read_cache:Read_cache.q[8]
dout[9] <= ram_read_cache:Read_cache.q[9]
dout[10] <= ram_read_cache:Read_cache.q[10]
dout[11] <= ram_read_cache:Read_cache.q[11]
dout[12] <= ram_read_cache:Read_cache.q[12]
dout[13] <= ram_read_cache:Read_cache.q[13]
dout[14] <= ram_read_cache:Read_cache.q[14]
dout[15] <= ram_read_cache:Read_cache.q[15]
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_R_CACHE:r_cache|ram_read_cache:Read_cache
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|Toplevel|RAM_R_CACHE:r_cache|ram_read_cache:Read_cache|altsyncram:altsyncram_component
wren_a => altsyncram_ldv3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ldv3:auto_generated.data_a[0]
data_a[1] => altsyncram_ldv3:auto_generated.data_a[1]
data_a[2] => altsyncram_ldv3:auto_generated.data_a[2]
data_a[3] => altsyncram_ldv3:auto_generated.data_a[3]
data_a[4] => altsyncram_ldv3:auto_generated.data_a[4]
data_a[5] => altsyncram_ldv3:auto_generated.data_a[5]
data_a[6] => altsyncram_ldv3:auto_generated.data_a[6]
data_a[7] => altsyncram_ldv3:auto_generated.data_a[7]
data_a[8] => altsyncram_ldv3:auto_generated.data_a[8]
data_a[9] => altsyncram_ldv3:auto_generated.data_a[9]
data_a[10] => altsyncram_ldv3:auto_generated.data_a[10]
data_a[11] => altsyncram_ldv3:auto_generated.data_a[11]
data_a[12] => altsyncram_ldv3:auto_generated.data_a[12]
data_a[13] => altsyncram_ldv3:auto_generated.data_a[13]
data_a[14] => altsyncram_ldv3:auto_generated.data_a[14]
data_a[15] => altsyncram_ldv3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ldv3:auto_generated.address_a[0]
address_a[1] => altsyncram_ldv3:auto_generated.address_a[1]
address_a[2] => altsyncram_ldv3:auto_generated.address_a[2]
address_a[3] => altsyncram_ldv3:auto_generated.address_a[3]
address_a[4] => altsyncram_ldv3:auto_generated.address_a[4]
address_a[5] => altsyncram_ldv3:auto_generated.address_a[5]
address_a[6] => altsyncram_ldv3:auto_generated.address_a[6]
address_a[7] => altsyncram_ldv3:auto_generated.address_a[7]
address_a[8] => altsyncram_ldv3:auto_generated.address_a[8]
address_a[9] => altsyncram_ldv3:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ldv3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ldv3:auto_generated.q_a[0]
q_a[1] <= altsyncram_ldv3:auto_generated.q_a[1]
q_a[2] <= altsyncram_ldv3:auto_generated.q_a[2]
q_a[3] <= altsyncram_ldv3:auto_generated.q_a[3]
q_a[4] <= altsyncram_ldv3:auto_generated.q_a[4]
q_a[5] <= altsyncram_ldv3:auto_generated.q_a[5]
q_a[6] <= altsyncram_ldv3:auto_generated.q_a[6]
q_a[7] <= altsyncram_ldv3:auto_generated.q_a[7]
q_a[8] <= altsyncram_ldv3:auto_generated.q_a[8]
q_a[9] <= altsyncram_ldv3:auto_generated.q_a[9]
q_a[10] <= altsyncram_ldv3:auto_generated.q_a[10]
q_a[11] <= altsyncram_ldv3:auto_generated.q_a[11]
q_a[12] <= altsyncram_ldv3:auto_generated.q_a[12]
q_a[13] <= altsyncram_ldv3:auto_generated.q_a[13]
q_a[14] <= altsyncram_ldv3:auto_generated.q_a[14]
q_a[15] <= altsyncram_ldv3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Toplevel|RAM_R_CACHE:r_cache|ram_read_cache:Read_cache|altsyncram:altsyncram_component|altsyncram_ldv3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Toplevel|RAM_W_CACHE:ram_w
clk => ram_write_cache:Read_cache.clock
clk => count[0].CLK
clk => count[1].CLK
clk => count[2].CLK
clk => count[3].CLK
clk => count[4].CLK
clk => count[5].CLK
clk => count[6].CLK
clk => count[7].CLK
clk => count[8].CLK
clk => count[9].CLK
adv => count[3].ENA
adv => count[2].ENA
adv => count[1].ENA
adv => count[0].ENA
adv => count[4].ENA
adv => count[5].ENA
adv => count[6].ENA
adv => count[7].ENA
adv => count[8].ENA
adv => count[9].ENA
rst => count[0].ACLR
rst => count[1].ACLR
rst => count[2].ACLR
rst => count[3].ACLR
rst => count[4].ACLR
rst => count[5].ACLR
rst => count[6].ACLR
rst => count[7].ACLR
rst => count[8].ACLR
rst => count[9].ACLR
dout[0] <= ram_write_cache:Read_cache.q[0]
dout[1] <= ram_write_cache:Read_cache.q[1]
dout[2] <= ram_write_cache:Read_cache.q[2]
dout[3] <= ram_write_cache:Read_cache.q[3]
dout[4] <= ram_write_cache:Read_cache.q[4]
dout[5] <= ram_write_cache:Read_cache.q[5]
dout[6] <= ram_write_cache:Read_cache.q[6]
dout[7] <= ram_write_cache:Read_cache.q[7]
dout[8] <= ram_write_cache:Read_cache.q[8]
dout[9] <= ram_write_cache:Read_cache.q[9]
dout[10] <= ram_write_cache:Read_cache.q[10]
dout[11] <= ram_write_cache:Read_cache.q[11]
dout[12] <= ram_write_cache:Read_cache.q[12]
dout[13] <= ram_write_cache:Read_cache.q[13]
dout[14] <= ram_write_cache:Read_cache.q[14]
dout[15] <= ram_write_cache:Read_cache.q[15]
empty <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
full <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|RAM_W_CACHE:ram_w|ram_write_cache:Read_cache
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|Toplevel|RAM_W_CACHE:ram_w|ram_write_cache:Read_cache|altsyncram:altsyncram_component
wren_a => altsyncram_dr14:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_dr14:auto_generated.data_a[0]
data_a[1] => altsyncram_dr14:auto_generated.data_a[1]
data_a[2] => altsyncram_dr14:auto_generated.data_a[2]
data_a[3] => altsyncram_dr14:auto_generated.data_a[3]
data_a[4] => altsyncram_dr14:auto_generated.data_a[4]
data_a[5] => altsyncram_dr14:auto_generated.data_a[5]
data_a[6] => altsyncram_dr14:auto_generated.data_a[6]
data_a[7] => altsyncram_dr14:auto_generated.data_a[7]
data_a[8] => altsyncram_dr14:auto_generated.data_a[8]
data_a[9] => altsyncram_dr14:auto_generated.data_a[9]
data_a[10] => altsyncram_dr14:auto_generated.data_a[10]
data_a[11] => altsyncram_dr14:auto_generated.data_a[11]
data_a[12] => altsyncram_dr14:auto_generated.data_a[12]
data_a[13] => altsyncram_dr14:auto_generated.data_a[13]
data_a[14] => altsyncram_dr14:auto_generated.data_a[14]
data_a[15] => altsyncram_dr14:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_dr14:auto_generated.address_a[0]
address_a[1] => altsyncram_dr14:auto_generated.address_a[1]
address_a[2] => altsyncram_dr14:auto_generated.address_a[2]
address_a[3] => altsyncram_dr14:auto_generated.address_a[3]
address_a[4] => altsyncram_dr14:auto_generated.address_a[4]
address_a[5] => altsyncram_dr14:auto_generated.address_a[5]
address_a[6] => altsyncram_dr14:auto_generated.address_a[6]
address_a[7] => altsyncram_dr14:auto_generated.address_a[7]
address_a[8] => altsyncram_dr14:auto_generated.address_a[8]
address_a[9] => altsyncram_dr14:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_dr14:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_dr14:auto_generated.q_a[0]
q_a[1] <= altsyncram_dr14:auto_generated.q_a[1]
q_a[2] <= altsyncram_dr14:auto_generated.q_a[2]
q_a[3] <= altsyncram_dr14:auto_generated.q_a[3]
q_a[4] <= altsyncram_dr14:auto_generated.q_a[4]
q_a[5] <= altsyncram_dr14:auto_generated.q_a[5]
q_a[6] <= altsyncram_dr14:auto_generated.q_a[6]
q_a[7] <= altsyncram_dr14:auto_generated.q_a[7]
q_a[8] <= altsyncram_dr14:auto_generated.q_a[8]
q_a[9] <= altsyncram_dr14:auto_generated.q_a[9]
q_a[10] <= altsyncram_dr14:auto_generated.q_a[10]
q_a[11] <= altsyncram_dr14:auto_generated.q_a[11]
q_a[12] <= altsyncram_dr14:auto_generated.q_a[12]
q_a[13] <= altsyncram_dr14:auto_generated.q_a[13]
q_a[14] <= altsyncram_dr14:auto_generated.q_a[14]
q_a[15] <= altsyncram_dr14:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Toplevel|RAM_W_CACHE:ram_w|ram_write_cache:Read_cache|altsyncram:altsyncram_component|altsyncram_dr14:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Toplevel|detector_borda:\borda_bot:0:BOTi
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|detector_borda:\borda_bot:1:BOTi
clk => EA~2.DATAIN
rst => EA~4.DATAIN
borda => process_0.IN0
borda => process_0.IN0
update <= update.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:\hexgen:0:hexi
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:\hexgen:1:hexi
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:\hexgen:2:hexi
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg.DB_MAX_OUTPUT_PORT_TYPE


|Toplevel|HEX2Seg:\hexgen:3:hexi
hex[0] => Equal0.IN3
hex[0] => Equal1.IN0
hex[0] => Equal2.IN3
hex[0] => Equal3.IN1
hex[0] => Equal4.IN3
hex[0] => Equal5.IN1
hex[0] => Equal6.IN3
hex[0] => Equal7.IN2
hex[0] => Equal8.IN3
hex[0] => Equal9.IN1
hex[0] => Equal10.IN3
hex[0] => Equal11.IN2
hex[0] => Equal12.IN3
hex[0] => Equal13.IN2
hex[0] => Equal14.IN3
hex[0] => Equal15.IN3
hex[1] => Equal0.IN2
hex[1] => Equal1.IN3
hex[1] => Equal2.IN0
hex[1] => Equal3.IN0
hex[1] => Equal4.IN2
hex[1] => Equal5.IN3
hex[1] => Equal6.IN1
hex[1] => Equal7.IN1
hex[1] => Equal8.IN2
hex[1] => Equal9.IN3
hex[1] => Equal10.IN1
hex[1] => Equal11.IN1
hex[1] => Equal12.IN2
hex[1] => Equal13.IN3
hex[1] => Equal14.IN2
hex[1] => Equal15.IN2
hex[2] => Equal0.IN1
hex[2] => Equal1.IN2
hex[2] => Equal2.IN2
hex[2] => Equal3.IN3
hex[2] => Equal4.IN0
hex[2] => Equal5.IN0
hex[2] => Equal6.IN0
hex[2] => Equal7.IN0
hex[2] => Equal8.IN1
hex[2] => Equal9.IN2
hex[2] => Equal10.IN2
hex[2] => Equal11.IN3
hex[2] => Equal12.IN1
hex[2] => Equal13.IN1
hex[2] => Equal14.IN1
hex[2] => Equal15.IN1
hex[3] => Equal0.IN0
hex[3] => Equal1.IN1
hex[3] => Equal2.IN1
hex[3] => Equal3.IN2
hex[3] => Equal4.IN1
hex[3] => Equal5.IN2
hex[3] => Equal6.IN2
hex[3] => Equal7.IN3
hex[3] => Equal8.IN0
hex[3] => Equal9.IN0
hex[3] => Equal10.IN0
hex[3] => Equal11.IN0
hex[3] => Equal12.IN0
hex[3] => Equal13.IN0
hex[3] => Equal14.IN0
hex[3] => Equal15.IN0
seg[0] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[1] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[2] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[3] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[4] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[5] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[6] <= seg.DB_MAX_OUTPUT_PORT_TYPE
seg[7] <= seg.DB_MAX_OUTPUT_PORT_TYPE


