0.7
2020.2
Nov 18 2020
09:47:47
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sim_1/new/asynch_dff_tb.v,1757798404,verilog,,,,asynch_dffs_tb,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sim_1/new/dff_tb.v,1755172026,verilog,,,,dff_tb,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/asynch_dffs.v,1752788984,verilog,,C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sim_1/new/asynch_dff_tb.v,,asynch_dffs,,,,,,,,
C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sources_1/new/dff.v,1752788834,verilog,,C:/Users/nages/verilog_projects/Sequential Circuits/D flip flop/D flip flop.srcs/sim_1/new/dff_tb.v,,dff,,,,,,,,
