module NAND_DLatch_tb();
	reg PR, CR, CLK,D;
	wire Q,QN;
	
	initial begin 
	CLK = 1; D = 0; PR = 1; CR = 1;
	#20;
	CLK = 1; D = 1; PR = 1; CR = 1;
	#20;
	CLK = 0; D = 1; PR = 1; CR = 1;
	#20;
	end 
endmodule 