// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module makePatches_ShadowQuilt_fromEdges_getParallelograms (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_pp0_stage0 = 3'd2;
parameter    ap_ST_fsm_state23 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] p_read3;
input  [31:0] p_read4;
input  [31:0] p_read5;
input  [31:0] p_read6;
input  [31:0] p_read7;
input  [31:0] p_read8;
input  [31:0] p_read9;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] ap_return_3;
output  [31:0] ap_return_4;
output  [31:0] ap_return_5;
output  [31:0] ap_return_6;
output  [31:0] ap_return_7;
output  [31:0] ap_return_8;
output  [31:0] ap_return_9;
output  [31:0] ap_return_10;
output  [31:0] ap_return_11;
output  [31:0] ap_return_12;
output  [31:0] ap_return_13;
output  [31:0] ap_return_14;
output  [31:0] ap_return_15;
output  [31:0] ap_return_16;
output  [31:0] ap_return_17;
output  [31:0] ap_return_18;
output  [31:0] ap_return_19;
output  [31:0] ap_return_20;
output  [31:0] ap_return_21;
output  [31:0] ap_return_22;
output  [31:0] ap_return_23;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] i_reg_142;
reg   [0:0] write_flag24_0_reg_154;
reg   [31:0] wp_parameters8089_049_reg_166;
reg   [31:0] wp_parameters8090_048_reg_178;
reg   [0:0] write_flag27_0_reg_190;
reg   [0:0] write_flag21_0_reg_202;
reg   [31:0] wp_parameters8091_047_reg_214;
reg   [0:0] write_flag30_0_reg_226;
reg   [31:0] a_V_1_reg_238;
reg   [31:0] wp_parameters8092_045_reg_250;
reg   [0:0] write_flag33_0_reg_262;
reg   [31:0] wp_parameters8093_044_reg_274;
reg   [31:0] wp_parameters88_043_reg_286;
reg   [31:0] wp_parameters81_042_reg_298;
reg   [0:0] write_flag39_0_reg_310;
reg   [0:0] write_flag15_0_reg_322;
reg   [31:0] wp_parameters8194_041_reg_334;
reg   [0:0] write_flag42_0_reg_346;
reg   [31:0] wp_parameters87_040_reg_358;
reg   [31:0] wp_parameters8195_039_reg_370;
reg   [0:0] write_flag45_0_reg_382;
reg   [0:0] write_flag12_0_reg_394;
reg   [31:0] wp_parameters8196_038_reg_406;
reg   [0:0] write_flag48_0_reg_418;
reg   [31:0] wp_parameters86_037_reg_430;
reg   [31:0] wp_parameters8197_036_reg_442;
reg   [0:0] write_flag51_0_reg_454;
reg   [0:0] write_flag9_0_reg_466;
reg   [31:0] wp_parameters8198_035_reg_478;
reg   [31:0] wp_parameters85_034_reg_490;
reg   [31:0] wp_parameters82_033_reg_502;
reg   [0:0] write_flag57_0_reg_514;
reg   [0:0] write_flag6_0_reg_526;
reg   [31:0] wp_parameters8299_032_reg_538;
reg   [0:0] write_flag60_0_reg_550;
reg   [31:0] wp_parameters84_031_reg_562;
reg   [31:0] wp_parameters82100_030_reg_574;
reg   [0:0] write_flag63_0_reg_586;
reg   [0:0] write_flag3_0_reg_598;
reg   [31:0] wp_parameters82101_029_reg_610;
reg   [0:0] write_flag66_0_reg_622;
reg   [31:0] a_V_10_reg_634;
reg   [31:0] wp_parameters82102_027_reg_646;
reg   [0:0] write_flag69_0_reg_658;
reg   [31:0] wp_parameters82103_026_reg_670;
reg   [31:0] wp_parameters893_0_reg_682;
reg   [31:0] empty_reg_693;
wire  signed [31:0] sext_ln37_fu_806_p1;
reg   [31:0] sext_ln37_reg_2223;
wire  signed [31:0] sext_ln34_fu_818_p1;
reg   [31:0] sext_ln34_reg_2233;
wire   [0:0] icmp_ln50_fu_822_p2;
reg   [0:0] icmp_ln50_reg_2243;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
wire    ap_block_state6_pp0_stage0_iter4;
wire    ap_block_state7_pp0_stage0_iter5;
wire    ap_block_state8_pp0_stage0_iter6;
wire    ap_block_state9_pp0_stage0_iter7;
wire    ap_block_state10_pp0_stage0_iter8;
wire    ap_block_state11_pp0_stage0_iter9;
wire    ap_block_state12_pp0_stage0_iter10;
wire    ap_block_state13_pp0_stage0_iter11;
wire    ap_block_state14_pp0_stage0_iter12;
wire    ap_block_state15_pp0_stage0_iter13;
wire    ap_block_state16_pp0_stage0_iter14;
wire    ap_block_state17_pp0_stage0_iter15;
wire    ap_block_state18_pp0_stage0_iter16;
wire    ap_block_state19_pp0_stage0_iter17;
wire    ap_block_state20_pp0_stage0_iter18;
wire    ap_block_state21_pp0_stage0_iter19;
wire    ap_block_state22_pp0_stage0_iter20;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter1_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter2_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter3_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter4_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter5_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter6_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter7_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter8_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter9_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter10_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter11_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter12_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter13_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter14_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter15_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter16_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter17_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter18_reg;
reg   [0:0] icmp_ln50_reg_2243_pp0_iter19_reg;
wire   [2:0] j_fu_828_p2;
reg   [2:0] j_reg_2247;
reg    ap_enable_reg_pp0_iter0;
wire   [0:0] icmp_ln63_fu_870_p2;
reg   [0:0] icmp_ln63_reg_2256;
wire   [1:0] trunc_ln65_fu_876_p1;
reg   [1:0] trunc_ln65_reg_2276;
wire   [1:0] trunc_ln66_fu_880_p1;
reg   [1:0] trunc_ln66_reg_2283;
wire   [0:0] select_ln63_fu_1274_p3;
reg   [0:0] select_ln63_reg_2299;
reg    ap_enable_reg_pp0_iter19;
wire   [0:0] select_ln63_3_fu_1282_p3;
reg   [0:0] select_ln63_3_reg_2304;
wire   [0:0] select_ln63_4_fu_1290_p3;
reg   [0:0] select_ln63_4_reg_2309;
wire   [0:0] select_ln63_6_fu_1298_p3;
reg   [0:0] select_ln63_6_reg_2314;
wire   [31:0] select_ln63_8_fu_1306_p3;
reg   [31:0] select_ln63_8_reg_2319;
wire   [0:0] select_ln63_9_fu_1314_p3;
reg   [0:0] select_ln63_9_reg_2324;
wire   [31:0] select_ln63_10_fu_1322_p3;
reg   [31:0] select_ln63_10_reg_2329;
wire   [31:0] select_ln63_11_fu_1330_p3;
reg   [31:0] select_ln63_11_reg_2334;
wire   [0:0] select_ln63_13_fu_1338_p3;
reg   [0:0] select_ln63_13_reg_2339;
wire   [0:0] select_ln63_14_fu_1346_p3;
reg   [0:0] select_ln63_14_reg_2344;
wire   [0:0] select_ln63_16_fu_1354_p3;
reg   [0:0] select_ln63_16_reg_2349;
wire   [31:0] select_ln63_17_fu_1362_p3;
reg   [31:0] select_ln63_17_reg_2354;
wire   [0:0] select_ln63_19_fu_1370_p3;
reg   [0:0] select_ln63_19_reg_2359;
wire   [0:0] select_ln63_20_fu_1378_p3;
reg   [0:0] select_ln63_20_reg_2364;
wire   [0:0] select_ln63_22_fu_1386_p3;
reg   [0:0] select_ln63_22_reg_2369;
wire   [31:0] select_ln63_24_fu_1394_p3;
reg   [31:0] select_ln63_24_reg_2374;
wire   [0:0] select_ln63_25_fu_1402_p3;
reg   [0:0] select_ln63_25_reg_2379;
wire   [0:0] select_ln63_26_fu_1410_p3;
reg   [0:0] select_ln63_26_reg_2384;
wire   [31:0] select_ln63_27_fu_1418_p3;
reg   [31:0] select_ln63_27_reg_2389;
wire   [0:0] select_ln63_30_fu_1426_p3;
reg   [0:0] select_ln63_30_reg_2394;
wire   [0:0] select_ln63_31_fu_1434_p3;
reg   [0:0] select_ln63_31_reg_2399;
wire   [0:0] select_ln63_33_fu_1442_p3;
reg   [0:0] select_ln63_33_reg_2404;
wire   [0:0] select_ln63_36_fu_1450_p3;
reg   [0:0] select_ln63_36_reg_2409;
wire   [0:0] select_ln63_37_fu_1458_p3;
reg   [0:0] select_ln63_37_reg_2414;
wire   [0:0] select_ln63_39_fu_1466_p3;
reg   [0:0] select_ln63_39_reg_2419;
wire   [31:0] select_ln63_41_fu_1474_p3;
reg   [31:0] select_ln63_41_reg_2424;
wire   [0:0] select_ln63_42_fu_1482_p3;
reg   [0:0] select_ln63_42_reg_2429;
wire   [31:0] select_ln63_43_fu_1490_p3;
reg   [31:0] select_ln63_43_reg_2434;
wire   [31:0] select_ln63_44_fu_1498_p3;
wire   [31:0] select_ln63_45_fu_1506_p3;
wire   [31:0] select_ln63_1_fu_1757_p3;
reg    ap_enable_reg_pp0_iter20;
wire   [31:0] select_ln63_2_fu_1764_p3;
wire   [31:0] select_ln63_5_fu_1771_p3;
wire   [31:0] a_V_12_fu_1778_p3;
wire   [31:0] a_V_13_fu_1785_p3;
wire   [31:0] select_ln63_15_fu_1792_p3;
wire   [31:0] select_ln63_18_fu_1799_p3;
wire   [31:0] select_ln63_21_fu_1806_p3;
wire   [31:0] select_ln63_23_fu_1813_p3;
wire   [31:0] select_ln63_28_fu_1820_p3;
wire   [31:0] a_V_14_fu_1827_p3;
wire   [31:0] select_ln63_32_fu_1834_p3;
wire   [31:0] select_ln63_34_fu_1841_p3;
wire   [31:0] select_ln63_35_fu_1848_p3;
wire   [31:0] select_ln63_38_fu_1855_p3;
wire   [31:0] a_V_15_fu_1862_p3;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_flush_enable;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_condition_pp0_exit_iter19_state21;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_done;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_idle;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_ready;
wire   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_done;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_idle;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_ready;
wire   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_done;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_idle;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_ready;
wire   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_done;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_idle;
wire    grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_ready;
wire   [31:0] grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return;
reg   [2:0] ap_phi_mux_i_phi_fu_146_p4;
wire    ap_block_pp0_stage0;
reg   [0:0] ap_phi_mux_write_flag24_0_phi_fu_158_p4;
reg   [0:0] ap_phi_mux_write_flag27_0_phi_fu_194_p4;
reg   [0:0] ap_phi_mux_write_flag21_0_phi_fu_206_p4;
reg   [0:0] ap_phi_mux_write_flag30_0_phi_fu_230_p4;
reg   [0:0] ap_phi_mux_write_flag33_0_phi_fu_266_p4;
reg   [0:0] ap_phi_mux_write_flag39_0_phi_fu_314_p4;
reg   [0:0] ap_phi_mux_write_flag15_0_phi_fu_326_p4;
reg   [0:0] ap_phi_mux_write_flag42_0_phi_fu_350_p4;
reg   [0:0] ap_phi_mux_write_flag45_0_phi_fu_386_p4;
reg   [0:0] ap_phi_mux_write_flag12_0_phi_fu_398_p4;
reg   [0:0] ap_phi_mux_write_flag48_0_phi_fu_422_p4;
reg   [0:0] ap_phi_mux_write_flag51_0_phi_fu_458_p4;
reg   [0:0] ap_phi_mux_write_flag9_0_phi_fu_470_p4;
reg   [0:0] ap_phi_mux_write_flag57_0_phi_fu_518_p4;
reg   [0:0] ap_phi_mux_write_flag6_0_phi_fu_530_p4;
reg   [0:0] ap_phi_mux_write_flag60_0_phi_fu_554_p4;
reg   [0:0] ap_phi_mux_write_flag63_0_phi_fu_590_p4;
reg   [0:0] ap_phi_mux_write_flag3_0_phi_fu_602_p4;
reg   [0:0] ap_phi_mux_write_flag66_0_phi_fu_626_p4;
reg   [0:0] ap_phi_mux_write_flag69_0_phi_fu_662_p4;
reg    grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg;
wire   [31:0] tmp_136_fu_847_p7;
reg    grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg;
reg    grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg;
wire   [31:0] tmp_s_fu_834_p7;
reg    grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg;
wire   [0:0] icmp_ln878_fu_756_p2;
wire   [31:0] z1_min_V_fu_762_p3;
wire   [0:0] icmp_ln878_14_fu_774_p2;
wire   [31:0] z1_max_V_fu_780_p3;
wire   [0:0] icmp_ln886_fu_792_p2;
wire   [25:0] trunc_ln35_fu_788_p1;
wire   [25:0] z1_max_V_1_fu_798_p3;
wire   [25:0] trunc_ln34_fu_770_p1;
wire   [25:0] z1_min_V_1_fu_810_p3;
wire   [29:0] tmp_fu_860_p4;
wire   [0:0] write_flag24_1_fu_982_p6;
wire   [0:0] write_flag27_1_fu_1038_p6;
wire   [0:0] write_flag21_1_fu_926_p6;
wire   [0:0] write_flag30_1_fu_1146_p6;
wire   [31:0] wp_parameters8092_1_fu_1133_p6;
wire   [0:0] write_flag33_1_fu_1254_p6;
wire   [31:0] wp_parameters8093_1_fu_1241_p6;
wire   [31:0] wp_parameters88_1_fu_1228_p6;
wire   [0:0] write_flag39_1_fu_912_p6;
wire   [0:0] write_flag15_1_fu_1214_p6;
wire   [0:0] write_flag42_1_fu_968_p6;
wire   [31:0] wp_parameters87_1_fu_1120_p6;
wire   [0:0] write_flag45_1_fu_1024_p6;
wire   [0:0] write_flag12_1_fu_1106_p6;
wire   [0:0] write_flag48_1_fu_1092_p6;
wire   [31:0] wp_parameters8197_1_fu_1079_p6;
wire   [0:0] write_flag51_1_fu_1200_p6;
wire   [0:0] write_flag9_1_fu_1010_p6;
wire   [31:0] wp_parameters8198_1_fu_1187_p6;
wire   [0:0] write_flag57_1_fu_898_p6;
wire   [0:0] write_flag6_1_fu_954_p6;
wire   [0:0] write_flag60_1_fu_940_p6;
wire   [0:0] write_flag63_1_fu_996_p6;
wire   [0:0] write_flag3_1_fu_884_p6;
wire   [0:0] write_flag66_1_fu_1065_p6;
wire   [31:0] wp_parameters82102_1_fu_1052_p6;
wire   [0:0] write_flag69_1_fu_1173_p6;
wire   [31:0] wp_parameters82103_1_fu_1160_p6;
wire   [31:0] add_ln691_fu_1268_p2;
wire   [0:0] icmp_ln65_fu_1514_p2;
wire   [0:0] icmp_ln65_1_fu_1527_p2;
wire   [31:0] a_V_2_fu_1519_p3;
wire   [0:0] icmp_ln65_2_fu_1540_p2;
wire   [31:0] a_V_4_fu_1545_p3;
wire   [31:0] a_V_5_fu_1553_p3;
wire   [31:0] a_V_7_fu_1569_p3;
wire   [31:0] a_V_8_fu_1577_p3;
wire   [31:0] wp_parameters8089_1_fu_1640_p6;
wire   [31:0] wp_parameters8090_1_fu_1692_p6;
wire   [31:0] wp_parameters8091_1_fu_1744_p6;
wire   [31:0] a_V_3_fu_1532_p3;
wire   [31:0] a_V_6_fu_1561_p3;
wire   [31:0] wp_parameters8194_1_fu_1627_p6;
wire   [31:0] wp_parameters8195_1_fu_1679_p6;
wire   [31:0] wp_parameters8196_1_fu_1731_p6;
wire   [31:0] wp_parameters86_1_fu_1718_p6;
wire   [31:0] wp_parameters85_1_fu_1666_p6;
wire   [31:0] a_V_9_fu_1585_p3;
wire   [31:0] wp_parameters8299_1_fu_1614_p6;
wire   [31:0] wp_parameters84_1_fu_1601_p6;
wire   [31:0] wp_parameters82100_1_fu_1653_p6;
wire   [31:0] wp_parameters82101_1_fu_1705_p6;
wire   [31:0] a_V_11_fu_1593_p3;
wire    ap_CS_fsm_state23;
wire   [31:0] select_ln75_fu_1869_p3;
wire   [31:0] select_ln75_1_fu_1877_p3;
wire   [31:0] select_ln75_2_fu_1885_p3;
wire   [31:0] select_ln75_3_fu_1893_p3;
wire   [31:0] select_ln75_4_fu_1901_p3;
wire   [31:0] select_ln75_5_fu_1909_p3;
wire   [31:0] select_ln75_6_fu_1917_p3;
wire   [31:0] select_ln75_7_fu_1925_p3;
wire   [31:0] select_ln75_8_fu_1933_p3;
wire   [31:0] select_ln75_9_fu_1941_p3;
wire   [31:0] select_ln75_10_fu_1949_p3;
wire   [31:0] select_ln75_11_fu_1957_p3;
wire   [31:0] select_ln75_12_fu_1965_p3;
wire   [31:0] select_ln75_13_fu_1973_p3;
wire   [31:0] select_ln75_14_fu_1981_p3;
wire   [31:0] select_ln75_15_fu_1989_p3;
wire   [31:0] select_ln75_16_fu_1997_p3;
wire   [31:0] select_ln75_17_fu_2005_p3;
wire   [31:0] select_ln75_18_fu_2013_p3;
wire   [31:0] select_ln75_19_fu_2021_p3;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg = 1'b0;
#0 grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg = 1'b0;
#0 grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg = 1'b0;
#0 grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg = 1'b0;
end

makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK grp_straightLineProjectorFromLayerIJtoK_fu_704(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start),
    .ap_done(grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_done),
    .ap_idle(grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_idle),
    .ap_ready(grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_ready),
    .ap_ce(1'b1),
    .z_i(sext_ln34_reg_2233),
    .z_j(tmp_136_fu_847_p7),
    .i(3'd1),
    .j(j_reg_2247),
    .k(3'd5),
    .ap_return(grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return)
);

makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK grp_straightLineProjectorFromLayerIJtoK_fu_717(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start),
    .ap_done(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_done),
    .ap_idle(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_idle),
    .ap_ready(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_ready),
    .ap_ce(1'b1),
    .z_i(sext_ln37_reg_2223),
    .z_j(tmp_136_fu_847_p7),
    .i(3'd1),
    .j(j_reg_2247),
    .k(3'd5),
    .ap_return(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return)
);

makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK grp_straightLineProjectorFromLayerIJtoK_fu_730(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start),
    .ap_done(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_done),
    .ap_idle(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_idle),
    .ap_ready(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_ready),
    .ap_ce(1'b1),
    .z_i(sext_ln34_reg_2233),
    .z_j(tmp_s_fu_834_p7),
    .i(3'd1),
    .j(j_reg_2247),
    .k(3'd5),
    .ap_return(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return)
);

makePatches_ShadowQuilt_fromEdges_straightLineProjectorFromLayerIJtoK grp_straightLineProjectorFromLayerIJtoK_fu_743(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start),
    .ap_done(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_done),
    .ap_idle(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_idle),
    .ap_ready(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_ready),
    .ap_ce(1'b1),
    .z_i(sext_ln37_reg_2223),
    .z_j(tmp_s_fu_834_p7),
    .i(3'd1),
    .j(j_reg_2247),
    .k(3'd5),
    .ap_return(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U3104(
    .din0(p_read),
    .din1(p_read2),
    .din2(p_read4),
    .din3(p_read6),
    .din4(p_read8),
    .din5(i_reg_142),
    .dout(tmp_s_fu_834_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_53_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 3 ),
    .dout_WIDTH( 32 ))
mux_53_32_1_1_U3105(
    .din0(p_read1),
    .din1(p_read3),
    .din2(p_read5),
    .din3(p_read7),
    .din4(p_read9),
    .din5(i_reg_142),
    .dout(tmp_136_fu_847_p7)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3106(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag3_0_phi_fu_602_p4),
    .din2(ap_phi_mux_write_flag3_0_phi_fu_602_p4),
    .din3(ap_phi_mux_write_flag3_0_phi_fu_602_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag3_1_fu_884_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3107(
    .din0(ap_phi_mux_write_flag57_0_phi_fu_518_p4),
    .din1(ap_phi_mux_write_flag57_0_phi_fu_518_p4),
    .din2(ap_phi_mux_write_flag57_0_phi_fu_518_p4),
    .din3(1'd1),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag57_1_fu_898_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3108(
    .din0(ap_phi_mux_write_flag39_0_phi_fu_314_p4),
    .din1(ap_phi_mux_write_flag39_0_phi_fu_314_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag39_0_phi_fu_314_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag39_1_fu_912_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3109(
    .din0(ap_phi_mux_write_flag21_0_phi_fu_206_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag21_0_phi_fu_206_p4),
    .din3(ap_phi_mux_write_flag21_0_phi_fu_206_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag21_1_fu_926_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3110(
    .din0(ap_phi_mux_write_flag60_0_phi_fu_554_p4),
    .din1(ap_phi_mux_write_flag60_0_phi_fu_554_p4),
    .din2(ap_phi_mux_write_flag60_0_phi_fu_554_p4),
    .din3(1'd1),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag60_1_fu_940_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3111(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag6_0_phi_fu_530_p4),
    .din2(ap_phi_mux_write_flag6_0_phi_fu_530_p4),
    .din3(ap_phi_mux_write_flag6_0_phi_fu_530_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag6_1_fu_954_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3112(
    .din0(ap_phi_mux_write_flag42_0_phi_fu_350_p4),
    .din1(ap_phi_mux_write_flag42_0_phi_fu_350_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag42_0_phi_fu_350_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag42_1_fu_968_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3113(
    .din0(ap_phi_mux_write_flag24_0_phi_fu_158_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag24_0_phi_fu_158_p4),
    .din3(ap_phi_mux_write_flag24_0_phi_fu_158_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag24_1_fu_982_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3114(
    .din0(ap_phi_mux_write_flag63_0_phi_fu_590_p4),
    .din1(ap_phi_mux_write_flag63_0_phi_fu_590_p4),
    .din2(ap_phi_mux_write_flag63_0_phi_fu_590_p4),
    .din3(1'd1),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag63_1_fu_996_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3115(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag9_0_phi_fu_470_p4),
    .din2(ap_phi_mux_write_flag9_0_phi_fu_470_p4),
    .din3(ap_phi_mux_write_flag9_0_phi_fu_470_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag9_1_fu_1010_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3116(
    .din0(ap_phi_mux_write_flag45_0_phi_fu_386_p4),
    .din1(ap_phi_mux_write_flag45_0_phi_fu_386_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag45_0_phi_fu_386_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag45_1_fu_1024_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3117(
    .din0(ap_phi_mux_write_flag27_0_phi_fu_194_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag27_0_phi_fu_194_p4),
    .din3(ap_phi_mux_write_flag27_0_phi_fu_194_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag27_1_fu_1038_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3118(
    .din0(select_ln63_41_reg_2424),
    .din1(select_ln63_41_reg_2424),
    .din2(select_ln63_41_reg_2424),
    .din3(sext_ln34_reg_2233),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters82102_1_fu_1052_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3119(
    .din0(ap_phi_mux_write_flag66_0_phi_fu_626_p4),
    .din1(ap_phi_mux_write_flag66_0_phi_fu_626_p4),
    .din2(ap_phi_mux_write_flag66_0_phi_fu_626_p4),
    .din3(1'd1),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag66_1_fu_1065_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3120(
    .din0(select_ln63_24_reg_2374),
    .din1(select_ln63_24_reg_2374),
    .din2(sext_ln34_reg_2233),
    .din3(select_ln63_24_reg_2374),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters8197_1_fu_1079_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3121(
    .din0(ap_phi_mux_write_flag48_0_phi_fu_422_p4),
    .din1(ap_phi_mux_write_flag48_0_phi_fu_422_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag48_0_phi_fu_422_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag48_1_fu_1092_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3122(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag12_0_phi_fu_398_p4),
    .din2(ap_phi_mux_write_flag12_0_phi_fu_398_p4),
    .din3(ap_phi_mux_write_flag12_0_phi_fu_398_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag12_1_fu_1106_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3123(
    .din0(sext_ln34_reg_2233),
    .din1(select_ln63_17_reg_2354),
    .din2(select_ln63_17_reg_2354),
    .din3(select_ln63_17_reg_2354),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters87_1_fu_1120_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3124(
    .din0(select_ln63_8_reg_2319),
    .din1(sext_ln34_reg_2233),
    .din2(select_ln63_8_reg_2319),
    .din3(select_ln63_8_reg_2319),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters8092_1_fu_1133_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3125(
    .din0(ap_phi_mux_write_flag30_0_phi_fu_230_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag30_0_phi_fu_230_p4),
    .din3(ap_phi_mux_write_flag30_0_phi_fu_230_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag30_1_fu_1146_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3126(
    .din0(select_ln63_43_reg_2434),
    .din1(select_ln63_43_reg_2434),
    .din2(select_ln63_43_reg_2434),
    .din3(sext_ln37_reg_2223),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters82103_1_fu_1160_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3127(
    .din0(ap_phi_mux_write_flag69_0_phi_fu_662_p4),
    .din1(ap_phi_mux_write_flag69_0_phi_fu_662_p4),
    .din2(ap_phi_mux_write_flag69_0_phi_fu_662_p4),
    .din3(1'd1),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag69_1_fu_1173_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3128(
    .din0(select_ln63_27_reg_2389),
    .din1(select_ln63_27_reg_2389),
    .din2(sext_ln37_reg_2223),
    .din3(select_ln63_27_reg_2389),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters8198_1_fu_1187_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3129(
    .din0(ap_phi_mux_write_flag51_0_phi_fu_458_p4),
    .din1(ap_phi_mux_write_flag51_0_phi_fu_458_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag51_0_phi_fu_458_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag51_1_fu_1200_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3130(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag15_0_phi_fu_326_p4),
    .din2(ap_phi_mux_write_flag15_0_phi_fu_326_p4),
    .din3(ap_phi_mux_write_flag15_0_phi_fu_326_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag15_1_fu_1214_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3131(
    .din0(sext_ln37_reg_2223),
    .din1(select_ln63_11_reg_2334),
    .din2(select_ln63_11_reg_2334),
    .din3(select_ln63_11_reg_2334),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters88_1_fu_1228_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3132(
    .din0(select_ln63_10_reg_2329),
    .din1(sext_ln37_reg_2223),
    .din2(select_ln63_10_reg_2329),
    .din3(select_ln63_10_reg_2329),
    .din4(trunc_ln66_fu_880_p1),
    .dout(wp_parameters8093_1_fu_1241_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 1 ))
mux_42_1_1_1_U3133(
    .din0(ap_phi_mux_write_flag33_0_phi_fu_266_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag33_0_phi_fu_266_p4),
    .din3(ap_phi_mux_write_flag33_0_phi_fu_266_p4),
    .din4(trunc_ln66_fu_880_p1),
    .dout(write_flag33_1_fu_1254_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3134(
    .din0(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return),
    .din1(wp_parameters84_031_reg_562),
    .din2(wp_parameters84_031_reg_562),
    .din3(wp_parameters84_031_reg_562),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters84_1_fu_1601_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3135(
    .din0(wp_parameters8299_032_reg_538),
    .din1(wp_parameters8299_032_reg_538),
    .din2(wp_parameters8299_032_reg_538),
    .din3(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8299_1_fu_1614_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3136(
    .din0(wp_parameters8194_041_reg_334),
    .din1(wp_parameters8194_041_reg_334),
    .din2(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return),
    .din3(wp_parameters8194_041_reg_334),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8194_1_fu_1627_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3137(
    .din0(wp_parameters8089_049_reg_166),
    .din1(grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_return),
    .din2(wp_parameters8089_049_reg_166),
    .din3(wp_parameters8089_049_reg_166),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8089_1_fu_1640_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3138(
    .din0(wp_parameters82100_030_reg_574),
    .din1(wp_parameters82100_030_reg_574),
    .din2(wp_parameters82100_030_reg_574),
    .din3(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters82100_1_fu_1653_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3139(
    .din0(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return),
    .din1(wp_parameters85_034_reg_490),
    .din2(wp_parameters85_034_reg_490),
    .din3(wp_parameters85_034_reg_490),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters85_1_fu_1666_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3140(
    .din0(wp_parameters8195_039_reg_370),
    .din1(wp_parameters8195_039_reg_370),
    .din2(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return),
    .din3(wp_parameters8195_039_reg_370),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8195_1_fu_1679_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3141(
    .din0(wp_parameters8090_048_reg_178),
    .din1(grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_return),
    .din2(wp_parameters8090_048_reg_178),
    .din3(wp_parameters8090_048_reg_178),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8090_1_fu_1692_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3142(
    .din0(wp_parameters82101_029_reg_610),
    .din1(wp_parameters82101_029_reg_610),
    .din2(wp_parameters82101_029_reg_610),
    .din3(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters82101_1_fu_1705_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3143(
    .din0(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return),
    .din1(wp_parameters86_037_reg_430),
    .din2(wp_parameters86_037_reg_430),
    .din3(wp_parameters86_037_reg_430),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters86_1_fu_1718_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3144(
    .din0(wp_parameters8196_038_reg_406),
    .din1(wp_parameters8196_038_reg_406),
    .din2(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return),
    .din3(wp_parameters8196_038_reg_406),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8196_1_fu_1731_p6)
);

makePatches_ShadowQuilt_fromEdges_mux_42_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 32 ))
mux_42_32_1_1_U3145(
    .din0(wp_parameters8091_047_reg_214),
    .din1(grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_return),
    .din2(wp_parameters8091_047_reg_214),
    .din3(wp_parameters8091_047_reg_214),
    .din4(trunc_ln66_reg_2283),
    .dout(wp_parameters8091_1_fu_1744_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_pp0_flush_enable)) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end else if ((((ap_enable_reg_pp0_iter18 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter19_state21)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
            ap_enable_reg_pp0_iter19 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter19_state21))) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter18;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter20 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd0))) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg <= 1'b1;
        end else if ((grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_ready == 1'b1)) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd0))) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg <= 1'b1;
        end else if ((grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_ready == 1'b1)) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd0))) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg <= 1'b1;
        end else if ((grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_ready == 1'b1)) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd0))) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg <= 1'b1;
        end else if ((grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_ready == 1'b1)) begin
            grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        empty_reg_693 <= select_ln63_45_fu_1506_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        empty_reg_693 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_reg_2243 == 1'd0))) begin
        i_reg_142 <= j_reg_2247;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_reg_142 <= 3'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        wp_parameters893_0_reg_682 <= select_ln63_44_fu_1498_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        wp_parameters893_0_reg_682 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag12_0_reg_394 <= select_ln63_20_reg_2364;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag12_0_reg_394 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag15_0_reg_322 <= select_ln63_14_reg_2344;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag15_0_reg_322 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag21_0_reg_202 <= select_ln63_4_reg_2309;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag21_0_reg_202 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag24_0_reg_154 <= select_ln63_reg_2299;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag24_0_reg_154 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag27_0_reg_190 <= select_ln63_3_reg_2304;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag27_0_reg_190 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag30_0_reg_226 <= select_ln63_6_reg_2314;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag30_0_reg_226 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag33_0_reg_262 <= select_ln63_9_reg_2324;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag33_0_reg_262 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag39_0_reg_310 <= select_ln63_13_reg_2339;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag39_0_reg_310 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag3_0_reg_598 <= select_ln63_37_reg_2414;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag3_0_reg_598 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag42_0_reg_346 <= select_ln63_16_reg_2349;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag42_0_reg_346 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag45_0_reg_382 <= select_ln63_19_reg_2359;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag45_0_reg_382 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag48_0_reg_418 <= select_ln63_22_reg_2369;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag48_0_reg_418 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag51_0_reg_454 <= select_ln63_25_reg_2379;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag51_0_reg_454 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag57_0_reg_514 <= select_ln63_30_reg_2394;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag57_0_reg_514 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag60_0_reg_550 <= select_ln63_33_reg_2404;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag60_0_reg_550 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag63_0_reg_586 <= select_ln63_36_reg_2409;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag63_0_reg_586 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag66_0_reg_622 <= select_ln63_39_reg_2419;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag66_0_reg_622 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag69_0_reg_658 <= select_ln63_42_reg_2429;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag69_0_reg_658 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag6_0_reg_526 <= select_ln63_31_reg_2399;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag6_0_reg_526 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag9_0_reg_466 <= select_ln63_26_reg_2384;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        write_flag9_0_reg_466 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        a_V_10_reg_634 <= a_V_15_fu_1862_p3;
        a_V_1_reg_238 <= a_V_12_fu_1778_p3;
        wp_parameters8089_049_reg_166 <= select_ln63_1_fu_1757_p3;
        wp_parameters8090_048_reg_178 <= select_ln63_2_fu_1764_p3;
        wp_parameters8091_047_reg_214 <= select_ln63_5_fu_1771_p3;
        wp_parameters8092_045_reg_250 <= select_ln63_8_reg_2319;
        wp_parameters8093_044_reg_274 <= select_ln63_10_reg_2329;
        wp_parameters8194_041_reg_334 <= select_ln63_15_fu_1792_p3;
        wp_parameters8195_039_reg_370 <= select_ln63_18_fu_1799_p3;
        wp_parameters8196_038_reg_406 <= select_ln63_21_fu_1806_p3;
        wp_parameters8197_036_reg_442 <= select_ln63_24_reg_2374;
        wp_parameters8198_035_reg_478 <= select_ln63_27_reg_2389;
        wp_parameters81_042_reg_298 <= a_V_13_fu_1785_p3;
        wp_parameters82100_030_reg_574 <= select_ln63_35_fu_1848_p3;
        wp_parameters82101_029_reg_610 <= select_ln63_38_fu_1855_p3;
        wp_parameters82102_027_reg_646 <= select_ln63_41_reg_2424;
        wp_parameters82103_026_reg_670 <= select_ln63_43_reg_2434;
        wp_parameters8299_032_reg_538 <= select_ln63_32_fu_1834_p3;
        wp_parameters82_033_reg_502 <= a_V_14_fu_1827_p3;
        wp_parameters84_031_reg_562 <= select_ln63_34_fu_1841_p3;
        wp_parameters85_034_reg_490 <= select_ln63_28_fu_1820_p3;
        wp_parameters86_037_reg_430 <= select_ln63_23_fu_1813_p3;
        wp_parameters87_040_reg_358 <= select_ln63_17_reg_2354;
        wp_parameters88_043_reg_286 <= select_ln63_11_reg_2334;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln50_reg_2243 <= icmp_ln50_fu_822_p2;
        icmp_ln50_reg_2243_pp0_iter1_reg <= icmp_ln50_reg_2243;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln50_reg_2243_pp0_iter10_reg <= icmp_ln50_reg_2243_pp0_iter9_reg;
        icmp_ln50_reg_2243_pp0_iter11_reg <= icmp_ln50_reg_2243_pp0_iter10_reg;
        icmp_ln50_reg_2243_pp0_iter12_reg <= icmp_ln50_reg_2243_pp0_iter11_reg;
        icmp_ln50_reg_2243_pp0_iter13_reg <= icmp_ln50_reg_2243_pp0_iter12_reg;
        icmp_ln50_reg_2243_pp0_iter14_reg <= icmp_ln50_reg_2243_pp0_iter13_reg;
        icmp_ln50_reg_2243_pp0_iter15_reg <= icmp_ln50_reg_2243_pp0_iter14_reg;
        icmp_ln50_reg_2243_pp0_iter16_reg <= icmp_ln50_reg_2243_pp0_iter15_reg;
        icmp_ln50_reg_2243_pp0_iter17_reg <= icmp_ln50_reg_2243_pp0_iter16_reg;
        icmp_ln50_reg_2243_pp0_iter18_reg <= icmp_ln50_reg_2243_pp0_iter17_reg;
        icmp_ln50_reg_2243_pp0_iter19_reg <= icmp_ln50_reg_2243_pp0_iter18_reg;
        icmp_ln50_reg_2243_pp0_iter2_reg <= icmp_ln50_reg_2243_pp0_iter1_reg;
        icmp_ln50_reg_2243_pp0_iter3_reg <= icmp_ln50_reg_2243_pp0_iter2_reg;
        icmp_ln50_reg_2243_pp0_iter4_reg <= icmp_ln50_reg_2243_pp0_iter3_reg;
        icmp_ln50_reg_2243_pp0_iter5_reg <= icmp_ln50_reg_2243_pp0_iter4_reg;
        icmp_ln50_reg_2243_pp0_iter6_reg <= icmp_ln50_reg_2243_pp0_iter5_reg;
        icmp_ln50_reg_2243_pp0_iter7_reg <= icmp_ln50_reg_2243_pp0_iter6_reg;
        icmp_ln50_reg_2243_pp0_iter8_reg <= icmp_ln50_reg_2243_pp0_iter7_reg;
        icmp_ln50_reg_2243_pp0_iter9_reg <= icmp_ln50_reg_2243_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln50_reg_2243_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln63_reg_2256 <= icmp_ln63_fu_870_p2;
        trunc_ln65_reg_2276 <= trunc_ln65_fu_876_p1;
        trunc_ln66_reg_2283 <= trunc_ln66_fu_880_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd0))) begin
        j_reg_2247 <= j_fu_828_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter18_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        select_ln63_10_reg_2329 <= select_ln63_10_fu_1322_p3;
        select_ln63_11_reg_2334 <= select_ln63_11_fu_1330_p3;
        select_ln63_13_reg_2339 <= select_ln63_13_fu_1338_p3;
        select_ln63_14_reg_2344 <= select_ln63_14_fu_1346_p3;
        select_ln63_16_reg_2349 <= select_ln63_16_fu_1354_p3;
        select_ln63_17_reg_2354 <= select_ln63_17_fu_1362_p3;
        select_ln63_19_reg_2359 <= select_ln63_19_fu_1370_p3;
        select_ln63_20_reg_2364 <= select_ln63_20_fu_1378_p3;
        select_ln63_22_reg_2369 <= select_ln63_22_fu_1386_p3;
        select_ln63_24_reg_2374 <= select_ln63_24_fu_1394_p3;
        select_ln63_25_reg_2379 <= select_ln63_25_fu_1402_p3;
        select_ln63_26_reg_2384 <= select_ln63_26_fu_1410_p3;
        select_ln63_27_reg_2389 <= select_ln63_27_fu_1418_p3;
        select_ln63_30_reg_2394 <= select_ln63_30_fu_1426_p3;
        select_ln63_31_reg_2399 <= select_ln63_31_fu_1434_p3;
        select_ln63_33_reg_2404 <= select_ln63_33_fu_1442_p3;
        select_ln63_36_reg_2409 <= select_ln63_36_fu_1450_p3;
        select_ln63_37_reg_2414 <= select_ln63_37_fu_1458_p3;
        select_ln63_39_reg_2419 <= select_ln63_39_fu_1466_p3;
        select_ln63_3_reg_2304 <= select_ln63_3_fu_1282_p3;
        select_ln63_41_reg_2424 <= select_ln63_41_fu_1474_p3;
        select_ln63_42_reg_2429 <= select_ln63_42_fu_1482_p3;
        select_ln63_43_reg_2434 <= select_ln63_43_fu_1490_p3;
        select_ln63_4_reg_2309 <= select_ln63_4_fu_1290_p3;
        select_ln63_6_reg_2314 <= select_ln63_6_fu_1298_p3;
        select_ln63_8_reg_2319 <= select_ln63_8_fu_1306_p3;
        select_ln63_9_reg_2324 <= select_ln63_9_fu_1314_p3;
        select_ln63_reg_2299 <= select_ln63_fu_1274_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        sext_ln34_reg_2233 <= sext_ln34_fu_818_p1;
        sext_ln37_reg_2223 <= sext_ln37_fu_806_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b1))) begin
        ap_condition_pp0_exit_iter19_state21 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter19_state21 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_fu_822_p2 == 1'd1))) begin
        ap_condition_pp0_flush_enable = 1'b1;
    end else begin
        ap_condition_pp0_flush_enable = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state23) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln50_reg_2243 == 1'd0))) begin
        ap_phi_mux_i_phi_fu_146_p4 = j_reg_2247;
    end else begin
        ap_phi_mux_i_phi_fu_146_p4 = i_reg_142;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag12_0_phi_fu_398_p4 = select_ln63_20_reg_2364;
    end else begin
        ap_phi_mux_write_flag12_0_phi_fu_398_p4 = write_flag12_0_reg_394;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag15_0_phi_fu_326_p4 = select_ln63_14_reg_2344;
    end else begin
        ap_phi_mux_write_flag15_0_phi_fu_326_p4 = write_flag15_0_reg_322;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag21_0_phi_fu_206_p4 = select_ln63_4_reg_2309;
    end else begin
        ap_phi_mux_write_flag21_0_phi_fu_206_p4 = write_flag21_0_reg_202;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag24_0_phi_fu_158_p4 = select_ln63_reg_2299;
    end else begin
        ap_phi_mux_write_flag24_0_phi_fu_158_p4 = write_flag24_0_reg_154;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag27_0_phi_fu_194_p4 = select_ln63_3_reg_2304;
    end else begin
        ap_phi_mux_write_flag27_0_phi_fu_194_p4 = write_flag27_0_reg_190;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag30_0_phi_fu_230_p4 = select_ln63_6_reg_2314;
    end else begin
        ap_phi_mux_write_flag30_0_phi_fu_230_p4 = write_flag30_0_reg_226;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag33_0_phi_fu_266_p4 = select_ln63_9_reg_2324;
    end else begin
        ap_phi_mux_write_flag33_0_phi_fu_266_p4 = write_flag33_0_reg_262;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag39_0_phi_fu_314_p4 = select_ln63_13_reg_2339;
    end else begin
        ap_phi_mux_write_flag39_0_phi_fu_314_p4 = write_flag39_0_reg_310;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag3_0_phi_fu_602_p4 = select_ln63_37_reg_2414;
    end else begin
        ap_phi_mux_write_flag3_0_phi_fu_602_p4 = write_flag3_0_reg_598;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag42_0_phi_fu_350_p4 = select_ln63_16_reg_2349;
    end else begin
        ap_phi_mux_write_flag42_0_phi_fu_350_p4 = write_flag42_0_reg_346;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag45_0_phi_fu_386_p4 = select_ln63_19_reg_2359;
    end else begin
        ap_phi_mux_write_flag45_0_phi_fu_386_p4 = write_flag45_0_reg_382;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag48_0_phi_fu_422_p4 = select_ln63_22_reg_2369;
    end else begin
        ap_phi_mux_write_flag48_0_phi_fu_422_p4 = write_flag48_0_reg_418;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag51_0_phi_fu_458_p4 = select_ln63_25_reg_2379;
    end else begin
        ap_phi_mux_write_flag51_0_phi_fu_458_p4 = write_flag51_0_reg_454;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag57_0_phi_fu_518_p4 = select_ln63_30_reg_2394;
    end else begin
        ap_phi_mux_write_flag57_0_phi_fu_518_p4 = write_flag57_0_reg_514;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag60_0_phi_fu_554_p4 = select_ln63_33_reg_2404;
    end else begin
        ap_phi_mux_write_flag60_0_phi_fu_554_p4 = write_flag60_0_reg_550;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag63_0_phi_fu_590_p4 = select_ln63_36_reg_2409;
    end else begin
        ap_phi_mux_write_flag63_0_phi_fu_590_p4 = write_flag63_0_reg_586;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag66_0_phi_fu_626_p4 = select_ln63_39_reg_2419;
    end else begin
        ap_phi_mux_write_flag66_0_phi_fu_626_p4 = write_flag66_0_reg_622;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag69_0_phi_fu_662_p4 = select_ln63_42_reg_2429;
    end else begin
        ap_phi_mux_write_flag69_0_phi_fu_662_p4 = write_flag69_0_reg_658;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag6_0_phi_fu_530_p4 = select_ln63_31_reg_2399;
    end else begin
        ap_phi_mux_write_flag6_0_phi_fu_530_p4 = write_flag6_0_reg_526;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (icmp_ln50_reg_2243_pp0_iter19_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag9_0_phi_fu_470_p4 = select_ln63_26_reg_2384;
    end else begin
        ap_phi_mux_write_flag9_0_phi_fu_470_p4 = write_flag9_0_reg_466;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_V_11_fu_1593_p3 = ((icmp_ln65_1_fu_1527_p2[0:0] == 1'b1) ? grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return : a_V_10_reg_634);

assign a_V_12_fu_1778_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? a_V_3_fu_1532_p3 : a_V_1_reg_238);

assign a_V_13_fu_1785_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? a_V_6_fu_1561_p3 : wp_parameters81_042_reg_298);

assign a_V_14_fu_1827_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? a_V_9_fu_1585_p3 : wp_parameters82_033_reg_502);

assign a_V_15_fu_1862_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? a_V_11_fu_1593_p3 : a_V_10_reg_634);

assign a_V_2_fu_1519_p3 = ((icmp_ln65_fu_1514_p2[0:0] == 1'b1) ? grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return : a_V_1_reg_238);

assign a_V_3_fu_1532_p3 = ((icmp_ln65_1_fu_1527_p2[0:0] == 1'b1) ? a_V_1_reg_238 : a_V_2_fu_1519_p3);

assign a_V_4_fu_1545_p3 = ((icmp_ln65_2_fu_1540_p2[0:0] == 1'b1) ? grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return : wp_parameters81_042_reg_298);

assign a_V_5_fu_1553_p3 = ((icmp_ln65_fu_1514_p2[0:0] == 1'b1) ? wp_parameters81_042_reg_298 : a_V_4_fu_1545_p3);

assign a_V_6_fu_1561_p3 = ((icmp_ln65_1_fu_1527_p2[0:0] == 1'b1) ? wp_parameters81_042_reg_298 : a_V_5_fu_1553_p3);

assign a_V_7_fu_1569_p3 = ((icmp_ln65_2_fu_1540_p2[0:0] == 1'b1) ? wp_parameters82_033_reg_502 : grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_return);

assign a_V_8_fu_1577_p3 = ((icmp_ln65_fu_1514_p2[0:0] == 1'b1) ? wp_parameters82_033_reg_502 : a_V_7_fu_1569_p3);

assign a_V_9_fu_1585_p3 = ((icmp_ln65_1_fu_1527_p2[0:0] == 1'b1) ? wp_parameters82_033_reg_502 : a_V_8_fu_1577_p3);

assign add_ln691_fu_1268_p2 = (wp_parameters893_0_reg_682 + 32'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter11 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter12 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter13 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter14 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter16 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter17 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter18 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter19 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage0_iter20 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = a_V_10_reg_634;

assign ap_return_1 = select_ln75_fu_1869_p3;

assign ap_return_10 = select_ln75_8_fu_1933_p3;

assign ap_return_11 = select_ln75_9_fu_1941_p3;

assign ap_return_12 = wp_parameters81_042_reg_298;

assign ap_return_13 = select_ln75_10_fu_1949_p3;

assign ap_return_14 = select_ln75_11_fu_1957_p3;

assign ap_return_15 = select_ln75_12_fu_1965_p3;

assign ap_return_16 = select_ln75_13_fu_1973_p3;

assign ap_return_17 = select_ln75_14_fu_1981_p3;

assign ap_return_18 = wp_parameters82_033_reg_502;

assign ap_return_19 = select_ln75_15_fu_1989_p3;

assign ap_return_2 = select_ln75_1_fu_1877_p3;

assign ap_return_20 = select_ln75_16_fu_1997_p3;

assign ap_return_21 = select_ln75_17_fu_2005_p3;

assign ap_return_22 = select_ln75_18_fu_2013_p3;

assign ap_return_23 = select_ln75_19_fu_2021_p3;

assign ap_return_3 = select_ln75_2_fu_1885_p3;

assign ap_return_4 = select_ln75_3_fu_1893_p3;

assign ap_return_5 = select_ln75_4_fu_1901_p3;

assign ap_return_6 = a_V_1_reg_238;

assign ap_return_7 = select_ln75_5_fu_1909_p3;

assign ap_return_8 = select_ln75_6_fu_1917_p3;

assign ap_return_9 = select_ln75_7_fu_1925_p3;

assign grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start = grp_straightLineProjectorFromLayerIJtoK_fu_704_ap_start_reg;

assign grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start = grp_straightLineProjectorFromLayerIJtoK_fu_717_ap_start_reg;

assign grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start = grp_straightLineProjectorFromLayerIJtoK_fu_730_ap_start_reg;

assign grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start = grp_straightLineProjectorFromLayerIJtoK_fu_743_ap_start_reg;

assign icmp_ln50_fu_822_p2 = ((ap_phi_mux_i_phi_fu_146_p4 == 3'd5) ? 1'b1 : 1'b0);

assign icmp_ln63_fu_870_p2 = (($signed(tmp_fu_860_p4) < $signed(30'd1)) ? 1'b1 : 1'b0);

assign icmp_ln65_1_fu_1527_p2 = ((trunc_ln65_reg_2276 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln65_2_fu_1540_p2 = ((trunc_ln65_reg_2276 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln65_fu_1514_p2 = ((trunc_ln65_reg_2276 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln878_14_fu_774_p2 = (($signed(p_read1) < $signed(32'd22000100)) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_756_p2 = (($signed(p_read) < $signed(32'd4272967196)) ? 1'b1 : 1'b0);

assign icmp_ln886_fu_792_p2 = (($signed(z1_min_V_fu_762_p3) > $signed(z1_max_V_fu_780_p3)) ? 1'b1 : 1'b0);

assign j_fu_828_p2 = (ap_phi_mux_i_phi_fu_146_p4 + 3'd1);

assign select_ln63_10_fu_1322_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters8093_1_fu_1241_p6 : select_ln63_10_reg_2329);

assign select_ln63_11_fu_1330_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters88_1_fu_1228_p6 : select_ln63_11_reg_2334);

assign select_ln63_13_fu_1338_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag39_1_fu_912_p6 : ap_phi_mux_write_flag39_0_phi_fu_314_p4);

assign select_ln63_14_fu_1346_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag15_1_fu_1214_p6 : ap_phi_mux_write_flag15_0_phi_fu_326_p4);

assign select_ln63_15_fu_1792_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8194_1_fu_1627_p6 : wp_parameters8194_041_reg_334);

assign select_ln63_16_fu_1354_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag42_1_fu_968_p6 : ap_phi_mux_write_flag42_0_phi_fu_350_p4);

assign select_ln63_17_fu_1362_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters87_1_fu_1120_p6 : select_ln63_17_reg_2354);

assign select_ln63_18_fu_1799_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8195_1_fu_1679_p6 : wp_parameters8195_039_reg_370);

assign select_ln63_19_fu_1370_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag45_1_fu_1024_p6 : ap_phi_mux_write_flag45_0_phi_fu_386_p4);

assign select_ln63_1_fu_1757_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8089_1_fu_1640_p6 : wp_parameters8089_049_reg_166);

assign select_ln63_20_fu_1378_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag12_1_fu_1106_p6 : ap_phi_mux_write_flag12_0_phi_fu_398_p4);

assign select_ln63_21_fu_1806_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8196_1_fu_1731_p6 : wp_parameters8196_038_reg_406);

assign select_ln63_22_fu_1386_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag48_1_fu_1092_p6 : ap_phi_mux_write_flag48_0_phi_fu_422_p4);

assign select_ln63_23_fu_1813_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters86_1_fu_1718_p6 : wp_parameters86_037_reg_430);

assign select_ln63_24_fu_1394_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters8197_1_fu_1079_p6 : select_ln63_24_reg_2374);

assign select_ln63_25_fu_1402_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag51_1_fu_1200_p6 : ap_phi_mux_write_flag51_0_phi_fu_458_p4);

assign select_ln63_26_fu_1410_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag9_1_fu_1010_p6 : ap_phi_mux_write_flag9_0_phi_fu_470_p4);

assign select_ln63_27_fu_1418_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters8198_1_fu_1187_p6 : select_ln63_27_reg_2389);

assign select_ln63_28_fu_1820_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters85_1_fu_1666_p6 : wp_parameters85_034_reg_490);

assign select_ln63_2_fu_1764_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8090_1_fu_1692_p6 : wp_parameters8090_048_reg_178);

assign select_ln63_30_fu_1426_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag57_1_fu_898_p6 : ap_phi_mux_write_flag57_0_phi_fu_518_p4);

assign select_ln63_31_fu_1434_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag6_1_fu_954_p6 : ap_phi_mux_write_flag6_0_phi_fu_530_p4);

assign select_ln63_32_fu_1834_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8299_1_fu_1614_p6 : wp_parameters8299_032_reg_538);

assign select_ln63_33_fu_1442_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag60_1_fu_940_p6 : ap_phi_mux_write_flag60_0_phi_fu_554_p4);

assign select_ln63_34_fu_1841_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters84_1_fu_1601_p6 : wp_parameters84_031_reg_562);

assign select_ln63_35_fu_1848_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters82100_1_fu_1653_p6 : wp_parameters82100_030_reg_574);

assign select_ln63_36_fu_1450_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag63_1_fu_996_p6 : ap_phi_mux_write_flag63_0_phi_fu_590_p4);

assign select_ln63_37_fu_1458_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag3_1_fu_884_p6 : ap_phi_mux_write_flag3_0_phi_fu_602_p4);

assign select_ln63_38_fu_1855_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters82101_1_fu_1705_p6 : wp_parameters82101_029_reg_610);

assign select_ln63_39_fu_1466_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag66_1_fu_1065_p6 : ap_phi_mux_write_flag66_0_phi_fu_626_p4);

assign select_ln63_3_fu_1282_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag27_1_fu_1038_p6 : ap_phi_mux_write_flag27_0_phi_fu_194_p4);

assign select_ln63_41_fu_1474_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters82102_1_fu_1052_p6 : select_ln63_41_reg_2424);

assign select_ln63_42_fu_1482_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag69_1_fu_1173_p6 : ap_phi_mux_write_flag69_0_phi_fu_662_p4);

assign select_ln63_43_fu_1490_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters82103_1_fu_1160_p6 : select_ln63_43_reg_2434);

assign select_ln63_44_fu_1498_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? add_ln691_fu_1268_p2 : wp_parameters893_0_reg_682);

assign select_ln63_45_fu_1506_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? add_ln691_fu_1268_p2 : empty_reg_693);

assign select_ln63_4_fu_1290_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag21_1_fu_926_p6 : ap_phi_mux_write_flag21_0_phi_fu_206_p4);

assign select_ln63_5_fu_1771_p3 = ((icmp_ln63_reg_2256[0:0] == 1'b1) ? wp_parameters8091_1_fu_1744_p6 : wp_parameters8091_047_reg_214);

assign select_ln63_6_fu_1298_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag30_1_fu_1146_p6 : ap_phi_mux_write_flag30_0_phi_fu_230_p4);

assign select_ln63_8_fu_1306_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? wp_parameters8092_1_fu_1133_p6 : select_ln63_8_reg_2319);

assign select_ln63_9_fu_1314_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag33_1_fu_1254_p6 : ap_phi_mux_write_flag33_0_phi_fu_266_p4);

assign select_ln63_fu_1274_p3 = ((icmp_ln63_fu_870_p2[0:0] == 1'b1) ? write_flag24_1_fu_982_p6 : ap_phi_mux_write_flag24_0_phi_fu_158_p4);

assign select_ln75_10_fu_1949_p3 = ((write_flag39_0_reg_310[0:0] == 1'b1) ? wp_parameters8194_041_reg_334 : 32'd0);

assign select_ln75_11_fu_1957_p3 = ((write_flag42_0_reg_346[0:0] == 1'b1) ? wp_parameters8195_039_reg_370 : 32'd0);

assign select_ln75_12_fu_1965_p3 = ((write_flag45_0_reg_382[0:0] == 1'b1) ? wp_parameters8196_038_reg_406 : 32'd0);

assign select_ln75_13_fu_1973_p3 = ((write_flag48_0_reg_418[0:0] == 1'b1) ? wp_parameters8197_036_reg_442 : 32'd0);

assign select_ln75_14_fu_1981_p3 = ((write_flag51_0_reg_454[0:0] == 1'b1) ? wp_parameters8198_035_reg_478 : 32'd0);

assign select_ln75_15_fu_1989_p3 = ((write_flag57_0_reg_514[0:0] == 1'b1) ? wp_parameters8299_032_reg_538 : 32'd0);

assign select_ln75_16_fu_1997_p3 = ((write_flag60_0_reg_550[0:0] == 1'b1) ? wp_parameters82100_030_reg_574 : 32'd0);

assign select_ln75_17_fu_2005_p3 = ((write_flag63_0_reg_586[0:0] == 1'b1) ? wp_parameters82101_029_reg_610 : 32'd0);

assign select_ln75_18_fu_2013_p3 = ((write_flag66_0_reg_622[0:0] == 1'b1) ? wp_parameters82102_027_reg_646 : 32'd0);

assign select_ln75_19_fu_2021_p3 = ((write_flag69_0_reg_658[0:0] == 1'b1) ? wp_parameters82103_026_reg_670 : 32'd0);

assign select_ln75_1_fu_1877_p3 = ((write_flag6_0_reg_526[0:0] == 1'b1) ? wp_parameters85_034_reg_490 : 32'd0);

assign select_ln75_2_fu_1885_p3 = ((write_flag9_0_reg_466[0:0] == 1'b1) ? wp_parameters86_037_reg_430 : 32'd0);

assign select_ln75_3_fu_1893_p3 = ((write_flag12_0_reg_394[0:0] == 1'b1) ? wp_parameters87_040_reg_358 : 32'd0);

assign select_ln75_4_fu_1901_p3 = ((write_flag15_0_reg_322[0:0] == 1'b1) ? wp_parameters88_043_reg_286 : 32'd0);

assign select_ln75_5_fu_1909_p3 = ((write_flag21_0_reg_202[0:0] == 1'b1) ? wp_parameters8089_049_reg_166 : 32'd0);

assign select_ln75_6_fu_1917_p3 = ((write_flag24_0_reg_154[0:0] == 1'b1) ? wp_parameters8090_048_reg_178 : 32'd0);

assign select_ln75_7_fu_1925_p3 = ((write_flag27_0_reg_190[0:0] == 1'b1) ? wp_parameters8091_047_reg_214 : 32'd0);

assign select_ln75_8_fu_1933_p3 = ((write_flag30_0_reg_226[0:0] == 1'b1) ? wp_parameters8092_045_reg_250 : 32'd0);

assign select_ln75_9_fu_1941_p3 = ((write_flag33_0_reg_262[0:0] == 1'b1) ? wp_parameters8093_044_reg_274 : 32'd0);

assign select_ln75_fu_1869_p3 = ((write_flag3_0_reg_598[0:0] == 1'b1) ? wp_parameters84_031_reg_562 : 32'd0);

assign sext_ln34_fu_818_p1 = $signed(z1_min_V_1_fu_810_p3);

assign sext_ln37_fu_806_p1 = $signed(z1_max_V_1_fu_798_p3);

assign tmp_fu_860_p4 = {{empty_reg_693[31:2]}};

assign trunc_ln34_fu_770_p1 = z1_min_V_fu_762_p3[25:0];

assign trunc_ln35_fu_788_p1 = z1_max_V_fu_780_p3[25:0];

assign trunc_ln65_fu_876_p1 = empty_reg_693[1:0];

assign trunc_ln66_fu_880_p1 = wp_parameters893_0_reg_682[1:0];

assign z1_max_V_1_fu_798_p3 = ((icmp_ln886_fu_792_p2[0:0] == 1'b1) ? 26'd23000100 : trunc_ln35_fu_788_p1);

assign z1_max_V_fu_780_p3 = ((icmp_ln878_14_fu_774_p2[0:0] == 1'b1) ? p_read1 : 32'd22000100);

assign z1_min_V_1_fu_810_p3 = ((icmp_ln886_fu_792_p2[0:0] == 1'b1) ? 26'd23000100 : trunc_ln34_fu_770_p1);

assign z1_min_V_fu_762_p3 = ((icmp_ln878_fu_756_p2[0:0] == 1'b1) ? 32'd4272967196 : p_read);

endmodule //makePatches_ShadowQuilt_fromEdges_getParallelograms
