

================================================================
== Vitis HLS Report for 'nnlayer_Pipeline_VITIS_LOOP_46_3'
================================================================
* Date:           Thu Mar 10 13:30:34 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        Neuron_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.331 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65540|  20.000 ns|  0.655 ms|    2|  65540|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_46_3  |        0|    65538|         5|          1|          1|  0 ~ 65535|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.33>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%inNeurons = alloca i32 1"   --->   Operation 8 'alloca' 'inNeurons' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%conv2225 = alloca i32 1"   --->   Operation 9 'alloca' 'conv2225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%conv2726_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %conv2726"   --->   Operation 10 'read' 'conv2726_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %numOfInNeurons_cast"   --->   Operation 11 'read' 'numOfInNeurons_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_r_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %output_r_load"   --->   Operation 12 'read' 'output_r_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%numOfInNeurons_cast_cast = zext i16 %numOfInNeurons_cast_read"   --->   Operation 13 'zext' 'numOfInNeurons_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %output_r_load_read, i16 %conv2225"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 0, i16 %inNeurons"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%inNeurons_1 = load i16 %inNeurons" [Neuron_1/neural_layer.cpp:49]   --->   Operation 17 'load' 'inNeurons_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:46]   --->   Operation 18 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.42ns)   --->   "%icmp_ln46 = icmp_slt  i17 %sext_ln46, i17 %numOfInNeurons_cast_cast" [Neuron_1/neural_layer.cpp:46]   --->   Operation 19 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 65535, i64 0"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.07ns)   --->   "%inNeurons_2 = add i16 %inNeurons_1, i16 1" [Neuron_1/neural_layer.cpp:46]   --->   Operation 21 'add' 'inNeurons_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %._crit_edge.loopexit.exitStub, void %.split" [Neuron_1/neural_layer.cpp:46]   --->   Operation 22 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (2.07ns)   --->   "%add_ln49 = add i16 %inNeurons_1, i16 %conv2726_read" [Neuron_1/neural_layer.cpp:49]   --->   Operation 23 'add' 'add_ln49' <Predicate = (icmp_ln46)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i16 %add_ln49" [Neuron_1/neural_layer.cpp:49]   --->   Operation 24 'zext' 'zext_ln49' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_addr = getelementptr i16 %weights, i64 0, i64 %zext_ln49" [Neuron_1/neural_layer.cpp:49]   --->   Operation 25 'getelementptr' 'weights_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (3.25ns)   --->   "%weights_load = load i16 %weights_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 26 'load' 'weights_load' <Predicate = (icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i16 %inNeurons_1" [Neuron_1/neural_layer.cpp:49]   --->   Operation 27 'zext' 'zext_ln49_1' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%input_addr = getelementptr i16 %input_r, i64 0, i64 %zext_ln49_1" [Neuron_1/neural_layer.cpp:49]   --->   Operation 28 'getelementptr' 'input_addr' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (3.25ns)   --->   "%input_load = load i8 %input_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 29 'load' 'input_load' <Predicate = (icmp_ln46)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln46 = store i16 %inNeurons_2, i16 %inNeurons" [Neuron_1/neural_layer.cpp:46]   --->   Operation 30 'store' 'store_ln46' <Predicate = (icmp_ln46)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.30>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%weights_load = load i16 %weights_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 31 'load' 'weights_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 65536> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%input_load = load i8 %input_addr" [Neuron_1/neural_layer.cpp:49]   --->   Operation 32 'load' 'input_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 33 [3/3] (1.05ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49 = mul i16 %input_load, i16 %weights_load" [Neuron_1/neural_layer.cpp:49]   --->   Operation 33 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 34 [2/3] (1.05ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49 = mul i16 %input_load, i16 %weights_load" [Neuron_1/neural_layer.cpp:49]   --->   Operation 34 'mul' 'mul_ln49' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.10>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%conv2225_load = load i16 %conv2225" [Neuron_1/neural_layer.cpp:49]   --->   Operation 35 'load' 'conv2225_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/3] (0.00ns) (grouped into DSP with root node add_ln49_1)   --->   "%mul_ln49 = mul i16 %input_load, i16 %weights_load" [Neuron_1/neural_layer.cpp:49]   --->   Operation 36 'mul' 'mul_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 37 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_1 = add i16 %mul_ln49, i16 %conv2225_load" [Neuron_1/neural_layer.cpp:49]   --->   Operation 37 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%conv2225_load_1 = load i16 %conv2225"   --->   Operation 43 'load' 'conv2225_load_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %conv2225_out, i16 %conv2225_load_1"   --->   Operation 44 'write' 'write_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.68>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [Neuron_1/neural_layer.cpp:46]   --->   Operation 38 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [Neuron_1/neural_layer.cpp:46]   --->   Operation 39 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln49_1 = add i16 %mul_ln49, i16 %conv2225_load" [Neuron_1/neural_layer.cpp:49]   --->   Operation 40 'add' 'add_ln49_1' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln49 = store i16 %add_ln49_1, i16 %conv2225" [Neuron_1/neural_layer.cpp:49]   --->   Operation 41 'store' 'store_ln49' <Predicate = true> <Delay = 1.58>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 42 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ numOfInNeurons_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2726]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv2225_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ weights]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
inNeurons                (alloca           ) [ 010000]
conv2225                 (alloca           ) [ 011111]
conv2726_read            (read             ) [ 000000]
numOfInNeurons_cast_read (read             ) [ 000000]
output_r_load_read       (read             ) [ 000000]
numOfInNeurons_cast_cast (zext             ) [ 000000]
store_ln0                (store            ) [ 000000]
store_ln0                (store            ) [ 000000]
br_ln0                   (br               ) [ 000000]
inNeurons_1              (load             ) [ 000000]
sext_ln46                (sext             ) [ 000000]
icmp_ln46                (icmp             ) [ 011110]
empty                    (speclooptripcount) [ 000000]
inNeurons_2              (add              ) [ 000000]
br_ln46                  (br               ) [ 000000]
add_ln49                 (add              ) [ 000000]
zext_ln49                (zext             ) [ 000000]
weights_addr             (getelementptr    ) [ 011000]
zext_ln49_1              (zext             ) [ 000000]
input_addr               (getelementptr    ) [ 011000]
store_ln46               (store            ) [ 000000]
weights_load             (load             ) [ 010110]
input_load               (load             ) [ 010110]
conv2225_load            (load             ) [ 010001]
mul_ln49                 (mul              ) [ 010001]
specpipeline_ln46        (specpipeline     ) [ 000000]
specloopname_ln46        (specloopname     ) [ 000000]
add_ln49_1               (add              ) [ 000000]
store_ln49               (store            ) [ 000000]
br_ln0                   (br               ) [ 000000]
conv2225_load_1          (load             ) [ 000000]
write_ln0                (write            ) [ 000000]
ret_ln0                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="numOfInNeurons_cast">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="numOfInNeurons_cast"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv2726">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2726"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv2225_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2225_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="weights">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="inNeurons_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="1" slack="0"/>
<pin id="42" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inNeurons/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="conv2225_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="1" slack="0"/>
<pin id="46" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv2225/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="conv2726_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="16" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv2726_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="numOfInNeurons_cast_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="16" slack="0"/>
<pin id="56" dir="0" index="1" bw="16" slack="0"/>
<pin id="57" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="numOfInNeurons_cast_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="output_r_load_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="16" slack="0"/>
<pin id="62" dir="0" index="1" bw="16" slack="0"/>
<pin id="63" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_r_load_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln0_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="16" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="73" class="1004" name="weights_addr_gep_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="16" slack="0"/>
<pin id="75" dir="0" index="1" bw="1" slack="0"/>
<pin id="76" dir="0" index="2" bw="16" slack="0"/>
<pin id="77" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weights_addr/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weights_load/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="input_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="96" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="numOfInNeurons_cast_cast_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="16" slack="0"/>
<pin id="101" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="numOfInNeurons_cast_cast/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="inNeurons_1_load_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="16" slack="0"/>
<pin id="115" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inNeurons_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="sext_ln46_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="icmp_ln46_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inNeurons_2_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inNeurons_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="add_ln49_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="zext_ln49_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="zext_ln49_1_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln46_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="0" index="1" bw="16" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="conv2225_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="3"/>
<pin id="155" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2225_load/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="store_ln49_store_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="4"/>
<pin id="159" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/5 "/>
</bind>
</comp>

<comp id="160" class="1004" name="conv2225_load_1_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="3"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv2225_load_1/4 "/>
</bind>
</comp>

<comp id="164" class="1007" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln49/2 add_ln49_1/4 "/>
</bind>
</comp>

<comp id="173" class="1005" name="inNeurons_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="16" slack="0"/>
<pin id="175" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="inNeurons "/>
</bind>
</comp>

<comp id="180" class="1005" name="conv2225_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv2225 "/>
</bind>
</comp>

<comp id="188" class="1005" name="icmp_ln46_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="3"/>
<pin id="190" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln46 "/>
</bind>
</comp>

<comp id="192" class="1005" name="weights_addr_reg_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="1"/>
<pin id="194" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_addr "/>
</bind>
</comp>

<comp id="197" class="1005" name="input_addr_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="1"/>
<pin id="199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="202" class="1005" name="weights_load_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="1"/>
<pin id="204" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="weights_load "/>
</bind>
</comp>

<comp id="207" class="1005" name="input_load_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="1"/>
<pin id="209" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="212" class="1005" name="conv2225_load_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="1"/>
<pin id="214" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv2225_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="43"><net_src comp="12" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="47"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="4" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="38" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="85"><net_src comp="73" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="102"><net_src comp="54" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="107"><net_src comp="60" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="16" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="113" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="116" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="99" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="113" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="113" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="48" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="132" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="73" pin=2"/></net>

<net id="146"><net_src comp="113" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="152"><net_src comp="126" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="160" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="169"><net_src comp="93" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="80" pin="3"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="153" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="172"><net_src comp="164" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="176"><net_src comp="40" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="183"><net_src comp="44" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="186"><net_src comp="180" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="187"><net_src comp="180" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="191"><net_src comp="120" pin="2"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="73" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="196"><net_src comp="192" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="200"><net_src comp="86" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="205"><net_src comp="80" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="206"><net_src comp="202" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="210"><net_src comp="93" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="215"><net_src comp="153" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2225_out | {4 }
 - Input state : 
	Port: nnlayer_Pipeline_VITIS_LOOP_46_3 : output_r_load | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_46_3 : numOfInNeurons_cast | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_46_3 : conv2726 | {1 }
	Port: nnlayer_Pipeline_VITIS_LOOP_46_3 : weights | {1 2 }
	Port: nnlayer_Pipeline_VITIS_LOOP_46_3 : input_r | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		inNeurons_1 : 1
		sext_ln46 : 2
		icmp_ln46 : 3
		inNeurons_2 : 2
		br_ln46 : 4
		add_ln49 : 2
		zext_ln49 : 3
		weights_addr : 4
		weights_load : 5
		zext_ln49_1 : 2
		input_addr : 3
		input_load : 4
		store_ln46 : 3
	State 2
		mul_ln49 : 1
	State 3
	State 4
		add_ln49_1 : 1
		write_ln0 : 1
	State 5
		store_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|---------|
| Operation|           Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|---------|
|    add   |          inNeurons_2_fu_126         |    0    |    0    |    23   |
|          |           add_ln49_fu_132           |    0    |    0    |    23   |
|----------|-------------------------------------|---------|---------|---------|
|   icmp   |           icmp_ln46_fu_120          |    0    |    0    |    13   |
|----------|-------------------------------------|---------|---------|---------|
|  muladd  |              grp_fu_164             |    1    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |       conv2726_read_read_fu_48      |    0    |    0    |    0    |
|   read   | numOfInNeurons_cast_read_read_fu_54 |    0    |    0    |    0    |
|          |    output_r_load_read_read_fu_60    |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   write  |        write_ln0_write_fu_66        |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|          |    numOfInNeurons_cast_cast_fu_99   |    0    |    0    |    0    |
|   zext   |           zext_ln49_fu_138          |    0    |    0    |    0    |
|          |          zext_ln49_1_fu_143         |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   sext   |           sext_ln46_fu_116          |    0    |    0    |    0    |
|----------|-------------------------------------|---------|---------|---------|
|   Total  |                                     |    1    |    0    |    59   |
|----------|-------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|conv2225_load_reg_212|   16   |
|   conv2225_reg_180  |   16   |
|  icmp_ln46_reg_188  |    1   |
|  inNeurons_reg_173  |   16   |
|  input_addr_reg_197 |    8   |
|  input_load_reg_207 |   16   |
| weights_addr_reg_192|   16   |
| weights_load_reg_202|   16   |
+---------------------+--------+
|        Total        |   105  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_93 |  p0  |   2  |   8  |   16   ||    9    |
|    grp_fu_164    |  p0  |   2  |  16  |   32   ||    9    |
|    grp_fu_164    |  p1  |   3  |  16  |   48   ||    14   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   128  ||  6.4713 ||    41   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   59   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   41   |
|  Register |    -   |    -   |   105  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    6   |   105  |   100  |
+-----------+--------+--------+--------+--------+
