(S (NP (DT The) (NN memory) (NN wall) (NN problem)) (VP (VBZ is) (VP (ADVP (RB further)) (VBN exacerbated) (SBAR (WHADVP (WRB when)) (S (NP (NP (JJ massive) (NN parallelism)) (CC and) (NP (JJ frequent) (NNS data) (NN movement))) (VP (VBP are) (VP (VBN required) (PP (IN between) (NP (NN processing) (CC and) (NN memory) (NNS units))) (PP (IN for) (NP (NP (JJ real-time) (NN implementation)) (PP (IN of) (NP (NP (JJ artificial) (JJ neural) (NN network)) (PRN (-LRB- -LRB-) (NP (NNP ANN)) (-RRB- -RRB-)) (SBAR (WHNP (IN that)) (S (VP (VBZ enables) (NP (JJ many) (JJ intelligent) (NNS applications))))))))))))))) (. .))
(S (NP (NP (CD One)) (PP (IN of) (NP (NP (DT the) (ADJP (RBS most) (JJ promising)) (NN approach)) (SBAR (S (VP (TO to) (VP (VB address) (NP (DT the) (NN memory) (NN wall) (NN problem))))))))) (VP (VBZ is) (S (VP (TO to) (VP (VB carry) (PRT (RP out)) (NP (NNS computations)) (PP (IN inside) (NP (NP (DT the) (NN memory) (NN core)) (NP (PRP itself)))) (SBAR (WHNP (WDT that)) (S (VP (VBZ enhances) (NP (NP (DT the) (NX (NX (NN memory) (NN bandwidth)) (CC and) (NX (NN energy) (NN efficiency)))) (PP (IN for) (NP (JJ extensive) (NNS computations))))))))))) (. .))
(S (NP (DT This) (NN paper)) (VP (VBZ presents) (NP (NP (DT an) (JJ in-memory) (NN computing) (NN architecture)) (PP (IN for) (NP (NNP ANN))) (VP (VBG enabling) (NP (NP (JJ artificial) (NN intelligence) (PRN (-LRB- -LRB-) (NNP AI) (-RRB- -RRB-))) (CC and) (NX (NN machine) (NN learning)) (PRN (-LRB- -LRB-) (NNP ML) (-RRB- -RRB-)) (NNS applications))))) (. .))
(S (NP (DT The) (VBN proposed) (NN architecture)) (VP (JJ utilizes) (NP (NP (JJ deep) (JJ in-memory) (NN architecture)) (VP (VBN based) (PP (IN on) (NP (JJ standard) (PRN (ADJP (CD six) (NN transistor)) (PRN (-LRB- -LRB-) (CD 6T) (-RRB- -RRB-))) (JJ static) (JJ random) (NN access) (NN memory) (PRN (-LRB- -LRB-) (NNP SRAM) (-RRB- -RRB-)) (NN core))))) (PP (IN for) (NP (NP (DT the) (NN implementation)) (PP (IN of) (NP (DT a) (JJ multi-layered) (NN perceptron)))))) (. .))
(S (NP (PRP$ Our) (JJ novel) (JJ on-chip) (NN training) (CC and) (NN inference) (JJ in-memory) (NN architecture)) (VP (VP (VBZ reduces) (NP (NN energy) (NN cost))) (CC and) (VP (NNS enhances) (NP (VBN throughput))) (PP (IN by) (S (VP (VP (ADVP (RB simultaneously)) (VBG accessing) (NP (NP (DT the) (JJ multiple) (NNS rows)) (PP (IN of) (NP (NNP SRAM) (NN array)))) (PP (IN per) (NP (NN precharge) (NN cycle)))) (CC and) (VP (VBG eliminating) (NP (NP (DT the) (JJ frequent) (NN access)) (PP (IN of) (NP (NNS data))))))))) (. .))
(S (NP (DT The) (VBN proposed) (NN architecture)) (VP (VBZ realizes) (NP (NP (NN backpropagation)) (SBAR (WHNP (WDT which)) (S (VP (VBZ is) (NP (DT the) (NN keystone)) (PP (IN during) (NP (DT the) (NN network) (VBG training))))))) (S (VP (VBG using) (NP (NP (ADJP (RB newly) (VBN proposed)) (JJ different) (VBG building) (NNS blocks)) (PP (JJ such) (IN as) (NP (NP (JJ weight) (NN updation)) (, ,) (NP (NN analog) (NN multiplication)) (, ,) (NP (NN error) (NN calculation)) (, ,) (NP (VBD signed) (NAC (NN analog) (TO to) (JJ digital)) (NN conversion)) (, ,) (CC and) (NP (JJ other) (JJ necessary) (NN signal) (NN control) (NNS units)))))))) (. .))
