

================================================================
== Vivado HLS Report for 'loop_pipeline'
================================================================
* Date:           Fri Apr 26 14:57:35 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        proj_loop_pipeline
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  25.00|      8.70|        3.13|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  402|  402|  402|  402|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_I_LOOP_J  |  400|  400|         2|          1|          1|   400|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([20 x i5]* %A) nounwind, !map !7"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i20 0) nounwind, !map !13"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @loop_pipeline_str) nounwind"
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %1" [loop_pipeline.c:99]

 <State 2> : 5.06ns
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i9 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]"
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = phi i5 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]" [loop_pipeline.c:101]
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%j = phi i5 [ 0, %0 ], [ %j_1, %.reset ]"
ST_2 : Operation 12 [1/1] (1.66ns)   --->   "%exitcond_flatten = icmp eq i9 %indvar_flatten, -112"   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (1.93ns)   --->   "%indvar_flatten_next = add i9 %indvar_flatten, 1"   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %2, label %.reset"
ST_2 : Operation 15 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %j, -12" [loop_pipeline.c:100]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.37ns)   --->   "%j_mid2 = select i1 %exitcond4, i5 0, i5 %j" [loop_pipeline.c:100]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.78ns)   --->   "%i_s = add i5 %i, 1" [loop_pipeline.c:99]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.37ns)   --->   "%tmp_mid2_v = select i1 %exitcond4, i5 %i_s, i5 %i" [loop_pipeline.c:101]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = zext i5 %j_mid2 to i64" [loop_pipeline.c:101]
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [20 x i5]* %A, i64 0, i64 %tmp_2" [loop_pipeline.c:101]
ST_2 : Operation 21 [2/2] (2.32ns)   --->   "%A_load = load i5* %A_addr, align 1" [loop_pipeline.c:101]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_2 : Operation 22 [1/1] (1.78ns)   --->   "%j_1 = add i5 %j_mid2, 1" [loop_pipeline.c:100]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 3> : 8.70ns
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOOP_I_LOOP_J_str)"
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind"
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_mid2_cast = zext i5 %tmp_mid2_v to i10" [loop_pipeline.c:100]
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str1) nounwind" [loop_pipeline.c:100]
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str1) nounwind" [loop_pipeline.c:100]
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [loop_pipeline.c:101]
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%A_load = load i5* %A_addr, align 1" [loop_pipeline.c:101]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 20> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_3_cast = sext i5 %A_load to i10" [loop_pipeline.c:101]
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%acc_load_1 = load i20* @acc, align 4" [loop_pipeline.c:101]
ST_3 : Operation 32 [1/1] (3.36ns)   --->   "%tmp_4 = mul i10 %tmp_3_cast, %tmp_mid2_cast" [loop_pipeline.c:101]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i10 %tmp_4 to i20" [loop_pipeline.c:101]
ST_3 : Operation 34 [1/1] (3.02ns)   --->   "%tmp_5 = add i20 %tmp_4_cast, %acc_load_1" [loop_pipeline.c:101]   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "store i20 %tmp_5, i20* @acc, align 4" [loop_pipeline.c:101]
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str1, i32 %tmp_6) nounwind" [loop_pipeline.c:102]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1"

 <State 4> : 0.00ns
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%acc_load = load i20* @acc, align 4" [loop_pipeline.c:105]
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "ret i20 %acc_load" [loop_pipeline.c:105]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ acc]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_5          (specbitsmap      ) [ 00000]
StgValue_6          (specbitsmap      ) [ 00000]
StgValue_7          (spectopmodule    ) [ 00000]
StgValue_8          (br               ) [ 01110]
indvar_flatten      (phi              ) [ 00100]
i                   (phi              ) [ 00100]
j                   (phi              ) [ 00100]
exitcond_flatten    (icmp             ) [ 00110]
indvar_flatten_next (add              ) [ 01110]
StgValue_14         (br               ) [ 00000]
exitcond4           (icmp             ) [ 00000]
j_mid2              (select           ) [ 00000]
i_s                 (add              ) [ 00000]
tmp_mid2_v          (select           ) [ 01110]
tmp_2               (zext             ) [ 00000]
A_addr              (getelementptr    ) [ 00110]
j_1                 (add              ) [ 01110]
StgValue_23         (specloopname     ) [ 00000]
empty               (speclooptripcount) [ 00000]
tmp_mid2_cast       (zext             ) [ 00000]
StgValue_26         (specloopname     ) [ 00000]
tmp_6               (specregionbegin  ) [ 00000]
StgValue_28         (specpipeline     ) [ 00000]
A_load              (load             ) [ 00000]
tmp_3_cast          (sext             ) [ 00000]
acc_load_1          (load             ) [ 00000]
tmp_4               (mul              ) [ 00000]
tmp_4_cast          (sext             ) [ 00000]
tmp_5               (add              ) [ 00000]
StgValue_35         (store            ) [ 00000]
empty_2             (specregionend    ) [ 00000]
StgValue_37         (br               ) [ 01110]
acc_load            (load             ) [ 00000]
StgValue_39         (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="acc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="loop_pipeline_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_I_LOOP_J_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="A_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="5" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="5" slack="0"/>
<pin id="54" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/2 "/>
</bind>
</comp>

<comp id="57" class="1004" name="grp_access_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="5" slack="0"/>
<pin id="59" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="60" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/2 "/>
</bind>
</comp>

<comp id="62" class="1005" name="indvar_flatten_reg_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="9" slack="1"/>
<pin id="64" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_phi_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="1"/>
<pin id="68" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="69" dir="0" index="2" bw="9" slack="0"/>
<pin id="70" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="71" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="73" class="1005" name="i_reg_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="5" slack="1"/>
<pin id="75" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="77" class="1004" name="i_phi_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="1" slack="1"/>
<pin id="79" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="5" slack="0"/>
<pin id="81" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="84" class="1005" name="j_reg_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="5" slack="1"/>
<pin id="86" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="j_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="1"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_load_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="20" slack="0"/>
<pin id="97" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_load_1/3 acc_load/4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="exitcond_flatten_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="9" slack="0"/>
<pin id="101" dir="0" index="1" bw="8" slack="0"/>
<pin id="102" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="indvar_flatten_next_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="exitcond4_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="5" slack="0"/>
<pin id="113" dir="0" index="1" bw="5" slack="0"/>
<pin id="114" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="j_mid2_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="5" slack="0"/>
<pin id="121" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid2/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="i_s_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="5" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_mid2_v_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="5" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_2_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="j_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="5" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_mid2_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="5" slack="1"/>
<pin id="152" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_mid2_cast/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_3_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="5" slack="0"/>
<pin id="155" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_3_cast/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_35_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="20" slack="0"/>
<pin id="159" dir="0" index="1" bw="20" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/3 "/>
</bind>
</comp>

<comp id="162" class="1007" name="grp_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="5" slack="0"/>
<pin id="164" dir="0" index="1" bw="5" slack="0"/>
<pin id="165" dir="0" index="2" bw="20" slack="0"/>
<pin id="166" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/3 tmp_4_cast/3 tmp_5/3 "/>
</bind>
</comp>

<comp id="171" class="1005" name="exitcond_flatten_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="1"/>
<pin id="173" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="175" class="1005" name="indvar_flatten_next_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="9" slack="0"/>
<pin id="177" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="180" class="1005" name="tmp_mid2_v_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="5" slack="0"/>
<pin id="182" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="186" class="1005" name="A_addr_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="1"/>
<pin id="188" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="191" class="1005" name="j_1_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="5" slack="0"/>
<pin id="193" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="24" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="50" pin="3"/><net_sink comp="57" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="72"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="76"><net_src comp="14" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="83"><net_src comp="73" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="94"><net_src comp="84" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="103"><net_src comp="66" pin="4"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="109"><net_src comp="66" pin="4"/><net_sink comp="105" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="115"><net_src comp="88" pin="4"/><net_sink comp="111" pin=0"/></net>

<net id="116"><net_src comp="20" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="122"><net_src comp="111" pin="2"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="88" pin="4"/><net_sink comp="117" pin=2"/></net>

<net id="129"><net_src comp="77" pin="4"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="22" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="136"><net_src comp="111" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="77" pin="4"/><net_sink comp="131" pin=2"/></net>

<net id="142"><net_src comp="117" pin="3"/><net_sink comp="139" pin=0"/></net>

<net id="143"><net_src comp="139" pin="1"/><net_sink comp="50" pin=2"/></net>

<net id="148"><net_src comp="117" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="22" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="57" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="167"><net_src comp="153" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="150" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="169"><net_src comp="95" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="170"><net_src comp="162" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="99" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="105" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="179"><net_src comp="175" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="183"><net_src comp="131" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="185"><net_src comp="180" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="189"><net_src comp="50" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="57" pin=0"/></net>

<net id="194"><net_src comp="144" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="88" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: acc | {3 }
 - Input state : 
	Port: loop_pipeline : A | {2 3 }
	Port: loop_pipeline : acc | {3 4 }
  - Chain level:
	State 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_14 : 2
		exitcond4 : 1
		j_mid2 : 2
		i_s : 1
		tmp_mid2_v : 2
		tmp_2 : 3
		A_addr : 4
		A_load : 5
		j_1 : 3
	State 3
		tmp_3_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		tmp_5 : 4
		StgValue_35 : 5
		empty_2 : 1
	State 4
		StgValue_39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_105 |    0    |    0    |    16   |
|    add   |         i_s_fu_125         |    0    |    0    |    15   |
|          |         j_1_fu_144         |    0    |    0    |    15   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |   exitcond_flatten_fu_99   |    0    |    0    |    13   |
|          |      exitcond4_fu_111      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|  select  |        j_mid2_fu_117       |    0    |    0    |    5    |
|          |      tmp_mid2_v_fu_131     |    0    |    0    |    5    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_162         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |        tmp_2_fu_139        |    0    |    0    |    0    |
|          |    tmp_mid2_cast_fu_150    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |      tmp_3_cast_fu_153     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    80   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       A_addr_reg_186      |    5   |
|  exitcond_flatten_reg_171 |    1   |
|          i_reg_73         |    5   |
|indvar_flatten_next_reg_175|    9   |
|   indvar_flatten_reg_62   |    9   |
|        j_1_reg_191        |    5   |
|          j_reg_84         |    5   |
|     tmp_mid2_v_reg_180    |    5   |
+---------------------------+--------+
|           Total           |   44   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_57 |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   10   ||  1.769  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   80   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   44   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    1   |   44   |   89   |
+-----------+--------+--------+--------+--------+
