{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 22:27:09 2019 " "Info: Processing started: Mon Oct 21 22:27:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off BasicGates -c BasicGates" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"Component\";  expecting \"end\", or \"(\", or an identifier (\"component\" is a reserved keyword), or a concurrent statement Generic_AND.vhd(19) " "Error (10500): VHDL syntax error at Generic_AND.vhd(19) near text \"Component\";  expecting \"end\", or \"(\", or an identifier (\"component\" is a reserved keyword), or a concurrent statement" {  } { { "Generic_AND.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 19 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\":\";  expecting \")\", or \",\" Generic_AND.vhd(22) " "Error (10500): VHDL syntax error at Generic_AND.vhd(22) near text \":\";  expecting \")\", or \",\"" {  } { { "Generic_AND.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 22 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement Generic_AND.vhd(30) " "Error (10500): VHDL syntax error at Generic_AND.vhd(30) near text \"begin\";  expecting \"end\", or \"(\", or an identifier (\"begin\" is a reserved keyword), or a concurrent statement" {  } { { "Generic_AND.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/Generic_AND.vhd" 30 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generic_and.vhd 0 0 " "Info: Found 0 design units, including 0 entities, in source file generic_and.vhd" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_GATE-behavioral " "Info: Found design unit 1: AND_GATE-behavioral" {  } { { "AND_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AND_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 AND_GATE " "Info: Found entity 1: AND_GATE" {  } { { "AND_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/AND_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_GATE-behavioral " "Info: Found design unit 1: OR_GATE-behavioral" {  } { { "OR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/OR_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 OR_GATE " "Info: Found entity 1: OR_GATE" {  } { { "OR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/OR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file not_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_GATE-behavioral " "Info: Found design unit 1: NOT_GATE-behavioral" {  } { { "NOT_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/NOT_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 NOT_GATE " "Info: Found entity 1: NOT_GATE" {  } { { "NOT_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/NOT_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_GATE-behavioral " "Info: Found design unit 1: XOR_GATE-behavioral" {  } { { "XOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XOR_GATE.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XOR_GATE " "Info: Found entity 1: XOR_GATE" {  } { { "XOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XOR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xnor_gate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file xnor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XNOR_GATE-behavioral " "Info: Found design unit 1: XNOR_GATE-behavioral" {  } { { "XNOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XNOR_GATE.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 XNOR_GATE " "Info: Found entity 1: XNOR_GATE" {  } { { "XNOR_GATE.vhd" "" { Text "E:/MyFiles/Courses/VHDL fromwire to datapath/Lectures/Combinational Logic Lab/XNOR_GATE.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Error: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Oct 21 22:27:09 2019 " "Error: Processing ended: Mon Oct 21 22:27:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
