// SPDX-License-Identifier: GPL-2.0+ OR MIT
/*
 * Apple T8103 "M1" SoC
 *
 * Other names: H13G, "Tonga"
 *
 * Copyright The Asahi Linux Contributors
 */

#include <dt-bindings/interrupt-controller/apple-aic.h>
#include <dt-bindings/interrupt-controller/irq.h>

/ {
	compatible = "apple,t8103", "apple,arm-platform";

	#address-cells = <2>;
	#size-cells = <2>;

	cpus {
		#address-cells = <2>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x0>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu1: cpu@1 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x1>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu2: cpu@2 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x2>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu3: cpu@3 {
			compatible = "apple,icestorm";
			device_type = "cpu";
			reg = <0x0 0x3>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu4: cpu@10100 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10100>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu5: cpu@10101 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10101>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu6: cpu@10102 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10102>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};

		cpu7: cpu@10103 {
			compatible = "apple,firestorm";
			device_type = "cpu";
			reg = <0x0 0x10103>;
			enable-method = "spin-table";
			cpu-release-addr = <0 0>; /* To be filled by loader */
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&aic>;
		interrupt-names = "phys", "virt", "hyp-phys", "hyp-virt";
		interrupts = <AIC_FIQ AIC_TMR_GUEST_PHYS IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_GUEST_VIRT IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_HV_PHYS IRQ_TYPE_LEVEL_HIGH>,
			     <AIC_FIQ AIC_TMR_HV_VIRT IRQ_TYPE_LEVEL_HIGH>;
	};

	clk24: clock-24m {
		compatible = "fixed-clock";
		#clock-cells = <0>;
		clock-frequency = <24000000>;
		clock-output-names = "clk24";
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <2>;
		#size-cells = <2>;

		ranges;
		nonposted-mmio;

		serial0: serial@235200000 {
			compatible = "apple,s5l-uart";
			reg = <0x2 0x35200000 0x0 0x1000>;
			reg-io-width = <4>;
			interrupt-parent = <&aic>;
			interrupts = <AIC_IRQ 605 IRQ_TYPE_LEVEL_HIGH>;
			/*
			 * TODO: figure out the clocking properly, there may
			 * be a third selectable clock.
			 */
			clocks = <&clk24>, <&clk24>;
			clock-names = "uart", "clk_uart_baud0";
			status = "disabled";
		};

		aic: interrupt-controller@23b100000 {
			compatible = "apple,t8103-aic", "apple,aic";
			#interrupt-cells = <3>;
			interrupt-controller;
			reg = <0x2 0x3b100000 0x0 0x8000>;
		};

		gpio_clk: gpio_clk@23b700130 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3b700130 0x0 0x8>;
			clocks = <&clk24>;
			clock-output-names = "gpio_clk";
		};

		gpio: pinctrl@23c100000 {
			compatible = "apple,gpio-v0";
			reg = <0x2 0x3c100000 0x0 0x100000>;
			pin-count = <212>;

			interrupt-parent = <&aic>;
			interrupts = <AIC_IRQ 190 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 191 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 192 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 193 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 194 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 195 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 196 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&gpio_clk>;

			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};

		nub_gpio_clk: nub_gpio_clk@23d280080 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3d280080 0x0 0x8>;
			clocks = <&clk24>;
			clock-output-names = "nub_gpio_clk";
		};

		nub_gpio: pinctrl@23d1f0000 {
			compatible = "apple,gpio-v0";
			reg = <0x2 0x3d1f0000 0x0 0x4000>;
			pin-count = <23>;
			pin-base = <212>;
			pin-prefix = "nubgpio";

			interrupt-parent = <&aic>;
			interrupts = <AIC_IRQ 330 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 331 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 332 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 333 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 334 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 335 IRQ_TYPE_LEVEL_HIGH
			              AIC_IRQ 336 IRQ_TYPE_LEVEL_HIGH>;

			clocks = <&nub_gpio_clk>;

			gpio-controller;
			#gpio-cells = <2>;

			interrupt-controller;
			#interrupt-cells = <2>;
		};

		sio_busif_clk: sio_busif_clk@23b7001c0 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3b7001c0 0x0 0x8>;
			clocks = <&clk24>;
			clock-output-names = "sio_busif_clk";
		};

		sio_clk: sio_clk@23b7001c8 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3b7001c8 0x0 0x8>;
			clocks = <&sio_busif_clk>;
			clock-output-names = "sio_clk";
		};

		spi_p_clk: spi_p_clk@23b700218 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3b700218 0x0 0x8>;
			clocks = <&sio_clk>;
			clock-output-names = "spi_p_clk";
		};

		spi3_clk: spi3_clk@23b700258 {
			compatible = "apple,pmgr-clk-gate";
			#clock-cells = <0>;
			reg = <0x2 0x3b700258 0x0 0x8>;
			clocks = <&spi_p_clk>;
			clock-output-names = "spi3_clk";
		};

		spi3: spi@23510c000 {
			compatible = "apple,spi-mc-m1";
			reg = <0x2 0x3510c000 0x0 0x4000>;
			interrupt-parent = <&aic>;
			interrupts = <AIC_IRQ 617 IRQ_TYPE_LEVEL_HIGH>;
			clocks = <&spi3_clk>;
			cs-gpios = <&gpio 49 0>;
			#address-cells = <1>;
			#size-cells = <0>;

			keyboard@0 {
				compatible = "input,applespi-kbd-v1";
				reg = <0>;
				spi-max-frequency = <2000000>;
				spien-gpios = <&gpio 195 0>;
				irq-gpios = <&nub_gpio 13 0>;
				interrupt-parent = <&nub_gpio>;
				interrupts = <13 IRQ_TYPE_LEVEL_LOW>;
			};
		};
	};
};
